
balise_BL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001fc30  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002cb8  0801fd70  0801fd70  00020d70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08022a28  08022a28  00023a28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08022a30  08022a30  00023a30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08022a34  08022a34  00023a34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000318  20000008  08022a38  00024008  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 00000035  20000320  08022d50  00024320  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  20000358  08022d85  00024358  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002cd4  20000370  08022d96  00024370  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20003044  08022d96  00025044  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00025a67  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  00026000  2**2
                  ALLOC
 13 MB_MEM1       000001bb  20030028  20030028  00026000  2**2
                  ALLOC
 14 .MB_MEM2      00000883  200301e4  08022d96  000251e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 15 .debug_info   0004d2e6  00000000  00000000  00025a97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 0000a739  00000000  00000000  00072d7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00003f58  00000000  00000000  0007d4b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 0000307f  00000000  00000000  00081410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  000391e3  00000000  00000000  0008448f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   000557f7  00000000  00000000  000bd672  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    0011e754  00000000  00000000  00112e69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  002315bd  2**0
                  CONTENTS, READONLY
 23 .debug_frame  000124a8  00000000  00000000  00231600  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000076  00000000  00000000  00243aa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000370 	.word	0x20000370
 800015c:	00000000 	.word	0x00000000
 8000160:	0801fd58 	.word	0x0801fd58

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000374 	.word	0x20000374
 800017c:	0801fd58 	.word	0x0801fd58

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	@ 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_d2uiz>:
 8000b58:	004a      	lsls	r2, r1, #1
 8000b5a:	d211      	bcs.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d211      	bcs.n	8000b86 <__aeabi_d2uiz+0x2e>
 8000b62:	d50d      	bpl.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d40e      	bmi.n	8000b8c <__aeabi_d2uiz+0x34>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_d2uiz+0x3a>
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0000 	mov.w	r0, #0
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2f>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ba0:	bf24      	itt	cs
 8000ba2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ba6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000baa:	d90d      	bls.n	8000bc8 <__aeabi_d2f+0x30>
 8000bac:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bb0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bb8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bbc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc0:	bf08      	it	eq
 8000bc2:	f020 0001 	biceq.w	r0, r0, #1
 8000bc6:	4770      	bx	lr
 8000bc8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bcc:	d121      	bne.n	8000c12 <__aeabi_d2f+0x7a>
 8000bce:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bd2:	bfbc      	itt	lt
 8000bd4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	4770      	bxlt	lr
 8000bda:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bde:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be2:	f1c2 0218 	rsb	r2, r2, #24
 8000be6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bea:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bee:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	f040 0001 	orrne.w	r0, r0, #1
 8000bf8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bfc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c04:	ea40 000c 	orr.w	r0, r0, ip
 8000c08:	fa23 f302 	lsr.w	r3, r3, r2
 8000c0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c10:	e7cc      	b.n	8000bac <__aeabi_d2f+0x14>
 8000c12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c16:	d107      	bne.n	8000c28 <__aeabi_d2f+0x90>
 8000c18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c1c:	bf1e      	ittt	ne
 8000c1e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c22:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c26:	4770      	bxne	lr
 8000c28:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c2c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295
 8000c4c:	f000 b9a0 	b.w	8000f90 <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f83c 	bl	8000cd4 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__aeabi_d2lz>:
 8000c68:	b538      	push	{r3, r4, r5, lr}
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	4604      	mov	r4, r0
 8000c70:	460d      	mov	r5, r1
 8000c72:	f7ff ff0b 	bl	8000a8c <__aeabi_dcmplt>
 8000c76:	b928      	cbnz	r0, 8000c84 <__aeabi_d2lz+0x1c>
 8000c78:	4620      	mov	r0, r4
 8000c7a:	4629      	mov	r1, r5
 8000c7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c80:	f000 b80a 	b.w	8000c98 <__aeabi_d2ulz>
 8000c84:	4620      	mov	r0, r4
 8000c86:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c8a:	f000 f805 	bl	8000c98 <__aeabi_d2ulz>
 8000c8e:	4240      	negs	r0, r0
 8000c90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c94:	bd38      	pop	{r3, r4, r5, pc}
 8000c96:	bf00      	nop

08000c98 <__aeabi_d2ulz>:
 8000c98:	b5d0      	push	{r4, r6, r7, lr}
 8000c9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000ccc <__aeabi_d2ulz+0x34>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	4606      	mov	r6, r0
 8000ca0:	460f      	mov	r7, r1
 8000ca2:	f7ff fc81 	bl	80005a8 <__aeabi_dmul>
 8000ca6:	f7ff ff57 	bl	8000b58 <__aeabi_d2uiz>
 8000caa:	4604      	mov	r4, r0
 8000cac:	f7ff fc02 	bl	80004b4 <__aeabi_ui2d>
 8000cb0:	4b07      	ldr	r3, [pc, #28]	@ (8000cd0 <__aeabi_d2ulz+0x38>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	f7ff fc78 	bl	80005a8 <__aeabi_dmul>
 8000cb8:	4602      	mov	r2, r0
 8000cba:	460b      	mov	r3, r1
 8000cbc:	4630      	mov	r0, r6
 8000cbe:	4639      	mov	r1, r7
 8000cc0:	f7ff faba 	bl	8000238 <__aeabi_dsub>
 8000cc4:	f7ff ff48 	bl	8000b58 <__aeabi_d2uiz>
 8000cc8:	4621      	mov	r1, r4
 8000cca:	bdd0      	pop	{r4, r6, r7, pc}
 8000ccc:	3df00000 	.word	0x3df00000
 8000cd0:	41f00000 	.word	0x41f00000

08000cd4 <__udivmoddi4>:
 8000cd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cd8:	9d08      	ldr	r5, [sp, #32]
 8000cda:	460c      	mov	r4, r1
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d14e      	bne.n	8000d7e <__udivmoddi4+0xaa>
 8000ce0:	4694      	mov	ip, r2
 8000ce2:	458c      	cmp	ip, r1
 8000ce4:	4686      	mov	lr, r0
 8000ce6:	fab2 f282 	clz	r2, r2
 8000cea:	d962      	bls.n	8000db2 <__udivmoddi4+0xde>
 8000cec:	b14a      	cbz	r2, 8000d02 <__udivmoddi4+0x2e>
 8000cee:	f1c2 0320 	rsb	r3, r2, #32
 8000cf2:	4091      	lsls	r1, r2
 8000cf4:	fa20 f303 	lsr.w	r3, r0, r3
 8000cf8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cfc:	4319      	orrs	r1, r3
 8000cfe:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d02:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d06:	fa1f f68c 	uxth.w	r6, ip
 8000d0a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb07 1114 	mls	r1, r7, r4, r1
 8000d16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d1a:	fb04 f106 	mul.w	r1, r4, r6
 8000d1e:	4299      	cmp	r1, r3
 8000d20:	d90a      	bls.n	8000d38 <__udivmoddi4+0x64>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d2a:	f080 8112 	bcs.w	8000f52 <__udivmoddi4+0x27e>
 8000d2e:	4299      	cmp	r1, r3
 8000d30:	f240 810f 	bls.w	8000f52 <__udivmoddi4+0x27e>
 8000d34:	3c02      	subs	r4, #2
 8000d36:	4463      	add	r3, ip
 8000d38:	1a59      	subs	r1, r3, r1
 8000d3a:	fa1f f38e 	uxth.w	r3, lr
 8000d3e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d42:	fb07 1110 	mls	r1, r7, r0, r1
 8000d46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d4a:	fb00 f606 	mul.w	r6, r0, r6
 8000d4e:	429e      	cmp	r6, r3
 8000d50:	d90a      	bls.n	8000d68 <__udivmoddi4+0x94>
 8000d52:	eb1c 0303 	adds.w	r3, ip, r3
 8000d56:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d5a:	f080 80fc 	bcs.w	8000f56 <__udivmoddi4+0x282>
 8000d5e:	429e      	cmp	r6, r3
 8000d60:	f240 80f9 	bls.w	8000f56 <__udivmoddi4+0x282>
 8000d64:	4463      	add	r3, ip
 8000d66:	3802      	subs	r0, #2
 8000d68:	1b9b      	subs	r3, r3, r6
 8000d6a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d6e:	2100      	movs	r1, #0
 8000d70:	b11d      	cbz	r5, 8000d7a <__udivmoddi4+0xa6>
 8000d72:	40d3      	lsrs	r3, r2
 8000d74:	2200      	movs	r2, #0
 8000d76:	e9c5 3200 	strd	r3, r2, [r5]
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d905      	bls.n	8000d8e <__udivmoddi4+0xba>
 8000d82:	b10d      	cbz	r5, 8000d88 <__udivmoddi4+0xb4>
 8000d84:	e9c5 0100 	strd	r0, r1, [r5]
 8000d88:	2100      	movs	r1, #0
 8000d8a:	4608      	mov	r0, r1
 8000d8c:	e7f5      	b.n	8000d7a <__udivmoddi4+0xa6>
 8000d8e:	fab3 f183 	clz	r1, r3
 8000d92:	2900      	cmp	r1, #0
 8000d94:	d146      	bne.n	8000e24 <__udivmoddi4+0x150>
 8000d96:	42a3      	cmp	r3, r4
 8000d98:	d302      	bcc.n	8000da0 <__udivmoddi4+0xcc>
 8000d9a:	4290      	cmp	r0, r2
 8000d9c:	f0c0 80f0 	bcc.w	8000f80 <__udivmoddi4+0x2ac>
 8000da0:	1a86      	subs	r6, r0, r2
 8000da2:	eb64 0303 	sbc.w	r3, r4, r3
 8000da6:	2001      	movs	r0, #1
 8000da8:	2d00      	cmp	r5, #0
 8000daa:	d0e6      	beq.n	8000d7a <__udivmoddi4+0xa6>
 8000dac:	e9c5 6300 	strd	r6, r3, [r5]
 8000db0:	e7e3      	b.n	8000d7a <__udivmoddi4+0xa6>
 8000db2:	2a00      	cmp	r2, #0
 8000db4:	f040 8090 	bne.w	8000ed8 <__udivmoddi4+0x204>
 8000db8:	eba1 040c 	sub.w	r4, r1, ip
 8000dbc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000dc0:	fa1f f78c 	uxth.w	r7, ip
 8000dc4:	2101      	movs	r1, #1
 8000dc6:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dca:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000dce:	fb08 4416 	mls	r4, r8, r6, r4
 8000dd2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dd6:	fb07 f006 	mul.w	r0, r7, r6
 8000dda:	4298      	cmp	r0, r3
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0x11c>
 8000dde:	eb1c 0303 	adds.w	r3, ip, r3
 8000de2:	f106 34ff 	add.w	r4, r6, #4294967295
 8000de6:	d202      	bcs.n	8000dee <__udivmoddi4+0x11a>
 8000de8:	4298      	cmp	r0, r3
 8000dea:	f200 80cd 	bhi.w	8000f88 <__udivmoddi4+0x2b4>
 8000dee:	4626      	mov	r6, r4
 8000df0:	1a1c      	subs	r4, r3, r0
 8000df2:	fa1f f38e 	uxth.w	r3, lr
 8000df6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dfa:	fb08 4410 	mls	r4, r8, r0, r4
 8000dfe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e02:	fb00 f707 	mul.w	r7, r0, r7
 8000e06:	429f      	cmp	r7, r3
 8000e08:	d908      	bls.n	8000e1c <__udivmoddi4+0x148>
 8000e0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e0e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e12:	d202      	bcs.n	8000e1a <__udivmoddi4+0x146>
 8000e14:	429f      	cmp	r7, r3
 8000e16:	f200 80b0 	bhi.w	8000f7a <__udivmoddi4+0x2a6>
 8000e1a:	4620      	mov	r0, r4
 8000e1c:	1bdb      	subs	r3, r3, r7
 8000e1e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e22:	e7a5      	b.n	8000d70 <__udivmoddi4+0x9c>
 8000e24:	f1c1 0620 	rsb	r6, r1, #32
 8000e28:	408b      	lsls	r3, r1
 8000e2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e2e:	431f      	orrs	r7, r3
 8000e30:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e34:	fa04 f301 	lsl.w	r3, r4, r1
 8000e38:	ea43 030c 	orr.w	r3, r3, ip
 8000e3c:	40f4      	lsrs	r4, r6
 8000e3e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e42:	0c38      	lsrs	r0, r7, #16
 8000e44:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e48:	fbb4 fef0 	udiv	lr, r4, r0
 8000e4c:	fa1f fc87 	uxth.w	ip, r7
 8000e50:	fb00 441e 	mls	r4, r0, lr, r4
 8000e54:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e58:	fb0e f90c 	mul.w	r9, lr, ip
 8000e5c:	45a1      	cmp	r9, r4
 8000e5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e62:	d90a      	bls.n	8000e7a <__udivmoddi4+0x1a6>
 8000e64:	193c      	adds	r4, r7, r4
 8000e66:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e6a:	f080 8084 	bcs.w	8000f76 <__udivmoddi4+0x2a2>
 8000e6e:	45a1      	cmp	r9, r4
 8000e70:	f240 8081 	bls.w	8000f76 <__udivmoddi4+0x2a2>
 8000e74:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e78:	443c      	add	r4, r7
 8000e7a:	eba4 0409 	sub.w	r4, r4, r9
 8000e7e:	fa1f f983 	uxth.w	r9, r3
 8000e82:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e86:	fb00 4413 	mls	r4, r0, r3, r4
 8000e8a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e8e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e92:	45a4      	cmp	ip, r4
 8000e94:	d907      	bls.n	8000ea6 <__udivmoddi4+0x1d2>
 8000e96:	193c      	adds	r4, r7, r4
 8000e98:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e9c:	d267      	bcs.n	8000f6e <__udivmoddi4+0x29a>
 8000e9e:	45a4      	cmp	ip, r4
 8000ea0:	d965      	bls.n	8000f6e <__udivmoddi4+0x29a>
 8000ea2:	3b02      	subs	r3, #2
 8000ea4:	443c      	add	r4, r7
 8000ea6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000eaa:	fba0 9302 	umull	r9, r3, r0, r2
 8000eae:	eba4 040c 	sub.w	r4, r4, ip
 8000eb2:	429c      	cmp	r4, r3
 8000eb4:	46ce      	mov	lr, r9
 8000eb6:	469c      	mov	ip, r3
 8000eb8:	d351      	bcc.n	8000f5e <__udivmoddi4+0x28a>
 8000eba:	d04e      	beq.n	8000f5a <__udivmoddi4+0x286>
 8000ebc:	b155      	cbz	r5, 8000ed4 <__udivmoddi4+0x200>
 8000ebe:	ebb8 030e 	subs.w	r3, r8, lr
 8000ec2:	eb64 040c 	sbc.w	r4, r4, ip
 8000ec6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eca:	40cb      	lsrs	r3, r1
 8000ecc:	431e      	orrs	r6, r3
 8000ece:	40cc      	lsrs	r4, r1
 8000ed0:	e9c5 6400 	strd	r6, r4, [r5]
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	e750      	b.n	8000d7a <__udivmoddi4+0xa6>
 8000ed8:	f1c2 0320 	rsb	r3, r2, #32
 8000edc:	fa20 f103 	lsr.w	r1, r0, r3
 8000ee0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ee4:	fa24 f303 	lsr.w	r3, r4, r3
 8000ee8:	4094      	lsls	r4, r2
 8000eea:	430c      	orrs	r4, r1
 8000eec:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ef0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ef4:	fa1f f78c 	uxth.w	r7, ip
 8000ef8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000efc:	fb08 3110 	mls	r1, r8, r0, r3
 8000f00:	0c23      	lsrs	r3, r4, #16
 8000f02:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f06:	fb00 f107 	mul.w	r1, r0, r7
 8000f0a:	4299      	cmp	r1, r3
 8000f0c:	d908      	bls.n	8000f20 <__udivmoddi4+0x24c>
 8000f0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f12:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f16:	d22c      	bcs.n	8000f72 <__udivmoddi4+0x29e>
 8000f18:	4299      	cmp	r1, r3
 8000f1a:	d92a      	bls.n	8000f72 <__udivmoddi4+0x29e>
 8000f1c:	3802      	subs	r0, #2
 8000f1e:	4463      	add	r3, ip
 8000f20:	1a5b      	subs	r3, r3, r1
 8000f22:	b2a4      	uxth	r4, r4
 8000f24:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f28:	fb08 3311 	mls	r3, r8, r1, r3
 8000f2c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f30:	fb01 f307 	mul.w	r3, r1, r7
 8000f34:	42a3      	cmp	r3, r4
 8000f36:	d908      	bls.n	8000f4a <__udivmoddi4+0x276>
 8000f38:	eb1c 0404 	adds.w	r4, ip, r4
 8000f3c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f40:	d213      	bcs.n	8000f6a <__udivmoddi4+0x296>
 8000f42:	42a3      	cmp	r3, r4
 8000f44:	d911      	bls.n	8000f6a <__udivmoddi4+0x296>
 8000f46:	3902      	subs	r1, #2
 8000f48:	4464      	add	r4, ip
 8000f4a:	1ae4      	subs	r4, r4, r3
 8000f4c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f50:	e739      	b.n	8000dc6 <__udivmoddi4+0xf2>
 8000f52:	4604      	mov	r4, r0
 8000f54:	e6f0      	b.n	8000d38 <__udivmoddi4+0x64>
 8000f56:	4608      	mov	r0, r1
 8000f58:	e706      	b.n	8000d68 <__udivmoddi4+0x94>
 8000f5a:	45c8      	cmp	r8, r9
 8000f5c:	d2ae      	bcs.n	8000ebc <__udivmoddi4+0x1e8>
 8000f5e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f62:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f66:	3801      	subs	r0, #1
 8000f68:	e7a8      	b.n	8000ebc <__udivmoddi4+0x1e8>
 8000f6a:	4631      	mov	r1, r6
 8000f6c:	e7ed      	b.n	8000f4a <__udivmoddi4+0x276>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	e799      	b.n	8000ea6 <__udivmoddi4+0x1d2>
 8000f72:	4630      	mov	r0, r6
 8000f74:	e7d4      	b.n	8000f20 <__udivmoddi4+0x24c>
 8000f76:	46d6      	mov	lr, sl
 8000f78:	e77f      	b.n	8000e7a <__udivmoddi4+0x1a6>
 8000f7a:	4463      	add	r3, ip
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	e74d      	b.n	8000e1c <__udivmoddi4+0x148>
 8000f80:	4606      	mov	r6, r0
 8000f82:	4623      	mov	r3, r4
 8000f84:	4608      	mov	r0, r1
 8000f86:	e70f      	b.n	8000da8 <__udivmoddi4+0xd4>
 8000f88:	3e02      	subs	r6, #2
 8000f8a:	4463      	add	r3, ip
 8000f8c:	e730      	b.n	8000df0 <__udivmoddi4+0x11c>
 8000f8e:	bf00      	nop

08000f90 <__aeabi_idiv0>:
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop

08000f94 <PADS_continuous_init>:

	return check;
}


HAL_StatusTypeDef PADS_continuous_init(I2C_HandleTypeDef *i2c){
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b088      	sub	sp, #32
 8000f98:	af04      	add	r7, sp, #16
 8000f9a:	6078      	str	r0, [r7, #4]

	uint8_t ctrl_2=0;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	73bb      	strb	r3, [r7, #14]
	uint8_t ctrl_1=0;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	737b      	strb	r3, [r7, #13]
	HAL_StatusTypeDef check=HAL_OK;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	73fb      	strb	r3, [r7, #15]

	check=HAL_I2C_Mem_Read(i2c, 0xB9, 0x11, 1, &ctrl_2, 1, 100);
 8000fa8:	2364      	movs	r3, #100	@ 0x64
 8000faa:	9302      	str	r3, [sp, #8]
 8000fac:	2301      	movs	r3, #1
 8000fae:	9301      	str	r3, [sp, #4]
 8000fb0:	f107 030e 	add.w	r3, r7, #14
 8000fb4:	9300      	str	r3, [sp, #0]
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	2211      	movs	r2, #17
 8000fba:	21b9      	movs	r1, #185	@ 0xb9
 8000fbc:	6878      	ldr	r0, [r7, #4]
 8000fbe:	f008 fc45 	bl	800984c <HAL_I2C_Mem_Read>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	73fb      	strb	r3, [r7, #15]

	ctrl_2|=0b00000010;
 8000fc6:	7bbb      	ldrb	r3, [r7, #14]
 8000fc8:	f043 0302 	orr.w	r3, r3, #2
 8000fcc:	b2db      	uxtb	r3, r3
 8000fce:	73bb      	strb	r3, [r7, #14]

	check=HAL_I2C_Mem_Write(i2c, 0xB8, 0x11, 1, &ctrl_2, 1, 100);
 8000fd0:	2364      	movs	r3, #100	@ 0x64
 8000fd2:	9302      	str	r3, [sp, #8]
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	9301      	str	r3, [sp, #4]
 8000fd8:	f107 030e 	add.w	r3, r7, #14
 8000fdc:	9300      	str	r3, [sp, #0]
 8000fde:	2301      	movs	r3, #1
 8000fe0:	2211      	movs	r2, #17
 8000fe2:	21b8      	movs	r1, #184	@ 0xb8
 8000fe4:	6878      	ldr	r0, [r7, #4]
 8000fe6:	f008 fb1d 	bl	8009624 <HAL_I2C_Mem_Write>
 8000fea:	4603      	mov	r3, r0
 8000fec:	73fb      	strb	r3, [r7, #15]


	check=HAL_I2C_Mem_Read(i2c, 0xB9, 0x10, 1, &ctrl_1, 1, 100);
 8000fee:	2364      	movs	r3, #100	@ 0x64
 8000ff0:	9302      	str	r3, [sp, #8]
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	9301      	str	r3, [sp, #4]
 8000ff6:	f107 030d 	add.w	r3, r7, #13
 8000ffa:	9300      	str	r3, [sp, #0]
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	2210      	movs	r2, #16
 8001000:	21b9      	movs	r1, #185	@ 0xb9
 8001002:	6878      	ldr	r0, [r7, #4]
 8001004:	f008 fc22 	bl	800984c <HAL_I2C_Mem_Read>
 8001008:	4603      	mov	r3, r0
 800100a:	73fb      	strb	r3, [r7, #15]


	ctrl_1|=0b01001110;
 800100c:	7b7b      	ldrb	r3, [r7, #13]
 800100e:	f043 034e 	orr.w	r3, r3, #78	@ 0x4e
 8001012:	b2db      	uxtb	r3, r3
 8001014:	737b      	strb	r3, [r7, #13]

	ctrl_1&=0b11001111;
 8001016:	7b7b      	ldrb	r3, [r7, #13]
 8001018:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800101c:	b2db      	uxtb	r3, r3
 800101e:	737b      	strb	r3, [r7, #13]

	check=HAL_I2C_Mem_Write(i2c, 0xB8, 0x10, 1, &ctrl_1, 1, 100);
 8001020:	2364      	movs	r3, #100	@ 0x64
 8001022:	9302      	str	r3, [sp, #8]
 8001024:	2301      	movs	r3, #1
 8001026:	9301      	str	r3, [sp, #4]
 8001028:	f107 030d 	add.w	r3, r7, #13
 800102c:	9300      	str	r3, [sp, #0]
 800102e:	2301      	movs	r3, #1
 8001030:	2210      	movs	r2, #16
 8001032:	21b8      	movs	r1, #184	@ 0xb8
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	f008 faf5 	bl	8009624 <HAL_I2C_Mem_Write>
 800103a:	4603      	mov	r3, r0
 800103c:	73fb      	strb	r3, [r7, #15]



	return check;
 800103e:	7bfb      	ldrb	r3, [r7, #15]

}
 8001040:	4618      	mov	r0, r3
 8001042:	3710      	adds	r7, #16
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}

08001048 <PADS_continuous_read>:

HAL_StatusTypeDef PADS_continuous_read(I2C_HandleTypeDef *i2c){
 8001048:	b5b0      	push	{r4, r5, r7, lr}
 800104a:	ed2d 8b02 	vpush	{d8}
 800104e:	b08c      	sub	sp, #48	@ 0x30
 8001050:	af04      	add	r7, sp, #16
 8001052:	6078      	str	r0, [r7, #4]
		HAL_StatusTypeDef check=HAL_OK;
 8001054:	2300      	movs	r3, #0
 8001056:	77fb      	strb	r3, [r7, #31]
		uint8_t recarray[5];
		int16_t intbuffertemp=0;
 8001058:	2300      	movs	r3, #0
 800105a:	83bb      	strh	r3, [r7, #28]
		int32_t intbufferpres=0;
 800105c:	2300      	movs	r3, #0
 800105e:	61bb      	str	r3, [r7, #24]
		double tmoy=0;
 8001060:	f04f 0200 	mov.w	r2, #0
 8001064:	f04f 0300 	mov.w	r3, #0
 8001068:	e9c7 2304 	strd	r2, r3, [r7, #16]
		check=HAL_I2C_Mem_Read(i2c, 0xBB, 0x28, 1, &recarray[0], 1, 100);
 800106c:	2364      	movs	r3, #100	@ 0x64
 800106e:	9302      	str	r3, [sp, #8]
 8001070:	2301      	movs	r3, #1
 8001072:	9301      	str	r3, [sp, #4]
 8001074:	f107 0308 	add.w	r3, r7, #8
 8001078:	9300      	str	r3, [sp, #0]
 800107a:	2301      	movs	r3, #1
 800107c:	2228      	movs	r2, #40	@ 0x28
 800107e:	21bb      	movs	r1, #187	@ 0xbb
 8001080:	6878      	ldr	r0, [r7, #4]
 8001082:	f008 fbe3 	bl	800984c <HAL_I2C_Mem_Read>
 8001086:	4603      	mov	r3, r0
 8001088:	77fb      	strb	r3, [r7, #31]
		check=HAL_I2C_Mem_Read(i2c, 0xBB, 0x29, 1, &recarray[1], 1, 100);
 800108a:	2364      	movs	r3, #100	@ 0x64
 800108c:	9302      	str	r3, [sp, #8]
 800108e:	2301      	movs	r3, #1
 8001090:	9301      	str	r3, [sp, #4]
 8001092:	f107 0308 	add.w	r3, r7, #8
 8001096:	3301      	adds	r3, #1
 8001098:	9300      	str	r3, [sp, #0]
 800109a:	2301      	movs	r3, #1
 800109c:	2229      	movs	r2, #41	@ 0x29
 800109e:	21bb      	movs	r1, #187	@ 0xbb
 80010a0:	6878      	ldr	r0, [r7, #4]
 80010a2:	f008 fbd3 	bl	800984c <HAL_I2C_Mem_Read>
 80010a6:	4603      	mov	r3, r0
 80010a8:	77fb      	strb	r3, [r7, #31]
		check=HAL_I2C_Mem_Read(i2c, 0xBB, 0x2A, 1, &recarray[2], 1, 100);
 80010aa:	2364      	movs	r3, #100	@ 0x64
 80010ac:	9302      	str	r3, [sp, #8]
 80010ae:	2301      	movs	r3, #1
 80010b0:	9301      	str	r3, [sp, #4]
 80010b2:	f107 0308 	add.w	r3, r7, #8
 80010b6:	3302      	adds	r3, #2
 80010b8:	9300      	str	r3, [sp, #0]
 80010ba:	2301      	movs	r3, #1
 80010bc:	222a      	movs	r2, #42	@ 0x2a
 80010be:	21bb      	movs	r1, #187	@ 0xbb
 80010c0:	6878      	ldr	r0, [r7, #4]
 80010c2:	f008 fbc3 	bl	800984c <HAL_I2C_Mem_Read>
 80010c6:	4603      	mov	r3, r0
 80010c8:	77fb      	strb	r3, [r7, #31]
		check=HAL_I2C_Mem_Read(i2c, 0xBB, 0x2B, 1, &recarray[3], 1, 100);
 80010ca:	2364      	movs	r3, #100	@ 0x64
 80010cc:	9302      	str	r3, [sp, #8]
 80010ce:	2301      	movs	r3, #1
 80010d0:	9301      	str	r3, [sp, #4]
 80010d2:	f107 0308 	add.w	r3, r7, #8
 80010d6:	3303      	adds	r3, #3
 80010d8:	9300      	str	r3, [sp, #0]
 80010da:	2301      	movs	r3, #1
 80010dc:	222b      	movs	r2, #43	@ 0x2b
 80010de:	21bb      	movs	r1, #187	@ 0xbb
 80010e0:	6878      	ldr	r0, [r7, #4]
 80010e2:	f008 fbb3 	bl	800984c <HAL_I2C_Mem_Read>
 80010e6:	4603      	mov	r3, r0
 80010e8:	77fb      	strb	r3, [r7, #31]
		check=HAL_I2C_Mem_Read(i2c, 0xBB, 0x2C, 1, &recarray[4], 1, 100);
 80010ea:	2364      	movs	r3, #100	@ 0x64
 80010ec:	9302      	str	r3, [sp, #8]
 80010ee:	2301      	movs	r3, #1
 80010f0:	9301      	str	r3, [sp, #4]
 80010f2:	f107 0308 	add.w	r3, r7, #8
 80010f6:	3304      	adds	r3, #4
 80010f8:	9300      	str	r3, [sp, #0]
 80010fa:	2301      	movs	r3, #1
 80010fc:	222c      	movs	r2, #44	@ 0x2c
 80010fe:	21bb      	movs	r1, #187	@ 0xbb
 8001100:	6878      	ldr	r0, [r7, #4]
 8001102:	f008 fba3 	bl	800984c <HAL_I2C_Mem_Read>
 8001106:	4603      	mov	r3, r0
 8001108:	77fb      	strb	r3, [r7, #31]

		if(check==HAL_OK){
 800110a:	7ffb      	ldrb	r3, [r7, #31]
 800110c:	2b00      	cmp	r3, #0
 800110e:	f040 80d0 	bne.w	80012b2 <PADS_continuous_read+0x26a>

		intbufferpres=(recarray[2]<<16)|(recarray[1]<<8)|(recarray[0]);
 8001112:	7abb      	ldrb	r3, [r7, #10]
 8001114:	041a      	lsls	r2, r3, #16
 8001116:	7a7b      	ldrb	r3, [r7, #9]
 8001118:	021b      	lsls	r3, r3, #8
 800111a:	4313      	orrs	r3, r2
 800111c:	7a3a      	ldrb	r2, [r7, #8]
 800111e:	4313      	orrs	r3, r2
 8001120:	61bb      	str	r3, [r7, #24]
		intbuffertemp=(recarray[4]<<8)|(recarray[3]);
 8001122:	7b3b      	ldrb	r3, [r7, #12]
 8001124:	021b      	lsls	r3, r3, #8
 8001126:	b21a      	sxth	r2, r3
 8001128:	7afb      	ldrb	r3, [r7, #11]
 800112a:	b21b      	sxth	r3, r3
 800112c:	4313      	orrs	r3, r2
 800112e:	83bb      	strh	r3, [r7, #28]
		inttemp=intbuffertemp;
 8001130:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001134:	4a6e      	ldr	r2, [pc, #440]	@ (80012f0 <PADS_continuous_read+0x2a8>)
 8001136:	6013      	str	r3, [r2, #0]
		intpress=intbufferpres;
 8001138:	4a6e      	ldr	r2, [pc, #440]	@ (80012f4 <PADS_continuous_read+0x2ac>)
 800113a:	69bb      	ldr	r3, [r7, #24]
 800113c:	6013      	str	r3, [r2, #0]
		finaltemp=(float)intbuffertemp*0.01;
 800113e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001142:	ee07 3a90 	vmov	s15, r3
 8001146:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800114a:	ee17 0a90 	vmov	r0, s15
 800114e:	f7ff f9d3 	bl	80004f8 <__aeabi_f2d>
 8001152:	a35b      	add	r3, pc, #364	@ (adr r3, 80012c0 <PADS_continuous_read+0x278>)
 8001154:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001158:	f7ff fa26 	bl	80005a8 <__aeabi_dmul>
 800115c:	4602      	mov	r2, r0
 800115e:	460b      	mov	r3, r1
 8001160:	4610      	mov	r0, r2
 8001162:	4619      	mov	r1, r3
 8001164:	f7ff fd18 	bl	8000b98 <__aeabi_d2f>
 8001168:	4603      	mov	r3, r0
 800116a:	4a63      	ldr	r2, [pc, #396]	@ (80012f8 <PADS_continuous_read+0x2b0>)
 800116c:	6013      	str	r3, [r2, #0]
		finalpress=(float) intbufferpres*(0.00002441406);
 800116e:	69bb      	ldr	r3, [r7, #24]
 8001170:	ee07 3a90 	vmov	s15, r3
 8001174:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001178:	ee17 0a90 	vmov	r0, s15
 800117c:	f7ff f9bc 	bl	80004f8 <__aeabi_f2d>
 8001180:	a351      	add	r3, pc, #324	@ (adr r3, 80012c8 <PADS_continuous_read+0x280>)
 8001182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001186:	f7ff fa0f 	bl	80005a8 <__aeabi_dmul>
 800118a:	4602      	mov	r2, r0
 800118c:	460b      	mov	r3, r1
 800118e:	4610      	mov	r0, r2
 8001190:	4619      	mov	r1, r3
 8001192:	f7ff fd01 	bl	8000b98 <__aeabi_d2f>
 8001196:	4603      	mov	r3, r0
 8001198:	4a58      	ldr	r2, [pc, #352]	@ (80012fc <PADS_continuous_read+0x2b4>)
 800119a:	6013      	str	r3, [r2, #0]

		alt=(float) ((8.314*293.15)/(9.80665*0.028964))*logf((float)101325.0/(finalpress*1000.0));
 800119c:	4b57      	ldr	r3, [pc, #348]	@ (80012fc <PADS_continuous_read+0x2b4>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff f9a9 	bl	80004f8 <__aeabi_f2d>
 80011a6:	f04f 0200 	mov.w	r2, #0
 80011aa:	4b55      	ldr	r3, [pc, #340]	@ (8001300 <PADS_continuous_read+0x2b8>)
 80011ac:	f7ff f9fc 	bl	80005a8 <__aeabi_dmul>
 80011b0:	4602      	mov	r2, r0
 80011b2:	460b      	mov	r3, r1
 80011b4:	a146      	add	r1, pc, #280	@ (adr r1, 80012d0 <PADS_continuous_read+0x288>)
 80011b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80011ba:	f7ff fb1f 	bl	80007fc <__aeabi_ddiv>
 80011be:	4602      	mov	r2, r0
 80011c0:	460b      	mov	r3, r1
 80011c2:	4610      	mov	r0, r2
 80011c4:	4619      	mov	r1, r3
 80011c6:	f7ff fce7 	bl	8000b98 <__aeabi_d2f>
 80011ca:	4603      	mov	r3, r0
 80011cc:	ee00 3a10 	vmov	s0, r3
 80011d0:	f01d f804 	bl	801e1dc <logf>
 80011d4:	eef0 7a40 	vmov.f32	s15, s0
 80011d8:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8001304 <PADS_continuous_read+0x2bc>
 80011dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011e0:	4b49      	ldr	r3, [pc, #292]	@ (8001308 <PADS_continuous_read+0x2c0>)
 80011e2:	edc3 7a00 	vstr	s15, [r3]
		tmoy=(float) 273.15+finaltemp+(0.0065*alt)/2;
 80011e6:	4b44      	ldr	r3, [pc, #272]	@ (80012f8 <PADS_continuous_read+0x2b0>)
 80011e8:	edd3 7a00 	vldr	s15, [r3]
 80011ec:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 800130c <PADS_continuous_read+0x2c4>
 80011f0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80011f4:	ee17 0a90 	vmov	r0, s15
 80011f8:	f7ff f97e 	bl	80004f8 <__aeabi_f2d>
 80011fc:	4604      	mov	r4, r0
 80011fe:	460d      	mov	r5, r1
 8001200:	4b41      	ldr	r3, [pc, #260]	@ (8001308 <PADS_continuous_read+0x2c0>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4618      	mov	r0, r3
 8001206:	f7ff f977 	bl	80004f8 <__aeabi_f2d>
 800120a:	a333      	add	r3, pc, #204	@ (adr r3, 80012d8 <PADS_continuous_read+0x290>)
 800120c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001210:	f7ff f9ca 	bl	80005a8 <__aeabi_dmul>
 8001214:	4602      	mov	r2, r0
 8001216:	460b      	mov	r3, r1
 8001218:	4610      	mov	r0, r2
 800121a:	4619      	mov	r1, r3
 800121c:	f04f 0200 	mov.w	r2, #0
 8001220:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001224:	f7ff faea 	bl	80007fc <__aeabi_ddiv>
 8001228:	4602      	mov	r2, r0
 800122a:	460b      	mov	r3, r1
 800122c:	4620      	mov	r0, r4
 800122e:	4629      	mov	r1, r5
 8001230:	f7ff f804 	bl	800023c <__adddf3>
 8001234:	4602      	mov	r2, r0
 8001236:	460b      	mov	r3, r1
 8001238:	e9c7 2304 	strd	r2, r3, [r7, #16]
		alt=(float) ((8.314*tmoy)/(9.80665*0.028964))*logf((float)101325.0/(finalpress*1000.0));
 800123c:	a328      	add	r3, pc, #160	@ (adr r3, 80012e0 <PADS_continuous_read+0x298>)
 800123e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001242:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001246:	f7ff f9af 	bl	80005a8 <__aeabi_dmul>
 800124a:	4602      	mov	r2, r0
 800124c:	460b      	mov	r3, r1
 800124e:	4610      	mov	r0, r2
 8001250:	4619      	mov	r1, r3
 8001252:	a325      	add	r3, pc, #148	@ (adr r3, 80012e8 <PADS_continuous_read+0x2a0>)
 8001254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001258:	f7ff fad0 	bl	80007fc <__aeabi_ddiv>
 800125c:	4602      	mov	r2, r0
 800125e:	460b      	mov	r3, r1
 8001260:	4610      	mov	r0, r2
 8001262:	4619      	mov	r1, r3
 8001264:	f7ff fc98 	bl	8000b98 <__aeabi_d2f>
 8001268:	ee08 0a10 	vmov	s16, r0
 800126c:	4b23      	ldr	r3, [pc, #140]	@ (80012fc <PADS_continuous_read+0x2b4>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff f941 	bl	80004f8 <__aeabi_f2d>
 8001276:	f04f 0200 	mov.w	r2, #0
 800127a:	4b21      	ldr	r3, [pc, #132]	@ (8001300 <PADS_continuous_read+0x2b8>)
 800127c:	f7ff f994 	bl	80005a8 <__aeabi_dmul>
 8001280:	4602      	mov	r2, r0
 8001282:	460b      	mov	r3, r1
 8001284:	a112      	add	r1, pc, #72	@ (adr r1, 80012d0 <PADS_continuous_read+0x288>)
 8001286:	e9d1 0100 	ldrd	r0, r1, [r1]
 800128a:	f7ff fab7 	bl	80007fc <__aeabi_ddiv>
 800128e:	4602      	mov	r2, r0
 8001290:	460b      	mov	r3, r1
 8001292:	4610      	mov	r0, r2
 8001294:	4619      	mov	r1, r3
 8001296:	f7ff fc7f 	bl	8000b98 <__aeabi_d2f>
 800129a:	4603      	mov	r3, r0
 800129c:	ee00 3a10 	vmov	s0, r3
 80012a0:	f01c ff9c 	bl	801e1dc <logf>
 80012a4:	eef0 7a40 	vmov.f32	s15, s0
 80012a8:	ee68 7a27 	vmul.f32	s15, s16, s15
 80012ac:	4b16      	ldr	r3, [pc, #88]	@ (8001308 <PADS_continuous_read+0x2c0>)
 80012ae:	edc3 7a00 	vstr	s15, [r3]

		}

		return check;
 80012b2:	7ffb      	ldrb	r3, [r7, #31]

}
 80012b4:	4618      	mov	r0, r3
 80012b6:	3720      	adds	r7, #32
 80012b8:	46bd      	mov	sp, r7
 80012ba:	ecbd 8b02 	vpop	{d8}
 80012be:	bdb0      	pop	{r4, r5, r7, pc}
 80012c0:	47ae147b 	.word	0x47ae147b
 80012c4:	3f847ae1 	.word	0x3f847ae1
 80012c8:	6d9e99d7 	.word	0x6d9e99d7
 80012cc:	3ef99999 	.word	0x3ef99999
 80012d0:	00000000 	.word	0x00000000
 80012d4:	40f8bcd0 	.word	0x40f8bcd0
 80012d8:	76c8b439 	.word	0x76c8b439
 80012dc:	3f7a9fbe 	.word	0x3f7a9fbe
 80012e0:	9ba5e354 	.word	0x9ba5e354
 80012e4:	4020a0c4 	.word	0x4020a0c4
 80012e8:	50527f89 	.word	0x50527f89
 80012ec:	3fd22db5 	.word	0x3fd22db5
 80012f0:	20000398 	.word	0x20000398
 80012f4:	2000039c 	.word	0x2000039c
 80012f8:	2000038c 	.word	0x2000038c
 80012fc:	20000390 	.word	0x20000390
 8001300:	408f4000 	.word	0x408f4000
 8001304:	460612a4 	.word	0x460612a4
 8001308:	20000394 	.word	0x20000394
 800130c:	43889333 	.word	0x43889333

08001310 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001310:	b480      	push	{r7}
 8001312:	b085      	sub	sp, #20
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001318:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800131c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800131e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4313      	orrs	r3, r2
 8001326:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001328:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800132c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	4013      	ands	r3, r2
 8001332:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001334:	68fb      	ldr	r3, [r7, #12]
}
 8001336:	bf00      	nop
 8001338:	3714      	adds	r7, #20
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr
	...

08001344 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b086      	sub	sp, #24
 8001348:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800134a:	463b      	mov	r3, r7
 800134c:	2200      	movs	r2, #0
 800134e:	601a      	str	r2, [r3, #0]
 8001350:	605a      	str	r2, [r3, #4]
 8001352:	609a      	str	r2, [r3, #8]
 8001354:	60da      	str	r2, [r3, #12]
 8001356:	611a      	str	r2, [r3, #16]
 8001358:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800135a:	4b38      	ldr	r3, [pc, #224]	@ (800143c <MX_ADC1_Init+0xf8>)
 800135c:	4a38      	ldr	r2, [pc, #224]	@ (8001440 <MX_ADC1_Init+0xfc>)
 800135e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001360:	4b36      	ldr	r3, [pc, #216]	@ (800143c <MX_ADC1_Init+0xf8>)
 8001362:	2200      	movs	r2, #0
 8001364:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001366:	4b35      	ldr	r3, [pc, #212]	@ (800143c <MX_ADC1_Init+0xf8>)
 8001368:	2200      	movs	r2, #0
 800136a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800136c:	4b33      	ldr	r3, [pc, #204]	@ (800143c <MX_ADC1_Init+0xf8>)
 800136e:	2200      	movs	r2, #0
 8001370:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001372:	4b32      	ldr	r3, [pc, #200]	@ (800143c <MX_ADC1_Init+0xf8>)
 8001374:	2201      	movs	r2, #1
 8001376:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001378:	4b30      	ldr	r3, [pc, #192]	@ (800143c <MX_ADC1_Init+0xf8>)
 800137a:	2204      	movs	r2, #4
 800137c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800137e:	4b2f      	ldr	r3, [pc, #188]	@ (800143c <MX_ADC1_Init+0xf8>)
 8001380:	2200      	movs	r2, #0
 8001382:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001384:	4b2d      	ldr	r3, [pc, #180]	@ (800143c <MX_ADC1_Init+0xf8>)
 8001386:	2201      	movs	r2, #1
 8001388:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 3;
 800138a:	4b2c      	ldr	r3, [pc, #176]	@ (800143c <MX_ADC1_Init+0xf8>)
 800138c:	2203      	movs	r2, #3
 800138e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001390:	4b2a      	ldr	r3, [pc, #168]	@ (800143c <MX_ADC1_Init+0xf8>)
 8001392:	2200      	movs	r2, #0
 8001394:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 8001398:	4b28      	ldr	r3, [pc, #160]	@ (800143c <MX_ADC1_Init+0xf8>)
 800139a:	f44f 62d8 	mov.w	r2, #1728	@ 0x6c0
 800139e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80013a0:	4b26      	ldr	r3, [pc, #152]	@ (800143c <MX_ADC1_Init+0xf8>)
 80013a2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80013a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80013a8:	4b24      	ldr	r3, [pc, #144]	@ (800143c <MX_ADC1_Init+0xf8>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80013b0:	4b22      	ldr	r3, [pc, #136]	@ (800143c <MX_ADC1_Init+0xf8>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80013b6:	4b21      	ldr	r3, [pc, #132]	@ (800143c <MX_ADC1_Init+0xf8>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013be:	481f      	ldr	r0, [pc, #124]	@ (800143c <MX_ADC1_Init+0xf8>)
 80013c0:	f006 fb0e 	bl	80079e0 <HAL_ADC_Init>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80013ca:	f001 fe19 	bl	8003000 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80013ce:	4b1d      	ldr	r3, [pc, #116]	@ (8001444 <MX_ADC1_Init+0x100>)
 80013d0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80013d2:	2306      	movs	r3, #6
 80013d4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80013d6:	2307      	movs	r3, #7
 80013d8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80013da:	237f      	movs	r3, #127	@ 0x7f
 80013dc:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80013de:	2304      	movs	r3, #4
 80013e0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80013e2:	2300      	movs	r3, #0
 80013e4:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013e6:	463b      	mov	r3, r7
 80013e8:	4619      	mov	r1, r3
 80013ea:	4814      	ldr	r0, [pc, #80]	@ (800143c <MX_ADC1_Init+0xf8>)
 80013ec:	f006 fcdc 	bl	8007da8 <HAL_ADC_ConfigChannel>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d001      	beq.n	80013fa <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 80013f6:	f001 fe03 	bl	8003000 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80013fa:	4b13      	ldr	r3, [pc, #76]	@ (8001448 <MX_ADC1_Init+0x104>)
 80013fc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80013fe:	230c      	movs	r3, #12
 8001400:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001402:	463b      	mov	r3, r7
 8001404:	4619      	mov	r1, r3
 8001406:	480d      	ldr	r0, [pc, #52]	@ (800143c <MX_ADC1_Init+0xf8>)
 8001408:	f006 fcce 	bl	8007da8 <HAL_ADC_ConfigChannel>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8001412:	f001 fdf5 	bl	8003000 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001416:	4b0d      	ldr	r3, [pc, #52]	@ (800144c <MX_ADC1_Init+0x108>)
 8001418:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800141a:	2312      	movs	r3, #18
 800141c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800141e:	463b      	mov	r3, r7
 8001420:	4619      	mov	r1, r3
 8001422:	4806      	ldr	r0, [pc, #24]	@ (800143c <MX_ADC1_Init+0xf8>)
 8001424:	f006 fcc0 	bl	8007da8 <HAL_ADC_ConfigChannel>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d001      	beq.n	8001432 <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 800142e:	f001 fde7 	bl	8003000 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001432:	bf00      	nop
 8001434:	3718      	adds	r7, #24
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	200003a0 	.word	0x200003a0
 8001440:	50040000 	.word	0x50040000
 8001444:	80000001 	.word	0x80000001
 8001448:	c7520000 	.word	0xc7520000
 800144c:	25b00200 	.word	0x25b00200

08001450 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b088      	sub	sp, #32
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001458:	f107 030c 	add.w	r3, r7, #12
 800145c:	2200      	movs	r2, #0
 800145e:	601a      	str	r2, [r3, #0]
 8001460:	605a      	str	r2, [r3, #4]
 8001462:	609a      	str	r2, [r3, #8]
 8001464:	60da      	str	r2, [r3, #12]
 8001466:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a22      	ldr	r2, [pc, #136]	@ (80014f8 <HAL_ADC_MspInit+0xa8>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d13e      	bne.n	80014f0 <HAL_ADC_MspInit+0xa0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001472:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001476:	f7ff ff4b 	bl	8001310 <LL_AHB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800147a:	2001      	movs	r0, #1
 800147c:	f7ff ff48 	bl	8001310 <LL_AHB2_GRP1_EnableClock>
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001480:	2310      	movs	r3, #16
 8001482:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001484:	2303      	movs	r3, #3
 8001486:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001488:	2300      	movs	r3, #0
 800148a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800148c:	f107 030c 	add.w	r3, r7, #12
 8001490:	4619      	mov	r1, r3
 8001492:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001496:	f007 fe33 	bl	8009100 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800149a:	4b18      	ldr	r3, [pc, #96]	@ (80014fc <HAL_ADC_MspInit+0xac>)
 800149c:	4a18      	ldr	r2, [pc, #96]	@ (8001500 <HAL_ADC_MspInit+0xb0>)
 800149e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80014a0:	4b16      	ldr	r3, [pc, #88]	@ (80014fc <HAL_ADC_MspInit+0xac>)
 80014a2:	2205      	movs	r2, #5
 80014a4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014a6:	4b15      	ldr	r3, [pc, #84]	@ (80014fc <HAL_ADC_MspInit+0xac>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80014ac:	4b13      	ldr	r3, [pc, #76]	@ (80014fc <HAL_ADC_MspInit+0xac>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80014b2:	4b12      	ldr	r3, [pc, #72]	@ (80014fc <HAL_ADC_MspInit+0xac>)
 80014b4:	2280      	movs	r2, #128	@ 0x80
 80014b6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80014b8:	4b10      	ldr	r3, [pc, #64]	@ (80014fc <HAL_ADC_MspInit+0xac>)
 80014ba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80014be:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80014c0:	4b0e      	ldr	r3, [pc, #56]	@ (80014fc <HAL_ADC_MspInit+0xac>)
 80014c2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80014c6:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80014c8:	4b0c      	ldr	r3, [pc, #48]	@ (80014fc <HAL_ADC_MspInit+0xac>)
 80014ca:	2220      	movs	r2, #32
 80014cc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80014ce:	4b0b      	ldr	r3, [pc, #44]	@ (80014fc <HAL_ADC_MspInit+0xac>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80014d4:	4809      	ldr	r0, [pc, #36]	@ (80014fc <HAL_ADC_MspInit+0xac>)
 80014d6:	f007 fad5 	bl	8008a84 <HAL_DMA_Init>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d001      	beq.n	80014e4 <HAL_ADC_MspInit+0x94>
    {
      Error_Handler();
 80014e0:	f001 fd8e 	bl	8003000 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	4a05      	ldr	r2, [pc, #20]	@ (80014fc <HAL_ADC_MspInit+0xac>)
 80014e8:	64da      	str	r2, [r3, #76]	@ 0x4c
 80014ea:	4a04      	ldr	r2, [pc, #16]	@ (80014fc <HAL_ADC_MspInit+0xac>)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80014f0:	bf00      	nop
 80014f2:	3720      	adds	r7, #32
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	50040000 	.word	0x50040000
 80014fc:	20000404 	.word	0x20000404
 8001500:	40020008 	.word	0x40020008
 8001504:	00000000 	.word	0x00000000

08001508 <HAL_ADC_ConvCpltCallback>:
  /* USER CODE END ADC1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8001508:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800150c:	b082      	sub	sp, #8
 800150e:	af00      	add	r7, sp, #0
 8001510:	6078      	str	r0, [r7, #4]

	if(hadc->Instance==ADC1){
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4a54      	ldr	r2, [pc, #336]	@ (8001668 <HAL_ADC_ConvCpltCallback+0x160>)
 8001518:	4293      	cmp	r3, r2
 800151a:	f040 8091 	bne.w	8001640 <HAL_ADC_ConvCpltCallback+0x138>
		vrefint=(float) ((4095.0*1.212)/rawdata[0]);
 800151e:	4b53      	ldr	r3, [pc, #332]	@ (800166c <HAL_ADC_ConvCpltCallback+0x164>)
 8001520:	881b      	ldrh	r3, [r3, #0]
 8001522:	4618      	mov	r0, r3
 8001524:	f7fe ffd6 	bl	80004d4 <__aeabi_i2d>
 8001528:	4602      	mov	r2, r0
 800152a:	460b      	mov	r3, r1
 800152c:	a14a      	add	r1, pc, #296	@ (adr r1, 8001658 <HAL_ADC_ConvCpltCallback+0x150>)
 800152e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001532:	f7ff f963 	bl	80007fc <__aeabi_ddiv>
 8001536:	4602      	mov	r2, r0
 8001538:	460b      	mov	r3, r1
 800153a:	4610      	mov	r0, r2
 800153c:	4619      	mov	r1, r3
 800153e:	f7ff fb2b 	bl	8000b98 <__aeabi_d2f>
 8001542:	4603      	mov	r3, r0
 8001544:	4a4a      	ldr	r2, [pc, #296]	@ (8001670 <HAL_ADC_ConvCpltCallback+0x168>)
 8001546:	6013      	str	r3, [r2, #0]
//		vtemp=(float) ((vrefint*rawdata[1])/4095.0);
		temp=(float) (((100.0)/(tscal2-tscal1))*(rawdata[1]*(vrefint/3.0)-tscal1))+30.0;
 8001548:	4b4a      	ldr	r3, [pc, #296]	@ (8001674 <HAL_ADC_ConvCpltCallback+0x16c>)
 800154a:	ed93 7a00 	vldr	s14, [r3]
 800154e:	4b4a      	ldr	r3, [pc, #296]	@ (8001678 <HAL_ADC_ConvCpltCallback+0x170>)
 8001550:	edd3 7a00 	vldr	s15, [r3]
 8001554:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001558:	ee17 0a90 	vmov	r0, s15
 800155c:	f7fe ffcc 	bl	80004f8 <__aeabi_f2d>
 8001560:	4602      	mov	r2, r0
 8001562:	460b      	mov	r3, r1
 8001564:	f04f 0000 	mov.w	r0, #0
 8001568:	4944      	ldr	r1, [pc, #272]	@ (800167c <HAL_ADC_ConvCpltCallback+0x174>)
 800156a:	f7ff f947 	bl	80007fc <__aeabi_ddiv>
 800156e:	4602      	mov	r2, r0
 8001570:	460b      	mov	r3, r1
 8001572:	4690      	mov	r8, r2
 8001574:	4699      	mov	r9, r3
 8001576:	4b3d      	ldr	r3, [pc, #244]	@ (800166c <HAL_ADC_ConvCpltCallback+0x164>)
 8001578:	885b      	ldrh	r3, [r3, #2]
 800157a:	4618      	mov	r0, r3
 800157c:	f7fe ffaa 	bl	80004d4 <__aeabi_i2d>
 8001580:	4604      	mov	r4, r0
 8001582:	460d      	mov	r5, r1
 8001584:	4b3a      	ldr	r3, [pc, #232]	@ (8001670 <HAL_ADC_ConvCpltCallback+0x168>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4618      	mov	r0, r3
 800158a:	f7fe ffb5 	bl	80004f8 <__aeabi_f2d>
 800158e:	f04f 0200 	mov.w	r2, #0
 8001592:	4b3b      	ldr	r3, [pc, #236]	@ (8001680 <HAL_ADC_ConvCpltCallback+0x178>)
 8001594:	f7ff f932 	bl	80007fc <__aeabi_ddiv>
 8001598:	4602      	mov	r2, r0
 800159a:	460b      	mov	r3, r1
 800159c:	4620      	mov	r0, r4
 800159e:	4629      	mov	r1, r5
 80015a0:	f7ff f802 	bl	80005a8 <__aeabi_dmul>
 80015a4:	4602      	mov	r2, r0
 80015a6:	460b      	mov	r3, r1
 80015a8:	4614      	mov	r4, r2
 80015aa:	461d      	mov	r5, r3
 80015ac:	4b32      	ldr	r3, [pc, #200]	@ (8001678 <HAL_ADC_ConvCpltCallback+0x170>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4618      	mov	r0, r3
 80015b2:	f7fe ffa1 	bl	80004f8 <__aeabi_f2d>
 80015b6:	4602      	mov	r2, r0
 80015b8:	460b      	mov	r3, r1
 80015ba:	4620      	mov	r0, r4
 80015bc:	4629      	mov	r1, r5
 80015be:	f7fe fe3b 	bl	8000238 <__aeabi_dsub>
 80015c2:	4602      	mov	r2, r0
 80015c4:	460b      	mov	r3, r1
 80015c6:	4640      	mov	r0, r8
 80015c8:	4649      	mov	r1, r9
 80015ca:	f7fe ffed 	bl	80005a8 <__aeabi_dmul>
 80015ce:	4602      	mov	r2, r0
 80015d0:	460b      	mov	r3, r1
 80015d2:	4610      	mov	r0, r2
 80015d4:	4619      	mov	r1, r3
 80015d6:	f7ff fadf 	bl	8000b98 <__aeabi_d2f>
 80015da:	ee07 0a10 	vmov	s14, r0
 80015de:	eef3 7a0e 	vmov.f32	s15, #62	@ 0x41f00000  30.0
 80015e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015e6:	4b27      	ldr	r3, [pc, #156]	@ (8001684 <HAL_ADC_ConvCpltCallback+0x17c>)
 80015e8:	edc3 7a00 	vstr	s15, [r3]
		vbat=(float) 2*(rawdata[2]/4095.0)*vrefint;
 80015ec:	4b1f      	ldr	r3, [pc, #124]	@ (800166c <HAL_ADC_ConvCpltCallback+0x164>)
 80015ee:	889b      	ldrh	r3, [r3, #4]
 80015f0:	4618      	mov	r0, r3
 80015f2:	f7fe ff6f 	bl	80004d4 <__aeabi_i2d>
 80015f6:	a31a      	add	r3, pc, #104	@ (adr r3, 8001660 <HAL_ADC_ConvCpltCallback+0x158>)
 80015f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015fc:	f7ff f8fe 	bl	80007fc <__aeabi_ddiv>
 8001600:	4602      	mov	r2, r0
 8001602:	460b      	mov	r3, r1
 8001604:	4610      	mov	r0, r2
 8001606:	4619      	mov	r1, r3
 8001608:	4602      	mov	r2, r0
 800160a:	460b      	mov	r3, r1
 800160c:	f7fe fe16 	bl	800023c <__adddf3>
 8001610:	4602      	mov	r2, r0
 8001612:	460b      	mov	r3, r1
 8001614:	4614      	mov	r4, r2
 8001616:	461d      	mov	r5, r3
 8001618:	4b15      	ldr	r3, [pc, #84]	@ (8001670 <HAL_ADC_ConvCpltCallback+0x168>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4618      	mov	r0, r3
 800161e:	f7fe ff6b 	bl	80004f8 <__aeabi_f2d>
 8001622:	4602      	mov	r2, r0
 8001624:	460b      	mov	r3, r1
 8001626:	4620      	mov	r0, r4
 8001628:	4629      	mov	r1, r5
 800162a:	f7fe ffbd 	bl	80005a8 <__aeabi_dmul>
 800162e:	4602      	mov	r2, r0
 8001630:	460b      	mov	r3, r1
 8001632:	4610      	mov	r0, r2
 8001634:	4619      	mov	r1, r3
 8001636:	f7ff faaf 	bl	8000b98 <__aeabi_d2f>
 800163a:	4603      	mov	r3, r0
 800163c:	4a12      	ldr	r2, [pc, #72]	@ (8001688 <HAL_ADC_ConvCpltCallback+0x180>)
 800163e:	6013      	str	r3, [r2, #0]

	}
	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)rawdata, 3);
 8001640:	2203      	movs	r2, #3
 8001642:	490a      	ldr	r1, [pc, #40]	@ (800166c <HAL_ADC_ConvCpltCallback+0x164>)
 8001644:	4811      	ldr	r0, [pc, #68]	@ (800168c <HAL_ADC_ConvCpltCallback+0x184>)
 8001646:	f006 fb17 	bl	8007c78 <HAL_ADC_Start_DMA>



}
 800164a:	bf00      	nop
 800164c:	3708      	adds	r7, #8
 800164e:	46bd      	mov	sp, r7
 8001650:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001654:	f3af 8000 	nop.w
 8001658:	d70a3d70 	.word	0xd70a3d70
 800165c:	40b36323 	.word	0x40b36323
 8001660:	00000000 	.word	0x00000000
 8001664:	40affe00 	.word	0x40affe00
 8001668:	50040000 	.word	0x50040000
 800166c:	200007a0 	.word	0x200007a0
 8001670:	200007ac 	.word	0x200007ac
 8001674:	20000008 	.word	0x20000008
 8001678:	2000000c 	.word	0x2000000c
 800167c:	40590000 	.word	0x40590000
 8001680:	40080000 	.word	0x40080000
 8001684:	200007a8 	.word	0x200007a8
 8001688:	200007b0 	.word	0x200007b0
 800168c:	200003a0 	.word	0x200003a0

08001690 <APPD_EnableCPU2>:
/* USER CODE END APPD_Init */
  return;
}

void APPD_EnableCPU2( void )
{
 8001690:	b5b0      	push	{r4, r5, r7, lr}
 8001692:	b088      	sub	sp, #32
 8001694:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8001696:	4b0b      	ldr	r3, [pc, #44]	@ (80016c4 <APPD_EnableCPU2+0x34>)
 8001698:	1d3c      	adds	r4, r7, #4
 800169a:	461d      	mov	r5, r3
 800169c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800169e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016a0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80016a4:	c403      	stmia	r4!, {r0, r1}
 80016a6:	8022      	strh	r2, [r4, #0]
 80016a8:	3402      	adds	r4, #2
 80016aa:	0c13      	lsrs	r3, r2, #16
 80016ac:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 80016ae:	f015 fb8f 	bl	8016dd0 <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 80016b2:	1d3b      	adds	r3, r7, #4
 80016b4:	4618      	mov	r0, r3
 80016b6:	f014 fe20 	bl	80162fa <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 80016ba:	bf00      	nop
}
 80016bc:	3720      	adds	r7, #32
 80016be:	46bd      	mov	sp, r7
 80016c0:	bdb0      	pop	{r4, r5, r7, pc}
 80016c2:	bf00      	nop
 80016c4:	0801fd70 	.word	0x0801fd70

080016c8 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b083      	sub	sp, #12
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 80016d0:	4b07      	ldr	r3, [pc, #28]	@ (80016f0 <LL_C2_PWR_SetPowerMode+0x28>)
 80016d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80016d6:	f023 0207 	bic.w	r2, r3, #7
 80016da:	4905      	ldr	r1, [pc, #20]	@ (80016f0 <LL_C2_PWR_SetPowerMode+0x28>)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	4313      	orrs	r3, r2
 80016e0:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 80016e4:	bf00      	nop
 80016e6:	370c      	adds	r7, #12
 80016e8:	46bd      	mov	sp, r7
 80016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ee:	4770      	bx	lr
 80016f0:	58000400 	.word	0x58000400

080016f4 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80016fc:	4b06      	ldr	r3, [pc, #24]	@ (8001718 <LL_EXTI_EnableIT_32_63+0x24>)
 80016fe:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8001702:	4905      	ldr	r1, [pc, #20]	@ (8001718 <LL_EXTI_EnableIT_32_63+0x24>)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	4313      	orrs	r3, r2
 8001708:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800170c:	bf00      	nop
 800170e:	370c      	adds	r7, #12
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr
 8001718:	58000800 	.word	0x58000800

0800171c <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8001724:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001728:	4a0a      	ldr	r2, [pc, #40]	@ (8001754 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 800172a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 800172e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001732:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001736:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	021b      	lsls	r3, r3, #8
 800173e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001742:	4313      	orrs	r3, r2
 8001744:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 8001748:	bf00      	nop
 800174a:	370c      	adds	r7, #12
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr
 8001754:	cafecafe 	.word	0xcafecafe

08001758 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8001758:	b480      	push	{r7}
 800175a:	b083      	sub	sp, #12
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8001760:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001764:	689b      	ldr	r3, [r3, #8]
 8001766:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800176a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	4313      	orrs	r3, r2
 8001772:	608b      	str	r3, [r1, #8]
}
 8001774:	bf00      	nop
 8001776:	370c      	adds	r7, #12
 8001778:	46bd      	mov	sp, r7
 800177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177e:	4770      	bx	lr

08001780 <LL_DBGMCU_GetDeviceID>:
  * @note   For STM32WBxxxx devices, the device ID is 0x495
  * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 8001784:	4b04      	ldr	r3, [pc, #16]	@ (8001798 <LL_DBGMCU_GetDeviceID+0x18>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 800178c:	4618      	mov	r0, r3
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	e0042000 	.word	0xe0042000

0800179c <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 80017a0:	4b04      	ldr	r3, [pc, #16]	@ (80017b4 <LL_DBGMCU_GetRevisionID+0x18>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	0c1b      	lsrs	r3, r3, #16
 80017a6:	b29b      	uxth	r3, r3
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	e0042000 	.word	0xe0042000

080017b8 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80017bc:	4b05      	ldr	r3, [pc, #20]	@ (80017d4 <LL_LPM_EnableSleep+0x1c>)
 80017be:	691b      	ldr	r3, [r3, #16]
 80017c0:	4a04      	ldr	r2, [pc, #16]	@ (80017d4 <LL_LPM_EnableSleep+0x1c>)
 80017c2:	f023 0304 	bic.w	r3, r3, #4
 80017c6:	6113      	str	r3, [r2, #16]
}
 80017c8:	bf00      	nop
 80017ca:	46bd      	mov	sp, r7
 80017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d0:	4770      	bx	lr
 80017d2:	bf00      	nop
 80017d4:	e000ed00 	.word	0xe000ed00

080017d8 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 80017d8:	b480      	push	{r7}
 80017da:	b083      	sub	sp, #12
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	22ff      	movs	r2, #255	@ 0xff
 80017e4:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80017e6:	bf00      	nop
 80017e8:	370c      	adds	r7, #12
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr

080017f2 <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 80017f2:	b480      	push	{r7}
 80017f4:	b083      	sub	sp, #12
 80017f6:	af00      	add	r7, sp, #0
 80017f8:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	22ca      	movs	r2, #202	@ 0xca
 80017fe:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2253      	movs	r2, #83	@ 0x53
 8001804:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001806:	bf00      	nop
 8001808:	370c      	adds	r7, #12
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr

08001812 <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 8001812:	b480      	push	{r7}
 8001814:	b083      	sub	sp, #12
 8001816:	af00      	add	r7, sp, #0
 8001818:	6078      	str	r0, [r7, #4]
 800181a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	f023 0207 	bic.w	r2, r3, #7
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	431a      	orrs	r2, r3
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	609a      	str	r2, [r3, #8]
}
 800182c:	bf00      	nop
 800182e:	370c      	adds	r7, #12
 8001830:	46bd      	mov	sp, r7
 8001832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001836:	4770      	bx	lr

08001838 <MX_APPE_Config>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 800183c:	4b04      	ldr	r3, [pc, #16]	@ (8001850 <MX_APPE_Config+0x18>)
 800183e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001842:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8001844:	f000 f824 	bl	8001890 <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 8001848:	f000 f829 	bl	800189e <Config_HSE>

  return;
 800184c:	bf00      	nop
}
 800184e:	bd80      	pop	{r7, pc}
 8001850:	58004000 	.word	0x58004000

08001854 <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 8001858:	f000 f835 	bl	80018c6 <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 800185c:	f000 f84e 	bl	80018fc <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 8001860:	4903      	ldr	r1, [pc, #12]	@ (8001870 <MX_APPE_Init+0x1c>)
 8001862:	2000      	movs	r0, #0
 8001864:	f000 fe56 	bl	8002514 <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 8001868:	f000 f856 	bl	8001918 <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 800186c:	bf00      	nop
}
 800186e:	bd80      	pop	{r7, pc}
 8001870:	20000c38 	.word	0x20000c38

08001874 <Init_Smps>:

void Init_Smps(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 8001878:	bf00      	nop
}
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr

08001882 <Init_Exti>:

void Init_Exti(void)
{
 8001882:	b580      	push	{r7, lr}
 8001884:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 8001886:	2050      	movs	r0, #80	@ 0x50
 8001888:	f7ff ff34 	bl	80016f4 <LL_EXTI_EnableIT_32_63>

  return;
 800188c:	bf00      	nop
}
 800188e:	bd80      	pop	{r7, pc}

08001890 <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 8001894:	bf00      	nop
}
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr

0800189e <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 800189e:	b580      	push	{r7, lr}
 80018a0:	b082      	sub	sp, #8
 80018a2:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 80018a4:	2000      	movs	r0, #0
 80018a6:	f015 fb1f 	bl	8016ee8 <OTP_Read>
 80018aa:	6078      	str	r0, [r7, #4]
  if (p_otp)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d005      	beq.n	80018be <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	799b      	ldrb	r3, [r3, #6]
 80018b6:	4618      	mov	r0, r3
 80018b8:	f7ff ff30 	bl	800171c <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 80018bc:	bf00      	nop
 80018be:	bf00      	nop
}
 80018c0:	3708      	adds	r7, #8
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}

080018c6 <System_Init>:

static void System_Init(void)
{
 80018c6:	b580      	push	{r7, lr}
 80018c8:	af00      	add	r7, sp, #0
  Init_Smps();
 80018ca:	f7ff ffd3 	bl	8001874 <Init_Smps>

  Init_Exti();
 80018ce:	f7ff ffd8 	bl	8001882 <Init_Exti>

  Init_Rtc();
 80018d2:	f000 f803 	bl	80018dc <Init_Rtc>

  return;
 80018d6:	bf00      	nop
}
 80018d8:	bd80      	pop	{r7, pc}
	...

080018dc <Init_Rtc>:

static void Init_Rtc(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 80018e0:	4805      	ldr	r0, [pc, #20]	@ (80018f8 <Init_Rtc+0x1c>)
 80018e2:	f7ff ff86 	bl	80017f2 <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 80018e6:	2100      	movs	r1, #0
 80018e8:	4803      	ldr	r0, [pc, #12]	@ (80018f8 <Init_Rtc+0x1c>)
 80018ea:	f7ff ff92 	bl	8001812 <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 80018ee:	4802      	ldr	r0, [pc, #8]	@ (80018f8 <Init_Rtc+0x1c>)
 80018f0:	f7ff ff72 	bl	80017d8 <LL_RTC_EnableWriteProtection>

  return;
 80018f4:	bf00      	nop
}
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	40002800 	.word	0x40002800

080018fc <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 8001900:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001904:	f7ff ff28 	bl	8001758 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 8001908:	f017 fc9e 	bl	8019248 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 800190c:	2004      	movs	r0, #4
 800190e:	f7ff fedb 	bl	80016c8 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 8001912:	bf00      	nop
}
 8001914:	bd80      	pop	{r7, pc}
	...

08001918 <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b088      	sub	sp, #32
 800191c:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 800191e:	f015 f8a1 	bl	8016a64 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 8001922:	4a11      	ldr	r2, [pc, #68]	@ (8001968 <appe_Tl_Init+0x50>)
 8001924:	2100      	movs	r1, #0
 8001926:	2008      	movs	r0, #8
 8001928:	f017 fdcc 	bl	80194c4 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 800192c:	4b0f      	ldr	r3, [pc, #60]	@ (800196c <appe_Tl_Init+0x54>)
 800192e:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8001930:	4b0f      	ldr	r3, [pc, #60]	@ (8001970 <appe_Tl_Init+0x58>)
 8001932:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8001934:	463b      	mov	r3, r7
 8001936:	4619      	mov	r1, r3
 8001938:	480e      	ldr	r0, [pc, #56]	@ (8001974 <appe_Tl_Init+0x5c>)
 800193a:	f014 ff55 	bl	80167e8 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 800193e:	4b0e      	ldr	r3, [pc, #56]	@ (8001978 <appe_Tl_Init+0x60>)
 8001940:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 8001942:	4b0e      	ldr	r3, [pc, #56]	@ (800197c <appe_Tl_Init+0x64>)
 8001944:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 8001946:	4b0e      	ldr	r3, [pc, #56]	@ (8001980 <appe_Tl_Init+0x68>)
 8001948:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 800194a:	f240 533c 	movw	r3, #1340	@ 0x53c
 800194e:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 8001950:	f107 0308 	add.w	r3, r7, #8
 8001954:	4618      	mov	r0, r3
 8001956:	f015 f9c7 	bl	8016ce8 <TL_MM_Init>

  TL_Enable();
 800195a:	f015 f87d 	bl	8016a58 <TL_Enable>

  return;
 800195e:	bf00      	nop
}
 8001960:	3720      	adds	r7, #32
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	08016821 	.word	0x08016821
 800196c:	20030734 	.word	0x20030734
 8001970:	08001985 	.word	0x08001985
 8001974:	0800199d 	.word	0x0800199d
 8001978:	2003094c 	.word	0x2003094c
 800197c:	20030840 	.word	0x20030840
 8001980:	200301f8 	.word	0x200301f8

08001984 <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	4603      	mov	r3, r0
 800198c:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 800198e:	bf00      	nop
}
 8001990:	370c      	adds	r7, #12
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
	...

0800199c <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b088      	sub	sp, #32
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	330b      	adds	r3, #11
 80019aa:	61fb      	str	r3, [r7, #28]

  switch(p_sys_event->subevtcode)
 80019ac:	69fb      	ldr	r3, [r7, #28]
 80019ae:	881b      	ldrh	r3, [r3, #0]
 80019b0:	b29b      	uxth	r3, r3
 80019b2:	f5a3 4312 	sub.w	r3, r3, #37376	@ 0x9200
 80019b6:	2b07      	cmp	r3, #7
 80019b8:	d81f      	bhi.n	80019fa <APPE_SysUserEvtRx+0x5e>
 80019ba:	a201      	add	r2, pc, #4	@ (adr r2, 80019c0 <APPE_SysUserEvtRx+0x24>)
 80019bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019c0:	080019e1 	.word	0x080019e1
 80019c4:	080019f3 	.word	0x080019f3
 80019c8:	080019fb 	.word	0x080019fb
 80019cc:	080019fb 	.word	0x080019fb
 80019d0:	080019fb 	.word	0x080019fb
 80019d4:	080019fb 	.word	0x080019fb
 80019d8:	080019fb 	.word	0x080019fb
 80019dc:	080019fb 	.word	0x080019fb
  {
  case SHCI_SUB_EVT_CODE_READY:
    /* Read the firmware version of both the wireless firmware and the FUS */
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 80019e0:	f107 030c 	add.w	r3, r7, #12
 80019e4:	4618      	mov	r0, r3
 80019e6:	f014 fcb5 	bl	8016354 <SHCI_GetWirelessFwInfo>
    APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
    APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
    APP_DBG_MSG("FUS version %d.%d.%d\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);

    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY\n\r");
    APPE_SysEvtReadyProcessing(pPayload);
 80019ea:	6878      	ldr	r0, [r7, #4]
 80019ec:	f000 f81b 	bl	8001a26 <APPE_SysEvtReadyProcessing>
    break;
 80019f0:	e004      	b.n	80019fc <APPE_SysUserEvtRx+0x60>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF \n\r");
    APPE_SysEvtError(pPayload);
 80019f2:	6878      	ldr	r0, [r7, #4]
 80019f4:	f000 f806 	bl	8001a04 <APPE_SysEvtError>
    break;
 80019f8:	e000      	b.n	80019fc <APPE_SysUserEvtRx+0x60>
  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_ERASE\n\r");
    break;

  default:
    break;
 80019fa:	bf00      	nop
  }

  return;
 80019fc:	bf00      	nop
}
 80019fe:	3720      	adds	r7, #32
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}

08001a04 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(void * pPayload)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b085      	sub	sp, #20
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	330b      	adds	r3, #11
 8001a12:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	3302      	adds	r3, #2
 8001a18:	60bb      	str	r3, [r7, #8]
  }
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 8001a1a:	bf00      	nop
}
 8001a1c:	3714      	adds	r7, #20
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr

08001a26 <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 8001a26:	b580      	push	{r7, lr}
 8001a28:	b08a      	sub	sp, #40	@ 0x28
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 8001a2e:	f107 0308 	add.w	r3, r7, #8
 8001a32:	2200      	movs	r2, #0
 8001a34:	601a      	str	r2, [r3, #0]
 8001a36:	605a      	str	r2, [r3, #4]
 8001a38:	609a      	str	r2, [r3, #8]
 8001a3a:	60da      	str	r2, [r3, #12]
  uint32_t RevisionID=0;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t DeviceID=0;
 8001a40:	2300      	movs	r3, #0
 8001a42:	623b      	str	r3, [r7, #32]

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	330b      	adds	r3, #11
 8001a4a:	61fb      	str	r3, [r7, #28]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 8001a4c:	69fb      	ldr	r3, [r7, #28]
 8001a4e:	3302      	adds	r3, #2
 8001a50:	61bb      	str	r3, [r7, #24]

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 8001a52:	69bb      	ldr	r3, [r7, #24]
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d11d      	bne.n	8001a96 <APPE_SysEvtReadyProcessing+0x70>
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG(">>== WIRELESS_FW_RUNNING \n");

    /* Traces channel initialization */
    APPD_EnableCPU2();
 8001a5a:	f7ff fe19 	bl	8001690 <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 8001a5e:	230f      	movs	r3, #15
 8001a60:	723b      	strb	r3, [r7, #8]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 8001a62:	237f      	movs	r3, #127	@ 0x7f
 8001a64:	72bb      	strb	r3, [r7, #10]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 8001a66:	f7ff fe99 	bl	800179c <LL_DBGMCU_GetRevisionID>
 8001a6a:	6278      	str	r0, [r7, #36]	@ 0x24

    APP_DBG_MSG(">>== DBGMCU_GetRevisionID= %lx \n\r", RevisionID);

    config_param.RevisionID = (uint16_t)RevisionID;
 8001a6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a6e:	b29b      	uxth	r3, r3
 8001a70:	82bb      	strh	r3, [r7, #20]

    DeviceID = LL_DBGMCU_GetDeviceID();
 8001a72:	f7ff fe85 	bl	8001780 <LL_DBGMCU_GetDeviceID>
 8001a76:	6238      	str	r0, [r7, #32]
    APP_DBG_MSG(">>== DBGMCU_GetDeviceID= %lx \n\r", DeviceID);
    config_param.DeviceID = (uint16_t)DeviceID;
 8001a78:	6a3b      	ldr	r3, [r7, #32]
 8001a7a:	b29b      	uxth	r3, r3
 8001a7c:	82fb      	strh	r3, [r7, #22]
    (void)SHCI_C2_Config(&config_param);
 8001a7e:	f107 0308 	add.w	r3, r7, #8
 8001a82:	4618      	mov	r0, r3
 8001a84:	f014 fc50 	bl	8016328 <SHCI_C2_Config>

    APP_BLE_Init();
 8001a88:	f016 f832 	bl	8017af0 <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	2001      	movs	r0, #1
 8001a90:	f017 fbec 	bl	801926c <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
 8001a94:	e007      	b.n	8001aa6 <APPE_SysEvtReadyProcessing+0x80>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 8001a96:	69bb      	ldr	r3, [r7, #24]
 8001a98:	781b      	ldrb	r3, [r3, #0]
 8001a9a:	2b01      	cmp	r3, #1
 8001a9c:	d103      	bne.n	8001aa6 <APPE_SysEvtReadyProcessing+0x80>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	701a      	strb	r2, [r3, #0]
  return;
 8001aa4:	bf00      	nop
 8001aa6:	bf00      	nop
}
 8001aa8:	3728      	adds	r7, #40	@ 0x28
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}

08001aae <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 8001aae:	b580      	push	{r7, lr}
 8001ab0:	b084      	sub	sp, #16
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ab6:	f005 fda7 	bl	8007608 <HAL_GetTick>
 8001aba:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ac6:	d00a      	beq.n	8001ade <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 8001ac8:	f005 fdb6 	bl	8007638 <HAL_GetTickFreq>
 8001acc:	4603      	mov	r3, r0
 8001ace:	461a      	mov	r2, r3
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	4413      	add	r3, r2
 8001ad4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ad6:	e002      	b.n	8001ade <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep(); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 8001ad8:	f7ff fe6e 	bl	80017b8 <LL_LPM_EnableSleep>
     */
  #if defined (__CC_ARM) || defined (__ARMCC_VERSION)
    __force_stores();
  #endif /* __ARMCC_VERSION */

    __WFI();
 8001adc:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 8001ade:	f005 fd93 	bl	8007608 <HAL_GetTick>
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	1ad3      	subs	r3, r2, r3
 8001ae8:	68fa      	ldr	r2, [r7, #12]
 8001aea:	429a      	cmp	r2, r3
 8001aec:	d8f4      	bhi.n	8001ad8 <HAL_Delay+0x2a>
  }
}
 8001aee:	bf00      	nop
 8001af0:	bf00      	nop
 8001af2:	3710      	adds	r7, #16
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}

08001af8 <MX_APPE_Process>:

void MX_APPE_Process(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8001afc:	f04f 30ff 	mov.w	r0, #4294967295
 8001b00:	f017 fbe4 	bl	80192cc <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 8001b04:	bf00      	nop
 8001b06:	bd80      	pop	{r7, pc}

08001b08 <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 8001b0c:	bf00      	nop
}
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr

08001b16 <UTIL_SEQ_EvtIdle>:
  *
  * @param  evt_waited_bm : Event pending.
  * @retval None
  */
void UTIL_SEQ_EvtIdle(UTIL_SEQ_bm_t task_id_bm, UTIL_SEQ_bm_t evt_waited_bm)
{
 8001b16:	b580      	push	{r7, lr}
 8001b18:	b082      	sub	sp, #8
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	6078      	str	r0, [r7, #4]
 8001b1e:	6039      	str	r1, [r7, #0]
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8001b20:	f04f 30ff 	mov.w	r0, #4294967295
 8001b24:	f017 fbd2 	bl	80192cc <UTIL_SEQ_Run>
  return;
 8001b28:	bf00      	nop
}
 8001b2a:	3708      	adds	r7, #8
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}

08001b30 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 8001b38:	2100      	movs	r1, #0
 8001b3a:	2008      	movs	r0, #8
 8001b3c:	f017 fce4 	bl	8019508 <UTIL_SEQ_SetTask>
  return;
 8001b40:	bf00      	nop
}
 8001b42:	3708      	adds	r7, #8
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}

08001b48 <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8001b50:	2002      	movs	r0, #2
 8001b52:	f017 fd45 	bl	80195e0 <UTIL_SEQ_SetEvt>
  return;
 8001b56:	bf00      	nop
}
 8001b58:	3708      	adds	r7, #8
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}

08001b5e <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 8001b5e:	b580      	push	{r7, lr}
 8001b60:	b082      	sub	sp, #8
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8001b66:	2002      	movs	r0, #2
 8001b68:	f017 fd5a 	bl	8019620 <UTIL_SEQ_WaitEvt>
  return;
 8001b6c:	bf00      	nop
}
 8001b6e:	3708      	adds	r7, #8
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}

08001b74 <LL_AHB1_GRP1_EnableClock>:
{
 8001b74:	b480      	push	{r7}
 8001b76:	b085      	sub	sp, #20
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001b7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b80:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001b82:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001b8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b90:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	4013      	ands	r3, r2
 8001b96:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b98:	68fb      	ldr	r3, [r7, #12]
}
 8001b9a:	bf00      	nop
 8001b9c:	3714      	adds	r7, #20
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr

08001ba6 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001ba6:	b580      	push	{r7, lr}
 8001ba8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001baa:	2004      	movs	r0, #4
 8001bac:	f7ff ffe2 	bl	8001b74 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001bb0:	2001      	movs	r0, #1
 8001bb2:	f7ff ffdf 	bl	8001b74 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 4, 0);
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	2104      	movs	r1, #4
 8001bba:	200b      	movs	r0, #11
 8001bbc:	f006 ff03 	bl	80089c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001bc0:	200b      	movs	r0, #11
 8001bc2:	f006 ff1a 	bl	80089fa <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 2, 0);
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	2102      	movs	r1, #2
 8001bca:	200c      	movs	r0, #12
 8001bcc:	f006 fefb 	bl	80089c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001bd0:	200c      	movs	r0, #12
 8001bd2:	f006 ff12 	bl	80089fa <HAL_NVIC_EnableIRQ>

}
 8001bd6:	bf00      	nop
 8001bd8:	bd80      	pop	{r7, pc}

08001bda <LL_AHB2_GRP1_EnableClock>:
{
 8001bda:	b480      	push	{r7}
 8001bdc:	b085      	sub	sp, #20
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001be2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001be6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001be8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001bf2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001bf6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001bfe:	68fb      	ldr	r3, [r7, #12]
}
 8001c00:	bf00      	nop
 8001c02:	3714      	adds	r7, #20
 8001c04:	46bd      	mov	sp, r7
 8001c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0a:	4770      	bx	lr

08001c0c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b086      	sub	sp, #24
 8001c10:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c12:	1d3b      	adds	r3, r7, #4
 8001c14:	2200      	movs	r2, #0
 8001c16:	601a      	str	r2, [r3, #0]
 8001c18:	605a      	str	r2, [r3, #4]
 8001c1a:	609a      	str	r2, [r3, #8]
 8001c1c:	60da      	str	r2, [r3, #12]
 8001c1e:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c20:	2004      	movs	r0, #4
 8001c22:	f7ff ffda 	bl	8001bda <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c26:	2002      	movs	r0, #2
 8001c28:	f7ff ffd7 	bl	8001bda <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c2c:	2001      	movs	r0, #1
 8001c2e:	f7ff ffd4 	bl	8001bda <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8001c32:	2200      	movs	r2, #0
 8001c34:	2101      	movs	r1, #1
 8001c36:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c3a:	f007 fbe9 	bl	8009410 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED0_Pin|LED1_Pin|SPI_CS_Pin, GPIO_PIN_RESET);
 8001c3e:	2200      	movs	r2, #0
 8001c40:	2183      	movs	r1, #131	@ 0x83
 8001c42:	4828      	ldr	r0, [pc, #160]	@ (8001ce4 <MX_GPIO_Init+0xd8>)
 8001c44:	f007 fbe4 	bl	8009410 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001c48:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001c4c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001c4e:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001c52:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c54:	2300      	movs	r3, #0
 8001c56:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c58:	1d3b      	adds	r3, r7, #4
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	4822      	ldr	r0, [pc, #136]	@ (8001ce8 <MX_GPIO_Init+0xdc>)
 8001c5e:	f007 fa4f 	bl	8009100 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c62:	2301      	movs	r3, #1
 8001c64:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c66:	2301      	movs	r3, #1
 8001c68:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c72:	1d3b      	adds	r3, r7, #4
 8001c74:	4619      	mov	r1, r3
 8001c76:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c7a:	f007 fa41 	bl	8009100 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001c7e:	2320      	movs	r3, #32
 8001c80:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c82:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001c86:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c8c:	1d3b      	adds	r3, r7, #4
 8001c8e:	4619      	mov	r1, r3
 8001c90:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c94:	f007 fa34 	bl	8009100 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED0_Pin LED1_Pin SPI_CS_Pin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin|SPI_CS_Pin;
 8001c98:	2383      	movs	r3, #131	@ 0x83
 8001c9a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ca8:	1d3b      	adds	r3, r7, #4
 8001caa:	4619      	mov	r1, r3
 8001cac:	480d      	ldr	r0, [pc, #52]	@ (8001ce4 <MX_GPIO_Init+0xd8>)
 8001cae:	f007 fa27 	bl	8009100 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001cb2:	2340      	movs	r3, #64	@ 0x40
 8001cb4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001cb6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001cba:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cc0:	1d3b      	adds	r3, r7, #4
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	4807      	ldr	r0, [pc, #28]	@ (8001ce4 <MX_GPIO_Init+0xd8>)
 8001cc6:	f007 fa1b 	bl	8009100 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8001cca:	2200      	movs	r2, #0
 8001ccc:	2101      	movs	r1, #1
 8001cce:	2028      	movs	r0, #40	@ 0x28
 8001cd0:	f006 fe79 	bl	80089c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001cd4:	2028      	movs	r0, #40	@ 0x28
 8001cd6:	f006 fe90 	bl	80089fa <HAL_NVIC_EnableIRQ>

}
 8001cda:	bf00      	nop
 8001cdc:	3718      	adds	r7, #24
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	48000400 	.word	0x48000400
 8001ce8:	48000800 	.word	0x48000800

08001cec <LL_EXTI_EnableIT_0_31>:
{
 8001cec:	b480      	push	{r7}
 8001cee:	b083      	sub	sp, #12
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001cf4:	4b06      	ldr	r3, [pc, #24]	@ (8001d10 <LL_EXTI_EnableIT_0_31+0x24>)
 8001cf6:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8001cfa:	4905      	ldr	r1, [pc, #20]	@ (8001d10 <LL_EXTI_EnableIT_0_31+0x24>)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8001d04:	bf00      	nop
 8001d06:	370c      	adds	r7, #12
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr
 8001d10:	58000800 	.word	0x58000800

08001d14 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b083      	sub	sp, #12
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001d1c:	4b05      	ldr	r3, [pc, #20]	@ (8001d34 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001d1e:	681a      	ldr	r2, [r3, #0]
 8001d20:	4904      	ldr	r1, [pc, #16]	@ (8001d34 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	4313      	orrs	r3, r2
 8001d26:	600b      	str	r3, [r1, #0]

}
 8001d28:	bf00      	nop
 8001d2a:	370c      	adds	r7, #12
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr
 8001d34:	58000800 	.word	0x58000800

08001d38 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8001d74 <ReadRtcSsrValue+0x3c>)
 8001d40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d42:	b29b      	uxth	r3, r3
 8001d44:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001d46:	4b0b      	ldr	r3, [pc, #44]	@ (8001d74 <ReadRtcSsrValue+0x3c>)
 8001d48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d4a:	b29b      	uxth	r3, r3
 8001d4c:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 8001d4e:	e005      	b.n	8001d5c <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001d54:	4b07      	ldr	r3, [pc, #28]	@ (8001d74 <ReadRtcSsrValue+0x3c>)
 8001d56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d58:	b29b      	uxth	r3, r3
 8001d5a:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 8001d5c:	687a      	ldr	r2, [r7, #4]
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	429a      	cmp	r2, r3
 8001d62:	d1f5      	bne.n	8001d50 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 8001d64:	683b      	ldr	r3, [r7, #0]
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	370c      	adds	r7, #12
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr
 8001d72:	bf00      	nop
 8001d74:	40002800 	.word	0x40002800

08001d78 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b085      	sub	sp, #20
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	4603      	mov	r3, r0
 8001d80:	460a      	mov	r2, r1
 8001d82:	71fb      	strb	r3, [r7, #7]
 8001d84:	4613      	mov	r3, r2
 8001d86:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 8001d88:	79ba      	ldrb	r2, [r7, #6]
 8001d8a:	491d      	ldr	r1, [pc, #116]	@ (8001e00 <LinkTimerAfter+0x88>)
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	005b      	lsls	r3, r3, #1
 8001d90:	4413      	add	r3, r2
 8001d92:	00db      	lsls	r3, r3, #3
 8001d94:	440b      	add	r3, r1
 8001d96:	3315      	adds	r3, #21
 8001d98:	781b      	ldrb	r3, [r3, #0]
 8001d9a:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001d9c:	7bfb      	ldrb	r3, [r7, #15]
 8001d9e:	2b06      	cmp	r3, #6
 8001da0:	d009      	beq.n	8001db6 <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 8001da2:	7bfa      	ldrb	r2, [r7, #15]
 8001da4:	4916      	ldr	r1, [pc, #88]	@ (8001e00 <LinkTimerAfter+0x88>)
 8001da6:	4613      	mov	r3, r2
 8001da8:	005b      	lsls	r3, r3, #1
 8001daa:	4413      	add	r3, r2
 8001dac:	00db      	lsls	r3, r3, #3
 8001dae:	440b      	add	r3, r1
 8001db0:	3314      	adds	r3, #20
 8001db2:	79fa      	ldrb	r2, [r7, #7]
 8001db4:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 8001db6:	79fa      	ldrb	r2, [r7, #7]
 8001db8:	4911      	ldr	r1, [pc, #68]	@ (8001e00 <LinkTimerAfter+0x88>)
 8001dba:	4613      	mov	r3, r2
 8001dbc:	005b      	lsls	r3, r3, #1
 8001dbe:	4413      	add	r3, r2
 8001dc0:	00db      	lsls	r3, r3, #3
 8001dc2:	440b      	add	r3, r1
 8001dc4:	3315      	adds	r3, #21
 8001dc6:	7bfa      	ldrb	r2, [r7, #15]
 8001dc8:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 8001dca:	79fa      	ldrb	r2, [r7, #7]
 8001dcc:	490c      	ldr	r1, [pc, #48]	@ (8001e00 <LinkTimerAfter+0x88>)
 8001dce:	4613      	mov	r3, r2
 8001dd0:	005b      	lsls	r3, r3, #1
 8001dd2:	4413      	add	r3, r2
 8001dd4:	00db      	lsls	r3, r3, #3
 8001dd6:	440b      	add	r3, r1
 8001dd8:	3314      	adds	r3, #20
 8001dda:	79ba      	ldrb	r2, [r7, #6]
 8001ddc:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 8001dde:	79ba      	ldrb	r2, [r7, #6]
 8001de0:	4907      	ldr	r1, [pc, #28]	@ (8001e00 <LinkTimerAfter+0x88>)
 8001de2:	4613      	mov	r3, r2
 8001de4:	005b      	lsls	r3, r3, #1
 8001de6:	4413      	add	r3, r2
 8001de8:	00db      	lsls	r3, r3, #3
 8001dea:	440b      	add	r3, r1
 8001dec:	3315      	adds	r3, #21
 8001dee:	79fa      	ldrb	r2, [r7, #7]
 8001df0:	701a      	strb	r2, [r3, #0]

  return;
 8001df2:	bf00      	nop
}
 8001df4:	3714      	adds	r7, #20
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr
 8001dfe:	bf00      	nop
 8001e00:	20000464 	.word	0x20000464

08001e04 <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b085      	sub	sp, #20
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	460a      	mov	r2, r1
 8001e0e:	71fb      	strb	r3, [r7, #7]
 8001e10:	4613      	mov	r3, r2
 8001e12:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 8001e14:	4b29      	ldr	r3, [pc, #164]	@ (8001ebc <LinkTimerBefore+0xb8>)
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	79ba      	ldrb	r2, [r7, #6]
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d032      	beq.n	8001e86 <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 8001e20:	79ba      	ldrb	r2, [r7, #6]
 8001e22:	4927      	ldr	r1, [pc, #156]	@ (8001ec0 <LinkTimerBefore+0xbc>)
 8001e24:	4613      	mov	r3, r2
 8001e26:	005b      	lsls	r3, r3, #1
 8001e28:	4413      	add	r3, r2
 8001e2a:	00db      	lsls	r3, r3, #3
 8001e2c:	440b      	add	r3, r1
 8001e2e:	3314      	adds	r3, #20
 8001e30:	781b      	ldrb	r3, [r3, #0]
 8001e32:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 8001e34:	7bfa      	ldrb	r2, [r7, #15]
 8001e36:	4922      	ldr	r1, [pc, #136]	@ (8001ec0 <LinkTimerBefore+0xbc>)
 8001e38:	4613      	mov	r3, r2
 8001e3a:	005b      	lsls	r3, r3, #1
 8001e3c:	4413      	add	r3, r2
 8001e3e:	00db      	lsls	r3, r3, #3
 8001e40:	440b      	add	r3, r1
 8001e42:	3315      	adds	r3, #21
 8001e44:	79fa      	ldrb	r2, [r7, #7]
 8001e46:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 8001e48:	79fa      	ldrb	r2, [r7, #7]
 8001e4a:	491d      	ldr	r1, [pc, #116]	@ (8001ec0 <LinkTimerBefore+0xbc>)
 8001e4c:	4613      	mov	r3, r2
 8001e4e:	005b      	lsls	r3, r3, #1
 8001e50:	4413      	add	r3, r2
 8001e52:	00db      	lsls	r3, r3, #3
 8001e54:	440b      	add	r3, r1
 8001e56:	3315      	adds	r3, #21
 8001e58:	79ba      	ldrb	r2, [r7, #6]
 8001e5a:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 8001e5c:	79fa      	ldrb	r2, [r7, #7]
 8001e5e:	4918      	ldr	r1, [pc, #96]	@ (8001ec0 <LinkTimerBefore+0xbc>)
 8001e60:	4613      	mov	r3, r2
 8001e62:	005b      	lsls	r3, r3, #1
 8001e64:	4413      	add	r3, r2
 8001e66:	00db      	lsls	r3, r3, #3
 8001e68:	440b      	add	r3, r1
 8001e6a:	3314      	adds	r3, #20
 8001e6c:	7bfa      	ldrb	r2, [r7, #15]
 8001e6e:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001e70:	79ba      	ldrb	r2, [r7, #6]
 8001e72:	4913      	ldr	r1, [pc, #76]	@ (8001ec0 <LinkTimerBefore+0xbc>)
 8001e74:	4613      	mov	r3, r2
 8001e76:	005b      	lsls	r3, r3, #1
 8001e78:	4413      	add	r3, r2
 8001e7a:	00db      	lsls	r3, r3, #3
 8001e7c:	440b      	add	r3, r1
 8001e7e:	3314      	adds	r3, #20
 8001e80:	79fa      	ldrb	r2, [r7, #7]
 8001e82:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 8001e84:	e014      	b.n	8001eb0 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 8001e86:	79fa      	ldrb	r2, [r7, #7]
 8001e88:	490d      	ldr	r1, [pc, #52]	@ (8001ec0 <LinkTimerBefore+0xbc>)
 8001e8a:	4613      	mov	r3, r2
 8001e8c:	005b      	lsls	r3, r3, #1
 8001e8e:	4413      	add	r3, r2
 8001e90:	00db      	lsls	r3, r3, #3
 8001e92:	440b      	add	r3, r1
 8001e94:	3315      	adds	r3, #21
 8001e96:	79ba      	ldrb	r2, [r7, #6]
 8001e98:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001e9a:	79ba      	ldrb	r2, [r7, #6]
 8001e9c:	4908      	ldr	r1, [pc, #32]	@ (8001ec0 <LinkTimerBefore+0xbc>)
 8001e9e:	4613      	mov	r3, r2
 8001ea0:	005b      	lsls	r3, r3, #1
 8001ea2:	4413      	add	r3, r2
 8001ea4:	00db      	lsls	r3, r3, #3
 8001ea6:	440b      	add	r3, r1
 8001ea8:	3314      	adds	r3, #20
 8001eaa:	79fa      	ldrb	r2, [r7, #7]
 8001eac:	701a      	strb	r2, [r3, #0]
  return;
 8001eae:	bf00      	nop
}
 8001eb0:	3714      	adds	r7, #20
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb8:	4770      	bx	lr
 8001eba:	bf00      	nop
 8001ebc:	200004f4 	.word	0x200004f4
 8001ec0:	20000464 	.word	0x20000464

08001ec4 <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b084      	sub	sp, #16
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	4603      	mov	r3, r0
 8001ecc:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001ece:	4b4e      	ldr	r3, [pc, #312]	@ (8002008 <linkTimer+0x144>)
 8001ed0:	781b      	ldrb	r3, [r3, #0]
 8001ed2:	b2db      	uxtb	r3, r3
 8001ed4:	2b06      	cmp	r3, #6
 8001ed6:	d118      	bne.n	8001f0a <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001ed8:	4b4b      	ldr	r3, [pc, #300]	@ (8002008 <linkTimer+0x144>)
 8001eda:	781b      	ldrb	r3, [r3, #0]
 8001edc:	b2da      	uxtb	r2, r3
 8001ede:	4b4b      	ldr	r3, [pc, #300]	@ (800200c <linkTimer+0x148>)
 8001ee0:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 8001ee2:	4a49      	ldr	r2, [pc, #292]	@ (8002008 <linkTimer+0x144>)
 8001ee4:	79fb      	ldrb	r3, [r7, #7]
 8001ee6:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8001ee8:	79fa      	ldrb	r2, [r7, #7]
 8001eea:	4949      	ldr	r1, [pc, #292]	@ (8002010 <linkTimer+0x14c>)
 8001eec:	4613      	mov	r3, r2
 8001eee:	005b      	lsls	r3, r3, #1
 8001ef0:	4413      	add	r3, r2
 8001ef2:	00db      	lsls	r3, r3, #3
 8001ef4:	440b      	add	r3, r1
 8001ef6:	3315      	adds	r3, #21
 8001ef8:	2206      	movs	r2, #6
 8001efa:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001efc:	4b45      	ldr	r3, [pc, #276]	@ (8002014 <linkTimer+0x150>)
 8001efe:	f04f 32ff 	mov.w	r2, #4294967295
 8001f02:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 8001f04:	2300      	movs	r3, #0
 8001f06:	81fb      	strh	r3, [r7, #14]
 8001f08:	e078      	b.n	8001ffc <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 8001f0a:	f000 f909 	bl	8002120 <ReturnTimeElapsed>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 8001f12:	79fa      	ldrb	r2, [r7, #7]
 8001f14:	493e      	ldr	r1, [pc, #248]	@ (8002010 <linkTimer+0x14c>)
 8001f16:	4613      	mov	r3, r2
 8001f18:	005b      	lsls	r3, r3, #1
 8001f1a:	4413      	add	r3, r2
 8001f1c:	00db      	lsls	r3, r3, #3
 8001f1e:	440b      	add	r3, r1
 8001f20:	3308      	adds	r3, #8
 8001f22:	6819      	ldr	r1, [r3, #0]
 8001f24:	89fb      	ldrh	r3, [r7, #14]
 8001f26:	79fa      	ldrb	r2, [r7, #7]
 8001f28:	4419      	add	r1, r3
 8001f2a:	4839      	ldr	r0, [pc, #228]	@ (8002010 <linkTimer+0x14c>)
 8001f2c:	4613      	mov	r3, r2
 8001f2e:	005b      	lsls	r3, r3, #1
 8001f30:	4413      	add	r3, r2
 8001f32:	00db      	lsls	r3, r3, #3
 8001f34:	4403      	add	r3, r0
 8001f36:	3308      	adds	r3, #8
 8001f38:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 8001f3a:	79fa      	ldrb	r2, [r7, #7]
 8001f3c:	4934      	ldr	r1, [pc, #208]	@ (8002010 <linkTimer+0x14c>)
 8001f3e:	4613      	mov	r3, r2
 8001f40:	005b      	lsls	r3, r3, #1
 8001f42:	4413      	add	r3, r2
 8001f44:	00db      	lsls	r3, r3, #3
 8001f46:	440b      	add	r3, r1
 8001f48:	3308      	adds	r3, #8
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 8001f4e:	4b2e      	ldr	r3, [pc, #184]	@ (8002008 <linkTimer+0x144>)
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	b2db      	uxtb	r3, r3
 8001f54:	4619      	mov	r1, r3
 8001f56:	4a2e      	ldr	r2, [pc, #184]	@ (8002010 <linkTimer+0x14c>)
 8001f58:	460b      	mov	r3, r1
 8001f5a:	005b      	lsls	r3, r3, #1
 8001f5c:	440b      	add	r3, r1
 8001f5e:	00db      	lsls	r3, r3, #3
 8001f60:	4413      	add	r3, r2
 8001f62:	3308      	adds	r3, #8
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	68ba      	ldr	r2, [r7, #8]
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	d337      	bcc.n	8001fdc <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 8001f6c:	4b26      	ldr	r3, [pc, #152]	@ (8002008 <linkTimer+0x144>)
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 8001f72:	7b7a      	ldrb	r2, [r7, #13]
 8001f74:	4926      	ldr	r1, [pc, #152]	@ (8002010 <linkTimer+0x14c>)
 8001f76:	4613      	mov	r3, r2
 8001f78:	005b      	lsls	r3, r3, #1
 8001f7a:	4413      	add	r3, r2
 8001f7c:	00db      	lsls	r3, r3, #3
 8001f7e:	440b      	add	r3, r1
 8001f80:	3315      	adds	r3, #21
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001f86:	e013      	b.n	8001fb0 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8001f88:	7b7a      	ldrb	r2, [r7, #13]
 8001f8a:	4921      	ldr	r1, [pc, #132]	@ (8002010 <linkTimer+0x14c>)
 8001f8c:	4613      	mov	r3, r2
 8001f8e:	005b      	lsls	r3, r3, #1
 8001f90:	4413      	add	r3, r2
 8001f92:	00db      	lsls	r3, r3, #3
 8001f94:	440b      	add	r3, r1
 8001f96:	3315      	adds	r3, #21
 8001f98:	781b      	ldrb	r3, [r3, #0]
 8001f9a:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 8001f9c:	7b7a      	ldrb	r2, [r7, #13]
 8001f9e:	491c      	ldr	r1, [pc, #112]	@ (8002010 <linkTimer+0x14c>)
 8001fa0:	4613      	mov	r3, r2
 8001fa2:	005b      	lsls	r3, r3, #1
 8001fa4:	4413      	add	r3, r2
 8001fa6:	00db      	lsls	r3, r3, #3
 8001fa8:	440b      	add	r3, r1
 8001faa:	3315      	adds	r3, #21
 8001fac:	781b      	ldrb	r3, [r3, #0]
 8001fae:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001fb0:	7b3b      	ldrb	r3, [r7, #12]
 8001fb2:	2b06      	cmp	r3, #6
 8001fb4:	d00b      	beq.n	8001fce <linkTimer+0x10a>
 8001fb6:	7b3a      	ldrb	r2, [r7, #12]
 8001fb8:	4915      	ldr	r1, [pc, #84]	@ (8002010 <linkTimer+0x14c>)
 8001fba:	4613      	mov	r3, r2
 8001fbc:	005b      	lsls	r3, r3, #1
 8001fbe:	4413      	add	r3, r2
 8001fc0:	00db      	lsls	r3, r3, #3
 8001fc2:	440b      	add	r3, r1
 8001fc4:	3308      	adds	r3, #8
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	68ba      	ldr	r2, [r7, #8]
 8001fca:	429a      	cmp	r2, r3
 8001fcc:	d2dc      	bcs.n	8001f88 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 8001fce:	7b7a      	ldrb	r2, [r7, #13]
 8001fd0:	79fb      	ldrb	r3, [r7, #7]
 8001fd2:	4611      	mov	r1, r2
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f7ff fecf 	bl	8001d78 <LinkTimerAfter>
 8001fda:	e00f      	b.n	8001ffc <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 8001fdc:	4b0a      	ldr	r3, [pc, #40]	@ (8002008 <linkTimer+0x144>)
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	b2da      	uxtb	r2, r3
 8001fe2:	79fb      	ldrb	r3, [r7, #7]
 8001fe4:	4611      	mov	r1, r2
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f7ff ff0c 	bl	8001e04 <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 8001fec:	4b06      	ldr	r3, [pc, #24]	@ (8002008 <linkTimer+0x144>)
 8001fee:	781b      	ldrb	r3, [r3, #0]
 8001ff0:	b2da      	uxtb	r2, r3
 8001ff2:	4b06      	ldr	r3, [pc, #24]	@ (800200c <linkTimer+0x148>)
 8001ff4:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 8001ff6:	4a04      	ldr	r2, [pc, #16]	@ (8002008 <linkTimer+0x144>)
 8001ff8:	79fb      	ldrb	r3, [r7, #7]
 8001ffa:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 8001ffc:	89fb      	ldrh	r3, [r7, #14]
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3710      	adds	r7, #16
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	200004f4 	.word	0x200004f4
 800200c:	200004f5 	.word	0x200004f5
 8002010:	20000464 	.word	0x20000464
 8002014:	200004f8 	.word	0x200004f8

08002018 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8002018:	b480      	push	{r7}
 800201a:	b085      	sub	sp, #20
 800201c:	af00      	add	r7, sp, #0
 800201e:	4603      	mov	r3, r0
 8002020:	460a      	mov	r2, r1
 8002022:	71fb      	strb	r3, [r7, #7]
 8002024:	4613      	mov	r3, r2
 8002026:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8002028:	4b39      	ldr	r3, [pc, #228]	@ (8002110 <UnlinkTimer+0xf8>)
 800202a:	781b      	ldrb	r3, [r3, #0]
 800202c:	b2db      	uxtb	r3, r3
 800202e:	79fa      	ldrb	r2, [r7, #7]
 8002030:	429a      	cmp	r2, r3
 8002032:	d111      	bne.n	8002058 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 8002034:	4b36      	ldr	r3, [pc, #216]	@ (8002110 <UnlinkTimer+0xf8>)
 8002036:	781b      	ldrb	r3, [r3, #0]
 8002038:	b2da      	uxtb	r2, r3
 800203a:	4b36      	ldr	r3, [pc, #216]	@ (8002114 <UnlinkTimer+0xfc>)
 800203c:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 800203e:	79fa      	ldrb	r2, [r7, #7]
 8002040:	4935      	ldr	r1, [pc, #212]	@ (8002118 <UnlinkTimer+0x100>)
 8002042:	4613      	mov	r3, r2
 8002044:	005b      	lsls	r3, r3, #1
 8002046:	4413      	add	r3, r2
 8002048:	00db      	lsls	r3, r3, #3
 800204a:	440b      	add	r3, r1
 800204c:	3315      	adds	r3, #21
 800204e:	781b      	ldrb	r3, [r3, #0]
 8002050:	b2da      	uxtb	r2, r3
 8002052:	4b2f      	ldr	r3, [pc, #188]	@ (8002110 <UnlinkTimer+0xf8>)
 8002054:	701a      	strb	r2, [r3, #0]
 8002056:	e03e      	b.n	80020d6 <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8002058:	79fa      	ldrb	r2, [r7, #7]
 800205a:	492f      	ldr	r1, [pc, #188]	@ (8002118 <UnlinkTimer+0x100>)
 800205c:	4613      	mov	r3, r2
 800205e:	005b      	lsls	r3, r3, #1
 8002060:	4413      	add	r3, r2
 8002062:	00db      	lsls	r3, r3, #3
 8002064:	440b      	add	r3, r1
 8002066:	3314      	adds	r3, #20
 8002068:	781b      	ldrb	r3, [r3, #0]
 800206a:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 800206c:	79fa      	ldrb	r2, [r7, #7]
 800206e:	492a      	ldr	r1, [pc, #168]	@ (8002118 <UnlinkTimer+0x100>)
 8002070:	4613      	mov	r3, r2
 8002072:	005b      	lsls	r3, r3, #1
 8002074:	4413      	add	r3, r2
 8002076:	00db      	lsls	r3, r3, #3
 8002078:	440b      	add	r3, r1
 800207a:	3315      	adds	r3, #21
 800207c:	781b      	ldrb	r3, [r3, #0]
 800207e:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8002080:	79f9      	ldrb	r1, [r7, #7]
 8002082:	7bfa      	ldrb	r2, [r7, #15]
 8002084:	4824      	ldr	r0, [pc, #144]	@ (8002118 <UnlinkTimer+0x100>)
 8002086:	460b      	mov	r3, r1
 8002088:	005b      	lsls	r3, r3, #1
 800208a:	440b      	add	r3, r1
 800208c:	00db      	lsls	r3, r3, #3
 800208e:	4403      	add	r3, r0
 8002090:	3315      	adds	r3, #21
 8002092:	781b      	ldrb	r3, [r3, #0]
 8002094:	b2d8      	uxtb	r0, r3
 8002096:	4920      	ldr	r1, [pc, #128]	@ (8002118 <UnlinkTimer+0x100>)
 8002098:	4613      	mov	r3, r2
 800209a:	005b      	lsls	r3, r3, #1
 800209c:	4413      	add	r3, r2
 800209e:	00db      	lsls	r3, r3, #3
 80020a0:	440b      	add	r3, r1
 80020a2:	3315      	adds	r3, #21
 80020a4:	4602      	mov	r2, r0
 80020a6:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80020a8:	7bbb      	ldrb	r3, [r7, #14]
 80020aa:	2b06      	cmp	r3, #6
 80020ac:	d013      	beq.n	80020d6 <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 80020ae:	79f9      	ldrb	r1, [r7, #7]
 80020b0:	7bba      	ldrb	r2, [r7, #14]
 80020b2:	4819      	ldr	r0, [pc, #100]	@ (8002118 <UnlinkTimer+0x100>)
 80020b4:	460b      	mov	r3, r1
 80020b6:	005b      	lsls	r3, r3, #1
 80020b8:	440b      	add	r3, r1
 80020ba:	00db      	lsls	r3, r3, #3
 80020bc:	4403      	add	r3, r0
 80020be:	3314      	adds	r3, #20
 80020c0:	781b      	ldrb	r3, [r3, #0]
 80020c2:	b2d8      	uxtb	r0, r3
 80020c4:	4914      	ldr	r1, [pc, #80]	@ (8002118 <UnlinkTimer+0x100>)
 80020c6:	4613      	mov	r3, r2
 80020c8:	005b      	lsls	r3, r3, #1
 80020ca:	4413      	add	r3, r2
 80020cc:	00db      	lsls	r3, r3, #3
 80020ce:	440b      	add	r3, r1
 80020d0:	3314      	adds	r3, #20
 80020d2:	4602      	mov	r2, r0
 80020d4:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 80020d6:	79fa      	ldrb	r2, [r7, #7]
 80020d8:	490f      	ldr	r1, [pc, #60]	@ (8002118 <UnlinkTimer+0x100>)
 80020da:	4613      	mov	r3, r2
 80020dc:	005b      	lsls	r3, r3, #1
 80020de:	4413      	add	r3, r2
 80020e0:	00db      	lsls	r3, r3, #3
 80020e2:	440b      	add	r3, r1
 80020e4:	330c      	adds	r3, #12
 80020e6:	2201      	movs	r2, #1
 80020e8:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 80020ea:	4b09      	ldr	r3, [pc, #36]	@ (8002110 <UnlinkTimer+0xf8>)
 80020ec:	781b      	ldrb	r3, [r3, #0]
 80020ee:	b2db      	uxtb	r3, r3
 80020f0:	2b06      	cmp	r3, #6
 80020f2:	d107      	bne.n	8002104 <UnlinkTimer+0xec>
 80020f4:	79bb      	ldrb	r3, [r7, #6]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d104      	bne.n	8002104 <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80020fa:	4b08      	ldr	r3, [pc, #32]	@ (800211c <UnlinkTimer+0x104>)
 80020fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002100:	601a      	str	r2, [r3, #0]
  }

  return;
 8002102:	bf00      	nop
 8002104:	bf00      	nop
}
 8002106:	3714      	adds	r7, #20
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr
 8002110:	200004f4 	.word	0x200004f4
 8002114:	200004f5 	.word	0x200004f5
 8002118:	20000464 	.word	0x20000464
 800211c:	200004f8 	.word	0x200004f8

08002120 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b082      	sub	sp, #8
 8002124:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 8002126:	4b1a      	ldr	r3, [pc, #104]	@ (8002190 <ReturnTimeElapsed+0x70>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800212e:	d026      	beq.n	800217e <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8002130:	f7ff fe02 	bl	8001d38 <ReadRtcSsrValue>
 8002134:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 8002136:	4b16      	ldr	r3, [pc, #88]	@ (8002190 <ReturnTimeElapsed+0x70>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	687a      	ldr	r2, [r7, #4]
 800213c:	429a      	cmp	r2, r3
 800213e:	d805      	bhi.n	800214c <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8002140:	4b13      	ldr	r3, [pc, #76]	@ (8002190 <ReturnTimeElapsed+0x70>)
 8002142:	681a      	ldr	r2, [r3, #0]
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	1ad3      	subs	r3, r2, r3
 8002148:	607b      	str	r3, [r7, #4]
 800214a:	e00a      	b.n	8002162 <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 800214c:	4b11      	ldr	r3, [pc, #68]	@ (8002194 <ReturnTimeElapsed+0x74>)
 800214e:	881b      	ldrh	r3, [r3, #0]
 8002150:	461a      	mov	r2, r3
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	1ad3      	subs	r3, r2, r3
 8002156:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8002158:	4b0d      	ldr	r3, [pc, #52]	@ (8002190 <ReturnTimeElapsed+0x70>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	683a      	ldr	r2, [r7, #0]
 800215e:	4413      	add	r3, r2
 8002160:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8002162:	4b0d      	ldr	r3, [pc, #52]	@ (8002198 <ReturnTimeElapsed+0x78>)
 8002164:	781b      	ldrb	r3, [r3, #0]
 8002166:	461a      	mov	r2, r3
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	fb02 f303 	mul.w	r3, r2, r3
 800216e:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8002170:	4b0a      	ldr	r3, [pc, #40]	@ (800219c <ReturnTimeElapsed+0x7c>)
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	461a      	mov	r2, r3
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	40d3      	lsrs	r3, r2
 800217a:	607b      	str	r3, [r7, #4]
 800217c:	e001      	b.n	8002182 <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 800217e:	2300      	movs	r3, #0
 8002180:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	b29b      	uxth	r3, r3
}
 8002186:	4618      	mov	r0, r3
 8002188:	3708      	adds	r7, #8
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	200004f8 	.word	0x200004f8
 8002194:	20000500 	.word	0x20000500
 8002198:	200004fe 	.word	0x200004fe
 800219c:	200004fd 	.word	0x200004fd

080021a0 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	4603      	mov	r3, r0
 80021a8:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 80021aa:	88fb      	ldrh	r3, [r7, #6]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d108      	bne.n	80021c2 <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 80021b0:	f7ff fdc2 	bl	8001d38 <ReadRtcSsrValue>
 80021b4:	4603      	mov	r3, r0
 80021b6:	4a21      	ldr	r2, [pc, #132]	@ (800223c <RestartWakeupCounter+0x9c>)
 80021b8:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 80021ba:	2003      	movs	r0, #3
 80021bc:	f006 fc45 	bl	8008a4a <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 80021c0:	e039      	b.n	8002236 <RestartWakeupCounter+0x96>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 80021c2:	88fb      	ldrh	r3, [r7, #6]
 80021c4:	2b01      	cmp	r3, #1
 80021c6:	d803      	bhi.n	80021d0 <RestartWakeupCounter+0x30>
 80021c8:	4b1d      	ldr	r3, [pc, #116]	@ (8002240 <RestartWakeupCounter+0xa0>)
 80021ca:	781b      	ldrb	r3, [r3, #0]
 80021cc:	2b01      	cmp	r3, #1
 80021ce:	d002      	beq.n	80021d6 <RestartWakeupCounter+0x36>
      Value -= 1;
 80021d0:	88fb      	ldrh	r3, [r7, #6]
 80021d2:	3b01      	subs	r3, #1
 80021d4:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 80021d6:	bf00      	nop
 80021d8:	4b1a      	ldr	r3, [pc, #104]	@ (8002244 <RestartWakeupCounter+0xa4>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	68db      	ldr	r3, [r3, #12]
 80021de:	f003 0304 	and.w	r3, r3, #4
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d0f8      	beq.n	80021d8 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 80021e6:	4b17      	ldr	r3, [pc, #92]	@ (8002244 <RestartWakeupCounter+0xa4>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	68db      	ldr	r3, [r3, #12]
 80021ec:	b2da      	uxtb	r2, r3
 80021ee:	4b15      	ldr	r3, [pc, #84]	@ (8002244 <RestartWakeupCounter+0xa4>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80021f6:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 80021f8:	4b13      	ldr	r3, [pc, #76]	@ (8002248 <RestartWakeupCounter+0xa8>)
 80021fa:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80021fe:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8002200:	2003      	movs	r0, #3
 8002202:	f006 fc30 	bl	8008a66 <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8002206:	4b11      	ldr	r3, [pc, #68]	@ (800224c <RestartWakeupCounter+0xac>)
 8002208:	695b      	ldr	r3, [r3, #20]
 800220a:	0c1b      	lsrs	r3, r3, #16
 800220c:	041b      	lsls	r3, r3, #16
 800220e:	88fa      	ldrh	r2, [r7, #6]
 8002210:	490e      	ldr	r1, [pc, #56]	@ (800224c <RestartWakeupCounter+0xac>)
 8002212:	4313      	orrs	r3, r2
 8002214:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8002216:	f7ff fd8f 	bl	8001d38 <ReadRtcSsrValue>
 800221a:	4603      	mov	r3, r0
 800221c:	4a07      	ldr	r2, [pc, #28]	@ (800223c <RestartWakeupCounter+0x9c>)
 800221e:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 8002220:	4b08      	ldr	r3, [pc, #32]	@ (8002244 <RestartWakeupCounter+0xa4>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	689a      	ldr	r2, [r3, #8]
 8002226:	4b07      	ldr	r3, [pc, #28]	@ (8002244 <RestartWakeupCounter+0xa4>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800222e:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8002230:	f3af 8000 	nop.w
  return ;
 8002234:	bf00      	nop
}
 8002236:	3708      	adds	r7, #8
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}
 800223c:	200004f8 	.word	0x200004f8
 8002240:	200004fd 	.word	0x200004fd
 8002244:	20000c38 	.word	0x20000c38
 8002248:	58000800 	.word	0x58000800
 800224c:	40002800 	.word	0x40002800

08002250 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b084      	sub	sp, #16
 8002254:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8002256:	4b45      	ldr	r3, [pc, #276]	@ (800236c <RescheduleTimerList+0x11c>)
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800225e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002262:	d107      	bne.n	8002274 <RescheduleTimerList+0x24>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8002264:	bf00      	nop
 8002266:	4b42      	ldr	r3, [pc, #264]	@ (8002370 <RescheduleTimerList+0x120>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	68db      	ldr	r3, [r3, #12]
 800226c:	f003 0304 	and.w	r3, r3, #4
 8002270:	2b00      	cmp	r3, #0
 8002272:	d1f8      	bne.n	8002266 <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8002274:	4b3e      	ldr	r3, [pc, #248]	@ (8002370 <RescheduleTimerList+0x120>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	689a      	ldr	r2, [r3, #8]
 800227a:	4b3d      	ldr	r3, [pc, #244]	@ (8002370 <RescheduleTimerList+0x120>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002282:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 8002284:	4b3b      	ldr	r3, [pc, #236]	@ (8002374 <RescheduleTimerList+0x124>)
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 800228a:	7bfa      	ldrb	r2, [r7, #15]
 800228c:	493a      	ldr	r1, [pc, #232]	@ (8002378 <RescheduleTimerList+0x128>)
 800228e:	4613      	mov	r3, r2
 8002290:	005b      	lsls	r3, r3, #1
 8002292:	4413      	add	r3, r2
 8002294:	00db      	lsls	r3, r3, #3
 8002296:	440b      	add	r3, r1
 8002298:	3308      	adds	r3, #8
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 800229e:	f7ff ff3f 	bl	8002120 <ReturnTimeElapsed>
 80022a2:	4603      	mov	r3, r0
 80022a4:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 80022a6:	88fb      	ldrh	r3, [r7, #6]
 80022a8:	68ba      	ldr	r2, [r7, #8]
 80022aa:	429a      	cmp	r2, r3
 80022ac:	d205      	bcs.n	80022ba <RescheduleTimerList+0x6a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 80022ae:	2300      	movs	r3, #0
 80022b0:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 80022b2:	4b32      	ldr	r3, [pc, #200]	@ (800237c <RescheduleTimerList+0x12c>)
 80022b4:	2201      	movs	r2, #1
 80022b6:	701a      	strb	r2, [r3, #0]
 80022b8:	e04d      	b.n	8002356 <RescheduleTimerList+0x106>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 80022ba:	88fb      	ldrh	r3, [r7, #6]
 80022bc:	4a30      	ldr	r2, [pc, #192]	@ (8002380 <RescheduleTimerList+0x130>)
 80022be:	8812      	ldrh	r2, [r2, #0]
 80022c0:	b292      	uxth	r2, r2
 80022c2:	4413      	add	r3, r2
 80022c4:	461a      	mov	r2, r3
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d906      	bls.n	80022da <RescheduleTimerList+0x8a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 80022cc:	4b2c      	ldr	r3, [pc, #176]	@ (8002380 <RescheduleTimerList+0x130>)
 80022ce:	881b      	ldrh	r3, [r3, #0]
 80022d0:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 80022d2:	4b2a      	ldr	r3, [pc, #168]	@ (800237c <RescheduleTimerList+0x12c>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	701a      	strb	r2, [r3, #0]
 80022d8:	e03d      	b.n	8002356 <RescheduleTimerList+0x106>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	b29a      	uxth	r2, r3
 80022de:	88fb      	ldrh	r3, [r7, #6]
 80022e0:	1ad3      	subs	r3, r2, r3
 80022e2:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 80022e4:	4b25      	ldr	r3, [pc, #148]	@ (800237c <RescheduleTimerList+0x12c>)
 80022e6:	2201      	movs	r2, #1
 80022e8:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80022ea:	e034      	b.n	8002356 <RescheduleTimerList+0x106>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 80022ec:	7bfa      	ldrb	r2, [r7, #15]
 80022ee:	4922      	ldr	r1, [pc, #136]	@ (8002378 <RescheduleTimerList+0x128>)
 80022f0:	4613      	mov	r3, r2
 80022f2:	005b      	lsls	r3, r3, #1
 80022f4:	4413      	add	r3, r2
 80022f6:	00db      	lsls	r3, r3, #3
 80022f8:	440b      	add	r3, r1
 80022fa:	3308      	adds	r3, #8
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	88fb      	ldrh	r3, [r7, #6]
 8002300:	429a      	cmp	r2, r3
 8002302:	d20a      	bcs.n	800231a <RescheduleTimerList+0xca>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 8002304:	7bfa      	ldrb	r2, [r7, #15]
 8002306:	491c      	ldr	r1, [pc, #112]	@ (8002378 <RescheduleTimerList+0x128>)
 8002308:	4613      	mov	r3, r2
 800230a:	005b      	lsls	r3, r3, #1
 800230c:	4413      	add	r3, r2
 800230e:	00db      	lsls	r3, r3, #3
 8002310:	440b      	add	r3, r1
 8002312:	3308      	adds	r3, #8
 8002314:	2200      	movs	r2, #0
 8002316:	601a      	str	r2, [r3, #0]
 8002318:	e013      	b.n	8002342 <RescheduleTimerList+0xf2>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 800231a:	7bfa      	ldrb	r2, [r7, #15]
 800231c:	4916      	ldr	r1, [pc, #88]	@ (8002378 <RescheduleTimerList+0x128>)
 800231e:	4613      	mov	r3, r2
 8002320:	005b      	lsls	r3, r3, #1
 8002322:	4413      	add	r3, r2
 8002324:	00db      	lsls	r3, r3, #3
 8002326:	440b      	add	r3, r1
 8002328:	3308      	adds	r3, #8
 800232a:	6819      	ldr	r1, [r3, #0]
 800232c:	88fb      	ldrh	r3, [r7, #6]
 800232e:	7bfa      	ldrb	r2, [r7, #15]
 8002330:	1ac9      	subs	r1, r1, r3
 8002332:	4811      	ldr	r0, [pc, #68]	@ (8002378 <RescheduleTimerList+0x128>)
 8002334:	4613      	mov	r3, r2
 8002336:	005b      	lsls	r3, r3, #1
 8002338:	4413      	add	r3, r2
 800233a:	00db      	lsls	r3, r3, #3
 800233c:	4403      	add	r3, r0
 800233e:	3308      	adds	r3, #8
 8002340:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8002342:	7bfa      	ldrb	r2, [r7, #15]
 8002344:	490c      	ldr	r1, [pc, #48]	@ (8002378 <RescheduleTimerList+0x128>)
 8002346:	4613      	mov	r3, r2
 8002348:	005b      	lsls	r3, r3, #1
 800234a:	4413      	add	r3, r2
 800234c:	00db      	lsls	r3, r3, #3
 800234e:	440b      	add	r3, r1
 8002350:	3315      	adds	r3, #21
 8002352:	781b      	ldrb	r3, [r3, #0]
 8002354:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002356:	7bfb      	ldrb	r3, [r7, #15]
 8002358:	2b06      	cmp	r3, #6
 800235a:	d1c7      	bne.n	80022ec <RescheduleTimerList+0x9c>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 800235c:	89bb      	ldrh	r3, [r7, #12]
 800235e:	4618      	mov	r0, r3
 8002360:	f7ff ff1e 	bl	80021a0 <RestartWakeupCounter>

  return ;
 8002364:	bf00      	nop
}
 8002366:	3710      	adds	r7, #16
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}
 800236c:	40002800 	.word	0x40002800
 8002370:	20000c38 	.word	0x20000c38
 8002374:	200004f4 	.word	0x200004f4
 8002378:	20000464 	.word	0x20000464
 800237c:	200004fc 	.word	0x200004fc
 8002380:	20000502 	.word	0x20000502

08002384 <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b08a      	sub	sp, #40	@ 0x28
 8002388:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800238a:	f3ef 8310 	mrs	r3, PRIMASK
 800238e:	617b      	str	r3, [r7, #20]
  return(result);
 8002390:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002392:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8002394:	b672      	cpsid	i
}
 8002396:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002398:	4b59      	ldr	r3, [pc, #356]	@ (8002500 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	22ca      	movs	r2, #202	@ 0xca
 800239e:	625a      	str	r2, [r3, #36]	@ 0x24
 80023a0:	4b57      	ldr	r3, [pc, #348]	@ (8002500 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	2253      	movs	r2, #83	@ 0x53
 80023a6:	625a      	str	r2, [r3, #36]	@ 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 80023a8:	4b55      	ldr	r3, [pc, #340]	@ (8002500 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	689a      	ldr	r2, [r3, #8]
 80023ae:	4b54      	ldr	r3, [pc, #336]	@ (8002500 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80023b6:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 80023b8:	4b52      	ldr	r3, [pc, #328]	@ (8002504 <HW_TS_RTC_Wakeup_Handler+0x180>)
 80023ba:	781b      	ldrb	r3, [r3, #0]
 80023bc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 80023c0:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80023c4:	4950      	ldr	r1, [pc, #320]	@ (8002508 <HW_TS_RTC_Wakeup_Handler+0x184>)
 80023c6:	4613      	mov	r3, r2
 80023c8:	005b      	lsls	r3, r3, #1
 80023ca:	4413      	add	r3, r2
 80023cc:	00db      	lsls	r3, r3, #3
 80023ce:	440b      	add	r3, r1
 80023d0:	330c      	adds	r3, #12
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	2b02      	cmp	r3, #2
 80023d8:	d16e      	bne.n	80024b8 <HW_TS_RTC_Wakeup_Handler+0x134>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 80023da:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80023de:	494a      	ldr	r1, [pc, #296]	@ (8002508 <HW_TS_RTC_Wakeup_Handler+0x184>)
 80023e0:	4613      	mov	r3, r2
 80023e2:	005b      	lsls	r3, r3, #1
 80023e4:	4413      	add	r3, r2
 80023e6:	00db      	lsls	r3, r3, #3
 80023e8:	440b      	add	r3, r1
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 80023ee:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80023f2:	4945      	ldr	r1, [pc, #276]	@ (8002508 <HW_TS_RTC_Wakeup_Handler+0x184>)
 80023f4:	4613      	mov	r3, r2
 80023f6:	005b      	lsls	r3, r3, #1
 80023f8:	4413      	add	r3, r2
 80023fa:	00db      	lsls	r3, r3, #3
 80023fc:	440b      	add	r3, r1
 80023fe:	3310      	adds	r3, #16
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8002404:	4b41      	ldr	r3, [pc, #260]	@ (800250c <HW_TS_RTC_Wakeup_Handler+0x188>)
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	b2db      	uxtb	r3, r3
 800240a:	2b00      	cmp	r3, #0
 800240c:	d04c      	beq.n	80024a8 <HW_TS_RTC_Wakeup_Handler+0x124>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 800240e:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8002412:	493d      	ldr	r1, [pc, #244]	@ (8002508 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002414:	4613      	mov	r3, r2
 8002416:	005b      	lsls	r3, r3, #1
 8002418:	4413      	add	r3, r2
 800241a:	00db      	lsls	r3, r3, #3
 800241c:	440b      	add	r3, r1
 800241e:	330d      	adds	r3, #13
 8002420:	781b      	ldrb	r3, [r3, #0]
 8002422:	b2db      	uxtb	r3, r3
 8002424:	2b01      	cmp	r3, #1
 8002426:	d124      	bne.n	8002472 <HW_TS_RTC_Wakeup_Handler+0xee>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 8002428:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800242c:	2101      	movs	r1, #1
 800242e:	4618      	mov	r0, r3
 8002430:	f7ff fdf2 	bl	8002018 <UnlinkTimer>
 8002434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002436:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002438:	693b      	ldr	r3, [r7, #16]
 800243a:	f383 8810 	msr	PRIMASK, r3
}
 800243e:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 8002440:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8002444:	4930      	ldr	r1, [pc, #192]	@ (8002508 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002446:	4613      	mov	r3, r2
 8002448:	005b      	lsls	r3, r3, #1
 800244a:	4413      	add	r3, r2
 800244c:	00db      	lsls	r3, r3, #3
 800244e:	440b      	add	r3, r1
 8002450:	3304      	adds	r3, #4
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002458:	4611      	mov	r1, r2
 800245a:	4618      	mov	r0, r3
 800245c:	f000 f9b8 	bl	80027d0 <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002460:	4b27      	ldr	r3, [pc, #156]	@ (8002500 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	22ca      	movs	r2, #202	@ 0xca
 8002466:	625a      	str	r2, [r3, #36]	@ 0x24
 8002468:	4b25      	ldr	r3, [pc, #148]	@ (8002500 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	2253      	movs	r2, #83	@ 0x53
 800246e:	625a      	str	r2, [r3, #36]	@ 0x24
 8002470:	e012      	b.n	8002498 <HW_TS_RTC_Wakeup_Handler+0x114>
 8002472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002474:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	f383 8810 	msr	PRIMASK, r3
}
 800247c:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 800247e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002482:	4618      	mov	r0, r3
 8002484:	f000 f920 	bl	80026c8 <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002488:	4b1d      	ldr	r3, [pc, #116]	@ (8002500 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	22ca      	movs	r2, #202	@ 0xca
 800248e:	625a      	str	r2, [r3, #36]	@ 0x24
 8002490:	4b1b      	ldr	r3, [pc, #108]	@ (8002500 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	2253      	movs	r2, #83	@ 0x53
 8002496:	625a      	str	r2, [r3, #36]	@ 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 8002498:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800249c:	69fa      	ldr	r2, [r7, #28]
 800249e:	4619      	mov	r1, r3
 80024a0:	69b8      	ldr	r0, [r7, #24]
 80024a2:	f000 fa1b 	bl	80028dc <HW_TS_RTC_Int_AppNot>
 80024a6:	e022      	b.n	80024ee <HW_TS_RTC_Wakeup_Handler+0x16a>
    }
    else
    {
      RescheduleTimerList();
 80024a8:	f7ff fed2 	bl	8002250 <RescheduleTimerList>
 80024ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ae:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	f383 8810 	msr	PRIMASK, r3
}
 80024b6:	e01a      	b.n	80024ee <HW_TS_RTC_Wakeup_Handler+0x16a>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 80024b8:	bf00      	nop
 80024ba:	4b11      	ldr	r3, [pc, #68]	@ (8002500 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	68db      	ldr	r3, [r3, #12]
 80024c0:	f003 0304 	and.w	r3, r3, #4
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d0f8      	beq.n	80024ba <HW_TS_RTC_Wakeup_Handler+0x136>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 80024c8:	4b0d      	ldr	r3, [pc, #52]	@ (8002500 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	68db      	ldr	r3, [r3, #12]
 80024ce:	b2da      	uxtb	r2, r3
 80024d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002500 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80024d8:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 80024da:	4b0d      	ldr	r3, [pc, #52]	@ (8002510 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 80024dc:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80024e0:	60da      	str	r2, [r3, #12]
 80024e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024e4:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	f383 8810 	msr	PRIMASK, r3
}
 80024ec:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80024ee:	4b04      	ldr	r3, [pc, #16]	@ (8002500 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	22ff      	movs	r2, #255	@ 0xff
 80024f4:	625a      	str	r2, [r3, #36]	@ 0x24

  return;
 80024f6:	bf00      	nop
}
 80024f8:	3728      	adds	r7, #40	@ 0x28
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	20000c38 	.word	0x20000c38
 8002504:	200004f4 	.word	0x200004f4
 8002508:	20000464 	.word	0x20000464
 800250c:	200004fc 	.word	0x200004fc
 8002510:	58000800 	.word	0x58000800

08002514 <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b088      	sub	sp, #32
 8002518:	af00      	add	r7, sp, #0
 800251a:	4603      	mov	r3, r0
 800251c:	6039      	str	r1, [r7, #0]
 800251e:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002520:	4b5e      	ldr	r3, [pc, #376]	@ (800269c <HW_TS_Init+0x188>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	22ca      	movs	r2, #202	@ 0xca
 8002526:	625a      	str	r2, [r3, #36]	@ 0x24
 8002528:	4b5c      	ldr	r3, [pc, #368]	@ (800269c <HW_TS_Init+0x188>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	2253      	movs	r2, #83	@ 0x53
 800252e:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8002530:	4b5b      	ldr	r3, [pc, #364]	@ (80026a0 <HW_TS_Init+0x18c>)
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	4a5a      	ldr	r2, [pc, #360]	@ (80026a0 <HW_TS_Init+0x18c>)
 8002536:	f043 0320 	orr.w	r3, r3, #32
 800253a:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 800253c:	4b58      	ldr	r3, [pc, #352]	@ (80026a0 <HW_TS_Init+0x18c>)
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	b2db      	uxtb	r3, r3
 8002542:	f003 0307 	and.w	r3, r3, #7
 8002546:	b2db      	uxtb	r3, r3
 8002548:	f1c3 0304 	rsb	r3, r3, #4
 800254c:	b2da      	uxtb	r2, r3
 800254e:	4b55      	ldr	r3, [pc, #340]	@ (80026a4 <HW_TS_Init+0x190>)
 8002550:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8002552:	4b53      	ldr	r3, [pc, #332]	@ (80026a0 <HW_TS_Init+0x18c>)
 8002554:	691b      	ldr	r3, [r3, #16]
 8002556:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800255a:	f44f 02fe 	mov.w	r2, #8323072	@ 0x7f0000
 800255e:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002560:	693a      	ldr	r2, [r7, #16]
 8002562:	fa92 f2a2 	rbit	r2, r2
 8002566:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002568:	68fa      	ldr	r2, [r7, #12]
 800256a:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800256c:	697a      	ldr	r2, [r7, #20]
 800256e:	2a00      	cmp	r2, #0
 8002570:	d101      	bne.n	8002576 <HW_TS_Init+0x62>
  {
    return 32U;
 8002572:	2220      	movs	r2, #32
 8002574:	e003      	b.n	800257e <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 8002576:	697a      	ldr	r2, [r7, #20]
 8002578:	fab2 f282 	clz	r2, r2
 800257c:	b2d2      	uxtb	r2, r2
 800257e:	40d3      	lsrs	r3, r2
 8002580:	b2db      	uxtb	r3, r3
 8002582:	3301      	adds	r3, #1
 8002584:	b2da      	uxtb	r2, r3
 8002586:	4b48      	ldr	r3, [pc, #288]	@ (80026a8 <HW_TS_Init+0x194>)
 8002588:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 800258a:	4b45      	ldr	r3, [pc, #276]	@ (80026a0 <HW_TS_Init+0x18c>)
 800258c:	691b      	ldr	r3, [r3, #16]
 800258e:	b29b      	uxth	r3, r3
 8002590:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002594:	b29b      	uxth	r3, r3
 8002596:	3301      	adds	r3, #1
 8002598:	b29a      	uxth	r2, r3
 800259a:	4b44      	ldr	r3, [pc, #272]	@ (80026ac <HW_TS_Init+0x198>)
 800259c:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 800259e:	4b43      	ldr	r3, [pc, #268]	@ (80026ac <HW_TS_Init+0x198>)
 80025a0:	881b      	ldrh	r3, [r3, #0]
 80025a2:	3b01      	subs	r3, #1
 80025a4:	4a40      	ldr	r2, [pc, #256]	@ (80026a8 <HW_TS_Init+0x194>)
 80025a6:	7812      	ldrb	r2, [r2, #0]
 80025a8:	fb02 f303 	mul.w	r3, r2, r3
 80025ac:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80025b0:	4a3c      	ldr	r2, [pc, #240]	@ (80026a4 <HW_TS_Init+0x190>)
 80025b2:	7812      	ldrb	r2, [r2, #0]
 80025b4:	40d3      	lsrs	r3, r2
 80025b6:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 80025b8:	69bb      	ldr	r3, [r7, #24]
 80025ba:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80025be:	4293      	cmp	r3, r2
 80025c0:	d904      	bls.n	80025cc <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 80025c2:	4b3b      	ldr	r3, [pc, #236]	@ (80026b0 <HW_TS_Init+0x19c>)
 80025c4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80025c8:	801a      	strh	r2, [r3, #0]
 80025ca:	e003      	b.n	80025d4 <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 80025cc:	69bb      	ldr	r3, [r7, #24]
 80025ce:	b29a      	uxth	r2, r3
 80025d0:	4b37      	ldr	r3, [pc, #220]	@ (80026b0 <HW_TS_Init+0x19c>)
 80025d2:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 80025d4:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80025d8:	f7ff fb9c 	bl	8001d14 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 80025dc:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80025e0:	f7ff fb84 	bl	8001cec <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 80025e4:	79fb      	ldrb	r3, [r7, #7]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d13d      	bne.n	8002666 <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 80025ea:	4b32      	ldr	r3, [pc, #200]	@ (80026b4 <HW_TS_Init+0x1a0>)
 80025ec:	2201      	movs	r2, #1
 80025ee:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80025f0:	4b31      	ldr	r3, [pc, #196]	@ (80026b8 <HW_TS_Init+0x1a4>)
 80025f2:	f04f 32ff 	mov.w	r2, #4294967295
 80025f6:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 80025f8:	2300      	movs	r3, #0
 80025fa:	77fb      	strb	r3, [r7, #31]
 80025fc:	e00c      	b.n	8002618 <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 80025fe:	7ffa      	ldrb	r2, [r7, #31]
 8002600:	492e      	ldr	r1, [pc, #184]	@ (80026bc <HW_TS_Init+0x1a8>)
 8002602:	4613      	mov	r3, r2
 8002604:	005b      	lsls	r3, r3, #1
 8002606:	4413      	add	r3, r2
 8002608:	00db      	lsls	r3, r3, #3
 800260a:	440b      	add	r3, r1
 800260c:	330c      	adds	r3, #12
 800260e:	2200      	movs	r2, #0
 8002610:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8002612:	7ffb      	ldrb	r3, [r7, #31]
 8002614:	3301      	adds	r3, #1
 8002616:	77fb      	strb	r3, [r7, #31]
 8002618:	7ffb      	ldrb	r3, [r7, #31]
 800261a:	2b05      	cmp	r3, #5
 800261c:	d9ef      	bls.n	80025fe <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 800261e:	4b28      	ldr	r3, [pc, #160]	@ (80026c0 <HW_TS_Init+0x1ac>)
 8002620:	2206      	movs	r2, #6
 8002622:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 8002624:	4b1d      	ldr	r3, [pc, #116]	@ (800269c <HW_TS_Init+0x188>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	689a      	ldr	r2, [r3, #8]
 800262a:	4b1c      	ldr	r3, [pc, #112]	@ (800269c <HW_TS_Init+0x188>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002632:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8002634:	4b19      	ldr	r3, [pc, #100]	@ (800269c <HW_TS_Init+0x188>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	68db      	ldr	r3, [r3, #12]
 800263a:	b2da      	uxtb	r2, r3
 800263c:	4b17      	ldr	r3, [pc, #92]	@ (800269c <HW_TS_Init+0x188>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8002644:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 8002646:	4b1f      	ldr	r3, [pc, #124]	@ (80026c4 <HW_TS_Init+0x1b0>)
 8002648:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800264c:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 800264e:	2003      	movs	r0, #3
 8002650:	f006 fa09 	bl	8008a66 <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8002654:	4b11      	ldr	r3, [pc, #68]	@ (800269c <HW_TS_Init+0x188>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	689a      	ldr	r2, [r3, #8]
 800265a:	4b10      	ldr	r3, [pc, #64]	@ (800269c <HW_TS_Init+0x188>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002662:	609a      	str	r2, [r3, #8]
 8002664:	e009      	b.n	800267a <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 8002666:	4b0d      	ldr	r3, [pc, #52]	@ (800269c <HW_TS_Init+0x188>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	68db      	ldr	r3, [r3, #12]
 800266c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002670:	2b00      	cmp	r3, #0
 8002672:	d002      	beq.n	800267a <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8002674:	2003      	movs	r0, #3
 8002676:	f006 f9e8 	bl	8008a4a <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 800267a:	4b08      	ldr	r3, [pc, #32]	@ (800269c <HW_TS_Init+0x188>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	22ff      	movs	r2, #255	@ 0xff
 8002680:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8002682:	2200      	movs	r2, #0
 8002684:	2103      	movs	r1, #3
 8002686:	2003      	movs	r0, #3
 8002688:	f006 f99d 	bl	80089c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 800268c:	2003      	movs	r0, #3
 800268e:	f006 f9b4 	bl	80089fa <HAL_NVIC_EnableIRQ>

  return;
 8002692:	bf00      	nop
}
 8002694:	3720      	adds	r7, #32
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	20000c38 	.word	0x20000c38
 80026a0:	40002800 	.word	0x40002800
 80026a4:	200004fd 	.word	0x200004fd
 80026a8:	200004fe 	.word	0x200004fe
 80026ac:	20000500 	.word	0x20000500
 80026b0:	20000502 	.word	0x20000502
 80026b4:	200004fc 	.word	0x200004fc
 80026b8:	200004f8 	.word	0x200004f8
 80026bc:	20000464 	.word	0x20000464
 80026c0:	200004f4 	.word	0x200004f4
 80026c4:	58000800 	.word	0x58000800

080026c8 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b086      	sub	sp, #24
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	4603      	mov	r3, r0
 80026d0:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026d2:	f3ef 8310 	mrs	r3, PRIMASK
 80026d6:	60fb      	str	r3, [r7, #12]
  return(result);
 80026d8:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80026da:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80026dc:	b672      	cpsid	i
}
 80026de:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 80026e0:	2003      	movs	r0, #3
 80026e2:	f006 f998 	bl	8008a16 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80026e6:	4b34      	ldr	r3, [pc, #208]	@ (80027b8 <HW_TS_Stop+0xf0>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	22ca      	movs	r2, #202	@ 0xca
 80026ec:	625a      	str	r2, [r3, #36]	@ 0x24
 80026ee:	4b32      	ldr	r3, [pc, #200]	@ (80027b8 <HW_TS_Stop+0xf0>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	2253      	movs	r2, #83	@ 0x53
 80026f4:	625a      	str	r2, [r3, #36]	@ 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 80026f6:	79fa      	ldrb	r2, [r7, #7]
 80026f8:	4930      	ldr	r1, [pc, #192]	@ (80027bc <HW_TS_Stop+0xf4>)
 80026fa:	4613      	mov	r3, r2
 80026fc:	005b      	lsls	r3, r3, #1
 80026fe:	4413      	add	r3, r2
 8002700:	00db      	lsls	r3, r3, #3
 8002702:	440b      	add	r3, r1
 8002704:	330c      	adds	r3, #12
 8002706:	781b      	ldrb	r3, [r3, #0]
 8002708:	b2db      	uxtb	r3, r3
 800270a:	2b02      	cmp	r3, #2
 800270c:	d142      	bne.n	8002794 <HW_TS_Stop+0xcc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 800270e:	79fb      	ldrb	r3, [r7, #7]
 8002710:	2100      	movs	r1, #0
 8002712:	4618      	mov	r0, r3
 8002714:	f7ff fc80 	bl	8002018 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8002718:	4b29      	ldr	r3, [pc, #164]	@ (80027c0 <HW_TS_Stop+0xf8>)
 800271a:	781b      	ldrb	r3, [r3, #0]
 800271c:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800271e:	7cfb      	ldrb	r3, [r7, #19]
 8002720:	2b06      	cmp	r3, #6
 8002722:	d12f      	bne.n	8002784 <HW_TS_Stop+0xbc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8002724:	4b27      	ldr	r3, [pc, #156]	@ (80027c4 <HW_TS_Stop+0xfc>)
 8002726:	689b      	ldr	r3, [r3, #8]
 8002728:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800272c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002730:	d107      	bne.n	8002742 <HW_TS_Stop+0x7a>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8002732:	bf00      	nop
 8002734:	4b20      	ldr	r3, [pc, #128]	@ (80027b8 <HW_TS_Stop+0xf0>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	68db      	ldr	r3, [r3, #12]
 800273a:	f003 0304 	and.w	r3, r3, #4
 800273e:	2b00      	cmp	r3, #0
 8002740:	d1f8      	bne.n	8002734 <HW_TS_Stop+0x6c>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8002742:	4b1d      	ldr	r3, [pc, #116]	@ (80027b8 <HW_TS_Stop+0xf0>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	689a      	ldr	r2, [r3, #8]
 8002748:	4b1b      	ldr	r3, [pc, #108]	@ (80027b8 <HW_TS_Stop+0xf0>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002750:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8002752:	bf00      	nop
 8002754:	4b18      	ldr	r3, [pc, #96]	@ (80027b8 <HW_TS_Stop+0xf0>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	68db      	ldr	r3, [r3, #12]
 800275a:	f003 0304 	and.w	r3, r3, #4
 800275e:	2b00      	cmp	r3, #0
 8002760:	d0f8      	beq.n	8002754 <HW_TS_Stop+0x8c>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002762:	4b15      	ldr	r3, [pc, #84]	@ (80027b8 <HW_TS_Stop+0xf0>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	68db      	ldr	r3, [r3, #12]
 8002768:	b2da      	uxtb	r2, r3
 800276a:	4b13      	ldr	r3, [pc, #76]	@ (80027b8 <HW_TS_Stop+0xf0>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8002772:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002774:	4b14      	ldr	r3, [pc, #80]	@ (80027c8 <HW_TS_Stop+0x100>)
 8002776:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800277a:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 800277c:	2003      	movs	r0, #3
 800277e:	f006 f972 	bl	8008a66 <HAL_NVIC_ClearPendingIRQ>
 8002782:	e007      	b.n	8002794 <HW_TS_Stop+0xcc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8002784:	4b11      	ldr	r3, [pc, #68]	@ (80027cc <HW_TS_Stop+0x104>)
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	b2db      	uxtb	r3, r3
 800278a:	7cfa      	ldrb	r2, [r7, #19]
 800278c:	429a      	cmp	r2, r3
 800278e:	d001      	beq.n	8002794 <HW_TS_Stop+0xcc>
    {
      RescheduleTimerList();
 8002790:	f7ff fd5e 	bl	8002250 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002794:	4b08      	ldr	r3, [pc, #32]	@ (80027b8 <HW_TS_Stop+0xf0>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	22ff      	movs	r2, #255	@ 0xff
 800279a:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 800279c:	2003      	movs	r0, #3
 800279e:	f006 f92c 	bl	80089fa <HAL_NVIC_EnableIRQ>
 80027a2:	697b      	ldr	r3, [r7, #20]
 80027a4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	f383 8810 	msr	PRIMASK, r3
}
 80027ac:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80027ae:	bf00      	nop
}
 80027b0:	3718      	adds	r7, #24
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	bf00      	nop
 80027b8:	20000c38 	.word	0x20000c38
 80027bc:	20000464 	.word	0x20000464
 80027c0:	200004f4 	.word	0x200004f4
 80027c4:	40002800 	.word	0x40002800
 80027c8:	58000800 	.word	0x58000800
 80027cc:	200004f5 	.word	0x200004f5

080027d0 <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b086      	sub	sp, #24
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	4603      	mov	r3, r0
 80027d8:	6039      	str	r1, [r7, #0]
 80027da:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 80027dc:	79fa      	ldrb	r2, [r7, #7]
 80027de:	493b      	ldr	r1, [pc, #236]	@ (80028cc <HW_TS_Start+0xfc>)
 80027e0:	4613      	mov	r3, r2
 80027e2:	005b      	lsls	r3, r3, #1
 80027e4:	4413      	add	r3, r2
 80027e6:	00db      	lsls	r3, r3, #3
 80027e8:	440b      	add	r3, r1
 80027ea:	330c      	adds	r3, #12
 80027ec:	781b      	ldrb	r3, [r3, #0]
 80027ee:	b2db      	uxtb	r3, r3
 80027f0:	2b02      	cmp	r3, #2
 80027f2:	d103      	bne.n	80027fc <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 80027f4:	79fb      	ldrb	r3, [r7, #7]
 80027f6:	4618      	mov	r0, r3
 80027f8:	f7ff ff66 	bl	80026c8 <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80027fc:	f3ef 8310 	mrs	r3, PRIMASK
 8002800:	60fb      	str	r3, [r7, #12]
  return(result);
 8002802:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002804:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002806:	b672      	cpsid	i
}
 8002808:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 800280a:	2003      	movs	r0, #3
 800280c:	f006 f903 	bl	8008a16 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002810:	4b2f      	ldr	r3, [pc, #188]	@ (80028d0 <HW_TS_Start+0x100>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	22ca      	movs	r2, #202	@ 0xca
 8002816:	625a      	str	r2, [r3, #36]	@ 0x24
 8002818:	4b2d      	ldr	r3, [pc, #180]	@ (80028d0 <HW_TS_Start+0x100>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	2253      	movs	r2, #83	@ 0x53
 800281e:	625a      	str	r2, [r3, #36]	@ 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 8002820:	79fa      	ldrb	r2, [r7, #7]
 8002822:	492a      	ldr	r1, [pc, #168]	@ (80028cc <HW_TS_Start+0xfc>)
 8002824:	4613      	mov	r3, r2
 8002826:	005b      	lsls	r3, r3, #1
 8002828:	4413      	add	r3, r2
 800282a:	00db      	lsls	r3, r3, #3
 800282c:	440b      	add	r3, r1
 800282e:	330c      	adds	r3, #12
 8002830:	2202      	movs	r2, #2
 8002832:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 8002834:	79fa      	ldrb	r2, [r7, #7]
 8002836:	4925      	ldr	r1, [pc, #148]	@ (80028cc <HW_TS_Start+0xfc>)
 8002838:	4613      	mov	r3, r2
 800283a:	005b      	lsls	r3, r3, #1
 800283c:	4413      	add	r3, r2
 800283e:	00db      	lsls	r3, r3, #3
 8002840:	440b      	add	r3, r1
 8002842:	3308      	adds	r3, #8
 8002844:	683a      	ldr	r2, [r7, #0]
 8002846:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 8002848:	79fa      	ldrb	r2, [r7, #7]
 800284a:	4920      	ldr	r1, [pc, #128]	@ (80028cc <HW_TS_Start+0xfc>)
 800284c:	4613      	mov	r3, r2
 800284e:	005b      	lsls	r3, r3, #1
 8002850:	4413      	add	r3, r2
 8002852:	00db      	lsls	r3, r3, #3
 8002854:	440b      	add	r3, r1
 8002856:	3304      	adds	r3, #4
 8002858:	683a      	ldr	r2, [r7, #0]
 800285a:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 800285c:	79fb      	ldrb	r3, [r7, #7]
 800285e:	4618      	mov	r0, r3
 8002860:	f7ff fb30 	bl	8001ec4 <linkTimer>
 8002864:	4603      	mov	r3, r0
 8002866:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 8002868:	4b1a      	ldr	r3, [pc, #104]	@ (80028d4 <HW_TS_Start+0x104>)
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 800286e:	4b1a      	ldr	r3, [pc, #104]	@ (80028d8 <HW_TS_Start+0x108>)
 8002870:	781b      	ldrb	r3, [r3, #0]
 8002872:	b2db      	uxtb	r3, r3
 8002874:	7c7a      	ldrb	r2, [r7, #17]
 8002876:	429a      	cmp	r2, r3
 8002878:	d002      	beq.n	8002880 <HW_TS_Start+0xb0>
  {
    RescheduleTimerList();
 800287a:	f7ff fce9 	bl	8002250 <RescheduleTimerList>
 800287e:	e013      	b.n	80028a8 <HW_TS_Start+0xd8>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 8002880:	79fa      	ldrb	r2, [r7, #7]
 8002882:	4912      	ldr	r1, [pc, #72]	@ (80028cc <HW_TS_Start+0xfc>)
 8002884:	4613      	mov	r3, r2
 8002886:	005b      	lsls	r3, r3, #1
 8002888:	4413      	add	r3, r2
 800288a:	00db      	lsls	r3, r3, #3
 800288c:	440b      	add	r3, r1
 800288e:	3308      	adds	r3, #8
 8002890:	6819      	ldr	r1, [r3, #0]
 8002892:	8a7b      	ldrh	r3, [r7, #18]
 8002894:	79fa      	ldrb	r2, [r7, #7]
 8002896:	1ac9      	subs	r1, r1, r3
 8002898:	480c      	ldr	r0, [pc, #48]	@ (80028cc <HW_TS_Start+0xfc>)
 800289a:	4613      	mov	r3, r2
 800289c:	005b      	lsls	r3, r3, #1
 800289e:	4413      	add	r3, r2
 80028a0:	00db      	lsls	r3, r3, #3
 80028a2:	4403      	add	r3, r0
 80028a4:	3308      	adds	r3, #8
 80028a6:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80028a8:	4b09      	ldr	r3, [pc, #36]	@ (80028d0 <HW_TS_Start+0x100>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	22ff      	movs	r2, #255	@ 0xff
 80028ae:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80028b0:	2003      	movs	r0, #3
 80028b2:	f006 f8a2 	bl	80089fa <HAL_NVIC_EnableIRQ>
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028ba:	68bb      	ldr	r3, [r7, #8]
 80028bc:	f383 8810 	msr	PRIMASK, r3
}
 80028c0:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80028c2:	bf00      	nop
}
 80028c4:	3718      	adds	r7, #24
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop
 80028cc:	20000464 	.word	0x20000464
 80028d0:	20000c38 	.word	0x20000c38
 80028d4:	200004f4 	.word	0x200004f4
 80028d8:	200004f5 	.word	0x200004f5

080028dc <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b084      	sub	sp, #16
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	60f8      	str	r0, [r7, #12]
 80028e4:	460b      	mov	r3, r1
 80028e6:	607a      	str	r2, [r7, #4]
 80028e8:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	4798      	blx	r3

  return;
 80028ee:	bf00      	nop
}
 80028f0:	3710      	adds	r7, #16
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}

080028f6 <LL_AHB2_GRP1_EnableClock>:
{
 80028f6:	b480      	push	{r7}
 80028f8:	b085      	sub	sp, #20
 80028fa:	af00      	add	r7, sp, #0
 80028fc:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80028fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002902:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002904:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	4313      	orrs	r3, r2
 800290c:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800290e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002912:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	4013      	ands	r3, r2
 8002918:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800291a:	68fb      	ldr	r3, [r7, #12]
}
 800291c:	bf00      	nop
 800291e:	3714      	adds	r7, #20
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr

08002928 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002928:	b480      	push	{r7}
 800292a:	b085      	sub	sp, #20
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002930:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002934:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002936:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	4313      	orrs	r3, r2
 800293e:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002940:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002944:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	4013      	ands	r3, r2
 800294a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800294c:	68fb      	ldr	r3, [r7, #12]
}
 800294e:	bf00      	nop
 8002950:	3714      	adds	r7, #20
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr
	...

0800295c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002960:	4b1b      	ldr	r3, [pc, #108]	@ (80029d0 <MX_I2C1_Init+0x74>)
 8002962:	4a1c      	ldr	r2, [pc, #112]	@ (80029d4 <MX_I2C1_Init+0x78>)
 8002964:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00E12363;
 8002966:	4b1a      	ldr	r3, [pc, #104]	@ (80029d0 <MX_I2C1_Init+0x74>)
 8002968:	4a1b      	ldr	r2, [pc, #108]	@ (80029d8 <MX_I2C1_Init+0x7c>)
 800296a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800296c:	4b18      	ldr	r3, [pc, #96]	@ (80029d0 <MX_I2C1_Init+0x74>)
 800296e:	2200      	movs	r2, #0
 8002970:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002972:	4b17      	ldr	r3, [pc, #92]	@ (80029d0 <MX_I2C1_Init+0x74>)
 8002974:	2201      	movs	r2, #1
 8002976:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002978:	4b15      	ldr	r3, [pc, #84]	@ (80029d0 <MX_I2C1_Init+0x74>)
 800297a:	2200      	movs	r2, #0
 800297c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800297e:	4b14      	ldr	r3, [pc, #80]	@ (80029d0 <MX_I2C1_Init+0x74>)
 8002980:	2200      	movs	r2, #0
 8002982:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002984:	4b12      	ldr	r3, [pc, #72]	@ (80029d0 <MX_I2C1_Init+0x74>)
 8002986:	2200      	movs	r2, #0
 8002988:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800298a:	4b11      	ldr	r3, [pc, #68]	@ (80029d0 <MX_I2C1_Init+0x74>)
 800298c:	2200      	movs	r2, #0
 800298e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002990:	4b0f      	ldr	r3, [pc, #60]	@ (80029d0 <MX_I2C1_Init+0x74>)
 8002992:	2200      	movs	r2, #0
 8002994:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002996:	480e      	ldr	r0, [pc, #56]	@ (80029d0 <MX_I2C1_Init+0x74>)
 8002998:	f006 fda8 	bl	80094ec <HAL_I2C_Init>
 800299c:	4603      	mov	r3, r0
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d001      	beq.n	80029a6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80029a2:	f000 fb2d 	bl	8003000 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80029a6:	2100      	movs	r1, #0
 80029a8:	4809      	ldr	r0, [pc, #36]	@ (80029d0 <MX_I2C1_Init+0x74>)
 80029aa:	f007 fb2b 	bl	800a004 <HAL_I2CEx_ConfigAnalogFilter>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d001      	beq.n	80029b8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80029b4:	f000 fb24 	bl	8003000 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80029b8:	2100      	movs	r1, #0
 80029ba:	4805      	ldr	r0, [pc, #20]	@ (80029d0 <MX_I2C1_Init+0x74>)
 80029bc:	f007 fb6d 	bl	800a09a <HAL_I2CEx_ConfigDigitalFilter>
 80029c0:	4603      	mov	r3, r0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d001      	beq.n	80029ca <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80029c6:	f000 fb1b 	bl	8003000 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80029ca:	bf00      	nop
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	20000504 	.word	0x20000504
 80029d4:	40005400 	.word	0x40005400
 80029d8:	00e12363 	.word	0x00e12363

080029dc <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80029e0:	4b1d      	ldr	r3, [pc, #116]	@ (8002a58 <MX_I2C3_Init+0x7c>)
 80029e2:	4a1e      	ldr	r2, [pc, #120]	@ (8002a5c <MX_I2C3_Init+0x80>)
 80029e4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00300B29;
 80029e6:	4b1c      	ldr	r3, [pc, #112]	@ (8002a58 <MX_I2C3_Init+0x7c>)
 80029e8:	4a1d      	ldr	r2, [pc, #116]	@ (8002a60 <MX_I2C3_Init+0x84>)
 80029ea:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80029ec:	4b1a      	ldr	r3, [pc, #104]	@ (8002a58 <MX_I2C3_Init+0x7c>)
 80029ee:	2200      	movs	r2, #0
 80029f0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80029f2:	4b19      	ldr	r3, [pc, #100]	@ (8002a58 <MX_I2C3_Init+0x7c>)
 80029f4:	2201      	movs	r2, #1
 80029f6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80029f8:	4b17      	ldr	r3, [pc, #92]	@ (8002a58 <MX_I2C3_Init+0x7c>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80029fe:	4b16      	ldr	r3, [pc, #88]	@ (8002a58 <MX_I2C3_Init+0x7c>)
 8002a00:	2200      	movs	r2, #0
 8002a02:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002a04:	4b14      	ldr	r3, [pc, #80]	@ (8002a58 <MX_I2C3_Init+0x7c>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002a0a:	4b13      	ldr	r3, [pc, #76]	@ (8002a58 <MX_I2C3_Init+0x7c>)
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002a10:	4b11      	ldr	r3, [pc, #68]	@ (8002a58 <MX_I2C3_Init+0x7c>)
 8002a12:	2200      	movs	r2, #0
 8002a14:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002a16:	4810      	ldr	r0, [pc, #64]	@ (8002a58 <MX_I2C3_Init+0x7c>)
 8002a18:	f006 fd68 	bl	80094ec <HAL_I2C_Init>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d001      	beq.n	8002a26 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8002a22:	f000 faed 	bl	8003000 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002a26:	2100      	movs	r1, #0
 8002a28:	480b      	ldr	r0, [pc, #44]	@ (8002a58 <MX_I2C3_Init+0x7c>)
 8002a2a:	f007 faeb 	bl	800a004 <HAL_I2CEx_ConfigAnalogFilter>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d001      	beq.n	8002a38 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8002a34:	f000 fae4 	bl	8003000 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8002a38:	2100      	movs	r1, #0
 8002a3a:	4807      	ldr	r0, [pc, #28]	@ (8002a58 <MX_I2C3_Init+0x7c>)
 8002a3c:	f007 fb2d 	bl	800a09a <HAL_I2CEx_ConfigDigitalFilter>
 8002a40:	4603      	mov	r3, r0
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d001      	beq.n	8002a4a <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8002a46:	f000 fadb 	bl	8003000 <Error_Handler>
  }

  /** I2C Enable Fast Mode Plus
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C3);
 8002a4a:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8002a4e:	f007 fb71 	bl	800a134 <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002a52:	bf00      	nop
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	20000558 	.word	0x20000558
 8002a5c:	40005c00 	.word	0x40005c00
 8002a60:	00300b29 	.word	0x00300b29

08002a64 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b09c      	sub	sp, #112	@ 0x70
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a6c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002a70:	2200      	movs	r2, #0
 8002a72:	601a      	str	r2, [r3, #0]
 8002a74:	605a      	str	r2, [r3, #4]
 8002a76:	609a      	str	r2, [r3, #8]
 8002a78:	60da      	str	r2, [r3, #12]
 8002a7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002a7c:	f107 030c 	add.w	r3, r7, #12
 8002a80:	2250      	movs	r2, #80	@ 0x50
 8002a82:	2100      	movs	r1, #0
 8002a84:	4618      	mov	r0, r3
 8002a86:	f018 fdb4 	bl	801b5f2 <memset>
  if(i2cHandle->Instance==I2C1)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a37      	ldr	r2, [pc, #220]	@ (8002b6c <HAL_I2C_MspInit+0x108>)
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d127      	bne.n	8002ae4 <HAL_I2C_MspInit+0x80>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002a94:	2304      	movs	r3, #4
 8002a96:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002a98:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8002a9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002a9e:	f107 030c 	add.w	r3, r7, #12
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f00a fc35 	bl	800d312 <HAL_RCCEx_PeriphCLKConfig>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d001      	beq.n	8002ab2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002aae:	f000 faa7 	bl	8003000 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ab2:	2002      	movs	r0, #2
 8002ab4:	f7ff ff1f 	bl	80028f6 <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002ab8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002abc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002abe:	2312      	movs	r3, #18
 8002ac0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002aca:	2304      	movs	r3, #4
 8002acc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ace:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002ad2:	4619      	mov	r1, r3
 8002ad4:	4826      	ldr	r0, [pc, #152]	@ (8002b70 <HAL_I2C_MspInit+0x10c>)
 8002ad6:	f006 fb13 	bl	8009100 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002ada:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8002ade:	f7ff ff23 	bl	8002928 <LL_APB1_GRP1_EnableClock>
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8002ae2:	e03e      	b.n	8002b62 <HAL_I2C_MspInit+0xfe>
  else if(i2cHandle->Instance==I2C3)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a22      	ldr	r2, [pc, #136]	@ (8002b74 <HAL_I2C_MspInit+0x110>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d139      	bne.n	8002b62 <HAL_I2C_MspInit+0xfe>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8002aee:	2308      	movs	r3, #8
 8002af0:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8002af2:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8002af6:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002af8:	f107 030c 	add.w	r3, r7, #12
 8002afc:	4618      	mov	r0, r3
 8002afe:	f00a fc08 	bl	800d312 <HAL_RCCEx_PeriphCLKConfig>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d001      	beq.n	8002b0c <HAL_I2C_MspInit+0xa8>
      Error_Handler();
 8002b08:	f000 fa7a 	bl	8003000 <Error_Handler>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b0c:	2001      	movs	r0, #1
 8002b0e:	f7ff fef2 	bl	80028f6 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b12:	2002      	movs	r0, #2
 8002b14:	f7ff feef 	bl	80028f6 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002b18:	2380      	movs	r3, #128	@ 0x80
 8002b1a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b1c:	2312      	movs	r3, #18
 8002b1e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b20:	2300      	movs	r3, #0
 8002b22:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b24:	2300      	movs	r3, #0
 8002b26:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002b28:	2304      	movs	r3, #4
 8002b2a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b2c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002b30:	4619      	mov	r1, r3
 8002b32:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b36:	f006 fae3 	bl	8009100 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002b3a:	2310      	movs	r3, #16
 8002b3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b3e:	2312      	movs	r3, #18
 8002b40:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b42:	2300      	movs	r3, #0
 8002b44:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b46:	2300      	movs	r3, #0
 8002b48:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002b4a:	2304      	movs	r3, #4
 8002b4c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b4e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002b52:	4619      	mov	r1, r3
 8002b54:	4806      	ldr	r0, [pc, #24]	@ (8002b70 <HAL_I2C_MspInit+0x10c>)
 8002b56:	f006 fad3 	bl	8009100 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002b5a:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8002b5e:	f7ff fee3 	bl	8002928 <LL_APB1_GRP1_EnableClock>
}
 8002b62:	bf00      	nop
 8002b64:	3770      	adds	r7, #112	@ 0x70
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	bf00      	nop
 8002b6c:	40005400 	.word	0x40005400
 8002b70:	48000400 	.word	0x48000400
 8002b74:	40005c00 	.word	0x40005c00

08002b78 <LL_AHB3_GRP1_EnableClock>:
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b085      	sub	sp, #20
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8002b80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b84:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002b86:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8002b90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b94:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	4013      	ands	r3, r2
 8002b9a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
}
 8002b9e:	bf00      	nop
 8002ba0:	3714      	adds	r7, #20
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr
	...

08002bac <MX_IPCC_Init>:

IPCC_HandleTypeDef hipcc;

/* IPCC init function */
void MX_IPCC_Init(void)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 8002bb0:	4b06      	ldr	r3, [pc, #24]	@ (8002bcc <MX_IPCC_Init+0x20>)
 8002bb2:	4a07      	ldr	r2, [pc, #28]	@ (8002bd0 <MX_IPCC_Init+0x24>)
 8002bb4:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 8002bb6:	4805      	ldr	r0, [pc, #20]	@ (8002bcc <MX_IPCC_Init+0x20>)
 8002bb8:	f007 face 	bl	800a158 <HAL_IPCC_Init>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d001      	beq.n	8002bc6 <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 8002bc2:	f000 fa1d 	bl	8003000 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 8002bc6:	bf00      	nop
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	bf00      	nop
 8002bcc:	200005ac 	.word	0x200005ac
 8002bd0:	58000c00 	.word	0x58000c00

08002bd4 <HAL_IPCC_MspInit>:

void HAL_IPCC_MspInit(IPCC_HandleTypeDef* ipccHandle)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b082      	sub	sp, #8
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]

  if(ipccHandle->Instance==IPCC)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a0d      	ldr	r2, [pc, #52]	@ (8002c18 <HAL_IPCC_MspInit+0x44>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d113      	bne.n	8002c0e <HAL_IPCC_MspInit+0x3a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* IPCC clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 8002be6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8002bea:	f7ff ffc5 	bl	8002b78 <LL_AHB3_GRP1_EnableClock>

    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 8002bee:	2200      	movs	r2, #0
 8002bf0:	2100      	movs	r1, #0
 8002bf2:	202c      	movs	r0, #44	@ 0x2c
 8002bf4:	f005 fee7 	bl	80089c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8002bf8:	202c      	movs	r0, #44	@ 0x2c
 8002bfa:	f005 fefe 	bl	80089fa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 8002bfe:	2200      	movs	r2, #0
 8002c00:	2100      	movs	r1, #0
 8002c02:	202d      	movs	r0, #45	@ 0x2d
 8002c04:	f005 fedf 	bl	80089c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8002c08:	202d      	movs	r0, #45	@ 0x2d
 8002c0a:	f005 fef6 	bl	80089fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }
}
 8002c0e:	bf00      	nop
 8002c10:	3708      	adds	r7, #8
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	58000c00 	.word	0x58000c00

08002c1c <LL_HSEM_1StepLock>:
  * @param  HSEMx HSEM Instance.
  * @param  Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31
  * @retval 1 lock fail, 0 lock successful or already locked by same core
  */
__STATIC_INLINE uint32_t LL_HSEM_1StepLock(HSEM_TypeDef *HSEMx, uint32_t Semaphore)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b083      	sub	sp, #12
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
 8002c24:	6039      	str	r1, [r7, #0]
  return ((HSEMx->RLR[Semaphore] != (HSEM_R_LOCK | LL_HSEM_COREID)) ? 1UL : 0UL);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	683a      	ldr	r2, [r7, #0]
 8002c2a:	3220      	adds	r2, #32
 8002c2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c30:	4a05      	ldr	r2, [pc, #20]	@ (8002c48 <LL_HSEM_1StepLock+0x2c>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d001      	beq.n	8002c3a <LL_HSEM_1StepLock+0x1e>
 8002c36:	2301      	movs	r3, #1
 8002c38:	e000      	b.n	8002c3c <LL_HSEM_1StepLock+0x20>
 8002c3a:	2300      	movs	r3, #0
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	370c      	adds	r7, #12
 8002c40:	46bd      	mov	sp, r7
 8002c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c46:	4770      	bx	lr
 8002c48:	80000400 	.word	0x80000400

08002c4c <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)//lors d'un appuie sur un bouton, le systeme s'interrompt afin d'arriver dans cette fonction redefinie avec en parametre d'entre , le bouton sur lequel l'on a appuiyé
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b082      	sub	sp, #8
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	4603      	mov	r3, r0
 8002c54:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin==GPIO_PIN_14){
 8002c56:	88fb      	ldrh	r3, [r7, #6]
 8002c58:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002c5c:	d12f      	bne.n	8002cbe <HAL_GPIO_EXTI_Callback+0x72>

		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_14)== GPIO_PIN_RESET){
 8002c5e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002c62:	4833      	ldr	r0, [pc, #204]	@ (8002d30 <HAL_GPIO_EXTI_Callback+0xe4>)
 8002c64:	f006 fbbc 	bl	80093e0 <HAL_GPIO_ReadPin>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d109      	bne.n	8002c82 <HAL_GPIO_EXTI_Callback+0x36>

					boutonAtime=0;
 8002c6e:	4b31      	ldr	r3, [pc, #196]	@ (8002d34 <HAL_GPIO_EXTI_Callback+0xe8>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	601a      	str	r2, [r3, #0]
					tbtn1=HAL_GetTick();
 8002c74:	f004 fcc8 	bl	8007608 <HAL_GetTick>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	461a      	mov	r2, r3
 8002c7c:	4b2e      	ldr	r3, [pc, #184]	@ (8002d38 <HAL_GPIO_EXTI_Callback+0xec>)
 8002c7e:	601a      	str	r2, [r3, #0]
 8002c80:	e010      	b.n	8002ca4 <HAL_GPIO_EXTI_Callback+0x58>


				}
				else{
					BTN_A++;
 8002c82:	4b2e      	ldr	r3, [pc, #184]	@ (8002d3c <HAL_GPIO_EXTI_Callback+0xf0>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	3301      	adds	r3, #1
 8002c88:	4a2c      	ldr	r2, [pc, #176]	@ (8002d3c <HAL_GPIO_EXTI_Callback+0xf0>)
 8002c8a:	6013      	str	r3, [r2, #0]

					boutonAtime=HAL_GetTick()-tbtn1;
 8002c8c:	f004 fcbc 	bl	8007608 <HAL_GetTick>
 8002c90:	4603      	mov	r3, r0
 8002c92:	4a29      	ldr	r2, [pc, #164]	@ (8002d38 <HAL_GPIO_EXTI_Callback+0xec>)
 8002c94:	6812      	ldr	r2, [r2, #0]
 8002c96:	1a9b      	subs	r3, r3, r2
 8002c98:	461a      	mov	r2, r3
 8002c9a:	4b26      	ldr	r3, [pc, #152]	@ (8002d34 <HAL_GPIO_EXTI_Callback+0xe8>)
 8002c9c:	601a      	str	r2, [r3, #0]
					tbtn1=0;
 8002c9e:	4b26      	ldr	r3, [pc, #152]	@ (8002d38 <HAL_GPIO_EXTI_Callback+0xec>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	601a      	str	r2, [r3, #0]


				}

				if(boutonAtime>=400){
 8002ca4:	4b23      	ldr	r3, [pc, #140]	@ (8002d34 <HAL_GPIO_EXTI_Callback+0xe8>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8002cac:	db07      	blt.n	8002cbe <HAL_GPIO_EXTI_Callback+0x72>
					BTN_A_LONG++;
 8002cae:	4b24      	ldr	r3, [pc, #144]	@ (8002d40 <HAL_GPIO_EXTI_Callback+0xf4>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	3301      	adds	r3, #1
 8002cb4:	4a22      	ldr	r2, [pc, #136]	@ (8002d40 <HAL_GPIO_EXTI_Callback+0xf4>)
 8002cb6:	6013      	str	r3, [r2, #0]
					BTN_A=0;
 8002cb8:	4b20      	ldr	r3, [pc, #128]	@ (8002d3c <HAL_GPIO_EXTI_Callback+0xf0>)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	601a      	str	r2, [r3, #0]
				}

	}
	if(GPIO_Pin==GPIO_PIN_15){
 8002cbe:	88fb      	ldrh	r3, [r7, #6]
 8002cc0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002cc4:	d12f      	bne.n	8002d26 <HAL_GPIO_EXTI_Callback+0xda>

		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_15)== GPIO_PIN_RESET){
 8002cc6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002cca:	4819      	ldr	r0, [pc, #100]	@ (8002d30 <HAL_GPIO_EXTI_Callback+0xe4>)
 8002ccc:	f006 fb88 	bl	80093e0 <HAL_GPIO_ReadPin>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d109      	bne.n	8002cea <HAL_GPIO_EXTI_Callback+0x9e>

			boutonBtime=0;
 8002cd6:	4b1b      	ldr	r3, [pc, #108]	@ (8002d44 <HAL_GPIO_EXTI_Callback+0xf8>)
 8002cd8:	2200      	movs	r2, #0
 8002cda:	601a      	str	r2, [r3, #0]
			tbtn2=HAL_GetTick();
 8002cdc:	f004 fc94 	bl	8007608 <HAL_GetTick>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	461a      	mov	r2, r3
 8002ce4:	4b18      	ldr	r3, [pc, #96]	@ (8002d48 <HAL_GPIO_EXTI_Callback+0xfc>)
 8002ce6:	601a      	str	r2, [r3, #0]
 8002ce8:	e010      	b.n	8002d0c <HAL_GPIO_EXTI_Callback+0xc0>


		}
		else{
			BTN_B++;
 8002cea:	4b18      	ldr	r3, [pc, #96]	@ (8002d4c <HAL_GPIO_EXTI_Callback+0x100>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	3301      	adds	r3, #1
 8002cf0:	4a16      	ldr	r2, [pc, #88]	@ (8002d4c <HAL_GPIO_EXTI_Callback+0x100>)
 8002cf2:	6013      	str	r3, [r2, #0]

			boutonBtime=HAL_GetTick()-tbtn2;
 8002cf4:	f004 fc88 	bl	8007608 <HAL_GetTick>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	4a13      	ldr	r2, [pc, #76]	@ (8002d48 <HAL_GPIO_EXTI_Callback+0xfc>)
 8002cfc:	6812      	ldr	r2, [r2, #0]
 8002cfe:	1a9b      	subs	r3, r3, r2
 8002d00:	461a      	mov	r2, r3
 8002d02:	4b10      	ldr	r3, [pc, #64]	@ (8002d44 <HAL_GPIO_EXTI_Callback+0xf8>)
 8002d04:	601a      	str	r2, [r3, #0]
			tbtn2=0;
 8002d06:	4b10      	ldr	r3, [pc, #64]	@ (8002d48 <HAL_GPIO_EXTI_Callback+0xfc>)
 8002d08:	2200      	movs	r2, #0
 8002d0a:	601a      	str	r2, [r3, #0]


		}

		if(boutonBtime>=400){
 8002d0c:	4b0d      	ldr	r3, [pc, #52]	@ (8002d44 <HAL_GPIO_EXTI_Callback+0xf8>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8002d14:	db07      	blt.n	8002d26 <HAL_GPIO_EXTI_Callback+0xda>
			BTN_B_LONG++;
 8002d16:	4b0e      	ldr	r3, [pc, #56]	@ (8002d50 <HAL_GPIO_EXTI_Callback+0x104>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	3301      	adds	r3, #1
 8002d1c:	4a0c      	ldr	r2, [pc, #48]	@ (8002d50 <HAL_GPIO_EXTI_Callback+0x104>)
 8002d1e:	6013      	str	r3, [r2, #0]
			BTN_B=0;
 8002d20:	4b0a      	ldr	r3, [pc, #40]	@ (8002d4c <HAL_GPIO_EXTI_Callback+0x100>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	601a      	str	r2, [r3, #0]
		}



	}
}
 8002d26:	bf00      	nop
 8002d28:	3708      	adds	r7, #8
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	bf00      	nop
 8002d30:	48000800 	.word	0x48000800
 8002d34:	20000a9c 	.word	0x20000a9c
 8002d38:	20000aa4 	.word	0x20000aa4
 8002d3c:	20000778 	.word	0x20000778
 8002d40:	20000ab0 	.word	0x20000ab0
 8002d44:	20000aa0 	.word	0x20000aa0
 8002d48:	20000aa8 	.word	0x20000aa8
 8002d4c:	2000077c 	.word	0x2000077c
 8002d50:	20000aac 	.word	0x20000aac

08002d54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b082      	sub	sp, #8
 8002d58:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002d5a:	f004 fbe7 	bl	800752c <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 8002d5e:	f7fe fd6b 	bl	8001838 <MX_APPE_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002d62:	f000 f8af 	bl	8002ec4 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8002d66:	f000 f911 	bl	8002f8c <PeriphCommonClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 8002d6a:	f7ff ff1f 	bl	8002bac <MX_IPCC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_RF_Init();
 8002d6e:	f000 fd43 	bl	80037f8 <MX_RF_Init>
  MX_GPIO_Init();
 8002d72:	f7fe ff4b 	bl	8001c0c <MX_GPIO_Init>
  MX_DMA_Init();
 8002d76:	f7fe ff16 	bl	8001ba6 <MX_DMA_Init>
  MX_ADC1_Init();
 8002d7a:	f7fe fae3 	bl	8001344 <MX_ADC1_Init>
  MX_I2C1_Init();
 8002d7e:	f7ff fded 	bl	800295c <MX_I2C1_Init>
  MX_I2C3_Init();
 8002d82:	f7ff fe2b 	bl	80029dc <MX_I2C3_Init>
  MX_LPUART1_UART_Init();
 8002d86:	f004 f9c5 	bl	8007114 <MX_LPUART1_UART_Init>
  MX_TIM2_Init();
 8002d8a:	f003 ff19 	bl	8006bc0 <MX_TIM2_Init>
  MX_TIM16_Init();
 8002d8e:	f003 ff65 	bl	8006c5c <MX_TIM16_Init>
  MX_TIM17_Init();
 8002d92:	f003 ff8b 	bl	8006cac <MX_TIM17_Init>
  MX_SPI1_Init();
 8002d96:	f000 fe35 	bl	8003a04 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8002d9a:	f004 fa07 	bl	80071ac <MX_USART1_UART_Init>
  MX_USB_Device_Init();
 8002d9e:	f015 fd03 	bl	80187a8 <MX_USB_Device_Init>
  MX_RTC_Init();
 8002da2:	f000 fd5b 	bl	800385c <MX_RTC_Init>
  /* USER CODE BEGIN 2 */



  	ssd1306_Init();
 8002da6:	f001 f8b3 	bl	8003f10 <ssd1306_Init>

  	HAL_Delay(10);
 8002daa:	200a      	movs	r0, #10
 8002dac:	f7fe fe7f 	bl	8001aae <HAL_Delay>
  	ssd1306_Fill(Black);
 8002db0:	2000      	movs	r0, #0
 8002db2:	f001 f917 	bl	8003fe4 <ssd1306_Fill>

  	ssd1306_DrawBitmap(31, 12, startimg, 72, 40, White);
 8002db6:	2301      	movs	r3, #1
 8002db8:	9301      	str	r3, [sp, #4]
 8002dba:	2328      	movs	r3, #40	@ 0x28
 8002dbc:	9300      	str	r3, [sp, #0]
 8002dbe:	2348      	movs	r3, #72	@ 0x48
 8002dc0:	4a2e      	ldr	r2, [pc, #184]	@ (8002e7c <main+0x128>)
 8002dc2:	210c      	movs	r1, #12
 8002dc4:	201f      	movs	r0, #31
 8002dc6:	f001 fb58 	bl	800447a <ssd1306_DrawBitmap>
  	ssd1306_UpdateScreen();
 8002dca:	f001 f923 	bl	8004014 <ssd1306_UpdateScreen>


  	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)rawdata, 3);
 8002dce:	2203      	movs	r2, #3
 8002dd0:	492b      	ldr	r1, [pc, #172]	@ (8002e80 <main+0x12c>)
 8002dd2:	482c      	ldr	r0, [pc, #176]	@ (8002e84 <main+0x130>)
 8002dd4:	f004 ff50 	bl	8007c78 <HAL_ADC_Start_DMA>
  	HAL_TIM_Base_Start(&htim2);
 8002dd8:	482b      	ldr	r0, [pc, #172]	@ (8002e88 <main+0x134>)
 8002dda:	f00c f907 	bl	800efec <HAL_TIM_Base_Start>
  	HAL_TIM_Base_Start_IT(&htim16);
 8002dde:	482b      	ldr	r0, [pc, #172]	@ (8002e8c <main+0x138>)
 8002de0:	f00c f94a 	bl	800f078 <HAL_TIM_Base_Start_IT>

  	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_0,GPIO_PIN_SET);
 8002de4:	2201      	movs	r2, #1
 8002de6:	2101      	movs	r1, #1
 8002de8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002dec:	f006 fb10 	bl	8009410 <HAL_GPIO_WritePin>

  	HAL_Delay(100);
 8002df0:	2064      	movs	r0, #100	@ 0x64
 8002df2:	f7fe fe5c 	bl	8001aae <HAL_Delay>
  	HAL_UART_Abort(&hlpuart1);
 8002df6:	4826      	ldr	r0, [pc, #152]	@ (8002e90 <main+0x13c>)
 8002df8:	f00c fe04 	bl	800fa04 <HAL_UART_Abort>
  	HAL_UART_Receive_DMA(&hlpuart1, (uint8_t *)RxBuffer, RxBuffer_SIZE);
 8002dfc:	2240      	movs	r2, #64	@ 0x40
 8002dfe:	4925      	ldr	r1, [pc, #148]	@ (8002e94 <main+0x140>)
 8002e00:	4823      	ldr	r0, [pc, #140]	@ (8002e90 <main+0x13c>)
 8002e02:	f00c fdb3 	bl	800f96c <HAL_UART_Receive_DMA>


  	memset(flashread,'1',256);
 8002e06:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002e0a:	2131      	movs	r1, #49	@ 0x31
 8002e0c:	4822      	ldr	r0, [pc, #136]	@ (8002e98 <main+0x144>)
 8002e0e:	f018 fbf0 	bl	801b5f2 <memset>
  	memset(flashwrite,'\0',256);
 8002e12:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002e16:	2100      	movs	r1, #0
 8002e18:	4820      	ldr	r0, [pc, #128]	@ (8002e9c <main+0x148>)
 8002e1a:	f018 fbea 	bl	801b5f2 <memset>
  	memset((uint8_t *)bufferscreen ,'\0',50);
 8002e1e:	2232      	movs	r2, #50	@ 0x32
 8002e20:	2100      	movs	r1, #0
 8002e22:	481f      	ldr	r0, [pc, #124]	@ (8002ea0 <main+0x14c>)
 8002e24:	f018 fbe5 	bl	801b5f2 <memset>



  	SPIF_Init(&hspif1, &hspi1, GPIOB, GPIO_PIN_7);
 8002e28:	2380      	movs	r3, #128	@ 0x80
 8002e2a:	4a1e      	ldr	r2, [pc, #120]	@ (8002ea4 <main+0x150>)
 8002e2c:	491e      	ldr	r1, [pc, #120]	@ (8002ea8 <main+0x154>)
 8002e2e:	481f      	ldr	r0, [pc, #124]	@ (8002eac <main+0x158>)
 8002e30:	f014 fd21 	bl	8017876 <SPIF_Init>





  	getindex();
 8002e34:	f000 ff38 	bl	8003ca8 <getindex>


  	barocheck=PADS_continuous_init(&hi2c1);
 8002e38:	481d      	ldr	r0, [pc, #116]	@ (8002eb0 <main+0x15c>)
 8002e3a:	f7fe f8ab 	bl	8000f94 <PADS_continuous_init>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	461a      	mov	r2, r3
 8002e42:	4b1c      	ldr	r3, [pc, #112]	@ (8002eb4 <main+0x160>)
 8002e44:	701a      	strb	r2, [r3, #0]

  	ssd1306_Fill(Black);
 8002e46:	2000      	movs	r0, #0
 8002e48:	f001 f8cc 	bl	8003fe4 <ssd1306_Fill>

  	state=STATE_SPEED;
 8002e4c:	4b1a      	ldr	r3, [pc, #104]	@ (8002eb8 <main+0x164>)
 8002e4e:	2200      	movs	r2, #0
 8002e50:	701a      	strb	r2, [r3, #0]
  	BTN_A=0;
 8002e52:	4b1a      	ldr	r3, [pc, #104]	@ (8002ebc <main+0x168>)
 8002e54:	2200      	movs	r2, #0
 8002e56:	601a      	str	r2, [r3, #0]
  	BTN_A_LONG=0;
 8002e58:	4b19      	ldr	r3, [pc, #100]	@ (8002ec0 <main+0x16c>)
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	601a      	str	r2, [r3, #0]

  	HAL_Delay(700);
 8002e5e:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8002e62:	f7fe fe24 	bl	8001aae <HAL_Delay>

  	//LL_HSEM_1StepLock( HSEM, 5 );
  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 8002e66:	f7fe fcf5 	bl	8001854 <MX_APPE_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_APPE_Process();
 8002e6a:	f7fe fe45 	bl	8001af8 <MX_APPE_Process>

    /* USER CODE BEGIN 3 */
	  statemachine();
 8002e6e:	f001 fd6f 	bl	8004950 <statemachine>
	  ssd1306_UpdateScreen();
 8002e72:	f001 f8cf 	bl	8004014 <ssd1306_UpdateScreen>
    MX_APPE_Process();
 8002e76:	bf00      	nop
 8002e78:	e7f7      	b.n	8002e6a <main+0x116>
 8002e7a:	bf00      	nop
 8002e7c:	08020228 	.word	0x08020228
 8002e80:	200007a0 	.word	0x200007a0
 8002e84:	200003a0 	.word	0x200003a0
 8002e88:	20001100 	.word	0x20001100
 8002e8c:	2000114c 	.word	0x2000114c
 8002e90:	200011e4 	.word	0x200011e4
 8002e94:	200005f4 	.word	0x200005f4
 8002e98:	200008b4 	.word	0x200008b4
 8002e9c:	200007b4 	.word	0x200007b4
 8002ea0:	200009d8 	.word	0x200009d8
 8002ea4:	48000400 	.word	0x48000400
 8002ea8:	20000c90 	.word	0x20000c90
 8002eac:	20000780 	.word	0x20000780
 8002eb0:	20000504 	.word	0x20000504
 8002eb4:	20000bf9 	.word	0x20000bf9
 8002eb8:	200005e8 	.word	0x200005e8
 8002ebc:	20000778 	.word	0x20000778
 8002ec0:	20000ab0 	.word	0x20000ab0

08002ec4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b09a      	sub	sp, #104	@ 0x68
 8002ec8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002eca:	f107 0320 	add.w	r3, r7, #32
 8002ece:	2248      	movs	r2, #72	@ 0x48
 8002ed0:	2100      	movs	r1, #0
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f018 fb8d 	bl	801b5f2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ed8:	1d3b      	adds	r3, r7, #4
 8002eda:	2200      	movs	r2, #0
 8002edc:	601a      	str	r2, [r3, #0]
 8002ede:	605a      	str	r2, [r3, #4]
 8002ee0:	609a      	str	r2, [r3, #8]
 8002ee2:	60da      	str	r2, [r3, #12]
 8002ee4:	611a      	str	r2, [r3, #16]
 8002ee6:	615a      	str	r2, [r3, #20]
 8002ee8:	619a      	str	r2, [r3, #24]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002eea:	4b27      	ldr	r3, [pc, #156]	@ (8002f88 <SystemClock_Config+0xc4>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002ef2:	4a25      	ldr	r2, [pc, #148]	@ (8002f88 <SystemClock_Config+0xc4>)
 8002ef4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002ef8:	6013      	str	r3, [r2, #0]
 8002efa:	4b23      	ldr	r3, [pc, #140]	@ (8002f88 <SystemClock_Config+0xc4>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002f02:	603b      	str	r3, [r7, #0]
 8002f04:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8002f06:	2303      	movs	r3, #3
 8002f08:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002f0a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002f0e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002f10:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002f16:	2340      	movs	r3, #64	@ 0x40
 8002f18:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f1a:	2302      	movs	r3, #2
 8002f1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8002f22:	2310      	movs	r3, #16
 8002f24:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLN = 8;
 8002f26:	2308      	movs	r3, #8
 8002f28:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002f2a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002f2e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002f30:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002f34:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002f36:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f3a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f3c:	f107 0320 	add.w	r3, r7, #32
 8002f40:	4618      	mov	r0, r3
 8002f42:	f009 fa35 	bl	800c3b0 <HAL_RCC_OscConfig>
 8002f46:	4603      	mov	r3, r0
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d001      	beq.n	8002f50 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8002f4c:	f000 f858 	bl	8003000 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8002f50:	236f      	movs	r3, #111	@ 0x6f
 8002f52:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f54:	2303      	movs	r3, #3
 8002f56:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002f60:	2300      	movs	r3, #0
 8002f62:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV2;
 8002f64:	2380      	movs	r3, #128	@ 0x80
 8002f66:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002f6c:	1d3b      	adds	r3, r7, #4
 8002f6e:	2103      	movs	r1, #3
 8002f70:	4618      	mov	r0, r3
 8002f72:	f009 fd91 	bl	800ca98 <HAL_RCC_ClockConfig>
 8002f76:	4603      	mov	r3, r0
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d001      	beq.n	8002f80 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8002f7c:	f000 f840 	bl	8003000 <Error_Handler>
  }
}
 8002f80:	bf00      	nop
 8002f82:	3768      	adds	r7, #104	@ 0x68
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}
 8002f88:	58000400 	.word	0x58000400

08002f8c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b094      	sub	sp, #80	@ 0x50
 8002f90:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002f92:	463b      	mov	r3, r7
 8002f94:	2250      	movs	r2, #80	@ 0x50
 8002f96:	2100      	movs	r1, #0
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f018 fb2a 	bl	801b5f2 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP
 8002f9e:	f44f 5354 	mov.w	r3, #13568	@ 0x3500
 8002fa2:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
  PeriphClkInitStruct.PLLSAI1.PLLN = 6;
 8002fa4:	2306      	movs	r3, #6
 8002fa6:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 8002fa8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002fac:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 8002fae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002fb2:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 8002fb4:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002fb8:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_USBCLK|RCC_PLLSAI1_ADCCLK;
 8002fba:	f04f 5388 	mov.w	r3, #285212672	@ 0x11000000
 8002fbe:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8002fc0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002fc4:	637b      	str	r3, [r7, #52]	@ 0x34
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002fc6:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002fca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_HSE_DIV1024;
 8002fcc:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002fd0:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8002fd6:	2310      	movs	r3, #16
 8002fd8:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002fda:	463b      	mov	r3, r7
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f00a f998 	bl	800d312 <HAL_RCCEx_PeriphCLKConfig>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d001      	beq.n	8002fec <PeriphCommonClock_Config+0x60>
  {
    Error_Handler();
 8002fe8:	f000 f80a 	bl	8003000 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */
  LL_HSEM_1StepLock( HSEM, 5 );
 8002fec:	2105      	movs	r1, #5
 8002fee:	4803      	ldr	r0, [pc, #12]	@ (8002ffc <PeriphCommonClock_Config+0x70>)
 8002ff0:	f7ff fe14 	bl	8002c1c <LL_HSEM_1StepLock>

  /* USER CODE END Smps */
}
 8002ff4:	bf00      	nop
 8002ff6:	3750      	adds	r7, #80	@ 0x50
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}
 8002ffc:	58001400 	.word	0x58001400

08003000 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003000:	b480      	push	{r7}
 8003002:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003004:	b672      	cpsid	i
}
 8003006:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003008:	bf00      	nop
 800300a:	e7fd      	b.n	8003008 <Error_Handler+0x8>

0800300c <gps_checksum>:
//on a une fonction de decodage par typme de trame interressante, puis une fonction nmea_parse servant à mettre à jour la structure de donnée avec lesdonnées presentes dans le databuffer, qui lui se met à jour tout seul.

char *data[15];

int gps_checksum(char *nmea_data)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b086      	sub	sp, #24
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
    //if you point a string with less than 5 characters the function will read outside of scope and crash the mcu.
    if(strlen(nmea_data) < 5) return 0;
 8003014:	6878      	ldr	r0, [r7, #4]
 8003016:	f7fd f903 	bl	8000220 <strlen>
 800301a:	4603      	mov	r3, r0
 800301c:	2b04      	cmp	r3, #4
 800301e:	d801      	bhi.n	8003024 <gps_checksum+0x18>
 8003020:	2300      	movs	r3, #0
 8003022:	e038      	b.n	8003096 <gps_checksum+0x8a>
    char recv_crc[2];
    recv_crc[0] = nmea_data[strlen(nmea_data) - 4];
 8003024:	6878      	ldr	r0, [r7, #4]
 8003026:	f7fd f8fb 	bl	8000220 <strlen>
 800302a:	4603      	mov	r3, r0
 800302c:	3b04      	subs	r3, #4
 800302e:	687a      	ldr	r2, [r7, #4]
 8003030:	4413      	add	r3, r2
 8003032:	781b      	ldrb	r3, [r3, #0]
 8003034:	723b      	strb	r3, [r7, #8]
    recv_crc[1] = nmea_data[strlen(nmea_data) - 3];
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	f7fd f8f2 	bl	8000220 <strlen>
 800303c:	4603      	mov	r3, r0
 800303e:	3b03      	subs	r3, #3
 8003040:	687a      	ldr	r2, [r7, #4]
 8003042:	4413      	add	r3, r2
 8003044:	781b      	ldrb	r3, [r3, #0]
 8003046:	727b      	strb	r3, [r7, #9]
    int crc = 0;
 8003048:	2300      	movs	r3, #0
 800304a:	617b      	str	r3, [r7, #20]
    int i;

    //exclude the CRLF plus CRC with an * from the end
    for (i = 0; i < strlen(nmea_data) - 5; i ++) {
 800304c:	2300      	movs	r3, #0
 800304e:	613b      	str	r3, [r7, #16]
 8003050:	e00a      	b.n	8003068 <gps_checksum+0x5c>
        crc ^= nmea_data[i];
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	687a      	ldr	r2, [r7, #4]
 8003056:	4413      	add	r3, r2
 8003058:	781b      	ldrb	r3, [r3, #0]
 800305a:	461a      	mov	r2, r3
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	4053      	eors	r3, r2
 8003060:	617b      	str	r3, [r7, #20]
    for (i = 0; i < strlen(nmea_data) - 5; i ++) {
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	3301      	adds	r3, #1
 8003066:	613b      	str	r3, [r7, #16]
 8003068:	6878      	ldr	r0, [r7, #4]
 800306a:	f7fd f8d9 	bl	8000220 <strlen>
 800306e:	4603      	mov	r3, r0
 8003070:	1f5a      	subs	r2, r3, #5
 8003072:	693b      	ldr	r3, [r7, #16]
 8003074:	429a      	cmp	r2, r3
 8003076:	d8ec      	bhi.n	8003052 <gps_checksum+0x46>
    }
    int receivedHash = strtol(recv_crc, NULL, 16);
 8003078:	f107 0308 	add.w	r3, r7, #8
 800307c:	2210      	movs	r2, #16
 800307e:	2100      	movs	r1, #0
 8003080:	4618      	mov	r0, r3
 8003082:	f017 fae7 	bl	801a654 <strtol>
 8003086:	60f8      	str	r0, [r7, #12]
    if (crc == receivedHash) {
 8003088:	697a      	ldr	r2, [r7, #20]
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	429a      	cmp	r2, r3
 800308e:	d101      	bne.n	8003094 <gps_checksum+0x88>
        return 1;
 8003090:	2301      	movs	r3, #1
 8003092:	e000      	b.n	8003096 <gps_checksum+0x8a>
    }
    else{
        return 0;
 8003094:	2300      	movs	r3, #0
    }
}
 8003096:	4618      	mov	r0, r3
 8003098:	3718      	adds	r7, #24
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}
	...

080030a0 <nmea_GPGGA>:

int nmea_GPGGA(GPS *gps_data, char*inputString){
 80030a0:	b590      	push	{r4, r7, lr}
 80030a2:	b0b7      	sub	sp, #220	@ 0xdc
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
 80030a8:	6039      	str	r1, [r7, #0]
    char *values[25];
    int counter = 0;
 80030aa:	2300      	movs	r3, #0
 80030ac:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    memset(values, 0, sizeof(values));
 80030b0:	f107 0320 	add.w	r3, r7, #32
 80030b4:	2264      	movs	r2, #100	@ 0x64
 80030b6:	2100      	movs	r1, #0
 80030b8:	4618      	mov	r0, r3
 80030ba:	f018 fa9a 	bl	801b5f2 <memset>
    char *marker = strtok(inputString, ",");
 80030be:	49c2      	ldr	r1, [pc, #776]	@ (80033c8 <nmea_GPGGA+0x328>)
 80030c0:	6838      	ldr	r0, [r7, #0]
 80030c2:	f018 fab1 	bl	801b628 <strtok>
 80030c6:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    while (marker != NULL) {
 80030ca:	e027      	b.n	800311c <nmea_GPGGA+0x7c>
        values[counter++] = malloc(strlen(marker) + 1); //free later!!!!!!
 80030cc:	f8d7 00d0 	ldr.w	r0, [r7, #208]	@ 0xd0
 80030d0:	f7fd f8a6 	bl	8000220 <strlen>
 80030d4:	4603      	mov	r3, r0
 80030d6:	1c5a      	adds	r2, r3, #1
 80030d8:	f8d7 40d4 	ldr.w	r4, [r7, #212]	@ 0xd4
 80030dc:	1c63      	adds	r3, r4, #1
 80030de:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80030e2:	4610      	mov	r0, r2
 80030e4:	f016 fb10 	bl	8019708 <malloc>
 80030e8:	4603      	mov	r3, r0
 80030ea:	461a      	mov	r2, r3
 80030ec:	00a3      	lsls	r3, r4, #2
 80030ee:	33d8      	adds	r3, #216	@ 0xd8
 80030f0:	443b      	add	r3, r7
 80030f2:	f843 2cb8 	str.w	r2, [r3, #-184]
        strcpy(values[counter - 1], marker);
 80030f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80030fa:	3b01      	subs	r3, #1
 80030fc:	009b      	lsls	r3, r3, #2
 80030fe:	33d8      	adds	r3, #216	@ 0xd8
 8003100:	443b      	add	r3, r7
 8003102:	f853 3cb8 	ldr.w	r3, [r3, #-184]
 8003106:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800310a:	4618      	mov	r0, r3
 800310c:	f018 fb85 	bl	801b81a <strcpy>
        marker = strtok(NULL, ",");
 8003110:	49ad      	ldr	r1, [pc, #692]	@ (80033c8 <nmea_GPGGA+0x328>)
 8003112:	2000      	movs	r0, #0
 8003114:	f018 fa88 	bl	801b628 <strtok>
 8003118:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    while (marker != NULL) {
 800311c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003120:	2b00      	cmp	r3, #0
 8003122:	d1d3      	bne.n	80030cc <nmea_GPGGA+0x2c>
    }
    char lonSide = values[5][0];
 8003124:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003126:	781b      	ldrb	r3, [r3, #0]
 8003128:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
    char latSide = values[3][0];
 800312c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800312e:	781b      	ldrb	r3, [r3, #0]
 8003130:	f887 30b6 	strb.w	r3, [r7, #182]	@ 0xb6
    strcpy(gps_data->lastMeasure, values[1]);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	332c      	adds	r3, #44	@ 0x2c
 8003138:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800313a:	4611      	mov	r1, r2
 800313c:	4618      	mov	r0, r3
 800313e:	f018 fb6c 	bl	801b81a <strcpy>
    if(latSide == 'S' || latSide == 'N'){
 8003142:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 8003146:	2b53      	cmp	r3, #83	@ 0x53
 8003148:	d004      	beq.n	8003154 <nmea_GPGGA+0xb4>
 800314a:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 800314e:	2b4e      	cmp	r3, #78	@ 0x4e
 8003150:	f040 8159 	bne.w	8003406 <nmea_GPGGA+0x366>
        char lat_d[2];
        char lat_m[7];
        for (int z = 0; z < 2; z++) lat_d[z] = values[2][z];
 8003154:	2300      	movs	r3, #0
 8003156:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800315a:	e010      	b.n	800317e <nmea_GPGGA+0xde>
 800315c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800315e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003162:	4413      	add	r3, r2
 8003164:	7819      	ldrb	r1, [r3, #0]
 8003166:	f107 021c 	add.w	r2, r7, #28
 800316a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800316e:	4413      	add	r3, r2
 8003170:	460a      	mov	r2, r1
 8003172:	701a      	strb	r2, [r3, #0]
 8003174:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003178:	3301      	adds	r3, #1
 800317a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800317e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003182:	2b01      	cmp	r3, #1
 8003184:	ddea      	ble.n	800315c <nmea_GPGGA+0xbc>
        for (int z = 0; z < 6; z++) lat_m[z] = values[2][z + 2];
 8003186:	2300      	movs	r3, #0
 8003188:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800318c:	e011      	b.n	80031b2 <nmea_GPGGA+0x112>
 800318e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003190:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003194:	3302      	adds	r3, #2
 8003196:	4413      	add	r3, r2
 8003198:	7819      	ldrb	r1, [r3, #0]
 800319a:	f107 0214 	add.w	r2, r7, #20
 800319e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80031a2:	4413      	add	r3, r2
 80031a4:	460a      	mov	r2, r1
 80031a6:	701a      	strb	r2, [r3, #0]
 80031a8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80031ac:	3301      	adds	r3, #1
 80031ae:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80031b2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80031b6:	2b05      	cmp	r3, #5
 80031b8:	dde9      	ble.n	800318e <nmea_GPGGA+0xee>

        int lat_deg_strtol = strtol(lat_d, NULL, 10);
 80031ba:	f107 031c 	add.w	r3, r7, #28
 80031be:	220a      	movs	r2, #10
 80031c0:	2100      	movs	r1, #0
 80031c2:	4618      	mov	r0, r3
 80031c4:	f017 fa46 	bl	801a654 <strtol>
 80031c8:	f8c7 00b0 	str.w	r0, [r7, #176]	@ 0xb0
        float lat_min_strtof = strtof(lat_m, NULL);
 80031cc:	f107 0314 	add.w	r3, r7, #20
 80031d0:	2100      	movs	r1, #0
 80031d2:	4618      	mov	r0, r3
 80031d4:	f017 f95e 	bl	801a494 <strtof>
 80031d8:	ed87 0a2b 	vstr	s0, [r7, #172]	@ 0xac
        double lat_deg = lat_deg_strtol + lat_min_strtof / 60;
 80031dc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80031e0:	ee07 3a90 	vmov	s15, r3
 80031e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80031e8:	edd7 6a2b 	vldr	s13, [r7, #172]	@ 0xac
 80031ec:	ed9f 6a77 	vldr	s12, [pc, #476]	@ 80033cc <nmea_GPGGA+0x32c>
 80031f0:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80031f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031f8:	ee17 0a90 	vmov	r0, s15
 80031fc:	f7fd f97c 	bl	80004f8 <__aeabi_f2d>
 8003200:	4602      	mov	r2, r0
 8003202:	460b      	mov	r3, r1
 8003204:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0

        char lon_d[3];
        char lon_m[7];

        for (int z = 0; z < 3; z++) lon_d[z] = values[4][z];
 8003208:	2300      	movs	r3, #0
 800320a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800320e:	e010      	b.n	8003232 <nmea_GPGGA+0x192>
 8003210:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003212:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003216:	4413      	add	r3, r2
 8003218:	7819      	ldrb	r1, [r3, #0]
 800321a:	f107 0210 	add.w	r2, r7, #16
 800321e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003222:	4413      	add	r3, r2
 8003224:	460a      	mov	r2, r1
 8003226:	701a      	strb	r2, [r3, #0]
 8003228:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800322c:	3301      	adds	r3, #1
 800322e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003232:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003236:	2b02      	cmp	r3, #2
 8003238:	ddea      	ble.n	8003210 <nmea_GPGGA+0x170>
        for (int z = 0; z < 6; z++) lon_m[z] = values[4][z + 3];
 800323a:	2300      	movs	r3, #0
 800323c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003240:	e011      	b.n	8003266 <nmea_GPGGA+0x1c6>
 8003242:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003244:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003248:	3303      	adds	r3, #3
 800324a:	4413      	add	r3, r2
 800324c:	7819      	ldrb	r1, [r3, #0]
 800324e:	f107 0208 	add.w	r2, r7, #8
 8003252:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003256:	4413      	add	r3, r2
 8003258:	460a      	mov	r2, r1
 800325a:	701a      	strb	r2, [r3, #0]
 800325c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003260:	3301      	adds	r3, #1
 8003262:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003266:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800326a:	2b05      	cmp	r3, #5
 800326c:	dde9      	ble.n	8003242 <nmea_GPGGA+0x1a2>

        int lon_deg_strtol = strtol(lon_d, NULL, 10);
 800326e:	f107 0310 	add.w	r3, r7, #16
 8003272:	220a      	movs	r2, #10
 8003274:	2100      	movs	r1, #0
 8003276:	4618      	mov	r0, r3
 8003278:	f017 f9ec 	bl	801a654 <strtol>
 800327c:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
        float lon_min_strtof = strtof(lon_m, NULL);
 8003280:	f107 0308 	add.w	r3, r7, #8
 8003284:	2100      	movs	r1, #0
 8003286:	4618      	mov	r0, r3
 8003288:	f017 f904 	bl	801a494 <strtof>
 800328c:	ed87 0a26 	vstr	s0, [r7, #152]	@ 0x98
        double lon_deg = lon_deg_strtol + lon_min_strtof / 60;
 8003290:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003294:	ee07 3a90 	vmov	s15, r3
 8003298:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800329c:	edd7 6a26 	vldr	s13, [r7, #152]	@ 0x98
 80032a0:	ed9f 6a4a 	vldr	s12, [pc, #296]	@ 80033cc <nmea_GPGGA+0x32c>
 80032a4:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80032a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032ac:	ee17 0a90 	vmov	r0, s15
 80032b0:	f7fd f922 	bl	80004f8 <__aeabi_f2d>
 80032b4:	4602      	mov	r2, r0
 80032b6:	460b      	mov	r3, r1
 80032b8:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90

        if(lat_deg!=0 && lon_deg!=0 && lat_deg<90 && lon_deg<180){
 80032bc:	f04f 0200 	mov.w	r2, #0
 80032c0:	f04f 0300 	mov.w	r3, #0
 80032c4:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 80032c8:	f7fd fbd6 	bl	8000a78 <__aeabi_dcmpeq>
 80032cc:	4603      	mov	r3, r0
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d176      	bne.n	80033c0 <nmea_GPGGA+0x320>
 80032d2:	f04f 0200 	mov.w	r2, #0
 80032d6:	f04f 0300 	mov.w	r3, #0
 80032da:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 80032de:	f7fd fbcb 	bl	8000a78 <__aeabi_dcmpeq>
 80032e2:	4603      	mov	r3, r0
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d16b      	bne.n	80033c0 <nmea_GPGGA+0x320>
 80032e8:	f04f 0200 	mov.w	r2, #0
 80032ec:	4b38      	ldr	r3, [pc, #224]	@ (80033d0 <nmea_GPGGA+0x330>)
 80032ee:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 80032f2:	f7fd fbcb 	bl	8000a8c <__aeabi_dcmplt>
 80032f6:	4603      	mov	r3, r0
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d061      	beq.n	80033c0 <nmea_GPGGA+0x320>
 80032fc:	f04f 0200 	mov.w	r2, #0
 8003300:	4b34      	ldr	r3, [pc, #208]	@ (80033d4 <nmea_GPGGA+0x334>)
 8003302:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 8003306:	f7fd fbc1 	bl	8000a8c <__aeabi_dcmplt>
 800330a:	4603      	mov	r3, r0
 800330c:	2b00      	cmp	r3, #0
 800330e:	d057      	beq.n	80033c0 <nmea_GPGGA+0x320>
            gps_data->latitude = lat_deg;
 8003310:	6879      	ldr	r1, [r7, #4]
 8003312:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8003316:	e9c1 2300 	strd	r2, r3, [r1]
            gps_data->latSide = latSide;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	f897 20b6 	ldrb.w	r2, [r7, #182]	@ 0xb6
 8003320:	721a      	strb	r2, [r3, #8]
            gps_data->longitude = lon_deg;
 8003322:	6879      	ldr	r1, [r7, #4]
 8003324:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8003328:	e9c1 2304 	strd	r2, r3, [r1, #16]
            gps_data->lonSide = lonSide;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	f897 20b7 	ldrb.w	r2, [r7, #183]	@ 0xb7
 8003332:	761a      	strb	r2, [r3, #24]
            float altitude = strtof(values[9], NULL);
 8003334:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003336:	2100      	movs	r1, #0
 8003338:	4618      	mov	r0, r3
 800333a:	f017 f8ab 	bl	801a494 <strtof>
 800333e:	ed87 0a23 	vstr	s0, [r7, #140]	@ 0x8c
            gps_data->altitude = altitude!=0 ? altitude : gps_data->altitude;
 8003342:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8003346:	eef5 7a40 	vcmp.f32	s15, #0.0
 800334a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800334e:	d102      	bne.n	8003356 <nmea_GPGGA+0x2b6>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	69db      	ldr	r3, [r3, #28]
 8003354:	e001      	b.n	800335a <nmea_GPGGA+0x2ba>
 8003356:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800335a:	687a      	ldr	r2, [r7, #4]
 800335c:	61d3      	str	r3, [r2, #28]
            gps_data->satelliteCount = strtol(values[7], NULL, 10);
 800335e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003360:	220a      	movs	r2, #10
 8003362:	2100      	movs	r1, #0
 8003364:	4618      	mov	r0, r3
 8003366:	f017 f975 	bl	801a654 <strtol>
 800336a:	4602      	mov	r2, r0
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	625a      	str	r2, [r3, #36]	@ 0x24

            int fixQuality = strtol(values[6], NULL, 10);
 8003370:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003372:	220a      	movs	r2, #10
 8003374:	2100      	movs	r1, #0
 8003376:	4618      	mov	r0, r3
 8003378:	f017 f96c 	bl	801a654 <strtol>
 800337c:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
            gps_data->fix = fixQuality > 0 ? 1 : 0;
 8003380:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003384:	2b00      	cmp	r3, #0
 8003386:	bfcc      	ite	gt
 8003388:	2301      	movgt	r3, #1
 800338a:	2300      	movle	r3, #0
 800338c:	b2db      	uxtb	r3, r3
 800338e:	461a      	mov	r2, r3
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	629a      	str	r2, [r3, #40]	@ 0x28

            float hdop = strtof(values[8], NULL);
 8003394:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003396:	2100      	movs	r1, #0
 8003398:	4618      	mov	r0, r3
 800339a:	f017 f87b 	bl	801a494 <strtof>
 800339e:	ed87 0a21 	vstr	s0, [r7, #132]	@ 0x84
            gps_data->hdop = hdop!=0 ? hdop : gps_data->hdop;
 80033a2:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 80033a6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80033aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033ae:	d102      	bne.n	80033b6 <nmea_GPGGA+0x316>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6a1b      	ldr	r3, [r3, #32]
 80033b4:	e001      	b.n	80033ba <nmea_GPGGA+0x31a>
 80033b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80033ba:	687a      	ldr	r2, [r7, #4]
 80033bc:	6213      	str	r3, [r2, #32]
        if(lat_deg!=0 && lon_deg!=0 && lat_deg<90 && lon_deg<180){
 80033be:	e022      	b.n	8003406 <nmea_GPGGA+0x366>
        }
        else {
            for(int i=0; i<counter; i++) free(values[i]);
 80033c0:	2300      	movs	r3, #0
 80033c2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80033c6:	e016      	b.n	80033f6 <nmea_GPGGA+0x356>
 80033c8:	0801fd8c 	.word	0x0801fd8c
 80033cc:	42700000 	.word	0x42700000
 80033d0:	40568000 	.word	0x40568000
 80033d4:	40668000 	.word	0x40668000
 80033d8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80033dc:	009b      	lsls	r3, r3, #2
 80033de:	33d8      	adds	r3, #216	@ 0xd8
 80033e0:	443b      	add	r3, r7
 80033e2:	f853 3cb8 	ldr.w	r3, [r3, #-184]
 80033e6:	4618      	mov	r0, r3
 80033e8:	f016 f996 	bl	8019718 <free>
 80033ec:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80033f0:	3301      	adds	r3, #1
 80033f2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80033f6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 80033fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80033fe:	429a      	cmp	r2, r3
 8003400:	dbea      	blt.n	80033d8 <nmea_GPGGA+0x338>
            return 0;
 8003402:	2300      	movs	r3, #0
 8003404:	e019      	b.n	800343a <nmea_GPGGA+0x39a>
        }

    }

    for(int i=0; i<counter; i++) free(values[i]);
 8003406:	2300      	movs	r3, #0
 8003408:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800340c:	e00e      	b.n	800342c <nmea_GPGGA+0x38c>
 800340e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	33d8      	adds	r3, #216	@ 0xd8
 8003416:	443b      	add	r3, r7
 8003418:	f853 3cb8 	ldr.w	r3, [r3, #-184]
 800341c:	4618      	mov	r0, r3
 800341e:	f016 f97b 	bl	8019718 <free>
 8003422:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003426:	3301      	adds	r3, #1
 8003428:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800342c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003430:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003434:	429a      	cmp	r2, r3
 8003436:	dbea      	blt.n	800340e <nmea_GPGGA+0x36e>
    return 1;
 8003438:	2301      	movs	r3, #1
}
 800343a:	4618      	mov	r0, r3
 800343c:	37dc      	adds	r7, #220	@ 0xdc
 800343e:	46bd      	mov	sp, r7
 8003440:	bd90      	pop	{r4, r7, pc}
 8003442:	bf00      	nop
 8003444:	0000      	movs	r0, r0
	...

08003448 <nmea_GNRMC>:
//    return 1;
//}



int nmea_GNRMC(GPS *gps_data, char*inputString){
 8003448:	b590      	push	{r4, r7, lr}
 800344a:	b0a1      	sub	sp, #132	@ 0x84
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
 8003450:	6039      	str	r1, [r7, #0]
    char *values[25];
    int counter = 0;
 8003452:	2300      	movs	r3, #0
 8003454:	67fb      	str	r3, [r7, #124]	@ 0x7c
    memset(values, 0, sizeof(values));
 8003456:	f107 030c 	add.w	r3, r7, #12
 800345a:	2264      	movs	r2, #100	@ 0x64
 800345c:	2100      	movs	r1, #0
 800345e:	4618      	mov	r0, r3
 8003460:	f018 f8c7 	bl	801b5f2 <memset>
    char *marker = strtok(inputString, ",");
 8003464:	4930      	ldr	r1, [pc, #192]	@ (8003528 <nmea_GNRMC+0xe0>)
 8003466:	6838      	ldr	r0, [r7, #0]
 8003468:	f018 f8de 	bl	801b628 <strtok>
 800346c:	67b8      	str	r0, [r7, #120]	@ 0x78
    while (marker != NULL) {
 800346e:	e021      	b.n	80034b4 <nmea_GNRMC+0x6c>
        values[counter++] = malloc(strlen(marker) + 1); //free later!!!!!!
 8003470:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8003472:	f7fc fed5 	bl	8000220 <strlen>
 8003476:	4603      	mov	r3, r0
 8003478:	1c5a      	adds	r2, r3, #1
 800347a:	6ffc      	ldr	r4, [r7, #124]	@ 0x7c
 800347c:	1c63      	adds	r3, r4, #1
 800347e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003480:	4610      	mov	r0, r2
 8003482:	f016 f941 	bl	8019708 <malloc>
 8003486:	4603      	mov	r3, r0
 8003488:	461a      	mov	r2, r3
 800348a:	00a3      	lsls	r3, r4, #2
 800348c:	3380      	adds	r3, #128	@ 0x80
 800348e:	443b      	add	r3, r7
 8003490:	f843 2c74 	str.w	r2, [r3, #-116]
        strcpy(values[counter - 1], marker);
 8003494:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003496:	3b01      	subs	r3, #1
 8003498:	009b      	lsls	r3, r3, #2
 800349a:	3380      	adds	r3, #128	@ 0x80
 800349c:	443b      	add	r3, r7
 800349e:	f853 3c74 	ldr.w	r3, [r3, #-116]
 80034a2:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80034a4:	4618      	mov	r0, r3
 80034a6:	f018 f9b8 	bl	801b81a <strcpy>
        marker = strtok(NULL, ",");
 80034aa:	491f      	ldr	r1, [pc, #124]	@ (8003528 <nmea_GNRMC+0xe0>)
 80034ac:	2000      	movs	r0, #0
 80034ae:	f018 f8bb 	bl	801b628 <strtok>
 80034b2:	67b8      	str	r0, [r7, #120]	@ 0x78
    while (marker != NULL) {
 80034b4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d1da      	bne.n	8003470 <nmea_GNRMC+0x28>
    }
    float speed = strtof(values[7], NULL);
 80034ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034bc:	2100      	movs	r1, #0
 80034be:	4618      	mov	r0, r3
 80034c0:	f016 ffe8 	bl	801a494 <strtof>
 80034c4:	ed87 0a1c 	vstr	s0, [r7, #112]	@ 0x70
    gps_data->speed=speed/(1.944);
 80034c8:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 80034ca:	f7fd f815 	bl	80004f8 <__aeabi_f2d>
 80034ce:	a314      	add	r3, pc, #80	@ (adr r3, 8003520 <nmea_GNRMC+0xd8>)
 80034d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034d4:	f7fd f992 	bl	80007fc <__aeabi_ddiv>
 80034d8:	4602      	mov	r2, r0
 80034da:	460b      	mov	r3, r1
 80034dc:	4610      	mov	r0, r2
 80034de:	4619      	mov	r1, r3
 80034e0:	f7fd fb5a 	bl	8000b98 <__aeabi_d2f>
 80034e4:	4602      	mov	r2, r0
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	639a      	str	r2, [r3, #56]	@ 0x38


    for(int i=0; i<counter; i++) free(values[i]);
 80034ea:	2300      	movs	r3, #0
 80034ec:	677b      	str	r3, [r7, #116]	@ 0x74
 80034ee:	e00b      	b.n	8003508 <nmea_GNRMC+0xc0>
 80034f0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	3380      	adds	r3, #128	@ 0x80
 80034f6:	443b      	add	r3, r7
 80034f8:	f853 3c74 	ldr.w	r3, [r3, #-116]
 80034fc:	4618      	mov	r0, r3
 80034fe:	f016 f90b 	bl	8019718 <free>
 8003502:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003504:	3301      	adds	r3, #1
 8003506:	677b      	str	r3, [r7, #116]	@ 0x74
 8003508:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800350a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800350c:	429a      	cmp	r2, r3
 800350e:	dbef      	blt.n	80034f0 <nmea_GNRMC+0xa8>
    return 1;
 8003510:	2301      	movs	r3, #1
}
 8003512:	4618      	mov	r0, r3
 8003514:	3784      	adds	r7, #132	@ 0x84
 8003516:	46bd      	mov	sp, r7
 8003518:	bd90      	pop	{r4, r7, pc}
 800351a:	bf00      	nop
 800351c:	f3af 8000 	nop.w
 8003520:	be76c8b4 	.word	0xbe76c8b4
 8003524:	3fff1a9f 	.word	0x3fff1a9f
 8003528:	0801fd8c 	.word	0x0801fd8c

0800352c <nmea_parse>:



void nmea_parse(GPS *gps_data, uint8_t *buffer){
 800352c:	b590      	push	{r4, r7, lr}
 800352e:	b087      	sub	sp, #28
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
 8003534:	6039      	str	r1, [r7, #0]
    memset(data, 0, sizeof(data));
 8003536:	223c      	movs	r2, #60	@ 0x3c
 8003538:	2100      	movs	r1, #0
 800353a:	4844      	ldr	r0, [pc, #272]	@ (800364c <nmea_parse+0x120>)
 800353c:	f018 f859 	bl	801b5f2 <memset>
    int cnt=0;
 8003540:	2300      	movs	r3, #0
 8003542:	617b      	str	r3, [r7, #20]
    char * token = strtok(buffer, "$");
 8003544:	4942      	ldr	r1, [pc, #264]	@ (8003650 <nmea_parse+0x124>)
 8003546:	6838      	ldr	r0, [r7, #0]
 8003548:	f018 f86e 	bl	801b628 <strtok>
 800354c:	6138      	str	r0, [r7, #16]
    while(token !=NULL){
 800354e:	e01d      	b.n	800358c <nmea_parse+0x60>
        data[cnt++] = malloc(strlen(token)+1); //free later!!!!!
 8003550:	6938      	ldr	r0, [r7, #16]
 8003552:	f7fc fe65 	bl	8000220 <strlen>
 8003556:	4603      	mov	r3, r0
 8003558:	1c5a      	adds	r2, r3, #1
 800355a:	697c      	ldr	r4, [r7, #20]
 800355c:	1c63      	adds	r3, r4, #1
 800355e:	617b      	str	r3, [r7, #20]
 8003560:	4610      	mov	r0, r2
 8003562:	f016 f8d1 	bl	8019708 <malloc>
 8003566:	4603      	mov	r3, r0
 8003568:	461a      	mov	r2, r3
 800356a:	4b38      	ldr	r3, [pc, #224]	@ (800364c <nmea_parse+0x120>)
 800356c:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
        strcpy(data[cnt-1], token);
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	3b01      	subs	r3, #1
 8003574:	4a35      	ldr	r2, [pc, #212]	@ (800364c <nmea_parse+0x120>)
 8003576:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800357a:	6939      	ldr	r1, [r7, #16]
 800357c:	4618      	mov	r0, r3
 800357e:	f018 f94c 	bl	801b81a <strcpy>
        token = strtok(NULL, "$");
 8003582:	4933      	ldr	r1, [pc, #204]	@ (8003650 <nmea_parse+0x124>)
 8003584:	2000      	movs	r0, #0
 8003586:	f018 f84f 	bl	801b628 <strtok>
 800358a:	6138      	str	r0, [r7, #16]
    while(token !=NULL){
 800358c:	693b      	ldr	r3, [r7, #16]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d1de      	bne.n	8003550 <nmea_parse+0x24>
    }
    for(int i = 0; i<cnt; i++){
 8003592:	2300      	movs	r3, #0
 8003594:	60fb      	str	r3, [r7, #12]
 8003596:	e03e      	b.n	8003616 <nmea_parse+0xea>
       if(strstr(data[i], "\r\n")!=NULL && gps_checksum(data[i])){
 8003598:	4a2c      	ldr	r2, [pc, #176]	@ (800364c <nmea_parse+0x120>)
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035a0:	492c      	ldr	r1, [pc, #176]	@ (8003654 <nmea_parse+0x128>)
 80035a2:	4618      	mov	r0, r3
 80035a4:	f018 f89c 	bl	801b6e0 <strstr>
 80035a8:	4603      	mov	r3, r0
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d030      	beq.n	8003610 <nmea_parse+0xe4>
 80035ae:	4a27      	ldr	r2, [pc, #156]	@ (800364c <nmea_parse+0x120>)
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035b6:	4618      	mov	r0, r3
 80035b8:	f7ff fd28 	bl	800300c <gps_checksum>
 80035bc:	4603      	mov	r3, r0
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d026      	beq.n	8003610 <nmea_parse+0xe4>
           if(strstr(data[i], "GNRMC")!=NULL){
 80035c2:	4a22      	ldr	r2, [pc, #136]	@ (800364c <nmea_parse+0x120>)
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035ca:	4923      	ldr	r1, [pc, #140]	@ (8003658 <nmea_parse+0x12c>)
 80035cc:	4618      	mov	r0, r3
 80035ce:	f018 f887 	bl	801b6e0 <strstr>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d008      	beq.n	80035ea <nmea_parse+0xbe>
        	   nmea_GNRMC(gps_data, data[i]);
 80035d8:	4a1c      	ldr	r2, [pc, #112]	@ (800364c <nmea_parse+0x120>)
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035e0:	4619      	mov	r1, r3
 80035e2:	6878      	ldr	r0, [r7, #4]
 80035e4:	f7ff ff30 	bl	8003448 <nmea_GNRMC>
 80035e8:	e012      	b.n	8003610 <nmea_parse+0xe4>
           }
           else if(strstr(data[i], "GNGGA")!=NULL){
 80035ea:	4a18      	ldr	r2, [pc, #96]	@ (800364c <nmea_parse+0x120>)
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035f2:	491a      	ldr	r1, [pc, #104]	@ (800365c <nmea_parse+0x130>)
 80035f4:	4618      	mov	r0, r3
 80035f6:	f018 f873 	bl	801b6e0 <strstr>
 80035fa:	4603      	mov	r3, r0
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d007      	beq.n	8003610 <nmea_parse+0xe4>
               nmea_GPGGA(gps_data, data[i]);
 8003600:	4a12      	ldr	r2, [pc, #72]	@ (800364c <nmea_parse+0x120>)
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003608:	4619      	mov	r1, r3
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	f7ff fd48 	bl	80030a0 <nmea_GPGGA>
    for(int i = 0; i<cnt; i++){
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	3301      	adds	r3, #1
 8003614:	60fb      	str	r3, [r7, #12]
 8003616:	68fa      	ldr	r2, [r7, #12]
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	429a      	cmp	r2, r3
 800361c:	dbbc      	blt.n	8003598 <nmea_parse+0x6c>
           }
       }

    }
    for(int i = 0; i<cnt; i++) free(data[i]);
 800361e:	2300      	movs	r3, #0
 8003620:	60bb      	str	r3, [r7, #8]
 8003622:	e009      	b.n	8003638 <nmea_parse+0x10c>
 8003624:	4a09      	ldr	r2, [pc, #36]	@ (800364c <nmea_parse+0x120>)
 8003626:	68bb      	ldr	r3, [r7, #8]
 8003628:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800362c:	4618      	mov	r0, r3
 800362e:	f016 f873 	bl	8019718 <free>
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	3301      	adds	r3, #1
 8003636:	60bb      	str	r3, [r7, #8]
 8003638:	68ba      	ldr	r2, [r7, #8]
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	429a      	cmp	r2, r3
 800363e:	dbf1      	blt.n	8003624 <nmea_parse+0xf8>


}
 8003640:	bf00      	nop
 8003642:	bf00      	nop
 8003644:	371c      	adds	r7, #28
 8003646:	46bd      	mov	sp, r7
 8003648:	bd90      	pop	{r4, r7, pc}
 800364a:	bf00      	nop
 800364c:	20000bfc 	.word	0x20000bfc
 8003650:	0801fd90 	.word	0x0801fd90
 8003654:	0801fd94 	.word	0x0801fd94
 8003658:	0801fd98 	.word	0x0801fd98
 800365c:	0801fda0 	.word	0x0801fda0

08003660 <distancecalc>:

double distancecalc(double lat1, double lat2, double long1, double long2){
 8003660:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003664:	b08a      	sub	sp, #40	@ 0x28
 8003666:	af00      	add	r7, sp, #0
 8003668:	ed87 0b06 	vstr	d0, [r7, #24]
 800366c:	ed87 1b04 	vstr	d1, [r7, #16]
 8003670:	ed87 2b02 	vstr	d2, [r7, #8]
 8003674:	ed87 3b00 	vstr	d3, [r7]
	double distance=0;
 8003678:	f04f 0200 	mov.w	r2, #0
 800367c:	f04f 0300 	mov.w	r3, #0
 8003680:	e9c7 2308 	strd	r2, r3, [r7, #32]
	distance=(double) 6371000*acosl(fmin(1,sinl(lat1*(M_PI/180))*sinl(lat2*(M_PI/180))+cosl(lat1*(M_PI/180))*cosl(lat2*(M_PI/180))*cosl((long2-long1)*(M_PI/180))));
 8003684:	a358      	add	r3, pc, #352	@ (adr r3, 80037e8 <distancecalc+0x188>)
 8003686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800368a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800368e:	f7fc ff8b 	bl	80005a8 <__aeabi_dmul>
 8003692:	4602      	mov	r2, r0
 8003694:	460b      	mov	r3, r1
 8003696:	ec43 2b17 	vmov	d7, r2, r3
 800369a:	eeb0 0a47 	vmov.f32	s0, s14
 800369e:	eef0 0a67 	vmov.f32	s1, s15
 80036a2:	f01a fe29 	bl	801e2f8 <sinl>
 80036a6:	ec55 4b10 	vmov	r4, r5, d0
 80036aa:	a34f      	add	r3, pc, #316	@ (adr r3, 80037e8 <distancecalc+0x188>)
 80036ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036b0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80036b4:	f7fc ff78 	bl	80005a8 <__aeabi_dmul>
 80036b8:	4602      	mov	r2, r0
 80036ba:	460b      	mov	r3, r1
 80036bc:	ec43 2b17 	vmov	d7, r2, r3
 80036c0:	eeb0 0a47 	vmov.f32	s0, s14
 80036c4:	eef0 0a67 	vmov.f32	s1, s15
 80036c8:	f01a fe16 	bl	801e2f8 <sinl>
 80036cc:	ec53 2b10 	vmov	r2, r3, d0
 80036d0:	4620      	mov	r0, r4
 80036d2:	4629      	mov	r1, r5
 80036d4:	f7fc ff68 	bl	80005a8 <__aeabi_dmul>
 80036d8:	4602      	mov	r2, r0
 80036da:	460b      	mov	r3, r1
 80036dc:	4614      	mov	r4, r2
 80036de:	461d      	mov	r5, r3
 80036e0:	a341      	add	r3, pc, #260	@ (adr r3, 80037e8 <distancecalc+0x188>)
 80036e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036e6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80036ea:	f7fc ff5d 	bl	80005a8 <__aeabi_dmul>
 80036ee:	4602      	mov	r2, r0
 80036f0:	460b      	mov	r3, r1
 80036f2:	ec43 2b17 	vmov	d7, r2, r3
 80036f6:	eeb0 0a47 	vmov.f32	s0, s14
 80036fa:	eef0 0a67 	vmov.f32	s1, s15
 80036fe:	f01a fdf9 	bl	801e2f4 <cosl>
 8003702:	ec59 8b10 	vmov	r8, r9, d0
 8003706:	a338      	add	r3, pc, #224	@ (adr r3, 80037e8 <distancecalc+0x188>)
 8003708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800370c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003710:	f7fc ff4a 	bl	80005a8 <__aeabi_dmul>
 8003714:	4602      	mov	r2, r0
 8003716:	460b      	mov	r3, r1
 8003718:	ec43 2b17 	vmov	d7, r2, r3
 800371c:	eeb0 0a47 	vmov.f32	s0, s14
 8003720:	eef0 0a67 	vmov.f32	s1, s15
 8003724:	f01a fde6 	bl	801e2f4 <cosl>
 8003728:	ec53 2b10 	vmov	r2, r3, d0
 800372c:	4640      	mov	r0, r8
 800372e:	4649      	mov	r1, r9
 8003730:	f7fc ff3a 	bl	80005a8 <__aeabi_dmul>
 8003734:	4602      	mov	r2, r0
 8003736:	460b      	mov	r3, r1
 8003738:	4690      	mov	r8, r2
 800373a:	4699      	mov	r9, r3
 800373c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003740:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003744:	f7fc fd78 	bl	8000238 <__aeabi_dsub>
 8003748:	4602      	mov	r2, r0
 800374a:	460b      	mov	r3, r1
 800374c:	4610      	mov	r0, r2
 800374e:	4619      	mov	r1, r3
 8003750:	a325      	add	r3, pc, #148	@ (adr r3, 80037e8 <distancecalc+0x188>)
 8003752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003756:	f7fc ff27 	bl	80005a8 <__aeabi_dmul>
 800375a:	4602      	mov	r2, r0
 800375c:	460b      	mov	r3, r1
 800375e:	ec43 2b17 	vmov	d7, r2, r3
 8003762:	eeb0 0a47 	vmov.f32	s0, s14
 8003766:	eef0 0a67 	vmov.f32	s1, s15
 800376a:	f01a fdc3 	bl	801e2f4 <cosl>
 800376e:	ec53 2b10 	vmov	r2, r3, d0
 8003772:	4640      	mov	r0, r8
 8003774:	4649      	mov	r1, r9
 8003776:	f7fc ff17 	bl	80005a8 <__aeabi_dmul>
 800377a:	4602      	mov	r2, r0
 800377c:	460b      	mov	r3, r1
 800377e:	4620      	mov	r0, r4
 8003780:	4629      	mov	r1, r5
 8003782:	f7fc fd5b 	bl	800023c <__adddf3>
 8003786:	4602      	mov	r2, r0
 8003788:	460b      	mov	r3, r1
 800378a:	ec43 2b17 	vmov	d7, r2, r3
 800378e:	ed9f 1b14 	vldr	d1, [pc, #80]	@ 80037e0 <distancecalc+0x180>
 8003792:	eeb0 0a47 	vmov.f32	s0, s14
 8003796:	eef0 0a67 	vmov.f32	s1, s15
 800379a:	f01a fd4d 	bl	801e238 <fmin>
 800379e:	eeb0 7a40 	vmov.f32	s14, s0
 80037a2:	eef0 7a60 	vmov.f32	s15, s1
 80037a6:	eeb0 0a47 	vmov.f32	s0, s14
 80037aa:	eef0 0a67 	vmov.f32	s1, s15
 80037ae:	f01a fda5 	bl	801e2fc <acosl>
 80037b2:	ec51 0b10 	vmov	r0, r1, d0
 80037b6:	a30e      	add	r3, pc, #56	@ (adr r3, 80037f0 <distancecalc+0x190>)
 80037b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037bc:	f7fc fef4 	bl	80005a8 <__aeabi_dmul>
 80037c0:	4602      	mov	r2, r0
 80037c2:	460b      	mov	r3, r1
 80037c4:	e9c7 2308 	strd	r2, r3, [r7, #32]

	return distance;
 80037c8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80037cc:	ec43 2b17 	vmov	d7, r2, r3
}
 80037d0:	eeb0 0a47 	vmov.f32	s0, s14
 80037d4:	eef0 0a67 	vmov.f32	s1, s15
 80037d8:	3728      	adds	r7, #40	@ 0x28
 80037da:	46bd      	mov	sp, r7
 80037dc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80037e0:	00000000 	.word	0x00000000
 80037e4:	3ff00000 	.word	0x3ff00000
 80037e8:	a2529d39 	.word	0xa2529d39
 80037ec:	3f91df46 	.word	0x3f91df46
 80037f0:	00000000 	.word	0x00000000
 80037f4:	41584dae 	.word	0x41584dae

080037f8 <MX_RF_Init>:

/* USER CODE END 0 */

/* RF init function */
void MX_RF_Init(void)
{
 80037f8:	b480      	push	{r7}
 80037fa:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 80037fc:	bf00      	nop
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr

08003806 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8003806:	b480      	push	{r7}
 8003808:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 800380a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800380e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003812:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003816:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800381a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800381e:	bf00      	nop
 8003820:	46bd      	mov	sp, r7
 8003822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003826:	4770      	bx	lr

08003828 <LL_APB1_GRP1_EnableClock>:
{
 8003828:	b480      	push	{r7}
 800382a:	b085      	sub	sp, #20
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003830:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003834:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003836:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	4313      	orrs	r3, r2
 800383e:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003840:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003844:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	4013      	ands	r3, r2
 800384a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800384c:	68fb      	ldr	r3, [r7, #12]
}
 800384e:	bf00      	nop
 8003850:	3714      	adds	r7, #20
 8003852:	46bd      	mov	sp, r7
 8003854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003858:	4770      	bx	lr
	...

0800385c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b086      	sub	sp, #24
 8003860:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8003862:	1d3b      	adds	r3, r7, #4
 8003864:	2200      	movs	r2, #0
 8003866:	601a      	str	r2, [r3, #0]
 8003868:	605a      	str	r2, [r3, #4]
 800386a:	609a      	str	r2, [r3, #8]
 800386c:	60da      	str	r2, [r3, #12]
 800386e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8003870:	2300      	movs	r3, #0
 8003872:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003874:	4b2c      	ldr	r3, [pc, #176]	@ (8003928 <MX_RTC_Init+0xcc>)
 8003876:	4a2d      	ldr	r2, [pc, #180]	@ (800392c <MX_RTC_Init+0xd0>)
 8003878:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800387a:	4b2b      	ldr	r3, [pc, #172]	@ (8003928 <MX_RTC_Init+0xcc>)
 800387c:	2200      	movs	r2, #0
 800387e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 8003880:	4b29      	ldr	r3, [pc, #164]	@ (8003928 <MX_RTC_Init+0xcc>)
 8003882:	227f      	movs	r2, #127	@ 0x7f
 8003884:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 8003886:	4b28      	ldr	r3, [pc, #160]	@ (8003928 <MX_RTC_Init+0xcc>)
 8003888:	f641 6284 	movw	r2, #7812	@ 0x1e84
 800388c:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800388e:	4b26      	ldr	r3, [pc, #152]	@ (8003928 <MX_RTC_Init+0xcc>)
 8003890:	2200      	movs	r2, #0
 8003892:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003894:	4b24      	ldr	r3, [pc, #144]	@ (8003928 <MX_RTC_Init+0xcc>)
 8003896:	2200      	movs	r2, #0
 8003898:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800389a:	4b23      	ldr	r3, [pc, #140]	@ (8003928 <MX_RTC_Init+0xcc>)
 800389c:	2200      	movs	r2, #0
 800389e:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80038a0:	4b21      	ldr	r3, [pc, #132]	@ (8003928 <MX_RTC_Init+0xcc>)
 80038a2:	2200      	movs	r2, #0
 80038a4:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80038a6:	4820      	ldr	r0, [pc, #128]	@ (8003928 <MX_RTC_Init+0xcc>)
 80038a8:	f009 ffba 	bl	800d820 <HAL_RTC_Init>
 80038ac:	4603      	mov	r3, r0
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d001      	beq.n	80038b6 <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 80038b2:	f7ff fba5 	bl	8003000 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80038b6:	2300      	movs	r3, #0
 80038b8:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80038ba:	2300      	movs	r3, #0
 80038bc:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80038be:	2300      	movs	r3, #0
 80038c0:	71bb      	strb	r3, [r7, #6]
  sTime.SubSeconds = 0x0;
 80038c2:	2300      	movs	r3, #0
 80038c4:	60bb      	str	r3, [r7, #8]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80038c6:	2300      	movs	r3, #0
 80038c8:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80038ca:	2300      	movs	r3, #0
 80038cc:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80038ce:	1d3b      	adds	r3, r7, #4
 80038d0:	2201      	movs	r2, #1
 80038d2:	4619      	mov	r1, r3
 80038d4:	4814      	ldr	r0, [pc, #80]	@ (8003928 <MX_RTC_Init+0xcc>)
 80038d6:	f00a f853 	bl	800d980 <HAL_RTC_SetTime>
 80038da:	4603      	mov	r3, r0
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d001      	beq.n	80038e4 <MX_RTC_Init+0x88>
  {
    Error_Handler();
 80038e0:	f7ff fb8e 	bl	8003000 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80038e4:	2301      	movs	r3, #1
 80038e6:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80038e8:	2301      	movs	r3, #1
 80038ea:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 80038ec:	2301      	movs	r3, #1
 80038ee:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 80038f0:	2300      	movs	r3, #0
 80038f2:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80038f4:	463b      	mov	r3, r7
 80038f6:	2201      	movs	r2, #1
 80038f8:	4619      	mov	r1, r3
 80038fa:	480b      	ldr	r0, [pc, #44]	@ (8003928 <MX_RTC_Init+0xcc>)
 80038fc:	f00a f904 	bl	800db08 <HAL_RTC_SetDate>
 8003900:	4603      	mov	r3, r0
 8003902:	2b00      	cmp	r3, #0
 8003904:	d001      	beq.n	800390a <MX_RTC_Init+0xae>
  {
    Error_Handler();
 8003906:	f7ff fb7b 	bl	8003000 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 800390a:	2204      	movs	r2, #4
 800390c:	2100      	movs	r1, #0
 800390e:	4806      	ldr	r0, [pc, #24]	@ (8003928 <MX_RTC_Init+0xcc>)
 8003910:	f00a fa18 	bl	800dd44 <HAL_RTCEx_SetWakeUpTimer_IT>
 8003914:	4603      	mov	r3, r0
 8003916:	2b00      	cmp	r3, #0
 8003918:	d001      	beq.n	800391e <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 800391a:	f7ff fb71 	bl	8003000 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800391e:	bf00      	nop
 8003920:	3718      	adds	r7, #24
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}
 8003926:	bf00      	nop
 8003928:	20000c38 	.word	0x20000c38
 800392c:	40002800 	.word	0x40002800

08003930 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b096      	sub	sp, #88	@ 0x58
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003938:	f107 0308 	add.w	r3, r7, #8
 800393c:	2250      	movs	r2, #80	@ 0x50
 800393e:	2100      	movs	r1, #0
 8003940:	4618      	mov	r0, r3
 8003942:	f017 fe56 	bl	801b5f2 <memset>
  if(rtcHandle->Instance==RTC)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a14      	ldr	r2, [pc, #80]	@ (800399c <HAL_RTC_MspInit+0x6c>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d121      	bne.n	8003994 <HAL_RTC_MspInit+0x64>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

	  HAL_PWR_EnableBkUpAccess();
 8003950:	f008 f98a 	bl	800bc68 <HAL_PWR_EnableBkUpAccess>




	  HAL_PWR_EnableBkUpAccess();
 8003954:	f008 f988 	bl	800bc68 <HAL_PWR_EnableBkUpAccess>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003958:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800395c:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV32;
 800395e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003962:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003964:	f107 0308 	add.w	r3, r7, #8
 8003968:	4618      	mov	r0, r3
 800396a:	f009 fcd2 	bl	800d312 <HAL_RCCEx_PeriphCLKConfig>
 800396e:	4603      	mov	r3, r0
 8003970:	2b00      	cmp	r3, #0
 8003972:	d001      	beq.n	8003978 <HAL_RTC_MspInit+0x48>
    {
      Error_Handler();
 8003974:	f7ff fb44 	bl	8003000 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003978:	f7ff ff45 	bl	8003806 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 800397c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8003980:	f7ff ff52 	bl	8003828 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8003984:	2200      	movs	r2, #0
 8003986:	2100      	movs	r1, #0
 8003988:	2003      	movs	r0, #3
 800398a:	f005 f81c 	bl	80089c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 800398e:	2003      	movs	r0, #3
 8003990:	f005 f833 	bl	80089fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8003994:	bf00      	nop
 8003996:	3758      	adds	r7, #88	@ 0x58
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}
 800399c:	40002800 	.word	0x40002800

080039a0 <LL_AHB2_GRP1_EnableClock>:
{
 80039a0:	b480      	push	{r7}
 80039a2:	b085      	sub	sp, #20
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80039a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039ac:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80039ae:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4313      	orrs	r3, r2
 80039b6:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80039b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039bc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	4013      	ands	r3, r2
 80039c2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80039c4:	68fb      	ldr	r3, [r7, #12]
}
 80039c6:	bf00      	nop
 80039c8:	3714      	adds	r7, #20
 80039ca:	46bd      	mov	sp, r7
 80039cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d0:	4770      	bx	lr

080039d2 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80039d2:	b480      	push	{r7}
 80039d4:	b085      	sub	sp, #20
 80039d6:	af00      	add	r7, sp, #0
 80039d8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80039da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039de:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80039e0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	4313      	orrs	r3, r2
 80039e8:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80039ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039ee:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	4013      	ands	r3, r2
 80039f4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80039f6:	68fb      	ldr	r3, [r7, #12]
}
 80039f8:	bf00      	nop
 80039fa:	3714      	adds	r7, #20
 80039fc:	46bd      	mov	sp, r7
 80039fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a02:	4770      	bx	lr

08003a04 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003a08:	4b1b      	ldr	r3, [pc, #108]	@ (8003a78 <MX_SPI1_Init+0x74>)
 8003a0a:	4a1c      	ldr	r2, [pc, #112]	@ (8003a7c <MX_SPI1_Init+0x78>)
 8003a0c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003a0e:	4b1a      	ldr	r3, [pc, #104]	@ (8003a78 <MX_SPI1_Init+0x74>)
 8003a10:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003a14:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003a16:	4b18      	ldr	r3, [pc, #96]	@ (8003a78 <MX_SPI1_Init+0x74>)
 8003a18:	2200      	movs	r2, #0
 8003a1a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003a1c:	4b16      	ldr	r3, [pc, #88]	@ (8003a78 <MX_SPI1_Init+0x74>)
 8003a1e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003a22:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a24:	4b14      	ldr	r3, [pc, #80]	@ (8003a78 <MX_SPI1_Init+0x74>)
 8003a26:	2200      	movs	r2, #0
 8003a28:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003a2a:	4b13      	ldr	r3, [pc, #76]	@ (8003a78 <MX_SPI1_Init+0x74>)
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003a30:	4b11      	ldr	r3, [pc, #68]	@ (8003a78 <MX_SPI1_Init+0x74>)
 8003a32:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a36:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003a38:	4b0f      	ldr	r3, [pc, #60]	@ (8003a78 <MX_SPI1_Init+0x74>)
 8003a3a:	2210      	movs	r2, #16
 8003a3c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003a3e:	4b0e      	ldr	r3, [pc, #56]	@ (8003a78 <MX_SPI1_Init+0x74>)
 8003a40:	2200      	movs	r2, #0
 8003a42:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003a44:	4b0c      	ldr	r3, [pc, #48]	@ (8003a78 <MX_SPI1_Init+0x74>)
 8003a46:	2200      	movs	r2, #0
 8003a48:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a4a:	4b0b      	ldr	r3, [pc, #44]	@ (8003a78 <MX_SPI1_Init+0x74>)
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003a50:	4b09      	ldr	r3, [pc, #36]	@ (8003a78 <MX_SPI1_Init+0x74>)
 8003a52:	2207      	movs	r2, #7
 8003a54:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003a56:	4b08      	ldr	r3, [pc, #32]	@ (8003a78 <MX_SPI1_Init+0x74>)
 8003a58:	2200      	movs	r2, #0
 8003a5a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003a5c:	4b06      	ldr	r3, [pc, #24]	@ (8003a78 <MX_SPI1_Init+0x74>)
 8003a5e:	2208      	movs	r2, #8
 8003a60:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003a62:	4805      	ldr	r0, [pc, #20]	@ (8003a78 <MX_SPI1_Init+0x74>)
 8003a64:	f00a fa2a 	bl	800debc <HAL_SPI_Init>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d001      	beq.n	8003a72 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8003a6e:	f7ff fac7 	bl	8003000 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003a72:	bf00      	nop
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop
 8003a78:	20000c90 	.word	0x20000c90
 8003a7c:	40013000 	.word	0x40013000

08003a80 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b088      	sub	sp, #32
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a88:	f107 030c 	add.w	r3, r7, #12
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	601a      	str	r2, [r3, #0]
 8003a90:	605a      	str	r2, [r3, #4]
 8003a92:	609a      	str	r2, [r3, #8]
 8003a94:	60da      	str	r2, [r3, #12]
 8003a96:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a1c      	ldr	r2, [pc, #112]	@ (8003b10 <HAL_SPI_MspInit+0x90>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d132      	bne.n	8003b08 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003aa2:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003aa6:	f7ff ff94 	bl	80039d2 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003aaa:	2001      	movs	r0, #1
 8003aac:	f7ff ff78 	bl	80039a0 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ab0:	2002      	movs	r0, #2
 8003ab2:	f7ff ff75 	bl	80039a0 <LL_AHB2_GRP1_EnableClock>
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6;
 8003ab6:	2342      	movs	r3, #66	@ 0x42
 8003ab8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003aba:	2302      	movs	r3, #2
 8003abc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003ac6:	2305      	movs	r3, #5
 8003ac8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003aca:	f107 030c 	add.w	r3, r7, #12
 8003ace:	4619      	mov	r1, r3
 8003ad0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003ad4:	f005 fb14 	bl	8009100 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003ad8:	2320      	movs	r3, #32
 8003ada:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003adc:	2302      	movs	r3, #2
 8003ade:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003ae8:	2305      	movs	r3, #5
 8003aea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003aec:	f107 030c 	add.w	r3, r7, #12
 8003af0:	4619      	mov	r1, r3
 8003af2:	4808      	ldr	r0, [pc, #32]	@ (8003b14 <HAL_SPI_MspInit+0x94>)
 8003af4:	f005 fb04 	bl	8009100 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 3, 0);
 8003af8:	2200      	movs	r2, #0
 8003afa:	2103      	movs	r1, #3
 8003afc:	2022      	movs	r0, #34	@ 0x22
 8003afe:	f004 ff62 	bl	80089c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8003b02:	2022      	movs	r0, #34	@ 0x22
 8003b04:	f004 ff79 	bl	80089fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003b08:	bf00      	nop
 8003b0a:	3720      	adds	r7, #32
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}
 8003b10:	40013000 	.word	0x40013000
 8003b14:	48000400 	.word	0x48000400

08003b18 <csvframe>:
  /* USER CODE END SPI1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
int csvframe(uint8_t* buffer,float temp,float vbat,GPS * gpsdata,int otherval1,float otherval2){
 8003b18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b1c:	ed2d 8b02 	vpush	{d8}
 8003b20:	b0a7      	sub	sp, #156	@ 0x9c
 8003b22:	af16      	add	r7, sp, #88	@ 0x58
 8003b24:	6378      	str	r0, [r7, #52]	@ 0x34
 8003b26:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30
 8003b2a:	edc7 0a0b 	vstr	s1, [r7, #44]	@ 0x2c
 8003b2e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003b30:	627a      	str	r2, [r7, #36]	@ 0x24
 8003b32:	ed87 1a08 	vstr	s2, [r7, #32]
	int framesize=0;
 8003b36:	2300      	movs	r3, #0
 8003b38:	63fb      	str	r3, [r7, #60]	@ 0x3c
	framesize=snprintf((char *)buffer,256, "%0.2f,%0.3f,%0.2f,%0.7f,%0.7f,%0.2f,%d,%0.2f,%d-%02d-%02dT%02d:%02d:%02d.00+02:00\n\r",temp,vbat,(gpsdata->speed)*3.6,gpsdata->latitude,gpsdata->longitude,gpsdata->altitude,otherval1,otherval2,ANNEE,MOIS,JOURS,HR,MINUTE,SEC);
 8003b3a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003b3c:	f7fc fcdc 	bl	80004f8 <__aeabi_f2d>
 8003b40:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8003b44:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003b46:	f7fc fcd7 	bl	80004f8 <__aeabi_f2d>
 8003b4a:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8003b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b52:	4618      	mov	r0, r3
 8003b54:	f7fc fcd0 	bl	80004f8 <__aeabi_f2d>
 8003b58:	a332      	add	r3, pc, #200	@ (adr r3, 8003c24 <csvframe+0x10c>)
 8003b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b5e:	f7fc fd23 	bl	80005a8 <__aeabi_dmul>
 8003b62:	4602      	mov	r2, r0
 8003b64:	460b      	mov	r3, r1
 8003b66:	ec43 2b18 	vmov	d8, r2, r3
 8003b6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b6c:	e9d3 4500 	ldrd	r4, r5, [r3]
 8003b70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b72:	e9d3 8904 	ldrd	r8, r9, [r3, #16]
 8003b76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b78:	69db      	ldr	r3, [r3, #28]
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f7fc fcbc 	bl	80004f8 <__aeabi_f2d>
 8003b80:	4682      	mov	sl, r0
 8003b82:	468b      	mov	fp, r1
 8003b84:	6a38      	ldr	r0, [r7, #32]
 8003b86:	f7fc fcb7 	bl	80004f8 <__aeabi_f2d>
 8003b8a:	4b1f      	ldr	r3, [pc, #124]	@ (8003c08 <csvframe+0xf0>)
 8003b8c:	881b      	ldrh	r3, [r3, #0]
 8003b8e:	60fb      	str	r3, [r7, #12]
 8003b90:	4b1e      	ldr	r3, [pc, #120]	@ (8003c0c <csvframe+0xf4>)
 8003b92:	781b      	ldrb	r3, [r3, #0]
 8003b94:	60bb      	str	r3, [r7, #8]
 8003b96:	4b1e      	ldr	r3, [pc, #120]	@ (8003c10 <csvframe+0xf8>)
 8003b98:	781b      	ldrb	r3, [r3, #0]
 8003b9a:	607b      	str	r3, [r7, #4]
 8003b9c:	4b1d      	ldr	r3, [pc, #116]	@ (8003c14 <csvframe+0xfc>)
 8003b9e:	781b      	ldrb	r3, [r3, #0]
 8003ba0:	461e      	mov	r6, r3
 8003ba2:	4b1d      	ldr	r3, [pc, #116]	@ (8003c18 <csvframe+0x100>)
 8003ba4:	781b      	ldrb	r3, [r3, #0]
 8003ba6:	461a      	mov	r2, r3
 8003ba8:	4b1c      	ldr	r3, [pc, #112]	@ (8003c1c <csvframe+0x104>)
 8003baa:	781b      	ldrb	r3, [r3, #0]
 8003bac:	9315      	str	r3, [sp, #84]	@ 0x54
 8003bae:	9214      	str	r2, [sp, #80]	@ 0x50
 8003bb0:	9613      	str	r6, [sp, #76]	@ 0x4c
 8003bb2:	687a      	ldr	r2, [r7, #4]
 8003bb4:	9212      	str	r2, [sp, #72]	@ 0x48
 8003bb6:	68ba      	ldr	r2, [r7, #8]
 8003bb8:	9211      	str	r2, [sp, #68]	@ 0x44
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	9310      	str	r3, [sp, #64]	@ 0x40
 8003bbe:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8003bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bc4:	930c      	str	r3, [sp, #48]	@ 0x30
 8003bc6:	e9cd ab0a 	strd	sl, fp, [sp, #40]	@ 0x28
 8003bca:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8003bce:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8003bd2:	ed8d 8b04 	vstr	d8, [sp, #16]
 8003bd6:	ed97 7b04 	vldr	d7, [r7, #16]
 8003bda:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003bde:	ed97 7b06 	vldr	d7, [r7, #24]
 8003be2:	ed8d 7b00 	vstr	d7, [sp]
 8003be6:	4a0e      	ldr	r2, [pc, #56]	@ (8003c20 <csvframe+0x108>)
 8003be8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003bec:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003bee:	f017 fc69 	bl	801b4c4 <sniprintf>
 8003bf2:	63f8      	str	r0, [r7, #60]	@ 0x3c
	return framesize;
 8003bf4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	3744      	adds	r7, #68	@ 0x44
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	ecbd 8b02 	vpop	{d8}
 8003c00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c04:	f3af 8000 	nop.w
 8003c08:	20000012 	.word	0x20000012
 8003c0c:	20000011 	.word	0x20000011
 8003c10:	20000010 	.word	0x20000010
 8003c14:	20000a95 	.word	0x20000a95
 8003c18:	20000a96 	.word	0x20000a96
 8003c1c:	20000a94 	.word	0x20000a94
 8003c20:	0801fda8 	.word	0x0801fda8
 8003c24:	cccccccd 	.word	0xcccccccd
 8003c28:	400ccccc 	.word	0x400ccccc

08003c2c <storeindex>:


void storeindex(void){
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b09c      	sub	sp, #112	@ 0x70
 8003c30:	af02      	add	r7, sp, #8
	int writepage=MAX_WRITE_PAGE+1;
 8003c32:	f44f 43c8 	mov.w	r3, #25600	@ 0x6400
 8003c36:	667b      	str	r3, [r7, #100]	@ 0x64
	uint8_t writebuffer[100];
	memset((uint8_t*)writebuffer,'\0',100);
 8003c38:	463b      	mov	r3, r7
 8003c3a:	2264      	movs	r2, #100	@ 0x64
 8003c3c:	2100      	movs	r1, #0
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f017 fcd7 	bl	801b5f2 <memset>
	snprintf((char *)writebuffer,100, "%d$%d$",pageoffset,pagenumber);
 8003c44:	4b14      	ldr	r3, [pc, #80]	@ (8003c98 <storeindex+0x6c>)
 8003c46:	681a      	ldr	r2, [r3, #0]
 8003c48:	4b14      	ldr	r3, [pc, #80]	@ (8003c9c <storeindex+0x70>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4638      	mov	r0, r7
 8003c4e:	9300      	str	r3, [sp, #0]
 8003c50:	4613      	mov	r3, r2
 8003c52:	4a13      	ldr	r2, [pc, #76]	@ (8003ca0 <storeindex+0x74>)
 8003c54:	2164      	movs	r1, #100	@ 0x64
 8003c56:	f017 fc35 	bl	801b4c4 <sniprintf>
	SPIF_EraseSector(&hspif1, (int)floor((writepage)/16));
 8003c5a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	da00      	bge.n	8003c62 <storeindex+0x36>
 8003c60:	330f      	adds	r3, #15
 8003c62:	111b      	asrs	r3, r3, #4
 8003c64:	4618      	mov	r0, r3
 8003c66:	f7fc fc35 	bl	80004d4 <__aeabi_i2d>
 8003c6a:	4602      	mov	r2, r0
 8003c6c:	460b      	mov	r3, r1
 8003c6e:	4610      	mov	r0, r2
 8003c70:	4619      	mov	r1, r3
 8003c72:	f7fc ff49 	bl	8000b08 <__aeabi_d2iz>
 8003c76:	4603      	mov	r3, r0
 8003c78:	4619      	mov	r1, r3
 8003c7a:	480a      	ldr	r0, [pc, #40]	@ (8003ca4 <storeindex+0x78>)
 8003c7c:	f013 fe47 	bl	801790e <SPIF_EraseSector>
	SPIF_WritePage(&hspif1,writepage, (uint8_t *)writebuffer, 100,0);
 8003c80:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8003c82:	463a      	mov	r2, r7
 8003c84:	2300      	movs	r3, #0
 8003c86:	9300      	str	r3, [sp, #0]
 8003c88:	2364      	movs	r3, #100	@ 0x64
 8003c8a:	4806      	ldr	r0, [pc, #24]	@ (8003ca4 <storeindex+0x78>)
 8003c8c:	f013 fec2 	bl	8017a14 <SPIF_WritePage>

}
 8003c90:	bf00      	nop
 8003c92:	3768      	adds	r7, #104	@ 0x68
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd80      	pop	{r7, pc}
 8003c98:	200009b4 	.word	0x200009b4
 8003c9c:	200009b8 	.word	0x200009b8
 8003ca0:	0801fdfc 	.word	0x0801fdfc
 8003ca4:	20000780 	.word	0x20000780

08003ca8 <getindex>:

void getindex(void){
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b086      	sub	sp, #24
 8003cac:	af02      	add	r7, sp, #8
	int readpage=MAX_WRITE_PAGE+1;
 8003cae:	f44f 43c8 	mov.w	r3, #25600	@ 0x6400
 8003cb2:	607b      	str	r3, [r7, #4]
	SPIF_ReadPage(&hspif1, readpage, (uint8_t *)indexbuffer, 50, 0);
 8003cb4:	6879      	ldr	r1, [r7, #4]
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	9300      	str	r3, [sp, #0]
 8003cba:	2332      	movs	r3, #50	@ 0x32
 8003cbc:	4a2b      	ldr	r2, [pc, #172]	@ (8003d6c <getindex+0xc4>)
 8003cbe:	482c      	ldr	r0, [pc, #176]	@ (8003d70 <getindex+0xc8>)
 8003cc0:	f013 fec6 	bl	8017a50 <SPIF_ReadPage>
	memset(numbuf1,'$',10);
 8003cc4:	220a      	movs	r2, #10
 8003cc6:	2124      	movs	r1, #36	@ 0x24
 8003cc8:	482a      	ldr	r0, [pc, #168]	@ (8003d74 <getindex+0xcc>)
 8003cca:	f017 fc92 	bl	801b5f2 <memset>
	memset(numbuf2,'$',10);
 8003cce:	220a      	movs	r2, #10
 8003cd0:	2124      	movs	r1, #36	@ 0x24
 8003cd2:	4829      	ldr	r0, [pc, #164]	@ (8003d78 <getindex+0xd0>)
 8003cd4:	f017 fc8d 	bl	801b5f2 <memset>
	int cnt=0;
 8003cd8:	2300      	movs	r3, #0
 8003cda:	60fb      	str	r3, [r7, #12]
	if((indexbuffer[0]&0x0F)<10 ){
 8003cdc:	4b23      	ldr	r3, [pc, #140]	@ (8003d6c <getindex+0xc4>)
 8003cde:	781b      	ldrb	r3, [r3, #0]
 8003ce0:	f003 030f 	and.w	r3, r3, #15
 8003ce4:	2b09      	cmp	r3, #9
 8003ce6:	dc3a      	bgt.n	8003d5e <getindex+0xb6>
	while(indexbuffer[cnt]!='$'){
 8003ce8:	e00b      	b.n	8003d02 <getindex+0x5a>

			  numbuf1[cnt]=indexbuffer[cnt];
 8003cea:	4a20      	ldr	r2, [pc, #128]	@ (8003d6c <getindex+0xc4>)
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	4413      	add	r3, r2
 8003cf0:	7819      	ldrb	r1, [r3, #0]
 8003cf2:	4a20      	ldr	r2, [pc, #128]	@ (8003d74 <getindex+0xcc>)
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	4413      	add	r3, r2
 8003cf8:	460a      	mov	r2, r1
 8003cfa:	701a      	strb	r2, [r3, #0]
			  cnt++;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	3301      	adds	r3, #1
 8003d00:	60fb      	str	r3, [r7, #12]
	while(indexbuffer[cnt]!='$'){
 8003d02:	4a1a      	ldr	r2, [pc, #104]	@ (8003d6c <getindex+0xc4>)
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	4413      	add	r3, r2
 8003d08:	781b      	ldrb	r3, [r3, #0]
 8003d0a:	2b24      	cmp	r3, #36	@ 0x24
 8003d0c:	d1ed      	bne.n	8003cea <getindex+0x42>
		  }
		  cnt++;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	3301      	adds	r3, #1
 8003d12:	60fb      	str	r3, [r7, #12]
		  int cnt1=0;
 8003d14:	2300      	movs	r3, #0
 8003d16:	60bb      	str	r3, [r7, #8]
		  while(indexbuffer[cnt]!='$'){
 8003d18:	e00e      	b.n	8003d38 <getindex+0x90>

		  		  numbuf2[cnt1]=indexbuffer[cnt];
 8003d1a:	4a14      	ldr	r2, [pc, #80]	@ (8003d6c <getindex+0xc4>)
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	4413      	add	r3, r2
 8003d20:	7819      	ldrb	r1, [r3, #0]
 8003d22:	4a15      	ldr	r2, [pc, #84]	@ (8003d78 <getindex+0xd0>)
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	4413      	add	r3, r2
 8003d28:	460a      	mov	r2, r1
 8003d2a:	701a      	strb	r2, [r3, #0]
		  		  cnt1++;
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	3301      	adds	r3, #1
 8003d30:	60bb      	str	r3, [r7, #8]
		  		  cnt++;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	3301      	adds	r3, #1
 8003d36:	60fb      	str	r3, [r7, #12]
		  while(indexbuffer[cnt]!='$'){
 8003d38:	4a0c      	ldr	r2, [pc, #48]	@ (8003d6c <getindex+0xc4>)
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	4413      	add	r3, r2
 8003d3e:	781b      	ldrb	r3, [r3, #0]
 8003d40:	2b24      	cmp	r3, #36	@ 0x24
 8003d42:	d1ea      	bne.n	8003d1a <getindex+0x72>
		  	  }

		 pageoffset=atoi((char *)numbuf1);
 8003d44:	480b      	ldr	r0, [pc, #44]	@ (8003d74 <getindex+0xcc>)
 8003d46:	f015 fcdb 	bl	8019700 <atoi>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	4a0b      	ldr	r2, [pc, #44]	@ (8003d7c <getindex+0xd4>)
 8003d4e:	6013      	str	r3, [r2, #0]
		 pagenumber=atoi((char *)numbuf2);
 8003d50:	4809      	ldr	r0, [pc, #36]	@ (8003d78 <getindex+0xd0>)
 8003d52:	f015 fcd5 	bl	8019700 <atoi>
 8003d56:	4603      	mov	r3, r0
 8003d58:	4a09      	ldr	r2, [pc, #36]	@ (8003d80 <getindex+0xd8>)
 8003d5a:	6013      	str	r3, [r2, #0]
	}
	else{
		storeindex();
	}

}
 8003d5c:	e001      	b.n	8003d62 <getindex+0xba>
		storeindex();
 8003d5e:	f7ff ff65 	bl	8003c2c <storeindex>
}
 8003d62:	bf00      	nop
 8003d64:	3710      	adds	r7, #16
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}
 8003d6a:	bf00      	nop
 8003d6c:	20000c5c 	.word	0x20000c5c
 8003d70:	20000780 	.word	0x20000780
 8003d74:	200009c0 	.word	0x200009c0
 8003d78:	200009cc 	.word	0x200009cc
 8003d7c:	200009b4 	.word	0x200009b4
 8003d80:	200009b8 	.word	0x200009b8

08003d84 <writebuffertoflash>:

void writebuffertoflash(uint8_t * buffer,int bufferlenght){
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b084      	sub	sp, #16
 8003d88:	af02      	add	r7, sp, #8
 8003d8a:	6078      	str	r0, [r7, #4]
 8003d8c:	6039      	str	r1, [r7, #0]
	if((pagenumber+1)%16==0){
 8003d8e:	4b3f      	ldr	r3, [pc, #252]	@ (8003e8c <writebuffertoflash+0x108>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	3301      	adds	r3, #1
 8003d94:	f003 030f 	and.w	r3, r3, #15
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d11b      	bne.n	8003dd4 <writebuffertoflash+0x50>
		if(sectoreraseen==0){
 8003d9c:	4b3c      	ldr	r3, [pc, #240]	@ (8003e90 <writebuffertoflash+0x10c>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d117      	bne.n	8003dd4 <writebuffertoflash+0x50>
		SPIF_EraseSector(&hspif1, (int)floor((pagenumber+1)/16));
 8003da4:	4b39      	ldr	r3, [pc, #228]	@ (8003e8c <writebuffertoflash+0x108>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	3301      	adds	r3, #1
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	da00      	bge.n	8003db0 <writebuffertoflash+0x2c>
 8003dae:	330f      	adds	r3, #15
 8003db0:	111b      	asrs	r3, r3, #4
 8003db2:	4618      	mov	r0, r3
 8003db4:	f7fc fb8e 	bl	80004d4 <__aeabi_i2d>
 8003db8:	4602      	mov	r2, r0
 8003dba:	460b      	mov	r3, r1
 8003dbc:	4610      	mov	r0, r2
 8003dbe:	4619      	mov	r1, r3
 8003dc0:	f7fc fea2 	bl	8000b08 <__aeabi_d2iz>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	4619      	mov	r1, r3
 8003dc8:	4832      	ldr	r0, [pc, #200]	@ (8003e94 <writebuffertoflash+0x110>)
 8003dca:	f013 fda0 	bl	801790e <SPIF_EraseSector>
		sectoreraseen=1;
 8003dce:	4b30      	ldr	r3, [pc, #192]	@ (8003e90 <writebuffertoflash+0x10c>)
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	601a      	str	r2, [r3, #0]
		}

		  }
	if(bufferlenght+pageoffset<256){
 8003dd4:	4b30      	ldr	r3, [pc, #192]	@ (8003e98 <writebuffertoflash+0x114>)
 8003dd6:	681a      	ldr	r2, [r3, #0]
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	4413      	add	r3, r2
 8003ddc:	2bff      	cmp	r3, #255	@ 0xff
 8003dde:	dc11      	bgt.n	8003e04 <writebuffertoflash+0x80>
		SPIF_WritePage(&hspif1,pagenumber, (uint8_t *)buffer, bufferlenght,pageoffset);
 8003de0:	4b2a      	ldr	r3, [pc, #168]	@ (8003e8c <writebuffertoflash+0x108>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4619      	mov	r1, r3
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	4a2b      	ldr	r2, [pc, #172]	@ (8003e98 <writebuffertoflash+0x114>)
 8003dea:	6812      	ldr	r2, [r2, #0]
 8003dec:	9200      	str	r2, [sp, #0]
 8003dee:	687a      	ldr	r2, [r7, #4]
 8003df0:	4828      	ldr	r0, [pc, #160]	@ (8003e94 <writebuffertoflash+0x110>)
 8003df2:	f013 fe0f 	bl	8017a14 <SPIF_WritePage>
		pageoffset=pageoffset+bufferlenght;
 8003df6:	4b28      	ldr	r3, [pc, #160]	@ (8003e98 <writebuffertoflash+0x114>)
 8003df8:	681a      	ldr	r2, [r3, #0]
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	4413      	add	r3, r2
 8003dfe:	4a26      	ldr	r2, [pc, #152]	@ (8003e98 <writebuffertoflash+0x114>)
 8003e00:	6013      	str	r3, [r2, #0]
 8003e02:	e03c      	b.n	8003e7e <writebuffertoflash+0xfa>
	}
	else{
		SPIF_WritePage(&hspif1,pagenumber, (uint8_t *)buffer, 256-pageoffset,pageoffset);
 8003e04:	4b21      	ldr	r3, [pc, #132]	@ (8003e8c <writebuffertoflash+0x108>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4619      	mov	r1, r3
 8003e0a:	4b23      	ldr	r3, [pc, #140]	@ (8003e98 <writebuffertoflash+0x114>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8003e12:	461a      	mov	r2, r3
 8003e14:	4b20      	ldr	r3, [pc, #128]	@ (8003e98 <writebuffertoflash+0x114>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	9300      	str	r3, [sp, #0]
 8003e1a:	4613      	mov	r3, r2
 8003e1c:	687a      	ldr	r2, [r7, #4]
 8003e1e:	481d      	ldr	r0, [pc, #116]	@ (8003e94 <writebuffertoflash+0x110>)
 8003e20:	f013 fdf8 	bl	8017a14 <SPIF_WritePage>
		HAL_Delay(100);
 8003e24:	2064      	movs	r0, #100	@ 0x64
 8003e26:	f7fd fe42 	bl	8001aae <HAL_Delay>
		SPIF_WritePage(&hspif1,pagenumber+1, (uint8_t *)buffer+(256-pageoffset), bufferlenght-(256-pageoffset),0);
 8003e2a:	4b18      	ldr	r3, [pc, #96]	@ (8003e8c <writebuffertoflash+0x108>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	3301      	adds	r3, #1
 8003e30:	4618      	mov	r0, r3
 8003e32:	4b19      	ldr	r3, [pc, #100]	@ (8003e98 <writebuffertoflash+0x114>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8003e3a:	461a      	mov	r2, r3
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	1899      	adds	r1, r3, r2
 8003e40:	4b15      	ldr	r3, [pc, #84]	@ (8003e98 <writebuffertoflash+0x114>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8003e48:	683a      	ldr	r2, [r7, #0]
 8003e4a:	1ad3      	subs	r3, r2, r3
 8003e4c:	461a      	mov	r2, r3
 8003e4e:	2300      	movs	r3, #0
 8003e50:	9300      	str	r3, [sp, #0]
 8003e52:	4613      	mov	r3, r2
 8003e54:	460a      	mov	r2, r1
 8003e56:	4601      	mov	r1, r0
 8003e58:	480e      	ldr	r0, [pc, #56]	@ (8003e94 <writebuffertoflash+0x110>)
 8003e5a:	f013 fddb 	bl	8017a14 <SPIF_WritePage>
		pagenumber=pagenumber+1;
 8003e5e:	4b0b      	ldr	r3, [pc, #44]	@ (8003e8c <writebuffertoflash+0x108>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	3301      	adds	r3, #1
 8003e64:	4a09      	ldr	r2, [pc, #36]	@ (8003e8c <writebuffertoflash+0x108>)
 8003e66:	6013      	str	r3, [r2, #0]
		sectoreraseen=0;
 8003e68:	4b09      	ldr	r3, [pc, #36]	@ (8003e90 <writebuffertoflash+0x10c>)
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	601a      	str	r2, [r3, #0]
		pageoffset=(bufferlenght-(256-pageoffset));
 8003e6e:	4b0a      	ldr	r3, [pc, #40]	@ (8003e98 <writebuffertoflash+0x114>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8003e76:	683a      	ldr	r2, [r7, #0]
 8003e78:	1ad3      	subs	r3, r2, r3
 8003e7a:	4a07      	ldr	r2, [pc, #28]	@ (8003e98 <writebuffertoflash+0x114>)
 8003e7c:	6013      	str	r3, [r2, #0]
	}
	storeindex();
 8003e7e:	f7ff fed5 	bl	8003c2c <storeindex>

}
 8003e82:	bf00      	nop
 8003e84:	3708      	adds	r7, #8
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
 8003e8a:	bf00      	nop
 8003e8c:	200009b8 	.word	0x200009b8
 8003e90:	200009bc 	.word	0x200009bc
 8003e94:	20000780 	.word	0x20000780
 8003e98:	200009b4 	.word	0x200009b4

08003e9c <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

extern uint8_t bufferscreen[50];

void ssd1306_Reset(void) {
 8003e9c:	b480      	push	{r7}
 8003e9e:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8003ea0:	bf00      	nop
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea8:	4770      	bx	lr
	...

08003eac <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b086      	sub	sp, #24
 8003eb0:	af04      	add	r7, sp, #16
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8003eb6:	f04f 33ff 	mov.w	r3, #4294967295
 8003eba:	9302      	str	r3, [sp, #8]
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	9301      	str	r3, [sp, #4]
 8003ec0:	1dfb      	adds	r3, r7, #7
 8003ec2:	9300      	str	r3, [sp, #0]
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	2178      	movs	r1, #120	@ 0x78
 8003eca:	4803      	ldr	r0, [pc, #12]	@ (8003ed8 <ssd1306_WriteCommand+0x2c>)
 8003ecc:	f005 fbaa 	bl	8009624 <HAL_I2C_Mem_Write>
}
 8003ed0:	bf00      	nop
 8003ed2:	3708      	adds	r7, #8
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bd80      	pop	{r7, pc}
 8003ed8:	20000558 	.word	0x20000558

08003edc <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b086      	sub	sp, #24
 8003ee0:	af04      	add	r7, sp, #16
 8003ee2:	6078      	str	r0, [r7, #4]
 8003ee4:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	b29b      	uxth	r3, r3
 8003eea:	f04f 32ff 	mov.w	r2, #4294967295
 8003eee:	9202      	str	r2, [sp, #8]
 8003ef0:	9301      	str	r3, [sp, #4]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	9300      	str	r3, [sp, #0]
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	2240      	movs	r2, #64	@ 0x40
 8003efa:	2178      	movs	r1, #120	@ 0x78
 8003efc:	4803      	ldr	r0, [pc, #12]	@ (8003f0c <ssd1306_WriteData+0x30>)
 8003efe:	f005 fb91 	bl	8009624 <HAL_I2C_Mem_Write>
}
 8003f02:	bf00      	nop
 8003f04:	3708      	adds	r7, #8
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	20000558 	.word	0x20000558

08003f10 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8003f10:	b580      	push	{r7, lr}
 8003f12:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8003f14:	f7ff ffc2 	bl	8003e9c <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8003f18:	2064      	movs	r0, #100	@ 0x64
 8003f1a:	f7fd fdc8 	bl	8001aae <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8003f1e:	2000      	movs	r0, #0
 8003f20:	f000 fb1a 	bl	8004558 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8003f24:	2020      	movs	r0, #32
 8003f26:	f7ff ffc1 	bl	8003eac <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8003f2a:	2000      	movs	r0, #0
 8003f2c:	f7ff ffbe 	bl	8003eac <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8003f30:	20b0      	movs	r0, #176	@ 0xb0
 8003f32:	f7ff ffbb 	bl	8003eac <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8003f36:	20c8      	movs	r0, #200	@ 0xc8
 8003f38:	f7ff ffb8 	bl	8003eac <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8003f3c:	2000      	movs	r0, #0
 8003f3e:	f7ff ffb5 	bl	8003eac <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8003f42:	2010      	movs	r0, #16
 8003f44:	f7ff ffb2 	bl	8003eac <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8003f48:	2040      	movs	r0, #64	@ 0x40
 8003f4a:	f7ff ffaf 	bl	8003eac <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8003f4e:	20ff      	movs	r0, #255	@ 0xff
 8003f50:	f000 faee 	bl	8004530 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8003f54:	20a1      	movs	r0, #161	@ 0xa1
 8003f56:	f7ff ffa9 	bl	8003eac <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8003f5a:	20a6      	movs	r0, #166	@ 0xa6
 8003f5c:	f7ff ffa6 	bl	8003eac <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8003f60:	20a8      	movs	r0, #168	@ 0xa8
 8003f62:	f7ff ffa3 	bl	8003eac <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8003f66:	203f      	movs	r0, #63	@ 0x3f
 8003f68:	f7ff ffa0 	bl	8003eac <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8003f6c:	20a4      	movs	r0, #164	@ 0xa4
 8003f6e:	f7ff ff9d 	bl	8003eac <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8003f72:	20d3      	movs	r0, #211	@ 0xd3
 8003f74:	f7ff ff9a 	bl	8003eac <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8003f78:	2000      	movs	r0, #0
 8003f7a:	f7ff ff97 	bl	8003eac <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8003f7e:	20d5      	movs	r0, #213	@ 0xd5
 8003f80:	f7ff ff94 	bl	8003eac <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8003f84:	20f0      	movs	r0, #240	@ 0xf0
 8003f86:	f7ff ff91 	bl	8003eac <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8003f8a:	20d9      	movs	r0, #217	@ 0xd9
 8003f8c:	f7ff ff8e 	bl	8003eac <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8003f90:	2022      	movs	r0, #34	@ 0x22
 8003f92:	f7ff ff8b 	bl	8003eac <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8003f96:	20da      	movs	r0, #218	@ 0xda
 8003f98:	f7ff ff88 	bl	8003eac <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8003f9c:	2012      	movs	r0, #18
 8003f9e:	f7ff ff85 	bl	8003eac <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8003fa2:	20db      	movs	r0, #219	@ 0xdb
 8003fa4:	f7ff ff82 	bl	8003eac <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8003fa8:	2020      	movs	r0, #32
 8003faa:	f7ff ff7f 	bl	8003eac <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8003fae:	208d      	movs	r0, #141	@ 0x8d
 8003fb0:	f7ff ff7c 	bl	8003eac <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8003fb4:	2014      	movs	r0, #20
 8003fb6:	f7ff ff79 	bl	8003eac <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8003fba:	2001      	movs	r0, #1
 8003fbc:	f000 facc 	bl	8004558 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8003fc0:	2000      	movs	r0, #0
 8003fc2:	f000 f80f 	bl	8003fe4 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8003fc6:	f000 f825 	bl	8004014 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8003fca:	4b05      	ldr	r3, [pc, #20]	@ (8003fe0 <ssd1306_Init+0xd0>)
 8003fcc:	2200      	movs	r2, #0
 8003fce:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8003fd0:	4b03      	ldr	r3, [pc, #12]	@ (8003fe0 <ssd1306_Init+0xd0>)
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8003fd6:	4b02      	ldr	r3, [pc, #8]	@ (8003fe0 <ssd1306_Init+0xd0>)
 8003fd8:	2201      	movs	r2, #1
 8003fda:	711a      	strb	r2, [r3, #4]
}
 8003fdc:	bf00      	nop
 8003fde:	bd80      	pop	{r7, pc}
 8003fe0:	200010f4 	.word	0x200010f4

08003fe4 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b082      	sub	sp, #8
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	4603      	mov	r3, r0
 8003fec:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8003fee:	79fb      	ldrb	r3, [r7, #7]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d101      	bne.n	8003ff8 <ssd1306_Fill+0x14>
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	e000      	b.n	8003ffa <ssd1306_Fill+0x16>
 8003ff8:	23ff      	movs	r3, #255	@ 0xff
 8003ffa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003ffe:	4619      	mov	r1, r3
 8004000:	4803      	ldr	r0, [pc, #12]	@ (8004010 <ssd1306_Fill+0x2c>)
 8004002:	f017 faf6 	bl	801b5f2 <memset>
}
 8004006:	bf00      	nop
 8004008:	3708      	adds	r7, #8
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}
 800400e:	bf00      	nop
 8004010:	20000cf4 	.word	0x20000cf4

08004014 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8004014:	b580      	push	{r7, lr}
 8004016:	b082      	sub	sp, #8
 8004018:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800401a:	2300      	movs	r3, #0
 800401c:	71fb      	strb	r3, [r7, #7]
 800401e:	e016      	b.n	800404e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8004020:	79fb      	ldrb	r3, [r7, #7]
 8004022:	3b50      	subs	r3, #80	@ 0x50
 8004024:	b2db      	uxtb	r3, r3
 8004026:	4618      	mov	r0, r3
 8004028:	f7ff ff40 	bl	8003eac <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 800402c:	2000      	movs	r0, #0
 800402e:	f7ff ff3d 	bl	8003eac <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8004032:	2010      	movs	r0, #16
 8004034:	f7ff ff3a 	bl	8003eac <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8004038:	79fb      	ldrb	r3, [r7, #7]
 800403a:	01db      	lsls	r3, r3, #7
 800403c:	4a08      	ldr	r2, [pc, #32]	@ (8004060 <ssd1306_UpdateScreen+0x4c>)
 800403e:	4413      	add	r3, r2
 8004040:	2180      	movs	r1, #128	@ 0x80
 8004042:	4618      	mov	r0, r3
 8004044:	f7ff ff4a 	bl	8003edc <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8004048:	79fb      	ldrb	r3, [r7, #7]
 800404a:	3301      	adds	r3, #1
 800404c:	71fb      	strb	r3, [r7, #7]
 800404e:	79fb      	ldrb	r3, [r7, #7]
 8004050:	2b07      	cmp	r3, #7
 8004052:	d9e5      	bls.n	8004020 <ssd1306_UpdateScreen+0xc>
    }
}
 8004054:	bf00      	nop
 8004056:	bf00      	nop
 8004058:	3708      	adds	r7, #8
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}
 800405e:	bf00      	nop
 8004060:	20000cf4 	.word	0x20000cf4

08004064 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8004064:	b480      	push	{r7}
 8004066:	b083      	sub	sp, #12
 8004068:	af00      	add	r7, sp, #0
 800406a:	4603      	mov	r3, r0
 800406c:	71fb      	strb	r3, [r7, #7]
 800406e:	460b      	mov	r3, r1
 8004070:	71bb      	strb	r3, [r7, #6]
 8004072:	4613      	mov	r3, r2
 8004074:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8004076:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800407a:	2b00      	cmp	r3, #0
 800407c:	db3d      	blt.n	80040fa <ssd1306_DrawPixel+0x96>
 800407e:	79bb      	ldrb	r3, [r7, #6]
 8004080:	2b3f      	cmp	r3, #63	@ 0x3f
 8004082:	d83a      	bhi.n	80040fa <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8004084:	797b      	ldrb	r3, [r7, #5]
 8004086:	2b01      	cmp	r3, #1
 8004088:	d11a      	bne.n	80040c0 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800408a:	79fa      	ldrb	r2, [r7, #7]
 800408c:	79bb      	ldrb	r3, [r7, #6]
 800408e:	08db      	lsrs	r3, r3, #3
 8004090:	b2d8      	uxtb	r0, r3
 8004092:	4603      	mov	r3, r0
 8004094:	01db      	lsls	r3, r3, #7
 8004096:	4413      	add	r3, r2
 8004098:	4a1b      	ldr	r2, [pc, #108]	@ (8004108 <ssd1306_DrawPixel+0xa4>)
 800409a:	5cd3      	ldrb	r3, [r2, r3]
 800409c:	b25a      	sxtb	r2, r3
 800409e:	79bb      	ldrb	r3, [r7, #6]
 80040a0:	f003 0307 	and.w	r3, r3, #7
 80040a4:	2101      	movs	r1, #1
 80040a6:	fa01 f303 	lsl.w	r3, r1, r3
 80040aa:	b25b      	sxtb	r3, r3
 80040ac:	4313      	orrs	r3, r2
 80040ae:	b259      	sxtb	r1, r3
 80040b0:	79fa      	ldrb	r2, [r7, #7]
 80040b2:	4603      	mov	r3, r0
 80040b4:	01db      	lsls	r3, r3, #7
 80040b6:	4413      	add	r3, r2
 80040b8:	b2c9      	uxtb	r1, r1
 80040ba:	4a13      	ldr	r2, [pc, #76]	@ (8004108 <ssd1306_DrawPixel+0xa4>)
 80040bc:	54d1      	strb	r1, [r2, r3]
 80040be:	e01d      	b.n	80040fc <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80040c0:	79fa      	ldrb	r2, [r7, #7]
 80040c2:	79bb      	ldrb	r3, [r7, #6]
 80040c4:	08db      	lsrs	r3, r3, #3
 80040c6:	b2d8      	uxtb	r0, r3
 80040c8:	4603      	mov	r3, r0
 80040ca:	01db      	lsls	r3, r3, #7
 80040cc:	4413      	add	r3, r2
 80040ce:	4a0e      	ldr	r2, [pc, #56]	@ (8004108 <ssd1306_DrawPixel+0xa4>)
 80040d0:	5cd3      	ldrb	r3, [r2, r3]
 80040d2:	b25a      	sxtb	r2, r3
 80040d4:	79bb      	ldrb	r3, [r7, #6]
 80040d6:	f003 0307 	and.w	r3, r3, #7
 80040da:	2101      	movs	r1, #1
 80040dc:	fa01 f303 	lsl.w	r3, r1, r3
 80040e0:	b25b      	sxtb	r3, r3
 80040e2:	43db      	mvns	r3, r3
 80040e4:	b25b      	sxtb	r3, r3
 80040e6:	4013      	ands	r3, r2
 80040e8:	b259      	sxtb	r1, r3
 80040ea:	79fa      	ldrb	r2, [r7, #7]
 80040ec:	4603      	mov	r3, r0
 80040ee:	01db      	lsls	r3, r3, #7
 80040f0:	4413      	add	r3, r2
 80040f2:	b2c9      	uxtb	r1, r1
 80040f4:	4a04      	ldr	r2, [pc, #16]	@ (8004108 <ssd1306_DrawPixel+0xa4>)
 80040f6:	54d1      	strb	r1, [r2, r3]
 80040f8:	e000      	b.n	80040fc <ssd1306_DrawPixel+0x98>
        return;
 80040fa:	bf00      	nop
    }
}
 80040fc:	370c      	adds	r7, #12
 80040fe:	46bd      	mov	sp, r7
 8004100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004104:	4770      	bx	lr
 8004106:	bf00      	nop
 8004108:	20000cf4 	.word	0x20000cf4

0800410c <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 800410c:	b590      	push	{r4, r7, lr}
 800410e:	b089      	sub	sp, #36	@ 0x24
 8004110:	af00      	add	r7, sp, #0
 8004112:	4604      	mov	r4, r0
 8004114:	1d38      	adds	r0, r7, #4
 8004116:	e880 0006 	stmia.w	r0, {r1, r2}
 800411a:	461a      	mov	r2, r3
 800411c:	4623      	mov	r3, r4
 800411e:	73fb      	strb	r3, [r7, #15]
 8004120:	4613      	mov	r3, r2
 8004122:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8004124:	7bfb      	ldrb	r3, [r7, #15]
 8004126:	2b1f      	cmp	r3, #31
 8004128:	d902      	bls.n	8004130 <ssd1306_WriteChar+0x24>
 800412a:	7bfb      	ldrb	r3, [r7, #15]
 800412c:	2b7e      	cmp	r3, #126	@ 0x7e
 800412e:	d901      	bls.n	8004134 <ssd1306_WriteChar+0x28>
        return 0;
 8004130:	2300      	movs	r3, #0
 8004132:	e06c      	b.n	800420e <ssd1306_WriteChar+0x102>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8004134:	4b38      	ldr	r3, [pc, #224]	@ (8004218 <ssd1306_WriteChar+0x10c>)
 8004136:	881b      	ldrh	r3, [r3, #0]
 8004138:	461a      	mov	r2, r3
 800413a:	793b      	ldrb	r3, [r7, #4]
 800413c:	4413      	add	r3, r2
 800413e:	2b80      	cmp	r3, #128	@ 0x80
 8004140:	dc06      	bgt.n	8004150 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8004142:	4b35      	ldr	r3, [pc, #212]	@ (8004218 <ssd1306_WriteChar+0x10c>)
 8004144:	885b      	ldrh	r3, [r3, #2]
 8004146:	461a      	mov	r2, r3
 8004148:	797b      	ldrb	r3, [r7, #5]
 800414a:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 800414c:	2b40      	cmp	r3, #64	@ 0x40
 800414e:	dd01      	ble.n	8004154 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8004150:	2300      	movs	r3, #0
 8004152:	e05c      	b.n	800420e <ssd1306_WriteChar+0x102>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8004154:	2300      	movs	r3, #0
 8004156:	61fb      	str	r3, [r7, #28]
 8004158:	e04c      	b.n	80041f4 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 800415a:	68ba      	ldr	r2, [r7, #8]
 800415c:	7bfb      	ldrb	r3, [r7, #15]
 800415e:	3b20      	subs	r3, #32
 8004160:	7979      	ldrb	r1, [r7, #5]
 8004162:	fb01 f303 	mul.w	r3, r1, r3
 8004166:	4619      	mov	r1, r3
 8004168:	69fb      	ldr	r3, [r7, #28]
 800416a:	440b      	add	r3, r1
 800416c:	005b      	lsls	r3, r3, #1
 800416e:	4413      	add	r3, r2
 8004170:	881b      	ldrh	r3, [r3, #0]
 8004172:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8004174:	2300      	movs	r3, #0
 8004176:	61bb      	str	r3, [r7, #24]
 8004178:	e034      	b.n	80041e4 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 800417a:	697a      	ldr	r2, [r7, #20]
 800417c:	69bb      	ldr	r3, [r7, #24]
 800417e:	fa02 f303 	lsl.w	r3, r2, r3
 8004182:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004186:	2b00      	cmp	r3, #0
 8004188:	d012      	beq.n	80041b0 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800418a:	4b23      	ldr	r3, [pc, #140]	@ (8004218 <ssd1306_WriteChar+0x10c>)
 800418c:	881b      	ldrh	r3, [r3, #0]
 800418e:	b2da      	uxtb	r2, r3
 8004190:	69bb      	ldr	r3, [r7, #24]
 8004192:	b2db      	uxtb	r3, r3
 8004194:	4413      	add	r3, r2
 8004196:	b2d8      	uxtb	r0, r3
 8004198:	4b1f      	ldr	r3, [pc, #124]	@ (8004218 <ssd1306_WriteChar+0x10c>)
 800419a:	885b      	ldrh	r3, [r3, #2]
 800419c:	b2da      	uxtb	r2, r3
 800419e:	69fb      	ldr	r3, [r7, #28]
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	4413      	add	r3, r2
 80041a4:	b2db      	uxtb	r3, r3
 80041a6:	7bba      	ldrb	r2, [r7, #14]
 80041a8:	4619      	mov	r1, r3
 80041aa:	f7ff ff5b 	bl	8004064 <ssd1306_DrawPixel>
 80041ae:	e016      	b.n	80041de <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80041b0:	4b19      	ldr	r3, [pc, #100]	@ (8004218 <ssd1306_WriteChar+0x10c>)
 80041b2:	881b      	ldrh	r3, [r3, #0]
 80041b4:	b2da      	uxtb	r2, r3
 80041b6:	69bb      	ldr	r3, [r7, #24]
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	4413      	add	r3, r2
 80041bc:	b2d8      	uxtb	r0, r3
 80041be:	4b16      	ldr	r3, [pc, #88]	@ (8004218 <ssd1306_WriteChar+0x10c>)
 80041c0:	885b      	ldrh	r3, [r3, #2]
 80041c2:	b2da      	uxtb	r2, r3
 80041c4:	69fb      	ldr	r3, [r7, #28]
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	4413      	add	r3, r2
 80041ca:	b2d9      	uxtb	r1, r3
 80041cc:	7bbb      	ldrb	r3, [r7, #14]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	bf0c      	ite	eq
 80041d2:	2301      	moveq	r3, #1
 80041d4:	2300      	movne	r3, #0
 80041d6:	b2db      	uxtb	r3, r3
 80041d8:	461a      	mov	r2, r3
 80041da:	f7ff ff43 	bl	8004064 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 80041de:	69bb      	ldr	r3, [r7, #24]
 80041e0:	3301      	adds	r3, #1
 80041e2:	61bb      	str	r3, [r7, #24]
 80041e4:	793b      	ldrb	r3, [r7, #4]
 80041e6:	461a      	mov	r2, r3
 80041e8:	69bb      	ldr	r3, [r7, #24]
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d3c5      	bcc.n	800417a <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 80041ee:	69fb      	ldr	r3, [r7, #28]
 80041f0:	3301      	adds	r3, #1
 80041f2:	61fb      	str	r3, [r7, #28]
 80041f4:	797b      	ldrb	r3, [r7, #5]
 80041f6:	461a      	mov	r2, r3
 80041f8:	69fb      	ldr	r3, [r7, #28]
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d3ad      	bcc.n	800415a <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 80041fe:	4b06      	ldr	r3, [pc, #24]	@ (8004218 <ssd1306_WriteChar+0x10c>)
 8004200:	881b      	ldrh	r3, [r3, #0]
 8004202:	793a      	ldrb	r2, [r7, #4]
 8004204:	4413      	add	r3, r2
 8004206:	b29a      	uxth	r2, r3
 8004208:	4b03      	ldr	r3, [pc, #12]	@ (8004218 <ssd1306_WriteChar+0x10c>)
 800420a:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 800420c:	7bfb      	ldrb	r3, [r7, #15]
}
 800420e:	4618      	mov	r0, r3
 8004210:	3724      	adds	r7, #36	@ 0x24
 8004212:	46bd      	mov	sp, r7
 8004214:	bd90      	pop	{r4, r7, pc}
 8004216:	bf00      	nop
 8004218:	200010f4 	.word	0x200010f4

0800421c <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 800421c:	b580      	push	{r7, lr}
 800421e:	b084      	sub	sp, #16
 8004220:	af00      	add	r7, sp, #0
 8004222:	60f8      	str	r0, [r7, #12]
 8004224:	1d38      	adds	r0, r7, #4
 8004226:	e880 0006 	stmia.w	r0, {r1, r2}
 800422a:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 800422c:	e012      	b.n	8004254 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	7818      	ldrb	r0, [r3, #0]
 8004232:	78fb      	ldrb	r3, [r7, #3]
 8004234:	1d3a      	adds	r2, r7, #4
 8004236:	ca06      	ldmia	r2, {r1, r2}
 8004238:	f7ff ff68 	bl	800410c <ssd1306_WriteChar>
 800423c:	4603      	mov	r3, r0
 800423e:	461a      	mov	r2, r3
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	781b      	ldrb	r3, [r3, #0]
 8004244:	429a      	cmp	r2, r3
 8004246:	d002      	beq.n	800424e <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	781b      	ldrb	r3, [r3, #0]
 800424c:	e008      	b.n	8004260 <ssd1306_WriteString+0x44>
        }
        str++;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	3301      	adds	r3, #1
 8004252:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	781b      	ldrb	r3, [r3, #0]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d1e8      	bne.n	800422e <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	781b      	ldrb	r3, [r3, #0]
}
 8004260:	4618      	mov	r0, r3
 8004262:	3710      	adds	r7, #16
 8004264:	46bd      	mov	sp, r7
 8004266:	bd80      	pop	{r7, pc}

08004268 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8004268:	b480      	push	{r7}
 800426a:	b083      	sub	sp, #12
 800426c:	af00      	add	r7, sp, #0
 800426e:	4603      	mov	r3, r0
 8004270:	460a      	mov	r2, r1
 8004272:	71fb      	strb	r3, [r7, #7]
 8004274:	4613      	mov	r3, r2
 8004276:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8004278:	79fb      	ldrb	r3, [r7, #7]
 800427a:	b29a      	uxth	r2, r3
 800427c:	4b05      	ldr	r3, [pc, #20]	@ (8004294 <ssd1306_SetCursor+0x2c>)
 800427e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8004280:	79bb      	ldrb	r3, [r7, #6]
 8004282:	b29a      	uxth	r2, r3
 8004284:	4b03      	ldr	r3, [pc, #12]	@ (8004294 <ssd1306_SetCursor+0x2c>)
 8004286:	805a      	strh	r2, [r3, #2]
}
 8004288:	bf00      	nop
 800428a:	370c      	adds	r7, #12
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr
 8004294:	200010f4 	.word	0x200010f4

08004298 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8004298:	b590      	push	{r4, r7, lr}
 800429a:	b089      	sub	sp, #36	@ 0x24
 800429c:	af00      	add	r7, sp, #0
 800429e:	4604      	mov	r4, r0
 80042a0:	4608      	mov	r0, r1
 80042a2:	4611      	mov	r1, r2
 80042a4:	461a      	mov	r2, r3
 80042a6:	4623      	mov	r3, r4
 80042a8:	71fb      	strb	r3, [r7, #7]
 80042aa:	4603      	mov	r3, r0
 80042ac:	71bb      	strb	r3, [r7, #6]
 80042ae:	460b      	mov	r3, r1
 80042b0:	717b      	strb	r3, [r7, #5]
 80042b2:	4613      	mov	r3, r2
 80042b4:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 80042b6:	797a      	ldrb	r2, [r7, #5]
 80042b8:	79fb      	ldrb	r3, [r7, #7]
 80042ba:	1ad3      	subs	r3, r2, r3
 80042bc:	2b00      	cmp	r3, #0
 80042be:	bfb8      	it	lt
 80042c0:	425b      	neglt	r3, r3
 80042c2:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 80042c4:	793a      	ldrb	r2, [r7, #4]
 80042c6:	79bb      	ldrb	r3, [r7, #6]
 80042c8:	1ad3      	subs	r3, r2, r3
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	bfb8      	it	lt
 80042ce:	425b      	neglt	r3, r3
 80042d0:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 80042d2:	79fa      	ldrb	r2, [r7, #7]
 80042d4:	797b      	ldrb	r3, [r7, #5]
 80042d6:	429a      	cmp	r2, r3
 80042d8:	d201      	bcs.n	80042de <ssd1306_Line+0x46>
 80042da:	2301      	movs	r3, #1
 80042dc:	e001      	b.n	80042e2 <ssd1306_Line+0x4a>
 80042de:	f04f 33ff 	mov.w	r3, #4294967295
 80042e2:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 80042e4:	79ba      	ldrb	r2, [r7, #6]
 80042e6:	793b      	ldrb	r3, [r7, #4]
 80042e8:	429a      	cmp	r2, r3
 80042ea:	d201      	bcs.n	80042f0 <ssd1306_Line+0x58>
 80042ec:	2301      	movs	r3, #1
 80042ee:	e001      	b.n	80042f4 <ssd1306_Line+0x5c>
 80042f0:	f04f 33ff 	mov.w	r3, #4294967295
 80042f4:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 80042f6:	69ba      	ldr	r2, [r7, #24]
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	1ad3      	subs	r3, r2, r3
 80042fc:	61fb      	str	r3, [r7, #28]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 80042fe:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8004302:	7939      	ldrb	r1, [r7, #4]
 8004304:	797b      	ldrb	r3, [r7, #5]
 8004306:	4618      	mov	r0, r3
 8004308:	f7ff feac 	bl	8004064 <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 800430c:	e024      	b.n	8004358 <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 800430e:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8004312:	79b9      	ldrb	r1, [r7, #6]
 8004314:	79fb      	ldrb	r3, [r7, #7]
 8004316:	4618      	mov	r0, r3
 8004318:	f7ff fea4 	bl	8004064 <ssd1306_DrawPixel>
        error2 = error * 2;
 800431c:	69fb      	ldr	r3, [r7, #28]
 800431e:	005b      	lsls	r3, r3, #1
 8004320:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	425b      	negs	r3, r3
 8004326:	68ba      	ldr	r2, [r7, #8]
 8004328:	429a      	cmp	r2, r3
 800432a:	dd08      	ble.n	800433e <ssd1306_Line+0xa6>
            error -= deltaY;
 800432c:	69fa      	ldr	r2, [r7, #28]
 800432e:	697b      	ldr	r3, [r7, #20]
 8004330:	1ad3      	subs	r3, r2, r3
 8004332:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	b2da      	uxtb	r2, r3
 8004338:	79fb      	ldrb	r3, [r7, #7]
 800433a:	4413      	add	r3, r2
 800433c:	71fb      	strb	r3, [r7, #7]
        }
        
        if(error2 < deltaX) {
 800433e:	68ba      	ldr	r2, [r7, #8]
 8004340:	69bb      	ldr	r3, [r7, #24]
 8004342:	429a      	cmp	r2, r3
 8004344:	da08      	bge.n	8004358 <ssd1306_Line+0xc0>
            error += deltaX;
 8004346:	69fa      	ldr	r2, [r7, #28]
 8004348:	69bb      	ldr	r3, [r7, #24]
 800434a:	4413      	add	r3, r2
 800434c:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	b2da      	uxtb	r2, r3
 8004352:	79bb      	ldrb	r3, [r7, #6]
 8004354:	4413      	add	r3, r2
 8004356:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8004358:	79fa      	ldrb	r2, [r7, #7]
 800435a:	797b      	ldrb	r3, [r7, #5]
 800435c:	429a      	cmp	r2, r3
 800435e:	d1d6      	bne.n	800430e <ssd1306_Line+0x76>
 8004360:	79ba      	ldrb	r2, [r7, #6]
 8004362:	793b      	ldrb	r3, [r7, #4]
 8004364:	429a      	cmp	r2, r3
 8004366:	d1d2      	bne.n	800430e <ssd1306_Line+0x76>
        }
    }
    return;
 8004368:	bf00      	nop
}
 800436a:	3724      	adds	r7, #36	@ 0x24
 800436c:	46bd      	mov	sp, r7
 800436e:	bd90      	pop	{r4, r7, pc}

08004370 <ssd1306_DrawRectangle>:

    return;
}

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8004370:	b590      	push	{r4, r7, lr}
 8004372:	b085      	sub	sp, #20
 8004374:	af02      	add	r7, sp, #8
 8004376:	4604      	mov	r4, r0
 8004378:	4608      	mov	r0, r1
 800437a:	4611      	mov	r1, r2
 800437c:	461a      	mov	r2, r3
 800437e:	4623      	mov	r3, r4
 8004380:	71fb      	strb	r3, [r7, #7]
 8004382:	4603      	mov	r3, r0
 8004384:	71bb      	strb	r3, [r7, #6]
 8004386:	460b      	mov	r3, r1
 8004388:	717b      	strb	r3, [r7, #5]
 800438a:	4613      	mov	r3, r2
 800438c:	713b      	strb	r3, [r7, #4]
    ssd1306_Line(x1,y1,x2,y1,color);
 800438e:	79bc      	ldrb	r4, [r7, #6]
 8004390:	797a      	ldrb	r2, [r7, #5]
 8004392:	79b9      	ldrb	r1, [r7, #6]
 8004394:	79f8      	ldrb	r0, [r7, #7]
 8004396:	7e3b      	ldrb	r3, [r7, #24]
 8004398:	9300      	str	r3, [sp, #0]
 800439a:	4623      	mov	r3, r4
 800439c:	f7ff ff7c 	bl	8004298 <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 80043a0:	793c      	ldrb	r4, [r7, #4]
 80043a2:	797a      	ldrb	r2, [r7, #5]
 80043a4:	79b9      	ldrb	r1, [r7, #6]
 80043a6:	7978      	ldrb	r0, [r7, #5]
 80043a8:	7e3b      	ldrb	r3, [r7, #24]
 80043aa:	9300      	str	r3, [sp, #0]
 80043ac:	4623      	mov	r3, r4
 80043ae:	f7ff ff73 	bl	8004298 <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 80043b2:	793c      	ldrb	r4, [r7, #4]
 80043b4:	79fa      	ldrb	r2, [r7, #7]
 80043b6:	7939      	ldrb	r1, [r7, #4]
 80043b8:	7978      	ldrb	r0, [r7, #5]
 80043ba:	7e3b      	ldrb	r3, [r7, #24]
 80043bc:	9300      	str	r3, [sp, #0]
 80043be:	4623      	mov	r3, r4
 80043c0:	f7ff ff6a 	bl	8004298 <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 80043c4:	79bc      	ldrb	r4, [r7, #6]
 80043c6:	79fa      	ldrb	r2, [r7, #7]
 80043c8:	7939      	ldrb	r1, [r7, #4]
 80043ca:	79f8      	ldrb	r0, [r7, #7]
 80043cc:	7e3b      	ldrb	r3, [r7, #24]
 80043ce:	9300      	str	r3, [sp, #0]
 80043d0:	4623      	mov	r3, r4
 80043d2:	f7ff ff61 	bl	8004298 <ssd1306_Line>

    return;
 80043d6:	bf00      	nop
}
 80043d8:	370c      	adds	r7, #12
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd90      	pop	{r4, r7, pc}

080043de <ssd1306_FillRectangle>:

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 80043de:	b590      	push	{r4, r7, lr}
 80043e0:	b085      	sub	sp, #20
 80043e2:	af00      	add	r7, sp, #0
 80043e4:	4604      	mov	r4, r0
 80043e6:	4608      	mov	r0, r1
 80043e8:	4611      	mov	r1, r2
 80043ea:	461a      	mov	r2, r3
 80043ec:	4623      	mov	r3, r4
 80043ee:	71fb      	strb	r3, [r7, #7]
 80043f0:	4603      	mov	r3, r0
 80043f2:	71bb      	strb	r3, [r7, #6]
 80043f4:	460b      	mov	r3, r1
 80043f6:	717b      	strb	r3, [r7, #5]
 80043f8:	4613      	mov	r3, r2
 80043fa:	713b      	strb	r3, [r7, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 80043fc:	79fa      	ldrb	r2, [r7, #7]
 80043fe:	797b      	ldrb	r3, [r7, #5]
 8004400:	4293      	cmp	r3, r2
 8004402:	bf28      	it	cs
 8004404:	4613      	movcs	r3, r2
 8004406:	737b      	strb	r3, [r7, #13]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8004408:	797a      	ldrb	r2, [r7, #5]
 800440a:	79fb      	ldrb	r3, [r7, #7]
 800440c:	4293      	cmp	r3, r2
 800440e:	bf38      	it	cc
 8004410:	4613      	movcc	r3, r2
 8004412:	733b      	strb	r3, [r7, #12]
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 8004414:	79ba      	ldrb	r2, [r7, #6]
 8004416:	793b      	ldrb	r3, [r7, #4]
 8004418:	4293      	cmp	r3, r2
 800441a:	bf28      	it	cs
 800441c:	4613      	movcs	r3, r2
 800441e:	72fb      	strb	r3, [r7, #11]
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 8004420:	793a      	ldrb	r2, [r7, #4]
 8004422:	79bb      	ldrb	r3, [r7, #6]
 8004424:	4293      	cmp	r3, r2
 8004426:	bf38      	it	cc
 8004428:	4613      	movcc	r3, r2
 800442a:	72bb      	strb	r3, [r7, #10]

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 800442c:	7afb      	ldrb	r3, [r7, #11]
 800442e:	73fb      	strb	r3, [r7, #15]
 8004430:	e017      	b.n	8004462 <ssd1306_FillRectangle+0x84>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8004432:	7b7b      	ldrb	r3, [r7, #13]
 8004434:	73bb      	strb	r3, [r7, #14]
 8004436:	e009      	b.n	800444c <ssd1306_FillRectangle+0x6e>
            ssd1306_DrawPixel(x, y, color);
 8004438:	f897 2020 	ldrb.w	r2, [r7, #32]
 800443c:	7bf9      	ldrb	r1, [r7, #15]
 800443e:	7bbb      	ldrb	r3, [r7, #14]
 8004440:	4618      	mov	r0, r3
 8004442:	f7ff fe0f 	bl	8004064 <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8004446:	7bbb      	ldrb	r3, [r7, #14]
 8004448:	3301      	adds	r3, #1
 800444a:	73bb      	strb	r3, [r7, #14]
 800444c:	7bba      	ldrb	r2, [r7, #14]
 800444e:	7b3b      	ldrb	r3, [r7, #12]
 8004450:	429a      	cmp	r2, r3
 8004452:	d803      	bhi.n	800445c <ssd1306_FillRectangle+0x7e>
 8004454:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004458:	2b00      	cmp	r3, #0
 800445a:	daed      	bge.n	8004438 <ssd1306_FillRectangle+0x5a>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 800445c:	7bfb      	ldrb	r3, [r7, #15]
 800445e:	3301      	adds	r3, #1
 8004460:	73fb      	strb	r3, [r7, #15]
 8004462:	7bfa      	ldrb	r2, [r7, #15]
 8004464:	7abb      	ldrb	r3, [r7, #10]
 8004466:	429a      	cmp	r2, r3
 8004468:	d803      	bhi.n	8004472 <ssd1306_FillRectangle+0x94>
 800446a:	7bfb      	ldrb	r3, [r7, #15]
 800446c:	2b3f      	cmp	r3, #63	@ 0x3f
 800446e:	d9e0      	bls.n	8004432 <ssd1306_FillRectangle+0x54>
        }
    }
    return;
 8004470:	bf00      	nop
 8004472:	bf00      	nop
}
 8004474:	3714      	adds	r7, #20
 8004476:	46bd      	mov	sp, r7
 8004478:	bd90      	pop	{r4, r7, pc}

0800447a <ssd1306_DrawBitmap>:

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 800447a:	b580      	push	{r7, lr}
 800447c:	b084      	sub	sp, #16
 800447e:	af00      	add	r7, sp, #0
 8004480:	603a      	str	r2, [r7, #0]
 8004482:	461a      	mov	r2, r3
 8004484:	4603      	mov	r3, r0
 8004486:	71fb      	strb	r3, [r7, #7]
 8004488:	460b      	mov	r3, r1
 800448a:	71bb      	strb	r3, [r7, #6]
 800448c:	4613      	mov	r3, r2
 800448e:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8004490:	797b      	ldrb	r3, [r7, #5]
 8004492:	3307      	adds	r3, #7
 8004494:	2b00      	cmp	r3, #0
 8004496:	da00      	bge.n	800449a <ssd1306_DrawBitmap+0x20>
 8004498:	3307      	adds	r3, #7
 800449a:	10db      	asrs	r3, r3, #3
 800449c:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 800449e:	2300      	movs	r3, #0
 80044a0:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80044a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	db3e      	blt.n	8004528 <ssd1306_DrawBitmap+0xae>
 80044aa:	79bb      	ldrb	r3, [r7, #6]
 80044ac:	2b3f      	cmp	r3, #63	@ 0x3f
 80044ae:	d83b      	bhi.n	8004528 <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 80044b0:	2300      	movs	r3, #0
 80044b2:	73bb      	strb	r3, [r7, #14]
 80044b4:	e033      	b.n	800451e <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 80044b6:	2300      	movs	r3, #0
 80044b8:	737b      	strb	r3, [r7, #13]
 80044ba:	e026      	b.n	800450a <ssd1306_DrawBitmap+0x90>
            if (i & 7) {
 80044bc:	7b7b      	ldrb	r3, [r7, #13]
 80044be:	f003 0307 	and.w	r3, r3, #7
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d003      	beq.n	80044ce <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 80044c6:	7bfb      	ldrb	r3, [r7, #15]
 80044c8:	005b      	lsls	r3, r3, #1
 80044ca:	73fb      	strb	r3, [r7, #15]
 80044cc:	e00d      	b.n	80044ea <ssd1306_DrawBitmap+0x70>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 80044ce:	7bbb      	ldrb	r3, [r7, #14]
 80044d0:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80044d4:	fb02 f303 	mul.w	r3, r2, r3
 80044d8:	7b7a      	ldrb	r2, [r7, #13]
 80044da:	08d2      	lsrs	r2, r2, #3
 80044dc:	b2d2      	uxtb	r2, r2
 80044de:	4413      	add	r3, r2
 80044e0:	461a      	mov	r2, r3
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	4413      	add	r3, r2
 80044e6:	781b      	ldrb	r3, [r3, #0]
 80044e8:	73fb      	strb	r3, [r7, #15]
            }

            if (byte & 0x80) {
 80044ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	da08      	bge.n	8004504 <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 80044f2:	79fa      	ldrb	r2, [r7, #7]
 80044f4:	7b7b      	ldrb	r3, [r7, #13]
 80044f6:	4413      	add	r3, r2
 80044f8:	b2db      	uxtb	r3, r3
 80044fa:	7f3a      	ldrb	r2, [r7, #28]
 80044fc:	79b9      	ldrb	r1, [r7, #6]
 80044fe:	4618      	mov	r0, r3
 8004500:	f7ff fdb0 	bl	8004064 <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 8004504:	7b7b      	ldrb	r3, [r7, #13]
 8004506:	3301      	adds	r3, #1
 8004508:	737b      	strb	r3, [r7, #13]
 800450a:	7b7a      	ldrb	r2, [r7, #13]
 800450c:	797b      	ldrb	r3, [r7, #5]
 800450e:	429a      	cmp	r2, r3
 8004510:	d3d4      	bcc.n	80044bc <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 8004512:	7bbb      	ldrb	r3, [r7, #14]
 8004514:	3301      	adds	r3, #1
 8004516:	73bb      	strb	r3, [r7, #14]
 8004518:	79bb      	ldrb	r3, [r7, #6]
 800451a:	3301      	adds	r3, #1
 800451c:	71bb      	strb	r3, [r7, #6]
 800451e:	7bba      	ldrb	r2, [r7, #14]
 8004520:	7e3b      	ldrb	r3, [r7, #24]
 8004522:	429a      	cmp	r2, r3
 8004524:	d3c7      	bcc.n	80044b6 <ssd1306_DrawBitmap+0x3c>
            }
        }
    }
    return;
 8004526:	e000      	b.n	800452a <ssd1306_DrawBitmap+0xb0>
        return;
 8004528:	bf00      	nop
}
 800452a:	3710      	adds	r7, #16
 800452c:	46bd      	mov	sp, r7
 800452e:	bd80      	pop	{r7, pc}

08004530 <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 8004530:	b580      	push	{r7, lr}
 8004532:	b084      	sub	sp, #16
 8004534:	af00      	add	r7, sp, #0
 8004536:	4603      	mov	r3, r0
 8004538:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 800453a:	2381      	movs	r3, #129	@ 0x81
 800453c:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 800453e:	7bfb      	ldrb	r3, [r7, #15]
 8004540:	4618      	mov	r0, r3
 8004542:	f7ff fcb3 	bl	8003eac <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8004546:	79fb      	ldrb	r3, [r7, #7]
 8004548:	4618      	mov	r0, r3
 800454a:	f7ff fcaf 	bl	8003eac <ssd1306_WriteCommand>
}
 800454e:	bf00      	nop
 8004550:	3710      	adds	r7, #16
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}
	...

08004558 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8004558:	b580      	push	{r7, lr}
 800455a:	b084      	sub	sp, #16
 800455c:	af00      	add	r7, sp, #0
 800455e:	4603      	mov	r3, r0
 8004560:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8004562:	79fb      	ldrb	r3, [r7, #7]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d005      	beq.n	8004574 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8004568:	23af      	movs	r3, #175	@ 0xaf
 800456a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 800456c:	4b08      	ldr	r3, [pc, #32]	@ (8004590 <ssd1306_SetDisplayOn+0x38>)
 800456e:	2201      	movs	r2, #1
 8004570:	715a      	strb	r2, [r3, #5]
 8004572:	e004      	b.n	800457e <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8004574:	23ae      	movs	r3, #174	@ 0xae
 8004576:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8004578:	4b05      	ldr	r3, [pc, #20]	@ (8004590 <ssd1306_SetDisplayOn+0x38>)
 800457a:	2200      	movs	r2, #0
 800457c:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800457e:	7bfb      	ldrb	r3, [r7, #15]
 8004580:	4618      	mov	r0, r3
 8004582:	f7ff fc93 	bl	8003eac <ssd1306_WriteCommand>
}
 8004586:	bf00      	nop
 8004588:	3710      	adds	r7, #16
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}
 800458e:	bf00      	nop
 8004590:	200010f4 	.word	0x200010f4
 8004594:	00000000 	.word	0x00000000

08004598 <batterygauge>:



}

void batterygauge(float vbat,int x, int y,int currentsquare){
 8004598:	b590      	push	{r4, r7, lr}
 800459a:	b087      	sub	sp, #28
 800459c:	af02      	add	r7, sp, #8
 800459e:	ed87 0a03 	vstr	s0, [r7, #12]
 80045a2:	60b8      	str	r0, [r7, #8]
 80045a4:	6079      	str	r1, [r7, #4]
 80045a6:	603a      	str	r2, [r7, #0]
	ssd1306_Line(x+15,y+1,x+15,y+5, White);
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	330f      	adds	r3, #15
 80045ae:	b2d8      	uxtb	r0, r3
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	b2db      	uxtb	r3, r3
 80045b4:	3301      	adds	r3, #1
 80045b6:	b2d9      	uxtb	r1, r3
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	b2db      	uxtb	r3, r3
 80045bc:	330f      	adds	r3, #15
 80045be:	b2da      	uxtb	r2, r3
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	3305      	adds	r3, #5
 80045c6:	b2db      	uxtb	r3, r3
 80045c8:	2401      	movs	r4, #1
 80045ca:	9400      	str	r4, [sp, #0]
 80045cc:	f7ff fe64 	bl	8004298 <ssd1306_Line>
	ssd1306_Line(x+16,y+1,x+16,y+5, White);
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	b2db      	uxtb	r3, r3
 80045d4:	3310      	adds	r3, #16
 80045d6:	b2d8      	uxtb	r0, r3
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	b2db      	uxtb	r3, r3
 80045dc:	3301      	adds	r3, #1
 80045de:	b2d9      	uxtb	r1, r3
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	b2db      	uxtb	r3, r3
 80045e4:	3310      	adds	r3, #16
 80045e6:	b2da      	uxtb	r2, r3
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	b2db      	uxtb	r3, r3
 80045ec:	3305      	adds	r3, #5
 80045ee:	b2db      	uxtb	r3, r3
 80045f0:	2401      	movs	r4, #1
 80045f2:	9400      	str	r4, [sp, #0]
 80045f4:	f7ff fe50 	bl	8004298 <ssd1306_Line>
	ssd1306_DrawRectangle(x, y, x+14, y+6, White);
 80045f8:	68bb      	ldr	r3, [r7, #8]
 80045fa:	b2d8      	uxtb	r0, r3
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	b2d9      	uxtb	r1, r3
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	b2db      	uxtb	r3, r3
 8004604:	330e      	adds	r3, #14
 8004606:	b2da      	uxtb	r2, r3
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	b2db      	uxtb	r3, r3
 800460c:	3306      	adds	r3, #6
 800460e:	b2db      	uxtb	r3, r3
 8004610:	2401      	movs	r4, #1
 8004612:	9400      	str	r4, [sp, #0]
 8004614:	f7ff feac 	bl	8004370 <ssd1306_DrawRectangle>
	if(vbat<=3.7){
 8004618:	68f8      	ldr	r0, [r7, #12]
 800461a:	f7fb ff6d 	bl	80004f8 <__aeabi_f2d>
 800461e:	a396      	add	r3, pc, #600	@ (adr r3, 8004878 <batterygauge+0x2e0>)
 8004620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004624:	f7fc fa3c 	bl	8000aa0 <__aeabi_dcmple>
 8004628:	4603      	mov	r3, r0
 800462a:	2b00      	cmp	r3, #0
 800462c:	d02a      	beq.n	8004684 <batterygauge+0xec>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	b2db      	uxtb	r3, r3
 8004632:	3302      	adds	r3, #2
 8004634:	b2d8      	uxtb	r0, r3
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	b2db      	uxtb	r3, r3
 800463a:	3302      	adds	r3, #2
 800463c:	b2d9      	uxtb	r1, r3
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	b2db      	uxtb	r3, r3
 8004642:	3303      	adds	r3, #3
 8004644:	b2da      	uxtb	r2, r3
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	b2db      	uxtb	r3, r3
 800464a:	3304      	adds	r3, #4
 800464c:	b2db      	uxtb	r3, r3
 800464e:	2401      	movs	r4, #1
 8004650:	9400      	str	r4, [sp, #0]
 8004652:	f7ff fe8d 	bl	8004370 <ssd1306_DrawRectangle>
		if(currentsquare==1){
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	2b01      	cmp	r3, #1
 800465a:	d113      	bne.n	8004684 <batterygauge+0xec>
			ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	b2db      	uxtb	r3, r3
 8004660:	3302      	adds	r3, #2
 8004662:	b2d8      	uxtb	r0, r3
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	b2db      	uxtb	r3, r3
 8004668:	3302      	adds	r3, #2
 800466a:	b2d9      	uxtb	r1, r3
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	b2db      	uxtb	r3, r3
 8004670:	3303      	adds	r3, #3
 8004672:	b2da      	uxtb	r2, r3
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	b2db      	uxtb	r3, r3
 8004678:	3304      	adds	r3, #4
 800467a:	b2db      	uxtb	r3, r3
 800467c:	2401      	movs	r4, #1
 800467e:	9400      	str	r4, [sp, #0]
 8004680:	f7ff fe76 	bl	8004370 <ssd1306_DrawRectangle>
		}
		else{

		}
	}
	if(vbat>3.7 && vbat<= 3.9){
 8004684:	68f8      	ldr	r0, [r7, #12]
 8004686:	f7fb ff37 	bl	80004f8 <__aeabi_f2d>
 800468a:	a37b      	add	r3, pc, #492	@ (adr r3, 8004878 <batterygauge+0x2e0>)
 800468c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004690:	f7fc fa1a 	bl	8000ac8 <__aeabi_dcmpgt>
 8004694:	4603      	mov	r3, r0
 8004696:	2b00      	cmp	r3, #0
 8004698:	d035      	beq.n	8004706 <batterygauge+0x16e>
 800469a:	68f8      	ldr	r0, [r7, #12]
 800469c:	f7fb ff2c 	bl	80004f8 <__aeabi_f2d>
 80046a0:	a377      	add	r3, pc, #476	@ (adr r3, 8004880 <batterygauge+0x2e8>)
 80046a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046a6:	f7fc f9fb 	bl	8000aa0 <__aeabi_dcmple>
 80046aa:	4603      	mov	r3, r0
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d02a      	beq.n	8004706 <batterygauge+0x16e>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	b2db      	uxtb	r3, r3
 80046b4:	3302      	adds	r3, #2
 80046b6:	b2d8      	uxtb	r0, r3
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	b2db      	uxtb	r3, r3
 80046bc:	3302      	adds	r3, #2
 80046be:	b2d9      	uxtb	r1, r3
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	b2db      	uxtb	r3, r3
 80046c4:	3303      	adds	r3, #3
 80046c6:	b2da      	uxtb	r2, r3
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	b2db      	uxtb	r3, r3
 80046cc:	3304      	adds	r3, #4
 80046ce:	b2db      	uxtb	r3, r3
 80046d0:	2401      	movs	r4, #1
 80046d2:	9400      	str	r4, [sp, #0]
 80046d4:	f7ff fe4c 	bl	8004370 <ssd1306_DrawRectangle>
		if(currentsquare==1){
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	2b01      	cmp	r3, #1
 80046dc:	d113      	bne.n	8004706 <batterygauge+0x16e>
			ssd1306_DrawRectangle(x+5, y+2, x+6, y+4, White);
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	3305      	adds	r3, #5
 80046e4:	b2d8      	uxtb	r0, r3
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	b2db      	uxtb	r3, r3
 80046ea:	3302      	adds	r3, #2
 80046ec:	b2d9      	uxtb	r1, r3
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	b2db      	uxtb	r3, r3
 80046f2:	3306      	adds	r3, #6
 80046f4:	b2da      	uxtb	r2, r3
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	b2db      	uxtb	r3, r3
 80046fa:	3304      	adds	r3, #4
 80046fc:	b2db      	uxtb	r3, r3
 80046fe:	2401      	movs	r4, #1
 8004700:	9400      	str	r4, [sp, #0]
 8004702:	f7ff fe35 	bl	8004370 <ssd1306_DrawRectangle>
				else{

				}

	}
	if(vbat>3.9 && vbat<=4.1){
 8004706:	68f8      	ldr	r0, [r7, #12]
 8004708:	f7fb fef6 	bl	80004f8 <__aeabi_f2d>
 800470c:	a35c      	add	r3, pc, #368	@ (adr r3, 8004880 <batterygauge+0x2e8>)
 800470e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004712:	f7fc f9d9 	bl	8000ac8 <__aeabi_dcmpgt>
 8004716:	4603      	mov	r3, r0
 8004718:	2b00      	cmp	r3, #0
 800471a:	d049      	beq.n	80047b0 <batterygauge+0x218>
 800471c:	68f8      	ldr	r0, [r7, #12]
 800471e:	f7fb feeb 	bl	80004f8 <__aeabi_f2d>
 8004722:	a359      	add	r3, pc, #356	@ (adr r3, 8004888 <batterygauge+0x2f0>)
 8004724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004728:	f7fc f9ba 	bl	8000aa0 <__aeabi_dcmple>
 800472c:	4603      	mov	r3, r0
 800472e:	2b00      	cmp	r3, #0
 8004730:	d03e      	beq.n	80047b0 <batterygauge+0x218>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	b2db      	uxtb	r3, r3
 8004736:	3302      	adds	r3, #2
 8004738:	b2d8      	uxtb	r0, r3
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	b2db      	uxtb	r3, r3
 800473e:	3302      	adds	r3, #2
 8004740:	b2d9      	uxtb	r1, r3
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	b2db      	uxtb	r3, r3
 8004746:	3303      	adds	r3, #3
 8004748:	b2da      	uxtb	r2, r3
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	b2db      	uxtb	r3, r3
 800474e:	3304      	adds	r3, #4
 8004750:	b2db      	uxtb	r3, r3
 8004752:	2401      	movs	r4, #1
 8004754:	9400      	str	r4, [sp, #0]
 8004756:	f7ff fe0b 	bl	8004370 <ssd1306_DrawRectangle>
		ssd1306_DrawRectangle(x+5, y+2, x+6, y+4, White);
 800475a:	68bb      	ldr	r3, [r7, #8]
 800475c:	b2db      	uxtb	r3, r3
 800475e:	3305      	adds	r3, #5
 8004760:	b2d8      	uxtb	r0, r3
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	b2db      	uxtb	r3, r3
 8004766:	3302      	adds	r3, #2
 8004768:	b2d9      	uxtb	r1, r3
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	b2db      	uxtb	r3, r3
 800476e:	3306      	adds	r3, #6
 8004770:	b2da      	uxtb	r2, r3
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	b2db      	uxtb	r3, r3
 8004776:	3304      	adds	r3, #4
 8004778:	b2db      	uxtb	r3, r3
 800477a:	2401      	movs	r4, #1
 800477c:	9400      	str	r4, [sp, #0]
 800477e:	f7ff fdf7 	bl	8004370 <ssd1306_DrawRectangle>

		if(currentsquare==1){
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	2b01      	cmp	r3, #1
 8004786:	d113      	bne.n	80047b0 <batterygauge+0x218>
			ssd1306_DrawRectangle(x+8, y+2, x+9, y+4, White);
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	b2db      	uxtb	r3, r3
 800478c:	3308      	adds	r3, #8
 800478e:	b2d8      	uxtb	r0, r3
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	b2db      	uxtb	r3, r3
 8004794:	3302      	adds	r3, #2
 8004796:	b2d9      	uxtb	r1, r3
 8004798:	68bb      	ldr	r3, [r7, #8]
 800479a:	b2db      	uxtb	r3, r3
 800479c:	3309      	adds	r3, #9
 800479e:	b2da      	uxtb	r2, r3
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	b2db      	uxtb	r3, r3
 80047a4:	3304      	adds	r3, #4
 80047a6:	b2db      	uxtb	r3, r3
 80047a8:	2401      	movs	r4, #1
 80047aa:	9400      	str	r4, [sp, #0]
 80047ac:	f7ff fde0 	bl	8004370 <ssd1306_DrawRectangle>
				else{

				}
	}

	if(vbat>4.1){
 80047b0:	68f8      	ldr	r0, [r7, #12]
 80047b2:	f7fb fea1 	bl	80004f8 <__aeabi_f2d>
 80047b6:	a334      	add	r3, pc, #208	@ (adr r3, 8004888 <batterygauge+0x2f0>)
 80047b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047bc:	f7fc f984 	bl	8000ac8 <__aeabi_dcmpgt>
 80047c0:	4603      	mov	r3, r0
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d100      	bne.n	80047c8 <batterygauge+0x230>
	}




}
 80047c6:	e052      	b.n	800486e <batterygauge+0x2d6>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	3302      	adds	r3, #2
 80047ce:	b2d8      	uxtb	r0, r3
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	b2db      	uxtb	r3, r3
 80047d4:	3302      	adds	r3, #2
 80047d6:	b2d9      	uxtb	r1, r3
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	b2db      	uxtb	r3, r3
 80047dc:	3303      	adds	r3, #3
 80047de:	b2da      	uxtb	r2, r3
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	b2db      	uxtb	r3, r3
 80047e4:	3304      	adds	r3, #4
 80047e6:	b2db      	uxtb	r3, r3
 80047e8:	2401      	movs	r4, #1
 80047ea:	9400      	str	r4, [sp, #0]
 80047ec:	f7ff fdc0 	bl	8004370 <ssd1306_DrawRectangle>
		ssd1306_DrawRectangle(x+5, y+2, x+6, y+4, White);
 80047f0:	68bb      	ldr	r3, [r7, #8]
 80047f2:	b2db      	uxtb	r3, r3
 80047f4:	3305      	adds	r3, #5
 80047f6:	b2d8      	uxtb	r0, r3
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	b2db      	uxtb	r3, r3
 80047fc:	3302      	adds	r3, #2
 80047fe:	b2d9      	uxtb	r1, r3
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	b2db      	uxtb	r3, r3
 8004804:	3306      	adds	r3, #6
 8004806:	b2da      	uxtb	r2, r3
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	b2db      	uxtb	r3, r3
 800480c:	3304      	adds	r3, #4
 800480e:	b2db      	uxtb	r3, r3
 8004810:	2401      	movs	r4, #1
 8004812:	9400      	str	r4, [sp, #0]
 8004814:	f7ff fdac 	bl	8004370 <ssd1306_DrawRectangle>
		ssd1306_DrawRectangle(x+8, y+2, x+9, y+4, White);
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	b2db      	uxtb	r3, r3
 800481c:	3308      	adds	r3, #8
 800481e:	b2d8      	uxtb	r0, r3
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	b2db      	uxtb	r3, r3
 8004824:	3302      	adds	r3, #2
 8004826:	b2d9      	uxtb	r1, r3
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	b2db      	uxtb	r3, r3
 800482c:	3309      	adds	r3, #9
 800482e:	b2da      	uxtb	r2, r3
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	b2db      	uxtb	r3, r3
 8004834:	3304      	adds	r3, #4
 8004836:	b2db      	uxtb	r3, r3
 8004838:	2401      	movs	r4, #1
 800483a:	9400      	str	r4, [sp, #0]
 800483c:	f7ff fd98 	bl	8004370 <ssd1306_DrawRectangle>
		if(currentsquare==1){
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	2b01      	cmp	r3, #1
 8004844:	d113      	bne.n	800486e <batterygauge+0x2d6>
			ssd1306_DrawRectangle(x+11, y+2, x+12, y+4, White);
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	b2db      	uxtb	r3, r3
 800484a:	330b      	adds	r3, #11
 800484c:	b2d8      	uxtb	r0, r3
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	b2db      	uxtb	r3, r3
 8004852:	3302      	adds	r3, #2
 8004854:	b2d9      	uxtb	r1, r3
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	b2db      	uxtb	r3, r3
 800485a:	330c      	adds	r3, #12
 800485c:	b2da      	uxtb	r2, r3
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	b2db      	uxtb	r3, r3
 8004862:	3304      	adds	r3, #4
 8004864:	b2db      	uxtb	r3, r3
 8004866:	2401      	movs	r4, #1
 8004868:	9400      	str	r4, [sp, #0]
 800486a:	f7ff fd81 	bl	8004370 <ssd1306_DrawRectangle>
}
 800486e:	bf00      	nop
 8004870:	3714      	adds	r7, #20
 8004872:	46bd      	mov	sp, r7
 8004874:	bd90      	pop	{r4, r7, pc}
 8004876:	bf00      	nop
 8004878:	9999999a 	.word	0x9999999a
 800487c:	400d9999 	.word	0x400d9999
 8004880:	33333333 	.word	0x33333333
 8004884:	400f3333 	.word	0x400f3333
 8004888:	66666666 	.word	0x66666666
 800488c:	40106666 	.word	0x40106666

08004890 <percentage>:

void percentage(float percent){
 8004890:	b580      	push	{r7, lr}
 8004892:	b084      	sub	sp, #16
 8004894:	af02      	add	r7, sp, #8
 8004896:	ed87 0a01 	vstr	s0, [r7, #4]
	ssd1306_FillRectangle(32, 20, floor(0.70*percent+32), 36, White);
 800489a:	6878      	ldr	r0, [r7, #4]
 800489c:	f7fb fe2c 	bl	80004f8 <__aeabi_f2d>
 80048a0:	a329      	add	r3, pc, #164	@ (adr r3, 8004948 <percentage+0xb8>)
 80048a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048a6:	f7fb fe7f 	bl	80005a8 <__aeabi_dmul>
 80048aa:	4602      	mov	r2, r0
 80048ac:	460b      	mov	r3, r1
 80048ae:	4610      	mov	r0, r2
 80048b0:	4619      	mov	r1, r3
 80048b2:	f04f 0200 	mov.w	r2, #0
 80048b6:	4b20      	ldr	r3, [pc, #128]	@ (8004938 <percentage+0xa8>)
 80048b8:	f7fb fcc0 	bl	800023c <__adddf3>
 80048bc:	4602      	mov	r2, r0
 80048be:	460b      	mov	r3, r1
 80048c0:	ec43 2b17 	vmov	d7, r2, r3
 80048c4:	eeb0 0a47 	vmov.f32	s0, s14
 80048c8:	eef0 0a67 	vmov.f32	s1, s15
 80048cc:	f019 fd18 	bl	801e300 <floor>
 80048d0:	ec53 2b10 	vmov	r2, r3, d0
 80048d4:	4610      	mov	r0, r2
 80048d6:	4619      	mov	r1, r3
 80048d8:	f7fc f93e 	bl	8000b58 <__aeabi_d2uiz>
 80048dc:	4603      	mov	r3, r0
 80048de:	b2da      	uxtb	r2, r3
 80048e0:	2301      	movs	r3, #1
 80048e2:	9300      	str	r3, [sp, #0]
 80048e4:	2324      	movs	r3, #36	@ 0x24
 80048e6:	2114      	movs	r1, #20
 80048e8:	2020      	movs	r0, #32
 80048ea:	f7ff fd78 	bl	80043de <ssd1306_FillRectangle>
	ssd1306_DrawRectangle(32, 20, 102, 36, White);
 80048ee:	2301      	movs	r3, #1
 80048f0:	9300      	str	r3, [sp, #0]
 80048f2:	2324      	movs	r3, #36	@ 0x24
 80048f4:	2266      	movs	r2, #102	@ 0x66
 80048f6:	2114      	movs	r1, #20
 80048f8:	2020      	movs	r0, #32
 80048fa:	f7ff fd39 	bl	8004370 <ssd1306_DrawRectangle>
	snprintf((char  *)bufferscreen,20,"%0.2f %%",(float) percent);
 80048fe:	6878      	ldr	r0, [r7, #4]
 8004900:	f7fb fdfa 	bl	80004f8 <__aeabi_f2d>
 8004904:	4602      	mov	r2, r0
 8004906:	460b      	mov	r3, r1
 8004908:	e9cd 2300 	strd	r2, r3, [sp]
 800490c:	4a0b      	ldr	r2, [pc, #44]	@ (800493c <percentage+0xac>)
 800490e:	2114      	movs	r1, #20
 8004910:	480b      	ldr	r0, [pc, #44]	@ (8004940 <percentage+0xb0>)
 8004912:	f016 fdd7 	bl	801b4c4 <sniprintf>
	ssd1306_SetCursor(45,24);
 8004916:	2118      	movs	r1, #24
 8004918:	202d      	movs	r0, #45	@ 0x2d
 800491a:	f7ff fca5 	bl	8004268 <ssd1306_SetCursor>
	ssd1306_WriteString((char  *)bufferscreen,Font_6x8,White);
 800491e:	4a09      	ldr	r2, [pc, #36]	@ (8004944 <percentage+0xb4>)
 8004920:	2301      	movs	r3, #1
 8004922:	ca06      	ldmia	r2, {r1, r2}
 8004924:	4806      	ldr	r0, [pc, #24]	@ (8004940 <percentage+0xb0>)
 8004926:	f7ff fc79 	bl	800421c <ssd1306_WriteString>


}
 800492a:	bf00      	nop
 800492c:	3708      	adds	r7, #8
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}
 8004932:	bf00      	nop
 8004934:	f3af 8000 	nop.w
 8004938:	40400000 	.word	0x40400000
 800493c:	0801fe04 	.word	0x0801fe04
 8004940:	200009d8 	.word	0x200009d8
 8004944:	20000014 	.word	0x20000014
 8004948:	66666666 	.word	0x66666666
 800494c:	3fe66666 	.word	0x3fe66666

08004950 <statemachine>:
extern float alt;

extern HAL_StatusTypeDef barocheck;


void statemachine(void){
 8004950:	b5b0      	push	{r4, r5, r7, lr}
 8004952:	ed2d 8b02 	vpush	{d8}
 8004956:	b08a      	sub	sp, #40	@ 0x28
 8004958:	af04      	add	r7, sp, #16
	switch(state){
 800495a:	4bb9      	ldr	r3, [pc, #740]	@ (8004c40 <statemachine+0x2f0>)
 800495c:	781b      	ldrb	r3, [r3, #0]
 800495e:	2b05      	cmp	r3, #5
 8004960:	f201 868a 	bhi.w	8006678 <statemachine+0x1d28>
 8004964:	a201      	add	r2, pc, #4	@ (adr r2, 800496c <statemachine+0x1c>)
 8004966:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800496a:	bf00      	nop
 800496c:	08004985 	.word	0x08004985
 8004970:	08004d1f 	.word	0x08004d1f
 8004974:	080055f7 	.word	0x080055f7
 8004978:	08005dc9 	.word	0x08005dc9
 800497c:	08006043 	.word	0x08006043
 8004980:	0800654f 	.word	0x0800654f
	 case STATE_SPEED:
				 ssd1306_Fill(Black);
 8004984:	2000      	movs	r0, #0
 8004986:	f7ff fb2d 	bl	8003fe4 <ssd1306_Fill>

				 if(myData.speed>=vitmax){
 800498a:	4bae      	ldr	r3, [pc, #696]	@ (8004c44 <statemachine+0x2f4>)
 800498c:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8004990:	4bad      	ldr	r3, [pc, #692]	@ (8004c48 <statemachine+0x2f8>)
 8004992:	edd3 7a00 	vldr	s15, [r3]
 8004996:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800499a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800499e:	db03      	blt.n	80049a8 <statemachine+0x58>
									 vitmax=myData.speed;
 80049a0:	4ba8      	ldr	r3, [pc, #672]	@ (8004c44 <statemachine+0x2f4>)
 80049a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049a4:	4aa8      	ldr	r2, [pc, #672]	@ (8004c48 <statemachine+0x2f8>)
 80049a6:	6013      	str	r3, [r2, #0]
								 }
								 float pace=0;
 80049a8:	f04f 0300 	mov.w	r3, #0
 80049ac:	617b      	str	r3, [r7, #20]
								 float sec=0;
 80049ae:	f04f 0300 	mov.w	r3, #0
 80049b2:	613b      	str	r3, [r7, #16]
								 if (myData.speed!=0){
 80049b4:	4ba3      	ldr	r3, [pc, #652]	@ (8004c44 <statemachine+0x2f4>)
 80049b6:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80049ba:	eef5 7a40 	vcmp.f32	s15, #0.0
 80049be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049c2:	d032      	beq.n	8004a2a <statemachine+0xda>
									 pace=1000/(60*myData.speed);
 80049c4:	4b9f      	ldr	r3, [pc, #636]	@ (8004c44 <statemachine+0x2f4>)
 80049c6:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80049ca:	ed9f 7aa0 	vldr	s14, [pc, #640]	@ 8004c4c <statemachine+0x2fc>
 80049ce:	ee27 7a87 	vmul.f32	s14, s15, s14
 80049d2:	eddf 6a9f 	vldr	s13, [pc, #636]	@ 8004c50 <statemachine+0x300>
 80049d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049da:	edc7 7a05 	vstr	s15, [r7, #20]
									 sec=(pace-floor(pace))*60;
 80049de:	6978      	ldr	r0, [r7, #20]
 80049e0:	f7fb fd8a 	bl	80004f8 <__aeabi_f2d>
 80049e4:	4604      	mov	r4, r0
 80049e6:	460d      	mov	r5, r1
 80049e8:	6978      	ldr	r0, [r7, #20]
 80049ea:	f7fb fd85 	bl	80004f8 <__aeabi_f2d>
 80049ee:	4602      	mov	r2, r0
 80049f0:	460b      	mov	r3, r1
 80049f2:	ec43 2b10 	vmov	d0, r2, r3
 80049f6:	f019 fc83 	bl	801e300 <floor>
 80049fa:	ec53 2b10 	vmov	r2, r3, d0
 80049fe:	4620      	mov	r0, r4
 8004a00:	4629      	mov	r1, r5
 8004a02:	f7fb fc19 	bl	8000238 <__aeabi_dsub>
 8004a06:	4602      	mov	r2, r0
 8004a08:	460b      	mov	r3, r1
 8004a0a:	4610      	mov	r0, r2
 8004a0c:	4619      	mov	r1, r3
 8004a0e:	f04f 0200 	mov.w	r2, #0
 8004a12:	4b90      	ldr	r3, [pc, #576]	@ (8004c54 <statemachine+0x304>)
 8004a14:	f7fb fdc8 	bl	80005a8 <__aeabi_dmul>
 8004a18:	4602      	mov	r2, r0
 8004a1a:	460b      	mov	r3, r1
 8004a1c:	4610      	mov	r0, r2
 8004a1e:	4619      	mov	r1, r3
 8004a20:	f7fc f8ba 	bl	8000b98 <__aeabi_d2f>
 8004a24:	4603      	mov	r3, r0
 8004a26:	613b      	str	r3, [r7, #16]
 8004a28:	e001      	b.n	8004a2e <statemachine+0xde>
								 }
								 else {
									 pace=99;
 8004a2a:	4b8b      	ldr	r3, [pc, #556]	@ (8004c58 <statemachine+0x308>)
 8004a2c:	617b      	str	r3, [r7, #20]
								 }


				  switch(spdstate){
 8004a2e:	4b8b      	ldr	r3, [pc, #556]	@ (8004c5c <statemachine+0x30c>)
 8004a30:	781b      	ldrb	r3, [r3, #0]
 8004a32:	2b02      	cmp	r3, #2
 8004a34:	f000 8087 	beq.w	8004b46 <statemachine+0x1f6>
 8004a38:	2b02      	cmp	r3, #2
 8004a3a:	f300 812a 	bgt.w	8004c92 <statemachine+0x342>
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d002      	beq.n	8004a48 <statemachine+0xf8>
 8004a42:	2b01      	cmp	r3, #1
 8004a44:	d040      	beq.n	8004ac8 <statemachine+0x178>
 8004a46:	e124      	b.n	8004c92 <statemachine+0x342>


				 case STATE_GROS:


						ssd1306_SetCursor(32, 12);
 8004a48:	210c      	movs	r1, #12
 8004a4a:	2020      	movs	r0, #32
 8004a4c:	f7ff fc0c 	bl	8004268 <ssd1306_SetCursor>
						snprintf((char *)bufferscreen,15, "%0.1f",(myData.speed)*3.6);
 8004a50:	4b7c      	ldr	r3, [pc, #496]	@ (8004c44 <statemachine+0x2f4>)
 8004a52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a54:	4618      	mov	r0, r3
 8004a56:	f7fb fd4f 	bl	80004f8 <__aeabi_f2d>
 8004a5a:	a377      	add	r3, pc, #476	@ (adr r3, 8004c38 <statemachine+0x2e8>)
 8004a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a60:	f7fb fda2 	bl	80005a8 <__aeabi_dmul>
 8004a64:	4602      	mov	r2, r0
 8004a66:	460b      	mov	r3, r1
 8004a68:	e9cd 2300 	strd	r2, r3, [sp]
 8004a6c:	4a7c      	ldr	r2, [pc, #496]	@ (8004c60 <statemachine+0x310>)
 8004a6e:	210f      	movs	r1, #15
 8004a70:	487c      	ldr	r0, [pc, #496]	@ (8004c64 <statemachine+0x314>)
 8004a72:	f016 fd27 	bl	801b4c4 <sniprintf>
						ssd1306_WriteString((char *)bufferscreen, Font_16x24, White);
 8004a76:	4a7c      	ldr	r2, [pc, #496]	@ (8004c68 <statemachine+0x318>)
 8004a78:	2301      	movs	r3, #1
 8004a7a:	ca06      	ldmia	r2, {r1, r2}
 8004a7c:	4879      	ldr	r0, [pc, #484]	@ (8004c64 <statemachine+0x314>)
 8004a7e:	f7ff fbcd 	bl	800421c <ssd1306_WriteString>
						ssd1306_SetCursor(32, 36);
 8004a82:	2124      	movs	r1, #36	@ 0x24
 8004a84:	2020      	movs	r0, #32
 8004a86:	f7ff fbef 	bl	8004268 <ssd1306_SetCursor>
						ssd1306_WriteString("Vit(kmh)", Font_6x8, White);
 8004a8a:	4a78      	ldr	r2, [pc, #480]	@ (8004c6c <statemachine+0x31c>)
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	ca06      	ldmia	r2, {r1, r2}
 8004a90:	4877      	ldr	r0, [pc, #476]	@ (8004c70 <statemachine+0x320>)
 8004a92:	f7ff fbc3 	bl	800421c <ssd1306_WriteString>
						batterygauge(vbat,79, 45,1);
 8004a96:	4b77      	ldr	r3, [pc, #476]	@ (8004c74 <statemachine+0x324>)
 8004a98:	edd3 7a00 	vldr	s15, [r3]
 8004a9c:	2201      	movs	r2, #1
 8004a9e:	212d      	movs	r1, #45	@ 0x2d
 8004aa0:	204f      	movs	r0, #79	@ 0x4f
 8004aa2:	eeb0 0a67 	vmov.f32	s0, s15
 8004aa6:	f7ff fd77 	bl	8004598 <batterygauge>

					 if(BTN_B>=1){
 8004aaa:	4b73      	ldr	r3, [pc, #460]	@ (8004c78 <statemachine+0x328>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	f340 80bb 	ble.w	8004c2a <statemachine+0x2da>
							spdstate++;
 8004ab4:	4b69      	ldr	r3, [pc, #420]	@ (8004c5c <statemachine+0x30c>)
 8004ab6:	781b      	ldrb	r3, [r3, #0]
 8004ab8:	3301      	adds	r3, #1
 8004aba:	b2da      	uxtb	r2, r3
 8004abc:	4b67      	ldr	r3, [pc, #412]	@ (8004c5c <statemachine+0x30c>)
 8004abe:	701a      	strb	r2, [r3, #0]
							BTN_B=0;
 8004ac0:	4b6d      	ldr	r3, [pc, #436]	@ (8004c78 <statemachine+0x328>)
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	601a      	str	r2, [r3, #0]
					 					 				  	}




				  break;
 8004ac6:	e0b0      	b.n	8004c2a <statemachine+0x2da>
				 case STATE_GROS1:

					 ssd1306_SetCursor(32, 12);
 8004ac8:	210c      	movs	r1, #12
 8004aca:	2020      	movs	r0, #32
 8004acc:	f7ff fbcc 	bl	8004268 <ssd1306_SetCursor>
					 snprintf((char *)bufferscreen,15, "%0.1f",vitmax*3.6);
 8004ad0:	4b5d      	ldr	r3, [pc, #372]	@ (8004c48 <statemachine+0x2f8>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	f7fb fd0f 	bl	80004f8 <__aeabi_f2d>
 8004ada:	a357      	add	r3, pc, #348	@ (adr r3, 8004c38 <statemachine+0x2e8>)
 8004adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ae0:	f7fb fd62 	bl	80005a8 <__aeabi_dmul>
 8004ae4:	4602      	mov	r2, r0
 8004ae6:	460b      	mov	r3, r1
 8004ae8:	e9cd 2300 	strd	r2, r3, [sp]
 8004aec:	4a5c      	ldr	r2, [pc, #368]	@ (8004c60 <statemachine+0x310>)
 8004aee:	210f      	movs	r1, #15
 8004af0:	485c      	ldr	r0, [pc, #368]	@ (8004c64 <statemachine+0x314>)
 8004af2:	f016 fce7 	bl	801b4c4 <sniprintf>
					 ssd1306_WriteString((char *)bufferscreen, Font_16x24, White);
 8004af6:	4a5c      	ldr	r2, [pc, #368]	@ (8004c68 <statemachine+0x318>)
 8004af8:	2301      	movs	r3, #1
 8004afa:	ca06      	ldmia	r2, {r1, r2}
 8004afc:	4859      	ldr	r0, [pc, #356]	@ (8004c64 <statemachine+0x314>)
 8004afe:	f7ff fb8d 	bl	800421c <ssd1306_WriteString>
					 ssd1306_SetCursor(32, 36);
 8004b02:	2124      	movs	r1, #36	@ 0x24
 8004b04:	2020      	movs	r0, #32
 8004b06:	f7ff fbaf 	bl	8004268 <ssd1306_SetCursor>
					 ssd1306_WriteString("maxV", Font_6x8, White);
 8004b0a:	4a58      	ldr	r2, [pc, #352]	@ (8004c6c <statemachine+0x31c>)
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	ca06      	ldmia	r2, {r1, r2}
 8004b10:	485a      	ldr	r0, [pc, #360]	@ (8004c7c <statemachine+0x32c>)
 8004b12:	f7ff fb83 	bl	800421c <ssd1306_WriteString>
					 batterygauge(vbat,79, 45,1);
 8004b16:	4b57      	ldr	r3, [pc, #348]	@ (8004c74 <statemachine+0x324>)
 8004b18:	edd3 7a00 	vldr	s15, [r3]
 8004b1c:	2201      	movs	r2, #1
 8004b1e:	212d      	movs	r1, #45	@ 0x2d
 8004b20:	204f      	movs	r0, #79	@ 0x4f
 8004b22:	eeb0 0a67 	vmov.f32	s0, s15
 8004b26:	f7ff fd37 	bl	8004598 <batterygauge>





					 if(BTN_B>=1){
 8004b2a:	4b53      	ldr	r3, [pc, #332]	@ (8004c78 <statemachine+0x328>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	dd7d      	ble.n	8004c2e <statemachine+0x2de>
					 							spdstate++;
 8004b32:	4b4a      	ldr	r3, [pc, #296]	@ (8004c5c <statemachine+0x30c>)
 8004b34:	781b      	ldrb	r3, [r3, #0]
 8004b36:	3301      	adds	r3, #1
 8004b38:	b2da      	uxtb	r2, r3
 8004b3a:	4b48      	ldr	r3, [pc, #288]	@ (8004c5c <statemachine+0x30c>)
 8004b3c:	701a      	strb	r2, [r3, #0]
					 							BTN_B=0;
 8004b3e:	4b4e      	ldr	r3, [pc, #312]	@ (8004c78 <statemachine+0x328>)
 8004b40:	2200      	movs	r2, #0
 8004b42:	601a      	str	r2, [r3, #0]

					 					 					 				  	}



					 break;
 8004b44:	e073      	b.n	8004c2e <statemachine+0x2de>
				  case STATE_SUMMARY:
				  						ssd1306_SetCursor(32, 12);
 8004b46:	210c      	movs	r1, #12
 8004b48:	2020      	movs	r0, #32
 8004b4a:	f7ff fb8d 	bl	8004268 <ssd1306_SetCursor>
				  						snprintf((char *)bufferscreen,15, "%0.0fmin%0.0fs",floor(pace),floor(sec));
 8004b4e:	6978      	ldr	r0, [r7, #20]
 8004b50:	f7fb fcd2 	bl	80004f8 <__aeabi_f2d>
 8004b54:	4602      	mov	r2, r0
 8004b56:	460b      	mov	r3, r1
 8004b58:	ec43 2b10 	vmov	d0, r2, r3
 8004b5c:	f019 fbd0 	bl	801e300 <floor>
 8004b60:	eeb0 8a40 	vmov.f32	s16, s0
 8004b64:	eef0 8a60 	vmov.f32	s17, s1
 8004b68:	6938      	ldr	r0, [r7, #16]
 8004b6a:	f7fb fcc5 	bl	80004f8 <__aeabi_f2d>
 8004b6e:	4602      	mov	r2, r0
 8004b70:	460b      	mov	r3, r1
 8004b72:	ec43 2b10 	vmov	d0, r2, r3
 8004b76:	f019 fbc3 	bl	801e300 <floor>
 8004b7a:	eeb0 7a40 	vmov.f32	s14, s0
 8004b7e:	eef0 7a60 	vmov.f32	s15, s1
 8004b82:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004b86:	ed8d 8b00 	vstr	d8, [sp]
 8004b8a:	4a3d      	ldr	r2, [pc, #244]	@ (8004c80 <statemachine+0x330>)
 8004b8c:	210f      	movs	r1, #15
 8004b8e:	4835      	ldr	r0, [pc, #212]	@ (8004c64 <statemachine+0x314>)
 8004b90:	f016 fc98 	bl	801b4c4 <sniprintf>
				  						ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8004b94:	4a3b      	ldr	r2, [pc, #236]	@ (8004c84 <statemachine+0x334>)
 8004b96:	2301      	movs	r3, #1
 8004b98:	ca06      	ldmia	r2, {r1, r2}
 8004b9a:	4832      	ldr	r0, [pc, #200]	@ (8004c64 <statemachine+0x314>)
 8004b9c:	f7ff fb3e 	bl	800421c <ssd1306_WriteString>
				  						ssd1306_SetCursor(32, 22);
 8004ba0:	2116      	movs	r1, #22
 8004ba2:	2020      	movs	r0, #32
 8004ba4:	f7ff fb60 	bl	8004268 <ssd1306_SetCursor>
				  						ssd1306_WriteString("pace", Font_6x8, White);
 8004ba8:	4a30      	ldr	r2, [pc, #192]	@ (8004c6c <statemachine+0x31c>)
 8004baa:	2301      	movs	r3, #1
 8004bac:	ca06      	ldmia	r2, {r1, r2}
 8004bae:	4836      	ldr	r0, [pc, #216]	@ (8004c88 <statemachine+0x338>)
 8004bb0:	f7ff fb34 	bl	800421c <ssd1306_WriteString>
				  						ssd1306_SetCursor(32, 30);
 8004bb4:	211e      	movs	r1, #30
 8004bb6:	2020      	movs	r0, #32
 8004bb8:	f7ff fb56 	bl	8004268 <ssd1306_SetCursor>
				  						snprintf((char *)bufferscreen,15, "V=%0.1fkmh",vitmax*3.6);
 8004bbc:	4b22      	ldr	r3, [pc, #136]	@ (8004c48 <statemachine+0x2f8>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	f7fb fc99 	bl	80004f8 <__aeabi_f2d>
 8004bc6:	a31c      	add	r3, pc, #112	@ (adr r3, 8004c38 <statemachine+0x2e8>)
 8004bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bcc:	f7fb fcec 	bl	80005a8 <__aeabi_dmul>
 8004bd0:	4602      	mov	r2, r0
 8004bd2:	460b      	mov	r3, r1
 8004bd4:	e9cd 2300 	strd	r2, r3, [sp]
 8004bd8:	4a2c      	ldr	r2, [pc, #176]	@ (8004c8c <statemachine+0x33c>)
 8004bda:	210f      	movs	r1, #15
 8004bdc:	4821      	ldr	r0, [pc, #132]	@ (8004c64 <statemachine+0x314>)
 8004bde:	f016 fc71 	bl	801b4c4 <sniprintf>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8004be2:	4a22      	ldr	r2, [pc, #136]	@ (8004c6c <statemachine+0x31c>)
 8004be4:	2301      	movs	r3, #1
 8004be6:	ca06      	ldmia	r2, {r1, r2}
 8004be8:	481e      	ldr	r0, [pc, #120]	@ (8004c64 <statemachine+0x314>)
 8004bea:	f7ff fb17 	bl	800421c <ssd1306_WriteString>
				  						batterygauge(vbat,79, 45,1);
 8004bee:	4b21      	ldr	r3, [pc, #132]	@ (8004c74 <statemachine+0x324>)
 8004bf0:	edd3 7a00 	vldr	s15, [r3]
 8004bf4:	2201      	movs	r2, #1
 8004bf6:	212d      	movs	r1, #45	@ 0x2d
 8004bf8:	204f      	movs	r0, #79	@ 0x4f
 8004bfa:	eeb0 0a67 	vmov.f32	s0, s15
 8004bfe:	f7ff fccb 	bl	8004598 <batterygauge>



				  					 if(BTN_B>=1){
 8004c02:	4b1d      	ldr	r3, [pc, #116]	@ (8004c78 <statemachine+0x328>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	dd42      	ble.n	8004c90 <statemachine+0x340>
				  								spdstate--;
 8004c0a:	4b14      	ldr	r3, [pc, #80]	@ (8004c5c <statemachine+0x30c>)
 8004c0c:	781b      	ldrb	r3, [r3, #0]
 8004c0e:	3b01      	subs	r3, #1
 8004c10:	b2da      	uxtb	r2, r3
 8004c12:	4b12      	ldr	r3, [pc, #72]	@ (8004c5c <statemachine+0x30c>)
 8004c14:	701a      	strb	r2, [r3, #0]
				  								spdstate--;
 8004c16:	4b11      	ldr	r3, [pc, #68]	@ (8004c5c <statemachine+0x30c>)
 8004c18:	781b      	ldrb	r3, [r3, #0]
 8004c1a:	3b01      	subs	r3, #1
 8004c1c:	b2da      	uxtb	r2, r3
 8004c1e:	4b0f      	ldr	r3, [pc, #60]	@ (8004c5c <statemachine+0x30c>)
 8004c20:	701a      	strb	r2, [r3, #0]
				  								BTN_B=0;
 8004c22:	4b15      	ldr	r3, [pc, #84]	@ (8004c78 <statemachine+0x328>)
 8004c24:	2200      	movs	r2, #0
 8004c26:	601a      	str	r2, [r3, #0]
				  					 					 				  	}




				  					 break;
 8004c28:	e032      	b.n	8004c90 <statemachine+0x340>
				  break;
 8004c2a:	bf00      	nop
 8004c2c:	e031      	b.n	8004c92 <statemachine+0x342>
					 break;
 8004c2e:	bf00      	nop
 8004c30:	e02f      	b.n	8004c92 <statemachine+0x342>
 8004c32:	bf00      	nop
 8004c34:	f3af 8000 	nop.w
 8004c38:	cccccccd 	.word	0xcccccccd
 8004c3c:	400ccccc 	.word	0x400ccccc
 8004c40:	200005e8 	.word	0x200005e8
 8004c44:	20000738 	.word	0x20000738
 8004c48:	20000a4c 	.word	0x20000a4c
 8004c4c:	42700000 	.word	0x42700000
 8004c50:	447a0000 	.word	0x447a0000
 8004c54:	404e0000 	.word	0x404e0000
 8004c58:	42c60000 	.word	0x42c60000
 8004c5c:	200005e9 	.word	0x200005e9
 8004c60:	0801fe10 	.word	0x0801fe10
 8004c64:	200009d8 	.word	0x200009d8
 8004c68:	20000024 	.word	0x20000024
 8004c6c:	20000014 	.word	0x20000014
 8004c70:	0801fe18 	.word	0x0801fe18
 8004c74:	200007b0 	.word	0x200007b0
 8004c78:	2000077c 	.word	0x2000077c
 8004c7c:	0801fe24 	.word	0x0801fe24
 8004c80:	0801fe2c 	.word	0x0801fe2c
 8004c84:	2000001c 	.word	0x2000001c
 8004c88:	0801fe3c 	.word	0x0801fe3c
 8004c8c:	0801fe44 	.word	0x0801fe44
				  					 break;
 8004c90:	bf00      	nop
				  }
				  					if(BTN_A>=1){
 8004c92:	4b84      	ldr	r3, [pc, #528]	@ (8004ea4 <statemachine+0x554>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	dd0b      	ble.n	8004cb2 <statemachine+0x362>
				  									 					state++;
 8004c9a:	4b83      	ldr	r3, [pc, #524]	@ (8004ea8 <statemachine+0x558>)
 8004c9c:	781b      	ldrb	r3, [r3, #0]
 8004c9e:	3301      	adds	r3, #1
 8004ca0:	b2da      	uxtb	r2, r3
 8004ca2:	4b81      	ldr	r3, [pc, #516]	@ (8004ea8 <statemachine+0x558>)
 8004ca4:	701a      	strb	r2, [r3, #0]
				  									 					BTN_A=0;
 8004ca6:	4b7f      	ldr	r3, [pc, #508]	@ (8004ea4 <statemachine+0x554>)
 8004ca8:	2200      	movs	r2, #0
 8004caa:	601a      	str	r2, [r3, #0]
				  									 					BTN_B=0;
 8004cac:	4b7f      	ldr	r3, [pc, #508]	@ (8004eac <statemachine+0x55c>)
 8004cae:	2200      	movs	r2, #0
 8004cb0:	601a      	str	r2, [r3, #0]
				  									  	}
				  									 	 if(BTN_A_LONG>=1){
 8004cb2:	4b7f      	ldr	r3, [pc, #508]	@ (8004eb0 <statemachine+0x560>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	dd23      	ble.n	8004d02 <statemachine+0x3b2>
				  									 						 				 									state++;
 8004cba:	4b7b      	ldr	r3, [pc, #492]	@ (8004ea8 <statemachine+0x558>)
 8004cbc:	781b      	ldrb	r3, [r3, #0]
 8004cbe:	3301      	adds	r3, #1
 8004cc0:	b2da      	uxtb	r2, r3
 8004cc2:	4b79      	ldr	r3, [pc, #484]	@ (8004ea8 <statemachine+0x558>)
 8004cc4:	701a      	strb	r2, [r3, #0]
				  									 						 				 									state++;
 8004cc6:	4b78      	ldr	r3, [pc, #480]	@ (8004ea8 <statemachine+0x558>)
 8004cc8:	781b      	ldrb	r3, [r3, #0]
 8004cca:	3301      	adds	r3, #1
 8004ccc:	b2da      	uxtb	r2, r3
 8004cce:	4b76      	ldr	r3, [pc, #472]	@ (8004ea8 <statemachine+0x558>)
 8004cd0:	701a      	strb	r2, [r3, #0]
				  									 						 				 									state++;
 8004cd2:	4b75      	ldr	r3, [pc, #468]	@ (8004ea8 <statemachine+0x558>)
 8004cd4:	781b      	ldrb	r3, [r3, #0]
 8004cd6:	3301      	adds	r3, #1
 8004cd8:	b2da      	uxtb	r2, r3
 8004cda:	4b73      	ldr	r3, [pc, #460]	@ (8004ea8 <statemachine+0x558>)
 8004cdc:	701a      	strb	r2, [r3, #0]
				  									 						 				 									state++;
 8004cde:	4b72      	ldr	r3, [pc, #456]	@ (8004ea8 <statemachine+0x558>)
 8004ce0:	781b      	ldrb	r3, [r3, #0]
 8004ce2:	3301      	adds	r3, #1
 8004ce4:	b2da      	uxtb	r2, r3
 8004ce6:	4b70      	ldr	r3, [pc, #448]	@ (8004ea8 <statemachine+0x558>)
 8004ce8:	701a      	strb	r2, [r3, #0]
				  									 						 				 									state++;
 8004cea:	4b6f      	ldr	r3, [pc, #444]	@ (8004ea8 <statemachine+0x558>)
 8004cec:	781b      	ldrb	r3, [r3, #0]
 8004cee:	3301      	adds	r3, #1
 8004cf0:	b2da      	uxtb	r2, r3
 8004cf2:	4b6d      	ldr	r3, [pc, #436]	@ (8004ea8 <statemachine+0x558>)
 8004cf4:	701a      	strb	r2, [r3, #0]

				  									 						 				 									  			 	BTN_A_LONG=0;
 8004cf6:	4b6e      	ldr	r3, [pc, #440]	@ (8004eb0 <statemachine+0x560>)
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	601a      	str	r2, [r3, #0]
				  									 						 				 									  			 	BTN_B=0;
 8004cfc:	4b6b      	ldr	r3, [pc, #428]	@ (8004eac <statemachine+0x55c>)
 8004cfe:	2200      	movs	r2, #0
 8004d00:	601a      	str	r2, [r3, #0]
				  									 						 				 									  	}
				  									 	 if(BTN_B_LONG>=1){
 8004d02:	4b6c      	ldr	r3, [pc, #432]	@ (8004eb4 <statemachine+0x564>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	f341 84aa 	ble.w	8006660 <statemachine+0x1d10>
				  									 					  							  vitmax=0;
 8004d0c:	4b6a      	ldr	r3, [pc, #424]	@ (8004eb8 <statemachine+0x568>)
 8004d0e:	f04f 0200 	mov.w	r2, #0
 8004d12:	601a      	str	r2, [r3, #0]
				  									 					  							BTN_B_LONG=0;
 8004d14:	4b67      	ldr	r3, [pc, #412]	@ (8004eb4 <statemachine+0x564>)
 8004d16:	2200      	movs	r2, #0
 8004d18:	601a      	str	r2, [r3, #0]
				  									 					  						}
				  									 	 break;
 8004d1a:	f001 bca1 	b.w	8006660 <statemachine+0x1d10>


				  case STATE_BALISE:
					  ssd1306_Fill(Black);
 8004d1e:	2000      	movs	r0, #0
 8004d20:	f7ff f960 	bl	8003fe4 <ssd1306_Fill>

					  if(settimeen==0){
 8004d24:	4b65      	ldr	r3, [pc, #404]	@ (8004ebc <statemachine+0x56c>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d145      	bne.n	8004db8 <statemachine+0x468>

						  if(myData.fix==1){
 8004d2c:	4b64      	ldr	r3, [pc, #400]	@ (8004ec0 <statemachine+0x570>)
 8004d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d30:	2b01      	cmp	r3, #1
 8004d32:	d141      	bne.n	8004db8 <statemachine+0x468>
							settimeen=1;
 8004d34:	4b61      	ldr	r3, [pc, #388]	@ (8004ebc <statemachine+0x56c>)
 8004d36:	2201      	movs	r2, #1
 8004d38:	601a      	str	r2, [r3, #0]
							HR=(myData.lastMeasure[0]&0x0f)*10+(myData.lastMeasure[1]&0x0f);
 8004d3a:	4b61      	ldr	r3, [pc, #388]	@ (8004ec0 <statemachine+0x570>)
 8004d3c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004d40:	f003 030f 	and.w	r3, r3, #15
 8004d44:	b2db      	uxtb	r3, r3
 8004d46:	461a      	mov	r2, r3
 8004d48:	0092      	lsls	r2, r2, #2
 8004d4a:	4413      	add	r3, r2
 8004d4c:	005b      	lsls	r3, r3, #1
 8004d4e:	b2da      	uxtb	r2, r3
 8004d50:	4b5b      	ldr	r3, [pc, #364]	@ (8004ec0 <statemachine+0x570>)
 8004d52:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8004d56:	f003 030f 	and.w	r3, r3, #15
 8004d5a:	b2db      	uxtb	r3, r3
 8004d5c:	4413      	add	r3, r2
 8004d5e:	b2da      	uxtb	r2, r3
 8004d60:	4b58      	ldr	r3, [pc, #352]	@ (8004ec4 <statemachine+0x574>)
 8004d62:	701a      	strb	r2, [r3, #0]
							MINUTE=(myData.lastMeasure[2]&0x0f)*10+(myData.lastMeasure[3]&0x0f);
 8004d64:	4b56      	ldr	r3, [pc, #344]	@ (8004ec0 <statemachine+0x570>)
 8004d66:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8004d6a:	f003 030f 	and.w	r3, r3, #15
 8004d6e:	b2db      	uxtb	r3, r3
 8004d70:	461a      	mov	r2, r3
 8004d72:	0092      	lsls	r2, r2, #2
 8004d74:	4413      	add	r3, r2
 8004d76:	005b      	lsls	r3, r3, #1
 8004d78:	b2da      	uxtb	r2, r3
 8004d7a:	4b51      	ldr	r3, [pc, #324]	@ (8004ec0 <statemachine+0x570>)
 8004d7c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8004d80:	f003 030f 	and.w	r3, r3, #15
 8004d84:	b2db      	uxtb	r3, r3
 8004d86:	4413      	add	r3, r2
 8004d88:	b2da      	uxtb	r2, r3
 8004d8a:	4b4f      	ldr	r3, [pc, #316]	@ (8004ec8 <statemachine+0x578>)
 8004d8c:	701a      	strb	r2, [r3, #0]
							SEC=(myData.lastMeasure[4]&0x0f)*10+(myData.lastMeasure[5]&0x0f);
 8004d8e:	4b4c      	ldr	r3, [pc, #304]	@ (8004ec0 <statemachine+0x570>)
 8004d90:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004d94:	f003 030f 	and.w	r3, r3, #15
 8004d98:	b2db      	uxtb	r3, r3
 8004d9a:	461a      	mov	r2, r3
 8004d9c:	0092      	lsls	r2, r2, #2
 8004d9e:	4413      	add	r3, r2
 8004da0:	005b      	lsls	r3, r3, #1
 8004da2:	b2da      	uxtb	r2, r3
 8004da4:	4b46      	ldr	r3, [pc, #280]	@ (8004ec0 <statemachine+0x570>)
 8004da6:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8004daa:	f003 030f 	and.w	r3, r3, #15
 8004dae:	b2db      	uxtb	r3, r3
 8004db0:	4413      	add	r3, r2
 8004db2:	b2da      	uxtb	r2, r3
 8004db4:	4b45      	ldr	r3, [pc, #276]	@ (8004ecc <statemachine+0x57c>)
 8004db6:	701a      	strb	r2, [r3, #0]





					  switch(balisestate){
 8004db8:	4b45      	ldr	r3, [pc, #276]	@ (8004ed0 <statemachine+0x580>)
 8004dba:	781b      	ldrb	r3, [r3, #0]
 8004dbc:	2b02      	cmp	r3, #2
 8004dbe:	f000 83c2 	beq.w	8005546 <statemachine+0xbf6>
 8004dc2:	2b02      	cmp	r3, #2
 8004dc4:	f301 844e 	bgt.w	8006664 <statemachine+0x1d14>
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d004      	beq.n	8004dd6 <statemachine+0x486>
 8004dcc:	2b01      	cmp	r3, #1
 8004dce:	f000 8093 	beq.w	8004ef8 <statemachine+0x5a8>
						  				 									 									  	}

					  }


					  break;
 8004dd2:	f001 bc47 	b.w	8006664 <statemachine+0x1d14>
						  ssd1306_SetCursor(32,12);
 8004dd6:	210c      	movs	r1, #12
 8004dd8:	2020      	movs	r0, #32
 8004dda:	f7ff fa45 	bl	8004268 <ssd1306_SetCursor>
						  ssd1306_WriteString("Tracker",Font_6x8,White);
 8004dde:	4a3d      	ldr	r2, [pc, #244]	@ (8004ed4 <statemachine+0x584>)
 8004de0:	2301      	movs	r3, #1
 8004de2:	ca06      	ldmia	r2, {r1, r2}
 8004de4:	483c      	ldr	r0, [pc, #240]	@ (8004ed8 <statemachine+0x588>)
 8004de6:	f7ff fa19 	bl	800421c <ssd1306_WriteString>
						  snprintf((char *)bufferscreen,50, "offset=%d",pageoffset);
 8004dea:	4b3c      	ldr	r3, [pc, #240]	@ (8004edc <statemachine+0x58c>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4a3c      	ldr	r2, [pc, #240]	@ (8004ee0 <statemachine+0x590>)
 8004df0:	2132      	movs	r1, #50	@ 0x32
 8004df2:	483c      	ldr	r0, [pc, #240]	@ (8004ee4 <statemachine+0x594>)
 8004df4:	f016 fb66 	bl	801b4c4 <sniprintf>
						  ssd1306_SetCursor(32,22);
 8004df8:	2116      	movs	r1, #22
 8004dfa:	2020      	movs	r0, #32
 8004dfc:	f7ff fa34 	bl	8004268 <ssd1306_SetCursor>
						  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 8004e00:	4a39      	ldr	r2, [pc, #228]	@ (8004ee8 <statemachine+0x598>)
 8004e02:	2301      	movs	r3, #1
 8004e04:	ca06      	ldmia	r2, {r1, r2}
 8004e06:	4837      	ldr	r0, [pc, #220]	@ (8004ee4 <statemachine+0x594>)
 8004e08:	f7ff fa08 	bl	800421c <ssd1306_WriteString>
						  snprintf((char *)bufferscreen,50, "page=%d",pagenumber);
 8004e0c:	4b37      	ldr	r3, [pc, #220]	@ (8004eec <statemachine+0x59c>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a37      	ldr	r2, [pc, #220]	@ (8004ef0 <statemachine+0x5a0>)
 8004e12:	2132      	movs	r1, #50	@ 0x32
 8004e14:	4833      	ldr	r0, [pc, #204]	@ (8004ee4 <statemachine+0x594>)
 8004e16:	f016 fb55 	bl	801b4c4 <sniprintf>
						  ssd1306_SetCursor(32,32);
 8004e1a:	2120      	movs	r1, #32
 8004e1c:	2020      	movs	r0, #32
 8004e1e:	f7ff fa23 	bl	8004268 <ssd1306_SetCursor>
						  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 8004e22:	4a31      	ldr	r2, [pc, #196]	@ (8004ee8 <statemachine+0x598>)
 8004e24:	2301      	movs	r3, #1
 8004e26:	ca06      	ldmia	r2, {r1, r2}
 8004e28:	482e      	ldr	r0, [pc, #184]	@ (8004ee4 <statemachine+0x594>)
 8004e2a:	f7ff f9f7 	bl	800421c <ssd1306_WriteString>
						  if(BTN_B_LONG>=1){
 8004e2e:	4b21      	ldr	r3, [pc, #132]	@ (8004eb4 <statemachine+0x564>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	dd0e      	ble.n	8004e54 <statemachine+0x504>
							balisestate++;
 8004e36:	4b26      	ldr	r3, [pc, #152]	@ (8004ed0 <statemachine+0x580>)
 8004e38:	781b      	ldrb	r3, [r3, #0]
 8004e3a:	3301      	adds	r3, #1
 8004e3c:	b2da      	uxtb	r2, r3
 8004e3e:	4b24      	ldr	r3, [pc, #144]	@ (8004ed0 <statemachine+0x580>)
 8004e40:	701a      	strb	r2, [r3, #0]
							BTN_B_LONG=0;
 8004e42:	4b1c      	ldr	r3, [pc, #112]	@ (8004eb4 <statemachine+0x564>)
 8004e44:	2200      	movs	r2, #0
 8004e46:	601a      	str	r2, [r3, #0]
							BTN_A=0;
 8004e48:	4b16      	ldr	r3, [pc, #88]	@ (8004ea4 <statemachine+0x554>)
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	601a      	str	r2, [r3, #0]
							HAL_TIM_Base_Start_IT(&htim17);
 8004e4e:	4829      	ldr	r0, [pc, #164]	@ (8004ef4 <statemachine+0x5a4>)
 8004e50:	f00a f912 	bl	800f078 <HAL_TIM_Base_Start_IT>
						  if(BTN_A>=1){
 8004e54:	4b13      	ldr	r3, [pc, #76]	@ (8004ea4 <statemachine+0x554>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	dd0e      	ble.n	8004e7a <statemachine+0x52a>
						  				  			 	state++;
 8004e5c:	4b12      	ldr	r3, [pc, #72]	@ (8004ea8 <statemachine+0x558>)
 8004e5e:	781b      	ldrb	r3, [r3, #0]
 8004e60:	3301      	adds	r3, #1
 8004e62:	b2da      	uxtb	r2, r3
 8004e64:	4b10      	ldr	r3, [pc, #64]	@ (8004ea8 <statemachine+0x558>)
 8004e66:	701a      	strb	r2, [r3, #0]
						  				  			 	BTN_A=0;
 8004e68:	4b0e      	ldr	r3, [pc, #56]	@ (8004ea4 <statemachine+0x554>)
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	601a      	str	r2, [r3, #0]
						  				  			 	BTN_B=0;
 8004e6e:	4b0f      	ldr	r3, [pc, #60]	@ (8004eac <statemachine+0x55c>)
 8004e70:	2200      	movs	r2, #0
 8004e72:	601a      	str	r2, [r3, #0]
						  				  			 	settimeen=0;
 8004e74:	4b11      	ldr	r3, [pc, #68]	@ (8004ebc <statemachine+0x56c>)
 8004e76:	2200      	movs	r2, #0
 8004e78:	601a      	str	r2, [r3, #0]
						  if(BTN_A_LONG>=1){
 8004e7a:	4b0d      	ldr	r3, [pc, #52]	@ (8004eb0 <statemachine+0x560>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	f340 83b3 	ble.w	80055ea <statemachine+0xc9a>
									  state--;
 8004e84:	4b08      	ldr	r3, [pc, #32]	@ (8004ea8 <statemachine+0x558>)
 8004e86:	781b      	ldrb	r3, [r3, #0]
 8004e88:	3b01      	subs	r3, #1
 8004e8a:	b2da      	uxtb	r2, r3
 8004e8c:	4b06      	ldr	r3, [pc, #24]	@ (8004ea8 <statemachine+0x558>)
 8004e8e:	701a      	strb	r2, [r3, #0]
									BTN_A_LONG=0;
 8004e90:	4b07      	ldr	r3, [pc, #28]	@ (8004eb0 <statemachine+0x560>)
 8004e92:	2200      	movs	r2, #0
 8004e94:	601a      	str	r2, [r3, #0]
									BTN_B=0;
 8004e96:	4b05      	ldr	r3, [pc, #20]	@ (8004eac <statemachine+0x55c>)
 8004e98:	2200      	movs	r2, #0
 8004e9a:	601a      	str	r2, [r3, #0]
									settimeen=0;
 8004e9c:	4b07      	ldr	r3, [pc, #28]	@ (8004ebc <statemachine+0x56c>)
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	601a      	str	r2, [r3, #0]
						  break;
 8004ea2:	e3a2      	b.n	80055ea <statemachine+0xc9a>
 8004ea4:	20000778 	.word	0x20000778
 8004ea8:	200005e8 	.word	0x200005e8
 8004eac:	2000077c 	.word	0x2000077c
 8004eb0:	20000ab0 	.word	0x20000ab0
 8004eb4:	20000aac 	.word	0x20000aac
 8004eb8:	20000a4c 	.word	0x20000a4c
 8004ebc:	20000a98 	.word	0x20000a98
 8004ec0:	20000738 	.word	0x20000738
 8004ec4:	20000a95 	.word	0x20000a95
 8004ec8:	20000a96 	.word	0x20000a96
 8004ecc:	20000a94 	.word	0x20000a94
 8004ed0:	200005ed 	.word	0x200005ed
 8004ed4:	20000014 	.word	0x20000014
 8004ed8:	0801fe50 	.word	0x0801fe50
 8004edc:	200009b4 	.word	0x200009b4
 8004ee0:	0801fe58 	.word	0x0801fe58
 8004ee4:	200009d8 	.word	0x200009d8
 8004ee8:	2000001c 	.word	0x2000001c
 8004eec:	200009b8 	.word	0x200009b8
 8004ef0:	0801fe64 	.word	0x0801fe64
 8004ef4:	20001198 	.word	0x20001198
						  if(myData.speed>=vitmax){
 8004ef8:	4bad      	ldr	r3, [pc, #692]	@ (80051b0 <statemachine+0x860>)
 8004efa:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8004efe:	4bad      	ldr	r3, [pc, #692]	@ (80051b4 <statemachine+0x864>)
 8004f00:	edd3 7a00 	vldr	s15, [r3]
 8004f04:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004f08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f0c:	db03      	blt.n	8004f16 <statemachine+0x5c6>
						  									 vitmax=myData.speed;
 8004f0e:	4ba8      	ldr	r3, [pc, #672]	@ (80051b0 <statemachine+0x860>)
 8004f10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f12:	4aa8      	ldr	r2, [pc, #672]	@ (80051b4 <statemachine+0x864>)
 8004f14:	6013      	str	r3, [r2, #0]
						  if(pagenumber+1>=MAX_WRITE_PAGE){
 8004f16:	4ba8      	ldr	r3, [pc, #672]	@ (80051b8 <statemachine+0x868>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f246 32fd 	movw	r2, #25597	@ 0x63fd
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	dd05      	ble.n	8004f2e <statemachine+0x5de>
							  HAL_TIM_Base_Stop_IT(&htim17);
 8004f22:	48a6      	ldr	r0, [pc, #664]	@ (80051bc <statemachine+0x86c>)
 8004f24:	f00a f8f6 	bl	800f114 <HAL_TIM_Base_Stop_IT>
							  balisestate=2;
 8004f28:	4ba5      	ldr	r3, [pc, #660]	@ (80051c0 <statemachine+0x870>)
 8004f2a:	2202      	movs	r2, #2
 8004f2c:	701a      	strb	r2, [r3, #0]
						  if(enablewrite==1){
 8004f2e:	4ba5      	ldr	r3, [pc, #660]	@ (80051c4 <statemachine+0x874>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	2b01      	cmp	r3, #1
 8004f34:	f040 80f4 	bne.w	8005120 <statemachine+0x7d0>
							  oldlat=myData.latitude;
 8004f38:	4b9d      	ldr	r3, [pc, #628]	@ (80051b0 <statemachine+0x860>)
 8004f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f3e:	49a2      	ldr	r1, [pc, #648]	@ (80051c8 <statemachine+0x878>)
 8004f40:	e9c1 2300 	strd	r2, r3, [r1]
							  oldlong=myData.longitude;
 8004f44:	4b9a      	ldr	r3, [pc, #616]	@ (80051b0 <statemachine+0x860>)
 8004f46:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8004f4a:	49a0      	ldr	r1, [pc, #640]	@ (80051cc <statemachine+0x87c>)
 8004f4c:	e9c1 2300 	strd	r2, r3, [r1]
							  nmea_parse(&myData, DataBuffer);
 8004f50:	499f      	ldr	r1, [pc, #636]	@ (80051d0 <statemachine+0x880>)
 8004f52:	4897      	ldr	r0, [pc, #604]	@ (80051b0 <statemachine+0x860>)
 8004f54:	f7fe faea 	bl	800352c <nmea_parse>
							  if(distancecalc(oldlat, myData.latitude,oldlong, myData.longitude) > 139.0){//correspond à 500kmh pendant 1sec
 8004f58:	4b9b      	ldr	r3, [pc, #620]	@ (80051c8 <statemachine+0x878>)
 8004f5a:	ed93 7b00 	vldr	d7, [r3]
 8004f5e:	4b94      	ldr	r3, [pc, #592]	@ (80051b0 <statemachine+0x860>)
 8004f60:	ed93 6b00 	vldr	d6, [r3]
 8004f64:	4b99      	ldr	r3, [pc, #612]	@ (80051cc <statemachine+0x87c>)
 8004f66:	ed93 5b00 	vldr	d5, [r3]
 8004f6a:	4b91      	ldr	r3, [pc, #580]	@ (80051b0 <statemachine+0x860>)
 8004f6c:	ed93 4b04 	vldr	d4, [r3, #16]
 8004f70:	eeb0 3a44 	vmov.f32	s6, s8
 8004f74:	eef0 3a64 	vmov.f32	s7, s9
 8004f78:	eeb0 2a45 	vmov.f32	s4, s10
 8004f7c:	eef0 2a65 	vmov.f32	s5, s11
 8004f80:	eeb0 1a46 	vmov.f32	s2, s12
 8004f84:	eef0 1a66 	vmov.f32	s3, s13
 8004f88:	eeb0 0a47 	vmov.f32	s0, s14
 8004f8c:	eef0 0a67 	vmov.f32	s1, s15
 8004f90:	f7fe fb66 	bl	8003660 <distancecalc>
 8004f94:	ec51 0b10 	vmov	r0, r1, d0
 8004f98:	a383      	add	r3, pc, #524	@ (adr r3, 80051a8 <statemachine+0x858>)
 8004f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f9e:	f7fb fd93 	bl	8000ac8 <__aeabi_dcmpgt>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d04d      	beq.n	8005044 <statemachine+0x6f4>
								  myData.latitude=oldlat;
 8004fa8:	4b87      	ldr	r3, [pc, #540]	@ (80051c8 <statemachine+0x878>)
 8004faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fae:	4980      	ldr	r1, [pc, #512]	@ (80051b0 <statemachine+0x860>)
 8004fb0:	e9c1 2300 	strd	r2, r3, [r1]
								  myData.longitude=oldlong;
 8004fb4:	4b85      	ldr	r3, [pc, #532]	@ (80051cc <statemachine+0x87c>)
 8004fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fba:	497d      	ldr	r1, [pc, #500]	@ (80051b0 <statemachine+0x860>)
 8004fbc:	e9c1 2304 	strd	r2, r3, [r1, #16]
								  if(barocheck==HAL_OK){
 8004fc0:	4b84      	ldr	r3, [pc, #528]	@ (80051d4 <statemachine+0x884>)
 8004fc2:	781b      	ldrb	r3, [r3, #0]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d120      	bne.n	800500a <statemachine+0x6ba>
									  barocheck=PADS_continuous_read(&hi2c1);
 8004fc8:	4883      	ldr	r0, [pc, #524]	@ (80051d8 <statemachine+0x888>)
 8004fca:	f7fc f83d 	bl	8001048 <PADS_continuous_read>
 8004fce:	4603      	mov	r3, r0
 8004fd0:	461a      	mov	r2, r3
 8004fd2:	4b80      	ldr	r3, [pc, #512]	@ (80051d4 <statemachine+0x884>)
 8004fd4:	701a      	strb	r2, [r3, #0]
									  flashbufferlen=csvframe((uint8_t *)flashwrite,temp,vbat,&myData,myData.satelliteCount,alt);
 8004fd6:	4b81      	ldr	r3, [pc, #516]	@ (80051dc <statemachine+0x88c>)
 8004fd8:	edd3 7a00 	vldr	s15, [r3]
 8004fdc:	4b80      	ldr	r3, [pc, #512]	@ (80051e0 <statemachine+0x890>)
 8004fde:	ed93 7a00 	vldr	s14, [r3]
 8004fe2:	4b73      	ldr	r3, [pc, #460]	@ (80051b0 <statemachine+0x860>)
 8004fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fe6:	4a7f      	ldr	r2, [pc, #508]	@ (80051e4 <statemachine+0x894>)
 8004fe8:	edd2 6a00 	vldr	s13, [r2]
 8004fec:	eeb0 1a66 	vmov.f32	s2, s13
 8004ff0:	461a      	mov	r2, r3
 8004ff2:	496f      	ldr	r1, [pc, #444]	@ (80051b0 <statemachine+0x860>)
 8004ff4:	eef0 0a47 	vmov.f32	s1, s14
 8004ff8:	eeb0 0a67 	vmov.f32	s0, s15
 8004ffc:	487a      	ldr	r0, [pc, #488]	@ (80051e8 <statemachine+0x898>)
 8004ffe:	f7fe fd8b 	bl	8003b18 <csvframe>
 8005002:	4603      	mov	r3, r0
 8005004:	4a79      	ldr	r2, [pc, #484]	@ (80051ec <statemachine+0x89c>)
 8005006:	6013      	str	r3, [r2, #0]
 8005008:	e015      	b.n	8005036 <statemachine+0x6e6>
									  flashbufferlen=csvframe((uint8_t *)flashwrite,temp,vbat,&myData,myData.satelliteCount,0.0);
 800500a:	4b74      	ldr	r3, [pc, #464]	@ (80051dc <statemachine+0x88c>)
 800500c:	edd3 7a00 	vldr	s15, [r3]
 8005010:	4b73      	ldr	r3, [pc, #460]	@ (80051e0 <statemachine+0x890>)
 8005012:	ed93 7a00 	vldr	s14, [r3]
 8005016:	4b66      	ldr	r3, [pc, #408]	@ (80051b0 <statemachine+0x860>)
 8005018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800501a:	ed9f 1a75 	vldr	s2, [pc, #468]	@ 80051f0 <statemachine+0x8a0>
 800501e:	461a      	mov	r2, r3
 8005020:	4963      	ldr	r1, [pc, #396]	@ (80051b0 <statemachine+0x860>)
 8005022:	eef0 0a47 	vmov.f32	s1, s14
 8005026:	eeb0 0a67 	vmov.f32	s0, s15
 800502a:	486f      	ldr	r0, [pc, #444]	@ (80051e8 <statemachine+0x898>)
 800502c:	f7fe fd74 	bl	8003b18 <csvframe>
 8005030:	4603      	mov	r3, r0
 8005032:	4a6e      	ldr	r2, [pc, #440]	@ (80051ec <statemachine+0x89c>)
 8005034:	6013      	str	r3, [r2, #0]
								  writebuffertoflash((uint8_t*)flashwrite,flashbufferlen);
 8005036:	4b6d      	ldr	r3, [pc, #436]	@ (80051ec <statemachine+0x89c>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4619      	mov	r1, r3
 800503c:	486a      	ldr	r0, [pc, #424]	@ (80051e8 <statemachine+0x898>)
 800503e:	f7fe fea1 	bl	8003d84 <writebuffertoflash>
 8005042:	e06a      	b.n	800511a <statemachine+0x7ca>
								  distanceparcouru=distanceparcouru + distancecalc(oldlat, myData.latitude,oldlong, myData.longitude);
 8005044:	4b60      	ldr	r3, [pc, #384]	@ (80051c8 <statemachine+0x878>)
 8005046:	ed93 7b00 	vldr	d7, [r3]
 800504a:	4b59      	ldr	r3, [pc, #356]	@ (80051b0 <statemachine+0x860>)
 800504c:	ed93 6b00 	vldr	d6, [r3]
 8005050:	4b5e      	ldr	r3, [pc, #376]	@ (80051cc <statemachine+0x87c>)
 8005052:	ed93 5b00 	vldr	d5, [r3]
 8005056:	4b56      	ldr	r3, [pc, #344]	@ (80051b0 <statemachine+0x860>)
 8005058:	ed93 4b04 	vldr	d4, [r3, #16]
 800505c:	eeb0 3a44 	vmov.f32	s6, s8
 8005060:	eef0 3a64 	vmov.f32	s7, s9
 8005064:	eeb0 2a45 	vmov.f32	s4, s10
 8005068:	eef0 2a65 	vmov.f32	s5, s11
 800506c:	eeb0 1a46 	vmov.f32	s2, s12
 8005070:	eef0 1a66 	vmov.f32	s3, s13
 8005074:	eeb0 0a47 	vmov.f32	s0, s14
 8005078:	eef0 0a67 	vmov.f32	s1, s15
 800507c:	f7fe faf0 	bl	8003660 <distancecalc>
 8005080:	ec51 0b10 	vmov	r0, r1, d0
 8005084:	4b5b      	ldr	r3, [pc, #364]	@ (80051f4 <statemachine+0x8a4>)
 8005086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800508a:	f7fb f8d7 	bl	800023c <__adddf3>
 800508e:	4602      	mov	r2, r0
 8005090:	460b      	mov	r3, r1
 8005092:	4958      	ldr	r1, [pc, #352]	@ (80051f4 <statemachine+0x8a4>)
 8005094:	e9c1 2300 	strd	r2, r3, [r1]
								  if(barocheck==HAL_OK){
 8005098:	4b4e      	ldr	r3, [pc, #312]	@ (80051d4 <statemachine+0x884>)
 800509a:	781b      	ldrb	r3, [r3, #0]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d120      	bne.n	80050e2 <statemachine+0x792>
								 									  barocheck=PADS_continuous_read(&hi2c1);
 80050a0:	484d      	ldr	r0, [pc, #308]	@ (80051d8 <statemachine+0x888>)
 80050a2:	f7fb ffd1 	bl	8001048 <PADS_continuous_read>
 80050a6:	4603      	mov	r3, r0
 80050a8:	461a      	mov	r2, r3
 80050aa:	4b4a      	ldr	r3, [pc, #296]	@ (80051d4 <statemachine+0x884>)
 80050ac:	701a      	strb	r2, [r3, #0]
								 									  flashbufferlen=csvframe((uint8_t *)flashwrite,temp,vbat,&myData,myData.satelliteCount,alt);
 80050ae:	4b4b      	ldr	r3, [pc, #300]	@ (80051dc <statemachine+0x88c>)
 80050b0:	edd3 7a00 	vldr	s15, [r3]
 80050b4:	4b4a      	ldr	r3, [pc, #296]	@ (80051e0 <statemachine+0x890>)
 80050b6:	ed93 7a00 	vldr	s14, [r3]
 80050ba:	4b3d      	ldr	r3, [pc, #244]	@ (80051b0 <statemachine+0x860>)
 80050bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050be:	4a49      	ldr	r2, [pc, #292]	@ (80051e4 <statemachine+0x894>)
 80050c0:	edd2 6a00 	vldr	s13, [r2]
 80050c4:	eeb0 1a66 	vmov.f32	s2, s13
 80050c8:	461a      	mov	r2, r3
 80050ca:	4939      	ldr	r1, [pc, #228]	@ (80051b0 <statemachine+0x860>)
 80050cc:	eef0 0a47 	vmov.f32	s1, s14
 80050d0:	eeb0 0a67 	vmov.f32	s0, s15
 80050d4:	4844      	ldr	r0, [pc, #272]	@ (80051e8 <statemachine+0x898>)
 80050d6:	f7fe fd1f 	bl	8003b18 <csvframe>
 80050da:	4603      	mov	r3, r0
 80050dc:	4a43      	ldr	r2, [pc, #268]	@ (80051ec <statemachine+0x89c>)
 80050de:	6013      	str	r3, [r2, #0]
 80050e0:	e015      	b.n	800510e <statemachine+0x7be>
								 									  flashbufferlen=csvframe((uint8_t *)flashwrite,temp,vbat,&myData,myData.satelliteCount,0.0);
 80050e2:	4b3e      	ldr	r3, [pc, #248]	@ (80051dc <statemachine+0x88c>)
 80050e4:	edd3 7a00 	vldr	s15, [r3]
 80050e8:	4b3d      	ldr	r3, [pc, #244]	@ (80051e0 <statemachine+0x890>)
 80050ea:	ed93 7a00 	vldr	s14, [r3]
 80050ee:	4b30      	ldr	r3, [pc, #192]	@ (80051b0 <statemachine+0x860>)
 80050f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050f2:	ed9f 1a3f 	vldr	s2, [pc, #252]	@ 80051f0 <statemachine+0x8a0>
 80050f6:	461a      	mov	r2, r3
 80050f8:	492d      	ldr	r1, [pc, #180]	@ (80051b0 <statemachine+0x860>)
 80050fa:	eef0 0a47 	vmov.f32	s1, s14
 80050fe:	eeb0 0a67 	vmov.f32	s0, s15
 8005102:	4839      	ldr	r0, [pc, #228]	@ (80051e8 <statemachine+0x898>)
 8005104:	f7fe fd08 	bl	8003b18 <csvframe>
 8005108:	4603      	mov	r3, r0
 800510a:	4a38      	ldr	r2, [pc, #224]	@ (80051ec <statemachine+0x89c>)
 800510c:	6013      	str	r3, [r2, #0]
								  writebuffertoflash((uint8_t*)flashwrite,flashbufferlen);
 800510e:	4b37      	ldr	r3, [pc, #220]	@ (80051ec <statemachine+0x89c>)
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	4619      	mov	r1, r3
 8005114:	4834      	ldr	r0, [pc, #208]	@ (80051e8 <statemachine+0x898>)
 8005116:	f7fe fe35 	bl	8003d84 <writebuffertoflash>
							  enablewrite=0;
 800511a:	4b2a      	ldr	r3, [pc, #168]	@ (80051c4 <statemachine+0x874>)
 800511c:	2200      	movs	r2, #0
 800511e:	601a      	str	r2, [r3, #0]
						  ssd1306_SetCursor(32,12);
 8005120:	210c      	movs	r1, #12
 8005122:	2020      	movs	r0, #32
 8005124:	f7ff f8a0 	bl	8004268 <ssd1306_SetCursor>
						  switch(ecranstate){
 8005128:	4b33      	ldr	r3, [pc, #204]	@ (80051f8 <statemachine+0x8a8>)
 800512a:	781b      	ldrb	r3, [r3, #0]
 800512c:	2b05      	cmp	r3, #5
 800512e:	f200 81be 	bhi.w	80054ae <statemachine+0xb5e>
 8005132:	a201      	add	r2, pc, #4	@ (adr r2, 8005138 <statemachine+0x7e8>)
 8005134:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005138:	08005151 	.word	0x08005151
 800513c:	08005219 	.word	0x08005219
 8005140:	0800527f 	.word	0x0800527f
 8005144:	080052e9 	.word	0x080052e9
 8005148:	08005349 	.word	0x08005349
 800514c:	080053a7 	.word	0x080053a7
							  snprintf((char *)bufferscreen,50,"%d",pagenumber);
 8005150:	4b19      	ldr	r3, [pc, #100]	@ (80051b8 <statemachine+0x868>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	4a29      	ldr	r2, [pc, #164]	@ (80051fc <statemachine+0x8ac>)
 8005156:	2132      	movs	r1, #50	@ 0x32
 8005158:	4829      	ldr	r0, [pc, #164]	@ (8005200 <statemachine+0x8b0>)
 800515a:	f016 f9b3 	bl	801b4c4 <sniprintf>
							  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 800515e:	4a29      	ldr	r2, [pc, #164]	@ (8005204 <statemachine+0x8b4>)
 8005160:	2301      	movs	r3, #1
 8005162:	ca06      	ldmia	r2, {r1, r2}
 8005164:	4826      	ldr	r0, [pc, #152]	@ (8005200 <statemachine+0x8b0>)
 8005166:	f7ff f859 	bl	800421c <ssd1306_WriteString>
							  ssd1306_SetCursor(32,22);
 800516a:	2116      	movs	r1, #22
 800516c:	2020      	movs	r0, #32
 800516e:	f7ff f87b 	bl	8004268 <ssd1306_SetCursor>
							  ssd1306_WriteString("PageNb",Font_6x8,White);
 8005172:	4a25      	ldr	r2, [pc, #148]	@ (8005208 <statemachine+0x8b8>)
 8005174:	2301      	movs	r3, #1
 8005176:	ca06      	ldmia	r2, {r1, r2}
 8005178:	4824      	ldr	r0, [pc, #144]	@ (800520c <statemachine+0x8bc>)
 800517a:	f7ff f84f 	bl	800421c <ssd1306_WriteString>
							  if(BTN_B>=1){
 800517e:	4b24      	ldr	r3, [pc, #144]	@ (8005210 <statemachine+0x8c0>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	2b00      	cmp	r3, #0
 8005184:	f340 815b 	ble.w	800543e <statemachine+0xaee>
														  ecranstate++;
 8005188:	4b1b      	ldr	r3, [pc, #108]	@ (80051f8 <statemachine+0x8a8>)
 800518a:	781b      	ldrb	r3, [r3, #0]
 800518c:	3301      	adds	r3, #1
 800518e:	b2da      	uxtb	r2, r3
 8005190:	4b19      	ldr	r3, [pc, #100]	@ (80051f8 <statemachine+0x8a8>)
 8005192:	701a      	strb	r2, [r3, #0]
													  	BTN_B=0;
 8005194:	4b1e      	ldr	r3, [pc, #120]	@ (8005210 <statemachine+0x8c0>)
 8005196:	2200      	movs	r2, #0
 8005198:	601a      	str	r2, [r3, #0]
													  	BTN_A=0;
 800519a:	4b1e      	ldr	r3, [pc, #120]	@ (8005214 <statemachine+0x8c4>)
 800519c:	2200      	movs	r2, #0
 800519e:	601a      	str	r2, [r3, #0]
							  break;
 80051a0:	e14d      	b.n	800543e <statemachine+0xaee>
 80051a2:	bf00      	nop
 80051a4:	f3af 8000 	nop.w
 80051a8:	00000000 	.word	0x00000000
 80051ac:	40616000 	.word	0x40616000
 80051b0:	20000738 	.word	0x20000738
 80051b4:	20000a4c 	.word	0x20000a4c
 80051b8:	200009b8 	.word	0x200009b8
 80051bc:	20001198 	.word	0x20001198
 80051c0:	200005ed 	.word	0x200005ed
 80051c4:	20000a90 	.word	0x20000a90
 80051c8:	20000a80 	.word	0x20000a80
 80051cc:	20000a88 	.word	0x20000a88
 80051d0:	20000634 	.word	0x20000634
 80051d4:	20000bf9 	.word	0x20000bf9
 80051d8:	20000504 	.word	0x20000504
 80051dc:	200007a8 	.word	0x200007a8
 80051e0:	200007b0 	.word	0x200007b0
 80051e4:	20000394 	.word	0x20000394
 80051e8:	200007b4 	.word	0x200007b4
 80051ec:	20000a64 	.word	0x20000a64
 80051f0:	00000000 	.word	0x00000000
 80051f4:	20000a78 	.word	0x20000a78
 80051f8:	20000bf8 	.word	0x20000bf8
 80051fc:	0801fe6c 	.word	0x0801fe6c
 8005200:	200009d8 	.word	0x200009d8
 8005204:	2000001c 	.word	0x2000001c
 8005208:	20000014 	.word	0x20000014
 800520c:	0801fe70 	.word	0x0801fe70
 8005210:	2000077c 	.word	0x2000077c
 8005214:	20000778 	.word	0x20000778
							  snprintf((char  *)bufferscreen,50,"%0.3lf",distanceparcouru/1000);
 8005218:	4b91      	ldr	r3, [pc, #580]	@ (8005460 <statemachine+0xb10>)
 800521a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800521e:	f04f 0200 	mov.w	r2, #0
 8005222:	4b90      	ldr	r3, [pc, #576]	@ (8005464 <statemachine+0xb14>)
 8005224:	f7fb faea 	bl	80007fc <__aeabi_ddiv>
 8005228:	4602      	mov	r2, r0
 800522a:	460b      	mov	r3, r1
 800522c:	e9cd 2300 	strd	r2, r3, [sp]
 8005230:	4a8d      	ldr	r2, [pc, #564]	@ (8005468 <statemachine+0xb18>)
 8005232:	2132      	movs	r1, #50	@ 0x32
 8005234:	488d      	ldr	r0, [pc, #564]	@ (800546c <statemachine+0xb1c>)
 8005236:	f016 f945 	bl	801b4c4 <sniprintf>
							  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 800523a:	4a8d      	ldr	r2, [pc, #564]	@ (8005470 <statemachine+0xb20>)
 800523c:	2301      	movs	r3, #1
 800523e:	ca06      	ldmia	r2, {r1, r2}
 8005240:	488a      	ldr	r0, [pc, #552]	@ (800546c <statemachine+0xb1c>)
 8005242:	f7fe ffeb 	bl	800421c <ssd1306_WriteString>
							  ssd1306_SetCursor(32,22);
 8005246:	2116      	movs	r1, #22
 8005248:	2020      	movs	r0, #32
 800524a:	f7ff f80d 	bl	8004268 <ssd1306_SetCursor>
							  ssd1306_WriteString("Dist(km)",Font_6x8,White);
 800524e:	4a89      	ldr	r2, [pc, #548]	@ (8005474 <statemachine+0xb24>)
 8005250:	2301      	movs	r3, #1
 8005252:	ca06      	ldmia	r2, {r1, r2}
 8005254:	4888      	ldr	r0, [pc, #544]	@ (8005478 <statemachine+0xb28>)
 8005256:	f7fe ffe1 	bl	800421c <ssd1306_WriteString>
							  if(BTN_B>=1){
 800525a:	4b88      	ldr	r3, [pc, #544]	@ (800547c <statemachine+0xb2c>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	2b00      	cmp	r3, #0
 8005260:	f340 80ef 	ble.w	8005442 <statemachine+0xaf2>
							  														  ecranstate++;
 8005264:	4b86      	ldr	r3, [pc, #536]	@ (8005480 <statemachine+0xb30>)
 8005266:	781b      	ldrb	r3, [r3, #0]
 8005268:	3301      	adds	r3, #1
 800526a:	b2da      	uxtb	r2, r3
 800526c:	4b84      	ldr	r3, [pc, #528]	@ (8005480 <statemachine+0xb30>)
 800526e:	701a      	strb	r2, [r3, #0]
							  													  	BTN_B=0;
 8005270:	4b82      	ldr	r3, [pc, #520]	@ (800547c <statemachine+0xb2c>)
 8005272:	2200      	movs	r2, #0
 8005274:	601a      	str	r2, [r3, #0]
							  													  	BTN_A=0;
 8005276:	4b83      	ldr	r3, [pc, #524]	@ (8005484 <statemachine+0xb34>)
 8005278:	2200      	movs	r2, #0
 800527a:	601a      	str	r2, [r3, #0]
							  break;
 800527c:	e0e1      	b.n	8005442 <statemachine+0xaf2>
							  snprintf((char  *)bufferscreen,50,"%0.1f",myData.speed*3.6);
 800527e:	4b82      	ldr	r3, [pc, #520]	@ (8005488 <statemachine+0xb38>)
 8005280:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005282:	4618      	mov	r0, r3
 8005284:	f7fb f938 	bl	80004f8 <__aeabi_f2d>
 8005288:	a373      	add	r3, pc, #460	@ (adr r3, 8005458 <statemachine+0xb08>)
 800528a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800528e:	f7fb f98b 	bl	80005a8 <__aeabi_dmul>
 8005292:	4602      	mov	r2, r0
 8005294:	460b      	mov	r3, r1
 8005296:	e9cd 2300 	strd	r2, r3, [sp]
 800529a:	4a7c      	ldr	r2, [pc, #496]	@ (800548c <statemachine+0xb3c>)
 800529c:	2132      	movs	r1, #50	@ 0x32
 800529e:	4873      	ldr	r0, [pc, #460]	@ (800546c <statemachine+0xb1c>)
 80052a0:	f016 f910 	bl	801b4c4 <sniprintf>
							  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 80052a4:	4a72      	ldr	r2, [pc, #456]	@ (8005470 <statemachine+0xb20>)
 80052a6:	2301      	movs	r3, #1
 80052a8:	ca06      	ldmia	r2, {r1, r2}
 80052aa:	4870      	ldr	r0, [pc, #448]	@ (800546c <statemachine+0xb1c>)
 80052ac:	f7fe ffb6 	bl	800421c <ssd1306_WriteString>
							  ssd1306_SetCursor(32,22);
 80052b0:	2116      	movs	r1, #22
 80052b2:	2020      	movs	r0, #32
 80052b4:	f7fe ffd8 	bl	8004268 <ssd1306_SetCursor>
							  ssd1306_WriteString("Vit(kmh)",Font_6x8,White);
 80052b8:	4a6e      	ldr	r2, [pc, #440]	@ (8005474 <statemachine+0xb24>)
 80052ba:	2301      	movs	r3, #1
 80052bc:	ca06      	ldmia	r2, {r1, r2}
 80052be:	4874      	ldr	r0, [pc, #464]	@ (8005490 <statemachine+0xb40>)
 80052c0:	f7fe ffac 	bl	800421c <ssd1306_WriteString>
							  if(BTN_B>=1){
 80052c4:	4b6d      	ldr	r3, [pc, #436]	@ (800547c <statemachine+0xb2c>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	f340 80bc 	ble.w	8005446 <statemachine+0xaf6>
							  														  ecranstate++;
 80052ce:	4b6c      	ldr	r3, [pc, #432]	@ (8005480 <statemachine+0xb30>)
 80052d0:	781b      	ldrb	r3, [r3, #0]
 80052d2:	3301      	adds	r3, #1
 80052d4:	b2da      	uxtb	r2, r3
 80052d6:	4b6a      	ldr	r3, [pc, #424]	@ (8005480 <statemachine+0xb30>)
 80052d8:	701a      	strb	r2, [r3, #0]
							  													  	BTN_B=0;
 80052da:	4b68      	ldr	r3, [pc, #416]	@ (800547c <statemachine+0xb2c>)
 80052dc:	2200      	movs	r2, #0
 80052de:	601a      	str	r2, [r3, #0]
							  													  	BTN_A=0;
 80052e0:	4b68      	ldr	r3, [pc, #416]	@ (8005484 <statemachine+0xb34>)
 80052e2:	2200      	movs	r2, #0
 80052e4:	601a      	str	r2, [r3, #0]
							  break;
 80052e6:	e0ae      	b.n	8005446 <statemachine+0xaf6>
							  snprintf((char  *)bufferscreen,50,"%0.1f",alt);
 80052e8:	4b6a      	ldr	r3, [pc, #424]	@ (8005494 <statemachine+0xb44>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4618      	mov	r0, r3
 80052ee:	f7fb f903 	bl	80004f8 <__aeabi_f2d>
 80052f2:	4602      	mov	r2, r0
 80052f4:	460b      	mov	r3, r1
 80052f6:	e9cd 2300 	strd	r2, r3, [sp]
 80052fa:	4a64      	ldr	r2, [pc, #400]	@ (800548c <statemachine+0xb3c>)
 80052fc:	2132      	movs	r1, #50	@ 0x32
 80052fe:	485b      	ldr	r0, [pc, #364]	@ (800546c <statemachine+0xb1c>)
 8005300:	f016 f8e0 	bl	801b4c4 <sniprintf>
							  							  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 8005304:	4a5a      	ldr	r2, [pc, #360]	@ (8005470 <statemachine+0xb20>)
 8005306:	2301      	movs	r3, #1
 8005308:	ca06      	ldmia	r2, {r1, r2}
 800530a:	4858      	ldr	r0, [pc, #352]	@ (800546c <statemachine+0xb1c>)
 800530c:	f7fe ff86 	bl	800421c <ssd1306_WriteString>
							  							ssd1306_SetCursor(32,22);
 8005310:	2116      	movs	r1, #22
 8005312:	2020      	movs	r0, #32
 8005314:	f7fe ffa8 	bl	8004268 <ssd1306_SetCursor>
							  							ssd1306_WriteString("alt(m)",Font_6x8,White);
 8005318:	4a56      	ldr	r2, [pc, #344]	@ (8005474 <statemachine+0xb24>)
 800531a:	2301      	movs	r3, #1
 800531c:	ca06      	ldmia	r2, {r1, r2}
 800531e:	485e      	ldr	r0, [pc, #376]	@ (8005498 <statemachine+0xb48>)
 8005320:	f7fe ff7c 	bl	800421c <ssd1306_WriteString>
							  if(BTN_B>=1){
 8005324:	4b55      	ldr	r3, [pc, #340]	@ (800547c <statemachine+0xb2c>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	2b00      	cmp	r3, #0
 800532a:	f340 808e 	ble.w	800544a <statemachine+0xafa>
							  														  ecranstate++;
 800532e:	4b54      	ldr	r3, [pc, #336]	@ (8005480 <statemachine+0xb30>)
 8005330:	781b      	ldrb	r3, [r3, #0]
 8005332:	3301      	adds	r3, #1
 8005334:	b2da      	uxtb	r2, r3
 8005336:	4b52      	ldr	r3, [pc, #328]	@ (8005480 <statemachine+0xb30>)
 8005338:	701a      	strb	r2, [r3, #0]
							  													  	BTN_B=0;
 800533a:	4b50      	ldr	r3, [pc, #320]	@ (800547c <statemachine+0xb2c>)
 800533c:	2200      	movs	r2, #0
 800533e:	601a      	str	r2, [r3, #0]
							  													  	BTN_A=0;
 8005340:	4b50      	ldr	r3, [pc, #320]	@ (8005484 <statemachine+0xb34>)
 8005342:	2200      	movs	r2, #0
 8005344:	601a      	str	r2, [r3, #0]
							  break;
 8005346:	e080      	b.n	800544a <statemachine+0xafa>
							  snprintf((char  *)bufferscreen,50,"%0.1f",vbat);
 8005348:	4b54      	ldr	r3, [pc, #336]	@ (800549c <statemachine+0xb4c>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4618      	mov	r0, r3
 800534e:	f7fb f8d3 	bl	80004f8 <__aeabi_f2d>
 8005352:	4602      	mov	r2, r0
 8005354:	460b      	mov	r3, r1
 8005356:	e9cd 2300 	strd	r2, r3, [sp]
 800535a:	4a4c      	ldr	r2, [pc, #304]	@ (800548c <statemachine+0xb3c>)
 800535c:	2132      	movs	r1, #50	@ 0x32
 800535e:	4843      	ldr	r0, [pc, #268]	@ (800546c <statemachine+0xb1c>)
 8005360:	f016 f8b0 	bl	801b4c4 <sniprintf>
							  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 8005364:	4a42      	ldr	r2, [pc, #264]	@ (8005470 <statemachine+0xb20>)
 8005366:	2301      	movs	r3, #1
 8005368:	ca06      	ldmia	r2, {r1, r2}
 800536a:	4840      	ldr	r0, [pc, #256]	@ (800546c <statemachine+0xb1c>)
 800536c:	f7fe ff56 	bl	800421c <ssd1306_WriteString>
							  ssd1306_SetCursor(32,22);
 8005370:	2116      	movs	r1, #22
 8005372:	2020      	movs	r0, #32
 8005374:	f7fe ff78 	bl	8004268 <ssd1306_SetCursor>
							  ssd1306_WriteString("Vbat(V)",Font_6x8,White);
 8005378:	4a3e      	ldr	r2, [pc, #248]	@ (8005474 <statemachine+0xb24>)
 800537a:	2301      	movs	r3, #1
 800537c:	ca06      	ldmia	r2, {r1, r2}
 800537e:	4848      	ldr	r0, [pc, #288]	@ (80054a0 <statemachine+0xb50>)
 8005380:	f7fe ff4c 	bl	800421c <ssd1306_WriteString>
							  if(BTN_B>=1){
 8005384:	4b3d      	ldr	r3, [pc, #244]	@ (800547c <statemachine+0xb2c>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	2b00      	cmp	r3, #0
 800538a:	dd60      	ble.n	800544e <statemachine+0xafe>
							  														  ecranstate++;
 800538c:	4b3c      	ldr	r3, [pc, #240]	@ (8005480 <statemachine+0xb30>)
 800538e:	781b      	ldrb	r3, [r3, #0]
 8005390:	3301      	adds	r3, #1
 8005392:	b2da      	uxtb	r2, r3
 8005394:	4b3a      	ldr	r3, [pc, #232]	@ (8005480 <statemachine+0xb30>)
 8005396:	701a      	strb	r2, [r3, #0]
							  													  	BTN_B=0;
 8005398:	4b38      	ldr	r3, [pc, #224]	@ (800547c <statemachine+0xb2c>)
 800539a:	2200      	movs	r2, #0
 800539c:	601a      	str	r2, [r3, #0]
							  													  	BTN_A=0;
 800539e:	4b39      	ldr	r3, [pc, #228]	@ (8005484 <statemachine+0xb34>)
 80053a0:	2200      	movs	r2, #0
 80053a2:	601a      	str	r2, [r3, #0]
							  break;
 80053a4:	e053      	b.n	800544e <statemachine+0xafe>
							  snprintf((char  *)bufferscreen,50,"%0.1f",vitmax*3.6);
 80053a6:	4b3f      	ldr	r3, [pc, #252]	@ (80054a4 <statemachine+0xb54>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4618      	mov	r0, r3
 80053ac:	f7fb f8a4 	bl	80004f8 <__aeabi_f2d>
 80053b0:	a329      	add	r3, pc, #164	@ (adr r3, 8005458 <statemachine+0xb08>)
 80053b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053b6:	f7fb f8f7 	bl	80005a8 <__aeabi_dmul>
 80053ba:	4602      	mov	r2, r0
 80053bc:	460b      	mov	r3, r1
 80053be:	e9cd 2300 	strd	r2, r3, [sp]
 80053c2:	4a32      	ldr	r2, [pc, #200]	@ (800548c <statemachine+0xb3c>)
 80053c4:	2132      	movs	r1, #50	@ 0x32
 80053c6:	4829      	ldr	r0, [pc, #164]	@ (800546c <statemachine+0xb1c>)
 80053c8:	f016 f87c 	bl	801b4c4 <sniprintf>
							  							  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 80053cc:	4a28      	ldr	r2, [pc, #160]	@ (8005470 <statemachine+0xb20>)
 80053ce:	2301      	movs	r3, #1
 80053d0:	ca06      	ldmia	r2, {r1, r2}
 80053d2:	4826      	ldr	r0, [pc, #152]	@ (800546c <statemachine+0xb1c>)
 80053d4:	f7fe ff22 	bl	800421c <ssd1306_WriteString>
							  							ssd1306_SetCursor(32,22);
 80053d8:	2116      	movs	r1, #22
 80053da:	2020      	movs	r0, #32
 80053dc:	f7fe ff44 	bl	8004268 <ssd1306_SetCursor>
							  							ssd1306_WriteString("MaxV",Font_6x8,White);
 80053e0:	4a24      	ldr	r2, [pc, #144]	@ (8005474 <statemachine+0xb24>)
 80053e2:	2301      	movs	r3, #1
 80053e4:	ca06      	ldmia	r2, {r1, r2}
 80053e6:	4830      	ldr	r0, [pc, #192]	@ (80054a8 <statemachine+0xb58>)
 80053e8:	f7fe ff18 	bl	800421c <ssd1306_WriteString>
							  if(BTN_B>=1){
 80053ec:	4b23      	ldr	r3, [pc, #140]	@ (800547c <statemachine+0xb2c>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	dd5b      	ble.n	80054ac <statemachine+0xb5c>
							  														ecranstate--;
 80053f4:	4b22      	ldr	r3, [pc, #136]	@ (8005480 <statemachine+0xb30>)
 80053f6:	781b      	ldrb	r3, [r3, #0]
 80053f8:	3b01      	subs	r3, #1
 80053fa:	b2da      	uxtb	r2, r3
 80053fc:	4b20      	ldr	r3, [pc, #128]	@ (8005480 <statemachine+0xb30>)
 80053fe:	701a      	strb	r2, [r3, #0]
							  														ecranstate--;
 8005400:	4b1f      	ldr	r3, [pc, #124]	@ (8005480 <statemachine+0xb30>)
 8005402:	781b      	ldrb	r3, [r3, #0]
 8005404:	3b01      	subs	r3, #1
 8005406:	b2da      	uxtb	r2, r3
 8005408:	4b1d      	ldr	r3, [pc, #116]	@ (8005480 <statemachine+0xb30>)
 800540a:	701a      	strb	r2, [r3, #0]
							  														ecranstate--;
 800540c:	4b1c      	ldr	r3, [pc, #112]	@ (8005480 <statemachine+0xb30>)
 800540e:	781b      	ldrb	r3, [r3, #0]
 8005410:	3b01      	subs	r3, #1
 8005412:	b2da      	uxtb	r2, r3
 8005414:	4b1a      	ldr	r3, [pc, #104]	@ (8005480 <statemachine+0xb30>)
 8005416:	701a      	strb	r2, [r3, #0]
							  														ecranstate--;
 8005418:	4b19      	ldr	r3, [pc, #100]	@ (8005480 <statemachine+0xb30>)
 800541a:	781b      	ldrb	r3, [r3, #0]
 800541c:	3b01      	subs	r3, #1
 800541e:	b2da      	uxtb	r2, r3
 8005420:	4b17      	ldr	r3, [pc, #92]	@ (8005480 <statemachine+0xb30>)
 8005422:	701a      	strb	r2, [r3, #0]
							  														ecranstate--;
 8005424:	4b16      	ldr	r3, [pc, #88]	@ (8005480 <statemachine+0xb30>)
 8005426:	781b      	ldrb	r3, [r3, #0]
 8005428:	3b01      	subs	r3, #1
 800542a:	b2da      	uxtb	r2, r3
 800542c:	4b14      	ldr	r3, [pc, #80]	@ (8005480 <statemachine+0xb30>)
 800542e:	701a      	strb	r2, [r3, #0]
							  													  	BTN_B=0;
 8005430:	4b12      	ldr	r3, [pc, #72]	@ (800547c <statemachine+0xb2c>)
 8005432:	2200      	movs	r2, #0
 8005434:	601a      	str	r2, [r3, #0]
							  													  	BTN_A=0;
 8005436:	4b13      	ldr	r3, [pc, #76]	@ (8005484 <statemachine+0xb34>)
 8005438:	2200      	movs	r2, #0
 800543a:	601a      	str	r2, [r3, #0]
							  break;
 800543c:	e036      	b.n	80054ac <statemachine+0xb5c>
							  break;
 800543e:	bf00      	nop
 8005440:	e035      	b.n	80054ae <statemachine+0xb5e>
							  break;
 8005442:	bf00      	nop
 8005444:	e033      	b.n	80054ae <statemachine+0xb5e>
							  break;
 8005446:	bf00      	nop
 8005448:	e031      	b.n	80054ae <statemachine+0xb5e>
							  break;
 800544a:	bf00      	nop
 800544c:	e02f      	b.n	80054ae <statemachine+0xb5e>
							  break;
 800544e:	bf00      	nop
 8005450:	e02d      	b.n	80054ae <statemachine+0xb5e>
 8005452:	bf00      	nop
 8005454:	f3af 8000 	nop.w
 8005458:	cccccccd 	.word	0xcccccccd
 800545c:	400ccccc 	.word	0x400ccccc
 8005460:	20000a78 	.word	0x20000a78
 8005464:	408f4000 	.word	0x408f4000
 8005468:	0801fe78 	.word	0x0801fe78
 800546c:	200009d8 	.word	0x200009d8
 8005470:	2000001c 	.word	0x2000001c
 8005474:	20000014 	.word	0x20000014
 8005478:	0801fe80 	.word	0x0801fe80
 800547c:	2000077c 	.word	0x2000077c
 8005480:	20000bf8 	.word	0x20000bf8
 8005484:	20000778 	.word	0x20000778
 8005488:	20000738 	.word	0x20000738
 800548c:	0801fe10 	.word	0x0801fe10
 8005490:	0801fe18 	.word	0x0801fe18
 8005494:	20000394 	.word	0x20000394
 8005498:	0801fe8c 	.word	0x0801fe8c
 800549c:	200007b0 	.word	0x200007b0
 80054a0:	0801fe94 	.word	0x0801fe94
 80054a4:	20000a4c 	.word	0x20000a4c
 80054a8:	0801fe9c 	.word	0x0801fe9c
							  break;
 80054ac:	bf00      	nop
						 	batterygauge(vbat,79, 42,1);
 80054ae:	4b8a      	ldr	r3, [pc, #552]	@ (80056d8 <statemachine+0xd88>)
 80054b0:	edd3 7a00 	vldr	s15, [r3]
 80054b4:	2201      	movs	r2, #1
 80054b6:	212a      	movs	r1, #42	@ 0x2a
 80054b8:	204f      	movs	r0, #79	@ 0x4f
 80054ba:	eeb0 0a67 	vmov.f32	s0, s15
 80054be:	f7ff f86b 	bl	8004598 <batterygauge>
						 	ssd1306_SetCursor(32,32);
 80054c2:	2120      	movs	r1, #32
 80054c4:	2020      	movs	r0, #32
 80054c6:	f7fe fecf 	bl	8004268 <ssd1306_SetCursor>
						 	snprintf((char  *)bufferscreen,50, "%0.2fV",vbat);
 80054ca:	4b83      	ldr	r3, [pc, #524]	@ (80056d8 <statemachine+0xd88>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4618      	mov	r0, r3
 80054d0:	f7fb f812 	bl	80004f8 <__aeabi_f2d>
 80054d4:	4602      	mov	r2, r0
 80054d6:	460b      	mov	r3, r1
 80054d8:	e9cd 2300 	strd	r2, r3, [sp]
 80054dc:	4a7f      	ldr	r2, [pc, #508]	@ (80056dc <statemachine+0xd8c>)
 80054de:	2132      	movs	r1, #50	@ 0x32
 80054e0:	487f      	ldr	r0, [pc, #508]	@ (80056e0 <statemachine+0xd90>)
 80054e2:	f015 ffef 	bl	801b4c4 <sniprintf>
						 	ssd1306_WriteString((char *)bufferscreen,Font_6x8,White);
 80054e6:	4a7f      	ldr	r2, [pc, #508]	@ (80056e4 <statemachine+0xd94>)
 80054e8:	2301      	movs	r3, #1
 80054ea:	ca06      	ldmia	r2, {r1, r2}
 80054ec:	487c      	ldr	r0, [pc, #496]	@ (80056e0 <statemachine+0xd90>)
 80054ee:	f7fe fe95 	bl	800421c <ssd1306_WriteString>
						 	ssd1306_SetCursor(65,32);
 80054f2:	2120      	movs	r1, #32
 80054f4:	2041      	movs	r0, #65	@ 0x41
 80054f6:	f7fe feb7 	bl	8004268 <ssd1306_SetCursor>
						 	snprintf((char  *)bufferscreen,50, "sat=%d",myData.satelliteCount);
 80054fa:	4b7b      	ldr	r3, [pc, #492]	@ (80056e8 <statemachine+0xd98>)
 80054fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054fe:	4a7b      	ldr	r2, [pc, #492]	@ (80056ec <statemachine+0xd9c>)
 8005500:	2132      	movs	r1, #50	@ 0x32
 8005502:	4877      	ldr	r0, [pc, #476]	@ (80056e0 <statemachine+0xd90>)
 8005504:	f015 ffde 	bl	801b4c4 <sniprintf>
						 	ssd1306_WriteString((char *)bufferscreen,Font_6x8,White);
 8005508:	4a76      	ldr	r2, [pc, #472]	@ (80056e4 <statemachine+0xd94>)
 800550a:	2301      	movs	r3, #1
 800550c:	ca06      	ldmia	r2, {r1, r2}
 800550e:	4874      	ldr	r0, [pc, #464]	@ (80056e0 <statemachine+0xd90>)
 8005510:	f7fe fe84 	bl	800421c <ssd1306_WriteString>
						  if(BTN_B_LONG>=1){
 8005514:	4b76      	ldr	r3, [pc, #472]	@ (80056f0 <statemachine+0xda0>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	2b00      	cmp	r3, #0
 800551a:	dd69      	ble.n	80055f0 <statemachine+0xca0>
						  						  balisestate--;
 800551c:	4b75      	ldr	r3, [pc, #468]	@ (80056f4 <statemachine+0xda4>)
 800551e:	781b      	ldrb	r3, [r3, #0]
 8005520:	3b01      	subs	r3, #1
 8005522:	b2da      	uxtb	r2, r3
 8005524:	4b73      	ldr	r3, [pc, #460]	@ (80056f4 <statemachine+0xda4>)
 8005526:	701a      	strb	r2, [r3, #0]
						  						  BTN_B_LONG=0;
 8005528:	4b71      	ldr	r3, [pc, #452]	@ (80056f0 <statemachine+0xda0>)
 800552a:	2200      	movs	r2, #0
 800552c:	601a      	str	r2, [r3, #0]
						  						  BTN_A=0;
 800552e:	4b72      	ldr	r3, [pc, #456]	@ (80056f8 <statemachine+0xda8>)
 8005530:	2200      	movs	r2, #0
 8005532:	601a      	str	r2, [r3, #0]
						  						  HAL_TIM_Base_Stop_IT(&htim17);
 8005534:	4871      	ldr	r0, [pc, #452]	@ (80056fc <statemachine+0xdac>)
 8005536:	f009 fded 	bl	800f114 <HAL_TIM_Base_Stop_IT>
						  						HAL_GPIO_WritePin(GPIOB,GPIO_PIN_1,GPIO_PIN_RESET);
 800553a:	2200      	movs	r2, #0
 800553c:	2102      	movs	r1, #2
 800553e:	4870      	ldr	r0, [pc, #448]	@ (8005700 <statemachine+0xdb0>)
 8005540:	f003 ff66 	bl	8009410 <HAL_GPIO_WritePin>
						  break;
 8005544:	e054      	b.n	80055f0 <statemachine+0xca0>
						  ssd1306_SetCursor(32,12);
 8005546:	210c      	movs	r1, #12
 8005548:	2020      	movs	r0, #32
 800554a:	f7fe fe8d 	bl	8004268 <ssd1306_SetCursor>
						  ssd1306_WriteString("fin de",Font_6x8,White);
 800554e:	4a65      	ldr	r2, [pc, #404]	@ (80056e4 <statemachine+0xd94>)
 8005550:	2301      	movs	r3, #1
 8005552:	ca06      	ldmia	r2, {r1, r2}
 8005554:	486b      	ldr	r0, [pc, #428]	@ (8005704 <statemachine+0xdb4>)
 8005556:	f7fe fe61 	bl	800421c <ssd1306_WriteString>
						  ssd1306_SetCursor(32,22);
 800555a:	2116      	movs	r1, #22
 800555c:	2020      	movs	r0, #32
 800555e:	f7fe fe83 	bl	8004268 <ssd1306_SetCursor>
						  ssd1306_WriteString("memoire",Font_6x8,White);
 8005562:	4a60      	ldr	r2, [pc, #384]	@ (80056e4 <statemachine+0xd94>)
 8005564:	2301      	movs	r3, #1
 8005566:	ca06      	ldmia	r2, {r1, r2}
 8005568:	4867      	ldr	r0, [pc, #412]	@ (8005708 <statemachine+0xdb8>)
 800556a:	f7fe fe57 	bl	800421c <ssd1306_WriteString>
						  ssd1306_SetCursor(32,32);
 800556e:	2120      	movs	r1, #32
 8005570:	2020      	movs	r0, #32
 8005572:	f7fe fe79 	bl	8004268 <ssd1306_SetCursor>
						  snprintf((char *)bufferscreen,50,"%d,%d",pageoffset,pagenumber);
 8005576:	4b65      	ldr	r3, [pc, #404]	@ (800570c <statemachine+0xdbc>)
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	4b65      	ldr	r3, [pc, #404]	@ (8005710 <statemachine+0xdc0>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	9300      	str	r3, [sp, #0]
 8005580:	4613      	mov	r3, r2
 8005582:	4a64      	ldr	r2, [pc, #400]	@ (8005714 <statemachine+0xdc4>)
 8005584:	2132      	movs	r1, #50	@ 0x32
 8005586:	4856      	ldr	r0, [pc, #344]	@ (80056e0 <statemachine+0xd90>)
 8005588:	f015 ff9c 	bl	801b4c4 <sniprintf>
						  ssd1306_WriteString((char *)bufferscreen,Font_6x8,White);
 800558c:	4a55      	ldr	r2, [pc, #340]	@ (80056e4 <statemachine+0xd94>)
 800558e:	2301      	movs	r3, #1
 8005590:	ca06      	ldmia	r2, {r1, r2}
 8005592:	4853      	ldr	r0, [pc, #332]	@ (80056e0 <statemachine+0xd90>)
 8005594:	f7fe fe42 	bl	800421c <ssd1306_WriteString>
						  if(BTN_A>=1){
 8005598:	4b57      	ldr	r3, [pc, #348]	@ (80056f8 <statemachine+0xda8>)
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	2b00      	cmp	r3, #0
 800559e:	dd0e      	ble.n	80055be <statemachine+0xc6e>
						  				  			 	state++;
 80055a0:	4b5d      	ldr	r3, [pc, #372]	@ (8005718 <statemachine+0xdc8>)
 80055a2:	781b      	ldrb	r3, [r3, #0]
 80055a4:	3301      	adds	r3, #1
 80055a6:	b2da      	uxtb	r2, r3
 80055a8:	4b5b      	ldr	r3, [pc, #364]	@ (8005718 <statemachine+0xdc8>)
 80055aa:	701a      	strb	r2, [r3, #0]
						  				  			 	BTN_A=0;
 80055ac:	4b52      	ldr	r3, [pc, #328]	@ (80056f8 <statemachine+0xda8>)
 80055ae:	2200      	movs	r2, #0
 80055b0:	601a      	str	r2, [r3, #0]
						  				  			 	BTN_B=0;
 80055b2:	4b5a      	ldr	r3, [pc, #360]	@ (800571c <statemachine+0xdcc>)
 80055b4:	2200      	movs	r2, #0
 80055b6:	601a      	str	r2, [r3, #0]
						  				  			settimeen=0;
 80055b8:	4b59      	ldr	r3, [pc, #356]	@ (8005720 <statemachine+0xdd0>)
 80055ba:	2200      	movs	r2, #0
 80055bc:	601a      	str	r2, [r3, #0]
						  if(BTN_A_LONG>=1){
 80055be:	4b59      	ldr	r3, [pc, #356]	@ (8005724 <statemachine+0xdd4>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	f341 804e 	ble.w	8006664 <statemachine+0x1d14>
						  				 									 									  			 	state--;
 80055c8:	4b53      	ldr	r3, [pc, #332]	@ (8005718 <statemachine+0xdc8>)
 80055ca:	781b      	ldrb	r3, [r3, #0]
 80055cc:	3b01      	subs	r3, #1
 80055ce:	b2da      	uxtb	r2, r3
 80055d0:	4b51      	ldr	r3, [pc, #324]	@ (8005718 <statemachine+0xdc8>)
 80055d2:	701a      	strb	r2, [r3, #0]
						  				 									 									  			 	BTN_A=0;
 80055d4:	4b48      	ldr	r3, [pc, #288]	@ (80056f8 <statemachine+0xda8>)
 80055d6:	2200      	movs	r2, #0
 80055d8:	601a      	str	r2, [r3, #0]
						  				 									 									  			 	BTN_B=0;
 80055da:	4b50      	ldr	r3, [pc, #320]	@ (800571c <statemachine+0xdcc>)
 80055dc:	2200      	movs	r2, #0
 80055de:	601a      	str	r2, [r3, #0]
						  				 									 									  			 	BTN_A_LONG=0;
 80055e0:	4b50      	ldr	r3, [pc, #320]	@ (8005724 <statemachine+0xdd4>)
 80055e2:	2200      	movs	r2, #0
 80055e4:	601a      	str	r2, [r3, #0]
					  break;
 80055e6:	f001 b83d 	b.w	8006664 <statemachine+0x1d14>
						  break;
 80055ea:	bf00      	nop
 80055ec:	f001 b83a 	b.w	8006664 <statemachine+0x1d14>
						  break;
 80055f0:	bf00      	nop
					  break;
 80055f2:	f001 b837 	b.w	8006664 <statemachine+0x1d14>

	case STATE_POS:
			  ssd1306_Fill(Black);
 80055f6:	2000      	movs	r0, #0
 80055f8:	f7fe fcf4 	bl	8003fe4 <ssd1306_Fill>
			  nmea_parse(&myData, DataBuffer);
 80055fc:	494a      	ldr	r1, [pc, #296]	@ (8005728 <statemachine+0xdd8>)
 80055fe:	483a      	ldr	r0, [pc, #232]	@ (80056e8 <statemachine+0xd98>)
 8005600:	f7fd ff94 	bl	800352c <nmea_parse>
			  switch(posstate){
 8005604:	4b49      	ldr	r3, [pc, #292]	@ (800572c <statemachine+0xddc>)
 8005606:	781b      	ldrb	r3, [r3, #0]
 8005608:	2b05      	cmp	r3, #5
 800560a:	f200 83b7 	bhi.w	8005d7c <statemachine+0x142c>
 800560e:	a201      	add	r2, pc, #4	@ (adr r2, 8005614 <statemachine+0xcc4>)
 8005610:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005614:	0800562d 	.word	0x0800562d
 8005618:	0800573d 	.word	0x0800573d
 800561c:	08005813 	.word	0x08005813
 8005620:	080058d1 	.word	0x080058d1
 8005624:	080059dd 	.word	0x080059dd
 8005628:	08005c05 	.word	0x08005c05

			  case STATE_SUMMARY1:

						ssd1306_SetCursor(32, 12);
 800562c:	210c      	movs	r1, #12
 800562e:	2020      	movs	r0, #32
 8005630:	f7fe fe1a 	bl	8004268 <ssd1306_SetCursor>
						snprintf((char *)bufferscreen,15, "Latitude:");
 8005634:	4a3e      	ldr	r2, [pc, #248]	@ (8005730 <statemachine+0xde0>)
 8005636:	210f      	movs	r1, #15
 8005638:	4829      	ldr	r0, [pc, #164]	@ (80056e0 <statemachine+0xd90>)
 800563a:	f015 ff43 	bl	801b4c4 <sniprintf>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 800563e:	4a29      	ldr	r2, [pc, #164]	@ (80056e4 <statemachine+0xd94>)
 8005640:	2301      	movs	r3, #1
 8005642:	ca06      	ldmia	r2, {r1, r2}
 8005644:	4826      	ldr	r0, [pc, #152]	@ (80056e0 <statemachine+0xd90>)
 8005646:	f7fe fde9 	bl	800421c <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "%0.7f",myData.latitude);//pas forcement utile d'afficher 7 decimales apres la virgule, 6 donne une precision au metre ce qui est le max du gps
 800564a:	4b27      	ldr	r3, [pc, #156]	@ (80056e8 <statemachine+0xd98>)
 800564c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005650:	e9cd 2300 	strd	r2, r3, [sp]
 8005654:	4a37      	ldr	r2, [pc, #220]	@ (8005734 <statemachine+0xde4>)
 8005656:	210f      	movs	r1, #15
 8005658:	4821      	ldr	r0, [pc, #132]	@ (80056e0 <statemachine+0xd90>)
 800565a:	f015 ff33 	bl	801b4c4 <sniprintf>
						ssd1306_SetCursor(32, 20);
 800565e:	2114      	movs	r1, #20
 8005660:	2020      	movs	r0, #32
 8005662:	f7fe fe01 	bl	8004268 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8005666:	4a1f      	ldr	r2, [pc, #124]	@ (80056e4 <statemachine+0xd94>)
 8005668:	2301      	movs	r3, #1
 800566a:	ca06      	ldmia	r2, {r1, r2}
 800566c:	481c      	ldr	r0, [pc, #112]	@ (80056e0 <statemachine+0xd90>)
 800566e:	f7fe fdd5 	bl	800421c <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "Longitude:");
 8005672:	4a31      	ldr	r2, [pc, #196]	@ (8005738 <statemachine+0xde8>)
 8005674:	210f      	movs	r1, #15
 8005676:	481a      	ldr	r0, [pc, #104]	@ (80056e0 <statemachine+0xd90>)
 8005678:	f015 ff24 	bl	801b4c4 <sniprintf>
						ssd1306_SetCursor(32, 28);
 800567c:	211c      	movs	r1, #28
 800567e:	2020      	movs	r0, #32
 8005680:	f7fe fdf2 	bl	8004268 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8005684:	4a17      	ldr	r2, [pc, #92]	@ (80056e4 <statemachine+0xd94>)
 8005686:	2301      	movs	r3, #1
 8005688:	ca06      	ldmia	r2, {r1, r2}
 800568a:	4815      	ldr	r0, [pc, #84]	@ (80056e0 <statemachine+0xd90>)
 800568c:	f7fe fdc6 	bl	800421c <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "%0.7f",myData.longitude);
 8005690:	4b15      	ldr	r3, [pc, #84]	@ (80056e8 <statemachine+0xd98>)
 8005692:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8005696:	e9cd 2300 	strd	r2, r3, [sp]
 800569a:	4a26      	ldr	r2, [pc, #152]	@ (8005734 <statemachine+0xde4>)
 800569c:	210f      	movs	r1, #15
 800569e:	4810      	ldr	r0, [pc, #64]	@ (80056e0 <statemachine+0xd90>)
 80056a0:	f015 ff10 	bl	801b4c4 <sniprintf>
						ssd1306_SetCursor(32, 36);
 80056a4:	2124      	movs	r1, #36	@ 0x24
 80056a6:	2020      	movs	r0, #32
 80056a8:	f7fe fdde 	bl	8004268 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 80056ac:	4a0d      	ldr	r2, [pc, #52]	@ (80056e4 <statemachine+0xd94>)
 80056ae:	2301      	movs	r3, #1
 80056b0:	ca06      	ldmia	r2, {r1, r2}
 80056b2:	480b      	ldr	r0, [pc, #44]	@ (80056e0 <statemachine+0xd90>)
 80056b4:	f7fe fdb2 	bl	800421c <ssd1306_WriteString>
				  if(BTN_B>=1){
 80056b8:	4b18      	ldr	r3, [pc, #96]	@ (800571c <statemachine+0xdcc>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	f340 8352 	ble.w	8005d66 <statemachine+0x1416>
					  posstate++;
 80056c2:	4b1a      	ldr	r3, [pc, #104]	@ (800572c <statemachine+0xddc>)
 80056c4:	781b      	ldrb	r3, [r3, #0]
 80056c6:	3301      	adds	r3, #1
 80056c8:	b2da      	uxtb	r2, r3
 80056ca:	4b18      	ldr	r3, [pc, #96]	@ (800572c <statemachine+0xddc>)
 80056cc:	701a      	strb	r2, [r3, #0]
					  BTN_B=0;
 80056ce:	4b13      	ldr	r3, [pc, #76]	@ (800571c <statemachine+0xdcc>)
 80056d0:	2200      	movs	r2, #0
 80056d2:	601a      	str	r2, [r3, #0]
				  }



				  break;
 80056d4:	e347      	b.n	8005d66 <statemachine+0x1416>
 80056d6:	bf00      	nop
 80056d8:	200007b0 	.word	0x200007b0
 80056dc:	0801fea4 	.word	0x0801fea4
 80056e0:	200009d8 	.word	0x200009d8
 80056e4:	20000014 	.word	0x20000014
 80056e8:	20000738 	.word	0x20000738
 80056ec:	0801feac 	.word	0x0801feac
 80056f0:	20000aac 	.word	0x20000aac
 80056f4:	200005ed 	.word	0x200005ed
 80056f8:	20000778 	.word	0x20000778
 80056fc:	20001198 	.word	0x20001198
 8005700:	48000400 	.word	0x48000400
 8005704:	0801feb4 	.word	0x0801feb4
 8005708:	0801febc 	.word	0x0801febc
 800570c:	200009b4 	.word	0x200009b4
 8005710:	200009b8 	.word	0x200009b8
 8005714:	0801fec4 	.word	0x0801fec4
 8005718:	200005e8 	.word	0x200005e8
 800571c:	2000077c 	.word	0x2000077c
 8005720:	20000a98 	.word	0x20000a98
 8005724:	20000ab0 	.word	0x20000ab0
 8005728:	20000634 	.word	0x20000634
 800572c:	200005ea 	.word	0x200005ea
 8005730:	0801fecc 	.word	0x0801fecc
 8005734:	0801fed8 	.word	0x0801fed8
 8005738:	0801fee0 	.word	0x0801fee0
			  case STATE_INFO:
				ssd1306_Fill(Black);
 800573c:	2000      	movs	r0, #0
 800573e:	f7fe fc51 	bl	8003fe4 <ssd1306_Fill>
				nmea_parse(&myData, DataBuffer);
 8005742:	4993      	ldr	r1, [pc, #588]	@ (8005990 <statemachine+0x1040>)
 8005744:	4893      	ldr	r0, [pc, #588]	@ (8005994 <statemachine+0x1044>)
 8005746:	f7fd fef1 	bl	800352c <nmea_parse>
				snprintf((char *)bufferscreen,15, "hdop=%.1f",myData.hdop);//sert a	connaitre la qualitée du fix si proche de 1 voir inférieur alors le fix est tres bon
 800574a:	4b92      	ldr	r3, [pc, #584]	@ (8005994 <statemachine+0x1044>)
 800574c:	6a1b      	ldr	r3, [r3, #32]
 800574e:	4618      	mov	r0, r3
 8005750:	f7fa fed2 	bl	80004f8 <__aeabi_f2d>
 8005754:	4602      	mov	r2, r0
 8005756:	460b      	mov	r3, r1
 8005758:	e9cd 2300 	strd	r2, r3, [sp]
 800575c:	4a8e      	ldr	r2, [pc, #568]	@ (8005998 <statemachine+0x1048>)
 800575e:	210f      	movs	r1, #15
 8005760:	488e      	ldr	r0, [pc, #568]	@ (800599c <statemachine+0x104c>)
 8005762:	f015 feaf 	bl	801b4c4 <sniprintf>
				ssd1306_SetCursor(32, 12);
 8005766:	210c      	movs	r1, #12
 8005768:	2020      	movs	r0, #32
 800576a:	f7fe fd7d 	bl	8004268 <ssd1306_SetCursor>
				ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 800576e:	4a8c      	ldr	r2, [pc, #560]	@ (80059a0 <statemachine+0x1050>)
 8005770:	2301      	movs	r3, #1
 8005772:	ca06      	ldmia	r2, {r1, r2}
 8005774:	4889      	ldr	r0, [pc, #548]	@ (800599c <statemachine+0x104c>)
 8005776:	f7fe fd51 	bl	800421c <ssd1306_WriteString>
				snprintf((char *)bufferscreen,20, "v=%0.2fV",vbat);
 800577a:	4b8a      	ldr	r3, [pc, #552]	@ (80059a4 <statemachine+0x1054>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	4618      	mov	r0, r3
 8005780:	f7fa feba 	bl	80004f8 <__aeabi_f2d>
 8005784:	4602      	mov	r2, r0
 8005786:	460b      	mov	r3, r1
 8005788:	e9cd 2300 	strd	r2, r3, [sp]
 800578c:	4a86      	ldr	r2, [pc, #536]	@ (80059a8 <statemachine+0x1058>)
 800578e:	2114      	movs	r1, #20
 8005790:	4882      	ldr	r0, [pc, #520]	@ (800599c <statemachine+0x104c>)
 8005792:	f015 fe97 	bl	801b4c4 <sniprintf>
				ssd1306_SetCursor(32, 22);
 8005796:	2116      	movs	r1, #22
 8005798:	2020      	movs	r0, #32
 800579a:	f7fe fd65 	bl	8004268 <ssd1306_SetCursor>
				ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 800579e:	4a80      	ldr	r2, [pc, #512]	@ (80059a0 <statemachine+0x1050>)
 80057a0:	2301      	movs	r3, #1
 80057a2:	ca06      	ldmia	r2, {r1, r2}
 80057a4:	487d      	ldr	r0, [pc, #500]	@ (800599c <statemachine+0x104c>)
 80057a6:	f7fe fd39 	bl	800421c <ssd1306_WriteString>
				ssd1306_SetCursor(32, 32);
 80057aa:	2120      	movs	r1, #32
 80057ac:	2020      	movs	r0, #32
 80057ae:	f7fe fd5b 	bl	8004268 <ssd1306_SetCursor>
				snprintf((char *)bufferscreen,15,  "T=%0.2fC",temp);
 80057b2:	4b7e      	ldr	r3, [pc, #504]	@ (80059ac <statemachine+0x105c>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4618      	mov	r0, r3
 80057b8:	f7fa fe9e 	bl	80004f8 <__aeabi_f2d>
 80057bc:	4602      	mov	r2, r0
 80057be:	460b      	mov	r3, r1
 80057c0:	e9cd 2300 	strd	r2, r3, [sp]
 80057c4:	4a7a      	ldr	r2, [pc, #488]	@ (80059b0 <statemachine+0x1060>)
 80057c6:	210f      	movs	r1, #15
 80057c8:	4874      	ldr	r0, [pc, #464]	@ (800599c <statemachine+0x104c>)
 80057ca:	f015 fe7b 	bl	801b4c4 <sniprintf>
				ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 80057ce:	4a74      	ldr	r2, [pc, #464]	@ (80059a0 <statemachine+0x1050>)
 80057d0:	2301      	movs	r3, #1
 80057d2:	ca06      	ldmia	r2, {r1, r2}
 80057d4:	4871      	ldr	r0, [pc, #452]	@ (800599c <statemachine+0x104c>)
 80057d6:	f7fe fd21 	bl	800421c <ssd1306_WriteString>
				 if(BTN_B>=1){
 80057da:	4b76      	ldr	r3, [pc, #472]	@ (80059b4 <statemachine+0x1064>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	dd08      	ble.n	80057f4 <statemachine+0xea4>
								  					  posstate++;
 80057e2:	4b75      	ldr	r3, [pc, #468]	@ (80059b8 <statemachine+0x1068>)
 80057e4:	781b      	ldrb	r3, [r3, #0]
 80057e6:	3301      	adds	r3, #1
 80057e8:	b2da      	uxtb	r2, r3
 80057ea:	4b73      	ldr	r3, [pc, #460]	@ (80059b8 <statemachine+0x1068>)
 80057ec:	701a      	strb	r2, [r3, #0]
								  					  BTN_B=0;
 80057ee:	4b71      	ldr	r3, [pc, #452]	@ (80059b4 <statemachine+0x1064>)
 80057f0:	2200      	movs	r2, #0
 80057f2:	601a      	str	r2, [r3, #0]
								  				  }
								  if(BTN_B_LONG>=1){
 80057f4:	4b71      	ldr	r3, [pc, #452]	@ (80059bc <statemachine+0x106c>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	f340 82b6 	ble.w	8005d6a <statemachine+0x141a>
													  posstate--;
 80057fe:	4b6e      	ldr	r3, [pc, #440]	@ (80059b8 <statemachine+0x1068>)
 8005800:	781b      	ldrb	r3, [r3, #0]
 8005802:	3b01      	subs	r3, #1
 8005804:	b2da      	uxtb	r2, r3
 8005806:	4b6c      	ldr	r3, [pc, #432]	@ (80059b8 <statemachine+0x1068>)
 8005808:	701a      	strb	r2, [r3, #0]
													BTN_B_LONG=0;
 800580a:	4b6c      	ldr	r3, [pc, #432]	@ (80059bc <statemachine+0x106c>)
 800580c:	2200      	movs	r2, #0
 800580e:	601a      	str	r2, [r3, #0]
												}

				  break;
 8005810:	e2ab      	b.n	8005d6a <statemachine+0x141a>
			  case STATE_LAT:
						ssd1306_SetCursor(32, 12);
 8005812:	210c      	movs	r1, #12
 8005814:	2020      	movs	r0, #32
 8005816:	f7fe fd27 	bl	8004268 <ssd1306_SetCursor>
						snprintf((char *)bufferscreen,15, "LatSide:");
 800581a:	4a69      	ldr	r2, [pc, #420]	@ (80059c0 <statemachine+0x1070>)
 800581c:	210f      	movs	r1, #15
 800581e:	485f      	ldr	r0, [pc, #380]	@ (800599c <statemachine+0x104c>)
 8005820:	f015 fe50 	bl	801b4c4 <sniprintf>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8005824:	4a67      	ldr	r2, [pc, #412]	@ (80059c4 <statemachine+0x1074>)
 8005826:	2301      	movs	r3, #1
 8005828:	ca06      	ldmia	r2, {r1, r2}
 800582a:	485c      	ldr	r0, [pc, #368]	@ (800599c <statemachine+0x104c>)
 800582c:	f7fe fcf6 	bl	800421c <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "%c",myData.latSide);//pas forcement utile d'afficher 7 decimales apres la virgule, 6 donne une precision au metre ce qui est le max du gps
 8005830:	4b58      	ldr	r3, [pc, #352]	@ (8005994 <statemachine+0x1044>)
 8005832:	7a1b      	ldrb	r3, [r3, #8]
 8005834:	4a64      	ldr	r2, [pc, #400]	@ (80059c8 <statemachine+0x1078>)
 8005836:	210f      	movs	r1, #15
 8005838:	4858      	ldr	r0, [pc, #352]	@ (800599c <statemachine+0x104c>)
 800583a:	f015 fe43 	bl	801b4c4 <sniprintf>
						ssd1306_SetCursor(32, 20);
 800583e:	2114      	movs	r1, #20
 8005840:	2020      	movs	r0, #32
 8005842:	f7fe fd11 	bl	8004268 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8005846:	4a5f      	ldr	r2, [pc, #380]	@ (80059c4 <statemachine+0x1074>)
 8005848:	2301      	movs	r3, #1
 800584a:	ca06      	ldmia	r2, {r1, r2}
 800584c:	4853      	ldr	r0, [pc, #332]	@ (800599c <statemachine+0x104c>)
 800584e:	f7fe fce5 	bl	800421c <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "Latitude:");
 8005852:	4a5e      	ldr	r2, [pc, #376]	@ (80059cc <statemachine+0x107c>)
 8005854:	210f      	movs	r1, #15
 8005856:	4851      	ldr	r0, [pc, #324]	@ (800599c <statemachine+0x104c>)
 8005858:	f015 fe34 	bl	801b4c4 <sniprintf>
						ssd1306_SetCursor(32, 28);
 800585c:	211c      	movs	r1, #28
 800585e:	2020      	movs	r0, #32
 8005860:	f7fe fd02 	bl	8004268 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8005864:	4a57      	ldr	r2, [pc, #348]	@ (80059c4 <statemachine+0x1074>)
 8005866:	2301      	movs	r3, #1
 8005868:	ca06      	ldmia	r2, {r1, r2}
 800586a:	484c      	ldr	r0, [pc, #304]	@ (800599c <statemachine+0x104c>)
 800586c:	f7fe fcd6 	bl	800421c <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "%0.7f",myData.latitude);
 8005870:	4b48      	ldr	r3, [pc, #288]	@ (8005994 <statemachine+0x1044>)
 8005872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005876:	e9cd 2300 	strd	r2, r3, [sp]
 800587a:	4a55      	ldr	r2, [pc, #340]	@ (80059d0 <statemachine+0x1080>)
 800587c:	210f      	movs	r1, #15
 800587e:	4847      	ldr	r0, [pc, #284]	@ (800599c <statemachine+0x104c>)
 8005880:	f015 fe20 	bl	801b4c4 <sniprintf>
						ssd1306_SetCursor(32, 36);
 8005884:	2124      	movs	r1, #36	@ 0x24
 8005886:	2020      	movs	r0, #32
 8005888:	f7fe fcee 	bl	8004268 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 800588c:	4a4d      	ldr	r2, [pc, #308]	@ (80059c4 <statemachine+0x1074>)
 800588e:	2301      	movs	r3, #1
 8005890:	ca06      	ldmia	r2, {r1, r2}
 8005892:	4842      	ldr	r0, [pc, #264]	@ (800599c <statemachine+0x104c>)
 8005894:	f7fe fcc2 	bl	800421c <ssd1306_WriteString>


				  if(BTN_B>=1){
 8005898:	4b46      	ldr	r3, [pc, #280]	@ (80059b4 <statemachine+0x1064>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	2b00      	cmp	r3, #0
 800589e:	dd08      	ble.n	80058b2 <statemachine+0xf62>
				  					  posstate++;
 80058a0:	4b45      	ldr	r3, [pc, #276]	@ (80059b8 <statemachine+0x1068>)
 80058a2:	781b      	ldrb	r3, [r3, #0]
 80058a4:	3301      	adds	r3, #1
 80058a6:	b2da      	uxtb	r2, r3
 80058a8:	4b43      	ldr	r3, [pc, #268]	@ (80059b8 <statemachine+0x1068>)
 80058aa:	701a      	strb	r2, [r3, #0]
				  					  BTN_B=0;
 80058ac:	4b41      	ldr	r3, [pc, #260]	@ (80059b4 <statemachine+0x1064>)
 80058ae:	2200      	movs	r2, #0
 80058b0:	601a      	str	r2, [r3, #0]
				  				  }
				  if(BTN_B_LONG>=1){
 80058b2:	4b42      	ldr	r3, [pc, #264]	@ (80059bc <statemachine+0x106c>)
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	f340 8259 	ble.w	8005d6e <statemachine+0x141e>
									  posstate--;
 80058bc:	4b3e      	ldr	r3, [pc, #248]	@ (80059b8 <statemachine+0x1068>)
 80058be:	781b      	ldrb	r3, [r3, #0]
 80058c0:	3b01      	subs	r3, #1
 80058c2:	b2da      	uxtb	r2, r3
 80058c4:	4b3c      	ldr	r3, [pc, #240]	@ (80059b8 <statemachine+0x1068>)
 80058c6:	701a      	strb	r2, [r3, #0]
									BTN_B_LONG=0;
 80058c8:	4b3c      	ldr	r3, [pc, #240]	@ (80059bc <statemachine+0x106c>)
 80058ca:	2200      	movs	r2, #0
 80058cc:	601a      	str	r2, [r3, #0]
								}



				  break;
 80058ce:	e24e      	b.n	8005d6e <statemachine+0x141e>
			  case STATE_LONG:

					ssd1306_SetCursor(32, 12);
 80058d0:	210c      	movs	r1, #12
 80058d2:	2020      	movs	r0, #32
 80058d4:	f7fe fcc8 	bl	8004268 <ssd1306_SetCursor>
					snprintf((char *)bufferscreen,15, "LonSide:");
 80058d8:	4a3e      	ldr	r2, [pc, #248]	@ (80059d4 <statemachine+0x1084>)
 80058da:	210f      	movs	r1, #15
 80058dc:	482f      	ldr	r0, [pc, #188]	@ (800599c <statemachine+0x104c>)
 80058de:	f015 fdf1 	bl	801b4c4 <sniprintf>
					ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 80058e2:	4a38      	ldr	r2, [pc, #224]	@ (80059c4 <statemachine+0x1074>)
 80058e4:	2301      	movs	r3, #1
 80058e6:	ca06      	ldmia	r2, {r1, r2}
 80058e8:	482c      	ldr	r0, [pc, #176]	@ (800599c <statemachine+0x104c>)
 80058ea:	f7fe fc97 	bl	800421c <ssd1306_WriteString>
					snprintf((char *)bufferscreen,15, "%c",myData.lonSide);//pas forcement utile d'afficher 7 decimales apres la virgule, 6 donne une precision au metre ce qui est le max du gps
 80058ee:	4b29      	ldr	r3, [pc, #164]	@ (8005994 <statemachine+0x1044>)
 80058f0:	7e1b      	ldrb	r3, [r3, #24]
 80058f2:	4a35      	ldr	r2, [pc, #212]	@ (80059c8 <statemachine+0x1078>)
 80058f4:	210f      	movs	r1, #15
 80058f6:	4829      	ldr	r0, [pc, #164]	@ (800599c <statemachine+0x104c>)
 80058f8:	f015 fde4 	bl	801b4c4 <sniprintf>
					ssd1306_SetCursor(32, 20);
 80058fc:	2114      	movs	r1, #20
 80058fe:	2020      	movs	r0, #32
 8005900:	f7fe fcb2 	bl	8004268 <ssd1306_SetCursor>
					ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8005904:	4a2f      	ldr	r2, [pc, #188]	@ (80059c4 <statemachine+0x1074>)
 8005906:	2301      	movs	r3, #1
 8005908:	ca06      	ldmia	r2, {r1, r2}
 800590a:	4824      	ldr	r0, [pc, #144]	@ (800599c <statemachine+0x104c>)
 800590c:	f7fe fc86 	bl	800421c <ssd1306_WriteString>
					snprintf((char *)bufferscreen,15, "Longitude:");
 8005910:	4a31      	ldr	r2, [pc, #196]	@ (80059d8 <statemachine+0x1088>)
 8005912:	210f      	movs	r1, #15
 8005914:	4821      	ldr	r0, [pc, #132]	@ (800599c <statemachine+0x104c>)
 8005916:	f015 fdd5 	bl	801b4c4 <sniprintf>
					ssd1306_SetCursor(32, 28);
 800591a:	211c      	movs	r1, #28
 800591c:	2020      	movs	r0, #32
 800591e:	f7fe fca3 	bl	8004268 <ssd1306_SetCursor>
					ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8005922:	4a28      	ldr	r2, [pc, #160]	@ (80059c4 <statemachine+0x1074>)
 8005924:	2301      	movs	r3, #1
 8005926:	ca06      	ldmia	r2, {r1, r2}
 8005928:	481c      	ldr	r0, [pc, #112]	@ (800599c <statemachine+0x104c>)
 800592a:	f7fe fc77 	bl	800421c <ssd1306_WriteString>
					snprintf((char *)bufferscreen,15, "%0.7f",myData.longitude);
 800592e:	4b19      	ldr	r3, [pc, #100]	@ (8005994 <statemachine+0x1044>)
 8005930:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8005934:	e9cd 2300 	strd	r2, r3, [sp]
 8005938:	4a25      	ldr	r2, [pc, #148]	@ (80059d0 <statemachine+0x1080>)
 800593a:	210f      	movs	r1, #15
 800593c:	4817      	ldr	r0, [pc, #92]	@ (800599c <statemachine+0x104c>)
 800593e:	f015 fdc1 	bl	801b4c4 <sniprintf>
					ssd1306_SetCursor(32, 36);
 8005942:	2124      	movs	r1, #36	@ 0x24
 8005944:	2020      	movs	r0, #32
 8005946:	f7fe fc8f 	bl	8004268 <ssd1306_SetCursor>
					ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 800594a:	4a1e      	ldr	r2, [pc, #120]	@ (80059c4 <statemachine+0x1074>)
 800594c:	2301      	movs	r3, #1
 800594e:	ca06      	ldmia	r2, {r1, r2}
 8005950:	4812      	ldr	r0, [pc, #72]	@ (800599c <statemachine+0x104c>)
 8005952:	f7fe fc63 	bl	800421c <ssd1306_WriteString>

				  if(BTN_B>=1){
 8005956:	4b17      	ldr	r3, [pc, #92]	@ (80059b4 <statemachine+0x1064>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	2b00      	cmp	r3, #0
 800595c:	dd08      	ble.n	8005970 <statemachine+0x1020>
				  					  posstate++;
 800595e:	4b16      	ldr	r3, [pc, #88]	@ (80059b8 <statemachine+0x1068>)
 8005960:	781b      	ldrb	r3, [r3, #0]
 8005962:	3301      	adds	r3, #1
 8005964:	b2da      	uxtb	r2, r3
 8005966:	4b14      	ldr	r3, [pc, #80]	@ (80059b8 <statemachine+0x1068>)
 8005968:	701a      	strb	r2, [r3, #0]
				  					  BTN_B=0;
 800596a:	4b12      	ldr	r3, [pc, #72]	@ (80059b4 <statemachine+0x1064>)
 800596c:	2200      	movs	r2, #0
 800596e:	601a      	str	r2, [r3, #0]
				  				  }
				  if(BTN_B_LONG>=1){
 8005970:	4b12      	ldr	r3, [pc, #72]	@ (80059bc <statemachine+0x106c>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	2b00      	cmp	r3, #0
 8005976:	f340 81fc 	ble.w	8005d72 <statemachine+0x1422>
									  posstate--;
 800597a:	4b0f      	ldr	r3, [pc, #60]	@ (80059b8 <statemachine+0x1068>)
 800597c:	781b      	ldrb	r3, [r3, #0]
 800597e:	3b01      	subs	r3, #1
 8005980:	b2da      	uxtb	r2, r3
 8005982:	4b0d      	ldr	r3, [pc, #52]	@ (80059b8 <statemachine+0x1068>)
 8005984:	701a      	strb	r2, [r3, #0]
									BTN_B_LONG=0;
 8005986:	4b0d      	ldr	r3, [pc, #52]	@ (80059bc <statemachine+0x106c>)
 8005988:	2200      	movs	r2, #0
 800598a:	601a      	str	r2, [r3, #0]
								}

				  break;
 800598c:	e1f1      	b.n	8005d72 <statemachine+0x1422>
 800598e:	bf00      	nop
 8005990:	20000634 	.word	0x20000634
 8005994:	20000738 	.word	0x20000738
 8005998:	0801feec 	.word	0x0801feec
 800599c:	200009d8 	.word	0x200009d8
 80059a0:	2000001c 	.word	0x2000001c
 80059a4:	200007b0 	.word	0x200007b0
 80059a8:	0801fef8 	.word	0x0801fef8
 80059ac:	200007a8 	.word	0x200007a8
 80059b0:	0801ff04 	.word	0x0801ff04
 80059b4:	2000077c 	.word	0x2000077c
 80059b8:	200005ea 	.word	0x200005ea
 80059bc:	20000aac 	.word	0x20000aac
 80059c0:	0801ff10 	.word	0x0801ff10
 80059c4:	20000014 	.word	0x20000014
 80059c8:	0801ff1c 	.word	0x0801ff1c
 80059cc:	0801fecc 	.word	0x0801fecc
 80059d0:	0801fed8 	.word	0x0801fed8
 80059d4:	0801ff20 	.word	0x0801ff20
 80059d8:	0801fee0 	.word	0x0801fee0
			  case STATE_ALT:


				  if(barocheck==HAL_OK){
 80059dc:	4b76      	ldr	r3, [pc, #472]	@ (8005bb8 <statemachine+0x1268>)
 80059de:	781b      	ldrb	r3, [r3, #0]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d15e      	bne.n	8005aa2 <statemachine+0x1152>

					  barocheck=PADS_continuous_read(&hi2c1);
 80059e4:	4875      	ldr	r0, [pc, #468]	@ (8005bbc <statemachine+0x126c>)
 80059e6:	f7fb fb2f 	bl	8001048 <PADS_continuous_read>
 80059ea:	4603      	mov	r3, r0
 80059ec:	461a      	mov	r2, r3
 80059ee:	4b72      	ldr	r3, [pc, #456]	@ (8005bb8 <statemachine+0x1268>)
 80059f0:	701a      	strb	r2, [r3, #0]
					  ssd1306_SetCursor(32, 12);
 80059f2:	210c      	movs	r1, #12
 80059f4:	2020      	movs	r0, #32
 80059f6:	f7fe fc37 	bl	8004268 <ssd1306_SetCursor>
					  snprintf((char *)bufferscreen,15, "altbaro:");
 80059fa:	4a71      	ldr	r2, [pc, #452]	@ (8005bc0 <statemachine+0x1270>)
 80059fc:	210f      	movs	r1, #15
 80059fe:	4871      	ldr	r0, [pc, #452]	@ (8005bc4 <statemachine+0x1274>)
 8005a00:	f015 fd60 	bl	801b4c4 <sniprintf>
					  				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8005a04:	4a70      	ldr	r2, [pc, #448]	@ (8005bc8 <statemachine+0x1278>)
 8005a06:	2301      	movs	r3, #1
 8005a08:	ca06      	ldmia	r2, {r1, r2}
 8005a0a:	486e      	ldr	r0, [pc, #440]	@ (8005bc4 <statemachine+0x1274>)
 8005a0c:	f7fe fc06 	bl	800421c <ssd1306_WriteString>
					  				  						snprintf((char *)bufferscreen,15, "%0.1f m",alt);//pas forcement utile d'afficher 7 decimales apres la virgule, 6 donne une precision au metre ce qui est le max du gps
 8005a10:	4b6e      	ldr	r3, [pc, #440]	@ (8005bcc <statemachine+0x127c>)
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4618      	mov	r0, r3
 8005a16:	f7fa fd6f 	bl	80004f8 <__aeabi_f2d>
 8005a1a:	4602      	mov	r2, r0
 8005a1c:	460b      	mov	r3, r1
 8005a1e:	e9cd 2300 	strd	r2, r3, [sp]
 8005a22:	4a6b      	ldr	r2, [pc, #428]	@ (8005bd0 <statemachine+0x1280>)
 8005a24:	210f      	movs	r1, #15
 8005a26:	4867      	ldr	r0, [pc, #412]	@ (8005bc4 <statemachine+0x1274>)
 8005a28:	f015 fd4c 	bl	801b4c4 <sniprintf>
					  				  						ssd1306_SetCursor(32, 20);
 8005a2c:	2114      	movs	r1, #20
 8005a2e:	2020      	movs	r0, #32
 8005a30:	f7fe fc1a 	bl	8004268 <ssd1306_SetCursor>
					  				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8005a34:	4a64      	ldr	r2, [pc, #400]	@ (8005bc8 <statemachine+0x1278>)
 8005a36:	2301      	movs	r3, #1
 8005a38:	ca06      	ldmia	r2, {r1, r2}
 8005a3a:	4862      	ldr	r0, [pc, #392]	@ (8005bc4 <statemachine+0x1274>)
 8005a3c:	f7fe fbee 	bl	800421c <ssd1306_WriteString>
					  				  						snprintf((char *)bufferscreen,15, "t=%0.1fC",finaltemp);
 8005a40:	4b64      	ldr	r3, [pc, #400]	@ (8005bd4 <statemachine+0x1284>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4618      	mov	r0, r3
 8005a46:	f7fa fd57 	bl	80004f8 <__aeabi_f2d>
 8005a4a:	4602      	mov	r2, r0
 8005a4c:	460b      	mov	r3, r1
 8005a4e:	e9cd 2300 	strd	r2, r3, [sp]
 8005a52:	4a61      	ldr	r2, [pc, #388]	@ (8005bd8 <statemachine+0x1288>)
 8005a54:	210f      	movs	r1, #15
 8005a56:	485b      	ldr	r0, [pc, #364]	@ (8005bc4 <statemachine+0x1274>)
 8005a58:	f015 fd34 	bl	801b4c4 <sniprintf>
					  				  						ssd1306_SetCursor(32, 28);
 8005a5c:	211c      	movs	r1, #28
 8005a5e:	2020      	movs	r0, #32
 8005a60:	f7fe fc02 	bl	8004268 <ssd1306_SetCursor>
					  				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8005a64:	4a58      	ldr	r2, [pc, #352]	@ (8005bc8 <statemachine+0x1278>)
 8005a66:	2301      	movs	r3, #1
 8005a68:	ca06      	ldmia	r2, {r1, r2}
 8005a6a:	4856      	ldr	r0, [pc, #344]	@ (8005bc4 <statemachine+0x1274>)
 8005a6c:	f7fe fbd6 	bl	800421c <ssd1306_WriteString>
					  				  						snprintf((char *)bufferscreen,15, "p=%0.1fhpa",finalpress);
 8005a70:	4b5a      	ldr	r3, [pc, #360]	@ (8005bdc <statemachine+0x128c>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4618      	mov	r0, r3
 8005a76:	f7fa fd3f 	bl	80004f8 <__aeabi_f2d>
 8005a7a:	4602      	mov	r2, r0
 8005a7c:	460b      	mov	r3, r1
 8005a7e:	e9cd 2300 	strd	r2, r3, [sp]
 8005a82:	4a57      	ldr	r2, [pc, #348]	@ (8005be0 <statemachine+0x1290>)
 8005a84:	210f      	movs	r1, #15
 8005a86:	484f      	ldr	r0, [pc, #316]	@ (8005bc4 <statemachine+0x1274>)
 8005a88:	f015 fd1c 	bl	801b4c4 <sniprintf>
					  				  						ssd1306_SetCursor(32, 36);
 8005a8c:	2124      	movs	r1, #36	@ 0x24
 8005a8e:	2020      	movs	r0, #32
 8005a90:	f7fe fbea 	bl	8004268 <ssd1306_SetCursor>
					  				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8005a94:	4a4c      	ldr	r2, [pc, #304]	@ (8005bc8 <statemachine+0x1278>)
 8005a96:	2301      	movs	r3, #1
 8005a98:	ca06      	ldmia	r2, {r1, r2}
 8005a9a:	484a      	ldr	r0, [pc, #296]	@ (8005bc4 <statemachine+0x1274>)
 8005a9c:	f7fe fbbe 	bl	800421c <ssd1306_WriteString>
 8005aa0:	e067      	b.n	8005b72 <statemachine+0x1222>

				  }
				  else{


				  						ssd1306_SetCursor(32, 12);
 8005aa2:	210c      	movs	r1, #12
 8005aa4:	2020      	movs	r0, #32
 8005aa6:	f7fe fbdf 	bl	8004268 <ssd1306_SetCursor>
				  						snprintf((char *)bufferscreen,15, "altgps:");
 8005aaa:	4a4e      	ldr	r2, [pc, #312]	@ (8005be4 <statemachine+0x1294>)
 8005aac:	210f      	movs	r1, #15
 8005aae:	4845      	ldr	r0, [pc, #276]	@ (8005bc4 <statemachine+0x1274>)
 8005ab0:	f015 fd08 	bl	801b4c4 <sniprintf>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8005ab4:	4a44      	ldr	r2, [pc, #272]	@ (8005bc8 <statemachine+0x1278>)
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	ca06      	ldmia	r2, {r1, r2}
 8005aba:	4842      	ldr	r0, [pc, #264]	@ (8005bc4 <statemachine+0x1274>)
 8005abc:	f7fe fbae 	bl	800421c <ssd1306_WriteString>
				  						snprintf((char *)bufferscreen,15, "%0.1f m",myData.altitude);//pas forcement utile d'afficher 7 decimales apres la virgule, 6 donne une precision au metre ce qui est le max du gps
 8005ac0:	4b49      	ldr	r3, [pc, #292]	@ (8005be8 <statemachine+0x1298>)
 8005ac2:	69db      	ldr	r3, [r3, #28]
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	f7fa fd17 	bl	80004f8 <__aeabi_f2d>
 8005aca:	4602      	mov	r2, r0
 8005acc:	460b      	mov	r3, r1
 8005ace:	e9cd 2300 	strd	r2, r3, [sp]
 8005ad2:	4a3f      	ldr	r2, [pc, #252]	@ (8005bd0 <statemachine+0x1280>)
 8005ad4:	210f      	movs	r1, #15
 8005ad6:	483b      	ldr	r0, [pc, #236]	@ (8005bc4 <statemachine+0x1274>)
 8005ad8:	f015 fcf4 	bl	801b4c4 <sniprintf>
				  						ssd1306_SetCursor(32, 20);
 8005adc:	2114      	movs	r1, #20
 8005ade:	2020      	movs	r0, #32
 8005ae0:	f7fe fbc2 	bl	8004268 <ssd1306_SetCursor>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8005ae4:	4a38      	ldr	r2, [pc, #224]	@ (8005bc8 <statemachine+0x1278>)
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	ca06      	ldmia	r2, {r1, r2}
 8005aea:	4836      	ldr	r0, [pc, #216]	@ (8005bc4 <statemachine+0x1274>)
 8005aec:	f7fe fb96 	bl	800421c <ssd1306_WriteString>
				  						snprintf((char *)bufferscreen,15, "Pressure:");
 8005af0:	4a3e      	ldr	r2, [pc, #248]	@ (8005bec <statemachine+0x129c>)
 8005af2:	210f      	movs	r1, #15
 8005af4:	4833      	ldr	r0, [pc, #204]	@ (8005bc4 <statemachine+0x1274>)
 8005af6:	f015 fce5 	bl	801b4c4 <sniprintf>
				  						ssd1306_SetCursor(32, 28);
 8005afa:	211c      	movs	r1, #28
 8005afc:	2020      	movs	r0, #32
 8005afe:	f7fe fbb3 	bl	8004268 <ssd1306_SetCursor>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8005b02:	4a31      	ldr	r2, [pc, #196]	@ (8005bc8 <statemachine+0x1278>)
 8005b04:	2301      	movs	r3, #1
 8005b06:	ca06      	ldmia	r2, {r1, r2}
 8005b08:	482e      	ldr	r0, [pc, #184]	@ (8005bc4 <statemachine+0x1274>)
 8005b0a:	f7fe fb87 	bl	800421c <ssd1306_WriteString>
				  						snprintf((char *)bufferscreen,15, "%0.1fhpa",1000*expf((-0.0001148)*(myData.altitude)));
 8005b0e:	4b36      	ldr	r3, [pc, #216]	@ (8005be8 <statemachine+0x1298>)
 8005b10:	69db      	ldr	r3, [r3, #28]
 8005b12:	4618      	mov	r0, r3
 8005b14:	f7fa fcf0 	bl	80004f8 <__aeabi_f2d>
 8005b18:	a325      	add	r3, pc, #148	@ (adr r3, 8005bb0 <statemachine+0x1260>)
 8005b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b1e:	f7fa fd43 	bl	80005a8 <__aeabi_dmul>
 8005b22:	4602      	mov	r2, r0
 8005b24:	460b      	mov	r3, r1
 8005b26:	4610      	mov	r0, r2
 8005b28:	4619      	mov	r1, r3
 8005b2a:	f7fb f835 	bl	8000b98 <__aeabi_d2f>
 8005b2e:	4603      	mov	r3, r0
 8005b30:	ee00 3a10 	vmov	s0, r3
 8005b34:	f018 fb1c 	bl	801e170 <expf>
 8005b38:	eef0 7a40 	vmov.f32	s15, s0
 8005b3c:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8005bf0 <statemachine+0x12a0>
 8005b40:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b44:	ee17 0a90 	vmov	r0, s15
 8005b48:	f7fa fcd6 	bl	80004f8 <__aeabi_f2d>
 8005b4c:	4602      	mov	r2, r0
 8005b4e:	460b      	mov	r3, r1
 8005b50:	e9cd 2300 	strd	r2, r3, [sp]
 8005b54:	4a27      	ldr	r2, [pc, #156]	@ (8005bf4 <statemachine+0x12a4>)
 8005b56:	210f      	movs	r1, #15
 8005b58:	481a      	ldr	r0, [pc, #104]	@ (8005bc4 <statemachine+0x1274>)
 8005b5a:	f015 fcb3 	bl	801b4c4 <sniprintf>
				  						ssd1306_SetCursor(32, 36);
 8005b5e:	2124      	movs	r1, #36	@ 0x24
 8005b60:	2020      	movs	r0, #32
 8005b62:	f7fe fb81 	bl	8004268 <ssd1306_SetCursor>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8005b66:	4a18      	ldr	r2, [pc, #96]	@ (8005bc8 <statemachine+0x1278>)
 8005b68:	2301      	movs	r3, #1
 8005b6a:	ca06      	ldmia	r2, {r1, r2}
 8005b6c:	4815      	ldr	r0, [pc, #84]	@ (8005bc4 <statemachine+0x1274>)
 8005b6e:	f7fe fb55 	bl	800421c <ssd1306_WriteString>

				  }

				  if(BTN_B>=1){
 8005b72:	4b21      	ldr	r3, [pc, #132]	@ (8005bf8 <statemachine+0x12a8>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	dd08      	ble.n	8005b8c <statemachine+0x123c>
				  					posstate++;
 8005b7a:	4b20      	ldr	r3, [pc, #128]	@ (8005bfc <statemachine+0x12ac>)
 8005b7c:	781b      	ldrb	r3, [r3, #0]
 8005b7e:	3301      	adds	r3, #1
 8005b80:	b2da      	uxtb	r2, r3
 8005b82:	4b1e      	ldr	r3, [pc, #120]	@ (8005bfc <statemachine+0x12ac>)
 8005b84:	701a      	strb	r2, [r3, #0]
				  					BTN_B=0;
 8005b86:	4b1c      	ldr	r3, [pc, #112]	@ (8005bf8 <statemachine+0x12a8>)
 8005b88:	2200      	movs	r2, #0
 8005b8a:	601a      	str	r2, [r3, #0]
				  				  }
				  if(BTN_B_LONG>=1){
 8005b8c:	4b1c      	ldr	r3, [pc, #112]	@ (8005c00 <statemachine+0x12b0>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	f340 80f0 	ble.w	8005d76 <statemachine+0x1426>
					  posstate--;
 8005b96:	4b19      	ldr	r3, [pc, #100]	@ (8005bfc <statemachine+0x12ac>)
 8005b98:	781b      	ldrb	r3, [r3, #0]
 8005b9a:	3b01      	subs	r3, #1
 8005b9c:	b2da      	uxtb	r2, r3
 8005b9e:	4b17      	ldr	r3, [pc, #92]	@ (8005bfc <statemachine+0x12ac>)
 8005ba0:	701a      	strb	r2, [r3, #0]
					BTN_B_LONG=0;
 8005ba2:	4b17      	ldr	r3, [pc, #92]	@ (8005c00 <statemachine+0x12b0>)
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	601a      	str	r2, [r3, #0]
				}
				  break;
 8005ba8:	e0e5      	b.n	8005d76 <statemachine+0x1426>
 8005baa:	bf00      	nop
 8005bac:	f3af 8000 	nop.w
 8005bb0:	fb798882 	.word	0xfb798882
 8005bb4:	bf1e1818 	.word	0xbf1e1818
 8005bb8:	20000bf9 	.word	0x20000bf9
 8005bbc:	20000504 	.word	0x20000504
 8005bc0:	0801ff2c 	.word	0x0801ff2c
 8005bc4:	200009d8 	.word	0x200009d8
 8005bc8:	20000014 	.word	0x20000014
 8005bcc:	20000394 	.word	0x20000394
 8005bd0:	0801ff38 	.word	0x0801ff38
 8005bd4:	2000038c 	.word	0x2000038c
 8005bd8:	0801ff40 	.word	0x0801ff40
 8005bdc:	20000390 	.word	0x20000390
 8005be0:	0801ff4c 	.word	0x0801ff4c
 8005be4:	0801ff58 	.word	0x0801ff58
 8005be8:	20000738 	.word	0x20000738
 8005bec:	0801ff60 	.word	0x0801ff60
 8005bf0:	447a0000 	.word	0x447a0000
 8005bf4:	0801ff6c 	.word	0x0801ff6c
 8005bf8:	2000077c 	.word	0x2000077c
 8005bfc:	200005ea 	.word	0x200005ea
 8005c00:	20000aac 	.word	0x20000aac
			  case STATE_HEURE:
			  			  ssd1306_Fill(Black);
 8005c04:	2000      	movs	r0, #0
 8005c06:	f7fe f9ed 	bl	8003fe4 <ssd1306_Fill>
			  			  nmea_parse(&myData, DataBuffer);
 8005c0a:	4999      	ldr	r1, [pc, #612]	@ (8005e70 <statemachine+0x1520>)
 8005c0c:	4899      	ldr	r0, [pc, #612]	@ (8005e74 <statemachine+0x1524>)
 8005c0e:	f7fd fc8d 	bl	800352c <nmea_parse>
			  			  if(settimeen==0){
 8005c12:	4b99      	ldr	r3, [pc, #612]	@ (8005e78 <statemachine+0x1528>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d141      	bne.n	8005c9e <statemachine+0x134e>

			  							settimeen=1;
 8005c1a:	4b97      	ldr	r3, [pc, #604]	@ (8005e78 <statemachine+0x1528>)
 8005c1c:	2201      	movs	r2, #1
 8005c1e:	601a      	str	r2, [r3, #0]
			  							HR=(myData.lastMeasure[0]&0x0f)*10+(myData.lastMeasure[1]&0x0f);
 8005c20:	4b94      	ldr	r3, [pc, #592]	@ (8005e74 <statemachine+0x1524>)
 8005c22:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8005c26:	f003 030f 	and.w	r3, r3, #15
 8005c2a:	b2db      	uxtb	r3, r3
 8005c2c:	461a      	mov	r2, r3
 8005c2e:	0092      	lsls	r2, r2, #2
 8005c30:	4413      	add	r3, r2
 8005c32:	005b      	lsls	r3, r3, #1
 8005c34:	b2da      	uxtb	r2, r3
 8005c36:	4b8f      	ldr	r3, [pc, #572]	@ (8005e74 <statemachine+0x1524>)
 8005c38:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8005c3c:	f003 030f 	and.w	r3, r3, #15
 8005c40:	b2db      	uxtb	r3, r3
 8005c42:	4413      	add	r3, r2
 8005c44:	b2da      	uxtb	r2, r3
 8005c46:	4b8d      	ldr	r3, [pc, #564]	@ (8005e7c <statemachine+0x152c>)
 8005c48:	701a      	strb	r2, [r3, #0]
			  							MINUTE=(myData.lastMeasure[2]&0x0f)*10+(myData.lastMeasure[3]&0x0f);
 8005c4a:	4b8a      	ldr	r3, [pc, #552]	@ (8005e74 <statemachine+0x1524>)
 8005c4c:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8005c50:	f003 030f 	and.w	r3, r3, #15
 8005c54:	b2db      	uxtb	r3, r3
 8005c56:	461a      	mov	r2, r3
 8005c58:	0092      	lsls	r2, r2, #2
 8005c5a:	4413      	add	r3, r2
 8005c5c:	005b      	lsls	r3, r3, #1
 8005c5e:	b2da      	uxtb	r2, r3
 8005c60:	4b84      	ldr	r3, [pc, #528]	@ (8005e74 <statemachine+0x1524>)
 8005c62:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8005c66:	f003 030f 	and.w	r3, r3, #15
 8005c6a:	b2db      	uxtb	r3, r3
 8005c6c:	4413      	add	r3, r2
 8005c6e:	b2da      	uxtb	r2, r3
 8005c70:	4b83      	ldr	r3, [pc, #524]	@ (8005e80 <statemachine+0x1530>)
 8005c72:	701a      	strb	r2, [r3, #0]
			  							SEC=(myData.lastMeasure[4]&0x0f)*10+(myData.lastMeasure[5]&0x0f);
 8005c74:	4b7f      	ldr	r3, [pc, #508]	@ (8005e74 <statemachine+0x1524>)
 8005c76:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005c7a:	f003 030f 	and.w	r3, r3, #15
 8005c7e:	b2db      	uxtb	r3, r3
 8005c80:	461a      	mov	r2, r3
 8005c82:	0092      	lsls	r2, r2, #2
 8005c84:	4413      	add	r3, r2
 8005c86:	005b      	lsls	r3, r3, #1
 8005c88:	b2da      	uxtb	r2, r3
 8005c8a:	4b7a      	ldr	r3, [pc, #488]	@ (8005e74 <statemachine+0x1524>)
 8005c8c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8005c90:	f003 030f 	and.w	r3, r3, #15
 8005c94:	b2db      	uxtb	r3, r3
 8005c96:	4413      	add	r3, r2
 8005c98:	b2da      	uxtb	r2, r3
 8005c9a:	4b7a      	ldr	r3, [pc, #488]	@ (8005e84 <statemachine+0x1534>)
 8005c9c:	701a      	strb	r2, [r3, #0]


			  					  }


			  				  ssd1306_SetCursor(32, 12);
 8005c9e:	210c      	movs	r1, #12
 8005ca0:	2020      	movs	r0, #32
 8005ca2:	f7fe fae1 	bl	8004268 <ssd1306_SetCursor>
			  				  ssd1306_WriteString("hr GMT:", Font_6x8, White);
 8005ca6:	4a78      	ldr	r2, [pc, #480]	@ (8005e88 <statemachine+0x1538>)
 8005ca8:	2301      	movs	r3, #1
 8005caa:	ca06      	ldmia	r2, {r1, r2}
 8005cac:	4877      	ldr	r0, [pc, #476]	@ (8005e8c <statemachine+0x153c>)
 8005cae:	f7fe fab5 	bl	800421c <ssd1306_WriteString>
			  				ssd1306_SetCursor(32, 22);
 8005cb2:	2116      	movs	r1, #22
 8005cb4:	2020      	movs	r0, #32
 8005cb6:	f7fe fad7 	bl	8004268 <ssd1306_SetCursor>
			  				snprintf((char *)bufferscreen,15, "%02d:%02d",HR,MINUTE);
 8005cba:	4b70      	ldr	r3, [pc, #448]	@ (8005e7c <statemachine+0x152c>)
 8005cbc:	781b      	ldrb	r3, [r3, #0]
 8005cbe:	461a      	mov	r2, r3
 8005cc0:	4b6f      	ldr	r3, [pc, #444]	@ (8005e80 <statemachine+0x1530>)
 8005cc2:	781b      	ldrb	r3, [r3, #0]
 8005cc4:	9300      	str	r3, [sp, #0]
 8005cc6:	4613      	mov	r3, r2
 8005cc8:	4a71      	ldr	r2, [pc, #452]	@ (8005e90 <statemachine+0x1540>)
 8005cca:	210f      	movs	r1, #15
 8005ccc:	4871      	ldr	r0, [pc, #452]	@ (8005e94 <statemachine+0x1544>)
 8005cce:	f015 fbf9 	bl	801b4c4 <sniprintf>
			  				ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8005cd2:	4a71      	ldr	r2, [pc, #452]	@ (8005e98 <statemachine+0x1548>)
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	ca06      	ldmia	r2, {r1, r2}
 8005cd8:	486e      	ldr	r0, [pc, #440]	@ (8005e94 <statemachine+0x1544>)
 8005cda:	f7fe fa9f 	bl	800421c <ssd1306_WriteString>
			  				ssd1306_SetCursor(32, 32);
 8005cde:	2120      	movs	r1, #32
 8005ce0:	2020      	movs	r0, #32
 8005ce2:	f7fe fac1 	bl	8004268 <ssd1306_SetCursor>
			  				snprintf((char *)bufferscreen,15, "%02d sec",SEC);
 8005ce6:	4b67      	ldr	r3, [pc, #412]	@ (8005e84 <statemachine+0x1534>)
 8005ce8:	781b      	ldrb	r3, [r3, #0]
 8005cea:	4a6c      	ldr	r2, [pc, #432]	@ (8005e9c <statemachine+0x154c>)
 8005cec:	210f      	movs	r1, #15
 8005cee:	4869      	ldr	r0, [pc, #420]	@ (8005e94 <statemachine+0x1544>)
 8005cf0:	f015 fbe8 	bl	801b4c4 <sniprintf>
			  				ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8005cf4:	4a68      	ldr	r2, [pc, #416]	@ (8005e98 <statemachine+0x1548>)
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	ca06      	ldmia	r2, {r1, r2}
 8005cfa:	4866      	ldr	r0, [pc, #408]	@ (8005e94 <statemachine+0x1544>)
 8005cfc:	f7fe fa8e 	bl	800421c <ssd1306_WriteString>
			  				if(BTN_B>=1){
 8005d00:	4b67      	ldr	r3, [pc, #412]	@ (8005ea0 <statemachine+0x1550>)
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	dd20      	ble.n	8005d4a <statemachine+0x13fa>
			  					posstate--;
 8005d08:	4b66      	ldr	r3, [pc, #408]	@ (8005ea4 <statemachine+0x1554>)
 8005d0a:	781b      	ldrb	r3, [r3, #0]
 8005d0c:	3b01      	subs	r3, #1
 8005d0e:	b2da      	uxtb	r2, r3
 8005d10:	4b64      	ldr	r3, [pc, #400]	@ (8005ea4 <statemachine+0x1554>)
 8005d12:	701a      	strb	r2, [r3, #0]
			  					posstate--;
 8005d14:	4b63      	ldr	r3, [pc, #396]	@ (8005ea4 <statemachine+0x1554>)
 8005d16:	781b      	ldrb	r3, [r3, #0]
 8005d18:	3b01      	subs	r3, #1
 8005d1a:	b2da      	uxtb	r2, r3
 8005d1c:	4b61      	ldr	r3, [pc, #388]	@ (8005ea4 <statemachine+0x1554>)
 8005d1e:	701a      	strb	r2, [r3, #0]
			  					posstate--;
 8005d20:	4b60      	ldr	r3, [pc, #384]	@ (8005ea4 <statemachine+0x1554>)
 8005d22:	781b      	ldrb	r3, [r3, #0]
 8005d24:	3b01      	subs	r3, #1
 8005d26:	b2da      	uxtb	r2, r3
 8005d28:	4b5e      	ldr	r3, [pc, #376]	@ (8005ea4 <statemachine+0x1554>)
 8005d2a:	701a      	strb	r2, [r3, #0]
			  					posstate--;
 8005d2c:	4b5d      	ldr	r3, [pc, #372]	@ (8005ea4 <statemachine+0x1554>)
 8005d2e:	781b      	ldrb	r3, [r3, #0]
 8005d30:	3b01      	subs	r3, #1
 8005d32:	b2da      	uxtb	r2, r3
 8005d34:	4b5b      	ldr	r3, [pc, #364]	@ (8005ea4 <statemachine+0x1554>)
 8005d36:	701a      	strb	r2, [r3, #0]
			  					posstate--;
 8005d38:	4b5a      	ldr	r3, [pc, #360]	@ (8005ea4 <statemachine+0x1554>)
 8005d3a:	781b      	ldrb	r3, [r3, #0]
 8005d3c:	3b01      	subs	r3, #1
 8005d3e:	b2da      	uxtb	r2, r3
 8005d40:	4b58      	ldr	r3, [pc, #352]	@ (8005ea4 <statemachine+0x1554>)
 8005d42:	701a      	strb	r2, [r3, #0]
			  					BTN_B=0;
 8005d44:	4b56      	ldr	r3, [pc, #344]	@ (8005ea0 <statemachine+0x1550>)
 8005d46:	2200      	movs	r2, #0
 8005d48:	601a      	str	r2, [r3, #0]
			  				}
			  				if(BTN_B_LONG>=1){
 8005d4a:	4b57      	ldr	r3, [pc, #348]	@ (8005ea8 <statemachine+0x1558>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	dd13      	ble.n	8005d7a <statemachine+0x142a>
			  							  					posstate--;
 8005d52:	4b54      	ldr	r3, [pc, #336]	@ (8005ea4 <statemachine+0x1554>)
 8005d54:	781b      	ldrb	r3, [r3, #0]
 8005d56:	3b01      	subs	r3, #1
 8005d58:	b2da      	uxtb	r2, r3
 8005d5a:	4b52      	ldr	r3, [pc, #328]	@ (8005ea4 <statemachine+0x1554>)
 8005d5c:	701a      	strb	r2, [r3, #0]
			  							  					BTN_B_LONG=0;
 8005d5e:	4b52      	ldr	r3, [pc, #328]	@ (8005ea8 <statemachine+0x1558>)
 8005d60:	2200      	movs	r2, #0
 8005d62:	601a      	str	r2, [r3, #0]
			  							  				}
			  			break;
 8005d64:	e009      	b.n	8005d7a <statemachine+0x142a>
				  break;
 8005d66:	bf00      	nop
 8005d68:	e008      	b.n	8005d7c <statemachine+0x142c>
				  break;
 8005d6a:	bf00      	nop
 8005d6c:	e006      	b.n	8005d7c <statemachine+0x142c>
				  break;
 8005d6e:	bf00      	nop
 8005d70:	e004      	b.n	8005d7c <statemachine+0x142c>
				  break;
 8005d72:	bf00      	nop
 8005d74:	e002      	b.n	8005d7c <statemachine+0x142c>
				  break;
 8005d76:	bf00      	nop
 8005d78:	e000      	b.n	8005d7c <statemachine+0x142c>
			  			break;
 8005d7a:	bf00      	nop
			  }

					if(BTN_A>=1){
 8005d7c:	4b4b      	ldr	r3, [pc, #300]	@ (8005eac <statemachine+0x155c>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	dd0b      	ble.n	8005d9c <statemachine+0x144c>
							state++;
 8005d84:	4b4a      	ldr	r3, [pc, #296]	@ (8005eb0 <statemachine+0x1560>)
 8005d86:	781b      	ldrb	r3, [r3, #0]
 8005d88:	3301      	adds	r3, #1
 8005d8a:	b2da      	uxtb	r2, r3
 8005d8c:	4b48      	ldr	r3, [pc, #288]	@ (8005eb0 <statemachine+0x1560>)
 8005d8e:	701a      	strb	r2, [r3, #0]
							BTN_A=0;
 8005d90:	4b46      	ldr	r3, [pc, #280]	@ (8005eac <statemachine+0x155c>)
 8005d92:	2200      	movs	r2, #0
 8005d94:	601a      	str	r2, [r3, #0]
							BTN_B=0;
 8005d96:	4b42      	ldr	r3, [pc, #264]	@ (8005ea0 <statemachine+0x1550>)
 8005d98:	2200      	movs	r2, #0
 8005d9a:	601a      	str	r2, [r3, #0]


						}
					if(BTN_A_LONG>=1){
 8005d9c:	4b45      	ldr	r3, [pc, #276]	@ (8005eb4 <statemachine+0x1564>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	f340 8461 	ble.w	8006668 <statemachine+0x1d18>
									 									 									  			 	state--;
 8005da6:	4b42      	ldr	r3, [pc, #264]	@ (8005eb0 <statemachine+0x1560>)
 8005da8:	781b      	ldrb	r3, [r3, #0]
 8005daa:	3b01      	subs	r3, #1
 8005dac:	b2da      	uxtb	r2, r3
 8005dae:	4b40      	ldr	r3, [pc, #256]	@ (8005eb0 <statemachine+0x1560>)
 8005db0:	701a      	strb	r2, [r3, #0]
									 									 									  			 	BTN_A=0;
 8005db2:	4b3e      	ldr	r3, [pc, #248]	@ (8005eac <statemachine+0x155c>)
 8005db4:	2200      	movs	r2, #0
 8005db6:	601a      	str	r2, [r3, #0]
									 									 									  			 	BTN_B=0;
 8005db8:	4b39      	ldr	r3, [pc, #228]	@ (8005ea0 <statemachine+0x1550>)
 8005dba:	2200      	movs	r2, #0
 8005dbc:	601a      	str	r2, [r3, #0]
									 									 									  			 	BTN_A_LONG=0;
 8005dbe:	4b3d      	ldr	r3, [pc, #244]	@ (8005eb4 <statemachine+0x1564>)
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	601a      	str	r2, [r3, #0]
									 									 									  	}
			  break;
 8005dc4:	f000 bc50 	b.w	8006668 <statemachine+0x1d18>
		  case STATE_CHRONOMETER:

			  ssd1306_Fill(Black);
 8005dc8:	2000      	movs	r0, #0
 8005dca:	f7fe f90b 	bl	8003fe4 <ssd1306_Fill>
			  ssd1306_SetCursor(32, 12);
 8005dce:	210c      	movs	r1, #12
 8005dd0:	2020      	movs	r0, #32
 8005dd2:	f7fe fa49 	bl	8004268 <ssd1306_SetCursor>
			  ssd1306_WriteString("chrono", Font_6x8, White);
 8005dd6:	4a2c      	ldr	r2, [pc, #176]	@ (8005e88 <statemachine+0x1538>)
 8005dd8:	2301      	movs	r3, #1
 8005dda:	ca06      	ldmia	r2, {r1, r2}
 8005ddc:	4836      	ldr	r0, [pc, #216]	@ (8005eb8 <statemachine+0x1568>)
 8005dde:	f7fe fa1d 	bl	800421c <ssd1306_WriteString>
			  ssd1306_SetCursor(32,20);
 8005de2:	2114      	movs	r1, #20
 8005de4:	2020      	movs	r0, #32
 8005de6:	f7fe fa3f 	bl	8004268 <ssd1306_SetCursor>

			  switch(chronostate){
 8005dea:	4b34      	ldr	r3, [pc, #208]	@ (8005ebc <statemachine+0x156c>)
 8005dec:	781b      	ldrb	r3, [r3, #0]
 8005dee:	2b02      	cmp	r3, #2
 8005df0:	d072      	beq.n	8005ed8 <statemachine+0x1588>
 8005df2:	2b02      	cmp	r3, #2
 8005df4:	f300 80a1 	bgt.w	8005f3a <statemachine+0x15ea>
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d002      	beq.n	8005e02 <statemachine+0x14b2>
 8005dfc:	2b01      	cmp	r3, #1
 8005dfe:	d01e      	beq.n	8005e3e <statemachine+0x14ee>
 8005e00:	e09b      	b.n	8005f3a <statemachine+0x15ea>
			  case STATE_RESET:
				  min=0;
 8005e02:	4b2f      	ldr	r3, [pc, #188]	@ (8005ec0 <statemachine+0x1570>)
 8005e04:	f04f 0200 	mov.w	r2, #0
 8005e08:	601a      	str	r2, [r3, #0]
				  seconde=0;
 8005e0a:	4b2e      	ldr	r3, [pc, #184]	@ (8005ec4 <statemachine+0x1574>)
 8005e0c:	f04f 0200 	mov.w	r2, #0
 8005e10:	601a      	str	r2, [r3, #0]
				  calctime=0;
 8005e12:	4b2d      	ldr	r3, [pc, #180]	@ (8005ec8 <statemachine+0x1578>)
 8005e14:	2200      	movs	r2, #0
 8005e16:	601a      	str	r2, [r3, #0]

				  	 if(BTN_B>=1){
 8005e18:	4b21      	ldr	r3, [pc, #132]	@ (8005ea0 <statemachine+0x1550>)
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	f340 8087 	ble.w	8005f30 <statemachine+0x15e0>
				  		chronostate++;
 8005e22:	4b26      	ldr	r3, [pc, #152]	@ (8005ebc <statemachine+0x156c>)
 8005e24:	781b      	ldrb	r3, [r3, #0]
 8005e26:	3301      	adds	r3, #1
 8005e28:	b2da      	uxtb	r2, r3
 8005e2a:	4b24      	ldr	r3, [pc, #144]	@ (8005ebc <statemachine+0x156c>)
 8005e2c:	701a      	strb	r2, [r3, #0]
				  		BTN_B=0;
 8005e2e:	4b1c      	ldr	r3, [pc, #112]	@ (8005ea0 <statemachine+0x1550>)
 8005e30:	2200      	movs	r2, #0
 8005e32:	601a      	str	r2, [r3, #0]
				  		starttime=uwTick;
 8005e34:	4b25      	ldr	r3, [pc, #148]	@ (8005ecc <statemachine+0x157c>)
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4a25      	ldr	r2, [pc, #148]	@ (8005ed0 <statemachine+0x1580>)
 8005e3a:	6013      	str	r3, [r2, #0]

				  }


				  break;
 8005e3c:	e078      	b.n	8005f30 <statemachine+0x15e0>
			  case STATE_RUN:
				  calctime=uwTick-starttime+timehandler;
 8005e3e:	4b23      	ldr	r3, [pc, #140]	@ (8005ecc <statemachine+0x157c>)
 8005e40:	681a      	ldr	r2, [r3, #0]
 8005e42:	4b23      	ldr	r3, [pc, #140]	@ (8005ed0 <statemachine+0x1580>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	1ad2      	subs	r2, r2, r3
 8005e48:	4b22      	ldr	r3, [pc, #136]	@ (8005ed4 <statemachine+0x1584>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4413      	add	r3, r2
 8005e4e:	4a1e      	ldr	r2, [pc, #120]	@ (8005ec8 <statemachine+0x1578>)
 8005e50:	6013      	str	r3, [r2, #0]

				  if(BTN_B>=1){
 8005e52:	4b13      	ldr	r3, [pc, #76]	@ (8005ea0 <statemachine+0x1550>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	dd6c      	ble.n	8005f34 <statemachine+0x15e4>
				  		chronostate++;
 8005e5a:	4b18      	ldr	r3, [pc, #96]	@ (8005ebc <statemachine+0x156c>)
 8005e5c:	781b      	ldrb	r3, [r3, #0]
 8005e5e:	3301      	adds	r3, #1
 8005e60:	b2da      	uxtb	r2, r3
 8005e62:	4b16      	ldr	r3, [pc, #88]	@ (8005ebc <statemachine+0x156c>)
 8005e64:	701a      	strb	r2, [r3, #0]
				  		BTN_B=0;
 8005e66:	4b0e      	ldr	r3, [pc, #56]	@ (8005ea0 <statemachine+0x1550>)
 8005e68:	2200      	movs	r2, #0
 8005e6a:	601a      	str	r2, [r3, #0]
			  }


				  break;
 8005e6c:	e062      	b.n	8005f34 <statemachine+0x15e4>
 8005e6e:	bf00      	nop
 8005e70:	20000634 	.word	0x20000634
 8005e74:	20000738 	.word	0x20000738
 8005e78:	20000a98 	.word	0x20000a98
 8005e7c:	20000a95 	.word	0x20000a95
 8005e80:	20000a96 	.word	0x20000a96
 8005e84:	20000a94 	.word	0x20000a94
 8005e88:	20000014 	.word	0x20000014
 8005e8c:	0801ff78 	.word	0x0801ff78
 8005e90:	0801ff80 	.word	0x0801ff80
 8005e94:	200009d8 	.word	0x200009d8
 8005e98:	2000001c 	.word	0x2000001c
 8005e9c:	0801ff8c 	.word	0x0801ff8c
 8005ea0:	2000077c 	.word	0x2000077c
 8005ea4:	200005ea 	.word	0x200005ea
 8005ea8:	20000aac 	.word	0x20000aac
 8005eac:	20000778 	.word	0x20000778
 8005eb0:	200005e8 	.word	0x200005e8
 8005eb4:	20000ab0 	.word	0x20000ab0
 8005eb8:	0801ff98 	.word	0x0801ff98
 8005ebc:	200005eb 	.word	0x200005eb
 8005ec0:	20000a54 	.word	0x20000a54
 8005ec4:	20000a50 	.word	0x20000a50
 8005ec8:	20000a5c 	.word	0x20000a5c
 8005ecc:	2000136c 	.word	0x2000136c
 8005ed0:	20000a58 	.word	0x20000a58
 8005ed4:	20000a60 	.word	0x20000a60
			  case STATE_PAUSE:
				  timehandler=calctime;
 8005ed8:	4b88      	ldr	r3, [pc, #544]	@ (80060fc <statemachine+0x17ac>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	4a88      	ldr	r2, [pc, #544]	@ (8006100 <statemachine+0x17b0>)
 8005ede:	6013      	str	r3, [r2, #0]

				  if(BTN_B>=1){
 8005ee0:	4b88      	ldr	r3, [pc, #544]	@ (8006104 <statemachine+0x17b4>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	dd0c      	ble.n	8005f02 <statemachine+0x15b2>
				  			chronostate--;
 8005ee8:	4b87      	ldr	r3, [pc, #540]	@ (8006108 <statemachine+0x17b8>)
 8005eea:	781b      	ldrb	r3, [r3, #0]
 8005eec:	3b01      	subs	r3, #1
 8005eee:	b2da      	uxtb	r2, r3
 8005ef0:	4b85      	ldr	r3, [pc, #532]	@ (8006108 <statemachine+0x17b8>)
 8005ef2:	701a      	strb	r2, [r3, #0]
				  			BTN_B=0;
 8005ef4:	4b83      	ldr	r3, [pc, #524]	@ (8006104 <statemachine+0x17b4>)
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	601a      	str	r2, [r3, #0]
				  			starttime=uwTick;
 8005efa:	4b84      	ldr	r3, [pc, #528]	@ (800610c <statemachine+0x17bc>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	4a84      	ldr	r2, [pc, #528]	@ (8006110 <statemachine+0x17c0>)
 8005f00:	6013      	str	r3, [r2, #0]

			 }
				  if(BTN_B_LONG>=1){
 8005f02:	4b84      	ldr	r3, [pc, #528]	@ (8006114 <statemachine+0x17c4>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	dd16      	ble.n	8005f38 <statemachine+0x15e8>
				  				  	chronostate--;
 8005f0a:	4b7f      	ldr	r3, [pc, #508]	@ (8006108 <statemachine+0x17b8>)
 8005f0c:	781b      	ldrb	r3, [r3, #0]
 8005f0e:	3b01      	subs	r3, #1
 8005f10:	b2da      	uxtb	r2, r3
 8005f12:	4b7d      	ldr	r3, [pc, #500]	@ (8006108 <statemachine+0x17b8>)
 8005f14:	701a      	strb	r2, [r3, #0]
				  				  	chronostate--;
 8005f16:	4b7c      	ldr	r3, [pc, #496]	@ (8006108 <statemachine+0x17b8>)
 8005f18:	781b      	ldrb	r3, [r3, #0]
 8005f1a:	3b01      	subs	r3, #1
 8005f1c:	b2da      	uxtb	r2, r3
 8005f1e:	4b7a      	ldr	r3, [pc, #488]	@ (8006108 <statemachine+0x17b8>)
 8005f20:	701a      	strb	r2, [r3, #0]
				  				  	BTN_B_LONG=0;
 8005f22:	4b7c      	ldr	r3, [pc, #496]	@ (8006114 <statemachine+0x17c4>)
 8005f24:	2200      	movs	r2, #0
 8005f26:	601a      	str	r2, [r3, #0]
				  				  	timehandler=0;
 8005f28:	4b75      	ldr	r3, [pc, #468]	@ (8006100 <statemachine+0x17b0>)
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	601a      	str	r2, [r3, #0]
				  			 }


				  break;
 8005f2e:	e003      	b.n	8005f38 <statemachine+0x15e8>
				  break;
 8005f30:	bf00      	nop
 8005f32:	e002      	b.n	8005f3a <statemachine+0x15ea>
				  break;
 8005f34:	bf00      	nop
 8005f36:	e000      	b.n	8005f3a <statemachine+0x15ea>
				  break;
 8005f38:	bf00      	nop
			  }

			  min=floor((float) calctime/60000);
 8005f3a:	4b70      	ldr	r3, [pc, #448]	@ (80060fc <statemachine+0x17ac>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	ee07 3a90 	vmov	s15, r3
 8005f42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f46:	ed9f 7a74 	vldr	s14, [pc, #464]	@ 8006118 <statemachine+0x17c8>
 8005f4a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005f4e:	ee16 0a90 	vmov	r0, s13
 8005f52:	f7fa fad1 	bl	80004f8 <__aeabi_f2d>
 8005f56:	4602      	mov	r2, r0
 8005f58:	460b      	mov	r3, r1
 8005f5a:	ec43 2b10 	vmov	d0, r2, r3
 8005f5e:	f018 f9cf 	bl	801e300 <floor>
 8005f62:	ec53 2b10 	vmov	r2, r3, d0
 8005f66:	4610      	mov	r0, r2
 8005f68:	4619      	mov	r1, r3
 8005f6a:	f7fa fe15 	bl	8000b98 <__aeabi_d2f>
 8005f6e:	4603      	mov	r3, r0
 8005f70:	4a6a      	ldr	r2, [pc, #424]	@ (800611c <statemachine+0x17cc>)
 8005f72:	6013      	str	r3, [r2, #0]
			  seconde=(float) ((calctime-(min*60000))/1000);
 8005f74:	4b61      	ldr	r3, [pc, #388]	@ (80060fc <statemachine+0x17ac>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	ee07 3a90 	vmov	s15, r3
 8005f7c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005f80:	4b66      	ldr	r3, [pc, #408]	@ (800611c <statemachine+0x17cc>)
 8005f82:	edd3 7a00 	vldr	s15, [r3]
 8005f86:	eddf 6a64 	vldr	s13, [pc, #400]	@ 8006118 <statemachine+0x17c8>
 8005f8a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005f8e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005f92:	eddf 6a63 	vldr	s13, [pc, #396]	@ 8006120 <statemachine+0x17d0>
 8005f96:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005f9a:	4b62      	ldr	r3, [pc, #392]	@ (8006124 <statemachine+0x17d4>)
 8005f9c:	edc3 7a00 	vstr	s15, [r3]
			  snprintf((char *)bufferscreen,15, "%0.0fmin",min);
 8005fa0:	4b5e      	ldr	r3, [pc, #376]	@ (800611c <statemachine+0x17cc>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	f7fa faa7 	bl	80004f8 <__aeabi_f2d>
 8005faa:	4602      	mov	r2, r0
 8005fac:	460b      	mov	r3, r1
 8005fae:	e9cd 2300 	strd	r2, r3, [sp]
 8005fb2:	4a5d      	ldr	r2, [pc, #372]	@ (8006128 <statemachine+0x17d8>)
 8005fb4:	210f      	movs	r1, #15
 8005fb6:	485d      	ldr	r0, [pc, #372]	@ (800612c <statemachine+0x17dc>)
 8005fb8:	f015 fa84 	bl	801b4c4 <sniprintf>
			  ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8005fbc:	4a5c      	ldr	r2, [pc, #368]	@ (8006130 <statemachine+0x17e0>)
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	ca06      	ldmia	r2, {r1, r2}
 8005fc2:	485a      	ldr	r0, [pc, #360]	@ (800612c <statemachine+0x17dc>)
 8005fc4:	f7fe f92a 	bl	800421c <ssd1306_WriteString>
			  ssd1306_SetCursor(32, 30);
 8005fc8:	211e      	movs	r1, #30
 8005fca:	2020      	movs	r0, #32
 8005fcc:	f7fe f94c 	bl	8004268 <ssd1306_SetCursor>
			  snprintf((char *)bufferscreen,15, "%0.3fs",seconde);
 8005fd0:	4b54      	ldr	r3, [pc, #336]	@ (8006124 <statemachine+0x17d4>)
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	f7fa fa8f 	bl	80004f8 <__aeabi_f2d>
 8005fda:	4602      	mov	r2, r0
 8005fdc:	460b      	mov	r3, r1
 8005fde:	e9cd 2300 	strd	r2, r3, [sp]
 8005fe2:	4a54      	ldr	r2, [pc, #336]	@ (8006134 <statemachine+0x17e4>)
 8005fe4:	210f      	movs	r1, #15
 8005fe6:	4851      	ldr	r0, [pc, #324]	@ (800612c <statemachine+0x17dc>)
 8005fe8:	f015 fa6c 	bl	801b4c4 <sniprintf>
			  ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8005fec:	4a50      	ldr	r2, [pc, #320]	@ (8006130 <statemachine+0x17e0>)
 8005fee:	2301      	movs	r3, #1
 8005ff0:	ca06      	ldmia	r2, {r1, r2}
 8005ff2:	484e      	ldr	r0, [pc, #312]	@ (800612c <statemachine+0x17dc>)
 8005ff4:	f7fe f912 	bl	800421c <ssd1306_WriteString>


			  if(BTN_A>=1){
 8005ff8:	4b4f      	ldr	r3, [pc, #316]	@ (8006138 <statemachine+0x17e8>)
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	dd0b      	ble.n	8006018 <statemachine+0x16c8>
			 	state++;
 8006000:	4b4e      	ldr	r3, [pc, #312]	@ (800613c <statemachine+0x17ec>)
 8006002:	781b      	ldrb	r3, [r3, #0]
 8006004:	3301      	adds	r3, #1
 8006006:	b2da      	uxtb	r2, r3
 8006008:	4b4c      	ldr	r3, [pc, #304]	@ (800613c <statemachine+0x17ec>)
 800600a:	701a      	strb	r2, [r3, #0]
			 	BTN_A=0;
 800600c:	4b4a      	ldr	r3, [pc, #296]	@ (8006138 <statemachine+0x17e8>)
 800600e:	2200      	movs	r2, #0
 8006010:	601a      	str	r2, [r3, #0]
			 	BTN_B=0;
 8006012:	4b3c      	ldr	r3, [pc, #240]	@ (8006104 <statemachine+0x17b4>)
 8006014:	2200      	movs	r2, #0
 8006016:	601a      	str	r2, [r3, #0]


	}
			  if(BTN_A_LONG>=1){
 8006018:	4b49      	ldr	r3, [pc, #292]	@ (8006140 <statemachine+0x17f0>)
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	2b00      	cmp	r3, #0
 800601e:	f340 8325 	ble.w	800666c <statemachine+0x1d1c>
			  				 									 									  			 	state--;
 8006022:	4b46      	ldr	r3, [pc, #280]	@ (800613c <statemachine+0x17ec>)
 8006024:	781b      	ldrb	r3, [r3, #0]
 8006026:	3b01      	subs	r3, #1
 8006028:	b2da      	uxtb	r2, r3
 800602a:	4b44      	ldr	r3, [pc, #272]	@ (800613c <statemachine+0x17ec>)
 800602c:	701a      	strb	r2, [r3, #0]
			  				 									 									  			 	BTN_A=0;
 800602e:	4b42      	ldr	r3, [pc, #264]	@ (8006138 <statemachine+0x17e8>)
 8006030:	2200      	movs	r2, #0
 8006032:	601a      	str	r2, [r3, #0]
			  				 									 									  			 	BTN_B=0;
 8006034:	4b33      	ldr	r3, [pc, #204]	@ (8006104 <statemachine+0x17b4>)
 8006036:	2200      	movs	r2, #0
 8006038:	601a      	str	r2, [r3, #0]
			  				 									 									  			 	BTN_A_LONG=0;
 800603a:	4b41      	ldr	r3, [pc, #260]	@ (8006140 <statemachine+0x17f0>)
 800603c:	2200      	movs	r2, #0
 800603e:	601a      	str	r2, [r3, #0]
			  				 									 									  	}
			  break;
 8006040:	e314      	b.n	800666c <statemachine+0x1d1c>




			  case STATE_USB:
				  ssd1306_Fill(Black);
 8006042:	2000      	movs	r0, #0
 8006044:	f7fd ffce 	bl	8003fe4 <ssd1306_Fill>
				  ssd1306_SetCursor(32,12);
 8006048:	210c      	movs	r1, #12
 800604a:	2020      	movs	r0, #32
 800604c:	f7fe f90c 	bl	8004268 <ssd1306_SetCursor>
				  ssd1306_WriteString("usb",Font_6x8,White);
 8006050:	4a3c      	ldr	r2, [pc, #240]	@ (8006144 <statemachine+0x17f4>)
 8006052:	2301      	movs	r3, #1
 8006054:	ca06      	ldmia	r2, {r1, r2}
 8006056:	483c      	ldr	r0, [pc, #240]	@ (8006148 <statemachine+0x17f8>)
 8006058:	f7fe f8e0 	bl	800421c <ssd1306_WriteString>
				  switch(usbstate){
 800605c:	4b3b      	ldr	r3, [pc, #236]	@ (800614c <statemachine+0x17fc>)
 800605e:	781b      	ldrb	r3, [r3, #0]
 8006060:	2b02      	cmp	r3, #2
 8006062:	f000 815a 	beq.w	800631a <statemachine+0x19ca>
 8006066:	2b02      	cmp	r3, #2
 8006068:	f300 8302 	bgt.w	8006670 <statemachine+0x1d20>
 800606c:	2b00      	cmp	r3, #0
 800606e:	d002      	beq.n	8006076 <statemachine+0x1726>
 8006070:	2b01      	cmp	r3, #1
 8006072:	d071      	beq.n	8006158 <statemachine+0x1808>
				 									 									  			 	BTN_B=0;
				 									 									  			 	BTN_A_LONG=0;
				 									 									  	}
				 					 break;
				 				  }
				  break;
 8006074:	e2fc      	b.n	8006670 <statemachine+0x1d20>
				 					  ssd1306_SetCursor(32,20);
 8006076:	2114      	movs	r1, #20
 8006078:	2020      	movs	r0, #32
 800607a:	f7fe f8f5 	bl	8004268 <ssd1306_SetCursor>
				 					  ssd1306_WriteString("do nothing",Font_6x8,White);
 800607e:	4a31      	ldr	r2, [pc, #196]	@ (8006144 <statemachine+0x17f4>)
 8006080:	2301      	movs	r3, #1
 8006082:	ca06      	ldmia	r2, {r1, r2}
 8006084:	4832      	ldr	r0, [pc, #200]	@ (8006150 <statemachine+0x1800>)
 8006086:	f7fe f8c9 	bl	800421c <ssd1306_WriteString>
				 					  usbtransmiten=0;
 800608a:	4b32      	ldr	r3, [pc, #200]	@ (8006154 <statemachine+0x1804>)
 800608c:	2200      	movs	r2, #0
 800608e:	601a      	str	r2, [r3, #0]
				 					  if(BTN_B>=1){
 8006090:	4b1c      	ldr	r3, [pc, #112]	@ (8006104 <statemachine+0x17b4>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	2b00      	cmp	r3, #0
 8006096:	dd0b      	ble.n	80060b0 <statemachine+0x1760>
				 						  usbstate++;
 8006098:	4b2c      	ldr	r3, [pc, #176]	@ (800614c <statemachine+0x17fc>)
 800609a:	781b      	ldrb	r3, [r3, #0]
 800609c:	3301      	adds	r3, #1
 800609e:	b2da      	uxtb	r2, r3
 80060a0:	4b2a      	ldr	r3, [pc, #168]	@ (800614c <statemachine+0x17fc>)
 80060a2:	701a      	strb	r2, [r3, #0]
				 						  BTN_B=0;
 80060a4:	4b17      	ldr	r3, [pc, #92]	@ (8006104 <statemachine+0x17b4>)
 80060a6:	2200      	movs	r2, #0
 80060a8:	601a      	str	r2, [r3, #0]
				 						  BTN_A=0;
 80060aa:	4b23      	ldr	r3, [pc, #140]	@ (8006138 <statemachine+0x17e8>)
 80060ac:	2200      	movs	r2, #0
 80060ae:	601a      	str	r2, [r3, #0]
				 					 if(BTN_A>=1){
 80060b0:	4b21      	ldr	r3, [pc, #132]	@ (8006138 <statemachine+0x17e8>)
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	dd0b      	ble.n	80060d0 <statemachine+0x1780>
				 						 state++;
 80060b8:	4b20      	ldr	r3, [pc, #128]	@ (800613c <statemachine+0x17ec>)
 80060ba:	781b      	ldrb	r3, [r3, #0]
 80060bc:	3301      	adds	r3, #1
 80060be:	b2da      	uxtb	r2, r3
 80060c0:	4b1e      	ldr	r3, [pc, #120]	@ (800613c <statemachine+0x17ec>)
 80060c2:	701a      	strb	r2, [r3, #0]
				 									  			 	BTN_A=0;
 80060c4:	4b1c      	ldr	r3, [pc, #112]	@ (8006138 <statemachine+0x17e8>)
 80060c6:	2200      	movs	r2, #0
 80060c8:	601a      	str	r2, [r3, #0]
				 									  			 	BTN_B=0;
 80060ca:	4b0e      	ldr	r3, [pc, #56]	@ (8006104 <statemachine+0x17b4>)
 80060cc:	2200      	movs	r2, #0
 80060ce:	601a      	str	r2, [r3, #0]
				 					if(BTN_A_LONG>=1){
 80060d0:	4b1b      	ldr	r3, [pc, #108]	@ (8006140 <statemachine+0x17f0>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	f340 8234 	ble.w	8006542 <statemachine+0x1bf2>
				 									 									 									  			 	state--;
 80060da:	4b18      	ldr	r3, [pc, #96]	@ (800613c <statemachine+0x17ec>)
 80060dc:	781b      	ldrb	r3, [r3, #0]
 80060de:	3b01      	subs	r3, #1
 80060e0:	b2da      	uxtb	r2, r3
 80060e2:	4b16      	ldr	r3, [pc, #88]	@ (800613c <statemachine+0x17ec>)
 80060e4:	701a      	strb	r2, [r3, #0]
				 									 									 									  			 	BTN_A=0;
 80060e6:	4b14      	ldr	r3, [pc, #80]	@ (8006138 <statemachine+0x17e8>)
 80060e8:	2200      	movs	r2, #0
 80060ea:	601a      	str	r2, [r3, #0]
				 									 									 									  			 	BTN_B=0;
 80060ec:	4b05      	ldr	r3, [pc, #20]	@ (8006104 <statemachine+0x17b4>)
 80060ee:	2200      	movs	r2, #0
 80060f0:	601a      	str	r2, [r3, #0]
				 									 									 									  			 	BTN_A_LONG=0;
 80060f2:	4b13      	ldr	r3, [pc, #76]	@ (8006140 <statemachine+0x17f0>)
 80060f4:	2200      	movs	r2, #0
 80060f6:	601a      	str	r2, [r3, #0]
				 					  break;
 80060f8:	e223      	b.n	8006542 <statemachine+0x1bf2>
 80060fa:	bf00      	nop
 80060fc:	20000a5c 	.word	0x20000a5c
 8006100:	20000a60 	.word	0x20000a60
 8006104:	2000077c 	.word	0x2000077c
 8006108:	200005eb 	.word	0x200005eb
 800610c:	2000136c 	.word	0x2000136c
 8006110:	20000a58 	.word	0x20000a58
 8006114:	20000aac 	.word	0x20000aac
 8006118:	476a6000 	.word	0x476a6000
 800611c:	20000a54 	.word	0x20000a54
 8006120:	447a0000 	.word	0x447a0000
 8006124:	20000a50 	.word	0x20000a50
 8006128:	0801ffa0 	.word	0x0801ffa0
 800612c:	200009d8 	.word	0x200009d8
 8006130:	2000001c 	.word	0x2000001c
 8006134:	0801ffac 	.word	0x0801ffac
 8006138:	20000778 	.word	0x20000778
 800613c:	200005e8 	.word	0x200005e8
 8006140:	20000ab0 	.word	0x20000ab0
 8006144:	20000014 	.word	0x20000014
 8006148:	0801ffb4 	.word	0x0801ffb4
 800614c:	200005ec 	.word	0x200005ec
 8006150:	0801ffb8 	.word	0x0801ffb8
 8006154:	20000a70 	.word	0x20000a70
				 					 ssd1306_SetCursor(32,20);
 8006158:	2114      	movs	r1, #20
 800615a:	2020      	movs	r0, #32
 800615c:	f7fe f884 	bl	8004268 <ssd1306_SetCursor>
				 					ssd1306_WriteString("Push A",Font_6x8,White);
 8006160:	4ab6      	ldr	r2, [pc, #728]	@ (800643c <statemachine+0x1aec>)
 8006162:	2301      	movs	r3, #1
 8006164:	ca06      	ldmia	r2, {r1, r2}
 8006166:	48b6      	ldr	r0, [pc, #728]	@ (8006440 <statemachine+0x1af0>)
 8006168:	f7fe f858 	bl	800421c <ssd1306_WriteString>
				 					ssd1306_SetCursor(32,28);
 800616c:	211c      	movs	r1, #28
 800616e:	2020      	movs	r0, #32
 8006170:	f7fe f87a 	bl	8004268 <ssd1306_SetCursor>
				 					ssd1306_WriteString("to erase",Font_6x8,White);
 8006174:	4ab1      	ldr	r2, [pc, #708]	@ (800643c <statemachine+0x1aec>)
 8006176:	2301      	movs	r3, #1
 8006178:	ca06      	ldmia	r2, {r1, r2}
 800617a:	48b2      	ldr	r0, [pc, #712]	@ (8006444 <statemachine+0x1af4>)
 800617c:	f7fe f84e 	bl	800421c <ssd1306_WriteString>
				 					if(erasedisplay==1){
 8006180:	4bb1      	ldr	r3, [pc, #708]	@ (8006448 <statemachine+0x1af8>)
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	2b01      	cmp	r3, #1
 8006186:	d137      	bne.n	80061f8 <statemachine+0x18a8>
					 					 ssd1306_Fill(Black);
 8006188:	2000      	movs	r0, #0
 800618a:	f7fd ff2b 	bl	8003fe4 <ssd1306_Fill>
					 					 ssd1306_SetCursor(32,12);
 800618e:	210c      	movs	r1, #12
 8006190:	2020      	movs	r0, #32
 8006192:	f7fe f869 	bl	8004268 <ssd1306_SetCursor>
					 					ssd1306_WriteString("usb",Font_6x8,White);
 8006196:	4aa9      	ldr	r2, [pc, #676]	@ (800643c <statemachine+0x1aec>)
 8006198:	2301      	movs	r3, #1
 800619a:	ca06      	ldmia	r2, {r1, r2}
 800619c:	48ab      	ldr	r0, [pc, #684]	@ (800644c <statemachine+0x1afc>)
 800619e:	f7fe f83d 	bl	800421c <ssd1306_WriteString>
					 					ssd1306_SetCursor(32,22);
 80061a2:	2116      	movs	r1, #22
 80061a4:	2020      	movs	r0, #32
 80061a6:	f7fe f85f 	bl	8004268 <ssd1306_SetCursor>
					 					ssd1306_WriteString("FIN",Font_7x10,White);
 80061aa:	4aa9      	ldr	r2, [pc, #676]	@ (8006450 <statemachine+0x1b00>)
 80061ac:	2301      	movs	r3, #1
 80061ae:	ca06      	ldmia	r2, {r1, r2}
 80061b0:	48a8      	ldr	r0, [pc, #672]	@ (8006454 <statemachine+0x1b04>)
 80061b2:	f7fe f833 	bl	800421c <ssd1306_WriteString>
					 					ssd1306_SetCursor(32,36);
 80061b6:	2124      	movs	r1, #36	@ 0x24
 80061b8:	2020      	movs	r0, #32
 80061ba:	f7fe f855 	bl	8004268 <ssd1306_SetCursor>
				 						snprintf((char  *)bufferscreen,50,"t=%0.2f",(float)erasetime/1000);
 80061be:	4ba6      	ldr	r3, [pc, #664]	@ (8006458 <statemachine+0x1b08>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	ee07 3a90 	vmov	s15, r3
 80061c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80061ca:	ed9f 7aa4 	vldr	s14, [pc, #656]	@ 800645c <statemachine+0x1b0c>
 80061ce:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80061d2:	ee16 0a90 	vmov	r0, s13
 80061d6:	f7fa f98f 	bl	80004f8 <__aeabi_f2d>
 80061da:	4602      	mov	r2, r0
 80061dc:	460b      	mov	r3, r1
 80061de:	e9cd 2300 	strd	r2, r3, [sp]
 80061e2:	4a9f      	ldr	r2, [pc, #636]	@ (8006460 <statemachine+0x1b10>)
 80061e4:	2132      	movs	r1, #50	@ 0x32
 80061e6:	489f      	ldr	r0, [pc, #636]	@ (8006464 <statemachine+0x1b14>)
 80061e8:	f015 f96c 	bl	801b4c4 <sniprintf>
				 						ssd1306_WriteString((char *)bufferscreen,Font_6x8,White);
 80061ec:	4a93      	ldr	r2, [pc, #588]	@ (800643c <statemachine+0x1aec>)
 80061ee:	2301      	movs	r3, #1
 80061f0:	ca06      	ldmia	r2, {r1, r2}
 80061f2:	489c      	ldr	r0, [pc, #624]	@ (8006464 <statemachine+0x1b14>)
 80061f4:	f7fe f812 	bl	800421c <ssd1306_WriteString>
				 					if(BTN_A>=1){
 80061f8:	4b9b      	ldr	r3, [pc, #620]	@ (8006468 <statemachine+0x1b18>)
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	dd7a      	ble.n	80062f6 <statemachine+0x19a6>
				 						erasetime=HAL_GetTick();
 8006200:	f001 fa02 	bl	8007608 <HAL_GetTick>
 8006204:	4603      	mov	r3, r0
 8006206:	461a      	mov	r2, r3
 8006208:	4b93      	ldr	r3, [pc, #588]	@ (8006458 <statemachine+0x1b08>)
 800620a:	601a      	str	r2, [r3, #0]
				 						for(int i=0;i<=(int)floor((pagenumber)/16);i++){
 800620c:	2300      	movs	r3, #0
 800620e:	60fb      	str	r3, [r7, #12]
 8006210:	e03f      	b.n	8006292 <statemachine+0x1942>
				 							ssd1306_Fill(Black);
 8006212:	2000      	movs	r0, #0
 8006214:	f7fd fee6 	bl	8003fe4 <ssd1306_Fill>
				 							ssd1306_SetCursor(32,12);
 8006218:	210c      	movs	r1, #12
 800621a:	2020      	movs	r0, #32
 800621c:	f7fe f824 	bl	8004268 <ssd1306_SetCursor>
				 							ssd1306_WriteString("usb",Font_6x8,White);
 8006220:	4a86      	ldr	r2, [pc, #536]	@ (800643c <statemachine+0x1aec>)
 8006222:	2301      	movs	r3, #1
 8006224:	ca06      	ldmia	r2, {r1, r2}
 8006226:	4889      	ldr	r0, [pc, #548]	@ (800644c <statemachine+0x1afc>)
 8006228:	f7fd fff8 	bl	800421c <ssd1306_WriteString>
				 							SPIF_EraseSector(&hspif1,i);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	4619      	mov	r1, r3
 8006230:	488e      	ldr	r0, [pc, #568]	@ (800646c <statemachine+0x1b1c>)
 8006232:	f011 fb6c 	bl	801790e <SPIF_EraseSector>
				 							if(i>=1){
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	2b00      	cmp	r3, #0
 800623a:	dd21      	ble.n	8006280 <statemachine+0x1930>
				 							percentage((float) (i*100)/((int)floor((pagenumber)/16)));
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	2264      	movs	r2, #100	@ 0x64
 8006240:	fb02 f303 	mul.w	r3, r2, r3
 8006244:	ee07 3a90 	vmov	s15, r3
 8006248:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 800624c:	4b88      	ldr	r3, [pc, #544]	@ (8006470 <statemachine+0x1b20>)
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	2b00      	cmp	r3, #0
 8006252:	da00      	bge.n	8006256 <statemachine+0x1906>
 8006254:	330f      	adds	r3, #15
 8006256:	111b      	asrs	r3, r3, #4
 8006258:	4618      	mov	r0, r3
 800625a:	f7fa f93b 	bl	80004d4 <__aeabi_i2d>
 800625e:	4602      	mov	r2, r0
 8006260:	460b      	mov	r3, r1
 8006262:	4610      	mov	r0, r2
 8006264:	4619      	mov	r1, r3
 8006266:	f7fa fc4f 	bl	8000b08 <__aeabi_d2iz>
 800626a:	ee07 0a90 	vmov	s15, r0
 800626e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006272:	ee88 7a27 	vdiv.f32	s14, s16, s15
 8006276:	eeb0 0a47 	vmov.f32	s0, s14
 800627a:	f7fe fb09 	bl	8004890 <percentage>
 800627e:	e003      	b.n	8006288 <statemachine+0x1938>
				 								percentage((float) 0);
 8006280:	ed9f 0a7c 	vldr	s0, [pc, #496]	@ 8006474 <statemachine+0x1b24>
 8006284:	f7fe fb04 	bl	8004890 <percentage>
				 							ssd1306_UpdateScreen();
 8006288:	f7fd fec4 	bl	8004014 <ssd1306_UpdateScreen>
				 						for(int i=0;i<=(int)floor((pagenumber)/16);i++){
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	3301      	adds	r3, #1
 8006290:	60fb      	str	r3, [r7, #12]
 8006292:	4b77      	ldr	r3, [pc, #476]	@ (8006470 <statemachine+0x1b20>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	2b00      	cmp	r3, #0
 8006298:	da00      	bge.n	800629c <statemachine+0x194c>
 800629a:	330f      	adds	r3, #15
 800629c:	111b      	asrs	r3, r3, #4
 800629e:	4618      	mov	r0, r3
 80062a0:	f7fa f918 	bl	80004d4 <__aeabi_i2d>
 80062a4:	4602      	mov	r2, r0
 80062a6:	460b      	mov	r3, r1
 80062a8:	4610      	mov	r0, r2
 80062aa:	4619      	mov	r1, r3
 80062ac:	f7fa fc2c 	bl	8000b08 <__aeabi_d2iz>
 80062b0:	4602      	mov	r2, r0
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	4293      	cmp	r3, r2
 80062b6:	ddac      	ble.n	8006212 <statemachine+0x18c2>
				 						SPIF_EraseSector(&hspif1, (int)floor((MAX_WRITE_PAGE+1)/16));
 80062b8:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 80062bc:	486b      	ldr	r0, [pc, #428]	@ (800646c <statemachine+0x1b1c>)
 80062be:	f011 fb26 	bl	801790e <SPIF_EraseSector>
				 						erasetime=HAL_GetTick()-erasetime;
 80062c2:	f001 f9a1 	bl	8007608 <HAL_GetTick>
 80062c6:	4603      	mov	r3, r0
 80062c8:	4a63      	ldr	r2, [pc, #396]	@ (8006458 <statemachine+0x1b08>)
 80062ca:	6812      	ldr	r2, [r2, #0]
 80062cc:	1a9b      	subs	r3, r3, r2
 80062ce:	461a      	mov	r2, r3
 80062d0:	4b61      	ldr	r3, [pc, #388]	@ (8006458 <statemachine+0x1b08>)
 80062d2:	601a      	str	r2, [r3, #0]
				 						erasedisplay=1;
 80062d4:	4b5c      	ldr	r3, [pc, #368]	@ (8006448 <statemachine+0x1af8>)
 80062d6:	2201      	movs	r2, #1
 80062d8:	601a      	str	r2, [r3, #0]
				 						pageoffset=0;
 80062da:	4b67      	ldr	r3, [pc, #412]	@ (8006478 <statemachine+0x1b28>)
 80062dc:	2200      	movs	r2, #0
 80062de:	601a      	str	r2, [r3, #0]
				 						pagenumber=0;
 80062e0:	4b63      	ldr	r3, [pc, #396]	@ (8006470 <statemachine+0x1b20>)
 80062e2:	2200      	movs	r2, #0
 80062e4:	601a      	str	r2, [r3, #0]
				 						storeindex();
 80062e6:	f7fd fca1 	bl	8003c2c <storeindex>
				 						BTN_A=0;
 80062ea:	4b5f      	ldr	r3, [pc, #380]	@ (8006468 <statemachine+0x1b18>)
 80062ec:	2200      	movs	r2, #0
 80062ee:	601a      	str	r2, [r3, #0]
				 						BTN_B=0;
 80062f0:	4b62      	ldr	r3, [pc, #392]	@ (800647c <statemachine+0x1b2c>)
 80062f2:	2200      	movs	r2, #0
 80062f4:	601a      	str	r2, [r3, #0]
				 					if(BTN_B>=1){
 80062f6:	4b61      	ldr	r3, [pc, #388]	@ (800647c <statemachine+0x1b2c>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	f340 8123 	ble.w	8006546 <statemachine+0x1bf6>
					 						usbstate++;
 8006300:	4b5f      	ldr	r3, [pc, #380]	@ (8006480 <statemachine+0x1b30>)
 8006302:	781b      	ldrb	r3, [r3, #0]
 8006304:	3301      	adds	r3, #1
 8006306:	b2da      	uxtb	r2, r3
 8006308:	4b5d      	ldr	r3, [pc, #372]	@ (8006480 <statemachine+0x1b30>)
 800630a:	701a      	strb	r2, [r3, #0]
					 						  BTN_B=0;
 800630c:	4b5b      	ldr	r3, [pc, #364]	@ (800647c <statemachine+0x1b2c>)
 800630e:	2200      	movs	r2, #0
 8006310:	601a      	str	r2, [r3, #0]
					 						  BTN_A=0;
 8006312:	4b55      	ldr	r3, [pc, #340]	@ (8006468 <statemachine+0x1b18>)
 8006314:	2200      	movs	r2, #0
 8006316:	601a      	str	r2, [r3, #0]
				 			  break;
 8006318:	e115      	b.n	8006546 <statemachine+0x1bf6>
				 					ssd1306_Fill(Black);
 800631a:	2000      	movs	r0, #0
 800631c:	f7fd fe62 	bl	8003fe4 <ssd1306_Fill>
				 					ssd1306_SetCursor(32,20);
 8006320:	2114      	movs	r1, #20
 8006322:	2020      	movs	r0, #32
 8006324:	f7fd ffa0 	bl	8004268 <ssd1306_SetCursor>
				 					ssd1306_WriteString("write",Font_6x8,White);
 8006328:	4a44      	ldr	r2, [pc, #272]	@ (800643c <statemachine+0x1aec>)
 800632a:	2301      	movs	r3, #1
 800632c:	ca06      	ldmia	r2, {r1, r2}
 800632e:	4855      	ldr	r0, [pc, #340]	@ (8006484 <statemachine+0x1b34>)
 8006330:	f7fd ff74 	bl	800421c <ssd1306_WriteString>
				 					if(pagenumber>0){
 8006334:	4b4e      	ldr	r3, [pc, #312]	@ (8006470 <statemachine+0x1b20>)
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	2b00      	cmp	r3, #0
 800633a:	f340 80b1 	ble.w	80064a0 <statemachine+0x1b50>
				 					int i=0;
 800633e:	2300      	movs	r3, #0
 8006340:	60bb      	str	r3, [r7, #8]
				 					if(usbtransmiten==0){
 8006342:	4b51      	ldr	r3, [pc, #324]	@ (8006488 <statemachine+0x1b38>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d165      	bne.n	8006416 <statemachine+0x1ac6>
				 						while(i<pagenumber){
 800634a:	e036      	b.n	80063ba <statemachine+0x1a6a>
				 							ssd1306_Fill(Black);
 800634c:	2000      	movs	r0, #0
 800634e:	f7fd fe49 	bl	8003fe4 <ssd1306_Fill>
				 							ssd1306_SetCursor(32,12);
 8006352:	210c      	movs	r1, #12
 8006354:	2020      	movs	r0, #32
 8006356:	f7fd ff87 	bl	8004268 <ssd1306_SetCursor>
				 							ssd1306_WriteString("write",Font_6x8,White);
 800635a:	4a38      	ldr	r2, [pc, #224]	@ (800643c <statemachine+0x1aec>)
 800635c:	2301      	movs	r3, #1
 800635e:	ca06      	ldmia	r2, {r1, r2}
 8006360:	4848      	ldr	r0, [pc, #288]	@ (8006484 <statemachine+0x1b34>)
 8006362:	f7fd ff5b 	bl	800421c <ssd1306_WriteString>
				 							SPIF_ReadPage(&hspif1,i, (uint8_t  *)flashread, 256, 0);
 8006366:	68b9      	ldr	r1, [r7, #8]
 8006368:	2300      	movs	r3, #0
 800636a:	9300      	str	r3, [sp, #0]
 800636c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006370:	4a46      	ldr	r2, [pc, #280]	@ (800648c <statemachine+0x1b3c>)
 8006372:	483e      	ldr	r0, [pc, #248]	@ (800646c <statemachine+0x1b1c>)
 8006374:	f011 fb6c 	bl	8017a50 <SPIF_ReadPage>
				 							CDC_Transmit_FS((char  * )flashread,256);
 8006378:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800637c:	4843      	ldr	r0, [pc, #268]	@ (800648c <statemachine+0x1b3c>)
 800637e:	f012 fae7 	bl	8018950 <CDC_Transmit_FS>
				 							percentage((float) (i*100)/pagenumber);
 8006382:	68bb      	ldr	r3, [r7, #8]
 8006384:	2264      	movs	r2, #100	@ 0x64
 8006386:	fb02 f303 	mul.w	r3, r2, r3
 800638a:	ee07 3a90 	vmov	s15, r3
 800638e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006392:	4b37      	ldr	r3, [pc, #220]	@ (8006470 <statemachine+0x1b20>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	ee07 3a90 	vmov	s15, r3
 800639a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800639e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80063a2:	eeb0 0a66 	vmov.f32	s0, s13
 80063a6:	f7fe fa73 	bl	8004890 <percentage>
				 							ssd1306_UpdateScreen();
 80063aa:	f7fd fe33 	bl	8004014 <ssd1306_UpdateScreen>
				 							HAL_Delay(125);
 80063ae:	207d      	movs	r0, #125	@ 0x7d
 80063b0:	f7fb fb7d 	bl	8001aae <HAL_Delay>
				 							i++;
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	3301      	adds	r3, #1
 80063b8:	60bb      	str	r3, [r7, #8]
				 						while(i<pagenumber){
 80063ba:	4b2d      	ldr	r3, [pc, #180]	@ (8006470 <statemachine+0x1b20>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	68ba      	ldr	r2, [r7, #8]
 80063c0:	429a      	cmp	r2, r3
 80063c2:	dbc3      	blt.n	800634c <statemachine+0x19fc>
				 						SPIF_ReadPage(&hspif1,pagenumber, (uint8_t   *)flashread, pageoffset, 0);
 80063c4:	4b2a      	ldr	r3, [pc, #168]	@ (8006470 <statemachine+0x1b20>)
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	4619      	mov	r1, r3
 80063ca:	4b2b      	ldr	r3, [pc, #172]	@ (8006478 <statemachine+0x1b28>)
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	461a      	mov	r2, r3
 80063d0:	2300      	movs	r3, #0
 80063d2:	9300      	str	r3, [sp, #0]
 80063d4:	4613      	mov	r3, r2
 80063d6:	4a2d      	ldr	r2, [pc, #180]	@ (800648c <statemachine+0x1b3c>)
 80063d8:	4824      	ldr	r0, [pc, #144]	@ (800646c <statemachine+0x1b1c>)
 80063da:	f011 fb39 	bl	8017a50 <SPIF_ReadPage>
				 						CDC_Transmit_FS((uint8_t   * )flashread,pageoffset);
 80063de:	4b26      	ldr	r3, [pc, #152]	@ (8006478 <statemachine+0x1b28>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	b29b      	uxth	r3, r3
 80063e4:	4619      	mov	r1, r3
 80063e6:	4829      	ldr	r0, [pc, #164]	@ (800648c <statemachine+0x1b3c>)
 80063e8:	f012 fab2 	bl	8018950 <CDC_Transmit_FS>
				 						HAL_Delay(125);
 80063ec:	207d      	movs	r0, #125	@ 0x7d
 80063ee:	f7fb fb5e 	bl	8001aae <HAL_Delay>
				 						int taillefin=0;
 80063f2:	2300      	movs	r3, #0
 80063f4:	607b      	str	r3, [r7, #4]
										taillefin = snprintf((char  *)usbbuffer,64,"findetrame\n\r");
 80063f6:	4a26      	ldr	r2, [pc, #152]	@ (8006490 <statemachine+0x1b40>)
 80063f8:	2140      	movs	r1, #64	@ 0x40
 80063fa:	4826      	ldr	r0, [pc, #152]	@ (8006494 <statemachine+0x1b44>)
 80063fc:	f015 f862 	bl	801b4c4 <sniprintf>
 8006400:	6078      	str	r0, [r7, #4]
				 						CDC_Transmit_FS((char  *)usbbuffer,taillefin);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	b29b      	uxth	r3, r3
 8006406:	4619      	mov	r1, r3
 8006408:	4822      	ldr	r0, [pc, #136]	@ (8006494 <statemachine+0x1b44>)
 800640a:	f012 faa1 	bl	8018950 <CDC_Transmit_FS>
				 						usbtransmiten=1;
 800640e:	4b1e      	ldr	r3, [pc, #120]	@ (8006488 <statemachine+0x1b38>)
 8006410:	2201      	movs	r2, #1
 8006412:	601a      	str	r2, [r3, #0]
 8006414:	e003      	b.n	800641e <statemachine+0x1ace>
				 						usbpercent=1;
 8006416:	4b20      	ldr	r3, [pc, #128]	@ (8006498 <statemachine+0x1b48>)
 8006418:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800641c:	601a      	str	r2, [r3, #0]
				 					ssd1306_Fill(Black);
 800641e:	2000      	movs	r0, #0
 8006420:	f7fd fde0 	bl	8003fe4 <ssd1306_Fill>
				 					ssd1306_SetCursor(32,28);
 8006424:	211c      	movs	r1, #28
 8006426:	2020      	movs	r0, #32
 8006428:	f7fd ff1e 	bl	8004268 <ssd1306_SetCursor>
				 					ssd1306_WriteString("finish",Font_7x10,White);
 800642c:	4a08      	ldr	r2, [pc, #32]	@ (8006450 <statemachine+0x1b00>)
 800642e:	2301      	movs	r3, #1
 8006430:	ca06      	ldmia	r2, {r1, r2}
 8006432:	481a      	ldr	r0, [pc, #104]	@ (800649c <statemachine+0x1b4c>)
 8006434:	f7fd fef2 	bl	800421c <ssd1306_WriteString>
 8006438:	e049      	b.n	80064ce <statemachine+0x1b7e>
 800643a:	bf00      	nop
 800643c:	20000014 	.word	0x20000014
 8006440:	0801ffc4 	.word	0x0801ffc4
 8006444:	0801ffcc 	.word	0x0801ffcc
 8006448:	20000a6c 	.word	0x20000a6c
 800644c:	0801ffb4 	.word	0x0801ffb4
 8006450:	2000001c 	.word	0x2000001c
 8006454:	0801ffd8 	.word	0x0801ffd8
 8006458:	20000a68 	.word	0x20000a68
 800645c:	447a0000 	.word	0x447a0000
 8006460:	0801ffdc 	.word	0x0801ffdc
 8006464:	200009d8 	.word	0x200009d8
 8006468:	20000778 	.word	0x20000778
 800646c:	20000780 	.word	0x20000780
 8006470:	200009b8 	.word	0x200009b8
 8006474:	00000000 	.word	0x00000000
 8006478:	200009b4 	.word	0x200009b4
 800647c:	2000077c 	.word	0x2000077c
 8006480:	200005ec 	.word	0x200005ec
 8006484:	0801ffe4 	.word	0x0801ffe4
 8006488:	20000a70 	.word	0x20000a70
 800648c:	200008b4 	.word	0x200008b4
 8006490:	0801ffec 	.word	0x0801ffec
 8006494:	20000a0c 	.word	0x20000a0c
 8006498:	20000a74 	.word	0x20000a74
 800649c:	0801fffc 	.word	0x0801fffc
				 							ssd1306_Fill(Black);
 80064a0:	2000      	movs	r0, #0
 80064a2:	f7fd fd9f 	bl	8003fe4 <ssd1306_Fill>
				 							ssd1306_SetCursor(32,20);
 80064a6:	2114      	movs	r1, #20
 80064a8:	2020      	movs	r0, #32
 80064aa:	f7fd fedd 	bl	8004268 <ssd1306_SetCursor>
				 							ssd1306_WriteString("write",Font_7x10,White);
 80064ae:	4a75      	ldr	r2, [pc, #468]	@ (8006684 <statemachine+0x1d34>)
 80064b0:	2301      	movs	r3, #1
 80064b2:	ca06      	ldmia	r2, {r1, r2}
 80064b4:	4874      	ldr	r0, [pc, #464]	@ (8006688 <statemachine+0x1d38>)
 80064b6:	f7fd feb1 	bl	800421c <ssd1306_WriteString>
				 							ssd1306_SetCursor(32,30);
 80064ba:	211e      	movs	r1, #30
 80064bc:	2020      	movs	r0, #32
 80064be:	f7fd fed3 	bl	8004268 <ssd1306_SetCursor>
				 							ssd1306_WriteString("nothing",Font_7x10,White);
 80064c2:	4a70      	ldr	r2, [pc, #448]	@ (8006684 <statemachine+0x1d34>)
 80064c4:	2301      	movs	r3, #1
 80064c6:	ca06      	ldmia	r2, {r1, r2}
 80064c8:	4870      	ldr	r0, [pc, #448]	@ (800668c <statemachine+0x1d3c>)
 80064ca:	f7fd fea7 	bl	800421c <ssd1306_WriteString>
				 					if(BTN_B>=1){
 80064ce:	4b70      	ldr	r3, [pc, #448]	@ (8006690 <statemachine+0x1d40>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	dd11      	ble.n	80064fa <statemachine+0x1baa>
				 									 						usbstate--;
 80064d6:	4b6f      	ldr	r3, [pc, #444]	@ (8006694 <statemachine+0x1d44>)
 80064d8:	781b      	ldrb	r3, [r3, #0]
 80064da:	3b01      	subs	r3, #1
 80064dc:	b2da      	uxtb	r2, r3
 80064de:	4b6d      	ldr	r3, [pc, #436]	@ (8006694 <statemachine+0x1d44>)
 80064e0:	701a      	strb	r2, [r3, #0]
				 									 						usbstate--;
 80064e2:	4b6c      	ldr	r3, [pc, #432]	@ (8006694 <statemachine+0x1d44>)
 80064e4:	781b      	ldrb	r3, [r3, #0]
 80064e6:	3b01      	subs	r3, #1
 80064e8:	b2da      	uxtb	r2, r3
 80064ea:	4b6a      	ldr	r3, [pc, #424]	@ (8006694 <statemachine+0x1d44>)
 80064ec:	701a      	strb	r2, [r3, #0]
				 									 						  BTN_B=0;
 80064ee:	4b68      	ldr	r3, [pc, #416]	@ (8006690 <statemachine+0x1d40>)
 80064f0:	2200      	movs	r2, #0
 80064f2:	601a      	str	r2, [r3, #0]
				 									 						  BTN_A=0;
 80064f4:	4b68      	ldr	r3, [pc, #416]	@ (8006698 <statemachine+0x1d48>)
 80064f6:	2200      	movs	r2, #0
 80064f8:	601a      	str	r2, [r3, #0]
				 					 if(BTN_A>=1){
 80064fa:	4b67      	ldr	r3, [pc, #412]	@ (8006698 <statemachine+0x1d48>)
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	dd0b      	ble.n	800651a <statemachine+0x1bca>
				 									  			 	state++;
 8006502:	4b66      	ldr	r3, [pc, #408]	@ (800669c <statemachine+0x1d4c>)
 8006504:	781b      	ldrb	r3, [r3, #0]
 8006506:	3301      	adds	r3, #1
 8006508:	b2da      	uxtb	r2, r3
 800650a:	4b64      	ldr	r3, [pc, #400]	@ (800669c <statemachine+0x1d4c>)
 800650c:	701a      	strb	r2, [r3, #0]
				 									  			 	BTN_A=0;
 800650e:	4b62      	ldr	r3, [pc, #392]	@ (8006698 <statemachine+0x1d48>)
 8006510:	2200      	movs	r2, #0
 8006512:	601a      	str	r2, [r3, #0]
				 									  			 	BTN_B=0;
 8006514:	4b5e      	ldr	r3, [pc, #376]	@ (8006690 <statemachine+0x1d40>)
 8006516:	2200      	movs	r2, #0
 8006518:	601a      	str	r2, [r3, #0]
				 					if(BTN_A_LONG>=1){
 800651a:	4b61      	ldr	r3, [pc, #388]	@ (80066a0 <statemachine+0x1d50>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	2b00      	cmp	r3, #0
 8006520:	dd13      	ble.n	800654a <statemachine+0x1bfa>
				 									 									  			 	state--;
 8006522:	4b5e      	ldr	r3, [pc, #376]	@ (800669c <statemachine+0x1d4c>)
 8006524:	781b      	ldrb	r3, [r3, #0]
 8006526:	3b01      	subs	r3, #1
 8006528:	b2da      	uxtb	r2, r3
 800652a:	4b5c      	ldr	r3, [pc, #368]	@ (800669c <statemachine+0x1d4c>)
 800652c:	701a      	strb	r2, [r3, #0]
				 									 									  			 	BTN_A=0;
 800652e:	4b5a      	ldr	r3, [pc, #360]	@ (8006698 <statemachine+0x1d48>)
 8006530:	2200      	movs	r2, #0
 8006532:	601a      	str	r2, [r3, #0]
				 									 									  			 	BTN_B=0;
 8006534:	4b56      	ldr	r3, [pc, #344]	@ (8006690 <statemachine+0x1d40>)
 8006536:	2200      	movs	r2, #0
 8006538:	601a      	str	r2, [r3, #0]
				 									 									  			 	BTN_A_LONG=0;
 800653a:	4b59      	ldr	r3, [pc, #356]	@ (80066a0 <statemachine+0x1d50>)
 800653c:	2200      	movs	r2, #0
 800653e:	601a      	str	r2, [r3, #0]
				 					 break;
 8006540:	e003      	b.n	800654a <statemachine+0x1bfa>
				 					  break;
 8006542:	bf00      	nop
 8006544:	e094      	b.n	8006670 <statemachine+0x1d20>
				 			  break;
 8006546:	bf00      	nop
 8006548:	e092      	b.n	8006670 <statemachine+0x1d20>
				 					 break;
 800654a:	bf00      	nop
				  break;
 800654c:	e090      	b.n	8006670 <statemachine+0x1d20>

				  case STATE_BLUETOOTH:
					  ssd1306_Fill(Black);
 800654e:	2000      	movs	r0, #0
 8006550:	f7fd fd48 	bl	8003fe4 <ssd1306_Fill>
					  ssd1306_SetCursor(32,12);
 8006554:	210c      	movs	r1, #12
 8006556:	2020      	movs	r0, #32
 8006558:	f7fd fe86 	bl	8004268 <ssd1306_SetCursor>
					  PADS_continuous_read(&hi2c1);
 800655c:	4851      	ldr	r0, [pc, #324]	@ (80066a4 <statemachine+0x1d54>)
 800655e:	f7fa fd73 	bl	8001048 <PADS_continuous_read>
					  HAL_Delay(10);
 8006562:	200a      	movs	r0, #10
 8006564:	f7fb faa3 	bl	8001aae <HAL_Delay>
					  ssd1306_WriteString("bluetooth",Font_6x8,White);
 8006568:	4a4f      	ldr	r2, [pc, #316]	@ (80066a8 <statemachine+0x1d58>)
 800656a:	2301      	movs	r3, #1
 800656c:	ca06      	ldmia	r2, {r1, r2}
 800656e:	484f      	ldr	r0, [pc, #316]	@ (80066ac <statemachine+0x1d5c>)
 8006570:	f7fd fe54 	bl	800421c <ssd1306_WriteString>
					  ssd1306_SetCursor(32,22);
 8006574:	2116      	movs	r1, #22
 8006576:	2020      	movs	r0, #32
 8006578:	f7fd fe76 	bl	8004268 <ssd1306_SetCursor>
					  snprintf((char  *)bufferscreen,50,"p=%0.2f",alt);
 800657c:	4b4c      	ldr	r3, [pc, #304]	@ (80066b0 <statemachine+0x1d60>)
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4618      	mov	r0, r3
 8006582:	f7f9 ffb9 	bl	80004f8 <__aeabi_f2d>
 8006586:	4602      	mov	r2, r0
 8006588:	460b      	mov	r3, r1
 800658a:	e9cd 2300 	strd	r2, r3, [sp]
 800658e:	4a49      	ldr	r2, [pc, #292]	@ (80066b4 <statemachine+0x1d64>)
 8006590:	2132      	movs	r1, #50	@ 0x32
 8006592:	4849      	ldr	r0, [pc, #292]	@ (80066b8 <statemachine+0x1d68>)
 8006594:	f014 ff96 	bl	801b4c4 <sniprintf>
					  ssd1306_WriteString((char  *)bufferscreen, Font_6x8, White);
 8006598:	4a43      	ldr	r2, [pc, #268]	@ (80066a8 <statemachine+0x1d58>)
 800659a:	2301      	movs	r3, #1
 800659c:	ca06      	ldmia	r2, {r1, r2}
 800659e:	4846      	ldr	r0, [pc, #280]	@ (80066b8 <statemachine+0x1d68>)
 80065a0:	f7fd fe3c 	bl	800421c <ssd1306_WriteString>

					  ssd1306_SetCursor(32,32);
 80065a4:	2120      	movs	r1, #32
 80065a6:	2020      	movs	r0, #32
 80065a8:	f7fd fe5e 	bl	8004268 <ssd1306_SetCursor>
					snprintf((char  *)bufferscreen,50,"p=%0.2f",finalpress);
 80065ac:	4b43      	ldr	r3, [pc, #268]	@ (80066bc <statemachine+0x1d6c>)
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	4618      	mov	r0, r3
 80065b2:	f7f9 ffa1 	bl	80004f8 <__aeabi_f2d>
 80065b6:	4602      	mov	r2, r0
 80065b8:	460b      	mov	r3, r1
 80065ba:	e9cd 2300 	strd	r2, r3, [sp]
 80065be:	4a3d      	ldr	r2, [pc, #244]	@ (80066b4 <statemachine+0x1d64>)
 80065c0:	2132      	movs	r1, #50	@ 0x32
 80065c2:	483d      	ldr	r0, [pc, #244]	@ (80066b8 <statemachine+0x1d68>)
 80065c4:	f014 ff7e 	bl	801b4c4 <sniprintf>
					ssd1306_WriteString((char  *)bufferscreen, Font_6x8, White);
 80065c8:	4a37      	ldr	r2, [pc, #220]	@ (80066a8 <statemachine+0x1d58>)
 80065ca:	2301      	movs	r3, #1
 80065cc:	ca06      	ldmia	r2, {r1, r2}
 80065ce:	483a      	ldr	r0, [pc, #232]	@ (80066b8 <statemachine+0x1d68>)
 80065d0:	f7fd fe24 	bl	800421c <ssd1306_WriteString>




					  if(BTN_B>=1){
 80065d4:	4b2e      	ldr	r3, [pc, #184]	@ (8006690 <statemachine+0x1d40>)
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	dd05      	ble.n	80065e8 <statemachine+0x1c98>
						  BTN_B=0;
 80065dc:	4b2c      	ldr	r3, [pc, #176]	@ (8006690 <statemachine+0x1d40>)
 80065de:	2200      	movs	r2, #0
 80065e0:	601a      	str	r2, [r3, #0]
						  BTN_B_LONG=0;
 80065e2:	4b37      	ldr	r3, [pc, #220]	@ (80066c0 <statemachine+0x1d70>)
 80065e4:	2200      	movs	r2, #0
 80065e6:	601a      	str	r2, [r3, #0]
					  }


				  if(BTN_A>=1){
 80065e8:	4b2b      	ldr	r3, [pc, #172]	@ (8006698 <statemachine+0x1d48>)
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	dd23      	ble.n	8006638 <statemachine+0x1ce8>
						state--;
 80065f0:	4b2a      	ldr	r3, [pc, #168]	@ (800669c <statemachine+0x1d4c>)
 80065f2:	781b      	ldrb	r3, [r3, #0]
 80065f4:	3b01      	subs	r3, #1
 80065f6:	b2da      	uxtb	r2, r3
 80065f8:	4b28      	ldr	r3, [pc, #160]	@ (800669c <statemachine+0x1d4c>)
 80065fa:	701a      	strb	r2, [r3, #0]
						state--;
 80065fc:	4b27      	ldr	r3, [pc, #156]	@ (800669c <statemachine+0x1d4c>)
 80065fe:	781b      	ldrb	r3, [r3, #0]
 8006600:	3b01      	subs	r3, #1
 8006602:	b2da      	uxtb	r2, r3
 8006604:	4b25      	ldr	r3, [pc, #148]	@ (800669c <statemachine+0x1d4c>)
 8006606:	701a      	strb	r2, [r3, #0]
						state--;
 8006608:	4b24      	ldr	r3, [pc, #144]	@ (800669c <statemachine+0x1d4c>)
 800660a:	781b      	ldrb	r3, [r3, #0]
 800660c:	3b01      	subs	r3, #1
 800660e:	b2da      	uxtb	r2, r3
 8006610:	4b22      	ldr	r3, [pc, #136]	@ (800669c <statemachine+0x1d4c>)
 8006612:	701a      	strb	r2, [r3, #0]
						state--;
 8006614:	4b21      	ldr	r3, [pc, #132]	@ (800669c <statemachine+0x1d4c>)
 8006616:	781b      	ldrb	r3, [r3, #0]
 8006618:	3b01      	subs	r3, #1
 800661a:	b2da      	uxtb	r2, r3
 800661c:	4b1f      	ldr	r3, [pc, #124]	@ (800669c <statemachine+0x1d4c>)
 800661e:	701a      	strb	r2, [r3, #0]
						state--;
 8006620:	4b1e      	ldr	r3, [pc, #120]	@ (800669c <statemachine+0x1d4c>)
 8006622:	781b      	ldrb	r3, [r3, #0]
 8006624:	3b01      	subs	r3, #1
 8006626:	b2da      	uxtb	r2, r3
 8006628:	4b1c      	ldr	r3, [pc, #112]	@ (800669c <statemachine+0x1d4c>)
 800662a:	701a      	strb	r2, [r3, #0]
						BTN_A=0;
 800662c:	4b1a      	ldr	r3, [pc, #104]	@ (8006698 <statemachine+0x1d48>)
 800662e:	2200      	movs	r2, #0
 8006630:	601a      	str	r2, [r3, #0]
						BTN_B=0;
 8006632:	4b17      	ldr	r3, [pc, #92]	@ (8006690 <statemachine+0x1d40>)
 8006634:	2200      	movs	r2, #0
 8006636:	601a      	str	r2, [r3, #0]
							}
					if(BTN_A_LONG>=1){
 8006638:	4b19      	ldr	r3, [pc, #100]	@ (80066a0 <statemachine+0x1d50>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	2b00      	cmp	r3, #0
 800663e:	dd19      	ble.n	8006674 <statemachine+0x1d24>
							state--;
 8006640:	4b16      	ldr	r3, [pc, #88]	@ (800669c <statemachine+0x1d4c>)
 8006642:	781b      	ldrb	r3, [r3, #0]
 8006644:	3b01      	subs	r3, #1
 8006646:	b2da      	uxtb	r2, r3
 8006648:	4b14      	ldr	r3, [pc, #80]	@ (800669c <statemachine+0x1d4c>)
 800664a:	701a      	strb	r2, [r3, #0]
							BTN_A=0;
 800664c:	4b12      	ldr	r3, [pc, #72]	@ (8006698 <statemachine+0x1d48>)
 800664e:	2200      	movs	r2, #0
 8006650:	601a      	str	r2, [r3, #0]
							BTN_B=0;
 8006652:	4b0f      	ldr	r3, [pc, #60]	@ (8006690 <statemachine+0x1d40>)
 8006654:	2200      	movs	r2, #0
 8006656:	601a      	str	r2, [r3, #0]
							BTN_A_LONG=0;
 8006658:	4b11      	ldr	r3, [pc, #68]	@ (80066a0 <statemachine+0x1d50>)
 800665a:	2200      	movs	r2, #0
 800665c:	601a      	str	r2, [r3, #0]
							}



					  break;
 800665e:	e009      	b.n	8006674 <statemachine+0x1d24>
				  									 	 break;
 8006660:	bf00      	nop
 8006662:	e008      	b.n	8006676 <statemachine+0x1d26>
					  break;
 8006664:	bf00      	nop
 8006666:	e006      	b.n	8006676 <statemachine+0x1d26>
			  break;
 8006668:	bf00      	nop
 800666a:	e004      	b.n	8006676 <statemachine+0x1d26>
			  break;
 800666c:	bf00      	nop
 800666e:	e002      	b.n	8006676 <statemachine+0x1d26>
				  break;
 8006670:	bf00      	nop
 8006672:	e000      	b.n	8006676 <statemachine+0x1d26>
					  break;
 8006674:	bf00      	nop




	}
return ;
 8006676:	bf00      	nop
 8006678:	bf00      	nop
}
 800667a:	3718      	adds	r7, #24
 800667c:	46bd      	mov	sp, r7
 800667e:	ecbd 8b02 	vpop	{d8}
 8006682:	bdb0      	pop	{r4, r5, r7, pc}
 8006684:	2000001c 	.word	0x2000001c
 8006688:	0801ffe4 	.word	0x0801ffe4
 800668c:	08020004 	.word	0x08020004
 8006690:	2000077c 	.word	0x2000077c
 8006694:	200005ec 	.word	0x200005ec
 8006698:	20000778 	.word	0x20000778
 800669c:	200005e8 	.word	0x200005e8
 80066a0:	20000ab0 	.word	0x20000ab0
 80066a4:	20000504 	.word	0x20000504
 80066a8:	20000014 	.word	0x20000014
 80066ac:	0802000c 	.word	0x0802000c
 80066b0:	20000394 	.word	0x20000394
 80066b4:	08020018 	.word	0x08020018
 80066b8:	200009d8 	.word	0x200009d8
 80066bc:	20000390 	.word	0x20000390
 80066c0:	20000aac 	.word	0x20000aac

080066c4 <LL_AHB3_GRP1_EnableClock>:
{
 80066c4:	b480      	push	{r7}
 80066c6:	b085      	sub	sp, #20
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 80066cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80066d0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80066d2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	4313      	orrs	r3, r2
 80066da:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 80066dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80066e0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	4013      	ands	r3, r2
 80066e6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80066e8:	68fb      	ldr	r3, [r7, #12]
}
 80066ea:	bf00      	nop
 80066ec:	3714      	adds	r7, #20
 80066ee:	46bd      	mov	sp, r7
 80066f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f4:	4770      	bx	lr

080066f6 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80066f6:	b580      	push	{r7, lr}
 80066f8:	af00      	add	r7, sp, #0



  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 80066fa:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80066fe:	f7ff ffe1 	bl	80066c4 <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 8006702:	2200      	movs	r2, #0
 8006704:	2100      	movs	r1, #0
 8006706:	202e      	movs	r0, #46	@ 0x2e
 8006708:	f002 f95d 	bl	80089c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 800670c:	202e      	movs	r0, #46	@ 0x2e
 800670e:	f002 f974 	bl	80089fa <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006712:	bf00      	nop
 8006714:	bd80      	pop	{r7, pc}
	...

08006718 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006718:	b580      	push	{r7, lr}
 800671a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
  {
	   ssd1306_SetCursor(32, 20);
 800671c:	2114      	movs	r1, #20
 800671e:	2020      	movs	r0, #32
 8006720:	f7fd fda2 	bl	8004268 <ssd1306_SetCursor>
	   	  ssd1306_WriteString("NMI", Font_7x10, White);
 8006724:	4a04      	ldr	r2, [pc, #16]	@ (8006738 <NMI_Handler+0x20>)
 8006726:	2301      	movs	r3, #1
 8006728:	ca06      	ldmia	r2, {r1, r2}
 800672a:	4804      	ldr	r0, [pc, #16]	@ (800673c <NMI_Handler+0x24>)
 800672c:	f7fd fd76 	bl	800421c <ssd1306_WriteString>
	   	  ssd1306_UpdateScreen();
 8006730:	f7fd fc70 	bl	8004014 <ssd1306_UpdateScreen>
	   ssd1306_SetCursor(32, 20);
 8006734:	bf00      	nop
 8006736:	e7f1      	b.n	800671c <NMI_Handler+0x4>
 8006738:	2000001c 	.word	0x2000001c
 800673c:	08020020 	.word	0x08020020

08006740 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006740:	b580      	push	{r7, lr}
 8006742:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  ssd1306_SetCursor(32, 20);
 8006744:	2114      	movs	r1, #20
 8006746:	2020      	movs	r0, #32
 8006748:	f7fd fd8e 	bl	8004268 <ssd1306_SetCursor>
	  ssd1306_WriteString("hardfault", Font_7x10, White);
 800674c:	4a04      	ldr	r2, [pc, #16]	@ (8006760 <HardFault_Handler+0x20>)
 800674e:	2301      	movs	r3, #1
 8006750:	ca06      	ldmia	r2, {r1, r2}
 8006752:	4804      	ldr	r0, [pc, #16]	@ (8006764 <HardFault_Handler+0x24>)
 8006754:	f7fd fd62 	bl	800421c <ssd1306_WriteString>
	  ssd1306_UpdateScreen();
 8006758:	f7fd fc5c 	bl	8004014 <ssd1306_UpdateScreen>
	  ssd1306_SetCursor(32, 20);
 800675c:	bf00      	nop
 800675e:	e7f1      	b.n	8006744 <HardFault_Handler+0x4>
 8006760:	2000001c 	.word	0x2000001c
 8006764:	08020024 	.word	0x08020024

08006768 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006768:	b580      	push	{r7, lr}
 800676a:	af00      	add	r7, sp, #0

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
	  ssd1306_SetCursor(32, 20);
 800676c:	2114      	movs	r1, #20
 800676e:	2020      	movs	r0, #32
 8006770:	f7fd fd7a 	bl	8004268 <ssd1306_SetCursor>
	  	  ssd1306_WriteString("mem", Font_7x10, White);
 8006774:	4a04      	ldr	r2, [pc, #16]	@ (8006788 <MemManage_Handler+0x20>)
 8006776:	2301      	movs	r3, #1
 8006778:	ca06      	ldmia	r2, {r1, r2}
 800677a:	4804      	ldr	r0, [pc, #16]	@ (800678c <MemManage_Handler+0x24>)
 800677c:	f7fd fd4e 	bl	800421c <ssd1306_WriteString>
	  	  ssd1306_UpdateScreen();
 8006780:	f7fd fc48 	bl	8004014 <ssd1306_UpdateScreen>
	  ssd1306_SetCursor(32, 20);
 8006784:	bf00      	nop
 8006786:	e7f1      	b.n	800676c <MemManage_Handler+0x4>
 8006788:	2000001c 	.word	0x2000001c
 800678c:	08020030 	.word	0x08020030

08006790 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	af00      	add	r7, sp, #0

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_BusFault_IRQn 0 */
	  ssd1306_SetCursor(32, 20);
 8006794:	2114      	movs	r1, #20
 8006796:	2020      	movs	r0, #32
 8006798:	f7fd fd66 	bl	8004268 <ssd1306_SetCursor>
	  	  ssd1306_WriteString("bus", Font_7x10, White);
 800679c:	4a04      	ldr	r2, [pc, #16]	@ (80067b0 <BusFault_Handler+0x20>)
 800679e:	2301      	movs	r3, #1
 80067a0:	ca06      	ldmia	r2, {r1, r2}
 80067a2:	4804      	ldr	r0, [pc, #16]	@ (80067b4 <BusFault_Handler+0x24>)
 80067a4:	f7fd fd3a 	bl	800421c <ssd1306_WriteString>
	  	  ssd1306_UpdateScreen();
 80067a8:	f7fd fc34 	bl	8004014 <ssd1306_UpdateScreen>
	  ssd1306_SetCursor(32, 20);
 80067ac:	bf00      	nop
 80067ae:	e7f1      	b.n	8006794 <BusFault_Handler+0x4>
 80067b0:	2000001c 	.word	0x2000001c
 80067b4:	08020034 	.word	0x08020034

080067b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	af00      	add	r7, sp, #0

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
	  ssd1306_SetCursor(32, 20);
 80067bc:	2114      	movs	r1, #20
 80067be:	2020      	movs	r0, #32
 80067c0:	f7fd fd52 	bl	8004268 <ssd1306_SetCursor>
	  	  ssd1306_WriteString("usage", Font_7x10, White);
 80067c4:	4a04      	ldr	r2, [pc, #16]	@ (80067d8 <UsageFault_Handler+0x20>)
 80067c6:	2301      	movs	r3, #1
 80067c8:	ca06      	ldmia	r2, {r1, r2}
 80067ca:	4804      	ldr	r0, [pc, #16]	@ (80067dc <UsageFault_Handler+0x24>)
 80067cc:	f7fd fd26 	bl	800421c <ssd1306_WriteString>
	  	  ssd1306_UpdateScreen();
 80067d0:	f7fd fc20 	bl	8004014 <ssd1306_UpdateScreen>
	  ssd1306_SetCursor(32, 20);
 80067d4:	bf00      	nop
 80067d6:	e7f1      	b.n	80067bc <UsageFault_Handler+0x4>
 80067d8:	2000001c 	.word	0x2000001c
 80067dc:	08020038 	.word	0x08020038

080067e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80067e0:	b480      	push	{r7}
 80067e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80067e4:	bf00      	nop
 80067e6:	46bd      	mov	sp, r7
 80067e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ec:	4770      	bx	lr

080067ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80067ee:	b480      	push	{r7}
 80067f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80067f2:	bf00      	nop
 80067f4:	46bd      	mov	sp, r7
 80067f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fa:	4770      	bx	lr

080067fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80067fc:	b480      	push	{r7}
 80067fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006800:	bf00      	nop
 8006802:	46bd      	mov	sp, r7
 8006804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006808:	4770      	bx	lr

0800680a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800680a:	b580      	push	{r7, lr}
 800680c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800680e:	f000 fee7 	bl	80075e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006812:	bf00      	nop
 8006814:	bd80      	pop	{r7, pc}

08006816 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 8006816:	b580      	push	{r7, lr}
 8006818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 800681a:	f7fb fdb3 	bl	8002384 <HW_TS_RTC_Wakeup_Handler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 800681e:	bf00      	nop
 8006820:	bd80      	pop	{r7, pc}
	...

08006824 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8006824:	b580      	push	{r7, lr}
 8006826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8006828:	4802      	ldr	r0, [pc, #8]	@ (8006834 <DMA1_Channel1_IRQHandler+0x10>)
 800682a:	f002 fb0c 	bl	8008e46 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800682e:	bf00      	nop
 8006830:	bd80      	pop	{r7, pc}
 8006832:	bf00      	nop
 8006834:	20000404 	.word	0x20000404

08006838 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8006838:	b580      	push	{r7, lr}
 800683a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 800683c:	4802      	ldr	r0, [pc, #8]	@ (8006848 <DMA1_Channel2_IRQHandler+0x10>)
 800683e:	f002 fb02 	bl	8008e46 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8006842:	bf00      	nop
 8006844:	bd80      	pop	{r7, pc}
 8006846:	bf00      	nop
 8006848:	2000130c 	.word	0x2000130c

0800684c <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt, USB wake-up interrupt through EXTI line 28.
  */
void USB_LP_IRQHandler(void)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8006850:	4802      	ldr	r0, [pc, #8]	@ (800685c <USB_LP_IRQHandler+0x10>)
 8006852:	f003 fdf7 	bl	800a444 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8006856:	bf00      	nop
 8006858:	bd80      	pop	{r7, pc}
 800685a:	bf00      	nop
 800685c:	2000295c 	.word	0x2000295c

08006860 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8006860:	b580      	push	{r7, lr}
 8006862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8006864:	4806      	ldr	r0, [pc, #24]	@ (8006880 <TIM1_UP_TIM16_IRQHandler+0x20>)
 8006866:	f008 fc84 	bl	800f172 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */
  updatedate();
 800686a:	f000 fa7f 	bl	8006d6c <updatedate>
  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_0);
 800686e:	2101      	movs	r1, #1
 8006870:	4804      	ldr	r0, [pc, #16]	@ (8006884 <TIM1_UP_TIM16_IRQHandler+0x24>)
 8006872:	f002 fde5 	bl	8009440 <HAL_GPIO_TogglePin>
  bluetoothsend=1;
 8006876:	4b04      	ldr	r3, [pc, #16]	@ (8006888 <TIM1_UP_TIM16_IRQHandler+0x28>)
 8006878:	2201      	movs	r2, #1
 800687a:	601a      	str	r2, [r3, #0]

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800687c:	bf00      	nop
 800687e:	bd80      	pop	{r7, pc}
 8006880:	2000114c 	.word	0x2000114c
 8006884:	48000400 	.word	0x48000400
 8006888:	20000ab4 	.word	0x20000ab4

0800688c <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 800688c:	b580      	push	{r7, lr}
 800688e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8006890:	4805      	ldr	r0, [pc, #20]	@ (80068a8 <TIM1_TRG_COM_TIM17_IRQHandler+0x1c>)
 8006892:	f008 fc6e 	bl	800f172 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */
  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_1);
 8006896:	2102      	movs	r1, #2
 8006898:	4804      	ldr	r0, [pc, #16]	@ (80068ac <TIM1_TRG_COM_TIM17_IRQHandler+0x20>)
 800689a:	f002 fdd1 	bl	8009440 <HAL_GPIO_TogglePin>
  enablewrite=1;
 800689e:	4b04      	ldr	r3, [pc, #16]	@ (80068b0 <TIM1_TRG_COM_TIM17_IRQHandler+0x24>)
 80068a0:	2201      	movs	r2, #1
 80068a2:	601a      	str	r2, [r3, #0]

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 80068a4:	bf00      	nop
 80068a6:	bd80      	pop	{r7, pc}
 80068a8:	20001198 	.word	0x20001198
 80068ac:	48000400 	.word	0x48000400
 80068b0:	20000a90 	.word	0x20000a90

080068b4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80068b8:	4802      	ldr	r0, [pc, #8]	@ (80068c4 <SPI1_IRQHandler+0x10>)
 80068ba:	f008 f86f 	bl	800e99c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80068be:	bf00      	nop
 80068c0:	bd80      	pop	{r7, pc}
 80068c2:	bf00      	nop
 80068c4:	20000c90 	.word	0x20000c90

080068c8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80068c8:	b580      	push	{r7, lr}
 80068ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80068cc:	4802      	ldr	r0, [pc, #8]	@ (80068d8 <USART1_IRQHandler+0x10>)
 80068ce:	f009 f9a7 	bl	800fc20 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80068d2:	bf00      	nop
 80068d4:	bd80      	pop	{r7, pc}
 80068d6:	bf00      	nop
 80068d8:	20001278 	.word	0x20001278

080068dc <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80068e0:	4802      	ldr	r0, [pc, #8]	@ (80068ec <LPUART1_IRQHandler+0x10>)
 80068e2:	f009 f99d 	bl	800fc20 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80068e6:	bf00      	nop
 80068e8:	bd80      	pop	{r7, pc}
 80068ea:	bf00      	nop
 80068ec:	200011e4 	.word	0x200011e4

080068f0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 80068f4:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80068f8:	f002 fdbc 	bl	8009474 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80068fc:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8006900:	f002 fdb8 	bl	8009474 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8006904:	bf00      	nop
 8006906:	bd80      	pop	{r7, pc}

08006908 <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8006908:	b580      	push	{r7, lr}
 800690a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 800690c:	f011 fe0e 	bl	801852c <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 8006910:	bf00      	nop
 8006912:	bd80      	pop	{r7, pc}

08006914 <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8006914:	b580      	push	{r7, lr}
 8006916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8006918:	f011 fe3e 	bl	8018598 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 800691c:	bf00      	nop
 800691e:	bd80      	pop	{r7, pc}

08006920 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8006924:	f002 fdbe 	bl	80094a4 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 8006928:	bf00      	nop
 800692a:	bd80      	pop	{r7, pc}

0800692c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800692c:	b480      	push	{r7}
 800692e:	af00      	add	r7, sp, #0
  return 1;
 8006930:	2301      	movs	r3, #1
}
 8006932:	4618      	mov	r0, r3
 8006934:	46bd      	mov	sp, r7
 8006936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693a:	4770      	bx	lr

0800693c <_kill>:

int _kill(int pid, int sig)
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b082      	sub	sp, #8
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
 8006944:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8006946:	f014 ff3b 	bl	801b7c0 <__errno>
 800694a:	4603      	mov	r3, r0
 800694c:	2216      	movs	r2, #22
 800694e:	601a      	str	r2, [r3, #0]
  return -1;
 8006950:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006954:	4618      	mov	r0, r3
 8006956:	3708      	adds	r7, #8
 8006958:	46bd      	mov	sp, r7
 800695a:	bd80      	pop	{r7, pc}

0800695c <_exit>:

void _exit (int status)
{
 800695c:	b580      	push	{r7, lr}
 800695e:	b082      	sub	sp, #8
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8006964:	f04f 31ff 	mov.w	r1, #4294967295
 8006968:	6878      	ldr	r0, [r7, #4]
 800696a:	f7ff ffe7 	bl	800693c <_kill>
  while (1) {}    /* Make sure we hang here */
 800696e:	bf00      	nop
 8006970:	e7fd      	b.n	800696e <_exit+0x12>

08006972 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006972:	b580      	push	{r7, lr}
 8006974:	b086      	sub	sp, #24
 8006976:	af00      	add	r7, sp, #0
 8006978:	60f8      	str	r0, [r7, #12]
 800697a:	60b9      	str	r1, [r7, #8]
 800697c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800697e:	2300      	movs	r3, #0
 8006980:	617b      	str	r3, [r7, #20]
 8006982:	e00a      	b.n	800699a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8006984:	f3af 8000 	nop.w
 8006988:	4601      	mov	r1, r0
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	1c5a      	adds	r2, r3, #1
 800698e:	60ba      	str	r2, [r7, #8]
 8006990:	b2ca      	uxtb	r2, r1
 8006992:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006994:	697b      	ldr	r3, [r7, #20]
 8006996:	3301      	adds	r3, #1
 8006998:	617b      	str	r3, [r7, #20]
 800699a:	697a      	ldr	r2, [r7, #20]
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	429a      	cmp	r2, r3
 80069a0:	dbf0      	blt.n	8006984 <_read+0x12>
  }

  return len;
 80069a2:	687b      	ldr	r3, [r7, #4]
}
 80069a4:	4618      	mov	r0, r3
 80069a6:	3718      	adds	r7, #24
 80069a8:	46bd      	mov	sp, r7
 80069aa:	bd80      	pop	{r7, pc}

080069ac <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b086      	sub	sp, #24
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	60f8      	str	r0, [r7, #12]
 80069b4:	60b9      	str	r1, [r7, #8]
 80069b6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80069b8:	2300      	movs	r3, #0
 80069ba:	617b      	str	r3, [r7, #20]
 80069bc:	e009      	b.n	80069d2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80069be:	68bb      	ldr	r3, [r7, #8]
 80069c0:	1c5a      	adds	r2, r3, #1
 80069c2:	60ba      	str	r2, [r7, #8]
 80069c4:	781b      	ldrb	r3, [r3, #0]
 80069c6:	4618      	mov	r0, r3
 80069c8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80069cc:	697b      	ldr	r3, [r7, #20]
 80069ce:	3301      	adds	r3, #1
 80069d0:	617b      	str	r3, [r7, #20]
 80069d2:	697a      	ldr	r2, [r7, #20]
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	429a      	cmp	r2, r3
 80069d8:	dbf1      	blt.n	80069be <_write+0x12>
  }
  return len;
 80069da:	687b      	ldr	r3, [r7, #4]
}
 80069dc:	4618      	mov	r0, r3
 80069de:	3718      	adds	r7, #24
 80069e0:	46bd      	mov	sp, r7
 80069e2:	bd80      	pop	{r7, pc}

080069e4 <_close>:

int _close(int file)
{
 80069e4:	b480      	push	{r7}
 80069e6:	b083      	sub	sp, #12
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80069ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80069f0:	4618      	mov	r0, r3
 80069f2:	370c      	adds	r7, #12
 80069f4:	46bd      	mov	sp, r7
 80069f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fa:	4770      	bx	lr

080069fc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b083      	sub	sp, #12
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
 8006a04:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006a0c:	605a      	str	r2, [r3, #4]
  return 0;
 8006a0e:	2300      	movs	r3, #0
}
 8006a10:	4618      	mov	r0, r3
 8006a12:	370c      	adds	r7, #12
 8006a14:	46bd      	mov	sp, r7
 8006a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1a:	4770      	bx	lr

08006a1c <_isatty>:

int _isatty(int file)
{
 8006a1c:	b480      	push	{r7}
 8006a1e:	b083      	sub	sp, #12
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8006a24:	2301      	movs	r3, #1
}
 8006a26:	4618      	mov	r0, r3
 8006a28:	370c      	adds	r7, #12
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a30:	4770      	bx	lr

08006a32 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006a32:	b480      	push	{r7}
 8006a34:	b085      	sub	sp, #20
 8006a36:	af00      	add	r7, sp, #0
 8006a38:	60f8      	str	r0, [r7, #12]
 8006a3a:	60b9      	str	r1, [r7, #8]
 8006a3c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8006a3e:	2300      	movs	r3, #0
}
 8006a40:	4618      	mov	r0, r3
 8006a42:	3714      	adds	r7, #20
 8006a44:	46bd      	mov	sp, r7
 8006a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4a:	4770      	bx	lr

08006a4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b086      	sub	sp, #24
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006a54:	4a14      	ldr	r2, [pc, #80]	@ (8006aa8 <_sbrk+0x5c>)
 8006a56:	4b15      	ldr	r3, [pc, #84]	@ (8006aac <_sbrk+0x60>)
 8006a58:	1ad3      	subs	r3, r2, r3
 8006a5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006a5c:	697b      	ldr	r3, [r7, #20]
 8006a5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006a60:	4b13      	ldr	r3, [pc, #76]	@ (8006ab0 <_sbrk+0x64>)
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d102      	bne.n	8006a6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006a68:	4b11      	ldr	r3, [pc, #68]	@ (8006ab0 <_sbrk+0x64>)
 8006a6a:	4a12      	ldr	r2, [pc, #72]	@ (8006ab4 <_sbrk+0x68>)
 8006a6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006a6e:	4b10      	ldr	r3, [pc, #64]	@ (8006ab0 <_sbrk+0x64>)
 8006a70:	681a      	ldr	r2, [r3, #0]
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	4413      	add	r3, r2
 8006a76:	693a      	ldr	r2, [r7, #16]
 8006a78:	429a      	cmp	r2, r3
 8006a7a:	d207      	bcs.n	8006a8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006a7c:	f014 fea0 	bl	801b7c0 <__errno>
 8006a80:	4603      	mov	r3, r0
 8006a82:	220c      	movs	r2, #12
 8006a84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006a86:	f04f 33ff 	mov.w	r3, #4294967295
 8006a8a:	e009      	b.n	8006aa0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006a8c:	4b08      	ldr	r3, [pc, #32]	@ (8006ab0 <_sbrk+0x64>)
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006a92:	4b07      	ldr	r3, [pc, #28]	@ (8006ab0 <_sbrk+0x64>)
 8006a94:	681a      	ldr	r2, [r3, #0]
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	4413      	add	r3, r2
 8006a9a:	4a05      	ldr	r2, [pc, #20]	@ (8006ab0 <_sbrk+0x64>)
 8006a9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
}
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	3718      	adds	r7, #24
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	bd80      	pop	{r7, pc}
 8006aa8:	20030000 	.word	0x20030000
 8006aac:	00000400 	.word	0x00000400
 8006ab0:	200010fc 	.word	0x200010fc
 8006ab4:	20003048 	.word	0x20003048

08006ab8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006ab8:	b480      	push	{r7}
 8006aba:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8006abc:	4b24      	ldr	r3, [pc, #144]	@ (8006b50 <SystemInit+0x98>)
 8006abe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ac2:	4a23      	ldr	r2, [pc, #140]	@ (8006b50 <SystemInit+0x98>)
 8006ac4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006ac8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8006acc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006ad6:	f043 0301 	orr.w	r3, r3, #1
 8006ada:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8006adc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ae0:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8006ae4:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8006ae6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006aea:	681a      	ldr	r2, [r3, #0]
 8006aec:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006af0:	4b18      	ldr	r3, [pc, #96]	@ (8006b54 <SystemInit+0x9c>)
 8006af2:	4013      	ands	r3, r2
 8006af4:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8006af6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006afa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006afe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006b02:	f023 0305 	bic.w	r3, r3, #5
 8006b06:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8006b0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b0e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006b12:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006b16:	f023 0301 	bic.w	r3, r3, #1
 8006b1a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8006b1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b22:	4a0d      	ldr	r2, [pc, #52]	@ (8006b58 <SystemInit+0xa0>)
 8006b24:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8006b26:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b2a:	4a0b      	ldr	r2, [pc, #44]	@ (8006b58 <SystemInit+0xa0>)
 8006b2c:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8006b2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006b38:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006b3c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8006b3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b42:	2200      	movs	r2, #0
 8006b44:	619a      	str	r2, [r3, #24]
}
 8006b46:	bf00      	nop
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4e:	4770      	bx	lr
 8006b50:	e000ed00 	.word	0xe000ed00
 8006b54:	faf6fefb 	.word	0xfaf6fefb
 8006b58:	22041000 	.word	0x22041000

08006b5c <LL_APB1_GRP1_EnableClock>:
{
 8006b5c:	b480      	push	{r7}
 8006b5e:	b085      	sub	sp, #20
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8006b64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b68:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006b6a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	4313      	orrs	r3, r2
 8006b72:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8006b74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b78:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	4013      	ands	r3, r2
 8006b7e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006b80:	68fb      	ldr	r3, [r7, #12]
}
 8006b82:	bf00      	nop
 8006b84:	3714      	adds	r7, #20
 8006b86:	46bd      	mov	sp, r7
 8006b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8c:	4770      	bx	lr

08006b8e <LL_APB2_GRP1_EnableClock>:
{
 8006b8e:	b480      	push	{r7}
 8006b90:	b085      	sub	sp, #20
 8006b92:	af00      	add	r7, sp, #0
 8006b94:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8006b96:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b9a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006b9c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	4313      	orrs	r3, r2
 8006ba4:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8006ba6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006baa:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	4013      	ands	r3, r2
 8006bb0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
}
 8006bb4:	bf00      	nop
 8006bb6:	3714      	adds	r7, #20
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bbe:	4770      	bx	lr

08006bc0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b088      	sub	sp, #32
 8006bc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006bc6:	f107 0310 	add.w	r3, r7, #16
 8006bca:	2200      	movs	r2, #0
 8006bcc:	601a      	str	r2, [r3, #0]
 8006bce:	605a      	str	r2, [r3, #4]
 8006bd0:	609a      	str	r2, [r3, #8]
 8006bd2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006bd4:	1d3b      	adds	r3, r7, #4
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	601a      	str	r2, [r3, #0]
 8006bda:	605a      	str	r2, [r3, #4]
 8006bdc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8006bde:	4b1e      	ldr	r3, [pc, #120]	@ (8006c58 <MX_TIM2_Init+0x98>)
 8006be0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8006be4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 6400-1;
 8006be6:	4b1c      	ldr	r3, [pc, #112]	@ (8006c58 <MX_TIM2_Init+0x98>)
 8006be8:	f641 02ff 	movw	r2, #6399	@ 0x18ff
 8006bec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006bee:	4b1a      	ldr	r3, [pc, #104]	@ (8006c58 <MX_TIM2_Init+0x98>)
 8006bf0:	2200      	movs	r2, #0
 8006bf2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8006bf4:	4b18      	ldr	r3, [pc, #96]	@ (8006c58 <MX_TIM2_Init+0x98>)
 8006bf6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8006bfa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006bfc:	4b16      	ldr	r3, [pc, #88]	@ (8006c58 <MX_TIM2_Init+0x98>)
 8006bfe:	2200      	movs	r2, #0
 8006c00:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006c02:	4b15      	ldr	r3, [pc, #84]	@ (8006c58 <MX_TIM2_Init+0x98>)
 8006c04:	2200      	movs	r2, #0
 8006c06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8006c08:	4813      	ldr	r0, [pc, #76]	@ (8006c58 <MX_TIM2_Init+0x98>)
 8006c0a:	f008 f997 	bl	800ef3c <HAL_TIM_Base_Init>
 8006c0e:	4603      	mov	r3, r0
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d001      	beq.n	8006c18 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8006c14:	f7fc f9f4 	bl	8003000 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006c18:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006c1c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8006c1e:	f107 0310 	add.w	r3, r7, #16
 8006c22:	4619      	mov	r1, r3
 8006c24:	480c      	ldr	r0, [pc, #48]	@ (8006c58 <MX_TIM2_Init+0x98>)
 8006c26:	f008 fbab 	bl	800f380 <HAL_TIM_ConfigClockSource>
 8006c2a:	4603      	mov	r3, r0
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d001      	beq.n	8006c34 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8006c30:	f7fc f9e6 	bl	8003000 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8006c34:	2320      	movs	r3, #32
 8006c36:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006c38:	2300      	movs	r3, #0
 8006c3a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006c3c:	1d3b      	adds	r3, r7, #4
 8006c3e:	4619      	mov	r1, r3
 8006c40:	4805      	ldr	r0, [pc, #20]	@ (8006c58 <MX_TIM2_Init+0x98>)
 8006c42:	f008 fda5 	bl	800f790 <HAL_TIMEx_MasterConfigSynchronization>
 8006c46:	4603      	mov	r3, r0
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d001      	beq.n	8006c50 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8006c4c:	f7fc f9d8 	bl	8003000 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8006c50:	bf00      	nop
 8006c52:	3720      	adds	r7, #32
 8006c54:	46bd      	mov	sp, r7
 8006c56:	bd80      	pop	{r7, pc}
 8006c58:	20001100 	.word	0x20001100

08006c5c <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8006c60:	4b10      	ldr	r3, [pc, #64]	@ (8006ca4 <MX_TIM16_Init+0x48>)
 8006c62:	4a11      	ldr	r2, [pc, #68]	@ (8006ca8 <MX_TIM16_Init+0x4c>)
 8006c64:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 64000-1;
 8006c66:	4b0f      	ldr	r3, [pc, #60]	@ (8006ca4 <MX_TIM16_Init+0x48>)
 8006c68:	f64f 12ff 	movw	r2, #63999	@ 0xf9ff
 8006c6c:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006c6e:	4b0d      	ldr	r3, [pc, #52]	@ (8006ca4 <MX_TIM16_Init+0x48>)
 8006c70:	2200      	movs	r2, #0
 8006c72:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1000-1;
 8006c74:	4b0b      	ldr	r3, [pc, #44]	@ (8006ca4 <MX_TIM16_Init+0x48>)
 8006c76:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8006c7a:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006c7c:	4b09      	ldr	r3, [pc, #36]	@ (8006ca4 <MX_TIM16_Init+0x48>)
 8006c7e:	2200      	movs	r2, #0
 8006c80:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8006c82:	4b08      	ldr	r3, [pc, #32]	@ (8006ca4 <MX_TIM16_Init+0x48>)
 8006c84:	2200      	movs	r2, #0
 8006c86:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006c88:	4b06      	ldr	r3, [pc, #24]	@ (8006ca4 <MX_TIM16_Init+0x48>)
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8006c8e:	4805      	ldr	r0, [pc, #20]	@ (8006ca4 <MX_TIM16_Init+0x48>)
 8006c90:	f008 f954 	bl	800ef3c <HAL_TIM_Base_Init>
 8006c94:	4603      	mov	r3, r0
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d001      	beq.n	8006c9e <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 8006c9a:	f7fc f9b1 	bl	8003000 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8006c9e:	bf00      	nop
 8006ca0:	bd80      	pop	{r7, pc}
 8006ca2:	bf00      	nop
 8006ca4:	2000114c 	.word	0x2000114c
 8006ca8:	40014400 	.word	0x40014400

08006cac <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8006cb0:	4b10      	ldr	r3, [pc, #64]	@ (8006cf4 <MX_TIM17_Init+0x48>)
 8006cb2:	4a11      	ldr	r2, [pc, #68]	@ (8006cf8 <MX_TIM17_Init+0x4c>)
 8006cb4:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 64000-1;
 8006cb6:	4b0f      	ldr	r3, [pc, #60]	@ (8006cf4 <MX_TIM17_Init+0x48>)
 8006cb8:	f64f 12ff 	movw	r2, #63999	@ 0xf9ff
 8006cbc:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006cbe:	4b0d      	ldr	r3, [pc, #52]	@ (8006cf4 <MX_TIM17_Init+0x48>)
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 1000-1;
 8006cc4:	4b0b      	ldr	r3, [pc, #44]	@ (8006cf4 <MX_TIM17_Init+0x48>)
 8006cc6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8006cca:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006ccc:	4b09      	ldr	r3, [pc, #36]	@ (8006cf4 <MX_TIM17_Init+0x48>)
 8006cce:	2200      	movs	r2, #0
 8006cd0:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8006cd2:	4b08      	ldr	r3, [pc, #32]	@ (8006cf4 <MX_TIM17_Init+0x48>)
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006cd8:	4b06      	ldr	r3, [pc, #24]	@ (8006cf4 <MX_TIM17_Init+0x48>)
 8006cda:	2200      	movs	r2, #0
 8006cdc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8006cde:	4805      	ldr	r0, [pc, #20]	@ (8006cf4 <MX_TIM17_Init+0x48>)
 8006ce0:	f008 f92c 	bl	800ef3c <HAL_TIM_Base_Init>
 8006ce4:	4603      	mov	r3, r0
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d001      	beq.n	8006cee <MX_TIM17_Init+0x42>
  {
    Error_Handler();
 8006cea:	f7fc f989 	bl	8003000 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8006cee:	bf00      	nop
 8006cf0:	bd80      	pop	{r7, pc}
 8006cf2:	bf00      	nop
 8006cf4:	20001198 	.word	0x20001198
 8006cf8:	40014800 	.word	0x40014800

08006cfc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b082      	sub	sp, #8
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d0c:	d103      	bne.n	8006d16 <HAL_TIM_Base_MspInit+0x1a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006d0e:	2001      	movs	r0, #1
 8006d10:	f7ff ff24 	bl	8006b5c <LL_APB1_GRP1_EnableClock>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8006d14:	e022      	b.n	8006d5c <HAL_TIM_Base_MspInit+0x60>
  else if(tim_baseHandle->Instance==TIM16)
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	4a12      	ldr	r2, [pc, #72]	@ (8006d64 <HAL_TIM_Base_MspInit+0x68>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d10c      	bne.n	8006d3a <HAL_TIM_Base_MspInit+0x3e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8006d20:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8006d24:	f7ff ff33 	bl	8006b8e <LL_APB2_GRP1_EnableClock>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 4, 0);
 8006d28:	2200      	movs	r2, #0
 8006d2a:	2104      	movs	r1, #4
 8006d2c:	2019      	movs	r0, #25
 8006d2e:	f001 fe4a 	bl	80089c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8006d32:	2019      	movs	r0, #25
 8006d34:	f001 fe61 	bl	80089fa <HAL_NVIC_EnableIRQ>
}
 8006d38:	e010      	b.n	8006d5c <HAL_TIM_Base_MspInit+0x60>
  else if(tim_baseHandle->Instance==TIM17)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	4a0a      	ldr	r2, [pc, #40]	@ (8006d68 <HAL_TIM_Base_MspInit+0x6c>)
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d10b      	bne.n	8006d5c <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8006d44:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8006d48:	f7ff ff21 	bl	8006b8e <LL_APB2_GRP1_EnableClock>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 2, 0);
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	2102      	movs	r1, #2
 8006d50:	201a      	movs	r0, #26
 8006d52:	f001 fe38 	bl	80089c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8006d56:	201a      	movs	r0, #26
 8006d58:	f001 fe4f 	bl	80089fa <HAL_NVIC_EnableIRQ>
}
 8006d5c:	bf00      	nop
 8006d5e:	3708      	adds	r7, #8
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bd80      	pop	{r7, pc}
 8006d64:	40014400 	.word	0x40014400
 8006d68:	40014800 	.word	0x40014800

08006d6c <updatedate>:
  /* USER CODE END TIM17_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void updatedate(void){
 8006d6c:	b480      	push	{r7}
 8006d6e:	af00      	add	r7, sp, #0

	SEC+=1;
 8006d70:	4b98      	ldr	r3, [pc, #608]	@ (8006fd4 <updatedate+0x268>)
 8006d72:	781b      	ldrb	r3, [r3, #0]
 8006d74:	3301      	adds	r3, #1
 8006d76:	b2da      	uxtb	r2, r3
 8006d78:	4b96      	ldr	r3, [pc, #600]	@ (8006fd4 <updatedate+0x268>)
 8006d7a:	701a      	strb	r2, [r3, #0]
	if(SEC>59){
 8006d7c:	4b95      	ldr	r3, [pc, #596]	@ (8006fd4 <updatedate+0x268>)
 8006d7e:	781b      	ldrb	r3, [r3, #0]
 8006d80:	2b3b      	cmp	r3, #59	@ 0x3b
 8006d82:	d908      	bls.n	8006d96 <updatedate+0x2a>
		SEC=0;
 8006d84:	4b93      	ldr	r3, [pc, #588]	@ (8006fd4 <updatedate+0x268>)
 8006d86:	2200      	movs	r2, #0
 8006d88:	701a      	strb	r2, [r3, #0]
		MINUTE+=1;
 8006d8a:	4b93      	ldr	r3, [pc, #588]	@ (8006fd8 <updatedate+0x26c>)
 8006d8c:	781b      	ldrb	r3, [r3, #0]
 8006d8e:	3301      	adds	r3, #1
 8006d90:	b2da      	uxtb	r2, r3
 8006d92:	4b91      	ldr	r3, [pc, #580]	@ (8006fd8 <updatedate+0x26c>)
 8006d94:	701a      	strb	r2, [r3, #0]
	}

	if(MINUTE>59){
 8006d96:	4b90      	ldr	r3, [pc, #576]	@ (8006fd8 <updatedate+0x26c>)
 8006d98:	781b      	ldrb	r3, [r3, #0]
 8006d9a:	2b3b      	cmp	r3, #59	@ 0x3b
 8006d9c:	d908      	bls.n	8006db0 <updatedate+0x44>

		MINUTE=0;
 8006d9e:	4b8e      	ldr	r3, [pc, #568]	@ (8006fd8 <updatedate+0x26c>)
 8006da0:	2200      	movs	r2, #0
 8006da2:	701a      	strb	r2, [r3, #0]
		HR+=1;
 8006da4:	4b8d      	ldr	r3, [pc, #564]	@ (8006fdc <updatedate+0x270>)
 8006da6:	781b      	ldrb	r3, [r3, #0]
 8006da8:	3301      	adds	r3, #1
 8006daa:	b2da      	uxtb	r2, r3
 8006dac:	4b8b      	ldr	r3, [pc, #556]	@ (8006fdc <updatedate+0x270>)
 8006dae:	701a      	strb	r2, [r3, #0]
	}
	if(HR>=24){
 8006db0:	4b8a      	ldr	r3, [pc, #552]	@ (8006fdc <updatedate+0x270>)
 8006db2:	781b      	ldrb	r3, [r3, #0]
 8006db4:	2b17      	cmp	r3, #23
 8006db6:	d908      	bls.n	8006dca <updatedate+0x5e>
		HR=0;
 8006db8:	4b88      	ldr	r3, [pc, #544]	@ (8006fdc <updatedate+0x270>)
 8006dba:	2200      	movs	r2, #0
 8006dbc:	701a      	strb	r2, [r3, #0]
		JOURS+=1;
 8006dbe:	4b88      	ldr	r3, [pc, #544]	@ (8006fe0 <updatedate+0x274>)
 8006dc0:	781b      	ldrb	r3, [r3, #0]
 8006dc2:	3301      	adds	r3, #1
 8006dc4:	b2da      	uxtb	r2, r3
 8006dc6:	4b86      	ldr	r3, [pc, #536]	@ (8006fe0 <updatedate+0x274>)
 8006dc8:	701a      	strb	r2, [r3, #0]
	}
	switch (mois){
 8006dca:	4b86      	ldr	r3, [pc, #536]	@ (8006fe4 <updatedate+0x278>)
 8006dcc:	781b      	ldrb	r3, [r3, #0]
 8006dce:	2b0b      	cmp	r3, #11
 8006dd0:	f200 8137 	bhi.w	8007042 <updatedate+0x2d6>
 8006dd4:	a201      	add	r2, pc, #4	@ (adr r2, 8006ddc <updatedate+0x70>)
 8006dd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dda:	bf00      	nop
 8006ddc:	08006e0d 	.word	0x08006e0d
 8006de0:	08006e37 	.word	0x08006e37
 8006de4:	08006e61 	.word	0x08006e61
 8006de8:	08006e8b 	.word	0x08006e8b
 8006dec:	08006eb5 	.word	0x08006eb5
 8006df0:	08006edf 	.word	0x08006edf
 8006df4:	08006f09 	.word	0x08006f09
 8006df8:	08006f33 	.word	0x08006f33
 8006dfc:	08006f5b 	.word	0x08006f5b
 8006e00:	08006f83 	.word	0x08006f83
 8006e04:	08006fab 	.word	0x08006fab
 8006e08:	08006fed 	.word	0x08006fed

	case JANVIER:
		if(JOURS>31){
 8006e0c:	4b74      	ldr	r3, [pc, #464]	@ (8006fe0 <updatedate+0x274>)
 8006e0e:	781b      	ldrb	r3, [r3, #0]
 8006e10:	2b1f      	cmp	r3, #31
 8006e12:	f240 80ff 	bls.w	8007014 <updatedate+0x2a8>
			JOURS=1;
 8006e16:	4b72      	ldr	r3, [pc, #456]	@ (8006fe0 <updatedate+0x274>)
 8006e18:	2201      	movs	r2, #1
 8006e1a:	701a      	strb	r2, [r3, #0]
			mois++;
 8006e1c:	4b71      	ldr	r3, [pc, #452]	@ (8006fe4 <updatedate+0x278>)
 8006e1e:	781b      	ldrb	r3, [r3, #0]
 8006e20:	3301      	adds	r3, #1
 8006e22:	b2da      	uxtb	r2, r3
 8006e24:	4b6f      	ldr	r3, [pc, #444]	@ (8006fe4 <updatedate+0x278>)
 8006e26:	701a      	strb	r2, [r3, #0]
			MOIS++;
 8006e28:	4b6f      	ldr	r3, [pc, #444]	@ (8006fe8 <updatedate+0x27c>)
 8006e2a:	781b      	ldrb	r3, [r3, #0]
 8006e2c:	3301      	adds	r3, #1
 8006e2e:	b2da      	uxtb	r2, r3
 8006e30:	4b6d      	ldr	r3, [pc, #436]	@ (8006fe8 <updatedate+0x27c>)
 8006e32:	701a      	strb	r2, [r3, #0]
		}

		break;
 8006e34:	e0ee      	b.n	8007014 <updatedate+0x2a8>
	case FEVRIER:
		if(JOURS>29){
 8006e36:	4b6a      	ldr	r3, [pc, #424]	@ (8006fe0 <updatedate+0x274>)
 8006e38:	781b      	ldrb	r3, [r3, #0]
 8006e3a:	2b1d      	cmp	r3, #29
 8006e3c:	f240 80ec 	bls.w	8007018 <updatedate+0x2ac>
					JOURS=1;
 8006e40:	4b67      	ldr	r3, [pc, #412]	@ (8006fe0 <updatedate+0x274>)
 8006e42:	2201      	movs	r2, #1
 8006e44:	701a      	strb	r2, [r3, #0]
					mois++;
 8006e46:	4b67      	ldr	r3, [pc, #412]	@ (8006fe4 <updatedate+0x278>)
 8006e48:	781b      	ldrb	r3, [r3, #0]
 8006e4a:	3301      	adds	r3, #1
 8006e4c:	b2da      	uxtb	r2, r3
 8006e4e:	4b65      	ldr	r3, [pc, #404]	@ (8006fe4 <updatedate+0x278>)
 8006e50:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8006e52:	4b65      	ldr	r3, [pc, #404]	@ (8006fe8 <updatedate+0x27c>)
 8006e54:	781b      	ldrb	r3, [r3, #0]
 8006e56:	3301      	adds	r3, #1
 8006e58:	b2da      	uxtb	r2, r3
 8006e5a:	4b63      	ldr	r3, [pc, #396]	@ (8006fe8 <updatedate+0x27c>)
 8006e5c:	701a      	strb	r2, [r3, #0]
				}
		break;
 8006e5e:	e0db      	b.n	8007018 <updatedate+0x2ac>
	case MARS:
		if(JOURS>31){
 8006e60:	4b5f      	ldr	r3, [pc, #380]	@ (8006fe0 <updatedate+0x274>)
 8006e62:	781b      	ldrb	r3, [r3, #0]
 8006e64:	2b1f      	cmp	r3, #31
 8006e66:	f240 80d9 	bls.w	800701c <updatedate+0x2b0>
					JOURS=1;
 8006e6a:	4b5d      	ldr	r3, [pc, #372]	@ (8006fe0 <updatedate+0x274>)
 8006e6c:	2201      	movs	r2, #1
 8006e6e:	701a      	strb	r2, [r3, #0]
					mois++;
 8006e70:	4b5c      	ldr	r3, [pc, #368]	@ (8006fe4 <updatedate+0x278>)
 8006e72:	781b      	ldrb	r3, [r3, #0]
 8006e74:	3301      	adds	r3, #1
 8006e76:	b2da      	uxtb	r2, r3
 8006e78:	4b5a      	ldr	r3, [pc, #360]	@ (8006fe4 <updatedate+0x278>)
 8006e7a:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8006e7c:	4b5a      	ldr	r3, [pc, #360]	@ (8006fe8 <updatedate+0x27c>)
 8006e7e:	781b      	ldrb	r3, [r3, #0]
 8006e80:	3301      	adds	r3, #1
 8006e82:	b2da      	uxtb	r2, r3
 8006e84:	4b58      	ldr	r3, [pc, #352]	@ (8006fe8 <updatedate+0x27c>)
 8006e86:	701a      	strb	r2, [r3, #0]
				}
		break;
 8006e88:	e0c8      	b.n	800701c <updatedate+0x2b0>
	case AVRIL:
		if(JOURS>30){
 8006e8a:	4b55      	ldr	r3, [pc, #340]	@ (8006fe0 <updatedate+0x274>)
 8006e8c:	781b      	ldrb	r3, [r3, #0]
 8006e8e:	2b1e      	cmp	r3, #30
 8006e90:	f240 80c6 	bls.w	8007020 <updatedate+0x2b4>
					JOURS=1;
 8006e94:	4b52      	ldr	r3, [pc, #328]	@ (8006fe0 <updatedate+0x274>)
 8006e96:	2201      	movs	r2, #1
 8006e98:	701a      	strb	r2, [r3, #0]
					mois++;
 8006e9a:	4b52      	ldr	r3, [pc, #328]	@ (8006fe4 <updatedate+0x278>)
 8006e9c:	781b      	ldrb	r3, [r3, #0]
 8006e9e:	3301      	adds	r3, #1
 8006ea0:	b2da      	uxtb	r2, r3
 8006ea2:	4b50      	ldr	r3, [pc, #320]	@ (8006fe4 <updatedate+0x278>)
 8006ea4:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8006ea6:	4b50      	ldr	r3, [pc, #320]	@ (8006fe8 <updatedate+0x27c>)
 8006ea8:	781b      	ldrb	r3, [r3, #0]
 8006eaa:	3301      	adds	r3, #1
 8006eac:	b2da      	uxtb	r2, r3
 8006eae:	4b4e      	ldr	r3, [pc, #312]	@ (8006fe8 <updatedate+0x27c>)
 8006eb0:	701a      	strb	r2, [r3, #0]
				}
		break;
 8006eb2:	e0b5      	b.n	8007020 <updatedate+0x2b4>
	case MAI:
		if(JOURS>31){
 8006eb4:	4b4a      	ldr	r3, [pc, #296]	@ (8006fe0 <updatedate+0x274>)
 8006eb6:	781b      	ldrb	r3, [r3, #0]
 8006eb8:	2b1f      	cmp	r3, #31
 8006eba:	f240 80b3 	bls.w	8007024 <updatedate+0x2b8>
					JOURS=1;
 8006ebe:	4b48      	ldr	r3, [pc, #288]	@ (8006fe0 <updatedate+0x274>)
 8006ec0:	2201      	movs	r2, #1
 8006ec2:	701a      	strb	r2, [r3, #0]
					mois++;
 8006ec4:	4b47      	ldr	r3, [pc, #284]	@ (8006fe4 <updatedate+0x278>)
 8006ec6:	781b      	ldrb	r3, [r3, #0]
 8006ec8:	3301      	adds	r3, #1
 8006eca:	b2da      	uxtb	r2, r3
 8006ecc:	4b45      	ldr	r3, [pc, #276]	@ (8006fe4 <updatedate+0x278>)
 8006ece:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8006ed0:	4b45      	ldr	r3, [pc, #276]	@ (8006fe8 <updatedate+0x27c>)
 8006ed2:	781b      	ldrb	r3, [r3, #0]
 8006ed4:	3301      	adds	r3, #1
 8006ed6:	b2da      	uxtb	r2, r3
 8006ed8:	4b43      	ldr	r3, [pc, #268]	@ (8006fe8 <updatedate+0x27c>)
 8006eda:	701a      	strb	r2, [r3, #0]
				}
		break;
 8006edc:	e0a2      	b.n	8007024 <updatedate+0x2b8>
	case JUIN:
		if(JOURS>30){
 8006ede:	4b40      	ldr	r3, [pc, #256]	@ (8006fe0 <updatedate+0x274>)
 8006ee0:	781b      	ldrb	r3, [r3, #0]
 8006ee2:	2b1e      	cmp	r3, #30
 8006ee4:	f240 80a0 	bls.w	8007028 <updatedate+0x2bc>
					JOURS=1;
 8006ee8:	4b3d      	ldr	r3, [pc, #244]	@ (8006fe0 <updatedate+0x274>)
 8006eea:	2201      	movs	r2, #1
 8006eec:	701a      	strb	r2, [r3, #0]
					mois++;
 8006eee:	4b3d      	ldr	r3, [pc, #244]	@ (8006fe4 <updatedate+0x278>)
 8006ef0:	781b      	ldrb	r3, [r3, #0]
 8006ef2:	3301      	adds	r3, #1
 8006ef4:	b2da      	uxtb	r2, r3
 8006ef6:	4b3b      	ldr	r3, [pc, #236]	@ (8006fe4 <updatedate+0x278>)
 8006ef8:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8006efa:	4b3b      	ldr	r3, [pc, #236]	@ (8006fe8 <updatedate+0x27c>)
 8006efc:	781b      	ldrb	r3, [r3, #0]
 8006efe:	3301      	adds	r3, #1
 8006f00:	b2da      	uxtb	r2, r3
 8006f02:	4b39      	ldr	r3, [pc, #228]	@ (8006fe8 <updatedate+0x27c>)
 8006f04:	701a      	strb	r2, [r3, #0]
				}
		break;
 8006f06:	e08f      	b.n	8007028 <updatedate+0x2bc>
	case JUILLET:
		if(JOURS>31){
 8006f08:	4b35      	ldr	r3, [pc, #212]	@ (8006fe0 <updatedate+0x274>)
 8006f0a:	781b      	ldrb	r3, [r3, #0]
 8006f0c:	2b1f      	cmp	r3, #31
 8006f0e:	f240 808d 	bls.w	800702c <updatedate+0x2c0>
					JOURS=1;
 8006f12:	4b33      	ldr	r3, [pc, #204]	@ (8006fe0 <updatedate+0x274>)
 8006f14:	2201      	movs	r2, #1
 8006f16:	701a      	strb	r2, [r3, #0]
					mois++;
 8006f18:	4b32      	ldr	r3, [pc, #200]	@ (8006fe4 <updatedate+0x278>)
 8006f1a:	781b      	ldrb	r3, [r3, #0]
 8006f1c:	3301      	adds	r3, #1
 8006f1e:	b2da      	uxtb	r2, r3
 8006f20:	4b30      	ldr	r3, [pc, #192]	@ (8006fe4 <updatedate+0x278>)
 8006f22:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8006f24:	4b30      	ldr	r3, [pc, #192]	@ (8006fe8 <updatedate+0x27c>)
 8006f26:	781b      	ldrb	r3, [r3, #0]
 8006f28:	3301      	adds	r3, #1
 8006f2a:	b2da      	uxtb	r2, r3
 8006f2c:	4b2e      	ldr	r3, [pc, #184]	@ (8006fe8 <updatedate+0x27c>)
 8006f2e:	701a      	strb	r2, [r3, #0]
				}
		break;
 8006f30:	e07c      	b.n	800702c <updatedate+0x2c0>
	case AOUT:
		if(JOURS>31){
 8006f32:	4b2b      	ldr	r3, [pc, #172]	@ (8006fe0 <updatedate+0x274>)
 8006f34:	781b      	ldrb	r3, [r3, #0]
 8006f36:	2b1f      	cmp	r3, #31
 8006f38:	d97a      	bls.n	8007030 <updatedate+0x2c4>
					JOURS=1;
 8006f3a:	4b29      	ldr	r3, [pc, #164]	@ (8006fe0 <updatedate+0x274>)
 8006f3c:	2201      	movs	r2, #1
 8006f3e:	701a      	strb	r2, [r3, #0]
					mois++;
 8006f40:	4b28      	ldr	r3, [pc, #160]	@ (8006fe4 <updatedate+0x278>)
 8006f42:	781b      	ldrb	r3, [r3, #0]
 8006f44:	3301      	adds	r3, #1
 8006f46:	b2da      	uxtb	r2, r3
 8006f48:	4b26      	ldr	r3, [pc, #152]	@ (8006fe4 <updatedate+0x278>)
 8006f4a:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8006f4c:	4b26      	ldr	r3, [pc, #152]	@ (8006fe8 <updatedate+0x27c>)
 8006f4e:	781b      	ldrb	r3, [r3, #0]
 8006f50:	3301      	adds	r3, #1
 8006f52:	b2da      	uxtb	r2, r3
 8006f54:	4b24      	ldr	r3, [pc, #144]	@ (8006fe8 <updatedate+0x27c>)
 8006f56:	701a      	strb	r2, [r3, #0]
				}
		break;
 8006f58:	e06a      	b.n	8007030 <updatedate+0x2c4>
	case SEPTEMBRE:
		if(JOURS>30){
 8006f5a:	4b21      	ldr	r3, [pc, #132]	@ (8006fe0 <updatedate+0x274>)
 8006f5c:	781b      	ldrb	r3, [r3, #0]
 8006f5e:	2b1e      	cmp	r3, #30
 8006f60:	d968      	bls.n	8007034 <updatedate+0x2c8>
					JOURS=1;
 8006f62:	4b1f      	ldr	r3, [pc, #124]	@ (8006fe0 <updatedate+0x274>)
 8006f64:	2201      	movs	r2, #1
 8006f66:	701a      	strb	r2, [r3, #0]
					mois++;
 8006f68:	4b1e      	ldr	r3, [pc, #120]	@ (8006fe4 <updatedate+0x278>)
 8006f6a:	781b      	ldrb	r3, [r3, #0]
 8006f6c:	3301      	adds	r3, #1
 8006f6e:	b2da      	uxtb	r2, r3
 8006f70:	4b1c      	ldr	r3, [pc, #112]	@ (8006fe4 <updatedate+0x278>)
 8006f72:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8006f74:	4b1c      	ldr	r3, [pc, #112]	@ (8006fe8 <updatedate+0x27c>)
 8006f76:	781b      	ldrb	r3, [r3, #0]
 8006f78:	3301      	adds	r3, #1
 8006f7a:	b2da      	uxtb	r2, r3
 8006f7c:	4b1a      	ldr	r3, [pc, #104]	@ (8006fe8 <updatedate+0x27c>)
 8006f7e:	701a      	strb	r2, [r3, #0]
				}
		break;
 8006f80:	e058      	b.n	8007034 <updatedate+0x2c8>
	case OCTOBRE:
		if(JOURS>31){
 8006f82:	4b17      	ldr	r3, [pc, #92]	@ (8006fe0 <updatedate+0x274>)
 8006f84:	781b      	ldrb	r3, [r3, #0]
 8006f86:	2b1f      	cmp	r3, #31
 8006f88:	d956      	bls.n	8007038 <updatedate+0x2cc>
					JOURS=1;
 8006f8a:	4b15      	ldr	r3, [pc, #84]	@ (8006fe0 <updatedate+0x274>)
 8006f8c:	2201      	movs	r2, #1
 8006f8e:	701a      	strb	r2, [r3, #0]
					mois++;
 8006f90:	4b14      	ldr	r3, [pc, #80]	@ (8006fe4 <updatedate+0x278>)
 8006f92:	781b      	ldrb	r3, [r3, #0]
 8006f94:	3301      	adds	r3, #1
 8006f96:	b2da      	uxtb	r2, r3
 8006f98:	4b12      	ldr	r3, [pc, #72]	@ (8006fe4 <updatedate+0x278>)
 8006f9a:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8006f9c:	4b12      	ldr	r3, [pc, #72]	@ (8006fe8 <updatedate+0x27c>)
 8006f9e:	781b      	ldrb	r3, [r3, #0]
 8006fa0:	3301      	adds	r3, #1
 8006fa2:	b2da      	uxtb	r2, r3
 8006fa4:	4b10      	ldr	r3, [pc, #64]	@ (8006fe8 <updatedate+0x27c>)
 8006fa6:	701a      	strb	r2, [r3, #0]
				}
		break;
 8006fa8:	e046      	b.n	8007038 <updatedate+0x2cc>
	case NOVEMBRE:
		if(JOURS>30){
 8006faa:	4b0d      	ldr	r3, [pc, #52]	@ (8006fe0 <updatedate+0x274>)
 8006fac:	781b      	ldrb	r3, [r3, #0]
 8006fae:	2b1e      	cmp	r3, #30
 8006fb0:	d944      	bls.n	800703c <updatedate+0x2d0>
					JOURS=1;
 8006fb2:	4b0b      	ldr	r3, [pc, #44]	@ (8006fe0 <updatedate+0x274>)
 8006fb4:	2201      	movs	r2, #1
 8006fb6:	701a      	strb	r2, [r3, #0]
					mois++;
 8006fb8:	4b0a      	ldr	r3, [pc, #40]	@ (8006fe4 <updatedate+0x278>)
 8006fba:	781b      	ldrb	r3, [r3, #0]
 8006fbc:	3301      	adds	r3, #1
 8006fbe:	b2da      	uxtb	r2, r3
 8006fc0:	4b08      	ldr	r3, [pc, #32]	@ (8006fe4 <updatedate+0x278>)
 8006fc2:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8006fc4:	4b08      	ldr	r3, [pc, #32]	@ (8006fe8 <updatedate+0x27c>)
 8006fc6:	781b      	ldrb	r3, [r3, #0]
 8006fc8:	3301      	adds	r3, #1
 8006fca:	b2da      	uxtb	r2, r3
 8006fcc:	4b06      	ldr	r3, [pc, #24]	@ (8006fe8 <updatedate+0x27c>)
 8006fce:	701a      	strb	r2, [r3, #0]
				}
		break;
 8006fd0:	e034      	b.n	800703c <updatedate+0x2d0>
 8006fd2:	bf00      	nop
 8006fd4:	20000a94 	.word	0x20000a94
 8006fd8:	20000a96 	.word	0x20000a96
 8006fdc:	20000a95 	.word	0x20000a95
 8006fe0:	20000010 	.word	0x20000010
 8006fe4:	20000a97 	.word	0x20000a97
 8006fe8:	20000011 	.word	0x20000011
	case DECEMBRE:
		if(JOURS>31){
 8006fec:	4b1f      	ldr	r3, [pc, #124]	@ (800706c <updatedate+0x300>)
 8006fee:	781b      	ldrb	r3, [r3, #0]
 8006ff0:	2b1f      	cmp	r3, #31
 8006ff2:	d925      	bls.n	8007040 <updatedate+0x2d4>
					JOURS=1;
 8006ff4:	4b1d      	ldr	r3, [pc, #116]	@ (800706c <updatedate+0x300>)
 8006ff6:	2201      	movs	r2, #1
 8006ff8:	701a      	strb	r2, [r3, #0]
					mois++;
 8006ffa:	4b1d      	ldr	r3, [pc, #116]	@ (8007070 <updatedate+0x304>)
 8006ffc:	781b      	ldrb	r3, [r3, #0]
 8006ffe:	3301      	adds	r3, #1
 8007000:	b2da      	uxtb	r2, r3
 8007002:	4b1b      	ldr	r3, [pc, #108]	@ (8007070 <updatedate+0x304>)
 8007004:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8007006:	4b1b      	ldr	r3, [pc, #108]	@ (8007074 <updatedate+0x308>)
 8007008:	781b      	ldrb	r3, [r3, #0]
 800700a:	3301      	adds	r3, #1
 800700c:	b2da      	uxtb	r2, r3
 800700e:	4b19      	ldr	r3, [pc, #100]	@ (8007074 <updatedate+0x308>)
 8007010:	701a      	strb	r2, [r3, #0]
				}
		break;
 8007012:	e015      	b.n	8007040 <updatedate+0x2d4>
		break;
 8007014:	bf00      	nop
 8007016:	e014      	b.n	8007042 <updatedate+0x2d6>
		break;
 8007018:	bf00      	nop
 800701a:	e012      	b.n	8007042 <updatedate+0x2d6>
		break;
 800701c:	bf00      	nop
 800701e:	e010      	b.n	8007042 <updatedate+0x2d6>
		break;
 8007020:	bf00      	nop
 8007022:	e00e      	b.n	8007042 <updatedate+0x2d6>
		break;
 8007024:	bf00      	nop
 8007026:	e00c      	b.n	8007042 <updatedate+0x2d6>
		break;
 8007028:	bf00      	nop
 800702a:	e00a      	b.n	8007042 <updatedate+0x2d6>
		break;
 800702c:	bf00      	nop
 800702e:	e008      	b.n	8007042 <updatedate+0x2d6>
		break;
 8007030:	bf00      	nop
 8007032:	e006      	b.n	8007042 <updatedate+0x2d6>
		break;
 8007034:	bf00      	nop
 8007036:	e004      	b.n	8007042 <updatedate+0x2d6>
		break;
 8007038:	bf00      	nop
 800703a:	e002      	b.n	8007042 <updatedate+0x2d6>
		break;
 800703c:	bf00      	nop
 800703e:	e000      	b.n	8007042 <updatedate+0x2d6>
		break;
 8007040:	bf00      	nop

	}

	if(MOIS>12){
 8007042:	4b0c      	ldr	r3, [pc, #48]	@ (8007074 <updatedate+0x308>)
 8007044:	781b      	ldrb	r3, [r3, #0]
 8007046:	2b0c      	cmp	r3, #12
 8007048:	d90b      	bls.n	8007062 <updatedate+0x2f6>
		mois=JANVIER;
 800704a:	4b09      	ldr	r3, [pc, #36]	@ (8007070 <updatedate+0x304>)
 800704c:	2200      	movs	r2, #0
 800704e:	701a      	strb	r2, [r3, #0]
		MOIS=1;
 8007050:	4b08      	ldr	r3, [pc, #32]	@ (8007074 <updatedate+0x308>)
 8007052:	2201      	movs	r2, #1
 8007054:	701a      	strb	r2, [r3, #0]
		ANNEE++;
 8007056:	4b08      	ldr	r3, [pc, #32]	@ (8007078 <updatedate+0x30c>)
 8007058:	881b      	ldrh	r3, [r3, #0]
 800705a:	3301      	adds	r3, #1
 800705c:	b29a      	uxth	r2, r3
 800705e:	4b06      	ldr	r3, [pc, #24]	@ (8007078 <updatedate+0x30c>)
 8007060:	801a      	strh	r2, [r3, #0]
	}
}
 8007062:	bf00      	nop
 8007064:	46bd      	mov	sp, r7
 8007066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706a:	4770      	bx	lr
 800706c:	20000010 	.word	0x20000010
 8007070:	20000a97 	.word	0x20000a97
 8007074:	20000011 	.word	0x20000011
 8007078:	20000012 	.word	0x20000012

0800707c <LL_AHB2_GRP1_EnableClock>:
{
 800707c:	b480      	push	{r7}
 800707e:	b085      	sub	sp, #20
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8007084:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007088:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800708a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	4313      	orrs	r3, r2
 8007092:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8007094:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007098:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	4013      	ands	r3, r2
 800709e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80070a0:	68fb      	ldr	r3, [r7, #12]
}
 80070a2:	bf00      	nop
 80070a4:	3714      	adds	r7, #20
 80070a6:	46bd      	mov	sp, r7
 80070a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ac:	4770      	bx	lr

080070ae <LL_APB1_GRP2_EnableClock>:
{
 80070ae:	b480      	push	{r7}
 80070b0:	b085      	sub	sp, #20
 80070b2:	af00      	add	r7, sp, #0
 80070b4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 80070b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80070ba:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80070bc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	4313      	orrs	r3, r2
 80070c4:	65cb      	str	r3, [r1, #92]	@ 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 80070c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80070ca:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	4013      	ands	r3, r2
 80070d0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80070d2:	68fb      	ldr	r3, [r7, #12]
}
 80070d4:	bf00      	nop
 80070d6:	3714      	adds	r7, #20
 80070d8:	46bd      	mov	sp, r7
 80070da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070de:	4770      	bx	lr

080070e0 <LL_APB2_GRP1_EnableClock>:
{
 80070e0:	b480      	push	{r7}
 80070e2:	b085      	sub	sp, #20
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80070e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80070ec:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80070ee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	4313      	orrs	r3, r2
 80070f6:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80070f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80070fc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	4013      	ands	r3, r2
 8007102:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007104:	68fb      	ldr	r3, [r7, #12]
}
 8007106:	bf00      	nop
 8007108:	3714      	adds	r7, #20
 800710a:	46bd      	mov	sp, r7
 800710c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007110:	4770      	bx	lr
	...

08007114 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_lpuart1_rx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8007114:	b580      	push	{r7, lr}
 8007116:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8007118:	4b22      	ldr	r3, [pc, #136]	@ (80071a4 <MX_LPUART1_UART_Init+0x90>)
 800711a:	4a23      	ldr	r2, [pc, #140]	@ (80071a8 <MX_LPUART1_UART_Init+0x94>)
 800711c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 9600;
 800711e:	4b21      	ldr	r3, [pc, #132]	@ (80071a4 <MX_LPUART1_UART_Init+0x90>)
 8007120:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8007124:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8007126:	4b1f      	ldr	r3, [pc, #124]	@ (80071a4 <MX_LPUART1_UART_Init+0x90>)
 8007128:	2200      	movs	r2, #0
 800712a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800712c:	4b1d      	ldr	r3, [pc, #116]	@ (80071a4 <MX_LPUART1_UART_Init+0x90>)
 800712e:	2200      	movs	r2, #0
 8007130:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8007132:	4b1c      	ldr	r3, [pc, #112]	@ (80071a4 <MX_LPUART1_UART_Init+0x90>)
 8007134:	2200      	movs	r2, #0
 8007136:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8007138:	4b1a      	ldr	r3, [pc, #104]	@ (80071a4 <MX_LPUART1_UART_Init+0x90>)
 800713a:	220c      	movs	r2, #12
 800713c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800713e:	4b19      	ldr	r3, [pc, #100]	@ (80071a4 <MX_LPUART1_UART_Init+0x90>)
 8007140:	2200      	movs	r2, #0
 8007142:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8007144:	4b17      	ldr	r3, [pc, #92]	@ (80071a4 <MX_LPUART1_UART_Init+0x90>)
 8007146:	2200      	movs	r2, #0
 8007148:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800714a:	4b16      	ldr	r3, [pc, #88]	@ (80071a4 <MX_LPUART1_UART_Init+0x90>)
 800714c:	2200      	movs	r2, #0
 800714e:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8007150:	4b14      	ldr	r3, [pc, #80]	@ (80071a4 <MX_LPUART1_UART_Init+0x90>)
 8007152:	2200      	movs	r2, #0
 8007154:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8007156:	4b13      	ldr	r3, [pc, #76]	@ (80071a4 <MX_LPUART1_UART_Init+0x90>)
 8007158:	2200      	movs	r2, #0
 800715a:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800715c:	4811      	ldr	r0, [pc, #68]	@ (80071a4 <MX_LPUART1_UART_Init+0x90>)
 800715e:	f008 fbb5 	bl	800f8cc <HAL_UART_Init>
 8007162:	4603      	mov	r3, r0
 8007164:	2b00      	cmp	r3, #0
 8007166:	d001      	beq.n	800716c <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8007168:	f7fb ff4a 	bl	8003000 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800716c:	2100      	movs	r1, #0
 800716e:	480d      	ldr	r0, [pc, #52]	@ (80071a4 <MX_LPUART1_UART_Init+0x90>)
 8007170:	f009 ff7a 	bl	8011068 <HAL_UARTEx_SetTxFifoThreshold>
 8007174:	4603      	mov	r3, r0
 8007176:	2b00      	cmp	r3, #0
 8007178:	d001      	beq.n	800717e <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 800717a:	f7fb ff41 	bl	8003000 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800717e:	2100      	movs	r1, #0
 8007180:	4808      	ldr	r0, [pc, #32]	@ (80071a4 <MX_LPUART1_UART_Init+0x90>)
 8007182:	f009 ffaf 	bl	80110e4 <HAL_UARTEx_SetRxFifoThreshold>
 8007186:	4603      	mov	r3, r0
 8007188:	2b00      	cmp	r3, #0
 800718a:	d001      	beq.n	8007190 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 800718c:	f7fb ff38 	bl	8003000 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8007190:	4804      	ldr	r0, [pc, #16]	@ (80071a4 <MX_LPUART1_UART_Init+0x90>)
 8007192:	f009 ff30 	bl	8010ff6 <HAL_UARTEx_DisableFifoMode>
 8007196:	4603      	mov	r3, r0
 8007198:	2b00      	cmp	r3, #0
 800719a:	d001      	beq.n	80071a0 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 800719c:	f7fb ff30 	bl	8003000 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80071a0:	bf00      	nop
 80071a2:	bd80      	pop	{r7, pc}
 80071a4:	200011e4 	.word	0x200011e4
 80071a8:	40008000 	.word	0x40008000

080071ac <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80071b0:	4b22      	ldr	r3, [pc, #136]	@ (800723c <MX_USART1_UART_Init+0x90>)
 80071b2:	4a23      	ldr	r2, [pc, #140]	@ (8007240 <MX_USART1_UART_Init+0x94>)
 80071b4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80071b6:	4b21      	ldr	r3, [pc, #132]	@ (800723c <MX_USART1_UART_Init+0x90>)
 80071b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80071bc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80071be:	4b1f      	ldr	r3, [pc, #124]	@ (800723c <MX_USART1_UART_Init+0x90>)
 80071c0:	2200      	movs	r2, #0
 80071c2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80071c4:	4b1d      	ldr	r3, [pc, #116]	@ (800723c <MX_USART1_UART_Init+0x90>)
 80071c6:	2200      	movs	r2, #0
 80071c8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80071ca:	4b1c      	ldr	r3, [pc, #112]	@ (800723c <MX_USART1_UART_Init+0x90>)
 80071cc:	2200      	movs	r2, #0
 80071ce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80071d0:	4b1a      	ldr	r3, [pc, #104]	@ (800723c <MX_USART1_UART_Init+0x90>)
 80071d2:	220c      	movs	r2, #12
 80071d4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80071d6:	4b19      	ldr	r3, [pc, #100]	@ (800723c <MX_USART1_UART_Init+0x90>)
 80071d8:	2200      	movs	r2, #0
 80071da:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80071dc:	4b17      	ldr	r3, [pc, #92]	@ (800723c <MX_USART1_UART_Init+0x90>)
 80071de:	2200      	movs	r2, #0
 80071e0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80071e2:	4b16      	ldr	r3, [pc, #88]	@ (800723c <MX_USART1_UART_Init+0x90>)
 80071e4:	2200      	movs	r2, #0
 80071e6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80071e8:	4b14      	ldr	r3, [pc, #80]	@ (800723c <MX_USART1_UART_Init+0x90>)
 80071ea:	2200      	movs	r2, #0
 80071ec:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80071ee:	4b13      	ldr	r3, [pc, #76]	@ (800723c <MX_USART1_UART_Init+0x90>)
 80071f0:	2200      	movs	r2, #0
 80071f2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80071f4:	4811      	ldr	r0, [pc, #68]	@ (800723c <MX_USART1_UART_Init+0x90>)
 80071f6:	f008 fb69 	bl	800f8cc <HAL_UART_Init>
 80071fa:	4603      	mov	r3, r0
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d001      	beq.n	8007204 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8007200:	f7fb fefe 	bl	8003000 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007204:	2100      	movs	r1, #0
 8007206:	480d      	ldr	r0, [pc, #52]	@ (800723c <MX_USART1_UART_Init+0x90>)
 8007208:	f009 ff2e 	bl	8011068 <HAL_UARTEx_SetTxFifoThreshold>
 800720c:	4603      	mov	r3, r0
 800720e:	2b00      	cmp	r3, #0
 8007210:	d001      	beq.n	8007216 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8007212:	f7fb fef5 	bl	8003000 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007216:	2100      	movs	r1, #0
 8007218:	4808      	ldr	r0, [pc, #32]	@ (800723c <MX_USART1_UART_Init+0x90>)
 800721a:	f009 ff63 	bl	80110e4 <HAL_UARTEx_SetRxFifoThreshold>
 800721e:	4603      	mov	r3, r0
 8007220:	2b00      	cmp	r3, #0
 8007222:	d001      	beq.n	8007228 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8007224:	f7fb feec 	bl	8003000 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8007228:	4804      	ldr	r0, [pc, #16]	@ (800723c <MX_USART1_UART_Init+0x90>)
 800722a:	f009 fee4 	bl	8010ff6 <HAL_UARTEx_DisableFifoMode>
 800722e:	4603      	mov	r3, r0
 8007230:	2b00      	cmp	r3, #0
 8007232:	d001      	beq.n	8007238 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8007234:	f7fb fee4 	bl	8003000 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8007238:	bf00      	nop
 800723a:	bd80      	pop	{r7, pc}
 800723c:	20001278 	.word	0x20001278
 8007240:	40013800 	.word	0x40013800

08007244 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b09c      	sub	sp, #112	@ 0x70
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800724c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8007250:	2200      	movs	r2, #0
 8007252:	601a      	str	r2, [r3, #0]
 8007254:	605a      	str	r2, [r3, #4]
 8007256:	609a      	str	r2, [r3, #8]
 8007258:	60da      	str	r2, [r3, #12]
 800725a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800725c:	f107 030c 	add.w	r3, r7, #12
 8007260:	2250      	movs	r2, #80	@ 0x50
 8007262:	2100      	movs	r1, #0
 8007264:	4618      	mov	r0, r3
 8007266:	f014 f9c4 	bl	801b5f2 <memset>
  if(uartHandle->Instance==LPUART1)
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	4a4a      	ldr	r2, [pc, #296]	@ (8007398 <HAL_UART_MspInit+0x154>)
 8007270:	4293      	cmp	r3, r2
 8007272:	d158      	bne.n	8007326 <HAL_UART_MspInit+0xe2>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8007274:	2302      	movs	r3, #2
 8007276:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_HSI;
 8007278:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800727c:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800727e:	f107 030c 	add.w	r3, r7, #12
 8007282:	4618      	mov	r0, r3
 8007284:	f006 f845 	bl	800d312 <HAL_RCCEx_PeriphCLKConfig>
 8007288:	4603      	mov	r3, r0
 800728a:	2b00      	cmp	r3, #0
 800728c:	d001      	beq.n	8007292 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800728e:	f7fb feb7 	bl	8003000 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8007292:	2001      	movs	r0, #1
 8007294:	f7ff ff0b 	bl	80070ae <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007298:	2001      	movs	r0, #1
 800729a:	f7ff feef 	bl	800707c <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800729e:	230c      	movs	r3, #12
 80072a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80072a2:	2302      	movs	r3, #2
 80072a4:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072a6:	2300      	movs	r3, #0
 80072a8:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80072aa:	2300      	movs	r3, #0
 80072ac:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80072ae:	2308      	movs	r3, #8
 80072b0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80072b2:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80072b6:	4619      	mov	r1, r3
 80072b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80072bc:	f001 ff20 	bl	8009100 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel2;
 80072c0:	4b36      	ldr	r3, [pc, #216]	@ (800739c <HAL_UART_MspInit+0x158>)
 80072c2:	4a37      	ldr	r2, [pc, #220]	@ (80073a0 <HAL_UART_MspInit+0x15c>)
 80072c4:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 80072c6:	4b35      	ldr	r3, [pc, #212]	@ (800739c <HAL_UART_MspInit+0x158>)
 80072c8:	2210      	movs	r2, #16
 80072ca:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80072cc:	4b33      	ldr	r3, [pc, #204]	@ (800739c <HAL_UART_MspInit+0x158>)
 80072ce:	2200      	movs	r2, #0
 80072d0:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80072d2:	4b32      	ldr	r3, [pc, #200]	@ (800739c <HAL_UART_MspInit+0x158>)
 80072d4:	2200      	movs	r2, #0
 80072d6:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80072d8:	4b30      	ldr	r3, [pc, #192]	@ (800739c <HAL_UART_MspInit+0x158>)
 80072da:	2280      	movs	r2, #128	@ 0x80
 80072dc:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80072de:	4b2f      	ldr	r3, [pc, #188]	@ (800739c <HAL_UART_MspInit+0x158>)
 80072e0:	2200      	movs	r2, #0
 80072e2:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80072e4:	4b2d      	ldr	r3, [pc, #180]	@ (800739c <HAL_UART_MspInit+0x158>)
 80072e6:	2200      	movs	r2, #0
 80072e8:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 80072ea:	4b2c      	ldr	r3, [pc, #176]	@ (800739c <HAL_UART_MspInit+0x158>)
 80072ec:	2220      	movs	r2, #32
 80072ee:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80072f0:	4b2a      	ldr	r3, [pc, #168]	@ (800739c <HAL_UART_MspInit+0x158>)
 80072f2:	2200      	movs	r2, #0
 80072f4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 80072f6:	4829      	ldr	r0, [pc, #164]	@ (800739c <HAL_UART_MspInit+0x158>)
 80072f8:	f001 fbc4 	bl	8008a84 <HAL_DMA_Init>
 80072fc:	4603      	mov	r3, r0
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d001      	beq.n	8007306 <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 8007302:	f7fb fe7d 	bl	8003000 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	4a24      	ldr	r2, [pc, #144]	@ (800739c <HAL_UART_MspInit+0x158>)
 800730a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800730e:	4a23      	ldr	r2, [pc, #140]	@ (800739c <HAL_UART_MspInit+0x158>)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 2, 0);
 8007314:	2200      	movs	r2, #0
 8007316:	2102      	movs	r1, #2
 8007318:	2025      	movs	r0, #37	@ 0x25
 800731a:	f001 fb54 	bl	80089c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 800731e:	2025      	movs	r0, #37	@ 0x25
 8007320:	f001 fb6b 	bl	80089fa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8007324:	e033      	b.n	800738e <HAL_UART_MspInit+0x14a>
  else if(uartHandle->Instance==USART1)
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	4a1e      	ldr	r2, [pc, #120]	@ (80073a4 <HAL_UART_MspInit+0x160>)
 800732c:	4293      	cmp	r3, r2
 800732e:	d12e      	bne.n	800738e <HAL_UART_MspInit+0x14a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8007330:	2301      	movs	r3, #1
 8007332:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8007334:	2300      	movs	r3, #0
 8007336:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007338:	f107 030c 	add.w	r3, r7, #12
 800733c:	4618      	mov	r0, r3
 800733e:	f005 ffe8 	bl	800d312 <HAL_RCCEx_PeriphCLKConfig>
 8007342:	4603      	mov	r3, r0
 8007344:	2b00      	cmp	r3, #0
 8007346:	d001      	beq.n	800734c <HAL_UART_MspInit+0x108>
      Error_Handler();
 8007348:	f7fb fe5a 	bl	8003000 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 800734c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8007350:	f7ff fec6 	bl	80070e0 <LL_APB2_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007354:	2001      	movs	r0, #1
 8007356:	f7ff fe91 	bl	800707c <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800735a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800735e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007360:	2302      	movs	r3, #2
 8007362:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007364:	2300      	movs	r3, #0
 8007366:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007368:	2300      	movs	r3, #0
 800736a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800736c:	2307      	movs	r3, #7
 800736e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007370:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8007374:	4619      	mov	r1, r3
 8007376:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800737a:	f001 fec1 	bl	8009100 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800737e:	2200      	movs	r2, #0
 8007380:	2100      	movs	r1, #0
 8007382:	2024      	movs	r0, #36	@ 0x24
 8007384:	f001 fb1f 	bl	80089c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8007388:	2024      	movs	r0, #36	@ 0x24
 800738a:	f001 fb36 	bl	80089fa <HAL_NVIC_EnableIRQ>
}
 800738e:	bf00      	nop
 8007390:	3770      	adds	r7, #112	@ 0x70
 8007392:	46bd      	mov	sp, r7
 8007394:	bd80      	pop	{r7, pc}
 8007396:	bf00      	nop
 8007398:	40008000 	.word	0x40008000
 800739c:	2000130c 	.word	0x2000130c
 80073a0:	4002001c 	.word	0x4002001c
 80073a4:	40013800 	.word	0x40013800

080073a8 <HAL_UART_RxCpltCallback>:
  /* USER CODE END USART1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80073a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80073aa:	b085      	sub	sp, #20
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]

	oldPos = newPos; //keep track of the last position in the buffer
 80073b0:	4b3a      	ldr	r3, [pc, #232]	@ (800749c <HAL_UART_RxCpltCallback+0xf4>)
 80073b2:	881a      	ldrh	r2, [r3, #0]
 80073b4:	4b3a      	ldr	r3, [pc, #232]	@ (80074a0 <HAL_UART_RxCpltCallback+0xf8>)
 80073b6:	801a      	strh	r2, [r3, #0]
			if(oldPos + 64 > DataBuffer_SIZE){ //if the buffer is full, parse it, then reset the buffer
 80073b8:	4b39      	ldr	r3, [pc, #228]	@ (80074a0 <HAL_UART_RxCpltCallback+0xf8>)
 80073ba:	881b      	ldrh	r3, [r3, #0]
 80073bc:	2bc0      	cmp	r3, #192	@ 0xc0
 80073be:	d922      	bls.n	8007406 <HAL_UART_RxCpltCallback+0x5e>

				uint16_t datatocopy = DataBuffer_SIZE-oldPos;  // find out how much space is left in the main buffer
 80073c0:	4b37      	ldr	r3, [pc, #220]	@ (80074a0 <HAL_UART_RxCpltCallback+0xf8>)
 80073c2:	881b      	ldrh	r3, [r3, #0]
 80073c4:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80073c8:	81fb      	strh	r3, [r7, #14]
				memcpy ((uint8_t *)DataBuffer+oldPos, RxBuffer, datatocopy);  // copy data in that remaining space
 80073ca:	4b35      	ldr	r3, [pc, #212]	@ (80074a0 <HAL_UART_RxCpltCallback+0xf8>)
 80073cc:	881b      	ldrh	r3, [r3, #0]
 80073ce:	461a      	mov	r2, r3
 80073d0:	4b34      	ldr	r3, [pc, #208]	@ (80074a4 <HAL_UART_RxCpltCallback+0xfc>)
 80073d2:	4413      	add	r3, r2
 80073d4:	89fa      	ldrh	r2, [r7, #14]
 80073d6:	4934      	ldr	r1, [pc, #208]	@ (80074a8 <HAL_UART_RxCpltCallback+0x100>)
 80073d8:	4618      	mov	r0, r3
 80073da:	f014 fa26 	bl	801b82a <memcpy>

				oldPos = 0;  // point to the start of the buffer
 80073de:	4b30      	ldr	r3, [pc, #192]	@ (80074a0 <HAL_UART_RxCpltCallback+0xf8>)
 80073e0:	2200      	movs	r2, #0
 80073e2:	801a      	strh	r2, [r3, #0]
				memcpy ((uint8_t *)DataBuffer, (uint8_t *)RxBuffer+datatocopy, (64-datatocopy));  // copy the remaining data
 80073e4:	89fb      	ldrh	r3, [r7, #14]
 80073e6:	4a30      	ldr	r2, [pc, #192]	@ (80074a8 <HAL_UART_RxCpltCallback+0x100>)
 80073e8:	1899      	adds	r1, r3, r2
 80073ea:	89fb      	ldrh	r3, [r7, #14]
 80073ec:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 80073f0:	461a      	mov	r2, r3
 80073f2:	482c      	ldr	r0, [pc, #176]	@ (80074a4 <HAL_UART_RxCpltCallback+0xfc>)
 80073f4:	f014 fa19 	bl	801b82a <memcpy>
				newPos = (64-datatocopy);  // update the position
 80073f8:	89fb      	ldrh	r3, [r7, #14]
 80073fa:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 80073fe:	b29a      	uxth	r2, r3
 8007400:	4b26      	ldr	r3, [pc, #152]	@ (800749c <HAL_UART_RxCpltCallback+0xf4>)
 8007402:	801a      	strh	r2, [r3, #0]
 8007404:	e01e      	b.n	8007444 <HAL_UART_RxCpltCallback+0x9c>
			}
			else{
				memcpy((uint8_t *)DataBuffer+oldPos, RxBuffer, 64); //copy received data to the buffer
 8007406:	4b26      	ldr	r3, [pc, #152]	@ (80074a0 <HAL_UART_RxCpltCallback+0xf8>)
 8007408:	881b      	ldrh	r3, [r3, #0]
 800740a:	461a      	mov	r2, r3
 800740c:	4b25      	ldr	r3, [pc, #148]	@ (80074a4 <HAL_UART_RxCpltCallback+0xfc>)
 800740e:	441a      	add	r2, r3
 8007410:	4b25      	ldr	r3, [pc, #148]	@ (80074a8 <HAL_UART_RxCpltCallback+0x100>)
 8007412:	4610      	mov	r0, r2
 8007414:	f103 0440 	add.w	r4, r3, #64	@ 0x40
 8007418:	4602      	mov	r2, r0
 800741a:	4619      	mov	r1, r3
 800741c:	f8d1 c000 	ldr.w	ip, [r1]
 8007420:	684e      	ldr	r6, [r1, #4]
 8007422:	688d      	ldr	r5, [r1, #8]
 8007424:	68c9      	ldr	r1, [r1, #12]
 8007426:	f8c2 c000 	str.w	ip, [r2]
 800742a:	6056      	str	r6, [r2, #4]
 800742c:	6095      	str	r5, [r2, #8]
 800742e:	60d1      	str	r1, [r2, #12]
 8007430:	3310      	adds	r3, #16
 8007432:	3010      	adds	r0, #16
 8007434:	42a3      	cmp	r3, r4
 8007436:	d1ef      	bne.n	8007418 <HAL_UART_RxCpltCallback+0x70>
				newPos = 64+oldPos; //update buffer position
 8007438:	4b19      	ldr	r3, [pc, #100]	@ (80074a0 <HAL_UART_RxCpltCallback+0xf8>)
 800743a:	881b      	ldrh	r3, [r3, #0]
 800743c:	3340      	adds	r3, #64	@ 0x40
 800743e:	b29a      	uxth	r2, r3
 8007440:	4b16      	ldr	r3, [pc, #88]	@ (800749c <HAL_UART_RxCpltCallback+0xf4>)
 8007442:	801a      	strh	r2, [r3, #0]

			}


			HAL_UART_Receive_DMA(&hlpuart1, (uint8_t *)RxBuffer, RxBuffer_SIZE);//on recoit par dma à nouveau 64 caractères
 8007444:	2240      	movs	r2, #64	@ 0x40
 8007446:	4918      	ldr	r1, [pc, #96]	@ (80074a8 <HAL_UART_RxCpltCallback+0x100>)
 8007448:	4818      	ldr	r0, [pc, #96]	@ (80074ac <HAL_UART_RxCpltCallback+0x104>)
 800744a:	f008 fa8f 	bl	800f96c <HAL_UART_Receive_DMA>
			__HAL_DMA_DISABLE_IT(&hdma_lpuart1_rx, DMA_IT_HT);//on desactive l'interruption afin de ne pas être interrompu tout le temps
 800744e:	4b18      	ldr	r3, [pc, #96]	@ (80074b0 <HAL_UART_RxCpltCallback+0x108>)
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	681a      	ldr	r2, [r3, #0]
 8007454:	4b16      	ldr	r3, [pc, #88]	@ (80074b0 <HAL_UART_RxCpltCallback+0x108>)
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f022 0204 	bic.w	r2, r2, #4
 800745c:	601a      	str	r2, [r3, #0]
			memcpy((uint8_t *) receivedtrame,(uint8_t *)RxBuffer,64);
 800745e:	4a15      	ldr	r2, [pc, #84]	@ (80074b4 <HAL_UART_RxCpltCallback+0x10c>)
 8007460:	4b11      	ldr	r3, [pc, #68]	@ (80074a8 <HAL_UART_RxCpltCallback+0x100>)
 8007462:	4610      	mov	r0, r2
 8007464:	f103 0440 	add.w	r4, r3, #64	@ 0x40
 8007468:	4602      	mov	r2, r0
 800746a:	4619      	mov	r1, r3
 800746c:	f8d1 c000 	ldr.w	ip, [r1]
 8007470:	684e      	ldr	r6, [r1, #4]
 8007472:	688d      	ldr	r5, [r1, #8]
 8007474:	68c9      	ldr	r1, [r1, #12]
 8007476:	f8c2 c000 	str.w	ip, [r2]
 800747a:	6056      	str	r6, [r2, #4]
 800747c:	6095      	str	r5, [r2, #8]
 800747e:	60d1      	str	r1, [r2, #12]
 8007480:	3310      	adds	r3, #16
 8007482:	3010      	adds	r0, #16
 8007484:	42a3      	cmp	r3, r4
 8007486:	d1ef      	bne.n	8007468 <HAL_UART_RxCpltCallback+0xc0>


	HAL_UART_Receive_DMA(&hlpuart1, (uint8_t *)RxBuffer, RxBuffer_SIZE);//l'appel de cette fonction réactive l'intérruption.
 8007488:	2240      	movs	r2, #64	@ 0x40
 800748a:	4907      	ldr	r1, [pc, #28]	@ (80074a8 <HAL_UART_RxCpltCallback+0x100>)
 800748c:	4807      	ldr	r0, [pc, #28]	@ (80074ac <HAL_UART_RxCpltCallback+0x104>)
 800748e:	f008 fa6d 	bl	800f96c <HAL_UART_Receive_DMA>
}
 8007492:	bf00      	nop
 8007494:	3714      	adds	r7, #20
 8007496:	46bd      	mov	sp, r7
 8007498:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800749a:	bf00      	nop
 800749c:	200005f0 	.word	0x200005f0
 80074a0:	200005ee 	.word	0x200005ee
 80074a4:	20000634 	.word	0x20000634
 80074a8:	200005f4 	.word	0x200005f4
 80074ac:	200011e4 	.word	0x200011e4
 80074b0:	2000130c 	.word	0x2000130c
 80074b4:	20000bb8 	.word	0x20000bb8

080074b8 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 80074b8:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80074ba:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80074bc:	3304      	adds	r3, #4

080074be <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80074be:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80074c0:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 80074c2:	d3f9      	bcc.n	80074b8 <CopyDataInit>
  bx lr
 80074c4:	4770      	bx	lr

080074c6 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 80074c6:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 80074c8:	3004      	adds	r0, #4

080074ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 80074ca:	4288      	cmp	r0, r1
  bcc FillZerobss
 80074cc:	d3fb      	bcc.n	80074c6 <FillZerobss>
  bx lr
 80074ce:	4770      	bx	lr

080074d0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80074d0:	480c      	ldr	r0, [pc, #48]	@ (8007504 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80074d2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80074d4:	f7ff faf0 	bl	8006ab8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 80074d8:	480b      	ldr	r0, [pc, #44]	@ (8007508 <LoopForever+0x6>)
 80074da:	490c      	ldr	r1, [pc, #48]	@ (800750c <LoopForever+0xa>)
 80074dc:	4a0c      	ldr	r2, [pc, #48]	@ (8007510 <LoopForever+0xe>)
 80074de:	2300      	movs	r3, #0
 80074e0:	f7ff ffed 	bl	80074be <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 80074e4:	480b      	ldr	r0, [pc, #44]	@ (8007514 <LoopForever+0x12>)
 80074e6:	490c      	ldr	r1, [pc, #48]	@ (8007518 <LoopForever+0x16>)
 80074e8:	4a0c      	ldr	r2, [pc, #48]	@ (800751c <LoopForever+0x1a>)
 80074ea:	2300      	movs	r3, #0
 80074ec:	f7ff ffe7 	bl	80074be <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 80074f0:	480b      	ldr	r0, [pc, #44]	@ (8007520 <LoopForever+0x1e>)
 80074f2:	490c      	ldr	r1, [pc, #48]	@ (8007524 <LoopForever+0x22>)
 80074f4:	2300      	movs	r3, #0
 80074f6:	f7ff ffe8 	bl	80074ca <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80074fa:	f014 f967 	bl	801b7cc <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80074fe:	f7fb fc29 	bl	8002d54 <main>

08007502 <LoopForever>:

LoopForever:
  b LoopForever
 8007502:	e7fe      	b.n	8007502 <LoopForever>
  ldr   r0, =_estack
 8007504:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8007508:	20000008 	.word	0x20000008
 800750c:	20000320 	.word	0x20000320
 8007510:	08022a38 	.word	0x08022a38
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8007514:	200301e4 	.word	0x200301e4
 8007518:	20030a67 	.word	0x20030a67
 800751c:	08022d96 	.word	0x08022d96
  INIT_BSS _sbss, _ebss
 8007520:	20000370 	.word	0x20000370
 8007524:	20003044 	.word	0x20003044

08007528 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8007528:	e7fe      	b.n	8007528 <ADC1_IRQHandler>
	...

0800752c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b082      	sub	sp, #8
 8007530:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8007532:	2300      	movs	r3, #0
 8007534:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007536:	4b0c      	ldr	r3, [pc, #48]	@ (8007568 <HAL_Init+0x3c>)
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	4a0b      	ldr	r2, [pc, #44]	@ (8007568 <HAL_Init+0x3c>)
 800753c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007540:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007542:	2003      	movs	r0, #3
 8007544:	f001 fa34 	bl	80089b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8007548:	200f      	movs	r0, #15
 800754a:	f000 f80f 	bl	800756c <HAL_InitTick>
 800754e:	4603      	mov	r3, r0
 8007550:	2b00      	cmp	r3, #0
 8007552:	d002      	beq.n	800755a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8007554:	2301      	movs	r3, #1
 8007556:	71fb      	strb	r3, [r7, #7]
 8007558:	e001      	b.n	800755e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800755a:	f7ff f8cc 	bl	80066f6 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800755e:	79fb      	ldrb	r3, [r7, #7]
}
 8007560:	4618      	mov	r0, r3
 8007562:	3708      	adds	r7, #8
 8007564:	46bd      	mov	sp, r7
 8007566:	bd80      	pop	{r7, pc}
 8007568:	58004000 	.word	0x58004000

0800756c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b084      	sub	sp, #16
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8007574:	2300      	movs	r3, #0
 8007576:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8007578:	4b17      	ldr	r3, [pc, #92]	@ (80075d8 <HAL_InitTick+0x6c>)
 800757a:	781b      	ldrb	r3, [r3, #0]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d024      	beq.n	80075ca <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8007580:	f005 fc36 	bl	800cdf0 <HAL_RCC_GetHCLKFreq>
 8007584:	4602      	mov	r2, r0
 8007586:	4b14      	ldr	r3, [pc, #80]	@ (80075d8 <HAL_InitTick+0x6c>)
 8007588:	781b      	ldrb	r3, [r3, #0]
 800758a:	4619      	mov	r1, r3
 800758c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8007590:	fbb3 f3f1 	udiv	r3, r3, r1
 8007594:	fbb2 f3f3 	udiv	r3, r2, r3
 8007598:	4618      	mov	r0, r3
 800759a:	f001 fa4a 	bl	8008a32 <HAL_SYSTICK_Config>
 800759e:	4603      	mov	r3, r0
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d10f      	bne.n	80075c4 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2b0f      	cmp	r3, #15
 80075a8:	d809      	bhi.n	80075be <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80075aa:	2200      	movs	r2, #0
 80075ac:	6879      	ldr	r1, [r7, #4]
 80075ae:	f04f 30ff 	mov.w	r0, #4294967295
 80075b2:	f001 fa08 	bl	80089c6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80075b6:	4a09      	ldr	r2, [pc, #36]	@ (80075dc <HAL_InitTick+0x70>)
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	6013      	str	r3, [r2, #0]
 80075bc:	e007      	b.n	80075ce <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 80075be:	2301      	movs	r3, #1
 80075c0:	73fb      	strb	r3, [r7, #15]
 80075c2:	e004      	b.n	80075ce <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 80075c4:	2301      	movs	r3, #1
 80075c6:	73fb      	strb	r3, [r7, #15]
 80075c8:	e001      	b.n	80075ce <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 80075ca:	2301      	movs	r3, #1
 80075cc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80075ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80075d0:	4618      	mov	r0, r3
 80075d2:	3710      	adds	r7, #16
 80075d4:	46bd      	mov	sp, r7
 80075d6:	bd80      	pop	{r7, pc}
 80075d8:	20000034 	.word	0x20000034
 80075dc:	20000030 	.word	0x20000030

080075e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80075e0:	b480      	push	{r7}
 80075e2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80075e4:	4b06      	ldr	r3, [pc, #24]	@ (8007600 <HAL_IncTick+0x20>)
 80075e6:	781b      	ldrb	r3, [r3, #0]
 80075e8:	461a      	mov	r2, r3
 80075ea:	4b06      	ldr	r3, [pc, #24]	@ (8007604 <HAL_IncTick+0x24>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	4413      	add	r3, r2
 80075f0:	4a04      	ldr	r2, [pc, #16]	@ (8007604 <HAL_IncTick+0x24>)
 80075f2:	6013      	str	r3, [r2, #0]
}
 80075f4:	bf00      	nop
 80075f6:	46bd      	mov	sp, r7
 80075f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fc:	4770      	bx	lr
 80075fe:	bf00      	nop
 8007600:	20000034 	.word	0x20000034
 8007604:	2000136c 	.word	0x2000136c

08007608 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007608:	b480      	push	{r7}
 800760a:	af00      	add	r7, sp, #0
  return uwTick;
 800760c:	4b03      	ldr	r3, [pc, #12]	@ (800761c <HAL_GetTick+0x14>)
 800760e:	681b      	ldr	r3, [r3, #0]
}
 8007610:	4618      	mov	r0, r3
 8007612:	46bd      	mov	sp, r7
 8007614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007618:	4770      	bx	lr
 800761a:	bf00      	nop
 800761c:	2000136c 	.word	0x2000136c

08007620 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8007620:	b480      	push	{r7}
 8007622:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8007624:	4b03      	ldr	r3, [pc, #12]	@ (8007634 <HAL_GetTickPrio+0x14>)
 8007626:	681b      	ldr	r3, [r3, #0]
}
 8007628:	4618      	mov	r0, r3
 800762a:	46bd      	mov	sp, r7
 800762c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007630:	4770      	bx	lr
 8007632:	bf00      	nop
 8007634:	20000030 	.word	0x20000030

08007638 <HAL_GetTickFreq>:
  * @brief Return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 8007638:	b480      	push	{r7}
 800763a:	af00      	add	r7, sp, #0
  return uwTickFreq;
 800763c:	4b03      	ldr	r3, [pc, #12]	@ (800764c <HAL_GetTickFreq+0x14>)
 800763e:	781b      	ldrb	r3, [r3, #0]
}
 8007640:	4618      	mov	r0, r3
 8007642:	46bd      	mov	sp, r7
 8007644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007648:	4770      	bx	lr
 800764a:	bf00      	nop
 800764c:	20000034 	.word	0x20000034

08007650 <LL_ADC_SetCommonClock>:
  *
  *         (*) Value available on all STM32 devices except: STM32W10xxx, STM32W15xxx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8007650:	b480      	push	{r7}
 8007652:	b083      	sub	sp, #12
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
 8007658:	6039      	str	r1, [r7, #0]
#if defined(ADC_SUPPORT_2_5_MSPS)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
#else
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	689b      	ldr	r3, [r3, #8]
 800765e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8007662:	683b      	ldr	r3, [r7, #0]
 8007664:	431a      	orrs	r2, r3
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	609a      	str	r2, [r3, #8]
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800766a:	bf00      	nop
 800766c:	370c      	adds	r7, #12
 800766e:	46bd      	mov	sp, r7
 8007670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007674:	4770      	bx	lr

08007676 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8007676:	b480      	push	{r7}
 8007678:	b083      	sub	sp, #12
 800767a:	af00      	add	r7, sp, #0
 800767c:	6078      	str	r0, [r7, #4]
 800767e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	689b      	ldr	r3, [r3, #8]
 8007684:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	431a      	orrs	r2, r3
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	609a      	str	r2, [r3, #8]
}
 8007690:	bf00      	nop
 8007692:	370c      	adds	r7, #12
 8007694:	46bd      	mov	sp, r7
 8007696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769a:	4770      	bx	lr

0800769c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800769c:	b480      	push	{r7}
 800769e:	b083      	sub	sp, #12
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	689b      	ldr	r3, [r3, #8]
 80076a8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80076ac:	4618      	mov	r0, r3
 80076ae:	370c      	adds	r7, #12
 80076b0:	46bd      	mov	sp, r7
 80076b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b6:	4770      	bx	lr

080076b8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80076b8:	b480      	push	{r7}
 80076ba:	b087      	sub	sp, #28
 80076bc:	af00      	add	r7, sp, #0
 80076be:	60f8      	str	r0, [r7, #12]
 80076c0:	60b9      	str	r1, [r7, #8]
 80076c2:	607a      	str	r2, [r7, #4]
 80076c4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	3360      	adds	r3, #96	@ 0x60
 80076ca:	461a      	mov	r2, r3
 80076cc:	68bb      	ldr	r3, [r7, #8]
 80076ce:	009b      	lsls	r3, r3, #2
 80076d0:	4413      	add	r3, r2
 80076d2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80076d4:	697b      	ldr	r3, [r7, #20]
 80076d6:	681a      	ldr	r2, [r3, #0]
 80076d8:	4b08      	ldr	r3, [pc, #32]	@ (80076fc <LL_ADC_SetOffset+0x44>)
 80076da:	4013      	ands	r3, r2
 80076dc:	687a      	ldr	r2, [r7, #4]
 80076de:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80076e2:	683a      	ldr	r2, [r7, #0]
 80076e4:	430a      	orrs	r2, r1
 80076e6:	4313      	orrs	r3, r2
 80076e8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80076ec:	697b      	ldr	r3, [r7, #20]
 80076ee:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80076f0:	bf00      	nop
 80076f2:	371c      	adds	r7, #28
 80076f4:	46bd      	mov	sp, r7
 80076f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fa:	4770      	bx	lr
 80076fc:	03fff000 	.word	0x03fff000

08007700 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8007700:	b480      	push	{r7}
 8007702:	b085      	sub	sp, #20
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
 8007708:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	3360      	adds	r3, #96	@ 0x60
 800770e:	461a      	mov	r2, r3
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	009b      	lsls	r3, r3, #2
 8007714:	4413      	add	r3, r2
 8007716:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8007720:	4618      	mov	r0, r3
 8007722:	3714      	adds	r7, #20
 8007724:	46bd      	mov	sp, r7
 8007726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772a:	4770      	bx	lr

0800772c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800772c:	b480      	push	{r7}
 800772e:	b087      	sub	sp, #28
 8007730:	af00      	add	r7, sp, #0
 8007732:	60f8      	str	r0, [r7, #12]
 8007734:	60b9      	str	r1, [r7, #8]
 8007736:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	3360      	adds	r3, #96	@ 0x60
 800773c:	461a      	mov	r2, r3
 800773e:	68bb      	ldr	r3, [r7, #8]
 8007740:	009b      	lsls	r3, r3, #2
 8007742:	4413      	add	r3, r2
 8007744:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007746:	697b      	ldr	r3, [r7, #20]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	431a      	orrs	r2, r3
 8007752:	697b      	ldr	r3, [r7, #20]
 8007754:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8007756:	bf00      	nop
 8007758:	371c      	adds	r7, #28
 800775a:	46bd      	mov	sp, r7
 800775c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007760:	4770      	bx	lr

08007762 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8007762:	b480      	push	{r7}
 8007764:	b083      	sub	sp, #12
 8007766:	af00      	add	r7, sp, #0
 8007768:	6078      	str	r0, [r7, #4]
#if defined(ADC_SUPPORT_2_5_MSPS)
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
#else
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	68db      	ldr	r3, [r3, #12]
 800776e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007772:	2b00      	cmp	r3, #0
 8007774:	d101      	bne.n	800777a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8007776:	2301      	movs	r3, #1
 8007778:	e000      	b.n	800777c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800777a:	2300      	movs	r3, #0
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800777c:	4618      	mov	r0, r3
 800777e:	370c      	adds	r7, #12
 8007780:	46bd      	mov	sp, r7
 8007782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007786:	4770      	bx	lr

08007788 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8007788:	b480      	push	{r7}
 800778a:	b087      	sub	sp, #28
 800778c:	af00      	add	r7, sp, #0
 800778e:	60f8      	str	r0, [r7, #12]
 8007790:	60b9      	str	r1, [r7, #8]
 8007792:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	3330      	adds	r3, #48	@ 0x30
 8007798:	461a      	mov	r2, r3
 800779a:	68bb      	ldr	r3, [r7, #8]
 800779c:	0a1b      	lsrs	r3, r3, #8
 800779e:	009b      	lsls	r3, r3, #2
 80077a0:	f003 030c 	and.w	r3, r3, #12
 80077a4:	4413      	add	r3, r2
 80077a6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80077a8:	697b      	ldr	r3, [r7, #20]
 80077aa:	681a      	ldr	r2, [r3, #0]
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	f003 031f 	and.w	r3, r3, #31
 80077b2:	211f      	movs	r1, #31
 80077b4:	fa01 f303 	lsl.w	r3, r1, r3
 80077b8:	43db      	mvns	r3, r3
 80077ba:	401a      	ands	r2, r3
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	0e9b      	lsrs	r3, r3, #26
 80077c0:	f003 011f 	and.w	r1, r3, #31
 80077c4:	68bb      	ldr	r3, [r7, #8]
 80077c6:	f003 031f 	and.w	r3, r3, #31
 80077ca:	fa01 f303 	lsl.w	r3, r1, r3
 80077ce:	431a      	orrs	r2, r3
 80077d0:	697b      	ldr	r3, [r7, #20]
 80077d2:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 80077d4:	bf00      	nop
 80077d6:	371c      	adds	r7, #28
 80077d8:	46bd      	mov	sp, r7
 80077da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077de:	4770      	bx	lr

080077e0 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80077e0:	b480      	push	{r7}
 80077e2:	b087      	sub	sp, #28
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	60f8      	str	r0, [r7, #12]
 80077e8:	60b9      	str	r1, [r7, #8]
 80077ea:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	3314      	adds	r3, #20
 80077f0:	461a      	mov	r2, r3
 80077f2:	68bb      	ldr	r3, [r7, #8]
 80077f4:	0e5b      	lsrs	r3, r3, #25
 80077f6:	009b      	lsls	r3, r3, #2
 80077f8:	f003 0304 	and.w	r3, r3, #4
 80077fc:	4413      	add	r3, r2
 80077fe:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007800:	697b      	ldr	r3, [r7, #20]
 8007802:	681a      	ldr	r2, [r3, #0]
 8007804:	68bb      	ldr	r3, [r7, #8]
 8007806:	0d1b      	lsrs	r3, r3, #20
 8007808:	f003 031f 	and.w	r3, r3, #31
 800780c:	2107      	movs	r1, #7
 800780e:	fa01 f303 	lsl.w	r3, r1, r3
 8007812:	43db      	mvns	r3, r3
 8007814:	401a      	ands	r2, r3
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	0d1b      	lsrs	r3, r3, #20
 800781a:	f003 031f 	and.w	r3, r3, #31
 800781e:	6879      	ldr	r1, [r7, #4]
 8007820:	fa01 f303 	lsl.w	r3, r1, r3
 8007824:	431a      	orrs	r2, r3
 8007826:	697b      	ldr	r3, [r7, #20]
 8007828:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800782a:	bf00      	nop
 800782c:	371c      	adds	r7, #28
 800782e:	46bd      	mov	sp, r7
 8007830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007834:	4770      	bx	lr
	...

08007838 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8007838:	b480      	push	{r7}
 800783a:	b085      	sub	sp, #20
 800783c:	af00      	add	r7, sp, #0
 800783e:	60f8      	str	r0, [r7, #12]
 8007840:	60b9      	str	r1, [r7, #8]
 8007842:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800784a:	68bb      	ldr	r3, [r7, #8]
 800784c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007850:	43db      	mvns	r3, r3
 8007852:	401a      	ands	r2, r3
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	f003 0318 	and.w	r3, r3, #24
 800785a:	4908      	ldr	r1, [pc, #32]	@ (800787c <LL_ADC_SetChannelSingleDiff+0x44>)
 800785c:	40d9      	lsrs	r1, r3
 800785e:	68bb      	ldr	r3, [r7, #8]
 8007860:	400b      	ands	r3, r1
 8007862:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007866:	431a      	orrs	r2, r3
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800786e:	bf00      	nop
 8007870:	3714      	adds	r7, #20
 8007872:	46bd      	mov	sp, r7
 8007874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007878:	4770      	bx	lr
 800787a:	bf00      	nop
 800787c:	0007ffff 	.word	0x0007ffff

08007880 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8007880:	b480      	push	{r7}
 8007882:	b083      	sub	sp, #12
 8007884:	af00      	add	r7, sp, #0
 8007886:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	689b      	ldr	r3, [r3, #8]
 800788c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8007890:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007894:	687a      	ldr	r2, [r7, #4]
 8007896:	6093      	str	r3, [r2, #8]
}
 8007898:	bf00      	nop
 800789a:	370c      	adds	r7, #12
 800789c:	46bd      	mov	sp, r7
 800789e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a2:	4770      	bx	lr

080078a4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80078a4:	b480      	push	{r7}
 80078a6:	b083      	sub	sp, #12
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	689b      	ldr	r3, [r3, #8]
 80078b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80078b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80078b8:	d101      	bne.n	80078be <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80078ba:	2301      	movs	r3, #1
 80078bc:	e000      	b.n	80078c0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80078be:	2300      	movs	r3, #0
}
 80078c0:	4618      	mov	r0, r3
 80078c2:	370c      	adds	r7, #12
 80078c4:	46bd      	mov	sp, r7
 80078c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ca:	4770      	bx	lr

080078cc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80078cc:	b480      	push	{r7}
 80078ce:	b083      	sub	sp, #12
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	689b      	ldr	r3, [r3, #8]
 80078d8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80078dc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80078e0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80078e8:	bf00      	nop
 80078ea:	370c      	adds	r7, #12
 80078ec:	46bd      	mov	sp, r7
 80078ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f2:	4770      	bx	lr

080078f4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80078f4:	b480      	push	{r7}
 80078f6:	b083      	sub	sp, #12
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	689b      	ldr	r3, [r3, #8]
 8007900:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007904:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007908:	d101      	bne.n	800790e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800790a:	2301      	movs	r3, #1
 800790c:	e000      	b.n	8007910 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800790e:	2300      	movs	r3, #0
}
 8007910:	4618      	mov	r0, r3
 8007912:	370c      	adds	r7, #12
 8007914:	46bd      	mov	sp, r7
 8007916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791a:	4770      	bx	lr

0800791c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800791c:	b480      	push	{r7}
 800791e:	b083      	sub	sp, #12
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	689b      	ldr	r3, [r3, #8]
 8007928:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800792c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007930:	f043 0201 	orr.w	r2, r3, #1
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8007938:	bf00      	nop
 800793a:	370c      	adds	r7, #12
 800793c:	46bd      	mov	sp, r7
 800793e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007942:	4770      	bx	lr

08007944 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8007944:	b480      	push	{r7}
 8007946:	b083      	sub	sp, #12
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	689b      	ldr	r3, [r3, #8]
 8007950:	f003 0301 	and.w	r3, r3, #1
 8007954:	2b01      	cmp	r3, #1
 8007956:	d101      	bne.n	800795c <LL_ADC_IsEnabled+0x18>
 8007958:	2301      	movs	r3, #1
 800795a:	e000      	b.n	800795e <LL_ADC_IsEnabled+0x1a>
 800795c:	2300      	movs	r3, #0
}
 800795e:	4618      	mov	r0, r3
 8007960:	370c      	adds	r7, #12
 8007962:	46bd      	mov	sp, r7
 8007964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007968:	4770      	bx	lr

0800796a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800796a:	b480      	push	{r7}
 800796c:	b083      	sub	sp, #12
 800796e:	af00      	add	r7, sp, #0
 8007970:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	689b      	ldr	r3, [r3, #8]
 8007976:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800797a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800797e:	f043 0204 	orr.w	r2, r3, #4
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8007986:	bf00      	nop
 8007988:	370c      	adds	r7, #12
 800798a:	46bd      	mov	sp, r7
 800798c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007990:	4770      	bx	lr

08007992 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8007992:	b480      	push	{r7}
 8007994:	b083      	sub	sp, #12
 8007996:	af00      	add	r7, sp, #0
 8007998:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	689b      	ldr	r3, [r3, #8]
 800799e:	f003 0304 	and.w	r3, r3, #4
 80079a2:	2b04      	cmp	r3, #4
 80079a4:	d101      	bne.n	80079aa <LL_ADC_REG_IsConversionOngoing+0x18>
 80079a6:	2301      	movs	r3, #1
 80079a8:	e000      	b.n	80079ac <LL_ADC_REG_IsConversionOngoing+0x1a>
 80079aa:	2300      	movs	r3, #0
}
 80079ac:	4618      	mov	r0, r3
 80079ae:	370c      	adds	r7, #12
 80079b0:	46bd      	mov	sp, r7
 80079b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b6:	4770      	bx	lr

080079b8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80079b8:	b480      	push	{r7}
 80079ba:	b083      	sub	sp, #12
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	689b      	ldr	r3, [r3, #8]
 80079c4:	f003 0308 	and.w	r3, r3, #8
 80079c8:	2b08      	cmp	r3, #8
 80079ca:	d101      	bne.n	80079d0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80079cc:	2301      	movs	r3, #1
 80079ce:	e000      	b.n	80079d2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80079d0:	2300      	movs	r3, #0
}
 80079d2:	4618      	mov	r0, r3
 80079d4:	370c      	adds	r7, #12
 80079d6:	46bd      	mov	sp, r7
 80079d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079dc:	4770      	bx	lr
	...

080079e0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b088      	sub	sp, #32
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80079e8:	2300      	movs	r3, #0
 80079ea:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR = 0UL;
 80079ec:	2300      	movs	r3, #0
 80079ee:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80079f0:	2300      	movs	r3, #0
 80079f2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Check ADC handle */
  if (hadc == NULL)
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d101      	bne.n	80079fe <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80079fa:	2301      	movs	r3, #1
 80079fc:	e12e      	b.n	8007c5c <HAL_ADC_Init+0x27c>
    }
  }
#else
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	691b      	ldr	r3, [r3, #16]
 8007a02:	2b00      	cmp	r3, #0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d109      	bne.n	8007a20 <HAL_ADC_Init+0x40>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007a0c:	6878      	ldr	r0, [r7, #4]
 8007a0e:	f7f9 fd1f 	bl	8001450 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	2200      	movs	r2, #0
 8007a16:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	4618      	mov	r0, r3
 8007a26:	f7ff ff3d 	bl	80078a4 <LL_ADC_IsDeepPowerDownEnabled>
 8007a2a:	4603      	mov	r3, r0
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d004      	beq.n	8007a3a <HAL_ADC_Init+0x5a>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	4618      	mov	r0, r3
 8007a36:	f7ff ff23 	bl	8007880 <LL_ADC_DisableDeepPowerDown>
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	4618      	mov	r0, r3
 8007a40:	f7ff ff58 	bl	80078f4 <LL_ADC_IsInternalRegulatorEnabled>
 8007a44:	4603      	mov	r3, r0
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d115      	bne.n	8007a76 <HAL_ADC_Init+0x96>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	4618      	mov	r0, r3
 8007a50:	f7ff ff3c 	bl	80078cc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007a54:	4b83      	ldr	r3, [pc, #524]	@ (8007c64 <HAL_ADC_Init+0x284>)
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	099b      	lsrs	r3, r3, #6
 8007a5a:	4a83      	ldr	r2, [pc, #524]	@ (8007c68 <HAL_ADC_Init+0x288>)
 8007a5c:	fba2 2303 	umull	r2, r3, r2, r3
 8007a60:	099b      	lsrs	r3, r3, #6
 8007a62:	3301      	adds	r3, #1
 8007a64:	005b      	lsls	r3, r3, #1
 8007a66:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8007a68:	e002      	b.n	8007a70 <HAL_ADC_Init+0x90>
    {
      wait_loop_index--;
 8007a6a:	68bb      	ldr	r3, [r7, #8]
 8007a6c:	3b01      	subs	r3, #1
 8007a6e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8007a70:	68bb      	ldr	r3, [r7, #8]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d1f9      	bne.n	8007a6a <HAL_ADC_Init+0x8a>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	f7ff ff3a 	bl	80078f4 <LL_ADC_IsInternalRegulatorEnabled>
 8007a80:	4603      	mov	r3, r0
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d10d      	bne.n	8007aa2 <HAL_ADC_Init+0xc2>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a8a:	f043 0210 	orr.w	r2, r3, #16
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a96:	f043 0201 	orr.w	r2, r3, #1
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8007a9e:	2301      	movs	r3, #1
 8007aa0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	f7ff ff73 	bl	8007992 <LL_ADC_REG_IsConversionOngoing>
 8007aac:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ab2:	f003 0310 	and.w	r3, r3, #16
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	f040 80c7 	bne.w	8007c4a <HAL_ADC_Init+0x26a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8007abc:	697b      	ldr	r3, [r7, #20]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	f040 80c3 	bne.w	8007c4a <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ac8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8007acc:	f043 0202 	orr.w	r2, r3, #2
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	4618      	mov	r0, r3
 8007ada:	f7ff ff33 	bl	8007944 <LL_ADC_IsEnabled>
 8007ade:	4603      	mov	r3, r0
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d10b      	bne.n	8007afc <HAL_ADC_Init+0x11c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007ae4:	4861      	ldr	r0, [pc, #388]	@ (8007c6c <HAL_ADC_Init+0x28c>)
 8007ae6:	f7ff ff2d 	bl	8007944 <LL_ADC_IsEnabled>
 8007aea:	4603      	mov	r3, r0
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d105      	bne.n	8007afc <HAL_ADC_Init+0x11c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	685b      	ldr	r3, [r3, #4]
 8007af4:	4619      	mov	r1, r3
 8007af6:	485e      	ldr	r0, [pc, #376]	@ (8007c70 <HAL_ADC_Init+0x290>)
 8007af8:	f7ff fdaa 	bl	8007650 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	7e5b      	ldrb	r3, [r3, #25]
 8007b00:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007b06:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8007b0c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8007b12:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007b1a:	041b      	lsls	r3, r3, #16
                hadc->Init.Resolution                                                  |
 8007b1c:	4313      	orrs	r3, r2
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007b1e:	69ba      	ldr	r2, [r7, #24]
 8007b20:	4313      	orrs	r3, r2
 8007b22:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007b2a:	2b01      	cmp	r3, #1
 8007b2c:	d106      	bne.n	8007b3c <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b32:	3b01      	subs	r3, #1
 8007b34:	045b      	lsls	r3, r3, #17
 8007b36:	69ba      	ldr	r2, [r7, #24]
 8007b38:	4313      	orrs	r3, r2
 8007b3a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d009      	beq.n	8007b58 <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b48:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b50:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007b52:	69ba      	ldr	r2, [r7, #24]
 8007b54:	4313      	orrs	r3, r2
 8007b56:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	68da      	ldr	r2, [r3, #12]
 8007b5e:	4b45      	ldr	r3, [pc, #276]	@ (8007c74 <HAL_ADC_Init+0x294>)
 8007b60:	4013      	ands	r3, r2
 8007b62:	687a      	ldr	r2, [r7, #4]
 8007b64:	6812      	ldr	r2, [r2, #0]
 8007b66:	69b9      	ldr	r1, [r7, #24]
 8007b68:	430b      	orrs	r3, r1
 8007b6a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	4618      	mov	r0, r3
 8007b72:	f7ff ff0e 	bl	8007992 <LL_ADC_REG_IsConversionOngoing>
 8007b76:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	f7ff ff1b 	bl	80079b8 <LL_ADC_INJ_IsConversionOngoing>
 8007b82:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007b84:	693b      	ldr	r3, [r7, #16]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d13d      	bne.n	8007c06 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d13a      	bne.n	8007c06 <HAL_ADC_Init+0x226>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8007b94:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007b9c:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8007b9e:	4313      	orrs	r3, r2
 8007ba0:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	68db      	ldr	r3, [r3, #12]
 8007ba8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007bac:	f023 0302 	bic.w	r3, r3, #2
 8007bb0:	687a      	ldr	r2, [r7, #4]
 8007bb2:	6812      	ldr	r2, [r2, #0]
 8007bb4:	69b9      	ldr	r1, [r7, #24]
 8007bb6:	430b      	orrs	r3, r1
 8007bb8:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007bc0:	2b01      	cmp	r3, #1
 8007bc2:	d118      	bne.n	8007bf6 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	691b      	ldr	r3, [r3, #16]
 8007bca:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8007bce:	f023 0304 	bic.w	r3, r3, #4
 8007bd2:	687a      	ldr	r2, [r7, #4]
 8007bd4:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8007bd6:	687a      	ldr	r2, [r7, #4]
 8007bd8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8007bda:	4311      	orrs	r1, r2
 8007bdc:	687a      	ldr	r2, [r7, #4]
 8007bde:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8007be0:	4311      	orrs	r1, r2
 8007be2:	687a      	ldr	r2, [r7, #4]
 8007be4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007be6:	430a      	orrs	r2, r1
 8007be8:	431a      	orrs	r2, r3
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f042 0201 	orr.w	r2, r2, #1
 8007bf2:	611a      	str	r2, [r3, #16]
 8007bf4:	e007      	b.n	8007c06 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	691a      	ldr	r2, [r3, #16]
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f022 0201 	bic.w	r2, r2, #1
 8007c04:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	691b      	ldr	r3, [r3, #16]
 8007c0a:	2b01      	cmp	r3, #1
 8007c0c:	d10c      	bne.n	8007c28 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c14:	f023 010f 	bic.w	r1, r3, #15
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	69db      	ldr	r3, [r3, #28]
 8007c1c:	1e5a      	subs	r2, r3, #1
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	430a      	orrs	r2, r1
 8007c24:	631a      	str	r2, [r3, #48]	@ 0x30
 8007c26:	e007      	b.n	8007c38 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f022 020f 	bic.w	r2, r2, #15
 8007c36:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c3c:	f023 0303 	bic.w	r3, r3, #3
 8007c40:	f043 0201 	orr.w	r2, r3, #1
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	655a      	str	r2, [r3, #84]	@ 0x54
 8007c48:	e007      	b.n	8007c5a <HAL_ADC_Init+0x27a>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c4e:	f043 0210 	orr.w	r2, r3, #16
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8007c56:	2301      	movs	r3, #1
 8007c58:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8007c5a:	7ffb      	ldrb	r3, [r7, #31]
}
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	3720      	adds	r7, #32
 8007c60:	46bd      	mov	sp, r7
 8007c62:	bd80      	pop	{r7, pc}
 8007c64:	2000002c 	.word	0x2000002c
 8007c68:	053e2d63 	.word	0x053e2d63
 8007c6c:	50040000 	.word	0x50040000
 8007c70:	50040300 	.word	0x50040300
 8007c74:	fff0c007 	.word	0xfff0c007

08007c78 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b086      	sub	sp, #24
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	60f8      	str	r0, [r7, #12]
 8007c80:	60b9      	str	r1, [r7, #8]
 8007c82:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	4618      	mov	r0, r3
 8007c8a:	f7ff fe82 	bl	8007992 <LL_ADC_REG_IsConversionOngoing>
 8007c8e:	4603      	mov	r3, r0
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d167      	bne.n	8007d64 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007c9a:	2b01      	cmp	r3, #1
 8007c9c:	d101      	bne.n	8007ca2 <HAL_ADC_Start_DMA+0x2a>
 8007c9e:	2302      	movs	r3, #2
 8007ca0:	e063      	b.n	8007d6a <HAL_ADC_Start_DMA+0xf2>
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	2201      	movs	r2, #1
 8007ca6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8007caa:	68f8      	ldr	r0, [r7, #12]
 8007cac:	f000 fc42 	bl	8008534 <ADC_Enable>
 8007cb0:	4603      	mov	r3, r0
 8007cb2:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8007cb4:	7dfb      	ldrb	r3, [r7, #23]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d14f      	bne.n	8007d5a <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007cbe:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007cc2:	f023 0301 	bic.w	r3, r3, #1
 8007cc6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	655a      	str	r2, [r3, #84]	@ 0x54
#if defined(ADC_SUPPORT_2_5_MSPS)
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
#else
        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007cd2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d006      	beq.n	8007ce8 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007cde:	f023 0206 	bic.w	r2, r3, #6
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	659a      	str	r2, [r3, #88]	@ 0x58
 8007ce6:	e002      	b.n	8007cee <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	2200      	movs	r2, #0
 8007cec:	659a      	str	r2, [r3, #88]	@ 0x58
        }
#endif /* ADC_SUPPORT_2_5_MSPS */

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007cf2:	4a20      	ldr	r2, [pc, #128]	@ (8007d74 <HAL_ADC_Start_DMA+0xfc>)
 8007cf4:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007cfa:	4a1f      	ldr	r2, [pc, #124]	@ (8007d78 <HAL_ADC_Start_DMA+0x100>)
 8007cfc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d02:	4a1e      	ldr	r2, [pc, #120]	@ (8007d7c <HAL_ADC_Start_DMA+0x104>)
 8007d04:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	221c      	movs	r2, #28
 8007d0c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	2200      	movs	r2, #0
 8007d12:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	685a      	ldr	r2, [r3, #4]
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f042 0210 	orr.w	r2, r2, #16
 8007d24:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
#if  defined(ADC_SUPPORT_2_5_MSPS)
        SET_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN);
#else
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	68da      	ldr	r2, [r3, #12]
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f042 0201 	orr.w	r2, r2, #1
 8007d34:	60da      	str	r2, [r3, #12]
#endif /* ADC_SUPPORT_2_5_MSPS */

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	3340      	adds	r3, #64	@ 0x40
 8007d40:	4619      	mov	r1, r3
 8007d42:	68ba      	ldr	r2, [r7, #8]
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	f000 ff45 	bl	8008bd4 <HAL_DMA_Start_IT>
 8007d4a:	4603      	mov	r3, r0
 8007d4c:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	4618      	mov	r0, r3
 8007d54:	f7ff fe09 	bl	800796a <LL_ADC_REG_StartConversion>
 8007d58:	e006      	b.n	8007d68 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8007d62:	e001      	b.n	8007d68 <HAL_ADC_Start_DMA+0xf0>
      }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8007d64:	2302      	movs	r3, #2
 8007d66:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8007d68:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	3718      	adds	r7, #24
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	bd80      	pop	{r7, pc}
 8007d72:	bf00      	nop
 8007d74:	08008629 	.word	0x08008629
 8007d78:	08008701 	.word	0x08008701
 8007d7c:	0800871d 	.word	0x0800871d

08007d80 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8007d80:	b480      	push	{r7}
 8007d82:	b083      	sub	sp, #12
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8007d88:	bf00      	nop
 8007d8a:	370c      	adds	r7, #12
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d92:	4770      	bx	lr

08007d94 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8007d94:	b480      	push	{r7}
 8007d96:	b083      	sub	sp, #12
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8007d9c:	bf00      	nop
 8007d9e:	370c      	adds	r7, #12
 8007da0:	46bd      	mov	sp, r7
 8007da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da6:	4770      	bx	lr

08007da8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b0b6      	sub	sp, #216	@ 0xd8
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
 8007db0:	6039      	str	r1, [r7, #0]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007db2:	2300      	movs	r3, #0
 8007db4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8007db8:	2300      	movs	r3, #0
 8007dba:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007dc2:	2b01      	cmp	r3, #1
 8007dc4:	d101      	bne.n	8007dca <HAL_ADC_ConfigChannel+0x22>
 8007dc6:	2302      	movs	r3, #2
 8007dc8:	e39f      	b.n	800850a <HAL_ADC_ConfigChannel+0x762>
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	2201      	movs	r2, #1
 8007dce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	f7ff fddb 	bl	8007992 <LL_ADC_REG_IsConversionOngoing>
 8007ddc:	4603      	mov	r3, r0
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	f040 8384 	bne.w	80084ec <HAL_ADC_ConfigChannel+0x744>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	6818      	ldr	r0, [r3, #0]
 8007de8:	683b      	ldr	r3, [r7, #0]
 8007dea:	6859      	ldr	r1, [r3, #4]
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	461a      	mov	r2, r3
 8007df2:	f7ff fcc9 	bl	8007788 <LL_ADC_REG_SetSequencerRanks>
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
#else
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	f7ff fdc9 	bl	8007992 <LL_ADC_REG_IsConversionOngoing>
 8007e00:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	4618      	mov	r0, r3
 8007e0a:	f7ff fdd5 	bl	80079b8 <LL_ADC_INJ_IsConversionOngoing>
 8007e0e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007e12:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	f040 81a6 	bne.w	8008168 <HAL_ADC_ConfigChannel+0x3c0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007e1c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	f040 81a1 	bne.w	8008168 <HAL_ADC_ConfigChannel+0x3c0>
       )
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6818      	ldr	r0, [r3, #0]
 8007e2a:	683b      	ldr	r3, [r7, #0]
 8007e2c:	6819      	ldr	r1, [r3, #0]
 8007e2e:	683b      	ldr	r3, [r7, #0]
 8007e30:	689b      	ldr	r3, [r3, #8]
 8007e32:	461a      	mov	r2, r3
 8007e34:	f7ff fcd4 	bl	80077e0 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8007e38:	683b      	ldr	r3, [r7, #0]
 8007e3a:	695a      	ldr	r2, [r3, #20]
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	68db      	ldr	r3, [r3, #12]
 8007e42:	08db      	lsrs	r3, r3, #3
 8007e44:	f003 0303 	and.w	r3, r3, #3
 8007e48:	005b      	lsls	r3, r3, #1
 8007e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8007e4e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8007e52:	683b      	ldr	r3, [r7, #0]
 8007e54:	691b      	ldr	r3, [r3, #16]
 8007e56:	2b04      	cmp	r3, #4
 8007e58:	d00a      	beq.n	8007e70 <HAL_ADC_ConfigChannel+0xc8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6818      	ldr	r0, [r3, #0]
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	6919      	ldr	r1, [r3, #16]
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	681a      	ldr	r2, [r3, #0]
 8007e66:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007e6a:	f7ff fc25 	bl	80076b8 <LL_ADC_SetOffset>
 8007e6e:	e17b      	b.n	8008168 <HAL_ADC_ConfigChannel+0x3c0>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	2100      	movs	r1, #0
 8007e76:	4618      	mov	r0, r3
 8007e78:	f7ff fc42 	bl	8007700 <LL_ADC_GetOffsetChannel>
 8007e7c:	4603      	mov	r3, r0
 8007e7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d10a      	bne.n	8007e9c <HAL_ADC_ConfigChannel+0xf4>
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	2100      	movs	r1, #0
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	f7ff fc37 	bl	8007700 <LL_ADC_GetOffsetChannel>
 8007e92:	4603      	mov	r3, r0
 8007e94:	0e9b      	lsrs	r3, r3, #26
 8007e96:	f003 021f 	and.w	r2, r3, #31
 8007e9a:	e01e      	b.n	8007eda <HAL_ADC_ConfigChannel+0x132>
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	2100      	movs	r1, #0
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	f7ff fc2c 	bl	8007700 <LL_ADC_GetOffsetChannel>
 8007ea8:	4603      	mov	r3, r0
 8007eaa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007eae:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8007eb2:	fa93 f3a3 	rbit	r3, r3
 8007eb6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8007eba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007ebe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8007ec2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d101      	bne.n	8007ece <HAL_ADC_ConfigChannel+0x126>
  {
    return 32U;
 8007eca:	2320      	movs	r3, #32
 8007ecc:	e004      	b.n	8007ed8 <HAL_ADC_ConfigChannel+0x130>
  }
  return __builtin_clz(value);
 8007ece:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007ed2:	fab3 f383 	clz	r3, r3
 8007ed6:	b2db      	uxtb	r3, r3
 8007ed8:	461a      	mov	r2, r3
 8007eda:	683b      	ldr	r3, [r7, #0]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d105      	bne.n	8007ef2 <HAL_ADC_ConfigChannel+0x14a>
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	0e9b      	lsrs	r3, r3, #26
 8007eec:	f003 031f 	and.w	r3, r3, #31
 8007ef0:	e018      	b.n	8007f24 <HAL_ADC_ConfigChannel+0x17c>
 8007ef2:	683b      	ldr	r3, [r7, #0]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007efa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007efe:	fa93 f3a3 	rbit	r3, r3
 8007f02:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8007f06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f0a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8007f0e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d101      	bne.n	8007f1a <HAL_ADC_ConfigChannel+0x172>
    return 32U;
 8007f16:	2320      	movs	r3, #32
 8007f18:	e004      	b.n	8007f24 <HAL_ADC_ConfigChannel+0x17c>
  return __builtin_clz(value);
 8007f1a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007f1e:	fab3 f383 	clz	r3, r3
 8007f22:	b2db      	uxtb	r3, r3
 8007f24:	429a      	cmp	r2, r3
 8007f26:	d106      	bne.n	8007f36 <HAL_ADC_ConfigChannel+0x18e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	2200      	movs	r2, #0
 8007f2e:	2100      	movs	r1, #0
 8007f30:	4618      	mov	r0, r3
 8007f32:	f7ff fbfb 	bl	800772c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	2101      	movs	r1, #1
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	f7ff fbdf 	bl	8007700 <LL_ADC_GetOffsetChannel>
 8007f42:	4603      	mov	r3, r0
 8007f44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d10a      	bne.n	8007f62 <HAL_ADC_ConfigChannel+0x1ba>
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	2101      	movs	r1, #1
 8007f52:	4618      	mov	r0, r3
 8007f54:	f7ff fbd4 	bl	8007700 <LL_ADC_GetOffsetChannel>
 8007f58:	4603      	mov	r3, r0
 8007f5a:	0e9b      	lsrs	r3, r3, #26
 8007f5c:	f003 021f 	and.w	r2, r3, #31
 8007f60:	e01e      	b.n	8007fa0 <HAL_ADC_ConfigChannel+0x1f8>
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	2101      	movs	r1, #1
 8007f68:	4618      	mov	r0, r3
 8007f6a:	f7ff fbc9 	bl	8007700 <LL_ADC_GetOffsetChannel>
 8007f6e:	4603      	mov	r3, r0
 8007f70:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f74:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007f78:	fa93 f3a3 	rbit	r3, r3
 8007f7c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8007f80:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007f84:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8007f88:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d101      	bne.n	8007f94 <HAL_ADC_ConfigChannel+0x1ec>
    return 32U;
 8007f90:	2320      	movs	r3, #32
 8007f92:	e004      	b.n	8007f9e <HAL_ADC_ConfigChannel+0x1f6>
  return __builtin_clz(value);
 8007f94:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007f98:	fab3 f383 	clz	r3, r3
 8007f9c:	b2db      	uxtb	r3, r3
 8007f9e:	461a      	mov	r2, r3
 8007fa0:	683b      	ldr	r3, [r7, #0]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d105      	bne.n	8007fb8 <HAL_ADC_ConfigChannel+0x210>
 8007fac:	683b      	ldr	r3, [r7, #0]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	0e9b      	lsrs	r3, r3, #26
 8007fb2:	f003 031f 	and.w	r3, r3, #31
 8007fb6:	e018      	b.n	8007fea <HAL_ADC_ConfigChannel+0x242>
 8007fb8:	683b      	ldr	r3, [r7, #0]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007fc0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007fc4:	fa93 f3a3 	rbit	r3, r3
 8007fc8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8007fcc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007fd0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8007fd4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d101      	bne.n	8007fe0 <HAL_ADC_ConfigChannel+0x238>
    return 32U;
 8007fdc:	2320      	movs	r3, #32
 8007fde:	e004      	b.n	8007fea <HAL_ADC_ConfigChannel+0x242>
  return __builtin_clz(value);
 8007fe0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007fe4:	fab3 f383 	clz	r3, r3
 8007fe8:	b2db      	uxtb	r3, r3
 8007fea:	429a      	cmp	r2, r3
 8007fec:	d106      	bne.n	8007ffc <HAL_ADC_ConfigChannel+0x254>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	2101      	movs	r1, #1
 8007ff6:	4618      	mov	r0, r3
 8007ff8:	f7ff fb98 	bl	800772c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	2102      	movs	r1, #2
 8008002:	4618      	mov	r0, r3
 8008004:	f7ff fb7c 	bl	8007700 <LL_ADC_GetOffsetChannel>
 8008008:	4603      	mov	r3, r0
 800800a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800800e:	2b00      	cmp	r3, #0
 8008010:	d10a      	bne.n	8008028 <HAL_ADC_ConfigChannel+0x280>
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	2102      	movs	r1, #2
 8008018:	4618      	mov	r0, r3
 800801a:	f7ff fb71 	bl	8007700 <LL_ADC_GetOffsetChannel>
 800801e:	4603      	mov	r3, r0
 8008020:	0e9b      	lsrs	r3, r3, #26
 8008022:	f003 021f 	and.w	r2, r3, #31
 8008026:	e01e      	b.n	8008066 <HAL_ADC_ConfigChannel+0x2be>
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	2102      	movs	r1, #2
 800802e:	4618      	mov	r0, r3
 8008030:	f7ff fb66 	bl	8007700 <LL_ADC_GetOffsetChannel>
 8008034:	4603      	mov	r3, r0
 8008036:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800803a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800803e:	fa93 f3a3 	rbit	r3, r3
 8008042:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8008046:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800804a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800804e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008052:	2b00      	cmp	r3, #0
 8008054:	d101      	bne.n	800805a <HAL_ADC_ConfigChannel+0x2b2>
    return 32U;
 8008056:	2320      	movs	r3, #32
 8008058:	e004      	b.n	8008064 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 800805a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800805e:	fab3 f383 	clz	r3, r3
 8008062:	b2db      	uxtb	r3, r3
 8008064:	461a      	mov	r2, r3
 8008066:	683b      	ldr	r3, [r7, #0]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800806e:	2b00      	cmp	r3, #0
 8008070:	d105      	bne.n	800807e <HAL_ADC_ConfigChannel+0x2d6>
 8008072:	683b      	ldr	r3, [r7, #0]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	0e9b      	lsrs	r3, r3, #26
 8008078:	f003 031f 	and.w	r3, r3, #31
 800807c:	e016      	b.n	80080ac <HAL_ADC_ConfigChannel+0x304>
 800807e:	683b      	ldr	r3, [r7, #0]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008086:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800808a:	fa93 f3a3 	rbit	r3, r3
 800808e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8008090:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008092:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8008096:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800809a:	2b00      	cmp	r3, #0
 800809c:	d101      	bne.n	80080a2 <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 800809e:	2320      	movs	r3, #32
 80080a0:	e004      	b.n	80080ac <HAL_ADC_ConfigChannel+0x304>
  return __builtin_clz(value);
 80080a2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80080a6:	fab3 f383 	clz	r3, r3
 80080aa:	b2db      	uxtb	r3, r3
 80080ac:	429a      	cmp	r2, r3
 80080ae:	d106      	bne.n	80080be <HAL_ADC_ConfigChannel+0x316>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	2200      	movs	r2, #0
 80080b6:	2102      	movs	r1, #2
 80080b8:	4618      	mov	r0, r3
 80080ba:	f7ff fb37 	bl	800772c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	2103      	movs	r1, #3
 80080c4:	4618      	mov	r0, r3
 80080c6:	f7ff fb1b 	bl	8007700 <LL_ADC_GetOffsetChannel>
 80080ca:	4603      	mov	r3, r0
 80080cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d10a      	bne.n	80080ea <HAL_ADC_ConfigChannel+0x342>
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	2103      	movs	r1, #3
 80080da:	4618      	mov	r0, r3
 80080dc:	f7ff fb10 	bl	8007700 <LL_ADC_GetOffsetChannel>
 80080e0:	4603      	mov	r3, r0
 80080e2:	0e9b      	lsrs	r3, r3, #26
 80080e4:	f003 021f 	and.w	r2, r3, #31
 80080e8:	e017      	b.n	800811a <HAL_ADC_ConfigChannel+0x372>
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	2103      	movs	r1, #3
 80080f0:	4618      	mov	r0, r3
 80080f2:	f7ff fb05 	bl	8007700 <LL_ADC_GetOffsetChannel>
 80080f6:	4603      	mov	r3, r0
 80080f8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80080fa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80080fc:	fa93 f3a3 	rbit	r3, r3
 8008100:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8008102:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008104:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8008106:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008108:	2b00      	cmp	r3, #0
 800810a:	d101      	bne.n	8008110 <HAL_ADC_ConfigChannel+0x368>
    return 32U;
 800810c:	2320      	movs	r3, #32
 800810e:	e003      	b.n	8008118 <HAL_ADC_ConfigChannel+0x370>
  return __builtin_clz(value);
 8008110:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008112:	fab3 f383 	clz	r3, r3
 8008116:	b2db      	uxtb	r3, r3
 8008118:	461a      	mov	r2, r3
 800811a:	683b      	ldr	r3, [r7, #0]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008122:	2b00      	cmp	r3, #0
 8008124:	d105      	bne.n	8008132 <HAL_ADC_ConfigChannel+0x38a>
 8008126:	683b      	ldr	r3, [r7, #0]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	0e9b      	lsrs	r3, r3, #26
 800812c:	f003 031f 	and.w	r3, r3, #31
 8008130:	e011      	b.n	8008156 <HAL_ADC_ConfigChannel+0x3ae>
 8008132:	683b      	ldr	r3, [r7, #0]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008138:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800813a:	fa93 f3a3 	rbit	r3, r3
 800813e:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8008140:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008142:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8008144:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008146:	2b00      	cmp	r3, #0
 8008148:	d101      	bne.n	800814e <HAL_ADC_ConfigChannel+0x3a6>
    return 32U;
 800814a:	2320      	movs	r3, #32
 800814c:	e003      	b.n	8008156 <HAL_ADC_ConfigChannel+0x3ae>
  return __builtin_clz(value);
 800814e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008150:	fab3 f383 	clz	r3, r3
 8008154:	b2db      	uxtb	r3, r3
 8008156:	429a      	cmp	r2, r3
 8008158:	d106      	bne.n	8008168 <HAL_ADC_ConfigChannel+0x3c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	2200      	movs	r2, #0
 8008160:	2103      	movs	r1, #3
 8008162:	4618      	mov	r0, r3
 8008164:	f7ff fae2 	bl	800772c <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	4618      	mov	r0, r3
 800816e:	f7ff fbe9 	bl	8007944 <LL_ADC_IsEnabled>
 8008172:	4603      	mov	r3, r0
 8008174:	2b00      	cmp	r3, #0
 8008176:	f040 81c2 	bne.w	80084fe <HAL_ADC_ConfigChannel+0x756>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6818      	ldr	r0, [r3, #0]
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	6819      	ldr	r1, [r3, #0]
 8008182:	683b      	ldr	r3, [r7, #0]
 8008184:	68db      	ldr	r3, [r3, #12]
 8008186:	461a      	mov	r2, r3
 8008188:	f7ff fb56 	bl	8007838 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800818c:	683b      	ldr	r3, [r7, #0]
 800818e:	68db      	ldr	r3, [r3, #12]
 8008190:	4a8e      	ldr	r2, [pc, #568]	@ (80083cc <HAL_ADC_ConfigChannel+0x624>)
 8008192:	4293      	cmp	r3, r2
 8008194:	f040 8130 	bne.w	80083f8 <HAL_ADC_ConfigChannel+0x650>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800819c:	683b      	ldr	r3, [r7, #0]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d10b      	bne.n	80081c0 <HAL_ADC_ConfigChannel+0x418>
 80081a8:	683b      	ldr	r3, [r7, #0]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	0e9b      	lsrs	r3, r3, #26
 80081ae:	3301      	adds	r3, #1
 80081b0:	f003 031f 	and.w	r3, r3, #31
 80081b4:	2b09      	cmp	r3, #9
 80081b6:	bf94      	ite	ls
 80081b8:	2301      	movls	r3, #1
 80081ba:	2300      	movhi	r3, #0
 80081bc:	b2db      	uxtb	r3, r3
 80081be:	e019      	b.n	80081f4 <HAL_ADC_ConfigChannel+0x44c>
 80081c0:	683b      	ldr	r3, [r7, #0]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80081c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80081c8:	fa93 f3a3 	rbit	r3, r3
 80081cc:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80081ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80081d0:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80081d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d101      	bne.n	80081dc <HAL_ADC_ConfigChannel+0x434>
    return 32U;
 80081d8:	2320      	movs	r3, #32
 80081da:	e003      	b.n	80081e4 <HAL_ADC_ConfigChannel+0x43c>
  return __builtin_clz(value);
 80081dc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80081de:	fab3 f383 	clz	r3, r3
 80081e2:	b2db      	uxtb	r3, r3
 80081e4:	3301      	adds	r3, #1
 80081e6:	f003 031f 	and.w	r3, r3, #31
 80081ea:	2b09      	cmp	r3, #9
 80081ec:	bf94      	ite	ls
 80081ee:	2301      	movls	r3, #1
 80081f0:	2300      	movhi	r3, #0
 80081f2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d079      	beq.n	80082ec <HAL_ADC_ConfigChannel+0x544>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008200:	2b00      	cmp	r3, #0
 8008202:	d107      	bne.n	8008214 <HAL_ADC_ConfigChannel+0x46c>
 8008204:	683b      	ldr	r3, [r7, #0]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	0e9b      	lsrs	r3, r3, #26
 800820a:	3301      	adds	r3, #1
 800820c:	069b      	lsls	r3, r3, #26
 800820e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008212:	e015      	b.n	8008240 <HAL_ADC_ConfigChannel+0x498>
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800821a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800821c:	fa93 f3a3 	rbit	r3, r3
 8008220:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8008222:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008224:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8008226:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008228:	2b00      	cmp	r3, #0
 800822a:	d101      	bne.n	8008230 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 800822c:	2320      	movs	r3, #32
 800822e:	e003      	b.n	8008238 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8008230:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008232:	fab3 f383 	clz	r3, r3
 8008236:	b2db      	uxtb	r3, r3
 8008238:	3301      	adds	r3, #1
 800823a:	069b      	lsls	r3, r3, #26
 800823c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008240:	683b      	ldr	r3, [r7, #0]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008248:	2b00      	cmp	r3, #0
 800824a:	d109      	bne.n	8008260 <HAL_ADC_ConfigChannel+0x4b8>
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	0e9b      	lsrs	r3, r3, #26
 8008252:	3301      	adds	r3, #1
 8008254:	f003 031f 	and.w	r3, r3, #31
 8008258:	2101      	movs	r1, #1
 800825a:	fa01 f303 	lsl.w	r3, r1, r3
 800825e:	e017      	b.n	8008290 <HAL_ADC_ConfigChannel+0x4e8>
 8008260:	683b      	ldr	r3, [r7, #0]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008266:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008268:	fa93 f3a3 	rbit	r3, r3
 800826c:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800826e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008270:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8008272:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008274:	2b00      	cmp	r3, #0
 8008276:	d101      	bne.n	800827c <HAL_ADC_ConfigChannel+0x4d4>
    return 32U;
 8008278:	2320      	movs	r3, #32
 800827a:	e003      	b.n	8008284 <HAL_ADC_ConfigChannel+0x4dc>
  return __builtin_clz(value);
 800827c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800827e:	fab3 f383 	clz	r3, r3
 8008282:	b2db      	uxtb	r3, r3
 8008284:	3301      	adds	r3, #1
 8008286:	f003 031f 	and.w	r3, r3, #31
 800828a:	2101      	movs	r1, #1
 800828c:	fa01 f303 	lsl.w	r3, r1, r3
 8008290:	ea42 0103 	orr.w	r1, r2, r3
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800829c:	2b00      	cmp	r3, #0
 800829e:	d10a      	bne.n	80082b6 <HAL_ADC_ConfigChannel+0x50e>
 80082a0:	683b      	ldr	r3, [r7, #0]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	0e9b      	lsrs	r3, r3, #26
 80082a6:	3301      	adds	r3, #1
 80082a8:	f003 021f 	and.w	r2, r3, #31
 80082ac:	4613      	mov	r3, r2
 80082ae:	005b      	lsls	r3, r3, #1
 80082b0:	4413      	add	r3, r2
 80082b2:	051b      	lsls	r3, r3, #20
 80082b4:	e018      	b.n	80082e8 <HAL_ADC_ConfigChannel+0x540>
 80082b6:	683b      	ldr	r3, [r7, #0]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80082bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082be:	fa93 f3a3 	rbit	r3, r3
 80082c2:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80082c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80082c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d101      	bne.n	80082d2 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80082ce:	2320      	movs	r3, #32
 80082d0:	e003      	b.n	80082da <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80082d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082d4:	fab3 f383 	clz	r3, r3
 80082d8:	b2db      	uxtb	r3, r3
 80082da:	3301      	adds	r3, #1
 80082dc:	f003 021f 	and.w	r2, r3, #31
 80082e0:	4613      	mov	r3, r2
 80082e2:	005b      	lsls	r3, r3, #1
 80082e4:	4413      	add	r3, r2
 80082e6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80082e8:	430b      	orrs	r3, r1
 80082ea:	e080      	b.n	80083ee <HAL_ADC_ConfigChannel+0x646>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80082ec:	683b      	ldr	r3, [r7, #0]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d107      	bne.n	8008308 <HAL_ADC_ConfigChannel+0x560>
 80082f8:	683b      	ldr	r3, [r7, #0]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	0e9b      	lsrs	r3, r3, #26
 80082fe:	3301      	adds	r3, #1
 8008300:	069b      	lsls	r3, r3, #26
 8008302:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008306:	e015      	b.n	8008334 <HAL_ADC_ConfigChannel+0x58c>
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800830e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008310:	fa93 f3a3 	rbit	r3, r3
 8008314:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8008316:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008318:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800831a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800831c:	2b00      	cmp	r3, #0
 800831e:	d101      	bne.n	8008324 <HAL_ADC_ConfigChannel+0x57c>
    return 32U;
 8008320:	2320      	movs	r3, #32
 8008322:	e003      	b.n	800832c <HAL_ADC_ConfigChannel+0x584>
  return __builtin_clz(value);
 8008324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008326:	fab3 f383 	clz	r3, r3
 800832a:	b2db      	uxtb	r3, r3
 800832c:	3301      	adds	r3, #1
 800832e:	069b      	lsls	r3, r3, #26
 8008330:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008334:	683b      	ldr	r3, [r7, #0]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800833c:	2b00      	cmp	r3, #0
 800833e:	d109      	bne.n	8008354 <HAL_ADC_ConfigChannel+0x5ac>
 8008340:	683b      	ldr	r3, [r7, #0]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	0e9b      	lsrs	r3, r3, #26
 8008346:	3301      	adds	r3, #1
 8008348:	f003 031f 	and.w	r3, r3, #31
 800834c:	2101      	movs	r1, #1
 800834e:	fa01 f303 	lsl.w	r3, r1, r3
 8008352:	e017      	b.n	8008384 <HAL_ADC_ConfigChannel+0x5dc>
 8008354:	683b      	ldr	r3, [r7, #0]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800835a:	6a3b      	ldr	r3, [r7, #32]
 800835c:	fa93 f3a3 	rbit	r3, r3
 8008360:	61fb      	str	r3, [r7, #28]
  return result;
 8008362:	69fb      	ldr	r3, [r7, #28]
 8008364:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8008366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008368:	2b00      	cmp	r3, #0
 800836a:	d101      	bne.n	8008370 <HAL_ADC_ConfigChannel+0x5c8>
    return 32U;
 800836c:	2320      	movs	r3, #32
 800836e:	e003      	b.n	8008378 <HAL_ADC_ConfigChannel+0x5d0>
  return __builtin_clz(value);
 8008370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008372:	fab3 f383 	clz	r3, r3
 8008376:	b2db      	uxtb	r3, r3
 8008378:	3301      	adds	r3, #1
 800837a:	f003 031f 	and.w	r3, r3, #31
 800837e:	2101      	movs	r1, #1
 8008380:	fa01 f303 	lsl.w	r3, r1, r3
 8008384:	ea42 0103 	orr.w	r1, r2, r3
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008390:	2b00      	cmp	r3, #0
 8008392:	d10d      	bne.n	80083b0 <HAL_ADC_ConfigChannel+0x608>
 8008394:	683b      	ldr	r3, [r7, #0]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	0e9b      	lsrs	r3, r3, #26
 800839a:	3301      	adds	r3, #1
 800839c:	f003 021f 	and.w	r2, r3, #31
 80083a0:	4613      	mov	r3, r2
 80083a2:	005b      	lsls	r3, r3, #1
 80083a4:	4413      	add	r3, r2
 80083a6:	3b1e      	subs	r3, #30
 80083a8:	051b      	lsls	r3, r3, #20
 80083aa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80083ae:	e01d      	b.n	80083ec <HAL_ADC_ConfigChannel+0x644>
 80083b0:	683b      	ldr	r3, [r7, #0]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80083b6:	697b      	ldr	r3, [r7, #20]
 80083b8:	fa93 f3a3 	rbit	r3, r3
 80083bc:	613b      	str	r3, [r7, #16]
  return result;
 80083be:	693b      	ldr	r3, [r7, #16]
 80083c0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80083c2:	69bb      	ldr	r3, [r7, #24]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d103      	bne.n	80083d0 <HAL_ADC_ConfigChannel+0x628>
    return 32U;
 80083c8:	2320      	movs	r3, #32
 80083ca:	e005      	b.n	80083d8 <HAL_ADC_ConfigChannel+0x630>
 80083cc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80083d0:	69bb      	ldr	r3, [r7, #24]
 80083d2:	fab3 f383 	clz	r3, r3
 80083d6:	b2db      	uxtb	r3, r3
 80083d8:	3301      	adds	r3, #1
 80083da:	f003 021f 	and.w	r2, r3, #31
 80083de:	4613      	mov	r3, r2
 80083e0:	005b      	lsls	r3, r3, #1
 80083e2:	4413      	add	r3, r2
 80083e4:	3b1e      	subs	r3, #30
 80083e6:	051b      	lsls	r3, r3, #20
 80083e8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80083ec:	430b      	orrs	r3, r1
                                      sConfig->SamplingTime);
 80083ee:	683a      	ldr	r2, [r7, #0]
 80083f0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80083f2:	4619      	mov	r1, r3
 80083f4:	f7ff f9f4 	bl	80077e0 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80083f8:	683b      	ldr	r3, [r7, #0]
 80083fa:	681a      	ldr	r2, [r3, #0]
 80083fc:	4b45      	ldr	r3, [pc, #276]	@ (8008514 <HAL_ADC_ConfigChannel+0x76c>)
 80083fe:	4013      	ands	r3, r2
 8008400:	2b00      	cmp	r3, #0
 8008402:	d07c      	beq.n	80084fe <HAL_ADC_ConfigChannel+0x756>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008404:	4844      	ldr	r0, [pc, #272]	@ (8008518 <HAL_ADC_ConfigChannel+0x770>)
 8008406:	f7ff f949 	bl	800769c <LL_ADC_GetCommonPathInternalCh>
 800840a:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800840e:	4843      	ldr	r0, [pc, #268]	@ (800851c <HAL_ADC_ConfigChannel+0x774>)
 8008410:	f7ff fa98 	bl	8007944 <LL_ADC_IsEnabled>
 8008414:	4603      	mov	r3, r0
 8008416:	2b00      	cmp	r3, #0
 8008418:	d15e      	bne.n	80084d8 <HAL_ADC_ConfigChannel+0x730>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	4a40      	ldr	r2, [pc, #256]	@ (8008520 <HAL_ADC_ConfigChannel+0x778>)
 8008420:	4293      	cmp	r3, r2
 8008422:	d127      	bne.n	8008474 <HAL_ADC_ConfigChannel+0x6cc>
 8008424:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008428:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800842c:	2b00      	cmp	r3, #0
 800842e:	d121      	bne.n	8008474 <HAL_ADC_ConfigChannel+0x6cc>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	4a39      	ldr	r2, [pc, #228]	@ (800851c <HAL_ADC_ConfigChannel+0x774>)
 8008436:	4293      	cmp	r3, r2
 8008438:	d161      	bne.n	80084fe <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800843a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800843e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008442:	4619      	mov	r1, r3
 8008444:	4834      	ldr	r0, [pc, #208]	@ (8008518 <HAL_ADC_ConfigChannel+0x770>)
 8008446:	f7ff f916 	bl	8007676 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800844a:	4b36      	ldr	r3, [pc, #216]	@ (8008524 <HAL_ADC_ConfigChannel+0x77c>)
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	099b      	lsrs	r3, r3, #6
 8008450:	4a35      	ldr	r2, [pc, #212]	@ (8008528 <HAL_ADC_ConfigChannel+0x780>)
 8008452:	fba2 2303 	umull	r2, r3, r2, r3
 8008456:	099b      	lsrs	r3, r3, #6
 8008458:	1c5a      	adds	r2, r3, #1
 800845a:	4613      	mov	r3, r2
 800845c:	005b      	lsls	r3, r3, #1
 800845e:	4413      	add	r3, r2
 8008460:	009b      	lsls	r3, r3, #2
 8008462:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8008464:	e002      	b.n	800846c <HAL_ADC_ConfigChannel+0x6c4>
              {
                wait_loop_index--;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	3b01      	subs	r3, #1
 800846a:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	2b00      	cmp	r3, #0
 8008470:	d1f9      	bne.n	8008466 <HAL_ADC_ConfigChannel+0x6be>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008472:	e044      	b.n	80084fe <HAL_ADC_ConfigChannel+0x756>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8008474:	683b      	ldr	r3, [r7, #0]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	4a2c      	ldr	r2, [pc, #176]	@ (800852c <HAL_ADC_ConfigChannel+0x784>)
 800847a:	4293      	cmp	r3, r2
 800847c:	d113      	bne.n	80084a6 <HAL_ADC_ConfigChannel+0x6fe>
 800847e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008482:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008486:	2b00      	cmp	r3, #0
 8008488:	d10d      	bne.n	80084a6 <HAL_ADC_ConfigChannel+0x6fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	4a23      	ldr	r2, [pc, #140]	@ (800851c <HAL_ADC_ConfigChannel+0x774>)
 8008490:	4293      	cmp	r3, r2
 8008492:	d134      	bne.n	80084fe <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8008494:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008498:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800849c:	4619      	mov	r1, r3
 800849e:	481e      	ldr	r0, [pc, #120]	@ (8008518 <HAL_ADC_ConfigChannel+0x770>)
 80084a0:	f7ff f8e9 	bl	8007676 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80084a4:	e02b      	b.n	80084fe <HAL_ADC_ConfigChannel+0x756>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80084a6:	683b      	ldr	r3, [r7, #0]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	4a21      	ldr	r2, [pc, #132]	@ (8008530 <HAL_ADC_ConfigChannel+0x788>)
 80084ac:	4293      	cmp	r3, r2
 80084ae:	d126      	bne.n	80084fe <HAL_ADC_ConfigChannel+0x756>
 80084b0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80084b4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d120      	bne.n	80084fe <HAL_ADC_ConfigChannel+0x756>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	4a16      	ldr	r2, [pc, #88]	@ (800851c <HAL_ADC_ConfigChannel+0x774>)
 80084c2:	4293      	cmp	r3, r2
 80084c4:	d11b      	bne.n	80084fe <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80084c6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80084ca:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80084ce:	4619      	mov	r1, r3
 80084d0:	4811      	ldr	r0, [pc, #68]	@ (8008518 <HAL_ADC_ConfigChannel+0x770>)
 80084d2:	f7ff f8d0 	bl	8007676 <LL_ADC_SetCommonPathInternalCh>
 80084d6:	e012      	b.n	80084fe <HAL_ADC_ConfigChannel+0x756>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084dc:	f043 0220 	orr.w	r2, r3, #32
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 80084e4:	2301      	movs	r3, #1
 80084e6:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80084ea:	e008      	b.n	80084fe <HAL_ADC_ConfigChannel+0x756>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084f0:	f043 0220 	orr.w	r2, r3, #32
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80084f8:	2301      	movs	r3, #1
 80084fa:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	2200      	movs	r2, #0
 8008502:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
 8008506:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800850a:	4618      	mov	r0, r3
 800850c:	37d8      	adds	r7, #216	@ 0xd8
 800850e:	46bd      	mov	sp, r7
 8008510:	bd80      	pop	{r7, pc}
 8008512:	bf00      	nop
 8008514:	80080000 	.word	0x80080000
 8008518:	50040300 	.word	0x50040300
 800851c:	50040000 	.word	0x50040000
 8008520:	c7520000 	.word	0xc7520000
 8008524:	2000002c 	.word	0x2000002c
 8008528:	053e2d63 	.word	0x053e2d63
 800852c:	cb840000 	.word	0xcb840000
 8008530:	80000001 	.word	0x80000001

08008534 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8008534:	b580      	push	{r7, lr}
 8008536:	b084      	sub	sp, #16
 8008538:	af00      	add	r7, sp, #0
 800853a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800853c:	2300      	movs	r3, #0
 800853e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	4618      	mov	r0, r3
 8008546:	f7ff f9fd 	bl	8007944 <LL_ADC_IsEnabled>
 800854a:	4603      	mov	r3, r0
 800854c:	2b00      	cmp	r3, #0
 800854e:	d15e      	bne.n	800860e <ADC_Enable+0xda>
  {
    /* Check if conditions to enable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
#else
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	689a      	ldr	r2, [r3, #8]
 8008556:	4b30      	ldr	r3, [pc, #192]	@ (8008618 <ADC_Enable+0xe4>)
 8008558:	4013      	ands	r3, r2
 800855a:	2b00      	cmp	r3, #0
 800855c:	d00d      	beq.n	800857a <ADC_Enable+0x46>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008562:	f043 0210 	orr.w	r2, r3, #16
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800856e:	f043 0201 	orr.w	r2, r3, #1
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8008576:	2301      	movs	r3, #1
 8008578:	e04a      	b.n	8008610 <ADC_Enable+0xdc>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	4618      	mov	r0, r3
 8008580:	f7ff f9cc 	bl	800791c <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8008584:	4825      	ldr	r0, [pc, #148]	@ (800861c <ADC_Enable+0xe8>)
 8008586:	f7ff f889 	bl	800769c <LL_ADC_GetCommonPathInternalCh>
 800858a:	4603      	mov	r3, r0
 800858c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008590:	2b00      	cmp	r3, #0
 8008592:	d00f      	beq.n	80085b4 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008594:	4b22      	ldr	r3, [pc, #136]	@ (8008620 <ADC_Enable+0xec>)
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	099b      	lsrs	r3, r3, #6
 800859a:	4a22      	ldr	r2, [pc, #136]	@ (8008624 <ADC_Enable+0xf0>)
 800859c:	fba2 2303 	umull	r2, r3, r2, r3
 80085a0:	099b      	lsrs	r3, r3, #6
 80085a2:	3301      	adds	r3, #1
 80085a4:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80085a6:	e002      	b.n	80085ae <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80085a8:	68bb      	ldr	r3, [r7, #8]
 80085aa:	3b01      	subs	r3, #1
 80085ac:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80085ae:	68bb      	ldr	r3, [r7, #8]
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d1f9      	bne.n	80085a8 <ADC_Enable+0x74>
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
#endif /*ADC_SUPPORT_2_5_MSPS */
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80085b4:	f7ff f828 	bl	8007608 <HAL_GetTick>
 80085b8:	60f8      	str	r0, [r7, #12]
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80085ba:	e021      	b.n	8008600 <ADC_Enable+0xcc>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	4618      	mov	r0, r3
 80085c2:	f7ff f9bf 	bl	8007944 <LL_ADC_IsEnabled>
 80085c6:	4603      	mov	r3, r0
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d104      	bne.n	80085d6 <ADC_Enable+0xa2>
        {
          LL_ADC_Enable(hadc->Instance);
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	4618      	mov	r0, r3
 80085d2:	f7ff f9a3 	bl	800791c <LL_ADC_Enable>
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80085d6:	f7ff f817 	bl	8007608 <HAL_GetTick>
 80085da:	4602      	mov	r2, r0
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	1ad3      	subs	r3, r2, r3
 80085e0:	2b02      	cmp	r3, #2
 80085e2:	d90d      	bls.n	8008600 <ADC_Enable+0xcc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085e8:	f043 0210 	orr.w	r2, r3, #16
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	655a      	str	r2, [r3, #84]	@ 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80085f4:	f043 0201 	orr.w	r2, r3, #1
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	659a      	str	r2, [r3, #88]	@ 0x58
          
          return HAL_ERROR;
 80085fc:	2301      	movs	r3, #1
 80085fe:	e007      	b.n	8008610 <ADC_Enable+0xdc>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	f003 0301 	and.w	r3, r3, #1
 800860a:	2b01      	cmp	r3, #1
 800860c:	d1d6      	bne.n	80085bc <ADC_Enable+0x88>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800860e:	2300      	movs	r3, #0
}
 8008610:	4618      	mov	r0, r3
 8008612:	3710      	adds	r7, #16
 8008614:	46bd      	mov	sp, r7
 8008616:	bd80      	pop	{r7, pc}
 8008618:	8000003f 	.word	0x8000003f
 800861c:	50040300 	.word	0x50040300
 8008620:	2000002c 	.word	0x2000002c
 8008624:	053e2d63 	.word	0x053e2d63

08008628 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8008628:	b580      	push	{r7, lr}
 800862a:	b084      	sub	sp, #16
 800862c:	af00      	add	r7, sp, #0
 800862e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008634:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800863a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800863e:	2b00      	cmp	r3, #0
 8008640:	d14b      	bne.n	80086da <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008646:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	655a      	str	r2, [r3, #84]	@ 0x54
        }
      }
    }
    
#else
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	f003 0308 	and.w	r3, r3, #8
 8008658:	2b00      	cmp	r3, #0
 800865a:	d021      	beq.n	80086a0 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	4618      	mov	r0, r3
 8008662:	f7ff f87e 	bl	8007762 <LL_ADC_REG_IsTriggerSourceSWStart>
 8008666:	4603      	mov	r3, r0
 8008668:	2b00      	cmp	r3, #0
 800866a:	d032      	beq.n	80086d2 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	68db      	ldr	r3, [r3, #12]
 8008672:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008676:	2b00      	cmp	r3, #0
 8008678:	d12b      	bne.n	80086d2 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800867e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800868a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800868e:	2b00      	cmp	r3, #0
 8008690:	d11f      	bne.n	80086d2 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008696:	f043 0201 	orr.w	r2, r3, #1
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	655a      	str	r2, [r3, #84]	@ 0x54
 800869e:	e018      	b.n	80086d2 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	68db      	ldr	r3, [r3, #12]
 80086a6:	f003 0302 	and.w	r3, r3, #2
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d111      	bne.n	80086d2 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80086b2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80086be:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d105      	bne.n	80086d2 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80086ca:	f043 0201 	orr.w	r2, r3, #1
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80086d2:	68f8      	ldr	r0, [r7, #12]
 80086d4:	f7f8 ff18 	bl	8001508 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80086d8:	e00e      	b.n	80086f8 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80086de:	f003 0310 	and.w	r3, r3, #16
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d003      	beq.n	80086ee <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80086e6:	68f8      	ldr	r0, [r7, #12]
 80086e8:	f7ff fb54 	bl	8007d94 <HAL_ADC_ErrorCallback>
}
 80086ec:	e004      	b.n	80086f8 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80086f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80086f4:	6878      	ldr	r0, [r7, #4]
 80086f6:	4798      	blx	r3
}
 80086f8:	bf00      	nop
 80086fa:	3710      	adds	r7, #16
 80086fc:	46bd      	mov	sp, r7
 80086fe:	bd80      	pop	{r7, pc}

08008700 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8008700:	b580      	push	{r7, lr}
 8008702:	b084      	sub	sp, #16
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800870c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800870e:	68f8      	ldr	r0, [r7, #12]
 8008710:	f7ff fb36 	bl	8007d80 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8008714:	bf00      	nop
 8008716:	3710      	adds	r7, #16
 8008718:	46bd      	mov	sp, r7
 800871a:	bd80      	pop	{r7, pc}

0800871c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800871c:	b580      	push	{r7, lr}
 800871e:	b084      	sub	sp, #16
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008728:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800872e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800873a:	f043 0204 	orr.w	r2, r3, #4
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8008742:	68f8      	ldr	r0, [r7, #12]
 8008744:	f7ff fb26 	bl	8007d94 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8008748:	bf00      	nop
 800874a:	3710      	adds	r7, #16
 800874c:	46bd      	mov	sp, r7
 800874e:	bd80      	pop	{r7, pc}

08008750 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008750:	b480      	push	{r7}
 8008752:	b085      	sub	sp, #20
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	f003 0307 	and.w	r3, r3, #7
 800875e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008760:	4b0c      	ldr	r3, [pc, #48]	@ (8008794 <__NVIC_SetPriorityGrouping+0x44>)
 8008762:	68db      	ldr	r3, [r3, #12]
 8008764:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008766:	68ba      	ldr	r2, [r7, #8]
 8008768:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800876c:	4013      	ands	r3, r2
 800876e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008774:	68bb      	ldr	r3, [r7, #8]
 8008776:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008778:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800877c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008780:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008782:	4a04      	ldr	r2, [pc, #16]	@ (8008794 <__NVIC_SetPriorityGrouping+0x44>)
 8008784:	68bb      	ldr	r3, [r7, #8]
 8008786:	60d3      	str	r3, [r2, #12]
}
 8008788:	bf00      	nop
 800878a:	3714      	adds	r7, #20
 800878c:	46bd      	mov	sp, r7
 800878e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008792:	4770      	bx	lr
 8008794:	e000ed00 	.word	0xe000ed00

08008798 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008798:	b480      	push	{r7}
 800879a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800879c:	4b04      	ldr	r3, [pc, #16]	@ (80087b0 <__NVIC_GetPriorityGrouping+0x18>)
 800879e:	68db      	ldr	r3, [r3, #12]
 80087a0:	0a1b      	lsrs	r3, r3, #8
 80087a2:	f003 0307 	and.w	r3, r3, #7
}
 80087a6:	4618      	mov	r0, r3
 80087a8:	46bd      	mov	sp, r7
 80087aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ae:	4770      	bx	lr
 80087b0:	e000ed00 	.word	0xe000ed00

080087b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80087b4:	b480      	push	{r7}
 80087b6:	b083      	sub	sp, #12
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	4603      	mov	r3, r0
 80087bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80087be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	db0b      	blt.n	80087de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80087c6:	79fb      	ldrb	r3, [r7, #7]
 80087c8:	f003 021f 	and.w	r2, r3, #31
 80087cc:	4907      	ldr	r1, [pc, #28]	@ (80087ec <__NVIC_EnableIRQ+0x38>)
 80087ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80087d2:	095b      	lsrs	r3, r3, #5
 80087d4:	2001      	movs	r0, #1
 80087d6:	fa00 f202 	lsl.w	r2, r0, r2
 80087da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80087de:	bf00      	nop
 80087e0:	370c      	adds	r7, #12
 80087e2:	46bd      	mov	sp, r7
 80087e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e8:	4770      	bx	lr
 80087ea:	bf00      	nop
 80087ec:	e000e100 	.word	0xe000e100

080087f0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80087f0:	b480      	push	{r7}
 80087f2:	b083      	sub	sp, #12
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	4603      	mov	r3, r0
 80087f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80087fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	db12      	blt.n	8008828 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008802:	79fb      	ldrb	r3, [r7, #7]
 8008804:	f003 021f 	and.w	r2, r3, #31
 8008808:	490a      	ldr	r1, [pc, #40]	@ (8008834 <__NVIC_DisableIRQ+0x44>)
 800880a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800880e:	095b      	lsrs	r3, r3, #5
 8008810:	2001      	movs	r0, #1
 8008812:	fa00 f202 	lsl.w	r2, r0, r2
 8008816:	3320      	adds	r3, #32
 8008818:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800881c:	f3bf 8f4f 	dsb	sy
}
 8008820:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8008822:	f3bf 8f6f 	isb	sy
}
 8008826:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8008828:	bf00      	nop
 800882a:	370c      	adds	r7, #12
 800882c:	46bd      	mov	sp, r7
 800882e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008832:	4770      	bx	lr
 8008834:	e000e100 	.word	0xe000e100

08008838 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8008838:	b480      	push	{r7}
 800883a:	b083      	sub	sp, #12
 800883c:	af00      	add	r7, sp, #0
 800883e:	4603      	mov	r3, r0
 8008840:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008846:	2b00      	cmp	r3, #0
 8008848:	db0c      	blt.n	8008864 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800884a:	79fb      	ldrb	r3, [r7, #7]
 800884c:	f003 021f 	and.w	r2, r3, #31
 8008850:	4907      	ldr	r1, [pc, #28]	@ (8008870 <__NVIC_SetPendingIRQ+0x38>)
 8008852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008856:	095b      	lsrs	r3, r3, #5
 8008858:	2001      	movs	r0, #1
 800885a:	fa00 f202 	lsl.w	r2, r0, r2
 800885e:	3340      	adds	r3, #64	@ 0x40
 8008860:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8008864:	bf00      	nop
 8008866:	370c      	adds	r7, #12
 8008868:	46bd      	mov	sp, r7
 800886a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886e:	4770      	bx	lr
 8008870:	e000e100 	.word	0xe000e100

08008874 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8008874:	b480      	push	{r7}
 8008876:	b083      	sub	sp, #12
 8008878:	af00      	add	r7, sp, #0
 800887a:	4603      	mov	r3, r0
 800887c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800887e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008882:	2b00      	cmp	r3, #0
 8008884:	db0c      	blt.n	80088a0 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008886:	79fb      	ldrb	r3, [r7, #7]
 8008888:	f003 021f 	and.w	r2, r3, #31
 800888c:	4907      	ldr	r1, [pc, #28]	@ (80088ac <__NVIC_ClearPendingIRQ+0x38>)
 800888e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008892:	095b      	lsrs	r3, r3, #5
 8008894:	2001      	movs	r0, #1
 8008896:	fa00 f202 	lsl.w	r2, r0, r2
 800889a:	3360      	adds	r3, #96	@ 0x60
 800889c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80088a0:	bf00      	nop
 80088a2:	370c      	adds	r7, #12
 80088a4:	46bd      	mov	sp, r7
 80088a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088aa:	4770      	bx	lr
 80088ac:	e000e100 	.word	0xe000e100

080088b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80088b0:	b480      	push	{r7}
 80088b2:	b083      	sub	sp, #12
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	4603      	mov	r3, r0
 80088b8:	6039      	str	r1, [r7, #0]
 80088ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80088bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	db0a      	blt.n	80088da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80088c4:	683b      	ldr	r3, [r7, #0]
 80088c6:	b2da      	uxtb	r2, r3
 80088c8:	490c      	ldr	r1, [pc, #48]	@ (80088fc <__NVIC_SetPriority+0x4c>)
 80088ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80088ce:	0112      	lsls	r2, r2, #4
 80088d0:	b2d2      	uxtb	r2, r2
 80088d2:	440b      	add	r3, r1
 80088d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80088d8:	e00a      	b.n	80088f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	b2da      	uxtb	r2, r3
 80088de:	4908      	ldr	r1, [pc, #32]	@ (8008900 <__NVIC_SetPriority+0x50>)
 80088e0:	79fb      	ldrb	r3, [r7, #7]
 80088e2:	f003 030f 	and.w	r3, r3, #15
 80088e6:	3b04      	subs	r3, #4
 80088e8:	0112      	lsls	r2, r2, #4
 80088ea:	b2d2      	uxtb	r2, r2
 80088ec:	440b      	add	r3, r1
 80088ee:	761a      	strb	r2, [r3, #24]
}
 80088f0:	bf00      	nop
 80088f2:	370c      	adds	r7, #12
 80088f4:	46bd      	mov	sp, r7
 80088f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fa:	4770      	bx	lr
 80088fc:	e000e100 	.word	0xe000e100
 8008900:	e000ed00 	.word	0xe000ed00

08008904 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008904:	b480      	push	{r7}
 8008906:	b089      	sub	sp, #36	@ 0x24
 8008908:	af00      	add	r7, sp, #0
 800890a:	60f8      	str	r0, [r7, #12]
 800890c:	60b9      	str	r1, [r7, #8]
 800890e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	f003 0307 	and.w	r3, r3, #7
 8008916:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008918:	69fb      	ldr	r3, [r7, #28]
 800891a:	f1c3 0307 	rsb	r3, r3, #7
 800891e:	2b04      	cmp	r3, #4
 8008920:	bf28      	it	cs
 8008922:	2304      	movcs	r3, #4
 8008924:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008926:	69fb      	ldr	r3, [r7, #28]
 8008928:	3304      	adds	r3, #4
 800892a:	2b06      	cmp	r3, #6
 800892c:	d902      	bls.n	8008934 <NVIC_EncodePriority+0x30>
 800892e:	69fb      	ldr	r3, [r7, #28]
 8008930:	3b03      	subs	r3, #3
 8008932:	e000      	b.n	8008936 <NVIC_EncodePriority+0x32>
 8008934:	2300      	movs	r3, #0
 8008936:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008938:	f04f 32ff 	mov.w	r2, #4294967295
 800893c:	69bb      	ldr	r3, [r7, #24]
 800893e:	fa02 f303 	lsl.w	r3, r2, r3
 8008942:	43da      	mvns	r2, r3
 8008944:	68bb      	ldr	r3, [r7, #8]
 8008946:	401a      	ands	r2, r3
 8008948:	697b      	ldr	r3, [r7, #20]
 800894a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800894c:	f04f 31ff 	mov.w	r1, #4294967295
 8008950:	697b      	ldr	r3, [r7, #20]
 8008952:	fa01 f303 	lsl.w	r3, r1, r3
 8008956:	43d9      	mvns	r1, r3
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800895c:	4313      	orrs	r3, r2
         );
}
 800895e:	4618      	mov	r0, r3
 8008960:	3724      	adds	r7, #36	@ 0x24
 8008962:	46bd      	mov	sp, r7
 8008964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008968:	4770      	bx	lr
	...

0800896c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b082      	sub	sp, #8
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	3b01      	subs	r3, #1
 8008978:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800897c:	d301      	bcc.n	8008982 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800897e:	2301      	movs	r3, #1
 8008980:	e00f      	b.n	80089a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008982:	4a0a      	ldr	r2, [pc, #40]	@ (80089ac <SysTick_Config+0x40>)
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	3b01      	subs	r3, #1
 8008988:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800898a:	210f      	movs	r1, #15
 800898c:	f04f 30ff 	mov.w	r0, #4294967295
 8008990:	f7ff ff8e 	bl	80088b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008994:	4b05      	ldr	r3, [pc, #20]	@ (80089ac <SysTick_Config+0x40>)
 8008996:	2200      	movs	r2, #0
 8008998:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800899a:	4b04      	ldr	r3, [pc, #16]	@ (80089ac <SysTick_Config+0x40>)
 800899c:	2207      	movs	r2, #7
 800899e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80089a0:	2300      	movs	r3, #0
}
 80089a2:	4618      	mov	r0, r3
 80089a4:	3708      	adds	r7, #8
 80089a6:	46bd      	mov	sp, r7
 80089a8:	bd80      	pop	{r7, pc}
 80089aa:	bf00      	nop
 80089ac:	e000e010 	.word	0xe000e010

080089b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80089b0:	b580      	push	{r7, lr}
 80089b2:	b082      	sub	sp, #8
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80089b8:	6878      	ldr	r0, [r7, #4]
 80089ba:	f7ff fec9 	bl	8008750 <__NVIC_SetPriorityGrouping>
}
 80089be:	bf00      	nop
 80089c0:	3708      	adds	r7, #8
 80089c2:	46bd      	mov	sp, r7
 80089c4:	bd80      	pop	{r7, pc}

080089c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80089c6:	b580      	push	{r7, lr}
 80089c8:	b086      	sub	sp, #24
 80089ca:	af00      	add	r7, sp, #0
 80089cc:	4603      	mov	r3, r0
 80089ce:	60b9      	str	r1, [r7, #8]
 80089d0:	607a      	str	r2, [r7, #4]
 80089d2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80089d4:	f7ff fee0 	bl	8008798 <__NVIC_GetPriorityGrouping>
 80089d8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80089da:	687a      	ldr	r2, [r7, #4]
 80089dc:	68b9      	ldr	r1, [r7, #8]
 80089de:	6978      	ldr	r0, [r7, #20]
 80089e0:	f7ff ff90 	bl	8008904 <NVIC_EncodePriority>
 80089e4:	4602      	mov	r2, r0
 80089e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80089ea:	4611      	mov	r1, r2
 80089ec:	4618      	mov	r0, r3
 80089ee:	f7ff ff5f 	bl	80088b0 <__NVIC_SetPriority>
}
 80089f2:	bf00      	nop
 80089f4:	3718      	adds	r7, #24
 80089f6:	46bd      	mov	sp, r7
 80089f8:	bd80      	pop	{r7, pc}

080089fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80089fa:	b580      	push	{r7, lr}
 80089fc:	b082      	sub	sp, #8
 80089fe:	af00      	add	r7, sp, #0
 8008a00:	4603      	mov	r3, r0
 8008a02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008a04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008a08:	4618      	mov	r0, r3
 8008a0a:	f7ff fed3 	bl	80087b4 <__NVIC_EnableIRQ>
}
 8008a0e:	bf00      	nop
 8008a10:	3708      	adds	r7, #8
 8008a12:	46bd      	mov	sp, r7
 8008a14:	bd80      	pop	{r7, pc}

08008a16 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8008a16:	b580      	push	{r7, lr}
 8008a18:	b082      	sub	sp, #8
 8008a1a:	af00      	add	r7, sp, #0
 8008a1c:	4603      	mov	r3, r0
 8008a1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8008a20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008a24:	4618      	mov	r0, r3
 8008a26:	f7ff fee3 	bl	80087f0 <__NVIC_DisableIRQ>
}
 8008a2a:	bf00      	nop
 8008a2c:	3708      	adds	r7, #8
 8008a2e:	46bd      	mov	sp, r7
 8008a30:	bd80      	pop	{r7, pc}

08008a32 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008a32:	b580      	push	{r7, lr}
 8008a34:	b082      	sub	sp, #8
 8008a36:	af00      	add	r7, sp, #0
 8008a38:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8008a3a:	6878      	ldr	r0, [r7, #4]
 8008a3c:	f7ff ff96 	bl	800896c <SysTick_Config>
 8008a40:	4603      	mov	r3, r0
}
 8008a42:	4618      	mov	r0, r3
 8008a44:	3708      	adds	r7, #8
 8008a46:	46bd      	mov	sp, r7
 8008a48:	bd80      	pop	{r7, pc}

08008a4a <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8008a4a:	b580      	push	{r7, lr}
 8008a4c:	b082      	sub	sp, #8
 8008a4e:	af00      	add	r7, sp, #0
 8008a50:	4603      	mov	r3, r0
 8008a52:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8008a54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008a58:	4618      	mov	r0, r3
 8008a5a:	f7ff feed 	bl	8008838 <__NVIC_SetPendingIRQ>
}
 8008a5e:	bf00      	nop
 8008a60:	3708      	adds	r7, #8
 8008a62:	46bd      	mov	sp, r7
 8008a64:	bd80      	pop	{r7, pc}

08008a66 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8008a66:	b580      	push	{r7, lr}
 8008a68:	b082      	sub	sp, #8
 8008a6a:	af00      	add	r7, sp, #0
 8008a6c:	4603      	mov	r3, r0
 8008a6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8008a70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008a74:	4618      	mov	r0, r3
 8008a76:	f7ff fefd 	bl	8008874 <__NVIC_ClearPendingIRQ>
}
 8008a7a:	bf00      	nop
 8008a7c:	3708      	adds	r7, #8
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	bd80      	pop	{r7, pc}
	...

08008a84 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	b084      	sub	sp, #16
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d101      	bne.n	8008a96 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8008a92:	2301      	movs	r3, #1
 8008a94:	e08e      	b.n	8008bb4 <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	461a      	mov	r2, r3
 8008a9c:	4b47      	ldr	r3, [pc, #284]	@ (8008bbc <HAL_DMA_Init+0x138>)
 8008a9e:	429a      	cmp	r2, r3
 8008aa0:	d80f      	bhi.n	8008ac2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	461a      	mov	r2, r3
 8008aa8:	4b45      	ldr	r3, [pc, #276]	@ (8008bc0 <HAL_DMA_Init+0x13c>)
 8008aaa:	4413      	add	r3, r2
 8008aac:	4a45      	ldr	r2, [pc, #276]	@ (8008bc4 <HAL_DMA_Init+0x140>)
 8008aae:	fba2 2303 	umull	r2, r3, r2, r3
 8008ab2:	091b      	lsrs	r3, r3, #4
 8008ab4:	009a      	lsls	r2, r3, #2
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	4a42      	ldr	r2, [pc, #264]	@ (8008bc8 <HAL_DMA_Init+0x144>)
 8008abe:	641a      	str	r2, [r3, #64]	@ 0x40
 8008ac0:	e00e      	b.n	8008ae0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	461a      	mov	r2, r3
 8008ac8:	4b40      	ldr	r3, [pc, #256]	@ (8008bcc <HAL_DMA_Init+0x148>)
 8008aca:	4413      	add	r3, r2
 8008acc:	4a3d      	ldr	r2, [pc, #244]	@ (8008bc4 <HAL_DMA_Init+0x140>)
 8008ace:	fba2 2303 	umull	r2, r3, r2, r3
 8008ad2:	091b      	lsrs	r3, r3, #4
 8008ad4:	009a      	lsls	r2, r3, #2
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	4a3c      	ldr	r2, [pc, #240]	@ (8008bd0 <HAL_DMA_Init+0x14c>)
 8008ade:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2202      	movs	r2, #2
 8008ae4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8008af6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008afa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8008b04:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	691b      	ldr	r3, [r3, #16]
 8008b0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008b10:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	699b      	ldr	r3, [r3, #24]
 8008b16:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008b1c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	6a1b      	ldr	r3, [r3, #32]
 8008b22:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8008b24:	68fa      	ldr	r2, [r7, #12]
 8008b26:	4313      	orrs	r3, r2
 8008b28:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	68fa      	ldr	r2, [r7, #12]
 8008b30:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8008b32:	6878      	ldr	r0, [r7, #4]
 8008b34:	f000 fa80 	bl	8009038 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	689b      	ldr	r3, [r3, #8]
 8008b3c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008b40:	d102      	bne.n	8008b48 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	2200      	movs	r2, #0
 8008b46:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	685a      	ldr	r2, [r3, #4]
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008b50:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8008b54:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b5a:	687a      	ldr	r2, [r7, #4]
 8008b5c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008b5e:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	685b      	ldr	r3, [r3, #4]
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d010      	beq.n	8008b8a <HAL_DMA_Init+0x106>
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	685b      	ldr	r3, [r3, #4]
 8008b6c:	2b04      	cmp	r3, #4
 8008b6e:	d80c      	bhi.n	8008b8a <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8008b70:	6878      	ldr	r0, [r7, #4]
 8008b72:	f000 fa9f 	bl	80090b4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b82:	687a      	ldr	r2, [r7, #4]
 8008b84:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008b86:	605a      	str	r2, [r3, #4]
 8008b88:	e008      	b.n	8008b9c <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	2200      	movs	r2, #0
 8008b94:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	2200      	movs	r2, #0
 8008b9a:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	2200      	movs	r2, #0
 8008ba0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	2201      	movs	r2, #1
 8008ba6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	2200      	movs	r2, #0
 8008bae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8008bb2:	2300      	movs	r3, #0
}
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	3710      	adds	r7, #16
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	bd80      	pop	{r7, pc}
 8008bbc:	40020407 	.word	0x40020407
 8008bc0:	bffdfff8 	.word	0xbffdfff8
 8008bc4:	cccccccd 	.word	0xcccccccd
 8008bc8:	40020000 	.word	0x40020000
 8008bcc:	bffdfbf8 	.word	0xbffdfbf8
 8008bd0:	40020400 	.word	0x40020400

08008bd4 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b086      	sub	sp, #24
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	60f8      	str	r0, [r7, #12]
 8008bdc:	60b9      	str	r1, [r7, #8]
 8008bde:	607a      	str	r2, [r7, #4]
 8008be0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008be2:	2300      	movs	r3, #0
 8008be4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008bec:	2b01      	cmp	r3, #1
 8008bee:	d101      	bne.n	8008bf4 <HAL_DMA_Start_IT+0x20>
 8008bf0:	2302      	movs	r3, #2
 8008bf2:	e066      	b.n	8008cc2 <HAL_DMA_Start_IT+0xee>
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	2201      	movs	r2, #1
 8008bf8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008c02:	b2db      	uxtb	r3, r3
 8008c04:	2b01      	cmp	r3, #1
 8008c06:	d155      	bne.n	8008cb4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	2202      	movs	r2, #2
 8008c0c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	2200      	movs	r2, #0
 8008c14:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	681a      	ldr	r2, [r3, #0]
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	f022 0201 	bic.w	r2, r2, #1
 8008c24:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008c26:	683b      	ldr	r3, [r7, #0]
 8008c28:	687a      	ldr	r2, [r7, #4]
 8008c2a:	68b9      	ldr	r1, [r7, #8]
 8008c2c:	68f8      	ldr	r0, [r7, #12]
 8008c2e:	f000 f9c5 	bl	8008fbc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d008      	beq.n	8008c4c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	681a      	ldr	r2, [r3, #0]
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	f042 020e 	orr.w	r2, r2, #14
 8008c48:	601a      	str	r2, [r3, #0]
 8008c4a:	e00f      	b.n	8008c6c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	681a      	ldr	r2, [r3, #0]
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	f022 0204 	bic.w	r2, r2, #4
 8008c5a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	681a      	ldr	r2, [r3, #0]
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f042 020a 	orr.w	r2, r2, #10
 8008c6a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d007      	beq.n	8008c8a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c7e:	681a      	ldr	r2, [r3, #0]
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c84:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008c88:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d007      	beq.n	8008ca2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c96:	681a      	ldr	r2, [r3, #0]
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c9c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008ca0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	681a      	ldr	r2, [r3, #0]
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	f042 0201 	orr.w	r2, r2, #1
 8008cb0:	601a      	str	r2, [r3, #0]
 8008cb2:	e005      	b.n	8008cc0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8008cbc:	2302      	movs	r3, #2
 8008cbe:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8008cc0:	7dfb      	ldrb	r3, [r7, #23]
}
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	3718      	adds	r7, #24
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	bd80      	pop	{r7, pc}

08008cca <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008cca:	b480      	push	{r7}
 8008ccc:	b083      	sub	sp, #12
 8008cce:	af00      	add	r7, sp, #0
 8008cd0:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d101      	bne.n	8008cdc <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8008cd8:	2301      	movs	r3, #1
 8008cda:	e04f      	b.n	8008d7c <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008ce2:	b2db      	uxtb	r3, r3
 8008ce4:	2b02      	cmp	r3, #2
 8008ce6:	d008      	beq.n	8008cfa <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2204      	movs	r2, #4
 8008cec:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8008cf6:	2301      	movs	r3, #1
 8008cf8:	e040      	b.n	8008d7c <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	681a      	ldr	r2, [r3, #0]
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	f022 020e 	bic.w	r2, r2, #14
 8008d08:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008d0e:	681a      	ldr	r2, [r3, #0]
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008d14:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008d18:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	681a      	ldr	r2, [r3, #0]
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	f022 0201 	bic.w	r2, r2, #1
 8008d28:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d2e:	f003 021c 	and.w	r2, r3, #28
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d36:	2101      	movs	r1, #1
 8008d38:	fa01 f202 	lsl.w	r2, r1, r2
 8008d3c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008d42:	687a      	ldr	r2, [r7, #4]
 8008d44:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008d46:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d00c      	beq.n	8008d6a <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d54:	681a      	ldr	r2, [r3, #0]
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d5a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008d5e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008d64:	687a      	ldr	r2, [r7, #4]
 8008d66:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008d68:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	2201      	movs	r2, #1
 8008d6e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	2200      	movs	r2, #0
 8008d76:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8008d7a:	2300      	movs	r3, #0
}
 8008d7c:	4618      	mov	r0, r3
 8008d7e:	370c      	adds	r7, #12
 8008d80:	46bd      	mov	sp, r7
 8008d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d86:	4770      	bx	lr

08008d88 <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b084      	sub	sp, #16
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008d90:	2300      	movs	r3, #0
 8008d92:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008d9a:	b2db      	uxtb	r3, r3
 8008d9c:	2b02      	cmp	r3, #2
 8008d9e:	d005      	beq.n	8008dac <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2204      	movs	r2, #4
 8008da4:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8008da6:	2301      	movs	r3, #1
 8008da8:	73fb      	strb	r3, [r7, #15]
 8008daa:	e047      	b.n	8008e3c <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	681a      	ldr	r2, [r3, #0]
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	f022 020e 	bic.w	r2, r2, #14
 8008dba:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	681a      	ldr	r2, [r3, #0]
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	f022 0201 	bic.w	r2, r2, #1
 8008dca:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008dd0:	681a      	ldr	r2, [r3, #0]
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008dd6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008dda:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008de0:	f003 021c 	and.w	r2, r3, #28
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008de8:	2101      	movs	r1, #1
 8008dea:	fa01 f202 	lsl.w	r2, r1, r2
 8008dee:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008df4:	687a      	ldr	r2, [r7, #4]
 8008df6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008df8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d00c      	beq.n	8008e1c <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e06:	681a      	ldr	r2, [r3, #0]
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e0c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008e10:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e16:	687a      	ldr	r2, [r7, #4]
 8008e18:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008e1a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	2201      	movs	r2, #1
 8008e20:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2200      	movs	r2, #0
 8008e28:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d003      	beq.n	8008e3c <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e38:	6878      	ldr	r0, [r7, #4]
 8008e3a:	4798      	blx	r3
    }
  }
  return status;
 8008e3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e3e:	4618      	mov	r0, r3
 8008e40:	3710      	adds	r7, #16
 8008e42:	46bd      	mov	sp, r7
 8008e44:	bd80      	pop	{r7, pc}

08008e46 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008e46:	b580      	push	{r7, lr}
 8008e48:	b084      	sub	sp, #16
 8008e4a:	af00      	add	r7, sp, #0
 8008e4c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e62:	f003 031c 	and.w	r3, r3, #28
 8008e66:	2204      	movs	r2, #4
 8008e68:	409a      	lsls	r2, r3
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	4013      	ands	r3, r2
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d026      	beq.n	8008ec0 <HAL_DMA_IRQHandler+0x7a>
 8008e72:	68bb      	ldr	r3, [r7, #8]
 8008e74:	f003 0304 	and.w	r3, r3, #4
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d021      	beq.n	8008ec0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	f003 0320 	and.w	r3, r3, #32
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d107      	bne.n	8008e9a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	681a      	ldr	r2, [r3, #0]
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	f022 0204 	bic.w	r2, r2, #4
 8008e98:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e9e:	f003 021c 	and.w	r2, r3, #28
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ea6:	2104      	movs	r1, #4
 8008ea8:	fa01 f202 	lsl.w	r2, r1, r2
 8008eac:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d071      	beq.n	8008f9a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008eba:	6878      	ldr	r0, [r7, #4]
 8008ebc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8008ebe:	e06c      	b.n	8008f9a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ec4:	f003 031c 	and.w	r3, r3, #28
 8008ec8:	2202      	movs	r2, #2
 8008eca:	409a      	lsls	r2, r3
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	4013      	ands	r3, r2
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d02e      	beq.n	8008f32 <HAL_DMA_IRQHandler+0xec>
 8008ed4:	68bb      	ldr	r3, [r7, #8]
 8008ed6:	f003 0302 	and.w	r3, r3, #2
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d029      	beq.n	8008f32 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	f003 0320 	and.w	r3, r3, #32
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d10b      	bne.n	8008f04 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	681a      	ldr	r2, [r3, #0]
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	f022 020a 	bic.w	r2, r2, #10
 8008efa:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	2201      	movs	r2, #1
 8008f00:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f08:	f003 021c 	and.w	r2, r3, #28
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f10:	2102      	movs	r1, #2
 8008f12:	fa01 f202 	lsl.w	r2, r1, r2
 8008f16:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d038      	beq.n	8008f9a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f2c:	6878      	ldr	r0, [r7, #4]
 8008f2e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8008f30:	e033      	b.n	8008f9a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f36:	f003 031c 	and.w	r3, r3, #28
 8008f3a:	2208      	movs	r2, #8
 8008f3c:	409a      	lsls	r2, r3
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	4013      	ands	r3, r2
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d02a      	beq.n	8008f9c <HAL_DMA_IRQHandler+0x156>
 8008f46:	68bb      	ldr	r3, [r7, #8]
 8008f48:	f003 0308 	and.w	r3, r3, #8
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d025      	beq.n	8008f9c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	681a      	ldr	r2, [r3, #0]
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	f022 020e 	bic.w	r2, r2, #14
 8008f5e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f64:	f003 021c 	and.w	r2, r3, #28
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f6c:	2101      	movs	r1, #1
 8008f6e:	fa01 f202 	lsl.w	r2, r1, r2
 8008f72:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	2201      	movs	r2, #1
 8008f78:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	2201      	movs	r2, #1
 8008f7e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	2200      	movs	r2, #0
 8008f86:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d004      	beq.n	8008f9c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f96:	6878      	ldr	r0, [r7, #4]
 8008f98:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8008f9a:	bf00      	nop
 8008f9c:	bf00      	nop
}
 8008f9e:	3710      	adds	r7, #16
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	bd80      	pop	{r7, pc}

08008fa4 <HAL_DMA_GetError>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8008fa4:	b480      	push	{r7}
 8008fa6:	b083      	sub	sp, #12
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8008fb0:	4618      	mov	r0, r3
 8008fb2:	370c      	adds	r7, #12
 8008fb4:	46bd      	mov	sp, r7
 8008fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fba:	4770      	bx	lr

08008fbc <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008fbc:	b480      	push	{r7}
 8008fbe:	b085      	sub	sp, #20
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	60f8      	str	r0, [r7, #12]
 8008fc4:	60b9      	str	r1, [r7, #8]
 8008fc6:	607a      	str	r2, [r7, #4]
 8008fc8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008fce:	68fa      	ldr	r2, [r7, #12]
 8008fd0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008fd2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d004      	beq.n	8008fe6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fe0:	68fa      	ldr	r2, [r7, #12]
 8008fe2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008fe4:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008fea:	f003 021c 	and.w	r2, r3, #28
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ff2:	2101      	movs	r1, #1
 8008ff4:	fa01 f202 	lsl.w	r2, r1, r2
 8008ff8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	683a      	ldr	r2, [r7, #0]
 8009000:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	689b      	ldr	r3, [r3, #8]
 8009006:	2b10      	cmp	r3, #16
 8009008:	d108      	bne.n	800901c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	687a      	ldr	r2, [r7, #4]
 8009010:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	68ba      	ldr	r2, [r7, #8]
 8009018:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800901a:	e007      	b.n	800902c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	68ba      	ldr	r2, [r7, #8]
 8009022:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	687a      	ldr	r2, [r7, #4]
 800902a:	60da      	str	r2, [r3, #12]
}
 800902c:	bf00      	nop
 800902e:	3714      	adds	r7, #20
 8009030:	46bd      	mov	sp, r7
 8009032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009036:	4770      	bx	lr

08009038 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009038:	b480      	push	{r7}
 800903a:	b085      	sub	sp, #20
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	461a      	mov	r2, r3
 8009046:	4b17      	ldr	r3, [pc, #92]	@ (80090a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8009048:	429a      	cmp	r2, r3
 800904a:	d80a      	bhi.n	8009062 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009050:	089b      	lsrs	r3, r3, #2
 8009052:	009b      	lsls	r3, r3, #2
 8009054:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009058:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 800905c:	687a      	ldr	r2, [r7, #4]
 800905e:	6493      	str	r3, [r2, #72]	@ 0x48
 8009060:	e007      	b.n	8009072 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009066:	089b      	lsrs	r3, r3, #2
 8009068:	009a      	lsls	r2, r3, #2
 800906a:	4b0f      	ldr	r3, [pc, #60]	@ (80090a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800906c:	4413      	add	r3, r2
 800906e:	687a      	ldr	r2, [r7, #4]
 8009070:	6493      	str	r3, [r2, #72]	@ 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	b2db      	uxtb	r3, r3
 8009078:	3b08      	subs	r3, #8
 800907a:	4a0c      	ldr	r2, [pc, #48]	@ (80090ac <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800907c:	fba2 2303 	umull	r2, r3, r2, r3
 8009080:	091b      	lsrs	r3, r3, #4
 8009082:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	4a0a      	ldr	r2, [pc, #40]	@ (80090b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8009088:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	f003 031f 	and.w	r3, r3, #31
 8009090:	2201      	movs	r2, #1
 8009092:	409a      	lsls	r2, r3
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8009098:	bf00      	nop
 800909a:	3714      	adds	r7, #20
 800909c:	46bd      	mov	sp, r7
 800909e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a2:	4770      	bx	lr
 80090a4:	40020407 	.word	0x40020407
 80090a8:	4002081c 	.word	0x4002081c
 80090ac:	cccccccd 	.word	0xcccccccd
 80090b0:	40020880 	.word	0x40020880

080090b4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80090b4:	b480      	push	{r7}
 80090b6:	b085      	sub	sp, #20
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	685b      	ldr	r3, [r3, #4]
 80090c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80090c4:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80090c6:	68fa      	ldr	r2, [r7, #12]
 80090c8:	4b0b      	ldr	r3, [pc, #44]	@ (80090f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80090ca:	4413      	add	r3, r2
 80090cc:	009b      	lsls	r3, r3, #2
 80090ce:	461a      	mov	r2, r3
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	4a09      	ldr	r2, [pc, #36]	@ (80090fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 80090d8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	3b01      	subs	r3, #1
 80090de:	f003 0303 	and.w	r3, r3, #3
 80090e2:	2201      	movs	r2, #1
 80090e4:	409a      	lsls	r2, r3
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80090ea:	bf00      	nop
 80090ec:	3714      	adds	r7, #20
 80090ee:	46bd      	mov	sp, r7
 80090f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f4:	4770      	bx	lr
 80090f6:	bf00      	nop
 80090f8:	1000823f 	.word	0x1000823f
 80090fc:	40020940 	.word	0x40020940

08009100 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009100:	b480      	push	{r7}
 8009102:	b087      	sub	sp, #28
 8009104:	af00      	add	r7, sp, #0
 8009106:	6078      	str	r0, [r7, #4]
 8009108:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800910a:	2300      	movs	r3, #0
 800910c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800910e:	e14c      	b.n	80093aa <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8009110:	683b      	ldr	r3, [r7, #0]
 8009112:	681a      	ldr	r2, [r3, #0]
 8009114:	2101      	movs	r1, #1
 8009116:	697b      	ldr	r3, [r7, #20]
 8009118:	fa01 f303 	lsl.w	r3, r1, r3
 800911c:	4013      	ands	r3, r2
 800911e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	2b00      	cmp	r3, #0
 8009124:	f000 813e 	beq.w	80093a4 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8009128:	683b      	ldr	r3, [r7, #0]
 800912a:	685b      	ldr	r3, [r3, #4]
 800912c:	f003 0303 	and.w	r3, r3, #3
 8009130:	2b01      	cmp	r3, #1
 8009132:	d005      	beq.n	8009140 <HAL_GPIO_Init+0x40>
 8009134:	683b      	ldr	r3, [r7, #0]
 8009136:	685b      	ldr	r3, [r3, #4]
 8009138:	f003 0303 	and.w	r3, r3, #3
 800913c:	2b02      	cmp	r3, #2
 800913e:	d130      	bne.n	80091a2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	689b      	ldr	r3, [r3, #8]
 8009144:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8009146:	697b      	ldr	r3, [r7, #20]
 8009148:	005b      	lsls	r3, r3, #1
 800914a:	2203      	movs	r2, #3
 800914c:	fa02 f303 	lsl.w	r3, r2, r3
 8009150:	43db      	mvns	r3, r3
 8009152:	693a      	ldr	r2, [r7, #16]
 8009154:	4013      	ands	r3, r2
 8009156:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	68da      	ldr	r2, [r3, #12]
 800915c:	697b      	ldr	r3, [r7, #20]
 800915e:	005b      	lsls	r3, r3, #1
 8009160:	fa02 f303 	lsl.w	r3, r2, r3
 8009164:	693a      	ldr	r2, [r7, #16]
 8009166:	4313      	orrs	r3, r2
 8009168:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	693a      	ldr	r2, [r7, #16]
 800916e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	685b      	ldr	r3, [r3, #4]
 8009174:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8009176:	2201      	movs	r2, #1
 8009178:	697b      	ldr	r3, [r7, #20]
 800917a:	fa02 f303 	lsl.w	r3, r2, r3
 800917e:	43db      	mvns	r3, r3
 8009180:	693a      	ldr	r2, [r7, #16]
 8009182:	4013      	ands	r3, r2
 8009184:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009186:	683b      	ldr	r3, [r7, #0]
 8009188:	685b      	ldr	r3, [r3, #4]
 800918a:	091b      	lsrs	r3, r3, #4
 800918c:	f003 0201 	and.w	r2, r3, #1
 8009190:	697b      	ldr	r3, [r7, #20]
 8009192:	fa02 f303 	lsl.w	r3, r2, r3
 8009196:	693a      	ldr	r2, [r7, #16]
 8009198:	4313      	orrs	r3, r2
 800919a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	693a      	ldr	r2, [r7, #16]
 80091a0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80091a2:	683b      	ldr	r3, [r7, #0]
 80091a4:	685b      	ldr	r3, [r3, #4]
 80091a6:	f003 0303 	and.w	r3, r3, #3
 80091aa:	2b03      	cmp	r3, #3
 80091ac:	d017      	beq.n	80091de <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	68db      	ldr	r3, [r3, #12]
 80091b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80091b4:	697b      	ldr	r3, [r7, #20]
 80091b6:	005b      	lsls	r3, r3, #1
 80091b8:	2203      	movs	r2, #3
 80091ba:	fa02 f303 	lsl.w	r3, r2, r3
 80091be:	43db      	mvns	r3, r3
 80091c0:	693a      	ldr	r2, [r7, #16]
 80091c2:	4013      	ands	r3, r2
 80091c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80091c6:	683b      	ldr	r3, [r7, #0]
 80091c8:	689a      	ldr	r2, [r3, #8]
 80091ca:	697b      	ldr	r3, [r7, #20]
 80091cc:	005b      	lsls	r3, r3, #1
 80091ce:	fa02 f303 	lsl.w	r3, r2, r3
 80091d2:	693a      	ldr	r2, [r7, #16]
 80091d4:	4313      	orrs	r3, r2
 80091d6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	693a      	ldr	r2, [r7, #16]
 80091dc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80091de:	683b      	ldr	r3, [r7, #0]
 80091e0:	685b      	ldr	r3, [r3, #4]
 80091e2:	f003 0303 	and.w	r3, r3, #3
 80091e6:	2b02      	cmp	r3, #2
 80091e8:	d123      	bne.n	8009232 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80091ea:	697b      	ldr	r3, [r7, #20]
 80091ec:	08da      	lsrs	r2, r3, #3
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	3208      	adds	r2, #8
 80091f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80091f8:	697b      	ldr	r3, [r7, #20]
 80091fa:	f003 0307 	and.w	r3, r3, #7
 80091fe:	009b      	lsls	r3, r3, #2
 8009200:	220f      	movs	r2, #15
 8009202:	fa02 f303 	lsl.w	r3, r2, r3
 8009206:	43db      	mvns	r3, r3
 8009208:	693a      	ldr	r2, [r7, #16]
 800920a:	4013      	ands	r3, r2
 800920c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	691a      	ldr	r2, [r3, #16]
 8009212:	697b      	ldr	r3, [r7, #20]
 8009214:	f003 0307 	and.w	r3, r3, #7
 8009218:	009b      	lsls	r3, r3, #2
 800921a:	fa02 f303 	lsl.w	r3, r2, r3
 800921e:	693a      	ldr	r2, [r7, #16]
 8009220:	4313      	orrs	r3, r2
 8009222:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8009224:	697b      	ldr	r3, [r7, #20]
 8009226:	08da      	lsrs	r2, r3, #3
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	3208      	adds	r2, #8
 800922c:	6939      	ldr	r1, [r7, #16]
 800922e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8009238:	697b      	ldr	r3, [r7, #20]
 800923a:	005b      	lsls	r3, r3, #1
 800923c:	2203      	movs	r2, #3
 800923e:	fa02 f303 	lsl.w	r3, r2, r3
 8009242:	43db      	mvns	r3, r3
 8009244:	693a      	ldr	r2, [r7, #16]
 8009246:	4013      	ands	r3, r2
 8009248:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800924a:	683b      	ldr	r3, [r7, #0]
 800924c:	685b      	ldr	r3, [r3, #4]
 800924e:	f003 0203 	and.w	r2, r3, #3
 8009252:	697b      	ldr	r3, [r7, #20]
 8009254:	005b      	lsls	r3, r3, #1
 8009256:	fa02 f303 	lsl.w	r3, r2, r3
 800925a:	693a      	ldr	r2, [r7, #16]
 800925c:	4313      	orrs	r3, r2
 800925e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	693a      	ldr	r2, [r7, #16]
 8009264:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8009266:	683b      	ldr	r3, [r7, #0]
 8009268:	685b      	ldr	r3, [r3, #4]
 800926a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800926e:	2b00      	cmp	r3, #0
 8009270:	f000 8098 	beq.w	80093a4 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8009274:	4a54      	ldr	r2, [pc, #336]	@ (80093c8 <HAL_GPIO_Init+0x2c8>)
 8009276:	697b      	ldr	r3, [r7, #20]
 8009278:	089b      	lsrs	r3, r3, #2
 800927a:	3302      	adds	r3, #2
 800927c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009280:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8009282:	697b      	ldr	r3, [r7, #20]
 8009284:	f003 0303 	and.w	r3, r3, #3
 8009288:	009b      	lsls	r3, r3, #2
 800928a:	220f      	movs	r2, #15
 800928c:	fa02 f303 	lsl.w	r3, r2, r3
 8009290:	43db      	mvns	r3, r3
 8009292:	693a      	ldr	r2, [r7, #16]
 8009294:	4013      	ands	r3, r2
 8009296:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800929e:	d019      	beq.n	80092d4 <HAL_GPIO_Init+0x1d4>
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	4a4a      	ldr	r2, [pc, #296]	@ (80093cc <HAL_GPIO_Init+0x2cc>)
 80092a4:	4293      	cmp	r3, r2
 80092a6:	d013      	beq.n	80092d0 <HAL_GPIO_Init+0x1d0>
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	4a49      	ldr	r2, [pc, #292]	@ (80093d0 <HAL_GPIO_Init+0x2d0>)
 80092ac:	4293      	cmp	r3, r2
 80092ae:	d00d      	beq.n	80092cc <HAL_GPIO_Init+0x1cc>
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	4a48      	ldr	r2, [pc, #288]	@ (80093d4 <HAL_GPIO_Init+0x2d4>)
 80092b4:	4293      	cmp	r3, r2
 80092b6:	d007      	beq.n	80092c8 <HAL_GPIO_Init+0x1c8>
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	4a47      	ldr	r2, [pc, #284]	@ (80093d8 <HAL_GPIO_Init+0x2d8>)
 80092bc:	4293      	cmp	r3, r2
 80092be:	d101      	bne.n	80092c4 <HAL_GPIO_Init+0x1c4>
 80092c0:	2304      	movs	r3, #4
 80092c2:	e008      	b.n	80092d6 <HAL_GPIO_Init+0x1d6>
 80092c4:	2307      	movs	r3, #7
 80092c6:	e006      	b.n	80092d6 <HAL_GPIO_Init+0x1d6>
 80092c8:	2303      	movs	r3, #3
 80092ca:	e004      	b.n	80092d6 <HAL_GPIO_Init+0x1d6>
 80092cc:	2302      	movs	r3, #2
 80092ce:	e002      	b.n	80092d6 <HAL_GPIO_Init+0x1d6>
 80092d0:	2301      	movs	r3, #1
 80092d2:	e000      	b.n	80092d6 <HAL_GPIO_Init+0x1d6>
 80092d4:	2300      	movs	r3, #0
 80092d6:	697a      	ldr	r2, [r7, #20]
 80092d8:	f002 0203 	and.w	r2, r2, #3
 80092dc:	0092      	lsls	r2, r2, #2
 80092de:	4093      	lsls	r3, r2
 80092e0:	693a      	ldr	r2, [r7, #16]
 80092e2:	4313      	orrs	r3, r2
 80092e4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80092e6:	4938      	ldr	r1, [pc, #224]	@ (80093c8 <HAL_GPIO_Init+0x2c8>)
 80092e8:	697b      	ldr	r3, [r7, #20]
 80092ea:	089b      	lsrs	r3, r3, #2
 80092ec:	3302      	adds	r3, #2
 80092ee:	693a      	ldr	r2, [r7, #16]
 80092f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80092f4:	4b39      	ldr	r3, [pc, #228]	@ (80093dc <HAL_GPIO_Init+0x2dc>)
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	43db      	mvns	r3, r3
 80092fe:	693a      	ldr	r2, [r7, #16]
 8009300:	4013      	ands	r3, r2
 8009302:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8009304:	683b      	ldr	r3, [r7, #0]
 8009306:	685b      	ldr	r3, [r3, #4]
 8009308:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800930c:	2b00      	cmp	r3, #0
 800930e:	d003      	beq.n	8009318 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8009310:	693a      	ldr	r2, [r7, #16]
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	4313      	orrs	r3, r2
 8009316:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8009318:	4a30      	ldr	r2, [pc, #192]	@ (80093dc <HAL_GPIO_Init+0x2dc>)
 800931a:	693b      	ldr	r3, [r7, #16]
 800931c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800931e:	4b2f      	ldr	r3, [pc, #188]	@ (80093dc <HAL_GPIO_Init+0x2dc>)
 8009320:	685b      	ldr	r3, [r3, #4]
 8009322:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	43db      	mvns	r3, r3
 8009328:	693a      	ldr	r2, [r7, #16]
 800932a:	4013      	ands	r3, r2
 800932c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800932e:	683b      	ldr	r3, [r7, #0]
 8009330:	685b      	ldr	r3, [r3, #4]
 8009332:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009336:	2b00      	cmp	r3, #0
 8009338:	d003      	beq.n	8009342 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800933a:	693a      	ldr	r2, [r7, #16]
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	4313      	orrs	r3, r2
 8009340:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8009342:	4a26      	ldr	r2, [pc, #152]	@ (80093dc <HAL_GPIO_Init+0x2dc>)
 8009344:	693b      	ldr	r3, [r7, #16]
 8009346:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8009348:	4b24      	ldr	r3, [pc, #144]	@ (80093dc <HAL_GPIO_Init+0x2dc>)
 800934a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800934e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	43db      	mvns	r3, r3
 8009354:	693a      	ldr	r2, [r7, #16]
 8009356:	4013      	ands	r3, r2
 8009358:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800935a:	683b      	ldr	r3, [r7, #0]
 800935c:	685b      	ldr	r3, [r3, #4]
 800935e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009362:	2b00      	cmp	r3, #0
 8009364:	d003      	beq.n	800936e <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8009366:	693a      	ldr	r2, [r7, #16]
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	4313      	orrs	r3, r2
 800936c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800936e:	4a1b      	ldr	r2, [pc, #108]	@ (80093dc <HAL_GPIO_Init+0x2dc>)
 8009370:	693b      	ldr	r3, [r7, #16]
 8009372:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 8009376:	4b19      	ldr	r3, [pc, #100]	@ (80093dc <HAL_GPIO_Init+0x2dc>)
 8009378:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800937c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	43db      	mvns	r3, r3
 8009382:	693a      	ldr	r2, [r7, #16]
 8009384:	4013      	ands	r3, r2
 8009386:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8009388:	683b      	ldr	r3, [r7, #0]
 800938a:	685b      	ldr	r3, [r3, #4]
 800938c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009390:	2b00      	cmp	r3, #0
 8009392:	d003      	beq.n	800939c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8009394:	693a      	ldr	r2, [r7, #16]
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	4313      	orrs	r3, r2
 800939a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800939c:	4a0f      	ldr	r2, [pc, #60]	@ (80093dc <HAL_GPIO_Init+0x2dc>)
 800939e:	693b      	ldr	r3, [r7, #16]
 80093a0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 80093a4:	697b      	ldr	r3, [r7, #20]
 80093a6:	3301      	adds	r3, #1
 80093a8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80093aa:	683b      	ldr	r3, [r7, #0]
 80093ac:	681a      	ldr	r2, [r3, #0]
 80093ae:	697b      	ldr	r3, [r7, #20]
 80093b0:	fa22 f303 	lsr.w	r3, r2, r3
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	f47f aeab 	bne.w	8009110 <HAL_GPIO_Init+0x10>
  }
}
 80093ba:	bf00      	nop
 80093bc:	bf00      	nop
 80093be:	371c      	adds	r7, #28
 80093c0:	46bd      	mov	sp, r7
 80093c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c6:	4770      	bx	lr
 80093c8:	40010000 	.word	0x40010000
 80093cc:	48000400 	.word	0x48000400
 80093d0:	48000800 	.word	0x48000800
 80093d4:	48000c00 	.word	0x48000c00
 80093d8:	48001000 	.word	0x48001000
 80093dc:	58000800 	.word	0x58000800

080093e0 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80093e0:	b480      	push	{r7}
 80093e2:	b085      	sub	sp, #20
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]
 80093e8:	460b      	mov	r3, r1
 80093ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	691a      	ldr	r2, [r3, #16]
 80093f0:	887b      	ldrh	r3, [r7, #2]
 80093f2:	4013      	ands	r3, r2
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d002      	beq.n	80093fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80093f8:	2301      	movs	r3, #1
 80093fa:	73fb      	strb	r3, [r7, #15]
 80093fc:	e001      	b.n	8009402 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80093fe:	2300      	movs	r3, #0
 8009400:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009402:	7bfb      	ldrb	r3, [r7, #15]
}
 8009404:	4618      	mov	r0, r3
 8009406:	3714      	adds	r7, #20
 8009408:	46bd      	mov	sp, r7
 800940a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940e:	4770      	bx	lr

08009410 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009410:	b480      	push	{r7}
 8009412:	b083      	sub	sp, #12
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
 8009418:	460b      	mov	r3, r1
 800941a:	807b      	strh	r3, [r7, #2]
 800941c:	4613      	mov	r3, r2
 800941e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009420:	787b      	ldrb	r3, [r7, #1]
 8009422:	2b00      	cmp	r3, #0
 8009424:	d003      	beq.n	800942e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8009426:	887a      	ldrh	r2, [r7, #2]
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800942c:	e002      	b.n	8009434 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800942e:	887a      	ldrh	r2, [r7, #2]
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8009434:	bf00      	nop
 8009436:	370c      	adds	r7, #12
 8009438:	46bd      	mov	sp, r7
 800943a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800943e:	4770      	bx	lr

08009440 <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8009440:	b480      	push	{r7}
 8009442:	b085      	sub	sp, #20
 8009444:	af00      	add	r7, sp, #0
 8009446:	6078      	str	r0, [r7, #4]
 8009448:	460b      	mov	r3, r1
 800944a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	695b      	ldr	r3, [r3, #20]
 8009450:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8009452:	887a      	ldrh	r2, [r7, #2]
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	4013      	ands	r3, r2
 8009458:	041a      	lsls	r2, r3, #16
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	43d9      	mvns	r1, r3
 800945e:	887b      	ldrh	r3, [r7, #2]
 8009460:	400b      	ands	r3, r1
 8009462:	431a      	orrs	r2, r3
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	619a      	str	r2, [r3, #24]
}
 8009468:	bf00      	nop
 800946a:	3714      	adds	r7, #20
 800946c:	46bd      	mov	sp, r7
 800946e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009472:	4770      	bx	lr

08009474 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8009474:	b580      	push	{r7, lr}
 8009476:	b082      	sub	sp, #8
 8009478:	af00      	add	r7, sp, #0
 800947a:	4603      	mov	r3, r0
 800947c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800947e:	4b08      	ldr	r3, [pc, #32]	@ (80094a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009480:	68da      	ldr	r2, [r3, #12]
 8009482:	88fb      	ldrh	r3, [r7, #6]
 8009484:	4013      	ands	r3, r2
 8009486:	2b00      	cmp	r3, #0
 8009488:	d006      	beq.n	8009498 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800948a:	4a05      	ldr	r2, [pc, #20]	@ (80094a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800948c:	88fb      	ldrh	r3, [r7, #6]
 800948e:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8009490:	88fb      	ldrh	r3, [r7, #6]
 8009492:	4618      	mov	r0, r3
 8009494:	f7f9 fbda 	bl	8002c4c <HAL_GPIO_EXTI_Callback>
  }
}
 8009498:	bf00      	nop
 800949a:	3708      	adds	r7, #8
 800949c:	46bd      	mov	sp, r7
 800949e:	bd80      	pop	{r7, pc}
 80094a0:	58000800 	.word	0x58000800

080094a4 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 80094a4:	b580      	push	{r7, lr}
 80094a6:	b082      	sub	sp, #8
 80094a8:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 80094aa:	4b0a      	ldr	r3, [pc, #40]	@ (80094d4 <HAL_HSEM_IRQHandler+0x30>)
 80094ac:	68db      	ldr	r3, [r3, #12]
 80094ae:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 80094b0:	4b08      	ldr	r3, [pc, #32]	@ (80094d4 <HAL_HSEM_IRQHandler+0x30>)
 80094b2:	681a      	ldr	r2, [r3, #0]
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	43db      	mvns	r3, r3
 80094b8:	4906      	ldr	r1, [pc, #24]	@ (80094d4 <HAL_HSEM_IRQHandler+0x30>)
 80094ba:	4013      	ands	r3, r2
 80094bc:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 80094be:	4a05      	ldr	r2, [pc, #20]	@ (80094d4 <HAL_HSEM_IRQHandler+0x30>)
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 80094c4:	6878      	ldr	r0, [r7, #4]
 80094c6:	f000 f807 	bl	80094d8 <HAL_HSEM_FreeCallback>
}
 80094ca:	bf00      	nop
 80094cc:	3708      	adds	r7, #8
 80094ce:	46bd      	mov	sp, r7
 80094d0:	bd80      	pop	{r7, pc}
 80094d2:	bf00      	nop
 80094d4:	58001500 	.word	0x58001500

080094d8 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 80094d8:	b480      	push	{r7}
 80094da:	b083      	sub	sp, #12
 80094dc:	af00      	add	r7, sp, #0
 80094de:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 80094e0:	bf00      	nop
 80094e2:	370c      	adds	r7, #12
 80094e4:	46bd      	mov	sp, r7
 80094e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ea:	4770      	bx	lr

080094ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80094ec:	b580      	push	{r7, lr}
 80094ee:	b082      	sub	sp, #8
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d101      	bne.n	80094fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80094fa:	2301      	movs	r3, #1
 80094fc:	e08d      	b.n	800961a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009504:	b2db      	uxtb	r3, r3
 8009506:	2b00      	cmp	r3, #0
 8009508:	d106      	bne.n	8009518 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	2200      	movs	r2, #0
 800950e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8009512:	6878      	ldr	r0, [r7, #4]
 8009514:	f7f9 faa6 	bl	8002a64 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	2224      	movs	r2, #36	@ 0x24
 800951c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	681a      	ldr	r2, [r3, #0]
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	f022 0201 	bic.w	r2, r2, #1
 800952e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	685a      	ldr	r2, [r3, #4]
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800953c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	689a      	ldr	r2, [r3, #8]
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800954c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	68db      	ldr	r3, [r3, #12]
 8009552:	2b01      	cmp	r3, #1
 8009554:	d107      	bne.n	8009566 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	689a      	ldr	r2, [r3, #8]
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009562:	609a      	str	r2, [r3, #8]
 8009564:	e006      	b.n	8009574 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	689a      	ldr	r2, [r3, #8]
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8009572:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	68db      	ldr	r3, [r3, #12]
 8009578:	2b02      	cmp	r3, #2
 800957a:	d108      	bne.n	800958e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	685a      	ldr	r2, [r3, #4]
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800958a:	605a      	str	r2, [r3, #4]
 800958c:	e007      	b.n	800959e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	685a      	ldr	r2, [r3, #4]
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800959c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	685b      	ldr	r3, [r3, #4]
 80095a4:	687a      	ldr	r2, [r7, #4]
 80095a6:	6812      	ldr	r2, [r2, #0]
 80095a8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80095ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80095b0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	68da      	ldr	r2, [r3, #12]
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80095c0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	691a      	ldr	r2, [r3, #16]
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	695b      	ldr	r3, [r3, #20]
 80095ca:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	699b      	ldr	r3, [r3, #24]
 80095d2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	430a      	orrs	r2, r1
 80095da:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	69d9      	ldr	r1, [r3, #28]
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	6a1a      	ldr	r2, [r3, #32]
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	430a      	orrs	r2, r1
 80095ea:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	681a      	ldr	r2, [r3, #0]
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	f042 0201 	orr.w	r2, r2, #1
 80095fa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	2200      	movs	r2, #0
 8009600:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	2220      	movs	r2, #32
 8009606:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	2200      	movs	r2, #0
 800960e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	2200      	movs	r2, #0
 8009614:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8009618:	2300      	movs	r3, #0
}
 800961a:	4618      	mov	r0, r3
 800961c:	3708      	adds	r7, #8
 800961e:	46bd      	mov	sp, r7
 8009620:	bd80      	pop	{r7, pc}
	...

08009624 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009624:	b580      	push	{r7, lr}
 8009626:	b088      	sub	sp, #32
 8009628:	af02      	add	r7, sp, #8
 800962a:	60f8      	str	r0, [r7, #12]
 800962c:	4608      	mov	r0, r1
 800962e:	4611      	mov	r1, r2
 8009630:	461a      	mov	r2, r3
 8009632:	4603      	mov	r3, r0
 8009634:	817b      	strh	r3, [r7, #10]
 8009636:	460b      	mov	r3, r1
 8009638:	813b      	strh	r3, [r7, #8]
 800963a:	4613      	mov	r3, r2
 800963c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009644:	b2db      	uxtb	r3, r3
 8009646:	2b20      	cmp	r3, #32
 8009648:	f040 80f9 	bne.w	800983e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800964c:	6a3b      	ldr	r3, [r7, #32]
 800964e:	2b00      	cmp	r3, #0
 8009650:	d002      	beq.n	8009658 <HAL_I2C_Mem_Write+0x34>
 8009652:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009654:	2b00      	cmp	r3, #0
 8009656:	d105      	bne.n	8009664 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800965e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009660:	2301      	movs	r3, #1
 8009662:	e0ed      	b.n	8009840 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800966a:	2b01      	cmp	r3, #1
 800966c:	d101      	bne.n	8009672 <HAL_I2C_Mem_Write+0x4e>
 800966e:	2302      	movs	r3, #2
 8009670:	e0e6      	b.n	8009840 <HAL_I2C_Mem_Write+0x21c>
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	2201      	movs	r2, #1
 8009676:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800967a:	f7fd ffc5 	bl	8007608 <HAL_GetTick>
 800967e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009680:	697b      	ldr	r3, [r7, #20]
 8009682:	9300      	str	r3, [sp, #0]
 8009684:	2319      	movs	r3, #25
 8009686:	2201      	movs	r2, #1
 8009688:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800968c:	68f8      	ldr	r0, [r7, #12]
 800968e:	f000 fac3 	bl	8009c18 <I2C_WaitOnFlagUntilTimeout>
 8009692:	4603      	mov	r3, r0
 8009694:	2b00      	cmp	r3, #0
 8009696:	d001      	beq.n	800969c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8009698:	2301      	movs	r3, #1
 800969a:	e0d1      	b.n	8009840 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	2221      	movs	r2, #33	@ 0x21
 80096a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	2240      	movs	r2, #64	@ 0x40
 80096a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	2200      	movs	r2, #0
 80096b0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	6a3a      	ldr	r2, [r7, #32]
 80096b6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80096bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	2200      	movs	r2, #0
 80096c2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80096c4:	88f8      	ldrh	r0, [r7, #6]
 80096c6:	893a      	ldrh	r2, [r7, #8]
 80096c8:	8979      	ldrh	r1, [r7, #10]
 80096ca:	697b      	ldr	r3, [r7, #20]
 80096cc:	9301      	str	r3, [sp, #4]
 80096ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096d0:	9300      	str	r3, [sp, #0]
 80096d2:	4603      	mov	r3, r0
 80096d4:	68f8      	ldr	r0, [r7, #12]
 80096d6:	f000 f9d3 	bl	8009a80 <I2C_RequestMemoryWrite>
 80096da:	4603      	mov	r3, r0
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d005      	beq.n	80096ec <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	2200      	movs	r2, #0
 80096e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80096e8:	2301      	movs	r3, #1
 80096ea:	e0a9      	b.n	8009840 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80096f0:	b29b      	uxth	r3, r3
 80096f2:	2bff      	cmp	r3, #255	@ 0xff
 80096f4:	d90e      	bls.n	8009714 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	22ff      	movs	r2, #255	@ 0xff
 80096fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009700:	b2da      	uxtb	r2, r3
 8009702:	8979      	ldrh	r1, [r7, #10]
 8009704:	2300      	movs	r3, #0
 8009706:	9300      	str	r3, [sp, #0]
 8009708:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800970c:	68f8      	ldr	r0, [r7, #12]
 800970e:	f000 fc47 	bl	8009fa0 <I2C_TransferConfig>
 8009712:	e00f      	b.n	8009734 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009718:	b29a      	uxth	r2, r3
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009722:	b2da      	uxtb	r2, r3
 8009724:	8979      	ldrh	r1, [r7, #10]
 8009726:	2300      	movs	r3, #0
 8009728:	9300      	str	r3, [sp, #0]
 800972a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800972e:	68f8      	ldr	r0, [r7, #12]
 8009730:	f000 fc36 	bl	8009fa0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009734:	697a      	ldr	r2, [r7, #20]
 8009736:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009738:	68f8      	ldr	r0, [r7, #12]
 800973a:	f000 fac6 	bl	8009cca <I2C_WaitOnTXISFlagUntilTimeout>
 800973e:	4603      	mov	r3, r0
 8009740:	2b00      	cmp	r3, #0
 8009742:	d001      	beq.n	8009748 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8009744:	2301      	movs	r3, #1
 8009746:	e07b      	b.n	8009840 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800974c:	781a      	ldrb	r2, [r3, #0]
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009758:	1c5a      	adds	r2, r3, #1
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009762:	b29b      	uxth	r3, r3
 8009764:	3b01      	subs	r3, #1
 8009766:	b29a      	uxth	r2, r3
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009770:	3b01      	subs	r3, #1
 8009772:	b29a      	uxth	r2, r3
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800977c:	b29b      	uxth	r3, r3
 800977e:	2b00      	cmp	r3, #0
 8009780:	d034      	beq.n	80097ec <HAL_I2C_Mem_Write+0x1c8>
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009786:	2b00      	cmp	r3, #0
 8009788:	d130      	bne.n	80097ec <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800978a:	697b      	ldr	r3, [r7, #20]
 800978c:	9300      	str	r3, [sp, #0]
 800978e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009790:	2200      	movs	r2, #0
 8009792:	2180      	movs	r1, #128	@ 0x80
 8009794:	68f8      	ldr	r0, [r7, #12]
 8009796:	f000 fa3f 	bl	8009c18 <I2C_WaitOnFlagUntilTimeout>
 800979a:	4603      	mov	r3, r0
 800979c:	2b00      	cmp	r3, #0
 800979e:	d001      	beq.n	80097a4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80097a0:	2301      	movs	r3, #1
 80097a2:	e04d      	b.n	8009840 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80097a8:	b29b      	uxth	r3, r3
 80097aa:	2bff      	cmp	r3, #255	@ 0xff
 80097ac:	d90e      	bls.n	80097cc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	22ff      	movs	r2, #255	@ 0xff
 80097b2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80097b8:	b2da      	uxtb	r2, r3
 80097ba:	8979      	ldrh	r1, [r7, #10]
 80097bc:	2300      	movs	r3, #0
 80097be:	9300      	str	r3, [sp, #0]
 80097c0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80097c4:	68f8      	ldr	r0, [r7, #12]
 80097c6:	f000 fbeb 	bl	8009fa0 <I2C_TransferConfig>
 80097ca:	e00f      	b.n	80097ec <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80097d0:	b29a      	uxth	r2, r3
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80097da:	b2da      	uxtb	r2, r3
 80097dc:	8979      	ldrh	r1, [r7, #10]
 80097de:	2300      	movs	r3, #0
 80097e0:	9300      	str	r3, [sp, #0]
 80097e2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80097e6:	68f8      	ldr	r0, [r7, #12]
 80097e8:	f000 fbda 	bl	8009fa0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80097f0:	b29b      	uxth	r3, r3
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d19e      	bne.n	8009734 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80097f6:	697a      	ldr	r2, [r7, #20]
 80097f8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80097fa:	68f8      	ldr	r0, [r7, #12]
 80097fc:	f000 faac 	bl	8009d58 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009800:	4603      	mov	r3, r0
 8009802:	2b00      	cmp	r3, #0
 8009804:	d001      	beq.n	800980a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8009806:	2301      	movs	r3, #1
 8009808:	e01a      	b.n	8009840 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	2220      	movs	r2, #32
 8009810:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	6859      	ldr	r1, [r3, #4]
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	681a      	ldr	r2, [r3, #0]
 800981c:	4b0a      	ldr	r3, [pc, #40]	@ (8009848 <HAL_I2C_Mem_Write+0x224>)
 800981e:	400b      	ands	r3, r1
 8009820:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	2220      	movs	r2, #32
 8009826:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	2200      	movs	r2, #0
 800982e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	2200      	movs	r2, #0
 8009836:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800983a:	2300      	movs	r3, #0
 800983c:	e000      	b.n	8009840 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800983e:	2302      	movs	r3, #2
  }
}
 8009840:	4618      	mov	r0, r3
 8009842:	3718      	adds	r7, #24
 8009844:	46bd      	mov	sp, r7
 8009846:	bd80      	pop	{r7, pc}
 8009848:	fe00e800 	.word	0xfe00e800

0800984c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800984c:	b580      	push	{r7, lr}
 800984e:	b088      	sub	sp, #32
 8009850:	af02      	add	r7, sp, #8
 8009852:	60f8      	str	r0, [r7, #12]
 8009854:	4608      	mov	r0, r1
 8009856:	4611      	mov	r1, r2
 8009858:	461a      	mov	r2, r3
 800985a:	4603      	mov	r3, r0
 800985c:	817b      	strh	r3, [r7, #10]
 800985e:	460b      	mov	r3, r1
 8009860:	813b      	strh	r3, [r7, #8]
 8009862:	4613      	mov	r3, r2
 8009864:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800986c:	b2db      	uxtb	r3, r3
 800986e:	2b20      	cmp	r3, #32
 8009870:	f040 80fd 	bne.w	8009a6e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8009874:	6a3b      	ldr	r3, [r7, #32]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d002      	beq.n	8009880 <HAL_I2C_Mem_Read+0x34>
 800987a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800987c:	2b00      	cmp	r3, #0
 800987e:	d105      	bne.n	800988c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009886:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009888:	2301      	movs	r3, #1
 800988a:	e0f1      	b.n	8009a70 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009892:	2b01      	cmp	r3, #1
 8009894:	d101      	bne.n	800989a <HAL_I2C_Mem_Read+0x4e>
 8009896:	2302      	movs	r3, #2
 8009898:	e0ea      	b.n	8009a70 <HAL_I2C_Mem_Read+0x224>
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	2201      	movs	r2, #1
 800989e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80098a2:	f7fd feb1 	bl	8007608 <HAL_GetTick>
 80098a6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80098a8:	697b      	ldr	r3, [r7, #20]
 80098aa:	9300      	str	r3, [sp, #0]
 80098ac:	2319      	movs	r3, #25
 80098ae:	2201      	movs	r2, #1
 80098b0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80098b4:	68f8      	ldr	r0, [r7, #12]
 80098b6:	f000 f9af 	bl	8009c18 <I2C_WaitOnFlagUntilTimeout>
 80098ba:	4603      	mov	r3, r0
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d001      	beq.n	80098c4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80098c0:	2301      	movs	r3, #1
 80098c2:	e0d5      	b.n	8009a70 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	2222      	movs	r2, #34	@ 0x22
 80098c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	2240      	movs	r2, #64	@ 0x40
 80098d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	2200      	movs	r2, #0
 80098d8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	6a3a      	ldr	r2, [r7, #32]
 80098de:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80098e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	2200      	movs	r2, #0
 80098ea:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80098ec:	88f8      	ldrh	r0, [r7, #6]
 80098ee:	893a      	ldrh	r2, [r7, #8]
 80098f0:	8979      	ldrh	r1, [r7, #10]
 80098f2:	697b      	ldr	r3, [r7, #20]
 80098f4:	9301      	str	r3, [sp, #4]
 80098f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098f8:	9300      	str	r3, [sp, #0]
 80098fa:	4603      	mov	r3, r0
 80098fc:	68f8      	ldr	r0, [r7, #12]
 80098fe:	f000 f913 	bl	8009b28 <I2C_RequestMemoryRead>
 8009902:	4603      	mov	r3, r0
 8009904:	2b00      	cmp	r3, #0
 8009906:	d005      	beq.n	8009914 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	2200      	movs	r2, #0
 800990c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8009910:	2301      	movs	r3, #1
 8009912:	e0ad      	b.n	8009a70 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009918:	b29b      	uxth	r3, r3
 800991a:	2bff      	cmp	r3, #255	@ 0xff
 800991c:	d90e      	bls.n	800993c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	22ff      	movs	r2, #255	@ 0xff
 8009922:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009928:	b2da      	uxtb	r2, r3
 800992a:	8979      	ldrh	r1, [r7, #10]
 800992c:	4b52      	ldr	r3, [pc, #328]	@ (8009a78 <HAL_I2C_Mem_Read+0x22c>)
 800992e:	9300      	str	r3, [sp, #0]
 8009930:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009934:	68f8      	ldr	r0, [r7, #12]
 8009936:	f000 fb33 	bl	8009fa0 <I2C_TransferConfig>
 800993a:	e00f      	b.n	800995c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009940:	b29a      	uxth	r2, r3
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800994a:	b2da      	uxtb	r2, r3
 800994c:	8979      	ldrh	r1, [r7, #10]
 800994e:	4b4a      	ldr	r3, [pc, #296]	@ (8009a78 <HAL_I2C_Mem_Read+0x22c>)
 8009950:	9300      	str	r3, [sp, #0]
 8009952:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009956:	68f8      	ldr	r0, [r7, #12]
 8009958:	f000 fb22 	bl	8009fa0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800995c:	697b      	ldr	r3, [r7, #20]
 800995e:	9300      	str	r3, [sp, #0]
 8009960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009962:	2200      	movs	r2, #0
 8009964:	2104      	movs	r1, #4
 8009966:	68f8      	ldr	r0, [r7, #12]
 8009968:	f000 f956 	bl	8009c18 <I2C_WaitOnFlagUntilTimeout>
 800996c:	4603      	mov	r3, r0
 800996e:	2b00      	cmp	r3, #0
 8009970:	d001      	beq.n	8009976 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8009972:	2301      	movs	r3, #1
 8009974:	e07c      	b.n	8009a70 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009980:	b2d2      	uxtb	r2, r2
 8009982:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009988:	1c5a      	adds	r2, r3, #1
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009992:	3b01      	subs	r3, #1
 8009994:	b29a      	uxth	r2, r3
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800999e:	b29b      	uxth	r3, r3
 80099a0:	3b01      	subs	r3, #1
 80099a2:	b29a      	uxth	r2, r3
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80099ac:	b29b      	uxth	r3, r3
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d034      	beq.n	8009a1c <HAL_I2C_Mem_Read+0x1d0>
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d130      	bne.n	8009a1c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80099ba:	697b      	ldr	r3, [r7, #20]
 80099bc:	9300      	str	r3, [sp, #0]
 80099be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099c0:	2200      	movs	r2, #0
 80099c2:	2180      	movs	r1, #128	@ 0x80
 80099c4:	68f8      	ldr	r0, [r7, #12]
 80099c6:	f000 f927 	bl	8009c18 <I2C_WaitOnFlagUntilTimeout>
 80099ca:	4603      	mov	r3, r0
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d001      	beq.n	80099d4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80099d0:	2301      	movs	r3, #1
 80099d2:	e04d      	b.n	8009a70 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80099d8:	b29b      	uxth	r3, r3
 80099da:	2bff      	cmp	r3, #255	@ 0xff
 80099dc:	d90e      	bls.n	80099fc <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	22ff      	movs	r2, #255	@ 0xff
 80099e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80099e8:	b2da      	uxtb	r2, r3
 80099ea:	8979      	ldrh	r1, [r7, #10]
 80099ec:	2300      	movs	r3, #0
 80099ee:	9300      	str	r3, [sp, #0]
 80099f0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80099f4:	68f8      	ldr	r0, [r7, #12]
 80099f6:	f000 fad3 	bl	8009fa0 <I2C_TransferConfig>
 80099fa:	e00f      	b.n	8009a1c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a00:	b29a      	uxth	r2, r3
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a0a:	b2da      	uxtb	r2, r3
 8009a0c:	8979      	ldrh	r1, [r7, #10]
 8009a0e:	2300      	movs	r3, #0
 8009a10:	9300      	str	r3, [sp, #0]
 8009a12:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009a16:	68f8      	ldr	r0, [r7, #12]
 8009a18:	f000 fac2 	bl	8009fa0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a20:	b29b      	uxth	r3, r3
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d19a      	bne.n	800995c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009a26:	697a      	ldr	r2, [r7, #20]
 8009a28:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009a2a:	68f8      	ldr	r0, [r7, #12]
 8009a2c:	f000 f994 	bl	8009d58 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009a30:	4603      	mov	r3, r0
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d001      	beq.n	8009a3a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8009a36:	2301      	movs	r3, #1
 8009a38:	e01a      	b.n	8009a70 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	2220      	movs	r2, #32
 8009a40:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	6859      	ldr	r1, [r3, #4]
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	681a      	ldr	r2, [r3, #0]
 8009a4c:	4b0b      	ldr	r3, [pc, #44]	@ (8009a7c <HAL_I2C_Mem_Read+0x230>)
 8009a4e:	400b      	ands	r3, r1
 8009a50:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	2220      	movs	r2, #32
 8009a56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	2200      	movs	r2, #0
 8009a5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	2200      	movs	r2, #0
 8009a66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	e000      	b.n	8009a70 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8009a6e:	2302      	movs	r3, #2
  }
}
 8009a70:	4618      	mov	r0, r3
 8009a72:	3718      	adds	r7, #24
 8009a74:	46bd      	mov	sp, r7
 8009a76:	bd80      	pop	{r7, pc}
 8009a78:	80002400 	.word	0x80002400
 8009a7c:	fe00e800 	.word	0xfe00e800

08009a80 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8009a80:	b580      	push	{r7, lr}
 8009a82:	b086      	sub	sp, #24
 8009a84:	af02      	add	r7, sp, #8
 8009a86:	60f8      	str	r0, [r7, #12]
 8009a88:	4608      	mov	r0, r1
 8009a8a:	4611      	mov	r1, r2
 8009a8c:	461a      	mov	r2, r3
 8009a8e:	4603      	mov	r3, r0
 8009a90:	817b      	strh	r3, [r7, #10]
 8009a92:	460b      	mov	r3, r1
 8009a94:	813b      	strh	r3, [r7, #8]
 8009a96:	4613      	mov	r3, r2
 8009a98:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8009a9a:	88fb      	ldrh	r3, [r7, #6]
 8009a9c:	b2da      	uxtb	r2, r3
 8009a9e:	8979      	ldrh	r1, [r7, #10]
 8009aa0:	4b20      	ldr	r3, [pc, #128]	@ (8009b24 <I2C_RequestMemoryWrite+0xa4>)
 8009aa2:	9300      	str	r3, [sp, #0]
 8009aa4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009aa8:	68f8      	ldr	r0, [r7, #12]
 8009aaa:	f000 fa79 	bl	8009fa0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009aae:	69fa      	ldr	r2, [r7, #28]
 8009ab0:	69b9      	ldr	r1, [r7, #24]
 8009ab2:	68f8      	ldr	r0, [r7, #12]
 8009ab4:	f000 f909 	bl	8009cca <I2C_WaitOnTXISFlagUntilTimeout>
 8009ab8:	4603      	mov	r3, r0
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d001      	beq.n	8009ac2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8009abe:	2301      	movs	r3, #1
 8009ac0:	e02c      	b.n	8009b1c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009ac2:	88fb      	ldrh	r3, [r7, #6]
 8009ac4:	2b01      	cmp	r3, #1
 8009ac6:	d105      	bne.n	8009ad4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009ac8:	893b      	ldrh	r3, [r7, #8]
 8009aca:	b2da      	uxtb	r2, r3
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	629a      	str	r2, [r3, #40]	@ 0x28
 8009ad2:	e015      	b.n	8009b00 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009ad4:	893b      	ldrh	r3, [r7, #8]
 8009ad6:	0a1b      	lsrs	r3, r3, #8
 8009ad8:	b29b      	uxth	r3, r3
 8009ada:	b2da      	uxtb	r2, r3
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009ae2:	69fa      	ldr	r2, [r7, #28]
 8009ae4:	69b9      	ldr	r1, [r7, #24]
 8009ae6:	68f8      	ldr	r0, [r7, #12]
 8009ae8:	f000 f8ef 	bl	8009cca <I2C_WaitOnTXISFlagUntilTimeout>
 8009aec:	4603      	mov	r3, r0
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d001      	beq.n	8009af6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8009af2:	2301      	movs	r3, #1
 8009af4:	e012      	b.n	8009b1c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009af6:	893b      	ldrh	r3, [r7, #8]
 8009af8:	b2da      	uxtb	r2, r3
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8009b00:	69fb      	ldr	r3, [r7, #28]
 8009b02:	9300      	str	r3, [sp, #0]
 8009b04:	69bb      	ldr	r3, [r7, #24]
 8009b06:	2200      	movs	r2, #0
 8009b08:	2180      	movs	r1, #128	@ 0x80
 8009b0a:	68f8      	ldr	r0, [r7, #12]
 8009b0c:	f000 f884 	bl	8009c18 <I2C_WaitOnFlagUntilTimeout>
 8009b10:	4603      	mov	r3, r0
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d001      	beq.n	8009b1a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8009b16:	2301      	movs	r3, #1
 8009b18:	e000      	b.n	8009b1c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8009b1a:	2300      	movs	r3, #0
}
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	3710      	adds	r7, #16
 8009b20:	46bd      	mov	sp, r7
 8009b22:	bd80      	pop	{r7, pc}
 8009b24:	80002000 	.word	0x80002000

08009b28 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8009b28:	b580      	push	{r7, lr}
 8009b2a:	b086      	sub	sp, #24
 8009b2c:	af02      	add	r7, sp, #8
 8009b2e:	60f8      	str	r0, [r7, #12]
 8009b30:	4608      	mov	r0, r1
 8009b32:	4611      	mov	r1, r2
 8009b34:	461a      	mov	r2, r3
 8009b36:	4603      	mov	r3, r0
 8009b38:	817b      	strh	r3, [r7, #10]
 8009b3a:	460b      	mov	r3, r1
 8009b3c:	813b      	strh	r3, [r7, #8]
 8009b3e:	4613      	mov	r3, r2
 8009b40:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8009b42:	88fb      	ldrh	r3, [r7, #6]
 8009b44:	b2da      	uxtb	r2, r3
 8009b46:	8979      	ldrh	r1, [r7, #10]
 8009b48:	4b20      	ldr	r3, [pc, #128]	@ (8009bcc <I2C_RequestMemoryRead+0xa4>)
 8009b4a:	9300      	str	r3, [sp, #0]
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	68f8      	ldr	r0, [r7, #12]
 8009b50:	f000 fa26 	bl	8009fa0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009b54:	69fa      	ldr	r2, [r7, #28]
 8009b56:	69b9      	ldr	r1, [r7, #24]
 8009b58:	68f8      	ldr	r0, [r7, #12]
 8009b5a:	f000 f8b6 	bl	8009cca <I2C_WaitOnTXISFlagUntilTimeout>
 8009b5e:	4603      	mov	r3, r0
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d001      	beq.n	8009b68 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8009b64:	2301      	movs	r3, #1
 8009b66:	e02c      	b.n	8009bc2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009b68:	88fb      	ldrh	r3, [r7, #6]
 8009b6a:	2b01      	cmp	r3, #1
 8009b6c:	d105      	bne.n	8009b7a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009b6e:	893b      	ldrh	r3, [r7, #8]
 8009b70:	b2da      	uxtb	r2, r3
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	629a      	str	r2, [r3, #40]	@ 0x28
 8009b78:	e015      	b.n	8009ba6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009b7a:	893b      	ldrh	r3, [r7, #8]
 8009b7c:	0a1b      	lsrs	r3, r3, #8
 8009b7e:	b29b      	uxth	r3, r3
 8009b80:	b2da      	uxtb	r2, r3
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009b88:	69fa      	ldr	r2, [r7, #28]
 8009b8a:	69b9      	ldr	r1, [r7, #24]
 8009b8c:	68f8      	ldr	r0, [r7, #12]
 8009b8e:	f000 f89c 	bl	8009cca <I2C_WaitOnTXISFlagUntilTimeout>
 8009b92:	4603      	mov	r3, r0
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d001      	beq.n	8009b9c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8009b98:	2301      	movs	r3, #1
 8009b9a:	e012      	b.n	8009bc2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009b9c:	893b      	ldrh	r3, [r7, #8]
 8009b9e:	b2da      	uxtb	r2, r3
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8009ba6:	69fb      	ldr	r3, [r7, #28]
 8009ba8:	9300      	str	r3, [sp, #0]
 8009baa:	69bb      	ldr	r3, [r7, #24]
 8009bac:	2200      	movs	r2, #0
 8009bae:	2140      	movs	r1, #64	@ 0x40
 8009bb0:	68f8      	ldr	r0, [r7, #12]
 8009bb2:	f000 f831 	bl	8009c18 <I2C_WaitOnFlagUntilTimeout>
 8009bb6:	4603      	mov	r3, r0
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d001      	beq.n	8009bc0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8009bbc:	2301      	movs	r3, #1
 8009bbe:	e000      	b.n	8009bc2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8009bc0:	2300      	movs	r3, #0
}
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	3710      	adds	r7, #16
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	bd80      	pop	{r7, pc}
 8009bca:	bf00      	nop
 8009bcc:	80002000 	.word	0x80002000

08009bd0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009bd0:	b480      	push	{r7}
 8009bd2:	b083      	sub	sp, #12
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	699b      	ldr	r3, [r3, #24]
 8009bde:	f003 0302 	and.w	r3, r3, #2
 8009be2:	2b02      	cmp	r3, #2
 8009be4:	d103      	bne.n	8009bee <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	2200      	movs	r2, #0
 8009bec:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	699b      	ldr	r3, [r3, #24]
 8009bf4:	f003 0301 	and.w	r3, r3, #1
 8009bf8:	2b01      	cmp	r3, #1
 8009bfa:	d007      	beq.n	8009c0c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	699a      	ldr	r2, [r3, #24]
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	f042 0201 	orr.w	r2, r2, #1
 8009c0a:	619a      	str	r2, [r3, #24]
  }
}
 8009c0c:	bf00      	nop
 8009c0e:	370c      	adds	r7, #12
 8009c10:	46bd      	mov	sp, r7
 8009c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c16:	4770      	bx	lr

08009c18 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009c18:	b580      	push	{r7, lr}
 8009c1a:	b084      	sub	sp, #16
 8009c1c:	af00      	add	r7, sp, #0
 8009c1e:	60f8      	str	r0, [r7, #12]
 8009c20:	60b9      	str	r1, [r7, #8]
 8009c22:	603b      	str	r3, [r7, #0]
 8009c24:	4613      	mov	r3, r2
 8009c26:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009c28:	e03b      	b.n	8009ca2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009c2a:	69ba      	ldr	r2, [r7, #24]
 8009c2c:	6839      	ldr	r1, [r7, #0]
 8009c2e:	68f8      	ldr	r0, [r7, #12]
 8009c30:	f000 f8d6 	bl	8009de0 <I2C_IsErrorOccurred>
 8009c34:	4603      	mov	r3, r0
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d001      	beq.n	8009c3e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8009c3a:	2301      	movs	r3, #1
 8009c3c:	e041      	b.n	8009cc2 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009c3e:	683b      	ldr	r3, [r7, #0]
 8009c40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c44:	d02d      	beq.n	8009ca2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009c46:	f7fd fcdf 	bl	8007608 <HAL_GetTick>
 8009c4a:	4602      	mov	r2, r0
 8009c4c:	69bb      	ldr	r3, [r7, #24]
 8009c4e:	1ad3      	subs	r3, r2, r3
 8009c50:	683a      	ldr	r2, [r7, #0]
 8009c52:	429a      	cmp	r2, r3
 8009c54:	d302      	bcc.n	8009c5c <I2C_WaitOnFlagUntilTimeout+0x44>
 8009c56:	683b      	ldr	r3, [r7, #0]
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d122      	bne.n	8009ca2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	699a      	ldr	r2, [r3, #24]
 8009c62:	68bb      	ldr	r3, [r7, #8]
 8009c64:	4013      	ands	r3, r2
 8009c66:	68ba      	ldr	r2, [r7, #8]
 8009c68:	429a      	cmp	r2, r3
 8009c6a:	bf0c      	ite	eq
 8009c6c:	2301      	moveq	r3, #1
 8009c6e:	2300      	movne	r3, #0
 8009c70:	b2db      	uxtb	r3, r3
 8009c72:	461a      	mov	r2, r3
 8009c74:	79fb      	ldrb	r3, [r7, #7]
 8009c76:	429a      	cmp	r2, r3
 8009c78:	d113      	bne.n	8009ca2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c7e:	f043 0220 	orr.w	r2, r3, #32
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	2220      	movs	r2, #32
 8009c8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	2200      	movs	r2, #0
 8009c92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	2200      	movs	r2, #0
 8009c9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8009c9e:	2301      	movs	r3, #1
 8009ca0:	e00f      	b.n	8009cc2 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	699a      	ldr	r2, [r3, #24]
 8009ca8:	68bb      	ldr	r3, [r7, #8]
 8009caa:	4013      	ands	r3, r2
 8009cac:	68ba      	ldr	r2, [r7, #8]
 8009cae:	429a      	cmp	r2, r3
 8009cb0:	bf0c      	ite	eq
 8009cb2:	2301      	moveq	r3, #1
 8009cb4:	2300      	movne	r3, #0
 8009cb6:	b2db      	uxtb	r3, r3
 8009cb8:	461a      	mov	r2, r3
 8009cba:	79fb      	ldrb	r3, [r7, #7]
 8009cbc:	429a      	cmp	r2, r3
 8009cbe:	d0b4      	beq.n	8009c2a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009cc0:	2300      	movs	r3, #0
}
 8009cc2:	4618      	mov	r0, r3
 8009cc4:	3710      	adds	r7, #16
 8009cc6:	46bd      	mov	sp, r7
 8009cc8:	bd80      	pop	{r7, pc}

08009cca <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009cca:	b580      	push	{r7, lr}
 8009ccc:	b084      	sub	sp, #16
 8009cce:	af00      	add	r7, sp, #0
 8009cd0:	60f8      	str	r0, [r7, #12]
 8009cd2:	60b9      	str	r1, [r7, #8]
 8009cd4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009cd6:	e033      	b.n	8009d40 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009cd8:	687a      	ldr	r2, [r7, #4]
 8009cda:	68b9      	ldr	r1, [r7, #8]
 8009cdc:	68f8      	ldr	r0, [r7, #12]
 8009cde:	f000 f87f 	bl	8009de0 <I2C_IsErrorOccurred>
 8009ce2:	4603      	mov	r3, r0
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d001      	beq.n	8009cec <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009ce8:	2301      	movs	r3, #1
 8009cea:	e031      	b.n	8009d50 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009cec:	68bb      	ldr	r3, [r7, #8]
 8009cee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cf2:	d025      	beq.n	8009d40 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009cf4:	f7fd fc88 	bl	8007608 <HAL_GetTick>
 8009cf8:	4602      	mov	r2, r0
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	1ad3      	subs	r3, r2, r3
 8009cfe:	68ba      	ldr	r2, [r7, #8]
 8009d00:	429a      	cmp	r2, r3
 8009d02:	d302      	bcc.n	8009d0a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009d04:	68bb      	ldr	r3, [r7, #8]
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d11a      	bne.n	8009d40 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	699b      	ldr	r3, [r3, #24]
 8009d10:	f003 0302 	and.w	r3, r3, #2
 8009d14:	2b02      	cmp	r3, #2
 8009d16:	d013      	beq.n	8009d40 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d1c:	f043 0220 	orr.w	r2, r3, #32
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	2220      	movs	r2, #32
 8009d28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	2200      	movs	r2, #0
 8009d30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	2200      	movs	r2, #0
 8009d38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009d3c:	2301      	movs	r3, #1
 8009d3e:	e007      	b.n	8009d50 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	699b      	ldr	r3, [r3, #24]
 8009d46:	f003 0302 	and.w	r3, r3, #2
 8009d4a:	2b02      	cmp	r3, #2
 8009d4c:	d1c4      	bne.n	8009cd8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009d4e:	2300      	movs	r3, #0
}
 8009d50:	4618      	mov	r0, r3
 8009d52:	3710      	adds	r7, #16
 8009d54:	46bd      	mov	sp, r7
 8009d56:	bd80      	pop	{r7, pc}

08009d58 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009d58:	b580      	push	{r7, lr}
 8009d5a:	b084      	sub	sp, #16
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	60f8      	str	r0, [r7, #12]
 8009d60:	60b9      	str	r1, [r7, #8]
 8009d62:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009d64:	e02f      	b.n	8009dc6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009d66:	687a      	ldr	r2, [r7, #4]
 8009d68:	68b9      	ldr	r1, [r7, #8]
 8009d6a:	68f8      	ldr	r0, [r7, #12]
 8009d6c:	f000 f838 	bl	8009de0 <I2C_IsErrorOccurred>
 8009d70:	4603      	mov	r3, r0
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d001      	beq.n	8009d7a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009d76:	2301      	movs	r3, #1
 8009d78:	e02d      	b.n	8009dd6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d7a:	f7fd fc45 	bl	8007608 <HAL_GetTick>
 8009d7e:	4602      	mov	r2, r0
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	1ad3      	subs	r3, r2, r3
 8009d84:	68ba      	ldr	r2, [r7, #8]
 8009d86:	429a      	cmp	r2, r3
 8009d88:	d302      	bcc.n	8009d90 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8009d8a:	68bb      	ldr	r3, [r7, #8]
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d11a      	bne.n	8009dc6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	699b      	ldr	r3, [r3, #24]
 8009d96:	f003 0320 	and.w	r3, r3, #32
 8009d9a:	2b20      	cmp	r3, #32
 8009d9c:	d013      	beq.n	8009dc6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009da2:	f043 0220 	orr.w	r2, r3, #32
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	2220      	movs	r2, #32
 8009dae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	2200      	movs	r2, #0
 8009db6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	2200      	movs	r2, #0
 8009dbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8009dc2:	2301      	movs	r3, #1
 8009dc4:	e007      	b.n	8009dd6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	699b      	ldr	r3, [r3, #24]
 8009dcc:	f003 0320 	and.w	r3, r3, #32
 8009dd0:	2b20      	cmp	r3, #32
 8009dd2:	d1c8      	bne.n	8009d66 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009dd4:	2300      	movs	r3, #0
}
 8009dd6:	4618      	mov	r0, r3
 8009dd8:	3710      	adds	r7, #16
 8009dda:	46bd      	mov	sp, r7
 8009ddc:	bd80      	pop	{r7, pc}
	...

08009de0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009de0:	b580      	push	{r7, lr}
 8009de2:	b08a      	sub	sp, #40	@ 0x28
 8009de4:	af00      	add	r7, sp, #0
 8009de6:	60f8      	str	r0, [r7, #12]
 8009de8:	60b9      	str	r1, [r7, #8]
 8009dea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009dec:	2300      	movs	r3, #0
 8009dee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	699b      	ldr	r3, [r3, #24]
 8009df8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8009dfa:	2300      	movs	r3, #0
 8009dfc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8009e02:	69bb      	ldr	r3, [r7, #24]
 8009e04:	f003 0310 	and.w	r3, r3, #16
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d068      	beq.n	8009ede <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	2210      	movs	r2, #16
 8009e12:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009e14:	e049      	b.n	8009eaa <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8009e16:	68bb      	ldr	r3, [r7, #8]
 8009e18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e1c:	d045      	beq.n	8009eaa <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009e1e:	f7fd fbf3 	bl	8007608 <HAL_GetTick>
 8009e22:	4602      	mov	r2, r0
 8009e24:	69fb      	ldr	r3, [r7, #28]
 8009e26:	1ad3      	subs	r3, r2, r3
 8009e28:	68ba      	ldr	r2, [r7, #8]
 8009e2a:	429a      	cmp	r2, r3
 8009e2c:	d302      	bcc.n	8009e34 <I2C_IsErrorOccurred+0x54>
 8009e2e:	68bb      	ldr	r3, [r7, #8]
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d13a      	bne.n	8009eaa <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	685b      	ldr	r3, [r3, #4]
 8009e3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009e3e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009e46:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	699b      	ldr	r3, [r3, #24]
 8009e4e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009e52:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009e56:	d121      	bne.n	8009e9c <I2C_IsErrorOccurred+0xbc>
 8009e58:	697b      	ldr	r3, [r7, #20]
 8009e5a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009e5e:	d01d      	beq.n	8009e9c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8009e60:	7cfb      	ldrb	r3, [r7, #19]
 8009e62:	2b20      	cmp	r3, #32
 8009e64:	d01a      	beq.n	8009e9c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	685a      	ldr	r2, [r3, #4]
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009e74:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8009e76:	f7fd fbc7 	bl	8007608 <HAL_GetTick>
 8009e7a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009e7c:	e00e      	b.n	8009e9c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8009e7e:	f7fd fbc3 	bl	8007608 <HAL_GetTick>
 8009e82:	4602      	mov	r2, r0
 8009e84:	69fb      	ldr	r3, [r7, #28]
 8009e86:	1ad3      	subs	r3, r2, r3
 8009e88:	2b19      	cmp	r3, #25
 8009e8a:	d907      	bls.n	8009e9c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8009e8c:	6a3b      	ldr	r3, [r7, #32]
 8009e8e:	f043 0320 	orr.w	r3, r3, #32
 8009e92:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8009e94:	2301      	movs	r3, #1
 8009e96:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8009e9a:	e006      	b.n	8009eaa <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	699b      	ldr	r3, [r3, #24]
 8009ea2:	f003 0320 	and.w	r3, r3, #32
 8009ea6:	2b20      	cmp	r3, #32
 8009ea8:	d1e9      	bne.n	8009e7e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	699b      	ldr	r3, [r3, #24]
 8009eb0:	f003 0320 	and.w	r3, r3, #32
 8009eb4:	2b20      	cmp	r3, #32
 8009eb6:	d003      	beq.n	8009ec0 <I2C_IsErrorOccurred+0xe0>
 8009eb8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d0aa      	beq.n	8009e16 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8009ec0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d103      	bne.n	8009ed0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	2220      	movs	r2, #32
 8009ece:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8009ed0:	6a3b      	ldr	r3, [r7, #32]
 8009ed2:	f043 0304 	orr.w	r3, r3, #4
 8009ed6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8009ed8:	2301      	movs	r3, #1
 8009eda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	699b      	ldr	r3, [r3, #24]
 8009ee4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8009ee6:	69bb      	ldr	r3, [r7, #24]
 8009ee8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d00b      	beq.n	8009f08 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8009ef0:	6a3b      	ldr	r3, [r7, #32]
 8009ef2:	f043 0301 	orr.w	r3, r3, #1
 8009ef6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009f00:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009f02:	2301      	movs	r3, #1
 8009f04:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009f08:	69bb      	ldr	r3, [r7, #24]
 8009f0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d00b      	beq.n	8009f2a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8009f12:	6a3b      	ldr	r3, [r7, #32]
 8009f14:	f043 0308 	orr.w	r3, r3, #8
 8009f18:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009f22:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009f24:	2301      	movs	r3, #1
 8009f26:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8009f2a:	69bb      	ldr	r3, [r7, #24]
 8009f2c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d00b      	beq.n	8009f4c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8009f34:	6a3b      	ldr	r3, [r7, #32]
 8009f36:	f043 0302 	orr.w	r3, r3, #2
 8009f3a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009f44:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009f46:	2301      	movs	r3, #1
 8009f48:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8009f4c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d01c      	beq.n	8009f8e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009f54:	68f8      	ldr	r0, [r7, #12]
 8009f56:	f7ff fe3b 	bl	8009bd0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	6859      	ldr	r1, [r3, #4]
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	681a      	ldr	r2, [r3, #0]
 8009f64:	4b0d      	ldr	r3, [pc, #52]	@ (8009f9c <I2C_IsErrorOccurred+0x1bc>)
 8009f66:	400b      	ands	r3, r1
 8009f68:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009f6e:	6a3b      	ldr	r3, [r7, #32]
 8009f70:	431a      	orrs	r2, r3
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	2220      	movs	r2, #32
 8009f7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	2200      	movs	r2, #0
 8009f82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	2200      	movs	r2, #0
 8009f8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8009f8e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8009f92:	4618      	mov	r0, r3
 8009f94:	3728      	adds	r7, #40	@ 0x28
 8009f96:	46bd      	mov	sp, r7
 8009f98:	bd80      	pop	{r7, pc}
 8009f9a:	bf00      	nop
 8009f9c:	fe00e800 	.word	0xfe00e800

08009fa0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8009fa0:	b480      	push	{r7}
 8009fa2:	b087      	sub	sp, #28
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	60f8      	str	r0, [r7, #12]
 8009fa8:	607b      	str	r3, [r7, #4]
 8009faa:	460b      	mov	r3, r1
 8009fac:	817b      	strh	r3, [r7, #10]
 8009fae:	4613      	mov	r3, r2
 8009fb0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009fb2:	897b      	ldrh	r3, [r7, #10]
 8009fb4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009fb8:	7a7b      	ldrb	r3, [r7, #9]
 8009fba:	041b      	lsls	r3, r3, #16
 8009fbc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009fc0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009fc6:	6a3b      	ldr	r3, [r7, #32]
 8009fc8:	4313      	orrs	r3, r2
 8009fca:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009fce:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	685a      	ldr	r2, [r3, #4]
 8009fd6:	6a3b      	ldr	r3, [r7, #32]
 8009fd8:	0d5b      	lsrs	r3, r3, #21
 8009fda:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8009fde:	4b08      	ldr	r3, [pc, #32]	@ (800a000 <I2C_TransferConfig+0x60>)
 8009fe0:	430b      	orrs	r3, r1
 8009fe2:	43db      	mvns	r3, r3
 8009fe4:	ea02 0103 	and.w	r1, r2, r3
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	697a      	ldr	r2, [r7, #20]
 8009fee:	430a      	orrs	r2, r1
 8009ff0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8009ff2:	bf00      	nop
 8009ff4:	371c      	adds	r7, #28
 8009ff6:	46bd      	mov	sp, r7
 8009ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ffc:	4770      	bx	lr
 8009ffe:	bf00      	nop
 800a000:	03ff63ff 	.word	0x03ff63ff

0800a004 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a004:	b480      	push	{r7}
 800a006:	b083      	sub	sp, #12
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
 800a00c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a014:	b2db      	uxtb	r3, r3
 800a016:	2b20      	cmp	r3, #32
 800a018:	d138      	bne.n	800a08c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a020:	2b01      	cmp	r3, #1
 800a022:	d101      	bne.n	800a028 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a024:	2302      	movs	r3, #2
 800a026:	e032      	b.n	800a08e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2201      	movs	r2, #1
 800a02c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	2224      	movs	r2, #36	@ 0x24
 800a034:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	681a      	ldr	r2, [r3, #0]
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	f022 0201 	bic.w	r2, r2, #1
 800a046:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	681a      	ldr	r2, [r3, #0]
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a056:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	6819      	ldr	r1, [r3, #0]
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	683a      	ldr	r2, [r7, #0]
 800a064:	430a      	orrs	r2, r1
 800a066:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	681a      	ldr	r2, [r3, #0]
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	f042 0201 	orr.w	r2, r2, #1
 800a076:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	2220      	movs	r2, #32
 800a07c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	2200      	movs	r2, #0
 800a084:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a088:	2300      	movs	r3, #0
 800a08a:	e000      	b.n	800a08e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a08c:	2302      	movs	r3, #2
  }
}
 800a08e:	4618      	mov	r0, r3
 800a090:	370c      	adds	r7, #12
 800a092:	46bd      	mov	sp, r7
 800a094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a098:	4770      	bx	lr

0800a09a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a09a:	b480      	push	{r7}
 800a09c:	b085      	sub	sp, #20
 800a09e:	af00      	add	r7, sp, #0
 800a0a0:	6078      	str	r0, [r7, #4]
 800a0a2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a0aa:	b2db      	uxtb	r3, r3
 800a0ac:	2b20      	cmp	r3, #32
 800a0ae:	d139      	bne.n	800a124 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a0b6:	2b01      	cmp	r3, #1
 800a0b8:	d101      	bne.n	800a0be <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a0ba:	2302      	movs	r3, #2
 800a0bc:	e033      	b.n	800a126 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	2201      	movs	r2, #1
 800a0c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	2224      	movs	r2, #36	@ 0x24
 800a0ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	681a      	ldr	r2, [r3, #0]
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	f022 0201 	bic.w	r2, r2, #1
 800a0dc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a0ec:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a0ee:	683b      	ldr	r3, [r7, #0]
 800a0f0:	021b      	lsls	r3, r3, #8
 800a0f2:	68fa      	ldr	r2, [r7, #12]
 800a0f4:	4313      	orrs	r3, r2
 800a0f6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	68fa      	ldr	r2, [r7, #12]
 800a0fe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	681a      	ldr	r2, [r3, #0]
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	f042 0201 	orr.w	r2, r2, #1
 800a10e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	2220      	movs	r2, #32
 800a114:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	2200      	movs	r2, #0
 800a11c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a120:	2300      	movs	r3, #0
 800a122:	e000      	b.n	800a126 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a124:	2302      	movs	r3, #2
  }
}
 800a126:	4618      	mov	r0, r3
 800a128:	3714      	adds	r7, #20
 800a12a:	46bd      	mov	sp, r7
 800a12c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a130:	4770      	bx	lr
	...

0800a134 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C3 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C3 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 800a134:	b480      	push	{r7}
 800a136:	b083      	sub	sp, #12
 800a138:	af00      	add	r7, sp, #0
 800a13a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 800a13c:	4b05      	ldr	r3, [pc, #20]	@ (800a154 <HAL_I2CEx_EnableFastModePlus+0x20>)
 800a13e:	685a      	ldr	r2, [r3, #4]
 800a140:	4904      	ldr	r1, [pc, #16]	@ (800a154 <HAL_I2CEx_EnableFastModePlus+0x20>)
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	4313      	orrs	r3, r2
 800a146:	604b      	str	r3, [r1, #4]
}
 800a148:	bf00      	nop
 800a14a:	370c      	adds	r7, #12
 800a14c:	46bd      	mov	sp, r7
 800a14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a152:	4770      	bx	lr
 800a154:	40010000 	.word	0x40010000

0800a158 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 800a158:	b580      	push	{r7, lr}
 800a15a:	b084      	sub	sp, #16
 800a15c:	af00      	add	r7, sp, #0
 800a15e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 800a160:	2300      	movs	r3, #0
 800a162:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	2b00      	cmp	r3, #0
 800a168:	d01e      	beq.n	800a1a8 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 800a16a:	4b13      	ldr	r3, [pc, #76]	@ (800a1b8 <HAL_IPCC_Init+0x60>)
 800a16c:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a174:	b2db      	uxtb	r3, r3
 800a176:	2b00      	cmp	r3, #0
 800a178:	d102      	bne.n	800a180 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 800a17a:	6878      	ldr	r0, [r7, #4]
 800a17c:	f7f8 fd2a 	bl	8002bd4 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 800a180:	68b8      	ldr	r0, [r7, #8]
 800a182:	f000 f85b 	bl	800a23c <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 800a186:	68bb      	ldr	r3, [r7, #8]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 800a18e:	68bb      	ldr	r3, [r7, #8]
 800a190:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 800a192:	6878      	ldr	r0, [r7, #4]
 800a194:	f000 f82c 	bl	800a1f0 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	2200      	movs	r2, #0
 800a19c:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	2201      	movs	r2, #1
 800a1a2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 800a1a6:	e001      	b.n	800a1ac <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 800a1a8:	2301      	movs	r3, #1
 800a1aa:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 800a1ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1ae:	4618      	mov	r0, r3
 800a1b0:	3710      	adds	r7, #16
 800a1b2:	46bd      	mov	sp, r7
 800a1b4:	bd80      	pop	{r7, pc}
 800a1b6:	bf00      	nop
 800a1b8:	58000c00 	.word	0x58000c00

0800a1bc <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 800a1bc:	b480      	push	{r7}
 800a1be:	b085      	sub	sp, #20
 800a1c0:	af00      	add	r7, sp, #0
 800a1c2:	60f8      	str	r0, [r7, #12]
 800a1c4:	60b9      	str	r1, [r7, #8]
 800a1c6:	4613      	mov	r3, r2
 800a1c8:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 800a1ca:	bf00      	nop
 800a1cc:	3714      	adds	r7, #20
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d4:	4770      	bx	lr

0800a1d6 <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 800a1d6:	b480      	push	{r7}
 800a1d8:	b085      	sub	sp, #20
 800a1da:	af00      	add	r7, sp, #0
 800a1dc:	60f8      	str	r0, [r7, #12]
 800a1de:	60b9      	str	r1, [r7, #8]
 800a1e0:	4613      	mov	r3, r2
 800a1e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 800a1e4:	bf00      	nop
 800a1e6:	3714      	adds	r7, #20
 800a1e8:	46bd      	mov	sp, r7
 800a1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ee:	4770      	bx	lr

0800a1f0 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 800a1f0:	b480      	push	{r7}
 800a1f2:	b085      	sub	sp, #20
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	60fb      	str	r3, [r7, #12]
 800a1fc:	e00f      	b.n	800a21e <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 800a1fe:	687a      	ldr	r2, [r7, #4]
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	009b      	lsls	r3, r3, #2
 800a204:	4413      	add	r3, r2
 800a206:	4a0b      	ldr	r2, [pc, #44]	@ (800a234 <IPCC_SetDefaultCallbacks+0x44>)
 800a208:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 800a20a:	687a      	ldr	r2, [r7, #4]
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	3306      	adds	r3, #6
 800a210:	009b      	lsls	r3, r3, #2
 800a212:	4413      	add	r3, r2
 800a214:	4a08      	ldr	r2, [pc, #32]	@ (800a238 <IPCC_SetDefaultCallbacks+0x48>)
 800a216:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	3301      	adds	r3, #1
 800a21c:	60fb      	str	r3, [r7, #12]
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	2b05      	cmp	r3, #5
 800a222:	d9ec      	bls.n	800a1fe <IPCC_SetDefaultCallbacks+0xe>
  }
}
 800a224:	bf00      	nop
 800a226:	bf00      	nop
 800a228:	3714      	adds	r7, #20
 800a22a:	46bd      	mov	sp, r7
 800a22c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a230:	4770      	bx	lr
 800a232:	bf00      	nop
 800a234:	0800a1bd 	.word	0x0800a1bd
 800a238:	0800a1d7 	.word	0x0800a1d7

0800a23c <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 800a23c:	b480      	push	{r7}
 800a23e:	b083      	sub	sp, #12
 800a240:	af00      	add	r7, sp, #0
 800a242:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	2200      	movs	r2, #0
 800a248:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 800a250:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	223f      	movs	r2, #63	@ 0x3f
 800a256:	609a      	str	r2, [r3, #8]
}
 800a258:	bf00      	nop
 800a25a:	370c      	adds	r7, #12
 800a25c:	46bd      	mov	sp, r7
 800a25e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a262:	4770      	bx	lr

0800a264 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800a264:	b580      	push	{r7, lr}
 800a266:	b084      	sub	sp, #16
 800a268:	af00      	add	r7, sp, #0
 800a26a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d101      	bne.n	800a276 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800a272:	2301      	movs	r3, #1
 800a274:	e0c0      	b.n	800a3f8 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 800a27c:	b2db      	uxtb	r3, r3
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d106      	bne.n	800a290 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	2200      	movs	r2, #0
 800a286:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800a28a:	6878      	ldr	r0, [r7, #4]
 800a28c:	f00e fcda 	bl	8018c44 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	2203      	movs	r2, #3
 800a294:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	4618      	mov	r0, r3
 800a29e:	f006 ffc4 	bl	801122a <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a2a2:	2300      	movs	r3, #0
 800a2a4:	73fb      	strb	r3, [r7, #15]
 800a2a6:	e03e      	b.n	800a326 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800a2a8:	7bfa      	ldrb	r2, [r7, #15]
 800a2aa:	6879      	ldr	r1, [r7, #4]
 800a2ac:	4613      	mov	r3, r2
 800a2ae:	009b      	lsls	r3, r3, #2
 800a2b0:	4413      	add	r3, r2
 800a2b2:	00db      	lsls	r3, r3, #3
 800a2b4:	440b      	add	r3, r1
 800a2b6:	3311      	adds	r3, #17
 800a2b8:	2201      	movs	r2, #1
 800a2ba:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800a2bc:	7bfa      	ldrb	r2, [r7, #15]
 800a2be:	6879      	ldr	r1, [r7, #4]
 800a2c0:	4613      	mov	r3, r2
 800a2c2:	009b      	lsls	r3, r3, #2
 800a2c4:	4413      	add	r3, r2
 800a2c6:	00db      	lsls	r3, r3, #3
 800a2c8:	440b      	add	r3, r1
 800a2ca:	3310      	adds	r3, #16
 800a2cc:	7bfa      	ldrb	r2, [r7, #15]
 800a2ce:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800a2d0:	7bfa      	ldrb	r2, [r7, #15]
 800a2d2:	6879      	ldr	r1, [r7, #4]
 800a2d4:	4613      	mov	r3, r2
 800a2d6:	009b      	lsls	r3, r3, #2
 800a2d8:	4413      	add	r3, r2
 800a2da:	00db      	lsls	r3, r3, #3
 800a2dc:	440b      	add	r3, r1
 800a2de:	3313      	adds	r3, #19
 800a2e0:	2200      	movs	r2, #0
 800a2e2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800a2e4:	7bfa      	ldrb	r2, [r7, #15]
 800a2e6:	6879      	ldr	r1, [r7, #4]
 800a2e8:	4613      	mov	r3, r2
 800a2ea:	009b      	lsls	r3, r3, #2
 800a2ec:	4413      	add	r3, r2
 800a2ee:	00db      	lsls	r3, r3, #3
 800a2f0:	440b      	add	r3, r1
 800a2f2:	3320      	adds	r3, #32
 800a2f4:	2200      	movs	r2, #0
 800a2f6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800a2f8:	7bfa      	ldrb	r2, [r7, #15]
 800a2fa:	6879      	ldr	r1, [r7, #4]
 800a2fc:	4613      	mov	r3, r2
 800a2fe:	009b      	lsls	r3, r3, #2
 800a300:	4413      	add	r3, r2
 800a302:	00db      	lsls	r3, r3, #3
 800a304:	440b      	add	r3, r1
 800a306:	3324      	adds	r3, #36	@ 0x24
 800a308:	2200      	movs	r2, #0
 800a30a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800a30c:	7bfb      	ldrb	r3, [r7, #15]
 800a30e:	6879      	ldr	r1, [r7, #4]
 800a310:	1c5a      	adds	r2, r3, #1
 800a312:	4613      	mov	r3, r2
 800a314:	009b      	lsls	r3, r3, #2
 800a316:	4413      	add	r3, r2
 800a318:	00db      	lsls	r3, r3, #3
 800a31a:	440b      	add	r3, r1
 800a31c:	2200      	movs	r2, #0
 800a31e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a320:	7bfb      	ldrb	r3, [r7, #15]
 800a322:	3301      	adds	r3, #1
 800a324:	73fb      	strb	r3, [r7, #15]
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	791b      	ldrb	r3, [r3, #4]
 800a32a:	7bfa      	ldrb	r2, [r7, #15]
 800a32c:	429a      	cmp	r2, r3
 800a32e:	d3bb      	bcc.n	800a2a8 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a330:	2300      	movs	r3, #0
 800a332:	73fb      	strb	r3, [r7, #15]
 800a334:	e044      	b.n	800a3c0 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800a336:	7bfa      	ldrb	r2, [r7, #15]
 800a338:	6879      	ldr	r1, [r7, #4]
 800a33a:	4613      	mov	r3, r2
 800a33c:	009b      	lsls	r3, r3, #2
 800a33e:	4413      	add	r3, r2
 800a340:	00db      	lsls	r3, r3, #3
 800a342:	440b      	add	r3, r1
 800a344:	f203 1351 	addw	r3, r3, #337	@ 0x151
 800a348:	2200      	movs	r2, #0
 800a34a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800a34c:	7bfa      	ldrb	r2, [r7, #15]
 800a34e:	6879      	ldr	r1, [r7, #4]
 800a350:	4613      	mov	r3, r2
 800a352:	009b      	lsls	r3, r3, #2
 800a354:	4413      	add	r3, r2
 800a356:	00db      	lsls	r3, r3, #3
 800a358:	440b      	add	r3, r1
 800a35a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a35e:	7bfa      	ldrb	r2, [r7, #15]
 800a360:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800a362:	7bfa      	ldrb	r2, [r7, #15]
 800a364:	6879      	ldr	r1, [r7, #4]
 800a366:	4613      	mov	r3, r2
 800a368:	009b      	lsls	r3, r3, #2
 800a36a:	4413      	add	r3, r2
 800a36c:	00db      	lsls	r3, r3, #3
 800a36e:	440b      	add	r3, r1
 800a370:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800a374:	2200      	movs	r2, #0
 800a376:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800a378:	7bfa      	ldrb	r2, [r7, #15]
 800a37a:	6879      	ldr	r1, [r7, #4]
 800a37c:	4613      	mov	r3, r2
 800a37e:	009b      	lsls	r3, r3, #2
 800a380:	4413      	add	r3, r2
 800a382:	00db      	lsls	r3, r3, #3
 800a384:	440b      	add	r3, r1
 800a386:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800a38a:	2200      	movs	r2, #0
 800a38c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800a38e:	7bfa      	ldrb	r2, [r7, #15]
 800a390:	6879      	ldr	r1, [r7, #4]
 800a392:	4613      	mov	r3, r2
 800a394:	009b      	lsls	r3, r3, #2
 800a396:	4413      	add	r3, r2
 800a398:	00db      	lsls	r3, r3, #3
 800a39a:	440b      	add	r3, r1
 800a39c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a3a0:	2200      	movs	r2, #0
 800a3a2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800a3a4:	7bfa      	ldrb	r2, [r7, #15]
 800a3a6:	6879      	ldr	r1, [r7, #4]
 800a3a8:	4613      	mov	r3, r2
 800a3aa:	009b      	lsls	r3, r3, #2
 800a3ac:	4413      	add	r3, r2
 800a3ae:	00db      	lsls	r3, r3, #3
 800a3b0:	440b      	add	r3, r1
 800a3b2:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800a3b6:	2200      	movs	r2, #0
 800a3b8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a3ba:	7bfb      	ldrb	r3, [r7, #15]
 800a3bc:	3301      	adds	r3, #1
 800a3be:	73fb      	strb	r3, [r7, #15]
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	791b      	ldrb	r3, [r3, #4]
 800a3c4:	7bfa      	ldrb	r2, [r7, #15]
 800a3c6:	429a      	cmp	r2, r3
 800a3c8:	d3b5      	bcc.n	800a336 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	6818      	ldr	r0, [r3, #0]
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	3304      	adds	r3, #4
 800a3d2:	e893 0006 	ldmia.w	r3, {r1, r2}
 800a3d6:	f006 ff43 	bl	8011260 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	2200      	movs	r2, #0
 800a3de:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	2201      	movs	r2, #1
 800a3e4:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	7a9b      	ldrb	r3, [r3, #10]
 800a3ec:	2b01      	cmp	r3, #1
 800a3ee:	d102      	bne.n	800a3f6 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800a3f0:	6878      	ldr	r0, [r7, #4]
 800a3f2:	f001 fc0e 	bl	800bc12 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800a3f6:	2300      	movs	r3, #0
}
 800a3f8:	4618      	mov	r0, r3
 800a3fa:	3710      	adds	r7, #16
 800a3fc:	46bd      	mov	sp, r7
 800a3fe:	bd80      	pop	{r7, pc}

0800a400 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800a400:	b580      	push	{r7, lr}
 800a402:	b082      	sub	sp, #8
 800a404:	af00      	add	r7, sp, #0
 800a406:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800a40e:	2b01      	cmp	r3, #1
 800a410:	d101      	bne.n	800a416 <HAL_PCD_Start+0x16>
 800a412:	2302      	movs	r3, #2
 800a414:	e012      	b.n	800a43c <HAL_PCD_Start+0x3c>
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	2201      	movs	r2, #1
 800a41a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	4618      	mov	r0, r3
 800a424:	f006 feea 	bl	80111fc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	4618      	mov	r0, r3
 800a42e:	f008 fcc7 	bl	8012dc0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	2200      	movs	r2, #0
 800a436:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800a43a:	2300      	movs	r3, #0
}
 800a43c:	4618      	mov	r0, r3
 800a43e:	3708      	adds	r7, #8
 800a440:	46bd      	mov	sp, r7
 800a442:	bd80      	pop	{r7, pc}

0800a444 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800a444:	b580      	push	{r7, lr}
 800a446:	b084      	sub	sp, #16
 800a448:	af00      	add	r7, sp, #0
 800a44a:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	4618      	mov	r0, r3
 800a452:	f008 fccc 	bl	8012dee <USB_ReadInterrupts>
 800a456:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d003      	beq.n	800a46a <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800a462:	6878      	ldr	r0, [r7, #4]
 800a464:	f000 fb06 	bl	800aa74 <PCD_EP_ISR_Handler>

    return;
 800a468:	e110      	b.n	800a68c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a470:	2b00      	cmp	r3, #0
 800a472:	d013      	beq.n	800a49c <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a47c:	b29a      	uxth	r2, r3
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a486:	b292      	uxth	r2, r2
 800a488:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800a48c:	6878      	ldr	r0, [r7, #4]
 800a48e:	f00e fc66 	bl	8018d5e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800a492:	2100      	movs	r1, #0
 800a494:	6878      	ldr	r0, [r7, #4]
 800a496:	f000 f8fc 	bl	800a692 <HAL_PCD_SetAddress>

    return;
 800a49a:	e0f7      	b.n	800a68c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d00c      	beq.n	800a4c0 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a4ae:	b29a      	uxth	r2, r3
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a4b8:	b292      	uxth	r2, r2
 800a4ba:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800a4be:	e0e5      	b.n	800a68c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d00c      	beq.n	800a4e4 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a4d2:	b29a      	uxth	r2, r3
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a4dc:	b292      	uxth	r2, r2
 800a4de:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800a4e2:	e0d3      	b.n	800a68c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d034      	beq.n	800a558 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800a4f6:	b29a      	uxth	r2, r3
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	f022 0204 	bic.w	r2, r2, #4
 800a500:	b292      	uxth	r2, r2
 800a502:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800a50e:	b29a      	uxth	r2, r3
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	f022 0208 	bic.w	r2, r2, #8
 800a518:	b292      	uxth	r2, r2
 800a51a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800a524:	2b01      	cmp	r3, #1
 800a526:	d107      	bne.n	800a538 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	2200      	movs	r2, #0
 800a52c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800a530:	2100      	movs	r1, #0
 800a532:	6878      	ldr	r0, [r7, #4]
 800a534:	f00e fe08 	bl	8019148 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800a538:	6878      	ldr	r0, [r7, #4]
 800a53a:	f00e fc49 	bl	8018dd0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a546:	b29a      	uxth	r2, r3
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a550:	b292      	uxth	r2, r2
 800a552:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800a556:	e099      	b.n	800a68c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d027      	beq.n	800a5b2 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800a56a:	b29a      	uxth	r2, r3
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	f042 0208 	orr.w	r2, r2, #8
 800a574:	b292      	uxth	r2, r2
 800a576:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a582:	b29a      	uxth	r2, r3
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a58c:	b292      	uxth	r2, r2
 800a58e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800a59a:	b29a      	uxth	r2, r3
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	f042 0204 	orr.w	r2, r2, #4
 800a5a4:	b292      	uxth	r2, r2
 800a5a6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800a5aa:	6878      	ldr	r0, [r7, #4]
 800a5ac:	f00e fbf6 	bl	8018d9c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800a5b0:	e06c      	b.n	800a68c <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d040      	beq.n	800a63e <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a5c4:	b29a      	uxth	r2, r3
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a5ce:	b292      	uxth	r2, r2
 800a5d0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d12b      	bne.n	800a636 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800a5e6:	b29a      	uxth	r2, r3
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	f042 0204 	orr.w	r2, r2, #4
 800a5f0:	b292      	uxth	r2, r2
 800a5f2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800a5fe:	b29a      	uxth	r2, r3
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	f042 0208 	orr.w	r2, r2, #8
 800a608:	b292      	uxth	r2, r2
 800a60a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	2201      	movs	r2, #1
 800a612:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800a61e:	b29b      	uxth	r3, r3
 800a620:	089b      	lsrs	r3, r3, #2
 800a622:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800a62c:	2101      	movs	r1, #1
 800a62e:	6878      	ldr	r0, [r7, #4]
 800a630:	f00e fd8a 	bl	8019148 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800a634:	e02a      	b.n	800a68c <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800a636:	6878      	ldr	r0, [r7, #4]
 800a638:	f00e fbb0 	bl	8018d9c <HAL_PCD_SuspendCallback>
    return;
 800a63c:	e026      	b.n	800a68c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a644:	2b00      	cmp	r3, #0
 800a646:	d00f      	beq.n	800a668 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a650:	b29a      	uxth	r2, r3
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800a65a:	b292      	uxth	r2, r2
 800a65c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800a660:	6878      	ldr	r0, [r7, #4]
 800a662:	f00e fb6e 	bl	8018d42 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800a666:	e011      	b.n	800a68c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d00c      	beq.n	800a68c <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a67a:	b29a      	uxth	r2, r3
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a684:	b292      	uxth	r2, r2
 800a686:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800a68a:	bf00      	nop
  }
}
 800a68c:	3710      	adds	r7, #16
 800a68e:	46bd      	mov	sp, r7
 800a690:	bd80      	pop	{r7, pc}

0800a692 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800a692:	b580      	push	{r7, lr}
 800a694:	b082      	sub	sp, #8
 800a696:	af00      	add	r7, sp, #0
 800a698:	6078      	str	r0, [r7, #4]
 800a69a:	460b      	mov	r3, r1
 800a69c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800a6a4:	2b01      	cmp	r3, #1
 800a6a6:	d101      	bne.n	800a6ac <HAL_PCD_SetAddress+0x1a>
 800a6a8:	2302      	movs	r3, #2
 800a6aa:	e012      	b.n	800a6d2 <HAL_PCD_SetAddress+0x40>
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	2201      	movs	r2, #1
 800a6b0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	78fa      	ldrb	r2, [r7, #3]
 800a6b8:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	78fa      	ldrb	r2, [r7, #3]
 800a6c0:	4611      	mov	r1, r2
 800a6c2:	4618      	mov	r0, r3
 800a6c4:	f008 fb68 	bl	8012d98 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800a6d0:	2300      	movs	r3, #0
}
 800a6d2:	4618      	mov	r0, r3
 800a6d4:	3708      	adds	r7, #8
 800a6d6:	46bd      	mov	sp, r7
 800a6d8:	bd80      	pop	{r7, pc}

0800a6da <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800a6da:	b580      	push	{r7, lr}
 800a6dc:	b084      	sub	sp, #16
 800a6de:	af00      	add	r7, sp, #0
 800a6e0:	6078      	str	r0, [r7, #4]
 800a6e2:	4608      	mov	r0, r1
 800a6e4:	4611      	mov	r1, r2
 800a6e6:	461a      	mov	r2, r3
 800a6e8:	4603      	mov	r3, r0
 800a6ea:	70fb      	strb	r3, [r7, #3]
 800a6ec:	460b      	mov	r3, r1
 800a6ee:	803b      	strh	r3, [r7, #0]
 800a6f0:	4613      	mov	r3, r2
 800a6f2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800a6f4:	2300      	movs	r3, #0
 800a6f6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800a6f8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	da0e      	bge.n	800a71e <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a700:	78fb      	ldrb	r3, [r7, #3]
 800a702:	f003 0207 	and.w	r2, r3, #7
 800a706:	4613      	mov	r3, r2
 800a708:	009b      	lsls	r3, r3, #2
 800a70a:	4413      	add	r3, r2
 800a70c:	00db      	lsls	r3, r3, #3
 800a70e:	3310      	adds	r3, #16
 800a710:	687a      	ldr	r2, [r7, #4]
 800a712:	4413      	add	r3, r2
 800a714:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	2201      	movs	r2, #1
 800a71a:	705a      	strb	r2, [r3, #1]
 800a71c:	e00e      	b.n	800a73c <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a71e:	78fb      	ldrb	r3, [r7, #3]
 800a720:	f003 0207 	and.w	r2, r3, #7
 800a724:	4613      	mov	r3, r2
 800a726:	009b      	lsls	r3, r3, #2
 800a728:	4413      	add	r3, r2
 800a72a:	00db      	lsls	r3, r3, #3
 800a72c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a730:	687a      	ldr	r2, [r7, #4]
 800a732:	4413      	add	r3, r2
 800a734:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	2200      	movs	r2, #0
 800a73a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800a73c:	78fb      	ldrb	r3, [r7, #3]
 800a73e:	f003 0307 	and.w	r3, r3, #7
 800a742:	b2da      	uxtb	r2, r3
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800a748:	883b      	ldrh	r3, [r7, #0]
 800a74a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	78ba      	ldrb	r2, [r7, #2]
 800a756:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800a758:	78bb      	ldrb	r3, [r7, #2]
 800a75a:	2b02      	cmp	r3, #2
 800a75c:	d102      	bne.n	800a764 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	2200      	movs	r2, #0
 800a762:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800a76a:	2b01      	cmp	r3, #1
 800a76c:	d101      	bne.n	800a772 <HAL_PCD_EP_Open+0x98>
 800a76e:	2302      	movs	r3, #2
 800a770:	e00e      	b.n	800a790 <HAL_PCD_EP_Open+0xb6>
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	2201      	movs	r2, #1
 800a776:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	68f9      	ldr	r1, [r7, #12]
 800a780:	4618      	mov	r0, r3
 800a782:	f006 fd8b 	bl	801129c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	2200      	movs	r2, #0
 800a78a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800a78e:	7afb      	ldrb	r3, [r7, #11]
}
 800a790:	4618      	mov	r0, r3
 800a792:	3710      	adds	r7, #16
 800a794:	46bd      	mov	sp, r7
 800a796:	bd80      	pop	{r7, pc}

0800a798 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a798:	b580      	push	{r7, lr}
 800a79a:	b084      	sub	sp, #16
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	6078      	str	r0, [r7, #4]
 800a7a0:	460b      	mov	r3, r1
 800a7a2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800a7a4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	da0e      	bge.n	800a7ca <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a7ac:	78fb      	ldrb	r3, [r7, #3]
 800a7ae:	f003 0207 	and.w	r2, r3, #7
 800a7b2:	4613      	mov	r3, r2
 800a7b4:	009b      	lsls	r3, r3, #2
 800a7b6:	4413      	add	r3, r2
 800a7b8:	00db      	lsls	r3, r3, #3
 800a7ba:	3310      	adds	r3, #16
 800a7bc:	687a      	ldr	r2, [r7, #4]
 800a7be:	4413      	add	r3, r2
 800a7c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	2201      	movs	r2, #1
 800a7c6:	705a      	strb	r2, [r3, #1]
 800a7c8:	e00e      	b.n	800a7e8 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a7ca:	78fb      	ldrb	r3, [r7, #3]
 800a7cc:	f003 0207 	and.w	r2, r3, #7
 800a7d0:	4613      	mov	r3, r2
 800a7d2:	009b      	lsls	r3, r3, #2
 800a7d4:	4413      	add	r3, r2
 800a7d6:	00db      	lsls	r3, r3, #3
 800a7d8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a7dc:	687a      	ldr	r2, [r7, #4]
 800a7de:	4413      	add	r3, r2
 800a7e0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	2200      	movs	r2, #0
 800a7e6:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800a7e8:	78fb      	ldrb	r3, [r7, #3]
 800a7ea:	f003 0307 	and.w	r3, r3, #7
 800a7ee:	b2da      	uxtb	r2, r3
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800a7fa:	2b01      	cmp	r3, #1
 800a7fc:	d101      	bne.n	800a802 <HAL_PCD_EP_Close+0x6a>
 800a7fe:	2302      	movs	r3, #2
 800a800:	e00e      	b.n	800a820 <HAL_PCD_EP_Close+0x88>
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	2201      	movs	r2, #1
 800a806:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	68f9      	ldr	r1, [r7, #12]
 800a810:	4618      	mov	r0, r3
 800a812:	f007 fa2b 	bl	8011c6c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	2200      	movs	r2, #0
 800a81a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800a81e:	2300      	movs	r3, #0
}
 800a820:	4618      	mov	r0, r3
 800a822:	3710      	adds	r7, #16
 800a824:	46bd      	mov	sp, r7
 800a826:	bd80      	pop	{r7, pc}

0800a828 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a828:	b580      	push	{r7, lr}
 800a82a:	b086      	sub	sp, #24
 800a82c:	af00      	add	r7, sp, #0
 800a82e:	60f8      	str	r0, [r7, #12]
 800a830:	607a      	str	r2, [r7, #4]
 800a832:	603b      	str	r3, [r7, #0]
 800a834:	460b      	mov	r3, r1
 800a836:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a838:	7afb      	ldrb	r3, [r7, #11]
 800a83a:	f003 0207 	and.w	r2, r3, #7
 800a83e:	4613      	mov	r3, r2
 800a840:	009b      	lsls	r3, r3, #2
 800a842:	4413      	add	r3, r2
 800a844:	00db      	lsls	r3, r3, #3
 800a846:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a84a:	68fa      	ldr	r2, [r7, #12]
 800a84c:	4413      	add	r3, r2
 800a84e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a850:	697b      	ldr	r3, [r7, #20]
 800a852:	687a      	ldr	r2, [r7, #4]
 800a854:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800a856:	697b      	ldr	r3, [r7, #20]
 800a858:	683a      	ldr	r2, [r7, #0]
 800a85a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800a85c:	697b      	ldr	r3, [r7, #20]
 800a85e:	2200      	movs	r2, #0
 800a860:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800a862:	697b      	ldr	r3, [r7, #20]
 800a864:	2200      	movs	r2, #0
 800a866:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a868:	7afb      	ldrb	r3, [r7, #11]
 800a86a:	f003 0307 	and.w	r3, r3, #7
 800a86e:	b2da      	uxtb	r2, r3
 800a870:	697b      	ldr	r3, [r7, #20]
 800a872:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	6979      	ldr	r1, [r7, #20]
 800a87a:	4618      	mov	r0, r3
 800a87c:	f007 fbe3 	bl	8012046 <USB_EPStartXfer>

  return HAL_OK;
 800a880:	2300      	movs	r3, #0
}
 800a882:	4618      	mov	r0, r3
 800a884:	3718      	adds	r7, #24
 800a886:	46bd      	mov	sp, r7
 800a888:	bd80      	pop	{r7, pc}

0800a88a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800a88a:	b480      	push	{r7}
 800a88c:	b083      	sub	sp, #12
 800a88e:	af00      	add	r7, sp, #0
 800a890:	6078      	str	r0, [r7, #4]
 800a892:	460b      	mov	r3, r1
 800a894:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800a896:	78fb      	ldrb	r3, [r7, #3]
 800a898:	f003 0207 	and.w	r2, r3, #7
 800a89c:	6879      	ldr	r1, [r7, #4]
 800a89e:	4613      	mov	r3, r2
 800a8a0:	009b      	lsls	r3, r3, #2
 800a8a2:	4413      	add	r3, r2
 800a8a4:	00db      	lsls	r3, r3, #3
 800a8a6:	440b      	add	r3, r1
 800a8a8:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800a8ac:	681b      	ldr	r3, [r3, #0]
}
 800a8ae:	4618      	mov	r0, r3
 800a8b0:	370c      	adds	r7, #12
 800a8b2:	46bd      	mov	sp, r7
 800a8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b8:	4770      	bx	lr

0800a8ba <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a8ba:	b580      	push	{r7, lr}
 800a8bc:	b086      	sub	sp, #24
 800a8be:	af00      	add	r7, sp, #0
 800a8c0:	60f8      	str	r0, [r7, #12]
 800a8c2:	607a      	str	r2, [r7, #4]
 800a8c4:	603b      	str	r3, [r7, #0]
 800a8c6:	460b      	mov	r3, r1
 800a8c8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a8ca:	7afb      	ldrb	r3, [r7, #11]
 800a8cc:	f003 0207 	and.w	r2, r3, #7
 800a8d0:	4613      	mov	r3, r2
 800a8d2:	009b      	lsls	r3, r3, #2
 800a8d4:	4413      	add	r3, r2
 800a8d6:	00db      	lsls	r3, r3, #3
 800a8d8:	3310      	adds	r3, #16
 800a8da:	68fa      	ldr	r2, [r7, #12]
 800a8dc:	4413      	add	r3, r2
 800a8de:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a8e0:	697b      	ldr	r3, [r7, #20]
 800a8e2:	687a      	ldr	r2, [r7, #4]
 800a8e4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800a8e6:	697b      	ldr	r3, [r7, #20]
 800a8e8:	683a      	ldr	r2, [r7, #0]
 800a8ea:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800a8ec:	697b      	ldr	r3, [r7, #20]
 800a8ee:	2201      	movs	r2, #1
 800a8f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800a8f4:	697b      	ldr	r3, [r7, #20]
 800a8f6:	683a      	ldr	r2, [r7, #0]
 800a8f8:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800a8fa:	697b      	ldr	r3, [r7, #20]
 800a8fc:	2200      	movs	r2, #0
 800a8fe:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800a900:	697b      	ldr	r3, [r7, #20]
 800a902:	2201      	movs	r2, #1
 800a904:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a906:	7afb      	ldrb	r3, [r7, #11]
 800a908:	f003 0307 	and.w	r3, r3, #7
 800a90c:	b2da      	uxtb	r2, r3
 800a90e:	697b      	ldr	r3, [r7, #20]
 800a910:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	6979      	ldr	r1, [r7, #20]
 800a918:	4618      	mov	r0, r3
 800a91a:	f007 fb94 	bl	8012046 <USB_EPStartXfer>

  return HAL_OK;
 800a91e:	2300      	movs	r3, #0
}
 800a920:	4618      	mov	r0, r3
 800a922:	3718      	adds	r7, #24
 800a924:	46bd      	mov	sp, r7
 800a926:	bd80      	pop	{r7, pc}

0800a928 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a928:	b580      	push	{r7, lr}
 800a92a:	b084      	sub	sp, #16
 800a92c:	af00      	add	r7, sp, #0
 800a92e:	6078      	str	r0, [r7, #4]
 800a930:	460b      	mov	r3, r1
 800a932:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800a934:	78fb      	ldrb	r3, [r7, #3]
 800a936:	f003 0307 	and.w	r3, r3, #7
 800a93a:	687a      	ldr	r2, [r7, #4]
 800a93c:	7912      	ldrb	r2, [r2, #4]
 800a93e:	4293      	cmp	r3, r2
 800a940:	d901      	bls.n	800a946 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800a942:	2301      	movs	r3, #1
 800a944:	e03e      	b.n	800a9c4 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a946:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	da0e      	bge.n	800a96c <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a94e:	78fb      	ldrb	r3, [r7, #3]
 800a950:	f003 0207 	and.w	r2, r3, #7
 800a954:	4613      	mov	r3, r2
 800a956:	009b      	lsls	r3, r3, #2
 800a958:	4413      	add	r3, r2
 800a95a:	00db      	lsls	r3, r3, #3
 800a95c:	3310      	adds	r3, #16
 800a95e:	687a      	ldr	r2, [r7, #4]
 800a960:	4413      	add	r3, r2
 800a962:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	2201      	movs	r2, #1
 800a968:	705a      	strb	r2, [r3, #1]
 800a96a:	e00c      	b.n	800a986 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800a96c:	78fa      	ldrb	r2, [r7, #3]
 800a96e:	4613      	mov	r3, r2
 800a970:	009b      	lsls	r3, r3, #2
 800a972:	4413      	add	r3, r2
 800a974:	00db      	lsls	r3, r3, #3
 800a976:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a97a:	687a      	ldr	r2, [r7, #4]
 800a97c:	4413      	add	r3, r2
 800a97e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	2200      	movs	r2, #0
 800a984:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	2201      	movs	r2, #1
 800a98a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a98c:	78fb      	ldrb	r3, [r7, #3]
 800a98e:	f003 0307 	and.w	r3, r3, #7
 800a992:	b2da      	uxtb	r2, r3
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800a99e:	2b01      	cmp	r3, #1
 800a9a0:	d101      	bne.n	800a9a6 <HAL_PCD_EP_SetStall+0x7e>
 800a9a2:	2302      	movs	r3, #2
 800a9a4:	e00e      	b.n	800a9c4 <HAL_PCD_EP_SetStall+0x9c>
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	2201      	movs	r2, #1
 800a9aa:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	68f9      	ldr	r1, [r7, #12]
 800a9b4:	4618      	mov	r0, r3
 800a9b6:	f008 f8f5 	bl	8012ba4 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	2200      	movs	r2, #0
 800a9be:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800a9c2:	2300      	movs	r3, #0
}
 800a9c4:	4618      	mov	r0, r3
 800a9c6:	3710      	adds	r7, #16
 800a9c8:	46bd      	mov	sp, r7
 800a9ca:	bd80      	pop	{r7, pc}

0800a9cc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a9cc:	b580      	push	{r7, lr}
 800a9ce:	b084      	sub	sp, #16
 800a9d0:	af00      	add	r7, sp, #0
 800a9d2:	6078      	str	r0, [r7, #4]
 800a9d4:	460b      	mov	r3, r1
 800a9d6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800a9d8:	78fb      	ldrb	r3, [r7, #3]
 800a9da:	f003 030f 	and.w	r3, r3, #15
 800a9de:	687a      	ldr	r2, [r7, #4]
 800a9e0:	7912      	ldrb	r2, [r2, #4]
 800a9e2:	4293      	cmp	r3, r2
 800a9e4:	d901      	bls.n	800a9ea <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800a9e6:	2301      	movs	r3, #1
 800a9e8:	e040      	b.n	800aa6c <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a9ea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	da0e      	bge.n	800aa10 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a9f2:	78fb      	ldrb	r3, [r7, #3]
 800a9f4:	f003 0207 	and.w	r2, r3, #7
 800a9f8:	4613      	mov	r3, r2
 800a9fa:	009b      	lsls	r3, r3, #2
 800a9fc:	4413      	add	r3, r2
 800a9fe:	00db      	lsls	r3, r3, #3
 800aa00:	3310      	adds	r3, #16
 800aa02:	687a      	ldr	r2, [r7, #4]
 800aa04:	4413      	add	r3, r2
 800aa06:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	2201      	movs	r2, #1
 800aa0c:	705a      	strb	r2, [r3, #1]
 800aa0e:	e00e      	b.n	800aa2e <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800aa10:	78fb      	ldrb	r3, [r7, #3]
 800aa12:	f003 0207 	and.w	r2, r3, #7
 800aa16:	4613      	mov	r3, r2
 800aa18:	009b      	lsls	r3, r3, #2
 800aa1a:	4413      	add	r3, r2
 800aa1c:	00db      	lsls	r3, r3, #3
 800aa1e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800aa22:	687a      	ldr	r2, [r7, #4]
 800aa24:	4413      	add	r3, r2
 800aa26:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	2200      	movs	r2, #0
 800aa2c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	2200      	movs	r2, #0
 800aa32:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800aa34:	78fb      	ldrb	r3, [r7, #3]
 800aa36:	f003 0307 	and.w	r3, r3, #7
 800aa3a:	b2da      	uxtb	r2, r3
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800aa46:	2b01      	cmp	r3, #1
 800aa48:	d101      	bne.n	800aa4e <HAL_PCD_EP_ClrStall+0x82>
 800aa4a:	2302      	movs	r3, #2
 800aa4c:	e00e      	b.n	800aa6c <HAL_PCD_EP_ClrStall+0xa0>
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	2201      	movs	r2, #1
 800aa52:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	68f9      	ldr	r1, [r7, #12]
 800aa5c:	4618      	mov	r0, r3
 800aa5e:	f008 f8f2 	bl	8012c46 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	2200      	movs	r2, #0
 800aa66:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800aa6a:	2300      	movs	r3, #0
}
 800aa6c:	4618      	mov	r0, r3
 800aa6e:	3710      	adds	r7, #16
 800aa70:	46bd      	mov	sp, r7
 800aa72:	bd80      	pop	{r7, pc}

0800aa74 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800aa74:	b580      	push	{r7, lr}
 800aa76:	b092      	sub	sp, #72	@ 0x48
 800aa78:	af00      	add	r7, sp, #0
 800aa7a:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800aa7c:	e333      	b.n	800b0e6 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800aa86:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800aa88:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800aa8a:	b2db      	uxtb	r3, r3
 800aa8c:	f003 030f 	and.w	r3, r3, #15
 800aa90:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 800aa94:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	f040 8108 	bne.w	800acae <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800aa9e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800aaa0:	f003 0310 	and.w	r3, r3, #16
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d14c      	bne.n	800ab42 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	881b      	ldrh	r3, [r3, #0]
 800aaae:	b29b      	uxth	r3, r3
 800aab0:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800aab4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aab8:	813b      	strh	r3, [r7, #8]
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	681a      	ldr	r2, [r3, #0]
 800aabe:	893b      	ldrh	r3, [r7, #8]
 800aac0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aac4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aac8:	b29b      	uxth	r3, r3
 800aaca:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	3310      	adds	r3, #16
 800aad0:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aada:	b29b      	uxth	r3, r3
 800aadc:	461a      	mov	r2, r3
 800aade:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aae0:	781b      	ldrb	r3, [r3, #0]
 800aae2:	00db      	lsls	r3, r3, #3
 800aae4:	4413      	add	r3, r2
 800aae6:	687a      	ldr	r2, [r7, #4]
 800aae8:	6812      	ldr	r2, [r2, #0]
 800aaea:	4413      	add	r3, r2
 800aaec:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800aaf0:	881b      	ldrh	r3, [r3, #0]
 800aaf2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800aaf6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aaf8:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800aafa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aafc:	695a      	ldr	r2, [r3, #20]
 800aafe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab00:	69db      	ldr	r3, [r3, #28]
 800ab02:	441a      	add	r2, r3
 800ab04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab06:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800ab08:	2100      	movs	r1, #0
 800ab0a:	6878      	ldr	r0, [r7, #4]
 800ab0c:	f00e f8ff 	bl	8018d0e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	7b1b      	ldrb	r3, [r3, #12]
 800ab14:	b2db      	uxtb	r3, r3
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	f000 82e5 	beq.w	800b0e6 <PCD_EP_ISR_Handler+0x672>
 800ab1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab1e:	699b      	ldr	r3, [r3, #24]
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	f040 82e0 	bne.w	800b0e6 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	7b1b      	ldrb	r3, [r3, #12]
 800ab2a:	b2db      	uxtb	r3, r3
 800ab2c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ab30:	b2da      	uxtb	r2, r3
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	2200      	movs	r2, #0
 800ab3e:	731a      	strb	r2, [r3, #12]
 800ab40:	e2d1      	b.n	800b0e6 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ab48:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	881b      	ldrh	r3, [r3, #0]
 800ab50:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800ab52:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ab54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	d032      	beq.n	800abc2 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ab64:	b29b      	uxth	r3, r3
 800ab66:	461a      	mov	r2, r3
 800ab68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab6a:	781b      	ldrb	r3, [r3, #0]
 800ab6c:	00db      	lsls	r3, r3, #3
 800ab6e:	4413      	add	r3, r2
 800ab70:	687a      	ldr	r2, [r7, #4]
 800ab72:	6812      	ldr	r2, [r2, #0]
 800ab74:	4413      	add	r3, r2
 800ab76:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ab7a:	881b      	ldrh	r3, [r3, #0]
 800ab7c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800ab80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab82:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	6818      	ldr	r0, [r3, #0]
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800ab8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab90:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800ab92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab94:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800ab96:	b29b      	uxth	r3, r3
 800ab98:	f008 f97b 	bl	8012e92 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	881b      	ldrh	r3, [r3, #0]
 800aba2:	b29a      	uxth	r2, r3
 800aba4:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800aba8:	4013      	ands	r3, r2
 800abaa:	817b      	strh	r3, [r7, #10]
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	897a      	ldrh	r2, [r7, #10]
 800abb2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800abb6:	b292      	uxth	r2, r2
 800abb8:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800abba:	6878      	ldr	r0, [r7, #4]
 800abbc:	f00e f87a 	bl	8018cb4 <HAL_PCD_SetupStageCallback>
 800abc0:	e291      	b.n	800b0e6 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800abc2:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	f280 828d 	bge.w	800b0e6 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	881b      	ldrh	r3, [r3, #0]
 800abd2:	b29a      	uxth	r2, r3
 800abd4:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800abd8:	4013      	ands	r3, r2
 800abda:	81fb      	strh	r3, [r7, #14]
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	89fa      	ldrh	r2, [r7, #14]
 800abe2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800abe6:	b292      	uxth	r2, r2
 800abe8:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800abf2:	b29b      	uxth	r3, r3
 800abf4:	461a      	mov	r2, r3
 800abf6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800abf8:	781b      	ldrb	r3, [r3, #0]
 800abfa:	00db      	lsls	r3, r3, #3
 800abfc:	4413      	add	r3, r2
 800abfe:	687a      	ldr	r2, [r7, #4]
 800ac00:	6812      	ldr	r2, [r2, #0]
 800ac02:	4413      	add	r3, r2
 800ac04:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ac08:	881b      	ldrh	r3, [r3, #0]
 800ac0a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800ac0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac10:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800ac12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac14:	69db      	ldr	r3, [r3, #28]
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d019      	beq.n	800ac4e <PCD_EP_ISR_Handler+0x1da>
 800ac1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac1c:	695b      	ldr	r3, [r3, #20]
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d015      	beq.n	800ac4e <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	6818      	ldr	r0, [r3, #0]
 800ac26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac28:	6959      	ldr	r1, [r3, #20]
 800ac2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac2c:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800ac2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac30:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800ac32:	b29b      	uxth	r3, r3
 800ac34:	f008 f92d 	bl	8012e92 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800ac38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac3a:	695a      	ldr	r2, [r3, #20]
 800ac3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac3e:	69db      	ldr	r3, [r3, #28]
 800ac40:	441a      	add	r2, r3
 800ac42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac44:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800ac46:	2100      	movs	r1, #0
 800ac48:	6878      	ldr	r0, [r7, #4]
 800ac4a:	f00e f845 	bl	8018cd8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	881b      	ldrh	r3, [r3, #0]
 800ac54:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800ac56:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ac58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	f040 8242 	bne.w	800b0e6 <PCD_EP_ISR_Handler+0x672>
 800ac62:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ac64:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800ac68:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ac6c:	f000 823b 	beq.w	800b0e6 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	881b      	ldrh	r3, [r3, #0]
 800ac76:	b29b      	uxth	r3, r3
 800ac78:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ac7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ac80:	81bb      	strh	r3, [r7, #12]
 800ac82:	89bb      	ldrh	r3, [r7, #12]
 800ac84:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800ac88:	81bb      	strh	r3, [r7, #12]
 800ac8a:	89bb      	ldrh	r3, [r7, #12]
 800ac8c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800ac90:	81bb      	strh	r3, [r7, #12]
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	681a      	ldr	r2, [r3, #0]
 800ac96:	89bb      	ldrh	r3, [r7, #12]
 800ac98:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ac9c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aca0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aca4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aca8:	b29b      	uxth	r3, r3
 800acaa:	8013      	strh	r3, [r2, #0]
 800acac:	e21b      	b.n	800b0e6 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	461a      	mov	r2, r3
 800acb4:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800acb8:	009b      	lsls	r3, r3, #2
 800acba:	4413      	add	r3, r2
 800acbc:	881b      	ldrh	r3, [r3, #0]
 800acbe:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800acc0:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	f280 80f1 	bge.w	800aeac <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	461a      	mov	r2, r3
 800acd0:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800acd4:	009b      	lsls	r3, r3, #2
 800acd6:	4413      	add	r3, r2
 800acd8:	881b      	ldrh	r3, [r3, #0]
 800acda:	b29a      	uxth	r2, r3
 800acdc:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800ace0:	4013      	ands	r3, r2
 800ace2:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	461a      	mov	r2, r3
 800acea:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800acee:	009b      	lsls	r3, r3, #2
 800acf0:	4413      	add	r3, r2
 800acf2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800acf4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800acf8:	b292      	uxth	r2, r2
 800acfa:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800acfc:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800ad00:	4613      	mov	r3, r2
 800ad02:	009b      	lsls	r3, r3, #2
 800ad04:	4413      	add	r3, r2
 800ad06:	00db      	lsls	r3, r3, #3
 800ad08:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ad0c:	687a      	ldr	r2, [r7, #4]
 800ad0e:	4413      	add	r3, r2
 800ad10:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800ad12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ad14:	7b1b      	ldrb	r3, [r3, #12]
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d123      	bne.n	800ad62 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ad22:	b29b      	uxth	r3, r3
 800ad24:	461a      	mov	r2, r3
 800ad26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ad28:	781b      	ldrb	r3, [r3, #0]
 800ad2a:	00db      	lsls	r3, r3, #3
 800ad2c:	4413      	add	r3, r2
 800ad2e:	687a      	ldr	r2, [r7, #4]
 800ad30:	6812      	ldr	r2, [r2, #0]
 800ad32:	4413      	add	r3, r2
 800ad34:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ad38:	881b      	ldrh	r3, [r3, #0]
 800ad3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ad3e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 800ad42:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	f000 808b 	beq.w	800ae62 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	6818      	ldr	r0, [r3, #0]
 800ad50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ad52:	6959      	ldr	r1, [r3, #20]
 800ad54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ad56:	88da      	ldrh	r2, [r3, #6]
 800ad58:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ad5c:	f008 f899 	bl	8012e92 <USB_ReadPMA>
 800ad60:	e07f      	b.n	800ae62 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800ad62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ad64:	78db      	ldrb	r3, [r3, #3]
 800ad66:	2b02      	cmp	r3, #2
 800ad68:	d109      	bne.n	800ad7e <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800ad6a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ad6c:	461a      	mov	r2, r3
 800ad6e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ad70:	6878      	ldr	r0, [r7, #4]
 800ad72:	f000 f9c6 	bl	800b102 <HAL_PCD_EP_DB_Receive>
 800ad76:	4603      	mov	r3, r0
 800ad78:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800ad7c:	e071      	b.n	800ae62 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	461a      	mov	r2, r3
 800ad84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ad86:	781b      	ldrb	r3, [r3, #0]
 800ad88:	009b      	lsls	r3, r3, #2
 800ad8a:	4413      	add	r3, r2
 800ad8c:	881b      	ldrh	r3, [r3, #0]
 800ad8e:	b29b      	uxth	r3, r3
 800ad90:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ad94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ad98:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	461a      	mov	r2, r3
 800ada0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ada2:	781b      	ldrb	r3, [r3, #0]
 800ada4:	009b      	lsls	r3, r3, #2
 800ada6:	441a      	add	r2, r3
 800ada8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800adaa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800adae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800adb2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800adb6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800adba:	b29b      	uxth	r3, r3
 800adbc:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	461a      	mov	r2, r3
 800adc4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800adc6:	781b      	ldrb	r3, [r3, #0]
 800adc8:	009b      	lsls	r3, r3, #2
 800adca:	4413      	add	r3, r2
 800adcc:	881b      	ldrh	r3, [r3, #0]
 800adce:	b29b      	uxth	r3, r3
 800add0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800add4:	2b00      	cmp	r3, #0
 800add6:	d022      	beq.n	800ae1e <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ade0:	b29b      	uxth	r3, r3
 800ade2:	461a      	mov	r2, r3
 800ade4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ade6:	781b      	ldrb	r3, [r3, #0]
 800ade8:	00db      	lsls	r3, r3, #3
 800adea:	4413      	add	r3, r2
 800adec:	687a      	ldr	r2, [r7, #4]
 800adee:	6812      	ldr	r2, [r2, #0]
 800adf0:	4413      	add	r3, r2
 800adf2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800adf6:	881b      	ldrh	r3, [r3, #0]
 800adf8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800adfc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800ae00:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d02c      	beq.n	800ae62 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	6818      	ldr	r0, [r3, #0]
 800ae0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae0e:	6959      	ldr	r1, [r3, #20]
 800ae10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae12:	891a      	ldrh	r2, [r3, #8]
 800ae14:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ae18:	f008 f83b 	bl	8012e92 <USB_ReadPMA>
 800ae1c:	e021      	b.n	800ae62 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ae26:	b29b      	uxth	r3, r3
 800ae28:	461a      	mov	r2, r3
 800ae2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae2c:	781b      	ldrb	r3, [r3, #0]
 800ae2e:	00db      	lsls	r3, r3, #3
 800ae30:	4413      	add	r3, r2
 800ae32:	687a      	ldr	r2, [r7, #4]
 800ae34:	6812      	ldr	r2, [r2, #0]
 800ae36:	4413      	add	r3, r2
 800ae38:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ae3c:	881b      	ldrh	r3, [r3, #0]
 800ae3e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ae42:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800ae46:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d009      	beq.n	800ae62 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	6818      	ldr	r0, [r3, #0]
 800ae52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae54:	6959      	ldr	r1, [r3, #20]
 800ae56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae58:	895a      	ldrh	r2, [r3, #10]
 800ae5a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ae5e:	f008 f818 	bl	8012e92 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800ae62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae64:	69da      	ldr	r2, [r3, #28]
 800ae66:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ae6a:	441a      	add	r2, r3
 800ae6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae6e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800ae70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae72:	695a      	ldr	r2, [r3, #20]
 800ae74:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ae78:	441a      	add	r2, r3
 800ae7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae7c:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800ae7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae80:	699b      	ldr	r3, [r3, #24]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d005      	beq.n	800ae92 <PCD_EP_ISR_Handler+0x41e>
 800ae86:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800ae8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae8c:	691b      	ldr	r3, [r3, #16]
 800ae8e:	429a      	cmp	r2, r3
 800ae90:	d206      	bcs.n	800aea0 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800ae92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae94:	781b      	ldrb	r3, [r3, #0]
 800ae96:	4619      	mov	r1, r3
 800ae98:	6878      	ldr	r0, [r7, #4]
 800ae9a:	f00d ff1d 	bl	8018cd8 <HAL_PCD_DataOutStageCallback>
 800ae9e:	e005      	b.n	800aeac <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800aea6:	4618      	mov	r0, r3
 800aea8:	f007 f8cd 	bl	8012046 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800aeac:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800aeae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	f000 8117 	beq.w	800b0e6 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800aeb8:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800aebc:	4613      	mov	r3, r2
 800aebe:	009b      	lsls	r3, r3, #2
 800aec0:	4413      	add	r3, r2
 800aec2:	00db      	lsls	r3, r3, #3
 800aec4:	3310      	adds	r3, #16
 800aec6:	687a      	ldr	r2, [r7, #4]
 800aec8:	4413      	add	r3, r2
 800aeca:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	461a      	mov	r2, r3
 800aed2:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800aed6:	009b      	lsls	r3, r3, #2
 800aed8:	4413      	add	r3, r2
 800aeda:	881b      	ldrh	r3, [r3, #0]
 800aedc:	b29b      	uxth	r3, r3
 800aede:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800aee2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aee6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	461a      	mov	r2, r3
 800aeee:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800aef2:	009b      	lsls	r3, r3, #2
 800aef4:	441a      	add	r2, r3
 800aef6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800aef8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aefc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800af00:	b29b      	uxth	r3, r3
 800af02:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800af04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800af06:	78db      	ldrb	r3, [r3, #3]
 800af08:	2b01      	cmp	r3, #1
 800af0a:	f040 80a1 	bne.w	800b050 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800af0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800af10:	2200      	movs	r2, #0
 800af12:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800af14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800af16:	7b1b      	ldrb	r3, [r3, #12]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	f000 8092 	beq.w	800b042 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800af1e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800af20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af24:	2b00      	cmp	r3, #0
 800af26:	d046      	beq.n	800afb6 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800af28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800af2a:	785b      	ldrb	r3, [r3, #1]
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d126      	bne.n	800af7e <PCD_EP_ISR_Handler+0x50a>
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	617b      	str	r3, [r7, #20]
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800af3e:	b29b      	uxth	r3, r3
 800af40:	461a      	mov	r2, r3
 800af42:	697b      	ldr	r3, [r7, #20]
 800af44:	4413      	add	r3, r2
 800af46:	617b      	str	r3, [r7, #20]
 800af48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800af4a:	781b      	ldrb	r3, [r3, #0]
 800af4c:	00da      	lsls	r2, r3, #3
 800af4e:	697b      	ldr	r3, [r7, #20]
 800af50:	4413      	add	r3, r2
 800af52:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800af56:	613b      	str	r3, [r7, #16]
 800af58:	693b      	ldr	r3, [r7, #16]
 800af5a:	881b      	ldrh	r3, [r3, #0]
 800af5c:	b29b      	uxth	r3, r3
 800af5e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800af62:	b29a      	uxth	r2, r3
 800af64:	693b      	ldr	r3, [r7, #16]
 800af66:	801a      	strh	r2, [r3, #0]
 800af68:	693b      	ldr	r3, [r7, #16]
 800af6a:	881b      	ldrh	r3, [r3, #0]
 800af6c:	b29b      	uxth	r3, r3
 800af6e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800af72:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800af76:	b29a      	uxth	r2, r3
 800af78:	693b      	ldr	r3, [r7, #16]
 800af7a:	801a      	strh	r2, [r3, #0]
 800af7c:	e061      	b.n	800b042 <PCD_EP_ISR_Handler+0x5ce>
 800af7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800af80:	785b      	ldrb	r3, [r3, #1]
 800af82:	2b01      	cmp	r3, #1
 800af84:	d15d      	bne.n	800b042 <PCD_EP_ISR_Handler+0x5ce>
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	61fb      	str	r3, [r7, #28]
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800af94:	b29b      	uxth	r3, r3
 800af96:	461a      	mov	r2, r3
 800af98:	69fb      	ldr	r3, [r7, #28]
 800af9a:	4413      	add	r3, r2
 800af9c:	61fb      	str	r3, [r7, #28]
 800af9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800afa0:	781b      	ldrb	r3, [r3, #0]
 800afa2:	00da      	lsls	r2, r3, #3
 800afa4:	69fb      	ldr	r3, [r7, #28]
 800afa6:	4413      	add	r3, r2
 800afa8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800afac:	61bb      	str	r3, [r7, #24]
 800afae:	69bb      	ldr	r3, [r7, #24]
 800afb0:	2200      	movs	r2, #0
 800afb2:	801a      	strh	r2, [r3, #0]
 800afb4:	e045      	b.n	800b042 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800afbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800afbe:	785b      	ldrb	r3, [r3, #1]
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d126      	bne.n	800b012 <PCD_EP_ISR_Handler+0x59e>
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	627b      	str	r3, [r7, #36]	@ 0x24
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800afd2:	b29b      	uxth	r3, r3
 800afd4:	461a      	mov	r2, r3
 800afd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afd8:	4413      	add	r3, r2
 800afda:	627b      	str	r3, [r7, #36]	@ 0x24
 800afdc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800afde:	781b      	ldrb	r3, [r3, #0]
 800afe0:	00da      	lsls	r2, r3, #3
 800afe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afe4:	4413      	add	r3, r2
 800afe6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800afea:	623b      	str	r3, [r7, #32]
 800afec:	6a3b      	ldr	r3, [r7, #32]
 800afee:	881b      	ldrh	r3, [r3, #0]
 800aff0:	b29b      	uxth	r3, r3
 800aff2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800aff6:	b29a      	uxth	r2, r3
 800aff8:	6a3b      	ldr	r3, [r7, #32]
 800affa:	801a      	strh	r2, [r3, #0]
 800affc:	6a3b      	ldr	r3, [r7, #32]
 800affe:	881b      	ldrh	r3, [r3, #0]
 800b000:	b29b      	uxth	r3, r3
 800b002:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b006:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b00a:	b29a      	uxth	r2, r3
 800b00c:	6a3b      	ldr	r3, [r7, #32]
 800b00e:	801a      	strh	r2, [r3, #0]
 800b010:	e017      	b.n	800b042 <PCD_EP_ISR_Handler+0x5ce>
 800b012:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b014:	785b      	ldrb	r3, [r3, #1]
 800b016:	2b01      	cmp	r3, #1
 800b018:	d113      	bne.n	800b042 <PCD_EP_ISR_Handler+0x5ce>
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b022:	b29b      	uxth	r3, r3
 800b024:	461a      	mov	r2, r3
 800b026:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b028:	4413      	add	r3, r2
 800b02a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b02c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b02e:	781b      	ldrb	r3, [r3, #0]
 800b030:	00da      	lsls	r2, r3, #3
 800b032:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b034:	4413      	add	r3, r2
 800b036:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b03a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b03c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b03e:	2200      	movs	r2, #0
 800b040:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800b042:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b044:	781b      	ldrb	r3, [r3, #0]
 800b046:	4619      	mov	r1, r3
 800b048:	6878      	ldr	r0, [r7, #4]
 800b04a:	f00d fe60 	bl	8018d0e <HAL_PCD_DataInStageCallback>
 800b04e:	e04a      	b.n	800b0e6 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800b050:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b052:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b056:	2b00      	cmp	r3, #0
 800b058:	d13f      	bne.n	800b0da <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b062:	b29b      	uxth	r3, r3
 800b064:	461a      	mov	r2, r3
 800b066:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b068:	781b      	ldrb	r3, [r3, #0]
 800b06a:	00db      	lsls	r3, r3, #3
 800b06c:	4413      	add	r3, r2
 800b06e:	687a      	ldr	r2, [r7, #4]
 800b070:	6812      	ldr	r2, [r2, #0]
 800b072:	4413      	add	r3, r2
 800b074:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b078:	881b      	ldrh	r3, [r3, #0]
 800b07a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b07e:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 800b080:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b082:	699a      	ldr	r2, [r3, #24]
 800b084:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800b086:	429a      	cmp	r2, r3
 800b088:	d906      	bls.n	800b098 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 800b08a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b08c:	699a      	ldr	r2, [r3, #24]
 800b08e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800b090:	1ad2      	subs	r2, r2, r3
 800b092:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b094:	619a      	str	r2, [r3, #24]
 800b096:	e002      	b.n	800b09e <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800b098:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b09a:	2200      	movs	r2, #0
 800b09c:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800b09e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b0a0:	699b      	ldr	r3, [r3, #24]
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d106      	bne.n	800b0b4 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800b0a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b0a8:	781b      	ldrb	r3, [r3, #0]
 800b0aa:	4619      	mov	r1, r3
 800b0ac:	6878      	ldr	r0, [r7, #4]
 800b0ae:	f00d fe2e 	bl	8018d0e <HAL_PCD_DataInStageCallback>
 800b0b2:	e018      	b.n	800b0e6 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800b0b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b0b6:	695a      	ldr	r2, [r3, #20]
 800b0b8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800b0ba:	441a      	add	r2, r3
 800b0bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b0be:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800b0c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b0c2:	69da      	ldr	r2, [r3, #28]
 800b0c4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800b0c6:	441a      	add	r2, r3
 800b0c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b0ca:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	f006 ffb7 	bl	8012046 <USB_EPStartXfer>
 800b0d8:	e005      	b.n	800b0e6 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800b0da:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b0dc:	461a      	mov	r2, r3
 800b0de:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b0e0:	6878      	ldr	r0, [r7, #4]
 800b0e2:	f000 f917 	bl	800b314 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b0ee:	b29b      	uxth	r3, r3
 800b0f0:	b21b      	sxth	r3, r3
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	f6ff acc3 	blt.w	800aa7e <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800b0f8:	2300      	movs	r3, #0
}
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	3748      	adds	r7, #72	@ 0x48
 800b0fe:	46bd      	mov	sp, r7
 800b100:	bd80      	pop	{r7, pc}

0800b102 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800b102:	b580      	push	{r7, lr}
 800b104:	b088      	sub	sp, #32
 800b106:	af00      	add	r7, sp, #0
 800b108:	60f8      	str	r0, [r7, #12]
 800b10a:	60b9      	str	r1, [r7, #8]
 800b10c:	4613      	mov	r3, r2
 800b10e:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800b110:	88fb      	ldrh	r3, [r7, #6]
 800b112:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b116:	2b00      	cmp	r3, #0
 800b118:	d07c      	beq.n	800b214 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b122:	b29b      	uxth	r3, r3
 800b124:	461a      	mov	r2, r3
 800b126:	68bb      	ldr	r3, [r7, #8]
 800b128:	781b      	ldrb	r3, [r3, #0]
 800b12a:	00db      	lsls	r3, r3, #3
 800b12c:	4413      	add	r3, r2
 800b12e:	68fa      	ldr	r2, [r7, #12]
 800b130:	6812      	ldr	r2, [r2, #0]
 800b132:	4413      	add	r3, r2
 800b134:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b138:	881b      	ldrh	r3, [r3, #0]
 800b13a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b13e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800b140:	68bb      	ldr	r3, [r7, #8]
 800b142:	699a      	ldr	r2, [r3, #24]
 800b144:	8b7b      	ldrh	r3, [r7, #26]
 800b146:	429a      	cmp	r2, r3
 800b148:	d306      	bcc.n	800b158 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800b14a:	68bb      	ldr	r3, [r7, #8]
 800b14c:	699a      	ldr	r2, [r3, #24]
 800b14e:	8b7b      	ldrh	r3, [r7, #26]
 800b150:	1ad2      	subs	r2, r2, r3
 800b152:	68bb      	ldr	r3, [r7, #8]
 800b154:	619a      	str	r2, [r3, #24]
 800b156:	e002      	b.n	800b15e <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800b158:	68bb      	ldr	r3, [r7, #8]
 800b15a:	2200      	movs	r2, #0
 800b15c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800b15e:	68bb      	ldr	r3, [r7, #8]
 800b160:	699b      	ldr	r3, [r3, #24]
 800b162:	2b00      	cmp	r3, #0
 800b164:	d123      	bne.n	800b1ae <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	461a      	mov	r2, r3
 800b16c:	68bb      	ldr	r3, [r7, #8]
 800b16e:	781b      	ldrb	r3, [r3, #0]
 800b170:	009b      	lsls	r3, r3, #2
 800b172:	4413      	add	r3, r2
 800b174:	881b      	ldrh	r3, [r3, #0]
 800b176:	b29b      	uxth	r3, r3
 800b178:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b17c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b180:	833b      	strh	r3, [r7, #24]
 800b182:	8b3b      	ldrh	r3, [r7, #24]
 800b184:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800b188:	833b      	strh	r3, [r7, #24]
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	461a      	mov	r2, r3
 800b190:	68bb      	ldr	r3, [r7, #8]
 800b192:	781b      	ldrb	r3, [r3, #0]
 800b194:	009b      	lsls	r3, r3, #2
 800b196:	441a      	add	r2, r3
 800b198:	8b3b      	ldrh	r3, [r7, #24]
 800b19a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b19e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b1a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b1a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b1aa:	b29b      	uxth	r3, r3
 800b1ac:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800b1ae:	88fb      	ldrh	r3, [r7, #6]
 800b1b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d01f      	beq.n	800b1f8 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	461a      	mov	r2, r3
 800b1be:	68bb      	ldr	r3, [r7, #8]
 800b1c0:	781b      	ldrb	r3, [r3, #0]
 800b1c2:	009b      	lsls	r3, r3, #2
 800b1c4:	4413      	add	r3, r2
 800b1c6:	881b      	ldrh	r3, [r3, #0]
 800b1c8:	b29b      	uxth	r3, r3
 800b1ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b1ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b1d2:	82fb      	strh	r3, [r7, #22]
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	461a      	mov	r2, r3
 800b1da:	68bb      	ldr	r3, [r7, #8]
 800b1dc:	781b      	ldrb	r3, [r3, #0]
 800b1de:	009b      	lsls	r3, r3, #2
 800b1e0:	441a      	add	r2, r3
 800b1e2:	8afb      	ldrh	r3, [r7, #22]
 800b1e4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b1e8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b1ec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b1f0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b1f4:	b29b      	uxth	r3, r3
 800b1f6:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800b1f8:	8b7b      	ldrh	r3, [r7, #26]
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	f000 8085 	beq.w	800b30a <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	6818      	ldr	r0, [r3, #0]
 800b204:	68bb      	ldr	r3, [r7, #8]
 800b206:	6959      	ldr	r1, [r3, #20]
 800b208:	68bb      	ldr	r3, [r7, #8]
 800b20a:	891a      	ldrh	r2, [r3, #8]
 800b20c:	8b7b      	ldrh	r3, [r7, #26]
 800b20e:	f007 fe40 	bl	8012e92 <USB_ReadPMA>
 800b212:	e07a      	b.n	800b30a <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b21c:	b29b      	uxth	r3, r3
 800b21e:	461a      	mov	r2, r3
 800b220:	68bb      	ldr	r3, [r7, #8]
 800b222:	781b      	ldrb	r3, [r3, #0]
 800b224:	00db      	lsls	r3, r3, #3
 800b226:	4413      	add	r3, r2
 800b228:	68fa      	ldr	r2, [r7, #12]
 800b22a:	6812      	ldr	r2, [r2, #0]
 800b22c:	4413      	add	r3, r2
 800b22e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b232:	881b      	ldrh	r3, [r3, #0]
 800b234:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b238:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800b23a:	68bb      	ldr	r3, [r7, #8]
 800b23c:	699a      	ldr	r2, [r3, #24]
 800b23e:	8b7b      	ldrh	r3, [r7, #26]
 800b240:	429a      	cmp	r2, r3
 800b242:	d306      	bcc.n	800b252 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800b244:	68bb      	ldr	r3, [r7, #8]
 800b246:	699a      	ldr	r2, [r3, #24]
 800b248:	8b7b      	ldrh	r3, [r7, #26]
 800b24a:	1ad2      	subs	r2, r2, r3
 800b24c:	68bb      	ldr	r3, [r7, #8]
 800b24e:	619a      	str	r2, [r3, #24]
 800b250:	e002      	b.n	800b258 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800b252:	68bb      	ldr	r3, [r7, #8]
 800b254:	2200      	movs	r2, #0
 800b256:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800b258:	68bb      	ldr	r3, [r7, #8]
 800b25a:	699b      	ldr	r3, [r3, #24]
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d123      	bne.n	800b2a8 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	461a      	mov	r2, r3
 800b266:	68bb      	ldr	r3, [r7, #8]
 800b268:	781b      	ldrb	r3, [r3, #0]
 800b26a:	009b      	lsls	r3, r3, #2
 800b26c:	4413      	add	r3, r2
 800b26e:	881b      	ldrh	r3, [r3, #0]
 800b270:	b29b      	uxth	r3, r3
 800b272:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b276:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b27a:	83fb      	strh	r3, [r7, #30]
 800b27c:	8bfb      	ldrh	r3, [r7, #30]
 800b27e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800b282:	83fb      	strh	r3, [r7, #30]
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	461a      	mov	r2, r3
 800b28a:	68bb      	ldr	r3, [r7, #8]
 800b28c:	781b      	ldrb	r3, [r3, #0]
 800b28e:	009b      	lsls	r3, r3, #2
 800b290:	441a      	add	r2, r3
 800b292:	8bfb      	ldrh	r3, [r7, #30]
 800b294:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b298:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b29c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b2a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b2a4:	b29b      	uxth	r3, r3
 800b2a6:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800b2a8:	88fb      	ldrh	r3, [r7, #6]
 800b2aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d11f      	bne.n	800b2f2 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	461a      	mov	r2, r3
 800b2b8:	68bb      	ldr	r3, [r7, #8]
 800b2ba:	781b      	ldrb	r3, [r3, #0]
 800b2bc:	009b      	lsls	r3, r3, #2
 800b2be:	4413      	add	r3, r2
 800b2c0:	881b      	ldrh	r3, [r3, #0]
 800b2c2:	b29b      	uxth	r3, r3
 800b2c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b2c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b2cc:	83bb      	strh	r3, [r7, #28]
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	461a      	mov	r2, r3
 800b2d4:	68bb      	ldr	r3, [r7, #8]
 800b2d6:	781b      	ldrb	r3, [r3, #0]
 800b2d8:	009b      	lsls	r3, r3, #2
 800b2da:	441a      	add	r2, r3
 800b2dc:	8bbb      	ldrh	r3, [r7, #28]
 800b2de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b2e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b2e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b2ea:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b2ee:	b29b      	uxth	r3, r3
 800b2f0:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800b2f2:	8b7b      	ldrh	r3, [r7, #26]
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d008      	beq.n	800b30a <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	6818      	ldr	r0, [r3, #0]
 800b2fc:	68bb      	ldr	r3, [r7, #8]
 800b2fe:	6959      	ldr	r1, [r3, #20]
 800b300:	68bb      	ldr	r3, [r7, #8]
 800b302:	895a      	ldrh	r2, [r3, #10]
 800b304:	8b7b      	ldrh	r3, [r7, #26]
 800b306:	f007 fdc4 	bl	8012e92 <USB_ReadPMA>
    }
  }

  return count;
 800b30a:	8b7b      	ldrh	r3, [r7, #26]
}
 800b30c:	4618      	mov	r0, r3
 800b30e:	3720      	adds	r7, #32
 800b310:	46bd      	mov	sp, r7
 800b312:	bd80      	pop	{r7, pc}

0800b314 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800b314:	b580      	push	{r7, lr}
 800b316:	b0a6      	sub	sp, #152	@ 0x98
 800b318:	af00      	add	r7, sp, #0
 800b31a:	60f8      	str	r0, [r7, #12]
 800b31c:	60b9      	str	r1, [r7, #8]
 800b31e:	4613      	mov	r3, r2
 800b320:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800b322:	88fb      	ldrh	r3, [r7, #6]
 800b324:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b328:	2b00      	cmp	r3, #0
 800b32a:	f000 81f7 	beq.w	800b71c <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b336:	b29b      	uxth	r3, r3
 800b338:	461a      	mov	r2, r3
 800b33a:	68bb      	ldr	r3, [r7, #8]
 800b33c:	781b      	ldrb	r3, [r3, #0]
 800b33e:	00db      	lsls	r3, r3, #3
 800b340:	4413      	add	r3, r2
 800b342:	68fa      	ldr	r2, [r7, #12]
 800b344:	6812      	ldr	r2, [r2, #0]
 800b346:	4413      	add	r3, r2
 800b348:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b34c:	881b      	ldrh	r3, [r3, #0]
 800b34e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b352:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800b356:	68bb      	ldr	r3, [r7, #8]
 800b358:	699a      	ldr	r2, [r3, #24]
 800b35a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b35e:	429a      	cmp	r2, r3
 800b360:	d907      	bls.n	800b372 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800b362:	68bb      	ldr	r3, [r7, #8]
 800b364:	699a      	ldr	r2, [r3, #24]
 800b366:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b36a:	1ad2      	subs	r2, r2, r3
 800b36c:	68bb      	ldr	r3, [r7, #8]
 800b36e:	619a      	str	r2, [r3, #24]
 800b370:	e002      	b.n	800b378 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800b372:	68bb      	ldr	r3, [r7, #8]
 800b374:	2200      	movs	r2, #0
 800b376:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800b378:	68bb      	ldr	r3, [r7, #8]
 800b37a:	699b      	ldr	r3, [r3, #24]
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	f040 80e1 	bne.w	800b544 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800b382:	68bb      	ldr	r3, [r7, #8]
 800b384:	785b      	ldrb	r3, [r3, #1]
 800b386:	2b00      	cmp	r3, #0
 800b388:	d126      	bne.n	800b3d8 <HAL_PCD_EP_DB_Transmit+0xc4>
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	633b      	str	r3, [r7, #48]	@ 0x30
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b398:	b29b      	uxth	r3, r3
 800b39a:	461a      	mov	r2, r3
 800b39c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b39e:	4413      	add	r3, r2
 800b3a0:	633b      	str	r3, [r7, #48]	@ 0x30
 800b3a2:	68bb      	ldr	r3, [r7, #8]
 800b3a4:	781b      	ldrb	r3, [r3, #0]
 800b3a6:	00da      	lsls	r2, r3, #3
 800b3a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3aa:	4413      	add	r3, r2
 800b3ac:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b3b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b3b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3b4:	881b      	ldrh	r3, [r3, #0]
 800b3b6:	b29b      	uxth	r3, r3
 800b3b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b3bc:	b29a      	uxth	r2, r3
 800b3be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3c0:	801a      	strh	r2, [r3, #0]
 800b3c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3c4:	881b      	ldrh	r3, [r3, #0]
 800b3c6:	b29b      	uxth	r3, r3
 800b3c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b3cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b3d0:	b29a      	uxth	r2, r3
 800b3d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3d4:	801a      	strh	r2, [r3, #0]
 800b3d6:	e01a      	b.n	800b40e <HAL_PCD_EP_DB_Transmit+0xfa>
 800b3d8:	68bb      	ldr	r3, [r7, #8]
 800b3da:	785b      	ldrb	r3, [r3, #1]
 800b3dc:	2b01      	cmp	r3, #1
 800b3de:	d116      	bne.n	800b40e <HAL_PCD_EP_DB_Transmit+0xfa>
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b3ee:	b29b      	uxth	r3, r3
 800b3f0:	461a      	mov	r2, r3
 800b3f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3f4:	4413      	add	r3, r2
 800b3f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b3f8:	68bb      	ldr	r3, [r7, #8]
 800b3fa:	781b      	ldrb	r3, [r3, #0]
 800b3fc:	00da      	lsls	r2, r3, #3
 800b3fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b400:	4413      	add	r3, r2
 800b402:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b406:	637b      	str	r3, [r7, #52]	@ 0x34
 800b408:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b40a:	2200      	movs	r2, #0
 800b40c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b414:	68bb      	ldr	r3, [r7, #8]
 800b416:	785b      	ldrb	r3, [r3, #1]
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d126      	bne.n	800b46a <HAL_PCD_EP_DB_Transmit+0x156>
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	623b      	str	r3, [r7, #32]
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b42a:	b29b      	uxth	r3, r3
 800b42c:	461a      	mov	r2, r3
 800b42e:	6a3b      	ldr	r3, [r7, #32]
 800b430:	4413      	add	r3, r2
 800b432:	623b      	str	r3, [r7, #32]
 800b434:	68bb      	ldr	r3, [r7, #8]
 800b436:	781b      	ldrb	r3, [r3, #0]
 800b438:	00da      	lsls	r2, r3, #3
 800b43a:	6a3b      	ldr	r3, [r7, #32]
 800b43c:	4413      	add	r3, r2
 800b43e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b442:	61fb      	str	r3, [r7, #28]
 800b444:	69fb      	ldr	r3, [r7, #28]
 800b446:	881b      	ldrh	r3, [r3, #0]
 800b448:	b29b      	uxth	r3, r3
 800b44a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b44e:	b29a      	uxth	r2, r3
 800b450:	69fb      	ldr	r3, [r7, #28]
 800b452:	801a      	strh	r2, [r3, #0]
 800b454:	69fb      	ldr	r3, [r7, #28]
 800b456:	881b      	ldrh	r3, [r3, #0]
 800b458:	b29b      	uxth	r3, r3
 800b45a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b45e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b462:	b29a      	uxth	r2, r3
 800b464:	69fb      	ldr	r3, [r7, #28]
 800b466:	801a      	strh	r2, [r3, #0]
 800b468:	e017      	b.n	800b49a <HAL_PCD_EP_DB_Transmit+0x186>
 800b46a:	68bb      	ldr	r3, [r7, #8]
 800b46c:	785b      	ldrb	r3, [r3, #1]
 800b46e:	2b01      	cmp	r3, #1
 800b470:	d113      	bne.n	800b49a <HAL_PCD_EP_DB_Transmit+0x186>
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b47a:	b29b      	uxth	r3, r3
 800b47c:	461a      	mov	r2, r3
 800b47e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b480:	4413      	add	r3, r2
 800b482:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b484:	68bb      	ldr	r3, [r7, #8]
 800b486:	781b      	ldrb	r3, [r3, #0]
 800b488:	00da      	lsls	r2, r3, #3
 800b48a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b48c:	4413      	add	r3, r2
 800b48e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b492:	627b      	str	r3, [r7, #36]	@ 0x24
 800b494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b496:	2200      	movs	r2, #0
 800b498:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800b49a:	68bb      	ldr	r3, [r7, #8]
 800b49c:	78db      	ldrb	r3, [r3, #3]
 800b49e:	2b02      	cmp	r3, #2
 800b4a0:	d123      	bne.n	800b4ea <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	461a      	mov	r2, r3
 800b4a8:	68bb      	ldr	r3, [r7, #8]
 800b4aa:	781b      	ldrb	r3, [r3, #0]
 800b4ac:	009b      	lsls	r3, r3, #2
 800b4ae:	4413      	add	r3, r2
 800b4b0:	881b      	ldrh	r3, [r3, #0]
 800b4b2:	b29b      	uxth	r3, r3
 800b4b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b4b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b4bc:	837b      	strh	r3, [r7, #26]
 800b4be:	8b7b      	ldrh	r3, [r7, #26]
 800b4c0:	f083 0320 	eor.w	r3, r3, #32
 800b4c4:	837b      	strh	r3, [r7, #26]
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	461a      	mov	r2, r3
 800b4cc:	68bb      	ldr	r3, [r7, #8]
 800b4ce:	781b      	ldrb	r3, [r3, #0]
 800b4d0:	009b      	lsls	r3, r3, #2
 800b4d2:	441a      	add	r2, r3
 800b4d4:	8b7b      	ldrh	r3, [r7, #26]
 800b4d6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b4da:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b4de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b4e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b4e6:	b29b      	uxth	r3, r3
 800b4e8:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800b4ea:	68bb      	ldr	r3, [r7, #8]
 800b4ec:	781b      	ldrb	r3, [r3, #0]
 800b4ee:	4619      	mov	r1, r3
 800b4f0:	68f8      	ldr	r0, [r7, #12]
 800b4f2:	f00d fc0c 	bl	8018d0e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800b4f6:	88fb      	ldrh	r3, [r7, #6]
 800b4f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d01f      	beq.n	800b540 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	461a      	mov	r2, r3
 800b506:	68bb      	ldr	r3, [r7, #8]
 800b508:	781b      	ldrb	r3, [r3, #0]
 800b50a:	009b      	lsls	r3, r3, #2
 800b50c:	4413      	add	r3, r2
 800b50e:	881b      	ldrh	r3, [r3, #0]
 800b510:	b29b      	uxth	r3, r3
 800b512:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b516:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b51a:	833b      	strh	r3, [r7, #24]
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	461a      	mov	r2, r3
 800b522:	68bb      	ldr	r3, [r7, #8]
 800b524:	781b      	ldrb	r3, [r3, #0]
 800b526:	009b      	lsls	r3, r3, #2
 800b528:	441a      	add	r2, r3
 800b52a:	8b3b      	ldrh	r3, [r7, #24]
 800b52c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b530:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b534:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b538:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b53c:	b29b      	uxth	r3, r3
 800b53e:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800b540:	2300      	movs	r3, #0
 800b542:	e31f      	b.n	800bb84 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800b544:	88fb      	ldrh	r3, [r7, #6]
 800b546:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d021      	beq.n	800b592 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	461a      	mov	r2, r3
 800b554:	68bb      	ldr	r3, [r7, #8]
 800b556:	781b      	ldrb	r3, [r3, #0]
 800b558:	009b      	lsls	r3, r3, #2
 800b55a:	4413      	add	r3, r2
 800b55c:	881b      	ldrh	r3, [r3, #0]
 800b55e:	b29b      	uxth	r3, r3
 800b560:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b564:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b568:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	461a      	mov	r2, r3
 800b572:	68bb      	ldr	r3, [r7, #8]
 800b574:	781b      	ldrb	r3, [r3, #0]
 800b576:	009b      	lsls	r3, r3, #2
 800b578:	441a      	add	r2, r3
 800b57a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800b57e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b582:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b586:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b58a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b58e:	b29b      	uxth	r3, r3
 800b590:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800b592:	68bb      	ldr	r3, [r7, #8]
 800b594:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b598:	2b01      	cmp	r3, #1
 800b59a:	f040 82ca 	bne.w	800bb32 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800b59e:	68bb      	ldr	r3, [r7, #8]
 800b5a0:	695a      	ldr	r2, [r3, #20]
 800b5a2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b5a6:	441a      	add	r2, r3
 800b5a8:	68bb      	ldr	r3, [r7, #8]
 800b5aa:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800b5ac:	68bb      	ldr	r3, [r7, #8]
 800b5ae:	69da      	ldr	r2, [r3, #28]
 800b5b0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b5b4:	441a      	add	r2, r3
 800b5b6:	68bb      	ldr	r3, [r7, #8]
 800b5b8:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800b5ba:	68bb      	ldr	r3, [r7, #8]
 800b5bc:	6a1a      	ldr	r2, [r3, #32]
 800b5be:	68bb      	ldr	r3, [r7, #8]
 800b5c0:	691b      	ldr	r3, [r3, #16]
 800b5c2:	429a      	cmp	r2, r3
 800b5c4:	d309      	bcc.n	800b5da <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800b5c6:	68bb      	ldr	r3, [r7, #8]
 800b5c8:	691b      	ldr	r3, [r3, #16]
 800b5ca:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800b5cc:	68bb      	ldr	r3, [r7, #8]
 800b5ce:	6a1a      	ldr	r2, [r3, #32]
 800b5d0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b5d2:	1ad2      	subs	r2, r2, r3
 800b5d4:	68bb      	ldr	r3, [r7, #8]
 800b5d6:	621a      	str	r2, [r3, #32]
 800b5d8:	e015      	b.n	800b606 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800b5da:	68bb      	ldr	r3, [r7, #8]
 800b5dc:	6a1b      	ldr	r3, [r3, #32]
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d107      	bne.n	800b5f2 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 800b5e2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b5e6:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800b5e8:	68bb      	ldr	r3, [r7, #8]
 800b5ea:	2200      	movs	r2, #0
 800b5ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800b5f0:	e009      	b.n	800b606 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800b5f2:	68bb      	ldr	r3, [r7, #8]
 800b5f4:	2200      	movs	r2, #0
 800b5f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800b5fa:	68bb      	ldr	r3, [r7, #8]
 800b5fc:	6a1b      	ldr	r3, [r3, #32]
 800b5fe:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800b600:	68bb      	ldr	r3, [r7, #8]
 800b602:	2200      	movs	r2, #0
 800b604:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800b606:	68bb      	ldr	r3, [r7, #8]
 800b608:	785b      	ldrb	r3, [r3, #1]
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d15f      	bne.n	800b6ce <HAL_PCD_EP_DB_Transmit+0x3ba>
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	643b      	str	r3, [r7, #64]	@ 0x40
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b61c:	b29b      	uxth	r3, r3
 800b61e:	461a      	mov	r2, r3
 800b620:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b622:	4413      	add	r3, r2
 800b624:	643b      	str	r3, [r7, #64]	@ 0x40
 800b626:	68bb      	ldr	r3, [r7, #8]
 800b628:	781b      	ldrb	r3, [r3, #0]
 800b62a:	00da      	lsls	r2, r3, #3
 800b62c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b62e:	4413      	add	r3, r2
 800b630:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b634:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b636:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b638:	881b      	ldrh	r3, [r3, #0]
 800b63a:	b29b      	uxth	r3, r3
 800b63c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b640:	b29a      	uxth	r2, r3
 800b642:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b644:	801a      	strh	r2, [r3, #0]
 800b646:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d10a      	bne.n	800b662 <HAL_PCD_EP_DB_Transmit+0x34e>
 800b64c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b64e:	881b      	ldrh	r3, [r3, #0]
 800b650:	b29b      	uxth	r3, r3
 800b652:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b656:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b65a:	b29a      	uxth	r2, r3
 800b65c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b65e:	801a      	strh	r2, [r3, #0]
 800b660:	e051      	b.n	800b706 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800b662:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b664:	2b3e      	cmp	r3, #62	@ 0x3e
 800b666:	d816      	bhi.n	800b696 <HAL_PCD_EP_DB_Transmit+0x382>
 800b668:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b66a:	085b      	lsrs	r3, r3, #1
 800b66c:	653b      	str	r3, [r7, #80]	@ 0x50
 800b66e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b670:	f003 0301 	and.w	r3, r3, #1
 800b674:	2b00      	cmp	r3, #0
 800b676:	d002      	beq.n	800b67e <HAL_PCD_EP_DB_Transmit+0x36a>
 800b678:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b67a:	3301      	adds	r3, #1
 800b67c:	653b      	str	r3, [r7, #80]	@ 0x50
 800b67e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b680:	881b      	ldrh	r3, [r3, #0]
 800b682:	b29a      	uxth	r2, r3
 800b684:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b686:	b29b      	uxth	r3, r3
 800b688:	029b      	lsls	r3, r3, #10
 800b68a:	b29b      	uxth	r3, r3
 800b68c:	4313      	orrs	r3, r2
 800b68e:	b29a      	uxth	r2, r3
 800b690:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b692:	801a      	strh	r2, [r3, #0]
 800b694:	e037      	b.n	800b706 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800b696:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b698:	095b      	lsrs	r3, r3, #5
 800b69a:	653b      	str	r3, [r7, #80]	@ 0x50
 800b69c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b69e:	f003 031f 	and.w	r3, r3, #31
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d102      	bne.n	800b6ac <HAL_PCD_EP_DB_Transmit+0x398>
 800b6a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b6a8:	3b01      	subs	r3, #1
 800b6aa:	653b      	str	r3, [r7, #80]	@ 0x50
 800b6ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b6ae:	881b      	ldrh	r3, [r3, #0]
 800b6b0:	b29a      	uxth	r2, r3
 800b6b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b6b4:	b29b      	uxth	r3, r3
 800b6b6:	029b      	lsls	r3, r3, #10
 800b6b8:	b29b      	uxth	r3, r3
 800b6ba:	4313      	orrs	r3, r2
 800b6bc:	b29b      	uxth	r3, r3
 800b6be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b6c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b6c6:	b29a      	uxth	r2, r3
 800b6c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b6ca:	801a      	strh	r2, [r3, #0]
 800b6cc:	e01b      	b.n	800b706 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800b6ce:	68bb      	ldr	r3, [r7, #8]
 800b6d0:	785b      	ldrb	r3, [r3, #1]
 800b6d2:	2b01      	cmp	r3, #1
 800b6d4:	d117      	bne.n	800b706 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b6e4:	b29b      	uxth	r3, r3
 800b6e6:	461a      	mov	r2, r3
 800b6e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b6ea:	4413      	add	r3, r2
 800b6ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b6ee:	68bb      	ldr	r3, [r7, #8]
 800b6f0:	781b      	ldrb	r3, [r3, #0]
 800b6f2:	00da      	lsls	r2, r3, #3
 800b6f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b6f6:	4413      	add	r3, r2
 800b6f8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b6fc:	647b      	str	r3, [r7, #68]	@ 0x44
 800b6fe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b700:	b29a      	uxth	r2, r3
 800b702:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b704:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	6818      	ldr	r0, [r3, #0]
 800b70a:	68bb      	ldr	r3, [r7, #8]
 800b70c:	6959      	ldr	r1, [r3, #20]
 800b70e:	68bb      	ldr	r3, [r7, #8]
 800b710:	891a      	ldrh	r2, [r3, #8]
 800b712:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b714:	b29b      	uxth	r3, r3
 800b716:	f007 fb7a 	bl	8012e0e <USB_WritePMA>
 800b71a:	e20a      	b.n	800bb32 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b724:	b29b      	uxth	r3, r3
 800b726:	461a      	mov	r2, r3
 800b728:	68bb      	ldr	r3, [r7, #8]
 800b72a:	781b      	ldrb	r3, [r3, #0]
 800b72c:	00db      	lsls	r3, r3, #3
 800b72e:	4413      	add	r3, r2
 800b730:	68fa      	ldr	r2, [r7, #12]
 800b732:	6812      	ldr	r2, [r2, #0]
 800b734:	4413      	add	r3, r2
 800b736:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b73a:	881b      	ldrh	r3, [r3, #0]
 800b73c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b740:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800b744:	68bb      	ldr	r3, [r7, #8]
 800b746:	699a      	ldr	r2, [r3, #24]
 800b748:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b74c:	429a      	cmp	r2, r3
 800b74e:	d307      	bcc.n	800b760 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800b750:	68bb      	ldr	r3, [r7, #8]
 800b752:	699a      	ldr	r2, [r3, #24]
 800b754:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b758:	1ad2      	subs	r2, r2, r3
 800b75a:	68bb      	ldr	r3, [r7, #8]
 800b75c:	619a      	str	r2, [r3, #24]
 800b75e:	e002      	b.n	800b766 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800b760:	68bb      	ldr	r3, [r7, #8]
 800b762:	2200      	movs	r2, #0
 800b764:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800b766:	68bb      	ldr	r3, [r7, #8]
 800b768:	699b      	ldr	r3, [r3, #24]
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	f040 80f6 	bne.w	800b95c <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800b770:	68bb      	ldr	r3, [r7, #8]
 800b772:	785b      	ldrb	r3, [r3, #1]
 800b774:	2b00      	cmp	r3, #0
 800b776:	d126      	bne.n	800b7c6 <HAL_PCD_EP_DB_Transmit+0x4b2>
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	677b      	str	r3, [r7, #116]	@ 0x74
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b786:	b29b      	uxth	r3, r3
 800b788:	461a      	mov	r2, r3
 800b78a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b78c:	4413      	add	r3, r2
 800b78e:	677b      	str	r3, [r7, #116]	@ 0x74
 800b790:	68bb      	ldr	r3, [r7, #8]
 800b792:	781b      	ldrb	r3, [r3, #0]
 800b794:	00da      	lsls	r2, r3, #3
 800b796:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b798:	4413      	add	r3, r2
 800b79a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b79e:	673b      	str	r3, [r7, #112]	@ 0x70
 800b7a0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b7a2:	881b      	ldrh	r3, [r3, #0]
 800b7a4:	b29b      	uxth	r3, r3
 800b7a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b7aa:	b29a      	uxth	r2, r3
 800b7ac:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b7ae:	801a      	strh	r2, [r3, #0]
 800b7b0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b7b2:	881b      	ldrh	r3, [r3, #0]
 800b7b4:	b29b      	uxth	r3, r3
 800b7b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b7ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b7be:	b29a      	uxth	r2, r3
 800b7c0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b7c2:	801a      	strh	r2, [r3, #0]
 800b7c4:	e01a      	b.n	800b7fc <HAL_PCD_EP_DB_Transmit+0x4e8>
 800b7c6:	68bb      	ldr	r3, [r7, #8]
 800b7c8:	785b      	ldrb	r3, [r3, #1]
 800b7ca:	2b01      	cmp	r3, #1
 800b7cc:	d116      	bne.n	800b7fc <HAL_PCD_EP_DB_Transmit+0x4e8>
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b7dc:	b29b      	uxth	r3, r3
 800b7de:	461a      	mov	r2, r3
 800b7e0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b7e2:	4413      	add	r3, r2
 800b7e4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b7e6:	68bb      	ldr	r3, [r7, #8]
 800b7e8:	781b      	ldrb	r3, [r3, #0]
 800b7ea:	00da      	lsls	r2, r3, #3
 800b7ec:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b7ee:	4413      	add	r3, r2
 800b7f0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b7f4:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b7f6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b7f8:	2200      	movs	r2, #0
 800b7fa:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b804:	68bb      	ldr	r3, [r7, #8]
 800b806:	785b      	ldrb	r3, [r3, #1]
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d12f      	bne.n	800b86c <HAL_PCD_EP_DB_Transmit+0x558>
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b81c:	b29b      	uxth	r3, r3
 800b81e:	461a      	mov	r2, r3
 800b820:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b824:	4413      	add	r3, r2
 800b826:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b82a:	68bb      	ldr	r3, [r7, #8]
 800b82c:	781b      	ldrb	r3, [r3, #0]
 800b82e:	00da      	lsls	r2, r3, #3
 800b830:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b834:	4413      	add	r3, r2
 800b836:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b83a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b83e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b842:	881b      	ldrh	r3, [r3, #0]
 800b844:	b29b      	uxth	r3, r3
 800b846:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b84a:	b29a      	uxth	r2, r3
 800b84c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b850:	801a      	strh	r2, [r3, #0]
 800b852:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b856:	881b      	ldrh	r3, [r3, #0]
 800b858:	b29b      	uxth	r3, r3
 800b85a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b85e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b862:	b29a      	uxth	r2, r3
 800b864:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b868:	801a      	strh	r2, [r3, #0]
 800b86a:	e01c      	b.n	800b8a6 <HAL_PCD_EP_DB_Transmit+0x592>
 800b86c:	68bb      	ldr	r3, [r7, #8]
 800b86e:	785b      	ldrb	r3, [r3, #1]
 800b870:	2b01      	cmp	r3, #1
 800b872:	d118      	bne.n	800b8a6 <HAL_PCD_EP_DB_Transmit+0x592>
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b87c:	b29b      	uxth	r3, r3
 800b87e:	461a      	mov	r2, r3
 800b880:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b884:	4413      	add	r3, r2
 800b886:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b88a:	68bb      	ldr	r3, [r7, #8]
 800b88c:	781b      	ldrb	r3, [r3, #0]
 800b88e:	00da      	lsls	r2, r3, #3
 800b890:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b894:	4413      	add	r3, r2
 800b896:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b89a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b89e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b8a2:	2200      	movs	r2, #0
 800b8a4:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800b8a6:	68bb      	ldr	r3, [r7, #8]
 800b8a8:	78db      	ldrb	r3, [r3, #3]
 800b8aa:	2b02      	cmp	r3, #2
 800b8ac:	d127      	bne.n	800b8fe <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	461a      	mov	r2, r3
 800b8b4:	68bb      	ldr	r3, [r7, #8]
 800b8b6:	781b      	ldrb	r3, [r3, #0]
 800b8b8:	009b      	lsls	r3, r3, #2
 800b8ba:	4413      	add	r3, r2
 800b8bc:	881b      	ldrh	r3, [r3, #0]
 800b8be:	b29b      	uxth	r3, r3
 800b8c0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b8c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b8c8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800b8cc:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800b8d0:	f083 0320 	eor.w	r3, r3, #32
 800b8d4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	461a      	mov	r2, r3
 800b8de:	68bb      	ldr	r3, [r7, #8]
 800b8e0:	781b      	ldrb	r3, [r3, #0]
 800b8e2:	009b      	lsls	r3, r3, #2
 800b8e4:	441a      	add	r2, r3
 800b8e6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800b8ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b8ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b8f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b8f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b8fa:	b29b      	uxth	r3, r3
 800b8fc:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800b8fe:	68bb      	ldr	r3, [r7, #8]
 800b900:	781b      	ldrb	r3, [r3, #0]
 800b902:	4619      	mov	r1, r3
 800b904:	68f8      	ldr	r0, [r7, #12]
 800b906:	f00d fa02 	bl	8018d0e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800b90a:	88fb      	ldrh	r3, [r7, #6]
 800b90c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b910:	2b00      	cmp	r3, #0
 800b912:	d121      	bne.n	800b958 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	461a      	mov	r2, r3
 800b91a:	68bb      	ldr	r3, [r7, #8]
 800b91c:	781b      	ldrb	r3, [r3, #0]
 800b91e:	009b      	lsls	r3, r3, #2
 800b920:	4413      	add	r3, r2
 800b922:	881b      	ldrh	r3, [r3, #0]
 800b924:	b29b      	uxth	r3, r3
 800b926:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b92a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b92e:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	461a      	mov	r2, r3
 800b938:	68bb      	ldr	r3, [r7, #8]
 800b93a:	781b      	ldrb	r3, [r3, #0]
 800b93c:	009b      	lsls	r3, r3, #2
 800b93e:	441a      	add	r2, r3
 800b940:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800b944:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b948:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b94c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b950:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b954:	b29b      	uxth	r3, r3
 800b956:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800b958:	2300      	movs	r3, #0
 800b95a:	e113      	b.n	800bb84 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800b95c:	88fb      	ldrh	r3, [r7, #6]
 800b95e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b962:	2b00      	cmp	r3, #0
 800b964:	d121      	bne.n	800b9aa <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	461a      	mov	r2, r3
 800b96c:	68bb      	ldr	r3, [r7, #8]
 800b96e:	781b      	ldrb	r3, [r3, #0]
 800b970:	009b      	lsls	r3, r3, #2
 800b972:	4413      	add	r3, r2
 800b974:	881b      	ldrh	r3, [r3, #0]
 800b976:	b29b      	uxth	r3, r3
 800b978:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b97c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b980:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	461a      	mov	r2, r3
 800b98a:	68bb      	ldr	r3, [r7, #8]
 800b98c:	781b      	ldrb	r3, [r3, #0]
 800b98e:	009b      	lsls	r3, r3, #2
 800b990:	441a      	add	r2, r3
 800b992:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800b996:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b99a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b99e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b9a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b9a6:	b29b      	uxth	r3, r3
 800b9a8:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800b9aa:	68bb      	ldr	r3, [r7, #8]
 800b9ac:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b9b0:	2b01      	cmp	r3, #1
 800b9b2:	f040 80be 	bne.w	800bb32 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800b9b6:	68bb      	ldr	r3, [r7, #8]
 800b9b8:	695a      	ldr	r2, [r3, #20]
 800b9ba:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b9be:	441a      	add	r2, r3
 800b9c0:	68bb      	ldr	r3, [r7, #8]
 800b9c2:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800b9c4:	68bb      	ldr	r3, [r7, #8]
 800b9c6:	69da      	ldr	r2, [r3, #28]
 800b9c8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b9cc:	441a      	add	r2, r3
 800b9ce:	68bb      	ldr	r3, [r7, #8]
 800b9d0:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800b9d2:	68bb      	ldr	r3, [r7, #8]
 800b9d4:	6a1a      	ldr	r2, [r3, #32]
 800b9d6:	68bb      	ldr	r3, [r7, #8]
 800b9d8:	691b      	ldr	r3, [r3, #16]
 800b9da:	429a      	cmp	r2, r3
 800b9dc:	d309      	bcc.n	800b9f2 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800b9de:	68bb      	ldr	r3, [r7, #8]
 800b9e0:	691b      	ldr	r3, [r3, #16]
 800b9e2:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800b9e4:	68bb      	ldr	r3, [r7, #8]
 800b9e6:	6a1a      	ldr	r2, [r3, #32]
 800b9e8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b9ea:	1ad2      	subs	r2, r2, r3
 800b9ec:	68bb      	ldr	r3, [r7, #8]
 800b9ee:	621a      	str	r2, [r3, #32]
 800b9f0:	e015      	b.n	800ba1e <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800b9f2:	68bb      	ldr	r3, [r7, #8]
 800b9f4:	6a1b      	ldr	r3, [r3, #32]
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d107      	bne.n	800ba0a <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800b9fa:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b9fe:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800ba00:	68bb      	ldr	r3, [r7, #8]
 800ba02:	2200      	movs	r2, #0
 800ba04:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800ba08:	e009      	b.n	800ba1e <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800ba0a:	68bb      	ldr	r3, [r7, #8]
 800ba0c:	6a1b      	ldr	r3, [r3, #32]
 800ba0e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800ba10:	68bb      	ldr	r3, [r7, #8]
 800ba12:	2200      	movs	r2, #0
 800ba14:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800ba16:	68bb      	ldr	r3, [r7, #8]
 800ba18:	2200      	movs	r2, #0
 800ba1a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ba24:	68bb      	ldr	r3, [r7, #8]
 800ba26:	785b      	ldrb	r3, [r3, #1]
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d15f      	bne.n	800baec <HAL_PCD_EP_DB_Transmit+0x7d8>
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ba3a:	b29b      	uxth	r3, r3
 800ba3c:	461a      	mov	r2, r3
 800ba3e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ba40:	4413      	add	r3, r2
 800ba42:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ba44:	68bb      	ldr	r3, [r7, #8]
 800ba46:	781b      	ldrb	r3, [r3, #0]
 800ba48:	00da      	lsls	r2, r3, #3
 800ba4a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ba4c:	4413      	add	r3, r2
 800ba4e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ba52:	667b      	str	r3, [r7, #100]	@ 0x64
 800ba54:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ba56:	881b      	ldrh	r3, [r3, #0]
 800ba58:	b29b      	uxth	r3, r3
 800ba5a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ba5e:	b29a      	uxth	r2, r3
 800ba60:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ba62:	801a      	strh	r2, [r3, #0]
 800ba64:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d10a      	bne.n	800ba80 <HAL_PCD_EP_DB_Transmit+0x76c>
 800ba6a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ba6c:	881b      	ldrh	r3, [r3, #0]
 800ba6e:	b29b      	uxth	r3, r3
 800ba70:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ba74:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ba78:	b29a      	uxth	r2, r3
 800ba7a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ba7c:	801a      	strh	r2, [r3, #0]
 800ba7e:	e04e      	b.n	800bb1e <HAL_PCD_EP_DB_Transmit+0x80a>
 800ba80:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ba82:	2b3e      	cmp	r3, #62	@ 0x3e
 800ba84:	d816      	bhi.n	800bab4 <HAL_PCD_EP_DB_Transmit+0x7a0>
 800ba86:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ba88:	085b      	lsrs	r3, r3, #1
 800ba8a:	663b      	str	r3, [r7, #96]	@ 0x60
 800ba8c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ba8e:	f003 0301 	and.w	r3, r3, #1
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d002      	beq.n	800ba9c <HAL_PCD_EP_DB_Transmit+0x788>
 800ba96:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ba98:	3301      	adds	r3, #1
 800ba9a:	663b      	str	r3, [r7, #96]	@ 0x60
 800ba9c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ba9e:	881b      	ldrh	r3, [r3, #0]
 800baa0:	b29a      	uxth	r2, r3
 800baa2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800baa4:	b29b      	uxth	r3, r3
 800baa6:	029b      	lsls	r3, r3, #10
 800baa8:	b29b      	uxth	r3, r3
 800baaa:	4313      	orrs	r3, r2
 800baac:	b29a      	uxth	r2, r3
 800baae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bab0:	801a      	strh	r2, [r3, #0]
 800bab2:	e034      	b.n	800bb1e <HAL_PCD_EP_DB_Transmit+0x80a>
 800bab4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bab6:	095b      	lsrs	r3, r3, #5
 800bab8:	663b      	str	r3, [r7, #96]	@ 0x60
 800baba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800babc:	f003 031f 	and.w	r3, r3, #31
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d102      	bne.n	800baca <HAL_PCD_EP_DB_Transmit+0x7b6>
 800bac4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bac6:	3b01      	subs	r3, #1
 800bac8:	663b      	str	r3, [r7, #96]	@ 0x60
 800baca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bacc:	881b      	ldrh	r3, [r3, #0]
 800bace:	b29a      	uxth	r2, r3
 800bad0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bad2:	b29b      	uxth	r3, r3
 800bad4:	029b      	lsls	r3, r3, #10
 800bad6:	b29b      	uxth	r3, r3
 800bad8:	4313      	orrs	r3, r2
 800bada:	b29b      	uxth	r3, r3
 800badc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bae0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bae4:	b29a      	uxth	r2, r3
 800bae6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bae8:	801a      	strh	r2, [r3, #0]
 800baea:	e018      	b.n	800bb1e <HAL_PCD_EP_DB_Transmit+0x80a>
 800baec:	68bb      	ldr	r3, [r7, #8]
 800baee:	785b      	ldrb	r3, [r3, #1]
 800baf0:	2b01      	cmp	r3, #1
 800baf2:	d114      	bne.n	800bb1e <HAL_PCD_EP_DB_Transmit+0x80a>
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bafc:	b29b      	uxth	r3, r3
 800bafe:	461a      	mov	r2, r3
 800bb00:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bb02:	4413      	add	r3, r2
 800bb04:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bb06:	68bb      	ldr	r3, [r7, #8]
 800bb08:	781b      	ldrb	r3, [r3, #0]
 800bb0a:	00da      	lsls	r2, r3, #3
 800bb0c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bb0e:	4413      	add	r3, r2
 800bb10:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bb14:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800bb16:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bb18:	b29a      	uxth	r2, r3
 800bb1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bb1c:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	6818      	ldr	r0, [r3, #0]
 800bb22:	68bb      	ldr	r3, [r7, #8]
 800bb24:	6959      	ldr	r1, [r3, #20]
 800bb26:	68bb      	ldr	r3, [r7, #8]
 800bb28:	895a      	ldrh	r2, [r3, #10]
 800bb2a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bb2c:	b29b      	uxth	r3, r3
 800bb2e:	f007 f96e 	bl	8012e0e <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	461a      	mov	r2, r3
 800bb38:	68bb      	ldr	r3, [r7, #8]
 800bb3a:	781b      	ldrb	r3, [r3, #0]
 800bb3c:	009b      	lsls	r3, r3, #2
 800bb3e:	4413      	add	r3, r2
 800bb40:	881b      	ldrh	r3, [r3, #0]
 800bb42:	b29b      	uxth	r3, r3
 800bb44:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bb48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bb4c:	82fb      	strh	r3, [r7, #22]
 800bb4e:	8afb      	ldrh	r3, [r7, #22]
 800bb50:	f083 0310 	eor.w	r3, r3, #16
 800bb54:	82fb      	strh	r3, [r7, #22]
 800bb56:	8afb      	ldrh	r3, [r7, #22]
 800bb58:	f083 0320 	eor.w	r3, r3, #32
 800bb5c:	82fb      	strh	r3, [r7, #22]
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	461a      	mov	r2, r3
 800bb64:	68bb      	ldr	r3, [r7, #8]
 800bb66:	781b      	ldrb	r3, [r3, #0]
 800bb68:	009b      	lsls	r3, r3, #2
 800bb6a:	441a      	add	r2, r3
 800bb6c:	8afb      	ldrh	r3, [r7, #22]
 800bb6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bb72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bb76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bb7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bb7e:	b29b      	uxth	r3, r3
 800bb80:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800bb82:	2300      	movs	r3, #0
}
 800bb84:	4618      	mov	r0, r3
 800bb86:	3798      	adds	r7, #152	@ 0x98
 800bb88:	46bd      	mov	sp, r7
 800bb8a:	bd80      	pop	{r7, pc}

0800bb8c <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800bb8c:	b480      	push	{r7}
 800bb8e:	b087      	sub	sp, #28
 800bb90:	af00      	add	r7, sp, #0
 800bb92:	60f8      	str	r0, [r7, #12]
 800bb94:	607b      	str	r3, [r7, #4]
 800bb96:	460b      	mov	r3, r1
 800bb98:	817b      	strh	r3, [r7, #10]
 800bb9a:	4613      	mov	r3, r2
 800bb9c:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800bb9e:	897b      	ldrh	r3, [r7, #10]
 800bba0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bba4:	b29b      	uxth	r3, r3
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d00b      	beq.n	800bbc2 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800bbaa:	897b      	ldrh	r3, [r7, #10]
 800bbac:	f003 0207 	and.w	r2, r3, #7
 800bbb0:	4613      	mov	r3, r2
 800bbb2:	009b      	lsls	r3, r3, #2
 800bbb4:	4413      	add	r3, r2
 800bbb6:	00db      	lsls	r3, r3, #3
 800bbb8:	3310      	adds	r3, #16
 800bbba:	68fa      	ldr	r2, [r7, #12]
 800bbbc:	4413      	add	r3, r2
 800bbbe:	617b      	str	r3, [r7, #20]
 800bbc0:	e009      	b.n	800bbd6 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800bbc2:	897a      	ldrh	r2, [r7, #10]
 800bbc4:	4613      	mov	r3, r2
 800bbc6:	009b      	lsls	r3, r3, #2
 800bbc8:	4413      	add	r3, r2
 800bbca:	00db      	lsls	r3, r3, #3
 800bbcc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800bbd0:	68fa      	ldr	r2, [r7, #12]
 800bbd2:	4413      	add	r3, r2
 800bbd4:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800bbd6:	893b      	ldrh	r3, [r7, #8]
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	d107      	bne.n	800bbec <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800bbdc:	697b      	ldr	r3, [r7, #20]
 800bbde:	2200      	movs	r2, #0
 800bbe0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	b29a      	uxth	r2, r3
 800bbe6:	697b      	ldr	r3, [r7, #20]
 800bbe8:	80da      	strh	r2, [r3, #6]
 800bbea:	e00b      	b.n	800bc04 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800bbec:	697b      	ldr	r3, [r7, #20]
 800bbee:	2201      	movs	r2, #1
 800bbf0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	b29a      	uxth	r2, r3
 800bbf6:	697b      	ldr	r3, [r7, #20]
 800bbf8:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	0c1b      	lsrs	r3, r3, #16
 800bbfe:	b29a      	uxth	r2, r3
 800bc00:	697b      	ldr	r3, [r7, #20]
 800bc02:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800bc04:	2300      	movs	r3, #0
}
 800bc06:	4618      	mov	r0, r3
 800bc08:	371c      	adds	r7, #28
 800bc0a:	46bd      	mov	sp, r7
 800bc0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc10:	4770      	bx	lr

0800bc12 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800bc12:	b480      	push	{r7}
 800bc14:	b085      	sub	sp, #20
 800bc16:	af00      	add	r7, sp, #0
 800bc18:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	2201      	movs	r2, #1
 800bc24:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	2200      	movs	r2, #0
 800bc2c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800bc30:	68fb      	ldr	r3, [r7, #12]
 800bc32:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800bc36:	b29b      	uxth	r3, r3
 800bc38:	f043 0301 	orr.w	r3, r3, #1
 800bc3c:	b29a      	uxth	r2, r3
 800bc3e:	68fb      	ldr	r3, [r7, #12]
 800bc40:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800bc44:	68fb      	ldr	r3, [r7, #12]
 800bc46:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800bc4a:	b29b      	uxth	r3, r3
 800bc4c:	f043 0302 	orr.w	r3, r3, #2
 800bc50:	b29a      	uxth	r2, r3
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800bc58:	2300      	movs	r3, #0
}
 800bc5a:	4618      	mov	r0, r3
 800bc5c:	3714      	adds	r7, #20
 800bc5e:	46bd      	mov	sp, r7
 800bc60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc64:	4770      	bx	lr
	...

0800bc68 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800bc68:	b480      	push	{r7}
 800bc6a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800bc6c:	4b05      	ldr	r3, [pc, #20]	@ (800bc84 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	4a04      	ldr	r2, [pc, #16]	@ (800bc84 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800bc72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bc76:	6013      	str	r3, [r2, #0]
}
 800bc78:	bf00      	nop
 800bc7a:	46bd      	mov	sp, r7
 800bc7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc80:	4770      	bx	lr
 800bc82:	bf00      	nop
 800bc84:	58000400 	.word	0x58000400

0800bc88 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800bc88:	b480      	push	{r7}
 800bc8a:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 800bc8c:	4b04      	ldr	r3, [pc, #16]	@ (800bca0 <HAL_PWREx_GetVoltageRange+0x18>)
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 800bc94:	4618      	mov	r0, r3
 800bc96:	46bd      	mov	sp, r7
 800bc98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc9c:	4770      	bx	lr
 800bc9e:	bf00      	nop
 800bca0:	58000400 	.word	0x58000400

0800bca4 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800bca4:	b480      	push	{r7}
 800bca6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800bca8:	4b05      	ldr	r3, [pc, #20]	@ (800bcc0 <HAL_PWREx_EnableVddUSB+0x1c>)
 800bcaa:	685b      	ldr	r3, [r3, #4]
 800bcac:	4a04      	ldr	r2, [pc, #16]	@ (800bcc0 <HAL_PWREx_EnableVddUSB+0x1c>)
 800bcae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800bcb2:	6053      	str	r3, [r2, #4]
}
 800bcb4:	bf00      	nop
 800bcb6:	46bd      	mov	sp, r7
 800bcb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcbc:	4770      	bx	lr
 800bcbe:	bf00      	nop
 800bcc0:	58000400 	.word	0x58000400

0800bcc4 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 800bcc4:	b480      	push	{r7}
 800bcc6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800bcc8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800bcd2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bcd6:	d101      	bne.n	800bcdc <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800bcd8:	2301      	movs	r3, #1
 800bcda:	e000      	b.n	800bcde <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 800bcdc:	2300      	movs	r3, #0
}
 800bcde:	4618      	mov	r0, r3
 800bce0:	46bd      	mov	sp, r7
 800bce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bce6:	4770      	bx	lr

0800bce8 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 800bce8:	b480      	push	{r7}
 800bcea:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800bcec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bcf6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bcfa:	6013      	str	r3, [r2, #0]
}
 800bcfc:	bf00      	nop
 800bcfe:	46bd      	mov	sp, r7
 800bd00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd04:	4770      	bx	lr

0800bd06 <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 800bd06:	b480      	push	{r7}
 800bd08:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800bd0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bd14:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bd18:	6013      	str	r3, [r2, #0]
}
 800bd1a:	bf00      	nop
 800bd1c:	46bd      	mov	sp, r7
 800bd1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd22:	4770      	bx	lr

0800bd24 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 800bd24:	b480      	push	{r7}
 800bd26:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800bd28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bd32:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bd36:	d101      	bne.n	800bd3c <LL_RCC_HSE_IsReady+0x18>
 800bd38:	2301      	movs	r3, #1
 800bd3a:	e000      	b.n	800bd3e <LL_RCC_HSE_IsReady+0x1a>
 800bd3c:	2300      	movs	r3, #0
}
 800bd3e:	4618      	mov	r0, r3
 800bd40:	46bd      	mov	sp, r7
 800bd42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd46:	4770      	bx	lr

0800bd48 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 800bd48:	b480      	push	{r7}
 800bd4a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800bd4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bd56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bd5a:	6013      	str	r3, [r2, #0]
}
 800bd5c:	bf00      	nop
 800bd5e:	46bd      	mov	sp, r7
 800bd60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd64:	4770      	bx	lr

0800bd66 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 800bd66:	b480      	push	{r7}
 800bd68:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800bd6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bd74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bd78:	6013      	str	r3, [r2, #0]
}
 800bd7a:	bf00      	nop
 800bd7c:	46bd      	mov	sp, r7
 800bd7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd82:	4770      	bx	lr

0800bd84 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 800bd84:	b480      	push	{r7}
 800bd86:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800bd88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bd8c:	681b      	ldr	r3, [r3, #0]
 800bd8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bd92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bd96:	d101      	bne.n	800bd9c <LL_RCC_HSI_IsReady+0x18>
 800bd98:	2301      	movs	r3, #1
 800bd9a:	e000      	b.n	800bd9e <LL_RCC_HSI_IsReady+0x1a>
 800bd9c:	2300      	movs	r3, #0
}
 800bd9e:	4618      	mov	r0, r3
 800bda0:	46bd      	mov	sp, r7
 800bda2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bda6:	4770      	bx	lr

0800bda8 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 800bda8:	b480      	push	{r7}
 800bdaa:	b083      	sub	sp, #12
 800bdac:	af00      	add	r7, sp, #0
 800bdae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800bdb0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bdb4:	685b      	ldr	r3, [r3, #4]
 800bdb6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	061b      	lsls	r3, r3, #24
 800bdbe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800bdc2:	4313      	orrs	r3, r2
 800bdc4:	604b      	str	r3, [r1, #4]
}
 800bdc6:	bf00      	nop
 800bdc8:	370c      	adds	r7, #12
 800bdca:	46bd      	mov	sp, r7
 800bdcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdd0:	4770      	bx	lr

0800bdd2 <LL_RCC_HSI48_Enable>:
  * @brief  Enable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Enable(void)
{
 800bdd2:	b480      	push	{r7}
 800bdd4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800bdd6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bdda:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800bdde:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bde2:	f043 0301 	orr.w	r3, r3, #1
 800bde6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 800bdea:	bf00      	nop
 800bdec:	46bd      	mov	sp, r7
 800bdee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdf2:	4770      	bx	lr

0800bdf4 <LL_RCC_HSI48_Disable>:
  * @brief  Disable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Disable(void)
{
 800bdf4:	b480      	push	{r7}
 800bdf6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800bdf8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bdfc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800be00:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800be04:	f023 0301 	bic.w	r3, r3, #1
 800be08:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 800be0c:	bf00      	nop
 800be0e:	46bd      	mov	sp, r7
 800be10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be14:	4770      	bx	lr

0800be16 <LL_RCC_HSI48_IsReady>:
  * @brief  Check if HSI48 oscillator Ready
  * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
{
 800be16:	b480      	push	{r7}
 800be18:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 800be1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800be1e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800be22:	f003 0302 	and.w	r3, r3, #2
 800be26:	2b02      	cmp	r3, #2
 800be28:	d101      	bne.n	800be2e <LL_RCC_HSI48_IsReady+0x18>
 800be2a:	2301      	movs	r3, #1
 800be2c:	e000      	b.n	800be30 <LL_RCC_HSI48_IsReady+0x1a>
 800be2e:	2300      	movs	r3, #0
}
 800be30:	4618      	mov	r0, r3
 800be32:	46bd      	mov	sp, r7
 800be34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be38:	4770      	bx	lr

0800be3a <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 800be3a:	b480      	push	{r7}
 800be3c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800be3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800be42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800be46:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800be4a:	f043 0301 	orr.w	r3, r3, #1
 800be4e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800be52:	bf00      	nop
 800be54:	46bd      	mov	sp, r7
 800be56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be5a:	4770      	bx	lr

0800be5c <LL_RCC_LSE_Disable>:
  * @brief  Disable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Disable(void)
{
 800be5c:	b480      	push	{r7}
 800be5e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800be60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800be64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800be68:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800be6c:	f023 0301 	bic.w	r3, r3, #1
 800be70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800be74:	bf00      	nop
 800be76:	46bd      	mov	sp, r7
 800be78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be7c:	4770      	bx	lr

0800be7e <LL_RCC_LSE_EnableBypass>:
  * @brief  Enable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
{
 800be7e:	b480      	push	{r7}
 800be80:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800be82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800be86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800be8a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800be8e:	f043 0304 	orr.w	r3, r3, #4
 800be92:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800be96:	bf00      	nop
 800be98:	46bd      	mov	sp, r7
 800be9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be9e:	4770      	bx	lr

0800bea0 <LL_RCC_LSE_DisableBypass>:
  * @brief  Disable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
{
 800bea0:	b480      	push	{r7}
 800bea2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800bea4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800beac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800beb0:	f023 0304 	bic.w	r3, r3, #4
 800beb4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800beb8:	bf00      	nop
 800beba:	46bd      	mov	sp, r7
 800bebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bec0:	4770      	bx	lr

0800bec2 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 800bec2:	b480      	push	{r7}
 800bec4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800bec6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800beca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bece:	f003 0302 	and.w	r3, r3, #2
 800bed2:	2b02      	cmp	r3, #2
 800bed4:	d101      	bne.n	800beda <LL_RCC_LSE_IsReady+0x18>
 800bed6:	2301      	movs	r3, #1
 800bed8:	e000      	b.n	800bedc <LL_RCC_LSE_IsReady+0x1a>
 800beda:	2300      	movs	r3, #0
}
 800bedc:	4618      	mov	r0, r3
 800bede:	46bd      	mov	sp, r7
 800bee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bee4:	4770      	bx	lr

0800bee6 <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 800bee6:	b480      	push	{r7}
 800bee8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800beea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800beee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bef2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bef6:	f043 0301 	orr.w	r3, r3, #1
 800befa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800befe:	bf00      	nop
 800bf00:	46bd      	mov	sp, r7
 800bf02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf06:	4770      	bx	lr

0800bf08 <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 800bf08:	b480      	push	{r7}
 800bf0a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800bf0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bf10:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bf14:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bf18:	f023 0301 	bic.w	r3, r3, #1
 800bf1c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800bf20:	bf00      	nop
 800bf22:	46bd      	mov	sp, r7
 800bf24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf28:	4770      	bx	lr

0800bf2a <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 800bf2a:	b480      	push	{r7}
 800bf2c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 800bf2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bf32:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bf36:	f003 0302 	and.w	r3, r3, #2
 800bf3a:	2b02      	cmp	r3, #2
 800bf3c:	d101      	bne.n	800bf42 <LL_RCC_LSI1_IsReady+0x18>
 800bf3e:	2301      	movs	r3, #1
 800bf40:	e000      	b.n	800bf44 <LL_RCC_LSI1_IsReady+0x1a>
 800bf42:	2300      	movs	r3, #0
}
 800bf44:	4618      	mov	r0, r3
 800bf46:	46bd      	mov	sp, r7
 800bf48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf4c:	4770      	bx	lr

0800bf4e <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 800bf4e:	b480      	push	{r7}
 800bf50:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800bf52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bf56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bf5a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bf5e:	f043 0304 	orr.w	r3, r3, #4
 800bf62:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800bf66:	bf00      	nop
 800bf68:	46bd      	mov	sp, r7
 800bf6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf6e:	4770      	bx	lr

0800bf70 <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 800bf70:	b480      	push	{r7}
 800bf72:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800bf74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bf78:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bf7c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bf80:	f023 0304 	bic.w	r3, r3, #4
 800bf84:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800bf88:	bf00      	nop
 800bf8a:	46bd      	mov	sp, r7
 800bf8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf90:	4770      	bx	lr

0800bf92 <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 800bf92:	b480      	push	{r7}
 800bf94:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 800bf96:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bf9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bf9e:	f003 0308 	and.w	r3, r3, #8
 800bfa2:	2b08      	cmp	r3, #8
 800bfa4:	d101      	bne.n	800bfaa <LL_RCC_LSI2_IsReady+0x18>
 800bfa6:	2301      	movs	r3, #1
 800bfa8:	e000      	b.n	800bfac <LL_RCC_LSI2_IsReady+0x1a>
 800bfaa:	2300      	movs	r3, #0
}
 800bfac:	4618      	mov	r0, r3
 800bfae:	46bd      	mov	sp, r7
 800bfb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfb4:	4770      	bx	lr

0800bfb6 <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 800bfb6:	b480      	push	{r7}
 800bfb8:	b083      	sub	sp, #12
 800bfba:	af00      	add	r7, sp, #0
 800bfbc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 800bfbe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bfc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bfc6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	021b      	lsls	r3, r3, #8
 800bfce:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800bfd2:	4313      	orrs	r3, r2
 800bfd4:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800bfd8:	bf00      	nop
 800bfda:	370c      	adds	r7, #12
 800bfdc:	46bd      	mov	sp, r7
 800bfde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfe2:	4770      	bx	lr

0800bfe4 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 800bfe4:	b480      	push	{r7}
 800bfe6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800bfe8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bff2:	f043 0301 	orr.w	r3, r3, #1
 800bff6:	6013      	str	r3, [r2, #0]
}
 800bff8:	bf00      	nop
 800bffa:	46bd      	mov	sp, r7
 800bffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c000:	4770      	bx	lr

0800c002 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 800c002:	b480      	push	{r7}
 800c004:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800c006:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800c010:	f023 0301 	bic.w	r3, r3, #1
 800c014:	6013      	str	r3, [r2, #0]
}
 800c016:	bf00      	nop
 800c018:	46bd      	mov	sp, r7
 800c01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c01e:	4770      	bx	lr

0800c020 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 800c020:	b480      	push	{r7}
 800c022:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800c024:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	f003 0302 	and.w	r3, r3, #2
 800c02e:	2b02      	cmp	r3, #2
 800c030:	d101      	bne.n	800c036 <LL_RCC_MSI_IsReady+0x16>
 800c032:	2301      	movs	r3, #1
 800c034:	e000      	b.n	800c038 <LL_RCC_MSI_IsReady+0x18>
 800c036:	2300      	movs	r3, #0
}
 800c038:	4618      	mov	r0, r3
 800c03a:	46bd      	mov	sp, r7
 800c03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c040:	4770      	bx	lr

0800c042 <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 800c042:	b480      	push	{r7}
 800c044:	b083      	sub	sp, #12
 800c046:	af00      	add	r7, sp, #0
 800c048:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800c04a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800c054:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	4313      	orrs	r3, r2
 800c05c:	600b      	str	r3, [r1, #0]
}
 800c05e:	bf00      	nop
 800c060:	370c      	adds	r7, #12
 800c062:	46bd      	mov	sp, r7
 800c064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c068:	4770      	bx	lr

0800c06a <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 800c06a:	b480      	push	{r7}
 800c06c:	b083      	sub	sp, #12
 800c06e:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 800c070:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c07a:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	2bb0      	cmp	r3, #176	@ 0xb0
 800c080:	d901      	bls.n	800c086 <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 800c082:	23b0      	movs	r3, #176	@ 0xb0
 800c084:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 800c086:	687b      	ldr	r3, [r7, #4]
}
 800c088:	4618      	mov	r0, r3
 800c08a:	370c      	adds	r7, #12
 800c08c:	46bd      	mov	sp, r7
 800c08e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c092:	4770      	bx	lr

0800c094 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 800c094:	b480      	push	{r7}
 800c096:	b083      	sub	sp, #12
 800c098:	af00      	add	r7, sp, #0
 800c09a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 800c09c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c0a0:	685b      	ldr	r3, [r3, #4]
 800c0a2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	021b      	lsls	r3, r3, #8
 800c0aa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c0ae:	4313      	orrs	r3, r2
 800c0b0:	604b      	str	r3, [r1, #4]
}
 800c0b2:	bf00      	nop
 800c0b4:	370c      	adds	r7, #12
 800c0b6:	46bd      	mov	sp, r7
 800c0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0bc:	4770      	bx	lr

0800c0be <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 800c0be:	b480      	push	{r7}
 800c0c0:	b083      	sub	sp, #12
 800c0c2:	af00      	add	r7, sp, #0
 800c0c4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800c0c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c0ca:	689b      	ldr	r3, [r3, #8]
 800c0cc:	f023 0203 	bic.w	r2, r3, #3
 800c0d0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	4313      	orrs	r3, r2
 800c0d8:	608b      	str	r3, [r1, #8]
}
 800c0da:	bf00      	nop
 800c0dc:	370c      	adds	r7, #12
 800c0de:	46bd      	mov	sp, r7
 800c0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e4:	4770      	bx	lr

0800c0e6 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 800c0e6:	b480      	push	{r7}
 800c0e8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800c0ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c0ee:	689b      	ldr	r3, [r3, #8]
 800c0f0:	f003 030c 	and.w	r3, r3, #12
}
 800c0f4:	4618      	mov	r0, r3
 800c0f6:	46bd      	mov	sp, r7
 800c0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0fc:	4770      	bx	lr

0800c0fe <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800c0fe:	b480      	push	{r7}
 800c100:	b083      	sub	sp, #12
 800c102:	af00      	add	r7, sp, #0
 800c104:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800c106:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c10a:	689b      	ldr	r3, [r3, #8]
 800c10c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800c110:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	4313      	orrs	r3, r2
 800c118:	608b      	str	r3, [r1, #8]
}
 800c11a:	bf00      	nop
 800c11c:	370c      	adds	r7, #12
 800c11e:	46bd      	mov	sp, r7
 800c120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c124:	4770      	bx	lr

0800c126 <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800c126:	b480      	push	{r7}
 800c128:	b083      	sub	sp, #12
 800c12a:	af00      	add	r7, sp, #0
 800c12c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800c12e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c132:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800c136:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800c13a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	4313      	orrs	r3, r2
 800c142:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800c146:	bf00      	nop
 800c148:	370c      	adds	r7, #12
 800c14a:	46bd      	mov	sp, r7
 800c14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c150:	4770      	bx	lr

0800c152 <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 800c152:	b480      	push	{r7}
 800c154:	b083      	sub	sp, #12
 800c156:	af00      	add	r7, sp, #0
 800c158:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800c15a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c15e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800c162:	f023 020f 	bic.w	r2, r3, #15
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	091b      	lsrs	r3, r3, #4
 800c16a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c16e:	4313      	orrs	r3, r2
 800c170:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800c174:	bf00      	nop
 800c176:	370c      	adds	r7, #12
 800c178:	46bd      	mov	sp, r7
 800c17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c17e:	4770      	bx	lr

0800c180 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800c180:	b480      	push	{r7}
 800c182:	b083      	sub	sp, #12
 800c184:	af00      	add	r7, sp, #0
 800c186:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800c188:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c18c:	689b      	ldr	r3, [r3, #8]
 800c18e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800c192:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	4313      	orrs	r3, r2
 800c19a:	608b      	str	r3, [r1, #8]
}
 800c19c:	bf00      	nop
 800c19e:	370c      	adds	r7, #12
 800c1a0:	46bd      	mov	sp, r7
 800c1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1a6:	4770      	bx	lr

0800c1a8 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 800c1a8:	b480      	push	{r7}
 800c1aa:	b083      	sub	sp, #12
 800c1ac:	af00      	add	r7, sp, #0
 800c1ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800c1b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c1b4:	689b      	ldr	r3, [r3, #8]
 800c1b6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800c1ba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	4313      	orrs	r3, r2
 800c1c2:	608b      	str	r3, [r1, #8]
}
 800c1c4:	bf00      	nop
 800c1c6:	370c      	adds	r7, #12
 800c1c8:	46bd      	mov	sp, r7
 800c1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ce:	4770      	bx	lr

0800c1d0 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 800c1d0:	b480      	push	{r7}
 800c1d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800c1d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c1d8:	689b      	ldr	r3, [r3, #8]
 800c1da:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800c1de:	4618      	mov	r0, r3
 800c1e0:	46bd      	mov	sp, r7
 800c1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1e6:	4770      	bx	lr

0800c1e8 <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 800c1e8:	b480      	push	{r7}
 800c1ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800c1ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c1f0:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800c1f4:	011b      	lsls	r3, r3, #4
 800c1f6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800c1fa:	4618      	mov	r0, r3
 800c1fc:	46bd      	mov	sp, r7
 800c1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c202:	4770      	bx	lr

0800c204 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800c204:	b480      	push	{r7}
 800c206:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800c208:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c20c:	689b      	ldr	r3, [r3, #8]
 800c20e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 800c212:	4618      	mov	r0, r3
 800c214:	46bd      	mov	sp, r7
 800c216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c21a:	4770      	bx	lr

0800c21c <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 800c21c:	b480      	push	{r7}
 800c21e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800c220:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c224:	689b      	ldr	r3, [r3, #8]
 800c226:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 800c22a:	4618      	mov	r0, r3
 800c22c:	46bd      	mov	sp, r7
 800c22e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c232:	4770      	bx	lr

0800c234 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800c234:	b480      	push	{r7}
 800c236:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800c238:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800c242:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c246:	6013      	str	r3, [r2, #0]
}
 800c248:	bf00      	nop
 800c24a:	46bd      	mov	sp, r7
 800c24c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c250:	4770      	bx	lr

0800c252 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800c252:	b480      	push	{r7}
 800c254:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800c256:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800c260:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c264:	6013      	str	r3, [r2, #0]
}
 800c266:	bf00      	nop
 800c268:	46bd      	mov	sp, r7
 800c26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c26e:	4770      	bx	lr

0800c270 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800c270:	b480      	push	{r7}
 800c272:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800c274:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c27e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c282:	d101      	bne.n	800c288 <LL_RCC_PLL_IsReady+0x18>
 800c284:	2301      	movs	r3, #1
 800c286:	e000      	b.n	800c28a <LL_RCC_PLL_IsReady+0x1a>
 800c288:	2300      	movs	r3, #0
}
 800c28a:	4618      	mov	r0, r3
 800c28c:	46bd      	mov	sp, r7
 800c28e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c292:	4770      	bx	lr

0800c294 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800c294:	b480      	push	{r7}
 800c296:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800c298:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c29c:	68db      	ldr	r3, [r3, #12]
 800c29e:	0a1b      	lsrs	r3, r3, #8
 800c2a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800c2a4:	4618      	mov	r0, r3
 800c2a6:	46bd      	mov	sp, r7
 800c2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ac:	4770      	bx	lr

0800c2ae <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800c2ae:	b480      	push	{r7}
 800c2b0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800c2b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c2b6:	68db      	ldr	r3, [r3, #12]
 800c2b8:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 800c2bc:	4618      	mov	r0, r3
 800c2be:	46bd      	mov	sp, r7
 800c2c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2c4:	4770      	bx	lr

0800c2c6 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800c2c6:	b480      	push	{r7}
 800c2c8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800c2ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c2ce:	68db      	ldr	r3, [r3, #12]
 800c2d0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 800c2d4:	4618      	mov	r0, r3
 800c2d6:	46bd      	mov	sp, r7
 800c2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2dc:	4770      	bx	lr

0800c2de <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800c2de:	b480      	push	{r7}
 800c2e0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800c2e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c2e6:	68db      	ldr	r3, [r3, #12]
 800c2e8:	f003 0303 	and.w	r3, r3, #3
}
 800c2ec:	4618      	mov	r0, r3
 800c2ee:	46bd      	mov	sp, r7
 800c2f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2f4:	4770      	bx	lr

0800c2f6 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800c2f6:	b480      	push	{r7}
 800c2f8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800c2fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c2fe:	689b      	ldr	r3, [r3, #8]
 800c300:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c304:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c308:	d101      	bne.n	800c30e <LL_RCC_IsActiveFlag_HPRE+0x18>
 800c30a:	2301      	movs	r3, #1
 800c30c:	e000      	b.n	800c310 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800c30e:	2300      	movs	r3, #0
}
 800c310:	4618      	mov	r0, r3
 800c312:	46bd      	mov	sp, r7
 800c314:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c318:	4770      	bx	lr

0800c31a <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800c31a:	b480      	push	{r7}
 800c31c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800c31e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c322:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800c326:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c32a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c32e:	d101      	bne.n	800c334 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 800c330:	2301      	movs	r3, #1
 800c332:	e000      	b.n	800c336 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800c334:	2300      	movs	r3, #0
}
 800c336:	4618      	mov	r0, r3
 800c338:	46bd      	mov	sp, r7
 800c33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c33e:	4770      	bx	lr

0800c340 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800c340:	b480      	push	{r7}
 800c342:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800c344:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c348:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800c34c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c350:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c354:	d101      	bne.n	800c35a <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800c356:	2301      	movs	r3, #1
 800c358:	e000      	b.n	800c35c <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800c35a:	2300      	movs	r3, #0
}
 800c35c:	4618      	mov	r0, r3
 800c35e:	46bd      	mov	sp, r7
 800c360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c364:	4770      	bx	lr

0800c366 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800c366:	b480      	push	{r7}
 800c368:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800c36a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c36e:	689b      	ldr	r3, [r3, #8]
 800c370:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c374:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c378:	d101      	bne.n	800c37e <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800c37a:	2301      	movs	r3, #1
 800c37c:	e000      	b.n	800c380 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800c37e:	2300      	movs	r3, #0
}
 800c380:	4618      	mov	r0, r3
 800c382:	46bd      	mov	sp, r7
 800c384:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c388:	4770      	bx	lr

0800c38a <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800c38a:	b480      	push	{r7}
 800c38c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800c38e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c392:	689b      	ldr	r3, [r3, #8]
 800c394:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c398:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c39c:	d101      	bne.n	800c3a2 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800c39e:	2301      	movs	r3, #1
 800c3a0:	e000      	b.n	800c3a4 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800c3a2:	2300      	movs	r3, #0
}
 800c3a4:	4618      	mov	r0, r3
 800c3a6:	46bd      	mov	sp, r7
 800c3a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ac:	4770      	bx	lr
	...

0800c3b0 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c3b0:	b590      	push	{r4, r7, lr}
 800c3b2:	b08d      	sub	sp, #52	@ 0x34
 800c3b4:	af00      	add	r7, sp, #0
 800c3b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	d101      	bne.n	800c3c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800c3be:	2301      	movs	r3, #1
 800c3c0:	e363      	b.n	800ca8a <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	f003 0320 	and.w	r3, r3, #32
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	f000 808d 	beq.w	800c4ea <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c3d0:	f7ff fe89 	bl	800c0e6 <LL_RCC_GetSysClkSource>
 800c3d4:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c3d6:	f7ff ff82 	bl	800c2de <LL_RCC_PLL_GetMainSource>
 800c3da:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800c3dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d005      	beq.n	800c3ee <HAL_RCC_OscConfig+0x3e>
 800c3e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3e4:	2b0c      	cmp	r3, #12
 800c3e6:	d147      	bne.n	800c478 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 800c3e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3ea:	2b01      	cmp	r3, #1
 800c3ec:	d144      	bne.n	800c478 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	69db      	ldr	r3, [r3, #28]
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	d101      	bne.n	800c3fa <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800c3f6:	2301      	movs	r3, #1
 800c3f8:	e347      	b.n	800ca8a <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800c3fe:	f7ff fe34 	bl	800c06a <LL_RCC_MSI_GetRange>
 800c402:	4603      	mov	r3, r0
 800c404:	429c      	cmp	r4, r3
 800c406:	d914      	bls.n	800c432 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c40c:	4618      	mov	r0, r3
 800c40e:	f000 fd2f 	bl	800ce70 <RCC_SetFlashLatencyFromMSIRange>
 800c412:	4603      	mov	r3, r0
 800c414:	2b00      	cmp	r3, #0
 800c416:	d001      	beq.n	800c41c <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 800c418:	2301      	movs	r3, #1
 800c41a:	e336      	b.n	800ca8a <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c420:	4618      	mov	r0, r3
 800c422:	f7ff fe0e 	bl	800c042 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	6a1b      	ldr	r3, [r3, #32]
 800c42a:	4618      	mov	r0, r3
 800c42c:	f7ff fe32 	bl	800c094 <LL_RCC_MSI_SetCalibTrimming>
 800c430:	e013      	b.n	800c45a <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c436:	4618      	mov	r0, r3
 800c438:	f7ff fe03 	bl	800c042 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	6a1b      	ldr	r3, [r3, #32]
 800c440:	4618      	mov	r0, r3
 800c442:	f7ff fe27 	bl	800c094 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c44a:	4618      	mov	r0, r3
 800c44c:	f000 fd10 	bl	800ce70 <RCC_SetFlashLatencyFromMSIRange>
 800c450:	4603      	mov	r3, r0
 800c452:	2b00      	cmp	r3, #0
 800c454:	d001      	beq.n	800c45a <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 800c456:	2301      	movs	r3, #1
 800c458:	e317      	b.n	800ca8a <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800c45a:	f000 fcc9 	bl	800cdf0 <HAL_RCC_GetHCLKFreq>
 800c45e:	4603      	mov	r3, r0
 800c460:	4aa4      	ldr	r2, [pc, #656]	@ (800c6f4 <HAL_RCC_OscConfig+0x344>)
 800c462:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800c464:	4ba4      	ldr	r3, [pc, #656]	@ (800c6f8 <HAL_RCC_OscConfig+0x348>)
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	4618      	mov	r0, r3
 800c46a:	f7fb f87f 	bl	800756c <HAL_InitTick>
 800c46e:	4603      	mov	r3, r0
 800c470:	2b00      	cmp	r3, #0
 800c472:	d039      	beq.n	800c4e8 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 800c474:	2301      	movs	r3, #1
 800c476:	e308      	b.n	800ca8a <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	69db      	ldr	r3, [r3, #28]
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d01e      	beq.n	800c4be <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800c480:	f7ff fdb0 	bl	800bfe4 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800c484:	f7fb f8c0 	bl	8007608 <HAL_GetTick>
 800c488:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800c48a:	e008      	b.n	800c49e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800c48c:	f7fb f8bc 	bl	8007608 <HAL_GetTick>
 800c490:	4602      	mov	r2, r0
 800c492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c494:	1ad3      	subs	r3, r2, r3
 800c496:	2b02      	cmp	r3, #2
 800c498:	d901      	bls.n	800c49e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800c49a:	2303      	movs	r3, #3
 800c49c:	e2f5      	b.n	800ca8a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 800c49e:	f7ff fdbf 	bl	800c020 <LL_RCC_MSI_IsReady>
 800c4a2:	4603      	mov	r3, r0
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d0f1      	beq.n	800c48c <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c4ac:	4618      	mov	r0, r3
 800c4ae:	f7ff fdc8 	bl	800c042 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	6a1b      	ldr	r3, [r3, #32]
 800c4b6:	4618      	mov	r0, r3
 800c4b8:	f7ff fdec 	bl	800c094 <LL_RCC_MSI_SetCalibTrimming>
 800c4bc:	e015      	b.n	800c4ea <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800c4be:	f7ff fda0 	bl	800c002 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800c4c2:	f7fb f8a1 	bl	8007608 <HAL_GetTick>
 800c4c6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800c4c8:	e008      	b.n	800c4dc <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800c4ca:	f7fb f89d 	bl	8007608 <HAL_GetTick>
 800c4ce:	4602      	mov	r2, r0
 800c4d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4d2:	1ad3      	subs	r3, r2, r3
 800c4d4:	2b02      	cmp	r3, #2
 800c4d6:	d901      	bls.n	800c4dc <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800c4d8:	2303      	movs	r3, #3
 800c4da:	e2d6      	b.n	800ca8a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 800c4dc:	f7ff fda0 	bl	800c020 <LL_RCC_MSI_IsReady>
 800c4e0:	4603      	mov	r3, r0
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d1f1      	bne.n	800c4ca <HAL_RCC_OscConfig+0x11a>
 800c4e6:	e000      	b.n	800c4ea <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800c4e8:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	f003 0301 	and.w	r3, r3, #1
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d047      	beq.n	800c586 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c4f6:	f7ff fdf6 	bl	800c0e6 <LL_RCC_GetSysClkSource>
 800c4fa:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c4fc:	f7ff feef 	bl	800c2de <LL_RCC_PLL_GetMainSource>
 800c500:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800c502:	6a3b      	ldr	r3, [r7, #32]
 800c504:	2b08      	cmp	r3, #8
 800c506:	d005      	beq.n	800c514 <HAL_RCC_OscConfig+0x164>
 800c508:	6a3b      	ldr	r3, [r7, #32]
 800c50a:	2b0c      	cmp	r3, #12
 800c50c:	d108      	bne.n	800c520 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 800c50e:	69fb      	ldr	r3, [r7, #28]
 800c510:	2b03      	cmp	r3, #3
 800c512:	d105      	bne.n	800c520 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	685b      	ldr	r3, [r3, #4]
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d134      	bne.n	800c586 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 800c51c:	2301      	movs	r3, #1
 800c51e:	e2b4      	b.n	800ca8a <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	685b      	ldr	r3, [r3, #4]
 800c524:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c528:	d102      	bne.n	800c530 <HAL_RCC_OscConfig+0x180>
 800c52a:	f7ff fbdd 	bl	800bce8 <LL_RCC_HSE_Enable>
 800c52e:	e001      	b.n	800c534 <HAL_RCC_OscConfig+0x184>
 800c530:	f7ff fbe9 	bl	800bd06 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	685b      	ldr	r3, [r3, #4]
 800c538:	2b00      	cmp	r3, #0
 800c53a:	d012      	beq.n	800c562 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c53c:	f7fb f864 	bl	8007608 <HAL_GetTick>
 800c540:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800c542:	e008      	b.n	800c556 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c544:	f7fb f860 	bl	8007608 <HAL_GetTick>
 800c548:	4602      	mov	r2, r0
 800c54a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c54c:	1ad3      	subs	r3, r2, r3
 800c54e:	2b64      	cmp	r3, #100	@ 0x64
 800c550:	d901      	bls.n	800c556 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800c552:	2303      	movs	r3, #3
 800c554:	e299      	b.n	800ca8a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 800c556:	f7ff fbe5 	bl	800bd24 <LL_RCC_HSE_IsReady>
 800c55a:	4603      	mov	r3, r0
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d0f1      	beq.n	800c544 <HAL_RCC_OscConfig+0x194>
 800c560:	e011      	b.n	800c586 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c562:	f7fb f851 	bl	8007608 <HAL_GetTick>
 800c566:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800c568:	e008      	b.n	800c57c <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c56a:	f7fb f84d 	bl	8007608 <HAL_GetTick>
 800c56e:	4602      	mov	r2, r0
 800c570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c572:	1ad3      	subs	r3, r2, r3
 800c574:	2b64      	cmp	r3, #100	@ 0x64
 800c576:	d901      	bls.n	800c57c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800c578:	2303      	movs	r3, #3
 800c57a:	e286      	b.n	800ca8a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 800c57c:	f7ff fbd2 	bl	800bd24 <LL_RCC_HSE_IsReady>
 800c580:	4603      	mov	r3, r0
 800c582:	2b00      	cmp	r3, #0
 800c584:	d1f1      	bne.n	800c56a <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	681b      	ldr	r3, [r3, #0]
 800c58a:	f003 0302 	and.w	r3, r3, #2
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d04c      	beq.n	800c62c <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c592:	f7ff fda8 	bl	800c0e6 <LL_RCC_GetSysClkSource>
 800c596:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c598:	f7ff fea1 	bl	800c2de <LL_RCC_PLL_GetMainSource>
 800c59c:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800c59e:	69bb      	ldr	r3, [r7, #24]
 800c5a0:	2b04      	cmp	r3, #4
 800c5a2:	d005      	beq.n	800c5b0 <HAL_RCC_OscConfig+0x200>
 800c5a4:	69bb      	ldr	r3, [r7, #24]
 800c5a6:	2b0c      	cmp	r3, #12
 800c5a8:	d10e      	bne.n	800c5c8 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800c5aa:	697b      	ldr	r3, [r7, #20]
 800c5ac:	2b02      	cmp	r3, #2
 800c5ae:	d10b      	bne.n	800c5c8 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	68db      	ldr	r3, [r3, #12]
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	d101      	bne.n	800c5bc <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 800c5b8:	2301      	movs	r3, #1
 800c5ba:	e266      	b.n	800ca8a <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	691b      	ldr	r3, [r3, #16]
 800c5c0:	4618      	mov	r0, r3
 800c5c2:	f7ff fbf1 	bl	800bda8 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800c5c6:	e031      	b.n	800c62c <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	68db      	ldr	r3, [r3, #12]
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	d019      	beq.n	800c604 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800c5d0:	f7ff fbba 	bl	800bd48 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c5d4:	f7fb f818 	bl	8007608 <HAL_GetTick>
 800c5d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800c5da:	e008      	b.n	800c5ee <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c5dc:	f7fb f814 	bl	8007608 <HAL_GetTick>
 800c5e0:	4602      	mov	r2, r0
 800c5e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5e4:	1ad3      	subs	r3, r2, r3
 800c5e6:	2b02      	cmp	r3, #2
 800c5e8:	d901      	bls.n	800c5ee <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800c5ea:	2303      	movs	r3, #3
 800c5ec:	e24d      	b.n	800ca8a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 800c5ee:	f7ff fbc9 	bl	800bd84 <LL_RCC_HSI_IsReady>
 800c5f2:	4603      	mov	r3, r0
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d0f1      	beq.n	800c5dc <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	691b      	ldr	r3, [r3, #16]
 800c5fc:	4618      	mov	r0, r3
 800c5fe:	f7ff fbd3 	bl	800bda8 <LL_RCC_HSI_SetCalibTrimming>
 800c602:	e013      	b.n	800c62c <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800c604:	f7ff fbaf 	bl	800bd66 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c608:	f7fa fffe 	bl	8007608 <HAL_GetTick>
 800c60c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800c60e:	e008      	b.n	800c622 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c610:	f7fa fffa 	bl	8007608 <HAL_GetTick>
 800c614:	4602      	mov	r2, r0
 800c616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c618:	1ad3      	subs	r3, r2, r3
 800c61a:	2b02      	cmp	r3, #2
 800c61c:	d901      	bls.n	800c622 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 800c61e:	2303      	movs	r3, #3
 800c620:	e233      	b.n	800ca8a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 800c622:	f7ff fbaf 	bl	800bd84 <LL_RCC_HSI_IsReady>
 800c626:	4603      	mov	r3, r0
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d1f1      	bne.n	800c610 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	681b      	ldr	r3, [r3, #0]
 800c630:	f003 0308 	and.w	r3, r3, #8
 800c634:	2b00      	cmp	r3, #0
 800c636:	d106      	bne.n	800c646 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800c640:	2b00      	cmp	r3, #0
 800c642:	f000 80a3 	beq.w	800c78c <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	695b      	ldr	r3, [r3, #20]
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d076      	beq.n	800c73c <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	f003 0310 	and.w	r3, r3, #16
 800c656:	2b00      	cmp	r3, #0
 800c658:	d046      	beq.n	800c6e8 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800c65a:	f7ff fc66 	bl	800bf2a <LL_RCC_LSI1_IsReady>
 800c65e:	4603      	mov	r3, r0
 800c660:	2b00      	cmp	r3, #0
 800c662:	d113      	bne.n	800c68c <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 800c664:	f7ff fc3f 	bl	800bee6 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800c668:	f7fa ffce 	bl	8007608 <HAL_GetTick>
 800c66c:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800c66e:	e008      	b.n	800c682 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800c670:	f7fa ffca 	bl	8007608 <HAL_GetTick>
 800c674:	4602      	mov	r2, r0
 800c676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c678:	1ad3      	subs	r3, r2, r3
 800c67a:	2b02      	cmp	r3, #2
 800c67c:	d901      	bls.n	800c682 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 800c67e:	2303      	movs	r3, #3
 800c680:	e203      	b.n	800ca8a <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 800c682:	f7ff fc52 	bl	800bf2a <LL_RCC_LSI1_IsReady>
 800c686:	4603      	mov	r3, r0
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d0f1      	beq.n	800c670 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 800c68c:	f7ff fc5f 	bl	800bf4e <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c690:	f7fa ffba 	bl	8007608 <HAL_GetTick>
 800c694:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800c696:	e008      	b.n	800c6aa <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800c698:	f7fa ffb6 	bl	8007608 <HAL_GetTick>
 800c69c:	4602      	mov	r2, r0
 800c69e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6a0:	1ad3      	subs	r3, r2, r3
 800c6a2:	2b03      	cmp	r3, #3
 800c6a4:	d901      	bls.n	800c6aa <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 800c6a6:	2303      	movs	r3, #3
 800c6a8:	e1ef      	b.n	800ca8a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800c6aa:	f7ff fc72 	bl	800bf92 <LL_RCC_LSI2_IsReady>
 800c6ae:	4603      	mov	r3, r0
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	d0f1      	beq.n	800c698 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	699b      	ldr	r3, [r3, #24]
 800c6b8:	4618      	mov	r0, r3
 800c6ba:	f7ff fc7c 	bl	800bfb6 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 800c6be:	f7ff fc23 	bl	800bf08 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c6c2:	f7fa ffa1 	bl	8007608 <HAL_GetTick>
 800c6c6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800c6c8:	e008      	b.n	800c6dc <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800c6ca:	f7fa ff9d 	bl	8007608 <HAL_GetTick>
 800c6ce:	4602      	mov	r2, r0
 800c6d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6d2:	1ad3      	subs	r3, r2, r3
 800c6d4:	2b02      	cmp	r3, #2
 800c6d6:	d901      	bls.n	800c6dc <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 800c6d8:	2303      	movs	r3, #3
 800c6da:	e1d6      	b.n	800ca8a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 800c6dc:	f7ff fc25 	bl	800bf2a <LL_RCC_LSI1_IsReady>
 800c6e0:	4603      	mov	r3, r0
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d1f1      	bne.n	800c6ca <HAL_RCC_OscConfig+0x31a>
 800c6e6:	e051      	b.n	800c78c <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 800c6e8:	f7ff fbfd 	bl	800bee6 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c6ec:	f7fa ff8c 	bl	8007608 <HAL_GetTick>
 800c6f0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 800c6f2:	e00c      	b.n	800c70e <HAL_RCC_OscConfig+0x35e>
 800c6f4:	2000002c 	.word	0x2000002c
 800c6f8:	20000030 	.word	0x20000030
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800c6fc:	f7fa ff84 	bl	8007608 <HAL_GetTick>
 800c700:	4602      	mov	r2, r0
 800c702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c704:	1ad3      	subs	r3, r2, r3
 800c706:	2b02      	cmp	r3, #2
 800c708:	d901      	bls.n	800c70e <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800c70a:	2303      	movs	r3, #3
 800c70c:	e1bd      	b.n	800ca8a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 800c70e:	f7ff fc0c 	bl	800bf2a <LL_RCC_LSI1_IsReady>
 800c712:	4603      	mov	r3, r0
 800c714:	2b00      	cmp	r3, #0
 800c716:	d0f1      	beq.n	800c6fc <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 800c718:	f7ff fc2a 	bl	800bf70 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 800c71c:	e008      	b.n	800c730 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800c71e:	f7fa ff73 	bl	8007608 <HAL_GetTick>
 800c722:	4602      	mov	r2, r0
 800c724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c726:	1ad3      	subs	r3, r2, r3
 800c728:	2b03      	cmp	r3, #3
 800c72a:	d901      	bls.n	800c730 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 800c72c:	2303      	movs	r3, #3
 800c72e:	e1ac      	b.n	800ca8a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 800c730:	f7ff fc2f 	bl	800bf92 <LL_RCC_LSI2_IsReady>
 800c734:	4603      	mov	r3, r0
 800c736:	2b00      	cmp	r3, #0
 800c738:	d1f1      	bne.n	800c71e <HAL_RCC_OscConfig+0x36e>
 800c73a:	e027      	b.n	800c78c <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 800c73c:	f7ff fc18 	bl	800bf70 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c740:	f7fa ff62 	bl	8007608 <HAL_GetTick>
 800c744:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 800c746:	e008      	b.n	800c75a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800c748:	f7fa ff5e 	bl	8007608 <HAL_GetTick>
 800c74c:	4602      	mov	r2, r0
 800c74e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c750:	1ad3      	subs	r3, r2, r3
 800c752:	2b03      	cmp	r3, #3
 800c754:	d901      	bls.n	800c75a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800c756:	2303      	movs	r3, #3
 800c758:	e197      	b.n	800ca8a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800c75a:	f7ff fc1a 	bl	800bf92 <LL_RCC_LSI2_IsReady>
 800c75e:	4603      	mov	r3, r0
 800c760:	2b00      	cmp	r3, #0
 800c762:	d1f1      	bne.n	800c748 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 800c764:	f7ff fbd0 	bl	800bf08 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c768:	f7fa ff4e 	bl	8007608 <HAL_GetTick>
 800c76c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800c76e:	e008      	b.n	800c782 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800c770:	f7fa ff4a 	bl	8007608 <HAL_GetTick>
 800c774:	4602      	mov	r2, r0
 800c776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c778:	1ad3      	subs	r3, r2, r3
 800c77a:	2b02      	cmp	r3, #2
 800c77c:	d901      	bls.n	800c782 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800c77e:	2303      	movs	r3, #3
 800c780:	e183      	b.n	800ca8a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 800c782:	f7ff fbd2 	bl	800bf2a <LL_RCC_LSI1_IsReady>
 800c786:	4603      	mov	r3, r0
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d1f1      	bne.n	800c770 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	f003 0304 	and.w	r3, r3, #4
 800c794:	2b00      	cmp	r3, #0
 800c796:	d05b      	beq.n	800c850 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c798:	4ba7      	ldr	r3, [pc, #668]	@ (800ca38 <HAL_RCC_OscConfig+0x688>)
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	d114      	bne.n	800c7ce <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800c7a4:	f7ff fa60 	bl	800bc68 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800c7a8:	f7fa ff2e 	bl	8007608 <HAL_GetTick>
 800c7ac:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c7ae:	e008      	b.n	800c7c2 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c7b0:	f7fa ff2a 	bl	8007608 <HAL_GetTick>
 800c7b4:	4602      	mov	r2, r0
 800c7b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7b8:	1ad3      	subs	r3, r2, r3
 800c7ba:	2b02      	cmp	r3, #2
 800c7bc:	d901      	bls.n	800c7c2 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800c7be:	2303      	movs	r3, #3
 800c7c0:	e163      	b.n	800ca8a <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c7c2:	4b9d      	ldr	r3, [pc, #628]	@ (800ca38 <HAL_RCC_OscConfig+0x688>)
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d0f0      	beq.n	800c7b0 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	689b      	ldr	r3, [r3, #8]
 800c7d2:	2b01      	cmp	r3, #1
 800c7d4:	d102      	bne.n	800c7dc <HAL_RCC_OscConfig+0x42c>
 800c7d6:	f7ff fb30 	bl	800be3a <LL_RCC_LSE_Enable>
 800c7da:	e00c      	b.n	800c7f6 <HAL_RCC_OscConfig+0x446>
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	689b      	ldr	r3, [r3, #8]
 800c7e0:	2b05      	cmp	r3, #5
 800c7e2:	d104      	bne.n	800c7ee <HAL_RCC_OscConfig+0x43e>
 800c7e4:	f7ff fb4b 	bl	800be7e <LL_RCC_LSE_EnableBypass>
 800c7e8:	f7ff fb27 	bl	800be3a <LL_RCC_LSE_Enable>
 800c7ec:	e003      	b.n	800c7f6 <HAL_RCC_OscConfig+0x446>
 800c7ee:	f7ff fb35 	bl	800be5c <LL_RCC_LSE_Disable>
 800c7f2:	f7ff fb55 	bl	800bea0 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	689b      	ldr	r3, [r3, #8]
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d014      	beq.n	800c828 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c7fe:	f7fa ff03 	bl	8007608 <HAL_GetTick>
 800c802:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800c804:	e00a      	b.n	800c81c <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c806:	f7fa feff 	bl	8007608 <HAL_GetTick>
 800c80a:	4602      	mov	r2, r0
 800c80c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c80e:	1ad3      	subs	r3, r2, r3
 800c810:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c814:	4293      	cmp	r3, r2
 800c816:	d901      	bls.n	800c81c <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 800c818:	2303      	movs	r3, #3
 800c81a:	e136      	b.n	800ca8a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 800c81c:	f7ff fb51 	bl	800bec2 <LL_RCC_LSE_IsReady>
 800c820:	4603      	mov	r3, r0
 800c822:	2b00      	cmp	r3, #0
 800c824:	d0ef      	beq.n	800c806 <HAL_RCC_OscConfig+0x456>
 800c826:	e013      	b.n	800c850 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c828:	f7fa feee 	bl	8007608 <HAL_GetTick>
 800c82c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800c82e:	e00a      	b.n	800c846 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c830:	f7fa feea 	bl	8007608 <HAL_GetTick>
 800c834:	4602      	mov	r2, r0
 800c836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c838:	1ad3      	subs	r3, r2, r3
 800c83a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c83e:	4293      	cmp	r3, r2
 800c840:	d901      	bls.n	800c846 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 800c842:	2303      	movs	r3, #3
 800c844:	e121      	b.n	800ca8a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 800c846:	f7ff fb3c 	bl	800bec2 <LL_RCC_LSE_IsReady>
 800c84a:	4603      	mov	r3, r0
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d1ef      	bne.n	800c830 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	681b      	ldr	r3, [r3, #0]
 800c854:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d02c      	beq.n	800c8b6 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c860:	2b00      	cmp	r3, #0
 800c862:	d014      	beq.n	800c88e <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800c864:	f7ff fab5 	bl	800bdd2 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c868:	f7fa fece 	bl	8007608 <HAL_GetTick>
 800c86c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800c86e:	e008      	b.n	800c882 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c870:	f7fa feca 	bl	8007608 <HAL_GetTick>
 800c874:	4602      	mov	r2, r0
 800c876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c878:	1ad3      	subs	r3, r2, r3
 800c87a:	2b02      	cmp	r3, #2
 800c87c:	d901      	bls.n	800c882 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 800c87e:	2303      	movs	r3, #3
 800c880:	e103      	b.n	800ca8a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 800c882:	f7ff fac8 	bl	800be16 <LL_RCC_HSI48_IsReady>
 800c886:	4603      	mov	r3, r0
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d0f1      	beq.n	800c870 <HAL_RCC_OscConfig+0x4c0>
 800c88c:	e013      	b.n	800c8b6 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800c88e:	f7ff fab1 	bl	800bdf4 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c892:	f7fa feb9 	bl	8007608 <HAL_GetTick>
 800c896:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800c898:	e008      	b.n	800c8ac <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c89a:	f7fa feb5 	bl	8007608 <HAL_GetTick>
 800c89e:	4602      	mov	r2, r0
 800c8a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8a2:	1ad3      	subs	r3, r2, r3
 800c8a4:	2b02      	cmp	r3, #2
 800c8a6:	d901      	bls.n	800c8ac <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 800c8a8:	2303      	movs	r3, #3
 800c8aa:	e0ee      	b.n	800ca8a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 800c8ac:	f7ff fab3 	bl	800be16 <LL_RCC_HSI48_IsReady>
 800c8b0:	4603      	mov	r3, r0
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	d1f1      	bne.n	800c89a <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	f000 80e4 	beq.w	800ca88 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c8c0:	f7ff fc11 	bl	800c0e6 <LL_RCC_GetSysClkSource>
 800c8c4:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800c8c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c8ca:	68db      	ldr	r3, [r3, #12]
 800c8cc:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8d2:	2b02      	cmp	r3, #2
 800c8d4:	f040 80b4 	bne.w	800ca40 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	f003 0203 	and.w	r2, r3, #3
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c8e2:	429a      	cmp	r2, r3
 800c8e4:	d123      	bne.n	800c92e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c8f0:	429a      	cmp	r2, r3
 800c8f2:	d11c      	bne.n	800c92e <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800c8f4:	68fb      	ldr	r3, [r7, #12]
 800c8f6:	0a1b      	lsrs	r3, r3, #8
 800c8f8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800c900:	429a      	cmp	r2, r3
 800c902:	d114      	bne.n	800c92e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800c90e:	429a      	cmp	r2, r3
 800c910:	d10d      	bne.n	800c92e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800c91c:	429a      	cmp	r2, r3
 800c91e:	d106      	bne.n	800c92e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800c92a:	429a      	cmp	r2, r3
 800c92c:	d05d      	beq.n	800c9ea <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c92e:	693b      	ldr	r3, [r7, #16]
 800c930:	2b0c      	cmp	r3, #12
 800c932:	d058      	beq.n	800c9e6 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800c934:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c93e:	2b00      	cmp	r3, #0
 800c940:	d001      	beq.n	800c946 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 800c942:	2301      	movs	r3, #1
 800c944:	e0a1      	b.n	800ca8a <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800c946:	f7ff fc84 	bl	800c252 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800c94a:	f7fa fe5d 	bl	8007608 <HAL_GetTick>
 800c94e:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c950:	e008      	b.n	800c964 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c952:	f7fa fe59 	bl	8007608 <HAL_GetTick>
 800c956:	4602      	mov	r2, r0
 800c958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c95a:	1ad3      	subs	r3, r2, r3
 800c95c:	2b02      	cmp	r3, #2
 800c95e:	d901      	bls.n	800c964 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 800c960:	2303      	movs	r3, #3
 800c962:	e092      	b.n	800ca8a <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c964:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c96e:	2b00      	cmp	r3, #0
 800c970:	d1ef      	bne.n	800c952 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800c972:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c976:	68da      	ldr	r2, [r3, #12]
 800c978:	4b30      	ldr	r3, [pc, #192]	@ (800ca3c <HAL_RCC_OscConfig+0x68c>)
 800c97a:	4013      	ands	r3, r2
 800c97c:	687a      	ldr	r2, [r7, #4]
 800c97e:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800c980:	687a      	ldr	r2, [r7, #4]
 800c982:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800c984:	4311      	orrs	r1, r2
 800c986:	687a      	ldr	r2, [r7, #4]
 800c988:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800c98a:	0212      	lsls	r2, r2, #8
 800c98c:	4311      	orrs	r1, r2
 800c98e:	687a      	ldr	r2, [r7, #4]
 800c990:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800c992:	4311      	orrs	r1, r2
 800c994:	687a      	ldr	r2, [r7, #4]
 800c996:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800c998:	4311      	orrs	r1, r2
 800c99a:	687a      	ldr	r2, [r7, #4]
 800c99c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800c99e:	430a      	orrs	r2, r1
 800c9a0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c9a4:	4313      	orrs	r3, r2
 800c9a6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800c9a8:	f7ff fc44 	bl	800c234 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800c9ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c9b0:	68db      	ldr	r3, [r3, #12]
 800c9b2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800c9b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c9ba:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800c9bc:	f7fa fe24 	bl	8007608 <HAL_GetTick>
 800c9c0:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c9c2:	e008      	b.n	800c9d6 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c9c4:	f7fa fe20 	bl	8007608 <HAL_GetTick>
 800c9c8:	4602      	mov	r2, r0
 800c9ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9cc:	1ad3      	subs	r3, r2, r3
 800c9ce:	2b02      	cmp	r3, #2
 800c9d0:	d901      	bls.n	800c9d6 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 800c9d2:	2303      	movs	r3, #3
 800c9d4:	e059      	b.n	800ca8a <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c9d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c9da:	681b      	ldr	r3, [r3, #0]
 800c9dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d0ef      	beq.n	800c9c4 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c9e4:	e050      	b.n	800ca88 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800c9e6:	2301      	movs	r3, #1
 800c9e8:	e04f      	b.n	800ca8a <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c9ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d147      	bne.n	800ca88 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800c9f8:	f7ff fc1c 	bl	800c234 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800c9fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ca00:	68db      	ldr	r3, [r3, #12]
 800ca02:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ca06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ca0a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800ca0c:	f7fa fdfc 	bl	8007608 <HAL_GetTick>
 800ca10:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ca12:	e008      	b.n	800ca26 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ca14:	f7fa fdf8 	bl	8007608 <HAL_GetTick>
 800ca18:	4602      	mov	r2, r0
 800ca1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca1c:	1ad3      	subs	r3, r2, r3
 800ca1e:	2b02      	cmp	r3, #2
 800ca20:	d901      	bls.n	800ca26 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 800ca22:	2303      	movs	r3, #3
 800ca24:	e031      	b.n	800ca8a <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ca26:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d0ef      	beq.n	800ca14 <HAL_RCC_OscConfig+0x664>
 800ca34:	e028      	b.n	800ca88 <HAL_RCC_OscConfig+0x6d8>
 800ca36:	bf00      	nop
 800ca38:	58000400 	.word	0x58000400
 800ca3c:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800ca40:	693b      	ldr	r3, [r7, #16]
 800ca42:	2b0c      	cmp	r3, #12
 800ca44:	d01e      	beq.n	800ca84 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ca46:	f7ff fc04 	bl	800c252 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ca4a:	f7fa fddd 	bl	8007608 <HAL_GetTick>
 800ca4e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ca50:	e008      	b.n	800ca64 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ca52:	f7fa fdd9 	bl	8007608 <HAL_GetTick>
 800ca56:	4602      	mov	r2, r0
 800ca58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca5a:	1ad3      	subs	r3, r2, r3
 800ca5c:	2b02      	cmp	r3, #2
 800ca5e:	d901      	bls.n	800ca64 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 800ca60:	2303      	movs	r3, #3
 800ca62:	e012      	b.n	800ca8a <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ca64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d1ef      	bne.n	800ca52 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 800ca72:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ca76:	68da      	ldr	r2, [r3, #12]
 800ca78:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ca7c:	4b05      	ldr	r3, [pc, #20]	@ (800ca94 <HAL_RCC_OscConfig+0x6e4>)
 800ca7e:	4013      	ands	r3, r2
 800ca80:	60cb      	str	r3, [r1, #12]
 800ca82:	e001      	b.n	800ca88 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800ca84:	2301      	movs	r3, #1
 800ca86:	e000      	b.n	800ca8a <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 800ca88:	2300      	movs	r3, #0
}
 800ca8a:	4618      	mov	r0, r3
 800ca8c:	3734      	adds	r7, #52	@ 0x34
 800ca8e:	46bd      	mov	sp, r7
 800ca90:	bd90      	pop	{r4, r7, pc}
 800ca92:	bf00      	nop
 800ca94:	eefefffc 	.word	0xeefefffc

0800ca98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ca98:	b580      	push	{r7, lr}
 800ca9a:	b084      	sub	sp, #16
 800ca9c:	af00      	add	r7, sp, #0
 800ca9e:	6078      	str	r0, [r7, #4]
 800caa0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d101      	bne.n	800caac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800caa8:	2301      	movs	r3, #1
 800caaa:	e12d      	b.n	800cd08 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800caac:	4b98      	ldr	r3, [pc, #608]	@ (800cd10 <HAL_RCC_ClockConfig+0x278>)
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	f003 0307 	and.w	r3, r3, #7
 800cab4:	683a      	ldr	r2, [r7, #0]
 800cab6:	429a      	cmp	r2, r3
 800cab8:	d91b      	bls.n	800caf2 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800caba:	4b95      	ldr	r3, [pc, #596]	@ (800cd10 <HAL_RCC_ClockConfig+0x278>)
 800cabc:	681b      	ldr	r3, [r3, #0]
 800cabe:	f023 0207 	bic.w	r2, r3, #7
 800cac2:	4993      	ldr	r1, [pc, #588]	@ (800cd10 <HAL_RCC_ClockConfig+0x278>)
 800cac4:	683b      	ldr	r3, [r7, #0]
 800cac6:	4313      	orrs	r3, r2
 800cac8:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800caca:	f7fa fd9d 	bl	8007608 <HAL_GetTick>
 800cace:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800cad0:	e008      	b.n	800cae4 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800cad2:	f7fa fd99 	bl	8007608 <HAL_GetTick>
 800cad6:	4602      	mov	r2, r0
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	1ad3      	subs	r3, r2, r3
 800cadc:	2b02      	cmp	r3, #2
 800cade:	d901      	bls.n	800cae4 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800cae0:	2303      	movs	r3, #3
 800cae2:	e111      	b.n	800cd08 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800cae4:	4b8a      	ldr	r3, [pc, #552]	@ (800cd10 <HAL_RCC_ClockConfig+0x278>)
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	f003 0307 	and.w	r3, r3, #7
 800caec:	683a      	ldr	r2, [r7, #0]
 800caee:	429a      	cmp	r2, r3
 800caf0:	d1ef      	bne.n	800cad2 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	f003 0302 	and.w	r3, r3, #2
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	d016      	beq.n	800cb2c <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	689b      	ldr	r3, [r3, #8]
 800cb02:	4618      	mov	r0, r3
 800cb04:	f7ff fafb 	bl	800c0fe <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800cb08:	f7fa fd7e 	bl	8007608 <HAL_GetTick>
 800cb0c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800cb0e:	e008      	b.n	800cb22 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800cb10:	f7fa fd7a 	bl	8007608 <HAL_GetTick>
 800cb14:	4602      	mov	r2, r0
 800cb16:	68fb      	ldr	r3, [r7, #12]
 800cb18:	1ad3      	subs	r3, r2, r3
 800cb1a:	2b02      	cmp	r3, #2
 800cb1c:	d901      	bls.n	800cb22 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800cb1e:	2303      	movs	r3, #3
 800cb20:	e0f2      	b.n	800cd08 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800cb22:	f7ff fbe8 	bl	800c2f6 <LL_RCC_IsActiveFlag_HPRE>
 800cb26:	4603      	mov	r3, r0
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d0f1      	beq.n	800cb10 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	681b      	ldr	r3, [r3, #0]
 800cb30:	f003 0320 	and.w	r3, r3, #32
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d016      	beq.n	800cb66 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	695b      	ldr	r3, [r3, #20]
 800cb3c:	4618      	mov	r0, r3
 800cb3e:	f7ff faf2 	bl	800c126 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800cb42:	f7fa fd61 	bl	8007608 <HAL_GetTick>
 800cb46:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800cb48:	e008      	b.n	800cb5c <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800cb4a:	f7fa fd5d 	bl	8007608 <HAL_GetTick>
 800cb4e:	4602      	mov	r2, r0
 800cb50:	68fb      	ldr	r3, [r7, #12]
 800cb52:	1ad3      	subs	r3, r2, r3
 800cb54:	2b02      	cmp	r3, #2
 800cb56:	d901      	bls.n	800cb5c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800cb58:	2303      	movs	r3, #3
 800cb5a:	e0d5      	b.n	800cd08 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800cb5c:	f7ff fbdd 	bl	800c31a <LL_RCC_IsActiveFlag_C2HPRE>
 800cb60:	4603      	mov	r3, r0
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d0f1      	beq.n	800cb4a <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	681b      	ldr	r3, [r3, #0]
 800cb6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d016      	beq.n	800cba0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	699b      	ldr	r3, [r3, #24]
 800cb76:	4618      	mov	r0, r3
 800cb78:	f7ff faeb 	bl	800c152 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800cb7c:	f7fa fd44 	bl	8007608 <HAL_GetTick>
 800cb80:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800cb82:	e008      	b.n	800cb96 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800cb84:	f7fa fd40 	bl	8007608 <HAL_GetTick>
 800cb88:	4602      	mov	r2, r0
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	1ad3      	subs	r3, r2, r3
 800cb8e:	2b02      	cmp	r3, #2
 800cb90:	d901      	bls.n	800cb96 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800cb92:	2303      	movs	r3, #3
 800cb94:	e0b8      	b.n	800cd08 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800cb96:	f7ff fbd3 	bl	800c340 <LL_RCC_IsActiveFlag_SHDHPRE>
 800cb9a:	4603      	mov	r3, r0
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d0f1      	beq.n	800cb84 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	f003 0304 	and.w	r3, r3, #4
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d016      	beq.n	800cbda <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	68db      	ldr	r3, [r3, #12]
 800cbb0:	4618      	mov	r0, r3
 800cbb2:	f7ff fae5 	bl	800c180 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800cbb6:	f7fa fd27 	bl	8007608 <HAL_GetTick>
 800cbba:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800cbbc:	e008      	b.n	800cbd0 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800cbbe:	f7fa fd23 	bl	8007608 <HAL_GetTick>
 800cbc2:	4602      	mov	r2, r0
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	1ad3      	subs	r3, r2, r3
 800cbc8:	2b02      	cmp	r3, #2
 800cbca:	d901      	bls.n	800cbd0 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 800cbcc:	2303      	movs	r3, #3
 800cbce:	e09b      	b.n	800cd08 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800cbd0:	f7ff fbc9 	bl	800c366 <LL_RCC_IsActiveFlag_PPRE1>
 800cbd4:	4603      	mov	r3, r0
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	d0f1      	beq.n	800cbbe <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	f003 0308 	and.w	r3, r3, #8
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d017      	beq.n	800cc16 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	691b      	ldr	r3, [r3, #16]
 800cbea:	00db      	lsls	r3, r3, #3
 800cbec:	4618      	mov	r0, r3
 800cbee:	f7ff fadb 	bl	800c1a8 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800cbf2:	f7fa fd09 	bl	8007608 <HAL_GetTick>
 800cbf6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800cbf8:	e008      	b.n	800cc0c <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800cbfa:	f7fa fd05 	bl	8007608 <HAL_GetTick>
 800cbfe:	4602      	mov	r2, r0
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	1ad3      	subs	r3, r2, r3
 800cc04:	2b02      	cmp	r3, #2
 800cc06:	d901      	bls.n	800cc0c <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800cc08:	2303      	movs	r3, #3
 800cc0a:	e07d      	b.n	800cd08 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800cc0c:	f7ff fbbd 	bl	800c38a <LL_RCC_IsActiveFlag_PPRE2>
 800cc10:	4603      	mov	r3, r0
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	d0f1      	beq.n	800cbfa <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	f003 0301 	and.w	r3, r3, #1
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d043      	beq.n	800ccaa <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	685b      	ldr	r3, [r3, #4]
 800cc26:	2b02      	cmp	r3, #2
 800cc28:	d106      	bne.n	800cc38 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800cc2a:	f7ff f87b 	bl	800bd24 <LL_RCC_HSE_IsReady>
 800cc2e:	4603      	mov	r3, r0
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d11e      	bne.n	800cc72 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800cc34:	2301      	movs	r3, #1
 800cc36:	e067      	b.n	800cd08 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	685b      	ldr	r3, [r3, #4]
 800cc3c:	2b03      	cmp	r3, #3
 800cc3e:	d106      	bne.n	800cc4e <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800cc40:	f7ff fb16 	bl	800c270 <LL_RCC_PLL_IsReady>
 800cc44:	4603      	mov	r3, r0
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d113      	bne.n	800cc72 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800cc4a:	2301      	movs	r3, #1
 800cc4c:	e05c      	b.n	800cd08 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	685b      	ldr	r3, [r3, #4]
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d106      	bne.n	800cc64 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800cc56:	f7ff f9e3 	bl	800c020 <LL_RCC_MSI_IsReady>
 800cc5a:	4603      	mov	r3, r0
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d108      	bne.n	800cc72 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800cc60:	2301      	movs	r3, #1
 800cc62:	e051      	b.n	800cd08 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800cc64:	f7ff f88e 	bl	800bd84 <LL_RCC_HSI_IsReady>
 800cc68:	4603      	mov	r3, r0
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d101      	bne.n	800cc72 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800cc6e:	2301      	movs	r3, #1
 800cc70:	e04a      	b.n	800cd08 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	685b      	ldr	r3, [r3, #4]
 800cc76:	4618      	mov	r0, r3
 800cc78:	f7ff fa21 	bl	800c0be <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cc7c:	f7fa fcc4 	bl	8007608 <HAL_GetTick>
 800cc80:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800cc82:	e00a      	b.n	800cc9a <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800cc84:	f7fa fcc0 	bl	8007608 <HAL_GetTick>
 800cc88:	4602      	mov	r2, r0
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	1ad3      	subs	r3, r2, r3
 800cc8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cc92:	4293      	cmp	r3, r2
 800cc94:	d901      	bls.n	800cc9a <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800cc96:	2303      	movs	r3, #3
 800cc98:	e036      	b.n	800cd08 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800cc9a:	f7ff fa24 	bl	800c0e6 <LL_RCC_GetSysClkSource>
 800cc9e:	4602      	mov	r2, r0
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	685b      	ldr	r3, [r3, #4]
 800cca4:	009b      	lsls	r3, r3, #2
 800cca6:	429a      	cmp	r2, r3
 800cca8:	d1ec      	bne.n	800cc84 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800ccaa:	4b19      	ldr	r3, [pc, #100]	@ (800cd10 <HAL_RCC_ClockConfig+0x278>)
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	f003 0307 	and.w	r3, r3, #7
 800ccb2:	683a      	ldr	r2, [r7, #0]
 800ccb4:	429a      	cmp	r2, r3
 800ccb6:	d21b      	bcs.n	800ccf0 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ccb8:	4b15      	ldr	r3, [pc, #84]	@ (800cd10 <HAL_RCC_ClockConfig+0x278>)
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	f023 0207 	bic.w	r2, r3, #7
 800ccc0:	4913      	ldr	r1, [pc, #76]	@ (800cd10 <HAL_RCC_ClockConfig+0x278>)
 800ccc2:	683b      	ldr	r3, [r7, #0]
 800ccc4:	4313      	orrs	r3, r2
 800ccc6:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ccc8:	f7fa fc9e 	bl	8007608 <HAL_GetTick>
 800cccc:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ccce:	e008      	b.n	800cce2 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800ccd0:	f7fa fc9a 	bl	8007608 <HAL_GetTick>
 800ccd4:	4602      	mov	r2, r0
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	1ad3      	subs	r3, r2, r3
 800ccda:	2b02      	cmp	r3, #2
 800ccdc:	d901      	bls.n	800cce2 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800ccde:	2303      	movs	r3, #3
 800cce0:	e012      	b.n	800cd08 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800cce2:	4b0b      	ldr	r3, [pc, #44]	@ (800cd10 <HAL_RCC_ClockConfig+0x278>)
 800cce4:	681b      	ldr	r3, [r3, #0]
 800cce6:	f003 0307 	and.w	r3, r3, #7
 800ccea:	683a      	ldr	r2, [r7, #0]
 800ccec:	429a      	cmp	r2, r3
 800ccee:	d1ef      	bne.n	800ccd0 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800ccf0:	f000 f87e 	bl	800cdf0 <HAL_RCC_GetHCLKFreq>
 800ccf4:	4603      	mov	r3, r0
 800ccf6:	4a07      	ldr	r2, [pc, #28]	@ (800cd14 <HAL_RCC_ClockConfig+0x27c>)
 800ccf8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800ccfa:	f7fa fc91 	bl	8007620 <HAL_GetTickPrio>
 800ccfe:	4603      	mov	r3, r0
 800cd00:	4618      	mov	r0, r3
 800cd02:	f7fa fc33 	bl	800756c <HAL_InitTick>
 800cd06:	4603      	mov	r3, r0
}
 800cd08:	4618      	mov	r0, r3
 800cd0a:	3710      	adds	r7, #16
 800cd0c:	46bd      	mov	sp, r7
 800cd0e:	bd80      	pop	{r7, pc}
 800cd10:	58004000 	.word	0x58004000
 800cd14:	2000002c 	.word	0x2000002c

0800cd18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800cd18:	b590      	push	{r4, r7, lr}
 800cd1a:	b085      	sub	sp, #20
 800cd1c:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800cd1e:	f7ff f9e2 	bl	800c0e6 <LL_RCC_GetSysClkSource>
 800cd22:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d10a      	bne.n	800cd40 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800cd2a:	f7ff f99e 	bl	800c06a <LL_RCC_MSI_GetRange>
 800cd2e:	4603      	mov	r3, r0
 800cd30:	091b      	lsrs	r3, r3, #4
 800cd32:	f003 030f 	and.w	r3, r3, #15
 800cd36:	4a2b      	ldr	r2, [pc, #172]	@ (800cde4 <HAL_RCC_GetSysClockFreq+0xcc>)
 800cd38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cd3c:	60fb      	str	r3, [r7, #12]
 800cd3e:	e04b      	b.n	800cdd8 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	2b04      	cmp	r3, #4
 800cd44:	d102      	bne.n	800cd4c <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800cd46:	4b28      	ldr	r3, [pc, #160]	@ (800cde8 <HAL_RCC_GetSysClockFreq+0xd0>)
 800cd48:	60fb      	str	r3, [r7, #12]
 800cd4a:	e045      	b.n	800cdd8 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	2b08      	cmp	r3, #8
 800cd50:	d10a      	bne.n	800cd68 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800cd52:	f7fe ffb7 	bl	800bcc4 <LL_RCC_HSE_IsEnabledDiv2>
 800cd56:	4603      	mov	r3, r0
 800cd58:	2b01      	cmp	r3, #1
 800cd5a:	d102      	bne.n	800cd62 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800cd5c:	4b22      	ldr	r3, [pc, #136]	@ (800cde8 <HAL_RCC_GetSysClockFreq+0xd0>)
 800cd5e:	60fb      	str	r3, [r7, #12]
 800cd60:	e03a      	b.n	800cdd8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800cd62:	4b22      	ldr	r3, [pc, #136]	@ (800cdec <HAL_RCC_GetSysClockFreq+0xd4>)
 800cd64:	60fb      	str	r3, [r7, #12]
 800cd66:	e037      	b.n	800cdd8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800cd68:	f7ff fab9 	bl	800c2de <LL_RCC_PLL_GetMainSource>
 800cd6c:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 800cd6e:	683b      	ldr	r3, [r7, #0]
 800cd70:	2b02      	cmp	r3, #2
 800cd72:	d003      	beq.n	800cd7c <HAL_RCC_GetSysClockFreq+0x64>
 800cd74:	683b      	ldr	r3, [r7, #0]
 800cd76:	2b03      	cmp	r3, #3
 800cd78:	d003      	beq.n	800cd82 <HAL_RCC_GetSysClockFreq+0x6a>
 800cd7a:	e00d      	b.n	800cd98 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800cd7c:	4b1a      	ldr	r3, [pc, #104]	@ (800cde8 <HAL_RCC_GetSysClockFreq+0xd0>)
 800cd7e:	60bb      	str	r3, [r7, #8]
        break;
 800cd80:	e015      	b.n	800cdae <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800cd82:	f7fe ff9f 	bl	800bcc4 <LL_RCC_HSE_IsEnabledDiv2>
 800cd86:	4603      	mov	r3, r0
 800cd88:	2b01      	cmp	r3, #1
 800cd8a:	d102      	bne.n	800cd92 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800cd8c:	4b16      	ldr	r3, [pc, #88]	@ (800cde8 <HAL_RCC_GetSysClockFreq+0xd0>)
 800cd8e:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800cd90:	e00d      	b.n	800cdae <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 800cd92:	4b16      	ldr	r3, [pc, #88]	@ (800cdec <HAL_RCC_GetSysClockFreq+0xd4>)
 800cd94:	60bb      	str	r3, [r7, #8]
        break;
 800cd96:	e00a      	b.n	800cdae <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800cd98:	f7ff f967 	bl	800c06a <LL_RCC_MSI_GetRange>
 800cd9c:	4603      	mov	r3, r0
 800cd9e:	091b      	lsrs	r3, r3, #4
 800cda0:	f003 030f 	and.w	r3, r3, #15
 800cda4:	4a0f      	ldr	r2, [pc, #60]	@ (800cde4 <HAL_RCC_GetSysClockFreq+0xcc>)
 800cda6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cdaa:	60bb      	str	r3, [r7, #8]
        break;
 800cdac:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 800cdae:	f7ff fa71 	bl	800c294 <LL_RCC_PLL_GetN>
 800cdb2:	4602      	mov	r2, r0
 800cdb4:	68bb      	ldr	r3, [r7, #8]
 800cdb6:	fb03 f402 	mul.w	r4, r3, r2
 800cdba:	f7ff fa84 	bl	800c2c6 <LL_RCC_PLL_GetDivider>
 800cdbe:	4603      	mov	r3, r0
 800cdc0:	091b      	lsrs	r3, r3, #4
 800cdc2:	3301      	adds	r3, #1
 800cdc4:	fbb4 f4f3 	udiv	r4, r4, r3
 800cdc8:	f7ff fa71 	bl	800c2ae <LL_RCC_PLL_GetR>
 800cdcc:	4603      	mov	r3, r0
 800cdce:	0f5b      	lsrs	r3, r3, #29
 800cdd0:	3301      	adds	r3, #1
 800cdd2:	fbb4 f3f3 	udiv	r3, r4, r3
 800cdd6:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800cdd8:	68fb      	ldr	r3, [r7, #12]
}
 800cdda:	4618      	mov	r0, r3
 800cddc:	3714      	adds	r7, #20
 800cdde:	46bd      	mov	sp, r7
 800cde0:	bd90      	pop	{r4, r7, pc}
 800cde2:	bf00      	nop
 800cde4:	0802231c 	.word	0x0802231c
 800cde8:	00f42400 	.word	0x00f42400
 800cdec:	01e84800 	.word	0x01e84800

0800cdf0 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800cdf0:	b598      	push	{r3, r4, r7, lr}
 800cdf2:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800cdf4:	f7ff ff90 	bl	800cd18 <HAL_RCC_GetSysClockFreq>
 800cdf8:	4604      	mov	r4, r0
 800cdfa:	f7ff f9e9 	bl	800c1d0 <LL_RCC_GetAHBPrescaler>
 800cdfe:	4603      	mov	r3, r0
 800ce00:	091b      	lsrs	r3, r3, #4
 800ce02:	f003 030f 	and.w	r3, r3, #15
 800ce06:	4a03      	ldr	r2, [pc, #12]	@ (800ce14 <HAL_RCC_GetHCLKFreq+0x24>)
 800ce08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ce0c:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800ce10:	4618      	mov	r0, r3
 800ce12:	bd98      	pop	{r3, r4, r7, pc}
 800ce14:	080222bc 	.word	0x080222bc

0800ce18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800ce18:	b598      	push	{r3, r4, r7, lr}
 800ce1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800ce1c:	f7ff ffe8 	bl	800cdf0 <HAL_RCC_GetHCLKFreq>
 800ce20:	4604      	mov	r4, r0
 800ce22:	f7ff f9ef 	bl	800c204 <LL_RCC_GetAPB1Prescaler>
 800ce26:	4603      	mov	r3, r0
 800ce28:	0a1b      	lsrs	r3, r3, #8
 800ce2a:	f003 0307 	and.w	r3, r3, #7
 800ce2e:	4a04      	ldr	r2, [pc, #16]	@ (800ce40 <HAL_RCC_GetPCLK1Freq+0x28>)
 800ce30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ce34:	f003 031f 	and.w	r3, r3, #31
 800ce38:	fa24 f303 	lsr.w	r3, r4, r3
}
 800ce3c:	4618      	mov	r0, r3
 800ce3e:	bd98      	pop	{r3, r4, r7, pc}
 800ce40:	080222fc 	.word	0x080222fc

0800ce44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800ce44:	b598      	push	{r3, r4, r7, lr}
 800ce46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800ce48:	f7ff ffd2 	bl	800cdf0 <HAL_RCC_GetHCLKFreq>
 800ce4c:	4604      	mov	r4, r0
 800ce4e:	f7ff f9e5 	bl	800c21c <LL_RCC_GetAPB2Prescaler>
 800ce52:	4603      	mov	r3, r0
 800ce54:	0adb      	lsrs	r3, r3, #11
 800ce56:	f003 0307 	and.w	r3, r3, #7
 800ce5a:	4a04      	ldr	r2, [pc, #16]	@ (800ce6c <HAL_RCC_GetPCLK2Freq+0x28>)
 800ce5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ce60:	f003 031f 	and.w	r3, r3, #31
 800ce64:	fa24 f303 	lsr.w	r3, r4, r3
}
 800ce68:	4618      	mov	r0, r3
 800ce6a:	bd98      	pop	{r3, r4, r7, pc}
 800ce6c:	080222fc 	.word	0x080222fc

0800ce70 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800ce70:	b590      	push	{r4, r7, lr}
 800ce72:	b085      	sub	sp, #20
 800ce74:	af00      	add	r7, sp, #0
 800ce76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	2bb0      	cmp	r3, #176	@ 0xb0
 800ce7c:	d903      	bls.n	800ce86 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 800ce7e:	4b15      	ldr	r3, [pc, #84]	@ (800ced4 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800ce80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce82:	60fb      	str	r3, [r7, #12]
 800ce84:	e007      	b.n	800ce96 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	091b      	lsrs	r3, r3, #4
 800ce8a:	f003 030f 	and.w	r3, r3, #15
 800ce8e:	4a11      	ldr	r2, [pc, #68]	@ (800ced4 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800ce90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ce94:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 800ce96:	f7ff f9a7 	bl	800c1e8 <LL_RCC_GetAHB4Prescaler>
 800ce9a:	4603      	mov	r3, r0
 800ce9c:	091b      	lsrs	r3, r3, #4
 800ce9e:	f003 030f 	and.w	r3, r3, #15
 800cea2:	4a0d      	ldr	r2, [pc, #52]	@ (800ced8 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 800cea4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cea8:	68fa      	ldr	r2, [r7, #12]
 800ceaa:	fbb2 f3f3 	udiv	r3, r2, r3
 800ceae:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800ceb0:	68bb      	ldr	r3, [r7, #8]
 800ceb2:	4a0a      	ldr	r2, [pc, #40]	@ (800cedc <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 800ceb4:	fba2 2303 	umull	r2, r3, r2, r3
 800ceb8:	0c9c      	lsrs	r4, r3, #18
 800ceba:	f7fe fee5 	bl	800bc88 <HAL_PWREx_GetVoltageRange>
 800cebe:	4603      	mov	r3, r0
 800cec0:	4619      	mov	r1, r3
 800cec2:	4620      	mov	r0, r4
 800cec4:	f000 f80c 	bl	800cee0 <RCC_SetFlashLatency>
 800cec8:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 800ceca:	4618      	mov	r0, r3
 800cecc:	3714      	adds	r7, #20
 800cece:	46bd      	mov	sp, r7
 800ced0:	bd90      	pop	{r4, r7, pc}
 800ced2:	bf00      	nop
 800ced4:	0802231c 	.word	0x0802231c
 800ced8:	080222bc 	.word	0x080222bc
 800cedc:	431bde83 	.word	0x431bde83

0800cee0 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800cee0:	b590      	push	{r4, r7, lr}
 800cee2:	b093      	sub	sp, #76	@ 0x4c
 800cee4:	af00      	add	r7, sp, #0
 800cee6:	6078      	str	r0, [r7, #4]
 800cee8:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 800ceea:	4b37      	ldr	r3, [pc, #220]	@ (800cfc8 <RCC_SetFlashLatency+0xe8>)
 800ceec:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800cef0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800cef2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800cef6:	4a35      	ldr	r2, [pc, #212]	@ (800cfcc <RCC_SetFlashLatency+0xec>)
 800cef8:	f107 031c 	add.w	r3, r7, #28
 800cefc:	ca07      	ldmia	r2, {r0, r1, r2}
 800cefe:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800cf02:	4b33      	ldr	r3, [pc, #204]	@ (800cfd0 <RCC_SetFlashLatency+0xf0>)
 800cf04:	f107 040c 	add.w	r4, r7, #12
 800cf08:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800cf0a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800cf0e:	2300      	movs	r3, #0
 800cf10:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800cf12:	683b      	ldr	r3, [r7, #0]
 800cf14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cf18:	d11a      	bne.n	800cf50 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800cf1a:	2300      	movs	r3, #0
 800cf1c:	643b      	str	r3, [r7, #64]	@ 0x40
 800cf1e:	e013      	b.n	800cf48 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800cf20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf22:	009b      	lsls	r3, r3, #2
 800cf24:	3348      	adds	r3, #72	@ 0x48
 800cf26:	443b      	add	r3, r7
 800cf28:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800cf2c:	687a      	ldr	r2, [r7, #4]
 800cf2e:	429a      	cmp	r2, r3
 800cf30:	d807      	bhi.n	800cf42 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800cf32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf34:	009b      	lsls	r3, r3, #2
 800cf36:	3348      	adds	r3, #72	@ 0x48
 800cf38:	443b      	add	r3, r7
 800cf3a:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800cf3e:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800cf40:	e020      	b.n	800cf84 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800cf42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf44:	3301      	adds	r3, #1
 800cf46:	643b      	str	r3, [r7, #64]	@ 0x40
 800cf48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf4a:	2b03      	cmp	r3, #3
 800cf4c:	d9e8      	bls.n	800cf20 <RCC_SetFlashLatency+0x40>
 800cf4e:	e019      	b.n	800cf84 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800cf50:	2300      	movs	r3, #0
 800cf52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cf54:	e013      	b.n	800cf7e <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800cf56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cf58:	009b      	lsls	r3, r3, #2
 800cf5a:	3348      	adds	r3, #72	@ 0x48
 800cf5c:	443b      	add	r3, r7
 800cf5e:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800cf62:	687a      	ldr	r2, [r7, #4]
 800cf64:	429a      	cmp	r2, r3
 800cf66:	d807      	bhi.n	800cf78 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800cf68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cf6a:	009b      	lsls	r3, r3, #2
 800cf6c:	3348      	adds	r3, #72	@ 0x48
 800cf6e:	443b      	add	r3, r7
 800cf70:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800cf74:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800cf76:	e005      	b.n	800cf84 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800cf78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cf7a:	3301      	adds	r3, #1
 800cf7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cf7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cf80:	2b02      	cmp	r3, #2
 800cf82:	d9e8      	bls.n	800cf56 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 800cf84:	4b13      	ldr	r3, [pc, #76]	@ (800cfd4 <RCC_SetFlashLatency+0xf4>)
 800cf86:	681b      	ldr	r3, [r3, #0]
 800cf88:	f023 0207 	bic.w	r2, r3, #7
 800cf8c:	4911      	ldr	r1, [pc, #68]	@ (800cfd4 <RCC_SetFlashLatency+0xf4>)
 800cf8e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cf90:	4313      	orrs	r3, r2
 800cf92:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800cf94:	f7fa fb38 	bl	8007608 <HAL_GetTick>
 800cf98:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800cf9a:	e008      	b.n	800cfae <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800cf9c:	f7fa fb34 	bl	8007608 <HAL_GetTick>
 800cfa0:	4602      	mov	r2, r0
 800cfa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfa4:	1ad3      	subs	r3, r2, r3
 800cfa6:	2b02      	cmp	r3, #2
 800cfa8:	d901      	bls.n	800cfae <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 800cfaa:	2303      	movs	r3, #3
 800cfac:	e007      	b.n	800cfbe <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800cfae:	4b09      	ldr	r3, [pc, #36]	@ (800cfd4 <RCC_SetFlashLatency+0xf4>)
 800cfb0:	681b      	ldr	r3, [r3, #0]
 800cfb2:	f003 0307 	and.w	r3, r3, #7
 800cfb6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cfb8:	429a      	cmp	r2, r3
 800cfba:	d1ef      	bne.n	800cf9c <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 800cfbc:	2300      	movs	r3, #0
}
 800cfbe:	4618      	mov	r0, r3
 800cfc0:	374c      	adds	r7, #76	@ 0x4c
 800cfc2:	46bd      	mov	sp, r7
 800cfc4:	bd90      	pop	{r4, r7, pc}
 800cfc6:	bf00      	nop
 800cfc8:	08020040 	.word	0x08020040
 800cfcc:	08020050 	.word	0x08020050
 800cfd0:	0802005c 	.word	0x0802005c
 800cfd4:	58004000 	.word	0x58004000

0800cfd8 <LL_RCC_LSE_IsEnabled>:
{
 800cfd8:	b480      	push	{r7}
 800cfda:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 800cfdc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cfe0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cfe4:	f003 0301 	and.w	r3, r3, #1
 800cfe8:	2b01      	cmp	r3, #1
 800cfea:	d101      	bne.n	800cff0 <LL_RCC_LSE_IsEnabled+0x18>
 800cfec:	2301      	movs	r3, #1
 800cfee:	e000      	b.n	800cff2 <LL_RCC_LSE_IsEnabled+0x1a>
 800cff0:	2300      	movs	r3, #0
}
 800cff2:	4618      	mov	r0, r3
 800cff4:	46bd      	mov	sp, r7
 800cff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cffa:	4770      	bx	lr

0800cffc <LL_RCC_LSE_IsReady>:
{
 800cffc:	b480      	push	{r7}
 800cffe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800d000:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d004:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d008:	f003 0302 	and.w	r3, r3, #2
 800d00c:	2b02      	cmp	r3, #2
 800d00e:	d101      	bne.n	800d014 <LL_RCC_LSE_IsReady+0x18>
 800d010:	2301      	movs	r3, #1
 800d012:	e000      	b.n	800d016 <LL_RCC_LSE_IsReady+0x1a>
 800d014:	2300      	movs	r3, #0
}
 800d016:	4618      	mov	r0, r3
 800d018:	46bd      	mov	sp, r7
 800d01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d01e:	4770      	bx	lr

0800d020 <LL_RCC_SetRFWKPClockSource>:
{
 800d020:	b480      	push	{r7}
 800d022:	b083      	sub	sp, #12
 800d024:	af00      	add	r7, sp, #0
 800d026:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 800d028:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d02c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d030:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800d034:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	4313      	orrs	r3, r2
 800d03c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800d040:	bf00      	nop
 800d042:	370c      	adds	r7, #12
 800d044:	46bd      	mov	sp, r7
 800d046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d04a:	4770      	bx	lr

0800d04c <LL_RCC_SetSMPSClockSource>:
{
 800d04c:	b480      	push	{r7}
 800d04e:	b083      	sub	sp, #12
 800d050:	af00      	add	r7, sp, #0
 800d052:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 800d054:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d05a:	f023 0203 	bic.w	r2, r3, #3
 800d05e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	4313      	orrs	r3, r2
 800d066:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800d068:	bf00      	nop
 800d06a:	370c      	adds	r7, #12
 800d06c:	46bd      	mov	sp, r7
 800d06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d072:	4770      	bx	lr

0800d074 <LL_RCC_SetSMPSPrescaler>:
{
 800d074:	b480      	push	{r7}
 800d076:	b083      	sub	sp, #12
 800d078:	af00      	add	r7, sp, #0
 800d07a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 800d07c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d082:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800d086:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	4313      	orrs	r3, r2
 800d08e:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800d090:	bf00      	nop
 800d092:	370c      	adds	r7, #12
 800d094:	46bd      	mov	sp, r7
 800d096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d09a:	4770      	bx	lr

0800d09c <LL_RCC_SetUSARTClockSource>:
{
 800d09c:	b480      	push	{r7}
 800d09e:	b083      	sub	sp, #12
 800d0a0:	af00      	add	r7, sp, #0
 800d0a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 800d0a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d0a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d0ac:	f023 0203 	bic.w	r2, r3, #3
 800d0b0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	4313      	orrs	r3, r2
 800d0b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800d0bc:	bf00      	nop
 800d0be:	370c      	adds	r7, #12
 800d0c0:	46bd      	mov	sp, r7
 800d0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0c6:	4770      	bx	lr

0800d0c8 <LL_RCC_SetLPUARTClockSource>:
{
 800d0c8:	b480      	push	{r7}
 800d0ca:	b083      	sub	sp, #12
 800d0cc:	af00      	add	r7, sp, #0
 800d0ce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800d0d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d0d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d0d8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800d0dc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	4313      	orrs	r3, r2
 800d0e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800d0e8:	bf00      	nop
 800d0ea:	370c      	adds	r7, #12
 800d0ec:	46bd      	mov	sp, r7
 800d0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0f2:	4770      	bx	lr

0800d0f4 <LL_RCC_SetI2CClockSource>:
{
 800d0f4:	b480      	push	{r7}
 800d0f6:	b083      	sub	sp, #12
 800d0f8:	af00      	add	r7, sp, #0
 800d0fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800d0fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d100:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	091b      	lsrs	r3, r3, #4
 800d108:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800d10c:	43db      	mvns	r3, r3
 800d10e:	401a      	ands	r2, r3
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	011b      	lsls	r3, r3, #4
 800d114:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800d118:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d11c:	4313      	orrs	r3, r2
 800d11e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800d122:	bf00      	nop
 800d124:	370c      	adds	r7, #12
 800d126:	46bd      	mov	sp, r7
 800d128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d12c:	4770      	bx	lr

0800d12e <LL_RCC_SetLPTIMClockSource>:
{
 800d12e:	b480      	push	{r7}
 800d130:	b083      	sub	sp, #12
 800d132:	af00      	add	r7, sp, #0
 800d134:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800d136:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d13a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	0c1b      	lsrs	r3, r3, #16
 800d142:	041b      	lsls	r3, r3, #16
 800d144:	43db      	mvns	r3, r3
 800d146:	401a      	ands	r2, r3
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	041b      	lsls	r3, r3, #16
 800d14c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d150:	4313      	orrs	r3, r2
 800d152:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800d156:	bf00      	nop
 800d158:	370c      	adds	r7, #12
 800d15a:	46bd      	mov	sp, r7
 800d15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d160:	4770      	bx	lr

0800d162 <LL_RCC_SetSAIClockSource>:
{
 800d162:	b480      	push	{r7}
 800d164:	b083      	sub	sp, #12
 800d166:	af00      	add	r7, sp, #0
 800d168:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800d16a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d16e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d172:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800d176:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	4313      	orrs	r3, r2
 800d17e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800d182:	bf00      	nop
 800d184:	370c      	adds	r7, #12
 800d186:	46bd      	mov	sp, r7
 800d188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d18c:	4770      	bx	lr

0800d18e <LL_RCC_SetRNGClockSource>:
{
 800d18e:	b480      	push	{r7}
 800d190:	b083      	sub	sp, #12
 800d192:	af00      	add	r7, sp, #0
 800d194:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800d196:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d19a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d19e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800d1a2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	4313      	orrs	r3, r2
 800d1aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800d1ae:	bf00      	nop
 800d1b0:	370c      	adds	r7, #12
 800d1b2:	46bd      	mov	sp, r7
 800d1b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1b8:	4770      	bx	lr

0800d1ba <LL_RCC_SetCLK48ClockSource>:
{
 800d1ba:	b480      	push	{r7}
 800d1bc:	b083      	sub	sp, #12
 800d1be:	af00      	add	r7, sp, #0
 800d1c0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800d1c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d1c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d1ca:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800d1ce:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	4313      	orrs	r3, r2
 800d1d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800d1da:	bf00      	nop
 800d1dc:	370c      	adds	r7, #12
 800d1de:	46bd      	mov	sp, r7
 800d1e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1e4:	4770      	bx	lr

0800d1e6 <LL_RCC_SetUSBClockSource>:
{
 800d1e6:	b580      	push	{r7, lr}
 800d1e8:	b082      	sub	sp, #8
 800d1ea:	af00      	add	r7, sp, #0
 800d1ec:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800d1ee:	6878      	ldr	r0, [r7, #4]
 800d1f0:	f7ff ffe3 	bl	800d1ba <LL_RCC_SetCLK48ClockSource>
}
 800d1f4:	bf00      	nop
 800d1f6:	3708      	adds	r7, #8
 800d1f8:	46bd      	mov	sp, r7
 800d1fa:	bd80      	pop	{r7, pc}

0800d1fc <LL_RCC_SetADCClockSource>:
{
 800d1fc:	b480      	push	{r7}
 800d1fe:	b083      	sub	sp, #12
 800d200:	af00      	add	r7, sp, #0
 800d202:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800d204:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d208:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d20c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800d210:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	4313      	orrs	r3, r2
 800d218:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800d21c:	bf00      	nop
 800d21e:	370c      	adds	r7, #12
 800d220:	46bd      	mov	sp, r7
 800d222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d226:	4770      	bx	lr

0800d228 <LL_RCC_SetRTCClockSource>:
{
 800d228:	b480      	push	{r7}
 800d22a:	b083      	sub	sp, #12
 800d22c:	af00      	add	r7, sp, #0
 800d22e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800d230:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d234:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d238:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800d23c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	4313      	orrs	r3, r2
 800d244:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800d248:	bf00      	nop
 800d24a:	370c      	adds	r7, #12
 800d24c:	46bd      	mov	sp, r7
 800d24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d252:	4770      	bx	lr

0800d254 <LL_RCC_GetRTCClockSource>:
{
 800d254:	b480      	push	{r7}
 800d256:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800d258:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d25c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d260:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 800d264:	4618      	mov	r0, r3
 800d266:	46bd      	mov	sp, r7
 800d268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d26c:	4770      	bx	lr

0800d26e <LL_RCC_ForceBackupDomainReset>:
{
 800d26e:	b480      	push	{r7}
 800d270:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800d272:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d276:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d27a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d27e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d282:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800d286:	bf00      	nop
 800d288:	46bd      	mov	sp, r7
 800d28a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d28e:	4770      	bx	lr

0800d290 <LL_RCC_ReleaseBackupDomainReset>:
{
 800d290:	b480      	push	{r7}
 800d292:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800d294:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d298:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d29c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d2a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d2a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800d2a8:	bf00      	nop
 800d2aa:	46bd      	mov	sp, r7
 800d2ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2b0:	4770      	bx	lr

0800d2b2 <LL_RCC_PLLSAI1_Enable>:
{
 800d2b2:	b480      	push	{r7}
 800d2b4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800d2b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d2ba:	681b      	ldr	r3, [r3, #0]
 800d2bc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d2c0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800d2c4:	6013      	str	r3, [r2, #0]
}
 800d2c6:	bf00      	nop
 800d2c8:	46bd      	mov	sp, r7
 800d2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2ce:	4770      	bx	lr

0800d2d0 <LL_RCC_PLLSAI1_Disable>:
{
 800d2d0:	b480      	push	{r7}
 800d2d2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800d2d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d2d8:	681b      	ldr	r3, [r3, #0]
 800d2da:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d2de:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d2e2:	6013      	str	r3, [r2, #0]
}
 800d2e4:	bf00      	nop
 800d2e6:	46bd      	mov	sp, r7
 800d2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2ec:	4770      	bx	lr

0800d2ee <LL_RCC_PLLSAI1_IsReady>:
{
 800d2ee:	b480      	push	{r7}
 800d2f0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800d2f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d2fc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d300:	d101      	bne.n	800d306 <LL_RCC_PLLSAI1_IsReady+0x18>
 800d302:	2301      	movs	r3, #1
 800d304:	e000      	b.n	800d308 <LL_RCC_PLLSAI1_IsReady+0x1a>
 800d306:	2300      	movs	r3, #0
}
 800d308:	4618      	mov	r0, r3
 800d30a:	46bd      	mov	sp, r7
 800d30c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d310:	4770      	bx	lr

0800d312 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800d312:	b580      	push	{r7, lr}
 800d314:	b088      	sub	sp, #32
 800d316:	af00      	add	r7, sp, #0
 800d318:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800d31a:	2300      	movs	r3, #0
 800d31c:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800d31e:	2300      	movs	r3, #0
 800d320:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	681b      	ldr	r3, [r3, #0]
 800d326:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	d034      	beq.n	800d398 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d332:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800d336:	d021      	beq.n	800d37c <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800d338:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800d33c:	d81b      	bhi.n	800d376 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800d33e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800d342:	d01d      	beq.n	800d380 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800d344:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800d348:	d815      	bhi.n	800d376 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800d34a:	2b00      	cmp	r3, #0
 800d34c:	d00b      	beq.n	800d366 <HAL_RCCEx_PeriphCLKConfig+0x54>
 800d34e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d352:	d110      	bne.n	800d376 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 800d354:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d358:	68db      	ldr	r3, [r3, #12]
 800d35a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d35e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d362:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 800d364:	e00d      	b.n	800d382 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	3304      	adds	r3, #4
 800d36a:	4618      	mov	r0, r3
 800d36c:	f000 f947 	bl	800d5fe <RCCEx_PLLSAI1_ConfigNP>
 800d370:	4603      	mov	r3, r0
 800d372:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800d374:	e005      	b.n	800d382 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 800d376:	2301      	movs	r3, #1
 800d378:	77fb      	strb	r3, [r7, #31]
        break;
 800d37a:	e002      	b.n	800d382 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800d37c:	bf00      	nop
 800d37e:	e000      	b.n	800d382 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800d380:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d382:	7ffb      	ldrb	r3, [r7, #31]
 800d384:	2b00      	cmp	r3, #0
 800d386:	d105      	bne.n	800d394 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d38c:	4618      	mov	r0, r3
 800d38e:	f7ff fee8 	bl	800d162 <LL_RCC_SetSAIClockSource>
 800d392:	e001      	b.n	800d398 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d394:	7ffb      	ldrb	r3, [r7, #31]
 800d396:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d3a0:	2b00      	cmp	r3, #0
 800d3a2:	d046      	beq.n	800d432 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 800d3a4:	f7ff ff56 	bl	800d254 <LL_RCC_GetRTCClockSource>
 800d3a8:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d3ae:	69ba      	ldr	r2, [r7, #24]
 800d3b0:	429a      	cmp	r2, r3
 800d3b2:	d03c      	beq.n	800d42e <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800d3b4:	f7fe fc58 	bl	800bc68 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800d3b8:	69bb      	ldr	r3, [r7, #24]
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d105      	bne.n	800d3ca <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d3c2:	4618      	mov	r0, r3
 800d3c4:	f7ff ff30 	bl	800d228 <LL_RCC_SetRTCClockSource>
 800d3c8:	e02e      	b.n	800d428 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800d3ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d3ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d3d2:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 800d3d4:	f7ff ff4b 	bl	800d26e <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800d3d8:	f7ff ff5a 	bl	800d290 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 800d3dc:	697b      	ldr	r3, [r7, #20]
 800d3de:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d3e6:	4313      	orrs	r3, r2
 800d3e8:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800d3ea:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d3ee:	697b      	ldr	r3, [r7, #20]
 800d3f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 800d3f4:	f7ff fdf0 	bl	800cfd8 <LL_RCC_LSE_IsEnabled>
 800d3f8:	4603      	mov	r3, r0
 800d3fa:	2b01      	cmp	r3, #1
 800d3fc:	d114      	bne.n	800d428 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800d3fe:	f7fa f903 	bl	8007608 <HAL_GetTick>
 800d402:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 800d404:	e00b      	b.n	800d41e <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d406:	f7fa f8ff 	bl	8007608 <HAL_GetTick>
 800d40a:	4602      	mov	r2, r0
 800d40c:	693b      	ldr	r3, [r7, #16]
 800d40e:	1ad3      	subs	r3, r2, r3
 800d410:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d414:	4293      	cmp	r3, r2
 800d416:	d902      	bls.n	800d41e <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 800d418:	2303      	movs	r3, #3
 800d41a:	77fb      	strb	r3, [r7, #31]
              break;
 800d41c:	e004      	b.n	800d428 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 800d41e:	f7ff fded 	bl	800cffc <LL_RCC_LSE_IsReady>
 800d422:	4603      	mov	r3, r0
 800d424:	2b01      	cmp	r3, #1
 800d426:	d1ee      	bne.n	800d406 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800d428:	7ffb      	ldrb	r3, [r7, #31]
 800d42a:	77bb      	strb	r3, [r7, #30]
 800d42c:	e001      	b.n	800d432 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d42e:	7ffb      	ldrb	r3, [r7, #31]
 800d430:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	f003 0301 	and.w	r3, r3, #1
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	d004      	beq.n	800d448 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	699b      	ldr	r3, [r3, #24]
 800d442:	4618      	mov	r0, r3
 800d444:	f7ff fe2a 	bl	800d09c <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	681b      	ldr	r3, [r3, #0]
 800d44c:	f003 0302 	and.w	r3, r3, #2
 800d450:	2b00      	cmp	r3, #0
 800d452:	d004      	beq.n	800d45e <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	69db      	ldr	r3, [r3, #28]
 800d458:	4618      	mov	r0, r3
 800d45a:	f7ff fe35 	bl	800d0c8 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	681b      	ldr	r3, [r3, #0]
 800d462:	f003 0310 	and.w	r3, r3, #16
 800d466:	2b00      	cmp	r3, #0
 800d468:	d004      	beq.n	800d474 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d46e:	4618      	mov	r0, r3
 800d470:	f7ff fe5d 	bl	800d12e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	f003 0320 	and.w	r3, r3, #32
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d004      	beq.n	800d48a <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d484:	4618      	mov	r0, r3
 800d486:	f7ff fe52 	bl	800d12e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	681b      	ldr	r3, [r3, #0]
 800d48e:	f003 0304 	and.w	r3, r3, #4
 800d492:	2b00      	cmp	r3, #0
 800d494:	d004      	beq.n	800d4a0 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	6a1b      	ldr	r3, [r3, #32]
 800d49a:	4618      	mov	r0, r3
 800d49c:	f7ff fe2a 	bl	800d0f4 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	681b      	ldr	r3, [r3, #0]
 800d4a4:	f003 0308 	and.w	r3, r3, #8
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d004      	beq.n	800d4b6 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d4b0:	4618      	mov	r0, r3
 800d4b2:	f7ff fe1f 	bl	800d0f4 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	681b      	ldr	r3, [r3, #0]
 800d4ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d4be:	2b00      	cmp	r3, #0
 800d4c0:	d022      	beq.n	800d508 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d4c6:	4618      	mov	r0, r3
 800d4c8:	f7ff fe8d 	bl	800d1e6 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d4d0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d4d4:	d107      	bne.n	800d4e6 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800d4d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d4da:	68db      	ldr	r3, [r3, #12]
 800d4dc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d4e0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d4e4:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d4ea:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d4ee:	d10b      	bne.n	800d508 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	3304      	adds	r3, #4
 800d4f4:	4618      	mov	r0, r3
 800d4f6:	f000 f8dd 	bl	800d6b4 <RCCEx_PLLSAI1_ConfigNQ>
 800d4fa:	4603      	mov	r3, r0
 800d4fc:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800d4fe:	7ffb      	ldrb	r3, [r7, #31]
 800d500:	2b00      	cmp	r3, #0
 800d502:	d001      	beq.n	800d508 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 800d504:	7ffb      	ldrb	r3, [r7, #31]
 800d506:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	681b      	ldr	r3, [r3, #0]
 800d50c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d510:	2b00      	cmp	r3, #0
 800d512:	d02b      	beq.n	800d56c <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d518:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d51c:	d008      	beq.n	800d530 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d522:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d526:	d003      	beq.n	800d530 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d105      	bne.n	800d53c <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d534:	4618      	mov	r0, r3
 800d536:	f7ff fe2a 	bl	800d18e <LL_RCC_SetRNGClockSource>
 800d53a:	e00a      	b.n	800d552 <HAL_RCCEx_PeriphCLKConfig+0x240>
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d540:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d544:	60fb      	str	r3, [r7, #12]
 800d546:	2000      	movs	r0, #0
 800d548:	f7ff fe21 	bl	800d18e <LL_RCC_SetRNGClockSource>
 800d54c:	68f8      	ldr	r0, [r7, #12]
 800d54e:	f7ff fe34 	bl	800d1ba <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d556:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800d55a:	d107      	bne.n	800d56c <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800d55c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d560:	68db      	ldr	r3, [r3, #12]
 800d562:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d566:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d56a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	681b      	ldr	r3, [r3, #0]
 800d570:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d574:	2b00      	cmp	r3, #0
 800d576:	d022      	beq.n	800d5be <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d57c:	4618      	mov	r0, r3
 800d57e:	f7ff fe3d 	bl	800d1fc <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d586:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d58a:	d107      	bne.n	800d59c <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800d58c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d590:	68db      	ldr	r3, [r3, #12]
 800d592:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d596:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d59a:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d5a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d5a4:	d10b      	bne.n	800d5be <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	3304      	adds	r3, #4
 800d5aa:	4618      	mov	r0, r3
 800d5ac:	f000 f8dd 	bl	800d76a <RCCEx_PLLSAI1_ConfigNR>
 800d5b0:	4603      	mov	r3, r0
 800d5b2:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800d5b4:	7ffb      	ldrb	r3, [r7, #31]
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d001      	beq.n	800d5be <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 800d5ba:	7ffb      	ldrb	r3, [r7, #31]
 800d5bc:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	681b      	ldr	r3, [r3, #0]
 800d5c2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	d004      	beq.n	800d5d4 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d5ce:	4618      	mov	r0, r3
 800d5d0:	f7ff fd26 	bl	800d020 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	681b      	ldr	r3, [r3, #0]
 800d5d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	d009      	beq.n	800d5f4 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d5e4:	4618      	mov	r0, r3
 800d5e6:	f7ff fd45 	bl	800d074 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d5ee:	4618      	mov	r0, r3
 800d5f0:	f7ff fd2c 	bl	800d04c <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 800d5f4:	7fbb      	ldrb	r3, [r7, #30]
}
 800d5f6:	4618      	mov	r0, r3
 800d5f8:	3720      	adds	r7, #32
 800d5fa:	46bd      	mov	sp, r7
 800d5fc:	bd80      	pop	{r7, pc}

0800d5fe <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800d5fe:	b580      	push	{r7, lr}
 800d600:	b084      	sub	sp, #16
 800d602:	af00      	add	r7, sp, #0
 800d604:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d606:	2300      	movs	r3, #0
 800d608:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800d60a:	f7ff fe61 	bl	800d2d0 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800d60e:	f7f9 fffb 	bl	8007608 <HAL_GetTick>
 800d612:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800d614:	e009      	b.n	800d62a <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d616:	f7f9 fff7 	bl	8007608 <HAL_GetTick>
 800d61a:	4602      	mov	r2, r0
 800d61c:	68bb      	ldr	r3, [r7, #8]
 800d61e:	1ad3      	subs	r3, r2, r3
 800d620:	2b02      	cmp	r3, #2
 800d622:	d902      	bls.n	800d62a <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 800d624:	2303      	movs	r3, #3
 800d626:	73fb      	strb	r3, [r7, #15]
      break;
 800d628:	e004      	b.n	800d634 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800d62a:	f7ff fe60 	bl	800d2ee <LL_RCC_PLLSAI1_IsReady>
 800d62e:	4603      	mov	r3, r0
 800d630:	2b00      	cmp	r3, #0
 800d632:	d1f0      	bne.n	800d616 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 800d634:	7bfb      	ldrb	r3, [r7, #15]
 800d636:	2b00      	cmp	r3, #0
 800d638:	d137      	bne.n	800d6aa <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800d63a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d63e:	691b      	ldr	r3, [r3, #16]
 800d640:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	021b      	lsls	r3, r3, #8
 800d64a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d64e:	4313      	orrs	r3, r2
 800d650:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800d652:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d656:	691b      	ldr	r3, [r3, #16]
 800d658:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	685b      	ldr	r3, [r3, #4]
 800d660:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d664:	4313      	orrs	r3, r2
 800d666:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800d668:	f7ff fe23 	bl	800d2b2 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d66c:	f7f9 ffcc 	bl	8007608 <HAL_GetTick>
 800d670:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800d672:	e009      	b.n	800d688 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d674:	f7f9 ffc8 	bl	8007608 <HAL_GetTick>
 800d678:	4602      	mov	r2, r0
 800d67a:	68bb      	ldr	r3, [r7, #8]
 800d67c:	1ad3      	subs	r3, r2, r3
 800d67e:	2b02      	cmp	r3, #2
 800d680:	d902      	bls.n	800d688 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800d682:	2303      	movs	r3, #3
 800d684:	73fb      	strb	r3, [r7, #15]
        break;
 800d686:	e004      	b.n	800d692 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800d688:	f7ff fe31 	bl	800d2ee <LL_RCC_PLLSAI1_IsReady>
 800d68c:	4603      	mov	r3, r0
 800d68e:	2b01      	cmp	r3, #1
 800d690:	d1f0      	bne.n	800d674 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800d692:	7bfb      	ldrb	r3, [r7, #15]
 800d694:	2b00      	cmp	r3, #0
 800d696:	d108      	bne.n	800d6aa <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800d698:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d69c:	691a      	ldr	r2, [r3, #16]
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	691b      	ldr	r3, [r3, #16]
 800d6a2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d6a6:	4313      	orrs	r3, r2
 800d6a8:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800d6aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800d6ac:	4618      	mov	r0, r3
 800d6ae:	3710      	adds	r7, #16
 800d6b0:	46bd      	mov	sp, r7
 800d6b2:	bd80      	pop	{r7, pc}

0800d6b4 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800d6b4:	b580      	push	{r7, lr}
 800d6b6:	b084      	sub	sp, #16
 800d6b8:	af00      	add	r7, sp, #0
 800d6ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d6bc:	2300      	movs	r3, #0
 800d6be:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800d6c0:	f7ff fe06 	bl	800d2d0 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800d6c4:	f7f9 ffa0 	bl	8007608 <HAL_GetTick>
 800d6c8:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800d6ca:	e009      	b.n	800d6e0 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d6cc:	f7f9 ff9c 	bl	8007608 <HAL_GetTick>
 800d6d0:	4602      	mov	r2, r0
 800d6d2:	68bb      	ldr	r3, [r7, #8]
 800d6d4:	1ad3      	subs	r3, r2, r3
 800d6d6:	2b02      	cmp	r3, #2
 800d6d8:	d902      	bls.n	800d6e0 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 800d6da:	2303      	movs	r3, #3
 800d6dc:	73fb      	strb	r3, [r7, #15]
      break;
 800d6de:	e004      	b.n	800d6ea <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800d6e0:	f7ff fe05 	bl	800d2ee <LL_RCC_PLLSAI1_IsReady>
 800d6e4:	4603      	mov	r3, r0
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d1f0      	bne.n	800d6cc <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800d6ea:	7bfb      	ldrb	r3, [r7, #15]
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d137      	bne.n	800d760 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800d6f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d6f4:	691b      	ldr	r3, [r3, #16]
 800d6f6:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	681b      	ldr	r3, [r3, #0]
 800d6fe:	021b      	lsls	r3, r3, #8
 800d700:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d704:	4313      	orrs	r3, r2
 800d706:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 800d708:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d70c:	691b      	ldr	r3, [r3, #16]
 800d70e:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	689b      	ldr	r3, [r3, #8]
 800d716:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d71a:	4313      	orrs	r3, r2
 800d71c:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800d71e:	f7ff fdc8 	bl	800d2b2 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d722:	f7f9 ff71 	bl	8007608 <HAL_GetTick>
 800d726:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800d728:	e009      	b.n	800d73e <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d72a:	f7f9 ff6d 	bl	8007608 <HAL_GetTick>
 800d72e:	4602      	mov	r2, r0
 800d730:	68bb      	ldr	r3, [r7, #8]
 800d732:	1ad3      	subs	r3, r2, r3
 800d734:	2b02      	cmp	r3, #2
 800d736:	d902      	bls.n	800d73e <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 800d738:	2303      	movs	r3, #3
 800d73a:	73fb      	strb	r3, [r7, #15]
        break;
 800d73c:	e004      	b.n	800d748 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800d73e:	f7ff fdd6 	bl	800d2ee <LL_RCC_PLLSAI1_IsReady>
 800d742:	4603      	mov	r3, r0
 800d744:	2b01      	cmp	r3, #1
 800d746:	d1f0      	bne.n	800d72a <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 800d748:	7bfb      	ldrb	r3, [r7, #15]
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d108      	bne.n	800d760 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800d74e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d752:	691a      	ldr	r2, [r3, #16]
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	691b      	ldr	r3, [r3, #16]
 800d758:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d75c:	4313      	orrs	r3, r2
 800d75e:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800d760:	7bfb      	ldrb	r3, [r7, #15]
}
 800d762:	4618      	mov	r0, r3
 800d764:	3710      	adds	r7, #16
 800d766:	46bd      	mov	sp, r7
 800d768:	bd80      	pop	{r7, pc}

0800d76a <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800d76a:	b580      	push	{r7, lr}
 800d76c:	b084      	sub	sp, #16
 800d76e:	af00      	add	r7, sp, #0
 800d770:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d772:	2300      	movs	r3, #0
 800d774:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800d776:	f7ff fdab 	bl	800d2d0 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800d77a:	f7f9 ff45 	bl	8007608 <HAL_GetTick>
 800d77e:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800d780:	e009      	b.n	800d796 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d782:	f7f9 ff41 	bl	8007608 <HAL_GetTick>
 800d786:	4602      	mov	r2, r0
 800d788:	68bb      	ldr	r3, [r7, #8]
 800d78a:	1ad3      	subs	r3, r2, r3
 800d78c:	2b02      	cmp	r3, #2
 800d78e:	d902      	bls.n	800d796 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800d790:	2303      	movs	r3, #3
 800d792:	73fb      	strb	r3, [r7, #15]
      break;
 800d794:	e004      	b.n	800d7a0 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800d796:	f7ff fdaa 	bl	800d2ee <LL_RCC_PLLSAI1_IsReady>
 800d79a:	4603      	mov	r3, r0
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	d1f0      	bne.n	800d782 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800d7a0:	7bfb      	ldrb	r3, [r7, #15]
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d137      	bne.n	800d816 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800d7a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d7aa:	691b      	ldr	r3, [r3, #16]
 800d7ac:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	021b      	lsls	r3, r3, #8
 800d7b6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d7ba:	4313      	orrs	r3, r2
 800d7bc:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800d7be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d7c2:	691b      	ldr	r3, [r3, #16]
 800d7c4:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	68db      	ldr	r3, [r3, #12]
 800d7cc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d7d0:	4313      	orrs	r3, r2
 800d7d2:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800d7d4:	f7ff fd6d 	bl	800d2b2 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d7d8:	f7f9 ff16 	bl	8007608 <HAL_GetTick>
 800d7dc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800d7de:	e009      	b.n	800d7f4 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d7e0:	f7f9 ff12 	bl	8007608 <HAL_GetTick>
 800d7e4:	4602      	mov	r2, r0
 800d7e6:	68bb      	ldr	r3, [r7, #8]
 800d7e8:	1ad3      	subs	r3, r2, r3
 800d7ea:	2b02      	cmp	r3, #2
 800d7ec:	d902      	bls.n	800d7f4 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800d7ee:	2303      	movs	r3, #3
 800d7f0:	73fb      	strb	r3, [r7, #15]
        break;
 800d7f2:	e004      	b.n	800d7fe <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800d7f4:	f7ff fd7b 	bl	800d2ee <LL_RCC_PLLSAI1_IsReady>
 800d7f8:	4603      	mov	r3, r0
 800d7fa:	2b01      	cmp	r3, #1
 800d7fc:	d1f0      	bne.n	800d7e0 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800d7fe:	7bfb      	ldrb	r3, [r7, #15]
 800d800:	2b00      	cmp	r3, #0
 800d802:	d108      	bne.n	800d816 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800d804:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d808:	691a      	ldr	r2, [r3, #16]
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	691b      	ldr	r3, [r3, #16]
 800d80e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d812:	4313      	orrs	r3, r2
 800d814:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800d816:	7bfb      	ldrb	r3, [r7, #15]
}
 800d818:	4618      	mov	r0, r3
 800d81a:	3710      	adds	r7, #16
 800d81c:	46bd      	mov	sp, r7
 800d81e:	bd80      	pop	{r7, pc}

0800d820 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800d820:	b580      	push	{r7, lr}
 800d822:	b084      	sub	sp, #16
 800d824:	af00      	add	r7, sp, #0
 800d826:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	d101      	bne.n	800d832 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800d82e:	2301      	movs	r3, #1
 800d830:	e09f      	b.n	800d972 <HAL_RTC_Init+0x152>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800d838:	b2db      	uxtb	r3, r3
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d106      	bne.n	800d84c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	2200      	movs	r2, #0
 800d842:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800d846:	6878      	ldr	r0, [r7, #4]
 800d848:	f7f6 f872 	bl	8003930 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	2202      	movs	r2, #2
 800d850:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check if the calendar has been not initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800d854:	4b49      	ldr	r3, [pc, #292]	@ (800d97c <HAL_RTC_Init+0x15c>)
 800d856:	68db      	ldr	r3, [r3, #12]
 800d858:	f003 0310 	and.w	r3, r3, #16
 800d85c:	2b10      	cmp	r3, #16
 800d85e:	d07e      	beq.n	800d95e <HAL_RTC_Init+0x13e>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	681b      	ldr	r3, [r3, #0]
 800d864:	22ca      	movs	r2, #202	@ 0xca
 800d866:	625a      	str	r2, [r3, #36]	@ 0x24
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	2253      	movs	r2, #83	@ 0x53
 800d86e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800d870:	6878      	ldr	r0, [r7, #4]
 800d872:	f000 fa1d 	bl	800dcb0 <RTC_EnterInitMode>
 800d876:	4603      	mov	r3, r0
 800d878:	2b00      	cmp	r3, #0
 800d87a:	d00a      	beq.n	800d892 <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	681b      	ldr	r3, [r3, #0]
 800d880:	22ff      	movs	r2, #255	@ 0xff
 800d882:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	2204      	movs	r2, #4
 800d888:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      status = HAL_ERROR;
 800d88c:	2301      	movs	r3, #1
 800d88e:	73fb      	strb	r3, [r7, #15]
 800d890:	e067      	b.n	800d962 <HAL_RTC_Init+0x142>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	681b      	ldr	r3, [r3, #0]
 800d896:	689b      	ldr	r3, [r3, #8]
 800d898:	687a      	ldr	r2, [r7, #4]
 800d89a:	6812      	ldr	r2, [r2, #0]
 800d89c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800d8a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d8a4:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	681b      	ldr	r3, [r3, #0]
 800d8aa:	6899      	ldr	r1, [r3, #8]
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	685a      	ldr	r2, [r3, #4]
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	691b      	ldr	r3, [r3, #16]
 800d8b4:	431a      	orrs	r2, r3
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	699b      	ldr	r3, [r3, #24]
 800d8ba:	431a      	orrs	r2, r3
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	681b      	ldr	r3, [r3, #0]
 800d8c0:	430a      	orrs	r2, r1
 800d8c2:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	687a      	ldr	r2, [r7, #4]
 800d8ca:	68d2      	ldr	r2, [r2, #12]
 800d8cc:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	681b      	ldr	r3, [r3, #0]
 800d8d2:	6919      	ldr	r1, [r3, #16]
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	689b      	ldr	r3, [r3, #8]
 800d8d8:	041a      	lsls	r2, r3, #16
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	430a      	orrs	r2, r1
 800d8e0:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	68da      	ldr	r2, [r3, #12]
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d8f0:	60da      	str	r2, [r3, #12]

#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	681b      	ldr	r3, [r3, #0]
 800d8fc:	f022 0203 	bic.w	r2, r2, #3
 800d900:	64da      	str	r2, [r3, #76]	@ 0x4c
#else
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_OUT_RMP);
#endif /* RTC_OR_ALARMOUTTYPE */
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	681b      	ldr	r3, [r3, #0]
 800d906:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	69da      	ldr	r2, [r3, #28]
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	695b      	ldr	r3, [r3, #20]
 800d910:	431a      	orrs	r2, r3
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	681b      	ldr	r3, [r3, #0]
 800d916:	430a      	orrs	r2, r1
 800d918:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	689b      	ldr	r3, [r3, #8]
 800d920:	f003 0320 	and.w	r3, r3, #32
 800d924:	2b00      	cmp	r3, #0
 800d926:	d113      	bne.n	800d950 <HAL_RTC_Init+0x130>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800d928:	6878      	ldr	r0, [r7, #4]
 800d92a:	f000 f99b 	bl	800dc64 <HAL_RTC_WaitForSynchro>
 800d92e:	4603      	mov	r3, r0
 800d930:	2b00      	cmp	r3, #0
 800d932:	d00d      	beq.n	800d950 <HAL_RTC_Init+0x130>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	681b      	ldr	r3, [r3, #0]
 800d938:	22ff      	movs	r2, #255	@ 0xff
 800d93a:	625a      	str	r2, [r3, #36]	@ 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	2204      	movs	r2, #4
 800d940:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	2200      	movs	r2, #0
 800d948:	f883 2020 	strb.w	r2, [r3, #32]

          return HAL_ERROR;
 800d94c:	2301      	movs	r3, #1
 800d94e:	e010      	b.n	800d972 <HAL_RTC_Init+0x152>
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	681b      	ldr	r3, [r3, #0]
 800d954:	22ff      	movs	r2, #255	@ 0xff
 800d956:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      status = HAL_OK;
 800d958:	2300      	movs	r3, #0
 800d95a:	73fb      	strb	r3, [r7, #15]
 800d95c:	e001      	b.n	800d962 <HAL_RTC_Init+0x142>
  }
  else
  {
    /* Calendar is already initialized */
    /* Set flag to OK */
    status = HAL_OK;
 800d95e:	2300      	movs	r3, #0
 800d960:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800d962:	7bfb      	ldrb	r3, [r7, #15]
 800d964:	2b00      	cmp	r3, #0
 800d966:	d103      	bne.n	800d970 <HAL_RTC_Init+0x150>
  {
    /* Change RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	2201      	movs	r2, #1
 800d96c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 800d970:	7bfb      	ldrb	r3, [r7, #15]
}
 800d972:	4618      	mov	r0, r3
 800d974:	3710      	adds	r7, #16
 800d976:	46bd      	mov	sp, r7
 800d978:	bd80      	pop	{r7, pc}
 800d97a:	bf00      	nop
 800d97c:	40002800 	.word	0x40002800

0800d980 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800d980:	b590      	push	{r4, r7, lr}
 800d982:	b087      	sub	sp, #28
 800d984:	af00      	add	r7, sp, #0
 800d986:	60f8      	str	r0, [r7, #12]
 800d988:	60b9      	str	r1, [r7, #8]
 800d98a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800d98c:	68fb      	ldr	r3, [r7, #12]
 800d98e:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d992:	2b01      	cmp	r3, #1
 800d994:	d101      	bne.n	800d99a <HAL_RTC_SetTime+0x1a>
 800d996:	2302      	movs	r3, #2
 800d998:	e0b2      	b.n	800db00 <HAL_RTC_SetTime+0x180>
 800d99a:	68fb      	ldr	r3, [r7, #12]
 800d99c:	2201      	movs	r2, #1
 800d99e:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800d9a2:	68fb      	ldr	r3, [r7, #12]
 800d9a4:	2202      	movs	r2, #2
 800d9a6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if (Format == RTC_FORMAT_BIN)
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	d126      	bne.n	800d9fe <HAL_RTC_SetTime+0x7e>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800d9b0:	68fb      	ldr	r3, [r7, #12]
 800d9b2:	681b      	ldr	r3, [r3, #0]
 800d9b4:	689b      	ldr	r3, [r3, #8]
 800d9b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d102      	bne.n	800d9c4 <HAL_RTC_SetTime+0x44>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800d9be:	68bb      	ldr	r3, [r7, #8]
 800d9c0:	2200      	movs	r2, #0
 800d9c2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800d9c4:	68bb      	ldr	r3, [r7, #8]
 800d9c6:	781b      	ldrb	r3, [r3, #0]
 800d9c8:	4618      	mov	r0, r3
 800d9ca:	f000 f99b 	bl	800dd04 <RTC_ByteToBcd2>
 800d9ce:	4603      	mov	r3, r0
 800d9d0:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800d9d2:	68bb      	ldr	r3, [r7, #8]
 800d9d4:	785b      	ldrb	r3, [r3, #1]
 800d9d6:	4618      	mov	r0, r3
 800d9d8:	f000 f994 	bl	800dd04 <RTC_ByteToBcd2>
 800d9dc:	4603      	mov	r3, r0
 800d9de:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800d9e0:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800d9e2:	68bb      	ldr	r3, [r7, #8]
 800d9e4:	789b      	ldrb	r3, [r3, #2]
 800d9e6:	4618      	mov	r0, r3
 800d9e8:	f000 f98c 	bl	800dd04 <RTC_ByteToBcd2>
 800d9ec:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800d9ee:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800d9f2:	68bb      	ldr	r3, [r7, #8]
 800d9f4:	78db      	ldrb	r3, [r3, #3]
 800d9f6:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800d9f8:	4313      	orrs	r3, r2
 800d9fa:	617b      	str	r3, [r7, #20]
 800d9fc:	e018      	b.n	800da30 <HAL_RTC_SetTime+0xb0>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800d9fe:	68fb      	ldr	r3, [r7, #12]
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	689b      	ldr	r3, [r3, #8]
 800da04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d102      	bne.n	800da12 <HAL_RTC_SetTime+0x92>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800da0c:	68bb      	ldr	r3, [r7, #8]
 800da0e:	2200      	movs	r2, #0
 800da10:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800da12:	68bb      	ldr	r3, [r7, #8]
 800da14:	781b      	ldrb	r3, [r3, #0]
 800da16:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800da18:	68bb      	ldr	r3, [r7, #8]
 800da1a:	785b      	ldrb	r3, [r3, #1]
 800da1c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800da1e:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800da20:	68ba      	ldr	r2, [r7, #8]
 800da22:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800da24:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800da26:	68bb      	ldr	r3, [r7, #8]
 800da28:	78db      	ldrb	r3, [r3, #3]
 800da2a:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800da2c:	4313      	orrs	r3, r2
 800da2e:	617b      	str	r3, [r7, #20]
  }
  UNUSED(tmpreg);
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	681b      	ldr	r3, [r3, #0]
 800da34:	22ca      	movs	r2, #202	@ 0xca
 800da36:	625a      	str	r2, [r3, #36]	@ 0x24
 800da38:	68fb      	ldr	r3, [r7, #12]
 800da3a:	681b      	ldr	r3, [r3, #0]
 800da3c:	2253      	movs	r2, #83	@ 0x53
 800da3e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800da40:	68f8      	ldr	r0, [r7, #12]
 800da42:	f000 f935 	bl	800dcb0 <RTC_EnterInitMode>
 800da46:	4603      	mov	r3, r0
 800da48:	2b00      	cmp	r3, #0
 800da4a:	d00d      	beq.n	800da68 <HAL_RTC_SetTime+0xe8>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800da4c:	68fb      	ldr	r3, [r7, #12]
 800da4e:	681b      	ldr	r3, [r3, #0]
 800da50:	22ff      	movs	r2, #255	@ 0xff
 800da52:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800da54:	68fb      	ldr	r3, [r7, #12]
 800da56:	2204      	movs	r2, #4
 800da58:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800da5c:	68fb      	ldr	r3, [r7, #12]
 800da5e:	2200      	movs	r2, #0
 800da60:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 800da64:	2301      	movs	r3, #1
 800da66:	e04b      	b.n	800db00 <HAL_RTC_SetTime+0x180>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800da68:	68fb      	ldr	r3, [r7, #12]
 800da6a:	681a      	ldr	r2, [r3, #0]
 800da6c:	697b      	ldr	r3, [r7, #20]
 800da6e:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800da72:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800da76:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800da78:	68fb      	ldr	r3, [r7, #12]
 800da7a:	681b      	ldr	r3, [r3, #0]
 800da7c:	689a      	ldr	r2, [r3, #8]
 800da7e:	68fb      	ldr	r3, [r7, #12]
 800da80:	681b      	ldr	r3, [r3, #0]
 800da82:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800da86:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800da88:	68fb      	ldr	r3, [r7, #12]
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	6899      	ldr	r1, [r3, #8]
 800da8e:	68bb      	ldr	r3, [r7, #8]
 800da90:	68da      	ldr	r2, [r3, #12]
 800da92:	68bb      	ldr	r3, [r7, #8]
 800da94:	691b      	ldr	r3, [r3, #16]
 800da96:	431a      	orrs	r2, r3
 800da98:	68fb      	ldr	r3, [r7, #12]
 800da9a:	681b      	ldr	r3, [r3, #0]
 800da9c:	430a      	orrs	r2, r1
 800da9e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800daa0:	68fb      	ldr	r3, [r7, #12]
 800daa2:	681b      	ldr	r3, [r3, #0]
 800daa4:	68da      	ldr	r2, [r3, #12]
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	681b      	ldr	r3, [r3, #0]
 800daaa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800daae:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 800dab0:	68fb      	ldr	r3, [r7, #12]
 800dab2:	681b      	ldr	r3, [r3, #0]
 800dab4:	689b      	ldr	r3, [r3, #8]
 800dab6:	f003 0320 	and.w	r3, r3, #32
 800daba:	2b00      	cmp	r3, #0
 800dabc:	d113      	bne.n	800dae6 <HAL_RTC_SetTime+0x166>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800dabe:	68f8      	ldr	r0, [r7, #12]
 800dac0:	f000 f8d0 	bl	800dc64 <HAL_RTC_WaitForSynchro>
 800dac4:	4603      	mov	r3, r0
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	d00d      	beq.n	800dae6 <HAL_RTC_SetTime+0x166>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	22ff      	movs	r2, #255	@ 0xff
 800dad0:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800dad2:	68fb      	ldr	r3, [r7, #12]
 800dad4:	2204      	movs	r2, #4
 800dad6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800dada:	68fb      	ldr	r3, [r7, #12]
 800dadc:	2200      	movs	r2, #0
 800dade:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800dae2:	2301      	movs	r3, #1
 800dae4:	e00c      	b.n	800db00 <HAL_RTC_SetTime+0x180>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800dae6:	68fb      	ldr	r3, [r7, #12]
 800dae8:	681b      	ldr	r3, [r3, #0]
 800daea:	22ff      	movs	r2, #255	@ 0xff
 800daec:	625a      	str	r2, [r3, #36]	@ 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 800daee:	68fb      	ldr	r3, [r7, #12]
 800daf0:	2201      	movs	r2, #1
 800daf2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    __HAL_UNLOCK(hrtc);
 800daf6:	68fb      	ldr	r3, [r7, #12]
 800daf8:	2200      	movs	r2, #0
 800dafa:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_OK;
 800dafe:	2300      	movs	r3, #0
  }
}
 800db00:	4618      	mov	r0, r3
 800db02:	371c      	adds	r7, #28
 800db04:	46bd      	mov	sp, r7
 800db06:	bd90      	pop	{r4, r7, pc}

0800db08 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800db08:	b590      	push	{r4, r7, lr}
 800db0a:	b087      	sub	sp, #28
 800db0c:	af00      	add	r7, sp, #0
 800db0e:	60f8      	str	r0, [r7, #12]
 800db10:	60b9      	str	r1, [r7, #8]
 800db12:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800db14:	68fb      	ldr	r3, [r7, #12]
 800db16:	f893 3020 	ldrb.w	r3, [r3, #32]
 800db1a:	2b01      	cmp	r3, #1
 800db1c:	d101      	bne.n	800db22 <HAL_RTC_SetDate+0x1a>
 800db1e:	2302      	movs	r3, #2
 800db20:	e09c      	b.n	800dc5c <HAL_RTC_SetDate+0x154>
 800db22:	68fb      	ldr	r3, [r7, #12]
 800db24:	2201      	movs	r2, #1
 800db26:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	2202      	movs	r2, #2
 800db2e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	2b00      	cmp	r3, #0
 800db36:	d10e      	bne.n	800db56 <HAL_RTC_SetDate+0x4e>
 800db38:	68bb      	ldr	r3, [r7, #8]
 800db3a:	785b      	ldrb	r3, [r3, #1]
 800db3c:	f003 0310 	and.w	r3, r3, #16
 800db40:	2b00      	cmp	r3, #0
 800db42:	d008      	beq.n	800db56 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800db44:	68bb      	ldr	r3, [r7, #8]
 800db46:	785b      	ldrb	r3, [r3, #1]
 800db48:	f023 0310 	bic.w	r3, r3, #16
 800db4c:	b2db      	uxtb	r3, r3
 800db4e:	330a      	adds	r3, #10
 800db50:	b2da      	uxtb	r2, r3
 800db52:	68bb      	ldr	r3, [r7, #8]
 800db54:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	2b00      	cmp	r3, #0
 800db5a:	d11c      	bne.n	800db96 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800db5c:	68bb      	ldr	r3, [r7, #8]
 800db5e:	78db      	ldrb	r3, [r3, #3]
 800db60:	4618      	mov	r0, r3
 800db62:	f000 f8cf 	bl	800dd04 <RTC_ByteToBcd2>
 800db66:	4603      	mov	r3, r0
 800db68:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800db6a:	68bb      	ldr	r3, [r7, #8]
 800db6c:	785b      	ldrb	r3, [r3, #1]
 800db6e:	4618      	mov	r0, r3
 800db70:	f000 f8c8 	bl	800dd04 <RTC_ByteToBcd2>
 800db74:	4603      	mov	r3, r0
 800db76:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800db78:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800db7a:	68bb      	ldr	r3, [r7, #8]
 800db7c:	789b      	ldrb	r3, [r3, #2]
 800db7e:	4618      	mov	r0, r3
 800db80:	f000 f8c0 	bl	800dd04 <RTC_ByteToBcd2>
 800db84:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800db86:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 800db8a:	68bb      	ldr	r3, [r7, #8]
 800db8c:	781b      	ldrb	r3, [r3, #0]
 800db8e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800db90:	4313      	orrs	r3, r2
 800db92:	617b      	str	r3, [r7, #20]
 800db94:	e00e      	b.n	800dbb4 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800db96:	68bb      	ldr	r3, [r7, #8]
 800db98:	78db      	ldrb	r3, [r3, #3]
 800db9a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800db9c:	68bb      	ldr	r3, [r7, #8]
 800db9e:	785b      	ldrb	r3, [r3, #1]
 800dba0:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800dba2:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800dba4:	68ba      	ldr	r2, [r7, #8]
 800dba6:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800dba8:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800dbaa:	68bb      	ldr	r3, [r7, #8]
 800dbac:	781b      	ldrb	r3, [r3, #0]
 800dbae:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800dbb0:	4313      	orrs	r3, r2
 800dbb2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800dbb4:	68fb      	ldr	r3, [r7, #12]
 800dbb6:	681b      	ldr	r3, [r3, #0]
 800dbb8:	22ca      	movs	r2, #202	@ 0xca
 800dbba:	625a      	str	r2, [r3, #36]	@ 0x24
 800dbbc:	68fb      	ldr	r3, [r7, #12]
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	2253      	movs	r2, #83	@ 0x53
 800dbc2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800dbc4:	68f8      	ldr	r0, [r7, #12]
 800dbc6:	f000 f873 	bl	800dcb0 <RTC_EnterInitMode>
 800dbca:	4603      	mov	r3, r0
 800dbcc:	2b00      	cmp	r3, #0
 800dbce:	d00d      	beq.n	800dbec <HAL_RTC_SetDate+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800dbd0:	68fb      	ldr	r3, [r7, #12]
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	22ff      	movs	r2, #255	@ 0xff
 800dbd6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800dbd8:	68fb      	ldr	r3, [r7, #12]
 800dbda:	2204      	movs	r2, #4
 800dbdc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800dbe0:	68fb      	ldr	r3, [r7, #12]
 800dbe2:	2200      	movs	r2, #0
 800dbe4:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 800dbe8:	2301      	movs	r3, #1
 800dbea:	e037      	b.n	800dc5c <HAL_RTC_SetDate+0x154>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800dbec:	68fb      	ldr	r3, [r7, #12]
 800dbee:	681a      	ldr	r2, [r3, #0]
 800dbf0:	697b      	ldr	r3, [r7, #20]
 800dbf2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800dbf6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800dbfa:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800dbfc:	68fb      	ldr	r3, [r7, #12]
 800dbfe:	681b      	ldr	r3, [r3, #0]
 800dc00:	68da      	ldr	r2, [r3, #12]
 800dc02:	68fb      	ldr	r3, [r7, #12]
 800dc04:	681b      	ldr	r3, [r3, #0]
 800dc06:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800dc0a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 800dc0c:	68fb      	ldr	r3, [r7, #12]
 800dc0e:	681b      	ldr	r3, [r3, #0]
 800dc10:	689b      	ldr	r3, [r3, #8]
 800dc12:	f003 0320 	and.w	r3, r3, #32
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	d113      	bne.n	800dc42 <HAL_RTC_SetDate+0x13a>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800dc1a:	68f8      	ldr	r0, [r7, #12]
 800dc1c:	f000 f822 	bl	800dc64 <HAL_RTC_WaitForSynchro>
 800dc20:	4603      	mov	r3, r0
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	d00d      	beq.n	800dc42 <HAL_RTC_SetDate+0x13a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800dc26:	68fb      	ldr	r3, [r7, #12]
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	22ff      	movs	r2, #255	@ 0xff
 800dc2c:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	2204      	movs	r2, #4
 800dc32:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800dc36:	68fb      	ldr	r3, [r7, #12]
 800dc38:	2200      	movs	r2, #0
 800dc3a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800dc3e:	2301      	movs	r3, #1
 800dc40:	e00c      	b.n	800dc5c <HAL_RTC_SetDate+0x154>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	681b      	ldr	r3, [r3, #0]
 800dc46:	22ff      	movs	r2, #255	@ 0xff
 800dc48:	625a      	str	r2, [r3, #36]	@ 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800dc4a:	68fb      	ldr	r3, [r7, #12]
 800dc4c:	2201      	movs	r2, #1
 800dc4e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	2200      	movs	r2, #0
 800dc56:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_OK;
 800dc5a:	2300      	movs	r3, #0
  }
}
 800dc5c:	4618      	mov	r0, r3
 800dc5e:	371c      	adds	r7, #28
 800dc60:	46bd      	mov	sp, r7
 800dc62:	bd90      	pop	{r4, r7, pc}

0800dc64 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800dc64:	b580      	push	{r7, lr}
 800dc66:	b084      	sub	sp, #16
 800dc68:	af00      	add	r7, sp, #0
 800dc6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	681b      	ldr	r3, [r3, #0]
 800dc70:	68da      	ldr	r2, [r3, #12]
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	681b      	ldr	r3, [r3, #0]
 800dc76:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800dc7a:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800dc7c:	f7f9 fcc4 	bl	8007608 <HAL_GetTick>
 800dc80:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800dc82:	e009      	b.n	800dc98 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800dc84:	f7f9 fcc0 	bl	8007608 <HAL_GetTick>
 800dc88:	4602      	mov	r2, r0
 800dc8a:	68fb      	ldr	r3, [r7, #12]
 800dc8c:	1ad3      	subs	r3, r2, r3
 800dc8e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800dc92:	d901      	bls.n	800dc98 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800dc94:	2303      	movs	r3, #3
 800dc96:	e007      	b.n	800dca8 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	68db      	ldr	r3, [r3, #12]
 800dc9e:	f003 0320 	and.w	r3, r3, #32
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	d0ee      	beq.n	800dc84 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800dca6:	2300      	movs	r3, #0
}
 800dca8:	4618      	mov	r0, r3
 800dcaa:	3710      	adds	r7, #16
 800dcac:	46bd      	mov	sp, r7
 800dcae:	bd80      	pop	{r7, pc}

0800dcb0 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800dcb0:	b580      	push	{r7, lr}
 800dcb2:	b084      	sub	sp, #16
 800dcb4:	af00      	add	r7, sp, #0
 800dcb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	681b      	ldr	r3, [r3, #0]
 800dcbc:	68db      	ldr	r3, [r3, #12]
 800dcbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	d119      	bne.n	800dcfa <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	f04f 32ff 	mov.w	r2, #4294967295
 800dcce:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800dcd0:	f7f9 fc9a 	bl	8007608 <HAL_GetTick>
 800dcd4:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800dcd6:	e009      	b.n	800dcec <RTC_EnterInitMode+0x3c>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800dcd8:	f7f9 fc96 	bl	8007608 <HAL_GetTick>
 800dcdc:	4602      	mov	r2, r0
 800dcde:	68fb      	ldr	r3, [r7, #12]
 800dce0:	1ad3      	subs	r3, r2, r3
 800dce2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800dce6:	d901      	bls.n	800dcec <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 800dce8:	2303      	movs	r3, #3
 800dcea:	e007      	b.n	800dcfc <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	68db      	ldr	r3, [r3, #12]
 800dcf2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d0ee      	beq.n	800dcd8 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 800dcfa:	2300      	movs	r3, #0
}
 800dcfc:	4618      	mov	r0, r3
 800dcfe:	3710      	adds	r7, #16
 800dd00:	46bd      	mov	sp, r7
 800dd02:	bd80      	pop	{r7, pc}

0800dd04 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800dd04:	b480      	push	{r7}
 800dd06:	b085      	sub	sp, #20
 800dd08:	af00      	add	r7, sp, #0
 800dd0a:	4603      	mov	r3, r0
 800dd0c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800dd0e:	2300      	movs	r3, #0
 800dd10:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 800dd12:	79fb      	ldrb	r3, [r7, #7]
 800dd14:	72fb      	strb	r3, [r7, #11]

  while (Param >= 10U)
 800dd16:	e005      	b.n	800dd24 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800dd18:	68fb      	ldr	r3, [r7, #12]
 800dd1a:	3301      	adds	r3, #1
 800dd1c:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 800dd1e:	7afb      	ldrb	r3, [r7, #11]
 800dd20:	3b0a      	subs	r3, #10
 800dd22:	72fb      	strb	r3, [r7, #11]
  while (Param >= 10U)
 800dd24:	7afb      	ldrb	r3, [r7, #11]
 800dd26:	2b09      	cmp	r3, #9
 800dd28:	d8f6      	bhi.n	800dd18 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | Param);
 800dd2a:	68fb      	ldr	r3, [r7, #12]
 800dd2c:	b2db      	uxtb	r3, r3
 800dd2e:	011b      	lsls	r3, r3, #4
 800dd30:	b2da      	uxtb	r2, r3
 800dd32:	7afb      	ldrb	r3, [r7, #11]
 800dd34:	4313      	orrs	r3, r2
 800dd36:	b2db      	uxtb	r3, r3
}
 800dd38:	4618      	mov	r0, r3
 800dd3a:	3714      	adds	r7, #20
 800dd3c:	46bd      	mov	sp, r7
 800dd3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd42:	4770      	bx	lr

0800dd44 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param WakeUpCounter Wake up counter
  * @param WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 800dd44:	b580      	push	{r7, lr}
 800dd46:	b086      	sub	sp, #24
 800dd48:	af00      	add	r7, sp, #0
 800dd4a:	60f8      	str	r0, [r7, #12]
 800dd4c:	60b9      	str	r1, [r7, #8]
 800dd4e:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800dd50:	68fb      	ldr	r3, [r7, #12]
 800dd52:	f893 3020 	ldrb.w	r3, [r3, #32]
 800dd56:	2b01      	cmp	r3, #1
 800dd58:	d101      	bne.n	800dd5e <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 800dd5a:	2302      	movs	r3, #2
 800dd5c:	e0a8      	b.n	800deb0 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
 800dd5e:	68fb      	ldr	r3, [r7, #12]
 800dd60:	2201      	movs	r2, #1
 800dd62:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800dd66:	68fb      	ldr	r3, [r7, #12]
 800dd68:	2202      	movs	r2, #2
 800dd6a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	22ca      	movs	r2, #202	@ 0xca
 800dd74:	625a      	str	r2, [r3, #36]	@ 0x24
 800dd76:	68fb      	ldr	r3, [r7, #12]
 800dd78:	681b      	ldr	r3, [r3, #0]
 800dd7a:	2253      	movs	r2, #83	@ 0x53
 800dd7c:	625a      	str	r2, [r3, #36]	@ 0x24

  /*Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 800dd7e:	68fb      	ldr	r3, [r7, #12]
 800dd80:	681b      	ldr	r3, [r3, #0]
 800dd82:	689b      	ldr	r3, [r3, #8]
 800dd84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d020      	beq.n	800ddce <HAL_RTCEx_SetWakeUpTimer_IT+0x8a>
  {
    tickstart = HAL_GetTick();
 800dd8c:	f7f9 fc3c 	bl	8007608 <HAL_GetTick>
 800dd90:	6178      	str	r0, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 800dd92:	e015      	b.n	800ddc0 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800dd94:	f7f9 fc38 	bl	8007608 <HAL_GetTick>
 800dd98:	4602      	mov	r2, r0
 800dd9a:	697b      	ldr	r3, [r7, #20]
 800dd9c:	1ad3      	subs	r3, r2, r3
 800dd9e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800dda2:	d90d      	bls.n	800ddc0 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800dda4:	68fb      	ldr	r3, [r7, #12]
 800dda6:	681b      	ldr	r3, [r3, #0]
 800dda8:	22ff      	movs	r2, #255	@ 0xff
 800ddaa:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ddac:	68fb      	ldr	r3, [r7, #12]
 800ddae:	2203      	movs	r2, #3
 800ddb0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800ddb4:	68fb      	ldr	r3, [r7, #12]
 800ddb6:	2200      	movs	r2, #0
 800ddb8:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 800ddbc:	2303      	movs	r3, #3
 800ddbe:	e077      	b.n	800deb0 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 800ddc0:	68fb      	ldr	r3, [r7, #12]
 800ddc2:	681b      	ldr	r3, [r3, #0]
 800ddc4:	68db      	ldr	r3, [r3, #12]
 800ddc6:	f003 0304 	and.w	r3, r3, #4
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	d1e2      	bne.n	800dd94 <HAL_RTCEx_SetWakeUpTimer_IT+0x50>
      }
    }
  }
  /* Disable the Wake-Up timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800ddce:	68fb      	ldr	r3, [r7, #12]
 800ddd0:	681b      	ldr	r3, [r3, #0]
 800ddd2:	689a      	ldr	r2, [r3, #8]
 800ddd4:	68fb      	ldr	r3, [r7, #12]
 800ddd6:	681b      	ldr	r3, [r3, #0]
 800ddd8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800dddc:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800ddde:	68fb      	ldr	r3, [r7, #12]
 800dde0:	681b      	ldr	r3, [r3, #0]
 800dde2:	68db      	ldr	r3, [r3, #12]
 800dde4:	b2da      	uxtb	r2, r3
 800dde6:	68fb      	ldr	r3, [r7, #12]
 800dde8:	681b      	ldr	r3, [r3, #0]
 800ddea:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 800ddee:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800ddf0:	f7f9 fc0a 	bl	8007608 <HAL_GetTick>
 800ddf4:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800ddf6:	e015      	b.n	800de24 <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800ddf8:	f7f9 fc06 	bl	8007608 <HAL_GetTick>
 800ddfc:	4602      	mov	r2, r0
 800ddfe:	697b      	ldr	r3, [r7, #20]
 800de00:	1ad3      	subs	r3, r2, r3
 800de02:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800de06:	d90d      	bls.n	800de24 <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800de08:	68fb      	ldr	r3, [r7, #12]
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	22ff      	movs	r2, #255	@ 0xff
 800de0e:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800de10:	68fb      	ldr	r3, [r7, #12]
 800de12:	2203      	movs	r2, #3
 800de14:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	2200      	movs	r2, #0
 800de1c:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 800de20:	2303      	movs	r3, #3
 800de22:	e045      	b.n	800deb0 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800de24:	68fb      	ldr	r3, [r7, #12]
 800de26:	681b      	ldr	r3, [r3, #0]
 800de28:	68db      	ldr	r3, [r3, #12]
 800de2a:	f003 0304 	and.w	r3, r3, #4
 800de2e:	2b00      	cmp	r3, #0
 800de30:	d0e2      	beq.n	800ddf8 <HAL_RTCEx_SetWakeUpTimer_IT+0xb4>
    }
  }

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800de32:	68fb      	ldr	r3, [r7, #12]
 800de34:	681b      	ldr	r3, [r3, #0]
 800de36:	68ba      	ldr	r2, [r7, #8]
 800de38:	615a      	str	r2, [r3, #20]

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800de3a:	68fb      	ldr	r3, [r7, #12]
 800de3c:	681b      	ldr	r3, [r3, #0]
 800de3e:	689a      	ldr	r2, [r3, #8]
 800de40:	68fb      	ldr	r3, [r7, #12]
 800de42:	681b      	ldr	r3, [r3, #0]
 800de44:	f022 0207 	bic.w	r2, r2, #7
 800de48:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800de4a:	68fb      	ldr	r3, [r7, #12]
 800de4c:	681b      	ldr	r3, [r3, #0]
 800de4e:	6899      	ldr	r1, [r3, #8]
 800de50:	68fb      	ldr	r3, [r7, #12]
 800de52:	681b      	ldr	r3, [r3, #0]
 800de54:	687a      	ldr	r2, [r7, #4]
 800de56:	430a      	orrs	r2, r1
 800de58:	609a      	str	r2, [r3, #8]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 800de5a:	4b17      	ldr	r3, [pc, #92]	@ (800deb8 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800de5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800de60:	4a15      	ldr	r2, [pc, #84]	@ (800deb8 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800de62:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800de66:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 800de6a:	4b13      	ldr	r3, [pc, #76]	@ (800deb8 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800de6c:	681b      	ldr	r3, [r3, #0]
 800de6e:	4a12      	ldr	r2, [pc, #72]	@ (800deb8 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800de70:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800de74:	6013      	str	r3, [r2, #0]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 800de76:	68fb      	ldr	r3, [r7, #12]
 800de78:	681b      	ldr	r3, [r3, #0]
 800de7a:	689a      	ldr	r2, [r3, #8]
 800de7c:	68fb      	ldr	r3, [r7, #12]
 800de7e:	681b      	ldr	r3, [r3, #0]
 800de80:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800de84:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800de86:	68fb      	ldr	r3, [r7, #12]
 800de88:	681b      	ldr	r3, [r3, #0]
 800de8a:	689a      	ldr	r2, [r3, #8]
 800de8c:	68fb      	ldr	r3, [r7, #12]
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800de94:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800de96:	68fb      	ldr	r3, [r7, #12]
 800de98:	681b      	ldr	r3, [r3, #0]
 800de9a:	22ff      	movs	r2, #255	@ 0xff
 800de9c:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800de9e:	68fb      	ldr	r3, [r7, #12]
 800dea0:	2201      	movs	r2, #1
 800dea2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800dea6:	68fb      	ldr	r3, [r7, #12]
 800dea8:	2200      	movs	r2, #0
 800deaa:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800deae:	2300      	movs	r3, #0
}
 800deb0:	4618      	mov	r0, r3
 800deb2:	3718      	adds	r7, #24
 800deb4:	46bd      	mov	sp, r7
 800deb6:	bd80      	pop	{r7, pc}
 800deb8:	58000800 	.word	0x58000800

0800debc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800debc:	b580      	push	{r7, lr}
 800debe:	b084      	sub	sp, #16
 800dec0:	af00      	add	r7, sp, #0
 800dec2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	2b00      	cmp	r3, #0
 800dec8:	d101      	bne.n	800dece <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800deca:	2301      	movs	r3, #1
 800decc:	e095      	b.n	800dffa <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ded2:	2b00      	cmp	r3, #0
 800ded4:	d108      	bne.n	800dee8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	685b      	ldr	r3, [r3, #4]
 800deda:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800dede:	d009      	beq.n	800def4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	2200      	movs	r2, #0
 800dee4:	61da      	str	r2, [r3, #28]
 800dee6:	e005      	b.n	800def4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	2200      	movs	r2, #0
 800deec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	2200      	movs	r2, #0
 800def2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	2200      	movs	r2, #0
 800def8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800df00:	b2db      	uxtb	r3, r3
 800df02:	2b00      	cmp	r3, #0
 800df04:	d106      	bne.n	800df14 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800df06:	687b      	ldr	r3, [r7, #4]
 800df08:	2200      	movs	r2, #0
 800df0a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800df0e:	6878      	ldr	r0, [r7, #4]
 800df10:	f7f5 fdb6 	bl	8003a80 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	2202      	movs	r2, #2
 800df18:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	681a      	ldr	r2, [r3, #0]
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	681b      	ldr	r3, [r3, #0]
 800df26:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800df2a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	68db      	ldr	r3, [r3, #12]
 800df30:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800df34:	d902      	bls.n	800df3c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800df36:	2300      	movs	r3, #0
 800df38:	60fb      	str	r3, [r7, #12]
 800df3a:	e002      	b.n	800df42 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800df3c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800df40:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	68db      	ldr	r3, [r3, #12]
 800df46:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800df4a:	d007      	beq.n	800df5c <HAL_SPI_Init+0xa0>
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	68db      	ldr	r3, [r3, #12]
 800df50:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800df54:	d002      	beq.n	800df5c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	2200      	movs	r2, #0
 800df5a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	685b      	ldr	r3, [r3, #4]
 800df60:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	689b      	ldr	r3, [r3, #8]
 800df68:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800df6c:	431a      	orrs	r2, r3
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	691b      	ldr	r3, [r3, #16]
 800df72:	f003 0302 	and.w	r3, r3, #2
 800df76:	431a      	orrs	r2, r3
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	695b      	ldr	r3, [r3, #20]
 800df7c:	f003 0301 	and.w	r3, r3, #1
 800df80:	431a      	orrs	r2, r3
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	699b      	ldr	r3, [r3, #24]
 800df86:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800df8a:	431a      	orrs	r2, r3
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	69db      	ldr	r3, [r3, #28]
 800df90:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800df94:	431a      	orrs	r2, r3
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	6a1b      	ldr	r3, [r3, #32]
 800df9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800df9e:	ea42 0103 	orr.w	r1, r2, r3
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dfa6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	681b      	ldr	r3, [r3, #0]
 800dfae:	430a      	orrs	r2, r1
 800dfb0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	699b      	ldr	r3, [r3, #24]
 800dfb6:	0c1b      	lsrs	r3, r3, #16
 800dfb8:	f003 0204 	and.w	r2, r3, #4
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dfc0:	f003 0310 	and.w	r3, r3, #16
 800dfc4:	431a      	orrs	r2, r3
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dfca:	f003 0308 	and.w	r3, r3, #8
 800dfce:	431a      	orrs	r2, r3
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	68db      	ldr	r3, [r3, #12]
 800dfd4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800dfd8:	ea42 0103 	orr.w	r1, r2, r3
 800dfdc:	68fb      	ldr	r3, [r7, #12]
 800dfde:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	681b      	ldr	r3, [r3, #0]
 800dfe6:	430a      	orrs	r2, r1
 800dfe8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	2200      	movs	r2, #0
 800dfee:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	2201      	movs	r2, #1
 800dff4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800dff8:	2300      	movs	r3, #0
}
 800dffa:	4618      	mov	r0, r3
 800dffc:	3710      	adds	r7, #16
 800dffe:	46bd      	mov	sp, r7
 800e000:	bd80      	pop	{r7, pc}

0800e002 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e002:	b580      	push	{r7, lr}
 800e004:	b088      	sub	sp, #32
 800e006:	af00      	add	r7, sp, #0
 800e008:	60f8      	str	r0, [r7, #12]
 800e00a:	60b9      	str	r1, [r7, #8]
 800e00c:	603b      	str	r3, [r7, #0]
 800e00e:	4613      	mov	r3, r2
 800e010:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e012:	f7f9 faf9 	bl	8007608 <HAL_GetTick>
 800e016:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800e018:	88fb      	ldrh	r3, [r7, #6]
 800e01a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e01c:	68fb      	ldr	r3, [r7, #12]
 800e01e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e022:	b2db      	uxtb	r3, r3
 800e024:	2b01      	cmp	r3, #1
 800e026:	d001      	beq.n	800e02c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800e028:	2302      	movs	r3, #2
 800e02a:	e15c      	b.n	800e2e6 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800e02c:	68bb      	ldr	r3, [r7, #8]
 800e02e:	2b00      	cmp	r3, #0
 800e030:	d002      	beq.n	800e038 <HAL_SPI_Transmit+0x36>
 800e032:	88fb      	ldrh	r3, [r7, #6]
 800e034:	2b00      	cmp	r3, #0
 800e036:	d101      	bne.n	800e03c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800e038:	2301      	movs	r3, #1
 800e03a:	e154      	b.n	800e2e6 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e03c:	68fb      	ldr	r3, [r7, #12]
 800e03e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800e042:	2b01      	cmp	r3, #1
 800e044:	d101      	bne.n	800e04a <HAL_SPI_Transmit+0x48>
 800e046:	2302      	movs	r3, #2
 800e048:	e14d      	b.n	800e2e6 <HAL_SPI_Transmit+0x2e4>
 800e04a:	68fb      	ldr	r3, [r7, #12]
 800e04c:	2201      	movs	r2, #1
 800e04e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800e052:	68fb      	ldr	r3, [r7, #12]
 800e054:	2203      	movs	r2, #3
 800e056:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e05a:	68fb      	ldr	r3, [r7, #12]
 800e05c:	2200      	movs	r2, #0
 800e05e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800e060:	68fb      	ldr	r3, [r7, #12]
 800e062:	68ba      	ldr	r2, [r7, #8]
 800e064:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800e066:	68fb      	ldr	r3, [r7, #12]
 800e068:	88fa      	ldrh	r2, [r7, #6]
 800e06a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800e06c:	68fb      	ldr	r3, [r7, #12]
 800e06e:	88fa      	ldrh	r2, [r7, #6]
 800e070:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800e072:	68fb      	ldr	r3, [r7, #12]
 800e074:	2200      	movs	r2, #0
 800e076:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800e078:	68fb      	ldr	r3, [r7, #12]
 800e07a:	2200      	movs	r2, #0
 800e07c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800e080:	68fb      	ldr	r3, [r7, #12]
 800e082:	2200      	movs	r2, #0
 800e084:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800e088:	68fb      	ldr	r3, [r7, #12]
 800e08a:	2200      	movs	r2, #0
 800e08c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	2200      	movs	r2, #0
 800e092:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e094:	68fb      	ldr	r3, [r7, #12]
 800e096:	689b      	ldr	r3, [r3, #8]
 800e098:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e09c:	d10f      	bne.n	800e0be <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	681a      	ldr	r2, [r3, #0]
 800e0a4:	68fb      	ldr	r3, [r7, #12]
 800e0a6:	681b      	ldr	r3, [r3, #0]
 800e0a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e0ac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800e0ae:	68fb      	ldr	r3, [r7, #12]
 800e0b0:	681b      	ldr	r3, [r3, #0]
 800e0b2:	681a      	ldr	r2, [r3, #0]
 800e0b4:	68fb      	ldr	r3, [r7, #12]
 800e0b6:	681b      	ldr	r3, [r3, #0]
 800e0b8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e0bc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e0be:	68fb      	ldr	r3, [r7, #12]
 800e0c0:	681b      	ldr	r3, [r3, #0]
 800e0c2:	681b      	ldr	r3, [r3, #0]
 800e0c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e0c8:	2b40      	cmp	r3, #64	@ 0x40
 800e0ca:	d007      	beq.n	800e0dc <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e0cc:	68fb      	ldr	r3, [r7, #12]
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	681a      	ldr	r2, [r3, #0]
 800e0d2:	68fb      	ldr	r3, [r7, #12]
 800e0d4:	681b      	ldr	r3, [r3, #0]
 800e0d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e0da:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e0dc:	68fb      	ldr	r3, [r7, #12]
 800e0de:	68db      	ldr	r3, [r3, #12]
 800e0e0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e0e4:	d952      	bls.n	800e18c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e0e6:	68fb      	ldr	r3, [r7, #12]
 800e0e8:	685b      	ldr	r3, [r3, #4]
 800e0ea:	2b00      	cmp	r3, #0
 800e0ec:	d002      	beq.n	800e0f4 <HAL_SPI_Transmit+0xf2>
 800e0ee:	8b7b      	ldrh	r3, [r7, #26]
 800e0f0:	2b01      	cmp	r3, #1
 800e0f2:	d145      	bne.n	800e180 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e0f4:	68fb      	ldr	r3, [r7, #12]
 800e0f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e0f8:	881a      	ldrh	r2, [r3, #0]
 800e0fa:	68fb      	ldr	r3, [r7, #12]
 800e0fc:	681b      	ldr	r3, [r3, #0]
 800e0fe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e100:	68fb      	ldr	r3, [r7, #12]
 800e102:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e104:	1c9a      	adds	r2, r3, #2
 800e106:	68fb      	ldr	r3, [r7, #12]
 800e108:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800e10a:	68fb      	ldr	r3, [r7, #12]
 800e10c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e10e:	b29b      	uxth	r3, r3
 800e110:	3b01      	subs	r3, #1
 800e112:	b29a      	uxth	r2, r3
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800e118:	e032      	b.n	800e180 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e11a:	68fb      	ldr	r3, [r7, #12]
 800e11c:	681b      	ldr	r3, [r3, #0]
 800e11e:	689b      	ldr	r3, [r3, #8]
 800e120:	f003 0302 	and.w	r3, r3, #2
 800e124:	2b02      	cmp	r3, #2
 800e126:	d112      	bne.n	800e14e <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e128:	68fb      	ldr	r3, [r7, #12]
 800e12a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e12c:	881a      	ldrh	r2, [r3, #0]
 800e12e:	68fb      	ldr	r3, [r7, #12]
 800e130:	681b      	ldr	r3, [r3, #0]
 800e132:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e134:	68fb      	ldr	r3, [r7, #12]
 800e136:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e138:	1c9a      	adds	r2, r3, #2
 800e13a:	68fb      	ldr	r3, [r7, #12]
 800e13c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e13e:	68fb      	ldr	r3, [r7, #12]
 800e140:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e142:	b29b      	uxth	r3, r3
 800e144:	3b01      	subs	r3, #1
 800e146:	b29a      	uxth	r2, r3
 800e148:	68fb      	ldr	r3, [r7, #12]
 800e14a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e14c:	e018      	b.n	800e180 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e14e:	f7f9 fa5b 	bl	8007608 <HAL_GetTick>
 800e152:	4602      	mov	r2, r0
 800e154:	69fb      	ldr	r3, [r7, #28]
 800e156:	1ad3      	subs	r3, r2, r3
 800e158:	683a      	ldr	r2, [r7, #0]
 800e15a:	429a      	cmp	r2, r3
 800e15c:	d803      	bhi.n	800e166 <HAL_SPI_Transmit+0x164>
 800e15e:	683b      	ldr	r3, [r7, #0]
 800e160:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e164:	d102      	bne.n	800e16c <HAL_SPI_Transmit+0x16a>
 800e166:	683b      	ldr	r3, [r7, #0]
 800e168:	2b00      	cmp	r3, #0
 800e16a:	d109      	bne.n	800e180 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800e16c:	68fb      	ldr	r3, [r7, #12]
 800e16e:	2201      	movs	r2, #1
 800e170:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800e174:	68fb      	ldr	r3, [r7, #12]
 800e176:	2200      	movs	r2, #0
 800e178:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800e17c:	2303      	movs	r3, #3
 800e17e:	e0b2      	b.n	800e2e6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e184:	b29b      	uxth	r3, r3
 800e186:	2b00      	cmp	r3, #0
 800e188:	d1c7      	bne.n	800e11a <HAL_SPI_Transmit+0x118>
 800e18a:	e083      	b.n	800e294 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	685b      	ldr	r3, [r3, #4]
 800e190:	2b00      	cmp	r3, #0
 800e192:	d002      	beq.n	800e19a <HAL_SPI_Transmit+0x198>
 800e194:	8b7b      	ldrh	r3, [r7, #26]
 800e196:	2b01      	cmp	r3, #1
 800e198:	d177      	bne.n	800e28a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e19e:	b29b      	uxth	r3, r3
 800e1a0:	2b01      	cmp	r3, #1
 800e1a2:	d912      	bls.n	800e1ca <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1a8:	881a      	ldrh	r2, [r3, #0]
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	681b      	ldr	r3, [r3, #0]
 800e1ae:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e1b0:	68fb      	ldr	r3, [r7, #12]
 800e1b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1b4:	1c9a      	adds	r2, r3, #2
 800e1b6:	68fb      	ldr	r3, [r7, #12]
 800e1b8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800e1ba:	68fb      	ldr	r3, [r7, #12]
 800e1bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e1be:	b29b      	uxth	r3, r3
 800e1c0:	3b02      	subs	r3, #2
 800e1c2:	b29a      	uxth	r2, r3
 800e1c4:	68fb      	ldr	r3, [r7, #12]
 800e1c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e1c8:	e05f      	b.n	800e28a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e1ca:	68fb      	ldr	r3, [r7, #12]
 800e1cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e1ce:	68fb      	ldr	r3, [r7, #12]
 800e1d0:	681b      	ldr	r3, [r3, #0]
 800e1d2:	330c      	adds	r3, #12
 800e1d4:	7812      	ldrb	r2, [r2, #0]
 800e1d6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800e1d8:	68fb      	ldr	r3, [r7, #12]
 800e1da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1dc:	1c5a      	adds	r2, r3, #1
 800e1de:	68fb      	ldr	r3, [r7, #12]
 800e1e0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e1e2:	68fb      	ldr	r3, [r7, #12]
 800e1e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e1e6:	b29b      	uxth	r3, r3
 800e1e8:	3b01      	subs	r3, #1
 800e1ea:	b29a      	uxth	r2, r3
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800e1f0:	e04b      	b.n	800e28a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e1f2:	68fb      	ldr	r3, [r7, #12]
 800e1f4:	681b      	ldr	r3, [r3, #0]
 800e1f6:	689b      	ldr	r3, [r3, #8]
 800e1f8:	f003 0302 	and.w	r3, r3, #2
 800e1fc:	2b02      	cmp	r3, #2
 800e1fe:	d12b      	bne.n	800e258 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e204:	b29b      	uxth	r3, r3
 800e206:	2b01      	cmp	r3, #1
 800e208:	d912      	bls.n	800e230 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e20a:	68fb      	ldr	r3, [r7, #12]
 800e20c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e20e:	881a      	ldrh	r2, [r3, #0]
 800e210:	68fb      	ldr	r3, [r7, #12]
 800e212:	681b      	ldr	r3, [r3, #0]
 800e214:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e216:	68fb      	ldr	r3, [r7, #12]
 800e218:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e21a:	1c9a      	adds	r2, r3, #2
 800e21c:	68fb      	ldr	r3, [r7, #12]
 800e21e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800e220:	68fb      	ldr	r3, [r7, #12]
 800e222:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e224:	b29b      	uxth	r3, r3
 800e226:	3b02      	subs	r3, #2
 800e228:	b29a      	uxth	r2, r3
 800e22a:	68fb      	ldr	r3, [r7, #12]
 800e22c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e22e:	e02c      	b.n	800e28a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e230:	68fb      	ldr	r3, [r7, #12]
 800e232:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e234:	68fb      	ldr	r3, [r7, #12]
 800e236:	681b      	ldr	r3, [r3, #0]
 800e238:	330c      	adds	r3, #12
 800e23a:	7812      	ldrb	r2, [r2, #0]
 800e23c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800e23e:	68fb      	ldr	r3, [r7, #12]
 800e240:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e242:	1c5a      	adds	r2, r3, #1
 800e244:	68fb      	ldr	r3, [r7, #12]
 800e246:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800e248:	68fb      	ldr	r3, [r7, #12]
 800e24a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e24c:	b29b      	uxth	r3, r3
 800e24e:	3b01      	subs	r3, #1
 800e250:	b29a      	uxth	r2, r3
 800e252:	68fb      	ldr	r3, [r7, #12]
 800e254:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e256:	e018      	b.n	800e28a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e258:	f7f9 f9d6 	bl	8007608 <HAL_GetTick>
 800e25c:	4602      	mov	r2, r0
 800e25e:	69fb      	ldr	r3, [r7, #28]
 800e260:	1ad3      	subs	r3, r2, r3
 800e262:	683a      	ldr	r2, [r7, #0]
 800e264:	429a      	cmp	r2, r3
 800e266:	d803      	bhi.n	800e270 <HAL_SPI_Transmit+0x26e>
 800e268:	683b      	ldr	r3, [r7, #0]
 800e26a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e26e:	d102      	bne.n	800e276 <HAL_SPI_Transmit+0x274>
 800e270:	683b      	ldr	r3, [r7, #0]
 800e272:	2b00      	cmp	r3, #0
 800e274:	d109      	bne.n	800e28a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800e276:	68fb      	ldr	r3, [r7, #12]
 800e278:	2201      	movs	r2, #1
 800e27a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800e27e:	68fb      	ldr	r3, [r7, #12]
 800e280:	2200      	movs	r2, #0
 800e282:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800e286:	2303      	movs	r3, #3
 800e288:	e02d      	b.n	800e2e6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800e28a:	68fb      	ldr	r3, [r7, #12]
 800e28c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e28e:	b29b      	uxth	r3, r3
 800e290:	2b00      	cmp	r3, #0
 800e292:	d1ae      	bne.n	800e1f2 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e294:	69fa      	ldr	r2, [r7, #28]
 800e296:	6839      	ldr	r1, [r7, #0]
 800e298:	68f8      	ldr	r0, [r7, #12]
 800e29a:	f000 fe09 	bl	800eeb0 <SPI_EndRxTxTransaction>
 800e29e:	4603      	mov	r3, r0
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	d002      	beq.n	800e2aa <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e2a4:	68fb      	ldr	r3, [r7, #12]
 800e2a6:	2220      	movs	r2, #32
 800e2a8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800e2aa:	68fb      	ldr	r3, [r7, #12]
 800e2ac:	689b      	ldr	r3, [r3, #8]
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d10a      	bne.n	800e2c8 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e2b2:	2300      	movs	r3, #0
 800e2b4:	617b      	str	r3, [r7, #20]
 800e2b6:	68fb      	ldr	r3, [r7, #12]
 800e2b8:	681b      	ldr	r3, [r3, #0]
 800e2ba:	68db      	ldr	r3, [r3, #12]
 800e2bc:	617b      	str	r3, [r7, #20]
 800e2be:	68fb      	ldr	r3, [r7, #12]
 800e2c0:	681b      	ldr	r3, [r3, #0]
 800e2c2:	689b      	ldr	r3, [r3, #8]
 800e2c4:	617b      	str	r3, [r7, #20]
 800e2c6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800e2c8:	68fb      	ldr	r3, [r7, #12]
 800e2ca:	2201      	movs	r2, #1
 800e2cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800e2d0:	68fb      	ldr	r3, [r7, #12]
 800e2d2:	2200      	movs	r2, #0
 800e2d4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e2d8:	68fb      	ldr	r3, [r7, #12]
 800e2da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d001      	beq.n	800e2e4 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800e2e0:	2301      	movs	r3, #1
 800e2e2:	e000      	b.n	800e2e6 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800e2e4:	2300      	movs	r3, #0
  }
}
 800e2e6:	4618      	mov	r0, r3
 800e2e8:	3720      	adds	r7, #32
 800e2ea:	46bd      	mov	sp, r7
 800e2ec:	bd80      	pop	{r7, pc}

0800e2ee <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e2ee:	b580      	push	{r7, lr}
 800e2f0:	b088      	sub	sp, #32
 800e2f2:	af02      	add	r7, sp, #8
 800e2f4:	60f8      	str	r0, [r7, #12]
 800e2f6:	60b9      	str	r1, [r7, #8]
 800e2f8:	603b      	str	r3, [r7, #0]
 800e2fa:	4613      	mov	r3, r2
 800e2fc:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800e2fe:	68fb      	ldr	r3, [r7, #12]
 800e300:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e304:	b2db      	uxtb	r3, r3
 800e306:	2b01      	cmp	r3, #1
 800e308:	d001      	beq.n	800e30e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800e30a:	2302      	movs	r3, #2
 800e30c:	e123      	b.n	800e556 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 800e30e:	68bb      	ldr	r3, [r7, #8]
 800e310:	2b00      	cmp	r3, #0
 800e312:	d002      	beq.n	800e31a <HAL_SPI_Receive+0x2c>
 800e314:	88fb      	ldrh	r3, [r7, #6]
 800e316:	2b00      	cmp	r3, #0
 800e318:	d101      	bne.n	800e31e <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800e31a:	2301      	movs	r3, #1
 800e31c:	e11b      	b.n	800e556 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800e31e:	68fb      	ldr	r3, [r7, #12]
 800e320:	685b      	ldr	r3, [r3, #4]
 800e322:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e326:	d112      	bne.n	800e34e <HAL_SPI_Receive+0x60>
 800e328:	68fb      	ldr	r3, [r7, #12]
 800e32a:	689b      	ldr	r3, [r3, #8]
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	d10e      	bne.n	800e34e <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800e330:	68fb      	ldr	r3, [r7, #12]
 800e332:	2204      	movs	r2, #4
 800e334:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800e338:	88fa      	ldrh	r2, [r7, #6]
 800e33a:	683b      	ldr	r3, [r7, #0]
 800e33c:	9300      	str	r3, [sp, #0]
 800e33e:	4613      	mov	r3, r2
 800e340:	68ba      	ldr	r2, [r7, #8]
 800e342:	68b9      	ldr	r1, [r7, #8]
 800e344:	68f8      	ldr	r0, [r7, #12]
 800e346:	f000 f90a 	bl	800e55e <HAL_SPI_TransmitReceive>
 800e34a:	4603      	mov	r3, r0
 800e34c:	e103      	b.n	800e556 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e34e:	f7f9 f95b 	bl	8007608 <HAL_GetTick>
 800e352:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e354:	68fb      	ldr	r3, [r7, #12]
 800e356:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800e35a:	2b01      	cmp	r3, #1
 800e35c:	d101      	bne.n	800e362 <HAL_SPI_Receive+0x74>
 800e35e:	2302      	movs	r3, #2
 800e360:	e0f9      	b.n	800e556 <HAL_SPI_Receive+0x268>
 800e362:	68fb      	ldr	r3, [r7, #12]
 800e364:	2201      	movs	r2, #1
 800e366:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800e36a:	68fb      	ldr	r3, [r7, #12]
 800e36c:	2204      	movs	r2, #4
 800e36e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e372:	68fb      	ldr	r3, [r7, #12]
 800e374:	2200      	movs	r2, #0
 800e376:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800e378:	68fb      	ldr	r3, [r7, #12]
 800e37a:	68ba      	ldr	r2, [r7, #8]
 800e37c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800e37e:	68fb      	ldr	r3, [r7, #12]
 800e380:	88fa      	ldrh	r2, [r7, #6]
 800e382:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800e386:	68fb      	ldr	r3, [r7, #12]
 800e388:	88fa      	ldrh	r2, [r7, #6]
 800e38a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800e38e:	68fb      	ldr	r3, [r7, #12]
 800e390:	2200      	movs	r2, #0
 800e392:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800e394:	68fb      	ldr	r3, [r7, #12]
 800e396:	2200      	movs	r2, #0
 800e398:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800e39a:	68fb      	ldr	r3, [r7, #12]
 800e39c:	2200      	movs	r2, #0
 800e39e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800e3a0:	68fb      	ldr	r3, [r7, #12]
 800e3a2:	2200      	movs	r2, #0
 800e3a4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800e3a6:	68fb      	ldr	r3, [r7, #12]
 800e3a8:	2200      	movs	r2, #0
 800e3aa:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e3ac:	68fb      	ldr	r3, [r7, #12]
 800e3ae:	68db      	ldr	r3, [r3, #12]
 800e3b0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e3b4:	d908      	bls.n	800e3c8 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e3b6:	68fb      	ldr	r3, [r7, #12]
 800e3b8:	681b      	ldr	r3, [r3, #0]
 800e3ba:	685a      	ldr	r2, [r3, #4]
 800e3bc:	68fb      	ldr	r3, [r7, #12]
 800e3be:	681b      	ldr	r3, [r3, #0]
 800e3c0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800e3c4:	605a      	str	r2, [r3, #4]
 800e3c6:	e007      	b.n	800e3d8 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e3c8:	68fb      	ldr	r3, [r7, #12]
 800e3ca:	681b      	ldr	r3, [r3, #0]
 800e3cc:	685a      	ldr	r2, [r3, #4]
 800e3ce:	68fb      	ldr	r3, [r7, #12]
 800e3d0:	681b      	ldr	r3, [r3, #0]
 800e3d2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800e3d6:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e3d8:	68fb      	ldr	r3, [r7, #12]
 800e3da:	689b      	ldr	r3, [r3, #8]
 800e3dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e3e0:	d10f      	bne.n	800e402 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800e3e2:	68fb      	ldr	r3, [r7, #12]
 800e3e4:	681b      	ldr	r3, [r3, #0]
 800e3e6:	681a      	ldr	r2, [r3, #0]
 800e3e8:	68fb      	ldr	r3, [r7, #12]
 800e3ea:	681b      	ldr	r3, [r3, #0]
 800e3ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e3f0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800e3f2:	68fb      	ldr	r3, [r7, #12]
 800e3f4:	681b      	ldr	r3, [r3, #0]
 800e3f6:	681a      	ldr	r2, [r3, #0]
 800e3f8:	68fb      	ldr	r3, [r7, #12]
 800e3fa:	681b      	ldr	r3, [r3, #0]
 800e3fc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800e400:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e402:	68fb      	ldr	r3, [r7, #12]
 800e404:	681b      	ldr	r3, [r3, #0]
 800e406:	681b      	ldr	r3, [r3, #0]
 800e408:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e40c:	2b40      	cmp	r3, #64	@ 0x40
 800e40e:	d007      	beq.n	800e420 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e410:	68fb      	ldr	r3, [r7, #12]
 800e412:	681b      	ldr	r3, [r3, #0]
 800e414:	681a      	ldr	r2, [r3, #0]
 800e416:	68fb      	ldr	r3, [r7, #12]
 800e418:	681b      	ldr	r3, [r3, #0]
 800e41a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e41e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800e420:	68fb      	ldr	r3, [r7, #12]
 800e422:	68db      	ldr	r3, [r3, #12]
 800e424:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e428:	d875      	bhi.n	800e516 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800e42a:	e037      	b.n	800e49c <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800e42c:	68fb      	ldr	r3, [r7, #12]
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	689b      	ldr	r3, [r3, #8]
 800e432:	f003 0301 	and.w	r3, r3, #1
 800e436:	2b01      	cmp	r3, #1
 800e438:	d117      	bne.n	800e46a <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800e43a:	68fb      	ldr	r3, [r7, #12]
 800e43c:	681b      	ldr	r3, [r3, #0]
 800e43e:	f103 020c 	add.w	r2, r3, #12
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e446:	7812      	ldrb	r2, [r2, #0]
 800e448:	b2d2      	uxtb	r2, r2
 800e44a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800e44c:	68fb      	ldr	r3, [r7, #12]
 800e44e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e450:	1c5a      	adds	r2, r3, #1
 800e452:	68fb      	ldr	r3, [r7, #12]
 800e454:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800e456:	68fb      	ldr	r3, [r7, #12]
 800e458:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e45c:	b29b      	uxth	r3, r3
 800e45e:	3b01      	subs	r3, #1
 800e460:	b29a      	uxth	r2, r3
 800e462:	68fb      	ldr	r3, [r7, #12]
 800e464:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800e468:	e018      	b.n	800e49c <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e46a:	f7f9 f8cd 	bl	8007608 <HAL_GetTick>
 800e46e:	4602      	mov	r2, r0
 800e470:	697b      	ldr	r3, [r7, #20]
 800e472:	1ad3      	subs	r3, r2, r3
 800e474:	683a      	ldr	r2, [r7, #0]
 800e476:	429a      	cmp	r2, r3
 800e478:	d803      	bhi.n	800e482 <HAL_SPI_Receive+0x194>
 800e47a:	683b      	ldr	r3, [r7, #0]
 800e47c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e480:	d102      	bne.n	800e488 <HAL_SPI_Receive+0x19a>
 800e482:	683b      	ldr	r3, [r7, #0]
 800e484:	2b00      	cmp	r3, #0
 800e486:	d109      	bne.n	800e49c <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800e488:	68fb      	ldr	r3, [r7, #12]
 800e48a:	2201      	movs	r2, #1
 800e48c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800e490:	68fb      	ldr	r3, [r7, #12]
 800e492:	2200      	movs	r2, #0
 800e494:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800e498:	2303      	movs	r3, #3
 800e49a:	e05c      	b.n	800e556 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800e49c:	68fb      	ldr	r3, [r7, #12]
 800e49e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e4a2:	b29b      	uxth	r3, r3
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	d1c1      	bne.n	800e42c <HAL_SPI_Receive+0x13e>
 800e4a8:	e03b      	b.n	800e522 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800e4aa:	68fb      	ldr	r3, [r7, #12]
 800e4ac:	681b      	ldr	r3, [r3, #0]
 800e4ae:	689b      	ldr	r3, [r3, #8]
 800e4b0:	f003 0301 	and.w	r3, r3, #1
 800e4b4:	2b01      	cmp	r3, #1
 800e4b6:	d115      	bne.n	800e4e4 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e4b8:	68fb      	ldr	r3, [r7, #12]
 800e4ba:	681b      	ldr	r3, [r3, #0]
 800e4bc:	68da      	ldr	r2, [r3, #12]
 800e4be:	68fb      	ldr	r3, [r7, #12]
 800e4c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e4c2:	b292      	uxth	r2, r2
 800e4c4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e4c6:	68fb      	ldr	r3, [r7, #12]
 800e4c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e4ca:	1c9a      	adds	r2, r3, #2
 800e4cc:	68fb      	ldr	r3, [r7, #12]
 800e4ce:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800e4d0:	68fb      	ldr	r3, [r7, #12]
 800e4d2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e4d6:	b29b      	uxth	r3, r3
 800e4d8:	3b01      	subs	r3, #1
 800e4da:	b29a      	uxth	r2, r3
 800e4dc:	68fb      	ldr	r3, [r7, #12]
 800e4de:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800e4e2:	e018      	b.n	800e516 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e4e4:	f7f9 f890 	bl	8007608 <HAL_GetTick>
 800e4e8:	4602      	mov	r2, r0
 800e4ea:	697b      	ldr	r3, [r7, #20]
 800e4ec:	1ad3      	subs	r3, r2, r3
 800e4ee:	683a      	ldr	r2, [r7, #0]
 800e4f0:	429a      	cmp	r2, r3
 800e4f2:	d803      	bhi.n	800e4fc <HAL_SPI_Receive+0x20e>
 800e4f4:	683b      	ldr	r3, [r7, #0]
 800e4f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e4fa:	d102      	bne.n	800e502 <HAL_SPI_Receive+0x214>
 800e4fc:	683b      	ldr	r3, [r7, #0]
 800e4fe:	2b00      	cmp	r3, #0
 800e500:	d109      	bne.n	800e516 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800e502:	68fb      	ldr	r3, [r7, #12]
 800e504:	2201      	movs	r2, #1
 800e506:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800e50a:	68fb      	ldr	r3, [r7, #12]
 800e50c:	2200      	movs	r2, #0
 800e50e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800e512:	2303      	movs	r3, #3
 800e514:	e01f      	b.n	800e556 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800e516:	68fb      	ldr	r3, [r7, #12]
 800e518:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e51c:	b29b      	uxth	r3, r3
 800e51e:	2b00      	cmp	r3, #0
 800e520:	d1c3      	bne.n	800e4aa <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e522:	697a      	ldr	r2, [r7, #20]
 800e524:	6839      	ldr	r1, [r7, #0]
 800e526:	68f8      	ldr	r0, [r7, #12]
 800e528:	f000 fc6a 	bl	800ee00 <SPI_EndRxTransaction>
 800e52c:	4603      	mov	r3, r0
 800e52e:	2b00      	cmp	r3, #0
 800e530:	d002      	beq.n	800e538 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e532:	68fb      	ldr	r3, [r7, #12]
 800e534:	2220      	movs	r2, #32
 800e536:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800e538:	68fb      	ldr	r3, [r7, #12]
 800e53a:	2201      	movs	r2, #1
 800e53c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800e540:	68fb      	ldr	r3, [r7, #12]
 800e542:	2200      	movs	r2, #0
 800e544:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e548:	68fb      	ldr	r3, [r7, #12]
 800e54a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e54c:	2b00      	cmp	r3, #0
 800e54e:	d001      	beq.n	800e554 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 800e550:	2301      	movs	r3, #1
 800e552:	e000      	b.n	800e556 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 800e554:	2300      	movs	r3, #0
  }
}
 800e556:	4618      	mov	r0, r3
 800e558:	3718      	adds	r7, #24
 800e55a:	46bd      	mov	sp, r7
 800e55c:	bd80      	pop	{r7, pc}

0800e55e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800e55e:	b580      	push	{r7, lr}
 800e560:	b08a      	sub	sp, #40	@ 0x28
 800e562:	af00      	add	r7, sp, #0
 800e564:	60f8      	str	r0, [r7, #12]
 800e566:	60b9      	str	r1, [r7, #8]
 800e568:	607a      	str	r2, [r7, #4]
 800e56a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800e56c:	2301      	movs	r3, #1
 800e56e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e570:	f7f9 f84a 	bl	8007608 <HAL_GetTick>
 800e574:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800e576:	68fb      	ldr	r3, [r7, #12]
 800e578:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e57c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800e57e:	68fb      	ldr	r3, [r7, #12]
 800e580:	685b      	ldr	r3, [r3, #4]
 800e582:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800e584:	887b      	ldrh	r3, [r7, #2]
 800e586:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800e588:	887b      	ldrh	r3, [r7, #2]
 800e58a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800e58c:	7ffb      	ldrb	r3, [r7, #31]
 800e58e:	2b01      	cmp	r3, #1
 800e590:	d00c      	beq.n	800e5ac <HAL_SPI_TransmitReceive+0x4e>
 800e592:	69bb      	ldr	r3, [r7, #24]
 800e594:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e598:	d106      	bne.n	800e5a8 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800e59a:	68fb      	ldr	r3, [r7, #12]
 800e59c:	689b      	ldr	r3, [r3, #8]
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	d102      	bne.n	800e5a8 <HAL_SPI_TransmitReceive+0x4a>
 800e5a2:	7ffb      	ldrb	r3, [r7, #31]
 800e5a4:	2b04      	cmp	r3, #4
 800e5a6:	d001      	beq.n	800e5ac <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800e5a8:	2302      	movs	r3, #2
 800e5aa:	e1f3      	b.n	800e994 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800e5ac:	68bb      	ldr	r3, [r7, #8]
 800e5ae:	2b00      	cmp	r3, #0
 800e5b0:	d005      	beq.n	800e5be <HAL_SPI_TransmitReceive+0x60>
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	d002      	beq.n	800e5be <HAL_SPI_TransmitReceive+0x60>
 800e5b8:	887b      	ldrh	r3, [r7, #2]
 800e5ba:	2b00      	cmp	r3, #0
 800e5bc:	d101      	bne.n	800e5c2 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800e5be:	2301      	movs	r3, #1
 800e5c0:	e1e8      	b.n	800e994 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e5c2:	68fb      	ldr	r3, [r7, #12]
 800e5c4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800e5c8:	2b01      	cmp	r3, #1
 800e5ca:	d101      	bne.n	800e5d0 <HAL_SPI_TransmitReceive+0x72>
 800e5cc:	2302      	movs	r3, #2
 800e5ce:	e1e1      	b.n	800e994 <HAL_SPI_TransmitReceive+0x436>
 800e5d0:	68fb      	ldr	r3, [r7, #12]
 800e5d2:	2201      	movs	r2, #1
 800e5d4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e5d8:	68fb      	ldr	r3, [r7, #12]
 800e5da:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e5de:	b2db      	uxtb	r3, r3
 800e5e0:	2b04      	cmp	r3, #4
 800e5e2:	d003      	beq.n	800e5ec <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800e5e4:	68fb      	ldr	r3, [r7, #12]
 800e5e6:	2205      	movs	r2, #5
 800e5e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e5ec:	68fb      	ldr	r3, [r7, #12]
 800e5ee:	2200      	movs	r2, #0
 800e5f0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800e5f2:	68fb      	ldr	r3, [r7, #12]
 800e5f4:	687a      	ldr	r2, [r7, #4]
 800e5f6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800e5f8:	68fb      	ldr	r3, [r7, #12]
 800e5fa:	887a      	ldrh	r2, [r7, #2]
 800e5fc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800e600:	68fb      	ldr	r3, [r7, #12]
 800e602:	887a      	ldrh	r2, [r7, #2]
 800e604:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800e608:	68fb      	ldr	r3, [r7, #12]
 800e60a:	68ba      	ldr	r2, [r7, #8]
 800e60c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800e60e:	68fb      	ldr	r3, [r7, #12]
 800e610:	887a      	ldrh	r2, [r7, #2]
 800e612:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800e614:	68fb      	ldr	r3, [r7, #12]
 800e616:	887a      	ldrh	r2, [r7, #2]
 800e618:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800e61a:	68fb      	ldr	r3, [r7, #12]
 800e61c:	2200      	movs	r2, #0
 800e61e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800e620:	68fb      	ldr	r3, [r7, #12]
 800e622:	2200      	movs	r2, #0
 800e624:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800e626:	68fb      	ldr	r3, [r7, #12]
 800e628:	68db      	ldr	r3, [r3, #12]
 800e62a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e62e:	d802      	bhi.n	800e636 <HAL_SPI_TransmitReceive+0xd8>
 800e630:	8abb      	ldrh	r3, [r7, #20]
 800e632:	2b01      	cmp	r3, #1
 800e634:	d908      	bls.n	800e648 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e636:	68fb      	ldr	r3, [r7, #12]
 800e638:	681b      	ldr	r3, [r3, #0]
 800e63a:	685a      	ldr	r2, [r3, #4]
 800e63c:	68fb      	ldr	r3, [r7, #12]
 800e63e:	681b      	ldr	r3, [r3, #0]
 800e640:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800e644:	605a      	str	r2, [r3, #4]
 800e646:	e007      	b.n	800e658 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e648:	68fb      	ldr	r3, [r7, #12]
 800e64a:	681b      	ldr	r3, [r3, #0]
 800e64c:	685a      	ldr	r2, [r3, #4]
 800e64e:	68fb      	ldr	r3, [r7, #12]
 800e650:	681b      	ldr	r3, [r3, #0]
 800e652:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800e656:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e658:	68fb      	ldr	r3, [r7, #12]
 800e65a:	681b      	ldr	r3, [r3, #0]
 800e65c:	681b      	ldr	r3, [r3, #0]
 800e65e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e662:	2b40      	cmp	r3, #64	@ 0x40
 800e664:	d007      	beq.n	800e676 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e666:	68fb      	ldr	r3, [r7, #12]
 800e668:	681b      	ldr	r3, [r3, #0]
 800e66a:	681a      	ldr	r2, [r3, #0]
 800e66c:	68fb      	ldr	r3, [r7, #12]
 800e66e:	681b      	ldr	r3, [r3, #0]
 800e670:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e674:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e676:	68fb      	ldr	r3, [r7, #12]
 800e678:	68db      	ldr	r3, [r3, #12]
 800e67a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e67e:	f240 8083 	bls.w	800e788 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e682:	68fb      	ldr	r3, [r7, #12]
 800e684:	685b      	ldr	r3, [r3, #4]
 800e686:	2b00      	cmp	r3, #0
 800e688:	d002      	beq.n	800e690 <HAL_SPI_TransmitReceive+0x132>
 800e68a:	8afb      	ldrh	r3, [r7, #22]
 800e68c:	2b01      	cmp	r3, #1
 800e68e:	d16f      	bne.n	800e770 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e690:	68fb      	ldr	r3, [r7, #12]
 800e692:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e694:	881a      	ldrh	r2, [r3, #0]
 800e696:	68fb      	ldr	r3, [r7, #12]
 800e698:	681b      	ldr	r3, [r3, #0]
 800e69a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e69c:	68fb      	ldr	r3, [r7, #12]
 800e69e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e6a0:	1c9a      	adds	r2, r3, #2
 800e6a2:	68fb      	ldr	r3, [r7, #12]
 800e6a4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800e6a6:	68fb      	ldr	r3, [r7, #12]
 800e6a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e6aa:	b29b      	uxth	r3, r3
 800e6ac:	3b01      	subs	r3, #1
 800e6ae:	b29a      	uxth	r2, r3
 800e6b0:	68fb      	ldr	r3, [r7, #12]
 800e6b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e6b4:	e05c      	b.n	800e770 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e6b6:	68fb      	ldr	r3, [r7, #12]
 800e6b8:	681b      	ldr	r3, [r3, #0]
 800e6ba:	689b      	ldr	r3, [r3, #8]
 800e6bc:	f003 0302 	and.w	r3, r3, #2
 800e6c0:	2b02      	cmp	r3, #2
 800e6c2:	d11b      	bne.n	800e6fc <HAL_SPI_TransmitReceive+0x19e>
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e6c8:	b29b      	uxth	r3, r3
 800e6ca:	2b00      	cmp	r3, #0
 800e6cc:	d016      	beq.n	800e6fc <HAL_SPI_TransmitReceive+0x19e>
 800e6ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6d0:	2b01      	cmp	r3, #1
 800e6d2:	d113      	bne.n	800e6fc <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e6d4:	68fb      	ldr	r3, [r7, #12]
 800e6d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e6d8:	881a      	ldrh	r2, [r3, #0]
 800e6da:	68fb      	ldr	r3, [r7, #12]
 800e6dc:	681b      	ldr	r3, [r3, #0]
 800e6de:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e6e0:	68fb      	ldr	r3, [r7, #12]
 800e6e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e6e4:	1c9a      	adds	r2, r3, #2
 800e6e6:	68fb      	ldr	r3, [r7, #12]
 800e6e8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e6ea:	68fb      	ldr	r3, [r7, #12]
 800e6ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e6ee:	b29b      	uxth	r3, r3
 800e6f0:	3b01      	subs	r3, #1
 800e6f2:	b29a      	uxth	r2, r3
 800e6f4:	68fb      	ldr	r3, [r7, #12]
 800e6f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e6f8:	2300      	movs	r3, #0
 800e6fa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e6fc:	68fb      	ldr	r3, [r7, #12]
 800e6fe:	681b      	ldr	r3, [r3, #0]
 800e700:	689b      	ldr	r3, [r3, #8]
 800e702:	f003 0301 	and.w	r3, r3, #1
 800e706:	2b01      	cmp	r3, #1
 800e708:	d11c      	bne.n	800e744 <HAL_SPI_TransmitReceive+0x1e6>
 800e70a:	68fb      	ldr	r3, [r7, #12]
 800e70c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e710:	b29b      	uxth	r3, r3
 800e712:	2b00      	cmp	r3, #0
 800e714:	d016      	beq.n	800e744 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e716:	68fb      	ldr	r3, [r7, #12]
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	68da      	ldr	r2, [r3, #12]
 800e71c:	68fb      	ldr	r3, [r7, #12]
 800e71e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e720:	b292      	uxth	r2, r2
 800e722:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e724:	68fb      	ldr	r3, [r7, #12]
 800e726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e728:	1c9a      	adds	r2, r3, #2
 800e72a:	68fb      	ldr	r3, [r7, #12]
 800e72c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800e72e:	68fb      	ldr	r3, [r7, #12]
 800e730:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e734:	b29b      	uxth	r3, r3
 800e736:	3b01      	subs	r3, #1
 800e738:	b29a      	uxth	r2, r3
 800e73a:	68fb      	ldr	r3, [r7, #12]
 800e73c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e740:	2301      	movs	r3, #1
 800e742:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800e744:	f7f8 ff60 	bl	8007608 <HAL_GetTick>
 800e748:	4602      	mov	r2, r0
 800e74a:	6a3b      	ldr	r3, [r7, #32]
 800e74c:	1ad3      	subs	r3, r2, r3
 800e74e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e750:	429a      	cmp	r2, r3
 800e752:	d80d      	bhi.n	800e770 <HAL_SPI_TransmitReceive+0x212>
 800e754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e756:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e75a:	d009      	beq.n	800e770 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800e75c:	68fb      	ldr	r3, [r7, #12]
 800e75e:	2201      	movs	r2, #1
 800e760:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800e764:	68fb      	ldr	r3, [r7, #12]
 800e766:	2200      	movs	r2, #0
 800e768:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800e76c:	2303      	movs	r3, #3
 800e76e:	e111      	b.n	800e994 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e770:	68fb      	ldr	r3, [r7, #12]
 800e772:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e774:	b29b      	uxth	r3, r3
 800e776:	2b00      	cmp	r3, #0
 800e778:	d19d      	bne.n	800e6b6 <HAL_SPI_TransmitReceive+0x158>
 800e77a:	68fb      	ldr	r3, [r7, #12]
 800e77c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e780:	b29b      	uxth	r3, r3
 800e782:	2b00      	cmp	r3, #0
 800e784:	d197      	bne.n	800e6b6 <HAL_SPI_TransmitReceive+0x158>
 800e786:	e0e5      	b.n	800e954 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e788:	68fb      	ldr	r3, [r7, #12]
 800e78a:	685b      	ldr	r3, [r3, #4]
 800e78c:	2b00      	cmp	r3, #0
 800e78e:	d003      	beq.n	800e798 <HAL_SPI_TransmitReceive+0x23a>
 800e790:	8afb      	ldrh	r3, [r7, #22]
 800e792:	2b01      	cmp	r3, #1
 800e794:	f040 80d1 	bne.w	800e93a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800e798:	68fb      	ldr	r3, [r7, #12]
 800e79a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e79c:	b29b      	uxth	r3, r3
 800e79e:	2b01      	cmp	r3, #1
 800e7a0:	d912      	bls.n	800e7c8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e7a2:	68fb      	ldr	r3, [r7, #12]
 800e7a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e7a6:	881a      	ldrh	r2, [r3, #0]
 800e7a8:	68fb      	ldr	r3, [r7, #12]
 800e7aa:	681b      	ldr	r3, [r3, #0]
 800e7ac:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e7ae:	68fb      	ldr	r3, [r7, #12]
 800e7b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e7b2:	1c9a      	adds	r2, r3, #2
 800e7b4:	68fb      	ldr	r3, [r7, #12]
 800e7b6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800e7b8:	68fb      	ldr	r3, [r7, #12]
 800e7ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e7bc:	b29b      	uxth	r3, r3
 800e7be:	3b02      	subs	r3, #2
 800e7c0:	b29a      	uxth	r2, r3
 800e7c2:	68fb      	ldr	r3, [r7, #12]
 800e7c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e7c6:	e0b8      	b.n	800e93a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800e7c8:	68fb      	ldr	r3, [r7, #12]
 800e7ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e7cc:	68fb      	ldr	r3, [r7, #12]
 800e7ce:	681b      	ldr	r3, [r3, #0]
 800e7d0:	330c      	adds	r3, #12
 800e7d2:	7812      	ldrb	r2, [r2, #0]
 800e7d4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e7da:	1c5a      	adds	r2, r3, #1
 800e7dc:	68fb      	ldr	r3, [r7, #12]
 800e7de:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e7e0:	68fb      	ldr	r3, [r7, #12]
 800e7e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e7e4:	b29b      	uxth	r3, r3
 800e7e6:	3b01      	subs	r3, #1
 800e7e8:	b29a      	uxth	r2, r3
 800e7ea:	68fb      	ldr	r3, [r7, #12]
 800e7ec:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e7ee:	e0a4      	b.n	800e93a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e7f0:	68fb      	ldr	r3, [r7, #12]
 800e7f2:	681b      	ldr	r3, [r3, #0]
 800e7f4:	689b      	ldr	r3, [r3, #8]
 800e7f6:	f003 0302 	and.w	r3, r3, #2
 800e7fa:	2b02      	cmp	r3, #2
 800e7fc:	d134      	bne.n	800e868 <HAL_SPI_TransmitReceive+0x30a>
 800e7fe:	68fb      	ldr	r3, [r7, #12]
 800e800:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e802:	b29b      	uxth	r3, r3
 800e804:	2b00      	cmp	r3, #0
 800e806:	d02f      	beq.n	800e868 <HAL_SPI_TransmitReceive+0x30a>
 800e808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e80a:	2b01      	cmp	r3, #1
 800e80c:	d12c      	bne.n	800e868 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800e80e:	68fb      	ldr	r3, [r7, #12]
 800e810:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e812:	b29b      	uxth	r3, r3
 800e814:	2b01      	cmp	r3, #1
 800e816:	d912      	bls.n	800e83e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e818:	68fb      	ldr	r3, [r7, #12]
 800e81a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e81c:	881a      	ldrh	r2, [r3, #0]
 800e81e:	68fb      	ldr	r3, [r7, #12]
 800e820:	681b      	ldr	r3, [r3, #0]
 800e822:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e824:	68fb      	ldr	r3, [r7, #12]
 800e826:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e828:	1c9a      	adds	r2, r3, #2
 800e82a:	68fb      	ldr	r3, [r7, #12]
 800e82c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800e82e:	68fb      	ldr	r3, [r7, #12]
 800e830:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e832:	b29b      	uxth	r3, r3
 800e834:	3b02      	subs	r3, #2
 800e836:	b29a      	uxth	r2, r3
 800e838:	68fb      	ldr	r3, [r7, #12]
 800e83a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e83c:	e012      	b.n	800e864 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800e83e:	68fb      	ldr	r3, [r7, #12]
 800e840:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e842:	68fb      	ldr	r3, [r7, #12]
 800e844:	681b      	ldr	r3, [r3, #0]
 800e846:	330c      	adds	r3, #12
 800e848:	7812      	ldrb	r2, [r2, #0]
 800e84a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800e84c:	68fb      	ldr	r3, [r7, #12]
 800e84e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e850:	1c5a      	adds	r2, r3, #1
 800e852:	68fb      	ldr	r3, [r7, #12]
 800e854:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800e856:	68fb      	ldr	r3, [r7, #12]
 800e858:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e85a:	b29b      	uxth	r3, r3
 800e85c:	3b01      	subs	r3, #1
 800e85e:	b29a      	uxth	r2, r3
 800e860:	68fb      	ldr	r3, [r7, #12]
 800e862:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e864:	2300      	movs	r3, #0
 800e866:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e868:	68fb      	ldr	r3, [r7, #12]
 800e86a:	681b      	ldr	r3, [r3, #0]
 800e86c:	689b      	ldr	r3, [r3, #8]
 800e86e:	f003 0301 	and.w	r3, r3, #1
 800e872:	2b01      	cmp	r3, #1
 800e874:	d148      	bne.n	800e908 <HAL_SPI_TransmitReceive+0x3aa>
 800e876:	68fb      	ldr	r3, [r7, #12]
 800e878:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e87c:	b29b      	uxth	r3, r3
 800e87e:	2b00      	cmp	r3, #0
 800e880:	d042      	beq.n	800e908 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800e882:	68fb      	ldr	r3, [r7, #12]
 800e884:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e888:	b29b      	uxth	r3, r3
 800e88a:	2b01      	cmp	r3, #1
 800e88c:	d923      	bls.n	800e8d6 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e88e:	68fb      	ldr	r3, [r7, #12]
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	68da      	ldr	r2, [r3, #12]
 800e894:	68fb      	ldr	r3, [r7, #12]
 800e896:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e898:	b292      	uxth	r2, r2
 800e89a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e89c:	68fb      	ldr	r3, [r7, #12]
 800e89e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e8a0:	1c9a      	adds	r2, r3, #2
 800e8a2:	68fb      	ldr	r3, [r7, #12]
 800e8a4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800e8a6:	68fb      	ldr	r3, [r7, #12]
 800e8a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e8ac:	b29b      	uxth	r3, r3
 800e8ae:	3b02      	subs	r3, #2
 800e8b0:	b29a      	uxth	r2, r3
 800e8b2:	68fb      	ldr	r3, [r7, #12]
 800e8b4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800e8b8:	68fb      	ldr	r3, [r7, #12]
 800e8ba:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e8be:	b29b      	uxth	r3, r3
 800e8c0:	2b01      	cmp	r3, #1
 800e8c2:	d81f      	bhi.n	800e904 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	681b      	ldr	r3, [r3, #0]
 800e8c8:	685a      	ldr	r2, [r3, #4]
 800e8ca:	68fb      	ldr	r3, [r7, #12]
 800e8cc:	681b      	ldr	r3, [r3, #0]
 800e8ce:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800e8d2:	605a      	str	r2, [r3, #4]
 800e8d4:	e016      	b.n	800e904 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800e8d6:	68fb      	ldr	r3, [r7, #12]
 800e8d8:	681b      	ldr	r3, [r3, #0]
 800e8da:	f103 020c 	add.w	r2, r3, #12
 800e8de:	68fb      	ldr	r3, [r7, #12]
 800e8e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e8e2:	7812      	ldrb	r2, [r2, #0]
 800e8e4:	b2d2      	uxtb	r2, r2
 800e8e6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800e8e8:	68fb      	ldr	r3, [r7, #12]
 800e8ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e8ec:	1c5a      	adds	r2, r3, #1
 800e8ee:	68fb      	ldr	r3, [r7, #12]
 800e8f0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800e8f2:	68fb      	ldr	r3, [r7, #12]
 800e8f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e8f8:	b29b      	uxth	r3, r3
 800e8fa:	3b01      	subs	r3, #1
 800e8fc:	b29a      	uxth	r2, r3
 800e8fe:	68fb      	ldr	r3, [r7, #12]
 800e900:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e904:	2301      	movs	r3, #1
 800e906:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800e908:	f7f8 fe7e 	bl	8007608 <HAL_GetTick>
 800e90c:	4602      	mov	r2, r0
 800e90e:	6a3b      	ldr	r3, [r7, #32]
 800e910:	1ad3      	subs	r3, r2, r3
 800e912:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e914:	429a      	cmp	r2, r3
 800e916:	d803      	bhi.n	800e920 <HAL_SPI_TransmitReceive+0x3c2>
 800e918:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e91a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e91e:	d102      	bne.n	800e926 <HAL_SPI_TransmitReceive+0x3c8>
 800e920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e922:	2b00      	cmp	r3, #0
 800e924:	d109      	bne.n	800e93a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800e926:	68fb      	ldr	r3, [r7, #12]
 800e928:	2201      	movs	r2, #1
 800e92a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800e92e:	68fb      	ldr	r3, [r7, #12]
 800e930:	2200      	movs	r2, #0
 800e932:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800e936:	2303      	movs	r3, #3
 800e938:	e02c      	b.n	800e994 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e93a:	68fb      	ldr	r3, [r7, #12]
 800e93c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e93e:	b29b      	uxth	r3, r3
 800e940:	2b00      	cmp	r3, #0
 800e942:	f47f af55 	bne.w	800e7f0 <HAL_SPI_TransmitReceive+0x292>
 800e946:	68fb      	ldr	r3, [r7, #12]
 800e948:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e94c:	b29b      	uxth	r3, r3
 800e94e:	2b00      	cmp	r3, #0
 800e950:	f47f af4e 	bne.w	800e7f0 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e954:	6a3a      	ldr	r2, [r7, #32]
 800e956:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e958:	68f8      	ldr	r0, [r7, #12]
 800e95a:	f000 faa9 	bl	800eeb0 <SPI_EndRxTxTransaction>
 800e95e:	4603      	mov	r3, r0
 800e960:	2b00      	cmp	r3, #0
 800e962:	d008      	beq.n	800e976 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e964:	68fb      	ldr	r3, [r7, #12]
 800e966:	2220      	movs	r2, #32
 800e968:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800e96a:	68fb      	ldr	r3, [r7, #12]
 800e96c:	2200      	movs	r2, #0
 800e96e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800e972:	2301      	movs	r3, #1
 800e974:	e00e      	b.n	800e994 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800e976:	68fb      	ldr	r3, [r7, #12]
 800e978:	2201      	movs	r2, #1
 800e97a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800e97e:	68fb      	ldr	r3, [r7, #12]
 800e980:	2200      	movs	r2, #0
 800e982:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e986:	68fb      	ldr	r3, [r7, #12]
 800e988:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	d001      	beq.n	800e992 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800e98e:	2301      	movs	r3, #1
 800e990:	e000      	b.n	800e994 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800e992:	2300      	movs	r3, #0
  }
}
 800e994:	4618      	mov	r0, r3
 800e996:	3728      	adds	r7, #40	@ 0x28
 800e998:	46bd      	mov	sp, r7
 800e99a:	bd80      	pop	{r7, pc}

0800e99c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800e99c:	b580      	push	{r7, lr}
 800e99e:	b088      	sub	sp, #32
 800e9a0:	af00      	add	r7, sp, #0
 800e9a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	681b      	ldr	r3, [r3, #0]
 800e9a8:	685b      	ldr	r3, [r3, #4]
 800e9aa:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	681b      	ldr	r3, [r3, #0]
 800e9b0:	689b      	ldr	r3, [r3, #8]
 800e9b2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800e9b4:	69bb      	ldr	r3, [r7, #24]
 800e9b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	d10e      	bne.n	800e9dc <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800e9be:	69bb      	ldr	r3, [r7, #24]
 800e9c0:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800e9c4:	2b00      	cmp	r3, #0
 800e9c6:	d009      	beq.n	800e9dc <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800e9c8:	69fb      	ldr	r3, [r7, #28]
 800e9ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	d004      	beq.n	800e9dc <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e9d6:	6878      	ldr	r0, [r7, #4]
 800e9d8:	4798      	blx	r3
    return;
 800e9da:	e0ce      	b.n	800eb7a <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800e9dc:	69bb      	ldr	r3, [r7, #24]
 800e9de:	f003 0302 	and.w	r3, r3, #2
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	d009      	beq.n	800e9fa <HAL_SPI_IRQHandler+0x5e>
 800e9e6:	69fb      	ldr	r3, [r7, #28]
 800e9e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e9ec:	2b00      	cmp	r3, #0
 800e9ee:	d004      	beq.n	800e9fa <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e9f4:	6878      	ldr	r0, [r7, #4]
 800e9f6:	4798      	blx	r3
    return;
 800e9f8:	e0bf      	b.n	800eb7a <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800e9fa:	69bb      	ldr	r3, [r7, #24]
 800e9fc:	f003 0320 	and.w	r3, r3, #32
 800ea00:	2b00      	cmp	r3, #0
 800ea02:	d10a      	bne.n	800ea1a <HAL_SPI_IRQHandler+0x7e>
 800ea04:	69bb      	ldr	r3, [r7, #24]
 800ea06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ea0a:	2b00      	cmp	r3, #0
 800ea0c:	d105      	bne.n	800ea1a <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800ea0e:	69bb      	ldr	r3, [r7, #24]
 800ea10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ea14:	2b00      	cmp	r3, #0
 800ea16:	f000 80b0 	beq.w	800eb7a <HAL_SPI_IRQHandler+0x1de>
 800ea1a:	69fb      	ldr	r3, [r7, #28]
 800ea1c:	f003 0320 	and.w	r3, r3, #32
 800ea20:	2b00      	cmp	r3, #0
 800ea22:	f000 80aa 	beq.w	800eb7a <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800ea26:	69bb      	ldr	r3, [r7, #24]
 800ea28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	d023      	beq.n	800ea78 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ea36:	b2db      	uxtb	r3, r3
 800ea38:	2b03      	cmp	r3, #3
 800ea3a:	d011      	beq.n	800ea60 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ea40:	f043 0204 	orr.w	r2, r3, #4
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ea48:	2300      	movs	r3, #0
 800ea4a:	617b      	str	r3, [r7, #20]
 800ea4c:	687b      	ldr	r3, [r7, #4]
 800ea4e:	681b      	ldr	r3, [r3, #0]
 800ea50:	68db      	ldr	r3, [r3, #12]
 800ea52:	617b      	str	r3, [r7, #20]
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	681b      	ldr	r3, [r3, #0]
 800ea58:	689b      	ldr	r3, [r3, #8]
 800ea5a:	617b      	str	r3, [r7, #20]
 800ea5c:	697b      	ldr	r3, [r7, #20]
 800ea5e:	e00b      	b.n	800ea78 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ea60:	2300      	movs	r3, #0
 800ea62:	613b      	str	r3, [r7, #16]
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	681b      	ldr	r3, [r3, #0]
 800ea68:	68db      	ldr	r3, [r3, #12]
 800ea6a:	613b      	str	r3, [r7, #16]
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	681b      	ldr	r3, [r3, #0]
 800ea70:	689b      	ldr	r3, [r3, #8]
 800ea72:	613b      	str	r3, [r7, #16]
 800ea74:	693b      	ldr	r3, [r7, #16]
        return;
 800ea76:	e080      	b.n	800eb7a <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800ea78:	69bb      	ldr	r3, [r7, #24]
 800ea7a:	f003 0320 	and.w	r3, r3, #32
 800ea7e:	2b00      	cmp	r3, #0
 800ea80:	d014      	beq.n	800eaac <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ea86:	f043 0201 	orr.w	r2, r3, #1
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800ea8e:	2300      	movs	r3, #0
 800ea90:	60fb      	str	r3, [r7, #12]
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	681b      	ldr	r3, [r3, #0]
 800ea96:	689b      	ldr	r3, [r3, #8]
 800ea98:	60fb      	str	r3, [r7, #12]
 800ea9a:	687b      	ldr	r3, [r7, #4]
 800ea9c:	681b      	ldr	r3, [r3, #0]
 800ea9e:	681a      	ldr	r2, [r3, #0]
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	681b      	ldr	r3, [r3, #0]
 800eaa4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800eaa8:	601a      	str	r2, [r3, #0]
 800eaaa:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800eaac:	69bb      	ldr	r3, [r7, #24]
 800eaae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800eab2:	2b00      	cmp	r3, #0
 800eab4:	d00c      	beq.n	800ead0 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800eaba:	f043 0208 	orr.w	r2, r3, #8
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800eac2:	2300      	movs	r3, #0
 800eac4:	60bb      	str	r3, [r7, #8]
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	681b      	ldr	r3, [r3, #0]
 800eaca:	689b      	ldr	r3, [r3, #8]
 800eacc:	60bb      	str	r3, [r7, #8]
 800eace:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ead4:	2b00      	cmp	r3, #0
 800ead6:	d04f      	beq.n	800eb78 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	681b      	ldr	r3, [r3, #0]
 800eadc:	685a      	ldr	r2, [r3, #4]
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	681b      	ldr	r3, [r3, #0]
 800eae2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800eae6:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	2201      	movs	r2, #1
 800eaec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800eaf0:	69fb      	ldr	r3, [r7, #28]
 800eaf2:	f003 0302 	and.w	r3, r3, #2
 800eaf6:	2b00      	cmp	r3, #0
 800eaf8:	d104      	bne.n	800eb04 <HAL_SPI_IRQHandler+0x168>
 800eafa:	69fb      	ldr	r3, [r7, #28]
 800eafc:	f003 0301 	and.w	r3, r3, #1
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	d034      	beq.n	800eb6e <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	681b      	ldr	r3, [r3, #0]
 800eb08:	685a      	ldr	r2, [r3, #4]
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	681b      	ldr	r3, [r3, #0]
 800eb0e:	f022 0203 	bic.w	r2, r2, #3
 800eb12:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eb18:	2b00      	cmp	r3, #0
 800eb1a:	d011      	beq.n	800eb40 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eb20:	4a17      	ldr	r2, [pc, #92]	@ (800eb80 <HAL_SPI_IRQHandler+0x1e4>)
 800eb22:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eb28:	4618      	mov	r0, r3
 800eb2a:	f7fa f92d 	bl	8008d88 <HAL_DMA_Abort_IT>
 800eb2e:	4603      	mov	r3, r0
 800eb30:	2b00      	cmp	r3, #0
 800eb32:	d005      	beq.n	800eb40 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800eb38:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eb44:	2b00      	cmp	r3, #0
 800eb46:	d016      	beq.n	800eb76 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eb4c:	4a0c      	ldr	r2, [pc, #48]	@ (800eb80 <HAL_SPI_IRQHandler+0x1e4>)
 800eb4e:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eb54:	4618      	mov	r0, r3
 800eb56:	f7fa f917 	bl	8008d88 <HAL_DMA_Abort_IT>
 800eb5a:	4603      	mov	r3, r0
 800eb5c:	2b00      	cmp	r3, #0
 800eb5e:	d00a      	beq.n	800eb76 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800eb60:	687b      	ldr	r3, [r7, #4]
 800eb62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800eb64:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800eb6c:	e003      	b.n	800eb76 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800eb6e:	6878      	ldr	r0, [r7, #4]
 800eb70:	f000 f808 	bl	800eb84 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800eb74:	e000      	b.n	800eb78 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 800eb76:	bf00      	nop
    return;
 800eb78:	bf00      	nop
  }
}
 800eb7a:	3720      	adds	r7, #32
 800eb7c:	46bd      	mov	sp, r7
 800eb7e:	bd80      	pop	{r7, pc}
 800eb80:	0800eb99 	.word	0x0800eb99

0800eb84 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800eb84:	b480      	push	{r7}
 800eb86:	b083      	sub	sp, #12
 800eb88:	af00      	add	r7, sp, #0
 800eb8a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800eb8c:	bf00      	nop
 800eb8e:	370c      	adds	r7, #12
 800eb90:	46bd      	mov	sp, r7
 800eb92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb96:	4770      	bx	lr

0800eb98 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800eb98:	b580      	push	{r7, lr}
 800eb9a:	b084      	sub	sp, #16
 800eb9c:	af00      	add	r7, sp, #0
 800eb9e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eba4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800eba6:	68fb      	ldr	r3, [r7, #12]
 800eba8:	2200      	movs	r2, #0
 800ebaa:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800ebae:	68fb      	ldr	r3, [r7, #12]
 800ebb0:	2200      	movs	r2, #0
 800ebb2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800ebb4:	68f8      	ldr	r0, [r7, #12]
 800ebb6:	f7ff ffe5 	bl	800eb84 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ebba:	bf00      	nop
 800ebbc:	3710      	adds	r7, #16
 800ebbe:	46bd      	mov	sp, r7
 800ebc0:	bd80      	pop	{r7, pc}
	...

0800ebc4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ebc4:	b580      	push	{r7, lr}
 800ebc6:	b088      	sub	sp, #32
 800ebc8:	af00      	add	r7, sp, #0
 800ebca:	60f8      	str	r0, [r7, #12]
 800ebcc:	60b9      	str	r1, [r7, #8]
 800ebce:	603b      	str	r3, [r7, #0]
 800ebd0:	4613      	mov	r3, r2
 800ebd2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800ebd4:	f7f8 fd18 	bl	8007608 <HAL_GetTick>
 800ebd8:	4602      	mov	r2, r0
 800ebda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ebdc:	1a9b      	subs	r3, r3, r2
 800ebde:	683a      	ldr	r2, [r7, #0]
 800ebe0:	4413      	add	r3, r2
 800ebe2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800ebe4:	f7f8 fd10 	bl	8007608 <HAL_GetTick>
 800ebe8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800ebea:	4b39      	ldr	r3, [pc, #228]	@ (800ecd0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800ebec:	681b      	ldr	r3, [r3, #0]
 800ebee:	015b      	lsls	r3, r3, #5
 800ebf0:	0d1b      	lsrs	r3, r3, #20
 800ebf2:	69fa      	ldr	r2, [r7, #28]
 800ebf4:	fb02 f303 	mul.w	r3, r2, r3
 800ebf8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ebfa:	e054      	b.n	800eca6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ebfc:	683b      	ldr	r3, [r7, #0]
 800ebfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec02:	d050      	beq.n	800eca6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ec04:	f7f8 fd00 	bl	8007608 <HAL_GetTick>
 800ec08:	4602      	mov	r2, r0
 800ec0a:	69bb      	ldr	r3, [r7, #24]
 800ec0c:	1ad3      	subs	r3, r2, r3
 800ec0e:	69fa      	ldr	r2, [r7, #28]
 800ec10:	429a      	cmp	r2, r3
 800ec12:	d902      	bls.n	800ec1a <SPI_WaitFlagStateUntilTimeout+0x56>
 800ec14:	69fb      	ldr	r3, [r7, #28]
 800ec16:	2b00      	cmp	r3, #0
 800ec18:	d13d      	bne.n	800ec96 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ec1a:	68fb      	ldr	r3, [r7, #12]
 800ec1c:	681b      	ldr	r3, [r3, #0]
 800ec1e:	685a      	ldr	r2, [r3, #4]
 800ec20:	68fb      	ldr	r3, [r7, #12]
 800ec22:	681b      	ldr	r3, [r3, #0]
 800ec24:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800ec28:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ec2a:	68fb      	ldr	r3, [r7, #12]
 800ec2c:	685b      	ldr	r3, [r3, #4]
 800ec2e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ec32:	d111      	bne.n	800ec58 <SPI_WaitFlagStateUntilTimeout+0x94>
 800ec34:	68fb      	ldr	r3, [r7, #12]
 800ec36:	689b      	ldr	r3, [r3, #8]
 800ec38:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ec3c:	d004      	beq.n	800ec48 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ec3e:	68fb      	ldr	r3, [r7, #12]
 800ec40:	689b      	ldr	r3, [r3, #8]
 800ec42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ec46:	d107      	bne.n	800ec58 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ec48:	68fb      	ldr	r3, [r7, #12]
 800ec4a:	681b      	ldr	r3, [r3, #0]
 800ec4c:	681a      	ldr	r2, [r3, #0]
 800ec4e:	68fb      	ldr	r3, [r7, #12]
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ec56:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ec58:	68fb      	ldr	r3, [r7, #12]
 800ec5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ec5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ec60:	d10f      	bne.n	800ec82 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800ec62:	68fb      	ldr	r3, [r7, #12]
 800ec64:	681b      	ldr	r3, [r3, #0]
 800ec66:	681a      	ldr	r2, [r3, #0]
 800ec68:	68fb      	ldr	r3, [r7, #12]
 800ec6a:	681b      	ldr	r3, [r3, #0]
 800ec6c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ec70:	601a      	str	r2, [r3, #0]
 800ec72:	68fb      	ldr	r3, [r7, #12]
 800ec74:	681b      	ldr	r3, [r3, #0]
 800ec76:	681a      	ldr	r2, [r3, #0]
 800ec78:	68fb      	ldr	r3, [r7, #12]
 800ec7a:	681b      	ldr	r3, [r3, #0]
 800ec7c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800ec80:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ec82:	68fb      	ldr	r3, [r7, #12]
 800ec84:	2201      	movs	r2, #1
 800ec86:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ec8a:	68fb      	ldr	r3, [r7, #12]
 800ec8c:	2200      	movs	r2, #0
 800ec8e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800ec92:	2303      	movs	r3, #3
 800ec94:	e017      	b.n	800ecc6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ec96:	697b      	ldr	r3, [r7, #20]
 800ec98:	2b00      	cmp	r3, #0
 800ec9a:	d101      	bne.n	800eca0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800ec9c:	2300      	movs	r3, #0
 800ec9e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800eca0:	697b      	ldr	r3, [r7, #20]
 800eca2:	3b01      	subs	r3, #1
 800eca4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800eca6:	68fb      	ldr	r3, [r7, #12]
 800eca8:	681b      	ldr	r3, [r3, #0]
 800ecaa:	689a      	ldr	r2, [r3, #8]
 800ecac:	68bb      	ldr	r3, [r7, #8]
 800ecae:	4013      	ands	r3, r2
 800ecb0:	68ba      	ldr	r2, [r7, #8]
 800ecb2:	429a      	cmp	r2, r3
 800ecb4:	bf0c      	ite	eq
 800ecb6:	2301      	moveq	r3, #1
 800ecb8:	2300      	movne	r3, #0
 800ecba:	b2db      	uxtb	r3, r3
 800ecbc:	461a      	mov	r2, r3
 800ecbe:	79fb      	ldrb	r3, [r7, #7]
 800ecc0:	429a      	cmp	r2, r3
 800ecc2:	d19b      	bne.n	800ebfc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800ecc4:	2300      	movs	r3, #0
}
 800ecc6:	4618      	mov	r0, r3
 800ecc8:	3720      	adds	r7, #32
 800ecca:	46bd      	mov	sp, r7
 800eccc:	bd80      	pop	{r7, pc}
 800ecce:	bf00      	nop
 800ecd0:	2000002c 	.word	0x2000002c

0800ecd4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ecd4:	b580      	push	{r7, lr}
 800ecd6:	b08a      	sub	sp, #40	@ 0x28
 800ecd8:	af00      	add	r7, sp, #0
 800ecda:	60f8      	str	r0, [r7, #12]
 800ecdc:	60b9      	str	r1, [r7, #8]
 800ecde:	607a      	str	r2, [r7, #4]
 800ece0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800ece2:	2300      	movs	r3, #0
 800ece4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800ece6:	f7f8 fc8f 	bl	8007608 <HAL_GetTick>
 800ecea:	4602      	mov	r2, r0
 800ecec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ecee:	1a9b      	subs	r3, r3, r2
 800ecf0:	683a      	ldr	r2, [r7, #0]
 800ecf2:	4413      	add	r3, r2
 800ecf4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800ecf6:	f7f8 fc87 	bl	8007608 <HAL_GetTick>
 800ecfa:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800ecfc:	68fb      	ldr	r3, [r7, #12]
 800ecfe:	681b      	ldr	r3, [r3, #0]
 800ed00:	330c      	adds	r3, #12
 800ed02:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800ed04:	4b3d      	ldr	r3, [pc, #244]	@ (800edfc <SPI_WaitFifoStateUntilTimeout+0x128>)
 800ed06:	681a      	ldr	r2, [r3, #0]
 800ed08:	4613      	mov	r3, r2
 800ed0a:	009b      	lsls	r3, r3, #2
 800ed0c:	4413      	add	r3, r2
 800ed0e:	00da      	lsls	r2, r3, #3
 800ed10:	1ad3      	subs	r3, r2, r3
 800ed12:	0d1b      	lsrs	r3, r3, #20
 800ed14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ed16:	fb02 f303 	mul.w	r3, r2, r3
 800ed1a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800ed1c:	e060      	b.n	800ede0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800ed1e:	68bb      	ldr	r3, [r7, #8]
 800ed20:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800ed24:	d107      	bne.n	800ed36 <SPI_WaitFifoStateUntilTimeout+0x62>
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	2b00      	cmp	r3, #0
 800ed2a:	d104      	bne.n	800ed36 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800ed2c:	69fb      	ldr	r3, [r7, #28]
 800ed2e:	781b      	ldrb	r3, [r3, #0]
 800ed30:	b2db      	uxtb	r3, r3
 800ed32:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800ed34:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800ed36:	683b      	ldr	r3, [r7, #0]
 800ed38:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ed3c:	d050      	beq.n	800ede0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ed3e:	f7f8 fc63 	bl	8007608 <HAL_GetTick>
 800ed42:	4602      	mov	r2, r0
 800ed44:	6a3b      	ldr	r3, [r7, #32]
 800ed46:	1ad3      	subs	r3, r2, r3
 800ed48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ed4a:	429a      	cmp	r2, r3
 800ed4c:	d902      	bls.n	800ed54 <SPI_WaitFifoStateUntilTimeout+0x80>
 800ed4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed50:	2b00      	cmp	r3, #0
 800ed52:	d13d      	bne.n	800edd0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ed54:	68fb      	ldr	r3, [r7, #12]
 800ed56:	681b      	ldr	r3, [r3, #0]
 800ed58:	685a      	ldr	r2, [r3, #4]
 800ed5a:	68fb      	ldr	r3, [r7, #12]
 800ed5c:	681b      	ldr	r3, [r3, #0]
 800ed5e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800ed62:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ed64:	68fb      	ldr	r3, [r7, #12]
 800ed66:	685b      	ldr	r3, [r3, #4]
 800ed68:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ed6c:	d111      	bne.n	800ed92 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800ed6e:	68fb      	ldr	r3, [r7, #12]
 800ed70:	689b      	ldr	r3, [r3, #8]
 800ed72:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ed76:	d004      	beq.n	800ed82 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ed78:	68fb      	ldr	r3, [r7, #12]
 800ed7a:	689b      	ldr	r3, [r3, #8]
 800ed7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ed80:	d107      	bne.n	800ed92 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ed82:	68fb      	ldr	r3, [r7, #12]
 800ed84:	681b      	ldr	r3, [r3, #0]
 800ed86:	681a      	ldr	r2, [r3, #0]
 800ed88:	68fb      	ldr	r3, [r7, #12]
 800ed8a:	681b      	ldr	r3, [r3, #0]
 800ed8c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ed90:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ed92:	68fb      	ldr	r3, [r7, #12]
 800ed94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ed96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ed9a:	d10f      	bne.n	800edbc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800ed9c:	68fb      	ldr	r3, [r7, #12]
 800ed9e:	681b      	ldr	r3, [r3, #0]
 800eda0:	681a      	ldr	r2, [r3, #0]
 800eda2:	68fb      	ldr	r3, [r7, #12]
 800eda4:	681b      	ldr	r3, [r3, #0]
 800eda6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800edaa:	601a      	str	r2, [r3, #0]
 800edac:	68fb      	ldr	r3, [r7, #12]
 800edae:	681b      	ldr	r3, [r3, #0]
 800edb0:	681a      	ldr	r2, [r3, #0]
 800edb2:	68fb      	ldr	r3, [r7, #12]
 800edb4:	681b      	ldr	r3, [r3, #0]
 800edb6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800edba:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800edbc:	68fb      	ldr	r3, [r7, #12]
 800edbe:	2201      	movs	r2, #1
 800edc0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800edc4:	68fb      	ldr	r3, [r7, #12]
 800edc6:	2200      	movs	r2, #0
 800edc8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800edcc:	2303      	movs	r3, #3
 800edce:	e010      	b.n	800edf2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800edd0:	69bb      	ldr	r3, [r7, #24]
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	d101      	bne.n	800edda <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800edd6:	2300      	movs	r3, #0
 800edd8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800edda:	69bb      	ldr	r3, [r7, #24]
 800eddc:	3b01      	subs	r3, #1
 800edde:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800ede0:	68fb      	ldr	r3, [r7, #12]
 800ede2:	681b      	ldr	r3, [r3, #0]
 800ede4:	689a      	ldr	r2, [r3, #8]
 800ede6:	68bb      	ldr	r3, [r7, #8]
 800ede8:	4013      	ands	r3, r2
 800edea:	687a      	ldr	r2, [r7, #4]
 800edec:	429a      	cmp	r2, r3
 800edee:	d196      	bne.n	800ed1e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800edf0:	2300      	movs	r3, #0
}
 800edf2:	4618      	mov	r0, r3
 800edf4:	3728      	adds	r7, #40	@ 0x28
 800edf6:	46bd      	mov	sp, r7
 800edf8:	bd80      	pop	{r7, pc}
 800edfa:	bf00      	nop
 800edfc:	2000002c 	.word	0x2000002c

0800ee00 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800ee00:	b580      	push	{r7, lr}
 800ee02:	b086      	sub	sp, #24
 800ee04:	af02      	add	r7, sp, #8
 800ee06:	60f8      	str	r0, [r7, #12]
 800ee08:	60b9      	str	r1, [r7, #8]
 800ee0a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ee0c:	68fb      	ldr	r3, [r7, #12]
 800ee0e:	685b      	ldr	r3, [r3, #4]
 800ee10:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ee14:	d111      	bne.n	800ee3a <SPI_EndRxTransaction+0x3a>
 800ee16:	68fb      	ldr	r3, [r7, #12]
 800ee18:	689b      	ldr	r3, [r3, #8]
 800ee1a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ee1e:	d004      	beq.n	800ee2a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ee20:	68fb      	ldr	r3, [r7, #12]
 800ee22:	689b      	ldr	r3, [r3, #8]
 800ee24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ee28:	d107      	bne.n	800ee3a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800ee2a:	68fb      	ldr	r3, [r7, #12]
 800ee2c:	681b      	ldr	r3, [r3, #0]
 800ee2e:	681a      	ldr	r2, [r3, #0]
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	681b      	ldr	r3, [r3, #0]
 800ee34:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ee38:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	9300      	str	r3, [sp, #0]
 800ee3e:	68bb      	ldr	r3, [r7, #8]
 800ee40:	2200      	movs	r2, #0
 800ee42:	2180      	movs	r1, #128	@ 0x80
 800ee44:	68f8      	ldr	r0, [r7, #12]
 800ee46:	f7ff febd 	bl	800ebc4 <SPI_WaitFlagStateUntilTimeout>
 800ee4a:	4603      	mov	r3, r0
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	d007      	beq.n	800ee60 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ee50:	68fb      	ldr	r3, [r7, #12]
 800ee52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ee54:	f043 0220 	orr.w	r2, r3, #32
 800ee58:	68fb      	ldr	r3, [r7, #12]
 800ee5a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800ee5c:	2303      	movs	r3, #3
 800ee5e:	e023      	b.n	800eea8 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ee60:	68fb      	ldr	r3, [r7, #12]
 800ee62:	685b      	ldr	r3, [r3, #4]
 800ee64:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ee68:	d11d      	bne.n	800eea6 <SPI_EndRxTransaction+0xa6>
 800ee6a:	68fb      	ldr	r3, [r7, #12]
 800ee6c:	689b      	ldr	r3, [r3, #8]
 800ee6e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ee72:	d004      	beq.n	800ee7e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ee74:	68fb      	ldr	r3, [r7, #12]
 800ee76:	689b      	ldr	r3, [r3, #8]
 800ee78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ee7c:	d113      	bne.n	800eea6 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	9300      	str	r3, [sp, #0]
 800ee82:	68bb      	ldr	r3, [r7, #8]
 800ee84:	2200      	movs	r2, #0
 800ee86:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800ee8a:	68f8      	ldr	r0, [r7, #12]
 800ee8c:	f7ff ff22 	bl	800ecd4 <SPI_WaitFifoStateUntilTimeout>
 800ee90:	4603      	mov	r3, r0
 800ee92:	2b00      	cmp	r3, #0
 800ee94:	d007      	beq.n	800eea6 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ee96:	68fb      	ldr	r3, [r7, #12]
 800ee98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ee9a:	f043 0220 	orr.w	r2, r3, #32
 800ee9e:	68fb      	ldr	r3, [r7, #12]
 800eea0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800eea2:	2303      	movs	r3, #3
 800eea4:	e000      	b.n	800eea8 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800eea6:	2300      	movs	r3, #0
}
 800eea8:	4618      	mov	r0, r3
 800eeaa:	3710      	adds	r7, #16
 800eeac:	46bd      	mov	sp, r7
 800eeae:	bd80      	pop	{r7, pc}

0800eeb0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800eeb0:	b580      	push	{r7, lr}
 800eeb2:	b086      	sub	sp, #24
 800eeb4:	af02      	add	r7, sp, #8
 800eeb6:	60f8      	str	r0, [r7, #12]
 800eeb8:	60b9      	str	r1, [r7, #8]
 800eeba:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	9300      	str	r3, [sp, #0]
 800eec0:	68bb      	ldr	r3, [r7, #8]
 800eec2:	2200      	movs	r2, #0
 800eec4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800eec8:	68f8      	ldr	r0, [r7, #12]
 800eeca:	f7ff ff03 	bl	800ecd4 <SPI_WaitFifoStateUntilTimeout>
 800eece:	4603      	mov	r3, r0
 800eed0:	2b00      	cmp	r3, #0
 800eed2:	d007      	beq.n	800eee4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800eed4:	68fb      	ldr	r3, [r7, #12]
 800eed6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800eed8:	f043 0220 	orr.w	r2, r3, #32
 800eedc:	68fb      	ldr	r3, [r7, #12]
 800eede:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800eee0:	2303      	movs	r3, #3
 800eee2:	e027      	b.n	800ef34 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	9300      	str	r3, [sp, #0]
 800eee8:	68bb      	ldr	r3, [r7, #8]
 800eeea:	2200      	movs	r2, #0
 800eeec:	2180      	movs	r1, #128	@ 0x80
 800eeee:	68f8      	ldr	r0, [r7, #12]
 800eef0:	f7ff fe68 	bl	800ebc4 <SPI_WaitFlagStateUntilTimeout>
 800eef4:	4603      	mov	r3, r0
 800eef6:	2b00      	cmp	r3, #0
 800eef8:	d007      	beq.n	800ef0a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800eefa:	68fb      	ldr	r3, [r7, #12]
 800eefc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800eefe:	f043 0220 	orr.w	r2, r3, #32
 800ef02:	68fb      	ldr	r3, [r7, #12]
 800ef04:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800ef06:	2303      	movs	r3, #3
 800ef08:	e014      	b.n	800ef34 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	9300      	str	r3, [sp, #0]
 800ef0e:	68bb      	ldr	r3, [r7, #8]
 800ef10:	2200      	movs	r2, #0
 800ef12:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800ef16:	68f8      	ldr	r0, [r7, #12]
 800ef18:	f7ff fedc 	bl	800ecd4 <SPI_WaitFifoStateUntilTimeout>
 800ef1c:	4603      	mov	r3, r0
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	d007      	beq.n	800ef32 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ef22:	68fb      	ldr	r3, [r7, #12]
 800ef24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ef26:	f043 0220 	orr.w	r2, r3, #32
 800ef2a:	68fb      	ldr	r3, [r7, #12]
 800ef2c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800ef2e:	2303      	movs	r3, #3
 800ef30:	e000      	b.n	800ef34 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800ef32:	2300      	movs	r3, #0
}
 800ef34:	4618      	mov	r0, r3
 800ef36:	3710      	adds	r7, #16
 800ef38:	46bd      	mov	sp, r7
 800ef3a:	bd80      	pop	{r7, pc}

0800ef3c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ef3c:	b580      	push	{r7, lr}
 800ef3e:	b082      	sub	sp, #8
 800ef40:	af00      	add	r7, sp, #0
 800ef42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	d101      	bne.n	800ef4e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ef4a:	2301      	movs	r3, #1
 800ef4c:	e049      	b.n	800efe2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ef4e:	687b      	ldr	r3, [r7, #4]
 800ef50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ef54:	b2db      	uxtb	r3, r3
 800ef56:	2b00      	cmp	r3, #0
 800ef58:	d106      	bne.n	800ef68 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	2200      	movs	r2, #0
 800ef5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ef62:	6878      	ldr	r0, [r7, #4]
 800ef64:	f7f7 feca 	bl	8006cfc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	2202      	movs	r2, #2
 800ef6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ef70:	687b      	ldr	r3, [r7, #4]
 800ef72:	681a      	ldr	r2, [r3, #0]
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	3304      	adds	r3, #4
 800ef78:	4619      	mov	r1, r3
 800ef7a:	4610      	mov	r0, r2
 800ef7c:	f000 fafc 	bl	800f578 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	2201      	movs	r2, #1
 800ef84:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	2201      	movs	r2, #1
 800ef8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	2201      	movs	r2, #1
 800ef94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	2201      	movs	r2, #1
 800ef9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	2201      	movs	r2, #1
 800efa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800efa8:	687b      	ldr	r3, [r7, #4]
 800efaa:	2201      	movs	r2, #1
 800efac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	2201      	movs	r2, #1
 800efb4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	2201      	movs	r2, #1
 800efbc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	2201      	movs	r2, #1
 800efc4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	2201      	movs	r2, #1
 800efcc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	2201      	movs	r2, #1
 800efd4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	2201      	movs	r2, #1
 800efdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800efe0:	2300      	movs	r3, #0
}
 800efe2:	4618      	mov	r0, r3
 800efe4:	3708      	adds	r7, #8
 800efe6:	46bd      	mov	sp, r7
 800efe8:	bd80      	pop	{r7, pc}
	...

0800efec <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800efec:	b480      	push	{r7}
 800efee:	b085      	sub	sp, #20
 800eff0:	af00      	add	r7, sp, #0
 800eff2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800effa:	b2db      	uxtb	r3, r3
 800effc:	2b01      	cmp	r3, #1
 800effe:	d001      	beq.n	800f004 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800f000:	2301      	movs	r3, #1
 800f002:	e02e      	b.n	800f062 <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	2202      	movs	r2, #2
 800f008:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	681b      	ldr	r3, [r3, #0]
 800f010:	4a17      	ldr	r2, [pc, #92]	@ (800f070 <HAL_TIM_Base_Start+0x84>)
 800f012:	4293      	cmp	r3, r2
 800f014:	d004      	beq.n	800f020 <HAL_TIM_Base_Start+0x34>
 800f016:	687b      	ldr	r3, [r7, #4]
 800f018:	681b      	ldr	r3, [r3, #0]
 800f01a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f01e:	d115      	bne.n	800f04c <HAL_TIM_Base_Start+0x60>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	681b      	ldr	r3, [r3, #0]
 800f024:	689a      	ldr	r2, [r3, #8]
 800f026:	4b13      	ldr	r3, [pc, #76]	@ (800f074 <HAL_TIM_Base_Start+0x88>)
 800f028:	4013      	ands	r3, r2
 800f02a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f02c:	68fb      	ldr	r3, [r7, #12]
 800f02e:	2b06      	cmp	r3, #6
 800f030:	d015      	beq.n	800f05e <HAL_TIM_Base_Start+0x72>
 800f032:	68fb      	ldr	r3, [r7, #12]
 800f034:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f038:	d011      	beq.n	800f05e <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	681b      	ldr	r3, [r3, #0]
 800f03e:	681a      	ldr	r2, [r3, #0]
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	681b      	ldr	r3, [r3, #0]
 800f044:	f042 0201 	orr.w	r2, r2, #1
 800f048:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f04a:	e008      	b.n	800f05e <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	681b      	ldr	r3, [r3, #0]
 800f050:	681a      	ldr	r2, [r3, #0]
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	681b      	ldr	r3, [r3, #0]
 800f056:	f042 0201 	orr.w	r2, r2, #1
 800f05a:	601a      	str	r2, [r3, #0]
 800f05c:	e000      	b.n	800f060 <HAL_TIM_Base_Start+0x74>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f05e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800f060:	2300      	movs	r3, #0
}
 800f062:	4618      	mov	r0, r3
 800f064:	3714      	adds	r7, #20
 800f066:	46bd      	mov	sp, r7
 800f068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f06c:	4770      	bx	lr
 800f06e:	bf00      	nop
 800f070:	40012c00 	.word	0x40012c00
 800f074:	00010007 	.word	0x00010007

0800f078 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800f078:	b480      	push	{r7}
 800f07a:	b085      	sub	sp, #20
 800f07c:	af00      	add	r7, sp, #0
 800f07e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800f080:	687b      	ldr	r3, [r7, #4]
 800f082:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f086:	b2db      	uxtb	r3, r3
 800f088:	2b01      	cmp	r3, #1
 800f08a:	d001      	beq.n	800f090 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800f08c:	2301      	movs	r3, #1
 800f08e:	e036      	b.n	800f0fe <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	2202      	movs	r2, #2
 800f094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	681b      	ldr	r3, [r3, #0]
 800f09c:	68da      	ldr	r2, [r3, #12]
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	681b      	ldr	r3, [r3, #0]
 800f0a2:	f042 0201 	orr.w	r2, r2, #1
 800f0a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	681b      	ldr	r3, [r3, #0]
 800f0ac:	4a17      	ldr	r2, [pc, #92]	@ (800f10c <HAL_TIM_Base_Start_IT+0x94>)
 800f0ae:	4293      	cmp	r3, r2
 800f0b0:	d004      	beq.n	800f0bc <HAL_TIM_Base_Start_IT+0x44>
 800f0b2:	687b      	ldr	r3, [r7, #4]
 800f0b4:	681b      	ldr	r3, [r3, #0]
 800f0b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f0ba:	d115      	bne.n	800f0e8 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	681b      	ldr	r3, [r3, #0]
 800f0c0:	689a      	ldr	r2, [r3, #8]
 800f0c2:	4b13      	ldr	r3, [pc, #76]	@ (800f110 <HAL_TIM_Base_Start_IT+0x98>)
 800f0c4:	4013      	ands	r3, r2
 800f0c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f0c8:	68fb      	ldr	r3, [r7, #12]
 800f0ca:	2b06      	cmp	r3, #6
 800f0cc:	d015      	beq.n	800f0fa <HAL_TIM_Base_Start_IT+0x82>
 800f0ce:	68fb      	ldr	r3, [r7, #12]
 800f0d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f0d4:	d011      	beq.n	800f0fa <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	681b      	ldr	r3, [r3, #0]
 800f0da:	681a      	ldr	r2, [r3, #0]
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	681b      	ldr	r3, [r3, #0]
 800f0e0:	f042 0201 	orr.w	r2, r2, #1
 800f0e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f0e6:	e008      	b.n	800f0fa <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	681b      	ldr	r3, [r3, #0]
 800f0ec:	681a      	ldr	r2, [r3, #0]
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	681b      	ldr	r3, [r3, #0]
 800f0f2:	f042 0201 	orr.w	r2, r2, #1
 800f0f6:	601a      	str	r2, [r3, #0]
 800f0f8:	e000      	b.n	800f0fc <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f0fa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800f0fc:	2300      	movs	r3, #0
}
 800f0fe:	4618      	mov	r0, r3
 800f100:	3714      	adds	r7, #20
 800f102:	46bd      	mov	sp, r7
 800f104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f108:	4770      	bx	lr
 800f10a:	bf00      	nop
 800f10c:	40012c00 	.word	0x40012c00
 800f110:	00010007 	.word	0x00010007

0800f114 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800f114:	b480      	push	{r7}
 800f116:	b083      	sub	sp, #12
 800f118:	af00      	add	r7, sp, #0
 800f11a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	681b      	ldr	r3, [r3, #0]
 800f120:	68da      	ldr	r2, [r3, #12]
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	681b      	ldr	r3, [r3, #0]
 800f126:	f022 0201 	bic.w	r2, r2, #1
 800f12a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800f12c:	687b      	ldr	r3, [r7, #4]
 800f12e:	681b      	ldr	r3, [r3, #0]
 800f130:	6a1a      	ldr	r2, [r3, #32]
 800f132:	f241 1311 	movw	r3, #4369	@ 0x1111
 800f136:	4013      	ands	r3, r2
 800f138:	2b00      	cmp	r3, #0
 800f13a:	d10f      	bne.n	800f15c <HAL_TIM_Base_Stop_IT+0x48>
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	681b      	ldr	r3, [r3, #0]
 800f140:	6a1a      	ldr	r2, [r3, #32]
 800f142:	f240 4344 	movw	r3, #1092	@ 0x444
 800f146:	4013      	ands	r3, r2
 800f148:	2b00      	cmp	r3, #0
 800f14a:	d107      	bne.n	800f15c <HAL_TIM_Base_Stop_IT+0x48>
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	681b      	ldr	r3, [r3, #0]
 800f150:	681a      	ldr	r2, [r3, #0]
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	681b      	ldr	r3, [r3, #0]
 800f156:	f022 0201 	bic.w	r2, r2, #1
 800f15a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	2201      	movs	r2, #1
 800f160:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800f164:	2300      	movs	r3, #0
}
 800f166:	4618      	mov	r0, r3
 800f168:	370c      	adds	r7, #12
 800f16a:	46bd      	mov	sp, r7
 800f16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f170:	4770      	bx	lr

0800f172 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800f172:	b580      	push	{r7, lr}
 800f174:	b084      	sub	sp, #16
 800f176:	af00      	add	r7, sp, #0
 800f178:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	681b      	ldr	r3, [r3, #0]
 800f17e:	68db      	ldr	r3, [r3, #12]
 800f180:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800f182:	687b      	ldr	r3, [r7, #4]
 800f184:	681b      	ldr	r3, [r3, #0]
 800f186:	691b      	ldr	r3, [r3, #16]
 800f188:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800f18a:	68bb      	ldr	r3, [r7, #8]
 800f18c:	f003 0302 	and.w	r3, r3, #2
 800f190:	2b00      	cmp	r3, #0
 800f192:	d020      	beq.n	800f1d6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800f194:	68fb      	ldr	r3, [r7, #12]
 800f196:	f003 0302 	and.w	r3, r3, #2
 800f19a:	2b00      	cmp	r3, #0
 800f19c:	d01b      	beq.n	800f1d6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	f06f 0202 	mvn.w	r2, #2
 800f1a6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	2201      	movs	r2, #1
 800f1ac:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	681b      	ldr	r3, [r3, #0]
 800f1b2:	699b      	ldr	r3, [r3, #24]
 800f1b4:	f003 0303 	and.w	r3, r3, #3
 800f1b8:	2b00      	cmp	r3, #0
 800f1ba:	d003      	beq.n	800f1c4 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800f1bc:	6878      	ldr	r0, [r7, #4]
 800f1be:	f000 f9bc 	bl	800f53a <HAL_TIM_IC_CaptureCallback>
 800f1c2:	e005      	b.n	800f1d0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800f1c4:	6878      	ldr	r0, [r7, #4]
 800f1c6:	f000 f9ae 	bl	800f526 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f1ca:	6878      	ldr	r0, [r7, #4]
 800f1cc:	f000 f9bf 	bl	800f54e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	2200      	movs	r2, #0
 800f1d4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800f1d6:	68bb      	ldr	r3, [r7, #8]
 800f1d8:	f003 0304 	and.w	r3, r3, #4
 800f1dc:	2b00      	cmp	r3, #0
 800f1de:	d020      	beq.n	800f222 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800f1e0:	68fb      	ldr	r3, [r7, #12]
 800f1e2:	f003 0304 	and.w	r3, r3, #4
 800f1e6:	2b00      	cmp	r3, #0
 800f1e8:	d01b      	beq.n	800f222 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	681b      	ldr	r3, [r3, #0]
 800f1ee:	f06f 0204 	mvn.w	r2, #4
 800f1f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	2202      	movs	r2, #2
 800f1f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f1fa:	687b      	ldr	r3, [r7, #4]
 800f1fc:	681b      	ldr	r3, [r3, #0]
 800f1fe:	699b      	ldr	r3, [r3, #24]
 800f200:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f204:	2b00      	cmp	r3, #0
 800f206:	d003      	beq.n	800f210 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f208:	6878      	ldr	r0, [r7, #4]
 800f20a:	f000 f996 	bl	800f53a <HAL_TIM_IC_CaptureCallback>
 800f20e:	e005      	b.n	800f21c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f210:	6878      	ldr	r0, [r7, #4]
 800f212:	f000 f988 	bl	800f526 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f216:	6878      	ldr	r0, [r7, #4]
 800f218:	f000 f999 	bl	800f54e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	2200      	movs	r2, #0
 800f220:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800f222:	68bb      	ldr	r3, [r7, #8]
 800f224:	f003 0308 	and.w	r3, r3, #8
 800f228:	2b00      	cmp	r3, #0
 800f22a:	d020      	beq.n	800f26e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800f22c:	68fb      	ldr	r3, [r7, #12]
 800f22e:	f003 0308 	and.w	r3, r3, #8
 800f232:	2b00      	cmp	r3, #0
 800f234:	d01b      	beq.n	800f26e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	681b      	ldr	r3, [r3, #0]
 800f23a:	f06f 0208 	mvn.w	r2, #8
 800f23e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	2204      	movs	r2, #4
 800f244:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	681b      	ldr	r3, [r3, #0]
 800f24a:	69db      	ldr	r3, [r3, #28]
 800f24c:	f003 0303 	and.w	r3, r3, #3
 800f250:	2b00      	cmp	r3, #0
 800f252:	d003      	beq.n	800f25c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f254:	6878      	ldr	r0, [r7, #4]
 800f256:	f000 f970 	bl	800f53a <HAL_TIM_IC_CaptureCallback>
 800f25a:	e005      	b.n	800f268 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f25c:	6878      	ldr	r0, [r7, #4]
 800f25e:	f000 f962 	bl	800f526 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f262:	6878      	ldr	r0, [r7, #4]
 800f264:	f000 f973 	bl	800f54e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	2200      	movs	r2, #0
 800f26c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800f26e:	68bb      	ldr	r3, [r7, #8]
 800f270:	f003 0310 	and.w	r3, r3, #16
 800f274:	2b00      	cmp	r3, #0
 800f276:	d020      	beq.n	800f2ba <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800f278:	68fb      	ldr	r3, [r7, #12]
 800f27a:	f003 0310 	and.w	r3, r3, #16
 800f27e:	2b00      	cmp	r3, #0
 800f280:	d01b      	beq.n	800f2ba <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	681b      	ldr	r3, [r3, #0]
 800f286:	f06f 0210 	mvn.w	r2, #16
 800f28a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f28c:	687b      	ldr	r3, [r7, #4]
 800f28e:	2208      	movs	r2, #8
 800f290:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	681b      	ldr	r3, [r3, #0]
 800f296:	69db      	ldr	r3, [r3, #28]
 800f298:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f29c:	2b00      	cmp	r3, #0
 800f29e:	d003      	beq.n	800f2a8 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f2a0:	6878      	ldr	r0, [r7, #4]
 800f2a2:	f000 f94a 	bl	800f53a <HAL_TIM_IC_CaptureCallback>
 800f2a6:	e005      	b.n	800f2b4 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f2a8:	6878      	ldr	r0, [r7, #4]
 800f2aa:	f000 f93c 	bl	800f526 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f2ae:	6878      	ldr	r0, [r7, #4]
 800f2b0:	f000 f94d 	bl	800f54e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	2200      	movs	r2, #0
 800f2b8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800f2ba:	68bb      	ldr	r3, [r7, #8]
 800f2bc:	f003 0301 	and.w	r3, r3, #1
 800f2c0:	2b00      	cmp	r3, #0
 800f2c2:	d00c      	beq.n	800f2de <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800f2c4:	68fb      	ldr	r3, [r7, #12]
 800f2c6:	f003 0301 	and.w	r3, r3, #1
 800f2ca:	2b00      	cmp	r3, #0
 800f2cc:	d007      	beq.n	800f2de <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	681b      	ldr	r3, [r3, #0]
 800f2d2:	f06f 0201 	mvn.w	r2, #1
 800f2d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f2d8:	6878      	ldr	r0, [r7, #4]
 800f2da:	f000 f91a 	bl	800f512 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f2de:	68bb      	ldr	r3, [r7, #8]
 800f2e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	d104      	bne.n	800f2f2 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800f2e8:	68bb      	ldr	r3, [r7, #8]
 800f2ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f2ee:	2b00      	cmp	r3, #0
 800f2f0:	d00c      	beq.n	800f30c <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f2f2:	68fb      	ldr	r3, [r7, #12]
 800f2f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f2f8:	2b00      	cmp	r3, #0
 800f2fa:	d007      	beq.n	800f30c <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800f304:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f306:	6878      	ldr	r0, [r7, #4]
 800f308:	f000 faac 	bl	800f864 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800f30c:	68bb      	ldr	r3, [r7, #8]
 800f30e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f312:	2b00      	cmp	r3, #0
 800f314:	d00c      	beq.n	800f330 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f316:	68fb      	ldr	r3, [r7, #12]
 800f318:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	d007      	beq.n	800f330 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	681b      	ldr	r3, [r3, #0]
 800f324:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800f328:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800f32a:	6878      	ldr	r0, [r7, #4]
 800f32c:	f000 faa4 	bl	800f878 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800f330:	68bb      	ldr	r3, [r7, #8]
 800f332:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f336:	2b00      	cmp	r3, #0
 800f338:	d00c      	beq.n	800f354 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800f33a:	68fb      	ldr	r3, [r7, #12]
 800f33c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f340:	2b00      	cmp	r3, #0
 800f342:	d007      	beq.n	800f354 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	681b      	ldr	r3, [r3, #0]
 800f348:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800f34c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f34e:	6878      	ldr	r0, [r7, #4]
 800f350:	f000 f907 	bl	800f562 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800f354:	68bb      	ldr	r3, [r7, #8]
 800f356:	f003 0320 	and.w	r3, r3, #32
 800f35a:	2b00      	cmp	r3, #0
 800f35c:	d00c      	beq.n	800f378 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800f35e:	68fb      	ldr	r3, [r7, #12]
 800f360:	f003 0320 	and.w	r3, r3, #32
 800f364:	2b00      	cmp	r3, #0
 800f366:	d007      	beq.n	800f378 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	681b      	ldr	r3, [r3, #0]
 800f36c:	f06f 0220 	mvn.w	r2, #32
 800f370:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f372:	6878      	ldr	r0, [r7, #4]
 800f374:	f000 fa6c 	bl	800f850 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f378:	bf00      	nop
 800f37a:	3710      	adds	r7, #16
 800f37c:	46bd      	mov	sp, r7
 800f37e:	bd80      	pop	{r7, pc}

0800f380 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800f380:	b580      	push	{r7, lr}
 800f382:	b084      	sub	sp, #16
 800f384:	af00      	add	r7, sp, #0
 800f386:	6078      	str	r0, [r7, #4]
 800f388:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f38a:	2300      	movs	r3, #0
 800f38c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f394:	2b01      	cmp	r3, #1
 800f396:	d101      	bne.n	800f39c <HAL_TIM_ConfigClockSource+0x1c>
 800f398:	2302      	movs	r3, #2
 800f39a:	e0b6      	b.n	800f50a <HAL_TIM_ConfigClockSource+0x18a>
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	2201      	movs	r2, #1
 800f3a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	2202      	movs	r2, #2
 800f3a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	681b      	ldr	r3, [r3, #0]
 800f3b0:	689b      	ldr	r3, [r3, #8]
 800f3b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800f3b4:	68bb      	ldr	r3, [r7, #8]
 800f3b6:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800f3ba:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800f3be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f3c0:	68bb      	ldr	r3, [r7, #8]
 800f3c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f3c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	681b      	ldr	r3, [r3, #0]
 800f3cc:	68ba      	ldr	r2, [r7, #8]
 800f3ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800f3d0:	683b      	ldr	r3, [r7, #0]
 800f3d2:	681b      	ldr	r3, [r3, #0]
 800f3d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f3d8:	d03e      	beq.n	800f458 <HAL_TIM_ConfigClockSource+0xd8>
 800f3da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f3de:	f200 8087 	bhi.w	800f4f0 <HAL_TIM_ConfigClockSource+0x170>
 800f3e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f3e6:	f000 8086 	beq.w	800f4f6 <HAL_TIM_ConfigClockSource+0x176>
 800f3ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f3ee:	d87f      	bhi.n	800f4f0 <HAL_TIM_ConfigClockSource+0x170>
 800f3f0:	2b70      	cmp	r3, #112	@ 0x70
 800f3f2:	d01a      	beq.n	800f42a <HAL_TIM_ConfigClockSource+0xaa>
 800f3f4:	2b70      	cmp	r3, #112	@ 0x70
 800f3f6:	d87b      	bhi.n	800f4f0 <HAL_TIM_ConfigClockSource+0x170>
 800f3f8:	2b60      	cmp	r3, #96	@ 0x60
 800f3fa:	d050      	beq.n	800f49e <HAL_TIM_ConfigClockSource+0x11e>
 800f3fc:	2b60      	cmp	r3, #96	@ 0x60
 800f3fe:	d877      	bhi.n	800f4f0 <HAL_TIM_ConfigClockSource+0x170>
 800f400:	2b50      	cmp	r3, #80	@ 0x50
 800f402:	d03c      	beq.n	800f47e <HAL_TIM_ConfigClockSource+0xfe>
 800f404:	2b50      	cmp	r3, #80	@ 0x50
 800f406:	d873      	bhi.n	800f4f0 <HAL_TIM_ConfigClockSource+0x170>
 800f408:	2b40      	cmp	r3, #64	@ 0x40
 800f40a:	d058      	beq.n	800f4be <HAL_TIM_ConfigClockSource+0x13e>
 800f40c:	2b40      	cmp	r3, #64	@ 0x40
 800f40e:	d86f      	bhi.n	800f4f0 <HAL_TIM_ConfigClockSource+0x170>
 800f410:	2b30      	cmp	r3, #48	@ 0x30
 800f412:	d064      	beq.n	800f4de <HAL_TIM_ConfigClockSource+0x15e>
 800f414:	2b30      	cmp	r3, #48	@ 0x30
 800f416:	d86b      	bhi.n	800f4f0 <HAL_TIM_ConfigClockSource+0x170>
 800f418:	2b20      	cmp	r3, #32
 800f41a:	d060      	beq.n	800f4de <HAL_TIM_ConfigClockSource+0x15e>
 800f41c:	2b20      	cmp	r3, #32
 800f41e:	d867      	bhi.n	800f4f0 <HAL_TIM_ConfigClockSource+0x170>
 800f420:	2b00      	cmp	r3, #0
 800f422:	d05c      	beq.n	800f4de <HAL_TIM_ConfigClockSource+0x15e>
 800f424:	2b10      	cmp	r3, #16
 800f426:	d05a      	beq.n	800f4de <HAL_TIM_ConfigClockSource+0x15e>
 800f428:	e062      	b.n	800f4f0 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f42e:	683b      	ldr	r3, [r7, #0]
 800f430:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f432:	683b      	ldr	r3, [r7, #0]
 800f434:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f436:	683b      	ldr	r3, [r7, #0]
 800f438:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f43a:	f000 f989 	bl	800f750 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	681b      	ldr	r3, [r3, #0]
 800f442:	689b      	ldr	r3, [r3, #8]
 800f444:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f446:	68bb      	ldr	r3, [r7, #8]
 800f448:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800f44c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	68ba      	ldr	r2, [r7, #8]
 800f454:	609a      	str	r2, [r3, #8]
      break;
 800f456:	e04f      	b.n	800f4f8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f45c:	683b      	ldr	r3, [r7, #0]
 800f45e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f460:	683b      	ldr	r3, [r7, #0]
 800f462:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f464:	683b      	ldr	r3, [r7, #0]
 800f466:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f468:	f000 f972 	bl	800f750 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	681b      	ldr	r3, [r3, #0]
 800f470:	689a      	ldr	r2, [r3, #8]
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	681b      	ldr	r3, [r3, #0]
 800f476:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f47a:	609a      	str	r2, [r3, #8]
      break;
 800f47c:	e03c      	b.n	800f4f8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f482:	683b      	ldr	r3, [r7, #0]
 800f484:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f486:	683b      	ldr	r3, [r7, #0]
 800f488:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f48a:	461a      	mov	r2, r3
 800f48c:	f000 f8e4 	bl	800f658 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	681b      	ldr	r3, [r3, #0]
 800f494:	2150      	movs	r1, #80	@ 0x50
 800f496:	4618      	mov	r0, r3
 800f498:	f000 f93d 	bl	800f716 <TIM_ITRx_SetConfig>
      break;
 800f49c:	e02c      	b.n	800f4f8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f4a2:	683b      	ldr	r3, [r7, #0]
 800f4a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f4a6:	683b      	ldr	r3, [r7, #0]
 800f4a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800f4aa:	461a      	mov	r2, r3
 800f4ac:	f000 f903 	bl	800f6b6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	681b      	ldr	r3, [r3, #0]
 800f4b4:	2160      	movs	r1, #96	@ 0x60
 800f4b6:	4618      	mov	r0, r3
 800f4b8:	f000 f92d 	bl	800f716 <TIM_ITRx_SetConfig>
      break;
 800f4bc:	e01c      	b.n	800f4f8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f4c2:	683b      	ldr	r3, [r7, #0]
 800f4c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f4c6:	683b      	ldr	r3, [r7, #0]
 800f4c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f4ca:	461a      	mov	r2, r3
 800f4cc:	f000 f8c4 	bl	800f658 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	681b      	ldr	r3, [r3, #0]
 800f4d4:	2140      	movs	r1, #64	@ 0x40
 800f4d6:	4618      	mov	r0, r3
 800f4d8:	f000 f91d 	bl	800f716 <TIM_ITRx_SetConfig>
      break;
 800f4dc:	e00c      	b.n	800f4f8 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	681a      	ldr	r2, [r3, #0]
 800f4e2:	683b      	ldr	r3, [r7, #0]
 800f4e4:	681b      	ldr	r3, [r3, #0]
 800f4e6:	4619      	mov	r1, r3
 800f4e8:	4610      	mov	r0, r2
 800f4ea:	f000 f914 	bl	800f716 <TIM_ITRx_SetConfig>
      break;
 800f4ee:	e003      	b.n	800f4f8 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800f4f0:	2301      	movs	r3, #1
 800f4f2:	73fb      	strb	r3, [r7, #15]
      break;
 800f4f4:	e000      	b.n	800f4f8 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800f4f6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	2201      	movs	r2, #1
 800f4fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	2200      	movs	r2, #0
 800f504:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f508:	7bfb      	ldrb	r3, [r7, #15]
}
 800f50a:	4618      	mov	r0, r3
 800f50c:	3710      	adds	r7, #16
 800f50e:	46bd      	mov	sp, r7
 800f510:	bd80      	pop	{r7, pc}

0800f512 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f512:	b480      	push	{r7}
 800f514:	b083      	sub	sp, #12
 800f516:	af00      	add	r7, sp, #0
 800f518:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800f51a:	bf00      	nop
 800f51c:	370c      	adds	r7, #12
 800f51e:	46bd      	mov	sp, r7
 800f520:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f524:	4770      	bx	lr

0800f526 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f526:	b480      	push	{r7}
 800f528:	b083      	sub	sp, #12
 800f52a:	af00      	add	r7, sp, #0
 800f52c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f52e:	bf00      	nop
 800f530:	370c      	adds	r7, #12
 800f532:	46bd      	mov	sp, r7
 800f534:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f538:	4770      	bx	lr

0800f53a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f53a:	b480      	push	{r7}
 800f53c:	b083      	sub	sp, #12
 800f53e:	af00      	add	r7, sp, #0
 800f540:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f542:	bf00      	nop
 800f544:	370c      	adds	r7, #12
 800f546:	46bd      	mov	sp, r7
 800f548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f54c:	4770      	bx	lr

0800f54e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f54e:	b480      	push	{r7}
 800f550:	b083      	sub	sp, #12
 800f552:	af00      	add	r7, sp, #0
 800f554:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f556:	bf00      	nop
 800f558:	370c      	adds	r7, #12
 800f55a:	46bd      	mov	sp, r7
 800f55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f560:	4770      	bx	lr

0800f562 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f562:	b480      	push	{r7}
 800f564:	b083      	sub	sp, #12
 800f566:	af00      	add	r7, sp, #0
 800f568:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f56a:	bf00      	nop
 800f56c:	370c      	adds	r7, #12
 800f56e:	46bd      	mov	sp, r7
 800f570:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f574:	4770      	bx	lr
	...

0800f578 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800f578:	b480      	push	{r7}
 800f57a:	b085      	sub	sp, #20
 800f57c:	af00      	add	r7, sp, #0
 800f57e:	6078      	str	r0, [r7, #4]
 800f580:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	681b      	ldr	r3, [r3, #0]
 800f586:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	4a30      	ldr	r2, [pc, #192]	@ (800f64c <TIM_Base_SetConfig+0xd4>)
 800f58c:	4293      	cmp	r3, r2
 800f58e:	d003      	beq.n	800f598 <TIM_Base_SetConfig+0x20>
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f596:	d108      	bne.n	800f5aa <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f598:	68fb      	ldr	r3, [r7, #12]
 800f59a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f59e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f5a0:	683b      	ldr	r3, [r7, #0]
 800f5a2:	685b      	ldr	r3, [r3, #4]
 800f5a4:	68fa      	ldr	r2, [r7, #12]
 800f5a6:	4313      	orrs	r3, r2
 800f5a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	4a27      	ldr	r2, [pc, #156]	@ (800f64c <TIM_Base_SetConfig+0xd4>)
 800f5ae:	4293      	cmp	r3, r2
 800f5b0:	d00b      	beq.n	800f5ca <TIM_Base_SetConfig+0x52>
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f5b8:	d007      	beq.n	800f5ca <TIM_Base_SetConfig+0x52>
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	4a24      	ldr	r2, [pc, #144]	@ (800f650 <TIM_Base_SetConfig+0xd8>)
 800f5be:	4293      	cmp	r3, r2
 800f5c0:	d003      	beq.n	800f5ca <TIM_Base_SetConfig+0x52>
 800f5c2:	687b      	ldr	r3, [r7, #4]
 800f5c4:	4a23      	ldr	r2, [pc, #140]	@ (800f654 <TIM_Base_SetConfig+0xdc>)
 800f5c6:	4293      	cmp	r3, r2
 800f5c8:	d108      	bne.n	800f5dc <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f5ca:	68fb      	ldr	r3, [r7, #12]
 800f5cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f5d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f5d2:	683b      	ldr	r3, [r7, #0]
 800f5d4:	68db      	ldr	r3, [r3, #12]
 800f5d6:	68fa      	ldr	r2, [r7, #12]
 800f5d8:	4313      	orrs	r3, r2
 800f5da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f5dc:	68fb      	ldr	r3, [r7, #12]
 800f5de:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800f5e2:	683b      	ldr	r3, [r7, #0]
 800f5e4:	695b      	ldr	r3, [r3, #20]
 800f5e6:	4313      	orrs	r3, r2
 800f5e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f5ea:	687b      	ldr	r3, [r7, #4]
 800f5ec:	68fa      	ldr	r2, [r7, #12]
 800f5ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f5f0:	683b      	ldr	r3, [r7, #0]
 800f5f2:	689a      	ldr	r2, [r3, #8]
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f5f8:	683b      	ldr	r3, [r7, #0]
 800f5fa:	681a      	ldr	r2, [r3, #0]
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	4a12      	ldr	r2, [pc, #72]	@ (800f64c <TIM_Base_SetConfig+0xd4>)
 800f604:	4293      	cmp	r3, r2
 800f606:	d007      	beq.n	800f618 <TIM_Base_SetConfig+0xa0>
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	4a11      	ldr	r2, [pc, #68]	@ (800f650 <TIM_Base_SetConfig+0xd8>)
 800f60c:	4293      	cmp	r3, r2
 800f60e:	d003      	beq.n	800f618 <TIM_Base_SetConfig+0xa0>
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	4a10      	ldr	r2, [pc, #64]	@ (800f654 <TIM_Base_SetConfig+0xdc>)
 800f614:	4293      	cmp	r3, r2
 800f616:	d103      	bne.n	800f620 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f618:	683b      	ldr	r3, [r7, #0]
 800f61a:	691a      	ldr	r2, [r3, #16]
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f620:	687b      	ldr	r3, [r7, #4]
 800f622:	2201      	movs	r2, #1
 800f624:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	691b      	ldr	r3, [r3, #16]
 800f62a:	f003 0301 	and.w	r3, r3, #1
 800f62e:	2b01      	cmp	r3, #1
 800f630:	d105      	bne.n	800f63e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800f632:	687b      	ldr	r3, [r7, #4]
 800f634:	691b      	ldr	r3, [r3, #16]
 800f636:	f023 0201 	bic.w	r2, r3, #1
 800f63a:	687b      	ldr	r3, [r7, #4]
 800f63c:	611a      	str	r2, [r3, #16]
  }
}
 800f63e:	bf00      	nop
 800f640:	3714      	adds	r7, #20
 800f642:	46bd      	mov	sp, r7
 800f644:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f648:	4770      	bx	lr
 800f64a:	bf00      	nop
 800f64c:	40012c00 	.word	0x40012c00
 800f650:	40014400 	.word	0x40014400
 800f654:	40014800 	.word	0x40014800

0800f658 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f658:	b480      	push	{r7}
 800f65a:	b087      	sub	sp, #28
 800f65c:	af00      	add	r7, sp, #0
 800f65e:	60f8      	str	r0, [r7, #12]
 800f660:	60b9      	str	r1, [r7, #8]
 800f662:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800f664:	68fb      	ldr	r3, [r7, #12]
 800f666:	6a1b      	ldr	r3, [r3, #32]
 800f668:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f66a:	68fb      	ldr	r3, [r7, #12]
 800f66c:	6a1b      	ldr	r3, [r3, #32]
 800f66e:	f023 0201 	bic.w	r2, r3, #1
 800f672:	68fb      	ldr	r3, [r7, #12]
 800f674:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f676:	68fb      	ldr	r3, [r7, #12]
 800f678:	699b      	ldr	r3, [r3, #24]
 800f67a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f67c:	693b      	ldr	r3, [r7, #16]
 800f67e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800f682:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f684:	687b      	ldr	r3, [r7, #4]
 800f686:	011b      	lsls	r3, r3, #4
 800f688:	693a      	ldr	r2, [r7, #16]
 800f68a:	4313      	orrs	r3, r2
 800f68c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f68e:	697b      	ldr	r3, [r7, #20]
 800f690:	f023 030a 	bic.w	r3, r3, #10
 800f694:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800f696:	697a      	ldr	r2, [r7, #20]
 800f698:	68bb      	ldr	r3, [r7, #8]
 800f69a:	4313      	orrs	r3, r2
 800f69c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f69e:	68fb      	ldr	r3, [r7, #12]
 800f6a0:	693a      	ldr	r2, [r7, #16]
 800f6a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f6a4:	68fb      	ldr	r3, [r7, #12]
 800f6a6:	697a      	ldr	r2, [r7, #20]
 800f6a8:	621a      	str	r2, [r3, #32]
}
 800f6aa:	bf00      	nop
 800f6ac:	371c      	adds	r7, #28
 800f6ae:	46bd      	mov	sp, r7
 800f6b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6b4:	4770      	bx	lr

0800f6b6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f6b6:	b480      	push	{r7}
 800f6b8:	b087      	sub	sp, #28
 800f6ba:	af00      	add	r7, sp, #0
 800f6bc:	60f8      	str	r0, [r7, #12]
 800f6be:	60b9      	str	r1, [r7, #8]
 800f6c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800f6c2:	68fb      	ldr	r3, [r7, #12]
 800f6c4:	6a1b      	ldr	r3, [r3, #32]
 800f6c6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f6c8:	68fb      	ldr	r3, [r7, #12]
 800f6ca:	6a1b      	ldr	r3, [r3, #32]
 800f6cc:	f023 0210 	bic.w	r2, r3, #16
 800f6d0:	68fb      	ldr	r3, [r7, #12]
 800f6d2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f6d4:	68fb      	ldr	r3, [r7, #12]
 800f6d6:	699b      	ldr	r3, [r3, #24]
 800f6d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f6da:	693b      	ldr	r3, [r7, #16]
 800f6dc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800f6e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	031b      	lsls	r3, r3, #12
 800f6e6:	693a      	ldr	r2, [r7, #16]
 800f6e8:	4313      	orrs	r3, r2
 800f6ea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f6ec:	697b      	ldr	r3, [r7, #20]
 800f6ee:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800f6f2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800f6f4:	68bb      	ldr	r3, [r7, #8]
 800f6f6:	011b      	lsls	r3, r3, #4
 800f6f8:	697a      	ldr	r2, [r7, #20]
 800f6fa:	4313      	orrs	r3, r2
 800f6fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f6fe:	68fb      	ldr	r3, [r7, #12]
 800f700:	693a      	ldr	r2, [r7, #16]
 800f702:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f704:	68fb      	ldr	r3, [r7, #12]
 800f706:	697a      	ldr	r2, [r7, #20]
 800f708:	621a      	str	r2, [r3, #32]
}
 800f70a:	bf00      	nop
 800f70c:	371c      	adds	r7, #28
 800f70e:	46bd      	mov	sp, r7
 800f710:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f714:	4770      	bx	lr

0800f716 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800f716:	b480      	push	{r7}
 800f718:	b085      	sub	sp, #20
 800f71a:	af00      	add	r7, sp, #0
 800f71c:	6078      	str	r0, [r7, #4]
 800f71e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	689b      	ldr	r3, [r3, #8]
 800f724:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800f726:	68fb      	ldr	r3, [r7, #12]
 800f728:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800f72c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f730:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f732:	683a      	ldr	r2, [r7, #0]
 800f734:	68fb      	ldr	r3, [r7, #12]
 800f736:	4313      	orrs	r3, r2
 800f738:	f043 0307 	orr.w	r3, r3, #7
 800f73c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	68fa      	ldr	r2, [r7, #12]
 800f742:	609a      	str	r2, [r3, #8]
}
 800f744:	bf00      	nop
 800f746:	3714      	adds	r7, #20
 800f748:	46bd      	mov	sp, r7
 800f74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f74e:	4770      	bx	lr

0800f750 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800f750:	b480      	push	{r7}
 800f752:	b087      	sub	sp, #28
 800f754:	af00      	add	r7, sp, #0
 800f756:	60f8      	str	r0, [r7, #12]
 800f758:	60b9      	str	r1, [r7, #8]
 800f75a:	607a      	str	r2, [r7, #4]
 800f75c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800f75e:	68fb      	ldr	r3, [r7, #12]
 800f760:	689b      	ldr	r3, [r3, #8]
 800f762:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f764:	697b      	ldr	r3, [r7, #20]
 800f766:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f76a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800f76c:	683b      	ldr	r3, [r7, #0]
 800f76e:	021a      	lsls	r2, r3, #8
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	431a      	orrs	r2, r3
 800f774:	68bb      	ldr	r3, [r7, #8]
 800f776:	4313      	orrs	r3, r2
 800f778:	697a      	ldr	r2, [r7, #20]
 800f77a:	4313      	orrs	r3, r2
 800f77c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f77e:	68fb      	ldr	r3, [r7, #12]
 800f780:	697a      	ldr	r2, [r7, #20]
 800f782:	609a      	str	r2, [r3, #8]
}
 800f784:	bf00      	nop
 800f786:	371c      	adds	r7, #28
 800f788:	46bd      	mov	sp, r7
 800f78a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f78e:	4770      	bx	lr

0800f790 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f790:	b480      	push	{r7}
 800f792:	b085      	sub	sp, #20
 800f794:	af00      	add	r7, sp, #0
 800f796:	6078      	str	r0, [r7, #4]
 800f798:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f7a0:	2b01      	cmp	r3, #1
 800f7a2:	d101      	bne.n	800f7a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800f7a4:	2302      	movs	r3, #2
 800f7a6:	e04a      	b.n	800f83e <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800f7a8:	687b      	ldr	r3, [r7, #4]
 800f7aa:	2201      	movs	r2, #1
 800f7ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f7b0:	687b      	ldr	r3, [r7, #4]
 800f7b2:	2202      	movs	r2, #2
 800f7b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f7b8:	687b      	ldr	r3, [r7, #4]
 800f7ba:	681b      	ldr	r3, [r3, #0]
 800f7bc:	685b      	ldr	r3, [r3, #4]
 800f7be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f7c0:	687b      	ldr	r3, [r7, #4]
 800f7c2:	681b      	ldr	r3, [r3, #0]
 800f7c4:	689b      	ldr	r3, [r3, #8]
 800f7c6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	681b      	ldr	r3, [r3, #0]
 800f7cc:	4a1f      	ldr	r2, [pc, #124]	@ (800f84c <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800f7ce:	4293      	cmp	r3, r2
 800f7d0:	d108      	bne.n	800f7e4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800f7d2:	68fb      	ldr	r3, [r7, #12]
 800f7d4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800f7d8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800f7da:	683b      	ldr	r3, [r7, #0]
 800f7dc:	685b      	ldr	r3, [r3, #4]
 800f7de:	68fa      	ldr	r2, [r7, #12]
 800f7e0:	4313      	orrs	r3, r2
 800f7e2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f7e4:	68fb      	ldr	r3, [r7, #12]
 800f7e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f7ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f7ec:	683b      	ldr	r3, [r7, #0]
 800f7ee:	681b      	ldr	r3, [r3, #0]
 800f7f0:	68fa      	ldr	r2, [r7, #12]
 800f7f2:	4313      	orrs	r3, r2
 800f7f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	681b      	ldr	r3, [r3, #0]
 800f7fa:	68fa      	ldr	r2, [r7, #12]
 800f7fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f7fe:	687b      	ldr	r3, [r7, #4]
 800f800:	681b      	ldr	r3, [r3, #0]
 800f802:	4a12      	ldr	r2, [pc, #72]	@ (800f84c <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800f804:	4293      	cmp	r3, r2
 800f806:	d004      	beq.n	800f812 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	681b      	ldr	r3, [r3, #0]
 800f80c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f810:	d10c      	bne.n	800f82c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f812:	68bb      	ldr	r3, [r7, #8]
 800f814:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f818:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f81a:	683b      	ldr	r3, [r7, #0]
 800f81c:	689b      	ldr	r3, [r3, #8]
 800f81e:	68ba      	ldr	r2, [r7, #8]
 800f820:	4313      	orrs	r3, r2
 800f822:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	681b      	ldr	r3, [r3, #0]
 800f828:	68ba      	ldr	r2, [r7, #8]
 800f82a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	2201      	movs	r2, #1
 800f830:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f834:	687b      	ldr	r3, [r7, #4]
 800f836:	2200      	movs	r2, #0
 800f838:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f83c:	2300      	movs	r3, #0
}
 800f83e:	4618      	mov	r0, r3
 800f840:	3714      	adds	r7, #20
 800f842:	46bd      	mov	sp, r7
 800f844:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f848:	4770      	bx	lr
 800f84a:	bf00      	nop
 800f84c:	40012c00 	.word	0x40012c00

0800f850 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800f850:	b480      	push	{r7}
 800f852:	b083      	sub	sp, #12
 800f854:	af00      	add	r7, sp, #0
 800f856:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800f858:	bf00      	nop
 800f85a:	370c      	adds	r7, #12
 800f85c:	46bd      	mov	sp, r7
 800f85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f862:	4770      	bx	lr

0800f864 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800f864:	b480      	push	{r7}
 800f866:	b083      	sub	sp, #12
 800f868:	af00      	add	r7, sp, #0
 800f86a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800f86c:	bf00      	nop
 800f86e:	370c      	adds	r7, #12
 800f870:	46bd      	mov	sp, r7
 800f872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f876:	4770      	bx	lr

0800f878 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800f878:	b480      	push	{r7}
 800f87a:	b083      	sub	sp, #12
 800f87c:	af00      	add	r7, sp, #0
 800f87e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800f880:	bf00      	nop
 800f882:	370c      	adds	r7, #12
 800f884:	46bd      	mov	sp, r7
 800f886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f88a:	4770      	bx	lr

0800f88c <LL_RCC_GetUSARTClockSource>:
{
 800f88c:	b480      	push	{r7}
 800f88e:	b083      	sub	sp, #12
 800f890:	af00      	add	r7, sp, #0
 800f892:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 800f894:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f898:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	4013      	ands	r3, r2
}
 800f8a0:	4618      	mov	r0, r3
 800f8a2:	370c      	adds	r7, #12
 800f8a4:	46bd      	mov	sp, r7
 800f8a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8aa:	4770      	bx	lr

0800f8ac <LL_RCC_GetLPUARTClockSource>:
{
 800f8ac:	b480      	push	{r7}
 800f8ae:	b083      	sub	sp, #12
 800f8b0:	af00      	add	r7, sp, #0
 800f8b2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800f8b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f8b8:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	4013      	ands	r3, r2
}
 800f8c0:	4618      	mov	r0, r3
 800f8c2:	370c      	adds	r7, #12
 800f8c4:	46bd      	mov	sp, r7
 800f8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8ca:	4770      	bx	lr

0800f8cc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f8cc:	b580      	push	{r7, lr}
 800f8ce:	b082      	sub	sp, #8
 800f8d0:	af00      	add	r7, sp, #0
 800f8d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f8d4:	687b      	ldr	r3, [r7, #4]
 800f8d6:	2b00      	cmp	r3, #0
 800f8d8:	d101      	bne.n	800f8de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f8da:	2301      	movs	r3, #1
 800f8dc:	e042      	b.n	800f964 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800f8de:	687b      	ldr	r3, [r7, #4]
 800f8e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f8e4:	2b00      	cmp	r3, #0
 800f8e6:	d106      	bne.n	800f8f6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	2200      	movs	r2, #0
 800f8ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f8f0:	6878      	ldr	r0, [r7, #4]
 800f8f2:	f7f7 fca7 	bl	8007244 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f8f6:	687b      	ldr	r3, [r7, #4]
 800f8f8:	2224      	movs	r2, #36	@ 0x24
 800f8fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800f8fe:	687b      	ldr	r3, [r7, #4]
 800f900:	681b      	ldr	r3, [r3, #0]
 800f902:	681a      	ldr	r2, [r3, #0]
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	681b      	ldr	r3, [r3, #0]
 800f908:	f022 0201 	bic.w	r2, r2, #1
 800f90c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f912:	2b00      	cmp	r3, #0
 800f914:	d002      	beq.n	800f91c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800f916:	6878      	ldr	r0, [r7, #4]
 800f918:	f000 ff16 	bl	8010748 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f91c:	6878      	ldr	r0, [r7, #4]
 800f91e:	f000 fceb 	bl	80102f8 <UART_SetConfig>
 800f922:	4603      	mov	r3, r0
 800f924:	2b01      	cmp	r3, #1
 800f926:	d101      	bne.n	800f92c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800f928:	2301      	movs	r3, #1
 800f92a:	e01b      	b.n	800f964 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f92c:	687b      	ldr	r3, [r7, #4]
 800f92e:	681b      	ldr	r3, [r3, #0]
 800f930:	685a      	ldr	r2, [r3, #4]
 800f932:	687b      	ldr	r3, [r7, #4]
 800f934:	681b      	ldr	r3, [r3, #0]
 800f936:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800f93a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f93c:	687b      	ldr	r3, [r7, #4]
 800f93e:	681b      	ldr	r3, [r3, #0]
 800f940:	689a      	ldr	r2, [r3, #8]
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	681b      	ldr	r3, [r3, #0]
 800f946:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800f94a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800f94c:	687b      	ldr	r3, [r7, #4]
 800f94e:	681b      	ldr	r3, [r3, #0]
 800f950:	681a      	ldr	r2, [r3, #0]
 800f952:	687b      	ldr	r3, [r7, #4]
 800f954:	681b      	ldr	r3, [r3, #0]
 800f956:	f042 0201 	orr.w	r2, r2, #1
 800f95a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800f95c:	6878      	ldr	r0, [r7, #4]
 800f95e:	f000 ff95 	bl	801088c <UART_CheckIdleState>
 800f962:	4603      	mov	r3, r0
}
 800f964:	4618      	mov	r0, r3
 800f966:	3708      	adds	r7, #8
 800f968:	46bd      	mov	sp, r7
 800f96a:	bd80      	pop	{r7, pc}

0800f96c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f96c:	b580      	push	{r7, lr}
 800f96e:	b08a      	sub	sp, #40	@ 0x28
 800f970:	af00      	add	r7, sp, #0
 800f972:	60f8      	str	r0, [r7, #12]
 800f974:	60b9      	str	r1, [r7, #8]
 800f976:	4613      	mov	r3, r2
 800f978:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800f97a:	68fb      	ldr	r3, [r7, #12]
 800f97c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f980:	2b20      	cmp	r3, #32
 800f982:	d137      	bne.n	800f9f4 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800f984:	68bb      	ldr	r3, [r7, #8]
 800f986:	2b00      	cmp	r3, #0
 800f988:	d002      	beq.n	800f990 <HAL_UART_Receive_DMA+0x24>
 800f98a:	88fb      	ldrh	r3, [r7, #6]
 800f98c:	2b00      	cmp	r3, #0
 800f98e:	d101      	bne.n	800f994 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800f990:	2301      	movs	r3, #1
 800f992:	e030      	b.n	800f9f6 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f994:	68fb      	ldr	r3, [r7, #12]
 800f996:	2200      	movs	r2, #0
 800f998:	66da      	str	r2, [r3, #108]	@ 0x6c

#if defined(LPUART1)
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800f99a:	68fb      	ldr	r3, [r7, #12]
 800f99c:	681b      	ldr	r3, [r3, #0]
 800f99e:	4a18      	ldr	r2, [pc, #96]	@ (800fa00 <HAL_UART_Receive_DMA+0x94>)
 800f9a0:	4293      	cmp	r3, r2
 800f9a2:	d01f      	beq.n	800f9e4 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800f9a4:	68fb      	ldr	r3, [r7, #12]
 800f9a6:	681b      	ldr	r3, [r3, #0]
 800f9a8:	685b      	ldr	r3, [r3, #4]
 800f9aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f9ae:	2b00      	cmp	r3, #0
 800f9b0:	d018      	beq.n	800f9e4 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800f9b2:	68fb      	ldr	r3, [r7, #12]
 800f9b4:	681b      	ldr	r3, [r3, #0]
 800f9b6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9b8:	697b      	ldr	r3, [r7, #20]
 800f9ba:	e853 3f00 	ldrex	r3, [r3]
 800f9be:	613b      	str	r3, [r7, #16]
   return(result);
 800f9c0:	693b      	ldr	r3, [r7, #16]
 800f9c2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800f9c6:	627b      	str	r3, [r7, #36]	@ 0x24
 800f9c8:	68fb      	ldr	r3, [r7, #12]
 800f9ca:	681b      	ldr	r3, [r3, #0]
 800f9cc:	461a      	mov	r2, r3
 800f9ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9d0:	623b      	str	r3, [r7, #32]
 800f9d2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f9d4:	69f9      	ldr	r1, [r7, #28]
 800f9d6:	6a3a      	ldr	r2, [r7, #32]
 800f9d8:	e841 2300 	strex	r3, r2, [r1]
 800f9dc:	61bb      	str	r3, [r7, #24]
   return(result);
 800f9de:	69bb      	ldr	r3, [r7, #24]
 800f9e0:	2b00      	cmp	r3, #0
 800f9e2:	d1e6      	bne.n	800f9b2 <HAL_UART_Receive_DMA+0x46>
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
    }
#endif /* LPUART1 */

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800f9e4:	88fb      	ldrh	r3, [r7, #6]
 800f9e6:	461a      	mov	r2, r3
 800f9e8:	68b9      	ldr	r1, [r7, #8]
 800f9ea:	68f8      	ldr	r0, [r7, #12]
 800f9ec:	f001 f866 	bl	8010abc <UART_Start_Receive_DMA>
 800f9f0:	4603      	mov	r3, r0
 800f9f2:	e000      	b.n	800f9f6 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800f9f4:	2302      	movs	r3, #2
  }
}
 800f9f6:	4618      	mov	r0, r3
 800f9f8:	3728      	adds	r7, #40	@ 0x28
 800f9fa:	46bd      	mov	sp, r7
 800f9fc:	bd80      	pop	{r7, pc}
 800f9fe:	bf00      	nop
 800fa00:	40008000 	.word	0x40008000

0800fa04 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 800fa04:	b580      	push	{r7, lr}
 800fa06:	b0a0      	sub	sp, #128	@ 0x80
 800fa08:	af00      	add	r7, sp, #0
 800fa0a:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	681b      	ldr	r3, [r3, #0]
 800fa10:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fa14:	e853 3f00 	ldrex	r3, [r3]
 800fa18:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800fa1a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fa1c:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 800fa20:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800fa22:	687b      	ldr	r3, [r7, #4]
 800fa24:	681b      	ldr	r3, [r3, #0]
 800fa26:	461a      	mov	r2, r3
 800fa28:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800fa2a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800fa2c:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa2e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800fa30:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800fa32:	e841 2300 	strex	r3, r2, [r1]
 800fa36:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800fa38:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fa3a:	2b00      	cmp	r3, #0
 800fa3c:	d1e6      	bne.n	800fa0c <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	681b      	ldr	r3, [r3, #0]
 800fa42:	3308      	adds	r3, #8
 800fa44:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fa48:	e853 3f00 	ldrex	r3, [r3]
 800fa4c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800fa4e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fa50:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
 800fa54:	f023 0301 	bic.w	r3, r3, #1
 800fa58:	67bb      	str	r3, [r7, #120]	@ 0x78
 800fa5a:	687b      	ldr	r3, [r7, #4]
 800fa5c:	681b      	ldr	r3, [r3, #0]
 800fa5e:	3308      	adds	r3, #8
 800fa60:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800fa62:	657a      	str	r2, [r7, #84]	@ 0x54
 800fa64:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa66:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800fa68:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800fa6a:	e841 2300 	strex	r3, r2, [r1]
 800fa6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800fa70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fa72:	2b00      	cmp	r3, #0
 800fa74:	d1e3      	bne.n	800fa3e <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fa7a:	2b01      	cmp	r3, #1
 800fa7c:	d118      	bne.n	800fab0 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800fa7e:	687b      	ldr	r3, [r7, #4]
 800fa80:	681b      	ldr	r3, [r3, #0]
 800fa82:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fa86:	e853 3f00 	ldrex	r3, [r3]
 800fa8a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800fa8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa8e:	f023 0310 	bic.w	r3, r3, #16
 800fa92:	677b      	str	r3, [r7, #116]	@ 0x74
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	681b      	ldr	r3, [r3, #0]
 800fa98:	461a      	mov	r2, r3
 800fa9a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800fa9c:	643b      	str	r3, [r7, #64]	@ 0x40
 800fa9e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800faa0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800faa2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800faa4:	e841 2300 	strex	r3, r2, [r1]
 800faa8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800faaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800faac:	2b00      	cmp	r3, #0
 800faae:	d1e6      	bne.n	800fa7e <HAL_UART_Abort+0x7a>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	681b      	ldr	r3, [r3, #0]
 800fab4:	689b      	ldr	r3, [r3, #8]
 800fab6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800faba:	2b80      	cmp	r3, #128	@ 0x80
 800fabc:	d137      	bne.n	800fb2e <HAL_UART_Abort+0x12a>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	681b      	ldr	r3, [r3, #0]
 800fac2:	3308      	adds	r3, #8
 800fac4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fac6:	6a3b      	ldr	r3, [r7, #32]
 800fac8:	e853 3f00 	ldrex	r3, [r3]
 800facc:	61fb      	str	r3, [r7, #28]
   return(result);
 800face:	69fb      	ldr	r3, [r7, #28]
 800fad0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fad4:	673b      	str	r3, [r7, #112]	@ 0x70
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	681b      	ldr	r3, [r3, #0]
 800fada:	3308      	adds	r3, #8
 800fadc:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800fade:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800fae0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fae2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fae4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fae6:	e841 2300 	strex	r3, r2, [r1]
 800faea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800faec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800faee:	2b00      	cmp	r3, #0
 800faf0:	d1e5      	bne.n	800fabe <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800faf6:	2b00      	cmp	r3, #0
 800faf8:	d019      	beq.n	800fb2e <HAL_UART_Abort+0x12a>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800fafa:	687b      	ldr	r3, [r7, #4]
 800fafc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fafe:	2200      	movs	r2, #0
 800fb00:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fb06:	4618      	mov	r0, r3
 800fb08:	f7f9 f8df 	bl	8008cca <HAL_DMA_Abort>
 800fb0c:	4603      	mov	r3, r0
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	d00d      	beq.n	800fb2e <HAL_UART_Abort+0x12a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800fb12:	687b      	ldr	r3, [r7, #4]
 800fb14:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fb16:	4618      	mov	r0, r3
 800fb18:	f7f9 fa44 	bl	8008fa4 <HAL_DMA_GetError>
 800fb1c:	4603      	mov	r3, r0
 800fb1e:	2b20      	cmp	r3, #32
 800fb20:	d105      	bne.n	800fb2e <HAL_UART_Abort+0x12a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800fb22:	687b      	ldr	r3, [r7, #4]
 800fb24:	2210      	movs	r2, #16
 800fb26:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800fb2a:	2303      	movs	r3, #3
 800fb2c:	e073      	b.n	800fc16 <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fb2e:	687b      	ldr	r3, [r7, #4]
 800fb30:	681b      	ldr	r3, [r3, #0]
 800fb32:	689b      	ldr	r3, [r3, #8]
 800fb34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fb38:	2b40      	cmp	r3, #64	@ 0x40
 800fb3a:	d13b      	bne.n	800fbb4 <HAL_UART_Abort+0x1b0>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fb3c:	687b      	ldr	r3, [r7, #4]
 800fb3e:	681b      	ldr	r3, [r3, #0]
 800fb40:	3308      	adds	r3, #8
 800fb42:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb44:	68fb      	ldr	r3, [r7, #12]
 800fb46:	e853 3f00 	ldrex	r3, [r3]
 800fb4a:	60bb      	str	r3, [r7, #8]
   return(result);
 800fb4c:	68bb      	ldr	r3, [r7, #8]
 800fb4e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fb52:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	681b      	ldr	r3, [r3, #0]
 800fb58:	3308      	adds	r3, #8
 800fb5a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800fb5c:	61ba      	str	r2, [r7, #24]
 800fb5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb60:	6979      	ldr	r1, [r7, #20]
 800fb62:	69ba      	ldr	r2, [r7, #24]
 800fb64:	e841 2300 	strex	r3, r2, [r1]
 800fb68:	613b      	str	r3, [r7, #16]
   return(result);
 800fb6a:	693b      	ldr	r3, [r7, #16]
 800fb6c:	2b00      	cmp	r3, #0
 800fb6e:	d1e5      	bne.n	800fb3c <HAL_UART_Abort+0x138>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800fb70:	687b      	ldr	r3, [r7, #4]
 800fb72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb76:	2b00      	cmp	r3, #0
 800fb78:	d01c      	beq.n	800fbb4 <HAL_UART_Abort+0x1b0>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800fb7a:	687b      	ldr	r3, [r7, #4]
 800fb7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb80:	2200      	movs	r2, #0
 800fb82:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800fb84:	687b      	ldr	r3, [r7, #4]
 800fb86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb8a:	4618      	mov	r0, r3
 800fb8c:	f7f9 f89d 	bl	8008cca <HAL_DMA_Abort>
 800fb90:	4603      	mov	r3, r0
 800fb92:	2b00      	cmp	r3, #0
 800fb94:	d00e      	beq.n	800fbb4 <HAL_UART_Abort+0x1b0>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800fb96:	687b      	ldr	r3, [r7, #4]
 800fb98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb9c:	4618      	mov	r0, r3
 800fb9e:	f7f9 fa01 	bl	8008fa4 <HAL_DMA_GetError>
 800fba2:	4603      	mov	r3, r0
 800fba4:	2b20      	cmp	r3, #32
 800fba6:	d105      	bne.n	800fbb4 <HAL_UART_Abort+0x1b0>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	2210      	movs	r2, #16
 800fbac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800fbb0:	2303      	movs	r3, #3
 800fbb2:	e030      	b.n	800fc16 <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	2200      	movs	r2, #0
 800fbb8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 800fbbc:	687b      	ldr	r3, [r7, #4]
 800fbbe:	2200      	movs	r2, #0
 800fbc0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	681b      	ldr	r3, [r3, #0]
 800fbc8:	220f      	movs	r2, #15
 800fbca:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800fbcc:	687b      	ldr	r3, [r7, #4]
 800fbce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fbd0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fbd4:	d107      	bne.n	800fbe6 <HAL_UART_Abort+0x1e2>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	681b      	ldr	r3, [r3, #0]
 800fbda:	699a      	ldr	r2, [r3, #24]
 800fbdc:	687b      	ldr	r3, [r7, #4]
 800fbde:	681b      	ldr	r3, [r3, #0]
 800fbe0:	f042 0210 	orr.w	r2, r2, #16
 800fbe4:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	681b      	ldr	r3, [r3, #0]
 800fbea:	699a      	ldr	r2, [r3, #24]
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	681b      	ldr	r3, [r3, #0]
 800fbf0:	f042 0208 	orr.w	r2, r2, #8
 800fbf4:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	2220      	movs	r2, #32
 800fbfa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	2220      	movs	r2, #32
 800fc02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fc06:	687b      	ldr	r3, [r7, #4]
 800fc08:	2200      	movs	r2, #0
 800fc0a:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	2200      	movs	r2, #0
 800fc10:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 800fc14:	2300      	movs	r3, #0
}
 800fc16:	4618      	mov	r0, r3
 800fc18:	3780      	adds	r7, #128	@ 0x80
 800fc1a:	46bd      	mov	sp, r7
 800fc1c:	bd80      	pop	{r7, pc}
	...

0800fc20 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800fc20:	b580      	push	{r7, lr}
 800fc22:	b0ba      	sub	sp, #232	@ 0xe8
 800fc24:	af00      	add	r7, sp, #0
 800fc26:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800fc28:	687b      	ldr	r3, [r7, #4]
 800fc2a:	681b      	ldr	r3, [r3, #0]
 800fc2c:	69db      	ldr	r3, [r3, #28]
 800fc2e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800fc32:	687b      	ldr	r3, [r7, #4]
 800fc34:	681b      	ldr	r3, [r3, #0]
 800fc36:	681b      	ldr	r3, [r3, #0]
 800fc38:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	681b      	ldr	r3, [r3, #0]
 800fc40:	689b      	ldr	r3, [r3, #8]
 800fc42:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800fc46:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800fc4a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800fc4e:	4013      	ands	r3, r2
 800fc50:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800fc54:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800fc58:	2b00      	cmp	r3, #0
 800fc5a:	d11b      	bne.n	800fc94 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800fc5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fc60:	f003 0320 	and.w	r3, r3, #32
 800fc64:	2b00      	cmp	r3, #0
 800fc66:	d015      	beq.n	800fc94 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800fc68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fc6c:	f003 0320 	and.w	r3, r3, #32
 800fc70:	2b00      	cmp	r3, #0
 800fc72:	d105      	bne.n	800fc80 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800fc74:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fc78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800fc7c:	2b00      	cmp	r3, #0
 800fc7e:	d009      	beq.n	800fc94 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	f000 8300 	beq.w	801028a <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fc8e:	6878      	ldr	r0, [r7, #4]
 800fc90:	4798      	blx	r3
      }
      return;
 800fc92:	e2fa      	b.n	801028a <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800fc94:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800fc98:	2b00      	cmp	r3, #0
 800fc9a:	f000 8123 	beq.w	800fee4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800fc9e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800fca2:	4b8d      	ldr	r3, [pc, #564]	@ (800fed8 <HAL_UART_IRQHandler+0x2b8>)
 800fca4:	4013      	ands	r3, r2
 800fca6:	2b00      	cmp	r3, #0
 800fca8:	d106      	bne.n	800fcb8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800fcaa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800fcae:	4b8b      	ldr	r3, [pc, #556]	@ (800fedc <HAL_UART_IRQHandler+0x2bc>)
 800fcb0:	4013      	ands	r3, r2
 800fcb2:	2b00      	cmp	r3, #0
 800fcb4:	f000 8116 	beq.w	800fee4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800fcb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fcbc:	f003 0301 	and.w	r3, r3, #1
 800fcc0:	2b00      	cmp	r3, #0
 800fcc2:	d011      	beq.n	800fce8 <HAL_UART_IRQHandler+0xc8>
 800fcc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fcc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fccc:	2b00      	cmp	r3, #0
 800fcce:	d00b      	beq.n	800fce8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800fcd0:	687b      	ldr	r3, [r7, #4]
 800fcd2:	681b      	ldr	r3, [r3, #0]
 800fcd4:	2201      	movs	r2, #1
 800fcd6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fcde:	f043 0201 	orr.w	r2, r3, #1
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fce8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fcec:	f003 0302 	and.w	r3, r3, #2
 800fcf0:	2b00      	cmp	r3, #0
 800fcf2:	d011      	beq.n	800fd18 <HAL_UART_IRQHandler+0xf8>
 800fcf4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fcf8:	f003 0301 	and.w	r3, r3, #1
 800fcfc:	2b00      	cmp	r3, #0
 800fcfe:	d00b      	beq.n	800fd18 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800fd00:	687b      	ldr	r3, [r7, #4]
 800fd02:	681b      	ldr	r3, [r3, #0]
 800fd04:	2202      	movs	r2, #2
 800fd06:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fd0e:	f043 0204 	orr.w	r2, r3, #4
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fd18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fd1c:	f003 0304 	and.w	r3, r3, #4
 800fd20:	2b00      	cmp	r3, #0
 800fd22:	d011      	beq.n	800fd48 <HAL_UART_IRQHandler+0x128>
 800fd24:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fd28:	f003 0301 	and.w	r3, r3, #1
 800fd2c:	2b00      	cmp	r3, #0
 800fd2e:	d00b      	beq.n	800fd48 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	681b      	ldr	r3, [r3, #0]
 800fd34:	2204      	movs	r2, #4
 800fd36:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800fd38:	687b      	ldr	r3, [r7, #4]
 800fd3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fd3e:	f043 0202 	orr.w	r2, r3, #2
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800fd48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fd4c:	f003 0308 	and.w	r3, r3, #8
 800fd50:	2b00      	cmp	r3, #0
 800fd52:	d017      	beq.n	800fd84 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800fd54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fd58:	f003 0320 	and.w	r3, r3, #32
 800fd5c:	2b00      	cmp	r3, #0
 800fd5e:	d105      	bne.n	800fd6c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800fd60:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800fd64:	4b5c      	ldr	r3, [pc, #368]	@ (800fed8 <HAL_UART_IRQHandler+0x2b8>)
 800fd66:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800fd68:	2b00      	cmp	r3, #0
 800fd6a:	d00b      	beq.n	800fd84 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	681b      	ldr	r3, [r3, #0]
 800fd70:	2208      	movs	r2, #8
 800fd72:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fd7a:	f043 0208 	orr.w	r2, r3, #8
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800fd84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fd88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fd8c:	2b00      	cmp	r3, #0
 800fd8e:	d012      	beq.n	800fdb6 <HAL_UART_IRQHandler+0x196>
 800fd90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fd94:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800fd98:	2b00      	cmp	r3, #0
 800fd9a:	d00c      	beq.n	800fdb6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800fd9c:	687b      	ldr	r3, [r7, #4]
 800fd9e:	681b      	ldr	r3, [r3, #0]
 800fda0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800fda4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fdac:	f043 0220 	orr.w	r2, r3, #32
 800fdb0:	687b      	ldr	r3, [r7, #4]
 800fdb2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fdbc:	2b00      	cmp	r3, #0
 800fdbe:	f000 8266 	beq.w	801028e <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800fdc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fdc6:	f003 0320 	and.w	r3, r3, #32
 800fdca:	2b00      	cmp	r3, #0
 800fdcc:	d013      	beq.n	800fdf6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800fdce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fdd2:	f003 0320 	and.w	r3, r3, #32
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	d105      	bne.n	800fde6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800fdda:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fdde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800fde2:	2b00      	cmp	r3, #0
 800fde4:	d007      	beq.n	800fdf6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800fde6:	687b      	ldr	r3, [r7, #4]
 800fde8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fdea:	2b00      	cmp	r3, #0
 800fdec:	d003      	beq.n	800fdf6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800fdee:	687b      	ldr	r3, [r7, #4]
 800fdf0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fdf2:	6878      	ldr	r0, [r7, #4]
 800fdf4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fdfc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	681b      	ldr	r3, [r3, #0]
 800fe04:	689b      	ldr	r3, [r3, #8]
 800fe06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fe0a:	2b40      	cmp	r3, #64	@ 0x40
 800fe0c:	d005      	beq.n	800fe1a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800fe0e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800fe12:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800fe16:	2b00      	cmp	r3, #0
 800fe18:	d054      	beq.n	800fec4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800fe1a:	6878      	ldr	r0, [r7, #4]
 800fe1c:	f000 ff35 	bl	8010c8a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	681b      	ldr	r3, [r3, #0]
 800fe24:	689b      	ldr	r3, [r3, #8]
 800fe26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fe2a:	2b40      	cmp	r3, #64	@ 0x40
 800fe2c:	d146      	bne.n	800febc <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fe2e:	687b      	ldr	r3, [r7, #4]
 800fe30:	681b      	ldr	r3, [r3, #0]
 800fe32:	3308      	adds	r3, #8
 800fe34:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe38:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800fe3c:	e853 3f00 	ldrex	r3, [r3]
 800fe40:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800fe44:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fe48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fe4c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	681b      	ldr	r3, [r3, #0]
 800fe54:	3308      	adds	r3, #8
 800fe56:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800fe5a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800fe5e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe62:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800fe66:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800fe6a:	e841 2300 	strex	r3, r2, [r1]
 800fe6e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800fe72:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800fe76:	2b00      	cmp	r3, #0
 800fe78:	d1d9      	bne.n	800fe2e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	d017      	beq.n	800feb4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800fe84:	687b      	ldr	r3, [r7, #4]
 800fe86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe8a:	4a15      	ldr	r2, [pc, #84]	@ (800fee0 <HAL_UART_IRQHandler+0x2c0>)
 800fe8c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe94:	4618      	mov	r0, r3
 800fe96:	f7f8 ff77 	bl	8008d88 <HAL_DMA_Abort_IT>
 800fe9a:	4603      	mov	r3, r0
 800fe9c:	2b00      	cmp	r3, #0
 800fe9e:	d019      	beq.n	800fed4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800fea0:	687b      	ldr	r3, [r7, #4]
 800fea2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fea8:	687a      	ldr	r2, [r7, #4]
 800feaa:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800feae:	4610      	mov	r0, r2
 800feb0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800feb2:	e00f      	b.n	800fed4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800feb4:	6878      	ldr	r0, [r7, #4]
 800feb6:	f000 fa09 	bl	80102cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800feba:	e00b      	b.n	800fed4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800febc:	6878      	ldr	r0, [r7, #4]
 800febe:	f000 fa05 	bl	80102cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fec2:	e007      	b.n	800fed4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800fec4:	6878      	ldr	r0, [r7, #4]
 800fec6:	f000 fa01 	bl	80102cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800feca:	687b      	ldr	r3, [r7, #4]
 800fecc:	2200      	movs	r2, #0
 800fece:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800fed2:	e1dc      	b.n	801028e <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fed4:	bf00      	nop
    return;
 800fed6:	e1da      	b.n	801028e <HAL_UART_IRQHandler+0x66e>
 800fed8:	10000001 	.word	0x10000001
 800fedc:	04000120 	.word	0x04000120
 800fee0:	08010f41 	.word	0x08010f41

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fee4:	687b      	ldr	r3, [r7, #4]
 800fee6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fee8:	2b01      	cmp	r3, #1
 800feea:	f040 8170 	bne.w	80101ce <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800feee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fef2:	f003 0310 	and.w	r3, r3, #16
 800fef6:	2b00      	cmp	r3, #0
 800fef8:	f000 8169 	beq.w	80101ce <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800fefc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ff00:	f003 0310 	and.w	r3, r3, #16
 800ff04:	2b00      	cmp	r3, #0
 800ff06:	f000 8162 	beq.w	80101ce <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ff0a:	687b      	ldr	r3, [r7, #4]
 800ff0c:	681b      	ldr	r3, [r3, #0]
 800ff0e:	2210      	movs	r2, #16
 800ff10:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ff12:	687b      	ldr	r3, [r7, #4]
 800ff14:	681b      	ldr	r3, [r3, #0]
 800ff16:	689b      	ldr	r3, [r3, #8]
 800ff18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ff1c:	2b40      	cmp	r3, #64	@ 0x40
 800ff1e:	f040 80d8 	bne.w	80100d2 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ff28:	681b      	ldr	r3, [r3, #0]
 800ff2a:	685b      	ldr	r3, [r3, #4]
 800ff2c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800ff30:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800ff34:	2b00      	cmp	r3, #0
 800ff36:	f000 80af 	beq.w	8010098 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ff40:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ff44:	429a      	cmp	r2, r3
 800ff46:	f080 80a7 	bcs.w	8010098 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ff4a:	687b      	ldr	r3, [r7, #4]
 800ff4c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ff50:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800ff54:	687b      	ldr	r3, [r7, #4]
 800ff56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ff5a:	681b      	ldr	r3, [r3, #0]
 800ff5c:	681b      	ldr	r3, [r3, #0]
 800ff5e:	f003 0320 	and.w	r3, r3, #32
 800ff62:	2b00      	cmp	r3, #0
 800ff64:	f040 8087 	bne.w	8010076 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	681b      	ldr	r3, [r3, #0]
 800ff6c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff70:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ff74:	e853 3f00 	ldrex	r3, [r3]
 800ff78:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800ff7c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ff80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ff84:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ff88:	687b      	ldr	r3, [r7, #4]
 800ff8a:	681b      	ldr	r3, [r3, #0]
 800ff8c:	461a      	mov	r2, r3
 800ff8e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ff92:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ff96:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff9a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800ff9e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ffa2:	e841 2300 	strex	r3, r2, [r1]
 800ffa6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800ffaa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ffae:	2b00      	cmp	r3, #0
 800ffb0:	d1da      	bne.n	800ff68 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ffb2:	687b      	ldr	r3, [r7, #4]
 800ffb4:	681b      	ldr	r3, [r3, #0]
 800ffb6:	3308      	adds	r3, #8
 800ffb8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ffba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ffbc:	e853 3f00 	ldrex	r3, [r3]
 800ffc0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ffc2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ffc4:	f023 0301 	bic.w	r3, r3, #1
 800ffc8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	681b      	ldr	r3, [r3, #0]
 800ffd0:	3308      	adds	r3, #8
 800ffd2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ffd6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800ffda:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ffdc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ffde:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ffe2:	e841 2300 	strex	r3, r2, [r1]
 800ffe6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800ffe8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ffea:	2b00      	cmp	r3, #0
 800ffec:	d1e1      	bne.n	800ffb2 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	681b      	ldr	r3, [r3, #0]
 800fff2:	3308      	adds	r3, #8
 800fff4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fff6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fff8:	e853 3f00 	ldrex	r3, [r3]
 800fffc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800fffe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010000:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010004:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8010008:	687b      	ldr	r3, [r7, #4]
 801000a:	681b      	ldr	r3, [r3, #0]
 801000c:	3308      	adds	r3, #8
 801000e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8010012:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8010014:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010016:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8010018:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801001a:	e841 2300 	strex	r3, r2, [r1]
 801001e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8010020:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010022:	2b00      	cmp	r3, #0
 8010024:	d1e3      	bne.n	800ffee <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8010026:	687b      	ldr	r3, [r7, #4]
 8010028:	2220      	movs	r2, #32
 801002a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801002e:	687b      	ldr	r3, [r7, #4]
 8010030:	2200      	movs	r2, #0
 8010032:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	681b      	ldr	r3, [r3, #0]
 8010038:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801003a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801003c:	e853 3f00 	ldrex	r3, [r3]
 8010040:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8010042:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010044:	f023 0310 	bic.w	r3, r3, #16
 8010048:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	681b      	ldr	r3, [r3, #0]
 8010050:	461a      	mov	r2, r3
 8010052:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010056:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010058:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801005a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801005c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801005e:	e841 2300 	strex	r3, r2, [r1]
 8010062:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8010064:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010066:	2b00      	cmp	r3, #0
 8010068:	d1e4      	bne.n	8010034 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010070:	4618      	mov	r0, r3
 8010072:	f7f8 fe2a 	bl	8008cca <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010076:	687b      	ldr	r3, [r7, #4]
 8010078:	2202      	movs	r2, #2
 801007a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8010082:	687b      	ldr	r3, [r7, #4]
 8010084:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010088:	b29b      	uxth	r3, r3
 801008a:	1ad3      	subs	r3, r2, r3
 801008c:	b29b      	uxth	r3, r3
 801008e:	4619      	mov	r1, r3
 8010090:	6878      	ldr	r0, [r7, #4]
 8010092:	f000 f925 	bl	80102e0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8010096:	e0fc      	b.n	8010292 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8010098:	687b      	ldr	r3, [r7, #4]
 801009a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801009e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80100a2:	429a      	cmp	r2, r3
 80100a4:	f040 80f5 	bne.w	8010292 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80100a8:	687b      	ldr	r3, [r7, #4]
 80100aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80100ae:	681b      	ldr	r3, [r3, #0]
 80100b0:	681b      	ldr	r3, [r3, #0]
 80100b2:	f003 0320 	and.w	r3, r3, #32
 80100b6:	2b20      	cmp	r3, #32
 80100b8:	f040 80eb 	bne.w	8010292 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80100bc:	687b      	ldr	r3, [r7, #4]
 80100be:	2202      	movs	r2, #2
 80100c0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80100c8:	4619      	mov	r1, r3
 80100ca:	6878      	ldr	r0, [r7, #4]
 80100cc:	f000 f908 	bl	80102e0 <HAL_UARTEx_RxEventCallback>
      return;
 80100d0:	e0df      	b.n	8010292 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80100de:	b29b      	uxth	r3, r3
 80100e0:	1ad3      	subs	r3, r2, r3
 80100e2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80100e6:	687b      	ldr	r3, [r7, #4]
 80100e8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80100ec:	b29b      	uxth	r3, r3
 80100ee:	2b00      	cmp	r3, #0
 80100f0:	f000 80d1 	beq.w	8010296 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 80100f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80100f8:	2b00      	cmp	r3, #0
 80100fa:	f000 80cc 	beq.w	8010296 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	681b      	ldr	r3, [r3, #0]
 8010102:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010104:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010106:	e853 3f00 	ldrex	r3, [r3]
 801010a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801010c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801010e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010112:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	681b      	ldr	r3, [r3, #0]
 801011a:	461a      	mov	r2, r3
 801011c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8010120:	647b      	str	r3, [r7, #68]	@ 0x44
 8010122:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010124:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010126:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010128:	e841 2300 	strex	r3, r2, [r1]
 801012c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801012e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010130:	2b00      	cmp	r3, #0
 8010132:	d1e4      	bne.n	80100fe <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010134:	687b      	ldr	r3, [r7, #4]
 8010136:	681b      	ldr	r3, [r3, #0]
 8010138:	3308      	adds	r3, #8
 801013a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801013c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801013e:	e853 3f00 	ldrex	r3, [r3]
 8010142:	623b      	str	r3, [r7, #32]
   return(result);
 8010144:	6a3b      	ldr	r3, [r7, #32]
 8010146:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801014a:	f023 0301 	bic.w	r3, r3, #1
 801014e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	681b      	ldr	r3, [r3, #0]
 8010156:	3308      	adds	r3, #8
 8010158:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 801015c:	633a      	str	r2, [r7, #48]	@ 0x30
 801015e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010160:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010162:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010164:	e841 2300 	strex	r3, r2, [r1]
 8010168:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801016a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801016c:	2b00      	cmp	r3, #0
 801016e:	d1e1      	bne.n	8010134 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	2220      	movs	r2, #32
 8010174:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	2200      	movs	r2, #0
 801017c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 801017e:	687b      	ldr	r3, [r7, #4]
 8010180:	2200      	movs	r2, #0
 8010182:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010184:	687b      	ldr	r3, [r7, #4]
 8010186:	681b      	ldr	r3, [r3, #0]
 8010188:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801018a:	693b      	ldr	r3, [r7, #16]
 801018c:	e853 3f00 	ldrex	r3, [r3]
 8010190:	60fb      	str	r3, [r7, #12]
   return(result);
 8010192:	68fb      	ldr	r3, [r7, #12]
 8010194:	f023 0310 	bic.w	r3, r3, #16
 8010198:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	681b      	ldr	r3, [r3, #0]
 80101a0:	461a      	mov	r2, r3
 80101a2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80101a6:	61fb      	str	r3, [r7, #28]
 80101a8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101aa:	69b9      	ldr	r1, [r7, #24]
 80101ac:	69fa      	ldr	r2, [r7, #28]
 80101ae:	e841 2300 	strex	r3, r2, [r1]
 80101b2:	617b      	str	r3, [r7, #20]
   return(result);
 80101b4:	697b      	ldr	r3, [r7, #20]
 80101b6:	2b00      	cmp	r3, #0
 80101b8:	d1e4      	bne.n	8010184 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80101ba:	687b      	ldr	r3, [r7, #4]
 80101bc:	2202      	movs	r2, #2
 80101be:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80101c0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80101c4:	4619      	mov	r1, r3
 80101c6:	6878      	ldr	r0, [r7, #4]
 80101c8:	f000 f88a 	bl	80102e0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80101cc:	e063      	b.n	8010296 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80101ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80101d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80101d6:	2b00      	cmp	r3, #0
 80101d8:	d00e      	beq.n	80101f8 <HAL_UART_IRQHandler+0x5d8>
 80101da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80101de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80101e2:	2b00      	cmp	r3, #0
 80101e4:	d008      	beq.n	80101f8 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	681b      	ldr	r3, [r3, #0]
 80101ea:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80101ee:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80101f0:	6878      	ldr	r0, [r7, #4]
 80101f2:	f000 fee2 	bl	8010fba <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80101f6:	e051      	b.n	801029c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80101f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80101fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010200:	2b00      	cmp	r3, #0
 8010202:	d014      	beq.n	801022e <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8010204:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010208:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801020c:	2b00      	cmp	r3, #0
 801020e:	d105      	bne.n	801021c <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8010210:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010214:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010218:	2b00      	cmp	r3, #0
 801021a:	d008      	beq.n	801022e <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010220:	2b00      	cmp	r3, #0
 8010222:	d03a      	beq.n	801029a <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010228:	6878      	ldr	r0, [r7, #4]
 801022a:	4798      	blx	r3
    }
    return;
 801022c:	e035      	b.n	801029a <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 801022e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010232:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010236:	2b00      	cmp	r3, #0
 8010238:	d009      	beq.n	801024e <HAL_UART_IRQHandler+0x62e>
 801023a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801023e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010242:	2b00      	cmp	r3, #0
 8010244:	d003      	beq.n	801024e <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8010246:	6878      	ldr	r0, [r7, #4]
 8010248:	f000 fe8c 	bl	8010f64 <UART_EndTransmit_IT>
    return;
 801024c:	e026      	b.n	801029c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 801024e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010252:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010256:	2b00      	cmp	r3, #0
 8010258:	d009      	beq.n	801026e <HAL_UART_IRQHandler+0x64e>
 801025a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801025e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8010262:	2b00      	cmp	r3, #0
 8010264:	d003      	beq.n	801026e <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8010266:	6878      	ldr	r0, [r7, #4]
 8010268:	f000 febb 	bl	8010fe2 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801026c:	e016      	b.n	801029c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 801026e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010272:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8010276:	2b00      	cmp	r3, #0
 8010278:	d010      	beq.n	801029c <HAL_UART_IRQHandler+0x67c>
 801027a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801027e:	2b00      	cmp	r3, #0
 8010280:	da0c      	bge.n	801029c <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8010282:	6878      	ldr	r0, [r7, #4]
 8010284:	f000 fea3 	bl	8010fce <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010288:	e008      	b.n	801029c <HAL_UART_IRQHandler+0x67c>
      return;
 801028a:	bf00      	nop
 801028c:	e006      	b.n	801029c <HAL_UART_IRQHandler+0x67c>
    return;
 801028e:	bf00      	nop
 8010290:	e004      	b.n	801029c <HAL_UART_IRQHandler+0x67c>
      return;
 8010292:	bf00      	nop
 8010294:	e002      	b.n	801029c <HAL_UART_IRQHandler+0x67c>
      return;
 8010296:	bf00      	nop
 8010298:	e000      	b.n	801029c <HAL_UART_IRQHandler+0x67c>
    return;
 801029a:	bf00      	nop
  }
}
 801029c:	37e8      	adds	r7, #232	@ 0xe8
 801029e:	46bd      	mov	sp, r7
 80102a0:	bd80      	pop	{r7, pc}
 80102a2:	bf00      	nop

080102a4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80102a4:	b480      	push	{r7}
 80102a6:	b083      	sub	sp, #12
 80102a8:	af00      	add	r7, sp, #0
 80102aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80102ac:	bf00      	nop
 80102ae:	370c      	adds	r7, #12
 80102b0:	46bd      	mov	sp, r7
 80102b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102b6:	4770      	bx	lr

080102b8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80102b8:	b480      	push	{r7}
 80102ba:	b083      	sub	sp, #12
 80102bc:	af00      	add	r7, sp, #0
 80102be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80102c0:	bf00      	nop
 80102c2:	370c      	adds	r7, #12
 80102c4:	46bd      	mov	sp, r7
 80102c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102ca:	4770      	bx	lr

080102cc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80102cc:	b480      	push	{r7}
 80102ce:	b083      	sub	sp, #12
 80102d0:	af00      	add	r7, sp, #0
 80102d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80102d4:	bf00      	nop
 80102d6:	370c      	adds	r7, #12
 80102d8:	46bd      	mov	sp, r7
 80102da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102de:	4770      	bx	lr

080102e0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80102e0:	b480      	push	{r7}
 80102e2:	b083      	sub	sp, #12
 80102e4:	af00      	add	r7, sp, #0
 80102e6:	6078      	str	r0, [r7, #4]
 80102e8:	460b      	mov	r3, r1
 80102ea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80102ec:	bf00      	nop
 80102ee:	370c      	adds	r7, #12
 80102f0:	46bd      	mov	sp, r7
 80102f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102f6:	4770      	bx	lr

080102f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80102f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80102fc:	b08c      	sub	sp, #48	@ 0x30
 80102fe:	af00      	add	r7, sp, #0
 8010300:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8010302:	2300      	movs	r3, #0
 8010304:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8010308:	697b      	ldr	r3, [r7, #20]
 801030a:	689a      	ldr	r2, [r3, #8]
 801030c:	697b      	ldr	r3, [r7, #20]
 801030e:	691b      	ldr	r3, [r3, #16]
 8010310:	431a      	orrs	r2, r3
 8010312:	697b      	ldr	r3, [r7, #20]
 8010314:	695b      	ldr	r3, [r3, #20]
 8010316:	431a      	orrs	r2, r3
 8010318:	697b      	ldr	r3, [r7, #20]
 801031a:	69db      	ldr	r3, [r3, #28]
 801031c:	4313      	orrs	r3, r2
 801031e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010320:	697b      	ldr	r3, [r7, #20]
 8010322:	681b      	ldr	r3, [r3, #0]
 8010324:	681a      	ldr	r2, [r3, #0]
 8010326:	4baf      	ldr	r3, [pc, #700]	@ (80105e4 <UART_SetConfig+0x2ec>)
 8010328:	4013      	ands	r3, r2
 801032a:	697a      	ldr	r2, [r7, #20]
 801032c:	6812      	ldr	r2, [r2, #0]
 801032e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010330:	430b      	orrs	r3, r1
 8010332:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010334:	697b      	ldr	r3, [r7, #20]
 8010336:	681b      	ldr	r3, [r3, #0]
 8010338:	685b      	ldr	r3, [r3, #4]
 801033a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 801033e:	697b      	ldr	r3, [r7, #20]
 8010340:	68da      	ldr	r2, [r3, #12]
 8010342:	697b      	ldr	r3, [r7, #20]
 8010344:	681b      	ldr	r3, [r3, #0]
 8010346:	430a      	orrs	r2, r1
 8010348:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 801034a:	697b      	ldr	r3, [r7, #20]
 801034c:	699b      	ldr	r3, [r3, #24]
 801034e:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8010350:	697b      	ldr	r3, [r7, #20]
 8010352:	681b      	ldr	r3, [r3, #0]
 8010354:	4aa4      	ldr	r2, [pc, #656]	@ (80105e8 <UART_SetConfig+0x2f0>)
 8010356:	4293      	cmp	r3, r2
 8010358:	d004      	beq.n	8010364 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 801035a:	697b      	ldr	r3, [r7, #20]
 801035c:	6a1b      	ldr	r3, [r3, #32]
 801035e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010360:	4313      	orrs	r3, r2
 8010362:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010364:	697b      	ldr	r3, [r7, #20]
 8010366:	681b      	ldr	r3, [r3, #0]
 8010368:	689b      	ldr	r3, [r3, #8]
 801036a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 801036e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8010372:	697a      	ldr	r2, [r7, #20]
 8010374:	6812      	ldr	r2, [r2, #0]
 8010376:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010378:	430b      	orrs	r3, r1
 801037a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 801037c:	697b      	ldr	r3, [r7, #20]
 801037e:	681b      	ldr	r3, [r3, #0]
 8010380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010382:	f023 010f 	bic.w	r1, r3, #15
 8010386:	697b      	ldr	r3, [r7, #20]
 8010388:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801038a:	697b      	ldr	r3, [r7, #20]
 801038c:	681b      	ldr	r3, [r3, #0]
 801038e:	430a      	orrs	r2, r1
 8010390:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010392:	697b      	ldr	r3, [r7, #20]
 8010394:	681b      	ldr	r3, [r3, #0]
 8010396:	4a95      	ldr	r2, [pc, #596]	@ (80105ec <UART_SetConfig+0x2f4>)
 8010398:	4293      	cmp	r3, r2
 801039a:	d125      	bne.n	80103e8 <UART_SetConfig+0xf0>
 801039c:	2003      	movs	r0, #3
 801039e:	f7ff fa75 	bl	800f88c <LL_RCC_GetUSARTClockSource>
 80103a2:	4603      	mov	r3, r0
 80103a4:	2b03      	cmp	r3, #3
 80103a6:	d81b      	bhi.n	80103e0 <UART_SetConfig+0xe8>
 80103a8:	a201      	add	r2, pc, #4	@ (adr r2, 80103b0 <UART_SetConfig+0xb8>)
 80103aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80103ae:	bf00      	nop
 80103b0:	080103c1 	.word	0x080103c1
 80103b4:	080103d1 	.word	0x080103d1
 80103b8:	080103c9 	.word	0x080103c9
 80103bc:	080103d9 	.word	0x080103d9
 80103c0:	2301      	movs	r3, #1
 80103c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80103c6:	e042      	b.n	801044e <UART_SetConfig+0x156>
 80103c8:	2302      	movs	r3, #2
 80103ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80103ce:	e03e      	b.n	801044e <UART_SetConfig+0x156>
 80103d0:	2304      	movs	r3, #4
 80103d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80103d6:	e03a      	b.n	801044e <UART_SetConfig+0x156>
 80103d8:	2308      	movs	r3, #8
 80103da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80103de:	e036      	b.n	801044e <UART_SetConfig+0x156>
 80103e0:	2310      	movs	r3, #16
 80103e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80103e6:	e032      	b.n	801044e <UART_SetConfig+0x156>
 80103e8:	697b      	ldr	r3, [r7, #20]
 80103ea:	681b      	ldr	r3, [r3, #0]
 80103ec:	4a7e      	ldr	r2, [pc, #504]	@ (80105e8 <UART_SetConfig+0x2f0>)
 80103ee:	4293      	cmp	r3, r2
 80103f0:	d12a      	bne.n	8010448 <UART_SetConfig+0x150>
 80103f2:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 80103f6:	f7ff fa59 	bl	800f8ac <LL_RCC_GetLPUARTClockSource>
 80103fa:	4603      	mov	r3, r0
 80103fc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010400:	d01a      	beq.n	8010438 <UART_SetConfig+0x140>
 8010402:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010406:	d81b      	bhi.n	8010440 <UART_SetConfig+0x148>
 8010408:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801040c:	d00c      	beq.n	8010428 <UART_SetConfig+0x130>
 801040e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010412:	d815      	bhi.n	8010440 <UART_SetConfig+0x148>
 8010414:	2b00      	cmp	r3, #0
 8010416:	d003      	beq.n	8010420 <UART_SetConfig+0x128>
 8010418:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801041c:	d008      	beq.n	8010430 <UART_SetConfig+0x138>
 801041e:	e00f      	b.n	8010440 <UART_SetConfig+0x148>
 8010420:	2300      	movs	r3, #0
 8010422:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010426:	e012      	b.n	801044e <UART_SetConfig+0x156>
 8010428:	2302      	movs	r3, #2
 801042a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801042e:	e00e      	b.n	801044e <UART_SetConfig+0x156>
 8010430:	2304      	movs	r3, #4
 8010432:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010436:	e00a      	b.n	801044e <UART_SetConfig+0x156>
 8010438:	2308      	movs	r3, #8
 801043a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801043e:	e006      	b.n	801044e <UART_SetConfig+0x156>
 8010440:	2310      	movs	r3, #16
 8010442:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010446:	e002      	b.n	801044e <UART_SetConfig+0x156>
 8010448:	2310      	movs	r3, #16
 801044a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801044e:	697b      	ldr	r3, [r7, #20]
 8010450:	681b      	ldr	r3, [r3, #0]
 8010452:	4a65      	ldr	r2, [pc, #404]	@ (80105e8 <UART_SetConfig+0x2f0>)
 8010454:	4293      	cmp	r3, r2
 8010456:	f040 8097 	bne.w	8010588 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801045a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801045e:	2b08      	cmp	r3, #8
 8010460:	d823      	bhi.n	80104aa <UART_SetConfig+0x1b2>
 8010462:	a201      	add	r2, pc, #4	@ (adr r2, 8010468 <UART_SetConfig+0x170>)
 8010464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010468:	0801048d 	.word	0x0801048d
 801046c:	080104ab 	.word	0x080104ab
 8010470:	08010495 	.word	0x08010495
 8010474:	080104ab 	.word	0x080104ab
 8010478:	0801049b 	.word	0x0801049b
 801047c:	080104ab 	.word	0x080104ab
 8010480:	080104ab 	.word	0x080104ab
 8010484:	080104ab 	.word	0x080104ab
 8010488:	080104a3 	.word	0x080104a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801048c:	f7fc fcc4 	bl	800ce18 <HAL_RCC_GetPCLK1Freq>
 8010490:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010492:	e010      	b.n	80104b6 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010494:	4b56      	ldr	r3, [pc, #344]	@ (80105f0 <UART_SetConfig+0x2f8>)
 8010496:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010498:	e00d      	b.n	80104b6 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801049a:	f7fc fc3d 	bl	800cd18 <HAL_RCC_GetSysClockFreq>
 801049e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80104a0:	e009      	b.n	80104b6 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80104a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80104a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80104a8:	e005      	b.n	80104b6 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 80104aa:	2300      	movs	r3, #0
 80104ac:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80104ae:	2301      	movs	r3, #1
 80104b0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80104b4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80104b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80104b8:	2b00      	cmp	r3, #0
 80104ba:	f000 812b 	beq.w	8010714 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80104be:	697b      	ldr	r3, [r7, #20]
 80104c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80104c2:	4a4c      	ldr	r2, [pc, #304]	@ (80105f4 <UART_SetConfig+0x2fc>)
 80104c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80104c8:	461a      	mov	r2, r3
 80104ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80104cc:	fbb3 f3f2 	udiv	r3, r3, r2
 80104d0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80104d2:	697b      	ldr	r3, [r7, #20]
 80104d4:	685a      	ldr	r2, [r3, #4]
 80104d6:	4613      	mov	r3, r2
 80104d8:	005b      	lsls	r3, r3, #1
 80104da:	4413      	add	r3, r2
 80104dc:	69ba      	ldr	r2, [r7, #24]
 80104de:	429a      	cmp	r2, r3
 80104e0:	d305      	bcc.n	80104ee <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80104e2:	697b      	ldr	r3, [r7, #20]
 80104e4:	685b      	ldr	r3, [r3, #4]
 80104e6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80104e8:	69ba      	ldr	r2, [r7, #24]
 80104ea:	429a      	cmp	r2, r3
 80104ec:	d903      	bls.n	80104f6 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 80104ee:	2301      	movs	r3, #1
 80104f0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80104f4:	e10e      	b.n	8010714 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80104f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80104f8:	2200      	movs	r2, #0
 80104fa:	60bb      	str	r3, [r7, #8]
 80104fc:	60fa      	str	r2, [r7, #12]
 80104fe:	697b      	ldr	r3, [r7, #20]
 8010500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010502:	4a3c      	ldr	r2, [pc, #240]	@ (80105f4 <UART_SetConfig+0x2fc>)
 8010504:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010508:	b29b      	uxth	r3, r3
 801050a:	2200      	movs	r2, #0
 801050c:	603b      	str	r3, [r7, #0]
 801050e:	607a      	str	r2, [r7, #4]
 8010510:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010514:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8010518:	f7f0 fb8e 	bl	8000c38 <__aeabi_uldivmod>
 801051c:	4602      	mov	r2, r0
 801051e:	460b      	mov	r3, r1
 8010520:	4610      	mov	r0, r2
 8010522:	4619      	mov	r1, r3
 8010524:	f04f 0200 	mov.w	r2, #0
 8010528:	f04f 0300 	mov.w	r3, #0
 801052c:	020b      	lsls	r3, r1, #8
 801052e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8010532:	0202      	lsls	r2, r0, #8
 8010534:	6979      	ldr	r1, [r7, #20]
 8010536:	6849      	ldr	r1, [r1, #4]
 8010538:	0849      	lsrs	r1, r1, #1
 801053a:	2000      	movs	r0, #0
 801053c:	460c      	mov	r4, r1
 801053e:	4605      	mov	r5, r0
 8010540:	eb12 0804 	adds.w	r8, r2, r4
 8010544:	eb43 0905 	adc.w	r9, r3, r5
 8010548:	697b      	ldr	r3, [r7, #20]
 801054a:	685b      	ldr	r3, [r3, #4]
 801054c:	2200      	movs	r2, #0
 801054e:	469a      	mov	sl, r3
 8010550:	4693      	mov	fp, r2
 8010552:	4652      	mov	r2, sl
 8010554:	465b      	mov	r3, fp
 8010556:	4640      	mov	r0, r8
 8010558:	4649      	mov	r1, r9
 801055a:	f7f0 fb6d 	bl	8000c38 <__aeabi_uldivmod>
 801055e:	4602      	mov	r2, r0
 8010560:	460b      	mov	r3, r1
 8010562:	4613      	mov	r3, r2
 8010564:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010566:	6a3b      	ldr	r3, [r7, #32]
 8010568:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801056c:	d308      	bcc.n	8010580 <UART_SetConfig+0x288>
 801056e:	6a3b      	ldr	r3, [r7, #32]
 8010570:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010574:	d204      	bcs.n	8010580 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 8010576:	697b      	ldr	r3, [r7, #20]
 8010578:	681b      	ldr	r3, [r3, #0]
 801057a:	6a3a      	ldr	r2, [r7, #32]
 801057c:	60da      	str	r2, [r3, #12]
 801057e:	e0c9      	b.n	8010714 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 8010580:	2301      	movs	r3, #1
 8010582:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8010586:	e0c5      	b.n	8010714 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010588:	697b      	ldr	r3, [r7, #20]
 801058a:	69db      	ldr	r3, [r3, #28]
 801058c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010590:	d16d      	bne.n	801066e <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8010592:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010596:	3b01      	subs	r3, #1
 8010598:	2b07      	cmp	r3, #7
 801059a:	d82d      	bhi.n	80105f8 <UART_SetConfig+0x300>
 801059c:	a201      	add	r2, pc, #4	@ (adr r2, 80105a4 <UART_SetConfig+0x2ac>)
 801059e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80105a2:	bf00      	nop
 80105a4:	080105c5 	.word	0x080105c5
 80105a8:	080105cd 	.word	0x080105cd
 80105ac:	080105f9 	.word	0x080105f9
 80105b0:	080105d3 	.word	0x080105d3
 80105b4:	080105f9 	.word	0x080105f9
 80105b8:	080105f9 	.word	0x080105f9
 80105bc:	080105f9 	.word	0x080105f9
 80105c0:	080105db 	.word	0x080105db
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80105c4:	f7fc fc3e 	bl	800ce44 <HAL_RCC_GetPCLK2Freq>
 80105c8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80105ca:	e01b      	b.n	8010604 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80105cc:	4b08      	ldr	r3, [pc, #32]	@ (80105f0 <UART_SetConfig+0x2f8>)
 80105ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80105d0:	e018      	b.n	8010604 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80105d2:	f7fc fba1 	bl	800cd18 <HAL_RCC_GetSysClockFreq>
 80105d6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80105d8:	e014      	b.n	8010604 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80105da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80105de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80105e0:	e010      	b.n	8010604 <UART_SetConfig+0x30c>
 80105e2:	bf00      	nop
 80105e4:	cfff69f3 	.word	0xcfff69f3
 80105e8:	40008000 	.word	0x40008000
 80105ec:	40013800 	.word	0x40013800
 80105f0:	00f42400 	.word	0x00f42400
 80105f4:	0802235c 	.word	0x0802235c
      default:
        pclk = 0U;
 80105f8:	2300      	movs	r3, #0
 80105fa:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80105fc:	2301      	movs	r3, #1
 80105fe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8010602:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8010604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010606:	2b00      	cmp	r3, #0
 8010608:	f000 8084 	beq.w	8010714 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801060c:	697b      	ldr	r3, [r7, #20]
 801060e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010610:	4a4b      	ldr	r2, [pc, #300]	@ (8010740 <UART_SetConfig+0x448>)
 8010612:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010616:	461a      	mov	r2, r3
 8010618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801061a:	fbb3 f3f2 	udiv	r3, r3, r2
 801061e:	005a      	lsls	r2, r3, #1
 8010620:	697b      	ldr	r3, [r7, #20]
 8010622:	685b      	ldr	r3, [r3, #4]
 8010624:	085b      	lsrs	r3, r3, #1
 8010626:	441a      	add	r2, r3
 8010628:	697b      	ldr	r3, [r7, #20]
 801062a:	685b      	ldr	r3, [r3, #4]
 801062c:	fbb2 f3f3 	udiv	r3, r2, r3
 8010630:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010632:	6a3b      	ldr	r3, [r7, #32]
 8010634:	2b0f      	cmp	r3, #15
 8010636:	d916      	bls.n	8010666 <UART_SetConfig+0x36e>
 8010638:	6a3b      	ldr	r3, [r7, #32]
 801063a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801063e:	d212      	bcs.n	8010666 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010640:	6a3b      	ldr	r3, [r7, #32]
 8010642:	b29b      	uxth	r3, r3
 8010644:	f023 030f 	bic.w	r3, r3, #15
 8010648:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801064a:	6a3b      	ldr	r3, [r7, #32]
 801064c:	085b      	lsrs	r3, r3, #1
 801064e:	b29b      	uxth	r3, r3
 8010650:	f003 0307 	and.w	r3, r3, #7
 8010654:	b29a      	uxth	r2, r3
 8010656:	8bfb      	ldrh	r3, [r7, #30]
 8010658:	4313      	orrs	r3, r2
 801065a:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 801065c:	697b      	ldr	r3, [r7, #20]
 801065e:	681b      	ldr	r3, [r3, #0]
 8010660:	8bfa      	ldrh	r2, [r7, #30]
 8010662:	60da      	str	r2, [r3, #12]
 8010664:	e056      	b.n	8010714 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8010666:	2301      	movs	r3, #1
 8010668:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 801066c:	e052      	b.n	8010714 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 801066e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010672:	3b01      	subs	r3, #1
 8010674:	2b07      	cmp	r3, #7
 8010676:	d822      	bhi.n	80106be <UART_SetConfig+0x3c6>
 8010678:	a201      	add	r2, pc, #4	@ (adr r2, 8010680 <UART_SetConfig+0x388>)
 801067a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801067e:	bf00      	nop
 8010680:	080106a1 	.word	0x080106a1
 8010684:	080106a9 	.word	0x080106a9
 8010688:	080106bf 	.word	0x080106bf
 801068c:	080106af 	.word	0x080106af
 8010690:	080106bf 	.word	0x080106bf
 8010694:	080106bf 	.word	0x080106bf
 8010698:	080106bf 	.word	0x080106bf
 801069c:	080106b7 	.word	0x080106b7
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80106a0:	f7fc fbd0 	bl	800ce44 <HAL_RCC_GetPCLK2Freq>
 80106a4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80106a6:	e010      	b.n	80106ca <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80106a8:	4b26      	ldr	r3, [pc, #152]	@ (8010744 <UART_SetConfig+0x44c>)
 80106aa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80106ac:	e00d      	b.n	80106ca <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80106ae:	f7fc fb33 	bl	800cd18 <HAL_RCC_GetSysClockFreq>
 80106b2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80106b4:	e009      	b.n	80106ca <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80106b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80106ba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80106bc:	e005      	b.n	80106ca <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 80106be:	2300      	movs	r3, #0
 80106c0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80106c2:	2301      	movs	r3, #1
 80106c4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80106c8:	bf00      	nop
    }

    if (pclk != 0U)
 80106ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106cc:	2b00      	cmp	r3, #0
 80106ce:	d021      	beq.n	8010714 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80106d0:	697b      	ldr	r3, [r7, #20]
 80106d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80106d4:	4a1a      	ldr	r2, [pc, #104]	@ (8010740 <UART_SetConfig+0x448>)
 80106d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80106da:	461a      	mov	r2, r3
 80106dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106de:	fbb3 f2f2 	udiv	r2, r3, r2
 80106e2:	697b      	ldr	r3, [r7, #20]
 80106e4:	685b      	ldr	r3, [r3, #4]
 80106e6:	085b      	lsrs	r3, r3, #1
 80106e8:	441a      	add	r2, r3
 80106ea:	697b      	ldr	r3, [r7, #20]
 80106ec:	685b      	ldr	r3, [r3, #4]
 80106ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80106f2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80106f4:	6a3b      	ldr	r3, [r7, #32]
 80106f6:	2b0f      	cmp	r3, #15
 80106f8:	d909      	bls.n	801070e <UART_SetConfig+0x416>
 80106fa:	6a3b      	ldr	r3, [r7, #32]
 80106fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010700:	d205      	bcs.n	801070e <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8010702:	6a3b      	ldr	r3, [r7, #32]
 8010704:	b29a      	uxth	r2, r3
 8010706:	697b      	ldr	r3, [r7, #20]
 8010708:	681b      	ldr	r3, [r3, #0]
 801070a:	60da      	str	r2, [r3, #12]
 801070c:	e002      	b.n	8010714 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 801070e:	2301      	movs	r3, #1
 8010710:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8010714:	697b      	ldr	r3, [r7, #20]
 8010716:	2201      	movs	r2, #1
 8010718:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 801071c:	697b      	ldr	r3, [r7, #20]
 801071e:	2201      	movs	r2, #1
 8010720:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010724:	697b      	ldr	r3, [r7, #20]
 8010726:	2200      	movs	r2, #0
 8010728:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 801072a:	697b      	ldr	r3, [r7, #20]
 801072c:	2200      	movs	r2, #0
 801072e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8010730:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8010734:	4618      	mov	r0, r3
 8010736:	3730      	adds	r7, #48	@ 0x30
 8010738:	46bd      	mov	sp, r7
 801073a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801073e:	bf00      	nop
 8010740:	0802235c 	.word	0x0802235c
 8010744:	00f42400 	.word	0x00f42400

08010748 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8010748:	b480      	push	{r7}
 801074a:	b083      	sub	sp, #12
 801074c:	af00      	add	r7, sp, #0
 801074e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010750:	687b      	ldr	r3, [r7, #4]
 8010752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010754:	f003 0308 	and.w	r3, r3, #8
 8010758:	2b00      	cmp	r3, #0
 801075a:	d00a      	beq.n	8010772 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	681b      	ldr	r3, [r3, #0]
 8010760:	685b      	ldr	r3, [r3, #4]
 8010762:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8010766:	687b      	ldr	r3, [r7, #4]
 8010768:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801076a:	687b      	ldr	r3, [r7, #4]
 801076c:	681b      	ldr	r3, [r3, #0]
 801076e:	430a      	orrs	r2, r1
 8010770:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010772:	687b      	ldr	r3, [r7, #4]
 8010774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010776:	f003 0301 	and.w	r3, r3, #1
 801077a:	2b00      	cmp	r3, #0
 801077c:	d00a      	beq.n	8010794 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801077e:	687b      	ldr	r3, [r7, #4]
 8010780:	681b      	ldr	r3, [r3, #0]
 8010782:	685b      	ldr	r3, [r3, #4]
 8010784:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8010788:	687b      	ldr	r3, [r7, #4]
 801078a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	681b      	ldr	r3, [r3, #0]
 8010790:	430a      	orrs	r2, r1
 8010792:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010794:	687b      	ldr	r3, [r7, #4]
 8010796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010798:	f003 0302 	and.w	r3, r3, #2
 801079c:	2b00      	cmp	r3, #0
 801079e:	d00a      	beq.n	80107b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80107a0:	687b      	ldr	r3, [r7, #4]
 80107a2:	681b      	ldr	r3, [r3, #0]
 80107a4:	685b      	ldr	r3, [r3, #4]
 80107a6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80107aa:	687b      	ldr	r3, [r7, #4]
 80107ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	681b      	ldr	r3, [r3, #0]
 80107b2:	430a      	orrs	r2, r1
 80107b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80107b6:	687b      	ldr	r3, [r7, #4]
 80107b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80107ba:	f003 0304 	and.w	r3, r3, #4
 80107be:	2b00      	cmp	r3, #0
 80107c0:	d00a      	beq.n	80107d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	681b      	ldr	r3, [r3, #0]
 80107c6:	685b      	ldr	r3, [r3, #4]
 80107c8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80107cc:	687b      	ldr	r3, [r7, #4]
 80107ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80107d0:	687b      	ldr	r3, [r7, #4]
 80107d2:	681b      	ldr	r3, [r3, #0]
 80107d4:	430a      	orrs	r2, r1
 80107d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80107d8:	687b      	ldr	r3, [r7, #4]
 80107da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80107dc:	f003 0310 	and.w	r3, r3, #16
 80107e0:	2b00      	cmp	r3, #0
 80107e2:	d00a      	beq.n	80107fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80107e4:	687b      	ldr	r3, [r7, #4]
 80107e6:	681b      	ldr	r3, [r3, #0]
 80107e8:	689b      	ldr	r3, [r3, #8]
 80107ea:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80107ee:	687b      	ldr	r3, [r7, #4]
 80107f0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	681b      	ldr	r3, [r3, #0]
 80107f6:	430a      	orrs	r2, r1
 80107f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80107fa:	687b      	ldr	r3, [r7, #4]
 80107fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80107fe:	f003 0320 	and.w	r3, r3, #32
 8010802:	2b00      	cmp	r3, #0
 8010804:	d00a      	beq.n	801081c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010806:	687b      	ldr	r3, [r7, #4]
 8010808:	681b      	ldr	r3, [r3, #0]
 801080a:	689b      	ldr	r3, [r3, #8]
 801080c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8010810:	687b      	ldr	r3, [r7, #4]
 8010812:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	681b      	ldr	r3, [r3, #0]
 8010818:	430a      	orrs	r2, r1
 801081a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010820:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010824:	2b00      	cmp	r3, #0
 8010826:	d01a      	beq.n	801085e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8010828:	687b      	ldr	r3, [r7, #4]
 801082a:	681b      	ldr	r3, [r3, #0]
 801082c:	685b      	ldr	r3, [r3, #4]
 801082e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	681b      	ldr	r3, [r3, #0]
 801083a:	430a      	orrs	r2, r1
 801083c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010842:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010846:	d10a      	bne.n	801085e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8010848:	687b      	ldr	r3, [r7, #4]
 801084a:	681b      	ldr	r3, [r3, #0]
 801084c:	685b      	ldr	r3, [r3, #4]
 801084e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8010852:	687b      	ldr	r3, [r7, #4]
 8010854:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010856:	687b      	ldr	r3, [r7, #4]
 8010858:	681b      	ldr	r3, [r3, #0]
 801085a:	430a      	orrs	r2, r1
 801085c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010862:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010866:	2b00      	cmp	r3, #0
 8010868:	d00a      	beq.n	8010880 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	681b      	ldr	r3, [r3, #0]
 801086e:	685b      	ldr	r3, [r3, #4]
 8010870:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8010874:	687b      	ldr	r3, [r7, #4]
 8010876:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	681b      	ldr	r3, [r3, #0]
 801087c:	430a      	orrs	r2, r1
 801087e:	605a      	str	r2, [r3, #4]
  }
}
 8010880:	bf00      	nop
 8010882:	370c      	adds	r7, #12
 8010884:	46bd      	mov	sp, r7
 8010886:	f85d 7b04 	ldr.w	r7, [sp], #4
 801088a:	4770      	bx	lr

0801088c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 801088c:	b580      	push	{r7, lr}
 801088e:	b098      	sub	sp, #96	@ 0x60
 8010890:	af02      	add	r7, sp, #8
 8010892:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	2200      	movs	r2, #0
 8010898:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 801089c:	f7f6 feb4 	bl	8007608 <HAL_GetTick>
 80108a0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80108a2:	687b      	ldr	r3, [r7, #4]
 80108a4:	681b      	ldr	r3, [r3, #0]
 80108a6:	681b      	ldr	r3, [r3, #0]
 80108a8:	f003 0308 	and.w	r3, r3, #8
 80108ac:	2b08      	cmp	r3, #8
 80108ae:	d12f      	bne.n	8010910 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80108b0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80108b4:	9300      	str	r3, [sp, #0]
 80108b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80108b8:	2200      	movs	r2, #0
 80108ba:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80108be:	6878      	ldr	r0, [r7, #4]
 80108c0:	f000 f88e 	bl	80109e0 <UART_WaitOnFlagUntilTimeout>
 80108c4:	4603      	mov	r3, r0
 80108c6:	2b00      	cmp	r3, #0
 80108c8:	d022      	beq.n	8010910 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80108ca:	687b      	ldr	r3, [r7, #4]
 80108cc:	681b      	ldr	r3, [r3, #0]
 80108ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80108d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80108d2:	e853 3f00 	ldrex	r3, [r3]
 80108d6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80108d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80108de:	653b      	str	r3, [r7, #80]	@ 0x50
 80108e0:	687b      	ldr	r3, [r7, #4]
 80108e2:	681b      	ldr	r3, [r3, #0]
 80108e4:	461a      	mov	r2, r3
 80108e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80108e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80108ea:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80108ec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80108ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80108f0:	e841 2300 	strex	r3, r2, [r1]
 80108f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80108f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80108f8:	2b00      	cmp	r3, #0
 80108fa:	d1e6      	bne.n	80108ca <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80108fc:	687b      	ldr	r3, [r7, #4]
 80108fe:	2220      	movs	r2, #32
 8010900:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8010904:	687b      	ldr	r3, [r7, #4]
 8010906:	2200      	movs	r2, #0
 8010908:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801090c:	2303      	movs	r3, #3
 801090e:	e063      	b.n	80109d8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8010910:	687b      	ldr	r3, [r7, #4]
 8010912:	681b      	ldr	r3, [r3, #0]
 8010914:	681b      	ldr	r3, [r3, #0]
 8010916:	f003 0304 	and.w	r3, r3, #4
 801091a:	2b04      	cmp	r3, #4
 801091c:	d149      	bne.n	80109b2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801091e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010922:	9300      	str	r3, [sp, #0]
 8010924:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010926:	2200      	movs	r2, #0
 8010928:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 801092c:	6878      	ldr	r0, [r7, #4]
 801092e:	f000 f857 	bl	80109e0 <UART_WaitOnFlagUntilTimeout>
 8010932:	4603      	mov	r3, r0
 8010934:	2b00      	cmp	r3, #0
 8010936:	d03c      	beq.n	80109b2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	681b      	ldr	r3, [r3, #0]
 801093c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801093e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010940:	e853 3f00 	ldrex	r3, [r3]
 8010944:	623b      	str	r3, [r7, #32]
   return(result);
 8010946:	6a3b      	ldr	r3, [r7, #32]
 8010948:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801094c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801094e:	687b      	ldr	r3, [r7, #4]
 8010950:	681b      	ldr	r3, [r3, #0]
 8010952:	461a      	mov	r2, r3
 8010954:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010956:	633b      	str	r3, [r7, #48]	@ 0x30
 8010958:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801095a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801095c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801095e:	e841 2300 	strex	r3, r2, [r1]
 8010962:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010966:	2b00      	cmp	r3, #0
 8010968:	d1e6      	bne.n	8010938 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801096a:	687b      	ldr	r3, [r7, #4]
 801096c:	681b      	ldr	r3, [r3, #0]
 801096e:	3308      	adds	r3, #8
 8010970:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010972:	693b      	ldr	r3, [r7, #16]
 8010974:	e853 3f00 	ldrex	r3, [r3]
 8010978:	60fb      	str	r3, [r7, #12]
   return(result);
 801097a:	68fb      	ldr	r3, [r7, #12]
 801097c:	f023 0301 	bic.w	r3, r3, #1
 8010980:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010982:	687b      	ldr	r3, [r7, #4]
 8010984:	681b      	ldr	r3, [r3, #0]
 8010986:	3308      	adds	r3, #8
 8010988:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801098a:	61fa      	str	r2, [r7, #28]
 801098c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801098e:	69b9      	ldr	r1, [r7, #24]
 8010990:	69fa      	ldr	r2, [r7, #28]
 8010992:	e841 2300 	strex	r3, r2, [r1]
 8010996:	617b      	str	r3, [r7, #20]
   return(result);
 8010998:	697b      	ldr	r3, [r7, #20]
 801099a:	2b00      	cmp	r3, #0
 801099c:	d1e5      	bne.n	801096a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 801099e:	687b      	ldr	r3, [r7, #4]
 80109a0:	2220      	movs	r2, #32
 80109a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80109a6:	687b      	ldr	r3, [r7, #4]
 80109a8:	2200      	movs	r2, #0
 80109aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80109ae:	2303      	movs	r3, #3
 80109b0:	e012      	b.n	80109d8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80109b2:	687b      	ldr	r3, [r7, #4]
 80109b4:	2220      	movs	r2, #32
 80109b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80109ba:	687b      	ldr	r3, [r7, #4]
 80109bc:	2220      	movs	r2, #32
 80109be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	2200      	movs	r2, #0
 80109c6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80109c8:	687b      	ldr	r3, [r7, #4]
 80109ca:	2200      	movs	r2, #0
 80109cc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80109ce:	687b      	ldr	r3, [r7, #4]
 80109d0:	2200      	movs	r2, #0
 80109d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80109d6:	2300      	movs	r3, #0
}
 80109d8:	4618      	mov	r0, r3
 80109da:	3758      	adds	r7, #88	@ 0x58
 80109dc:	46bd      	mov	sp, r7
 80109de:	bd80      	pop	{r7, pc}

080109e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80109e0:	b580      	push	{r7, lr}
 80109e2:	b084      	sub	sp, #16
 80109e4:	af00      	add	r7, sp, #0
 80109e6:	60f8      	str	r0, [r7, #12]
 80109e8:	60b9      	str	r1, [r7, #8]
 80109ea:	603b      	str	r3, [r7, #0]
 80109ec:	4613      	mov	r3, r2
 80109ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80109f0:	e04f      	b.n	8010a92 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80109f2:	69bb      	ldr	r3, [r7, #24]
 80109f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80109f8:	d04b      	beq.n	8010a92 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80109fa:	f7f6 fe05 	bl	8007608 <HAL_GetTick>
 80109fe:	4602      	mov	r2, r0
 8010a00:	683b      	ldr	r3, [r7, #0]
 8010a02:	1ad3      	subs	r3, r2, r3
 8010a04:	69ba      	ldr	r2, [r7, #24]
 8010a06:	429a      	cmp	r2, r3
 8010a08:	d302      	bcc.n	8010a10 <UART_WaitOnFlagUntilTimeout+0x30>
 8010a0a:	69bb      	ldr	r3, [r7, #24]
 8010a0c:	2b00      	cmp	r3, #0
 8010a0e:	d101      	bne.n	8010a14 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010a10:	2303      	movs	r3, #3
 8010a12:	e04e      	b.n	8010ab2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010a14:	68fb      	ldr	r3, [r7, #12]
 8010a16:	681b      	ldr	r3, [r3, #0]
 8010a18:	681b      	ldr	r3, [r3, #0]
 8010a1a:	f003 0304 	and.w	r3, r3, #4
 8010a1e:	2b00      	cmp	r3, #0
 8010a20:	d037      	beq.n	8010a92 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010a22:	68bb      	ldr	r3, [r7, #8]
 8010a24:	2b80      	cmp	r3, #128	@ 0x80
 8010a26:	d034      	beq.n	8010a92 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010a28:	68bb      	ldr	r3, [r7, #8]
 8010a2a:	2b40      	cmp	r3, #64	@ 0x40
 8010a2c:	d031      	beq.n	8010a92 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010a2e:	68fb      	ldr	r3, [r7, #12]
 8010a30:	681b      	ldr	r3, [r3, #0]
 8010a32:	69db      	ldr	r3, [r3, #28]
 8010a34:	f003 0308 	and.w	r3, r3, #8
 8010a38:	2b08      	cmp	r3, #8
 8010a3a:	d110      	bne.n	8010a5e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010a3c:	68fb      	ldr	r3, [r7, #12]
 8010a3e:	681b      	ldr	r3, [r3, #0]
 8010a40:	2208      	movs	r2, #8
 8010a42:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010a44:	68f8      	ldr	r0, [r7, #12]
 8010a46:	f000 f920 	bl	8010c8a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8010a4a:	68fb      	ldr	r3, [r7, #12]
 8010a4c:	2208      	movs	r2, #8
 8010a4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010a52:	68fb      	ldr	r3, [r7, #12]
 8010a54:	2200      	movs	r2, #0
 8010a56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8010a5a:	2301      	movs	r3, #1
 8010a5c:	e029      	b.n	8010ab2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010a5e:	68fb      	ldr	r3, [r7, #12]
 8010a60:	681b      	ldr	r3, [r3, #0]
 8010a62:	69db      	ldr	r3, [r3, #28]
 8010a64:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010a68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010a6c:	d111      	bne.n	8010a92 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010a6e:	68fb      	ldr	r3, [r7, #12]
 8010a70:	681b      	ldr	r3, [r3, #0]
 8010a72:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010a76:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010a78:	68f8      	ldr	r0, [r7, #12]
 8010a7a:	f000 f906 	bl	8010c8a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010a7e:	68fb      	ldr	r3, [r7, #12]
 8010a80:	2220      	movs	r2, #32
 8010a82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010a86:	68fb      	ldr	r3, [r7, #12]
 8010a88:	2200      	movs	r2, #0
 8010a8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8010a8e:	2303      	movs	r3, #3
 8010a90:	e00f      	b.n	8010ab2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010a92:	68fb      	ldr	r3, [r7, #12]
 8010a94:	681b      	ldr	r3, [r3, #0]
 8010a96:	69da      	ldr	r2, [r3, #28]
 8010a98:	68bb      	ldr	r3, [r7, #8]
 8010a9a:	4013      	ands	r3, r2
 8010a9c:	68ba      	ldr	r2, [r7, #8]
 8010a9e:	429a      	cmp	r2, r3
 8010aa0:	bf0c      	ite	eq
 8010aa2:	2301      	moveq	r3, #1
 8010aa4:	2300      	movne	r3, #0
 8010aa6:	b2db      	uxtb	r3, r3
 8010aa8:	461a      	mov	r2, r3
 8010aaa:	79fb      	ldrb	r3, [r7, #7]
 8010aac:	429a      	cmp	r2, r3
 8010aae:	d0a0      	beq.n	80109f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010ab0:	2300      	movs	r3, #0
}
 8010ab2:	4618      	mov	r0, r3
 8010ab4:	3710      	adds	r7, #16
 8010ab6:	46bd      	mov	sp, r7
 8010ab8:	bd80      	pop	{r7, pc}
	...

08010abc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010abc:	b580      	push	{r7, lr}
 8010abe:	b096      	sub	sp, #88	@ 0x58
 8010ac0:	af00      	add	r7, sp, #0
 8010ac2:	60f8      	str	r0, [r7, #12]
 8010ac4:	60b9      	str	r1, [r7, #8]
 8010ac6:	4613      	mov	r3, r2
 8010ac8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8010aca:	68fb      	ldr	r3, [r7, #12]
 8010acc:	68ba      	ldr	r2, [r7, #8]
 8010ace:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8010ad0:	68fb      	ldr	r3, [r7, #12]
 8010ad2:	88fa      	ldrh	r2, [r7, #6]
 8010ad4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010ad8:	68fb      	ldr	r3, [r7, #12]
 8010ada:	2200      	movs	r2, #0
 8010adc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010ae0:	68fb      	ldr	r3, [r7, #12]
 8010ae2:	2222      	movs	r2, #34	@ 0x22
 8010ae4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8010ae8:	68fb      	ldr	r3, [r7, #12]
 8010aea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010aee:	2b00      	cmp	r3, #0
 8010af0:	d02d      	beq.n	8010b4e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8010af2:	68fb      	ldr	r3, [r7, #12]
 8010af4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010af8:	4a40      	ldr	r2, [pc, #256]	@ (8010bfc <UART_Start_Receive_DMA+0x140>)
 8010afa:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8010afc:	68fb      	ldr	r3, [r7, #12]
 8010afe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010b02:	4a3f      	ldr	r2, [pc, #252]	@ (8010c00 <UART_Start_Receive_DMA+0x144>)
 8010b04:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8010b06:	68fb      	ldr	r3, [r7, #12]
 8010b08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010b0c:	4a3d      	ldr	r2, [pc, #244]	@ (8010c04 <UART_Start_Receive_DMA+0x148>)
 8010b0e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8010b10:	68fb      	ldr	r3, [r7, #12]
 8010b12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010b16:	2200      	movs	r2, #0
 8010b18:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8010b1a:	68fb      	ldr	r3, [r7, #12]
 8010b1c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8010b20:	68fb      	ldr	r3, [r7, #12]
 8010b22:	681b      	ldr	r3, [r3, #0]
 8010b24:	3324      	adds	r3, #36	@ 0x24
 8010b26:	4619      	mov	r1, r3
 8010b28:	68fb      	ldr	r3, [r7, #12]
 8010b2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010b2c:	461a      	mov	r2, r3
 8010b2e:	88fb      	ldrh	r3, [r7, #6]
 8010b30:	f7f8 f850 	bl	8008bd4 <HAL_DMA_Start_IT>
 8010b34:	4603      	mov	r3, r0
 8010b36:	2b00      	cmp	r3, #0
 8010b38:	d009      	beq.n	8010b4e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8010b3a:	68fb      	ldr	r3, [r7, #12]
 8010b3c:	2210      	movs	r2, #16
 8010b3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8010b42:	68fb      	ldr	r3, [r7, #12]
 8010b44:	2220      	movs	r2, #32
 8010b46:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8010b4a:	2301      	movs	r3, #1
 8010b4c:	e051      	b.n	8010bf2 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8010b4e:	68fb      	ldr	r3, [r7, #12]
 8010b50:	691b      	ldr	r3, [r3, #16]
 8010b52:	2b00      	cmp	r3, #0
 8010b54:	d018      	beq.n	8010b88 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010b56:	68fb      	ldr	r3, [r7, #12]
 8010b58:	681b      	ldr	r3, [r3, #0]
 8010b5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010b5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010b5e:	e853 3f00 	ldrex	r3, [r3]
 8010b62:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010b64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010b6a:	657b      	str	r3, [r7, #84]	@ 0x54
 8010b6c:	68fb      	ldr	r3, [r7, #12]
 8010b6e:	681b      	ldr	r3, [r3, #0]
 8010b70:	461a      	mov	r2, r3
 8010b72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010b74:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010b76:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010b78:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010b7a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010b7c:	e841 2300 	strex	r3, r2, [r1]
 8010b80:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8010b82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010b84:	2b00      	cmp	r3, #0
 8010b86:	d1e6      	bne.n	8010b56 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010b88:	68fb      	ldr	r3, [r7, #12]
 8010b8a:	681b      	ldr	r3, [r3, #0]
 8010b8c:	3308      	adds	r3, #8
 8010b8e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010b90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b92:	e853 3f00 	ldrex	r3, [r3]
 8010b96:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b9a:	f043 0301 	orr.w	r3, r3, #1
 8010b9e:	653b      	str	r3, [r7, #80]	@ 0x50
 8010ba0:	68fb      	ldr	r3, [r7, #12]
 8010ba2:	681b      	ldr	r3, [r3, #0]
 8010ba4:	3308      	adds	r3, #8
 8010ba6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010ba8:	637a      	str	r2, [r7, #52]	@ 0x34
 8010baa:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010bac:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010bae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010bb0:	e841 2300 	strex	r3, r2, [r1]
 8010bb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8010bb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010bb8:	2b00      	cmp	r3, #0
 8010bba:	d1e5      	bne.n	8010b88 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010bbc:	68fb      	ldr	r3, [r7, #12]
 8010bbe:	681b      	ldr	r3, [r3, #0]
 8010bc0:	3308      	adds	r3, #8
 8010bc2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010bc4:	697b      	ldr	r3, [r7, #20]
 8010bc6:	e853 3f00 	ldrex	r3, [r3]
 8010bca:	613b      	str	r3, [r7, #16]
   return(result);
 8010bcc:	693b      	ldr	r3, [r7, #16]
 8010bce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010bd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010bd4:	68fb      	ldr	r3, [r7, #12]
 8010bd6:	681b      	ldr	r3, [r3, #0]
 8010bd8:	3308      	adds	r3, #8
 8010bda:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010bdc:	623a      	str	r2, [r7, #32]
 8010bde:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010be0:	69f9      	ldr	r1, [r7, #28]
 8010be2:	6a3a      	ldr	r2, [r7, #32]
 8010be4:	e841 2300 	strex	r3, r2, [r1]
 8010be8:	61bb      	str	r3, [r7, #24]
   return(result);
 8010bea:	69bb      	ldr	r3, [r7, #24]
 8010bec:	2b00      	cmp	r3, #0
 8010bee:	d1e5      	bne.n	8010bbc <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8010bf0:	2300      	movs	r3, #0
}
 8010bf2:	4618      	mov	r0, r3
 8010bf4:	3758      	adds	r7, #88	@ 0x58
 8010bf6:	46bd      	mov	sp, r7
 8010bf8:	bd80      	pop	{r7, pc}
 8010bfa:	bf00      	nop
 8010bfc:	08010d57 	.word	0x08010d57
 8010c00:	08010e83 	.word	0x08010e83
 8010c04:	08010ec1 	.word	0x08010ec1

08010c08 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8010c08:	b480      	push	{r7}
 8010c0a:	b08f      	sub	sp, #60	@ 0x3c
 8010c0c:	af00      	add	r7, sp, #0
 8010c0e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8010c10:	687b      	ldr	r3, [r7, #4]
 8010c12:	681b      	ldr	r3, [r3, #0]
 8010c14:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c16:	6a3b      	ldr	r3, [r7, #32]
 8010c18:	e853 3f00 	ldrex	r3, [r3]
 8010c1c:	61fb      	str	r3, [r7, #28]
   return(result);
 8010c1e:	69fb      	ldr	r3, [r7, #28]
 8010c20:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8010c24:	637b      	str	r3, [r7, #52]	@ 0x34
 8010c26:	687b      	ldr	r3, [r7, #4]
 8010c28:	681b      	ldr	r3, [r3, #0]
 8010c2a:	461a      	mov	r2, r3
 8010c2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010c2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010c30:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c32:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010c34:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010c36:	e841 2300 	strex	r3, r2, [r1]
 8010c3a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c3e:	2b00      	cmp	r3, #0
 8010c40:	d1e6      	bne.n	8010c10 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8010c42:	687b      	ldr	r3, [r7, #4]
 8010c44:	681b      	ldr	r3, [r3, #0]
 8010c46:	3308      	adds	r3, #8
 8010c48:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c4a:	68fb      	ldr	r3, [r7, #12]
 8010c4c:	e853 3f00 	ldrex	r3, [r3]
 8010c50:	60bb      	str	r3, [r7, #8]
   return(result);
 8010c52:	68bb      	ldr	r3, [r7, #8]
 8010c54:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8010c58:	633b      	str	r3, [r7, #48]	@ 0x30
 8010c5a:	687b      	ldr	r3, [r7, #4]
 8010c5c:	681b      	ldr	r3, [r3, #0]
 8010c5e:	3308      	adds	r3, #8
 8010c60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010c62:	61ba      	str	r2, [r7, #24]
 8010c64:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c66:	6979      	ldr	r1, [r7, #20]
 8010c68:	69ba      	ldr	r2, [r7, #24]
 8010c6a:	e841 2300 	strex	r3, r2, [r1]
 8010c6e:	613b      	str	r3, [r7, #16]
   return(result);
 8010c70:	693b      	ldr	r3, [r7, #16]
 8010c72:	2b00      	cmp	r3, #0
 8010c74:	d1e5      	bne.n	8010c42 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010c76:	687b      	ldr	r3, [r7, #4]
 8010c78:	2220      	movs	r2, #32
 8010c7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8010c7e:	bf00      	nop
 8010c80:	373c      	adds	r7, #60	@ 0x3c
 8010c82:	46bd      	mov	sp, r7
 8010c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c88:	4770      	bx	lr

08010c8a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010c8a:	b480      	push	{r7}
 8010c8c:	b095      	sub	sp, #84	@ 0x54
 8010c8e:	af00      	add	r7, sp, #0
 8010c90:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010c92:	687b      	ldr	r3, [r7, #4]
 8010c94:	681b      	ldr	r3, [r3, #0]
 8010c96:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010c9a:	e853 3f00 	ldrex	r3, [r3]
 8010c9e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010ca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ca2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010ca6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010ca8:	687b      	ldr	r3, [r7, #4]
 8010caa:	681b      	ldr	r3, [r3, #0]
 8010cac:	461a      	mov	r2, r3
 8010cae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010cb0:	643b      	str	r3, [r7, #64]	@ 0x40
 8010cb2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010cb4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010cb6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010cb8:	e841 2300 	strex	r3, r2, [r1]
 8010cbc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010cbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010cc0:	2b00      	cmp	r3, #0
 8010cc2:	d1e6      	bne.n	8010c92 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010cc4:	687b      	ldr	r3, [r7, #4]
 8010cc6:	681b      	ldr	r3, [r3, #0]
 8010cc8:	3308      	adds	r3, #8
 8010cca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ccc:	6a3b      	ldr	r3, [r7, #32]
 8010cce:	e853 3f00 	ldrex	r3, [r3]
 8010cd2:	61fb      	str	r3, [r7, #28]
   return(result);
 8010cd4:	69fb      	ldr	r3, [r7, #28]
 8010cd6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8010cda:	f023 0301 	bic.w	r3, r3, #1
 8010cde:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010ce0:	687b      	ldr	r3, [r7, #4]
 8010ce2:	681b      	ldr	r3, [r3, #0]
 8010ce4:	3308      	adds	r3, #8
 8010ce6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010ce8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010cea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010cec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010cee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010cf0:	e841 2300 	strex	r3, r2, [r1]
 8010cf4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cf8:	2b00      	cmp	r3, #0
 8010cfa:	d1e3      	bne.n	8010cc4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010cfc:	687b      	ldr	r3, [r7, #4]
 8010cfe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010d00:	2b01      	cmp	r3, #1
 8010d02:	d118      	bne.n	8010d36 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010d04:	687b      	ldr	r3, [r7, #4]
 8010d06:	681b      	ldr	r3, [r3, #0]
 8010d08:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d0a:	68fb      	ldr	r3, [r7, #12]
 8010d0c:	e853 3f00 	ldrex	r3, [r3]
 8010d10:	60bb      	str	r3, [r7, #8]
   return(result);
 8010d12:	68bb      	ldr	r3, [r7, #8]
 8010d14:	f023 0310 	bic.w	r3, r3, #16
 8010d18:	647b      	str	r3, [r7, #68]	@ 0x44
 8010d1a:	687b      	ldr	r3, [r7, #4]
 8010d1c:	681b      	ldr	r3, [r3, #0]
 8010d1e:	461a      	mov	r2, r3
 8010d20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010d22:	61bb      	str	r3, [r7, #24]
 8010d24:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010d26:	6979      	ldr	r1, [r7, #20]
 8010d28:	69ba      	ldr	r2, [r7, #24]
 8010d2a:	e841 2300 	strex	r3, r2, [r1]
 8010d2e:	613b      	str	r3, [r7, #16]
   return(result);
 8010d30:	693b      	ldr	r3, [r7, #16]
 8010d32:	2b00      	cmp	r3, #0
 8010d34:	d1e6      	bne.n	8010d04 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010d36:	687b      	ldr	r3, [r7, #4]
 8010d38:	2220      	movs	r2, #32
 8010d3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010d3e:	687b      	ldr	r3, [r7, #4]
 8010d40:	2200      	movs	r2, #0
 8010d42:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010d44:	687b      	ldr	r3, [r7, #4]
 8010d46:	2200      	movs	r2, #0
 8010d48:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8010d4a:	bf00      	nop
 8010d4c:	3754      	adds	r7, #84	@ 0x54
 8010d4e:	46bd      	mov	sp, r7
 8010d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d54:	4770      	bx	lr

08010d56 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8010d56:	b580      	push	{r7, lr}
 8010d58:	b09c      	sub	sp, #112	@ 0x70
 8010d5a:	af00      	add	r7, sp, #0
 8010d5c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010d5e:	687b      	ldr	r3, [r7, #4]
 8010d60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010d62:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	681b      	ldr	r3, [r3, #0]
 8010d68:	681b      	ldr	r3, [r3, #0]
 8010d6a:	f003 0320 	and.w	r3, r3, #32
 8010d6e:	2b00      	cmp	r3, #0
 8010d70:	d171      	bne.n	8010e56 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8010d72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010d74:	2200      	movs	r2, #0
 8010d76:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010d7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010d7c:	681b      	ldr	r3, [r3, #0]
 8010d7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010d82:	e853 3f00 	ldrex	r3, [r3]
 8010d86:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8010d88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010d8a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010d8e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010d90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010d92:	681b      	ldr	r3, [r3, #0]
 8010d94:	461a      	mov	r2, r3
 8010d96:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010d98:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010d9a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010d9c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010d9e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010da0:	e841 2300 	strex	r3, r2, [r1]
 8010da4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8010da6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010da8:	2b00      	cmp	r3, #0
 8010daa:	d1e6      	bne.n	8010d7a <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010dac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010dae:	681b      	ldr	r3, [r3, #0]
 8010db0:	3308      	adds	r3, #8
 8010db2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010db4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010db6:	e853 3f00 	ldrex	r3, [r3]
 8010dba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010dbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010dbe:	f023 0301 	bic.w	r3, r3, #1
 8010dc2:	667b      	str	r3, [r7, #100]	@ 0x64
 8010dc4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010dc6:	681b      	ldr	r3, [r3, #0]
 8010dc8:	3308      	adds	r3, #8
 8010dca:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8010dcc:	647a      	str	r2, [r7, #68]	@ 0x44
 8010dce:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010dd0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010dd2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010dd4:	e841 2300 	strex	r3, r2, [r1]
 8010dd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010dda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ddc:	2b00      	cmp	r3, #0
 8010dde:	d1e5      	bne.n	8010dac <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010de0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010de2:	681b      	ldr	r3, [r3, #0]
 8010de4:	3308      	adds	r3, #8
 8010de6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010dea:	e853 3f00 	ldrex	r3, [r3]
 8010dee:	623b      	str	r3, [r7, #32]
   return(result);
 8010df0:	6a3b      	ldr	r3, [r7, #32]
 8010df2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010df6:	663b      	str	r3, [r7, #96]	@ 0x60
 8010df8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010dfa:	681b      	ldr	r3, [r3, #0]
 8010dfc:	3308      	adds	r3, #8
 8010dfe:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8010e00:	633a      	str	r2, [r7, #48]	@ 0x30
 8010e02:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e04:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010e06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010e08:	e841 2300 	strex	r3, r2, [r1]
 8010e0c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010e0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e10:	2b00      	cmp	r3, #0
 8010e12:	d1e5      	bne.n	8010de0 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8010e14:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010e16:	2220      	movs	r2, #32
 8010e18:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010e1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010e1e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010e20:	2b01      	cmp	r3, #1
 8010e22:	d118      	bne.n	8010e56 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010e24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010e26:	681b      	ldr	r3, [r3, #0]
 8010e28:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e2a:	693b      	ldr	r3, [r7, #16]
 8010e2c:	e853 3f00 	ldrex	r3, [r3]
 8010e30:	60fb      	str	r3, [r7, #12]
   return(result);
 8010e32:	68fb      	ldr	r3, [r7, #12]
 8010e34:	f023 0310 	bic.w	r3, r3, #16
 8010e38:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010e3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010e3c:	681b      	ldr	r3, [r3, #0]
 8010e3e:	461a      	mov	r2, r3
 8010e40:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010e42:	61fb      	str	r3, [r7, #28]
 8010e44:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e46:	69b9      	ldr	r1, [r7, #24]
 8010e48:	69fa      	ldr	r2, [r7, #28]
 8010e4a:	e841 2300 	strex	r3, r2, [r1]
 8010e4e:	617b      	str	r3, [r7, #20]
   return(result);
 8010e50:	697b      	ldr	r3, [r7, #20]
 8010e52:	2b00      	cmp	r3, #0
 8010e54:	d1e6      	bne.n	8010e24 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010e56:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010e58:	2200      	movs	r2, #0
 8010e5a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010e5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010e5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010e60:	2b01      	cmp	r3, #1
 8010e62:	d107      	bne.n	8010e74 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010e64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010e66:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010e6a:	4619      	mov	r1, r3
 8010e6c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8010e6e:	f7ff fa37 	bl	80102e0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010e72:	e002      	b.n	8010e7a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8010e74:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8010e76:	f7f6 fa97 	bl	80073a8 <HAL_UART_RxCpltCallback>
}
 8010e7a:	bf00      	nop
 8010e7c:	3770      	adds	r7, #112	@ 0x70
 8010e7e:	46bd      	mov	sp, r7
 8010e80:	bd80      	pop	{r7, pc}

08010e82 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010e82:	b580      	push	{r7, lr}
 8010e84:	b084      	sub	sp, #16
 8010e86:	af00      	add	r7, sp, #0
 8010e88:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010e8a:	687b      	ldr	r3, [r7, #4]
 8010e8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010e8e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8010e90:	68fb      	ldr	r3, [r7, #12]
 8010e92:	2201      	movs	r2, #1
 8010e94:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010e96:	68fb      	ldr	r3, [r7, #12]
 8010e98:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010e9a:	2b01      	cmp	r3, #1
 8010e9c:	d109      	bne.n	8010eb2 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8010e9e:	68fb      	ldr	r3, [r7, #12]
 8010ea0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010ea4:	085b      	lsrs	r3, r3, #1
 8010ea6:	b29b      	uxth	r3, r3
 8010ea8:	4619      	mov	r1, r3
 8010eaa:	68f8      	ldr	r0, [r7, #12]
 8010eac:	f7ff fa18 	bl	80102e0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010eb0:	e002      	b.n	8010eb8 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8010eb2:	68f8      	ldr	r0, [r7, #12]
 8010eb4:	f7ff fa00 	bl	80102b8 <HAL_UART_RxHalfCpltCallback>
}
 8010eb8:	bf00      	nop
 8010eba:	3710      	adds	r7, #16
 8010ebc:	46bd      	mov	sp, r7
 8010ebe:	bd80      	pop	{r7, pc}

08010ec0 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8010ec0:	b580      	push	{r7, lr}
 8010ec2:	b086      	sub	sp, #24
 8010ec4:	af00      	add	r7, sp, #0
 8010ec6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010ec8:	687b      	ldr	r3, [r7, #4]
 8010eca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010ecc:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8010ece:	697b      	ldr	r3, [r7, #20]
 8010ed0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010ed4:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8010ed6:	697b      	ldr	r3, [r7, #20]
 8010ed8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010edc:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8010ede:	697b      	ldr	r3, [r7, #20]
 8010ee0:	681b      	ldr	r3, [r3, #0]
 8010ee2:	689b      	ldr	r3, [r3, #8]
 8010ee4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010ee8:	2b80      	cmp	r3, #128	@ 0x80
 8010eea:	d109      	bne.n	8010f00 <UART_DMAError+0x40>
 8010eec:	693b      	ldr	r3, [r7, #16]
 8010eee:	2b21      	cmp	r3, #33	@ 0x21
 8010ef0:	d106      	bne.n	8010f00 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8010ef2:	697b      	ldr	r3, [r7, #20]
 8010ef4:	2200      	movs	r2, #0
 8010ef6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8010efa:	6978      	ldr	r0, [r7, #20]
 8010efc:	f7ff fe84 	bl	8010c08 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8010f00:	697b      	ldr	r3, [r7, #20]
 8010f02:	681b      	ldr	r3, [r3, #0]
 8010f04:	689b      	ldr	r3, [r3, #8]
 8010f06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010f0a:	2b40      	cmp	r3, #64	@ 0x40
 8010f0c:	d109      	bne.n	8010f22 <UART_DMAError+0x62>
 8010f0e:	68fb      	ldr	r3, [r7, #12]
 8010f10:	2b22      	cmp	r3, #34	@ 0x22
 8010f12:	d106      	bne.n	8010f22 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8010f14:	697b      	ldr	r3, [r7, #20]
 8010f16:	2200      	movs	r2, #0
 8010f18:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8010f1c:	6978      	ldr	r0, [r7, #20]
 8010f1e:	f7ff feb4 	bl	8010c8a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8010f22:	697b      	ldr	r3, [r7, #20]
 8010f24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010f28:	f043 0210 	orr.w	r2, r3, #16
 8010f2c:	697b      	ldr	r3, [r7, #20]
 8010f2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010f32:	6978      	ldr	r0, [r7, #20]
 8010f34:	f7ff f9ca 	bl	80102cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010f38:	bf00      	nop
 8010f3a:	3718      	adds	r7, #24
 8010f3c:	46bd      	mov	sp, r7
 8010f3e:	bd80      	pop	{r7, pc}

08010f40 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8010f40:	b580      	push	{r7, lr}
 8010f42:	b084      	sub	sp, #16
 8010f44:	af00      	add	r7, sp, #0
 8010f46:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010f48:	687b      	ldr	r3, [r7, #4]
 8010f4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010f4c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8010f4e:	68fb      	ldr	r3, [r7, #12]
 8010f50:	2200      	movs	r2, #0
 8010f52:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010f56:	68f8      	ldr	r0, [r7, #12]
 8010f58:	f7ff f9b8 	bl	80102cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010f5c:	bf00      	nop
 8010f5e:	3710      	adds	r7, #16
 8010f60:	46bd      	mov	sp, r7
 8010f62:	bd80      	pop	{r7, pc}

08010f64 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8010f64:	b580      	push	{r7, lr}
 8010f66:	b088      	sub	sp, #32
 8010f68:	af00      	add	r7, sp, #0
 8010f6a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010f6c:	687b      	ldr	r3, [r7, #4]
 8010f6e:	681b      	ldr	r3, [r3, #0]
 8010f70:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f72:	68fb      	ldr	r3, [r7, #12]
 8010f74:	e853 3f00 	ldrex	r3, [r3]
 8010f78:	60bb      	str	r3, [r7, #8]
   return(result);
 8010f7a:	68bb      	ldr	r3, [r7, #8]
 8010f7c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010f80:	61fb      	str	r3, [r7, #28]
 8010f82:	687b      	ldr	r3, [r7, #4]
 8010f84:	681b      	ldr	r3, [r3, #0]
 8010f86:	461a      	mov	r2, r3
 8010f88:	69fb      	ldr	r3, [r7, #28]
 8010f8a:	61bb      	str	r3, [r7, #24]
 8010f8c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f8e:	6979      	ldr	r1, [r7, #20]
 8010f90:	69ba      	ldr	r2, [r7, #24]
 8010f92:	e841 2300 	strex	r3, r2, [r1]
 8010f96:	613b      	str	r3, [r7, #16]
   return(result);
 8010f98:	693b      	ldr	r3, [r7, #16]
 8010f9a:	2b00      	cmp	r3, #0
 8010f9c:	d1e6      	bne.n	8010f6c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010f9e:	687b      	ldr	r3, [r7, #4]
 8010fa0:	2220      	movs	r2, #32
 8010fa2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8010fa6:	687b      	ldr	r3, [r7, #4]
 8010fa8:	2200      	movs	r2, #0
 8010faa:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8010fac:	6878      	ldr	r0, [r7, #4]
 8010fae:	f7ff f979 	bl	80102a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010fb2:	bf00      	nop
 8010fb4:	3720      	adds	r7, #32
 8010fb6:	46bd      	mov	sp, r7
 8010fb8:	bd80      	pop	{r7, pc}

08010fba <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8010fba:	b480      	push	{r7}
 8010fbc:	b083      	sub	sp, #12
 8010fbe:	af00      	add	r7, sp, #0
 8010fc0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8010fc2:	bf00      	nop
 8010fc4:	370c      	adds	r7, #12
 8010fc6:	46bd      	mov	sp, r7
 8010fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fcc:	4770      	bx	lr

08010fce <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8010fce:	b480      	push	{r7}
 8010fd0:	b083      	sub	sp, #12
 8010fd2:	af00      	add	r7, sp, #0
 8010fd4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8010fd6:	bf00      	nop
 8010fd8:	370c      	adds	r7, #12
 8010fda:	46bd      	mov	sp, r7
 8010fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fe0:	4770      	bx	lr

08010fe2 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8010fe2:	b480      	push	{r7}
 8010fe4:	b083      	sub	sp, #12
 8010fe6:	af00      	add	r7, sp, #0
 8010fe8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8010fea:	bf00      	nop
 8010fec:	370c      	adds	r7, #12
 8010fee:	46bd      	mov	sp, r7
 8010ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ff4:	4770      	bx	lr

08010ff6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8010ff6:	b480      	push	{r7}
 8010ff8:	b085      	sub	sp, #20
 8010ffa:	af00      	add	r7, sp, #0
 8010ffc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010ffe:	687b      	ldr	r3, [r7, #4]
 8011000:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011004:	2b01      	cmp	r3, #1
 8011006:	d101      	bne.n	801100c <HAL_UARTEx_DisableFifoMode+0x16>
 8011008:	2302      	movs	r3, #2
 801100a:	e027      	b.n	801105c <HAL_UARTEx_DisableFifoMode+0x66>
 801100c:	687b      	ldr	r3, [r7, #4]
 801100e:	2201      	movs	r2, #1
 8011010:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011014:	687b      	ldr	r3, [r7, #4]
 8011016:	2224      	movs	r2, #36	@ 0x24
 8011018:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801101c:	687b      	ldr	r3, [r7, #4]
 801101e:	681b      	ldr	r3, [r3, #0]
 8011020:	681b      	ldr	r3, [r3, #0]
 8011022:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011024:	687b      	ldr	r3, [r7, #4]
 8011026:	681b      	ldr	r3, [r3, #0]
 8011028:	681a      	ldr	r2, [r3, #0]
 801102a:	687b      	ldr	r3, [r7, #4]
 801102c:	681b      	ldr	r3, [r3, #0]
 801102e:	f022 0201 	bic.w	r2, r2, #1
 8011032:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8011034:	68fb      	ldr	r3, [r7, #12]
 8011036:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 801103a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 801103c:	687b      	ldr	r3, [r7, #4]
 801103e:	2200      	movs	r2, #0
 8011040:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011042:	687b      	ldr	r3, [r7, #4]
 8011044:	681b      	ldr	r3, [r3, #0]
 8011046:	68fa      	ldr	r2, [r7, #12]
 8011048:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801104a:	687b      	ldr	r3, [r7, #4]
 801104c:	2220      	movs	r2, #32
 801104e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011052:	687b      	ldr	r3, [r7, #4]
 8011054:	2200      	movs	r2, #0
 8011056:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801105a:	2300      	movs	r3, #0
}
 801105c:	4618      	mov	r0, r3
 801105e:	3714      	adds	r7, #20
 8011060:	46bd      	mov	sp, r7
 8011062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011066:	4770      	bx	lr

08011068 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011068:	b580      	push	{r7, lr}
 801106a:	b084      	sub	sp, #16
 801106c:	af00      	add	r7, sp, #0
 801106e:	6078      	str	r0, [r7, #4]
 8011070:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011072:	687b      	ldr	r3, [r7, #4]
 8011074:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011078:	2b01      	cmp	r3, #1
 801107a:	d101      	bne.n	8011080 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 801107c:	2302      	movs	r3, #2
 801107e:	e02d      	b.n	80110dc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	2201      	movs	r2, #1
 8011084:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011088:	687b      	ldr	r3, [r7, #4]
 801108a:	2224      	movs	r2, #36	@ 0x24
 801108c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011090:	687b      	ldr	r3, [r7, #4]
 8011092:	681b      	ldr	r3, [r3, #0]
 8011094:	681b      	ldr	r3, [r3, #0]
 8011096:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011098:	687b      	ldr	r3, [r7, #4]
 801109a:	681b      	ldr	r3, [r3, #0]
 801109c:	681a      	ldr	r2, [r3, #0]
 801109e:	687b      	ldr	r3, [r7, #4]
 80110a0:	681b      	ldr	r3, [r3, #0]
 80110a2:	f022 0201 	bic.w	r2, r2, #1
 80110a6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80110a8:	687b      	ldr	r3, [r7, #4]
 80110aa:	681b      	ldr	r3, [r3, #0]
 80110ac:	689b      	ldr	r3, [r3, #8]
 80110ae:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80110b2:	687b      	ldr	r3, [r7, #4]
 80110b4:	681b      	ldr	r3, [r3, #0]
 80110b6:	683a      	ldr	r2, [r7, #0]
 80110b8:	430a      	orrs	r2, r1
 80110ba:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80110bc:	6878      	ldr	r0, [r7, #4]
 80110be:	f000 f84f 	bl	8011160 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80110c2:	687b      	ldr	r3, [r7, #4]
 80110c4:	681b      	ldr	r3, [r3, #0]
 80110c6:	68fa      	ldr	r2, [r7, #12]
 80110c8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80110ca:	687b      	ldr	r3, [r7, #4]
 80110cc:	2220      	movs	r2, #32
 80110ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80110d2:	687b      	ldr	r3, [r7, #4]
 80110d4:	2200      	movs	r2, #0
 80110d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80110da:	2300      	movs	r3, #0
}
 80110dc:	4618      	mov	r0, r3
 80110de:	3710      	adds	r7, #16
 80110e0:	46bd      	mov	sp, r7
 80110e2:	bd80      	pop	{r7, pc}

080110e4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80110e4:	b580      	push	{r7, lr}
 80110e6:	b084      	sub	sp, #16
 80110e8:	af00      	add	r7, sp, #0
 80110ea:	6078      	str	r0, [r7, #4]
 80110ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80110ee:	687b      	ldr	r3, [r7, #4]
 80110f0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80110f4:	2b01      	cmp	r3, #1
 80110f6:	d101      	bne.n	80110fc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80110f8:	2302      	movs	r3, #2
 80110fa:	e02d      	b.n	8011158 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80110fc:	687b      	ldr	r3, [r7, #4]
 80110fe:	2201      	movs	r2, #1
 8011100:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011104:	687b      	ldr	r3, [r7, #4]
 8011106:	2224      	movs	r2, #36	@ 0x24
 8011108:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801110c:	687b      	ldr	r3, [r7, #4]
 801110e:	681b      	ldr	r3, [r3, #0]
 8011110:	681b      	ldr	r3, [r3, #0]
 8011112:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011114:	687b      	ldr	r3, [r7, #4]
 8011116:	681b      	ldr	r3, [r3, #0]
 8011118:	681a      	ldr	r2, [r3, #0]
 801111a:	687b      	ldr	r3, [r7, #4]
 801111c:	681b      	ldr	r3, [r3, #0]
 801111e:	f022 0201 	bic.w	r2, r2, #1
 8011122:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8011124:	687b      	ldr	r3, [r7, #4]
 8011126:	681b      	ldr	r3, [r3, #0]
 8011128:	689b      	ldr	r3, [r3, #8]
 801112a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 801112e:	687b      	ldr	r3, [r7, #4]
 8011130:	681b      	ldr	r3, [r3, #0]
 8011132:	683a      	ldr	r2, [r7, #0]
 8011134:	430a      	orrs	r2, r1
 8011136:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011138:	6878      	ldr	r0, [r7, #4]
 801113a:	f000 f811 	bl	8011160 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801113e:	687b      	ldr	r3, [r7, #4]
 8011140:	681b      	ldr	r3, [r3, #0]
 8011142:	68fa      	ldr	r2, [r7, #12]
 8011144:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011146:	687b      	ldr	r3, [r7, #4]
 8011148:	2220      	movs	r2, #32
 801114a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801114e:	687b      	ldr	r3, [r7, #4]
 8011150:	2200      	movs	r2, #0
 8011152:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011156:	2300      	movs	r3, #0
}
 8011158:	4618      	mov	r0, r3
 801115a:	3710      	adds	r7, #16
 801115c:	46bd      	mov	sp, r7
 801115e:	bd80      	pop	{r7, pc}

08011160 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8011160:	b480      	push	{r7}
 8011162:	b085      	sub	sp, #20
 8011164:	af00      	add	r7, sp, #0
 8011166:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8011168:	687b      	ldr	r3, [r7, #4]
 801116a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801116c:	2b00      	cmp	r3, #0
 801116e:	d108      	bne.n	8011182 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8011170:	687b      	ldr	r3, [r7, #4]
 8011172:	2201      	movs	r2, #1
 8011174:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8011178:	687b      	ldr	r3, [r7, #4]
 801117a:	2201      	movs	r2, #1
 801117c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8011180:	e031      	b.n	80111e6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8011182:	2308      	movs	r3, #8
 8011184:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8011186:	2308      	movs	r3, #8
 8011188:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 801118a:	687b      	ldr	r3, [r7, #4]
 801118c:	681b      	ldr	r3, [r3, #0]
 801118e:	689b      	ldr	r3, [r3, #8]
 8011190:	0e5b      	lsrs	r3, r3, #25
 8011192:	b2db      	uxtb	r3, r3
 8011194:	f003 0307 	and.w	r3, r3, #7
 8011198:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 801119a:	687b      	ldr	r3, [r7, #4]
 801119c:	681b      	ldr	r3, [r3, #0]
 801119e:	689b      	ldr	r3, [r3, #8]
 80111a0:	0f5b      	lsrs	r3, r3, #29
 80111a2:	b2db      	uxtb	r3, r3
 80111a4:	f003 0307 	and.w	r3, r3, #7
 80111a8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80111aa:	7bbb      	ldrb	r3, [r7, #14]
 80111ac:	7b3a      	ldrb	r2, [r7, #12]
 80111ae:	4911      	ldr	r1, [pc, #68]	@ (80111f4 <UARTEx_SetNbDataToProcess+0x94>)
 80111b0:	5c8a      	ldrb	r2, [r1, r2]
 80111b2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80111b6:	7b3a      	ldrb	r2, [r7, #12]
 80111b8:	490f      	ldr	r1, [pc, #60]	@ (80111f8 <UARTEx_SetNbDataToProcess+0x98>)
 80111ba:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80111bc:	fb93 f3f2 	sdiv	r3, r3, r2
 80111c0:	b29a      	uxth	r2, r3
 80111c2:	687b      	ldr	r3, [r7, #4]
 80111c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80111c8:	7bfb      	ldrb	r3, [r7, #15]
 80111ca:	7b7a      	ldrb	r2, [r7, #13]
 80111cc:	4909      	ldr	r1, [pc, #36]	@ (80111f4 <UARTEx_SetNbDataToProcess+0x94>)
 80111ce:	5c8a      	ldrb	r2, [r1, r2]
 80111d0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80111d4:	7b7a      	ldrb	r2, [r7, #13]
 80111d6:	4908      	ldr	r1, [pc, #32]	@ (80111f8 <UARTEx_SetNbDataToProcess+0x98>)
 80111d8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80111da:	fb93 f3f2 	sdiv	r3, r3, r2
 80111de:	b29a      	uxth	r2, r3
 80111e0:	687b      	ldr	r3, [r7, #4]
 80111e2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80111e6:	bf00      	nop
 80111e8:	3714      	adds	r7, #20
 80111ea:	46bd      	mov	sp, r7
 80111ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111f0:	4770      	bx	lr
 80111f2:	bf00      	nop
 80111f4:	08022374 	.word	0x08022374
 80111f8:	0802237c 	.word	0x0802237c

080111fc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80111fc:	b480      	push	{r7}
 80111fe:	b085      	sub	sp, #20
 8011200:	af00      	add	r7, sp, #0
 8011202:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8011204:	687b      	ldr	r3, [r7, #4]
 8011206:	2200      	movs	r2, #0
 8011208:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 801120c:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8011210:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8011212:	68fb      	ldr	r3, [r7, #12]
 8011214:	b29a      	uxth	r2, r3
 8011216:	687b      	ldr	r3, [r7, #4]
 8011218:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 801121c:	2300      	movs	r3, #0
}
 801121e:	4618      	mov	r0, r3
 8011220:	3714      	adds	r7, #20
 8011222:	46bd      	mov	sp, r7
 8011224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011228:	4770      	bx	lr

0801122a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 801122a:	b480      	push	{r7}
 801122c:	b085      	sub	sp, #20
 801122e:	af00      	add	r7, sp, #0
 8011230:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8011232:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8011236:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8011238:	687b      	ldr	r3, [r7, #4]
 801123a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 801123e:	b29a      	uxth	r2, r3
 8011240:	68fb      	ldr	r3, [r7, #12]
 8011242:	b29b      	uxth	r3, r3
 8011244:	43db      	mvns	r3, r3
 8011246:	b29b      	uxth	r3, r3
 8011248:	4013      	ands	r3, r2
 801124a:	b29a      	uxth	r2, r3
 801124c:	687b      	ldr	r3, [r7, #4]
 801124e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8011252:	2300      	movs	r3, #0
}
 8011254:	4618      	mov	r0, r3
 8011256:	3714      	adds	r7, #20
 8011258:	46bd      	mov	sp, r7
 801125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801125e:	4770      	bx	lr

08011260 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8011260:	b480      	push	{r7}
 8011262:	b085      	sub	sp, #20
 8011264:	af00      	add	r7, sp, #0
 8011266:	60f8      	str	r0, [r7, #12]
 8011268:	1d3b      	adds	r3, r7, #4
 801126a:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 801126e:	68fb      	ldr	r3, [r7, #12]
 8011270:	2201      	movs	r2, #1
 8011272:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8011276:	68fb      	ldr	r3, [r7, #12]
 8011278:	2200      	movs	r2, #0
 801127a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 801127e:	68fb      	ldr	r3, [r7, #12]
 8011280:	2200      	movs	r2, #0
 8011282:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8011286:	68fb      	ldr	r3, [r7, #12]
 8011288:	2200      	movs	r2, #0
 801128a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 801128e:	2300      	movs	r3, #0
}
 8011290:	4618      	mov	r0, r3
 8011292:	3714      	adds	r7, #20
 8011294:	46bd      	mov	sp, r7
 8011296:	f85d 7b04 	ldr.w	r7, [sp], #4
 801129a:	4770      	bx	lr

0801129c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 801129c:	b480      	push	{r7}
 801129e:	b0a7      	sub	sp, #156	@ 0x9c
 80112a0:	af00      	add	r7, sp, #0
 80112a2:	6078      	str	r0, [r7, #4]
 80112a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80112a6:	2300      	movs	r3, #0
 80112a8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80112ac:	687a      	ldr	r2, [r7, #4]
 80112ae:	683b      	ldr	r3, [r7, #0]
 80112b0:	781b      	ldrb	r3, [r3, #0]
 80112b2:	009b      	lsls	r3, r3, #2
 80112b4:	4413      	add	r3, r2
 80112b6:	881b      	ldrh	r3, [r3, #0]
 80112b8:	b29b      	uxth	r3, r3
 80112ba:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 80112be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80112c2:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 80112c6:	683b      	ldr	r3, [r7, #0]
 80112c8:	78db      	ldrb	r3, [r3, #3]
 80112ca:	2b03      	cmp	r3, #3
 80112cc:	d81f      	bhi.n	801130e <USB_ActivateEndpoint+0x72>
 80112ce:	a201      	add	r2, pc, #4	@ (adr r2, 80112d4 <USB_ActivateEndpoint+0x38>)
 80112d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80112d4:	080112e5 	.word	0x080112e5
 80112d8:	08011301 	.word	0x08011301
 80112dc:	08011317 	.word	0x08011317
 80112e0:	080112f3 	.word	0x080112f3
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80112e4:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80112e8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80112ec:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80112f0:	e012      	b.n	8011318 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80112f2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80112f6:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 80112fa:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80112fe:	e00b      	b.n	8011318 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8011300:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8011304:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8011308:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 801130c:	e004      	b.n	8011318 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 801130e:	2301      	movs	r3, #1
 8011310:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8011314:	e000      	b.n	8011318 <USB_ActivateEndpoint+0x7c>
      break;
 8011316:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8011318:	687a      	ldr	r2, [r7, #4]
 801131a:	683b      	ldr	r3, [r7, #0]
 801131c:	781b      	ldrb	r3, [r3, #0]
 801131e:	009b      	lsls	r3, r3, #2
 8011320:	441a      	add	r2, r3
 8011322:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8011326:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801132a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801132e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011332:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011336:	b29b      	uxth	r3, r3
 8011338:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 801133a:	687a      	ldr	r2, [r7, #4]
 801133c:	683b      	ldr	r3, [r7, #0]
 801133e:	781b      	ldrb	r3, [r3, #0]
 8011340:	009b      	lsls	r3, r3, #2
 8011342:	4413      	add	r3, r2
 8011344:	881b      	ldrh	r3, [r3, #0]
 8011346:	b29b      	uxth	r3, r3
 8011348:	b21b      	sxth	r3, r3
 801134a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801134e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011352:	b21a      	sxth	r2, r3
 8011354:	683b      	ldr	r3, [r7, #0]
 8011356:	781b      	ldrb	r3, [r3, #0]
 8011358:	b21b      	sxth	r3, r3
 801135a:	4313      	orrs	r3, r2
 801135c:	b21b      	sxth	r3, r3
 801135e:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8011362:	687a      	ldr	r2, [r7, #4]
 8011364:	683b      	ldr	r3, [r7, #0]
 8011366:	781b      	ldrb	r3, [r3, #0]
 8011368:	009b      	lsls	r3, r3, #2
 801136a:	441a      	add	r2, r3
 801136c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8011370:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011374:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011378:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801137c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011380:	b29b      	uxth	r3, r3
 8011382:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8011384:	683b      	ldr	r3, [r7, #0]
 8011386:	7b1b      	ldrb	r3, [r3, #12]
 8011388:	2b00      	cmp	r3, #0
 801138a:	f040 8180 	bne.w	801168e <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 801138e:	683b      	ldr	r3, [r7, #0]
 8011390:	785b      	ldrb	r3, [r3, #1]
 8011392:	2b00      	cmp	r3, #0
 8011394:	f000 8084 	beq.w	80114a0 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8011398:	687b      	ldr	r3, [r7, #4]
 801139a:	61bb      	str	r3, [r7, #24]
 801139c:	687b      	ldr	r3, [r7, #4]
 801139e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80113a2:	b29b      	uxth	r3, r3
 80113a4:	461a      	mov	r2, r3
 80113a6:	69bb      	ldr	r3, [r7, #24]
 80113a8:	4413      	add	r3, r2
 80113aa:	61bb      	str	r3, [r7, #24]
 80113ac:	683b      	ldr	r3, [r7, #0]
 80113ae:	781b      	ldrb	r3, [r3, #0]
 80113b0:	00da      	lsls	r2, r3, #3
 80113b2:	69bb      	ldr	r3, [r7, #24]
 80113b4:	4413      	add	r3, r2
 80113b6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80113ba:	617b      	str	r3, [r7, #20]
 80113bc:	683b      	ldr	r3, [r7, #0]
 80113be:	88db      	ldrh	r3, [r3, #6]
 80113c0:	085b      	lsrs	r3, r3, #1
 80113c2:	b29b      	uxth	r3, r3
 80113c4:	005b      	lsls	r3, r3, #1
 80113c6:	b29a      	uxth	r2, r3
 80113c8:	697b      	ldr	r3, [r7, #20]
 80113ca:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80113cc:	687a      	ldr	r2, [r7, #4]
 80113ce:	683b      	ldr	r3, [r7, #0]
 80113d0:	781b      	ldrb	r3, [r3, #0]
 80113d2:	009b      	lsls	r3, r3, #2
 80113d4:	4413      	add	r3, r2
 80113d6:	881b      	ldrh	r3, [r3, #0]
 80113d8:	827b      	strh	r3, [r7, #18]
 80113da:	8a7b      	ldrh	r3, [r7, #18]
 80113dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80113e0:	2b00      	cmp	r3, #0
 80113e2:	d01b      	beq.n	801141c <USB_ActivateEndpoint+0x180>
 80113e4:	687a      	ldr	r2, [r7, #4]
 80113e6:	683b      	ldr	r3, [r7, #0]
 80113e8:	781b      	ldrb	r3, [r3, #0]
 80113ea:	009b      	lsls	r3, r3, #2
 80113ec:	4413      	add	r3, r2
 80113ee:	881b      	ldrh	r3, [r3, #0]
 80113f0:	b29b      	uxth	r3, r3
 80113f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80113f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80113fa:	823b      	strh	r3, [r7, #16]
 80113fc:	687a      	ldr	r2, [r7, #4]
 80113fe:	683b      	ldr	r3, [r7, #0]
 8011400:	781b      	ldrb	r3, [r3, #0]
 8011402:	009b      	lsls	r3, r3, #2
 8011404:	441a      	add	r2, r3
 8011406:	8a3b      	ldrh	r3, [r7, #16]
 8011408:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801140c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011410:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011414:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011418:	b29b      	uxth	r3, r3
 801141a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 801141c:	683b      	ldr	r3, [r7, #0]
 801141e:	78db      	ldrb	r3, [r3, #3]
 8011420:	2b01      	cmp	r3, #1
 8011422:	d020      	beq.n	8011466 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8011424:	687a      	ldr	r2, [r7, #4]
 8011426:	683b      	ldr	r3, [r7, #0]
 8011428:	781b      	ldrb	r3, [r3, #0]
 801142a:	009b      	lsls	r3, r3, #2
 801142c:	4413      	add	r3, r2
 801142e:	881b      	ldrh	r3, [r3, #0]
 8011430:	b29b      	uxth	r3, r3
 8011432:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011436:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801143a:	81bb      	strh	r3, [r7, #12]
 801143c:	89bb      	ldrh	r3, [r7, #12]
 801143e:	f083 0320 	eor.w	r3, r3, #32
 8011442:	81bb      	strh	r3, [r7, #12]
 8011444:	687a      	ldr	r2, [r7, #4]
 8011446:	683b      	ldr	r3, [r7, #0]
 8011448:	781b      	ldrb	r3, [r3, #0]
 801144a:	009b      	lsls	r3, r3, #2
 801144c:	441a      	add	r2, r3
 801144e:	89bb      	ldrh	r3, [r7, #12]
 8011450:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011454:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011458:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801145c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011460:	b29b      	uxth	r3, r3
 8011462:	8013      	strh	r3, [r2, #0]
 8011464:	e3f9      	b.n	8011c5a <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011466:	687a      	ldr	r2, [r7, #4]
 8011468:	683b      	ldr	r3, [r7, #0]
 801146a:	781b      	ldrb	r3, [r3, #0]
 801146c:	009b      	lsls	r3, r3, #2
 801146e:	4413      	add	r3, r2
 8011470:	881b      	ldrh	r3, [r3, #0]
 8011472:	b29b      	uxth	r3, r3
 8011474:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011478:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801147c:	81fb      	strh	r3, [r7, #14]
 801147e:	687a      	ldr	r2, [r7, #4]
 8011480:	683b      	ldr	r3, [r7, #0]
 8011482:	781b      	ldrb	r3, [r3, #0]
 8011484:	009b      	lsls	r3, r3, #2
 8011486:	441a      	add	r2, r3
 8011488:	89fb      	ldrh	r3, [r7, #14]
 801148a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801148e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011492:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011496:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801149a:	b29b      	uxth	r3, r3
 801149c:	8013      	strh	r3, [r2, #0]
 801149e:	e3dc      	b.n	8011c5a <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80114a0:	687b      	ldr	r3, [r7, #4]
 80114a2:	633b      	str	r3, [r7, #48]	@ 0x30
 80114a4:	687b      	ldr	r3, [r7, #4]
 80114a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80114aa:	b29b      	uxth	r3, r3
 80114ac:	461a      	mov	r2, r3
 80114ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80114b0:	4413      	add	r3, r2
 80114b2:	633b      	str	r3, [r7, #48]	@ 0x30
 80114b4:	683b      	ldr	r3, [r7, #0]
 80114b6:	781b      	ldrb	r3, [r3, #0]
 80114b8:	00da      	lsls	r2, r3, #3
 80114ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80114bc:	4413      	add	r3, r2
 80114be:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80114c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80114c4:	683b      	ldr	r3, [r7, #0]
 80114c6:	88db      	ldrh	r3, [r3, #6]
 80114c8:	085b      	lsrs	r3, r3, #1
 80114ca:	b29b      	uxth	r3, r3
 80114cc:	005b      	lsls	r3, r3, #1
 80114ce:	b29a      	uxth	r2, r3
 80114d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80114d2:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80114d4:	687b      	ldr	r3, [r7, #4]
 80114d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80114d8:	687b      	ldr	r3, [r7, #4]
 80114da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80114de:	b29b      	uxth	r3, r3
 80114e0:	461a      	mov	r2, r3
 80114e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80114e4:	4413      	add	r3, r2
 80114e6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80114e8:	683b      	ldr	r3, [r7, #0]
 80114ea:	781b      	ldrb	r3, [r3, #0]
 80114ec:	00da      	lsls	r2, r3, #3
 80114ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80114f0:	4413      	add	r3, r2
 80114f2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80114f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80114f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80114fa:	881b      	ldrh	r3, [r3, #0]
 80114fc:	b29b      	uxth	r3, r3
 80114fe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011502:	b29a      	uxth	r2, r3
 8011504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011506:	801a      	strh	r2, [r3, #0]
 8011508:	683b      	ldr	r3, [r7, #0]
 801150a:	691b      	ldr	r3, [r3, #16]
 801150c:	2b00      	cmp	r3, #0
 801150e:	d10a      	bne.n	8011526 <USB_ActivateEndpoint+0x28a>
 8011510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011512:	881b      	ldrh	r3, [r3, #0]
 8011514:	b29b      	uxth	r3, r3
 8011516:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801151a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801151e:	b29a      	uxth	r2, r3
 8011520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011522:	801a      	strh	r2, [r3, #0]
 8011524:	e041      	b.n	80115aa <USB_ActivateEndpoint+0x30e>
 8011526:	683b      	ldr	r3, [r7, #0]
 8011528:	691b      	ldr	r3, [r3, #16]
 801152a:	2b3e      	cmp	r3, #62	@ 0x3e
 801152c:	d81c      	bhi.n	8011568 <USB_ActivateEndpoint+0x2cc>
 801152e:	683b      	ldr	r3, [r7, #0]
 8011530:	691b      	ldr	r3, [r3, #16]
 8011532:	085b      	lsrs	r3, r3, #1
 8011534:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8011538:	683b      	ldr	r3, [r7, #0]
 801153a:	691b      	ldr	r3, [r3, #16]
 801153c:	f003 0301 	and.w	r3, r3, #1
 8011540:	2b00      	cmp	r3, #0
 8011542:	d004      	beq.n	801154e <USB_ActivateEndpoint+0x2b2>
 8011544:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8011548:	3301      	adds	r3, #1
 801154a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801154e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011550:	881b      	ldrh	r3, [r3, #0]
 8011552:	b29a      	uxth	r2, r3
 8011554:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8011558:	b29b      	uxth	r3, r3
 801155a:	029b      	lsls	r3, r3, #10
 801155c:	b29b      	uxth	r3, r3
 801155e:	4313      	orrs	r3, r2
 8011560:	b29a      	uxth	r2, r3
 8011562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011564:	801a      	strh	r2, [r3, #0]
 8011566:	e020      	b.n	80115aa <USB_ActivateEndpoint+0x30e>
 8011568:	683b      	ldr	r3, [r7, #0]
 801156a:	691b      	ldr	r3, [r3, #16]
 801156c:	095b      	lsrs	r3, r3, #5
 801156e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8011572:	683b      	ldr	r3, [r7, #0]
 8011574:	691b      	ldr	r3, [r3, #16]
 8011576:	f003 031f 	and.w	r3, r3, #31
 801157a:	2b00      	cmp	r3, #0
 801157c:	d104      	bne.n	8011588 <USB_ActivateEndpoint+0x2ec>
 801157e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8011582:	3b01      	subs	r3, #1
 8011584:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8011588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801158a:	881b      	ldrh	r3, [r3, #0]
 801158c:	b29a      	uxth	r2, r3
 801158e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8011592:	b29b      	uxth	r3, r3
 8011594:	029b      	lsls	r3, r3, #10
 8011596:	b29b      	uxth	r3, r3
 8011598:	4313      	orrs	r3, r2
 801159a:	b29b      	uxth	r3, r3
 801159c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80115a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80115a4:	b29a      	uxth	r2, r3
 80115a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80115a8:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80115aa:	687a      	ldr	r2, [r7, #4]
 80115ac:	683b      	ldr	r3, [r7, #0]
 80115ae:	781b      	ldrb	r3, [r3, #0]
 80115b0:	009b      	lsls	r3, r3, #2
 80115b2:	4413      	add	r3, r2
 80115b4:	881b      	ldrh	r3, [r3, #0]
 80115b6:	847b      	strh	r3, [r7, #34]	@ 0x22
 80115b8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80115ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80115be:	2b00      	cmp	r3, #0
 80115c0:	d01b      	beq.n	80115fa <USB_ActivateEndpoint+0x35e>
 80115c2:	687a      	ldr	r2, [r7, #4]
 80115c4:	683b      	ldr	r3, [r7, #0]
 80115c6:	781b      	ldrb	r3, [r3, #0]
 80115c8:	009b      	lsls	r3, r3, #2
 80115ca:	4413      	add	r3, r2
 80115cc:	881b      	ldrh	r3, [r3, #0]
 80115ce:	b29b      	uxth	r3, r3
 80115d0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80115d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80115d8:	843b      	strh	r3, [r7, #32]
 80115da:	687a      	ldr	r2, [r7, #4]
 80115dc:	683b      	ldr	r3, [r7, #0]
 80115de:	781b      	ldrb	r3, [r3, #0]
 80115e0:	009b      	lsls	r3, r3, #2
 80115e2:	441a      	add	r2, r3
 80115e4:	8c3b      	ldrh	r3, [r7, #32]
 80115e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80115ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80115ee:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80115f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80115f6:	b29b      	uxth	r3, r3
 80115f8:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 80115fa:	683b      	ldr	r3, [r7, #0]
 80115fc:	781b      	ldrb	r3, [r3, #0]
 80115fe:	2b00      	cmp	r3, #0
 8011600:	d124      	bne.n	801164c <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8011602:	687a      	ldr	r2, [r7, #4]
 8011604:	683b      	ldr	r3, [r7, #0]
 8011606:	781b      	ldrb	r3, [r3, #0]
 8011608:	009b      	lsls	r3, r3, #2
 801160a:	4413      	add	r3, r2
 801160c:	881b      	ldrh	r3, [r3, #0]
 801160e:	b29b      	uxth	r3, r3
 8011610:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011614:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011618:	83bb      	strh	r3, [r7, #28]
 801161a:	8bbb      	ldrh	r3, [r7, #28]
 801161c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8011620:	83bb      	strh	r3, [r7, #28]
 8011622:	8bbb      	ldrh	r3, [r7, #28]
 8011624:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8011628:	83bb      	strh	r3, [r7, #28]
 801162a:	687a      	ldr	r2, [r7, #4]
 801162c:	683b      	ldr	r3, [r7, #0]
 801162e:	781b      	ldrb	r3, [r3, #0]
 8011630:	009b      	lsls	r3, r3, #2
 8011632:	441a      	add	r2, r3
 8011634:	8bbb      	ldrh	r3, [r7, #28]
 8011636:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801163a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801163e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011642:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011646:	b29b      	uxth	r3, r3
 8011648:	8013      	strh	r3, [r2, #0]
 801164a:	e306      	b.n	8011c5a <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 801164c:	687a      	ldr	r2, [r7, #4]
 801164e:	683b      	ldr	r3, [r7, #0]
 8011650:	781b      	ldrb	r3, [r3, #0]
 8011652:	009b      	lsls	r3, r3, #2
 8011654:	4413      	add	r3, r2
 8011656:	881b      	ldrh	r3, [r3, #0]
 8011658:	b29b      	uxth	r3, r3
 801165a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 801165e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011662:	83fb      	strh	r3, [r7, #30]
 8011664:	8bfb      	ldrh	r3, [r7, #30]
 8011666:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 801166a:	83fb      	strh	r3, [r7, #30]
 801166c:	687a      	ldr	r2, [r7, #4]
 801166e:	683b      	ldr	r3, [r7, #0]
 8011670:	781b      	ldrb	r3, [r3, #0]
 8011672:	009b      	lsls	r3, r3, #2
 8011674:	441a      	add	r2, r3
 8011676:	8bfb      	ldrh	r3, [r7, #30]
 8011678:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801167c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011680:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011684:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011688:	b29b      	uxth	r3, r3
 801168a:	8013      	strh	r3, [r2, #0]
 801168c:	e2e5      	b.n	8011c5a <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 801168e:	683b      	ldr	r3, [r7, #0]
 8011690:	78db      	ldrb	r3, [r3, #3]
 8011692:	2b02      	cmp	r3, #2
 8011694:	d11e      	bne.n	80116d4 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8011696:	687a      	ldr	r2, [r7, #4]
 8011698:	683b      	ldr	r3, [r7, #0]
 801169a:	781b      	ldrb	r3, [r3, #0]
 801169c:	009b      	lsls	r3, r3, #2
 801169e:	4413      	add	r3, r2
 80116a0:	881b      	ldrh	r3, [r3, #0]
 80116a2:	b29b      	uxth	r3, r3
 80116a4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80116a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80116ac:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 80116b0:	687a      	ldr	r2, [r7, #4]
 80116b2:	683b      	ldr	r3, [r7, #0]
 80116b4:	781b      	ldrb	r3, [r3, #0]
 80116b6:	009b      	lsls	r3, r3, #2
 80116b8:	441a      	add	r2, r3
 80116ba:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 80116be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80116c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80116c6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80116ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80116ce:	b29b      	uxth	r3, r3
 80116d0:	8013      	strh	r3, [r2, #0]
 80116d2:	e01d      	b.n	8011710 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80116d4:	687a      	ldr	r2, [r7, #4]
 80116d6:	683b      	ldr	r3, [r7, #0]
 80116d8:	781b      	ldrb	r3, [r3, #0]
 80116da:	009b      	lsls	r3, r3, #2
 80116dc:	4413      	add	r3, r2
 80116de:	881b      	ldrh	r3, [r3, #0]
 80116e0:	b29b      	uxth	r3, r3
 80116e2:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80116e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80116ea:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 80116ee:	687a      	ldr	r2, [r7, #4]
 80116f0:	683b      	ldr	r3, [r7, #0]
 80116f2:	781b      	ldrb	r3, [r3, #0]
 80116f4:	009b      	lsls	r3, r3, #2
 80116f6:	441a      	add	r2, r3
 80116f8:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80116fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011700:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011704:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011708:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801170c:	b29b      	uxth	r3, r3
 801170e:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8011710:	687b      	ldr	r3, [r7, #4]
 8011712:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8011714:	687b      	ldr	r3, [r7, #4]
 8011716:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801171a:	b29b      	uxth	r3, r3
 801171c:	461a      	mov	r2, r3
 801171e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011720:	4413      	add	r3, r2
 8011722:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8011724:	683b      	ldr	r3, [r7, #0]
 8011726:	781b      	ldrb	r3, [r3, #0]
 8011728:	00da      	lsls	r2, r3, #3
 801172a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801172c:	4413      	add	r3, r2
 801172e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011732:	67bb      	str	r3, [r7, #120]	@ 0x78
 8011734:	683b      	ldr	r3, [r7, #0]
 8011736:	891b      	ldrh	r3, [r3, #8]
 8011738:	085b      	lsrs	r3, r3, #1
 801173a:	b29b      	uxth	r3, r3
 801173c:	005b      	lsls	r3, r3, #1
 801173e:	b29a      	uxth	r2, r3
 8011740:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011742:	801a      	strh	r2, [r3, #0]
 8011744:	687b      	ldr	r3, [r7, #4]
 8011746:	677b      	str	r3, [r7, #116]	@ 0x74
 8011748:	687b      	ldr	r3, [r7, #4]
 801174a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801174e:	b29b      	uxth	r3, r3
 8011750:	461a      	mov	r2, r3
 8011752:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011754:	4413      	add	r3, r2
 8011756:	677b      	str	r3, [r7, #116]	@ 0x74
 8011758:	683b      	ldr	r3, [r7, #0]
 801175a:	781b      	ldrb	r3, [r3, #0]
 801175c:	00da      	lsls	r2, r3, #3
 801175e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011760:	4413      	add	r3, r2
 8011762:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8011766:	673b      	str	r3, [r7, #112]	@ 0x70
 8011768:	683b      	ldr	r3, [r7, #0]
 801176a:	895b      	ldrh	r3, [r3, #10]
 801176c:	085b      	lsrs	r3, r3, #1
 801176e:	b29b      	uxth	r3, r3
 8011770:	005b      	lsls	r3, r3, #1
 8011772:	b29a      	uxth	r2, r3
 8011774:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011776:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8011778:	683b      	ldr	r3, [r7, #0]
 801177a:	785b      	ldrb	r3, [r3, #1]
 801177c:	2b00      	cmp	r3, #0
 801177e:	f040 81af 	bne.w	8011ae0 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011782:	687a      	ldr	r2, [r7, #4]
 8011784:	683b      	ldr	r3, [r7, #0]
 8011786:	781b      	ldrb	r3, [r3, #0]
 8011788:	009b      	lsls	r3, r3, #2
 801178a:	4413      	add	r3, r2
 801178c:	881b      	ldrh	r3, [r3, #0]
 801178e:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8011792:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8011796:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801179a:	2b00      	cmp	r3, #0
 801179c:	d01d      	beq.n	80117da <USB_ActivateEndpoint+0x53e>
 801179e:	687a      	ldr	r2, [r7, #4]
 80117a0:	683b      	ldr	r3, [r7, #0]
 80117a2:	781b      	ldrb	r3, [r3, #0]
 80117a4:	009b      	lsls	r3, r3, #2
 80117a6:	4413      	add	r3, r2
 80117a8:	881b      	ldrh	r3, [r3, #0]
 80117aa:	b29b      	uxth	r3, r3
 80117ac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80117b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80117b4:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 80117b8:	687a      	ldr	r2, [r7, #4]
 80117ba:	683b      	ldr	r3, [r7, #0]
 80117bc:	781b      	ldrb	r3, [r3, #0]
 80117be:	009b      	lsls	r3, r3, #2
 80117c0:	441a      	add	r2, r3
 80117c2:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80117c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80117ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80117ce:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80117d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80117d6:	b29b      	uxth	r3, r3
 80117d8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80117da:	687a      	ldr	r2, [r7, #4]
 80117dc:	683b      	ldr	r3, [r7, #0]
 80117de:	781b      	ldrb	r3, [r3, #0]
 80117e0:	009b      	lsls	r3, r3, #2
 80117e2:	4413      	add	r3, r2
 80117e4:	881b      	ldrh	r3, [r3, #0]
 80117e6:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 80117ea:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 80117ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80117f2:	2b00      	cmp	r3, #0
 80117f4:	d01d      	beq.n	8011832 <USB_ActivateEndpoint+0x596>
 80117f6:	687a      	ldr	r2, [r7, #4]
 80117f8:	683b      	ldr	r3, [r7, #0]
 80117fa:	781b      	ldrb	r3, [r3, #0]
 80117fc:	009b      	lsls	r3, r3, #2
 80117fe:	4413      	add	r3, r2
 8011800:	881b      	ldrh	r3, [r3, #0]
 8011802:	b29b      	uxth	r3, r3
 8011804:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011808:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801180c:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8011810:	687a      	ldr	r2, [r7, #4]
 8011812:	683b      	ldr	r3, [r7, #0]
 8011814:	781b      	ldrb	r3, [r3, #0]
 8011816:	009b      	lsls	r3, r3, #2
 8011818:	441a      	add	r2, r3
 801181a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 801181e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011822:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011826:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801182a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 801182e:	b29b      	uxth	r3, r3
 8011830:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8011832:	683b      	ldr	r3, [r7, #0]
 8011834:	785b      	ldrb	r3, [r3, #1]
 8011836:	2b00      	cmp	r3, #0
 8011838:	d16b      	bne.n	8011912 <USB_ActivateEndpoint+0x676>
 801183a:	687b      	ldr	r3, [r7, #4]
 801183c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801183e:	687b      	ldr	r3, [r7, #4]
 8011840:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011844:	b29b      	uxth	r3, r3
 8011846:	461a      	mov	r2, r3
 8011848:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801184a:	4413      	add	r3, r2
 801184c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801184e:	683b      	ldr	r3, [r7, #0]
 8011850:	781b      	ldrb	r3, [r3, #0]
 8011852:	00da      	lsls	r2, r3, #3
 8011854:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011856:	4413      	add	r3, r2
 8011858:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 801185c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801185e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011860:	881b      	ldrh	r3, [r3, #0]
 8011862:	b29b      	uxth	r3, r3
 8011864:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011868:	b29a      	uxth	r2, r3
 801186a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801186c:	801a      	strh	r2, [r3, #0]
 801186e:	683b      	ldr	r3, [r7, #0]
 8011870:	691b      	ldr	r3, [r3, #16]
 8011872:	2b00      	cmp	r3, #0
 8011874:	d10a      	bne.n	801188c <USB_ActivateEndpoint+0x5f0>
 8011876:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011878:	881b      	ldrh	r3, [r3, #0]
 801187a:	b29b      	uxth	r3, r3
 801187c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011880:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011884:	b29a      	uxth	r2, r3
 8011886:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011888:	801a      	strh	r2, [r3, #0]
 801188a:	e05d      	b.n	8011948 <USB_ActivateEndpoint+0x6ac>
 801188c:	683b      	ldr	r3, [r7, #0]
 801188e:	691b      	ldr	r3, [r3, #16]
 8011890:	2b3e      	cmp	r3, #62	@ 0x3e
 8011892:	d81c      	bhi.n	80118ce <USB_ActivateEndpoint+0x632>
 8011894:	683b      	ldr	r3, [r7, #0]
 8011896:	691b      	ldr	r3, [r3, #16]
 8011898:	085b      	lsrs	r3, r3, #1
 801189a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 801189e:	683b      	ldr	r3, [r7, #0]
 80118a0:	691b      	ldr	r3, [r3, #16]
 80118a2:	f003 0301 	and.w	r3, r3, #1
 80118a6:	2b00      	cmp	r3, #0
 80118a8:	d004      	beq.n	80118b4 <USB_ActivateEndpoint+0x618>
 80118aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80118ae:	3301      	adds	r3, #1
 80118b0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80118b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80118b6:	881b      	ldrh	r3, [r3, #0]
 80118b8:	b29a      	uxth	r2, r3
 80118ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80118be:	b29b      	uxth	r3, r3
 80118c0:	029b      	lsls	r3, r3, #10
 80118c2:	b29b      	uxth	r3, r3
 80118c4:	4313      	orrs	r3, r2
 80118c6:	b29a      	uxth	r2, r3
 80118c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80118ca:	801a      	strh	r2, [r3, #0]
 80118cc:	e03c      	b.n	8011948 <USB_ActivateEndpoint+0x6ac>
 80118ce:	683b      	ldr	r3, [r7, #0]
 80118d0:	691b      	ldr	r3, [r3, #16]
 80118d2:	095b      	lsrs	r3, r3, #5
 80118d4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80118d8:	683b      	ldr	r3, [r7, #0]
 80118da:	691b      	ldr	r3, [r3, #16]
 80118dc:	f003 031f 	and.w	r3, r3, #31
 80118e0:	2b00      	cmp	r3, #0
 80118e2:	d104      	bne.n	80118ee <USB_ActivateEndpoint+0x652>
 80118e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80118e8:	3b01      	subs	r3, #1
 80118ea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80118ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80118f0:	881b      	ldrh	r3, [r3, #0]
 80118f2:	b29a      	uxth	r2, r3
 80118f4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80118f8:	b29b      	uxth	r3, r3
 80118fa:	029b      	lsls	r3, r3, #10
 80118fc:	b29b      	uxth	r3, r3
 80118fe:	4313      	orrs	r3, r2
 8011900:	b29b      	uxth	r3, r3
 8011902:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011906:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801190a:	b29a      	uxth	r2, r3
 801190c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801190e:	801a      	strh	r2, [r3, #0]
 8011910:	e01a      	b.n	8011948 <USB_ActivateEndpoint+0x6ac>
 8011912:	683b      	ldr	r3, [r7, #0]
 8011914:	785b      	ldrb	r3, [r3, #1]
 8011916:	2b01      	cmp	r3, #1
 8011918:	d116      	bne.n	8011948 <USB_ActivateEndpoint+0x6ac>
 801191a:	687b      	ldr	r3, [r7, #4]
 801191c:	657b      	str	r3, [r7, #84]	@ 0x54
 801191e:	687b      	ldr	r3, [r7, #4]
 8011920:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011924:	b29b      	uxth	r3, r3
 8011926:	461a      	mov	r2, r3
 8011928:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801192a:	4413      	add	r3, r2
 801192c:	657b      	str	r3, [r7, #84]	@ 0x54
 801192e:	683b      	ldr	r3, [r7, #0]
 8011930:	781b      	ldrb	r3, [r3, #0]
 8011932:	00da      	lsls	r2, r3, #3
 8011934:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011936:	4413      	add	r3, r2
 8011938:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 801193c:	653b      	str	r3, [r7, #80]	@ 0x50
 801193e:	683b      	ldr	r3, [r7, #0]
 8011940:	691b      	ldr	r3, [r3, #16]
 8011942:	b29a      	uxth	r2, r3
 8011944:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011946:	801a      	strh	r2, [r3, #0]
 8011948:	687b      	ldr	r3, [r7, #4]
 801194a:	647b      	str	r3, [r7, #68]	@ 0x44
 801194c:	683b      	ldr	r3, [r7, #0]
 801194e:	785b      	ldrb	r3, [r3, #1]
 8011950:	2b00      	cmp	r3, #0
 8011952:	d16b      	bne.n	8011a2c <USB_ActivateEndpoint+0x790>
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801195e:	b29b      	uxth	r3, r3
 8011960:	461a      	mov	r2, r3
 8011962:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011964:	4413      	add	r3, r2
 8011966:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011968:	683b      	ldr	r3, [r7, #0]
 801196a:	781b      	ldrb	r3, [r3, #0]
 801196c:	00da      	lsls	r2, r3, #3
 801196e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011970:	4413      	add	r3, r2
 8011972:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011976:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011978:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801197a:	881b      	ldrh	r3, [r3, #0]
 801197c:	b29b      	uxth	r3, r3
 801197e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011982:	b29a      	uxth	r2, r3
 8011984:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011986:	801a      	strh	r2, [r3, #0]
 8011988:	683b      	ldr	r3, [r7, #0]
 801198a:	691b      	ldr	r3, [r3, #16]
 801198c:	2b00      	cmp	r3, #0
 801198e:	d10a      	bne.n	80119a6 <USB_ActivateEndpoint+0x70a>
 8011990:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011992:	881b      	ldrh	r3, [r3, #0]
 8011994:	b29b      	uxth	r3, r3
 8011996:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801199a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801199e:	b29a      	uxth	r2, r3
 80119a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80119a2:	801a      	strh	r2, [r3, #0]
 80119a4:	e05b      	b.n	8011a5e <USB_ActivateEndpoint+0x7c2>
 80119a6:	683b      	ldr	r3, [r7, #0]
 80119a8:	691b      	ldr	r3, [r3, #16]
 80119aa:	2b3e      	cmp	r3, #62	@ 0x3e
 80119ac:	d81c      	bhi.n	80119e8 <USB_ActivateEndpoint+0x74c>
 80119ae:	683b      	ldr	r3, [r7, #0]
 80119b0:	691b      	ldr	r3, [r3, #16]
 80119b2:	085b      	lsrs	r3, r3, #1
 80119b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80119b8:	683b      	ldr	r3, [r7, #0]
 80119ba:	691b      	ldr	r3, [r3, #16]
 80119bc:	f003 0301 	and.w	r3, r3, #1
 80119c0:	2b00      	cmp	r3, #0
 80119c2:	d004      	beq.n	80119ce <USB_ActivateEndpoint+0x732>
 80119c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80119c8:	3301      	adds	r3, #1
 80119ca:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80119ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80119d0:	881b      	ldrh	r3, [r3, #0]
 80119d2:	b29a      	uxth	r2, r3
 80119d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80119d8:	b29b      	uxth	r3, r3
 80119da:	029b      	lsls	r3, r3, #10
 80119dc:	b29b      	uxth	r3, r3
 80119de:	4313      	orrs	r3, r2
 80119e0:	b29a      	uxth	r2, r3
 80119e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80119e4:	801a      	strh	r2, [r3, #0]
 80119e6:	e03a      	b.n	8011a5e <USB_ActivateEndpoint+0x7c2>
 80119e8:	683b      	ldr	r3, [r7, #0]
 80119ea:	691b      	ldr	r3, [r3, #16]
 80119ec:	095b      	lsrs	r3, r3, #5
 80119ee:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80119f2:	683b      	ldr	r3, [r7, #0]
 80119f4:	691b      	ldr	r3, [r3, #16]
 80119f6:	f003 031f 	and.w	r3, r3, #31
 80119fa:	2b00      	cmp	r3, #0
 80119fc:	d104      	bne.n	8011a08 <USB_ActivateEndpoint+0x76c>
 80119fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8011a02:	3b01      	subs	r3, #1
 8011a04:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8011a08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a0a:	881b      	ldrh	r3, [r3, #0]
 8011a0c:	b29a      	uxth	r2, r3
 8011a0e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8011a12:	b29b      	uxth	r3, r3
 8011a14:	029b      	lsls	r3, r3, #10
 8011a16:	b29b      	uxth	r3, r3
 8011a18:	4313      	orrs	r3, r2
 8011a1a:	b29b      	uxth	r3, r3
 8011a1c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011a20:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011a24:	b29a      	uxth	r2, r3
 8011a26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a28:	801a      	strh	r2, [r3, #0]
 8011a2a:	e018      	b.n	8011a5e <USB_ActivateEndpoint+0x7c2>
 8011a2c:	683b      	ldr	r3, [r7, #0]
 8011a2e:	785b      	ldrb	r3, [r3, #1]
 8011a30:	2b01      	cmp	r3, #1
 8011a32:	d114      	bne.n	8011a5e <USB_ActivateEndpoint+0x7c2>
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011a3a:	b29b      	uxth	r3, r3
 8011a3c:	461a      	mov	r2, r3
 8011a3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011a40:	4413      	add	r3, r2
 8011a42:	647b      	str	r3, [r7, #68]	@ 0x44
 8011a44:	683b      	ldr	r3, [r7, #0]
 8011a46:	781b      	ldrb	r3, [r3, #0]
 8011a48:	00da      	lsls	r2, r3, #3
 8011a4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011a4c:	4413      	add	r3, r2
 8011a4e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011a52:	643b      	str	r3, [r7, #64]	@ 0x40
 8011a54:	683b      	ldr	r3, [r7, #0]
 8011a56:	691b      	ldr	r3, [r3, #16]
 8011a58:	b29a      	uxth	r2, r3
 8011a5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011a5c:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8011a5e:	687a      	ldr	r2, [r7, #4]
 8011a60:	683b      	ldr	r3, [r7, #0]
 8011a62:	781b      	ldrb	r3, [r3, #0]
 8011a64:	009b      	lsls	r3, r3, #2
 8011a66:	4413      	add	r3, r2
 8011a68:	881b      	ldrh	r3, [r3, #0]
 8011a6a:	b29b      	uxth	r3, r3
 8011a6c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011a70:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011a74:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8011a76:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011a78:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8011a7c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8011a7e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011a80:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8011a84:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8011a86:	687a      	ldr	r2, [r7, #4]
 8011a88:	683b      	ldr	r3, [r7, #0]
 8011a8a:	781b      	ldrb	r3, [r3, #0]
 8011a8c:	009b      	lsls	r3, r3, #2
 8011a8e:	441a      	add	r2, r3
 8011a90:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011a92:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011a96:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011a9a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011a9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011aa2:	b29b      	uxth	r3, r3
 8011aa4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011aa6:	687a      	ldr	r2, [r7, #4]
 8011aa8:	683b      	ldr	r3, [r7, #0]
 8011aaa:	781b      	ldrb	r3, [r3, #0]
 8011aac:	009b      	lsls	r3, r3, #2
 8011aae:	4413      	add	r3, r2
 8011ab0:	881b      	ldrh	r3, [r3, #0]
 8011ab2:	b29b      	uxth	r3, r3
 8011ab4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011ab8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011abc:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8011abe:	687a      	ldr	r2, [r7, #4]
 8011ac0:	683b      	ldr	r3, [r7, #0]
 8011ac2:	781b      	ldrb	r3, [r3, #0]
 8011ac4:	009b      	lsls	r3, r3, #2
 8011ac6:	441a      	add	r2, r3
 8011ac8:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8011aca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011ace:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011ad2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011ad6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011ada:	b29b      	uxth	r3, r3
 8011adc:	8013      	strh	r3, [r2, #0]
 8011ade:	e0bc      	b.n	8011c5a <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011ae0:	687a      	ldr	r2, [r7, #4]
 8011ae2:	683b      	ldr	r3, [r7, #0]
 8011ae4:	781b      	ldrb	r3, [r3, #0]
 8011ae6:	009b      	lsls	r3, r3, #2
 8011ae8:	4413      	add	r3, r2
 8011aea:	881b      	ldrh	r3, [r3, #0]
 8011aec:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8011af0:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8011af4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011af8:	2b00      	cmp	r3, #0
 8011afa:	d01d      	beq.n	8011b38 <USB_ActivateEndpoint+0x89c>
 8011afc:	687a      	ldr	r2, [r7, #4]
 8011afe:	683b      	ldr	r3, [r7, #0]
 8011b00:	781b      	ldrb	r3, [r3, #0]
 8011b02:	009b      	lsls	r3, r3, #2
 8011b04:	4413      	add	r3, r2
 8011b06:	881b      	ldrh	r3, [r3, #0]
 8011b08:	b29b      	uxth	r3, r3
 8011b0a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011b0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011b12:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8011b16:	687a      	ldr	r2, [r7, #4]
 8011b18:	683b      	ldr	r3, [r7, #0]
 8011b1a:	781b      	ldrb	r3, [r3, #0]
 8011b1c:	009b      	lsls	r3, r3, #2
 8011b1e:	441a      	add	r2, r3
 8011b20:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8011b24:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011b28:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011b2c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011b30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011b34:	b29b      	uxth	r3, r3
 8011b36:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011b38:	687a      	ldr	r2, [r7, #4]
 8011b3a:	683b      	ldr	r3, [r7, #0]
 8011b3c:	781b      	ldrb	r3, [r3, #0]
 8011b3e:	009b      	lsls	r3, r3, #2
 8011b40:	4413      	add	r3, r2
 8011b42:	881b      	ldrh	r3, [r3, #0]
 8011b44:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8011b48:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8011b4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011b50:	2b00      	cmp	r3, #0
 8011b52:	d01d      	beq.n	8011b90 <USB_ActivateEndpoint+0x8f4>
 8011b54:	687a      	ldr	r2, [r7, #4]
 8011b56:	683b      	ldr	r3, [r7, #0]
 8011b58:	781b      	ldrb	r3, [r3, #0]
 8011b5a:	009b      	lsls	r3, r3, #2
 8011b5c:	4413      	add	r3, r2
 8011b5e:	881b      	ldrh	r3, [r3, #0]
 8011b60:	b29b      	uxth	r3, r3
 8011b62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011b66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011b6a:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8011b6e:	687a      	ldr	r2, [r7, #4]
 8011b70:	683b      	ldr	r3, [r7, #0]
 8011b72:	781b      	ldrb	r3, [r3, #0]
 8011b74:	009b      	lsls	r3, r3, #2
 8011b76:	441a      	add	r2, r3
 8011b78:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8011b7c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011b80:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011b84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011b88:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011b8c:	b29b      	uxth	r3, r3
 8011b8e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8011b90:	683b      	ldr	r3, [r7, #0]
 8011b92:	78db      	ldrb	r3, [r3, #3]
 8011b94:	2b01      	cmp	r3, #1
 8011b96:	d024      	beq.n	8011be2 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8011b98:	687a      	ldr	r2, [r7, #4]
 8011b9a:	683b      	ldr	r3, [r7, #0]
 8011b9c:	781b      	ldrb	r3, [r3, #0]
 8011b9e:	009b      	lsls	r3, r3, #2
 8011ba0:	4413      	add	r3, r2
 8011ba2:	881b      	ldrh	r3, [r3, #0]
 8011ba4:	b29b      	uxth	r3, r3
 8011ba6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011baa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011bae:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8011bb2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8011bb6:	f083 0320 	eor.w	r3, r3, #32
 8011bba:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8011bbe:	687a      	ldr	r2, [r7, #4]
 8011bc0:	683b      	ldr	r3, [r7, #0]
 8011bc2:	781b      	ldrb	r3, [r3, #0]
 8011bc4:	009b      	lsls	r3, r3, #2
 8011bc6:	441a      	add	r2, r3
 8011bc8:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8011bcc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011bd0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011bd4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011bd8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011bdc:	b29b      	uxth	r3, r3
 8011bde:	8013      	strh	r3, [r2, #0]
 8011be0:	e01d      	b.n	8011c1e <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011be2:	687a      	ldr	r2, [r7, #4]
 8011be4:	683b      	ldr	r3, [r7, #0]
 8011be6:	781b      	ldrb	r3, [r3, #0]
 8011be8:	009b      	lsls	r3, r3, #2
 8011bea:	4413      	add	r3, r2
 8011bec:	881b      	ldrh	r3, [r3, #0]
 8011bee:	b29b      	uxth	r3, r3
 8011bf0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011bf4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011bf8:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8011bfc:	687a      	ldr	r2, [r7, #4]
 8011bfe:	683b      	ldr	r3, [r7, #0]
 8011c00:	781b      	ldrb	r3, [r3, #0]
 8011c02:	009b      	lsls	r3, r3, #2
 8011c04:	441a      	add	r2, r3
 8011c06:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8011c0a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011c0e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011c12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011c16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011c1a:	b29b      	uxth	r3, r3
 8011c1c:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011c1e:	687a      	ldr	r2, [r7, #4]
 8011c20:	683b      	ldr	r3, [r7, #0]
 8011c22:	781b      	ldrb	r3, [r3, #0]
 8011c24:	009b      	lsls	r3, r3, #2
 8011c26:	4413      	add	r3, r2
 8011c28:	881b      	ldrh	r3, [r3, #0]
 8011c2a:	b29b      	uxth	r3, r3
 8011c2c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011c30:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011c34:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8011c38:	687a      	ldr	r2, [r7, #4]
 8011c3a:	683b      	ldr	r3, [r7, #0]
 8011c3c:	781b      	ldrb	r3, [r3, #0]
 8011c3e:	009b      	lsls	r3, r3, #2
 8011c40:	441a      	add	r2, r3
 8011c42:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8011c46:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011c4a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011c4e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011c52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011c56:	b29b      	uxth	r3, r3
 8011c58:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8011c5a:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 8011c5e:	4618      	mov	r0, r3
 8011c60:	379c      	adds	r7, #156	@ 0x9c
 8011c62:	46bd      	mov	sp, r7
 8011c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c68:	4770      	bx	lr
 8011c6a:	bf00      	nop

08011c6c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8011c6c:	b480      	push	{r7}
 8011c6e:	b08d      	sub	sp, #52	@ 0x34
 8011c70:	af00      	add	r7, sp, #0
 8011c72:	6078      	str	r0, [r7, #4]
 8011c74:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8011c76:	683b      	ldr	r3, [r7, #0]
 8011c78:	7b1b      	ldrb	r3, [r3, #12]
 8011c7a:	2b00      	cmp	r3, #0
 8011c7c:	f040 808e 	bne.w	8011d9c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8011c80:	683b      	ldr	r3, [r7, #0]
 8011c82:	785b      	ldrb	r3, [r3, #1]
 8011c84:	2b00      	cmp	r3, #0
 8011c86:	d044      	beq.n	8011d12 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011c88:	687a      	ldr	r2, [r7, #4]
 8011c8a:	683b      	ldr	r3, [r7, #0]
 8011c8c:	781b      	ldrb	r3, [r3, #0]
 8011c8e:	009b      	lsls	r3, r3, #2
 8011c90:	4413      	add	r3, r2
 8011c92:	881b      	ldrh	r3, [r3, #0]
 8011c94:	81bb      	strh	r3, [r7, #12]
 8011c96:	89bb      	ldrh	r3, [r7, #12]
 8011c98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011c9c:	2b00      	cmp	r3, #0
 8011c9e:	d01b      	beq.n	8011cd8 <USB_DeactivateEndpoint+0x6c>
 8011ca0:	687a      	ldr	r2, [r7, #4]
 8011ca2:	683b      	ldr	r3, [r7, #0]
 8011ca4:	781b      	ldrb	r3, [r3, #0]
 8011ca6:	009b      	lsls	r3, r3, #2
 8011ca8:	4413      	add	r3, r2
 8011caa:	881b      	ldrh	r3, [r3, #0]
 8011cac:	b29b      	uxth	r3, r3
 8011cae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011cb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011cb6:	817b      	strh	r3, [r7, #10]
 8011cb8:	687a      	ldr	r2, [r7, #4]
 8011cba:	683b      	ldr	r3, [r7, #0]
 8011cbc:	781b      	ldrb	r3, [r3, #0]
 8011cbe:	009b      	lsls	r3, r3, #2
 8011cc0:	441a      	add	r2, r3
 8011cc2:	897b      	ldrh	r3, [r7, #10]
 8011cc4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011cc8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011ccc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011cd0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011cd4:	b29b      	uxth	r3, r3
 8011cd6:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011cd8:	687a      	ldr	r2, [r7, #4]
 8011cda:	683b      	ldr	r3, [r7, #0]
 8011cdc:	781b      	ldrb	r3, [r3, #0]
 8011cde:	009b      	lsls	r3, r3, #2
 8011ce0:	4413      	add	r3, r2
 8011ce2:	881b      	ldrh	r3, [r3, #0]
 8011ce4:	b29b      	uxth	r3, r3
 8011ce6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011cea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011cee:	813b      	strh	r3, [r7, #8]
 8011cf0:	687a      	ldr	r2, [r7, #4]
 8011cf2:	683b      	ldr	r3, [r7, #0]
 8011cf4:	781b      	ldrb	r3, [r3, #0]
 8011cf6:	009b      	lsls	r3, r3, #2
 8011cf8:	441a      	add	r2, r3
 8011cfa:	893b      	ldrh	r3, [r7, #8]
 8011cfc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011d00:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011d04:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011d08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011d0c:	b29b      	uxth	r3, r3
 8011d0e:	8013      	strh	r3, [r2, #0]
 8011d10:	e192      	b.n	8012038 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011d12:	687a      	ldr	r2, [r7, #4]
 8011d14:	683b      	ldr	r3, [r7, #0]
 8011d16:	781b      	ldrb	r3, [r3, #0]
 8011d18:	009b      	lsls	r3, r3, #2
 8011d1a:	4413      	add	r3, r2
 8011d1c:	881b      	ldrh	r3, [r3, #0]
 8011d1e:	827b      	strh	r3, [r7, #18]
 8011d20:	8a7b      	ldrh	r3, [r7, #18]
 8011d22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011d26:	2b00      	cmp	r3, #0
 8011d28:	d01b      	beq.n	8011d62 <USB_DeactivateEndpoint+0xf6>
 8011d2a:	687a      	ldr	r2, [r7, #4]
 8011d2c:	683b      	ldr	r3, [r7, #0]
 8011d2e:	781b      	ldrb	r3, [r3, #0]
 8011d30:	009b      	lsls	r3, r3, #2
 8011d32:	4413      	add	r3, r2
 8011d34:	881b      	ldrh	r3, [r3, #0]
 8011d36:	b29b      	uxth	r3, r3
 8011d38:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011d3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011d40:	823b      	strh	r3, [r7, #16]
 8011d42:	687a      	ldr	r2, [r7, #4]
 8011d44:	683b      	ldr	r3, [r7, #0]
 8011d46:	781b      	ldrb	r3, [r3, #0]
 8011d48:	009b      	lsls	r3, r3, #2
 8011d4a:	441a      	add	r2, r3
 8011d4c:	8a3b      	ldrh	r3, [r7, #16]
 8011d4e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011d52:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011d56:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011d5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011d5e:	b29b      	uxth	r3, r3
 8011d60:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011d62:	687a      	ldr	r2, [r7, #4]
 8011d64:	683b      	ldr	r3, [r7, #0]
 8011d66:	781b      	ldrb	r3, [r3, #0]
 8011d68:	009b      	lsls	r3, r3, #2
 8011d6a:	4413      	add	r3, r2
 8011d6c:	881b      	ldrh	r3, [r3, #0]
 8011d6e:	b29b      	uxth	r3, r3
 8011d70:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011d74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011d78:	81fb      	strh	r3, [r7, #14]
 8011d7a:	687a      	ldr	r2, [r7, #4]
 8011d7c:	683b      	ldr	r3, [r7, #0]
 8011d7e:	781b      	ldrb	r3, [r3, #0]
 8011d80:	009b      	lsls	r3, r3, #2
 8011d82:	441a      	add	r2, r3
 8011d84:	89fb      	ldrh	r3, [r7, #14]
 8011d86:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011d8a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011d8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011d92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011d96:	b29b      	uxth	r3, r3
 8011d98:	8013      	strh	r3, [r2, #0]
 8011d9a:	e14d      	b.n	8012038 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8011d9c:	683b      	ldr	r3, [r7, #0]
 8011d9e:	785b      	ldrb	r3, [r3, #1]
 8011da0:	2b00      	cmp	r3, #0
 8011da2:	f040 80a5 	bne.w	8011ef0 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011da6:	687a      	ldr	r2, [r7, #4]
 8011da8:	683b      	ldr	r3, [r7, #0]
 8011daa:	781b      	ldrb	r3, [r3, #0]
 8011dac:	009b      	lsls	r3, r3, #2
 8011dae:	4413      	add	r3, r2
 8011db0:	881b      	ldrh	r3, [r3, #0]
 8011db2:	843b      	strh	r3, [r7, #32]
 8011db4:	8c3b      	ldrh	r3, [r7, #32]
 8011db6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011dba:	2b00      	cmp	r3, #0
 8011dbc:	d01b      	beq.n	8011df6 <USB_DeactivateEndpoint+0x18a>
 8011dbe:	687a      	ldr	r2, [r7, #4]
 8011dc0:	683b      	ldr	r3, [r7, #0]
 8011dc2:	781b      	ldrb	r3, [r3, #0]
 8011dc4:	009b      	lsls	r3, r3, #2
 8011dc6:	4413      	add	r3, r2
 8011dc8:	881b      	ldrh	r3, [r3, #0]
 8011dca:	b29b      	uxth	r3, r3
 8011dcc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011dd0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011dd4:	83fb      	strh	r3, [r7, #30]
 8011dd6:	687a      	ldr	r2, [r7, #4]
 8011dd8:	683b      	ldr	r3, [r7, #0]
 8011dda:	781b      	ldrb	r3, [r3, #0]
 8011ddc:	009b      	lsls	r3, r3, #2
 8011dde:	441a      	add	r2, r3
 8011de0:	8bfb      	ldrh	r3, [r7, #30]
 8011de2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011de6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011dea:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011dee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011df2:	b29b      	uxth	r3, r3
 8011df4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011df6:	687a      	ldr	r2, [r7, #4]
 8011df8:	683b      	ldr	r3, [r7, #0]
 8011dfa:	781b      	ldrb	r3, [r3, #0]
 8011dfc:	009b      	lsls	r3, r3, #2
 8011dfe:	4413      	add	r3, r2
 8011e00:	881b      	ldrh	r3, [r3, #0]
 8011e02:	83bb      	strh	r3, [r7, #28]
 8011e04:	8bbb      	ldrh	r3, [r7, #28]
 8011e06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011e0a:	2b00      	cmp	r3, #0
 8011e0c:	d01b      	beq.n	8011e46 <USB_DeactivateEndpoint+0x1da>
 8011e0e:	687a      	ldr	r2, [r7, #4]
 8011e10:	683b      	ldr	r3, [r7, #0]
 8011e12:	781b      	ldrb	r3, [r3, #0]
 8011e14:	009b      	lsls	r3, r3, #2
 8011e16:	4413      	add	r3, r2
 8011e18:	881b      	ldrh	r3, [r3, #0]
 8011e1a:	b29b      	uxth	r3, r3
 8011e1c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011e20:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011e24:	837b      	strh	r3, [r7, #26]
 8011e26:	687a      	ldr	r2, [r7, #4]
 8011e28:	683b      	ldr	r3, [r7, #0]
 8011e2a:	781b      	ldrb	r3, [r3, #0]
 8011e2c:	009b      	lsls	r3, r3, #2
 8011e2e:	441a      	add	r2, r3
 8011e30:	8b7b      	ldrh	r3, [r7, #26]
 8011e32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011e36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011e3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011e3e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011e42:	b29b      	uxth	r3, r3
 8011e44:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8011e46:	687a      	ldr	r2, [r7, #4]
 8011e48:	683b      	ldr	r3, [r7, #0]
 8011e4a:	781b      	ldrb	r3, [r3, #0]
 8011e4c:	009b      	lsls	r3, r3, #2
 8011e4e:	4413      	add	r3, r2
 8011e50:	881b      	ldrh	r3, [r3, #0]
 8011e52:	b29b      	uxth	r3, r3
 8011e54:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011e58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011e5c:	833b      	strh	r3, [r7, #24]
 8011e5e:	687a      	ldr	r2, [r7, #4]
 8011e60:	683b      	ldr	r3, [r7, #0]
 8011e62:	781b      	ldrb	r3, [r3, #0]
 8011e64:	009b      	lsls	r3, r3, #2
 8011e66:	441a      	add	r2, r3
 8011e68:	8b3b      	ldrh	r3, [r7, #24]
 8011e6a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011e6e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011e72:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011e76:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011e7a:	b29b      	uxth	r3, r3
 8011e7c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011e7e:	687a      	ldr	r2, [r7, #4]
 8011e80:	683b      	ldr	r3, [r7, #0]
 8011e82:	781b      	ldrb	r3, [r3, #0]
 8011e84:	009b      	lsls	r3, r3, #2
 8011e86:	4413      	add	r3, r2
 8011e88:	881b      	ldrh	r3, [r3, #0]
 8011e8a:	b29b      	uxth	r3, r3
 8011e8c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011e90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011e94:	82fb      	strh	r3, [r7, #22]
 8011e96:	687a      	ldr	r2, [r7, #4]
 8011e98:	683b      	ldr	r3, [r7, #0]
 8011e9a:	781b      	ldrb	r3, [r3, #0]
 8011e9c:	009b      	lsls	r3, r3, #2
 8011e9e:	441a      	add	r2, r3
 8011ea0:	8afb      	ldrh	r3, [r7, #22]
 8011ea2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011ea6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011eaa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011eae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011eb2:	b29b      	uxth	r3, r3
 8011eb4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011eb6:	687a      	ldr	r2, [r7, #4]
 8011eb8:	683b      	ldr	r3, [r7, #0]
 8011eba:	781b      	ldrb	r3, [r3, #0]
 8011ebc:	009b      	lsls	r3, r3, #2
 8011ebe:	4413      	add	r3, r2
 8011ec0:	881b      	ldrh	r3, [r3, #0]
 8011ec2:	b29b      	uxth	r3, r3
 8011ec4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011ec8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011ecc:	82bb      	strh	r3, [r7, #20]
 8011ece:	687a      	ldr	r2, [r7, #4]
 8011ed0:	683b      	ldr	r3, [r7, #0]
 8011ed2:	781b      	ldrb	r3, [r3, #0]
 8011ed4:	009b      	lsls	r3, r3, #2
 8011ed6:	441a      	add	r2, r3
 8011ed8:	8abb      	ldrh	r3, [r7, #20]
 8011eda:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011ede:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011ee2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011ee6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011eea:	b29b      	uxth	r3, r3
 8011eec:	8013      	strh	r3, [r2, #0]
 8011eee:	e0a3      	b.n	8012038 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011ef0:	687a      	ldr	r2, [r7, #4]
 8011ef2:	683b      	ldr	r3, [r7, #0]
 8011ef4:	781b      	ldrb	r3, [r3, #0]
 8011ef6:	009b      	lsls	r3, r3, #2
 8011ef8:	4413      	add	r3, r2
 8011efa:	881b      	ldrh	r3, [r3, #0]
 8011efc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8011efe:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8011f00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011f04:	2b00      	cmp	r3, #0
 8011f06:	d01b      	beq.n	8011f40 <USB_DeactivateEndpoint+0x2d4>
 8011f08:	687a      	ldr	r2, [r7, #4]
 8011f0a:	683b      	ldr	r3, [r7, #0]
 8011f0c:	781b      	ldrb	r3, [r3, #0]
 8011f0e:	009b      	lsls	r3, r3, #2
 8011f10:	4413      	add	r3, r2
 8011f12:	881b      	ldrh	r3, [r3, #0]
 8011f14:	b29b      	uxth	r3, r3
 8011f16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011f1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011f1e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8011f20:	687a      	ldr	r2, [r7, #4]
 8011f22:	683b      	ldr	r3, [r7, #0]
 8011f24:	781b      	ldrb	r3, [r3, #0]
 8011f26:	009b      	lsls	r3, r3, #2
 8011f28:	441a      	add	r2, r3
 8011f2a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8011f2c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011f30:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011f34:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011f38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011f3c:	b29b      	uxth	r3, r3
 8011f3e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011f40:	687a      	ldr	r2, [r7, #4]
 8011f42:	683b      	ldr	r3, [r7, #0]
 8011f44:	781b      	ldrb	r3, [r3, #0]
 8011f46:	009b      	lsls	r3, r3, #2
 8011f48:	4413      	add	r3, r2
 8011f4a:	881b      	ldrh	r3, [r3, #0]
 8011f4c:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8011f4e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8011f50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011f54:	2b00      	cmp	r3, #0
 8011f56:	d01b      	beq.n	8011f90 <USB_DeactivateEndpoint+0x324>
 8011f58:	687a      	ldr	r2, [r7, #4]
 8011f5a:	683b      	ldr	r3, [r7, #0]
 8011f5c:	781b      	ldrb	r3, [r3, #0]
 8011f5e:	009b      	lsls	r3, r3, #2
 8011f60:	4413      	add	r3, r2
 8011f62:	881b      	ldrh	r3, [r3, #0]
 8011f64:	b29b      	uxth	r3, r3
 8011f66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011f6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011f6e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8011f70:	687a      	ldr	r2, [r7, #4]
 8011f72:	683b      	ldr	r3, [r7, #0]
 8011f74:	781b      	ldrb	r3, [r3, #0]
 8011f76:	009b      	lsls	r3, r3, #2
 8011f78:	441a      	add	r2, r3
 8011f7a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011f7c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011f80:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011f84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011f88:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011f8c:	b29b      	uxth	r3, r3
 8011f8e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8011f90:	687a      	ldr	r2, [r7, #4]
 8011f92:	683b      	ldr	r3, [r7, #0]
 8011f94:	781b      	ldrb	r3, [r3, #0]
 8011f96:	009b      	lsls	r3, r3, #2
 8011f98:	4413      	add	r3, r2
 8011f9a:	881b      	ldrh	r3, [r3, #0]
 8011f9c:	b29b      	uxth	r3, r3
 8011f9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011fa2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011fa6:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011fa8:	687a      	ldr	r2, [r7, #4]
 8011faa:	683b      	ldr	r3, [r7, #0]
 8011fac:	781b      	ldrb	r3, [r3, #0]
 8011fae:	009b      	lsls	r3, r3, #2
 8011fb0:	441a      	add	r2, r3
 8011fb2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011fb4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011fb8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011fbc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011fc0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011fc4:	b29b      	uxth	r3, r3
 8011fc6:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011fc8:	687a      	ldr	r2, [r7, #4]
 8011fca:	683b      	ldr	r3, [r7, #0]
 8011fcc:	781b      	ldrb	r3, [r3, #0]
 8011fce:	009b      	lsls	r3, r3, #2
 8011fd0:	4413      	add	r3, r2
 8011fd2:	881b      	ldrh	r3, [r3, #0]
 8011fd4:	b29b      	uxth	r3, r3
 8011fd6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011fda:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011fde:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8011fe0:	687a      	ldr	r2, [r7, #4]
 8011fe2:	683b      	ldr	r3, [r7, #0]
 8011fe4:	781b      	ldrb	r3, [r3, #0]
 8011fe6:	009b      	lsls	r3, r3, #2
 8011fe8:	441a      	add	r2, r3
 8011fea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011fec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011ff0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011ff4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011ff8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011ffc:	b29b      	uxth	r3, r3
 8011ffe:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8012000:	687a      	ldr	r2, [r7, #4]
 8012002:	683b      	ldr	r3, [r7, #0]
 8012004:	781b      	ldrb	r3, [r3, #0]
 8012006:	009b      	lsls	r3, r3, #2
 8012008:	4413      	add	r3, r2
 801200a:	881b      	ldrh	r3, [r3, #0]
 801200c:	b29b      	uxth	r3, r3
 801200e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012012:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012016:	847b      	strh	r3, [r7, #34]	@ 0x22
 8012018:	687a      	ldr	r2, [r7, #4]
 801201a:	683b      	ldr	r3, [r7, #0]
 801201c:	781b      	ldrb	r3, [r3, #0]
 801201e:	009b      	lsls	r3, r3, #2
 8012020:	441a      	add	r2, r3
 8012022:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012024:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012028:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801202c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012030:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012034:	b29b      	uxth	r3, r3
 8012036:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8012038:	2300      	movs	r3, #0
}
 801203a:	4618      	mov	r0, r3
 801203c:	3734      	adds	r7, #52	@ 0x34
 801203e:	46bd      	mov	sp, r7
 8012040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012044:	4770      	bx	lr

08012046 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8012046:	b580      	push	{r7, lr}
 8012048:	b0ac      	sub	sp, #176	@ 0xb0
 801204a:	af00      	add	r7, sp, #0
 801204c:	6078      	str	r0, [r7, #4]
 801204e:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8012050:	683b      	ldr	r3, [r7, #0]
 8012052:	785b      	ldrb	r3, [r3, #1]
 8012054:	2b01      	cmp	r3, #1
 8012056:	f040 84ca 	bne.w	80129ee <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 801205a:	683b      	ldr	r3, [r7, #0]
 801205c:	699a      	ldr	r2, [r3, #24]
 801205e:	683b      	ldr	r3, [r7, #0]
 8012060:	691b      	ldr	r3, [r3, #16]
 8012062:	429a      	cmp	r2, r3
 8012064:	d904      	bls.n	8012070 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 8012066:	683b      	ldr	r3, [r7, #0]
 8012068:	691b      	ldr	r3, [r3, #16]
 801206a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 801206e:	e003      	b.n	8012078 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8012070:	683b      	ldr	r3, [r7, #0]
 8012072:	699b      	ldr	r3, [r3, #24]
 8012074:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8012078:	683b      	ldr	r3, [r7, #0]
 801207a:	7b1b      	ldrb	r3, [r3, #12]
 801207c:	2b00      	cmp	r3, #0
 801207e:	d122      	bne.n	80120c6 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8012080:	683b      	ldr	r3, [r7, #0]
 8012082:	6959      	ldr	r1, [r3, #20]
 8012084:	683b      	ldr	r3, [r7, #0]
 8012086:	88da      	ldrh	r2, [r3, #6]
 8012088:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801208c:	b29b      	uxth	r3, r3
 801208e:	6878      	ldr	r0, [r7, #4]
 8012090:	f000 febd 	bl	8012e0e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8012094:	687b      	ldr	r3, [r7, #4]
 8012096:	613b      	str	r3, [r7, #16]
 8012098:	687b      	ldr	r3, [r7, #4]
 801209a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801209e:	b29b      	uxth	r3, r3
 80120a0:	461a      	mov	r2, r3
 80120a2:	693b      	ldr	r3, [r7, #16]
 80120a4:	4413      	add	r3, r2
 80120a6:	613b      	str	r3, [r7, #16]
 80120a8:	683b      	ldr	r3, [r7, #0]
 80120aa:	781b      	ldrb	r3, [r3, #0]
 80120ac:	00da      	lsls	r2, r3, #3
 80120ae:	693b      	ldr	r3, [r7, #16]
 80120b0:	4413      	add	r3, r2
 80120b2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80120b6:	60fb      	str	r3, [r7, #12]
 80120b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80120bc:	b29a      	uxth	r2, r3
 80120be:	68fb      	ldr	r3, [r7, #12]
 80120c0:	801a      	strh	r2, [r3, #0]
 80120c2:	f000 bc6f 	b.w	80129a4 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80120c6:	683b      	ldr	r3, [r7, #0]
 80120c8:	78db      	ldrb	r3, [r3, #3]
 80120ca:	2b02      	cmp	r3, #2
 80120cc:	f040 831e 	bne.w	801270c <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80120d0:	683b      	ldr	r3, [r7, #0]
 80120d2:	6a1a      	ldr	r2, [r3, #32]
 80120d4:	683b      	ldr	r3, [r7, #0]
 80120d6:	691b      	ldr	r3, [r3, #16]
 80120d8:	429a      	cmp	r2, r3
 80120da:	f240 82cf 	bls.w	801267c <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80120de:	687a      	ldr	r2, [r7, #4]
 80120e0:	683b      	ldr	r3, [r7, #0]
 80120e2:	781b      	ldrb	r3, [r3, #0]
 80120e4:	009b      	lsls	r3, r3, #2
 80120e6:	4413      	add	r3, r2
 80120e8:	881b      	ldrh	r3, [r3, #0]
 80120ea:	b29b      	uxth	r3, r3
 80120ec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80120f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80120f4:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80120f8:	687a      	ldr	r2, [r7, #4]
 80120fa:	683b      	ldr	r3, [r7, #0]
 80120fc:	781b      	ldrb	r3, [r3, #0]
 80120fe:	009b      	lsls	r3, r3, #2
 8012100:	441a      	add	r2, r3
 8012102:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8012106:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801210a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801210e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8012112:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012116:	b29b      	uxth	r3, r3
 8012118:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 801211a:	683b      	ldr	r3, [r7, #0]
 801211c:	6a1a      	ldr	r2, [r3, #32]
 801211e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012122:	1ad2      	subs	r2, r2, r3
 8012124:	683b      	ldr	r3, [r7, #0]
 8012126:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8012128:	687a      	ldr	r2, [r7, #4]
 801212a:	683b      	ldr	r3, [r7, #0]
 801212c:	781b      	ldrb	r3, [r3, #0]
 801212e:	009b      	lsls	r3, r3, #2
 8012130:	4413      	add	r3, r2
 8012132:	881b      	ldrh	r3, [r3, #0]
 8012134:	b29b      	uxth	r3, r3
 8012136:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801213a:	2b00      	cmp	r3, #0
 801213c:	f000 814f 	beq.w	80123de <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8012140:	687b      	ldr	r3, [r7, #4]
 8012142:	633b      	str	r3, [r7, #48]	@ 0x30
 8012144:	683b      	ldr	r3, [r7, #0]
 8012146:	785b      	ldrb	r3, [r3, #1]
 8012148:	2b00      	cmp	r3, #0
 801214a:	d16b      	bne.n	8012224 <USB_EPStartXfer+0x1de>
 801214c:	687b      	ldr	r3, [r7, #4]
 801214e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012150:	687b      	ldr	r3, [r7, #4]
 8012152:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012156:	b29b      	uxth	r3, r3
 8012158:	461a      	mov	r2, r3
 801215a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801215c:	4413      	add	r3, r2
 801215e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012160:	683b      	ldr	r3, [r7, #0]
 8012162:	781b      	ldrb	r3, [r3, #0]
 8012164:	00da      	lsls	r2, r3, #3
 8012166:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012168:	4413      	add	r3, r2
 801216a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 801216e:	627b      	str	r3, [r7, #36]	@ 0x24
 8012170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012172:	881b      	ldrh	r3, [r3, #0]
 8012174:	b29b      	uxth	r3, r3
 8012176:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801217a:	b29a      	uxth	r2, r3
 801217c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801217e:	801a      	strh	r2, [r3, #0]
 8012180:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012184:	2b00      	cmp	r3, #0
 8012186:	d10a      	bne.n	801219e <USB_EPStartXfer+0x158>
 8012188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801218a:	881b      	ldrh	r3, [r3, #0]
 801218c:	b29b      	uxth	r3, r3
 801218e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012192:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012196:	b29a      	uxth	r2, r3
 8012198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801219a:	801a      	strh	r2, [r3, #0]
 801219c:	e05b      	b.n	8012256 <USB_EPStartXfer+0x210>
 801219e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80121a2:	2b3e      	cmp	r3, #62	@ 0x3e
 80121a4:	d81c      	bhi.n	80121e0 <USB_EPStartXfer+0x19a>
 80121a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80121aa:	085b      	lsrs	r3, r3, #1
 80121ac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80121b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80121b4:	f003 0301 	and.w	r3, r3, #1
 80121b8:	2b00      	cmp	r3, #0
 80121ba:	d004      	beq.n	80121c6 <USB_EPStartXfer+0x180>
 80121bc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80121c0:	3301      	adds	r3, #1
 80121c2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80121c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80121c8:	881b      	ldrh	r3, [r3, #0]
 80121ca:	b29a      	uxth	r2, r3
 80121cc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80121d0:	b29b      	uxth	r3, r3
 80121d2:	029b      	lsls	r3, r3, #10
 80121d4:	b29b      	uxth	r3, r3
 80121d6:	4313      	orrs	r3, r2
 80121d8:	b29a      	uxth	r2, r3
 80121da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80121dc:	801a      	strh	r2, [r3, #0]
 80121de:	e03a      	b.n	8012256 <USB_EPStartXfer+0x210>
 80121e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80121e4:	095b      	lsrs	r3, r3, #5
 80121e6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80121ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80121ee:	f003 031f 	and.w	r3, r3, #31
 80121f2:	2b00      	cmp	r3, #0
 80121f4:	d104      	bne.n	8012200 <USB_EPStartXfer+0x1ba>
 80121f6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80121fa:	3b01      	subs	r3, #1
 80121fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8012200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012202:	881b      	ldrh	r3, [r3, #0]
 8012204:	b29a      	uxth	r2, r3
 8012206:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801220a:	b29b      	uxth	r3, r3
 801220c:	029b      	lsls	r3, r3, #10
 801220e:	b29b      	uxth	r3, r3
 8012210:	4313      	orrs	r3, r2
 8012212:	b29b      	uxth	r3, r3
 8012214:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012218:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801221c:	b29a      	uxth	r2, r3
 801221e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012220:	801a      	strh	r2, [r3, #0]
 8012222:	e018      	b.n	8012256 <USB_EPStartXfer+0x210>
 8012224:	683b      	ldr	r3, [r7, #0]
 8012226:	785b      	ldrb	r3, [r3, #1]
 8012228:	2b01      	cmp	r3, #1
 801222a:	d114      	bne.n	8012256 <USB_EPStartXfer+0x210>
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012232:	b29b      	uxth	r3, r3
 8012234:	461a      	mov	r2, r3
 8012236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012238:	4413      	add	r3, r2
 801223a:	633b      	str	r3, [r7, #48]	@ 0x30
 801223c:	683b      	ldr	r3, [r7, #0]
 801223e:	781b      	ldrb	r3, [r3, #0]
 8012240:	00da      	lsls	r2, r3, #3
 8012242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012244:	4413      	add	r3, r2
 8012246:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 801224a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801224c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012250:	b29a      	uxth	r2, r3
 8012252:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012254:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8012256:	683b      	ldr	r3, [r7, #0]
 8012258:	895b      	ldrh	r3, [r3, #10]
 801225a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801225e:	683b      	ldr	r3, [r7, #0]
 8012260:	6959      	ldr	r1, [r3, #20]
 8012262:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012266:	b29b      	uxth	r3, r3
 8012268:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 801226c:	6878      	ldr	r0, [r7, #4]
 801226e:	f000 fdce 	bl	8012e0e <USB_WritePMA>
            ep->xfer_buff += len;
 8012272:	683b      	ldr	r3, [r7, #0]
 8012274:	695a      	ldr	r2, [r3, #20]
 8012276:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801227a:	441a      	add	r2, r3
 801227c:	683b      	ldr	r3, [r7, #0]
 801227e:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8012280:	683b      	ldr	r3, [r7, #0]
 8012282:	6a1a      	ldr	r2, [r3, #32]
 8012284:	683b      	ldr	r3, [r7, #0]
 8012286:	691b      	ldr	r3, [r3, #16]
 8012288:	429a      	cmp	r2, r3
 801228a:	d907      	bls.n	801229c <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 801228c:	683b      	ldr	r3, [r7, #0]
 801228e:	6a1a      	ldr	r2, [r3, #32]
 8012290:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012294:	1ad2      	subs	r2, r2, r3
 8012296:	683b      	ldr	r3, [r7, #0]
 8012298:	621a      	str	r2, [r3, #32]
 801229a:	e006      	b.n	80122aa <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 801229c:	683b      	ldr	r3, [r7, #0]
 801229e:	6a1b      	ldr	r3, [r3, #32]
 80122a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 80122a4:	683b      	ldr	r3, [r7, #0]
 80122a6:	2200      	movs	r2, #0
 80122a8:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80122aa:	683b      	ldr	r3, [r7, #0]
 80122ac:	785b      	ldrb	r3, [r3, #1]
 80122ae:	2b00      	cmp	r3, #0
 80122b0:	d16b      	bne.n	801238a <USB_EPStartXfer+0x344>
 80122b2:	687b      	ldr	r3, [r7, #4]
 80122b4:	61bb      	str	r3, [r7, #24]
 80122b6:	687b      	ldr	r3, [r7, #4]
 80122b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80122bc:	b29b      	uxth	r3, r3
 80122be:	461a      	mov	r2, r3
 80122c0:	69bb      	ldr	r3, [r7, #24]
 80122c2:	4413      	add	r3, r2
 80122c4:	61bb      	str	r3, [r7, #24]
 80122c6:	683b      	ldr	r3, [r7, #0]
 80122c8:	781b      	ldrb	r3, [r3, #0]
 80122ca:	00da      	lsls	r2, r3, #3
 80122cc:	69bb      	ldr	r3, [r7, #24]
 80122ce:	4413      	add	r3, r2
 80122d0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80122d4:	617b      	str	r3, [r7, #20]
 80122d6:	697b      	ldr	r3, [r7, #20]
 80122d8:	881b      	ldrh	r3, [r3, #0]
 80122da:	b29b      	uxth	r3, r3
 80122dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80122e0:	b29a      	uxth	r2, r3
 80122e2:	697b      	ldr	r3, [r7, #20]
 80122e4:	801a      	strh	r2, [r3, #0]
 80122e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80122ea:	2b00      	cmp	r3, #0
 80122ec:	d10a      	bne.n	8012304 <USB_EPStartXfer+0x2be>
 80122ee:	697b      	ldr	r3, [r7, #20]
 80122f0:	881b      	ldrh	r3, [r3, #0]
 80122f2:	b29b      	uxth	r3, r3
 80122f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80122f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80122fc:	b29a      	uxth	r2, r3
 80122fe:	697b      	ldr	r3, [r7, #20]
 8012300:	801a      	strh	r2, [r3, #0]
 8012302:	e05d      	b.n	80123c0 <USB_EPStartXfer+0x37a>
 8012304:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012308:	2b3e      	cmp	r3, #62	@ 0x3e
 801230a:	d81c      	bhi.n	8012346 <USB_EPStartXfer+0x300>
 801230c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012310:	085b      	lsrs	r3, r3, #1
 8012312:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8012316:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801231a:	f003 0301 	and.w	r3, r3, #1
 801231e:	2b00      	cmp	r3, #0
 8012320:	d004      	beq.n	801232c <USB_EPStartXfer+0x2e6>
 8012322:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8012326:	3301      	adds	r3, #1
 8012328:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 801232c:	697b      	ldr	r3, [r7, #20]
 801232e:	881b      	ldrh	r3, [r3, #0]
 8012330:	b29a      	uxth	r2, r3
 8012332:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8012336:	b29b      	uxth	r3, r3
 8012338:	029b      	lsls	r3, r3, #10
 801233a:	b29b      	uxth	r3, r3
 801233c:	4313      	orrs	r3, r2
 801233e:	b29a      	uxth	r2, r3
 8012340:	697b      	ldr	r3, [r7, #20]
 8012342:	801a      	strh	r2, [r3, #0]
 8012344:	e03c      	b.n	80123c0 <USB_EPStartXfer+0x37a>
 8012346:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801234a:	095b      	lsrs	r3, r3, #5
 801234c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8012350:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012354:	f003 031f 	and.w	r3, r3, #31
 8012358:	2b00      	cmp	r3, #0
 801235a:	d104      	bne.n	8012366 <USB_EPStartXfer+0x320>
 801235c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8012360:	3b01      	subs	r3, #1
 8012362:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8012366:	697b      	ldr	r3, [r7, #20]
 8012368:	881b      	ldrh	r3, [r3, #0]
 801236a:	b29a      	uxth	r2, r3
 801236c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8012370:	b29b      	uxth	r3, r3
 8012372:	029b      	lsls	r3, r3, #10
 8012374:	b29b      	uxth	r3, r3
 8012376:	4313      	orrs	r3, r2
 8012378:	b29b      	uxth	r3, r3
 801237a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801237e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012382:	b29a      	uxth	r2, r3
 8012384:	697b      	ldr	r3, [r7, #20]
 8012386:	801a      	strh	r2, [r3, #0]
 8012388:	e01a      	b.n	80123c0 <USB_EPStartXfer+0x37a>
 801238a:	683b      	ldr	r3, [r7, #0]
 801238c:	785b      	ldrb	r3, [r3, #1]
 801238e:	2b01      	cmp	r3, #1
 8012390:	d116      	bne.n	80123c0 <USB_EPStartXfer+0x37a>
 8012392:	687b      	ldr	r3, [r7, #4]
 8012394:	623b      	str	r3, [r7, #32]
 8012396:	687b      	ldr	r3, [r7, #4]
 8012398:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801239c:	b29b      	uxth	r3, r3
 801239e:	461a      	mov	r2, r3
 80123a0:	6a3b      	ldr	r3, [r7, #32]
 80123a2:	4413      	add	r3, r2
 80123a4:	623b      	str	r3, [r7, #32]
 80123a6:	683b      	ldr	r3, [r7, #0]
 80123a8:	781b      	ldrb	r3, [r3, #0]
 80123aa:	00da      	lsls	r2, r3, #3
 80123ac:	6a3b      	ldr	r3, [r7, #32]
 80123ae:	4413      	add	r3, r2
 80123b0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80123b4:	61fb      	str	r3, [r7, #28]
 80123b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80123ba:	b29a      	uxth	r2, r3
 80123bc:	69fb      	ldr	r3, [r7, #28]
 80123be:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80123c0:	683b      	ldr	r3, [r7, #0]
 80123c2:	891b      	ldrh	r3, [r3, #8]
 80123c4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80123c8:	683b      	ldr	r3, [r7, #0]
 80123ca:	6959      	ldr	r1, [r3, #20]
 80123cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80123d0:	b29b      	uxth	r3, r3
 80123d2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80123d6:	6878      	ldr	r0, [r7, #4]
 80123d8:	f000 fd19 	bl	8012e0e <USB_WritePMA>
 80123dc:	e2e2      	b.n	80129a4 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80123de:	683b      	ldr	r3, [r7, #0]
 80123e0:	785b      	ldrb	r3, [r3, #1]
 80123e2:	2b00      	cmp	r3, #0
 80123e4:	d16b      	bne.n	80124be <USB_EPStartXfer+0x478>
 80123e6:	687b      	ldr	r3, [r7, #4]
 80123e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80123ea:	687b      	ldr	r3, [r7, #4]
 80123ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80123f0:	b29b      	uxth	r3, r3
 80123f2:	461a      	mov	r2, r3
 80123f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80123f6:	4413      	add	r3, r2
 80123f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80123fa:	683b      	ldr	r3, [r7, #0]
 80123fc:	781b      	ldrb	r3, [r3, #0]
 80123fe:	00da      	lsls	r2, r3, #3
 8012400:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012402:	4413      	add	r3, r2
 8012404:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012408:	647b      	str	r3, [r7, #68]	@ 0x44
 801240a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801240c:	881b      	ldrh	r3, [r3, #0]
 801240e:	b29b      	uxth	r3, r3
 8012410:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012414:	b29a      	uxth	r2, r3
 8012416:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012418:	801a      	strh	r2, [r3, #0]
 801241a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801241e:	2b00      	cmp	r3, #0
 8012420:	d10a      	bne.n	8012438 <USB_EPStartXfer+0x3f2>
 8012422:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012424:	881b      	ldrh	r3, [r3, #0]
 8012426:	b29b      	uxth	r3, r3
 8012428:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801242c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012430:	b29a      	uxth	r2, r3
 8012432:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012434:	801a      	strh	r2, [r3, #0]
 8012436:	e05d      	b.n	80124f4 <USB_EPStartXfer+0x4ae>
 8012438:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801243c:	2b3e      	cmp	r3, #62	@ 0x3e
 801243e:	d81c      	bhi.n	801247a <USB_EPStartXfer+0x434>
 8012440:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012444:	085b      	lsrs	r3, r3, #1
 8012446:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 801244a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801244e:	f003 0301 	and.w	r3, r3, #1
 8012452:	2b00      	cmp	r3, #0
 8012454:	d004      	beq.n	8012460 <USB_EPStartXfer+0x41a>
 8012456:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801245a:	3301      	adds	r3, #1
 801245c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8012460:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012462:	881b      	ldrh	r3, [r3, #0]
 8012464:	b29a      	uxth	r2, r3
 8012466:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801246a:	b29b      	uxth	r3, r3
 801246c:	029b      	lsls	r3, r3, #10
 801246e:	b29b      	uxth	r3, r3
 8012470:	4313      	orrs	r3, r2
 8012472:	b29a      	uxth	r2, r3
 8012474:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012476:	801a      	strh	r2, [r3, #0]
 8012478:	e03c      	b.n	80124f4 <USB_EPStartXfer+0x4ae>
 801247a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801247e:	095b      	lsrs	r3, r3, #5
 8012480:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8012484:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012488:	f003 031f 	and.w	r3, r3, #31
 801248c:	2b00      	cmp	r3, #0
 801248e:	d104      	bne.n	801249a <USB_EPStartXfer+0x454>
 8012490:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8012494:	3b01      	subs	r3, #1
 8012496:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 801249a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801249c:	881b      	ldrh	r3, [r3, #0]
 801249e:	b29a      	uxth	r2, r3
 80124a0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80124a4:	b29b      	uxth	r3, r3
 80124a6:	029b      	lsls	r3, r3, #10
 80124a8:	b29b      	uxth	r3, r3
 80124aa:	4313      	orrs	r3, r2
 80124ac:	b29b      	uxth	r3, r3
 80124ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80124b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80124b6:	b29a      	uxth	r2, r3
 80124b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80124ba:	801a      	strh	r2, [r3, #0]
 80124bc:	e01a      	b.n	80124f4 <USB_EPStartXfer+0x4ae>
 80124be:	683b      	ldr	r3, [r7, #0]
 80124c0:	785b      	ldrb	r3, [r3, #1]
 80124c2:	2b01      	cmp	r3, #1
 80124c4:	d116      	bne.n	80124f4 <USB_EPStartXfer+0x4ae>
 80124c6:	687b      	ldr	r3, [r7, #4]
 80124c8:	653b      	str	r3, [r7, #80]	@ 0x50
 80124ca:	687b      	ldr	r3, [r7, #4]
 80124cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80124d0:	b29b      	uxth	r3, r3
 80124d2:	461a      	mov	r2, r3
 80124d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80124d6:	4413      	add	r3, r2
 80124d8:	653b      	str	r3, [r7, #80]	@ 0x50
 80124da:	683b      	ldr	r3, [r7, #0]
 80124dc:	781b      	ldrb	r3, [r3, #0]
 80124de:	00da      	lsls	r2, r3, #3
 80124e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80124e2:	4413      	add	r3, r2
 80124e4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80124e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80124ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80124ee:	b29a      	uxth	r2, r3
 80124f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80124f2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80124f4:	683b      	ldr	r3, [r7, #0]
 80124f6:	891b      	ldrh	r3, [r3, #8]
 80124f8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80124fc:	683b      	ldr	r3, [r7, #0]
 80124fe:	6959      	ldr	r1, [r3, #20]
 8012500:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012504:	b29b      	uxth	r3, r3
 8012506:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 801250a:	6878      	ldr	r0, [r7, #4]
 801250c:	f000 fc7f 	bl	8012e0e <USB_WritePMA>
            ep->xfer_buff += len;
 8012510:	683b      	ldr	r3, [r7, #0]
 8012512:	695a      	ldr	r2, [r3, #20]
 8012514:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012518:	441a      	add	r2, r3
 801251a:	683b      	ldr	r3, [r7, #0]
 801251c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 801251e:	683b      	ldr	r3, [r7, #0]
 8012520:	6a1a      	ldr	r2, [r3, #32]
 8012522:	683b      	ldr	r3, [r7, #0]
 8012524:	691b      	ldr	r3, [r3, #16]
 8012526:	429a      	cmp	r2, r3
 8012528:	d907      	bls.n	801253a <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 801252a:	683b      	ldr	r3, [r7, #0]
 801252c:	6a1a      	ldr	r2, [r3, #32]
 801252e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012532:	1ad2      	subs	r2, r2, r3
 8012534:	683b      	ldr	r3, [r7, #0]
 8012536:	621a      	str	r2, [r3, #32]
 8012538:	e006      	b.n	8012548 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 801253a:	683b      	ldr	r3, [r7, #0]
 801253c:	6a1b      	ldr	r3, [r3, #32]
 801253e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8012542:	683b      	ldr	r3, [r7, #0]
 8012544:	2200      	movs	r2, #0
 8012546:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8012548:	687b      	ldr	r3, [r7, #4]
 801254a:	643b      	str	r3, [r7, #64]	@ 0x40
 801254c:	683b      	ldr	r3, [r7, #0]
 801254e:	785b      	ldrb	r3, [r3, #1]
 8012550:	2b00      	cmp	r3, #0
 8012552:	d16b      	bne.n	801262c <USB_EPStartXfer+0x5e6>
 8012554:	687b      	ldr	r3, [r7, #4]
 8012556:	63bb      	str	r3, [r7, #56]	@ 0x38
 8012558:	687b      	ldr	r3, [r7, #4]
 801255a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801255e:	b29b      	uxth	r3, r3
 8012560:	461a      	mov	r2, r3
 8012562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012564:	4413      	add	r3, r2
 8012566:	63bb      	str	r3, [r7, #56]	@ 0x38
 8012568:	683b      	ldr	r3, [r7, #0]
 801256a:	781b      	ldrb	r3, [r3, #0]
 801256c:	00da      	lsls	r2, r3, #3
 801256e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012570:	4413      	add	r3, r2
 8012572:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8012576:	637b      	str	r3, [r7, #52]	@ 0x34
 8012578:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801257a:	881b      	ldrh	r3, [r3, #0]
 801257c:	b29b      	uxth	r3, r3
 801257e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012582:	b29a      	uxth	r2, r3
 8012584:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012586:	801a      	strh	r2, [r3, #0]
 8012588:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801258c:	2b00      	cmp	r3, #0
 801258e:	d10a      	bne.n	80125a6 <USB_EPStartXfer+0x560>
 8012590:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012592:	881b      	ldrh	r3, [r3, #0]
 8012594:	b29b      	uxth	r3, r3
 8012596:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801259a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801259e:	b29a      	uxth	r2, r3
 80125a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80125a2:	801a      	strh	r2, [r3, #0]
 80125a4:	e05b      	b.n	801265e <USB_EPStartXfer+0x618>
 80125a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80125aa:	2b3e      	cmp	r3, #62	@ 0x3e
 80125ac:	d81c      	bhi.n	80125e8 <USB_EPStartXfer+0x5a2>
 80125ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80125b2:	085b      	lsrs	r3, r3, #1
 80125b4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80125b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80125bc:	f003 0301 	and.w	r3, r3, #1
 80125c0:	2b00      	cmp	r3, #0
 80125c2:	d004      	beq.n	80125ce <USB_EPStartXfer+0x588>
 80125c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80125c8:	3301      	adds	r3, #1
 80125ca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80125ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80125d0:	881b      	ldrh	r3, [r3, #0]
 80125d2:	b29a      	uxth	r2, r3
 80125d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80125d8:	b29b      	uxth	r3, r3
 80125da:	029b      	lsls	r3, r3, #10
 80125dc:	b29b      	uxth	r3, r3
 80125de:	4313      	orrs	r3, r2
 80125e0:	b29a      	uxth	r2, r3
 80125e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80125e4:	801a      	strh	r2, [r3, #0]
 80125e6:	e03a      	b.n	801265e <USB_EPStartXfer+0x618>
 80125e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80125ec:	095b      	lsrs	r3, r3, #5
 80125ee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80125f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80125f6:	f003 031f 	and.w	r3, r3, #31
 80125fa:	2b00      	cmp	r3, #0
 80125fc:	d104      	bne.n	8012608 <USB_EPStartXfer+0x5c2>
 80125fe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8012602:	3b01      	subs	r3, #1
 8012604:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8012608:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801260a:	881b      	ldrh	r3, [r3, #0]
 801260c:	b29a      	uxth	r2, r3
 801260e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8012612:	b29b      	uxth	r3, r3
 8012614:	029b      	lsls	r3, r3, #10
 8012616:	b29b      	uxth	r3, r3
 8012618:	4313      	orrs	r3, r2
 801261a:	b29b      	uxth	r3, r3
 801261c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012620:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012624:	b29a      	uxth	r2, r3
 8012626:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012628:	801a      	strh	r2, [r3, #0]
 801262a:	e018      	b.n	801265e <USB_EPStartXfer+0x618>
 801262c:	683b      	ldr	r3, [r7, #0]
 801262e:	785b      	ldrb	r3, [r3, #1]
 8012630:	2b01      	cmp	r3, #1
 8012632:	d114      	bne.n	801265e <USB_EPStartXfer+0x618>
 8012634:	687b      	ldr	r3, [r7, #4]
 8012636:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801263a:	b29b      	uxth	r3, r3
 801263c:	461a      	mov	r2, r3
 801263e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012640:	4413      	add	r3, r2
 8012642:	643b      	str	r3, [r7, #64]	@ 0x40
 8012644:	683b      	ldr	r3, [r7, #0]
 8012646:	781b      	ldrb	r3, [r3, #0]
 8012648:	00da      	lsls	r2, r3, #3
 801264a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801264c:	4413      	add	r3, r2
 801264e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8012652:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8012654:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012658:	b29a      	uxth	r2, r3
 801265a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801265c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 801265e:	683b      	ldr	r3, [r7, #0]
 8012660:	895b      	ldrh	r3, [r3, #10]
 8012662:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012666:	683b      	ldr	r3, [r7, #0]
 8012668:	6959      	ldr	r1, [r3, #20]
 801266a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801266e:	b29b      	uxth	r3, r3
 8012670:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8012674:	6878      	ldr	r0, [r7, #4]
 8012676:	f000 fbca 	bl	8012e0e <USB_WritePMA>
 801267a:	e193      	b.n	80129a4 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 801267c:	683b      	ldr	r3, [r7, #0]
 801267e:	6a1b      	ldr	r3, [r3, #32]
 8012680:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8012684:	687a      	ldr	r2, [r7, #4]
 8012686:	683b      	ldr	r3, [r7, #0]
 8012688:	781b      	ldrb	r3, [r3, #0]
 801268a:	009b      	lsls	r3, r3, #2
 801268c:	4413      	add	r3, r2
 801268e:	881b      	ldrh	r3, [r3, #0]
 8012690:	b29b      	uxth	r3, r3
 8012692:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8012696:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801269a:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 801269e:	687a      	ldr	r2, [r7, #4]
 80126a0:	683b      	ldr	r3, [r7, #0]
 80126a2:	781b      	ldrb	r3, [r3, #0]
 80126a4:	009b      	lsls	r3, r3, #2
 80126a6:	441a      	add	r2, r3
 80126a8:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80126ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80126b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80126b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80126b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80126bc:	b29b      	uxth	r3, r3
 80126be:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80126c0:	687b      	ldr	r3, [r7, #4]
 80126c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80126c4:	687b      	ldr	r3, [r7, #4]
 80126c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80126ca:	b29b      	uxth	r3, r3
 80126cc:	461a      	mov	r2, r3
 80126ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80126d0:	4413      	add	r3, r2
 80126d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80126d4:	683b      	ldr	r3, [r7, #0]
 80126d6:	781b      	ldrb	r3, [r3, #0]
 80126d8:	00da      	lsls	r2, r3, #3
 80126da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80126dc:	4413      	add	r3, r2
 80126de:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80126e2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80126e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80126e8:	b29a      	uxth	r2, r3
 80126ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80126ec:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80126ee:	683b      	ldr	r3, [r7, #0]
 80126f0:	891b      	ldrh	r3, [r3, #8]
 80126f2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80126f6:	683b      	ldr	r3, [r7, #0]
 80126f8:	6959      	ldr	r1, [r3, #20]
 80126fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80126fe:	b29b      	uxth	r3, r3
 8012700:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8012704:	6878      	ldr	r0, [r7, #4]
 8012706:	f000 fb82 	bl	8012e0e <USB_WritePMA>
 801270a:	e14b      	b.n	80129a4 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 801270c:	683b      	ldr	r3, [r7, #0]
 801270e:	6a1a      	ldr	r2, [r3, #32]
 8012710:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012714:	1ad2      	subs	r2, r2, r3
 8012716:	683b      	ldr	r3, [r7, #0]
 8012718:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 801271a:	687a      	ldr	r2, [r7, #4]
 801271c:	683b      	ldr	r3, [r7, #0]
 801271e:	781b      	ldrb	r3, [r3, #0]
 8012720:	009b      	lsls	r3, r3, #2
 8012722:	4413      	add	r3, r2
 8012724:	881b      	ldrh	r3, [r3, #0]
 8012726:	b29b      	uxth	r3, r3
 8012728:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801272c:	2b00      	cmp	r3, #0
 801272e:	f000 809a 	beq.w	8012866 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8012732:	687b      	ldr	r3, [r7, #4]
 8012734:	673b      	str	r3, [r7, #112]	@ 0x70
 8012736:	683b      	ldr	r3, [r7, #0]
 8012738:	785b      	ldrb	r3, [r3, #1]
 801273a:	2b00      	cmp	r3, #0
 801273c:	d16b      	bne.n	8012816 <USB_EPStartXfer+0x7d0>
 801273e:	687b      	ldr	r3, [r7, #4]
 8012740:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012742:	687b      	ldr	r3, [r7, #4]
 8012744:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012748:	b29b      	uxth	r3, r3
 801274a:	461a      	mov	r2, r3
 801274c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801274e:	4413      	add	r3, r2
 8012750:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012752:	683b      	ldr	r3, [r7, #0]
 8012754:	781b      	ldrb	r3, [r3, #0]
 8012756:	00da      	lsls	r2, r3, #3
 8012758:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801275a:	4413      	add	r3, r2
 801275c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8012760:	667b      	str	r3, [r7, #100]	@ 0x64
 8012762:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012764:	881b      	ldrh	r3, [r3, #0]
 8012766:	b29b      	uxth	r3, r3
 8012768:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801276c:	b29a      	uxth	r2, r3
 801276e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012770:	801a      	strh	r2, [r3, #0]
 8012772:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012776:	2b00      	cmp	r3, #0
 8012778:	d10a      	bne.n	8012790 <USB_EPStartXfer+0x74a>
 801277a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801277c:	881b      	ldrh	r3, [r3, #0]
 801277e:	b29b      	uxth	r3, r3
 8012780:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012784:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012788:	b29a      	uxth	r2, r3
 801278a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801278c:	801a      	strh	r2, [r3, #0]
 801278e:	e05b      	b.n	8012848 <USB_EPStartXfer+0x802>
 8012790:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012794:	2b3e      	cmp	r3, #62	@ 0x3e
 8012796:	d81c      	bhi.n	80127d2 <USB_EPStartXfer+0x78c>
 8012798:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801279c:	085b      	lsrs	r3, r3, #1
 801279e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80127a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80127a6:	f003 0301 	and.w	r3, r3, #1
 80127aa:	2b00      	cmp	r3, #0
 80127ac:	d004      	beq.n	80127b8 <USB_EPStartXfer+0x772>
 80127ae:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80127b2:	3301      	adds	r3, #1
 80127b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80127b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80127ba:	881b      	ldrh	r3, [r3, #0]
 80127bc:	b29a      	uxth	r2, r3
 80127be:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80127c2:	b29b      	uxth	r3, r3
 80127c4:	029b      	lsls	r3, r3, #10
 80127c6:	b29b      	uxth	r3, r3
 80127c8:	4313      	orrs	r3, r2
 80127ca:	b29a      	uxth	r2, r3
 80127cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80127ce:	801a      	strh	r2, [r3, #0]
 80127d0:	e03a      	b.n	8012848 <USB_EPStartXfer+0x802>
 80127d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80127d6:	095b      	lsrs	r3, r3, #5
 80127d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80127dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80127e0:	f003 031f 	and.w	r3, r3, #31
 80127e4:	2b00      	cmp	r3, #0
 80127e6:	d104      	bne.n	80127f2 <USB_EPStartXfer+0x7ac>
 80127e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80127ec:	3b01      	subs	r3, #1
 80127ee:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80127f2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80127f4:	881b      	ldrh	r3, [r3, #0]
 80127f6:	b29a      	uxth	r2, r3
 80127f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80127fc:	b29b      	uxth	r3, r3
 80127fe:	029b      	lsls	r3, r3, #10
 8012800:	b29b      	uxth	r3, r3
 8012802:	4313      	orrs	r3, r2
 8012804:	b29b      	uxth	r3, r3
 8012806:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801280a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801280e:	b29a      	uxth	r2, r3
 8012810:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012812:	801a      	strh	r2, [r3, #0]
 8012814:	e018      	b.n	8012848 <USB_EPStartXfer+0x802>
 8012816:	683b      	ldr	r3, [r7, #0]
 8012818:	785b      	ldrb	r3, [r3, #1]
 801281a:	2b01      	cmp	r3, #1
 801281c:	d114      	bne.n	8012848 <USB_EPStartXfer+0x802>
 801281e:	687b      	ldr	r3, [r7, #4]
 8012820:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012824:	b29b      	uxth	r3, r3
 8012826:	461a      	mov	r2, r3
 8012828:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801282a:	4413      	add	r3, r2
 801282c:	673b      	str	r3, [r7, #112]	@ 0x70
 801282e:	683b      	ldr	r3, [r7, #0]
 8012830:	781b      	ldrb	r3, [r3, #0]
 8012832:	00da      	lsls	r2, r3, #3
 8012834:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8012836:	4413      	add	r3, r2
 8012838:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 801283c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801283e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012842:	b29a      	uxth	r2, r3
 8012844:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012846:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8012848:	683b      	ldr	r3, [r7, #0]
 801284a:	895b      	ldrh	r3, [r3, #10]
 801284c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012850:	683b      	ldr	r3, [r7, #0]
 8012852:	6959      	ldr	r1, [r3, #20]
 8012854:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012858:	b29b      	uxth	r3, r3
 801285a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 801285e:	6878      	ldr	r0, [r7, #4]
 8012860:	f000 fad5 	bl	8012e0e <USB_WritePMA>
 8012864:	e09e      	b.n	80129a4 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8012866:	683b      	ldr	r3, [r7, #0]
 8012868:	785b      	ldrb	r3, [r3, #1]
 801286a:	2b00      	cmp	r3, #0
 801286c:	d16b      	bne.n	8012946 <USB_EPStartXfer+0x900>
 801286e:	687b      	ldr	r3, [r7, #4]
 8012870:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8012872:	687b      	ldr	r3, [r7, #4]
 8012874:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012878:	b29b      	uxth	r3, r3
 801287a:	461a      	mov	r2, r3
 801287c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801287e:	4413      	add	r3, r2
 8012880:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8012882:	683b      	ldr	r3, [r7, #0]
 8012884:	781b      	ldrb	r3, [r3, #0]
 8012886:	00da      	lsls	r2, r3, #3
 8012888:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801288a:	4413      	add	r3, r2
 801288c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012890:	67bb      	str	r3, [r7, #120]	@ 0x78
 8012892:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012894:	881b      	ldrh	r3, [r3, #0]
 8012896:	b29b      	uxth	r3, r3
 8012898:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801289c:	b29a      	uxth	r2, r3
 801289e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80128a0:	801a      	strh	r2, [r3, #0]
 80128a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80128a6:	2b00      	cmp	r3, #0
 80128a8:	d10a      	bne.n	80128c0 <USB_EPStartXfer+0x87a>
 80128aa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80128ac:	881b      	ldrh	r3, [r3, #0]
 80128ae:	b29b      	uxth	r3, r3
 80128b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80128b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80128b8:	b29a      	uxth	r2, r3
 80128ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80128bc:	801a      	strh	r2, [r3, #0]
 80128be:	e063      	b.n	8012988 <USB_EPStartXfer+0x942>
 80128c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80128c4:	2b3e      	cmp	r3, #62	@ 0x3e
 80128c6:	d81c      	bhi.n	8012902 <USB_EPStartXfer+0x8bc>
 80128c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80128cc:	085b      	lsrs	r3, r3, #1
 80128ce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80128d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80128d6:	f003 0301 	and.w	r3, r3, #1
 80128da:	2b00      	cmp	r3, #0
 80128dc:	d004      	beq.n	80128e8 <USB_EPStartXfer+0x8a2>
 80128de:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80128e2:	3301      	adds	r3, #1
 80128e4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80128e8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80128ea:	881b      	ldrh	r3, [r3, #0]
 80128ec:	b29a      	uxth	r2, r3
 80128ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80128f2:	b29b      	uxth	r3, r3
 80128f4:	029b      	lsls	r3, r3, #10
 80128f6:	b29b      	uxth	r3, r3
 80128f8:	4313      	orrs	r3, r2
 80128fa:	b29a      	uxth	r2, r3
 80128fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80128fe:	801a      	strh	r2, [r3, #0]
 8012900:	e042      	b.n	8012988 <USB_EPStartXfer+0x942>
 8012902:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012906:	095b      	lsrs	r3, r3, #5
 8012908:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801290c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012910:	f003 031f 	and.w	r3, r3, #31
 8012914:	2b00      	cmp	r3, #0
 8012916:	d104      	bne.n	8012922 <USB_EPStartXfer+0x8dc>
 8012918:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801291c:	3b01      	subs	r3, #1
 801291e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8012922:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012924:	881b      	ldrh	r3, [r3, #0]
 8012926:	b29a      	uxth	r2, r3
 8012928:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801292c:	b29b      	uxth	r3, r3
 801292e:	029b      	lsls	r3, r3, #10
 8012930:	b29b      	uxth	r3, r3
 8012932:	4313      	orrs	r3, r2
 8012934:	b29b      	uxth	r3, r3
 8012936:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801293a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801293e:	b29a      	uxth	r2, r3
 8012940:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012942:	801a      	strh	r2, [r3, #0]
 8012944:	e020      	b.n	8012988 <USB_EPStartXfer+0x942>
 8012946:	683b      	ldr	r3, [r7, #0]
 8012948:	785b      	ldrb	r3, [r3, #1]
 801294a:	2b01      	cmp	r3, #1
 801294c:	d11c      	bne.n	8012988 <USB_EPStartXfer+0x942>
 801294e:	687b      	ldr	r3, [r7, #4]
 8012950:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8012954:	687b      	ldr	r3, [r7, #4]
 8012956:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801295a:	b29b      	uxth	r3, r3
 801295c:	461a      	mov	r2, r3
 801295e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8012962:	4413      	add	r3, r2
 8012964:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8012968:	683b      	ldr	r3, [r7, #0]
 801296a:	781b      	ldrb	r3, [r3, #0]
 801296c:	00da      	lsls	r2, r3, #3
 801296e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8012972:	4413      	add	r3, r2
 8012974:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012978:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801297c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012980:	b29a      	uxth	r2, r3
 8012982:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8012986:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8012988:	683b      	ldr	r3, [r7, #0]
 801298a:	891b      	ldrh	r3, [r3, #8]
 801298c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012990:	683b      	ldr	r3, [r7, #0]
 8012992:	6959      	ldr	r1, [r3, #20]
 8012994:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012998:	b29b      	uxth	r3, r3
 801299a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 801299e:	6878      	ldr	r0, [r7, #4]
 80129a0:	f000 fa35 	bl	8012e0e <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80129a4:	687a      	ldr	r2, [r7, #4]
 80129a6:	683b      	ldr	r3, [r7, #0]
 80129a8:	781b      	ldrb	r3, [r3, #0]
 80129aa:	009b      	lsls	r3, r3, #2
 80129ac:	4413      	add	r3, r2
 80129ae:	881b      	ldrh	r3, [r3, #0]
 80129b0:	b29b      	uxth	r3, r3
 80129b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80129b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80129ba:	817b      	strh	r3, [r7, #10]
 80129bc:	897b      	ldrh	r3, [r7, #10]
 80129be:	f083 0310 	eor.w	r3, r3, #16
 80129c2:	817b      	strh	r3, [r7, #10]
 80129c4:	897b      	ldrh	r3, [r7, #10]
 80129c6:	f083 0320 	eor.w	r3, r3, #32
 80129ca:	817b      	strh	r3, [r7, #10]
 80129cc:	687a      	ldr	r2, [r7, #4]
 80129ce:	683b      	ldr	r3, [r7, #0]
 80129d0:	781b      	ldrb	r3, [r3, #0]
 80129d2:	009b      	lsls	r3, r3, #2
 80129d4:	441a      	add	r2, r3
 80129d6:	897b      	ldrh	r3, [r7, #10]
 80129d8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80129dc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80129e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80129e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80129e8:	b29b      	uxth	r3, r3
 80129ea:	8013      	strh	r3, [r2, #0]
 80129ec:	e0d5      	b.n	8012b9a <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80129ee:	683b      	ldr	r3, [r7, #0]
 80129f0:	7b1b      	ldrb	r3, [r3, #12]
 80129f2:	2b00      	cmp	r3, #0
 80129f4:	d156      	bne.n	8012aa4 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 80129f6:	683b      	ldr	r3, [r7, #0]
 80129f8:	699b      	ldr	r3, [r3, #24]
 80129fa:	2b00      	cmp	r3, #0
 80129fc:	d122      	bne.n	8012a44 <USB_EPStartXfer+0x9fe>
 80129fe:	683b      	ldr	r3, [r7, #0]
 8012a00:	78db      	ldrb	r3, [r3, #3]
 8012a02:	2b00      	cmp	r3, #0
 8012a04:	d11e      	bne.n	8012a44 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8012a06:	687a      	ldr	r2, [r7, #4]
 8012a08:	683b      	ldr	r3, [r7, #0]
 8012a0a:	781b      	ldrb	r3, [r3, #0]
 8012a0c:	009b      	lsls	r3, r3, #2
 8012a0e:	4413      	add	r3, r2
 8012a10:	881b      	ldrh	r3, [r3, #0]
 8012a12:	b29b      	uxth	r3, r3
 8012a14:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012a18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012a1c:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8012a20:	687a      	ldr	r2, [r7, #4]
 8012a22:	683b      	ldr	r3, [r7, #0]
 8012a24:	781b      	ldrb	r3, [r3, #0]
 8012a26:	009b      	lsls	r3, r3, #2
 8012a28:	441a      	add	r2, r3
 8012a2a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8012a2e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012a32:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012a36:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8012a3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012a3e:	b29b      	uxth	r3, r3
 8012a40:	8013      	strh	r3, [r2, #0]
 8012a42:	e01d      	b.n	8012a80 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8012a44:	687a      	ldr	r2, [r7, #4]
 8012a46:	683b      	ldr	r3, [r7, #0]
 8012a48:	781b      	ldrb	r3, [r3, #0]
 8012a4a:	009b      	lsls	r3, r3, #2
 8012a4c:	4413      	add	r3, r2
 8012a4e:	881b      	ldrh	r3, [r3, #0]
 8012a50:	b29b      	uxth	r3, r3
 8012a52:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8012a56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012a5a:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 8012a5e:	687a      	ldr	r2, [r7, #4]
 8012a60:	683b      	ldr	r3, [r7, #0]
 8012a62:	781b      	ldrb	r3, [r3, #0]
 8012a64:	009b      	lsls	r3, r3, #2
 8012a66:	441a      	add	r2, r3
 8012a68:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8012a6c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012a70:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012a74:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012a78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012a7c:	b29b      	uxth	r3, r3
 8012a7e:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8012a80:	683b      	ldr	r3, [r7, #0]
 8012a82:	699a      	ldr	r2, [r3, #24]
 8012a84:	683b      	ldr	r3, [r7, #0]
 8012a86:	691b      	ldr	r3, [r3, #16]
 8012a88:	429a      	cmp	r2, r3
 8012a8a:	d907      	bls.n	8012a9c <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8012a8c:	683b      	ldr	r3, [r7, #0]
 8012a8e:	699a      	ldr	r2, [r3, #24]
 8012a90:	683b      	ldr	r3, [r7, #0]
 8012a92:	691b      	ldr	r3, [r3, #16]
 8012a94:	1ad2      	subs	r2, r2, r3
 8012a96:	683b      	ldr	r3, [r7, #0]
 8012a98:	619a      	str	r2, [r3, #24]
 8012a9a:	e054      	b.n	8012b46 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8012a9c:	683b      	ldr	r3, [r7, #0]
 8012a9e:	2200      	movs	r2, #0
 8012aa0:	619a      	str	r2, [r3, #24]
 8012aa2:	e050      	b.n	8012b46 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8012aa4:	683b      	ldr	r3, [r7, #0]
 8012aa6:	78db      	ldrb	r3, [r3, #3]
 8012aa8:	2b02      	cmp	r3, #2
 8012aaa:	d142      	bne.n	8012b32 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8012aac:	683b      	ldr	r3, [r7, #0]
 8012aae:	69db      	ldr	r3, [r3, #28]
 8012ab0:	2b00      	cmp	r3, #0
 8012ab2:	d048      	beq.n	8012b46 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8012ab4:	687a      	ldr	r2, [r7, #4]
 8012ab6:	683b      	ldr	r3, [r7, #0]
 8012ab8:	781b      	ldrb	r3, [r3, #0]
 8012aba:	009b      	lsls	r3, r3, #2
 8012abc:	4413      	add	r3, r2
 8012abe:	881b      	ldrh	r3, [r3, #0]
 8012ac0:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8012ac4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8012ac8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8012acc:	2b00      	cmp	r3, #0
 8012ace:	d005      	beq.n	8012adc <USB_EPStartXfer+0xa96>
 8012ad0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8012ad4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012ad8:	2b00      	cmp	r3, #0
 8012ada:	d10b      	bne.n	8012af4 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8012adc:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8012ae0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8012ae4:	2b00      	cmp	r3, #0
 8012ae6:	d12e      	bne.n	8012b46 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8012ae8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8012aec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012af0:	2b00      	cmp	r3, #0
 8012af2:	d128      	bne.n	8012b46 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8012af4:	687a      	ldr	r2, [r7, #4]
 8012af6:	683b      	ldr	r3, [r7, #0]
 8012af8:	781b      	ldrb	r3, [r3, #0]
 8012afa:	009b      	lsls	r3, r3, #2
 8012afc:	4413      	add	r3, r2
 8012afe:	881b      	ldrh	r3, [r3, #0]
 8012b00:	b29b      	uxth	r3, r3
 8012b02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012b06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012b0a:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8012b0e:	687a      	ldr	r2, [r7, #4]
 8012b10:	683b      	ldr	r3, [r7, #0]
 8012b12:	781b      	ldrb	r3, [r3, #0]
 8012b14:	009b      	lsls	r3, r3, #2
 8012b16:	441a      	add	r2, r3
 8012b18:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8012b1c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012b20:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012b24:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012b28:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8012b2c:	b29b      	uxth	r3, r3
 8012b2e:	8013      	strh	r3, [r2, #0]
 8012b30:	e009      	b.n	8012b46 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8012b32:	683b      	ldr	r3, [r7, #0]
 8012b34:	78db      	ldrb	r3, [r3, #3]
 8012b36:	2b01      	cmp	r3, #1
 8012b38:	d103      	bne.n	8012b42 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 8012b3a:	683b      	ldr	r3, [r7, #0]
 8012b3c:	2200      	movs	r2, #0
 8012b3e:	619a      	str	r2, [r3, #24]
 8012b40:	e001      	b.n	8012b46 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 8012b42:	2301      	movs	r3, #1
 8012b44:	e02a      	b.n	8012b9c <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8012b46:	687a      	ldr	r2, [r7, #4]
 8012b48:	683b      	ldr	r3, [r7, #0]
 8012b4a:	781b      	ldrb	r3, [r3, #0]
 8012b4c:	009b      	lsls	r3, r3, #2
 8012b4e:	4413      	add	r3, r2
 8012b50:	881b      	ldrh	r3, [r3, #0]
 8012b52:	b29b      	uxth	r3, r3
 8012b54:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012b58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012b5c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8012b60:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8012b64:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8012b68:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8012b6c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8012b70:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8012b74:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8012b78:	687a      	ldr	r2, [r7, #4]
 8012b7a:	683b      	ldr	r3, [r7, #0]
 8012b7c:	781b      	ldrb	r3, [r3, #0]
 8012b7e:	009b      	lsls	r3, r3, #2
 8012b80:	441a      	add	r2, r3
 8012b82:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8012b86:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012b8a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012b8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012b92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012b96:	b29b      	uxth	r3, r3
 8012b98:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8012b9a:	2300      	movs	r3, #0
}
 8012b9c:	4618      	mov	r0, r3
 8012b9e:	37b0      	adds	r7, #176	@ 0xb0
 8012ba0:	46bd      	mov	sp, r7
 8012ba2:	bd80      	pop	{r7, pc}

08012ba4 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8012ba4:	b480      	push	{r7}
 8012ba6:	b085      	sub	sp, #20
 8012ba8:	af00      	add	r7, sp, #0
 8012baa:	6078      	str	r0, [r7, #4]
 8012bac:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8012bae:	683b      	ldr	r3, [r7, #0]
 8012bb0:	785b      	ldrb	r3, [r3, #1]
 8012bb2:	2b00      	cmp	r3, #0
 8012bb4:	d020      	beq.n	8012bf8 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8012bb6:	687a      	ldr	r2, [r7, #4]
 8012bb8:	683b      	ldr	r3, [r7, #0]
 8012bba:	781b      	ldrb	r3, [r3, #0]
 8012bbc:	009b      	lsls	r3, r3, #2
 8012bbe:	4413      	add	r3, r2
 8012bc0:	881b      	ldrh	r3, [r3, #0]
 8012bc2:	b29b      	uxth	r3, r3
 8012bc4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012bc8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012bcc:	81bb      	strh	r3, [r7, #12]
 8012bce:	89bb      	ldrh	r3, [r7, #12]
 8012bd0:	f083 0310 	eor.w	r3, r3, #16
 8012bd4:	81bb      	strh	r3, [r7, #12]
 8012bd6:	687a      	ldr	r2, [r7, #4]
 8012bd8:	683b      	ldr	r3, [r7, #0]
 8012bda:	781b      	ldrb	r3, [r3, #0]
 8012bdc:	009b      	lsls	r3, r3, #2
 8012bde:	441a      	add	r2, r3
 8012be0:	89bb      	ldrh	r3, [r7, #12]
 8012be2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012be6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012bea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012bee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012bf2:	b29b      	uxth	r3, r3
 8012bf4:	8013      	strh	r3, [r2, #0]
 8012bf6:	e01f      	b.n	8012c38 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8012bf8:	687a      	ldr	r2, [r7, #4]
 8012bfa:	683b      	ldr	r3, [r7, #0]
 8012bfc:	781b      	ldrb	r3, [r3, #0]
 8012bfe:	009b      	lsls	r3, r3, #2
 8012c00:	4413      	add	r3, r2
 8012c02:	881b      	ldrh	r3, [r3, #0]
 8012c04:	b29b      	uxth	r3, r3
 8012c06:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012c0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012c0e:	81fb      	strh	r3, [r7, #14]
 8012c10:	89fb      	ldrh	r3, [r7, #14]
 8012c12:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8012c16:	81fb      	strh	r3, [r7, #14]
 8012c18:	687a      	ldr	r2, [r7, #4]
 8012c1a:	683b      	ldr	r3, [r7, #0]
 8012c1c:	781b      	ldrb	r3, [r3, #0]
 8012c1e:	009b      	lsls	r3, r3, #2
 8012c20:	441a      	add	r2, r3
 8012c22:	89fb      	ldrh	r3, [r7, #14]
 8012c24:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012c28:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012c2c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012c30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012c34:	b29b      	uxth	r3, r3
 8012c36:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8012c38:	2300      	movs	r3, #0
}
 8012c3a:	4618      	mov	r0, r3
 8012c3c:	3714      	adds	r7, #20
 8012c3e:	46bd      	mov	sp, r7
 8012c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c44:	4770      	bx	lr

08012c46 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8012c46:	b480      	push	{r7}
 8012c48:	b087      	sub	sp, #28
 8012c4a:	af00      	add	r7, sp, #0
 8012c4c:	6078      	str	r0, [r7, #4]
 8012c4e:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8012c50:	683b      	ldr	r3, [r7, #0]
 8012c52:	785b      	ldrb	r3, [r3, #1]
 8012c54:	2b00      	cmp	r3, #0
 8012c56:	d04c      	beq.n	8012cf2 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8012c58:	687a      	ldr	r2, [r7, #4]
 8012c5a:	683b      	ldr	r3, [r7, #0]
 8012c5c:	781b      	ldrb	r3, [r3, #0]
 8012c5e:	009b      	lsls	r3, r3, #2
 8012c60:	4413      	add	r3, r2
 8012c62:	881b      	ldrh	r3, [r3, #0]
 8012c64:	823b      	strh	r3, [r7, #16]
 8012c66:	8a3b      	ldrh	r3, [r7, #16]
 8012c68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012c6c:	2b00      	cmp	r3, #0
 8012c6e:	d01b      	beq.n	8012ca8 <USB_EPClearStall+0x62>
 8012c70:	687a      	ldr	r2, [r7, #4]
 8012c72:	683b      	ldr	r3, [r7, #0]
 8012c74:	781b      	ldrb	r3, [r3, #0]
 8012c76:	009b      	lsls	r3, r3, #2
 8012c78:	4413      	add	r3, r2
 8012c7a:	881b      	ldrh	r3, [r3, #0]
 8012c7c:	b29b      	uxth	r3, r3
 8012c7e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012c82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012c86:	81fb      	strh	r3, [r7, #14]
 8012c88:	687a      	ldr	r2, [r7, #4]
 8012c8a:	683b      	ldr	r3, [r7, #0]
 8012c8c:	781b      	ldrb	r3, [r3, #0]
 8012c8e:	009b      	lsls	r3, r3, #2
 8012c90:	441a      	add	r2, r3
 8012c92:	89fb      	ldrh	r3, [r7, #14]
 8012c94:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012c98:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012c9c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012ca0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8012ca4:	b29b      	uxth	r3, r3
 8012ca6:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8012ca8:	683b      	ldr	r3, [r7, #0]
 8012caa:	78db      	ldrb	r3, [r3, #3]
 8012cac:	2b01      	cmp	r3, #1
 8012cae:	d06c      	beq.n	8012d8a <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8012cb0:	687a      	ldr	r2, [r7, #4]
 8012cb2:	683b      	ldr	r3, [r7, #0]
 8012cb4:	781b      	ldrb	r3, [r3, #0]
 8012cb6:	009b      	lsls	r3, r3, #2
 8012cb8:	4413      	add	r3, r2
 8012cba:	881b      	ldrh	r3, [r3, #0]
 8012cbc:	b29b      	uxth	r3, r3
 8012cbe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012cc2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012cc6:	81bb      	strh	r3, [r7, #12]
 8012cc8:	89bb      	ldrh	r3, [r7, #12]
 8012cca:	f083 0320 	eor.w	r3, r3, #32
 8012cce:	81bb      	strh	r3, [r7, #12]
 8012cd0:	687a      	ldr	r2, [r7, #4]
 8012cd2:	683b      	ldr	r3, [r7, #0]
 8012cd4:	781b      	ldrb	r3, [r3, #0]
 8012cd6:	009b      	lsls	r3, r3, #2
 8012cd8:	441a      	add	r2, r3
 8012cda:	89bb      	ldrh	r3, [r7, #12]
 8012cdc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012ce0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012ce4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012ce8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012cec:	b29b      	uxth	r3, r3
 8012cee:	8013      	strh	r3, [r2, #0]
 8012cf0:	e04b      	b.n	8012d8a <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8012cf2:	687a      	ldr	r2, [r7, #4]
 8012cf4:	683b      	ldr	r3, [r7, #0]
 8012cf6:	781b      	ldrb	r3, [r3, #0]
 8012cf8:	009b      	lsls	r3, r3, #2
 8012cfa:	4413      	add	r3, r2
 8012cfc:	881b      	ldrh	r3, [r3, #0]
 8012cfe:	82fb      	strh	r3, [r7, #22]
 8012d00:	8afb      	ldrh	r3, [r7, #22]
 8012d02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8012d06:	2b00      	cmp	r3, #0
 8012d08:	d01b      	beq.n	8012d42 <USB_EPClearStall+0xfc>
 8012d0a:	687a      	ldr	r2, [r7, #4]
 8012d0c:	683b      	ldr	r3, [r7, #0]
 8012d0e:	781b      	ldrb	r3, [r3, #0]
 8012d10:	009b      	lsls	r3, r3, #2
 8012d12:	4413      	add	r3, r2
 8012d14:	881b      	ldrh	r3, [r3, #0]
 8012d16:	b29b      	uxth	r3, r3
 8012d18:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012d1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012d20:	82bb      	strh	r3, [r7, #20]
 8012d22:	687a      	ldr	r2, [r7, #4]
 8012d24:	683b      	ldr	r3, [r7, #0]
 8012d26:	781b      	ldrb	r3, [r3, #0]
 8012d28:	009b      	lsls	r3, r3, #2
 8012d2a:	441a      	add	r2, r3
 8012d2c:	8abb      	ldrh	r3, [r7, #20]
 8012d2e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012d32:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012d36:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8012d3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012d3e:	b29b      	uxth	r3, r3
 8012d40:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8012d42:	687a      	ldr	r2, [r7, #4]
 8012d44:	683b      	ldr	r3, [r7, #0]
 8012d46:	781b      	ldrb	r3, [r3, #0]
 8012d48:	009b      	lsls	r3, r3, #2
 8012d4a:	4413      	add	r3, r2
 8012d4c:	881b      	ldrh	r3, [r3, #0]
 8012d4e:	b29b      	uxth	r3, r3
 8012d50:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012d54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012d58:	827b      	strh	r3, [r7, #18]
 8012d5a:	8a7b      	ldrh	r3, [r7, #18]
 8012d5c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8012d60:	827b      	strh	r3, [r7, #18]
 8012d62:	8a7b      	ldrh	r3, [r7, #18]
 8012d64:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8012d68:	827b      	strh	r3, [r7, #18]
 8012d6a:	687a      	ldr	r2, [r7, #4]
 8012d6c:	683b      	ldr	r3, [r7, #0]
 8012d6e:	781b      	ldrb	r3, [r3, #0]
 8012d70:	009b      	lsls	r3, r3, #2
 8012d72:	441a      	add	r2, r3
 8012d74:	8a7b      	ldrh	r3, [r7, #18]
 8012d76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012d7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012d7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012d82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012d86:	b29b      	uxth	r3, r3
 8012d88:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8012d8a:	2300      	movs	r3, #0
}
 8012d8c:	4618      	mov	r0, r3
 8012d8e:	371c      	adds	r7, #28
 8012d90:	46bd      	mov	sp, r7
 8012d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d96:	4770      	bx	lr

08012d98 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8012d98:	b480      	push	{r7}
 8012d9a:	b083      	sub	sp, #12
 8012d9c:	af00      	add	r7, sp, #0
 8012d9e:	6078      	str	r0, [r7, #4]
 8012da0:	460b      	mov	r3, r1
 8012da2:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8012da4:	78fb      	ldrb	r3, [r7, #3]
 8012da6:	2b00      	cmp	r3, #0
 8012da8:	d103      	bne.n	8012db2 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8012daa:	687b      	ldr	r3, [r7, #4]
 8012dac:	2280      	movs	r2, #128	@ 0x80
 8012dae:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8012db2:	2300      	movs	r3, #0
}
 8012db4:	4618      	mov	r0, r3
 8012db6:	370c      	adds	r7, #12
 8012db8:	46bd      	mov	sp, r7
 8012dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dbe:	4770      	bx	lr

08012dc0 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8012dc0:	b480      	push	{r7}
 8012dc2:	b083      	sub	sp, #12
 8012dc4:	af00      	add	r7, sp, #0
 8012dc6:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8012dc8:	687b      	ldr	r3, [r7, #4]
 8012dca:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8012dce:	b29b      	uxth	r3, r3
 8012dd0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012dd4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012dd8:	b29a      	uxth	r2, r3
 8012dda:	687b      	ldr	r3, [r7, #4]
 8012ddc:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8012de0:	2300      	movs	r3, #0
}
 8012de2:	4618      	mov	r0, r3
 8012de4:	370c      	adds	r7, #12
 8012de6:	46bd      	mov	sp, r7
 8012de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dec:	4770      	bx	lr

08012dee <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8012dee:	b480      	push	{r7}
 8012df0:	b085      	sub	sp, #20
 8012df2:	af00      	add	r7, sp, #0
 8012df4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8012df6:	687b      	ldr	r3, [r7, #4]
 8012df8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8012dfc:	b29b      	uxth	r3, r3
 8012dfe:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8012e00:	68fb      	ldr	r3, [r7, #12]
}
 8012e02:	4618      	mov	r0, r3
 8012e04:	3714      	adds	r7, #20
 8012e06:	46bd      	mov	sp, r7
 8012e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e0c:	4770      	bx	lr

08012e0e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8012e0e:	b480      	push	{r7}
 8012e10:	b08b      	sub	sp, #44	@ 0x2c
 8012e12:	af00      	add	r7, sp, #0
 8012e14:	60f8      	str	r0, [r7, #12]
 8012e16:	60b9      	str	r1, [r7, #8]
 8012e18:	4611      	mov	r1, r2
 8012e1a:	461a      	mov	r2, r3
 8012e1c:	460b      	mov	r3, r1
 8012e1e:	80fb      	strh	r3, [r7, #6]
 8012e20:	4613      	mov	r3, r2
 8012e22:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8012e24:	88bb      	ldrh	r3, [r7, #4]
 8012e26:	3301      	adds	r3, #1
 8012e28:	085b      	lsrs	r3, r3, #1
 8012e2a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8012e2c:	68fb      	ldr	r3, [r7, #12]
 8012e2e:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8012e30:	68bb      	ldr	r3, [r7, #8]
 8012e32:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8012e34:	88fa      	ldrh	r2, [r7, #6]
 8012e36:	697b      	ldr	r3, [r7, #20]
 8012e38:	4413      	add	r3, r2
 8012e3a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012e3e:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8012e40:	69bb      	ldr	r3, [r7, #24]
 8012e42:	627b      	str	r3, [r7, #36]	@ 0x24
 8012e44:	e01b      	b.n	8012e7e <USB_WritePMA+0x70>
  {
    WrVal = pBuf[0];
 8012e46:	69fb      	ldr	r3, [r7, #28]
 8012e48:	781b      	ldrb	r3, [r3, #0]
 8012e4a:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8012e4c:	69fb      	ldr	r3, [r7, #28]
 8012e4e:	3301      	adds	r3, #1
 8012e50:	781b      	ldrb	r3, [r3, #0]
 8012e52:	021b      	lsls	r3, r3, #8
 8012e54:	b21a      	sxth	r2, r3
 8012e56:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8012e5a:	4313      	orrs	r3, r2
 8012e5c:	b21b      	sxth	r3, r3
 8012e5e:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8012e60:	6a3b      	ldr	r3, [r7, #32]
 8012e62:	8a7a      	ldrh	r2, [r7, #18]
 8012e64:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8012e66:	6a3b      	ldr	r3, [r7, #32]
 8012e68:	3302      	adds	r3, #2
 8012e6a:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8012e6c:	69fb      	ldr	r3, [r7, #28]
 8012e6e:	3301      	adds	r3, #1
 8012e70:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8012e72:	69fb      	ldr	r3, [r7, #28]
 8012e74:	3301      	adds	r3, #1
 8012e76:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8012e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012e7a:	3b01      	subs	r3, #1
 8012e7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8012e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012e80:	2b00      	cmp	r3, #0
 8012e82:	d1e0      	bne.n	8012e46 <USB_WritePMA+0x38>
  }
}
 8012e84:	bf00      	nop
 8012e86:	bf00      	nop
 8012e88:	372c      	adds	r7, #44	@ 0x2c
 8012e8a:	46bd      	mov	sp, r7
 8012e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e90:	4770      	bx	lr

08012e92 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8012e92:	b480      	push	{r7}
 8012e94:	b08b      	sub	sp, #44	@ 0x2c
 8012e96:	af00      	add	r7, sp, #0
 8012e98:	60f8      	str	r0, [r7, #12]
 8012e9a:	60b9      	str	r1, [r7, #8]
 8012e9c:	4611      	mov	r1, r2
 8012e9e:	461a      	mov	r2, r3
 8012ea0:	460b      	mov	r3, r1
 8012ea2:	80fb      	strh	r3, [r7, #6]
 8012ea4:	4613      	mov	r3, r2
 8012ea6:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8012ea8:	88bb      	ldrh	r3, [r7, #4]
 8012eaa:	085b      	lsrs	r3, r3, #1
 8012eac:	b29b      	uxth	r3, r3
 8012eae:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8012eb0:	68fb      	ldr	r3, [r7, #12]
 8012eb2:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8012eb4:	68bb      	ldr	r3, [r7, #8]
 8012eb6:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8012eb8:	88fa      	ldrh	r2, [r7, #6]
 8012eba:	697b      	ldr	r3, [r7, #20]
 8012ebc:	4413      	add	r3, r2
 8012ebe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012ec2:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8012ec4:	69bb      	ldr	r3, [r7, #24]
 8012ec6:	627b      	str	r3, [r7, #36]	@ 0x24
 8012ec8:	e018      	b.n	8012efc <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8012eca:	6a3b      	ldr	r3, [r7, #32]
 8012ecc:	881b      	ldrh	r3, [r3, #0]
 8012ece:	b29b      	uxth	r3, r3
 8012ed0:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8012ed2:	6a3b      	ldr	r3, [r7, #32]
 8012ed4:	3302      	adds	r3, #2
 8012ed6:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8012ed8:	693b      	ldr	r3, [r7, #16]
 8012eda:	b2da      	uxtb	r2, r3
 8012edc:	69fb      	ldr	r3, [r7, #28]
 8012ede:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8012ee0:	69fb      	ldr	r3, [r7, #28]
 8012ee2:	3301      	adds	r3, #1
 8012ee4:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8012ee6:	693b      	ldr	r3, [r7, #16]
 8012ee8:	0a1b      	lsrs	r3, r3, #8
 8012eea:	b2da      	uxtb	r2, r3
 8012eec:	69fb      	ldr	r3, [r7, #28]
 8012eee:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8012ef0:	69fb      	ldr	r3, [r7, #28]
 8012ef2:	3301      	adds	r3, #1
 8012ef4:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8012ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ef8:	3b01      	subs	r3, #1
 8012efa:	627b      	str	r3, [r7, #36]	@ 0x24
 8012efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012efe:	2b00      	cmp	r3, #0
 8012f00:	d1e3      	bne.n	8012eca <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8012f02:	88bb      	ldrh	r3, [r7, #4]
 8012f04:	f003 0301 	and.w	r3, r3, #1
 8012f08:	b29b      	uxth	r3, r3
 8012f0a:	2b00      	cmp	r3, #0
 8012f0c:	d007      	beq.n	8012f1e <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8012f0e:	6a3b      	ldr	r3, [r7, #32]
 8012f10:	881b      	ldrh	r3, [r3, #0]
 8012f12:	b29b      	uxth	r3, r3
 8012f14:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8012f16:	693b      	ldr	r3, [r7, #16]
 8012f18:	b2da      	uxtb	r2, r3
 8012f1a:	69fb      	ldr	r3, [r7, #28]
 8012f1c:	701a      	strb	r2, [r3, #0]
  }
}
 8012f1e:	bf00      	nop
 8012f20:	372c      	adds	r7, #44	@ 0x2c
 8012f22:	46bd      	mov	sp, r7
 8012f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f28:	4770      	bx	lr
	...

08012f2c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012f2c:	b580      	push	{r7, lr}
 8012f2e:	b084      	sub	sp, #16
 8012f30:	af00      	add	r7, sp, #0
 8012f32:	6078      	str	r0, [r7, #4]
 8012f34:	460b      	mov	r3, r1
 8012f36:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8012f38:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8012f3c:	f006 f93a 	bl	80191b4 <USBD_static_malloc>
 8012f40:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8012f42:	68fb      	ldr	r3, [r7, #12]
 8012f44:	2b00      	cmp	r3, #0
 8012f46:	d109      	bne.n	8012f5c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8012f48:	687b      	ldr	r3, [r7, #4]
 8012f4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012f4e:	687b      	ldr	r3, [r7, #4]
 8012f50:	32b0      	adds	r2, #176	@ 0xb0
 8012f52:	2100      	movs	r1, #0
 8012f54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8012f58:	2302      	movs	r3, #2
 8012f5a:	e0d4      	b.n	8013106 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8012f5c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8012f60:	2100      	movs	r1, #0
 8012f62:	68f8      	ldr	r0, [r7, #12]
 8012f64:	f008 fb45 	bl	801b5f2 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8012f68:	687b      	ldr	r3, [r7, #4]
 8012f6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012f6e:	687b      	ldr	r3, [r7, #4]
 8012f70:	32b0      	adds	r2, #176	@ 0xb0
 8012f72:	68f9      	ldr	r1, [r7, #12]
 8012f74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8012f78:	687b      	ldr	r3, [r7, #4]
 8012f7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012f7e:	687b      	ldr	r3, [r7, #4]
 8012f80:	32b0      	adds	r2, #176	@ 0xb0
 8012f82:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8012f86:	687b      	ldr	r3, [r7, #4]
 8012f88:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012f8c:	687b      	ldr	r3, [r7, #4]
 8012f8e:	7c1b      	ldrb	r3, [r3, #16]
 8012f90:	2b00      	cmp	r3, #0
 8012f92:	d138      	bne.n	8013006 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8012f94:	4b5e      	ldr	r3, [pc, #376]	@ (8013110 <USBD_CDC_Init+0x1e4>)
 8012f96:	7819      	ldrb	r1, [r3, #0]
 8012f98:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012f9c:	2202      	movs	r2, #2
 8012f9e:	6878      	ldr	r0, [r7, #4]
 8012fa0:	f005 ffaf 	bl	8018f02 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8012fa4:	4b5a      	ldr	r3, [pc, #360]	@ (8013110 <USBD_CDC_Init+0x1e4>)
 8012fa6:	781b      	ldrb	r3, [r3, #0]
 8012fa8:	f003 020f 	and.w	r2, r3, #15
 8012fac:	6879      	ldr	r1, [r7, #4]
 8012fae:	4613      	mov	r3, r2
 8012fb0:	009b      	lsls	r3, r3, #2
 8012fb2:	4413      	add	r3, r2
 8012fb4:	009b      	lsls	r3, r3, #2
 8012fb6:	440b      	add	r3, r1
 8012fb8:	3324      	adds	r3, #36	@ 0x24
 8012fba:	2201      	movs	r2, #1
 8012fbc:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8012fbe:	4b55      	ldr	r3, [pc, #340]	@ (8013114 <USBD_CDC_Init+0x1e8>)
 8012fc0:	7819      	ldrb	r1, [r3, #0]
 8012fc2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012fc6:	2202      	movs	r2, #2
 8012fc8:	6878      	ldr	r0, [r7, #4]
 8012fca:	f005 ff9a 	bl	8018f02 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8012fce:	4b51      	ldr	r3, [pc, #324]	@ (8013114 <USBD_CDC_Init+0x1e8>)
 8012fd0:	781b      	ldrb	r3, [r3, #0]
 8012fd2:	f003 020f 	and.w	r2, r3, #15
 8012fd6:	6879      	ldr	r1, [r7, #4]
 8012fd8:	4613      	mov	r3, r2
 8012fda:	009b      	lsls	r3, r3, #2
 8012fdc:	4413      	add	r3, r2
 8012fde:	009b      	lsls	r3, r3, #2
 8012fe0:	440b      	add	r3, r1
 8012fe2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8012fe6:	2201      	movs	r2, #1
 8012fe8:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8012fea:	4b4b      	ldr	r3, [pc, #300]	@ (8013118 <USBD_CDC_Init+0x1ec>)
 8012fec:	781b      	ldrb	r3, [r3, #0]
 8012fee:	f003 020f 	and.w	r2, r3, #15
 8012ff2:	6879      	ldr	r1, [r7, #4]
 8012ff4:	4613      	mov	r3, r2
 8012ff6:	009b      	lsls	r3, r3, #2
 8012ff8:	4413      	add	r3, r2
 8012ffa:	009b      	lsls	r3, r3, #2
 8012ffc:	440b      	add	r3, r1
 8012ffe:	3326      	adds	r3, #38	@ 0x26
 8013000:	2210      	movs	r2, #16
 8013002:	801a      	strh	r2, [r3, #0]
 8013004:	e035      	b.n	8013072 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8013006:	4b42      	ldr	r3, [pc, #264]	@ (8013110 <USBD_CDC_Init+0x1e4>)
 8013008:	7819      	ldrb	r1, [r3, #0]
 801300a:	2340      	movs	r3, #64	@ 0x40
 801300c:	2202      	movs	r2, #2
 801300e:	6878      	ldr	r0, [r7, #4]
 8013010:	f005 ff77 	bl	8018f02 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8013014:	4b3e      	ldr	r3, [pc, #248]	@ (8013110 <USBD_CDC_Init+0x1e4>)
 8013016:	781b      	ldrb	r3, [r3, #0]
 8013018:	f003 020f 	and.w	r2, r3, #15
 801301c:	6879      	ldr	r1, [r7, #4]
 801301e:	4613      	mov	r3, r2
 8013020:	009b      	lsls	r3, r3, #2
 8013022:	4413      	add	r3, r2
 8013024:	009b      	lsls	r3, r3, #2
 8013026:	440b      	add	r3, r1
 8013028:	3324      	adds	r3, #36	@ 0x24
 801302a:	2201      	movs	r2, #1
 801302c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 801302e:	4b39      	ldr	r3, [pc, #228]	@ (8013114 <USBD_CDC_Init+0x1e8>)
 8013030:	7819      	ldrb	r1, [r3, #0]
 8013032:	2340      	movs	r3, #64	@ 0x40
 8013034:	2202      	movs	r2, #2
 8013036:	6878      	ldr	r0, [r7, #4]
 8013038:	f005 ff63 	bl	8018f02 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 801303c:	4b35      	ldr	r3, [pc, #212]	@ (8013114 <USBD_CDC_Init+0x1e8>)
 801303e:	781b      	ldrb	r3, [r3, #0]
 8013040:	f003 020f 	and.w	r2, r3, #15
 8013044:	6879      	ldr	r1, [r7, #4]
 8013046:	4613      	mov	r3, r2
 8013048:	009b      	lsls	r3, r3, #2
 801304a:	4413      	add	r3, r2
 801304c:	009b      	lsls	r3, r3, #2
 801304e:	440b      	add	r3, r1
 8013050:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8013054:	2201      	movs	r2, #1
 8013056:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8013058:	4b2f      	ldr	r3, [pc, #188]	@ (8013118 <USBD_CDC_Init+0x1ec>)
 801305a:	781b      	ldrb	r3, [r3, #0]
 801305c:	f003 020f 	and.w	r2, r3, #15
 8013060:	6879      	ldr	r1, [r7, #4]
 8013062:	4613      	mov	r3, r2
 8013064:	009b      	lsls	r3, r3, #2
 8013066:	4413      	add	r3, r2
 8013068:	009b      	lsls	r3, r3, #2
 801306a:	440b      	add	r3, r1
 801306c:	3326      	adds	r3, #38	@ 0x26
 801306e:	2210      	movs	r2, #16
 8013070:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8013072:	4b29      	ldr	r3, [pc, #164]	@ (8013118 <USBD_CDC_Init+0x1ec>)
 8013074:	7819      	ldrb	r1, [r3, #0]
 8013076:	2308      	movs	r3, #8
 8013078:	2203      	movs	r2, #3
 801307a:	6878      	ldr	r0, [r7, #4]
 801307c:	f005 ff41 	bl	8018f02 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8013080:	4b25      	ldr	r3, [pc, #148]	@ (8013118 <USBD_CDC_Init+0x1ec>)
 8013082:	781b      	ldrb	r3, [r3, #0]
 8013084:	f003 020f 	and.w	r2, r3, #15
 8013088:	6879      	ldr	r1, [r7, #4]
 801308a:	4613      	mov	r3, r2
 801308c:	009b      	lsls	r3, r3, #2
 801308e:	4413      	add	r3, r2
 8013090:	009b      	lsls	r3, r3, #2
 8013092:	440b      	add	r3, r1
 8013094:	3324      	adds	r3, #36	@ 0x24
 8013096:	2201      	movs	r2, #1
 8013098:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 801309a:	68fb      	ldr	r3, [r7, #12]
 801309c:	2200      	movs	r2, #0
 801309e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80130a2:	687b      	ldr	r3, [r7, #4]
 80130a4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80130a8:	687a      	ldr	r2, [r7, #4]
 80130aa:	33b0      	adds	r3, #176	@ 0xb0
 80130ac:	009b      	lsls	r3, r3, #2
 80130ae:	4413      	add	r3, r2
 80130b0:	685b      	ldr	r3, [r3, #4]
 80130b2:	681b      	ldr	r3, [r3, #0]
 80130b4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80130b6:	68fb      	ldr	r3, [r7, #12]
 80130b8:	2200      	movs	r2, #0
 80130ba:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80130be:	68fb      	ldr	r3, [r7, #12]
 80130c0:	2200      	movs	r2, #0
 80130c2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80130c6:	68fb      	ldr	r3, [r7, #12]
 80130c8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80130cc:	2b00      	cmp	r3, #0
 80130ce:	d101      	bne.n	80130d4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80130d0:	2302      	movs	r3, #2
 80130d2:	e018      	b.n	8013106 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80130d4:	687b      	ldr	r3, [r7, #4]
 80130d6:	7c1b      	ldrb	r3, [r3, #16]
 80130d8:	2b00      	cmp	r3, #0
 80130da:	d10a      	bne.n	80130f2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80130dc:	4b0d      	ldr	r3, [pc, #52]	@ (8013114 <USBD_CDC_Init+0x1e8>)
 80130de:	7819      	ldrb	r1, [r3, #0]
 80130e0:	68fb      	ldr	r3, [r7, #12]
 80130e2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80130e6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80130ea:	6878      	ldr	r0, [r7, #4]
 80130ec:	f005 fff8 	bl	80190e0 <USBD_LL_PrepareReceive>
 80130f0:	e008      	b.n	8013104 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80130f2:	4b08      	ldr	r3, [pc, #32]	@ (8013114 <USBD_CDC_Init+0x1e8>)
 80130f4:	7819      	ldrb	r1, [r3, #0]
 80130f6:	68fb      	ldr	r3, [r7, #12]
 80130f8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80130fc:	2340      	movs	r3, #64	@ 0x40
 80130fe:	6878      	ldr	r0, [r7, #4]
 8013100:	f005 ffee 	bl	80190e0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8013104:	2300      	movs	r3, #0
}
 8013106:	4618      	mov	r0, r3
 8013108:	3710      	adds	r7, #16
 801310a:	46bd      	mov	sp, r7
 801310c:	bd80      	pop	{r7, pc}
 801310e:	bf00      	nop
 8013110:	200000bf 	.word	0x200000bf
 8013114:	200000c0 	.word	0x200000c0
 8013118:	200000c1 	.word	0x200000c1

0801311c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801311c:	b580      	push	{r7, lr}
 801311e:	b082      	sub	sp, #8
 8013120:	af00      	add	r7, sp, #0
 8013122:	6078      	str	r0, [r7, #4]
 8013124:	460b      	mov	r3, r1
 8013126:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8013128:	4b3a      	ldr	r3, [pc, #232]	@ (8013214 <USBD_CDC_DeInit+0xf8>)
 801312a:	781b      	ldrb	r3, [r3, #0]
 801312c:	4619      	mov	r1, r3
 801312e:	6878      	ldr	r0, [r7, #4]
 8013130:	f005 ff0d 	bl	8018f4e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8013134:	4b37      	ldr	r3, [pc, #220]	@ (8013214 <USBD_CDC_DeInit+0xf8>)
 8013136:	781b      	ldrb	r3, [r3, #0]
 8013138:	f003 020f 	and.w	r2, r3, #15
 801313c:	6879      	ldr	r1, [r7, #4]
 801313e:	4613      	mov	r3, r2
 8013140:	009b      	lsls	r3, r3, #2
 8013142:	4413      	add	r3, r2
 8013144:	009b      	lsls	r3, r3, #2
 8013146:	440b      	add	r3, r1
 8013148:	3324      	adds	r3, #36	@ 0x24
 801314a:	2200      	movs	r2, #0
 801314c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 801314e:	4b32      	ldr	r3, [pc, #200]	@ (8013218 <USBD_CDC_DeInit+0xfc>)
 8013150:	781b      	ldrb	r3, [r3, #0]
 8013152:	4619      	mov	r1, r3
 8013154:	6878      	ldr	r0, [r7, #4]
 8013156:	f005 fefa 	bl	8018f4e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 801315a:	4b2f      	ldr	r3, [pc, #188]	@ (8013218 <USBD_CDC_DeInit+0xfc>)
 801315c:	781b      	ldrb	r3, [r3, #0]
 801315e:	f003 020f 	and.w	r2, r3, #15
 8013162:	6879      	ldr	r1, [r7, #4]
 8013164:	4613      	mov	r3, r2
 8013166:	009b      	lsls	r3, r3, #2
 8013168:	4413      	add	r3, r2
 801316a:	009b      	lsls	r3, r3, #2
 801316c:	440b      	add	r3, r1
 801316e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8013172:	2200      	movs	r2, #0
 8013174:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8013176:	4b29      	ldr	r3, [pc, #164]	@ (801321c <USBD_CDC_DeInit+0x100>)
 8013178:	781b      	ldrb	r3, [r3, #0]
 801317a:	4619      	mov	r1, r3
 801317c:	6878      	ldr	r0, [r7, #4]
 801317e:	f005 fee6 	bl	8018f4e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8013182:	4b26      	ldr	r3, [pc, #152]	@ (801321c <USBD_CDC_DeInit+0x100>)
 8013184:	781b      	ldrb	r3, [r3, #0]
 8013186:	f003 020f 	and.w	r2, r3, #15
 801318a:	6879      	ldr	r1, [r7, #4]
 801318c:	4613      	mov	r3, r2
 801318e:	009b      	lsls	r3, r3, #2
 8013190:	4413      	add	r3, r2
 8013192:	009b      	lsls	r3, r3, #2
 8013194:	440b      	add	r3, r1
 8013196:	3324      	adds	r3, #36	@ 0x24
 8013198:	2200      	movs	r2, #0
 801319a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 801319c:	4b1f      	ldr	r3, [pc, #124]	@ (801321c <USBD_CDC_DeInit+0x100>)
 801319e:	781b      	ldrb	r3, [r3, #0]
 80131a0:	f003 020f 	and.w	r2, r3, #15
 80131a4:	6879      	ldr	r1, [r7, #4]
 80131a6:	4613      	mov	r3, r2
 80131a8:	009b      	lsls	r3, r3, #2
 80131aa:	4413      	add	r3, r2
 80131ac:	009b      	lsls	r3, r3, #2
 80131ae:	440b      	add	r3, r1
 80131b0:	3326      	adds	r3, #38	@ 0x26
 80131b2:	2200      	movs	r2, #0
 80131b4:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80131b6:	687b      	ldr	r3, [r7, #4]
 80131b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80131bc:	687b      	ldr	r3, [r7, #4]
 80131be:	32b0      	adds	r2, #176	@ 0xb0
 80131c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80131c4:	2b00      	cmp	r3, #0
 80131c6:	d01f      	beq.n	8013208 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80131c8:	687b      	ldr	r3, [r7, #4]
 80131ca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80131ce:	687a      	ldr	r2, [r7, #4]
 80131d0:	33b0      	adds	r3, #176	@ 0xb0
 80131d2:	009b      	lsls	r3, r3, #2
 80131d4:	4413      	add	r3, r2
 80131d6:	685b      	ldr	r3, [r3, #4]
 80131d8:	685b      	ldr	r3, [r3, #4]
 80131da:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80131dc:	687b      	ldr	r3, [r7, #4]
 80131de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80131e2:	687b      	ldr	r3, [r7, #4]
 80131e4:	32b0      	adds	r2, #176	@ 0xb0
 80131e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80131ea:	4618      	mov	r0, r3
 80131ec:	f005 fff0 	bl	80191d0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80131f0:	687b      	ldr	r3, [r7, #4]
 80131f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80131f6:	687b      	ldr	r3, [r7, #4]
 80131f8:	32b0      	adds	r2, #176	@ 0xb0
 80131fa:	2100      	movs	r1, #0
 80131fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8013200:	687b      	ldr	r3, [r7, #4]
 8013202:	2200      	movs	r2, #0
 8013204:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8013208:	2300      	movs	r3, #0
}
 801320a:	4618      	mov	r0, r3
 801320c:	3708      	adds	r7, #8
 801320e:	46bd      	mov	sp, r7
 8013210:	bd80      	pop	{r7, pc}
 8013212:	bf00      	nop
 8013214:	200000bf 	.word	0x200000bf
 8013218:	200000c0 	.word	0x200000c0
 801321c:	200000c1 	.word	0x200000c1

08013220 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8013220:	b580      	push	{r7, lr}
 8013222:	b086      	sub	sp, #24
 8013224:	af00      	add	r7, sp, #0
 8013226:	6078      	str	r0, [r7, #4]
 8013228:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801322a:	687b      	ldr	r3, [r7, #4]
 801322c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013230:	687b      	ldr	r3, [r7, #4]
 8013232:	32b0      	adds	r2, #176	@ 0xb0
 8013234:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013238:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 801323a:	2300      	movs	r3, #0
 801323c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 801323e:	2300      	movs	r3, #0
 8013240:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8013242:	2300      	movs	r3, #0
 8013244:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8013246:	693b      	ldr	r3, [r7, #16]
 8013248:	2b00      	cmp	r3, #0
 801324a:	d101      	bne.n	8013250 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 801324c:	2303      	movs	r3, #3
 801324e:	e0bf      	b.n	80133d0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013250:	683b      	ldr	r3, [r7, #0]
 8013252:	781b      	ldrb	r3, [r3, #0]
 8013254:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013258:	2b00      	cmp	r3, #0
 801325a:	d050      	beq.n	80132fe <USBD_CDC_Setup+0xde>
 801325c:	2b20      	cmp	r3, #32
 801325e:	f040 80af 	bne.w	80133c0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8013262:	683b      	ldr	r3, [r7, #0]
 8013264:	88db      	ldrh	r3, [r3, #6]
 8013266:	2b00      	cmp	r3, #0
 8013268:	d03a      	beq.n	80132e0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 801326a:	683b      	ldr	r3, [r7, #0]
 801326c:	781b      	ldrb	r3, [r3, #0]
 801326e:	b25b      	sxtb	r3, r3
 8013270:	2b00      	cmp	r3, #0
 8013272:	da1b      	bge.n	80132ac <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8013274:	687b      	ldr	r3, [r7, #4]
 8013276:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801327a:	687a      	ldr	r2, [r7, #4]
 801327c:	33b0      	adds	r3, #176	@ 0xb0
 801327e:	009b      	lsls	r3, r3, #2
 8013280:	4413      	add	r3, r2
 8013282:	685b      	ldr	r3, [r3, #4]
 8013284:	689b      	ldr	r3, [r3, #8]
 8013286:	683a      	ldr	r2, [r7, #0]
 8013288:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 801328a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 801328c:	683a      	ldr	r2, [r7, #0]
 801328e:	88d2      	ldrh	r2, [r2, #6]
 8013290:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8013292:	683b      	ldr	r3, [r7, #0]
 8013294:	88db      	ldrh	r3, [r3, #6]
 8013296:	2b07      	cmp	r3, #7
 8013298:	bf28      	it	cs
 801329a:	2307      	movcs	r3, #7
 801329c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 801329e:	693b      	ldr	r3, [r7, #16]
 80132a0:	89fa      	ldrh	r2, [r7, #14]
 80132a2:	4619      	mov	r1, r3
 80132a4:	6878      	ldr	r0, [r7, #4]
 80132a6:	f001 fd2b 	bl	8014d00 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80132aa:	e090      	b.n	80133ce <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80132ac:	683b      	ldr	r3, [r7, #0]
 80132ae:	785a      	ldrb	r2, [r3, #1]
 80132b0:	693b      	ldr	r3, [r7, #16]
 80132b2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80132b6:	683b      	ldr	r3, [r7, #0]
 80132b8:	88db      	ldrh	r3, [r3, #6]
 80132ba:	2b3f      	cmp	r3, #63	@ 0x3f
 80132bc:	d803      	bhi.n	80132c6 <USBD_CDC_Setup+0xa6>
 80132be:	683b      	ldr	r3, [r7, #0]
 80132c0:	88db      	ldrh	r3, [r3, #6]
 80132c2:	b2da      	uxtb	r2, r3
 80132c4:	e000      	b.n	80132c8 <USBD_CDC_Setup+0xa8>
 80132c6:	2240      	movs	r2, #64	@ 0x40
 80132c8:	693b      	ldr	r3, [r7, #16]
 80132ca:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80132ce:	6939      	ldr	r1, [r7, #16]
 80132d0:	693b      	ldr	r3, [r7, #16]
 80132d2:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80132d6:	461a      	mov	r2, r3
 80132d8:	6878      	ldr	r0, [r7, #4]
 80132da:	f001 fd3d 	bl	8014d58 <USBD_CtlPrepareRx>
      break;
 80132de:	e076      	b.n	80133ce <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80132e0:	687b      	ldr	r3, [r7, #4]
 80132e2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80132e6:	687a      	ldr	r2, [r7, #4]
 80132e8:	33b0      	adds	r3, #176	@ 0xb0
 80132ea:	009b      	lsls	r3, r3, #2
 80132ec:	4413      	add	r3, r2
 80132ee:	685b      	ldr	r3, [r3, #4]
 80132f0:	689b      	ldr	r3, [r3, #8]
 80132f2:	683a      	ldr	r2, [r7, #0]
 80132f4:	7850      	ldrb	r0, [r2, #1]
 80132f6:	2200      	movs	r2, #0
 80132f8:	6839      	ldr	r1, [r7, #0]
 80132fa:	4798      	blx	r3
      break;
 80132fc:	e067      	b.n	80133ce <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80132fe:	683b      	ldr	r3, [r7, #0]
 8013300:	785b      	ldrb	r3, [r3, #1]
 8013302:	2b0b      	cmp	r3, #11
 8013304:	d851      	bhi.n	80133aa <USBD_CDC_Setup+0x18a>
 8013306:	a201      	add	r2, pc, #4	@ (adr r2, 801330c <USBD_CDC_Setup+0xec>)
 8013308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801330c:	0801333d 	.word	0x0801333d
 8013310:	080133b9 	.word	0x080133b9
 8013314:	080133ab 	.word	0x080133ab
 8013318:	080133ab 	.word	0x080133ab
 801331c:	080133ab 	.word	0x080133ab
 8013320:	080133ab 	.word	0x080133ab
 8013324:	080133ab 	.word	0x080133ab
 8013328:	080133ab 	.word	0x080133ab
 801332c:	080133ab 	.word	0x080133ab
 8013330:	080133ab 	.word	0x080133ab
 8013334:	08013367 	.word	0x08013367
 8013338:	08013391 	.word	0x08013391
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801333c:	687b      	ldr	r3, [r7, #4]
 801333e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013342:	b2db      	uxtb	r3, r3
 8013344:	2b03      	cmp	r3, #3
 8013346:	d107      	bne.n	8013358 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8013348:	f107 030a 	add.w	r3, r7, #10
 801334c:	2202      	movs	r2, #2
 801334e:	4619      	mov	r1, r3
 8013350:	6878      	ldr	r0, [r7, #4]
 8013352:	f001 fcd5 	bl	8014d00 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8013356:	e032      	b.n	80133be <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8013358:	6839      	ldr	r1, [r7, #0]
 801335a:	6878      	ldr	r0, [r7, #4]
 801335c:	f001 fc53 	bl	8014c06 <USBD_CtlError>
            ret = USBD_FAIL;
 8013360:	2303      	movs	r3, #3
 8013362:	75fb      	strb	r3, [r7, #23]
          break;
 8013364:	e02b      	b.n	80133be <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013366:	687b      	ldr	r3, [r7, #4]
 8013368:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801336c:	b2db      	uxtb	r3, r3
 801336e:	2b03      	cmp	r3, #3
 8013370:	d107      	bne.n	8013382 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8013372:	f107 030d 	add.w	r3, r7, #13
 8013376:	2201      	movs	r2, #1
 8013378:	4619      	mov	r1, r3
 801337a:	6878      	ldr	r0, [r7, #4]
 801337c:	f001 fcc0 	bl	8014d00 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8013380:	e01d      	b.n	80133be <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8013382:	6839      	ldr	r1, [r7, #0]
 8013384:	6878      	ldr	r0, [r7, #4]
 8013386:	f001 fc3e 	bl	8014c06 <USBD_CtlError>
            ret = USBD_FAIL;
 801338a:	2303      	movs	r3, #3
 801338c:	75fb      	strb	r3, [r7, #23]
          break;
 801338e:	e016      	b.n	80133be <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8013390:	687b      	ldr	r3, [r7, #4]
 8013392:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013396:	b2db      	uxtb	r3, r3
 8013398:	2b03      	cmp	r3, #3
 801339a:	d00f      	beq.n	80133bc <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 801339c:	6839      	ldr	r1, [r7, #0]
 801339e:	6878      	ldr	r0, [r7, #4]
 80133a0:	f001 fc31 	bl	8014c06 <USBD_CtlError>
            ret = USBD_FAIL;
 80133a4:	2303      	movs	r3, #3
 80133a6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80133a8:	e008      	b.n	80133bc <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80133aa:	6839      	ldr	r1, [r7, #0]
 80133ac:	6878      	ldr	r0, [r7, #4]
 80133ae:	f001 fc2a 	bl	8014c06 <USBD_CtlError>
          ret = USBD_FAIL;
 80133b2:	2303      	movs	r3, #3
 80133b4:	75fb      	strb	r3, [r7, #23]
          break;
 80133b6:	e002      	b.n	80133be <USBD_CDC_Setup+0x19e>
          break;
 80133b8:	bf00      	nop
 80133ba:	e008      	b.n	80133ce <USBD_CDC_Setup+0x1ae>
          break;
 80133bc:	bf00      	nop
      }
      break;
 80133be:	e006      	b.n	80133ce <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80133c0:	6839      	ldr	r1, [r7, #0]
 80133c2:	6878      	ldr	r0, [r7, #4]
 80133c4:	f001 fc1f 	bl	8014c06 <USBD_CtlError>
      ret = USBD_FAIL;
 80133c8:	2303      	movs	r3, #3
 80133ca:	75fb      	strb	r3, [r7, #23]
      break;
 80133cc:	bf00      	nop
  }

  return (uint8_t)ret;
 80133ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80133d0:	4618      	mov	r0, r3
 80133d2:	3718      	adds	r7, #24
 80133d4:	46bd      	mov	sp, r7
 80133d6:	bd80      	pop	{r7, pc}

080133d8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80133d8:	b580      	push	{r7, lr}
 80133da:	b084      	sub	sp, #16
 80133dc:	af00      	add	r7, sp, #0
 80133de:	6078      	str	r0, [r7, #4]
 80133e0:	460b      	mov	r3, r1
 80133e2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80133e4:	687b      	ldr	r3, [r7, #4]
 80133e6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80133ea:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80133ec:	687b      	ldr	r3, [r7, #4]
 80133ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80133f2:	687b      	ldr	r3, [r7, #4]
 80133f4:	32b0      	adds	r2, #176	@ 0xb0
 80133f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80133fa:	2b00      	cmp	r3, #0
 80133fc:	d101      	bne.n	8013402 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80133fe:	2303      	movs	r3, #3
 8013400:	e065      	b.n	80134ce <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8013402:	687b      	ldr	r3, [r7, #4]
 8013404:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013408:	687b      	ldr	r3, [r7, #4]
 801340a:	32b0      	adds	r2, #176	@ 0xb0
 801340c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013410:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8013412:	78fb      	ldrb	r3, [r7, #3]
 8013414:	f003 020f 	and.w	r2, r3, #15
 8013418:	6879      	ldr	r1, [r7, #4]
 801341a:	4613      	mov	r3, r2
 801341c:	009b      	lsls	r3, r3, #2
 801341e:	4413      	add	r3, r2
 8013420:	009b      	lsls	r3, r3, #2
 8013422:	440b      	add	r3, r1
 8013424:	3318      	adds	r3, #24
 8013426:	681b      	ldr	r3, [r3, #0]
 8013428:	2b00      	cmp	r3, #0
 801342a:	d02f      	beq.n	801348c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 801342c:	78fb      	ldrb	r3, [r7, #3]
 801342e:	f003 020f 	and.w	r2, r3, #15
 8013432:	6879      	ldr	r1, [r7, #4]
 8013434:	4613      	mov	r3, r2
 8013436:	009b      	lsls	r3, r3, #2
 8013438:	4413      	add	r3, r2
 801343a:	009b      	lsls	r3, r3, #2
 801343c:	440b      	add	r3, r1
 801343e:	3318      	adds	r3, #24
 8013440:	681a      	ldr	r2, [r3, #0]
 8013442:	78fb      	ldrb	r3, [r7, #3]
 8013444:	f003 010f 	and.w	r1, r3, #15
 8013448:	68f8      	ldr	r0, [r7, #12]
 801344a:	460b      	mov	r3, r1
 801344c:	009b      	lsls	r3, r3, #2
 801344e:	440b      	add	r3, r1
 8013450:	00db      	lsls	r3, r3, #3
 8013452:	4403      	add	r3, r0
 8013454:	3320      	adds	r3, #32
 8013456:	681b      	ldr	r3, [r3, #0]
 8013458:	fbb2 f1f3 	udiv	r1, r2, r3
 801345c:	fb01 f303 	mul.w	r3, r1, r3
 8013460:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8013462:	2b00      	cmp	r3, #0
 8013464:	d112      	bne.n	801348c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8013466:	78fb      	ldrb	r3, [r7, #3]
 8013468:	f003 020f 	and.w	r2, r3, #15
 801346c:	6879      	ldr	r1, [r7, #4]
 801346e:	4613      	mov	r3, r2
 8013470:	009b      	lsls	r3, r3, #2
 8013472:	4413      	add	r3, r2
 8013474:	009b      	lsls	r3, r3, #2
 8013476:	440b      	add	r3, r1
 8013478:	3318      	adds	r3, #24
 801347a:	2200      	movs	r2, #0
 801347c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 801347e:	78f9      	ldrb	r1, [r7, #3]
 8013480:	2300      	movs	r3, #0
 8013482:	2200      	movs	r2, #0
 8013484:	6878      	ldr	r0, [r7, #4]
 8013486:	f005 fe0a 	bl	801909e <USBD_LL_Transmit>
 801348a:	e01f      	b.n	80134cc <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 801348c:	68bb      	ldr	r3, [r7, #8]
 801348e:	2200      	movs	r2, #0
 8013490:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8013494:	687b      	ldr	r3, [r7, #4]
 8013496:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801349a:	687a      	ldr	r2, [r7, #4]
 801349c:	33b0      	adds	r3, #176	@ 0xb0
 801349e:	009b      	lsls	r3, r3, #2
 80134a0:	4413      	add	r3, r2
 80134a2:	685b      	ldr	r3, [r3, #4]
 80134a4:	691b      	ldr	r3, [r3, #16]
 80134a6:	2b00      	cmp	r3, #0
 80134a8:	d010      	beq.n	80134cc <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80134aa:	687b      	ldr	r3, [r7, #4]
 80134ac:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80134b0:	687a      	ldr	r2, [r7, #4]
 80134b2:	33b0      	adds	r3, #176	@ 0xb0
 80134b4:	009b      	lsls	r3, r3, #2
 80134b6:	4413      	add	r3, r2
 80134b8:	685b      	ldr	r3, [r3, #4]
 80134ba:	691b      	ldr	r3, [r3, #16]
 80134bc:	68ba      	ldr	r2, [r7, #8]
 80134be:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80134c2:	68ba      	ldr	r2, [r7, #8]
 80134c4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80134c8:	78fa      	ldrb	r2, [r7, #3]
 80134ca:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80134cc:	2300      	movs	r3, #0
}
 80134ce:	4618      	mov	r0, r3
 80134d0:	3710      	adds	r7, #16
 80134d2:	46bd      	mov	sp, r7
 80134d4:	bd80      	pop	{r7, pc}

080134d6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80134d6:	b580      	push	{r7, lr}
 80134d8:	b084      	sub	sp, #16
 80134da:	af00      	add	r7, sp, #0
 80134dc:	6078      	str	r0, [r7, #4]
 80134de:	460b      	mov	r3, r1
 80134e0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80134e2:	687b      	ldr	r3, [r7, #4]
 80134e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80134e8:	687b      	ldr	r3, [r7, #4]
 80134ea:	32b0      	adds	r2, #176	@ 0xb0
 80134ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80134f0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80134f2:	687b      	ldr	r3, [r7, #4]
 80134f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80134f8:	687b      	ldr	r3, [r7, #4]
 80134fa:	32b0      	adds	r2, #176	@ 0xb0
 80134fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013500:	2b00      	cmp	r3, #0
 8013502:	d101      	bne.n	8013508 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8013504:	2303      	movs	r3, #3
 8013506:	e01a      	b.n	801353e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8013508:	78fb      	ldrb	r3, [r7, #3]
 801350a:	4619      	mov	r1, r3
 801350c:	6878      	ldr	r0, [r7, #4]
 801350e:	f005 fe08 	bl	8019122 <USBD_LL_GetRxDataSize>
 8013512:	4602      	mov	r2, r0
 8013514:	68fb      	ldr	r3, [r7, #12]
 8013516:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 801351a:	687b      	ldr	r3, [r7, #4]
 801351c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8013520:	687a      	ldr	r2, [r7, #4]
 8013522:	33b0      	adds	r3, #176	@ 0xb0
 8013524:	009b      	lsls	r3, r3, #2
 8013526:	4413      	add	r3, r2
 8013528:	685b      	ldr	r3, [r3, #4]
 801352a:	68db      	ldr	r3, [r3, #12]
 801352c:	68fa      	ldr	r2, [r7, #12]
 801352e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8013532:	68fa      	ldr	r2, [r7, #12]
 8013534:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8013538:	4611      	mov	r1, r2
 801353a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 801353c:	2300      	movs	r3, #0
}
 801353e:	4618      	mov	r0, r3
 8013540:	3710      	adds	r7, #16
 8013542:	46bd      	mov	sp, r7
 8013544:	bd80      	pop	{r7, pc}

08013546 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8013546:	b580      	push	{r7, lr}
 8013548:	b084      	sub	sp, #16
 801354a:	af00      	add	r7, sp, #0
 801354c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801354e:	687b      	ldr	r3, [r7, #4]
 8013550:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013554:	687b      	ldr	r3, [r7, #4]
 8013556:	32b0      	adds	r2, #176	@ 0xb0
 8013558:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801355c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801355e:	68fb      	ldr	r3, [r7, #12]
 8013560:	2b00      	cmp	r3, #0
 8013562:	d101      	bne.n	8013568 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8013564:	2303      	movs	r3, #3
 8013566:	e024      	b.n	80135b2 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8013568:	687b      	ldr	r3, [r7, #4]
 801356a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801356e:	687a      	ldr	r2, [r7, #4]
 8013570:	33b0      	adds	r3, #176	@ 0xb0
 8013572:	009b      	lsls	r3, r3, #2
 8013574:	4413      	add	r3, r2
 8013576:	685b      	ldr	r3, [r3, #4]
 8013578:	2b00      	cmp	r3, #0
 801357a:	d019      	beq.n	80135b0 <USBD_CDC_EP0_RxReady+0x6a>
 801357c:	68fb      	ldr	r3, [r7, #12]
 801357e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8013582:	2bff      	cmp	r3, #255	@ 0xff
 8013584:	d014      	beq.n	80135b0 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8013586:	687b      	ldr	r3, [r7, #4]
 8013588:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801358c:	687a      	ldr	r2, [r7, #4]
 801358e:	33b0      	adds	r3, #176	@ 0xb0
 8013590:	009b      	lsls	r3, r3, #2
 8013592:	4413      	add	r3, r2
 8013594:	685b      	ldr	r3, [r3, #4]
 8013596:	689b      	ldr	r3, [r3, #8]
 8013598:	68fa      	ldr	r2, [r7, #12]
 801359a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 801359e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80135a0:	68fa      	ldr	r2, [r7, #12]
 80135a2:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80135a6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80135a8:	68fb      	ldr	r3, [r7, #12]
 80135aa:	22ff      	movs	r2, #255	@ 0xff
 80135ac:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80135b0:	2300      	movs	r3, #0
}
 80135b2:	4618      	mov	r0, r3
 80135b4:	3710      	adds	r7, #16
 80135b6:	46bd      	mov	sp, r7
 80135b8:	bd80      	pop	{r7, pc}
	...

080135bc <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80135bc:	b580      	push	{r7, lr}
 80135be:	b086      	sub	sp, #24
 80135c0:	af00      	add	r7, sp, #0
 80135c2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80135c4:	2182      	movs	r1, #130	@ 0x82
 80135c6:	4818      	ldr	r0, [pc, #96]	@ (8013628 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80135c8:	f000 fcbd 	bl	8013f46 <USBD_GetEpDesc>
 80135cc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80135ce:	2101      	movs	r1, #1
 80135d0:	4815      	ldr	r0, [pc, #84]	@ (8013628 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80135d2:	f000 fcb8 	bl	8013f46 <USBD_GetEpDesc>
 80135d6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80135d8:	2181      	movs	r1, #129	@ 0x81
 80135da:	4813      	ldr	r0, [pc, #76]	@ (8013628 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80135dc:	f000 fcb3 	bl	8013f46 <USBD_GetEpDesc>
 80135e0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80135e2:	697b      	ldr	r3, [r7, #20]
 80135e4:	2b00      	cmp	r3, #0
 80135e6:	d002      	beq.n	80135ee <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80135e8:	697b      	ldr	r3, [r7, #20]
 80135ea:	2210      	movs	r2, #16
 80135ec:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80135ee:	693b      	ldr	r3, [r7, #16]
 80135f0:	2b00      	cmp	r3, #0
 80135f2:	d006      	beq.n	8013602 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80135f4:	693b      	ldr	r3, [r7, #16]
 80135f6:	2200      	movs	r2, #0
 80135f8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80135fc:	711a      	strb	r2, [r3, #4]
 80135fe:	2200      	movs	r2, #0
 8013600:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8013602:	68fb      	ldr	r3, [r7, #12]
 8013604:	2b00      	cmp	r3, #0
 8013606:	d006      	beq.n	8013616 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8013608:	68fb      	ldr	r3, [r7, #12]
 801360a:	2200      	movs	r2, #0
 801360c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8013610:	711a      	strb	r2, [r3, #4]
 8013612:	2200      	movs	r2, #0
 8013614:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8013616:	687b      	ldr	r3, [r7, #4]
 8013618:	2243      	movs	r2, #67	@ 0x43
 801361a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 801361c:	4b02      	ldr	r3, [pc, #8]	@ (8013628 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 801361e:	4618      	mov	r0, r3
 8013620:	3718      	adds	r7, #24
 8013622:	46bd      	mov	sp, r7
 8013624:	bd80      	pop	{r7, pc}
 8013626:	bf00      	nop
 8013628:	2000007c 	.word	0x2000007c

0801362c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 801362c:	b580      	push	{r7, lr}
 801362e:	b086      	sub	sp, #24
 8013630:	af00      	add	r7, sp, #0
 8013632:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8013634:	2182      	movs	r1, #130	@ 0x82
 8013636:	4818      	ldr	r0, [pc, #96]	@ (8013698 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8013638:	f000 fc85 	bl	8013f46 <USBD_GetEpDesc>
 801363c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801363e:	2101      	movs	r1, #1
 8013640:	4815      	ldr	r0, [pc, #84]	@ (8013698 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8013642:	f000 fc80 	bl	8013f46 <USBD_GetEpDesc>
 8013646:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8013648:	2181      	movs	r1, #129	@ 0x81
 801364a:	4813      	ldr	r0, [pc, #76]	@ (8013698 <USBD_CDC_GetHSCfgDesc+0x6c>)
 801364c:	f000 fc7b 	bl	8013f46 <USBD_GetEpDesc>
 8013650:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8013652:	697b      	ldr	r3, [r7, #20]
 8013654:	2b00      	cmp	r3, #0
 8013656:	d002      	beq.n	801365e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8013658:	697b      	ldr	r3, [r7, #20]
 801365a:	2210      	movs	r2, #16
 801365c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801365e:	693b      	ldr	r3, [r7, #16]
 8013660:	2b00      	cmp	r3, #0
 8013662:	d006      	beq.n	8013672 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8013664:	693b      	ldr	r3, [r7, #16]
 8013666:	2200      	movs	r2, #0
 8013668:	711a      	strb	r2, [r3, #4]
 801366a:	2200      	movs	r2, #0
 801366c:	f042 0202 	orr.w	r2, r2, #2
 8013670:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8013672:	68fb      	ldr	r3, [r7, #12]
 8013674:	2b00      	cmp	r3, #0
 8013676:	d006      	beq.n	8013686 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8013678:	68fb      	ldr	r3, [r7, #12]
 801367a:	2200      	movs	r2, #0
 801367c:	711a      	strb	r2, [r3, #4]
 801367e:	2200      	movs	r2, #0
 8013680:	f042 0202 	orr.w	r2, r2, #2
 8013684:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8013686:	687b      	ldr	r3, [r7, #4]
 8013688:	2243      	movs	r2, #67	@ 0x43
 801368a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 801368c:	4b02      	ldr	r3, [pc, #8]	@ (8013698 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 801368e:	4618      	mov	r0, r3
 8013690:	3718      	adds	r7, #24
 8013692:	46bd      	mov	sp, r7
 8013694:	bd80      	pop	{r7, pc}
 8013696:	bf00      	nop
 8013698:	2000007c 	.word	0x2000007c

0801369c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 801369c:	b580      	push	{r7, lr}
 801369e:	b086      	sub	sp, #24
 80136a0:	af00      	add	r7, sp, #0
 80136a2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80136a4:	2182      	movs	r1, #130	@ 0x82
 80136a6:	4818      	ldr	r0, [pc, #96]	@ (8013708 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80136a8:	f000 fc4d 	bl	8013f46 <USBD_GetEpDesc>
 80136ac:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80136ae:	2101      	movs	r1, #1
 80136b0:	4815      	ldr	r0, [pc, #84]	@ (8013708 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80136b2:	f000 fc48 	bl	8013f46 <USBD_GetEpDesc>
 80136b6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80136b8:	2181      	movs	r1, #129	@ 0x81
 80136ba:	4813      	ldr	r0, [pc, #76]	@ (8013708 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80136bc:	f000 fc43 	bl	8013f46 <USBD_GetEpDesc>
 80136c0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80136c2:	697b      	ldr	r3, [r7, #20]
 80136c4:	2b00      	cmp	r3, #0
 80136c6:	d002      	beq.n	80136ce <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80136c8:	697b      	ldr	r3, [r7, #20]
 80136ca:	2210      	movs	r2, #16
 80136cc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80136ce:	693b      	ldr	r3, [r7, #16]
 80136d0:	2b00      	cmp	r3, #0
 80136d2:	d006      	beq.n	80136e2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80136d4:	693b      	ldr	r3, [r7, #16]
 80136d6:	2200      	movs	r2, #0
 80136d8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80136dc:	711a      	strb	r2, [r3, #4]
 80136de:	2200      	movs	r2, #0
 80136e0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80136e2:	68fb      	ldr	r3, [r7, #12]
 80136e4:	2b00      	cmp	r3, #0
 80136e6:	d006      	beq.n	80136f6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80136e8:	68fb      	ldr	r3, [r7, #12]
 80136ea:	2200      	movs	r2, #0
 80136ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80136f0:	711a      	strb	r2, [r3, #4]
 80136f2:	2200      	movs	r2, #0
 80136f4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80136f6:	687b      	ldr	r3, [r7, #4]
 80136f8:	2243      	movs	r2, #67	@ 0x43
 80136fa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80136fc:	4b02      	ldr	r3, [pc, #8]	@ (8013708 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80136fe:	4618      	mov	r0, r3
 8013700:	3718      	adds	r7, #24
 8013702:	46bd      	mov	sp, r7
 8013704:	bd80      	pop	{r7, pc}
 8013706:	bf00      	nop
 8013708:	2000007c 	.word	0x2000007c

0801370c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 801370c:	b480      	push	{r7}
 801370e:	b083      	sub	sp, #12
 8013710:	af00      	add	r7, sp, #0
 8013712:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8013714:	687b      	ldr	r3, [r7, #4]
 8013716:	220a      	movs	r2, #10
 8013718:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 801371a:	4b03      	ldr	r3, [pc, #12]	@ (8013728 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 801371c:	4618      	mov	r0, r3
 801371e:	370c      	adds	r7, #12
 8013720:	46bd      	mov	sp, r7
 8013722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013726:	4770      	bx	lr
 8013728:	20000038 	.word	0x20000038

0801372c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 801372c:	b480      	push	{r7}
 801372e:	b083      	sub	sp, #12
 8013730:	af00      	add	r7, sp, #0
 8013732:	6078      	str	r0, [r7, #4]
 8013734:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8013736:	683b      	ldr	r3, [r7, #0]
 8013738:	2b00      	cmp	r3, #0
 801373a:	d101      	bne.n	8013740 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 801373c:	2303      	movs	r3, #3
 801373e:	e009      	b.n	8013754 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8013740:	687b      	ldr	r3, [r7, #4]
 8013742:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8013746:	687a      	ldr	r2, [r7, #4]
 8013748:	33b0      	adds	r3, #176	@ 0xb0
 801374a:	009b      	lsls	r3, r3, #2
 801374c:	4413      	add	r3, r2
 801374e:	683a      	ldr	r2, [r7, #0]
 8013750:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8013752:	2300      	movs	r3, #0
}
 8013754:	4618      	mov	r0, r3
 8013756:	370c      	adds	r7, #12
 8013758:	46bd      	mov	sp, r7
 801375a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801375e:	4770      	bx	lr

08013760 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8013760:	b480      	push	{r7}
 8013762:	b087      	sub	sp, #28
 8013764:	af00      	add	r7, sp, #0
 8013766:	60f8      	str	r0, [r7, #12]
 8013768:	60b9      	str	r1, [r7, #8]
 801376a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801376c:	68fb      	ldr	r3, [r7, #12]
 801376e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013772:	68fb      	ldr	r3, [r7, #12]
 8013774:	32b0      	adds	r2, #176	@ 0xb0
 8013776:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801377a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 801377c:	697b      	ldr	r3, [r7, #20]
 801377e:	2b00      	cmp	r3, #0
 8013780:	d101      	bne.n	8013786 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8013782:	2303      	movs	r3, #3
 8013784:	e008      	b.n	8013798 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8013786:	697b      	ldr	r3, [r7, #20]
 8013788:	68ba      	ldr	r2, [r7, #8]
 801378a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 801378e:	697b      	ldr	r3, [r7, #20]
 8013790:	687a      	ldr	r2, [r7, #4]
 8013792:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8013796:	2300      	movs	r3, #0
}
 8013798:	4618      	mov	r0, r3
 801379a:	371c      	adds	r7, #28
 801379c:	46bd      	mov	sp, r7
 801379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137a2:	4770      	bx	lr

080137a4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80137a4:	b480      	push	{r7}
 80137a6:	b085      	sub	sp, #20
 80137a8:	af00      	add	r7, sp, #0
 80137aa:	6078      	str	r0, [r7, #4]
 80137ac:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80137ae:	687b      	ldr	r3, [r7, #4]
 80137b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80137b4:	687b      	ldr	r3, [r7, #4]
 80137b6:	32b0      	adds	r2, #176	@ 0xb0
 80137b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80137bc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80137be:	68fb      	ldr	r3, [r7, #12]
 80137c0:	2b00      	cmp	r3, #0
 80137c2:	d101      	bne.n	80137c8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80137c4:	2303      	movs	r3, #3
 80137c6:	e004      	b.n	80137d2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80137c8:	68fb      	ldr	r3, [r7, #12]
 80137ca:	683a      	ldr	r2, [r7, #0]
 80137cc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80137d0:	2300      	movs	r3, #0
}
 80137d2:	4618      	mov	r0, r3
 80137d4:	3714      	adds	r7, #20
 80137d6:	46bd      	mov	sp, r7
 80137d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137dc:	4770      	bx	lr
	...

080137e0 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80137e0:	b580      	push	{r7, lr}
 80137e2:	b084      	sub	sp, #16
 80137e4:	af00      	add	r7, sp, #0
 80137e6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80137e8:	687b      	ldr	r3, [r7, #4]
 80137ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80137ee:	687b      	ldr	r3, [r7, #4]
 80137f0:	32b0      	adds	r2, #176	@ 0xb0
 80137f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80137f6:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 80137f8:	2301      	movs	r3, #1
 80137fa:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80137fc:	68bb      	ldr	r3, [r7, #8]
 80137fe:	2b00      	cmp	r3, #0
 8013800:	d101      	bne.n	8013806 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8013802:	2303      	movs	r3, #3
 8013804:	e025      	b.n	8013852 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8013806:	68bb      	ldr	r3, [r7, #8]
 8013808:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801380c:	2b00      	cmp	r3, #0
 801380e:	d11f      	bne.n	8013850 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8013810:	68bb      	ldr	r3, [r7, #8]
 8013812:	2201      	movs	r2, #1
 8013814:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8013818:	4b10      	ldr	r3, [pc, #64]	@ (801385c <USBD_CDC_TransmitPacket+0x7c>)
 801381a:	781b      	ldrb	r3, [r3, #0]
 801381c:	f003 020f 	and.w	r2, r3, #15
 8013820:	68bb      	ldr	r3, [r7, #8]
 8013822:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8013826:	6878      	ldr	r0, [r7, #4]
 8013828:	4613      	mov	r3, r2
 801382a:	009b      	lsls	r3, r3, #2
 801382c:	4413      	add	r3, r2
 801382e:	009b      	lsls	r3, r3, #2
 8013830:	4403      	add	r3, r0
 8013832:	3318      	adds	r3, #24
 8013834:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8013836:	4b09      	ldr	r3, [pc, #36]	@ (801385c <USBD_CDC_TransmitPacket+0x7c>)
 8013838:	7819      	ldrb	r1, [r3, #0]
 801383a:	68bb      	ldr	r3, [r7, #8]
 801383c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8013840:	68bb      	ldr	r3, [r7, #8]
 8013842:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8013846:	6878      	ldr	r0, [r7, #4]
 8013848:	f005 fc29 	bl	801909e <USBD_LL_Transmit>

    ret = USBD_OK;
 801384c:	2300      	movs	r3, #0
 801384e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8013850:	7bfb      	ldrb	r3, [r7, #15]
}
 8013852:	4618      	mov	r0, r3
 8013854:	3710      	adds	r7, #16
 8013856:	46bd      	mov	sp, r7
 8013858:	bd80      	pop	{r7, pc}
 801385a:	bf00      	nop
 801385c:	200000bf 	.word	0x200000bf

08013860 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8013860:	b580      	push	{r7, lr}
 8013862:	b084      	sub	sp, #16
 8013864:	af00      	add	r7, sp, #0
 8013866:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8013868:	687b      	ldr	r3, [r7, #4]
 801386a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801386e:	687b      	ldr	r3, [r7, #4]
 8013870:	32b0      	adds	r2, #176	@ 0xb0
 8013872:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013876:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8013878:	687b      	ldr	r3, [r7, #4]
 801387a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801387e:	687b      	ldr	r3, [r7, #4]
 8013880:	32b0      	adds	r2, #176	@ 0xb0
 8013882:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013886:	2b00      	cmp	r3, #0
 8013888:	d101      	bne.n	801388e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 801388a:	2303      	movs	r3, #3
 801388c:	e018      	b.n	80138c0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801388e:	687b      	ldr	r3, [r7, #4]
 8013890:	7c1b      	ldrb	r3, [r3, #16]
 8013892:	2b00      	cmp	r3, #0
 8013894:	d10a      	bne.n	80138ac <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8013896:	4b0c      	ldr	r3, [pc, #48]	@ (80138c8 <USBD_CDC_ReceivePacket+0x68>)
 8013898:	7819      	ldrb	r1, [r3, #0]
 801389a:	68fb      	ldr	r3, [r7, #12]
 801389c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80138a0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80138a4:	6878      	ldr	r0, [r7, #4]
 80138a6:	f005 fc1b 	bl	80190e0 <USBD_LL_PrepareReceive>
 80138aa:	e008      	b.n	80138be <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80138ac:	4b06      	ldr	r3, [pc, #24]	@ (80138c8 <USBD_CDC_ReceivePacket+0x68>)
 80138ae:	7819      	ldrb	r1, [r3, #0]
 80138b0:	68fb      	ldr	r3, [r7, #12]
 80138b2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80138b6:	2340      	movs	r3, #64	@ 0x40
 80138b8:	6878      	ldr	r0, [r7, #4]
 80138ba:	f005 fc11 	bl	80190e0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80138be:	2300      	movs	r3, #0
}
 80138c0:	4618      	mov	r0, r3
 80138c2:	3710      	adds	r7, #16
 80138c4:	46bd      	mov	sp, r7
 80138c6:	bd80      	pop	{r7, pc}
 80138c8:	200000c0 	.word	0x200000c0

080138cc <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80138cc:	b580      	push	{r7, lr}
 80138ce:	b086      	sub	sp, #24
 80138d0:	af00      	add	r7, sp, #0
 80138d2:	60f8      	str	r0, [r7, #12]
 80138d4:	60b9      	str	r1, [r7, #8]
 80138d6:	4613      	mov	r3, r2
 80138d8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80138da:	68fb      	ldr	r3, [r7, #12]
 80138dc:	2b00      	cmp	r3, #0
 80138de:	d101      	bne.n	80138e4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80138e0:	2303      	movs	r3, #3
 80138e2:	e01f      	b.n	8013924 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80138e4:	68fb      	ldr	r3, [r7, #12]
 80138e6:	2200      	movs	r2, #0
 80138e8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80138ec:	68fb      	ldr	r3, [r7, #12]
 80138ee:	2200      	movs	r2, #0
 80138f0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80138f4:	68fb      	ldr	r3, [r7, #12]
 80138f6:	2200      	movs	r2, #0
 80138f8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80138fc:	68bb      	ldr	r3, [r7, #8]
 80138fe:	2b00      	cmp	r3, #0
 8013900:	d003      	beq.n	801390a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8013902:	68fb      	ldr	r3, [r7, #12]
 8013904:	68ba      	ldr	r2, [r7, #8]
 8013906:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801390a:	68fb      	ldr	r3, [r7, #12]
 801390c:	2201      	movs	r2, #1
 801390e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8013912:	68fb      	ldr	r3, [r7, #12]
 8013914:	79fa      	ldrb	r2, [r7, #7]
 8013916:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8013918:	68f8      	ldr	r0, [r7, #12]
 801391a:	f005 fa75 	bl	8018e08 <USBD_LL_Init>
 801391e:	4603      	mov	r3, r0
 8013920:	75fb      	strb	r3, [r7, #23]

  return ret;
 8013922:	7dfb      	ldrb	r3, [r7, #23]
}
 8013924:	4618      	mov	r0, r3
 8013926:	3718      	adds	r7, #24
 8013928:	46bd      	mov	sp, r7
 801392a:	bd80      	pop	{r7, pc}

0801392c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 801392c:	b580      	push	{r7, lr}
 801392e:	b084      	sub	sp, #16
 8013930:	af00      	add	r7, sp, #0
 8013932:	6078      	str	r0, [r7, #4]
 8013934:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8013936:	2300      	movs	r3, #0
 8013938:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 801393a:	683b      	ldr	r3, [r7, #0]
 801393c:	2b00      	cmp	r3, #0
 801393e:	d101      	bne.n	8013944 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8013940:	2303      	movs	r3, #3
 8013942:	e025      	b.n	8013990 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8013944:	687b      	ldr	r3, [r7, #4]
 8013946:	683a      	ldr	r2, [r7, #0]
 8013948:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 801394c:	687b      	ldr	r3, [r7, #4]
 801394e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013952:	687b      	ldr	r3, [r7, #4]
 8013954:	32ae      	adds	r2, #174	@ 0xae
 8013956:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801395a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801395c:	2b00      	cmp	r3, #0
 801395e:	d00f      	beq.n	8013980 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8013960:	687b      	ldr	r3, [r7, #4]
 8013962:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013966:	687b      	ldr	r3, [r7, #4]
 8013968:	32ae      	adds	r2, #174	@ 0xae
 801396a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801396e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013970:	f107 020e 	add.w	r2, r7, #14
 8013974:	4610      	mov	r0, r2
 8013976:	4798      	blx	r3
 8013978:	4602      	mov	r2, r0
 801397a:	687b      	ldr	r3, [r7, #4]
 801397c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8013980:	687b      	ldr	r3, [r7, #4]
 8013982:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8013986:	1c5a      	adds	r2, r3, #1
 8013988:	687b      	ldr	r3, [r7, #4]
 801398a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 801398e:	2300      	movs	r3, #0
}
 8013990:	4618      	mov	r0, r3
 8013992:	3710      	adds	r7, #16
 8013994:	46bd      	mov	sp, r7
 8013996:	bd80      	pop	{r7, pc}

08013998 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8013998:	b580      	push	{r7, lr}
 801399a:	b082      	sub	sp, #8
 801399c:	af00      	add	r7, sp, #0
 801399e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80139a0:	6878      	ldr	r0, [r7, #4]
 80139a2:	f005 fa93 	bl	8018ecc <USBD_LL_Start>
 80139a6:	4603      	mov	r3, r0
}
 80139a8:	4618      	mov	r0, r3
 80139aa:	3708      	adds	r7, #8
 80139ac:	46bd      	mov	sp, r7
 80139ae:	bd80      	pop	{r7, pc}

080139b0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80139b0:	b480      	push	{r7}
 80139b2:	b083      	sub	sp, #12
 80139b4:	af00      	add	r7, sp, #0
 80139b6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80139b8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80139ba:	4618      	mov	r0, r3
 80139bc:	370c      	adds	r7, #12
 80139be:	46bd      	mov	sp, r7
 80139c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139c4:	4770      	bx	lr

080139c6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80139c6:	b580      	push	{r7, lr}
 80139c8:	b084      	sub	sp, #16
 80139ca:	af00      	add	r7, sp, #0
 80139cc:	6078      	str	r0, [r7, #4]
 80139ce:	460b      	mov	r3, r1
 80139d0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80139d2:	2300      	movs	r3, #0
 80139d4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80139d6:	687b      	ldr	r3, [r7, #4]
 80139d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80139dc:	2b00      	cmp	r3, #0
 80139de:	d009      	beq.n	80139f4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80139e0:	687b      	ldr	r3, [r7, #4]
 80139e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80139e6:	681b      	ldr	r3, [r3, #0]
 80139e8:	78fa      	ldrb	r2, [r7, #3]
 80139ea:	4611      	mov	r1, r2
 80139ec:	6878      	ldr	r0, [r7, #4]
 80139ee:	4798      	blx	r3
 80139f0:	4603      	mov	r3, r0
 80139f2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80139f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80139f6:	4618      	mov	r0, r3
 80139f8:	3710      	adds	r7, #16
 80139fa:	46bd      	mov	sp, r7
 80139fc:	bd80      	pop	{r7, pc}

080139fe <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80139fe:	b580      	push	{r7, lr}
 8013a00:	b084      	sub	sp, #16
 8013a02:	af00      	add	r7, sp, #0
 8013a04:	6078      	str	r0, [r7, #4]
 8013a06:	460b      	mov	r3, r1
 8013a08:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8013a0a:	2300      	movs	r3, #0
 8013a0c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8013a0e:	687b      	ldr	r3, [r7, #4]
 8013a10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013a14:	685b      	ldr	r3, [r3, #4]
 8013a16:	78fa      	ldrb	r2, [r7, #3]
 8013a18:	4611      	mov	r1, r2
 8013a1a:	6878      	ldr	r0, [r7, #4]
 8013a1c:	4798      	blx	r3
 8013a1e:	4603      	mov	r3, r0
 8013a20:	2b00      	cmp	r3, #0
 8013a22:	d001      	beq.n	8013a28 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8013a24:	2303      	movs	r3, #3
 8013a26:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8013a28:	7bfb      	ldrb	r3, [r7, #15]
}
 8013a2a:	4618      	mov	r0, r3
 8013a2c:	3710      	adds	r7, #16
 8013a2e:	46bd      	mov	sp, r7
 8013a30:	bd80      	pop	{r7, pc}

08013a32 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8013a32:	b580      	push	{r7, lr}
 8013a34:	b084      	sub	sp, #16
 8013a36:	af00      	add	r7, sp, #0
 8013a38:	6078      	str	r0, [r7, #4]
 8013a3a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8013a3c:	687b      	ldr	r3, [r7, #4]
 8013a3e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8013a42:	6839      	ldr	r1, [r7, #0]
 8013a44:	4618      	mov	r0, r3
 8013a46:	f001 f8a4 	bl	8014b92 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8013a4a:	687b      	ldr	r3, [r7, #4]
 8013a4c:	2201      	movs	r2, #1
 8013a4e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8013a52:	687b      	ldr	r3, [r7, #4]
 8013a54:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8013a58:	461a      	mov	r2, r3
 8013a5a:	687b      	ldr	r3, [r7, #4]
 8013a5c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8013a60:	687b      	ldr	r3, [r7, #4]
 8013a62:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8013a66:	f003 031f 	and.w	r3, r3, #31
 8013a6a:	2b02      	cmp	r3, #2
 8013a6c:	d01a      	beq.n	8013aa4 <USBD_LL_SetupStage+0x72>
 8013a6e:	2b02      	cmp	r3, #2
 8013a70:	d822      	bhi.n	8013ab8 <USBD_LL_SetupStage+0x86>
 8013a72:	2b00      	cmp	r3, #0
 8013a74:	d002      	beq.n	8013a7c <USBD_LL_SetupStage+0x4a>
 8013a76:	2b01      	cmp	r3, #1
 8013a78:	d00a      	beq.n	8013a90 <USBD_LL_SetupStage+0x5e>
 8013a7a:	e01d      	b.n	8013ab8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8013a7c:	687b      	ldr	r3, [r7, #4]
 8013a7e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8013a82:	4619      	mov	r1, r3
 8013a84:	6878      	ldr	r0, [r7, #4]
 8013a86:	f000 fad1 	bl	801402c <USBD_StdDevReq>
 8013a8a:	4603      	mov	r3, r0
 8013a8c:	73fb      	strb	r3, [r7, #15]
      break;
 8013a8e:	e020      	b.n	8013ad2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8013a90:	687b      	ldr	r3, [r7, #4]
 8013a92:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8013a96:	4619      	mov	r1, r3
 8013a98:	6878      	ldr	r0, [r7, #4]
 8013a9a:	f000 fb39 	bl	8014110 <USBD_StdItfReq>
 8013a9e:	4603      	mov	r3, r0
 8013aa0:	73fb      	strb	r3, [r7, #15]
      break;
 8013aa2:	e016      	b.n	8013ad2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8013aa4:	687b      	ldr	r3, [r7, #4]
 8013aa6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8013aaa:	4619      	mov	r1, r3
 8013aac:	6878      	ldr	r0, [r7, #4]
 8013aae:	f000 fb9b 	bl	80141e8 <USBD_StdEPReq>
 8013ab2:	4603      	mov	r3, r0
 8013ab4:	73fb      	strb	r3, [r7, #15]
      break;
 8013ab6:	e00c      	b.n	8013ad2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8013ab8:	687b      	ldr	r3, [r7, #4]
 8013aba:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8013abe:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8013ac2:	b2db      	uxtb	r3, r3
 8013ac4:	4619      	mov	r1, r3
 8013ac6:	6878      	ldr	r0, [r7, #4]
 8013ac8:	f005 fa60 	bl	8018f8c <USBD_LL_StallEP>
 8013acc:	4603      	mov	r3, r0
 8013ace:	73fb      	strb	r3, [r7, #15]
      break;
 8013ad0:	bf00      	nop
  }

  return ret;
 8013ad2:	7bfb      	ldrb	r3, [r7, #15]
}
 8013ad4:	4618      	mov	r0, r3
 8013ad6:	3710      	adds	r7, #16
 8013ad8:	46bd      	mov	sp, r7
 8013ada:	bd80      	pop	{r7, pc}

08013adc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8013adc:	b580      	push	{r7, lr}
 8013ade:	b086      	sub	sp, #24
 8013ae0:	af00      	add	r7, sp, #0
 8013ae2:	60f8      	str	r0, [r7, #12]
 8013ae4:	460b      	mov	r3, r1
 8013ae6:	607a      	str	r2, [r7, #4]
 8013ae8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8013aea:	2300      	movs	r3, #0
 8013aec:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8013aee:	7afb      	ldrb	r3, [r7, #11]
 8013af0:	2b00      	cmp	r3, #0
 8013af2:	d16e      	bne.n	8013bd2 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8013af4:	68fb      	ldr	r3, [r7, #12]
 8013af6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8013afa:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8013afc:	68fb      	ldr	r3, [r7, #12]
 8013afe:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8013b02:	2b03      	cmp	r3, #3
 8013b04:	f040 8098 	bne.w	8013c38 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8013b08:	693b      	ldr	r3, [r7, #16]
 8013b0a:	689a      	ldr	r2, [r3, #8]
 8013b0c:	693b      	ldr	r3, [r7, #16]
 8013b0e:	68db      	ldr	r3, [r3, #12]
 8013b10:	429a      	cmp	r2, r3
 8013b12:	d913      	bls.n	8013b3c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8013b14:	693b      	ldr	r3, [r7, #16]
 8013b16:	689a      	ldr	r2, [r3, #8]
 8013b18:	693b      	ldr	r3, [r7, #16]
 8013b1a:	68db      	ldr	r3, [r3, #12]
 8013b1c:	1ad2      	subs	r2, r2, r3
 8013b1e:	693b      	ldr	r3, [r7, #16]
 8013b20:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8013b22:	693b      	ldr	r3, [r7, #16]
 8013b24:	68da      	ldr	r2, [r3, #12]
 8013b26:	693b      	ldr	r3, [r7, #16]
 8013b28:	689b      	ldr	r3, [r3, #8]
 8013b2a:	4293      	cmp	r3, r2
 8013b2c:	bf28      	it	cs
 8013b2e:	4613      	movcs	r3, r2
 8013b30:	461a      	mov	r2, r3
 8013b32:	6879      	ldr	r1, [r7, #4]
 8013b34:	68f8      	ldr	r0, [r7, #12]
 8013b36:	f001 f92c 	bl	8014d92 <USBD_CtlContinueRx>
 8013b3a:	e07d      	b.n	8013c38 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8013b3c:	68fb      	ldr	r3, [r7, #12]
 8013b3e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8013b42:	f003 031f 	and.w	r3, r3, #31
 8013b46:	2b02      	cmp	r3, #2
 8013b48:	d014      	beq.n	8013b74 <USBD_LL_DataOutStage+0x98>
 8013b4a:	2b02      	cmp	r3, #2
 8013b4c:	d81d      	bhi.n	8013b8a <USBD_LL_DataOutStage+0xae>
 8013b4e:	2b00      	cmp	r3, #0
 8013b50:	d002      	beq.n	8013b58 <USBD_LL_DataOutStage+0x7c>
 8013b52:	2b01      	cmp	r3, #1
 8013b54:	d003      	beq.n	8013b5e <USBD_LL_DataOutStage+0x82>
 8013b56:	e018      	b.n	8013b8a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8013b58:	2300      	movs	r3, #0
 8013b5a:	75bb      	strb	r3, [r7, #22]
            break;
 8013b5c:	e018      	b.n	8013b90 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8013b5e:	68fb      	ldr	r3, [r7, #12]
 8013b60:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8013b64:	b2db      	uxtb	r3, r3
 8013b66:	4619      	mov	r1, r3
 8013b68:	68f8      	ldr	r0, [r7, #12]
 8013b6a:	f000 f9d2 	bl	8013f12 <USBD_CoreFindIF>
 8013b6e:	4603      	mov	r3, r0
 8013b70:	75bb      	strb	r3, [r7, #22]
            break;
 8013b72:	e00d      	b.n	8013b90 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8013b74:	68fb      	ldr	r3, [r7, #12]
 8013b76:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8013b7a:	b2db      	uxtb	r3, r3
 8013b7c:	4619      	mov	r1, r3
 8013b7e:	68f8      	ldr	r0, [r7, #12]
 8013b80:	f000 f9d4 	bl	8013f2c <USBD_CoreFindEP>
 8013b84:	4603      	mov	r3, r0
 8013b86:	75bb      	strb	r3, [r7, #22]
            break;
 8013b88:	e002      	b.n	8013b90 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8013b8a:	2300      	movs	r3, #0
 8013b8c:	75bb      	strb	r3, [r7, #22]
            break;
 8013b8e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8013b90:	7dbb      	ldrb	r3, [r7, #22]
 8013b92:	2b00      	cmp	r3, #0
 8013b94:	d119      	bne.n	8013bca <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013b96:	68fb      	ldr	r3, [r7, #12]
 8013b98:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013b9c:	b2db      	uxtb	r3, r3
 8013b9e:	2b03      	cmp	r3, #3
 8013ba0:	d113      	bne.n	8013bca <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8013ba2:	7dba      	ldrb	r2, [r7, #22]
 8013ba4:	68fb      	ldr	r3, [r7, #12]
 8013ba6:	32ae      	adds	r2, #174	@ 0xae
 8013ba8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013bac:	691b      	ldr	r3, [r3, #16]
 8013bae:	2b00      	cmp	r3, #0
 8013bb0:	d00b      	beq.n	8013bca <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8013bb2:	7dba      	ldrb	r2, [r7, #22]
 8013bb4:	68fb      	ldr	r3, [r7, #12]
 8013bb6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8013bba:	7dba      	ldrb	r2, [r7, #22]
 8013bbc:	68fb      	ldr	r3, [r7, #12]
 8013bbe:	32ae      	adds	r2, #174	@ 0xae
 8013bc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013bc4:	691b      	ldr	r3, [r3, #16]
 8013bc6:	68f8      	ldr	r0, [r7, #12]
 8013bc8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8013bca:	68f8      	ldr	r0, [r7, #12]
 8013bcc:	f001 f8f2 	bl	8014db4 <USBD_CtlSendStatus>
 8013bd0:	e032      	b.n	8013c38 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8013bd2:	7afb      	ldrb	r3, [r7, #11]
 8013bd4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013bd8:	b2db      	uxtb	r3, r3
 8013bda:	4619      	mov	r1, r3
 8013bdc:	68f8      	ldr	r0, [r7, #12]
 8013bde:	f000 f9a5 	bl	8013f2c <USBD_CoreFindEP>
 8013be2:	4603      	mov	r3, r0
 8013be4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8013be6:	7dbb      	ldrb	r3, [r7, #22]
 8013be8:	2bff      	cmp	r3, #255	@ 0xff
 8013bea:	d025      	beq.n	8013c38 <USBD_LL_DataOutStage+0x15c>
 8013bec:	7dbb      	ldrb	r3, [r7, #22]
 8013bee:	2b00      	cmp	r3, #0
 8013bf0:	d122      	bne.n	8013c38 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013bf2:	68fb      	ldr	r3, [r7, #12]
 8013bf4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013bf8:	b2db      	uxtb	r3, r3
 8013bfa:	2b03      	cmp	r3, #3
 8013bfc:	d117      	bne.n	8013c2e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8013bfe:	7dba      	ldrb	r2, [r7, #22]
 8013c00:	68fb      	ldr	r3, [r7, #12]
 8013c02:	32ae      	adds	r2, #174	@ 0xae
 8013c04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013c08:	699b      	ldr	r3, [r3, #24]
 8013c0a:	2b00      	cmp	r3, #0
 8013c0c:	d00f      	beq.n	8013c2e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8013c0e:	7dba      	ldrb	r2, [r7, #22]
 8013c10:	68fb      	ldr	r3, [r7, #12]
 8013c12:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8013c16:	7dba      	ldrb	r2, [r7, #22]
 8013c18:	68fb      	ldr	r3, [r7, #12]
 8013c1a:	32ae      	adds	r2, #174	@ 0xae
 8013c1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013c20:	699b      	ldr	r3, [r3, #24]
 8013c22:	7afa      	ldrb	r2, [r7, #11]
 8013c24:	4611      	mov	r1, r2
 8013c26:	68f8      	ldr	r0, [r7, #12]
 8013c28:	4798      	blx	r3
 8013c2a:	4603      	mov	r3, r0
 8013c2c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8013c2e:	7dfb      	ldrb	r3, [r7, #23]
 8013c30:	2b00      	cmp	r3, #0
 8013c32:	d001      	beq.n	8013c38 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8013c34:	7dfb      	ldrb	r3, [r7, #23]
 8013c36:	e000      	b.n	8013c3a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8013c38:	2300      	movs	r3, #0
}
 8013c3a:	4618      	mov	r0, r3
 8013c3c:	3718      	adds	r7, #24
 8013c3e:	46bd      	mov	sp, r7
 8013c40:	bd80      	pop	{r7, pc}

08013c42 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8013c42:	b580      	push	{r7, lr}
 8013c44:	b086      	sub	sp, #24
 8013c46:	af00      	add	r7, sp, #0
 8013c48:	60f8      	str	r0, [r7, #12]
 8013c4a:	460b      	mov	r3, r1
 8013c4c:	607a      	str	r2, [r7, #4]
 8013c4e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8013c50:	7afb      	ldrb	r3, [r7, #11]
 8013c52:	2b00      	cmp	r3, #0
 8013c54:	d16f      	bne.n	8013d36 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8013c56:	68fb      	ldr	r3, [r7, #12]
 8013c58:	3314      	adds	r3, #20
 8013c5a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8013c5c:	68fb      	ldr	r3, [r7, #12]
 8013c5e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8013c62:	2b02      	cmp	r3, #2
 8013c64:	d15a      	bne.n	8013d1c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8013c66:	693b      	ldr	r3, [r7, #16]
 8013c68:	689a      	ldr	r2, [r3, #8]
 8013c6a:	693b      	ldr	r3, [r7, #16]
 8013c6c:	68db      	ldr	r3, [r3, #12]
 8013c6e:	429a      	cmp	r2, r3
 8013c70:	d914      	bls.n	8013c9c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8013c72:	693b      	ldr	r3, [r7, #16]
 8013c74:	689a      	ldr	r2, [r3, #8]
 8013c76:	693b      	ldr	r3, [r7, #16]
 8013c78:	68db      	ldr	r3, [r3, #12]
 8013c7a:	1ad2      	subs	r2, r2, r3
 8013c7c:	693b      	ldr	r3, [r7, #16]
 8013c7e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8013c80:	693b      	ldr	r3, [r7, #16]
 8013c82:	689b      	ldr	r3, [r3, #8]
 8013c84:	461a      	mov	r2, r3
 8013c86:	6879      	ldr	r1, [r7, #4]
 8013c88:	68f8      	ldr	r0, [r7, #12]
 8013c8a:	f001 f854 	bl	8014d36 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013c8e:	2300      	movs	r3, #0
 8013c90:	2200      	movs	r2, #0
 8013c92:	2100      	movs	r1, #0
 8013c94:	68f8      	ldr	r0, [r7, #12]
 8013c96:	f005 fa23 	bl	80190e0 <USBD_LL_PrepareReceive>
 8013c9a:	e03f      	b.n	8013d1c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8013c9c:	693b      	ldr	r3, [r7, #16]
 8013c9e:	68da      	ldr	r2, [r3, #12]
 8013ca0:	693b      	ldr	r3, [r7, #16]
 8013ca2:	689b      	ldr	r3, [r3, #8]
 8013ca4:	429a      	cmp	r2, r3
 8013ca6:	d11c      	bne.n	8013ce2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8013ca8:	693b      	ldr	r3, [r7, #16]
 8013caa:	685a      	ldr	r2, [r3, #4]
 8013cac:	693b      	ldr	r3, [r7, #16]
 8013cae:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8013cb0:	429a      	cmp	r2, r3
 8013cb2:	d316      	bcc.n	8013ce2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8013cb4:	693b      	ldr	r3, [r7, #16]
 8013cb6:	685a      	ldr	r2, [r3, #4]
 8013cb8:	68fb      	ldr	r3, [r7, #12]
 8013cba:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8013cbe:	429a      	cmp	r2, r3
 8013cc0:	d20f      	bcs.n	8013ce2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8013cc2:	2200      	movs	r2, #0
 8013cc4:	2100      	movs	r1, #0
 8013cc6:	68f8      	ldr	r0, [r7, #12]
 8013cc8:	f001 f835 	bl	8014d36 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8013ccc:	68fb      	ldr	r3, [r7, #12]
 8013cce:	2200      	movs	r2, #0
 8013cd0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013cd4:	2300      	movs	r3, #0
 8013cd6:	2200      	movs	r2, #0
 8013cd8:	2100      	movs	r1, #0
 8013cda:	68f8      	ldr	r0, [r7, #12]
 8013cdc:	f005 fa00 	bl	80190e0 <USBD_LL_PrepareReceive>
 8013ce0:	e01c      	b.n	8013d1c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013ce2:	68fb      	ldr	r3, [r7, #12]
 8013ce4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013ce8:	b2db      	uxtb	r3, r3
 8013cea:	2b03      	cmp	r3, #3
 8013cec:	d10f      	bne.n	8013d0e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8013cee:	68fb      	ldr	r3, [r7, #12]
 8013cf0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013cf4:	68db      	ldr	r3, [r3, #12]
 8013cf6:	2b00      	cmp	r3, #0
 8013cf8:	d009      	beq.n	8013d0e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8013cfa:	68fb      	ldr	r3, [r7, #12]
 8013cfc:	2200      	movs	r2, #0
 8013cfe:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8013d02:	68fb      	ldr	r3, [r7, #12]
 8013d04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013d08:	68db      	ldr	r3, [r3, #12]
 8013d0a:	68f8      	ldr	r0, [r7, #12]
 8013d0c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8013d0e:	2180      	movs	r1, #128	@ 0x80
 8013d10:	68f8      	ldr	r0, [r7, #12]
 8013d12:	f005 f93b 	bl	8018f8c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8013d16:	68f8      	ldr	r0, [r7, #12]
 8013d18:	f001 f85f 	bl	8014dda <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8013d1c:	68fb      	ldr	r3, [r7, #12]
 8013d1e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8013d22:	2b00      	cmp	r3, #0
 8013d24:	d03a      	beq.n	8013d9c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8013d26:	68f8      	ldr	r0, [r7, #12]
 8013d28:	f7ff fe42 	bl	80139b0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8013d2c:	68fb      	ldr	r3, [r7, #12]
 8013d2e:	2200      	movs	r2, #0
 8013d30:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8013d34:	e032      	b.n	8013d9c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8013d36:	7afb      	ldrb	r3, [r7, #11]
 8013d38:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8013d3c:	b2db      	uxtb	r3, r3
 8013d3e:	4619      	mov	r1, r3
 8013d40:	68f8      	ldr	r0, [r7, #12]
 8013d42:	f000 f8f3 	bl	8013f2c <USBD_CoreFindEP>
 8013d46:	4603      	mov	r3, r0
 8013d48:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8013d4a:	7dfb      	ldrb	r3, [r7, #23]
 8013d4c:	2bff      	cmp	r3, #255	@ 0xff
 8013d4e:	d025      	beq.n	8013d9c <USBD_LL_DataInStage+0x15a>
 8013d50:	7dfb      	ldrb	r3, [r7, #23]
 8013d52:	2b00      	cmp	r3, #0
 8013d54:	d122      	bne.n	8013d9c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013d56:	68fb      	ldr	r3, [r7, #12]
 8013d58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013d5c:	b2db      	uxtb	r3, r3
 8013d5e:	2b03      	cmp	r3, #3
 8013d60:	d11c      	bne.n	8013d9c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8013d62:	7dfa      	ldrb	r2, [r7, #23]
 8013d64:	68fb      	ldr	r3, [r7, #12]
 8013d66:	32ae      	adds	r2, #174	@ 0xae
 8013d68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013d6c:	695b      	ldr	r3, [r3, #20]
 8013d6e:	2b00      	cmp	r3, #0
 8013d70:	d014      	beq.n	8013d9c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8013d72:	7dfa      	ldrb	r2, [r7, #23]
 8013d74:	68fb      	ldr	r3, [r7, #12]
 8013d76:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8013d7a:	7dfa      	ldrb	r2, [r7, #23]
 8013d7c:	68fb      	ldr	r3, [r7, #12]
 8013d7e:	32ae      	adds	r2, #174	@ 0xae
 8013d80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013d84:	695b      	ldr	r3, [r3, #20]
 8013d86:	7afa      	ldrb	r2, [r7, #11]
 8013d88:	4611      	mov	r1, r2
 8013d8a:	68f8      	ldr	r0, [r7, #12]
 8013d8c:	4798      	blx	r3
 8013d8e:	4603      	mov	r3, r0
 8013d90:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8013d92:	7dbb      	ldrb	r3, [r7, #22]
 8013d94:	2b00      	cmp	r3, #0
 8013d96:	d001      	beq.n	8013d9c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8013d98:	7dbb      	ldrb	r3, [r7, #22]
 8013d9a:	e000      	b.n	8013d9e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8013d9c:	2300      	movs	r3, #0
}
 8013d9e:	4618      	mov	r0, r3
 8013da0:	3718      	adds	r7, #24
 8013da2:	46bd      	mov	sp, r7
 8013da4:	bd80      	pop	{r7, pc}

08013da6 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8013da6:	b580      	push	{r7, lr}
 8013da8:	b084      	sub	sp, #16
 8013daa:	af00      	add	r7, sp, #0
 8013dac:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8013dae:	2300      	movs	r3, #0
 8013db0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8013db2:	687b      	ldr	r3, [r7, #4]
 8013db4:	2201      	movs	r2, #1
 8013db6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8013dba:	687b      	ldr	r3, [r7, #4]
 8013dbc:	2200      	movs	r2, #0
 8013dbe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8013dc2:	687b      	ldr	r3, [r7, #4]
 8013dc4:	2200      	movs	r2, #0
 8013dc6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8013dc8:	687b      	ldr	r3, [r7, #4]
 8013dca:	2200      	movs	r2, #0
 8013dcc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8013dd0:	687b      	ldr	r3, [r7, #4]
 8013dd2:	2200      	movs	r2, #0
 8013dd4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8013dd8:	687b      	ldr	r3, [r7, #4]
 8013dda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013dde:	2b00      	cmp	r3, #0
 8013de0:	d014      	beq.n	8013e0c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8013de2:	687b      	ldr	r3, [r7, #4]
 8013de4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013de8:	685b      	ldr	r3, [r3, #4]
 8013dea:	2b00      	cmp	r3, #0
 8013dec:	d00e      	beq.n	8013e0c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8013dee:	687b      	ldr	r3, [r7, #4]
 8013df0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013df4:	685b      	ldr	r3, [r3, #4]
 8013df6:	687a      	ldr	r2, [r7, #4]
 8013df8:	6852      	ldr	r2, [r2, #4]
 8013dfa:	b2d2      	uxtb	r2, r2
 8013dfc:	4611      	mov	r1, r2
 8013dfe:	6878      	ldr	r0, [r7, #4]
 8013e00:	4798      	blx	r3
 8013e02:	4603      	mov	r3, r0
 8013e04:	2b00      	cmp	r3, #0
 8013e06:	d001      	beq.n	8013e0c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8013e08:	2303      	movs	r3, #3
 8013e0a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8013e0c:	2340      	movs	r3, #64	@ 0x40
 8013e0e:	2200      	movs	r2, #0
 8013e10:	2100      	movs	r1, #0
 8013e12:	6878      	ldr	r0, [r7, #4]
 8013e14:	f005 f875 	bl	8018f02 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8013e18:	687b      	ldr	r3, [r7, #4]
 8013e1a:	2201      	movs	r2, #1
 8013e1c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8013e20:	687b      	ldr	r3, [r7, #4]
 8013e22:	2240      	movs	r2, #64	@ 0x40
 8013e24:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8013e28:	2340      	movs	r3, #64	@ 0x40
 8013e2a:	2200      	movs	r2, #0
 8013e2c:	2180      	movs	r1, #128	@ 0x80
 8013e2e:	6878      	ldr	r0, [r7, #4]
 8013e30:	f005 f867 	bl	8018f02 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8013e34:	687b      	ldr	r3, [r7, #4]
 8013e36:	2201      	movs	r2, #1
 8013e38:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8013e3a:	687b      	ldr	r3, [r7, #4]
 8013e3c:	2240      	movs	r2, #64	@ 0x40
 8013e3e:	621a      	str	r2, [r3, #32]

  return ret;
 8013e40:	7bfb      	ldrb	r3, [r7, #15]
}
 8013e42:	4618      	mov	r0, r3
 8013e44:	3710      	adds	r7, #16
 8013e46:	46bd      	mov	sp, r7
 8013e48:	bd80      	pop	{r7, pc}

08013e4a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8013e4a:	b480      	push	{r7}
 8013e4c:	b083      	sub	sp, #12
 8013e4e:	af00      	add	r7, sp, #0
 8013e50:	6078      	str	r0, [r7, #4]
 8013e52:	460b      	mov	r3, r1
 8013e54:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8013e56:	687b      	ldr	r3, [r7, #4]
 8013e58:	78fa      	ldrb	r2, [r7, #3]
 8013e5a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8013e5c:	2300      	movs	r3, #0
}
 8013e5e:	4618      	mov	r0, r3
 8013e60:	370c      	adds	r7, #12
 8013e62:	46bd      	mov	sp, r7
 8013e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e68:	4770      	bx	lr

08013e6a <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8013e6a:	b480      	push	{r7}
 8013e6c:	b083      	sub	sp, #12
 8013e6e:	af00      	add	r7, sp, #0
 8013e70:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8013e72:	687b      	ldr	r3, [r7, #4]
 8013e74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013e78:	b2db      	uxtb	r3, r3
 8013e7a:	2b04      	cmp	r3, #4
 8013e7c:	d006      	beq.n	8013e8c <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8013e7e:	687b      	ldr	r3, [r7, #4]
 8013e80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013e84:	b2da      	uxtb	r2, r3
 8013e86:	687b      	ldr	r3, [r7, #4]
 8013e88:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8013e8c:	687b      	ldr	r3, [r7, #4]
 8013e8e:	2204      	movs	r2, #4
 8013e90:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8013e94:	2300      	movs	r3, #0
}
 8013e96:	4618      	mov	r0, r3
 8013e98:	370c      	adds	r7, #12
 8013e9a:	46bd      	mov	sp, r7
 8013e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ea0:	4770      	bx	lr

08013ea2 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8013ea2:	b480      	push	{r7}
 8013ea4:	b083      	sub	sp, #12
 8013ea6:	af00      	add	r7, sp, #0
 8013ea8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8013eaa:	687b      	ldr	r3, [r7, #4]
 8013eac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013eb0:	b2db      	uxtb	r3, r3
 8013eb2:	2b04      	cmp	r3, #4
 8013eb4:	d106      	bne.n	8013ec4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8013eb6:	687b      	ldr	r3, [r7, #4]
 8013eb8:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8013ebc:	b2da      	uxtb	r2, r3
 8013ebe:	687b      	ldr	r3, [r7, #4]
 8013ec0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8013ec4:	2300      	movs	r3, #0
}
 8013ec6:	4618      	mov	r0, r3
 8013ec8:	370c      	adds	r7, #12
 8013eca:	46bd      	mov	sp, r7
 8013ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ed0:	4770      	bx	lr

08013ed2 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8013ed2:	b580      	push	{r7, lr}
 8013ed4:	b082      	sub	sp, #8
 8013ed6:	af00      	add	r7, sp, #0
 8013ed8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013eda:	687b      	ldr	r3, [r7, #4]
 8013edc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013ee0:	b2db      	uxtb	r3, r3
 8013ee2:	2b03      	cmp	r3, #3
 8013ee4:	d110      	bne.n	8013f08 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8013ee6:	687b      	ldr	r3, [r7, #4]
 8013ee8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013eec:	2b00      	cmp	r3, #0
 8013eee:	d00b      	beq.n	8013f08 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8013ef0:	687b      	ldr	r3, [r7, #4]
 8013ef2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013ef6:	69db      	ldr	r3, [r3, #28]
 8013ef8:	2b00      	cmp	r3, #0
 8013efa:	d005      	beq.n	8013f08 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8013efc:	687b      	ldr	r3, [r7, #4]
 8013efe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013f02:	69db      	ldr	r3, [r3, #28]
 8013f04:	6878      	ldr	r0, [r7, #4]
 8013f06:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8013f08:	2300      	movs	r3, #0
}
 8013f0a:	4618      	mov	r0, r3
 8013f0c:	3708      	adds	r7, #8
 8013f0e:	46bd      	mov	sp, r7
 8013f10:	bd80      	pop	{r7, pc}

08013f12 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8013f12:	b480      	push	{r7}
 8013f14:	b083      	sub	sp, #12
 8013f16:	af00      	add	r7, sp, #0
 8013f18:	6078      	str	r0, [r7, #4]
 8013f1a:	460b      	mov	r3, r1
 8013f1c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8013f1e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8013f20:	4618      	mov	r0, r3
 8013f22:	370c      	adds	r7, #12
 8013f24:	46bd      	mov	sp, r7
 8013f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f2a:	4770      	bx	lr

08013f2c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8013f2c:	b480      	push	{r7}
 8013f2e:	b083      	sub	sp, #12
 8013f30:	af00      	add	r7, sp, #0
 8013f32:	6078      	str	r0, [r7, #4]
 8013f34:	460b      	mov	r3, r1
 8013f36:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8013f38:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8013f3a:	4618      	mov	r0, r3
 8013f3c:	370c      	adds	r7, #12
 8013f3e:	46bd      	mov	sp, r7
 8013f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f44:	4770      	bx	lr

08013f46 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8013f46:	b580      	push	{r7, lr}
 8013f48:	b086      	sub	sp, #24
 8013f4a:	af00      	add	r7, sp, #0
 8013f4c:	6078      	str	r0, [r7, #4]
 8013f4e:	460b      	mov	r3, r1
 8013f50:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8013f52:	687b      	ldr	r3, [r7, #4]
 8013f54:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8013f56:	687b      	ldr	r3, [r7, #4]
 8013f58:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8013f5a:	2300      	movs	r3, #0
 8013f5c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8013f5e:	68fb      	ldr	r3, [r7, #12]
 8013f60:	885b      	ldrh	r3, [r3, #2]
 8013f62:	b29b      	uxth	r3, r3
 8013f64:	68fa      	ldr	r2, [r7, #12]
 8013f66:	7812      	ldrb	r2, [r2, #0]
 8013f68:	4293      	cmp	r3, r2
 8013f6a:	d91f      	bls.n	8013fac <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8013f6c:	68fb      	ldr	r3, [r7, #12]
 8013f6e:	781b      	ldrb	r3, [r3, #0]
 8013f70:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8013f72:	e013      	b.n	8013f9c <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8013f74:	f107 030a 	add.w	r3, r7, #10
 8013f78:	4619      	mov	r1, r3
 8013f7a:	6978      	ldr	r0, [r7, #20]
 8013f7c:	f000 f81b 	bl	8013fb6 <USBD_GetNextDesc>
 8013f80:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8013f82:	697b      	ldr	r3, [r7, #20]
 8013f84:	785b      	ldrb	r3, [r3, #1]
 8013f86:	2b05      	cmp	r3, #5
 8013f88:	d108      	bne.n	8013f9c <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8013f8a:	697b      	ldr	r3, [r7, #20]
 8013f8c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8013f8e:	693b      	ldr	r3, [r7, #16]
 8013f90:	789b      	ldrb	r3, [r3, #2]
 8013f92:	78fa      	ldrb	r2, [r7, #3]
 8013f94:	429a      	cmp	r2, r3
 8013f96:	d008      	beq.n	8013faa <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8013f98:	2300      	movs	r3, #0
 8013f9a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8013f9c:	68fb      	ldr	r3, [r7, #12]
 8013f9e:	885b      	ldrh	r3, [r3, #2]
 8013fa0:	b29a      	uxth	r2, r3
 8013fa2:	897b      	ldrh	r3, [r7, #10]
 8013fa4:	429a      	cmp	r2, r3
 8013fa6:	d8e5      	bhi.n	8013f74 <USBD_GetEpDesc+0x2e>
 8013fa8:	e000      	b.n	8013fac <USBD_GetEpDesc+0x66>
          break;
 8013faa:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8013fac:	693b      	ldr	r3, [r7, #16]
}
 8013fae:	4618      	mov	r0, r3
 8013fb0:	3718      	adds	r7, #24
 8013fb2:	46bd      	mov	sp, r7
 8013fb4:	bd80      	pop	{r7, pc}

08013fb6 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8013fb6:	b480      	push	{r7}
 8013fb8:	b085      	sub	sp, #20
 8013fba:	af00      	add	r7, sp, #0
 8013fbc:	6078      	str	r0, [r7, #4]
 8013fbe:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8013fc0:	687b      	ldr	r3, [r7, #4]
 8013fc2:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8013fc4:	683b      	ldr	r3, [r7, #0]
 8013fc6:	881b      	ldrh	r3, [r3, #0]
 8013fc8:	68fa      	ldr	r2, [r7, #12]
 8013fca:	7812      	ldrb	r2, [r2, #0]
 8013fcc:	4413      	add	r3, r2
 8013fce:	b29a      	uxth	r2, r3
 8013fd0:	683b      	ldr	r3, [r7, #0]
 8013fd2:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8013fd4:	68fb      	ldr	r3, [r7, #12]
 8013fd6:	781b      	ldrb	r3, [r3, #0]
 8013fd8:	461a      	mov	r2, r3
 8013fda:	687b      	ldr	r3, [r7, #4]
 8013fdc:	4413      	add	r3, r2
 8013fde:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8013fe0:	68fb      	ldr	r3, [r7, #12]
}
 8013fe2:	4618      	mov	r0, r3
 8013fe4:	3714      	adds	r7, #20
 8013fe6:	46bd      	mov	sp, r7
 8013fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fec:	4770      	bx	lr

08013fee <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8013fee:	b480      	push	{r7}
 8013ff0:	b087      	sub	sp, #28
 8013ff2:	af00      	add	r7, sp, #0
 8013ff4:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8013ff6:	687b      	ldr	r3, [r7, #4]
 8013ff8:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8013ffa:	697b      	ldr	r3, [r7, #20]
 8013ffc:	781b      	ldrb	r3, [r3, #0]
 8013ffe:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8014000:	697b      	ldr	r3, [r7, #20]
 8014002:	3301      	adds	r3, #1
 8014004:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8014006:	697b      	ldr	r3, [r7, #20]
 8014008:	781b      	ldrb	r3, [r3, #0]
 801400a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 801400c:	8a3b      	ldrh	r3, [r7, #16]
 801400e:	021b      	lsls	r3, r3, #8
 8014010:	b21a      	sxth	r2, r3
 8014012:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8014016:	4313      	orrs	r3, r2
 8014018:	b21b      	sxth	r3, r3
 801401a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 801401c:	89fb      	ldrh	r3, [r7, #14]
}
 801401e:	4618      	mov	r0, r3
 8014020:	371c      	adds	r7, #28
 8014022:	46bd      	mov	sp, r7
 8014024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014028:	4770      	bx	lr
	...

0801402c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801402c:	b580      	push	{r7, lr}
 801402e:	b084      	sub	sp, #16
 8014030:	af00      	add	r7, sp, #0
 8014032:	6078      	str	r0, [r7, #4]
 8014034:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8014036:	2300      	movs	r3, #0
 8014038:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801403a:	683b      	ldr	r3, [r7, #0]
 801403c:	781b      	ldrb	r3, [r3, #0]
 801403e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8014042:	2b40      	cmp	r3, #64	@ 0x40
 8014044:	d005      	beq.n	8014052 <USBD_StdDevReq+0x26>
 8014046:	2b40      	cmp	r3, #64	@ 0x40
 8014048:	d857      	bhi.n	80140fa <USBD_StdDevReq+0xce>
 801404a:	2b00      	cmp	r3, #0
 801404c:	d00f      	beq.n	801406e <USBD_StdDevReq+0x42>
 801404e:	2b20      	cmp	r3, #32
 8014050:	d153      	bne.n	80140fa <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8014052:	687b      	ldr	r3, [r7, #4]
 8014054:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8014058:	687b      	ldr	r3, [r7, #4]
 801405a:	32ae      	adds	r2, #174	@ 0xae
 801405c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014060:	689b      	ldr	r3, [r3, #8]
 8014062:	6839      	ldr	r1, [r7, #0]
 8014064:	6878      	ldr	r0, [r7, #4]
 8014066:	4798      	blx	r3
 8014068:	4603      	mov	r3, r0
 801406a:	73fb      	strb	r3, [r7, #15]
      break;
 801406c:	e04a      	b.n	8014104 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801406e:	683b      	ldr	r3, [r7, #0]
 8014070:	785b      	ldrb	r3, [r3, #1]
 8014072:	2b09      	cmp	r3, #9
 8014074:	d83b      	bhi.n	80140ee <USBD_StdDevReq+0xc2>
 8014076:	a201      	add	r2, pc, #4	@ (adr r2, 801407c <USBD_StdDevReq+0x50>)
 8014078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801407c:	080140d1 	.word	0x080140d1
 8014080:	080140e5 	.word	0x080140e5
 8014084:	080140ef 	.word	0x080140ef
 8014088:	080140db 	.word	0x080140db
 801408c:	080140ef 	.word	0x080140ef
 8014090:	080140af 	.word	0x080140af
 8014094:	080140a5 	.word	0x080140a5
 8014098:	080140ef 	.word	0x080140ef
 801409c:	080140c7 	.word	0x080140c7
 80140a0:	080140b9 	.word	0x080140b9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80140a4:	6839      	ldr	r1, [r7, #0]
 80140a6:	6878      	ldr	r0, [r7, #4]
 80140a8:	f000 fa3c 	bl	8014524 <USBD_GetDescriptor>
          break;
 80140ac:	e024      	b.n	80140f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80140ae:	6839      	ldr	r1, [r7, #0]
 80140b0:	6878      	ldr	r0, [r7, #4]
 80140b2:	f000 fbcb 	bl	801484c <USBD_SetAddress>
          break;
 80140b6:	e01f      	b.n	80140f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80140b8:	6839      	ldr	r1, [r7, #0]
 80140ba:	6878      	ldr	r0, [r7, #4]
 80140bc:	f000 fc0a 	bl	80148d4 <USBD_SetConfig>
 80140c0:	4603      	mov	r3, r0
 80140c2:	73fb      	strb	r3, [r7, #15]
          break;
 80140c4:	e018      	b.n	80140f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80140c6:	6839      	ldr	r1, [r7, #0]
 80140c8:	6878      	ldr	r0, [r7, #4]
 80140ca:	f000 fcad 	bl	8014a28 <USBD_GetConfig>
          break;
 80140ce:	e013      	b.n	80140f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80140d0:	6839      	ldr	r1, [r7, #0]
 80140d2:	6878      	ldr	r0, [r7, #4]
 80140d4:	f000 fcde 	bl	8014a94 <USBD_GetStatus>
          break;
 80140d8:	e00e      	b.n	80140f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80140da:	6839      	ldr	r1, [r7, #0]
 80140dc:	6878      	ldr	r0, [r7, #4]
 80140de:	f000 fd0d 	bl	8014afc <USBD_SetFeature>
          break;
 80140e2:	e009      	b.n	80140f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80140e4:	6839      	ldr	r1, [r7, #0]
 80140e6:	6878      	ldr	r0, [r7, #4]
 80140e8:	f000 fd31 	bl	8014b4e <USBD_ClrFeature>
          break;
 80140ec:	e004      	b.n	80140f8 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80140ee:	6839      	ldr	r1, [r7, #0]
 80140f0:	6878      	ldr	r0, [r7, #4]
 80140f2:	f000 fd88 	bl	8014c06 <USBD_CtlError>
          break;
 80140f6:	bf00      	nop
      }
      break;
 80140f8:	e004      	b.n	8014104 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80140fa:	6839      	ldr	r1, [r7, #0]
 80140fc:	6878      	ldr	r0, [r7, #4]
 80140fe:	f000 fd82 	bl	8014c06 <USBD_CtlError>
      break;
 8014102:	bf00      	nop
  }

  return ret;
 8014104:	7bfb      	ldrb	r3, [r7, #15]
}
 8014106:	4618      	mov	r0, r3
 8014108:	3710      	adds	r7, #16
 801410a:	46bd      	mov	sp, r7
 801410c:	bd80      	pop	{r7, pc}
 801410e:	bf00      	nop

08014110 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014110:	b580      	push	{r7, lr}
 8014112:	b084      	sub	sp, #16
 8014114:	af00      	add	r7, sp, #0
 8014116:	6078      	str	r0, [r7, #4]
 8014118:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801411a:	2300      	movs	r3, #0
 801411c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801411e:	683b      	ldr	r3, [r7, #0]
 8014120:	781b      	ldrb	r3, [r3, #0]
 8014122:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8014126:	2b40      	cmp	r3, #64	@ 0x40
 8014128:	d005      	beq.n	8014136 <USBD_StdItfReq+0x26>
 801412a:	2b40      	cmp	r3, #64	@ 0x40
 801412c:	d852      	bhi.n	80141d4 <USBD_StdItfReq+0xc4>
 801412e:	2b00      	cmp	r3, #0
 8014130:	d001      	beq.n	8014136 <USBD_StdItfReq+0x26>
 8014132:	2b20      	cmp	r3, #32
 8014134:	d14e      	bne.n	80141d4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8014136:	687b      	ldr	r3, [r7, #4]
 8014138:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801413c:	b2db      	uxtb	r3, r3
 801413e:	3b01      	subs	r3, #1
 8014140:	2b02      	cmp	r3, #2
 8014142:	d840      	bhi.n	80141c6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8014144:	683b      	ldr	r3, [r7, #0]
 8014146:	889b      	ldrh	r3, [r3, #4]
 8014148:	b2db      	uxtb	r3, r3
 801414a:	2b01      	cmp	r3, #1
 801414c:	d836      	bhi.n	80141bc <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 801414e:	683b      	ldr	r3, [r7, #0]
 8014150:	889b      	ldrh	r3, [r3, #4]
 8014152:	b2db      	uxtb	r3, r3
 8014154:	4619      	mov	r1, r3
 8014156:	6878      	ldr	r0, [r7, #4]
 8014158:	f7ff fedb 	bl	8013f12 <USBD_CoreFindIF>
 801415c:	4603      	mov	r3, r0
 801415e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8014160:	7bbb      	ldrb	r3, [r7, #14]
 8014162:	2bff      	cmp	r3, #255	@ 0xff
 8014164:	d01d      	beq.n	80141a2 <USBD_StdItfReq+0x92>
 8014166:	7bbb      	ldrb	r3, [r7, #14]
 8014168:	2b00      	cmp	r3, #0
 801416a:	d11a      	bne.n	80141a2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 801416c:	7bba      	ldrb	r2, [r7, #14]
 801416e:	687b      	ldr	r3, [r7, #4]
 8014170:	32ae      	adds	r2, #174	@ 0xae
 8014172:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014176:	689b      	ldr	r3, [r3, #8]
 8014178:	2b00      	cmp	r3, #0
 801417a:	d00f      	beq.n	801419c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 801417c:	7bba      	ldrb	r2, [r7, #14]
 801417e:	687b      	ldr	r3, [r7, #4]
 8014180:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8014184:	7bba      	ldrb	r2, [r7, #14]
 8014186:	687b      	ldr	r3, [r7, #4]
 8014188:	32ae      	adds	r2, #174	@ 0xae
 801418a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801418e:	689b      	ldr	r3, [r3, #8]
 8014190:	6839      	ldr	r1, [r7, #0]
 8014192:	6878      	ldr	r0, [r7, #4]
 8014194:	4798      	blx	r3
 8014196:	4603      	mov	r3, r0
 8014198:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 801419a:	e004      	b.n	80141a6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 801419c:	2303      	movs	r3, #3
 801419e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80141a0:	e001      	b.n	80141a6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80141a2:	2303      	movs	r3, #3
 80141a4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80141a6:	683b      	ldr	r3, [r7, #0]
 80141a8:	88db      	ldrh	r3, [r3, #6]
 80141aa:	2b00      	cmp	r3, #0
 80141ac:	d110      	bne.n	80141d0 <USBD_StdItfReq+0xc0>
 80141ae:	7bfb      	ldrb	r3, [r7, #15]
 80141b0:	2b00      	cmp	r3, #0
 80141b2:	d10d      	bne.n	80141d0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80141b4:	6878      	ldr	r0, [r7, #4]
 80141b6:	f000 fdfd 	bl	8014db4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80141ba:	e009      	b.n	80141d0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80141bc:	6839      	ldr	r1, [r7, #0]
 80141be:	6878      	ldr	r0, [r7, #4]
 80141c0:	f000 fd21 	bl	8014c06 <USBD_CtlError>
          break;
 80141c4:	e004      	b.n	80141d0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80141c6:	6839      	ldr	r1, [r7, #0]
 80141c8:	6878      	ldr	r0, [r7, #4]
 80141ca:	f000 fd1c 	bl	8014c06 <USBD_CtlError>
          break;
 80141ce:	e000      	b.n	80141d2 <USBD_StdItfReq+0xc2>
          break;
 80141d0:	bf00      	nop
      }
      break;
 80141d2:	e004      	b.n	80141de <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80141d4:	6839      	ldr	r1, [r7, #0]
 80141d6:	6878      	ldr	r0, [r7, #4]
 80141d8:	f000 fd15 	bl	8014c06 <USBD_CtlError>
      break;
 80141dc:	bf00      	nop
  }

  return ret;
 80141de:	7bfb      	ldrb	r3, [r7, #15]
}
 80141e0:	4618      	mov	r0, r3
 80141e2:	3710      	adds	r7, #16
 80141e4:	46bd      	mov	sp, r7
 80141e6:	bd80      	pop	{r7, pc}

080141e8 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80141e8:	b580      	push	{r7, lr}
 80141ea:	b084      	sub	sp, #16
 80141ec:	af00      	add	r7, sp, #0
 80141ee:	6078      	str	r0, [r7, #4]
 80141f0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80141f2:	2300      	movs	r3, #0
 80141f4:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80141f6:	683b      	ldr	r3, [r7, #0]
 80141f8:	889b      	ldrh	r3, [r3, #4]
 80141fa:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80141fc:	683b      	ldr	r3, [r7, #0]
 80141fe:	781b      	ldrb	r3, [r3, #0]
 8014200:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8014204:	2b40      	cmp	r3, #64	@ 0x40
 8014206:	d007      	beq.n	8014218 <USBD_StdEPReq+0x30>
 8014208:	2b40      	cmp	r3, #64	@ 0x40
 801420a:	f200 817f 	bhi.w	801450c <USBD_StdEPReq+0x324>
 801420e:	2b00      	cmp	r3, #0
 8014210:	d02a      	beq.n	8014268 <USBD_StdEPReq+0x80>
 8014212:	2b20      	cmp	r3, #32
 8014214:	f040 817a 	bne.w	801450c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8014218:	7bbb      	ldrb	r3, [r7, #14]
 801421a:	4619      	mov	r1, r3
 801421c:	6878      	ldr	r0, [r7, #4]
 801421e:	f7ff fe85 	bl	8013f2c <USBD_CoreFindEP>
 8014222:	4603      	mov	r3, r0
 8014224:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8014226:	7b7b      	ldrb	r3, [r7, #13]
 8014228:	2bff      	cmp	r3, #255	@ 0xff
 801422a:	f000 8174 	beq.w	8014516 <USBD_StdEPReq+0x32e>
 801422e:	7b7b      	ldrb	r3, [r7, #13]
 8014230:	2b00      	cmp	r3, #0
 8014232:	f040 8170 	bne.w	8014516 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8014236:	7b7a      	ldrb	r2, [r7, #13]
 8014238:	687b      	ldr	r3, [r7, #4]
 801423a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 801423e:	7b7a      	ldrb	r2, [r7, #13]
 8014240:	687b      	ldr	r3, [r7, #4]
 8014242:	32ae      	adds	r2, #174	@ 0xae
 8014244:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014248:	689b      	ldr	r3, [r3, #8]
 801424a:	2b00      	cmp	r3, #0
 801424c:	f000 8163 	beq.w	8014516 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8014250:	7b7a      	ldrb	r2, [r7, #13]
 8014252:	687b      	ldr	r3, [r7, #4]
 8014254:	32ae      	adds	r2, #174	@ 0xae
 8014256:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801425a:	689b      	ldr	r3, [r3, #8]
 801425c:	6839      	ldr	r1, [r7, #0]
 801425e:	6878      	ldr	r0, [r7, #4]
 8014260:	4798      	blx	r3
 8014262:	4603      	mov	r3, r0
 8014264:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8014266:	e156      	b.n	8014516 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8014268:	683b      	ldr	r3, [r7, #0]
 801426a:	785b      	ldrb	r3, [r3, #1]
 801426c:	2b03      	cmp	r3, #3
 801426e:	d008      	beq.n	8014282 <USBD_StdEPReq+0x9a>
 8014270:	2b03      	cmp	r3, #3
 8014272:	f300 8145 	bgt.w	8014500 <USBD_StdEPReq+0x318>
 8014276:	2b00      	cmp	r3, #0
 8014278:	f000 809b 	beq.w	80143b2 <USBD_StdEPReq+0x1ca>
 801427c:	2b01      	cmp	r3, #1
 801427e:	d03c      	beq.n	80142fa <USBD_StdEPReq+0x112>
 8014280:	e13e      	b.n	8014500 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8014282:	687b      	ldr	r3, [r7, #4]
 8014284:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014288:	b2db      	uxtb	r3, r3
 801428a:	2b02      	cmp	r3, #2
 801428c:	d002      	beq.n	8014294 <USBD_StdEPReq+0xac>
 801428e:	2b03      	cmp	r3, #3
 8014290:	d016      	beq.n	80142c0 <USBD_StdEPReq+0xd8>
 8014292:	e02c      	b.n	80142ee <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8014294:	7bbb      	ldrb	r3, [r7, #14]
 8014296:	2b00      	cmp	r3, #0
 8014298:	d00d      	beq.n	80142b6 <USBD_StdEPReq+0xce>
 801429a:	7bbb      	ldrb	r3, [r7, #14]
 801429c:	2b80      	cmp	r3, #128	@ 0x80
 801429e:	d00a      	beq.n	80142b6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80142a0:	7bbb      	ldrb	r3, [r7, #14]
 80142a2:	4619      	mov	r1, r3
 80142a4:	6878      	ldr	r0, [r7, #4]
 80142a6:	f004 fe71 	bl	8018f8c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80142aa:	2180      	movs	r1, #128	@ 0x80
 80142ac:	6878      	ldr	r0, [r7, #4]
 80142ae:	f004 fe6d 	bl	8018f8c <USBD_LL_StallEP>
 80142b2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80142b4:	e020      	b.n	80142f8 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80142b6:	6839      	ldr	r1, [r7, #0]
 80142b8:	6878      	ldr	r0, [r7, #4]
 80142ba:	f000 fca4 	bl	8014c06 <USBD_CtlError>
              break;
 80142be:	e01b      	b.n	80142f8 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80142c0:	683b      	ldr	r3, [r7, #0]
 80142c2:	885b      	ldrh	r3, [r3, #2]
 80142c4:	2b00      	cmp	r3, #0
 80142c6:	d10e      	bne.n	80142e6 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80142c8:	7bbb      	ldrb	r3, [r7, #14]
 80142ca:	2b00      	cmp	r3, #0
 80142cc:	d00b      	beq.n	80142e6 <USBD_StdEPReq+0xfe>
 80142ce:	7bbb      	ldrb	r3, [r7, #14]
 80142d0:	2b80      	cmp	r3, #128	@ 0x80
 80142d2:	d008      	beq.n	80142e6 <USBD_StdEPReq+0xfe>
 80142d4:	683b      	ldr	r3, [r7, #0]
 80142d6:	88db      	ldrh	r3, [r3, #6]
 80142d8:	2b00      	cmp	r3, #0
 80142da:	d104      	bne.n	80142e6 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80142dc:	7bbb      	ldrb	r3, [r7, #14]
 80142de:	4619      	mov	r1, r3
 80142e0:	6878      	ldr	r0, [r7, #4]
 80142e2:	f004 fe53 	bl	8018f8c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80142e6:	6878      	ldr	r0, [r7, #4]
 80142e8:	f000 fd64 	bl	8014db4 <USBD_CtlSendStatus>

              break;
 80142ec:	e004      	b.n	80142f8 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80142ee:	6839      	ldr	r1, [r7, #0]
 80142f0:	6878      	ldr	r0, [r7, #4]
 80142f2:	f000 fc88 	bl	8014c06 <USBD_CtlError>
              break;
 80142f6:	bf00      	nop
          }
          break;
 80142f8:	e107      	b.n	801450a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80142fa:	687b      	ldr	r3, [r7, #4]
 80142fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014300:	b2db      	uxtb	r3, r3
 8014302:	2b02      	cmp	r3, #2
 8014304:	d002      	beq.n	801430c <USBD_StdEPReq+0x124>
 8014306:	2b03      	cmp	r3, #3
 8014308:	d016      	beq.n	8014338 <USBD_StdEPReq+0x150>
 801430a:	e04b      	b.n	80143a4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801430c:	7bbb      	ldrb	r3, [r7, #14]
 801430e:	2b00      	cmp	r3, #0
 8014310:	d00d      	beq.n	801432e <USBD_StdEPReq+0x146>
 8014312:	7bbb      	ldrb	r3, [r7, #14]
 8014314:	2b80      	cmp	r3, #128	@ 0x80
 8014316:	d00a      	beq.n	801432e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8014318:	7bbb      	ldrb	r3, [r7, #14]
 801431a:	4619      	mov	r1, r3
 801431c:	6878      	ldr	r0, [r7, #4]
 801431e:	f004 fe35 	bl	8018f8c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8014322:	2180      	movs	r1, #128	@ 0x80
 8014324:	6878      	ldr	r0, [r7, #4]
 8014326:	f004 fe31 	bl	8018f8c <USBD_LL_StallEP>
 801432a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801432c:	e040      	b.n	80143b0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 801432e:	6839      	ldr	r1, [r7, #0]
 8014330:	6878      	ldr	r0, [r7, #4]
 8014332:	f000 fc68 	bl	8014c06 <USBD_CtlError>
              break;
 8014336:	e03b      	b.n	80143b0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8014338:	683b      	ldr	r3, [r7, #0]
 801433a:	885b      	ldrh	r3, [r3, #2]
 801433c:	2b00      	cmp	r3, #0
 801433e:	d136      	bne.n	80143ae <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8014340:	7bbb      	ldrb	r3, [r7, #14]
 8014342:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8014346:	2b00      	cmp	r3, #0
 8014348:	d004      	beq.n	8014354 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 801434a:	7bbb      	ldrb	r3, [r7, #14]
 801434c:	4619      	mov	r1, r3
 801434e:	6878      	ldr	r0, [r7, #4]
 8014350:	f004 fe3b 	bl	8018fca <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8014354:	6878      	ldr	r0, [r7, #4]
 8014356:	f000 fd2d 	bl	8014db4 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 801435a:	7bbb      	ldrb	r3, [r7, #14]
 801435c:	4619      	mov	r1, r3
 801435e:	6878      	ldr	r0, [r7, #4]
 8014360:	f7ff fde4 	bl	8013f2c <USBD_CoreFindEP>
 8014364:	4603      	mov	r3, r0
 8014366:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8014368:	7b7b      	ldrb	r3, [r7, #13]
 801436a:	2bff      	cmp	r3, #255	@ 0xff
 801436c:	d01f      	beq.n	80143ae <USBD_StdEPReq+0x1c6>
 801436e:	7b7b      	ldrb	r3, [r7, #13]
 8014370:	2b00      	cmp	r3, #0
 8014372:	d11c      	bne.n	80143ae <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8014374:	7b7a      	ldrb	r2, [r7, #13]
 8014376:	687b      	ldr	r3, [r7, #4]
 8014378:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 801437c:	7b7a      	ldrb	r2, [r7, #13]
 801437e:	687b      	ldr	r3, [r7, #4]
 8014380:	32ae      	adds	r2, #174	@ 0xae
 8014382:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014386:	689b      	ldr	r3, [r3, #8]
 8014388:	2b00      	cmp	r3, #0
 801438a:	d010      	beq.n	80143ae <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 801438c:	7b7a      	ldrb	r2, [r7, #13]
 801438e:	687b      	ldr	r3, [r7, #4]
 8014390:	32ae      	adds	r2, #174	@ 0xae
 8014392:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014396:	689b      	ldr	r3, [r3, #8]
 8014398:	6839      	ldr	r1, [r7, #0]
 801439a:	6878      	ldr	r0, [r7, #4]
 801439c:	4798      	blx	r3
 801439e:	4603      	mov	r3, r0
 80143a0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80143a2:	e004      	b.n	80143ae <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80143a4:	6839      	ldr	r1, [r7, #0]
 80143a6:	6878      	ldr	r0, [r7, #4]
 80143a8:	f000 fc2d 	bl	8014c06 <USBD_CtlError>
              break;
 80143ac:	e000      	b.n	80143b0 <USBD_StdEPReq+0x1c8>
              break;
 80143ae:	bf00      	nop
          }
          break;
 80143b0:	e0ab      	b.n	801450a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80143b2:	687b      	ldr	r3, [r7, #4]
 80143b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80143b8:	b2db      	uxtb	r3, r3
 80143ba:	2b02      	cmp	r3, #2
 80143bc:	d002      	beq.n	80143c4 <USBD_StdEPReq+0x1dc>
 80143be:	2b03      	cmp	r3, #3
 80143c0:	d032      	beq.n	8014428 <USBD_StdEPReq+0x240>
 80143c2:	e097      	b.n	80144f4 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80143c4:	7bbb      	ldrb	r3, [r7, #14]
 80143c6:	2b00      	cmp	r3, #0
 80143c8:	d007      	beq.n	80143da <USBD_StdEPReq+0x1f2>
 80143ca:	7bbb      	ldrb	r3, [r7, #14]
 80143cc:	2b80      	cmp	r3, #128	@ 0x80
 80143ce:	d004      	beq.n	80143da <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80143d0:	6839      	ldr	r1, [r7, #0]
 80143d2:	6878      	ldr	r0, [r7, #4]
 80143d4:	f000 fc17 	bl	8014c06 <USBD_CtlError>
                break;
 80143d8:	e091      	b.n	80144fe <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80143da:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80143de:	2b00      	cmp	r3, #0
 80143e0:	da0b      	bge.n	80143fa <USBD_StdEPReq+0x212>
 80143e2:	7bbb      	ldrb	r3, [r7, #14]
 80143e4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80143e8:	4613      	mov	r3, r2
 80143ea:	009b      	lsls	r3, r3, #2
 80143ec:	4413      	add	r3, r2
 80143ee:	009b      	lsls	r3, r3, #2
 80143f0:	3310      	adds	r3, #16
 80143f2:	687a      	ldr	r2, [r7, #4]
 80143f4:	4413      	add	r3, r2
 80143f6:	3304      	adds	r3, #4
 80143f8:	e00b      	b.n	8014412 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80143fa:	7bbb      	ldrb	r3, [r7, #14]
 80143fc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8014400:	4613      	mov	r3, r2
 8014402:	009b      	lsls	r3, r3, #2
 8014404:	4413      	add	r3, r2
 8014406:	009b      	lsls	r3, r3, #2
 8014408:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801440c:	687a      	ldr	r2, [r7, #4]
 801440e:	4413      	add	r3, r2
 8014410:	3304      	adds	r3, #4
 8014412:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8014414:	68bb      	ldr	r3, [r7, #8]
 8014416:	2200      	movs	r2, #0
 8014418:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801441a:	68bb      	ldr	r3, [r7, #8]
 801441c:	2202      	movs	r2, #2
 801441e:	4619      	mov	r1, r3
 8014420:	6878      	ldr	r0, [r7, #4]
 8014422:	f000 fc6d 	bl	8014d00 <USBD_CtlSendData>
              break;
 8014426:	e06a      	b.n	80144fe <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8014428:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801442c:	2b00      	cmp	r3, #0
 801442e:	da11      	bge.n	8014454 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8014430:	7bbb      	ldrb	r3, [r7, #14]
 8014432:	f003 020f 	and.w	r2, r3, #15
 8014436:	6879      	ldr	r1, [r7, #4]
 8014438:	4613      	mov	r3, r2
 801443a:	009b      	lsls	r3, r3, #2
 801443c:	4413      	add	r3, r2
 801443e:	009b      	lsls	r3, r3, #2
 8014440:	440b      	add	r3, r1
 8014442:	3324      	adds	r3, #36	@ 0x24
 8014444:	881b      	ldrh	r3, [r3, #0]
 8014446:	2b00      	cmp	r3, #0
 8014448:	d117      	bne.n	801447a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 801444a:	6839      	ldr	r1, [r7, #0]
 801444c:	6878      	ldr	r0, [r7, #4]
 801444e:	f000 fbda 	bl	8014c06 <USBD_CtlError>
                  break;
 8014452:	e054      	b.n	80144fe <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8014454:	7bbb      	ldrb	r3, [r7, #14]
 8014456:	f003 020f 	and.w	r2, r3, #15
 801445a:	6879      	ldr	r1, [r7, #4]
 801445c:	4613      	mov	r3, r2
 801445e:	009b      	lsls	r3, r3, #2
 8014460:	4413      	add	r3, r2
 8014462:	009b      	lsls	r3, r3, #2
 8014464:	440b      	add	r3, r1
 8014466:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801446a:	881b      	ldrh	r3, [r3, #0]
 801446c:	2b00      	cmp	r3, #0
 801446e:	d104      	bne.n	801447a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8014470:	6839      	ldr	r1, [r7, #0]
 8014472:	6878      	ldr	r0, [r7, #4]
 8014474:	f000 fbc7 	bl	8014c06 <USBD_CtlError>
                  break;
 8014478:	e041      	b.n	80144fe <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801447a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801447e:	2b00      	cmp	r3, #0
 8014480:	da0b      	bge.n	801449a <USBD_StdEPReq+0x2b2>
 8014482:	7bbb      	ldrb	r3, [r7, #14]
 8014484:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8014488:	4613      	mov	r3, r2
 801448a:	009b      	lsls	r3, r3, #2
 801448c:	4413      	add	r3, r2
 801448e:	009b      	lsls	r3, r3, #2
 8014490:	3310      	adds	r3, #16
 8014492:	687a      	ldr	r2, [r7, #4]
 8014494:	4413      	add	r3, r2
 8014496:	3304      	adds	r3, #4
 8014498:	e00b      	b.n	80144b2 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801449a:	7bbb      	ldrb	r3, [r7, #14]
 801449c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80144a0:	4613      	mov	r3, r2
 80144a2:	009b      	lsls	r3, r3, #2
 80144a4:	4413      	add	r3, r2
 80144a6:	009b      	lsls	r3, r3, #2
 80144a8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80144ac:	687a      	ldr	r2, [r7, #4]
 80144ae:	4413      	add	r3, r2
 80144b0:	3304      	adds	r3, #4
 80144b2:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80144b4:	7bbb      	ldrb	r3, [r7, #14]
 80144b6:	2b00      	cmp	r3, #0
 80144b8:	d002      	beq.n	80144c0 <USBD_StdEPReq+0x2d8>
 80144ba:	7bbb      	ldrb	r3, [r7, #14]
 80144bc:	2b80      	cmp	r3, #128	@ 0x80
 80144be:	d103      	bne.n	80144c8 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80144c0:	68bb      	ldr	r3, [r7, #8]
 80144c2:	2200      	movs	r2, #0
 80144c4:	601a      	str	r2, [r3, #0]
 80144c6:	e00e      	b.n	80144e6 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80144c8:	7bbb      	ldrb	r3, [r7, #14]
 80144ca:	4619      	mov	r1, r3
 80144cc:	6878      	ldr	r0, [r7, #4]
 80144ce:	f004 fd9b 	bl	8019008 <USBD_LL_IsStallEP>
 80144d2:	4603      	mov	r3, r0
 80144d4:	2b00      	cmp	r3, #0
 80144d6:	d003      	beq.n	80144e0 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80144d8:	68bb      	ldr	r3, [r7, #8]
 80144da:	2201      	movs	r2, #1
 80144dc:	601a      	str	r2, [r3, #0]
 80144de:	e002      	b.n	80144e6 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80144e0:	68bb      	ldr	r3, [r7, #8]
 80144e2:	2200      	movs	r2, #0
 80144e4:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80144e6:	68bb      	ldr	r3, [r7, #8]
 80144e8:	2202      	movs	r2, #2
 80144ea:	4619      	mov	r1, r3
 80144ec:	6878      	ldr	r0, [r7, #4]
 80144ee:	f000 fc07 	bl	8014d00 <USBD_CtlSendData>
              break;
 80144f2:	e004      	b.n	80144fe <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 80144f4:	6839      	ldr	r1, [r7, #0]
 80144f6:	6878      	ldr	r0, [r7, #4]
 80144f8:	f000 fb85 	bl	8014c06 <USBD_CtlError>
              break;
 80144fc:	bf00      	nop
          }
          break;
 80144fe:	e004      	b.n	801450a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8014500:	6839      	ldr	r1, [r7, #0]
 8014502:	6878      	ldr	r0, [r7, #4]
 8014504:	f000 fb7f 	bl	8014c06 <USBD_CtlError>
          break;
 8014508:	bf00      	nop
      }
      break;
 801450a:	e005      	b.n	8014518 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 801450c:	6839      	ldr	r1, [r7, #0]
 801450e:	6878      	ldr	r0, [r7, #4]
 8014510:	f000 fb79 	bl	8014c06 <USBD_CtlError>
      break;
 8014514:	e000      	b.n	8014518 <USBD_StdEPReq+0x330>
      break;
 8014516:	bf00      	nop
  }

  return ret;
 8014518:	7bfb      	ldrb	r3, [r7, #15]
}
 801451a:	4618      	mov	r0, r3
 801451c:	3710      	adds	r7, #16
 801451e:	46bd      	mov	sp, r7
 8014520:	bd80      	pop	{r7, pc}
	...

08014524 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014524:	b580      	push	{r7, lr}
 8014526:	b084      	sub	sp, #16
 8014528:	af00      	add	r7, sp, #0
 801452a:	6078      	str	r0, [r7, #4]
 801452c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801452e:	2300      	movs	r3, #0
 8014530:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8014532:	2300      	movs	r3, #0
 8014534:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8014536:	2300      	movs	r3, #0
 8014538:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 801453a:	683b      	ldr	r3, [r7, #0]
 801453c:	885b      	ldrh	r3, [r3, #2]
 801453e:	0a1b      	lsrs	r3, r3, #8
 8014540:	b29b      	uxth	r3, r3
 8014542:	3b01      	subs	r3, #1
 8014544:	2b0e      	cmp	r3, #14
 8014546:	f200 8152 	bhi.w	80147ee <USBD_GetDescriptor+0x2ca>
 801454a:	a201      	add	r2, pc, #4	@ (adr r2, 8014550 <USBD_GetDescriptor+0x2c>)
 801454c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014550:	080145c1 	.word	0x080145c1
 8014554:	080145d9 	.word	0x080145d9
 8014558:	08014619 	.word	0x08014619
 801455c:	080147ef 	.word	0x080147ef
 8014560:	080147ef 	.word	0x080147ef
 8014564:	0801478f 	.word	0x0801478f
 8014568:	080147bb 	.word	0x080147bb
 801456c:	080147ef 	.word	0x080147ef
 8014570:	080147ef 	.word	0x080147ef
 8014574:	080147ef 	.word	0x080147ef
 8014578:	080147ef 	.word	0x080147ef
 801457c:	080147ef 	.word	0x080147ef
 8014580:	080147ef 	.word	0x080147ef
 8014584:	080147ef 	.word	0x080147ef
 8014588:	0801458d 	.word	0x0801458d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 801458c:	687b      	ldr	r3, [r7, #4]
 801458e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014592:	69db      	ldr	r3, [r3, #28]
 8014594:	2b00      	cmp	r3, #0
 8014596:	d00b      	beq.n	80145b0 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8014598:	687b      	ldr	r3, [r7, #4]
 801459a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801459e:	69db      	ldr	r3, [r3, #28]
 80145a0:	687a      	ldr	r2, [r7, #4]
 80145a2:	7c12      	ldrb	r2, [r2, #16]
 80145a4:	f107 0108 	add.w	r1, r7, #8
 80145a8:	4610      	mov	r0, r2
 80145aa:	4798      	blx	r3
 80145ac:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80145ae:	e126      	b.n	80147fe <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80145b0:	6839      	ldr	r1, [r7, #0]
 80145b2:	6878      	ldr	r0, [r7, #4]
 80145b4:	f000 fb27 	bl	8014c06 <USBD_CtlError>
        err++;
 80145b8:	7afb      	ldrb	r3, [r7, #11]
 80145ba:	3301      	adds	r3, #1
 80145bc:	72fb      	strb	r3, [r7, #11]
      break;
 80145be:	e11e      	b.n	80147fe <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80145c0:	687b      	ldr	r3, [r7, #4]
 80145c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80145c6:	681b      	ldr	r3, [r3, #0]
 80145c8:	687a      	ldr	r2, [r7, #4]
 80145ca:	7c12      	ldrb	r2, [r2, #16]
 80145cc:	f107 0108 	add.w	r1, r7, #8
 80145d0:	4610      	mov	r0, r2
 80145d2:	4798      	blx	r3
 80145d4:	60f8      	str	r0, [r7, #12]
      break;
 80145d6:	e112      	b.n	80147fe <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80145d8:	687b      	ldr	r3, [r7, #4]
 80145da:	7c1b      	ldrb	r3, [r3, #16]
 80145dc:	2b00      	cmp	r3, #0
 80145de:	d10d      	bne.n	80145fc <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80145e0:	687b      	ldr	r3, [r7, #4]
 80145e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80145e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80145e8:	f107 0208 	add.w	r2, r7, #8
 80145ec:	4610      	mov	r0, r2
 80145ee:	4798      	blx	r3
 80145f0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80145f2:	68fb      	ldr	r3, [r7, #12]
 80145f4:	3301      	adds	r3, #1
 80145f6:	2202      	movs	r2, #2
 80145f8:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80145fa:	e100      	b.n	80147fe <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80145fc:	687b      	ldr	r3, [r7, #4]
 80145fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014604:	f107 0208 	add.w	r2, r7, #8
 8014608:	4610      	mov	r0, r2
 801460a:	4798      	blx	r3
 801460c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801460e:	68fb      	ldr	r3, [r7, #12]
 8014610:	3301      	adds	r3, #1
 8014612:	2202      	movs	r2, #2
 8014614:	701a      	strb	r2, [r3, #0]
      break;
 8014616:	e0f2      	b.n	80147fe <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8014618:	683b      	ldr	r3, [r7, #0]
 801461a:	885b      	ldrh	r3, [r3, #2]
 801461c:	b2db      	uxtb	r3, r3
 801461e:	2b05      	cmp	r3, #5
 8014620:	f200 80ac 	bhi.w	801477c <USBD_GetDescriptor+0x258>
 8014624:	a201      	add	r2, pc, #4	@ (adr r2, 801462c <USBD_GetDescriptor+0x108>)
 8014626:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801462a:	bf00      	nop
 801462c:	08014645 	.word	0x08014645
 8014630:	08014679 	.word	0x08014679
 8014634:	080146ad 	.word	0x080146ad
 8014638:	080146e1 	.word	0x080146e1
 801463c:	08014715 	.word	0x08014715
 8014640:	08014749 	.word	0x08014749
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8014644:	687b      	ldr	r3, [r7, #4]
 8014646:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801464a:	685b      	ldr	r3, [r3, #4]
 801464c:	2b00      	cmp	r3, #0
 801464e:	d00b      	beq.n	8014668 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8014650:	687b      	ldr	r3, [r7, #4]
 8014652:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014656:	685b      	ldr	r3, [r3, #4]
 8014658:	687a      	ldr	r2, [r7, #4]
 801465a:	7c12      	ldrb	r2, [r2, #16]
 801465c:	f107 0108 	add.w	r1, r7, #8
 8014660:	4610      	mov	r0, r2
 8014662:	4798      	blx	r3
 8014664:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014666:	e091      	b.n	801478c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014668:	6839      	ldr	r1, [r7, #0]
 801466a:	6878      	ldr	r0, [r7, #4]
 801466c:	f000 facb 	bl	8014c06 <USBD_CtlError>
            err++;
 8014670:	7afb      	ldrb	r3, [r7, #11]
 8014672:	3301      	adds	r3, #1
 8014674:	72fb      	strb	r3, [r7, #11]
          break;
 8014676:	e089      	b.n	801478c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8014678:	687b      	ldr	r3, [r7, #4]
 801467a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801467e:	689b      	ldr	r3, [r3, #8]
 8014680:	2b00      	cmp	r3, #0
 8014682:	d00b      	beq.n	801469c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8014684:	687b      	ldr	r3, [r7, #4]
 8014686:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801468a:	689b      	ldr	r3, [r3, #8]
 801468c:	687a      	ldr	r2, [r7, #4]
 801468e:	7c12      	ldrb	r2, [r2, #16]
 8014690:	f107 0108 	add.w	r1, r7, #8
 8014694:	4610      	mov	r0, r2
 8014696:	4798      	blx	r3
 8014698:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801469a:	e077      	b.n	801478c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801469c:	6839      	ldr	r1, [r7, #0]
 801469e:	6878      	ldr	r0, [r7, #4]
 80146a0:	f000 fab1 	bl	8014c06 <USBD_CtlError>
            err++;
 80146a4:	7afb      	ldrb	r3, [r7, #11]
 80146a6:	3301      	adds	r3, #1
 80146a8:	72fb      	strb	r3, [r7, #11]
          break;
 80146aa:	e06f      	b.n	801478c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80146ac:	687b      	ldr	r3, [r7, #4]
 80146ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80146b2:	68db      	ldr	r3, [r3, #12]
 80146b4:	2b00      	cmp	r3, #0
 80146b6:	d00b      	beq.n	80146d0 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80146b8:	687b      	ldr	r3, [r7, #4]
 80146ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80146be:	68db      	ldr	r3, [r3, #12]
 80146c0:	687a      	ldr	r2, [r7, #4]
 80146c2:	7c12      	ldrb	r2, [r2, #16]
 80146c4:	f107 0108 	add.w	r1, r7, #8
 80146c8:	4610      	mov	r0, r2
 80146ca:	4798      	blx	r3
 80146cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80146ce:	e05d      	b.n	801478c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80146d0:	6839      	ldr	r1, [r7, #0]
 80146d2:	6878      	ldr	r0, [r7, #4]
 80146d4:	f000 fa97 	bl	8014c06 <USBD_CtlError>
            err++;
 80146d8:	7afb      	ldrb	r3, [r7, #11]
 80146da:	3301      	adds	r3, #1
 80146dc:	72fb      	strb	r3, [r7, #11]
          break;
 80146de:	e055      	b.n	801478c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80146e0:	687b      	ldr	r3, [r7, #4]
 80146e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80146e6:	691b      	ldr	r3, [r3, #16]
 80146e8:	2b00      	cmp	r3, #0
 80146ea:	d00b      	beq.n	8014704 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80146ec:	687b      	ldr	r3, [r7, #4]
 80146ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80146f2:	691b      	ldr	r3, [r3, #16]
 80146f4:	687a      	ldr	r2, [r7, #4]
 80146f6:	7c12      	ldrb	r2, [r2, #16]
 80146f8:	f107 0108 	add.w	r1, r7, #8
 80146fc:	4610      	mov	r0, r2
 80146fe:	4798      	blx	r3
 8014700:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014702:	e043      	b.n	801478c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014704:	6839      	ldr	r1, [r7, #0]
 8014706:	6878      	ldr	r0, [r7, #4]
 8014708:	f000 fa7d 	bl	8014c06 <USBD_CtlError>
            err++;
 801470c:	7afb      	ldrb	r3, [r7, #11]
 801470e:	3301      	adds	r3, #1
 8014710:	72fb      	strb	r3, [r7, #11]
          break;
 8014712:	e03b      	b.n	801478c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8014714:	687b      	ldr	r3, [r7, #4]
 8014716:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801471a:	695b      	ldr	r3, [r3, #20]
 801471c:	2b00      	cmp	r3, #0
 801471e:	d00b      	beq.n	8014738 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8014720:	687b      	ldr	r3, [r7, #4]
 8014722:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014726:	695b      	ldr	r3, [r3, #20]
 8014728:	687a      	ldr	r2, [r7, #4]
 801472a:	7c12      	ldrb	r2, [r2, #16]
 801472c:	f107 0108 	add.w	r1, r7, #8
 8014730:	4610      	mov	r0, r2
 8014732:	4798      	blx	r3
 8014734:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014736:	e029      	b.n	801478c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014738:	6839      	ldr	r1, [r7, #0]
 801473a:	6878      	ldr	r0, [r7, #4]
 801473c:	f000 fa63 	bl	8014c06 <USBD_CtlError>
            err++;
 8014740:	7afb      	ldrb	r3, [r7, #11]
 8014742:	3301      	adds	r3, #1
 8014744:	72fb      	strb	r3, [r7, #11]
          break;
 8014746:	e021      	b.n	801478c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8014748:	687b      	ldr	r3, [r7, #4]
 801474a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801474e:	699b      	ldr	r3, [r3, #24]
 8014750:	2b00      	cmp	r3, #0
 8014752:	d00b      	beq.n	801476c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8014754:	687b      	ldr	r3, [r7, #4]
 8014756:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801475a:	699b      	ldr	r3, [r3, #24]
 801475c:	687a      	ldr	r2, [r7, #4]
 801475e:	7c12      	ldrb	r2, [r2, #16]
 8014760:	f107 0108 	add.w	r1, r7, #8
 8014764:	4610      	mov	r0, r2
 8014766:	4798      	blx	r3
 8014768:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801476a:	e00f      	b.n	801478c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801476c:	6839      	ldr	r1, [r7, #0]
 801476e:	6878      	ldr	r0, [r7, #4]
 8014770:	f000 fa49 	bl	8014c06 <USBD_CtlError>
            err++;
 8014774:	7afb      	ldrb	r3, [r7, #11]
 8014776:	3301      	adds	r3, #1
 8014778:	72fb      	strb	r3, [r7, #11]
          break;
 801477a:	e007      	b.n	801478c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 801477c:	6839      	ldr	r1, [r7, #0]
 801477e:	6878      	ldr	r0, [r7, #4]
 8014780:	f000 fa41 	bl	8014c06 <USBD_CtlError>
          err++;
 8014784:	7afb      	ldrb	r3, [r7, #11]
 8014786:	3301      	adds	r3, #1
 8014788:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 801478a:	bf00      	nop
      }
      break;
 801478c:	e037      	b.n	80147fe <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801478e:	687b      	ldr	r3, [r7, #4]
 8014790:	7c1b      	ldrb	r3, [r3, #16]
 8014792:	2b00      	cmp	r3, #0
 8014794:	d109      	bne.n	80147aa <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8014796:	687b      	ldr	r3, [r7, #4]
 8014798:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801479c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801479e:	f107 0208 	add.w	r2, r7, #8
 80147a2:	4610      	mov	r0, r2
 80147a4:	4798      	blx	r3
 80147a6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80147a8:	e029      	b.n	80147fe <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80147aa:	6839      	ldr	r1, [r7, #0]
 80147ac:	6878      	ldr	r0, [r7, #4]
 80147ae:	f000 fa2a 	bl	8014c06 <USBD_CtlError>
        err++;
 80147b2:	7afb      	ldrb	r3, [r7, #11]
 80147b4:	3301      	adds	r3, #1
 80147b6:	72fb      	strb	r3, [r7, #11]
      break;
 80147b8:	e021      	b.n	80147fe <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80147ba:	687b      	ldr	r3, [r7, #4]
 80147bc:	7c1b      	ldrb	r3, [r3, #16]
 80147be:	2b00      	cmp	r3, #0
 80147c0:	d10d      	bne.n	80147de <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80147c2:	687b      	ldr	r3, [r7, #4]
 80147c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80147c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80147ca:	f107 0208 	add.w	r2, r7, #8
 80147ce:	4610      	mov	r0, r2
 80147d0:	4798      	blx	r3
 80147d2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80147d4:	68fb      	ldr	r3, [r7, #12]
 80147d6:	3301      	adds	r3, #1
 80147d8:	2207      	movs	r2, #7
 80147da:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80147dc:	e00f      	b.n	80147fe <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80147de:	6839      	ldr	r1, [r7, #0]
 80147e0:	6878      	ldr	r0, [r7, #4]
 80147e2:	f000 fa10 	bl	8014c06 <USBD_CtlError>
        err++;
 80147e6:	7afb      	ldrb	r3, [r7, #11]
 80147e8:	3301      	adds	r3, #1
 80147ea:	72fb      	strb	r3, [r7, #11]
      break;
 80147ec:	e007      	b.n	80147fe <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80147ee:	6839      	ldr	r1, [r7, #0]
 80147f0:	6878      	ldr	r0, [r7, #4]
 80147f2:	f000 fa08 	bl	8014c06 <USBD_CtlError>
      err++;
 80147f6:	7afb      	ldrb	r3, [r7, #11]
 80147f8:	3301      	adds	r3, #1
 80147fa:	72fb      	strb	r3, [r7, #11]
      break;
 80147fc:	bf00      	nop
  }

  if (err != 0U)
 80147fe:	7afb      	ldrb	r3, [r7, #11]
 8014800:	2b00      	cmp	r3, #0
 8014802:	d11e      	bne.n	8014842 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8014804:	683b      	ldr	r3, [r7, #0]
 8014806:	88db      	ldrh	r3, [r3, #6]
 8014808:	2b00      	cmp	r3, #0
 801480a:	d016      	beq.n	801483a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 801480c:	893b      	ldrh	r3, [r7, #8]
 801480e:	2b00      	cmp	r3, #0
 8014810:	d00e      	beq.n	8014830 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8014812:	683b      	ldr	r3, [r7, #0]
 8014814:	88da      	ldrh	r2, [r3, #6]
 8014816:	893b      	ldrh	r3, [r7, #8]
 8014818:	4293      	cmp	r3, r2
 801481a:	bf28      	it	cs
 801481c:	4613      	movcs	r3, r2
 801481e:	b29b      	uxth	r3, r3
 8014820:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8014822:	893b      	ldrh	r3, [r7, #8]
 8014824:	461a      	mov	r2, r3
 8014826:	68f9      	ldr	r1, [r7, #12]
 8014828:	6878      	ldr	r0, [r7, #4]
 801482a:	f000 fa69 	bl	8014d00 <USBD_CtlSendData>
 801482e:	e009      	b.n	8014844 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8014830:	6839      	ldr	r1, [r7, #0]
 8014832:	6878      	ldr	r0, [r7, #4]
 8014834:	f000 f9e7 	bl	8014c06 <USBD_CtlError>
 8014838:	e004      	b.n	8014844 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 801483a:	6878      	ldr	r0, [r7, #4]
 801483c:	f000 faba 	bl	8014db4 <USBD_CtlSendStatus>
 8014840:	e000      	b.n	8014844 <USBD_GetDescriptor+0x320>
    return;
 8014842:	bf00      	nop
  }
}
 8014844:	3710      	adds	r7, #16
 8014846:	46bd      	mov	sp, r7
 8014848:	bd80      	pop	{r7, pc}
 801484a:	bf00      	nop

0801484c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801484c:	b580      	push	{r7, lr}
 801484e:	b084      	sub	sp, #16
 8014850:	af00      	add	r7, sp, #0
 8014852:	6078      	str	r0, [r7, #4]
 8014854:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8014856:	683b      	ldr	r3, [r7, #0]
 8014858:	889b      	ldrh	r3, [r3, #4]
 801485a:	2b00      	cmp	r3, #0
 801485c:	d131      	bne.n	80148c2 <USBD_SetAddress+0x76>
 801485e:	683b      	ldr	r3, [r7, #0]
 8014860:	88db      	ldrh	r3, [r3, #6]
 8014862:	2b00      	cmp	r3, #0
 8014864:	d12d      	bne.n	80148c2 <USBD_SetAddress+0x76>
 8014866:	683b      	ldr	r3, [r7, #0]
 8014868:	885b      	ldrh	r3, [r3, #2]
 801486a:	2b7f      	cmp	r3, #127	@ 0x7f
 801486c:	d829      	bhi.n	80148c2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801486e:	683b      	ldr	r3, [r7, #0]
 8014870:	885b      	ldrh	r3, [r3, #2]
 8014872:	b2db      	uxtb	r3, r3
 8014874:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8014878:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801487a:	687b      	ldr	r3, [r7, #4]
 801487c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014880:	b2db      	uxtb	r3, r3
 8014882:	2b03      	cmp	r3, #3
 8014884:	d104      	bne.n	8014890 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8014886:	6839      	ldr	r1, [r7, #0]
 8014888:	6878      	ldr	r0, [r7, #4]
 801488a:	f000 f9bc 	bl	8014c06 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801488e:	e01d      	b.n	80148cc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8014890:	687b      	ldr	r3, [r7, #4]
 8014892:	7bfa      	ldrb	r2, [r7, #15]
 8014894:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8014898:	7bfb      	ldrb	r3, [r7, #15]
 801489a:	4619      	mov	r1, r3
 801489c:	6878      	ldr	r0, [r7, #4]
 801489e:	f004 fbdf 	bl	8019060 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80148a2:	6878      	ldr	r0, [r7, #4]
 80148a4:	f000 fa86 	bl	8014db4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80148a8:	7bfb      	ldrb	r3, [r7, #15]
 80148aa:	2b00      	cmp	r3, #0
 80148ac:	d004      	beq.n	80148b8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80148ae:	687b      	ldr	r3, [r7, #4]
 80148b0:	2202      	movs	r2, #2
 80148b2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80148b6:	e009      	b.n	80148cc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80148b8:	687b      	ldr	r3, [r7, #4]
 80148ba:	2201      	movs	r2, #1
 80148bc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80148c0:	e004      	b.n	80148cc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80148c2:	6839      	ldr	r1, [r7, #0]
 80148c4:	6878      	ldr	r0, [r7, #4]
 80148c6:	f000 f99e 	bl	8014c06 <USBD_CtlError>
  }
}
 80148ca:	bf00      	nop
 80148cc:	bf00      	nop
 80148ce:	3710      	adds	r7, #16
 80148d0:	46bd      	mov	sp, r7
 80148d2:	bd80      	pop	{r7, pc}

080148d4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80148d4:	b580      	push	{r7, lr}
 80148d6:	b084      	sub	sp, #16
 80148d8:	af00      	add	r7, sp, #0
 80148da:	6078      	str	r0, [r7, #4]
 80148dc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80148de:	2300      	movs	r3, #0
 80148e0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80148e2:	683b      	ldr	r3, [r7, #0]
 80148e4:	885b      	ldrh	r3, [r3, #2]
 80148e6:	b2da      	uxtb	r2, r3
 80148e8:	4b4e      	ldr	r3, [pc, #312]	@ (8014a24 <USBD_SetConfig+0x150>)
 80148ea:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80148ec:	4b4d      	ldr	r3, [pc, #308]	@ (8014a24 <USBD_SetConfig+0x150>)
 80148ee:	781b      	ldrb	r3, [r3, #0]
 80148f0:	2b01      	cmp	r3, #1
 80148f2:	d905      	bls.n	8014900 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80148f4:	6839      	ldr	r1, [r7, #0]
 80148f6:	6878      	ldr	r0, [r7, #4]
 80148f8:	f000 f985 	bl	8014c06 <USBD_CtlError>
    return USBD_FAIL;
 80148fc:	2303      	movs	r3, #3
 80148fe:	e08c      	b.n	8014a1a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8014900:	687b      	ldr	r3, [r7, #4]
 8014902:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014906:	b2db      	uxtb	r3, r3
 8014908:	2b02      	cmp	r3, #2
 801490a:	d002      	beq.n	8014912 <USBD_SetConfig+0x3e>
 801490c:	2b03      	cmp	r3, #3
 801490e:	d029      	beq.n	8014964 <USBD_SetConfig+0x90>
 8014910:	e075      	b.n	80149fe <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8014912:	4b44      	ldr	r3, [pc, #272]	@ (8014a24 <USBD_SetConfig+0x150>)
 8014914:	781b      	ldrb	r3, [r3, #0]
 8014916:	2b00      	cmp	r3, #0
 8014918:	d020      	beq.n	801495c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 801491a:	4b42      	ldr	r3, [pc, #264]	@ (8014a24 <USBD_SetConfig+0x150>)
 801491c:	781b      	ldrb	r3, [r3, #0]
 801491e:	461a      	mov	r2, r3
 8014920:	687b      	ldr	r3, [r7, #4]
 8014922:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8014924:	4b3f      	ldr	r3, [pc, #252]	@ (8014a24 <USBD_SetConfig+0x150>)
 8014926:	781b      	ldrb	r3, [r3, #0]
 8014928:	4619      	mov	r1, r3
 801492a:	6878      	ldr	r0, [r7, #4]
 801492c:	f7ff f84b 	bl	80139c6 <USBD_SetClassConfig>
 8014930:	4603      	mov	r3, r0
 8014932:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8014934:	7bfb      	ldrb	r3, [r7, #15]
 8014936:	2b00      	cmp	r3, #0
 8014938:	d008      	beq.n	801494c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 801493a:	6839      	ldr	r1, [r7, #0]
 801493c:	6878      	ldr	r0, [r7, #4]
 801493e:	f000 f962 	bl	8014c06 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8014942:	687b      	ldr	r3, [r7, #4]
 8014944:	2202      	movs	r2, #2
 8014946:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801494a:	e065      	b.n	8014a18 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801494c:	6878      	ldr	r0, [r7, #4]
 801494e:	f000 fa31 	bl	8014db4 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8014952:	687b      	ldr	r3, [r7, #4]
 8014954:	2203      	movs	r2, #3
 8014956:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 801495a:	e05d      	b.n	8014a18 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 801495c:	6878      	ldr	r0, [r7, #4]
 801495e:	f000 fa29 	bl	8014db4 <USBD_CtlSendStatus>
      break;
 8014962:	e059      	b.n	8014a18 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8014964:	4b2f      	ldr	r3, [pc, #188]	@ (8014a24 <USBD_SetConfig+0x150>)
 8014966:	781b      	ldrb	r3, [r3, #0]
 8014968:	2b00      	cmp	r3, #0
 801496a:	d112      	bne.n	8014992 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801496c:	687b      	ldr	r3, [r7, #4]
 801496e:	2202      	movs	r2, #2
 8014970:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8014974:	4b2b      	ldr	r3, [pc, #172]	@ (8014a24 <USBD_SetConfig+0x150>)
 8014976:	781b      	ldrb	r3, [r3, #0]
 8014978:	461a      	mov	r2, r3
 801497a:	687b      	ldr	r3, [r7, #4]
 801497c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 801497e:	4b29      	ldr	r3, [pc, #164]	@ (8014a24 <USBD_SetConfig+0x150>)
 8014980:	781b      	ldrb	r3, [r3, #0]
 8014982:	4619      	mov	r1, r3
 8014984:	6878      	ldr	r0, [r7, #4]
 8014986:	f7ff f83a 	bl	80139fe <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 801498a:	6878      	ldr	r0, [r7, #4]
 801498c:	f000 fa12 	bl	8014db4 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8014990:	e042      	b.n	8014a18 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8014992:	4b24      	ldr	r3, [pc, #144]	@ (8014a24 <USBD_SetConfig+0x150>)
 8014994:	781b      	ldrb	r3, [r3, #0]
 8014996:	461a      	mov	r2, r3
 8014998:	687b      	ldr	r3, [r7, #4]
 801499a:	685b      	ldr	r3, [r3, #4]
 801499c:	429a      	cmp	r2, r3
 801499e:	d02a      	beq.n	80149f6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80149a0:	687b      	ldr	r3, [r7, #4]
 80149a2:	685b      	ldr	r3, [r3, #4]
 80149a4:	b2db      	uxtb	r3, r3
 80149a6:	4619      	mov	r1, r3
 80149a8:	6878      	ldr	r0, [r7, #4]
 80149aa:	f7ff f828 	bl	80139fe <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80149ae:	4b1d      	ldr	r3, [pc, #116]	@ (8014a24 <USBD_SetConfig+0x150>)
 80149b0:	781b      	ldrb	r3, [r3, #0]
 80149b2:	461a      	mov	r2, r3
 80149b4:	687b      	ldr	r3, [r7, #4]
 80149b6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80149b8:	4b1a      	ldr	r3, [pc, #104]	@ (8014a24 <USBD_SetConfig+0x150>)
 80149ba:	781b      	ldrb	r3, [r3, #0]
 80149bc:	4619      	mov	r1, r3
 80149be:	6878      	ldr	r0, [r7, #4]
 80149c0:	f7ff f801 	bl	80139c6 <USBD_SetClassConfig>
 80149c4:	4603      	mov	r3, r0
 80149c6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80149c8:	7bfb      	ldrb	r3, [r7, #15]
 80149ca:	2b00      	cmp	r3, #0
 80149cc:	d00f      	beq.n	80149ee <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80149ce:	6839      	ldr	r1, [r7, #0]
 80149d0:	6878      	ldr	r0, [r7, #4]
 80149d2:	f000 f918 	bl	8014c06 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80149d6:	687b      	ldr	r3, [r7, #4]
 80149d8:	685b      	ldr	r3, [r3, #4]
 80149da:	b2db      	uxtb	r3, r3
 80149dc:	4619      	mov	r1, r3
 80149de:	6878      	ldr	r0, [r7, #4]
 80149e0:	f7ff f80d 	bl	80139fe <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80149e4:	687b      	ldr	r3, [r7, #4]
 80149e6:	2202      	movs	r2, #2
 80149e8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80149ec:	e014      	b.n	8014a18 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80149ee:	6878      	ldr	r0, [r7, #4]
 80149f0:	f000 f9e0 	bl	8014db4 <USBD_CtlSendStatus>
      break;
 80149f4:	e010      	b.n	8014a18 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80149f6:	6878      	ldr	r0, [r7, #4]
 80149f8:	f000 f9dc 	bl	8014db4 <USBD_CtlSendStatus>
      break;
 80149fc:	e00c      	b.n	8014a18 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80149fe:	6839      	ldr	r1, [r7, #0]
 8014a00:	6878      	ldr	r0, [r7, #4]
 8014a02:	f000 f900 	bl	8014c06 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8014a06:	4b07      	ldr	r3, [pc, #28]	@ (8014a24 <USBD_SetConfig+0x150>)
 8014a08:	781b      	ldrb	r3, [r3, #0]
 8014a0a:	4619      	mov	r1, r3
 8014a0c:	6878      	ldr	r0, [r7, #4]
 8014a0e:	f7fe fff6 	bl	80139fe <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8014a12:	2303      	movs	r3, #3
 8014a14:	73fb      	strb	r3, [r7, #15]
      break;
 8014a16:	bf00      	nop
  }

  return ret;
 8014a18:	7bfb      	ldrb	r3, [r7, #15]
}
 8014a1a:	4618      	mov	r0, r3
 8014a1c:	3710      	adds	r7, #16
 8014a1e:	46bd      	mov	sp, r7
 8014a20:	bd80      	pop	{r7, pc}
 8014a22:	bf00      	nop
 8014a24:	20001370 	.word	0x20001370

08014a28 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014a28:	b580      	push	{r7, lr}
 8014a2a:	b082      	sub	sp, #8
 8014a2c:	af00      	add	r7, sp, #0
 8014a2e:	6078      	str	r0, [r7, #4]
 8014a30:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8014a32:	683b      	ldr	r3, [r7, #0]
 8014a34:	88db      	ldrh	r3, [r3, #6]
 8014a36:	2b01      	cmp	r3, #1
 8014a38:	d004      	beq.n	8014a44 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8014a3a:	6839      	ldr	r1, [r7, #0]
 8014a3c:	6878      	ldr	r0, [r7, #4]
 8014a3e:	f000 f8e2 	bl	8014c06 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8014a42:	e023      	b.n	8014a8c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8014a44:	687b      	ldr	r3, [r7, #4]
 8014a46:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014a4a:	b2db      	uxtb	r3, r3
 8014a4c:	2b02      	cmp	r3, #2
 8014a4e:	dc02      	bgt.n	8014a56 <USBD_GetConfig+0x2e>
 8014a50:	2b00      	cmp	r3, #0
 8014a52:	dc03      	bgt.n	8014a5c <USBD_GetConfig+0x34>
 8014a54:	e015      	b.n	8014a82 <USBD_GetConfig+0x5a>
 8014a56:	2b03      	cmp	r3, #3
 8014a58:	d00b      	beq.n	8014a72 <USBD_GetConfig+0x4a>
 8014a5a:	e012      	b.n	8014a82 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8014a5c:	687b      	ldr	r3, [r7, #4]
 8014a5e:	2200      	movs	r2, #0
 8014a60:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8014a62:	687b      	ldr	r3, [r7, #4]
 8014a64:	3308      	adds	r3, #8
 8014a66:	2201      	movs	r2, #1
 8014a68:	4619      	mov	r1, r3
 8014a6a:	6878      	ldr	r0, [r7, #4]
 8014a6c:	f000 f948 	bl	8014d00 <USBD_CtlSendData>
        break;
 8014a70:	e00c      	b.n	8014a8c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8014a72:	687b      	ldr	r3, [r7, #4]
 8014a74:	3304      	adds	r3, #4
 8014a76:	2201      	movs	r2, #1
 8014a78:	4619      	mov	r1, r3
 8014a7a:	6878      	ldr	r0, [r7, #4]
 8014a7c:	f000 f940 	bl	8014d00 <USBD_CtlSendData>
        break;
 8014a80:	e004      	b.n	8014a8c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8014a82:	6839      	ldr	r1, [r7, #0]
 8014a84:	6878      	ldr	r0, [r7, #4]
 8014a86:	f000 f8be 	bl	8014c06 <USBD_CtlError>
        break;
 8014a8a:	bf00      	nop
}
 8014a8c:	bf00      	nop
 8014a8e:	3708      	adds	r7, #8
 8014a90:	46bd      	mov	sp, r7
 8014a92:	bd80      	pop	{r7, pc}

08014a94 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014a94:	b580      	push	{r7, lr}
 8014a96:	b082      	sub	sp, #8
 8014a98:	af00      	add	r7, sp, #0
 8014a9a:	6078      	str	r0, [r7, #4]
 8014a9c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8014a9e:	687b      	ldr	r3, [r7, #4]
 8014aa0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014aa4:	b2db      	uxtb	r3, r3
 8014aa6:	3b01      	subs	r3, #1
 8014aa8:	2b02      	cmp	r3, #2
 8014aaa:	d81e      	bhi.n	8014aea <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8014aac:	683b      	ldr	r3, [r7, #0]
 8014aae:	88db      	ldrh	r3, [r3, #6]
 8014ab0:	2b02      	cmp	r3, #2
 8014ab2:	d004      	beq.n	8014abe <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8014ab4:	6839      	ldr	r1, [r7, #0]
 8014ab6:	6878      	ldr	r0, [r7, #4]
 8014ab8:	f000 f8a5 	bl	8014c06 <USBD_CtlError>
        break;
 8014abc:	e01a      	b.n	8014af4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8014abe:	687b      	ldr	r3, [r7, #4]
 8014ac0:	2201      	movs	r2, #1
 8014ac2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8014ac4:	687b      	ldr	r3, [r7, #4]
 8014ac6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8014aca:	2b00      	cmp	r3, #0
 8014acc:	d005      	beq.n	8014ada <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8014ace:	687b      	ldr	r3, [r7, #4]
 8014ad0:	68db      	ldr	r3, [r3, #12]
 8014ad2:	f043 0202 	orr.w	r2, r3, #2
 8014ad6:	687b      	ldr	r3, [r7, #4]
 8014ad8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8014ada:	687b      	ldr	r3, [r7, #4]
 8014adc:	330c      	adds	r3, #12
 8014ade:	2202      	movs	r2, #2
 8014ae0:	4619      	mov	r1, r3
 8014ae2:	6878      	ldr	r0, [r7, #4]
 8014ae4:	f000 f90c 	bl	8014d00 <USBD_CtlSendData>
      break;
 8014ae8:	e004      	b.n	8014af4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8014aea:	6839      	ldr	r1, [r7, #0]
 8014aec:	6878      	ldr	r0, [r7, #4]
 8014aee:	f000 f88a 	bl	8014c06 <USBD_CtlError>
      break;
 8014af2:	bf00      	nop
  }
}
 8014af4:	bf00      	nop
 8014af6:	3708      	adds	r7, #8
 8014af8:	46bd      	mov	sp, r7
 8014afa:	bd80      	pop	{r7, pc}

08014afc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014afc:	b580      	push	{r7, lr}
 8014afe:	b082      	sub	sp, #8
 8014b00:	af00      	add	r7, sp, #0
 8014b02:	6078      	str	r0, [r7, #4]
 8014b04:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8014b06:	683b      	ldr	r3, [r7, #0]
 8014b08:	885b      	ldrh	r3, [r3, #2]
 8014b0a:	2b01      	cmp	r3, #1
 8014b0c:	d107      	bne.n	8014b1e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8014b0e:	687b      	ldr	r3, [r7, #4]
 8014b10:	2201      	movs	r2, #1
 8014b12:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8014b16:	6878      	ldr	r0, [r7, #4]
 8014b18:	f000 f94c 	bl	8014db4 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8014b1c:	e013      	b.n	8014b46 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8014b1e:	683b      	ldr	r3, [r7, #0]
 8014b20:	885b      	ldrh	r3, [r3, #2]
 8014b22:	2b02      	cmp	r3, #2
 8014b24:	d10b      	bne.n	8014b3e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8014b26:	683b      	ldr	r3, [r7, #0]
 8014b28:	889b      	ldrh	r3, [r3, #4]
 8014b2a:	0a1b      	lsrs	r3, r3, #8
 8014b2c:	b29b      	uxth	r3, r3
 8014b2e:	b2da      	uxtb	r2, r3
 8014b30:	687b      	ldr	r3, [r7, #4]
 8014b32:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8014b36:	6878      	ldr	r0, [r7, #4]
 8014b38:	f000 f93c 	bl	8014db4 <USBD_CtlSendStatus>
}
 8014b3c:	e003      	b.n	8014b46 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8014b3e:	6839      	ldr	r1, [r7, #0]
 8014b40:	6878      	ldr	r0, [r7, #4]
 8014b42:	f000 f860 	bl	8014c06 <USBD_CtlError>
}
 8014b46:	bf00      	nop
 8014b48:	3708      	adds	r7, #8
 8014b4a:	46bd      	mov	sp, r7
 8014b4c:	bd80      	pop	{r7, pc}

08014b4e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014b4e:	b580      	push	{r7, lr}
 8014b50:	b082      	sub	sp, #8
 8014b52:	af00      	add	r7, sp, #0
 8014b54:	6078      	str	r0, [r7, #4]
 8014b56:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8014b58:	687b      	ldr	r3, [r7, #4]
 8014b5a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014b5e:	b2db      	uxtb	r3, r3
 8014b60:	3b01      	subs	r3, #1
 8014b62:	2b02      	cmp	r3, #2
 8014b64:	d80b      	bhi.n	8014b7e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8014b66:	683b      	ldr	r3, [r7, #0]
 8014b68:	885b      	ldrh	r3, [r3, #2]
 8014b6a:	2b01      	cmp	r3, #1
 8014b6c:	d10c      	bne.n	8014b88 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8014b6e:	687b      	ldr	r3, [r7, #4]
 8014b70:	2200      	movs	r2, #0
 8014b72:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8014b76:	6878      	ldr	r0, [r7, #4]
 8014b78:	f000 f91c 	bl	8014db4 <USBD_CtlSendStatus>
      }
      break;
 8014b7c:	e004      	b.n	8014b88 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8014b7e:	6839      	ldr	r1, [r7, #0]
 8014b80:	6878      	ldr	r0, [r7, #4]
 8014b82:	f000 f840 	bl	8014c06 <USBD_CtlError>
      break;
 8014b86:	e000      	b.n	8014b8a <USBD_ClrFeature+0x3c>
      break;
 8014b88:	bf00      	nop
  }
}
 8014b8a:	bf00      	nop
 8014b8c:	3708      	adds	r7, #8
 8014b8e:	46bd      	mov	sp, r7
 8014b90:	bd80      	pop	{r7, pc}

08014b92 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8014b92:	b580      	push	{r7, lr}
 8014b94:	b084      	sub	sp, #16
 8014b96:	af00      	add	r7, sp, #0
 8014b98:	6078      	str	r0, [r7, #4]
 8014b9a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8014b9c:	683b      	ldr	r3, [r7, #0]
 8014b9e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8014ba0:	68fb      	ldr	r3, [r7, #12]
 8014ba2:	781a      	ldrb	r2, [r3, #0]
 8014ba4:	687b      	ldr	r3, [r7, #4]
 8014ba6:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8014ba8:	68fb      	ldr	r3, [r7, #12]
 8014baa:	3301      	adds	r3, #1
 8014bac:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8014bae:	68fb      	ldr	r3, [r7, #12]
 8014bb0:	781a      	ldrb	r2, [r3, #0]
 8014bb2:	687b      	ldr	r3, [r7, #4]
 8014bb4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8014bb6:	68fb      	ldr	r3, [r7, #12]
 8014bb8:	3301      	adds	r3, #1
 8014bba:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8014bbc:	68f8      	ldr	r0, [r7, #12]
 8014bbe:	f7ff fa16 	bl	8013fee <SWAPBYTE>
 8014bc2:	4603      	mov	r3, r0
 8014bc4:	461a      	mov	r2, r3
 8014bc6:	687b      	ldr	r3, [r7, #4]
 8014bc8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8014bca:	68fb      	ldr	r3, [r7, #12]
 8014bcc:	3301      	adds	r3, #1
 8014bce:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8014bd0:	68fb      	ldr	r3, [r7, #12]
 8014bd2:	3301      	adds	r3, #1
 8014bd4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8014bd6:	68f8      	ldr	r0, [r7, #12]
 8014bd8:	f7ff fa09 	bl	8013fee <SWAPBYTE>
 8014bdc:	4603      	mov	r3, r0
 8014bde:	461a      	mov	r2, r3
 8014be0:	687b      	ldr	r3, [r7, #4]
 8014be2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8014be4:	68fb      	ldr	r3, [r7, #12]
 8014be6:	3301      	adds	r3, #1
 8014be8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8014bea:	68fb      	ldr	r3, [r7, #12]
 8014bec:	3301      	adds	r3, #1
 8014bee:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8014bf0:	68f8      	ldr	r0, [r7, #12]
 8014bf2:	f7ff f9fc 	bl	8013fee <SWAPBYTE>
 8014bf6:	4603      	mov	r3, r0
 8014bf8:	461a      	mov	r2, r3
 8014bfa:	687b      	ldr	r3, [r7, #4]
 8014bfc:	80da      	strh	r2, [r3, #6]
}
 8014bfe:	bf00      	nop
 8014c00:	3710      	adds	r7, #16
 8014c02:	46bd      	mov	sp, r7
 8014c04:	bd80      	pop	{r7, pc}

08014c06 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014c06:	b580      	push	{r7, lr}
 8014c08:	b082      	sub	sp, #8
 8014c0a:	af00      	add	r7, sp, #0
 8014c0c:	6078      	str	r0, [r7, #4]
 8014c0e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8014c10:	2180      	movs	r1, #128	@ 0x80
 8014c12:	6878      	ldr	r0, [r7, #4]
 8014c14:	f004 f9ba 	bl	8018f8c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8014c18:	2100      	movs	r1, #0
 8014c1a:	6878      	ldr	r0, [r7, #4]
 8014c1c:	f004 f9b6 	bl	8018f8c <USBD_LL_StallEP>
}
 8014c20:	bf00      	nop
 8014c22:	3708      	adds	r7, #8
 8014c24:	46bd      	mov	sp, r7
 8014c26:	bd80      	pop	{r7, pc}

08014c28 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8014c28:	b580      	push	{r7, lr}
 8014c2a:	b086      	sub	sp, #24
 8014c2c:	af00      	add	r7, sp, #0
 8014c2e:	60f8      	str	r0, [r7, #12]
 8014c30:	60b9      	str	r1, [r7, #8]
 8014c32:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8014c34:	2300      	movs	r3, #0
 8014c36:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8014c38:	68fb      	ldr	r3, [r7, #12]
 8014c3a:	2b00      	cmp	r3, #0
 8014c3c:	d042      	beq.n	8014cc4 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8014c3e:	68fb      	ldr	r3, [r7, #12]
 8014c40:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8014c42:	6938      	ldr	r0, [r7, #16]
 8014c44:	f000 f842 	bl	8014ccc <USBD_GetLen>
 8014c48:	4603      	mov	r3, r0
 8014c4a:	3301      	adds	r3, #1
 8014c4c:	005b      	lsls	r3, r3, #1
 8014c4e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014c52:	d808      	bhi.n	8014c66 <USBD_GetString+0x3e>
 8014c54:	6938      	ldr	r0, [r7, #16]
 8014c56:	f000 f839 	bl	8014ccc <USBD_GetLen>
 8014c5a:	4603      	mov	r3, r0
 8014c5c:	3301      	adds	r3, #1
 8014c5e:	b29b      	uxth	r3, r3
 8014c60:	005b      	lsls	r3, r3, #1
 8014c62:	b29a      	uxth	r2, r3
 8014c64:	e001      	b.n	8014c6a <USBD_GetString+0x42>
 8014c66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8014c6a:	687b      	ldr	r3, [r7, #4]
 8014c6c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8014c6e:	7dfb      	ldrb	r3, [r7, #23]
 8014c70:	68ba      	ldr	r2, [r7, #8]
 8014c72:	4413      	add	r3, r2
 8014c74:	687a      	ldr	r2, [r7, #4]
 8014c76:	7812      	ldrb	r2, [r2, #0]
 8014c78:	701a      	strb	r2, [r3, #0]
  idx++;
 8014c7a:	7dfb      	ldrb	r3, [r7, #23]
 8014c7c:	3301      	adds	r3, #1
 8014c7e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8014c80:	7dfb      	ldrb	r3, [r7, #23]
 8014c82:	68ba      	ldr	r2, [r7, #8]
 8014c84:	4413      	add	r3, r2
 8014c86:	2203      	movs	r2, #3
 8014c88:	701a      	strb	r2, [r3, #0]
  idx++;
 8014c8a:	7dfb      	ldrb	r3, [r7, #23]
 8014c8c:	3301      	adds	r3, #1
 8014c8e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8014c90:	e013      	b.n	8014cba <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8014c92:	7dfb      	ldrb	r3, [r7, #23]
 8014c94:	68ba      	ldr	r2, [r7, #8]
 8014c96:	4413      	add	r3, r2
 8014c98:	693a      	ldr	r2, [r7, #16]
 8014c9a:	7812      	ldrb	r2, [r2, #0]
 8014c9c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8014c9e:	693b      	ldr	r3, [r7, #16]
 8014ca0:	3301      	adds	r3, #1
 8014ca2:	613b      	str	r3, [r7, #16]
    idx++;
 8014ca4:	7dfb      	ldrb	r3, [r7, #23]
 8014ca6:	3301      	adds	r3, #1
 8014ca8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8014caa:	7dfb      	ldrb	r3, [r7, #23]
 8014cac:	68ba      	ldr	r2, [r7, #8]
 8014cae:	4413      	add	r3, r2
 8014cb0:	2200      	movs	r2, #0
 8014cb2:	701a      	strb	r2, [r3, #0]
    idx++;
 8014cb4:	7dfb      	ldrb	r3, [r7, #23]
 8014cb6:	3301      	adds	r3, #1
 8014cb8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8014cba:	693b      	ldr	r3, [r7, #16]
 8014cbc:	781b      	ldrb	r3, [r3, #0]
 8014cbe:	2b00      	cmp	r3, #0
 8014cc0:	d1e7      	bne.n	8014c92 <USBD_GetString+0x6a>
 8014cc2:	e000      	b.n	8014cc6 <USBD_GetString+0x9e>
    return;
 8014cc4:	bf00      	nop
  }
}
 8014cc6:	3718      	adds	r7, #24
 8014cc8:	46bd      	mov	sp, r7
 8014cca:	bd80      	pop	{r7, pc}

08014ccc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8014ccc:	b480      	push	{r7}
 8014cce:	b085      	sub	sp, #20
 8014cd0:	af00      	add	r7, sp, #0
 8014cd2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8014cd4:	2300      	movs	r3, #0
 8014cd6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8014cd8:	687b      	ldr	r3, [r7, #4]
 8014cda:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8014cdc:	e005      	b.n	8014cea <USBD_GetLen+0x1e>
  {
    len++;
 8014cde:	7bfb      	ldrb	r3, [r7, #15]
 8014ce0:	3301      	adds	r3, #1
 8014ce2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8014ce4:	68bb      	ldr	r3, [r7, #8]
 8014ce6:	3301      	adds	r3, #1
 8014ce8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8014cea:	68bb      	ldr	r3, [r7, #8]
 8014cec:	781b      	ldrb	r3, [r3, #0]
 8014cee:	2b00      	cmp	r3, #0
 8014cf0:	d1f5      	bne.n	8014cde <USBD_GetLen+0x12>
  }

  return len;
 8014cf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8014cf4:	4618      	mov	r0, r3
 8014cf6:	3714      	adds	r7, #20
 8014cf8:	46bd      	mov	sp, r7
 8014cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cfe:	4770      	bx	lr

08014d00 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8014d00:	b580      	push	{r7, lr}
 8014d02:	b084      	sub	sp, #16
 8014d04:	af00      	add	r7, sp, #0
 8014d06:	60f8      	str	r0, [r7, #12]
 8014d08:	60b9      	str	r1, [r7, #8]
 8014d0a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8014d0c:	68fb      	ldr	r3, [r7, #12]
 8014d0e:	2202      	movs	r2, #2
 8014d10:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8014d14:	68fb      	ldr	r3, [r7, #12]
 8014d16:	687a      	ldr	r2, [r7, #4]
 8014d18:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8014d1a:	68fb      	ldr	r3, [r7, #12]
 8014d1c:	687a      	ldr	r2, [r7, #4]
 8014d1e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8014d20:	687b      	ldr	r3, [r7, #4]
 8014d22:	68ba      	ldr	r2, [r7, #8]
 8014d24:	2100      	movs	r1, #0
 8014d26:	68f8      	ldr	r0, [r7, #12]
 8014d28:	f004 f9b9 	bl	801909e <USBD_LL_Transmit>

  return USBD_OK;
 8014d2c:	2300      	movs	r3, #0
}
 8014d2e:	4618      	mov	r0, r3
 8014d30:	3710      	adds	r7, #16
 8014d32:	46bd      	mov	sp, r7
 8014d34:	bd80      	pop	{r7, pc}

08014d36 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8014d36:	b580      	push	{r7, lr}
 8014d38:	b084      	sub	sp, #16
 8014d3a:	af00      	add	r7, sp, #0
 8014d3c:	60f8      	str	r0, [r7, #12]
 8014d3e:	60b9      	str	r1, [r7, #8]
 8014d40:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8014d42:	687b      	ldr	r3, [r7, #4]
 8014d44:	68ba      	ldr	r2, [r7, #8]
 8014d46:	2100      	movs	r1, #0
 8014d48:	68f8      	ldr	r0, [r7, #12]
 8014d4a:	f004 f9a8 	bl	801909e <USBD_LL_Transmit>

  return USBD_OK;
 8014d4e:	2300      	movs	r3, #0
}
 8014d50:	4618      	mov	r0, r3
 8014d52:	3710      	adds	r7, #16
 8014d54:	46bd      	mov	sp, r7
 8014d56:	bd80      	pop	{r7, pc}

08014d58 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8014d58:	b580      	push	{r7, lr}
 8014d5a:	b084      	sub	sp, #16
 8014d5c:	af00      	add	r7, sp, #0
 8014d5e:	60f8      	str	r0, [r7, #12]
 8014d60:	60b9      	str	r1, [r7, #8]
 8014d62:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8014d64:	68fb      	ldr	r3, [r7, #12]
 8014d66:	2203      	movs	r2, #3
 8014d68:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8014d6c:	68fb      	ldr	r3, [r7, #12]
 8014d6e:	687a      	ldr	r2, [r7, #4]
 8014d70:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8014d74:	68fb      	ldr	r3, [r7, #12]
 8014d76:	687a      	ldr	r2, [r7, #4]
 8014d78:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8014d7c:	687b      	ldr	r3, [r7, #4]
 8014d7e:	68ba      	ldr	r2, [r7, #8]
 8014d80:	2100      	movs	r1, #0
 8014d82:	68f8      	ldr	r0, [r7, #12]
 8014d84:	f004 f9ac 	bl	80190e0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8014d88:	2300      	movs	r3, #0
}
 8014d8a:	4618      	mov	r0, r3
 8014d8c:	3710      	adds	r7, #16
 8014d8e:	46bd      	mov	sp, r7
 8014d90:	bd80      	pop	{r7, pc}

08014d92 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8014d92:	b580      	push	{r7, lr}
 8014d94:	b084      	sub	sp, #16
 8014d96:	af00      	add	r7, sp, #0
 8014d98:	60f8      	str	r0, [r7, #12]
 8014d9a:	60b9      	str	r1, [r7, #8]
 8014d9c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8014d9e:	687b      	ldr	r3, [r7, #4]
 8014da0:	68ba      	ldr	r2, [r7, #8]
 8014da2:	2100      	movs	r1, #0
 8014da4:	68f8      	ldr	r0, [r7, #12]
 8014da6:	f004 f99b 	bl	80190e0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8014daa:	2300      	movs	r3, #0
}
 8014dac:	4618      	mov	r0, r3
 8014dae:	3710      	adds	r7, #16
 8014db0:	46bd      	mov	sp, r7
 8014db2:	bd80      	pop	{r7, pc}

08014db4 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8014db4:	b580      	push	{r7, lr}
 8014db6:	b082      	sub	sp, #8
 8014db8:	af00      	add	r7, sp, #0
 8014dba:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8014dbc:	687b      	ldr	r3, [r7, #4]
 8014dbe:	2204      	movs	r2, #4
 8014dc0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8014dc4:	2300      	movs	r3, #0
 8014dc6:	2200      	movs	r2, #0
 8014dc8:	2100      	movs	r1, #0
 8014dca:	6878      	ldr	r0, [r7, #4]
 8014dcc:	f004 f967 	bl	801909e <USBD_LL_Transmit>

  return USBD_OK;
 8014dd0:	2300      	movs	r3, #0
}
 8014dd2:	4618      	mov	r0, r3
 8014dd4:	3708      	adds	r7, #8
 8014dd6:	46bd      	mov	sp, r7
 8014dd8:	bd80      	pop	{r7, pc}

08014dda <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8014dda:	b580      	push	{r7, lr}
 8014ddc:	b082      	sub	sp, #8
 8014dde:	af00      	add	r7, sp, #0
 8014de0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8014de2:	687b      	ldr	r3, [r7, #4]
 8014de4:	2205      	movs	r2, #5
 8014de6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8014dea:	2300      	movs	r3, #0
 8014dec:	2200      	movs	r2, #0
 8014dee:	2100      	movs	r1, #0
 8014df0:	6878      	ldr	r0, [r7, #4]
 8014df2:	f004 f975 	bl	80190e0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8014df6:	2300      	movs	r3, #0
}
 8014df8:	4618      	mov	r0, r3
 8014dfa:	3708      	adds	r7, #8
 8014dfc:	46bd      	mov	sp, r7
 8014dfe:	bd80      	pop	{r7, pc}

08014e00 <aci_gap_set_non_discoverable>:
 */

#include "ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 8014e00:	b580      	push	{r7, lr}
 8014e02:	b088      	sub	sp, #32
 8014e04:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8014e06:	2300      	movs	r3, #0
 8014e08:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8014e0a:	f107 0308 	add.w	r3, r7, #8
 8014e0e:	2218      	movs	r2, #24
 8014e10:	2100      	movs	r1, #0
 8014e12:	4618      	mov	r0, r3
 8014e14:	f001 f92d 	bl	8016072 <Osal_MemSet>
  rq.ogf = 0x3f;
 8014e18:	233f      	movs	r3, #63	@ 0x3f
 8014e1a:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 8014e1c:	2381      	movs	r3, #129	@ 0x81
 8014e1e:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8014e20:	1dfb      	adds	r3, r7, #7
 8014e22:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8014e24:	2301      	movs	r3, #1
 8014e26:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8014e28:	f107 0308 	add.w	r3, r7, #8
 8014e2c:	2100      	movs	r1, #0
 8014e2e:	4618      	mov	r0, r3
 8014e30:	f001 fba8 	bl	8016584 <hci_send_req>
 8014e34:	4603      	mov	r3, r0
 8014e36:	2b00      	cmp	r3, #0
 8014e38:	da01      	bge.n	8014e3e <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 8014e3a:	23ff      	movs	r3, #255	@ 0xff
 8014e3c:	e000      	b.n	8014e40 <aci_gap_set_non_discoverable+0x40>
  return status;
 8014e3e:	79fb      	ldrb	r3, [r7, #7]
}
 8014e40:	4618      	mov	r0, r3
 8014e42:	3720      	adds	r7, #32
 8014e44:	46bd      	mov	sp, r7
 8014e46:	bd80      	pop	{r7, pc}

08014e48 <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 8014e48:	b5b0      	push	{r4, r5, r7, lr}
 8014e4a:	b0ce      	sub	sp, #312	@ 0x138
 8014e4c:	af00      	add	r7, sp, #0
 8014e4e:	4605      	mov	r5, r0
 8014e50:	460c      	mov	r4, r1
 8014e52:	4610      	mov	r0, r2
 8014e54:	4619      	mov	r1, r3
 8014e56:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8014e5a:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8014e5e:	462a      	mov	r2, r5
 8014e60:	701a      	strb	r2, [r3, #0]
 8014e62:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8014e66:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8014e6a:	4622      	mov	r2, r4
 8014e6c:	801a      	strh	r2, [r3, #0]
 8014e6e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8014e72:	f5a3 739b 	sub.w	r3, r3, #310	@ 0x136
 8014e76:	4602      	mov	r2, r0
 8014e78:	801a      	strh	r2, [r3, #0]
 8014e7a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8014e7e:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8014e82:	460a      	mov	r2, r1
 8014e84:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 8014e86:	f107 0310 	add.w	r3, r7, #16
 8014e8a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 8014e8e:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 8014e92:	3308      	adds	r3, #8
 8014e94:	f107 0210 	add.w	r2, r7, #16
 8014e98:	4413      	add	r3, r2
 8014e9a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 8014e9e:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 8014ea2:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8014ea6:	4413      	add	r3, r2
 8014ea8:	3309      	adds	r3, #9
 8014eaa:	f107 0210 	add.w	r2, r7, #16
 8014eae:	4413      	add	r3, r2
 8014eb0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8014eb4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8014eb8:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8014ebc:	2200      	movs	r2, #0
 8014ebe:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8014ec0:	2300      	movs	r3, #0
 8014ec2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Type = Advertising_Type;
 8014ec6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8014eca:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8014ece:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 8014ed2:	7812      	ldrb	r2, [r2, #0]
 8014ed4:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8014ed6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014eda:	3301      	adds	r3, #1
 8014edc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 8014ee0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8014ee4:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8014ee8:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 8014eec:	8812      	ldrh	r2, [r2, #0]
 8014eee:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 8014ef2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014ef6:	3302      	adds	r3, #2
 8014ef8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 8014efc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8014f00:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8014f04:	f5a2 729b 	sub.w	r2, r2, #310	@ 0x136
 8014f08:	8812      	ldrh	r2, [r2, #0]
 8014f0a:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 8014f0e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014f12:	3302      	adds	r3, #2
 8014f14:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 8014f18:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8014f1c:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8014f20:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8014f24:	7812      	ldrb	r2, [r2, #0]
 8014f26:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8014f28:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014f2c:	3301      	adds	r3, #1
 8014f2e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 8014f32:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8014f36:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 8014f3a:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8014f3c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014f40:	3301      	adds	r3, #1
 8014f42:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 8014f46:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8014f4a:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 8014f4e:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 8014f50:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014f54:	3301      	adds	r3, #1
 8014f56:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 8014f5a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8014f5e:	3308      	adds	r3, #8
 8014f60:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 8014f64:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 8014f68:	4618      	mov	r0, r3
 8014f6a:	f001 f872 	bl	8016052 <Osal_MemCpy>
    index_input += Local_Name_Length;
 8014f6e:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 8014f72:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8014f76:	4413      	add	r3, r2
 8014f78:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 8014f7c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8014f80:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 8014f84:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8014f86:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014f8a:	3301      	adds	r3, #1
 8014f8c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 8014f90:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8014f94:	3301      	adds	r3, #1
 8014f96:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 8014f9a:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 8014f9e:	4618      	mov	r0, r3
 8014fa0:	f001 f857 	bl	8016052 <Osal_MemCpy>
    index_input += Service_Uuid_length;
 8014fa4:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8014fa8:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8014fac:	4413      	add	r3, r2
 8014fae:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 8014fb2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8014fb6:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 8014fba:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8014fbc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014fc0:	3302      	adds	r3, #2
 8014fc2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 8014fc6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8014fca:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 8014fce:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 8014fd0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8014fd4:	3302      	adds	r3, #2
 8014fd6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8014fda:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8014fde:	2218      	movs	r2, #24
 8014fe0:	2100      	movs	r1, #0
 8014fe2:	4618      	mov	r0, r3
 8014fe4:	f001 f845 	bl	8016072 <Osal_MemSet>
  rq.ogf = 0x3f;
 8014fe8:	233f      	movs	r3, #63	@ 0x3f
 8014fea:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x083;
 8014fee:	2383      	movs	r3, #131	@ 0x83
 8014ff0:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8014ff4:	f107 0310 	add.w	r3, r7, #16
 8014ff8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8014ffc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015000:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8015004:	f107 030f 	add.w	r3, r7, #15
 8015008:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 801500c:	2301      	movs	r3, #1
 801500e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8015012:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8015016:	2100      	movs	r1, #0
 8015018:	4618      	mov	r0, r3
 801501a:	f001 fab3 	bl	8016584 <hci_send_req>
 801501e:	4603      	mov	r3, r0
 8015020:	2b00      	cmp	r3, #0
 8015022:	da01      	bge.n	8015028 <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 8015024:	23ff      	movs	r3, #255	@ 0xff
 8015026:	e004      	b.n	8015032 <aci_gap_set_discoverable+0x1ea>
  return status;
 8015028:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 801502c:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8015030:	781b      	ldrb	r3, [r3, #0]
}
 8015032:	4618      	mov	r0, r3
 8015034:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 8015038:	46bd      	mov	sp, r7
 801503a:	bdb0      	pop	{r4, r5, r7, pc}

0801503c <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 801503c:	b580      	push	{r7, lr}
 801503e:	b0cc      	sub	sp, #304	@ 0x130
 8015040:	af00      	add	r7, sp, #0
 8015042:	4602      	mov	r2, r0
 8015044:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015048:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 801504c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 801504e:	f107 0310 	add.w	r3, r7, #16
 8015052:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8015056:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801505a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 801505e:	2200      	movs	r2, #0
 8015060:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8015062:	2300      	movs	r3, #0
 8015064:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->IO_Capability = IO_Capability;
 8015068:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801506c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8015070:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8015074:	7812      	ldrb	r2, [r2, #0]
 8015076:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8015078:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801507c:	3301      	adds	r3, #1
 801507e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8015082:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8015086:	2218      	movs	r2, #24
 8015088:	2100      	movs	r1, #0
 801508a:	4618      	mov	r0, r3
 801508c:	f000 fff1 	bl	8016072 <Osal_MemSet>
  rq.ogf = 0x3f;
 8015090:	233f      	movs	r3, #63	@ 0x3f
 8015092:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x085;
 8015096:	2385      	movs	r3, #133	@ 0x85
 8015098:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 801509c:	f107 0310 	add.w	r3, r7, #16
 80150a0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80150a4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80150a8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80150ac:	f107 030f 	add.w	r3, r7, #15
 80150b0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80150b4:	2301      	movs	r3, #1
 80150b6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80150ba:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80150be:	2100      	movs	r1, #0
 80150c0:	4618      	mov	r0, r3
 80150c2:	f001 fa5f 	bl	8016584 <hci_send_req>
 80150c6:	4603      	mov	r3, r0
 80150c8:	2b00      	cmp	r3, #0
 80150ca:	da01      	bge.n	80150d0 <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 80150cc:	23ff      	movs	r3, #255	@ 0xff
 80150ce:	e004      	b.n	80150da <aci_gap_set_io_capability+0x9e>
  return status;
 80150d0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80150d4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80150d8:	781b      	ldrb	r3, [r3, #0]
}
 80150da:	4618      	mov	r0, r3
 80150dc:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80150e0:	46bd      	mov	sp, r7
 80150e2:	bd80      	pop	{r7, pc}

080150e4 <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 80150e4:	b5b0      	push	{r4, r5, r7, lr}
 80150e6:	b0cc      	sub	sp, #304	@ 0x130
 80150e8:	af00      	add	r7, sp, #0
 80150ea:	4605      	mov	r5, r0
 80150ec:	460c      	mov	r4, r1
 80150ee:	4610      	mov	r0, r2
 80150f0:	4619      	mov	r1, r3
 80150f2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80150f6:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80150fa:	462a      	mov	r2, r5
 80150fc:	701a      	strb	r2, [r3, #0]
 80150fe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015102:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8015106:	4622      	mov	r2, r4
 8015108:	701a      	strb	r2, [r3, #0]
 801510a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801510e:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8015112:	4602      	mov	r2, r0
 8015114:	701a      	strb	r2, [r3, #0]
 8015116:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801511a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 801511e:	460a      	mov	r2, r1
 8015120:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 8015122:	f107 0310 	add.w	r3, r7, #16
 8015126:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 801512a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801512e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8015132:	2200      	movs	r2, #0
 8015134:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8015136:	2300      	movs	r3, #0
 8015138:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 801513c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8015140:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8015144:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8015148:	7812      	ldrb	r2, [r2, #0]
 801514a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 801514c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015150:	3301      	adds	r3, #1
 8015152:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->MITM_Mode = MITM_Mode;
 8015156:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801515a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801515e:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8015162:	7812      	ldrb	r2, [r2, #0]
 8015164:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8015166:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801516a:	3301      	adds	r3, #1
 801516c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->SC_Support = SC_Support;
 8015170:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8015174:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8015178:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 801517c:	7812      	ldrb	r2, [r2, #0]
 801517e:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8015180:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015184:	3301      	adds	r3, #1
 8015186:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 801518a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801518e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8015192:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 8015196:	7812      	ldrb	r2, [r2, #0]
 8015198:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 801519a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801519e:	3301      	adds	r3, #1
 80151a0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 80151a4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80151a8:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 80151ac:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 80151ae:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80151b2:	3301      	adds	r3, #1
 80151b4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 80151b8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80151bc:	f897 2144 	ldrb.w	r2, [r7, #324]	@ 0x144
 80151c0:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 80151c2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80151c6:	3301      	adds	r3, #1
 80151c8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 80151cc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80151d0:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 80151d4:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 80151d6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80151da:	3301      	adds	r3, #1
 80151dc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 80151e0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80151e4:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 80151e8:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 80151ec:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80151f0:	3304      	adds	r3, #4
 80151f2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 80151f6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80151fa:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 80151fe:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 8015200:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015204:	3301      	adds	r3, #1
 8015206:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 801520a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801520e:	2218      	movs	r2, #24
 8015210:	2100      	movs	r1, #0
 8015212:	4618      	mov	r0, r3
 8015214:	f000 ff2d 	bl	8016072 <Osal_MemSet>
  rq.ogf = 0x3f;
 8015218:	233f      	movs	r3, #63	@ 0x3f
 801521a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x086;
 801521e:	2386      	movs	r3, #134	@ 0x86
 8015220:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8015224:	f107 0310 	add.w	r3, r7, #16
 8015228:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 801522c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015230:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8015234:	f107 030f 	add.w	r3, r7, #15
 8015238:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 801523c:	2301      	movs	r3, #1
 801523e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8015242:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8015246:	2100      	movs	r1, #0
 8015248:	4618      	mov	r0, r3
 801524a:	f001 f99b 	bl	8016584 <hci_send_req>
 801524e:	4603      	mov	r3, r0
 8015250:	2b00      	cmp	r3, #0
 8015252:	da01      	bge.n	8015258 <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 8015254:	23ff      	movs	r3, #255	@ 0xff
 8015256:	e004      	b.n	8015262 <aci_gap_set_authentication_requirement+0x17e>
  return status;
 8015258:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801525c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8015260:	781b      	ldrb	r3, [r3, #0]
}
 8015262:	4618      	mov	r0, r3
 8015264:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8015268:	46bd      	mov	sp, r7
 801526a:	bdb0      	pop	{r4, r5, r7, pc}

0801526c <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 801526c:	b580      	push	{r7, lr}
 801526e:	b0cc      	sub	sp, #304	@ 0x130
 8015270:	af00      	add	r7, sp, #0
 8015272:	4602      	mov	r2, r0
 8015274:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015278:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 801527c:	6019      	str	r1, [r3, #0]
 801527e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015282:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8015286:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 8015288:	f107 0310 	add.w	r3, r7, #16
 801528c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8015290:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015294:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8015298:	2200      	movs	r2, #0
 801529a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 801529c:	2300      	movs	r3, #0
 801529e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 80152a2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80152a6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80152aa:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80152ae:	8812      	ldrh	r2, [r2, #0]
 80152b0:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80152b2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80152b6:	3302      	adds	r3, #2
 80152b8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Pass_Key = Pass_Key;
 80152bc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80152c0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80152c4:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 80152c8:	6812      	ldr	r2, [r2, #0]
 80152ca:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 80152ce:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80152d2:	3304      	adds	r3, #4
 80152d4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80152d8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80152dc:	2218      	movs	r2, #24
 80152de:	2100      	movs	r1, #0
 80152e0:	4618      	mov	r0, r3
 80152e2:	f000 fec6 	bl	8016072 <Osal_MemSet>
  rq.ogf = 0x3f;
 80152e6:	233f      	movs	r3, #63	@ 0x3f
 80152e8:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x088;
 80152ec:	2388      	movs	r3, #136	@ 0x88
 80152ee:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80152f2:	f107 0310 	add.w	r3, r7, #16
 80152f6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80152fa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80152fe:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8015302:	f107 030f 	add.w	r3, r7, #15
 8015306:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 801530a:	2301      	movs	r3, #1
 801530c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8015310:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8015314:	2100      	movs	r1, #0
 8015316:	4618      	mov	r0, r3
 8015318:	f001 f934 	bl	8016584 <hci_send_req>
 801531c:	4603      	mov	r3, r0
 801531e:	2b00      	cmp	r3, #0
 8015320:	da01      	bge.n	8015326 <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 8015322:	23ff      	movs	r3, #255	@ 0xff
 8015324:	e004      	b.n	8015330 <aci_gap_pass_key_resp+0xc4>
  return status;
 8015326:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801532a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 801532e:	781b      	ldrb	r3, [r3, #0]
}
 8015330:	4618      	mov	r0, r3
 8015332:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8015336:	46bd      	mov	sp, r7
 8015338:	bd80      	pop	{r7, pc}

0801533a <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 801533a:	b590      	push	{r4, r7, lr}
 801533c:	b0cd      	sub	sp, #308	@ 0x134
 801533e:	af00      	add	r7, sp, #0
 8015340:	4604      	mov	r4, r0
 8015342:	4608      	mov	r0, r1
 8015344:	4611      	mov	r1, r2
 8015346:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801534a:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 801534e:	6013      	str	r3, [r2, #0]
 8015350:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015354:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8015358:	4622      	mov	r2, r4
 801535a:	701a      	strb	r2, [r3, #0]
 801535c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015360:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8015364:	4602      	mov	r2, r0
 8015366:	701a      	strb	r2, [r3, #0]
 8015368:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801536c:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8015370:	460a      	mov	r2, r1
 8015372:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 8015374:	f107 0310 	add.w	r3, r7, #16
 8015378:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 801537c:	f107 0308 	add.w	r3, r7, #8
 8015380:	2207      	movs	r2, #7
 8015382:	2100      	movs	r1, #0
 8015384:	4618      	mov	r0, r3
 8015386:	f000 fe74 	bl	8016072 <Osal_MemSet>
  int index_input = 0;
 801538a:	2300      	movs	r3, #0
 801538c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Role = Role;
 8015390:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8015394:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8015398:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 801539c:	7812      	ldrb	r2, [r2, #0]
 801539e:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80153a0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80153a4:	3301      	adds	r3, #1
 80153a6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->privacy_enabled = privacy_enabled;
 80153aa:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80153ae:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80153b2:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80153b6:	7812      	ldrb	r2, [r2, #0]
 80153b8:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 80153ba:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80153be:	3301      	adds	r3, #1
 80153c0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->device_name_char_len = device_name_char_len;
 80153c4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80153c8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80153cc:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 80153d0:	7812      	ldrb	r2, [r2, #0]
 80153d2:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 80153d4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80153d8:	3301      	adds	r3, #1
 80153da:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80153de:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80153e2:	2218      	movs	r2, #24
 80153e4:	2100      	movs	r1, #0
 80153e6:	4618      	mov	r0, r3
 80153e8:	f000 fe43 	bl	8016072 <Osal_MemSet>
  rq.ogf = 0x3f;
 80153ec:	233f      	movs	r3, #63	@ 0x3f
 80153ee:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08a;
 80153f2:	238a      	movs	r3, #138	@ 0x8a
 80153f4:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80153f8:	f107 0310 	add.w	r3, r7, #16
 80153fc:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8015400:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015404:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 8015408:	f107 0308 	add.w	r3, r7, #8
 801540c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 8015410:	2307      	movs	r3, #7
 8015412:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8015416:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801541a:	2100      	movs	r1, #0
 801541c:	4618      	mov	r0, r3
 801541e:	f001 f8b1 	bl	8016584 <hci_send_req>
 8015422:	4603      	mov	r3, r0
 8015424:	2b00      	cmp	r3, #0
 8015426:	da01      	bge.n	801542c <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 8015428:	23ff      	movs	r3, #255	@ 0xff
 801542a:	e02e      	b.n	801548a <aci_gap_init+0x150>
  if ( resp.Status )
 801542c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015430:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8015434:	781b      	ldrb	r3, [r3, #0]
 8015436:	2b00      	cmp	r3, #0
 8015438:	d005      	beq.n	8015446 <aci_gap_init+0x10c>
    return resp.Status;
 801543a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801543e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8015442:	781b      	ldrb	r3, [r3, #0]
 8015444:	e021      	b.n	801548a <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 8015446:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801544a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 801544e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8015452:	b29a      	uxth	r2, r3
 8015454:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015458:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 801545c:	681b      	ldr	r3, [r3, #0]
 801545e:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 8015460:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015464:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8015468:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 801546c:	b29a      	uxth	r2, r3
 801546e:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8015472:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 8015474:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015478:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 801547c:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8015480:	b29a      	uxth	r2, r3
 8015482:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8015486:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8015488:	2300      	movs	r3, #0
}
 801548a:	4618      	mov	r0, r3
 801548c:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 8015490:	46bd      	mov	sp, r7
 8015492:	bd90      	pop	{r4, r7, pc}

08015494 <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 8015494:	b580      	push	{r7, lr}
 8015496:	b0cc      	sub	sp, #304	@ 0x130
 8015498:	af00      	add	r7, sp, #0
 801549a:	4602      	mov	r2, r0
 801549c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80154a0:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80154a4:	6019      	str	r1, [r3, #0]
 80154a6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80154aa:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80154ae:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 80154b0:	f107 0310 	add.w	r3, r7, #16
 80154b4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80154b8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80154bc:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80154c0:	2200      	movs	r2, #0
 80154c2:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80154c4:	2300      	movs	r3, #0
 80154c6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->AdvDataLen = AdvDataLen;
 80154ca:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80154ce:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80154d2:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 80154d6:	7812      	ldrb	r2, [r2, #0]
 80154d8:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80154da:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80154de:	3301      	adds	r3, #1
 80154e0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 80154e4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80154e8:	1c58      	adds	r0, r3, #1
 80154ea:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80154ee:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80154f2:	781a      	ldrb	r2, [r3, #0]
 80154f4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80154f8:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80154fc:	6819      	ldr	r1, [r3, #0]
 80154fe:	f000 fda8 	bl	8016052 <Osal_MemCpy>
  index_input += AdvDataLen;
 8015502:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015506:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 801550a:	781b      	ldrb	r3, [r3, #0]
 801550c:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8015510:	4413      	add	r3, r2
 8015512:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8015516:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801551a:	2218      	movs	r2, #24
 801551c:	2100      	movs	r1, #0
 801551e:	4618      	mov	r0, r3
 8015520:	f000 fda7 	bl	8016072 <Osal_MemSet>
  rq.ogf = 0x3f;
 8015524:	233f      	movs	r3, #63	@ 0x3f
 8015526:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08e;
 801552a:	238e      	movs	r3, #142	@ 0x8e
 801552c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8015530:	f107 0310 	add.w	r3, r7, #16
 8015534:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8015538:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801553c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8015540:	f107 030f 	add.w	r3, r7, #15
 8015544:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8015548:	2301      	movs	r3, #1
 801554a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 801554e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8015552:	2100      	movs	r1, #0
 8015554:	4618      	mov	r0, r3
 8015556:	f001 f815 	bl	8016584 <hci_send_req>
 801555a:	4603      	mov	r3, r0
 801555c:	2b00      	cmp	r3, #0
 801555e:	da01      	bge.n	8015564 <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 8015560:	23ff      	movs	r3, #255	@ 0xff
 8015562:	e004      	b.n	801556e <aci_gap_update_adv_data+0xda>
  return status;
 8015564:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015568:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 801556c:	781b      	ldrb	r3, [r3, #0]
}
 801556e:	4618      	mov	r0, r3
 8015570:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8015574:	46bd      	mov	sp, r7
 8015576:	bd80      	pop	{r7, pc}

08015578 <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 8015578:	b580      	push	{r7, lr}
 801557a:	b088      	sub	sp, #32
 801557c:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 801557e:	2300      	movs	r3, #0
 8015580:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8015582:	f107 0308 	add.w	r3, r7, #8
 8015586:	2218      	movs	r2, #24
 8015588:	2100      	movs	r1, #0
 801558a:	4618      	mov	r0, r3
 801558c:	f000 fd71 	bl	8016072 <Osal_MemSet>
  rq.ogf = 0x3f;
 8015590:	233f      	movs	r3, #63	@ 0x3f
 8015592:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 8015594:	2392      	movs	r3, #146	@ 0x92
 8015596:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8015598:	1dfb      	adds	r3, r7, #7
 801559a:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 801559c:	2301      	movs	r3, #1
 801559e:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 80155a0:	f107 0308 	add.w	r3, r7, #8
 80155a4:	2100      	movs	r1, #0
 80155a6:	4618      	mov	r0, r3
 80155a8:	f000 ffec 	bl	8016584 <hci_send_req>
 80155ac:	4603      	mov	r3, r0
 80155ae:	2b00      	cmp	r3, #0
 80155b0:	da01      	bge.n	80155b6 <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
 80155b2:	23ff      	movs	r3, #255	@ 0xff
 80155b4:	e000      	b.n	80155b8 <aci_gap_configure_filter_accept_list+0x40>
  return status;
 80155b6:	79fb      	ldrb	r3, [r7, #7]
}
 80155b8:	4618      	mov	r0, r3
 80155ba:	3720      	adds	r7, #32
 80155bc:	46bd      	mov	sp, r7
 80155be:	bd80      	pop	{r7, pc}

080155c0 <aci_gap_numeric_comparison_value_confirm_yesno>:
  return status;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 80155c0:	b580      	push	{r7, lr}
 80155c2:	b0cc      	sub	sp, #304	@ 0x130
 80155c4:	af00      	add	r7, sp, #0
 80155c6:	4602      	mov	r2, r0
 80155c8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80155cc:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80155d0:	801a      	strh	r2, [r3, #0]
 80155d2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80155d6:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 80155da:	460a      	mov	r2, r1
 80155dc:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 80155de:	f107 0310 	add.w	r3, r7, #16
 80155e2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80155e6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80155ea:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80155ee:	2200      	movs	r2, #0
 80155f0:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80155f2:	2300      	movs	r3, #0
 80155f4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 80155f8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80155fc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8015600:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8015604:	8812      	ldrh	r2, [r2, #0]
 8015606:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8015608:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801560c:	3302      	adds	r3, #2
 801560e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 8015612:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8015616:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801561a:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 801561e:	7812      	ldrb	r2, [r2, #0]
 8015620:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8015622:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015626:	3301      	adds	r3, #1
 8015628:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 801562c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8015630:	2218      	movs	r2, #24
 8015632:	2100      	movs	r1, #0
 8015634:	4618      	mov	r0, r3
 8015636:	f000 fd1c 	bl	8016072 <Osal_MemSet>
  rq.ogf = 0x3f;
 801563a:	233f      	movs	r3, #63	@ 0x3f
 801563c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x0a5;
 8015640:	23a5      	movs	r3, #165	@ 0xa5
 8015642:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8015646:	f107 0310 	add.w	r3, r7, #16
 801564a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 801564e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015652:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8015656:	f107 030f 	add.w	r3, r7, #15
 801565a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 801565e:	2301      	movs	r3, #1
 8015660:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8015664:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8015668:	2100      	movs	r1, #0
 801566a:	4618      	mov	r0, r3
 801566c:	f000 ff8a 	bl	8016584 <hci_send_req>
 8015670:	4603      	mov	r3, r0
 8015672:	2b00      	cmp	r3, #0
 8015674:	da01      	bge.n	801567a <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 8015676:	23ff      	movs	r3, #255	@ 0xff
 8015678:	e004      	b.n	8015684 <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 801567a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801567e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8015682:	781b      	ldrb	r3, [r3, #0]
}
 8015684:	4618      	mov	r0, r3
 8015686:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 801568a:	46bd      	mov	sp, r7
 801568c:	bd80      	pop	{r7, pc}

0801568e <aci_gatt_init>:
 */

#include "ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 801568e:	b580      	push	{r7, lr}
 8015690:	b088      	sub	sp, #32
 8015692:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8015694:	2300      	movs	r3, #0
 8015696:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8015698:	f107 0308 	add.w	r3, r7, #8
 801569c:	2218      	movs	r2, #24
 801569e:	2100      	movs	r1, #0
 80156a0:	4618      	mov	r0, r3
 80156a2:	f000 fce6 	bl	8016072 <Osal_MemSet>
  rq.ogf = 0x3f;
 80156a6:	233f      	movs	r3, #63	@ 0x3f
 80156a8:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 80156aa:	f240 1301 	movw	r3, #257	@ 0x101
 80156ae:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80156b0:	1dfb      	adds	r3, r7, #7
 80156b2:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80156b4:	2301      	movs	r3, #1
 80156b6:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 80156b8:	f107 0308 	add.w	r3, r7, #8
 80156bc:	2100      	movs	r1, #0
 80156be:	4618      	mov	r0, r3
 80156c0:	f000 ff60 	bl	8016584 <hci_send_req>
 80156c4:	4603      	mov	r3, r0
 80156c6:	2b00      	cmp	r3, #0
 80156c8:	da01      	bge.n	80156ce <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 80156ca:	23ff      	movs	r3, #255	@ 0xff
 80156cc:	e000      	b.n	80156d0 <aci_gatt_init+0x42>
  return status;
 80156ce:	79fb      	ldrb	r3, [r7, #7]
}
 80156d0:	4618      	mov	r0, r3
 80156d2:	3720      	adds	r7, #32
 80156d4:	46bd      	mov	sp, r7
 80156d6:	bd80      	pop	{r7, pc}

080156d8 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 80156d8:	b590      	push	{r4, r7, lr}
 80156da:	b0cf      	sub	sp, #316	@ 0x13c
 80156dc:	af00      	add	r7, sp, #0
 80156de:	4604      	mov	r4, r0
 80156e0:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 80156e4:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 80156e8:	6001      	str	r1, [r0, #0]
 80156ea:	4610      	mov	r0, r2
 80156ec:	4619      	mov	r1, r3
 80156ee:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80156f2:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 80156f6:	4622      	mov	r2, r4
 80156f8:	701a      	strb	r2, [r3, #0]
 80156fa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80156fe:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8015702:	4602      	mov	r2, r0
 8015704:	701a      	strb	r2, [r3, #0]
 8015706:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 801570a:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 801570e:	460a      	mov	r2, r1
 8015710:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 8015712:	f107 0310 	add.w	r3, r7, #16
 8015716:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 801571a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 801571e:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8015722:	781b      	ldrb	r3, [r3, #0]
 8015724:	2b01      	cmp	r3, #1
 8015726:	d00a      	beq.n	801573e <aci_gatt_add_service+0x66>
 8015728:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 801572c:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8015730:	781b      	ldrb	r3, [r3, #0]
 8015732:	2b02      	cmp	r3, #2
 8015734:	d101      	bne.n	801573a <aci_gatt_add_service+0x62>
 8015736:	2311      	movs	r3, #17
 8015738:	e002      	b.n	8015740 <aci_gatt_add_service+0x68>
 801573a:	2301      	movs	r3, #1
 801573c:	e000      	b.n	8015740 <aci_gatt_add_service+0x68>
 801573e:	2303      	movs	r3, #3
 8015740:	f107 0210 	add.w	r2, r7, #16
 8015744:	4413      	add	r3, r2
 8015746:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 801574a:	f107 030c 	add.w	r3, r7, #12
 801574e:	2203      	movs	r2, #3
 8015750:	2100      	movs	r1, #0
 8015752:	4618      	mov	r0, r3
 8015754:	f000 fc8d 	bl	8016072 <Osal_MemSet>
  int index_input = 0;
 8015758:	2300      	movs	r3, #0
 801575a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 801575e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8015762:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8015766:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 801576a:	7812      	ldrb	r2, [r2, #0]
 801576c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 801576e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015772:	3301      	adds	r3, #1
 8015774:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 8015778:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 801577c:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8015780:	781b      	ldrb	r3, [r3, #0]
 8015782:	2b01      	cmp	r3, #1
 8015784:	d002      	beq.n	801578c <aci_gatt_add_service+0xb4>
 8015786:	2b02      	cmp	r3, #2
 8015788:	d004      	beq.n	8015794 <aci_gatt_add_service+0xbc>
 801578a:	e007      	b.n	801579c <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 801578c:	2302      	movs	r3, #2
 801578e:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 8015792:	e005      	b.n	80157a0 <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 8015794:	2310      	movs	r3, #16
 8015796:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 801579a:	e001      	b.n	80157a0 <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 801579c:	2397      	movs	r3, #151	@ 0x97
 801579e:	e06c      	b.n	801587a <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 80157a0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80157a4:	1c58      	adds	r0, r3, #1
 80157a6:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 80157aa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80157ae:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80157b2:	6819      	ldr	r1, [r3, #0]
 80157b4:	f000 fc4d 	bl	8016052 <Osal_MemCpy>
    index_input += size;
 80157b8:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 80157bc:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 80157c0:	4413      	add	r3, r2
 80157c2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Type = Service_Type;
 80157c6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80157ca:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80157ce:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 80157d2:	7812      	ldrb	r2, [r2, #0]
 80157d4:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 80157d6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80157da:	3301      	adds	r3, #1
 80157dc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 80157e0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80157e4:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80157e8:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 80157ec:	7812      	ldrb	r2, [r2, #0]
 80157ee:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 80157f0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80157f4:	3301      	adds	r3, #1
 80157f6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80157fa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80157fe:	2218      	movs	r2, #24
 8015800:	2100      	movs	r1, #0
 8015802:	4618      	mov	r0, r3
 8015804:	f000 fc35 	bl	8016072 <Osal_MemSet>
  rq.ogf = 0x3f;
 8015808:	233f      	movs	r3, #63	@ 0x3f
 801580a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x102;
 801580e:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8015812:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8015816:	f107 0310 	add.w	r3, r7, #16
 801581a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 801581e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015822:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 8015826:	f107 030c 	add.w	r3, r7, #12
 801582a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 801582e:	2303      	movs	r3, #3
 8015830:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8015834:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8015838:	2100      	movs	r1, #0
 801583a:	4618      	mov	r0, r3
 801583c:	f000 fea2 	bl	8016584 <hci_send_req>
 8015840:	4603      	mov	r3, r0
 8015842:	2b00      	cmp	r3, #0
 8015844:	da01      	bge.n	801584a <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 8015846:	23ff      	movs	r3, #255	@ 0xff
 8015848:	e017      	b.n	801587a <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 801584a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 801584e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8015852:	781b      	ldrb	r3, [r3, #0]
 8015854:	2b00      	cmp	r3, #0
 8015856:	d005      	beq.n	8015864 <aci_gatt_add_service+0x18c>
    return resp.Status;
 8015858:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 801585c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8015860:	781b      	ldrb	r3, [r3, #0]
 8015862:	e00a      	b.n	801587a <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 8015864:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8015868:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 801586c:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8015870:	b29a      	uxth	r2, r3
 8015872:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8015876:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8015878:	2300      	movs	r3, #0
}
 801587a:	4618      	mov	r0, r3
 801587c:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 8015880:	46bd      	mov	sp, r7
 8015882:	bd90      	pop	{r4, r7, pc}

08015884 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 8015884:	b590      	push	{r4, r7, lr}
 8015886:	b0d1      	sub	sp, #324	@ 0x144
 8015888:	af00      	add	r7, sp, #0
 801588a:	4604      	mov	r4, r0
 801588c:	4608      	mov	r0, r1
 801588e:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8015892:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 8015896:	600a      	str	r2, [r1, #0]
 8015898:	4619      	mov	r1, r3
 801589a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 801589e:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 80158a2:	4622      	mov	r2, r4
 80158a4:	801a      	strh	r2, [r3, #0]
 80158a6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80158aa:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 80158ae:	4602      	mov	r2, r0
 80158b0:	701a      	strb	r2, [r3, #0]
 80158b2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80158b6:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 80158ba:	460a      	mov	r2, r1
 80158bc:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 80158be:	f107 0318 	add.w	r3, r7, #24
 80158c2:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 80158c6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80158ca:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 80158ce:	781b      	ldrb	r3, [r3, #0]
 80158d0:	2b01      	cmp	r3, #1
 80158d2:	d00a      	beq.n	80158ea <aci_gatt_add_char+0x66>
 80158d4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80158d8:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 80158dc:	781b      	ldrb	r3, [r3, #0]
 80158de:	2b02      	cmp	r3, #2
 80158e0:	d101      	bne.n	80158e6 <aci_gatt_add_char+0x62>
 80158e2:	2313      	movs	r3, #19
 80158e4:	e002      	b.n	80158ec <aci_gatt_add_char+0x68>
 80158e6:	2303      	movs	r3, #3
 80158e8:	e000      	b.n	80158ec <aci_gatt_add_char+0x68>
 80158ea:	2305      	movs	r3, #5
 80158ec:	f107 0218 	add.w	r2, r7, #24
 80158f0:	4413      	add	r3, r2
 80158f2:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 80158f6:	f107 0314 	add.w	r3, r7, #20
 80158fa:	2203      	movs	r2, #3
 80158fc:	2100      	movs	r1, #0
 80158fe:	4618      	mov	r0, r3
 8015900:	f000 fbb7 	bl	8016072 <Osal_MemSet>
  int index_input = 0;
 8015904:	2300      	movs	r3, #0
 8015906:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Service_Handle = Service_Handle;
 801590a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 801590e:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8015912:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8015916:	8812      	ldrh	r2, [r2, #0]
 8015918:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 801591a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 801591e:	3302      	adds	r3, #2
 8015920:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 8015924:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8015928:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 801592c:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 8015930:	7812      	ldrb	r2, [r2, #0]
 8015932:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8015934:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8015938:	3301      	adds	r3, #1
 801593a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 801593e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8015942:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8015946:	781b      	ldrb	r3, [r3, #0]
 8015948:	2b01      	cmp	r3, #1
 801594a:	d002      	beq.n	8015952 <aci_gatt_add_char+0xce>
 801594c:	2b02      	cmp	r3, #2
 801594e:	d004      	beq.n	801595a <aci_gatt_add_char+0xd6>
 8015950:	e007      	b.n	8015962 <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 8015952:	2302      	movs	r3, #2
 8015954:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8015958:	e005      	b.n	8015966 <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 801595a:	2310      	movs	r3, #16
 801595c:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8015960:	e001      	b.n	8015966 <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 8015962:	2397      	movs	r3, #151	@ 0x97
 8015964:	e091      	b.n	8015a8a <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 8015966:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 801596a:	1cd8      	adds	r0, r3, #3
 801596c:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 8015970:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8015974:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8015978:	6819      	ldr	r1, [r3, #0]
 801597a:	f000 fb6a 	bl	8016052 <Osal_MemCpy>
    index_input += size;
 801597e:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8015982:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8015986:	4413      	add	r3, r2
 8015988:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 801598c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8015990:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8015994:	f5a2 729d 	sub.w	r2, r2, #314	@ 0x13a
 8015998:	8812      	ldrh	r2, [r2, #0]
 801599a:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 801599c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80159a0:	3302      	adds	r3, #2
 80159a2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Properties = Char_Properties;
 80159a6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80159aa:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 80159ae:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 80159b0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80159b4:	3301      	adds	r3, #1
 80159b6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 80159ba:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80159be:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 80159c2:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 80159c4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80159c8:	3301      	adds	r3, #1
 80159ca:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 80159ce:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80159d2:	f897 2158 	ldrb.w	r2, [r7, #344]	@ 0x158
 80159d6:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 80159d8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80159dc:	3301      	adds	r3, #1
 80159de:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 80159e2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80159e6:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 80159ea:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 80159ec:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80159f0:	3301      	adds	r3, #1
 80159f2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Is_Variable = Is_Variable;
 80159f6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80159fa:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 80159fe:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 8015a00:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8015a04:	3301      	adds	r3, #1
 8015a06:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8015a0a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8015a0e:	2218      	movs	r2, #24
 8015a10:	2100      	movs	r1, #0
 8015a12:	4618      	mov	r0, r3
 8015a14:	f000 fb2d 	bl	8016072 <Osal_MemSet>
  rq.ogf = 0x3f;
 8015a18:	233f      	movs	r3, #63	@ 0x3f
 8015a1a:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x104;
 8015a1e:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8015a22:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 8015a26:	f107 0318 	add.w	r3, r7, #24
 8015a2a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 8015a2e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8015a32:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 8015a36:	f107 0314 	add.w	r3, r7, #20
 8015a3a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 8015a3e:	2303      	movs	r3, #3
 8015a40:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8015a44:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8015a48:	2100      	movs	r1, #0
 8015a4a:	4618      	mov	r0, r3
 8015a4c:	f000 fd9a 	bl	8016584 <hci_send_req>
 8015a50:	4603      	mov	r3, r0
 8015a52:	2b00      	cmp	r3, #0
 8015a54:	da01      	bge.n	8015a5a <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 8015a56:	23ff      	movs	r3, #255	@ 0xff
 8015a58:	e017      	b.n	8015a8a <aci_gatt_add_char+0x206>
  if ( resp.Status )
 8015a5a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8015a5e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8015a62:	781b      	ldrb	r3, [r3, #0]
 8015a64:	2b00      	cmp	r3, #0
 8015a66:	d005      	beq.n	8015a74 <aci_gatt_add_char+0x1f0>
    return resp.Status;
 8015a68:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8015a6c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8015a70:	781b      	ldrb	r3, [r3, #0]
 8015a72:	e00a      	b.n	8015a8a <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 8015a74:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8015a78:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8015a7c:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8015a80:	b29a      	uxth	r2, r3
 8015a82:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8015a86:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8015a88:	2300      	movs	r3, #0
}
 8015a8a:	4618      	mov	r0, r3
 8015a8c:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 8015a90:	46bd      	mov	sp, r7
 8015a92:	bd90      	pop	{r4, r7, pc}

08015a94 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 8015a94:	b5b0      	push	{r4, r5, r7, lr}
 8015a96:	b0cc      	sub	sp, #304	@ 0x130
 8015a98:	af00      	add	r7, sp, #0
 8015a9a:	4605      	mov	r5, r0
 8015a9c:	460c      	mov	r4, r1
 8015a9e:	4610      	mov	r0, r2
 8015aa0:	4619      	mov	r1, r3
 8015aa2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015aa6:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8015aaa:	462a      	mov	r2, r5
 8015aac:	801a      	strh	r2, [r3, #0]
 8015aae:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015ab2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8015ab6:	4622      	mov	r2, r4
 8015ab8:	801a      	strh	r2, [r3, #0]
 8015aba:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015abe:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 8015ac2:	4602      	mov	r2, r0
 8015ac4:	701a      	strb	r2, [r3, #0]
 8015ac6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015aca:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8015ace:	460a      	mov	r2, r1
 8015ad0:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 8015ad2:	f107 0310 	add.w	r3, r7, #16
 8015ad6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8015ada:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015ade:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8015ae2:	2200      	movs	r2, #0
 8015ae4:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8015ae6:	2300      	movs	r3, #0
 8015ae8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_Handle = Service_Handle;
 8015aec:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8015af0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8015af4:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8015af8:	8812      	ldrh	r2, [r2, #0]
 8015afa:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8015afc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015b00:	3302      	adds	r3, #2
 8015b02:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Handle = Char_Handle;
 8015b06:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8015b0a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8015b0e:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 8015b12:	8812      	ldrh	r2, [r2, #0]
 8015b14:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 8015b16:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015b1a:	3302      	adds	r3, #2
 8015b1c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Val_Offset = Val_Offset;
 8015b20:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8015b24:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8015b28:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 8015b2c:	7812      	ldrb	r2, [r2, #0]
 8015b2e:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8015b30:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015b34:	3301      	adds	r3, #1
 8015b36:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 8015b3a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8015b3e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8015b42:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 8015b46:	7812      	ldrb	r2, [r2, #0]
 8015b48:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8015b4a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015b4e:	3301      	adds	r3, #1
 8015b50:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 8015b54:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8015b58:	1d98      	adds	r0, r3, #6
 8015b5a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015b5e:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8015b62:	781b      	ldrb	r3, [r3, #0]
 8015b64:	461a      	mov	r2, r3
 8015b66:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8015b6a:	f000 fa72 	bl	8016052 <Osal_MemCpy>
  index_input += Char_Value_Length;
 8015b6e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015b72:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8015b76:	781b      	ldrb	r3, [r3, #0]
 8015b78:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8015b7c:	4413      	add	r3, r2
 8015b7e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8015b82:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8015b86:	2218      	movs	r2, #24
 8015b88:	2100      	movs	r1, #0
 8015b8a:	4618      	mov	r0, r3
 8015b8c:	f000 fa71 	bl	8016072 <Osal_MemSet>
  rq.ogf = 0x3f;
 8015b90:	233f      	movs	r3, #63	@ 0x3f
 8015b92:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x106;
 8015b96:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8015b9a:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8015b9e:	f107 0310 	add.w	r3, r7, #16
 8015ba2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8015ba6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015baa:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8015bae:	f107 030f 	add.w	r3, r7, #15
 8015bb2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8015bb6:	2301      	movs	r3, #1
 8015bb8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8015bbc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8015bc0:	2100      	movs	r1, #0
 8015bc2:	4618      	mov	r0, r3
 8015bc4:	f000 fcde 	bl	8016584 <hci_send_req>
 8015bc8:	4603      	mov	r3, r0
 8015bca:	2b00      	cmp	r3, #0
 8015bcc:	da01      	bge.n	8015bd2 <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 8015bce:	23ff      	movs	r3, #255	@ 0xff
 8015bd0:	e004      	b.n	8015bdc <aci_gatt_update_char_value+0x148>
  return status;
 8015bd2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015bd6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8015bda:	781b      	ldrb	r3, [r3, #0]
}
 8015bdc:	4618      	mov	r0, r3
 8015bde:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8015be2:	46bd      	mov	sp, r7
 8015be4:	bdb0      	pop	{r4, r5, r7, pc}

08015be6 <aci_gatt_confirm_indication>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_confirm_indication( uint16_t Connection_Handle )
{
 8015be6:	b580      	push	{r7, lr}
 8015be8:	b0cc      	sub	sp, #304	@ 0x130
 8015bea:	af00      	add	r7, sp, #0
 8015bec:	4602      	mov	r2, r0
 8015bee:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015bf2:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8015bf6:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer);
 8015bf8:	f107 0310 	add.w	r3, r7, #16
 8015bfc:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8015c00:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015c04:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8015c08:	2200      	movs	r2, #0
 8015c0a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8015c0c:	2300      	movs	r3, #0
 8015c0e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8015c12:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8015c16:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8015c1a:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8015c1e:	8812      	ldrh	r2, [r2, #0]
 8015c20:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8015c22:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015c26:	3302      	adds	r3, #2
 8015c28:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8015c2c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8015c30:	2218      	movs	r2, #24
 8015c32:	2100      	movs	r1, #0
 8015c34:	4618      	mov	r0, r3
 8015c36:	f000 fa1c 	bl	8016072 <Osal_MemSet>
  rq.ogf = 0x3f;
 8015c3a:	233f      	movs	r3, #63	@ 0x3f
 8015c3c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x125;
 8015c40:	f240 1325 	movw	r3, #293	@ 0x125
 8015c44:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8015c48:	f107 0310 	add.w	r3, r7, #16
 8015c4c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8015c50:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015c54:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8015c58:	f107 030f 	add.w	r3, r7, #15
 8015c5c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8015c60:	2301      	movs	r3, #1
 8015c62:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8015c66:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8015c6a:	2100      	movs	r1, #0
 8015c6c:	4618      	mov	r0, r3
 8015c6e:	f000 fc89 	bl	8016584 <hci_send_req>
 8015c72:	4603      	mov	r3, r0
 8015c74:	2b00      	cmp	r3, #0
 8015c76:	da01      	bge.n	8015c7c <aci_gatt_confirm_indication+0x96>
    return BLE_STATUS_TIMEOUT;
 8015c78:	23ff      	movs	r3, #255	@ 0xff
 8015c7a:	e004      	b.n	8015c86 <aci_gatt_confirm_indication+0xa0>
  return status;
 8015c7c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015c80:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8015c84:	781b      	ldrb	r3, [r3, #0]
}
 8015c86:	4618      	mov	r0, r3
 8015c88:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8015c8c:	46bd      	mov	sp, r7
 8015c8e:	bd80      	pop	{r7, pc}

08015c90 <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 8015c90:	b580      	push	{r7, lr}
 8015c92:	b0cc      	sub	sp, #304	@ 0x130
 8015c94:	af00      	add	r7, sp, #0
 8015c96:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015c9a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8015c9e:	601a      	str	r2, [r3, #0]
 8015ca0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015ca4:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8015ca8:	4602      	mov	r2, r0
 8015caa:	701a      	strb	r2, [r3, #0]
 8015cac:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015cb0:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8015cb4:	460a      	mov	r2, r1
 8015cb6:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 8015cb8:	f107 0310 	add.w	r3, r7, #16
 8015cbc:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8015cc0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015cc4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8015cc8:	2200      	movs	r2, #0
 8015cca:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8015ccc:	2300      	movs	r3, #0
 8015cce:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Offset = Offset;
 8015cd2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8015cd6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8015cda:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8015cde:	7812      	ldrb	r2, [r2, #0]
 8015ce0:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8015ce2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015ce6:	3301      	adds	r3, #1
 8015ce8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Length = Length;
 8015cec:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8015cf0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8015cf4:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8015cf8:	7812      	ldrb	r2, [r2, #0]
 8015cfa:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8015cfc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015d00:	3301      	adds	r3, #1
 8015d02:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 8015d06:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8015d0a:	1c98      	adds	r0, r3, #2
 8015d0c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015d10:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8015d14:	781a      	ldrb	r2, [r3, #0]
 8015d16:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015d1a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8015d1e:	6819      	ldr	r1, [r3, #0]
 8015d20:	f000 f997 	bl	8016052 <Osal_MemCpy>
  index_input += Length;
 8015d24:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015d28:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8015d2c:	781b      	ldrb	r3, [r3, #0]
 8015d2e:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8015d32:	4413      	add	r3, r2
 8015d34:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8015d38:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8015d3c:	2218      	movs	r2, #24
 8015d3e:	2100      	movs	r1, #0
 8015d40:	4618      	mov	r0, r3
 8015d42:	f000 f996 	bl	8016072 <Osal_MemSet>
  rq.ogf = 0x3f;
 8015d46:	233f      	movs	r3, #63	@ 0x3f
 8015d48:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00c;
 8015d4c:	230c      	movs	r3, #12
 8015d4e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8015d52:	f107 0310 	add.w	r3, r7, #16
 8015d56:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8015d5a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015d5e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8015d62:	f107 030f 	add.w	r3, r7, #15
 8015d66:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8015d6a:	2301      	movs	r3, #1
 8015d6c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8015d70:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8015d74:	2100      	movs	r1, #0
 8015d76:	4618      	mov	r0, r3
 8015d78:	f000 fc04 	bl	8016584 <hci_send_req>
 8015d7c:	4603      	mov	r3, r0
 8015d7e:	2b00      	cmp	r3, #0
 8015d80:	da01      	bge.n	8015d86 <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 8015d82:	23ff      	movs	r3, #255	@ 0xff
 8015d84:	e004      	b.n	8015d90 <aci_hal_write_config_data+0x100>
  return status;
 8015d86:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015d8a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8015d8e:	781b      	ldrb	r3, [r3, #0]
}
 8015d90:	4618      	mov	r0, r3
 8015d92:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8015d96:	46bd      	mov	sp, r7
 8015d98:	bd80      	pop	{r7, pc}

08015d9a <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 8015d9a:	b580      	push	{r7, lr}
 8015d9c:	b0cc      	sub	sp, #304	@ 0x130
 8015d9e:	af00      	add	r7, sp, #0
 8015da0:	4602      	mov	r2, r0
 8015da2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015da6:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8015daa:	701a      	strb	r2, [r3, #0]
 8015dac:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015db0:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8015db4:	460a      	mov	r2, r1
 8015db6:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 8015db8:	f107 0310 	add.w	r3, r7, #16
 8015dbc:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8015dc0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015dc4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8015dc8:	2200      	movs	r2, #0
 8015dca:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8015dcc:	2300      	movs	r3, #0
 8015dce:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->En_High_Power = En_High_Power;
 8015dd2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8015dd6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8015dda:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8015dde:	7812      	ldrb	r2, [r2, #0]
 8015de0:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8015de2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015de6:	3301      	adds	r3, #1
 8015de8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->PA_Level = PA_Level;
 8015dec:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8015df0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8015df4:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8015df8:	7812      	ldrb	r2, [r2, #0]
 8015dfa:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8015dfc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015e00:	3301      	adds	r3, #1
 8015e02:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8015e06:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8015e0a:	2218      	movs	r2, #24
 8015e0c:	2100      	movs	r1, #0
 8015e0e:	4618      	mov	r0, r3
 8015e10:	f000 f92f 	bl	8016072 <Osal_MemSet>
  rq.ogf = 0x3f;
 8015e14:	233f      	movs	r3, #63	@ 0x3f
 8015e16:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00f;
 8015e1a:	230f      	movs	r3, #15
 8015e1c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8015e20:	f107 0310 	add.w	r3, r7, #16
 8015e24:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8015e28:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015e2c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8015e30:	f107 030f 	add.w	r3, r7, #15
 8015e34:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8015e38:	2301      	movs	r3, #1
 8015e3a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8015e3e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8015e42:	2100      	movs	r1, #0
 8015e44:	4618      	mov	r0, r3
 8015e46:	f000 fb9d 	bl	8016584 <hci_send_req>
 8015e4a:	4603      	mov	r3, r0
 8015e4c:	2b00      	cmp	r3, #0
 8015e4e:	da01      	bge.n	8015e54 <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 8015e50:	23ff      	movs	r3, #255	@ 0xff
 8015e52:	e004      	b.n	8015e5e <aci_hal_set_tx_power_level+0xc4>
  return status;
 8015e54:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015e58:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8015e5c:	781b      	ldrb	r3, [r3, #0]
}
 8015e5e:	4618      	mov	r0, r3
 8015e60:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8015e64:	46bd      	mov	sp, r7
 8015e66:	bd80      	pop	{r7, pc}

08015e68 <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 8015e68:	b580      	push	{r7, lr}
 8015e6a:	b0cc      	sub	sp, #304	@ 0x130
 8015e6c:	af00      	add	r7, sp, #0
 8015e6e:	4602      	mov	r2, r0
 8015e70:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015e74:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8015e78:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 8015e7a:	f107 0310 	add.w	r3, r7, #16
 8015e7e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8015e82:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015e86:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8015e8a:	2200      	movs	r2, #0
 8015e8c:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8015e8e:	2300      	movs	r3, #0
 8015e90:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 8015e94:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8015e98:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8015e9c:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8015ea0:	8812      	ldrh	r2, [r2, #0]
 8015ea2:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8015ea4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015ea8:	3302      	adds	r3, #2
 8015eaa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8015eae:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8015eb2:	2218      	movs	r2, #24
 8015eb4:	2100      	movs	r1, #0
 8015eb6:	4618      	mov	r0, r3
 8015eb8:	f000 f8db 	bl	8016072 <Osal_MemSet>
  rq.ogf = 0x3f;
 8015ebc:	233f      	movs	r3, #63	@ 0x3f
 8015ebe:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x018;
 8015ec2:	2318      	movs	r3, #24
 8015ec4:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8015ec8:	f107 0310 	add.w	r3, r7, #16
 8015ecc:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8015ed0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015ed4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8015ed8:	f107 030f 	add.w	r3, r7, #15
 8015edc:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8015ee0:	2301      	movs	r3, #1
 8015ee2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8015ee6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8015eea:	2100      	movs	r1, #0
 8015eec:	4618      	mov	r0, r3
 8015eee:	f000 fb49 	bl	8016584 <hci_send_req>
 8015ef2:	4603      	mov	r3, r0
 8015ef4:	2b00      	cmp	r3, #0
 8015ef6:	da01      	bge.n	8015efc <aci_hal_set_radio_activity_mask+0x94>
    return BLE_STATUS_TIMEOUT;
 8015ef8:	23ff      	movs	r3, #255	@ 0xff
 8015efa:	e004      	b.n	8015f06 <aci_hal_set_radio_activity_mask+0x9e>
  return status;
 8015efc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015f00:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8015f04:	781b      	ldrb	r3, [r3, #0]
}
 8015f06:	4618      	mov	r0, r3
 8015f08:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8015f0c:	46bd      	mov	sp, r7
 8015f0e:	bd80      	pop	{r7, pc}

08015f10 <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 8015f10:	b580      	push	{r7, lr}
 8015f12:	b088      	sub	sp, #32
 8015f14:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8015f16:	2300      	movs	r3, #0
 8015f18:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8015f1a:	f107 0308 	add.w	r3, r7, #8
 8015f1e:	2218      	movs	r2, #24
 8015f20:	2100      	movs	r1, #0
 8015f22:	4618      	mov	r0, r3
 8015f24:	f000 f8a5 	bl	8016072 <Osal_MemSet>
  rq.ogf = 0x03;
 8015f28:	2303      	movs	r3, #3
 8015f2a:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 8015f2c:	2303      	movs	r3, #3
 8015f2e:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8015f30:	1dfb      	adds	r3, r7, #7
 8015f32:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8015f34:	2301      	movs	r3, #1
 8015f36:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8015f38:	f107 0308 	add.w	r3, r7, #8
 8015f3c:	2100      	movs	r1, #0
 8015f3e:	4618      	mov	r0, r3
 8015f40:	f000 fb20 	bl	8016584 <hci_send_req>
 8015f44:	4603      	mov	r3, r0
 8015f46:	2b00      	cmp	r3, #0
 8015f48:	da01      	bge.n	8015f4e <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 8015f4a:	23ff      	movs	r3, #255	@ 0xff
 8015f4c:	e000      	b.n	8015f50 <hci_reset+0x40>
  return status;
 8015f4e:	79fb      	ldrb	r3, [r7, #7]
}
 8015f50:	4618      	mov	r0, r3
 8015f52:	3720      	adds	r7, #32
 8015f54:	46bd      	mov	sp, r7
 8015f56:	bd80      	pop	{r7, pc}

08015f58 <hci_le_set_default_phy>:
}

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 8015f58:	b590      	push	{r4, r7, lr}
 8015f5a:	b0cd      	sub	sp, #308	@ 0x134
 8015f5c:	af00      	add	r7, sp, #0
 8015f5e:	4604      	mov	r4, r0
 8015f60:	4608      	mov	r0, r1
 8015f62:	4611      	mov	r1, r2
 8015f64:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015f68:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8015f6c:	4622      	mov	r2, r4
 8015f6e:	701a      	strb	r2, [r3, #0]
 8015f70:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015f74:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8015f78:	4602      	mov	r2, r0
 8015f7a:	701a      	strb	r2, [r3, #0]
 8015f7c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015f80:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8015f84:	460a      	mov	r2, r1
 8015f86:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 8015f88:	f107 0310 	add.w	r3, r7, #16
 8015f8c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8015f90:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8015f94:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8015f98:	2200      	movs	r2, #0
 8015f9a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8015f9c:	2300      	movs	r3, #0
 8015f9e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 8015fa2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8015fa6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8015faa:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8015fae:	7812      	ldrb	r2, [r2, #0]
 8015fb0:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8015fb2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015fb6:	3301      	adds	r3, #1
 8015fb8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->TX_PHYS = TX_PHYS;
 8015fbc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8015fc0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8015fc4:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8015fc8:	7812      	ldrb	r2, [r2, #0]
 8015fca:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8015fcc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015fd0:	3301      	adds	r3, #1
 8015fd2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->RX_PHYS = RX_PHYS;
 8015fd6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8015fda:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8015fde:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8015fe2:	7812      	ldrb	r2, [r2, #0]
 8015fe4:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8015fe6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8015fea:	3301      	adds	r3, #1
 8015fec:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8015ff0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8015ff4:	2218      	movs	r2, #24
 8015ff6:	2100      	movs	r1, #0
 8015ff8:	4618      	mov	r0, r3
 8015ffa:	f000 f83a 	bl	8016072 <Osal_MemSet>
  rq.ogf = 0x08;
 8015ffe:	2308      	movs	r3, #8
 8016000:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x031;
 8016004:	2331      	movs	r3, #49	@ 0x31
 8016006:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 801600a:	f107 0310 	add.w	r3, r7, #16
 801600e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8016012:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8016016:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 801601a:	f107 030f 	add.w	r3, r7, #15
 801601e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8016022:	2301      	movs	r3, #1
 8016024:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8016028:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801602c:	2100      	movs	r1, #0
 801602e:	4618      	mov	r0, r3
 8016030:	f000 faa8 	bl	8016584 <hci_send_req>
 8016034:	4603      	mov	r3, r0
 8016036:	2b00      	cmp	r3, #0
 8016038:	da01      	bge.n	801603e <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 801603a:	23ff      	movs	r3, #255	@ 0xff
 801603c:	e004      	b.n	8016048 <hci_le_set_default_phy+0xf0>
  return status;
 801603e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8016042:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8016046:	781b      	ldrb	r3, [r3, #0]
}
 8016048:	4618      	mov	r0, r3
 801604a:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 801604e:	46bd      	mov	sp, r7
 8016050:	bd90      	pop	{r4, r7, pc}

08016052 <Osal_MemCpy>:
 * Osal_MemCpy
 *
 */

void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 8016052:	b580      	push	{r7, lr}
 8016054:	b084      	sub	sp, #16
 8016056:	af00      	add	r7, sp, #0
 8016058:	60f8      	str	r0, [r7, #12]
 801605a:	60b9      	str	r1, [r7, #8]
 801605c:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size );
 801605e:	687a      	ldr	r2, [r7, #4]
 8016060:	68b9      	ldr	r1, [r7, #8]
 8016062:	68f8      	ldr	r0, [r7, #12]
 8016064:	f005 fbe1 	bl	801b82a <memcpy>
 8016068:	4603      	mov	r3, r0
}
 801606a:	4618      	mov	r0, r3
 801606c:	3710      	adds	r7, #16
 801606e:	46bd      	mov	sp, r7
 8016070:	bd80      	pop	{r7, pc}

08016072 <Osal_MemSet>:
 * Osal_MemSet
 *
 */

void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 8016072:	b580      	push	{r7, lr}
 8016074:	b084      	sub	sp, #16
 8016076:	af00      	add	r7, sp, #0
 8016078:	60f8      	str	r0, [r7, #12]
 801607a:	60b9      	str	r1, [r7, #8]
 801607c:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 801607e:	687a      	ldr	r2, [r7, #4]
 8016080:	68b9      	ldr	r1, [r7, #8]
 8016082:	68f8      	ldr	r0, [r7, #12]
 8016084:	f005 fab5 	bl	801b5f2 <memset>
 8016088:	4603      	mov	r3, r0
}
 801608a:	4618      	mov	r0, r3
 801608c:	3710      	adds	r7, #16
 801608e:	46bd      	mov	sp, r7
 8016090:	bd80      	pop	{r7, pc}

08016092 <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 8016092:	b480      	push	{r7}
 8016094:	af00      	add	r7, sp, #0
  return;
 8016096:	bf00      	nop
}
 8016098:	46bd      	mov	sp, r7
 801609a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801609e:	4770      	bx	lr

080160a0 <BLS_Init>:

__WEAK void BLS_Init( void )
{
 80160a0:	b480      	push	{r7}
 80160a2:	af00      	add	r7, sp, #0
  return;
 80160a4:	bf00      	nop
}
 80160a6:	46bd      	mov	sp, r7
 80160a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160ac:	4770      	bx	lr

080160ae <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 80160ae:	b480      	push	{r7}
 80160b0:	af00      	add	r7, sp, #0
  return;
 80160b2:	bf00      	nop
}
 80160b4:	46bd      	mov	sp, r7
 80160b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160ba:	4770      	bx	lr

080160bc <DIS_Init>:
__WEAK void DIS_Init( void )
{
 80160bc:	b480      	push	{r7}
 80160be:	af00      	add	r7, sp, #0
  return;
 80160c0:	bf00      	nop
}
 80160c2:	46bd      	mov	sp, r7
 80160c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160c8:	4770      	bx	lr

080160ca <EDS_STM_Init>:
__WEAK void EDS_STM_Init( void )
{
 80160ca:	b480      	push	{r7}
 80160cc:	af00      	add	r7, sp, #0
  return;
 80160ce:	bf00      	nop
}
 80160d0:	46bd      	mov	sp, r7
 80160d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160d6:	4770      	bx	lr

080160d8 <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 80160d8:	b480      	push	{r7}
 80160da:	af00      	add	r7, sp, #0
  return;
 80160dc:	bf00      	nop
}
 80160de:	46bd      	mov	sp, r7
 80160e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160e4:	4770      	bx	lr

080160e6 <HRS_Init>:
__WEAK void HRS_Init( void )
{
 80160e6:	b480      	push	{r7}
 80160e8:	af00      	add	r7, sp, #0
  return;
 80160ea:	bf00      	nop
}
 80160ec:	46bd      	mov	sp, r7
 80160ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160f2:	4770      	bx	lr

080160f4 <HTS_Init>:
__WEAK void HTS_Init( void )
{
 80160f4:	b480      	push	{r7}
 80160f6:	af00      	add	r7, sp, #0
  return;
 80160f8:	bf00      	nop
}
 80160fa:	46bd      	mov	sp, r7
 80160fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016100:	4770      	bx	lr

08016102 <IAS_Init>:
__WEAK void IAS_Init( void )
{
 8016102:	b480      	push	{r7}
 8016104:	af00      	add	r7, sp, #0
  return;
 8016106:	bf00      	nop
}
 8016108:	46bd      	mov	sp, r7
 801610a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801610e:	4770      	bx	lr

08016110 <LLS_Init>:
__WEAK void LLS_Init( void )
{
 8016110:	b480      	push	{r7}
 8016112:	af00      	add	r7, sp, #0
  return;
 8016114:	bf00      	nop
}
 8016116:	46bd      	mov	sp, r7
 8016118:	f85d 7b04 	ldr.w	r7, [sp], #4
 801611c:	4770      	bx	lr

0801611e <TPS_Init>:
__WEAK void TPS_Init( void )
{
 801611e:	b480      	push	{r7}
 8016120:	af00      	add	r7, sp, #0
  return;
 8016122:	bf00      	nop
}
 8016124:	46bd      	mov	sp, r7
 8016126:	f85d 7b04 	ldr.w	r7, [sp], #4
 801612a:	4770      	bx	lr

0801612c <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 801612c:	b480      	push	{r7}
 801612e:	af00      	add	r7, sp, #0
  return;
 8016130:	bf00      	nop
}
 8016132:	46bd      	mov	sp, r7
 8016134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016138:	4770      	bx	lr

0801613a <P2PS_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
 801613a:	b480      	push	{r7}
 801613c:	af00      	add	r7, sp, #0
  return;
 801613e:	bf00      	nop
}
 8016140:	46bd      	mov	sp, r7
 8016142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016146:	4770      	bx	lr

08016148 <ZDD_STM_Init>:
__WEAK void ZDD_STM_Init( void )
{
 8016148:	b480      	push	{r7}
 801614a:	af00      	add	r7, sp, #0
  return;
 801614c:	bf00      	nop
}
 801614e:	46bd      	mov	sp, r7
 8016150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016154:	4770      	bx	lr

08016156 <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 8016156:	b480      	push	{r7}
 8016158:	af00      	add	r7, sp, #0
  return;
 801615a:	bf00      	nop
}
 801615c:	46bd      	mov	sp, r7
 801615e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016162:	4770      	bx	lr

08016164 <MESH_Init>:
__WEAK void MESH_Init( void )
{
 8016164:	b480      	push	{r7}
 8016166:	af00      	add	r7, sp, #0
  return;
 8016168:	bf00      	nop
}
 801616a:	46bd      	mov	sp, r7
 801616c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016170:	4770      	bx	lr

08016172 <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 8016172:	b480      	push	{r7}
 8016174:	af00      	add	r7, sp, #0
  return;
 8016176:	bf00      	nop
}
 8016178:	46bd      	mov	sp, r7
 801617a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801617e:	4770      	bx	lr

08016180 <SVCCTL_Init>:
}

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 8016180:	b580      	push	{r7, lr}
 8016182:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 8016184:	4b04      	ldr	r3, [pc, #16]	@ (8016198 <SVCCTL_Init+0x18>)
 8016186:	2200      	movs	r2, #0
 8016188:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 801618a:	4b04      	ldr	r3, [pc, #16]	@ (801619c <SVCCTL_Init+0x1c>)
 801618c:	2200      	movs	r2, #0
 801618e:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 8016190:	f000 f806 	bl	80161a0 <SVCCTL_SvcInit>

  return;
 8016194:	bf00      	nop
}
 8016196:	bd80      	pop	{r7, pc}
 8016198:	20000320 	.word	0x20000320
 801619c:	20000340 	.word	0x20000340

080161a0 <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 80161a0:	b580      	push	{r7, lr}
 80161a2:	af00      	add	r7, sp, #0
  BAS_Init();
 80161a4:	f7ff ff75 	bl	8016092 <BAS_Init>

  BLS_Init();
 80161a8:	f7ff ff7a 	bl	80160a0 <BLS_Init>

  CRS_STM_Init();
 80161ac:	f7ff ff7f 	bl	80160ae <CRS_STM_Init>

  DIS_Init();
 80161b0:	f7ff ff84 	bl	80160bc <DIS_Init>

  EDS_STM_Init();
 80161b4:	f7ff ff89 	bl	80160ca <EDS_STM_Init>

  HIDS_Init();
 80161b8:	f7ff ff8e 	bl	80160d8 <HIDS_Init>

  HRS_Init();
 80161bc:	f7ff ff93 	bl	80160e6 <HRS_Init>

  HTS_Init();
 80161c0:	f7ff ff98 	bl	80160f4 <HTS_Init>

  IAS_Init();
 80161c4:	f7ff ff9d 	bl	8016102 <IAS_Init>

  LLS_Init();
 80161c8:	f7ff ffa2 	bl	8016110 <LLS_Init>

  TPS_Init();
 80161cc:	f7ff ffa7 	bl	801611e <TPS_Init>

  MOTENV_STM_Init();
 80161d0:	f7ff ffac 	bl	801612c <MOTENV_STM_Init>

  P2PS_STM_Init();
 80161d4:	f7ff ffb1 	bl	801613a <P2PS_STM_Init>

  ZDD_STM_Init();
 80161d8:	f7ff ffb6 	bl	8016148 <ZDD_STM_Init>

  OTAS_STM_Init();
 80161dc:	f7ff ffbb 	bl	8016156 <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 80161e0:	f7ff ffc7 	bl	8016172 <BVOPUS_STM_Init>

  MESH_Init();
 80161e4:	f7ff ffbe 	bl	8016164 <MESH_Init>

  SVCCTL_InitCustomSvc();
 80161e8:	f002 f820 	bl	801822c <SVCCTL_InitCustomSvc>
  
  return;
 80161ec:	bf00      	nop
}
 80161ee:	bd80      	pop	{r7, pc}

080161f0 <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 80161f0:	b480      	push	{r7}
 80161f2:	b083      	sub	sp, #12
 80161f4:	af00      	add	r7, sp, #0
 80161f6:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 80161f8:	4b09      	ldr	r3, [pc, #36]	@ (8016220 <SVCCTL_RegisterSvcHandler+0x30>)
 80161fa:	7f1b      	ldrb	r3, [r3, #28]
 80161fc:	4619      	mov	r1, r3
 80161fe:	4a08      	ldr	r2, [pc, #32]	@ (8016220 <SVCCTL_RegisterSvcHandler+0x30>)
 8016200:	687b      	ldr	r3, [r7, #4]
 8016202:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 8016206:	4b06      	ldr	r3, [pc, #24]	@ (8016220 <SVCCTL_RegisterSvcHandler+0x30>)
 8016208:	7f1b      	ldrb	r3, [r3, #28]
 801620a:	3301      	adds	r3, #1
 801620c:	b2da      	uxtb	r2, r3
 801620e:	4b04      	ldr	r3, [pc, #16]	@ (8016220 <SVCCTL_RegisterSvcHandler+0x30>)
 8016210:	771a      	strb	r2, [r3, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 8016212:	bf00      	nop
}
 8016214:	370c      	adds	r7, #12
 8016216:	46bd      	mov	sp, r7
 8016218:	f85d 7b04 	ldr.w	r7, [sp], #4
 801621c:	4770      	bx	lr
 801621e:	bf00      	nop
 8016220:	20000320 	.word	0x20000320

08016224 <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 8016224:	b580      	push	{r7, lr}
 8016226:	b086      	sub	sp, #24
 8016228:	af00      	add	r7, sp, #0
 801622a:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 801622c:	687b      	ldr	r3, [r7, #4]
 801622e:	3301      	adds	r3, #1
 8016230:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 8016232:	2300      	movs	r3, #0
 8016234:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 8016236:	693b      	ldr	r3, [r7, #16]
 8016238:	781b      	ldrb	r3, [r3, #0]
 801623a:	2bff      	cmp	r3, #255	@ 0xff
 801623c:	d125      	bne.n	801628a <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 801623e:	693b      	ldr	r3, [r7, #16]
 8016240:	3302      	adds	r3, #2
 8016242:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 8016244:	68fb      	ldr	r3, [r7, #12]
 8016246:	881b      	ldrh	r3, [r3, #0]
 8016248:	b29b      	uxth	r3, r3
 801624a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 801624e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8016252:	d118      	bne.n	8016286 <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8016254:	2300      	movs	r3, #0
 8016256:	757b      	strb	r3, [r7, #21]
 8016258:	e00d      	b.n	8016276 <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 801625a:	7d7b      	ldrb	r3, [r7, #21]
 801625c:	4a1a      	ldr	r2, [pc, #104]	@ (80162c8 <SVCCTL_UserEvtRx+0xa4>)
 801625e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016262:	6878      	ldr	r0, [r7, #4]
 8016264:	4798      	blx	r3
 8016266:	4603      	mov	r3, r0
 8016268:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 801626a:	7dfb      	ldrb	r3, [r7, #23]
 801626c:	2b00      	cmp	r3, #0
 801626e:	d108      	bne.n	8016282 <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8016270:	7d7b      	ldrb	r3, [r7, #21]
 8016272:	3301      	adds	r3, #1
 8016274:	757b      	strb	r3, [r7, #21]
 8016276:	4b14      	ldr	r3, [pc, #80]	@ (80162c8 <SVCCTL_UserEvtRx+0xa4>)
 8016278:	7f1b      	ldrb	r3, [r3, #28]
 801627a:	7d7a      	ldrb	r2, [r7, #21]
 801627c:	429a      	cmp	r2, r3
 801627e:	d3ec      	bcc.n	801625a <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 8016280:	e002      	b.n	8016288 <SVCCTL_UserEvtRx+0x64>
              break;
 8016282:	bf00      	nop
          break;
 8016284:	e000      	b.n	8016288 <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 8016286:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 8016288:	e000      	b.n	801628c <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 801628a:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the application.
   */
  switch (event_notification_status)
 801628c:	7dfb      	ldrb	r3, [r7, #23]
 801628e:	2b02      	cmp	r3, #2
 8016290:	d00f      	beq.n	80162b2 <SVCCTL_UserEvtRx+0x8e>
 8016292:	2b02      	cmp	r3, #2
 8016294:	dc10      	bgt.n	80162b8 <SVCCTL_UserEvtRx+0x94>
 8016296:	2b00      	cmp	r3, #0
 8016298:	d002      	beq.n	80162a0 <SVCCTL_UserEvtRx+0x7c>
 801629a:	2b01      	cmp	r3, #1
 801629c:	d006      	beq.n	80162ac <SVCCTL_UserEvtRx+0x88>
 801629e:	e00b      	b.n	80162b8 <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 80162a0:	6878      	ldr	r0, [r7, #4]
 80162a2:	f001 fc7f 	bl	8017ba4 <SVCCTL_App_Notification>
 80162a6:	4603      	mov	r3, r0
 80162a8:	75bb      	strb	r3, [r7, #22]
      break;
 80162aa:	e008      	b.n	80162be <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 80162ac:	2301      	movs	r3, #1
 80162ae:	75bb      	strb	r3, [r7, #22]
      break;
 80162b0:	e005      	b.n	80162be <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 80162b2:	2300      	movs	r3, #0
 80162b4:	75bb      	strb	r3, [r7, #22]
      break;
 80162b6:	e002      	b.n	80162be <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 80162b8:	2301      	movs	r3, #1
 80162ba:	75bb      	strb	r3, [r7, #22]
      break;
 80162bc:	bf00      	nop
  }

  return (return_status);
 80162be:	7dbb      	ldrb	r3, [r7, #22]
}
 80162c0:	4618      	mov	r0, r3
 80162c2:	3718      	adds	r7, #24
 80162c4:	46bd      	mov	sp, r7
 80162c6:	bd80      	pop	{r7, pc}
 80162c8:	20000320 	.word	0x20000320

080162cc <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 80162cc:	b580      	push	{r7, lr}
 80162ce:	b088      	sub	sp, #32
 80162d0:	af00      	add	r7, sp, #0
 80162d2:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 80162d4:	f107 030c 	add.w	r3, r7, #12
 80162d8:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 80162da:	687b      	ldr	r3, [r7, #4]
 80162dc:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 80162e0:	69fb      	ldr	r3, [r7, #28]
 80162e2:	212e      	movs	r1, #46	@ 0x2e
 80162e4:	f64f 4066 	movw	r0, #64614	@ 0xfc66
 80162e8:	f000 fae8 	bl	80168bc <shci_send>
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 80162ec:	69fb      	ldr	r3, [r7, #28]
 80162ee:	330b      	adds	r3, #11
 80162f0:	78db      	ldrb	r3, [r3, #3]
}
 80162f2:	4618      	mov	r0, r3
 80162f4:	3720      	adds	r7, #32
 80162f6:	46bd      	mov	sp, r7
 80162f8:	bd80      	pop	{r7, pc}

080162fa <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 80162fa:	b580      	push	{r7, lr}
 80162fc:	b088      	sub	sp, #32
 80162fe:	af00      	add	r7, sp, #0
 8016300:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8016302:	f107 030c 	add.w	r3, r7, #12
 8016306:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 8016308:	687b      	ldr	r3, [r7, #4]
 801630a:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 801630e:	69fb      	ldr	r3, [r7, #28]
 8016310:	210f      	movs	r1, #15
 8016312:	f64f 4068 	movw	r0, #64616	@ 0xfc68
 8016316:	f000 fad1 	bl	80168bc <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 801631a:	69fb      	ldr	r3, [r7, #28]
 801631c:	330b      	adds	r3, #11
 801631e:	78db      	ldrb	r3, [r3, #3]
}
 8016320:	4618      	mov	r0, r3
 8016322:	3720      	adds	r7, #32
 8016324:	46bd      	mov	sp, r7
 8016326:	bd80      	pop	{r7, pc}

08016328 <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 8016328:	b580      	push	{r7, lr}
 801632a:	b088      	sub	sp, #32
 801632c:	af00      	add	r7, sp, #0
 801632e:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8016330:	f107 030c 	add.w	r3, r7, #12
 8016334:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 8016336:	69fb      	ldr	r3, [r7, #28]
 8016338:	687a      	ldr	r2, [r7, #4]
 801633a:	2110      	movs	r1, #16
 801633c:	f64f 4075 	movw	r0, #64629	@ 0xfc75
 8016340:	f000 fabc 	bl	80168bc <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8016344:	69fb      	ldr	r3, [r7, #28]
 8016346:	330b      	adds	r3, #11
 8016348:	78db      	ldrb	r3, [r3, #3]
}
 801634a:	4618      	mov	r0, r3
 801634c:	3720      	adds	r7, #32
 801634e:	46bd      	mov	sp, r7
 8016350:	bd80      	pop	{r7, pc}
	...

08016354 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 8016354:	b480      	push	{r7}
 8016356:	b08b      	sub	sp, #44	@ 0x2c
 8016358:	af00      	add	r7, sp, #0
 801635a:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 801635c:	2300      	movs	r3, #0
 801635e:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 8016360:	2300      	movs	r3, #0
 8016362:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 8016364:	2300      	movs	r3, #0
 8016366:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t wireless_firmware_memorySize = 0;
 8016368:	2300      	movs	r3, #0
 801636a:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 801636c:	2300      	movs	r3, #0
 801636e:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 8016370:	2300      	movs	r3, #0
 8016372:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 8016374:	2300      	movs	r3, #0
 8016376:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 8016378:	2300      	movs	r3, #0
 801637a:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 801637c:	4b4a      	ldr	r3, [pc, #296]	@ (80164a8 <SHCI_GetWirelessFwInfo+0x154>)
 801637e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016380:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8016384:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 8016386:	693b      	ldr	r3, [r7, #16]
 8016388:	009b      	lsls	r3, r3, #2
 801638a:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 801638e:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 8016392:	681b      	ldr	r3, [r3, #0]
 8016394:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 8016396:	68bb      	ldr	r3, [r7, #8]
 8016398:	681b      	ldr	r3, [r3, #0]
 801639a:	4a44      	ldr	r2, [pc, #272]	@ (80164ac <SHCI_GetWirelessFwInfo+0x158>)
 801639c:	4293      	cmp	r3, r2
 801639e:	d10f      	bne.n	80163c0 <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 80163a0:	68bb      	ldr	r3, [r7, #8]
 80163a2:	695b      	ldr	r3, [r3, #20]
 80163a4:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 80163a6:	68bb      	ldr	r3, [r7, #8]
 80163a8:	699b      	ldr	r3, [r3, #24]
 80163aa:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 80163ac:	68bb      	ldr	r3, [r7, #8]
 80163ae:	69db      	ldr	r3, [r3, #28]
 80163b0:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 80163b2:	68bb      	ldr	r3, [r7, #8]
 80163b4:	68db      	ldr	r3, [r3, #12]
 80163b6:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 80163b8:	68bb      	ldr	r3, [r7, #8]
 80163ba:	691b      	ldr	r3, [r3, #16]
 80163bc:	617b      	str	r3, [r7, #20]
 80163be:	e01a      	b.n	80163f6 <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 80163c0:	693b      	ldr	r3, [r7, #16]
 80163c2:	009b      	lsls	r3, r3, #2
 80163c4:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 80163c8:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 80163cc:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 80163ce:	68fb      	ldr	r3, [r7, #12]
 80163d0:	681b      	ldr	r3, [r3, #0]
 80163d2:	691b      	ldr	r3, [r3, #16]
 80163d4:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 80163d6:	68fb      	ldr	r3, [r7, #12]
 80163d8:	681b      	ldr	r3, [r3, #0]
 80163da:	695b      	ldr	r3, [r3, #20]
 80163dc:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 80163de:	68fb      	ldr	r3, [r7, #12]
 80163e0:	681b      	ldr	r3, [r3, #0]
 80163e2:	699b      	ldr	r3, [r3, #24]
 80163e4:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 80163e6:	68fb      	ldr	r3, [r7, #12]
 80163e8:	681b      	ldr	r3, [r3, #0]
 80163ea:	685b      	ldr	r3, [r3, #4]
 80163ec:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 80163ee:	68fb      	ldr	r3, [r7, #12]
 80163f0:	681b      	ldr	r3, [r3, #0]
 80163f2:	689b      	ldr	r3, [r3, #8]
 80163f4:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 80163f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80163f8:	0e1b      	lsrs	r3, r3, #24
 80163fa:	b2da      	uxtb	r2, r3
 80163fc:	687b      	ldr	r3, [r7, #4]
 80163fe:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8016400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016402:	0c1b      	lsrs	r3, r3, #16
 8016404:	b2da      	uxtb	r2, r3
 8016406:	687b      	ldr	r3, [r7, #4]
 8016408:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 801640a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801640c:	0a1b      	lsrs	r3, r3, #8
 801640e:	b2da      	uxtb	r2, r3
 8016410:	687b      	ldr	r3, [r7, #4]
 8016412:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 8016414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016416:	091b      	lsrs	r3, r3, #4
 8016418:	b2db      	uxtb	r3, r3
 801641a:	f003 030f 	and.w	r3, r3, #15
 801641e:	b2da      	uxtb	r2, r3
 8016420:	687b      	ldr	r3, [r7, #4]
 8016422:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 8016424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016426:	b2db      	uxtb	r3, r3
 8016428:	f003 030f 	and.w	r3, r3, #15
 801642c:	b2da      	uxtb	r2, r3
 801642e:	687b      	ldr	r3, [r7, #4]
 8016430:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 8016432:	6a3b      	ldr	r3, [r7, #32]
 8016434:	0e1b      	lsrs	r3, r3, #24
 8016436:	b2da      	uxtb	r2, r3
 8016438:	687b      	ldr	r3, [r7, #4]
 801643a:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 801643c:	6a3b      	ldr	r3, [r7, #32]
 801643e:	0c1b      	lsrs	r3, r3, #16
 8016440:	b2da      	uxtb	r2, r3
 8016442:	687b      	ldr	r3, [r7, #4]
 8016444:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 8016446:	6a3b      	ldr	r3, [r7, #32]
 8016448:	0a1b      	lsrs	r3, r3, #8
 801644a:	b2da      	uxtb	r2, r3
 801644c:	687b      	ldr	r3, [r7, #4]
 801644e:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 8016450:	6a3b      	ldr	r3, [r7, #32]
 8016452:	b2da      	uxtb	r2, r3
 8016454:	687b      	ldr	r3, [r7, #4]
 8016456:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 8016458:	69fb      	ldr	r3, [r7, #28]
 801645a:	b2da      	uxtb	r2, r3
 801645c:	687b      	ldr	r3, [r7, #4]
 801645e:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8016460:	69bb      	ldr	r3, [r7, #24]
 8016462:	0e1b      	lsrs	r3, r3, #24
 8016464:	b2da      	uxtb	r2, r3
 8016466:	687b      	ldr	r3, [r7, #4]
 8016468:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 801646a:	69bb      	ldr	r3, [r7, #24]
 801646c:	0c1b      	lsrs	r3, r3, #16
 801646e:	b2da      	uxtb	r2, r3
 8016470:	687b      	ldr	r3, [r7, #4]
 8016472:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 8016474:	69bb      	ldr	r3, [r7, #24]
 8016476:	0a1b      	lsrs	r3, r3, #8
 8016478:	b2da      	uxtb	r2, r3
 801647a:	687b      	ldr	r3, [r7, #4]
 801647c:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 801647e:	697b      	ldr	r3, [r7, #20]
 8016480:	0e1b      	lsrs	r3, r3, #24
 8016482:	b2da      	uxtb	r2, r3
 8016484:	687b      	ldr	r3, [r7, #4]
 8016486:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 8016488:	697b      	ldr	r3, [r7, #20]
 801648a:	0c1b      	lsrs	r3, r3, #16
 801648c:	b2da      	uxtb	r2, r3
 801648e:	687b      	ldr	r3, [r7, #4]
 8016490:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 8016492:	697b      	ldr	r3, [r7, #20]
 8016494:	b2da      	uxtb	r2, r3
 8016496:	687b      	ldr	r3, [r7, #4]
 8016498:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 801649a:	2300      	movs	r3, #0
}
 801649c:	4618      	mov	r0, r3
 801649e:	372c      	adds	r7, #44	@ 0x2c
 80164a0:	46bd      	mov	sp, r7
 80164a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164a6:	4770      	bx	lr
 80164a8:	58004000 	.word	0x58004000
 80164ac:	a94656b9 	.word	0xa94656b9

080164b0 <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 80164b0:	b580      	push	{r7, lr}
 80164b2:	b082      	sub	sp, #8
 80164b4:	af00      	add	r7, sp, #0
 80164b6:	6078      	str	r0, [r7, #4]
 80164b8:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 80164ba:	683b      	ldr	r3, [r7, #0]
 80164bc:	685b      	ldr	r3, [r3, #4]
 80164be:	4a08      	ldr	r2, [pc, #32]	@ (80164e0 <hci_init+0x30>)
 80164c0:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 80164c2:	4a08      	ldr	r2, [pc, #32]	@ (80164e4 <hci_init+0x34>)
 80164c4:	687b      	ldr	r3, [r7, #4]
 80164c6:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 80164c8:	4806      	ldr	r0, [pc, #24]	@ (80164e4 <hci_init+0x34>)
 80164ca:	f000 f979 	bl	80167c0 <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 80164ce:	683b      	ldr	r3, [r7, #0]
 80164d0:	681b      	ldr	r3, [r3, #0]
 80164d2:	4618      	mov	r0, r3
 80164d4:	f000 f8da 	bl	801668c <TlInit>

  return;
 80164d8:	bf00      	nop
}
 80164da:	3708      	adds	r7, #8
 80164dc:	46bd      	mov	sp, r7
 80164de:	bd80      	pop	{r7, pc}
 80164e0:	2000139c 	.word	0x2000139c
 80164e4:	20001374 	.word	0x20001374

080164e8 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 80164e8:	b580      	push	{r7, lr}
 80164ea:	b084      	sub	sp, #16
 80164ec:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 80164ee:	4822      	ldr	r0, [pc, #136]	@ (8016578 <hci_user_evt_proc+0x90>)
 80164f0:	f000 fd32 	bl	8016f58 <LST_is_empty>
 80164f4:	4603      	mov	r3, r0
 80164f6:	2b00      	cmp	r3, #0
 80164f8:	d12b      	bne.n	8016552 <hci_user_evt_proc+0x6a>
 80164fa:	4b20      	ldr	r3, [pc, #128]	@ (801657c <hci_user_evt_proc+0x94>)
 80164fc:	781b      	ldrb	r3, [r3, #0]
 80164fe:	2b00      	cmp	r3, #0
 8016500:	d027      	beq.n	8016552 <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 8016502:	f107 030c 	add.w	r3, r7, #12
 8016506:	4619      	mov	r1, r3
 8016508:	481b      	ldr	r0, [pc, #108]	@ (8016578 <hci_user_evt_proc+0x90>)
 801650a:	f000 fdb4 	bl	8017076 <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 801650e:	4b1c      	ldr	r3, [pc, #112]	@ (8016580 <hci_user_evt_proc+0x98>)
 8016510:	69db      	ldr	r3, [r3, #28]
 8016512:	2b00      	cmp	r3, #0
 8016514:	d00c      	beq.n	8016530 <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 8016516:	68fb      	ldr	r3, [r7, #12]
 8016518:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 801651a:	2301      	movs	r3, #1
 801651c:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 801651e:	4b18      	ldr	r3, [pc, #96]	@ (8016580 <hci_user_evt_proc+0x98>)
 8016520:	69db      	ldr	r3, [r3, #28]
 8016522:	1d3a      	adds	r2, r7, #4
 8016524:	4610      	mov	r0, r2
 8016526:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 8016528:	793a      	ldrb	r2, [r7, #4]
 801652a:	4b14      	ldr	r3, [pc, #80]	@ (801657c <hci_user_evt_proc+0x94>)
 801652c:	701a      	strb	r2, [r3, #0]
 801652e:	e002      	b.n	8016536 <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 8016530:	4b12      	ldr	r3, [pc, #72]	@ (801657c <hci_user_evt_proc+0x94>)
 8016532:	2201      	movs	r2, #1
 8016534:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 8016536:	4b11      	ldr	r3, [pc, #68]	@ (801657c <hci_user_evt_proc+0x94>)
 8016538:	781b      	ldrb	r3, [r3, #0]
 801653a:	2b00      	cmp	r3, #0
 801653c:	d004      	beq.n	8016548 <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 801653e:	68fb      	ldr	r3, [r7, #12]
 8016540:	4618      	mov	r0, r3
 8016542:	f000 fc0d 	bl	8016d60 <TL_MM_EvtDone>
 8016546:	e004      	b.n	8016552 <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 8016548:	68fb      	ldr	r3, [r7, #12]
 801654a:	4619      	mov	r1, r3
 801654c:	480a      	ldr	r0, [pc, #40]	@ (8016578 <hci_user_evt_proc+0x90>)
 801654e:	f000 fd25 	bl	8016f9c <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 8016552:	4809      	ldr	r0, [pc, #36]	@ (8016578 <hci_user_evt_proc+0x90>)
 8016554:	f000 fd00 	bl	8016f58 <LST_is_empty>
 8016558:	4603      	mov	r3, r0
 801655a:	2b00      	cmp	r3, #0
 801655c:	d107      	bne.n	801656e <hci_user_evt_proc+0x86>
 801655e:	4b07      	ldr	r3, [pc, #28]	@ (801657c <hci_user_evt_proc+0x94>)
 8016560:	781b      	ldrb	r3, [r3, #0]
 8016562:	2b00      	cmp	r3, #0
 8016564:	d003      	beq.n	801656e <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 8016566:	4804      	ldr	r0, [pc, #16]	@ (8016578 <hci_user_evt_proc+0x90>)
 8016568:	f001 fd50 	bl	801800c <hci_notify_asynch_evt>
  }


  return;
 801656c:	bf00      	nop
 801656e:	bf00      	nop
}
 8016570:	3710      	adds	r7, #16
 8016572:	46bd      	mov	sp, r7
 8016574:	bd80      	pop	{r7, pc}
 8016576:	bf00      	nop
 8016578:	20000348 	.word	0x20000348
 801657c:	20000354 	.word	0x20000354
 8016580:	20001374 	.word	0x20001374

08016584 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 8016584:	b580      	push	{r7, lr}
 8016586:	b088      	sub	sp, #32
 8016588:	af00      	add	r7, sp, #0
 801658a:	6078      	str	r0, [r7, #4]
 801658c:	460b      	mov	r3, r1
 801658e:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 8016590:	2000      	movs	r0, #0
 8016592:	f000 f8d1 	bl	8016738 <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 8016596:	2300      	movs	r3, #0
 8016598:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 801659a:	687b      	ldr	r3, [r7, #4]
 801659c:	885b      	ldrh	r3, [r3, #2]
 801659e:	b21b      	sxth	r3, r3
 80165a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80165a4:	b21a      	sxth	r2, r3
 80165a6:	687b      	ldr	r3, [r7, #4]
 80165a8:	881b      	ldrh	r3, [r3, #0]
 80165aa:	029b      	lsls	r3, r3, #10
 80165ac:	b21b      	sxth	r3, r3
 80165ae:	4313      	orrs	r3, r2
 80165b0:	b21b      	sxth	r3, r3
 80165b2:	83bb      	strh	r3, [r7, #28]
  
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 80165b4:	4b33      	ldr	r3, [pc, #204]	@ (8016684 <hci_send_req+0x100>)
 80165b6:	2201      	movs	r2, #1
 80165b8:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 80165ba:	687b      	ldr	r3, [r7, #4]
 80165bc:	68db      	ldr	r3, [r3, #12]
 80165be:	b2d9      	uxtb	r1, r3
 80165c0:	687b      	ldr	r3, [r7, #4]
 80165c2:	689a      	ldr	r2, [r3, #8]
 80165c4:	8bbb      	ldrh	r3, [r7, #28]
 80165c6:	4618      	mov	r0, r3
 80165c8:	f000 f890 	bl	80166ec <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 80165cc:	e04e      	b.n	801666c <hci_send_req+0xe8>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 80165ce:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 80165d2:	f001 fd32 	bl	801803a <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 80165d6:	e043      	b.n	8016660 <hci_send_req+0xdc>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 80165d8:	f107 030c 	add.w	r3, r7, #12
 80165dc:	4619      	mov	r1, r3
 80165de:	482a      	ldr	r0, [pc, #168]	@ (8016688 <hci_send_req+0x104>)
 80165e0:	f000 fd49 	bl	8017076 <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 80165e4:	68fb      	ldr	r3, [r7, #12]
 80165e6:	7a5b      	ldrb	r3, [r3, #9]
 80165e8:	2b0f      	cmp	r3, #15
 80165ea:	d114      	bne.n	8016616 <hci_send_req+0x92>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 80165ec:	68fb      	ldr	r3, [r7, #12]
 80165ee:	330b      	adds	r3, #11
 80165f0:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 80165f2:	693b      	ldr	r3, [r7, #16]
 80165f4:	885b      	ldrh	r3, [r3, #2]
 80165f6:	b29b      	uxth	r3, r3
 80165f8:	8bba      	ldrh	r2, [r7, #28]
 80165fa:	429a      	cmp	r2, r3
 80165fc:	d104      	bne.n	8016608 <hci_send_req+0x84>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 80165fe:	687b      	ldr	r3, [r7, #4]
 8016600:	691b      	ldr	r3, [r3, #16]
 8016602:	693a      	ldr	r2, [r7, #16]
 8016604:	7812      	ldrb	r2, [r2, #0]
 8016606:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 8016608:	693b      	ldr	r3, [r7, #16]
 801660a:	785b      	ldrb	r3, [r3, #1]
 801660c:	2b00      	cmp	r3, #0
 801660e:	d027      	beq.n	8016660 <hci_send_req+0xdc>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 8016610:	2301      	movs	r3, #1
 8016612:	77fb      	strb	r3, [r7, #31]
 8016614:	e024      	b.n	8016660 <hci_send_req+0xdc>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 8016616:	68fb      	ldr	r3, [r7, #12]
 8016618:	330b      	adds	r3, #11
 801661a:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 801661c:	69bb      	ldr	r3, [r7, #24]
 801661e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8016622:	b29b      	uxth	r3, r3
 8016624:	8bba      	ldrh	r2, [r7, #28]
 8016626:	429a      	cmp	r2, r3
 8016628:	d114      	bne.n	8016654 <hci_send_req+0xd0>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 801662a:	68fb      	ldr	r3, [r7, #12]
 801662c:	7a9b      	ldrb	r3, [r3, #10]
 801662e:	3b03      	subs	r3, #3
 8016630:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 8016632:	687b      	ldr	r3, [r7, #4]
 8016634:	695a      	ldr	r2, [r3, #20]
 8016636:	7dfb      	ldrb	r3, [r7, #23]
 8016638:	429a      	cmp	r2, r3
 801663a:	bfa8      	it	ge
 801663c:	461a      	movge	r2, r3
 801663e:	687b      	ldr	r3, [r7, #4]
 8016640:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 8016642:	687b      	ldr	r3, [r7, #4]
 8016644:	6918      	ldr	r0, [r3, #16]
 8016646:	69bb      	ldr	r3, [r7, #24]
 8016648:	1cd9      	adds	r1, r3, #3
 801664a:	687b      	ldr	r3, [r7, #4]
 801664c:	695b      	ldr	r3, [r3, #20]
 801664e:	461a      	mov	r2, r3
 8016650:	f005 f8eb 	bl	801b82a <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 8016654:	69bb      	ldr	r3, [r7, #24]
 8016656:	781b      	ldrb	r3, [r3, #0]
 8016658:	2b00      	cmp	r3, #0
 801665a:	d001      	beq.n	8016660 <hci_send_req+0xdc>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 801665c:	2301      	movs	r3, #1
 801665e:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 8016660:	4809      	ldr	r0, [pc, #36]	@ (8016688 <hci_send_req+0x104>)
 8016662:	f000 fc79 	bl	8016f58 <LST_is_empty>
 8016666:	4603      	mov	r3, r0
 8016668:	2b00      	cmp	r3, #0
 801666a:	d0b5      	beq.n	80165d8 <hci_send_req+0x54>
  while(local_cmd_status == HCI_TL_CmdBusy)
 801666c:	7ffb      	ldrb	r3, [r7, #31]
 801666e:	2b00      	cmp	r3, #0
 8016670:	d0ad      	beq.n	80165ce <hci_send_req+0x4a>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 8016672:	2001      	movs	r0, #1
 8016674:	f000 f860 	bl	8016738 <NotifyCmdStatus>

  return 0;
 8016678:	2300      	movs	r3, #0
}
 801667a:	4618      	mov	r0, r3
 801667c:	3720      	adds	r7, #32
 801667e:	46bd      	mov	sp, r7
 8016680:	bd80      	pop	{r7, pc}
 8016682:	bf00      	nop
 8016684:	200013a0 	.word	0x200013a0
 8016688:	20001394 	.word	0x20001394

0801668c <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 801668c:	b580      	push	{r7, lr}
 801668e:	b086      	sub	sp, #24
 8016690:	af00      	add	r7, sp, #0
 8016692:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 8016694:	480f      	ldr	r0, [pc, #60]	@ (80166d4 <TlInit+0x48>)
 8016696:	f000 fc4f 	bl	8016f38 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 801669a:	4a0f      	ldr	r2, [pc, #60]	@ (80166d8 <TlInit+0x4c>)
 801669c:	687b      	ldr	r3, [r7, #4]
 801669e:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 80166a0:	480e      	ldr	r0, [pc, #56]	@ (80166dc <TlInit+0x50>)
 80166a2:	f000 fc49 	bl	8016f38 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 80166a6:	4b0e      	ldr	r3, [pc, #56]	@ (80166e0 <TlInit+0x54>)
 80166a8:	2201      	movs	r2, #1
 80166aa:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 80166ac:	4b0d      	ldr	r3, [pc, #52]	@ (80166e4 <TlInit+0x58>)
 80166ae:	681b      	ldr	r3, [r3, #0]
 80166b0:	2b00      	cmp	r3, #0
 80166b2:	d00a      	beq.n	80166ca <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 80166b4:	687b      	ldr	r3, [r7, #4]
 80166b6:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 80166b8:	4b0b      	ldr	r3, [pc, #44]	@ (80166e8 <TlInit+0x5c>)
 80166ba:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 80166bc:	4b09      	ldr	r3, [pc, #36]	@ (80166e4 <TlInit+0x58>)
 80166be:	681b      	ldr	r3, [r3, #0]
 80166c0:	f107 0208 	add.w	r2, r7, #8
 80166c4:	4610      	mov	r0, r2
 80166c6:	4798      	blx	r3
  }

  return;
 80166c8:	bf00      	nop
 80166ca:	bf00      	nop
}
 80166cc:	3718      	adds	r7, #24
 80166ce:	46bd      	mov	sp, r7
 80166d0:	bd80      	pop	{r7, pc}
 80166d2:	bf00      	nop
 80166d4:	20001394 	.word	0x20001394
 80166d8:	20000350 	.word	0x20000350
 80166dc:	20000348 	.word	0x20000348
 80166e0:	20000354 	.word	0x20000354
 80166e4:	20001374 	.word	0x20001374
 80166e8:	08016779 	.word	0x08016779

080166ec <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 80166ec:	b580      	push	{r7, lr}
 80166ee:	b082      	sub	sp, #8
 80166f0:	af00      	add	r7, sp, #0
 80166f2:	4603      	mov	r3, r0
 80166f4:	603a      	str	r2, [r7, #0]
 80166f6:	80fb      	strh	r3, [r7, #6]
 80166f8:	460b      	mov	r3, r1
 80166fa:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 80166fc:	4b0c      	ldr	r3, [pc, #48]	@ (8016730 <SendCmd+0x44>)
 80166fe:	681b      	ldr	r3, [r3, #0]
 8016700:	88fa      	ldrh	r2, [r7, #6]
 8016702:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 8016706:	4b0a      	ldr	r3, [pc, #40]	@ (8016730 <SendCmd+0x44>)
 8016708:	681b      	ldr	r3, [r3, #0]
 801670a:	797a      	ldrb	r2, [r7, #5]
 801670c:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 801670e:	4b08      	ldr	r3, [pc, #32]	@ (8016730 <SendCmd+0x44>)
 8016710:	681b      	ldr	r3, [r3, #0]
 8016712:	330c      	adds	r3, #12
 8016714:	797a      	ldrb	r2, [r7, #5]
 8016716:	6839      	ldr	r1, [r7, #0]
 8016718:	4618      	mov	r0, r3
 801671a:	f005 f886 	bl	801b82a <memcpy>

  hciContext.io.Send(0,0);
 801671e:	4b05      	ldr	r3, [pc, #20]	@ (8016734 <SendCmd+0x48>)
 8016720:	691b      	ldr	r3, [r3, #16]
 8016722:	2100      	movs	r1, #0
 8016724:	2000      	movs	r0, #0
 8016726:	4798      	blx	r3

  return;
 8016728:	bf00      	nop
}
 801672a:	3708      	adds	r7, #8
 801672c:	46bd      	mov	sp, r7
 801672e:	bd80      	pop	{r7, pc}
 8016730:	20000350 	.word	0x20000350
 8016734:	20001374 	.word	0x20001374

08016738 <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 8016738:	b580      	push	{r7, lr}
 801673a:	b082      	sub	sp, #8
 801673c:	af00      	add	r7, sp, #0
 801673e:	4603      	mov	r3, r0
 8016740:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 8016742:	79fb      	ldrb	r3, [r7, #7]
 8016744:	2b00      	cmp	r3, #0
 8016746:	d108      	bne.n	801675a <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 8016748:	4b0a      	ldr	r3, [pc, #40]	@ (8016774 <NotifyCmdStatus+0x3c>)
 801674a:	681b      	ldr	r3, [r3, #0]
 801674c:	2b00      	cmp	r3, #0
 801674e:	d00d      	beq.n	801676c <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 8016750:	4b08      	ldr	r3, [pc, #32]	@ (8016774 <NotifyCmdStatus+0x3c>)
 8016752:	681b      	ldr	r3, [r3, #0]
 8016754:	2000      	movs	r0, #0
 8016756:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 8016758:	e008      	b.n	801676c <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 801675a:	4b06      	ldr	r3, [pc, #24]	@ (8016774 <NotifyCmdStatus+0x3c>)
 801675c:	681b      	ldr	r3, [r3, #0]
 801675e:	2b00      	cmp	r3, #0
 8016760:	d004      	beq.n	801676c <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 8016762:	4b04      	ldr	r3, [pc, #16]	@ (8016774 <NotifyCmdStatus+0x3c>)
 8016764:	681b      	ldr	r3, [r3, #0]
 8016766:	2001      	movs	r0, #1
 8016768:	4798      	blx	r3
  return;
 801676a:	bf00      	nop
 801676c:	bf00      	nop
}
 801676e:	3708      	adds	r7, #8
 8016770:	46bd      	mov	sp, r7
 8016772:	bd80      	pop	{r7, pc}
 8016774:	2000139c 	.word	0x2000139c

08016778 <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 8016778:	b580      	push	{r7, lr}
 801677a:	b082      	sub	sp, #8
 801677c:	af00      	add	r7, sp, #0
 801677e:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 8016780:	687b      	ldr	r3, [r7, #4]
 8016782:	7a5b      	ldrb	r3, [r3, #9]
 8016784:	2b0f      	cmp	r3, #15
 8016786:	d003      	beq.n	8016790 <TlEvtReceived+0x18>
 8016788:	687b      	ldr	r3, [r7, #4]
 801678a:	7a5b      	ldrb	r3, [r3, #9]
 801678c:	2b0e      	cmp	r3, #14
 801678e:	d107      	bne.n	80167a0 <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 8016790:	6879      	ldr	r1, [r7, #4]
 8016792:	4809      	ldr	r0, [pc, #36]	@ (80167b8 <TlEvtReceived+0x40>)
 8016794:	f000 fc28 	bl	8016fe8 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 8016798:	2000      	movs	r0, #0
 801679a:	f001 fc43 	bl	8018024 <hci_cmd_resp_release>
 801679e:	e006      	b.n	80167ae <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 80167a0:	6879      	ldr	r1, [r7, #4]
 80167a2:	4806      	ldr	r0, [pc, #24]	@ (80167bc <TlEvtReceived+0x44>)
 80167a4:	f000 fc20 	bl	8016fe8 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 80167a8:	4804      	ldr	r0, [pc, #16]	@ (80167bc <TlEvtReceived+0x44>)
 80167aa:	f001 fc2f 	bl	801800c <hci_notify_asynch_evt>
  }

  return;
 80167ae:	bf00      	nop
}
 80167b0:	3708      	adds	r7, #8
 80167b2:	46bd      	mov	sp, r7
 80167b4:	bd80      	pop	{r7, pc}
 80167b6:	bf00      	nop
 80167b8:	20001394 	.word	0x20001394
 80167bc:	20000348 	.word	0x20000348

080167c0 <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 80167c0:	b480      	push	{r7}
 80167c2:	b083      	sub	sp, #12
 80167c4:	af00      	add	r7, sp, #0
 80167c6:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 80167c8:	687b      	ldr	r3, [r7, #4]
 80167ca:	4a05      	ldr	r2, [pc, #20]	@ (80167e0 <hci_register_io_bus+0x20>)
 80167cc:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 80167ce:	687b      	ldr	r3, [r7, #4]
 80167d0:	4a04      	ldr	r2, [pc, #16]	@ (80167e4 <hci_register_io_bus+0x24>)
 80167d2:	611a      	str	r2, [r3, #16]

  return;
 80167d4:	bf00      	nop
}
 80167d6:	370c      	adds	r7, #12
 80167d8:	46bd      	mov	sp, r7
 80167da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167de:	4770      	bx	lr
 80167e0:	08016ad9 	.word	0x08016ad9
 80167e4:	08016b41 	.word	0x08016b41

080167e8 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 80167e8:	b580      	push	{r7, lr}
 80167ea:	b082      	sub	sp, #8
 80167ec:	af00      	add	r7, sp, #0
 80167ee:	6078      	str	r0, [r7, #4]
 80167f0:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 80167f2:	683b      	ldr	r3, [r7, #0]
 80167f4:	685b      	ldr	r3, [r3, #4]
 80167f6:	4a08      	ldr	r2, [pc, #32]	@ (8016818 <shci_init+0x30>)
 80167f8:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 80167fa:	4a08      	ldr	r2, [pc, #32]	@ (801681c <shci_init+0x34>)
 80167fc:	687b      	ldr	r3, [r7, #4]
 80167fe:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 8016800:	4806      	ldr	r0, [pc, #24]	@ (801681c <shci_init+0x34>)
 8016802:	f000 f915 	bl	8016a30 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 8016806:	683b      	ldr	r3, [r7, #0]
 8016808:	681b      	ldr	r3, [r3, #0]
 801680a:	4618      	mov	r0, r3
 801680c:	f000 f898 	bl	8016940 <TlInit>

  return;
 8016810:	bf00      	nop
}
 8016812:	3708      	adds	r7, #8
 8016814:	46bd      	mov	sp, r7
 8016816:	bd80      	pop	{r7, pc}
 8016818:	200013c4 	.word	0x200013c4
 801681c:	200013a4 	.word	0x200013a4

08016820 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 8016820:	b580      	push	{r7, lr}
 8016822:	b084      	sub	sp, #16
 8016824:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 8016826:	4822      	ldr	r0, [pc, #136]	@ (80168b0 <shci_user_evt_proc+0x90>)
 8016828:	f000 fb96 	bl	8016f58 <LST_is_empty>
 801682c:	4603      	mov	r3, r0
 801682e:	2b00      	cmp	r3, #0
 8016830:	d12b      	bne.n	801688a <shci_user_evt_proc+0x6a>
 8016832:	4b20      	ldr	r3, [pc, #128]	@ (80168b4 <shci_user_evt_proc+0x94>)
 8016834:	781b      	ldrb	r3, [r3, #0]
 8016836:	2b00      	cmp	r3, #0
 8016838:	d027      	beq.n	801688a <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 801683a:	f107 030c 	add.w	r3, r7, #12
 801683e:	4619      	mov	r1, r3
 8016840:	481b      	ldr	r0, [pc, #108]	@ (80168b0 <shci_user_evt_proc+0x90>)
 8016842:	f000 fc18 	bl	8017076 <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 8016846:	4b1c      	ldr	r3, [pc, #112]	@ (80168b8 <shci_user_evt_proc+0x98>)
 8016848:	69db      	ldr	r3, [r3, #28]
 801684a:	2b00      	cmp	r3, #0
 801684c:	d00c      	beq.n	8016868 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 801684e:	68fb      	ldr	r3, [r7, #12]
 8016850:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 8016852:	2301      	movs	r3, #1
 8016854:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 8016856:	4b18      	ldr	r3, [pc, #96]	@ (80168b8 <shci_user_evt_proc+0x98>)
 8016858:	69db      	ldr	r3, [r3, #28]
 801685a:	1d3a      	adds	r2, r7, #4
 801685c:	4610      	mov	r0, r2
 801685e:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 8016860:	793a      	ldrb	r2, [r7, #4]
 8016862:	4b14      	ldr	r3, [pc, #80]	@ (80168b4 <shci_user_evt_proc+0x94>)
 8016864:	701a      	strb	r2, [r3, #0]
 8016866:	e002      	b.n	801686e <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 8016868:	4b12      	ldr	r3, [pc, #72]	@ (80168b4 <shci_user_evt_proc+0x94>)
 801686a:	2201      	movs	r2, #1
 801686c:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 801686e:	4b11      	ldr	r3, [pc, #68]	@ (80168b4 <shci_user_evt_proc+0x94>)
 8016870:	781b      	ldrb	r3, [r3, #0]
 8016872:	2b00      	cmp	r3, #0
 8016874:	d004      	beq.n	8016880 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 8016876:	68fb      	ldr	r3, [r7, #12]
 8016878:	4618      	mov	r0, r3
 801687a:	f000 fa71 	bl	8016d60 <TL_MM_EvtDone>
 801687e:	e004      	b.n	801688a <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 8016880:	68fb      	ldr	r3, [r7, #12]
 8016882:	4619      	mov	r1, r3
 8016884:	480a      	ldr	r0, [pc, #40]	@ (80168b0 <shci_user_evt_proc+0x90>)
 8016886:	f000 fb89 	bl	8016f9c <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 801688a:	4809      	ldr	r0, [pc, #36]	@ (80168b0 <shci_user_evt_proc+0x90>)
 801688c:	f000 fb64 	bl	8016f58 <LST_is_empty>
 8016890:	4603      	mov	r3, r0
 8016892:	2b00      	cmp	r3, #0
 8016894:	d107      	bne.n	80168a6 <shci_user_evt_proc+0x86>
 8016896:	4b07      	ldr	r3, [pc, #28]	@ (80168b4 <shci_user_evt_proc+0x94>)
 8016898:	781b      	ldrb	r3, [r3, #0]
 801689a:	2b00      	cmp	r3, #0
 801689c:	d003      	beq.n	80168a6 <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 801689e:	4804      	ldr	r0, [pc, #16]	@ (80168b0 <shci_user_evt_proc+0x90>)
 80168a0:	f7eb f946 	bl	8001b30 <shci_notify_asynch_evt>
  }


  return;
 80168a4:	bf00      	nop
 80168a6:	bf00      	nop
}
 80168a8:	3710      	adds	r7, #16
 80168aa:	46bd      	mov	sp, r7
 80168ac:	bd80      	pop	{r7, pc}
 80168ae:	bf00      	nop
 80168b0:	20000358 	.word	0x20000358
 80168b4:	20000368 	.word	0x20000368
 80168b8:	200013a4 	.word	0x200013a4

080168bc <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 80168bc:	b580      	push	{r7, lr}
 80168be:	b084      	sub	sp, #16
 80168c0:	af00      	add	r7, sp, #0
 80168c2:	60ba      	str	r2, [r7, #8]
 80168c4:	607b      	str	r3, [r7, #4]
 80168c6:	4603      	mov	r3, r0
 80168c8:	81fb      	strh	r3, [r7, #14]
 80168ca:	460b      	mov	r3, r1
 80168cc:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 80168ce:	2000      	movs	r0, #0
 80168d0:	f000 f868 	bl	80169a4 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 80168d4:	4b17      	ldr	r3, [pc, #92]	@ (8016934 <shci_send+0x78>)
 80168d6:	681b      	ldr	r3, [r3, #0]
 80168d8:	89fa      	ldrh	r2, [r7, #14]
 80168da:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 80168de:	4b15      	ldr	r3, [pc, #84]	@ (8016934 <shci_send+0x78>)
 80168e0:	681b      	ldr	r3, [r3, #0]
 80168e2:	7b7a      	ldrb	r2, [r7, #13]
 80168e4:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 80168e6:	4b13      	ldr	r3, [pc, #76]	@ (8016934 <shci_send+0x78>)
 80168e8:	681b      	ldr	r3, [r3, #0]
 80168ea:	330c      	adds	r3, #12
 80168ec:	7b7a      	ldrb	r2, [r7, #13]
 80168ee:	68b9      	ldr	r1, [r7, #8]
 80168f0:	4618      	mov	r0, r3
 80168f2:	f004 ff9a 	bl	801b82a <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 80168f6:	4b10      	ldr	r3, [pc, #64]	@ (8016938 <shci_send+0x7c>)
 80168f8:	2201      	movs	r2, #1
 80168fa:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 80168fc:	4b0f      	ldr	r3, [pc, #60]	@ (801693c <shci_send+0x80>)
 80168fe:	691b      	ldr	r3, [r3, #16]
 8016900:	2100      	movs	r1, #0
 8016902:	2000      	movs	r0, #0
 8016904:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 8016906:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 801690a:	f7eb f928 	bl	8001b5e <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 801690e:	687b      	ldr	r3, [r7, #4]
 8016910:	f103 0008 	add.w	r0, r3, #8
 8016914:	4b07      	ldr	r3, [pc, #28]	@ (8016934 <shci_send+0x78>)
 8016916:	6819      	ldr	r1, [r3, #0]
 8016918:	4b06      	ldr	r3, [pc, #24]	@ (8016934 <shci_send+0x78>)
 801691a:	681b      	ldr	r3, [r3, #0]
 801691c:	789b      	ldrb	r3, [r3, #2]
 801691e:	3303      	adds	r3, #3
 8016920:	461a      	mov	r2, r3
 8016922:	f004 ff82 	bl	801b82a <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 8016926:	2001      	movs	r0, #1
 8016928:	f000 f83c 	bl	80169a4 <Cmd_SetStatus>

  return;
 801692c:	bf00      	nop
}
 801692e:	3710      	adds	r7, #16
 8016930:	46bd      	mov	sp, r7
 8016932:	bd80      	pop	{r7, pc}
 8016934:	20000364 	.word	0x20000364
 8016938:	200013c8 	.word	0x200013c8
 801693c:	200013a4 	.word	0x200013a4

08016940 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 8016940:	b580      	push	{r7, lr}
 8016942:	b086      	sub	sp, #24
 8016944:	af00      	add	r7, sp, #0
 8016946:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 8016948:	4a10      	ldr	r2, [pc, #64]	@ (801698c <TlInit+0x4c>)
 801694a:	687b      	ldr	r3, [r7, #4]
 801694c:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 801694e:	4810      	ldr	r0, [pc, #64]	@ (8016990 <TlInit+0x50>)
 8016950:	f000 faf2 	bl	8016f38 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 8016954:	2001      	movs	r0, #1
 8016956:	f000 f825 	bl	80169a4 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 801695a:	4b0e      	ldr	r3, [pc, #56]	@ (8016994 <TlInit+0x54>)
 801695c:	2201      	movs	r2, #1
 801695e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 8016960:	4b0d      	ldr	r3, [pc, #52]	@ (8016998 <TlInit+0x58>)
 8016962:	681b      	ldr	r3, [r3, #0]
 8016964:	2b00      	cmp	r3, #0
 8016966:	d00c      	beq.n	8016982 <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8016968:	687b      	ldr	r3, [r7, #4]
 801696a:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 801696c:	4b0b      	ldr	r3, [pc, #44]	@ (801699c <TlInit+0x5c>)
 801696e:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 8016970:	4b0b      	ldr	r3, [pc, #44]	@ (80169a0 <TlInit+0x60>)
 8016972:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 8016974:	4b08      	ldr	r3, [pc, #32]	@ (8016998 <TlInit+0x58>)
 8016976:	681b      	ldr	r3, [r3, #0]
 8016978:	f107 020c 	add.w	r2, r7, #12
 801697c:	4610      	mov	r0, r2
 801697e:	4798      	blx	r3
  }

  return;
 8016980:	bf00      	nop
 8016982:	bf00      	nop
}
 8016984:	3718      	adds	r7, #24
 8016986:	46bd      	mov	sp, r7
 8016988:	bd80      	pop	{r7, pc}
 801698a:	bf00      	nop
 801698c:	20000364 	.word	0x20000364
 8016990:	20000358 	.word	0x20000358
 8016994:	20000368 	.word	0x20000368
 8016998:	200013a4 	.word	0x200013a4
 801699c:	080169f5 	.word	0x080169f5
 80169a0:	08016a0d 	.word	0x08016a0d

080169a4 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 80169a4:	b580      	push	{r7, lr}
 80169a6:	b082      	sub	sp, #8
 80169a8:	af00      	add	r7, sp, #0
 80169aa:	4603      	mov	r3, r0
 80169ac:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 80169ae:	79fb      	ldrb	r3, [r7, #7]
 80169b0:	2b00      	cmp	r3, #0
 80169b2:	d10b      	bne.n	80169cc <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 80169b4:	4b0d      	ldr	r3, [pc, #52]	@ (80169ec <Cmd_SetStatus+0x48>)
 80169b6:	681b      	ldr	r3, [r3, #0]
 80169b8:	2b00      	cmp	r3, #0
 80169ba:	d003      	beq.n	80169c4 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 80169bc:	4b0b      	ldr	r3, [pc, #44]	@ (80169ec <Cmd_SetStatus+0x48>)
 80169be:	681b      	ldr	r3, [r3, #0]
 80169c0:	2000      	movs	r0, #0
 80169c2:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 80169c4:	4b0a      	ldr	r3, [pc, #40]	@ (80169f0 <Cmd_SetStatus+0x4c>)
 80169c6:	2200      	movs	r2, #0
 80169c8:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 80169ca:	e00b      	b.n	80169e4 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 80169cc:	4b08      	ldr	r3, [pc, #32]	@ (80169f0 <Cmd_SetStatus+0x4c>)
 80169ce:	2201      	movs	r2, #1
 80169d0:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 80169d2:	4b06      	ldr	r3, [pc, #24]	@ (80169ec <Cmd_SetStatus+0x48>)
 80169d4:	681b      	ldr	r3, [r3, #0]
 80169d6:	2b00      	cmp	r3, #0
 80169d8:	d004      	beq.n	80169e4 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 80169da:	4b04      	ldr	r3, [pc, #16]	@ (80169ec <Cmd_SetStatus+0x48>)
 80169dc:	681b      	ldr	r3, [r3, #0]
 80169de:	2001      	movs	r0, #1
 80169e0:	4798      	blx	r3
  return;
 80169e2:	bf00      	nop
 80169e4:	bf00      	nop
}
 80169e6:	3708      	adds	r7, #8
 80169e8:	46bd      	mov	sp, r7
 80169ea:	bd80      	pop	{r7, pc}
 80169ec:	200013c4 	.word	0x200013c4
 80169f0:	20000360 	.word	0x20000360

080169f4 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 80169f4:	b580      	push	{r7, lr}
 80169f6:	b082      	sub	sp, #8
 80169f8:	af00      	add	r7, sp, #0
 80169fa:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 80169fc:	2000      	movs	r0, #0
 80169fe:	f7eb f8a3 	bl	8001b48 <shci_cmd_resp_release>

  return;
 8016a02:	bf00      	nop
}
 8016a04:	3708      	adds	r7, #8
 8016a06:	46bd      	mov	sp, r7
 8016a08:	bd80      	pop	{r7, pc}
	...

08016a0c <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 8016a0c:	b580      	push	{r7, lr}
 8016a0e:	b082      	sub	sp, #8
 8016a10:	af00      	add	r7, sp, #0
 8016a12:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 8016a14:	6879      	ldr	r1, [r7, #4]
 8016a16:	4805      	ldr	r0, [pc, #20]	@ (8016a2c <TlUserEvtReceived+0x20>)
 8016a18:	f000 fae6 	bl	8016fe8 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 8016a1c:	4803      	ldr	r0, [pc, #12]	@ (8016a2c <TlUserEvtReceived+0x20>)
 8016a1e:	f7eb f887 	bl	8001b30 <shci_notify_asynch_evt>

  return;
 8016a22:	bf00      	nop
}
 8016a24:	3708      	adds	r7, #8
 8016a26:	46bd      	mov	sp, r7
 8016a28:	bd80      	pop	{r7, pc}
 8016a2a:	bf00      	nop
 8016a2c:	20000358 	.word	0x20000358

08016a30 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 8016a30:	b480      	push	{r7}
 8016a32:	b083      	sub	sp, #12
 8016a34:	af00      	add	r7, sp, #0
 8016a36:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 8016a38:	687b      	ldr	r3, [r7, #4]
 8016a3a:	4a05      	ldr	r2, [pc, #20]	@ (8016a50 <shci_register_io_bus+0x20>)
 8016a3c:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 8016a3e:	687b      	ldr	r3, [r7, #4]
 8016a40:	4a04      	ldr	r2, [pc, #16]	@ (8016a54 <shci_register_io_bus+0x24>)
 8016a42:	611a      	str	r2, [r3, #16]

  return;
 8016a44:	bf00      	nop
}
 8016a46:	370c      	adds	r7, #12
 8016a48:	46bd      	mov	sp, r7
 8016a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a4e:	4770      	bx	lr
 8016a50:	08016bed 	.word	0x08016bed
 8016a54:	08016c41 	.word	0x08016c41

08016a58 <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 8016a58:	b580      	push	{r7, lr}
 8016a5a:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 8016a5c:	f001 fdd2 	bl	8018604 <HW_IPCC_Enable>

  return;
 8016a60:	bf00      	nop
}
 8016a62:	bd80      	pop	{r7, pc}

08016a64 <TL_Init>:


void TL_Init( void )
{
 8016a64:	b580      	push	{r7, lr}
 8016a66:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 8016a68:	4b10      	ldr	r3, [pc, #64]	@ (8016aac <TL_Init+0x48>)
 8016a6a:	4a11      	ldr	r2, [pc, #68]	@ (8016ab0 <TL_Init+0x4c>)
 8016a6c:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 8016a6e:	4b0f      	ldr	r3, [pc, #60]	@ (8016aac <TL_Init+0x48>)
 8016a70:	4a10      	ldr	r2, [pc, #64]	@ (8016ab4 <TL_Init+0x50>)
 8016a72:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 8016a74:	4b0d      	ldr	r3, [pc, #52]	@ (8016aac <TL_Init+0x48>)
 8016a76:	4a10      	ldr	r2, [pc, #64]	@ (8016ab8 <TL_Init+0x54>)
 8016a78:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 8016a7a:	4b0c      	ldr	r3, [pc, #48]	@ (8016aac <TL_Init+0x48>)
 8016a7c:	4a0f      	ldr	r2, [pc, #60]	@ (8016abc <TL_Init+0x58>)
 8016a7e:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 8016a80:	4b0a      	ldr	r3, [pc, #40]	@ (8016aac <TL_Init+0x48>)
 8016a82:	4a0f      	ldr	r2, [pc, #60]	@ (8016ac0 <TL_Init+0x5c>)
 8016a84:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 8016a86:	4b09      	ldr	r3, [pc, #36]	@ (8016aac <TL_Init+0x48>)
 8016a88:	4a0e      	ldr	r2, [pc, #56]	@ (8016ac4 <TL_Init+0x60>)
 8016a8a:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 8016a8c:	4b07      	ldr	r3, [pc, #28]	@ (8016aac <TL_Init+0x48>)
 8016a8e:	4a0e      	ldr	r2, [pc, #56]	@ (8016ac8 <TL_Init+0x64>)
 8016a90:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 8016a92:	4b06      	ldr	r3, [pc, #24]	@ (8016aac <TL_Init+0x48>)
 8016a94:	4a0d      	ldr	r2, [pc, #52]	@ (8016acc <TL_Init+0x68>)
 8016a96:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 8016a98:	4b04      	ldr	r3, [pc, #16]	@ (8016aac <TL_Init+0x48>)
 8016a9a:	4a0d      	ldr	r2, [pc, #52]	@ (8016ad0 <TL_Init+0x6c>)
 8016a9c:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 8016a9e:	4b03      	ldr	r3, [pc, #12]	@ (8016aac <TL_Init+0x48>)
 8016aa0:	4a0c      	ldr	r2, [pc, #48]	@ (8016ad4 <TL_Init+0x70>)
 8016aa2:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 8016aa4:	f001 fdc2 	bl	801862c <HW_IPCC_Init>

  return;
 8016aa8:	bf00      	nop
}
 8016aaa:	bd80      	pop	{r7, pc}
 8016aac:	20030000 	.word	0x20030000
 8016ab0:	20030028 	.word	0x20030028
 8016ab4:	20030048 	.word	0x20030048
 8016ab8:	20030058 	.word	0x20030058
 8016abc:	20030068 	.word	0x20030068
 8016ac0:	20030070 	.word	0x20030070
 8016ac4:	20030078 	.word	0x20030078
 8016ac8:	20030080 	.word	0x20030080
 8016acc:	2003009c 	.word	0x2003009c
 8016ad0:	200300a0 	.word	0x200300a0
 8016ad4:	200300ac 	.word	0x200300ac

08016ad8 <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 8016ad8:	b580      	push	{r7, lr}
 8016ada:	b084      	sub	sp, #16
 8016adc:	af00      	add	r7, sp, #0
 8016ade:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 8016ae0:	687b      	ldr	r3, [r7, #4]
 8016ae2:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 8016ae4:	4811      	ldr	r0, [pc, #68]	@ (8016b2c <TL_BLE_Init+0x54>)
 8016ae6:	f000 fa27 	bl	8016f38 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 8016aea:	4b11      	ldr	r3, [pc, #68]	@ (8016b30 <TL_BLE_Init+0x58>)
 8016aec:	685b      	ldr	r3, [r3, #4]
 8016aee:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8016af0:	68fb      	ldr	r3, [r7, #12]
 8016af2:	689a      	ldr	r2, [r3, #8]
 8016af4:	68bb      	ldr	r3, [r7, #8]
 8016af6:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 8016af8:	68fb      	ldr	r3, [r7, #12]
 8016afa:	68da      	ldr	r2, [r3, #12]
 8016afc:	68bb      	ldr	r3, [r7, #8]
 8016afe:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 8016b00:	68bb      	ldr	r3, [r7, #8]
 8016b02:	4a0c      	ldr	r2, [pc, #48]	@ (8016b34 <TL_BLE_Init+0x5c>)
 8016b04:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 8016b06:	68bb      	ldr	r3, [r7, #8]
 8016b08:	4a08      	ldr	r2, [pc, #32]	@ (8016b2c <TL_BLE_Init+0x54>)
 8016b0a:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 8016b0c:	f001 fda4 	bl	8018658 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 8016b10:	68fb      	ldr	r3, [r7, #12]
 8016b12:	681b      	ldr	r3, [r3, #0]
 8016b14:	4a08      	ldr	r2, [pc, #32]	@ (8016b38 <TL_BLE_Init+0x60>)
 8016b16:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 8016b18:	68fb      	ldr	r3, [r7, #12]
 8016b1a:	685b      	ldr	r3, [r3, #4]
 8016b1c:	4a07      	ldr	r2, [pc, #28]	@ (8016b3c <TL_BLE_Init+0x64>)
 8016b1e:	6013      	str	r3, [r2, #0]

  return 0;
 8016b20:	2300      	movs	r3, #0
}
 8016b22:	4618      	mov	r0, r3
 8016b24:	3710      	adds	r7, #16
 8016b26:	46bd      	mov	sp, r7
 8016b28:	bd80      	pop	{r7, pc}
 8016b2a:	bf00      	nop
 8016b2c:	200300c8 	.word	0x200300c8
 8016b30:	20030000 	.word	0x20030000
 8016b34:	20030a58 	.word	0x20030a58
 8016b38:	200013d4 	.word	0x200013d4
 8016b3c:	200013d8 	.word	0x200013d8

08016b40 <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 8016b40:	b580      	push	{r7, lr}
 8016b42:	b082      	sub	sp, #8
 8016b44:	af00      	add	r7, sp, #0
 8016b46:	6078      	str	r0, [r7, #4]
 8016b48:	460b      	mov	r3, r1
 8016b4a:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 8016b4c:	4b09      	ldr	r3, [pc, #36]	@ (8016b74 <TL_BLE_SendCmd+0x34>)
 8016b4e:	685b      	ldr	r3, [r3, #4]
 8016b50:	681b      	ldr	r3, [r3, #0]
 8016b52:	2201      	movs	r2, #1
 8016b54:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 8016b56:	4b07      	ldr	r3, [pc, #28]	@ (8016b74 <TL_BLE_SendCmd+0x34>)
 8016b58:	685b      	ldr	r3, [r3, #4]
 8016b5a:	681b      	ldr	r3, [r3, #0]
 8016b5c:	4619      	mov	r1, r3
 8016b5e:	2001      	movs	r0, #1
 8016b60:	f000 f96c 	bl	8016e3c <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 8016b64:	f001 fd82 	bl	801866c <HW_IPCC_BLE_SendCmd>

  return 0;
 8016b68:	2300      	movs	r3, #0
}
 8016b6a:	4618      	mov	r0, r3
 8016b6c:	3708      	adds	r7, #8
 8016b6e:	46bd      	mov	sp, r7
 8016b70:	bd80      	pop	{r7, pc}
 8016b72:	bf00      	nop
 8016b74:	20030000 	.word	0x20030000

08016b78 <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 8016b78:	b580      	push	{r7, lr}
 8016b7a:	b082      	sub	sp, #8
 8016b7c:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 8016b7e:	e01c      	b.n	8016bba <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 8016b80:	1d3b      	adds	r3, r7, #4
 8016b82:	4619      	mov	r1, r3
 8016b84:	4812      	ldr	r0, [pc, #72]	@ (8016bd0 <HW_IPCC_BLE_RxEvtNot+0x58>)
 8016b86:	f000 fa76 	bl	8017076 <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 8016b8a:	687b      	ldr	r3, [r7, #4]
 8016b8c:	7a5b      	ldrb	r3, [r3, #9]
 8016b8e:	2b0f      	cmp	r3, #15
 8016b90:	d003      	beq.n	8016b9a <HW_IPCC_BLE_RxEvtNot+0x22>
 8016b92:	687b      	ldr	r3, [r7, #4]
 8016b94:	7a5b      	ldrb	r3, [r3, #9]
 8016b96:	2b0e      	cmp	r3, #14
 8016b98:	d105      	bne.n	8016ba6 <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 8016b9a:	687b      	ldr	r3, [r7, #4]
 8016b9c:	4619      	mov	r1, r3
 8016b9e:	2002      	movs	r0, #2
 8016ba0:	f000 f94c 	bl	8016e3c <OutputDbgTrace>
 8016ba4:	e004      	b.n	8016bb0 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 8016ba6:	687b      	ldr	r3, [r7, #4]
 8016ba8:	4619      	mov	r1, r3
 8016baa:	2003      	movs	r0, #3
 8016bac:	f000 f946 	bl	8016e3c <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 8016bb0:	4b08      	ldr	r3, [pc, #32]	@ (8016bd4 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 8016bb2:	681b      	ldr	r3, [r3, #0]
 8016bb4:	687a      	ldr	r2, [r7, #4]
 8016bb6:	4610      	mov	r0, r2
 8016bb8:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 8016bba:	4805      	ldr	r0, [pc, #20]	@ (8016bd0 <HW_IPCC_BLE_RxEvtNot+0x58>)
 8016bbc:	f000 f9cc 	bl	8016f58 <LST_is_empty>
 8016bc0:	4603      	mov	r3, r0
 8016bc2:	2b00      	cmp	r3, #0
 8016bc4:	d0dc      	beq.n	8016b80 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 8016bc6:	bf00      	nop
}
 8016bc8:	3708      	adds	r7, #8
 8016bca:	46bd      	mov	sp, r7
 8016bcc:	bd80      	pop	{r7, pc}
 8016bce:	bf00      	nop
 8016bd0:	200300c8 	.word	0x200300c8
 8016bd4:	200013d4 	.word	0x200013d4

08016bd8 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 8016bd8:	b580      	push	{r7, lr}
 8016bda:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 8016bdc:	4b02      	ldr	r3, [pc, #8]	@ (8016be8 <HW_IPCC_BLE_AclDataAckNot+0x10>)
 8016bde:	681b      	ldr	r3, [r3, #0]
 8016be0:	4798      	blx	r3

  return;
 8016be2:	bf00      	nop
}
 8016be4:	bd80      	pop	{r7, pc}
 8016be6:	bf00      	nop
 8016be8:	200013d8 	.word	0x200013d8

08016bec <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 8016bec:	b580      	push	{r7, lr}
 8016bee:	b084      	sub	sp, #16
 8016bf0:	af00      	add	r7, sp, #0
 8016bf2:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 8016bf4:	687b      	ldr	r3, [r7, #4]
 8016bf6:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 8016bf8:	480d      	ldr	r0, [pc, #52]	@ (8016c30 <TL_SYS_Init+0x44>)
 8016bfa:	f000 f99d 	bl	8016f38 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 8016bfe:	4b0d      	ldr	r3, [pc, #52]	@ (8016c34 <TL_SYS_Init+0x48>)
 8016c00:	68db      	ldr	r3, [r3, #12]
 8016c02:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8016c04:	68fb      	ldr	r3, [r7, #12]
 8016c06:	689a      	ldr	r2, [r3, #8]
 8016c08:	68bb      	ldr	r3, [r7, #8]
 8016c0a:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 8016c0c:	68bb      	ldr	r3, [r7, #8]
 8016c0e:	4a08      	ldr	r2, [pc, #32]	@ (8016c30 <TL_SYS_Init+0x44>)
 8016c10:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 8016c12:	f001 fd4d 	bl	80186b0 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 8016c16:	68fb      	ldr	r3, [r7, #12]
 8016c18:	681b      	ldr	r3, [r3, #0]
 8016c1a:	4a07      	ldr	r2, [pc, #28]	@ (8016c38 <TL_SYS_Init+0x4c>)
 8016c1c:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 8016c1e:	68fb      	ldr	r3, [r7, #12]
 8016c20:	685b      	ldr	r3, [r3, #4]
 8016c22:	4a06      	ldr	r2, [pc, #24]	@ (8016c3c <TL_SYS_Init+0x50>)
 8016c24:	6013      	str	r3, [r2, #0]

  return 0;
 8016c26:	2300      	movs	r3, #0
}
 8016c28:	4618      	mov	r0, r3
 8016c2a:	3710      	adds	r7, #16
 8016c2c:	46bd      	mov	sp, r7
 8016c2e:	bd80      	pop	{r7, pc}
 8016c30:	200300d0 	.word	0x200300d0
 8016c34:	20030000 	.word	0x20030000
 8016c38:	200013dc 	.word	0x200013dc
 8016c3c:	200013e0 	.word	0x200013e0

08016c40 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 8016c40:	b580      	push	{r7, lr}
 8016c42:	b082      	sub	sp, #8
 8016c44:	af00      	add	r7, sp, #0
 8016c46:	6078      	str	r0, [r7, #4]
 8016c48:	460b      	mov	r3, r1
 8016c4a:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 8016c4c:	4b09      	ldr	r3, [pc, #36]	@ (8016c74 <TL_SYS_SendCmd+0x34>)
 8016c4e:	68db      	ldr	r3, [r3, #12]
 8016c50:	681b      	ldr	r3, [r3, #0]
 8016c52:	2210      	movs	r2, #16
 8016c54:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 8016c56:	4b07      	ldr	r3, [pc, #28]	@ (8016c74 <TL_SYS_SendCmd+0x34>)
 8016c58:	68db      	ldr	r3, [r3, #12]
 8016c5a:	681b      	ldr	r3, [r3, #0]
 8016c5c:	4619      	mov	r1, r3
 8016c5e:	2004      	movs	r0, #4
 8016c60:	f000 f8ec 	bl	8016e3c <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 8016c64:	f001 fd2e 	bl	80186c4 <HW_IPCC_SYS_SendCmd>

  return 0;
 8016c68:	2300      	movs	r3, #0
}
 8016c6a:	4618      	mov	r0, r3
 8016c6c:	3708      	adds	r7, #8
 8016c6e:	46bd      	mov	sp, r7
 8016c70:	bd80      	pop	{r7, pc}
 8016c72:	bf00      	nop
 8016c74:	20030000 	.word	0x20030000

08016c78 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 8016c78:	b580      	push	{r7, lr}
 8016c7a:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8016c7c:	4b07      	ldr	r3, [pc, #28]	@ (8016c9c <HW_IPCC_SYS_CmdEvtNot+0x24>)
 8016c7e:	68db      	ldr	r3, [r3, #12]
 8016c80:	681b      	ldr	r3, [r3, #0]
 8016c82:	4619      	mov	r1, r3
 8016c84:	2005      	movs	r0, #5
 8016c86:	f000 f8d9 	bl	8016e3c <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8016c8a:	4b05      	ldr	r3, [pc, #20]	@ (8016ca0 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 8016c8c:	681b      	ldr	r3, [r3, #0]
 8016c8e:	4a03      	ldr	r2, [pc, #12]	@ (8016c9c <HW_IPCC_SYS_CmdEvtNot+0x24>)
 8016c90:	68d2      	ldr	r2, [r2, #12]
 8016c92:	6812      	ldr	r2, [r2, #0]
 8016c94:	4610      	mov	r0, r2
 8016c96:	4798      	blx	r3

  return;
 8016c98:	bf00      	nop
}
 8016c9a:	bd80      	pop	{r7, pc}
 8016c9c:	20030000 	.word	0x20030000
 8016ca0:	200013dc 	.word	0x200013dc

08016ca4 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 8016ca4:	b580      	push	{r7, lr}
 8016ca6:	b082      	sub	sp, #8
 8016ca8:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8016caa:	e00e      	b.n	8016cca <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 8016cac:	1d3b      	adds	r3, r7, #4
 8016cae:	4619      	mov	r1, r3
 8016cb0:	480b      	ldr	r0, [pc, #44]	@ (8016ce0 <HW_IPCC_SYS_EvtNot+0x3c>)
 8016cb2:	f000 f9e0 	bl	8017076 <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 8016cb6:	687b      	ldr	r3, [r7, #4]
 8016cb8:	4619      	mov	r1, r3
 8016cba:	2006      	movs	r0, #6
 8016cbc:	f000 f8be 	bl	8016e3c <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 8016cc0:	4b08      	ldr	r3, [pc, #32]	@ (8016ce4 <HW_IPCC_SYS_EvtNot+0x40>)
 8016cc2:	681b      	ldr	r3, [r3, #0]
 8016cc4:	687a      	ldr	r2, [r7, #4]
 8016cc6:	4610      	mov	r0, r2
 8016cc8:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8016cca:	4805      	ldr	r0, [pc, #20]	@ (8016ce0 <HW_IPCC_SYS_EvtNot+0x3c>)
 8016ccc:	f000 f944 	bl	8016f58 <LST_is_empty>
 8016cd0:	4603      	mov	r3, r0
 8016cd2:	2b00      	cmp	r3, #0
 8016cd4:	d0ea      	beq.n	8016cac <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 8016cd6:	bf00      	nop
}
 8016cd8:	3708      	adds	r7, #8
 8016cda:	46bd      	mov	sp, r7
 8016cdc:	bd80      	pop	{r7, pc}
 8016cde:	bf00      	nop
 8016ce0:	200300d0 	.word	0x200300d0
 8016ce4:	200013e0 	.word	0x200013e0

08016ce8 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 8016ce8:	b580      	push	{r7, lr}
 8016cea:	b082      	sub	sp, #8
 8016cec:	af00      	add	r7, sp, #0
 8016cee:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 8016cf0:	4817      	ldr	r0, [pc, #92]	@ (8016d50 <TL_MM_Init+0x68>)
 8016cf2:	f000 f921 	bl	8016f38 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 8016cf6:	4817      	ldr	r0, [pc, #92]	@ (8016d54 <TL_MM_Init+0x6c>)
 8016cf8:	f000 f91e 	bl	8016f38 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 8016cfc:	4b16      	ldr	r3, [pc, #88]	@ (8016d58 <TL_MM_Init+0x70>)
 8016cfe:	691b      	ldr	r3, [r3, #16]
 8016d00:	4a16      	ldr	r2, [pc, #88]	@ (8016d5c <TL_MM_Init+0x74>)
 8016d02:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 8016d04:	4b15      	ldr	r3, [pc, #84]	@ (8016d5c <TL_MM_Init+0x74>)
 8016d06:	681b      	ldr	r3, [r3, #0]
 8016d08:	687a      	ldr	r2, [r7, #4]
 8016d0a:	6892      	ldr	r2, [r2, #8]
 8016d0c:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 8016d0e:	4b13      	ldr	r3, [pc, #76]	@ (8016d5c <TL_MM_Init+0x74>)
 8016d10:	681b      	ldr	r3, [r3, #0]
 8016d12:	687a      	ldr	r2, [r7, #4]
 8016d14:	68d2      	ldr	r2, [r2, #12]
 8016d16:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 8016d18:	4b10      	ldr	r3, [pc, #64]	@ (8016d5c <TL_MM_Init+0x74>)
 8016d1a:	681b      	ldr	r3, [r3, #0]
 8016d1c:	4a0c      	ldr	r2, [pc, #48]	@ (8016d50 <TL_MM_Init+0x68>)
 8016d1e:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 8016d20:	4b0e      	ldr	r3, [pc, #56]	@ (8016d5c <TL_MM_Init+0x74>)
 8016d22:	681b      	ldr	r3, [r3, #0]
 8016d24:	687a      	ldr	r2, [r7, #4]
 8016d26:	6812      	ldr	r2, [r2, #0]
 8016d28:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 8016d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8016d5c <TL_MM_Init+0x74>)
 8016d2c:	681b      	ldr	r3, [r3, #0]
 8016d2e:	687a      	ldr	r2, [r7, #4]
 8016d30:	6852      	ldr	r2, [r2, #4]
 8016d32:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 8016d34:	4b09      	ldr	r3, [pc, #36]	@ (8016d5c <TL_MM_Init+0x74>)
 8016d36:	681b      	ldr	r3, [r3, #0]
 8016d38:	687a      	ldr	r2, [r7, #4]
 8016d3a:	6912      	ldr	r2, [r2, #16]
 8016d3c:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 8016d3e:	4b07      	ldr	r3, [pc, #28]	@ (8016d5c <TL_MM_Init+0x74>)
 8016d40:	681b      	ldr	r3, [r3, #0]
 8016d42:	687a      	ldr	r2, [r7, #4]
 8016d44:	6952      	ldr	r2, [r2, #20]
 8016d46:	619a      	str	r2, [r3, #24]

  return;
 8016d48:	bf00      	nop
}
 8016d4a:	3708      	adds	r7, #8
 8016d4c:	46bd      	mov	sp, r7
 8016d4e:	bd80      	pop	{r7, pc}
 8016d50:	200300b8 	.word	0x200300b8
 8016d54:	200013cc 	.word	0x200013cc
 8016d58:	20030000 	.word	0x20030000
 8016d5c:	200013e4 	.word	0x200013e4

08016d60 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 8016d60:	b580      	push	{r7, lr}
 8016d62:	b082      	sub	sp, #8
 8016d64:	af00      	add	r7, sp, #0
 8016d66:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 8016d68:	6879      	ldr	r1, [r7, #4]
 8016d6a:	4807      	ldr	r0, [pc, #28]	@ (8016d88 <TL_MM_EvtDone+0x28>)
 8016d6c:	f000 f93c 	bl	8016fe8 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 8016d70:	6879      	ldr	r1, [r7, #4]
 8016d72:	2000      	movs	r0, #0
 8016d74:	f000 f862 	bl	8016e3c <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 8016d78:	4804      	ldr	r0, [pc, #16]	@ (8016d8c <TL_MM_EvtDone+0x2c>)
 8016d7a:	f001 fcc9 	bl	8018710 <HW_IPCC_MM_SendFreeBuf>

  return;
 8016d7e:	bf00      	nop
}
 8016d80:	3708      	adds	r7, #8
 8016d82:	46bd      	mov	sp, r7
 8016d84:	bd80      	pop	{r7, pc}
 8016d86:	bf00      	nop
 8016d88:	200013cc 	.word	0x200013cc
 8016d8c:	08016d91 	.word	0x08016d91

08016d90 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 8016d90:	b580      	push	{r7, lr}
 8016d92:	b082      	sub	sp, #8
 8016d94:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8016d96:	e00c      	b.n	8016db2 <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 8016d98:	1d3b      	adds	r3, r7, #4
 8016d9a:	4619      	mov	r1, r3
 8016d9c:	480a      	ldr	r0, [pc, #40]	@ (8016dc8 <SendFreeBuf+0x38>)
 8016d9e:	f000 f96a 	bl	8017076 <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 8016da2:	4b0a      	ldr	r3, [pc, #40]	@ (8016dcc <SendFreeBuf+0x3c>)
 8016da4:	691b      	ldr	r3, [r3, #16]
 8016da6:	691b      	ldr	r3, [r3, #16]
 8016da8:	687a      	ldr	r2, [r7, #4]
 8016daa:	4611      	mov	r1, r2
 8016dac:	4618      	mov	r0, r3
 8016dae:	f000 f91b 	bl	8016fe8 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8016db2:	4805      	ldr	r0, [pc, #20]	@ (8016dc8 <SendFreeBuf+0x38>)
 8016db4:	f000 f8d0 	bl	8016f58 <LST_is_empty>
 8016db8:	4603      	mov	r3, r0
 8016dba:	2b00      	cmp	r3, #0
 8016dbc:	d0ec      	beq.n	8016d98 <SendFreeBuf+0x8>
  }

  return;
 8016dbe:	bf00      	nop
}
 8016dc0:	3708      	adds	r7, #8
 8016dc2:	46bd      	mov	sp, r7
 8016dc4:	bd80      	pop	{r7, pc}
 8016dc6:	bf00      	nop
 8016dc8:	200013cc 	.word	0x200013cc
 8016dcc:	20030000 	.word	0x20030000

08016dd0 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 8016dd0:	b580      	push	{r7, lr}
 8016dd2:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 8016dd4:	4805      	ldr	r0, [pc, #20]	@ (8016dec <TL_TRACES_Init+0x1c>)
 8016dd6:	f000 f8af 	bl	8016f38 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 8016dda:	4b05      	ldr	r3, [pc, #20]	@ (8016df0 <TL_TRACES_Init+0x20>)
 8016ddc:	695b      	ldr	r3, [r3, #20]
 8016dde:	4a03      	ldr	r2, [pc, #12]	@ (8016dec <TL_TRACES_Init+0x1c>)
 8016de0:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 8016de2:	f001 fccb 	bl	801877c <HW_IPCC_TRACES_Init>

  return;
 8016de6:	bf00      	nop
}
 8016de8:	bd80      	pop	{r7, pc}
 8016dea:	bf00      	nop
 8016dec:	200300c0 	.word	0x200300c0
 8016df0:	20030000 	.word	0x20030000

08016df4 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 8016df4:	b580      	push	{r7, lr}
 8016df6:	b082      	sub	sp, #8
 8016df8:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 8016dfa:	e008      	b.n	8016e0e <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 8016dfc:	1d3b      	adds	r3, r7, #4
 8016dfe:	4619      	mov	r1, r3
 8016e00:	4808      	ldr	r0, [pc, #32]	@ (8016e24 <HW_IPCC_TRACES_EvtNot+0x30>)
 8016e02:	f000 f938 	bl	8017076 <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 8016e06:	687b      	ldr	r3, [r7, #4]
 8016e08:	4618      	mov	r0, r3
 8016e0a:	f000 f80d 	bl	8016e28 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 8016e0e:	4805      	ldr	r0, [pc, #20]	@ (8016e24 <HW_IPCC_TRACES_EvtNot+0x30>)
 8016e10:	f000 f8a2 	bl	8016f58 <LST_is_empty>
 8016e14:	4603      	mov	r3, r0
 8016e16:	2b00      	cmp	r3, #0
 8016e18:	d0f0      	beq.n	8016dfc <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 8016e1a:	bf00      	nop
}
 8016e1c:	3708      	adds	r7, #8
 8016e1e:	46bd      	mov	sp, r7
 8016e20:	bd80      	pop	{r7, pc}
 8016e22:	bf00      	nop
 8016e24:	200300c0 	.word	0x200300c0

08016e28 <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 8016e28:	b480      	push	{r7}
 8016e2a:	b083      	sub	sp, #12
 8016e2c:	af00      	add	r7, sp, #0
 8016e2e:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 8016e30:	bf00      	nop
 8016e32:	370c      	adds	r7, #12
 8016e34:	46bd      	mov	sp, r7
 8016e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e3a:	4770      	bx	lr

08016e3c <OutputDbgTrace>:

/******************************************************************************
 * DEBUG INFORMATION
 ******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 8016e3c:	b480      	push	{r7}
 8016e3e:	b087      	sub	sp, #28
 8016e40:	af00      	add	r7, sp, #0
 8016e42:	4603      	mov	r3, r0
 8016e44:	6039      	str	r1, [r7, #0]
 8016e46:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;
  TL_EvtSerial_t *p_cmd_rsp_packet;

  switch(packet_type)
 8016e48:	79fb      	ldrb	r3, [r7, #7]
 8016e4a:	2b06      	cmp	r3, #6
 8016e4c:	d845      	bhi.n	8016eda <OutputDbgTrace+0x9e>
 8016e4e:	a201      	add	r2, pc, #4	@ (adr r2, 8016e54 <OutputDbgTrace+0x18>)
 8016e50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016e54:	08016e71 	.word	0x08016e71
 8016e58:	08016e95 	.word	0x08016e95
 8016e5c:	08016e9b 	.word	0x08016e9b
 8016e60:	08016eaf 	.word	0x08016eaf
 8016e64:	08016ebb 	.word	0x08016ebb
 8016e68:	08016ec1 	.word	0x08016ec1
 8016e6c:	08016ecf 	.word	0x08016ecf
  {
    case TL_MB_MM_RELEASE_BUFFER:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8016e70:	683b      	ldr	r3, [r7, #0]
 8016e72:	617b      	str	r3, [r7, #20]
      switch(p_evt_packet->evtserial.evt.evtcode)
 8016e74:	697b      	ldr	r3, [r7, #20]
 8016e76:	7a5b      	ldrb	r3, [r3, #9]
 8016e78:	2bff      	cmp	r3, #255	@ 0xff
 8016e7a:	d005      	beq.n	8016e88 <OutputDbgTrace+0x4c>
 8016e7c:	2bff      	cmp	r3, #255	@ 0xff
 8016e7e:	dc05      	bgt.n	8016e8c <OutputDbgTrace+0x50>
 8016e80:	2b0e      	cmp	r3, #14
 8016e82:	d005      	beq.n	8016e90 <OutputDbgTrace+0x54>
 8016e84:	2b0f      	cmp	r3, #15
          break;

        default:
          TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
          TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
          break;
 8016e86:	e001      	b.n	8016e8c <OutputDbgTrace+0x50>
          break;
 8016e88:	bf00      	nop
 8016e8a:	e027      	b.n	8016edc <OutputDbgTrace+0xa0>
          break;
 8016e8c:	bf00      	nop
 8016e8e:	e025      	b.n	8016edc <OutputDbgTrace+0xa0>
          break;
 8016e90:	bf00      	nop
      }

      TL_MM_DBG_MSG("\r\n");
      break;
 8016e92:	e023      	b.n	8016edc <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8016e94:	683b      	ldr	r3, [r7, #0]
 8016e96:	60fb      	str	r3, [r7, #12]
        TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 8016e98:	e020      	b.n	8016edc <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8016e9a:	683b      	ldr	r3, [r7, #0]
 8016e9c:	617b      	str	r3, [r7, #20]
      switch(p_evt_packet->evtserial.evt.evtcode)
 8016e9e:	697b      	ldr	r3, [r7, #20]
 8016ea0:	7a5b      	ldrb	r3, [r3, #9]
 8016ea2:	2b0e      	cmp	r3, #14
 8016ea4:	d001      	beq.n	8016eaa <OutputDbgTrace+0x6e>
 8016ea6:	2b0f      	cmp	r3, #15
          }
          break;

        default:
          TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 8016ea8:	e000      	b.n	8016eac <OutputDbgTrace+0x70>
          break;
 8016eaa:	bf00      	nop
      }

      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8016eac:	e016      	b.n	8016edc <OutputDbgTrace+0xa0>

    case TL_MB_BLE_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8016eae:	683b      	ldr	r3, [r7, #0]
 8016eb0:	617b      	str	r3, [r7, #20]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8016eb2:	697b      	ldr	r3, [r7, #20]
 8016eb4:	7a5b      	ldrb	r3, [r3, #9]
 8016eb6:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_HCI_EVT_DBG_MSG("\r\n");

      TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8016eb8:	e010      	b.n	8016edc <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8016eba:	683b      	ldr	r3, [r7, #0]
 8016ebc:	60fb      	str	r3, [r7, #12]
        TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 8016ebe:	e00d      	b.n	8016edc <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD_RSP:
      p_cmd_rsp_packet = (TL_EvtSerial_t*)buffer;
 8016ec0:	683b      	ldr	r3, [r7, #0]
 8016ec2:	613b      	str	r3, [r7, #16]
      switch(p_cmd_rsp_packet->evt.evtcode)
 8016ec4:	693b      	ldr	r3, [r7, #16]
 8016ec6:	785b      	ldrb	r3, [r3, #1]
 8016ec8:	2b0e      	cmp	r3, #14
          }
          break;

        default:
          TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_cmd_rsp_packet->evt.evtcode);
          break;
 8016eca:	bf00      	nop
      }

      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_rsp_packet->evt, p_cmd_rsp_packet->evt.plen+TL_EVT_HDR_SIZE);
      break;
 8016ecc:	e006      	b.n	8016edc <OutputDbgTrace+0xa0>

    case  TL_MB_SYS_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8016ece:	683b      	ldr	r3, [r7, #0]
 8016ed0:	617b      	str	r3, [r7, #20]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8016ed2:	697b      	ldr	r3, [r7, #20]
 8016ed4:	7a5b      	ldrb	r3, [r3, #9]
 8016ed6:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_SHCI_EVT_DBG_MSG("\r\n");

      TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8016ed8:	e000      	b.n	8016edc <OutputDbgTrace+0xa0>

    default:
      break;
 8016eda:	bf00      	nop
  }

  return;
 8016edc:	bf00      	nop
}
 8016ede:	371c      	adds	r7, #28
 8016ee0:	46bd      	mov	sp, r7
 8016ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ee6:	4770      	bx	lr

08016ee8 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 8016ee8:	b480      	push	{r7}
 8016eea:	b085      	sub	sp, #20
 8016eec:	af00      	add	r7, sp, #0
 8016eee:	4603      	mov	r3, r0
 8016ef0:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 8016ef2:	4b0f      	ldr	r3, [pc, #60]	@ (8016f30 <OTP_Read+0x48>)
 8016ef4:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 8016ef6:	e002      	b.n	8016efe <OTP_Read+0x16>
  {
    p_id -= 8 ;
 8016ef8:	68fb      	ldr	r3, [r7, #12]
 8016efa:	3b08      	subs	r3, #8
 8016efc:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 8016efe:	68fb      	ldr	r3, [r7, #12]
 8016f00:	3307      	adds	r3, #7
 8016f02:	781b      	ldrb	r3, [r3, #0]
 8016f04:	79fa      	ldrb	r2, [r7, #7]
 8016f06:	429a      	cmp	r2, r3
 8016f08:	d003      	beq.n	8016f12 <OTP_Read+0x2a>
 8016f0a:	68fb      	ldr	r3, [r7, #12]
 8016f0c:	4a09      	ldr	r2, [pc, #36]	@ (8016f34 <OTP_Read+0x4c>)
 8016f0e:	4293      	cmp	r3, r2
 8016f10:	d1f2      	bne.n	8016ef8 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 8016f12:	68fb      	ldr	r3, [r7, #12]
 8016f14:	3307      	adds	r3, #7
 8016f16:	781b      	ldrb	r3, [r3, #0]
 8016f18:	79fa      	ldrb	r2, [r7, #7]
 8016f1a:	429a      	cmp	r2, r3
 8016f1c:	d001      	beq.n	8016f22 <OTP_Read+0x3a>
  {
    p_id = 0 ;
 8016f1e:	2300      	movs	r3, #0
 8016f20:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 8016f22:	68fb      	ldr	r3, [r7, #12]
}
 8016f24:	4618      	mov	r0, r3
 8016f26:	3714      	adds	r7, #20
 8016f28:	46bd      	mov	sp, r7
 8016f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f2e:	4770      	bx	lr
 8016f30:	1fff73f8 	.word	0x1fff73f8
 8016f34:	1fff7000 	.word	0x1fff7000

08016f38 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 8016f38:	b480      	push	{r7}
 8016f3a:	b083      	sub	sp, #12
 8016f3c:	af00      	add	r7, sp, #0
 8016f3e:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 8016f40:	687b      	ldr	r3, [r7, #4]
 8016f42:	687a      	ldr	r2, [r7, #4]
 8016f44:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 8016f46:	687b      	ldr	r3, [r7, #4]
 8016f48:	687a      	ldr	r2, [r7, #4]
 8016f4a:	605a      	str	r2, [r3, #4]
}
 8016f4c:	bf00      	nop
 8016f4e:	370c      	adds	r7, #12
 8016f50:	46bd      	mov	sp, r7
 8016f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f56:	4770      	bx	lr

08016f58 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 8016f58:	b480      	push	{r7}
 8016f5a:	b087      	sub	sp, #28
 8016f5c:	af00      	add	r7, sp, #0
 8016f5e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8016f60:	f3ef 8310 	mrs	r3, PRIMASK
 8016f64:	60fb      	str	r3, [r7, #12]
  return(result);
 8016f66:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8016f68:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8016f6a:	b672      	cpsid	i
}
 8016f6c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 8016f6e:	687b      	ldr	r3, [r7, #4]
 8016f70:	681b      	ldr	r3, [r3, #0]
 8016f72:	687a      	ldr	r2, [r7, #4]
 8016f74:	429a      	cmp	r2, r3
 8016f76:	d102      	bne.n	8016f7e <LST_is_empty+0x26>
  {
    return_value = TRUE;
 8016f78:	2301      	movs	r3, #1
 8016f7a:	75fb      	strb	r3, [r7, #23]
 8016f7c:	e001      	b.n	8016f82 <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 8016f7e:	2300      	movs	r3, #0
 8016f80:	75fb      	strb	r3, [r7, #23]
 8016f82:	693b      	ldr	r3, [r7, #16]
 8016f84:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8016f86:	68bb      	ldr	r3, [r7, #8]
 8016f88:	f383 8810 	msr	PRIMASK, r3
}
 8016f8c:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 8016f8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8016f90:	4618      	mov	r0, r3
 8016f92:	371c      	adds	r7, #28
 8016f94:	46bd      	mov	sp, r7
 8016f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f9a:	4770      	bx	lr

08016f9c <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 8016f9c:	b480      	push	{r7}
 8016f9e:	b087      	sub	sp, #28
 8016fa0:	af00      	add	r7, sp, #0
 8016fa2:	6078      	str	r0, [r7, #4]
 8016fa4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8016fa6:	f3ef 8310 	mrs	r3, PRIMASK
 8016faa:	60fb      	str	r3, [r7, #12]
  return(result);
 8016fac:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8016fae:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8016fb0:	b672      	cpsid	i
}
 8016fb2:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 8016fb4:	687b      	ldr	r3, [r7, #4]
 8016fb6:	681a      	ldr	r2, [r3, #0]
 8016fb8:	683b      	ldr	r3, [r7, #0]
 8016fba:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 8016fbc:	683b      	ldr	r3, [r7, #0]
 8016fbe:	687a      	ldr	r2, [r7, #4]
 8016fc0:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 8016fc2:	687b      	ldr	r3, [r7, #4]
 8016fc4:	683a      	ldr	r2, [r7, #0]
 8016fc6:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 8016fc8:	683b      	ldr	r3, [r7, #0]
 8016fca:	681b      	ldr	r3, [r3, #0]
 8016fcc:	683a      	ldr	r2, [r7, #0]
 8016fce:	605a      	str	r2, [r3, #4]
 8016fd0:	697b      	ldr	r3, [r7, #20]
 8016fd2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8016fd4:	693b      	ldr	r3, [r7, #16]
 8016fd6:	f383 8810 	msr	PRIMASK, r3
}
 8016fda:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8016fdc:	bf00      	nop
 8016fde:	371c      	adds	r7, #28
 8016fe0:	46bd      	mov	sp, r7
 8016fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016fe6:	4770      	bx	lr

08016fe8 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 8016fe8:	b480      	push	{r7}
 8016fea:	b087      	sub	sp, #28
 8016fec:	af00      	add	r7, sp, #0
 8016fee:	6078      	str	r0, [r7, #4]
 8016ff0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8016ff2:	f3ef 8310 	mrs	r3, PRIMASK
 8016ff6:	60fb      	str	r3, [r7, #12]
  return(result);
 8016ff8:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8016ffa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8016ffc:	b672      	cpsid	i
}
 8016ffe:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 8017000:	683b      	ldr	r3, [r7, #0]
 8017002:	687a      	ldr	r2, [r7, #4]
 8017004:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 8017006:	687b      	ldr	r3, [r7, #4]
 8017008:	685a      	ldr	r2, [r3, #4]
 801700a:	683b      	ldr	r3, [r7, #0]
 801700c:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 801700e:	687b      	ldr	r3, [r7, #4]
 8017010:	683a      	ldr	r2, [r7, #0]
 8017012:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 8017014:	683b      	ldr	r3, [r7, #0]
 8017016:	685b      	ldr	r3, [r3, #4]
 8017018:	683a      	ldr	r2, [r7, #0]
 801701a:	601a      	str	r2, [r3, #0]
 801701c:	697b      	ldr	r3, [r7, #20]
 801701e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017020:	693b      	ldr	r3, [r7, #16]
 8017022:	f383 8810 	msr	PRIMASK, r3
}
 8017026:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8017028:	bf00      	nop
 801702a:	371c      	adds	r7, #28
 801702c:	46bd      	mov	sp, r7
 801702e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017032:	4770      	bx	lr

08017034 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 8017034:	b480      	push	{r7}
 8017036:	b087      	sub	sp, #28
 8017038:	af00      	add	r7, sp, #0
 801703a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801703c:	f3ef 8310 	mrs	r3, PRIMASK
 8017040:	60fb      	str	r3, [r7, #12]
  return(result);
 8017042:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8017044:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8017046:	b672      	cpsid	i
}
 8017048:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 801704a:	687b      	ldr	r3, [r7, #4]
 801704c:	685b      	ldr	r3, [r3, #4]
 801704e:	687a      	ldr	r2, [r7, #4]
 8017050:	6812      	ldr	r2, [r2, #0]
 8017052:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8017054:	687b      	ldr	r3, [r7, #4]
 8017056:	681b      	ldr	r3, [r3, #0]
 8017058:	687a      	ldr	r2, [r7, #4]
 801705a:	6852      	ldr	r2, [r2, #4]
 801705c:	605a      	str	r2, [r3, #4]
 801705e:	697b      	ldr	r3, [r7, #20]
 8017060:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017062:	693b      	ldr	r3, [r7, #16]
 8017064:	f383 8810 	msr	PRIMASK, r3
}
 8017068:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 801706a:	bf00      	nop
 801706c:	371c      	adds	r7, #28
 801706e:	46bd      	mov	sp, r7
 8017070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017074:	4770      	bx	lr

08017076 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 8017076:	b580      	push	{r7, lr}
 8017078:	b086      	sub	sp, #24
 801707a:	af00      	add	r7, sp, #0
 801707c:	6078      	str	r0, [r7, #4]
 801707e:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017080:	f3ef 8310 	mrs	r3, PRIMASK
 8017084:	60fb      	str	r3, [r7, #12]
  return(result);
 8017086:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8017088:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801708a:	b672      	cpsid	i
}
 801708c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 801708e:	687b      	ldr	r3, [r7, #4]
 8017090:	681a      	ldr	r2, [r3, #0]
 8017092:	683b      	ldr	r3, [r7, #0]
 8017094:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 8017096:	687b      	ldr	r3, [r7, #4]
 8017098:	681b      	ldr	r3, [r3, #0]
 801709a:	4618      	mov	r0, r3
 801709c:	f7ff ffca 	bl	8017034 <LST_remove_node>
 80170a0:	697b      	ldr	r3, [r7, #20]
 80170a2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80170a4:	693b      	ldr	r3, [r7, #16]
 80170a6:	f383 8810 	msr	PRIMASK, r3
}
 80170aa:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 80170ac:	bf00      	nop
 80170ae:	3718      	adds	r7, #24
 80170b0:	46bd      	mov	sp, r7
 80170b2:	bd80      	pop	{r7, pc}

080170b4 <SPIF_Delay>:
bool     SPIF_ReadFn(SPIF_HandleTypeDef *Handle, uint32_t Address, uint8_t *Data, uint32_t Size);

/***********************************************************************************************************/

void SPIF_Delay(uint32_t Delay)
{
 80170b4:	b580      	push	{r7, lr}
 80170b6:	b082      	sub	sp, #8
 80170b8:	af00      	add	r7, sp, #0
 80170ba:	6078      	str	r0, [r7, #4]
#if SPIF_RTOS == SPIF_RTOS_DISABLE
  HAL_Delay(Delay);
 80170bc:	6878      	ldr	r0, [r7, #4]
 80170be:	f7ea fcf6 	bl	8001aae <HAL_Delay>
  uint32_t d = (TX_TIMER_TICKS_PER_SECOND * Delay) / 1000;
  if (d == 0)
    d = 1;
  tx_thread_sleep(d);
#endif
}
 80170c2:	bf00      	nop
 80170c4:	3708      	adds	r7, #8
 80170c6:	46bd      	mov	sp, r7
 80170c8:	bd80      	pop	{r7, pc}

080170ca <SPIF_Lock>:

/***********************************************************************************************************/

void SPIF_Lock(SPIF_HandleTypeDef *Handle)
{
 80170ca:	b580      	push	{r7, lr}
 80170cc:	b082      	sub	sp, #8
 80170ce:	af00      	add	r7, sp, #0
 80170d0:	6078      	str	r0, [r7, #4]
  while (Handle->Lock)
 80170d2:	e002      	b.n	80170da <SPIF_Lock+0x10>
  {
    SPIF_Delay(1);
 80170d4:	2001      	movs	r0, #1
 80170d6:	f7ff ffed 	bl	80170b4 <SPIF_Delay>
  while (Handle->Lock)
 80170da:	687b      	ldr	r3, [r7, #4]
 80170dc:	7b1b      	ldrb	r3, [r3, #12]
 80170de:	2b00      	cmp	r3, #0
 80170e0:	d1f8      	bne.n	80170d4 <SPIF_Lock+0xa>
  }
  Handle->Lock = 1;
 80170e2:	687b      	ldr	r3, [r7, #4]
 80170e4:	2201      	movs	r2, #1
 80170e6:	731a      	strb	r2, [r3, #12]
}
 80170e8:	bf00      	nop
 80170ea:	3708      	adds	r7, #8
 80170ec:	46bd      	mov	sp, r7
 80170ee:	bd80      	pop	{r7, pc}

080170f0 <SPIF_UnLock>:

/***********************************************************************************************************/

void SPIF_UnLock(SPIF_HandleTypeDef *Handle)
{
 80170f0:	b480      	push	{r7}
 80170f2:	b083      	sub	sp, #12
 80170f4:	af00      	add	r7, sp, #0
 80170f6:	6078      	str	r0, [r7, #4]
  Handle->Lock = 0;
 80170f8:	687b      	ldr	r3, [r7, #4]
 80170fa:	2200      	movs	r2, #0
 80170fc:	731a      	strb	r2, [r3, #12]
}
 80170fe:	bf00      	nop
 8017100:	370c      	adds	r7, #12
 8017102:	46bd      	mov	sp, r7
 8017104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017108:	4770      	bx	lr

0801710a <SPIF_CsPin>:

/***********************************************************************************************************/

void SPIF_CsPin(SPIF_HandleTypeDef *Handle, bool Select)
{
 801710a:	b580      	push	{r7, lr}
 801710c:	b084      	sub	sp, #16
 801710e:	af00      	add	r7, sp, #0
 8017110:	6078      	str	r0, [r7, #4]
 8017112:	460b      	mov	r3, r1
 8017114:	70fb      	strb	r3, [r7, #3]
  HAL_GPIO_WritePin(Handle->Gpio, Handle->Pin, (GPIO_PinState)Select);
 8017116:	687b      	ldr	r3, [r7, #4]
 8017118:	6858      	ldr	r0, [r3, #4]
 801711a:	687b      	ldr	r3, [r7, #4]
 801711c:	691b      	ldr	r3, [r3, #16]
 801711e:	b29b      	uxth	r3, r3
 8017120:	78fa      	ldrb	r2, [r7, #3]
 8017122:	4619      	mov	r1, r3
 8017124:	f7f2 f974 	bl	8009410 <HAL_GPIO_WritePin>
  for (int i = 0; i < 10; i++);
 8017128:	2300      	movs	r3, #0
 801712a:	60fb      	str	r3, [r7, #12]
 801712c:	e002      	b.n	8017134 <SPIF_CsPin+0x2a>
 801712e:	68fb      	ldr	r3, [r7, #12]
 8017130:	3301      	adds	r3, #1
 8017132:	60fb      	str	r3, [r7, #12]
 8017134:	68fb      	ldr	r3, [r7, #12]
 8017136:	2b09      	cmp	r3, #9
 8017138:	ddf9      	ble.n	801712e <SPIF_CsPin+0x24>
}
 801713a:	bf00      	nop
 801713c:	bf00      	nop
 801713e:	3710      	adds	r7, #16
 8017140:	46bd      	mov	sp, r7
 8017142:	bd80      	pop	{r7, pc}

08017144 <SPIF_TransmitReceive>:

/***********************************************************************************************************/

bool SPIF_TransmitReceive(SPIF_HandleTypeDef *Handle, uint8_t *Tx, uint8_t *Rx, size_t Size, uint32_t Timeout)
{
 8017144:	b580      	push	{r7, lr}
 8017146:	b088      	sub	sp, #32
 8017148:	af02      	add	r7, sp, #8
 801714a:	60f8      	str	r0, [r7, #12]
 801714c:	60b9      	str	r1, [r7, #8]
 801714e:	607a      	str	r2, [r7, #4]
 8017150:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 8017152:	2300      	movs	r3, #0
 8017154:	75fb      	strb	r3, [r7, #23]
#if (SPIF_PLATFORM == SPIF_PLATFORM_HAL)
  if (HAL_SPI_TransmitReceive(Handle->HSpi, Tx, Rx, Size, Timeout) == HAL_OK)
 8017156:	68fb      	ldr	r3, [r7, #12]
 8017158:	6818      	ldr	r0, [r3, #0]
 801715a:	683b      	ldr	r3, [r7, #0]
 801715c:	b29a      	uxth	r2, r3
 801715e:	6a3b      	ldr	r3, [r7, #32]
 8017160:	9300      	str	r3, [sp, #0]
 8017162:	4613      	mov	r3, r2
 8017164:	687a      	ldr	r2, [r7, #4]
 8017166:	68b9      	ldr	r1, [r7, #8]
 8017168:	f7f7 f9f9 	bl	800e55e <HAL_SPI_TransmitReceive>
 801716c:	4603      	mov	r3, r0
 801716e:	2b00      	cmp	r3, #0
 8017170:	d101      	bne.n	8017176 <SPIF_TransmitReceive+0x32>
  {
    retVal = true;
 8017172:	2301      	movs	r3, #1
 8017174:	75fb      	strb	r3, [r7, #23]
        break;
      }
    }
  }
#endif
  return retVal;
 8017176:	7dfb      	ldrb	r3, [r7, #23]
}
 8017178:	4618      	mov	r0, r3
 801717a:	3718      	adds	r7, #24
 801717c:	46bd      	mov	sp, r7
 801717e:	bd80      	pop	{r7, pc}

08017180 <SPIF_Transmit>:

/***********************************************************************************************************/

bool SPIF_Transmit(SPIF_HandleTypeDef *Handle, uint8_t *Tx, size_t Size, uint32_t Timeout)
{
 8017180:	b580      	push	{r7, lr}
 8017182:	b086      	sub	sp, #24
 8017184:	af00      	add	r7, sp, #0
 8017186:	60f8      	str	r0, [r7, #12]
 8017188:	60b9      	str	r1, [r7, #8]
 801718a:	607a      	str	r2, [r7, #4]
 801718c:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 801718e:	2300      	movs	r3, #0
 8017190:	75fb      	strb	r3, [r7, #23]
#if (SPIF_PLATFORM == SPIF_PLATFORM_HAL)
  if (HAL_SPI_Transmit(Handle->HSpi, Tx, Size, Timeout) == HAL_OK)
 8017192:	68fb      	ldr	r3, [r7, #12]
 8017194:	6818      	ldr	r0, [r3, #0]
 8017196:	687b      	ldr	r3, [r7, #4]
 8017198:	b29a      	uxth	r2, r3
 801719a:	683b      	ldr	r3, [r7, #0]
 801719c:	68b9      	ldr	r1, [r7, #8]
 801719e:	f7f6 ff30 	bl	800e002 <HAL_SPI_Transmit>
 80171a2:	4603      	mov	r3, r0
 80171a4:	2b00      	cmp	r3, #0
 80171a6:	d101      	bne.n	80171ac <SPIF_Transmit+0x2c>
  {
    retVal = true;
 80171a8:	2301      	movs	r3, #1
 80171aa:	75fb      	strb	r3, [r7, #23]
        break;
      }
    }
  }
#endif
  return retVal;
 80171ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80171ae:	4618      	mov	r0, r3
 80171b0:	3718      	adds	r7, #24
 80171b2:	46bd      	mov	sp, r7
 80171b4:	bd80      	pop	{r7, pc}

080171b6 <SPIF_Receive>:

/***********************************************************************************************************/

bool SPIF_Receive(SPIF_HandleTypeDef *Handle, uint8_t *Rx, size_t Size, uint32_t Timeout)
{
 80171b6:	b580      	push	{r7, lr}
 80171b8:	b086      	sub	sp, #24
 80171ba:	af00      	add	r7, sp, #0
 80171bc:	60f8      	str	r0, [r7, #12]
 80171be:	60b9      	str	r1, [r7, #8]
 80171c0:	607a      	str	r2, [r7, #4]
 80171c2:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 80171c4:	2300      	movs	r3, #0
 80171c6:	75fb      	strb	r3, [r7, #23]
#if (SPIF_PLATFORM == SPIF_PLATFORM_HAL)
  if (HAL_SPI_Receive(Handle->HSpi, Rx, Size, Timeout) == HAL_OK)
 80171c8:	68fb      	ldr	r3, [r7, #12]
 80171ca:	6818      	ldr	r0, [r3, #0]
 80171cc:	687b      	ldr	r3, [r7, #4]
 80171ce:	b29a      	uxth	r2, r3
 80171d0:	683b      	ldr	r3, [r7, #0]
 80171d2:	68b9      	ldr	r1, [r7, #8]
 80171d4:	f7f7 f88b 	bl	800e2ee <HAL_SPI_Receive>
 80171d8:	4603      	mov	r3, r0
 80171da:	2b00      	cmp	r3, #0
 80171dc:	d101      	bne.n	80171e2 <SPIF_Receive+0x2c>
  {
    retVal = true;
 80171de:	2301      	movs	r3, #1
 80171e0:	75fb      	strb	r3, [r7, #23]
        break;
      }
    }
  }
#endif
  return retVal;
 80171e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80171e4:	4618      	mov	r0, r3
 80171e6:	3718      	adds	r7, #24
 80171e8:	46bd      	mov	sp, r7
 80171ea:	bd80      	pop	{r7, pc}

080171ec <SPIF_WriteEnable>:

/***********************************************************************************************************/

bool SPIF_WriteEnable(SPIF_HandleTypeDef *Handle)
{
 80171ec:	b580      	push	{r7, lr}
 80171ee:	b084      	sub	sp, #16
 80171f0:	af00      	add	r7, sp, #0
 80171f2:	6078      	str	r0, [r7, #4]
  bool retVal = true;
 80171f4:	2301      	movs	r3, #1
 80171f6:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[1] = {SPIF_CMD_WRITEENABLE};
 80171f8:	2306      	movs	r3, #6
 80171fa:	733b      	strb	r3, [r7, #12]
  SPIF_CsPin(Handle, 0);
 80171fc:	2100      	movs	r1, #0
 80171fe:	6878      	ldr	r0, [r7, #4]
 8017200:	f7ff ff83 	bl	801710a <SPIF_CsPin>
  if (SPIF_Transmit(Handle, tx, 1, 100) == false)
 8017204:	f107 010c 	add.w	r1, r7, #12
 8017208:	2364      	movs	r3, #100	@ 0x64
 801720a:	2201      	movs	r2, #1
 801720c:	6878      	ldr	r0, [r7, #4]
 801720e:	f7ff ffb7 	bl	8017180 <SPIF_Transmit>
 8017212:	4603      	mov	r3, r0
 8017214:	f083 0301 	eor.w	r3, r3, #1
 8017218:	b2db      	uxtb	r3, r3
 801721a:	2b00      	cmp	r3, #0
 801721c:	d001      	beq.n	8017222 <SPIF_WriteEnable+0x36>
  {
    retVal = false;
 801721e:	2300      	movs	r3, #0
 8017220:	73fb      	strb	r3, [r7, #15]
    dprintf("SPIF_WriteEnable() Error\r\n");
  }
  SPIF_CsPin(Handle, 1);
 8017222:	2101      	movs	r1, #1
 8017224:	6878      	ldr	r0, [r7, #4]
 8017226:	f7ff ff70 	bl	801710a <SPIF_CsPin>
  return retVal;
 801722a:	7bfb      	ldrb	r3, [r7, #15]
}
 801722c:	4618      	mov	r0, r3
 801722e:	3710      	adds	r7, #16
 8017230:	46bd      	mov	sp, r7
 8017232:	bd80      	pop	{r7, pc}

08017234 <SPIF_WriteDisable>:

/***********************************************************************************************************/

bool SPIF_WriteDisable(SPIF_HandleTypeDef *Handle)
{
 8017234:	b580      	push	{r7, lr}
 8017236:	b084      	sub	sp, #16
 8017238:	af00      	add	r7, sp, #0
 801723a:	6078      	str	r0, [r7, #4]
  bool retVal = true;
 801723c:	2301      	movs	r3, #1
 801723e:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[1] = {SPIF_CMD_WRITEDISABLE};
 8017240:	2304      	movs	r3, #4
 8017242:	733b      	strb	r3, [r7, #12]
  SPIF_CsPin(Handle, 0);
 8017244:	2100      	movs	r1, #0
 8017246:	6878      	ldr	r0, [r7, #4]
 8017248:	f7ff ff5f 	bl	801710a <SPIF_CsPin>
  if (SPIF_Transmit(Handle, tx, 1, 100) == false)
 801724c:	f107 010c 	add.w	r1, r7, #12
 8017250:	2364      	movs	r3, #100	@ 0x64
 8017252:	2201      	movs	r2, #1
 8017254:	6878      	ldr	r0, [r7, #4]
 8017256:	f7ff ff93 	bl	8017180 <SPIF_Transmit>
 801725a:	4603      	mov	r3, r0
 801725c:	f083 0301 	eor.w	r3, r3, #1
 8017260:	b2db      	uxtb	r3, r3
 8017262:	2b00      	cmp	r3, #0
 8017264:	d001      	beq.n	801726a <SPIF_WriteDisable+0x36>
  {
    retVal = false;
 8017266:	2300      	movs	r3, #0
 8017268:	73fb      	strb	r3, [r7, #15]
    dprintf("SPIF_WriteDisable() Error\r\n");
  }
  SPIF_CsPin(Handle, 1);
 801726a:	2101      	movs	r1, #1
 801726c:	6878      	ldr	r0, [r7, #4]
 801726e:	f7ff ff4c 	bl	801710a <SPIF_CsPin>
  return retVal;
 8017272:	7bfb      	ldrb	r3, [r7, #15]
}
 8017274:	4618      	mov	r0, r3
 8017276:	3710      	adds	r7, #16
 8017278:	46bd      	mov	sp, r7
 801727a:	bd80      	pop	{r7, pc}

0801727c <SPIF_ReadReg1>:

/***********************************************************************************************************/

uint8_t SPIF_ReadReg1(SPIF_HandleTypeDef *Handle)
{
 801727c:	b580      	push	{r7, lr}
 801727e:	b086      	sub	sp, #24
 8017280:	af02      	add	r7, sp, #8
 8017282:	6078      	str	r0, [r7, #4]
  uint8_t retVal = 0;
 8017284:	2300      	movs	r3, #0
 8017286:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[2] = {SPIF_CMD_READSTATUS1, SPIF_DUMMY_BYTE};
 8017288:	f24a 5305 	movw	r3, #42245	@ 0xa505
 801728c:	81bb      	strh	r3, [r7, #12]
  uint8_t rx[2];
  SPIF_CsPin(Handle, 0);
 801728e:	2100      	movs	r1, #0
 8017290:	6878      	ldr	r0, [r7, #4]
 8017292:	f7ff ff3a 	bl	801710a <SPIF_CsPin>
  if (SPIF_TransmitReceive(Handle, tx, rx, 2, 100) == true)
 8017296:	f107 0208 	add.w	r2, r7, #8
 801729a:	f107 010c 	add.w	r1, r7, #12
 801729e:	2364      	movs	r3, #100	@ 0x64
 80172a0:	9300      	str	r3, [sp, #0]
 80172a2:	2302      	movs	r3, #2
 80172a4:	6878      	ldr	r0, [r7, #4]
 80172a6:	f7ff ff4d 	bl	8017144 <SPIF_TransmitReceive>
 80172aa:	4603      	mov	r3, r0
 80172ac:	2b00      	cmp	r3, #0
 80172ae:	d001      	beq.n	80172b4 <SPIF_ReadReg1+0x38>
  {
    retVal = rx[1];
 80172b0:	7a7b      	ldrb	r3, [r7, #9]
 80172b2:	73fb      	strb	r3, [r7, #15]
  }
  SPIF_CsPin(Handle, 1);
 80172b4:	2101      	movs	r1, #1
 80172b6:	6878      	ldr	r0, [r7, #4]
 80172b8:	f7ff ff27 	bl	801710a <SPIF_CsPin>
  return retVal;
 80172bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80172be:	4618      	mov	r0, r3
 80172c0:	3710      	adds	r7, #16
 80172c2:	46bd      	mov	sp, r7
 80172c4:	bd80      	pop	{r7, pc}

080172c6 <SPIF_WaitForWriting>:
}

/***********************************************************************************************************/

bool SPIF_WaitForWriting(SPIF_HandleTypeDef *Handle, uint32_t Timeout)
{
 80172c6:	b580      	push	{r7, lr}
 80172c8:	b084      	sub	sp, #16
 80172ca:	af00      	add	r7, sp, #0
 80172cc:	6078      	str	r0, [r7, #4]
 80172ce:	6039      	str	r1, [r7, #0]
  bool retVal = false;
 80172d0:	2300      	movs	r3, #0
 80172d2:	73fb      	strb	r3, [r7, #15]
  uint32_t startTime = HAL_GetTick();
 80172d4:	f7f0 f998 	bl	8007608 <HAL_GetTick>
 80172d8:	60b8      	str	r0, [r7, #8]
  while (1)
  {
    SPIF_Delay(1);
 80172da:	2001      	movs	r0, #1
 80172dc:	f7ff feea 	bl	80170b4 <SPIF_Delay>
    if (HAL_GetTick() - startTime >= Timeout)
 80172e0:	f7f0 f992 	bl	8007608 <HAL_GetTick>
 80172e4:	4602      	mov	r2, r0
 80172e6:	68bb      	ldr	r3, [r7, #8]
 80172e8:	1ad3      	subs	r3, r2, r3
 80172ea:	683a      	ldr	r2, [r7, #0]
 80172ec:	429a      	cmp	r2, r3
 80172ee:	d90a      	bls.n	8017306 <SPIF_WaitForWriting+0x40>
    {
      dprintf("SPIF_WaitForWriting() TIMEOUT\r\n");
      break;
    }
    if ((SPIF_ReadReg1(Handle) & SPIF_STATUS1_BUSY) == 0)
 80172f0:	6878      	ldr	r0, [r7, #4]
 80172f2:	f7ff ffc3 	bl	801727c <SPIF_ReadReg1>
 80172f6:	4603      	mov	r3, r0
 80172f8:	f003 0301 	and.w	r3, r3, #1
 80172fc:	2b00      	cmp	r3, #0
 80172fe:	d1ec      	bne.n	80172da <SPIF_WaitForWriting+0x14>
    {
      retVal = true;
 8017300:	2301      	movs	r3, #1
 8017302:	73fb      	strb	r3, [r7, #15]
      break;
 8017304:	e000      	b.n	8017308 <SPIF_WaitForWriting+0x42>
      break;
 8017306:	bf00      	nop
    }
  }
  return retVal;
 8017308:	7bfb      	ldrb	r3, [r7, #15]
}
 801730a:	4618      	mov	r0, r3
 801730c:	3710      	adds	r7, #16
 801730e:	46bd      	mov	sp, r7
 8017310:	bd80      	pop	{r7, pc}
	...

08017314 <SPIF_FindChip>:

/***********************************************************************************************************/

bool SPIF_FindChip(SPIF_HandleTypeDef *Handle)
{
 8017314:	b580      	push	{r7, lr}
 8017316:	b088      	sub	sp, #32
 8017318:	af02      	add	r7, sp, #8
 801731a:	6078      	str	r0, [r7, #4]
  uint8_t tx[4] = {SPIF_CMD_JEDECID, 0xFF, 0xFF, 0xFF};
 801731c:	f06f 0360 	mvn.w	r3, #96	@ 0x60
 8017320:	613b      	str	r3, [r7, #16]
  uint8_t rx[4];
  bool retVal = false;
 8017322:	2300      	movs	r3, #0
 8017324:	75fb      	strb	r3, [r7, #23]
  do
  {
    dprintf("SPIF_FindChip()\r\n");
    SPIF_CsPin(Handle, 0);
 8017326:	2100      	movs	r1, #0
 8017328:	6878      	ldr	r0, [r7, #4]
 801732a:	f7ff feee 	bl	801710a <SPIF_CsPin>
    if (SPIF_TransmitReceive(Handle, tx, rx, 4, 100) == false)
 801732e:	f107 020c 	add.w	r2, r7, #12
 8017332:	f107 0110 	add.w	r1, r7, #16
 8017336:	2364      	movs	r3, #100	@ 0x64
 8017338:	9300      	str	r3, [sp, #0]
 801733a:	2304      	movs	r3, #4
 801733c:	6878      	ldr	r0, [r7, #4]
 801733e:	f7ff ff01 	bl	8017144 <SPIF_TransmitReceive>
 8017342:	4603      	mov	r3, r0
 8017344:	f083 0301 	eor.w	r3, r3, #1
 8017348:	b2db      	uxtb	r3, r3
 801734a:	2b00      	cmp	r3, #0
 801734c:	d004      	beq.n	8017358 <SPIF_FindChip+0x44>
    {
      SPIF_CsPin(Handle, 1);
 801734e:	2101      	movs	r1, #1
 8017350:	6878      	ldr	r0, [r7, #4]
 8017352:	f7ff feda 	bl	801710a <SPIF_CsPin>
      break;
 8017356:	e16f      	b.n	8017638 <SPIF_FindChip+0x324>
    }
    SPIF_CsPin(Handle, 1);
 8017358:	2101      	movs	r1, #1
 801735a:	6878      	ldr	r0, [r7, #4]
 801735c:	f7ff fed5 	bl	801710a <SPIF_CsPin>
    dprintf("CHIP ID: 0x%02X%02X%02X\r\n", rx[1], rx[2], rx[3]);
    Handle->Manufactor = rx[1];
 8017360:	7b7a      	ldrb	r2, [r7, #13]
 8017362:	687b      	ldr	r3, [r7, #4]
 8017364:	721a      	strb	r2, [r3, #8]
    Handle->MemType = rx[2];
 8017366:	7bba      	ldrb	r2, [r7, #14]
 8017368:	687b      	ldr	r3, [r7, #4]
 801736a:	72da      	strb	r2, [r3, #11]
    Handle->Size = rx[3];
 801736c:	7bfa      	ldrb	r2, [r7, #15]
 801736e:	687b      	ldr	r3, [r7, #4]
 8017370:	725a      	strb	r2, [r3, #9]

    dprintf("SPIF MANUFACTURE: ");
    switch (Handle->Manufactor)
 8017372:	687b      	ldr	r3, [r7, #4]
 8017374:	7a1b      	ldrb	r3, [r3, #8]
 8017376:	2bef      	cmp	r3, #239	@ 0xef
 8017378:	f000 80f0 	beq.w	801755c <SPIF_FindChip+0x248>
 801737c:	2bef      	cmp	r3, #239	@ 0xef
 801737e:	f300 80e9 	bgt.w	8017554 <SPIF_FindChip+0x240>
 8017382:	2bc8      	cmp	r3, #200	@ 0xc8
 8017384:	f300 80e6 	bgt.w	8017554 <SPIF_FindChip+0x240>
 8017388:	2b85      	cmp	r3, #133	@ 0x85
 801738a:	da0c      	bge.n	80173a6 <SPIF_FindChip+0x92>
 801738c:	2b62      	cmp	r3, #98	@ 0x62
 801738e:	f000 80e7 	beq.w	8017560 <SPIF_FindChip+0x24c>
 8017392:	2b62      	cmp	r3, #98	@ 0x62
 8017394:	f300 80de 	bgt.w	8017554 <SPIF_FindChip+0x240>
 8017398:	2b20      	cmp	r3, #32
 801739a:	f300 80d9 	bgt.w	8017550 <SPIF_FindChip+0x23c>
 801739e:	2b00      	cmp	r3, #0
 80173a0:	f300 8090 	bgt.w	80174c4 <SPIF_FindChip+0x1b0>
 80173a4:	e0d6      	b.n	8017554 <SPIF_FindChip+0x240>
 80173a6:	3b85      	subs	r3, #133	@ 0x85
 80173a8:	2b43      	cmp	r3, #67	@ 0x43
 80173aa:	f200 80d3 	bhi.w	8017554 <SPIF_FindChip+0x240>
 80173ae:	a201      	add	r2, pc, #4	@ (adr r2, 80173b4 <SPIF_FindChip+0xa0>)
 80173b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80173b4:	08017565 	.word	0x08017565
 80173b8:	08017555 	.word	0x08017555
 80173bc:	08017555 	.word	0x08017555
 80173c0:	08017555 	.word	0x08017555
 80173c4:	08017565 	.word	0x08017565
 80173c8:	08017555 	.word	0x08017555
 80173cc:	08017555 	.word	0x08017555
 80173d0:	08017565 	.word	0x08017565
 80173d4:	08017555 	.word	0x08017555
 80173d8:	08017555 	.word	0x08017555
 80173dc:	08017555 	.word	0x08017555
 80173e0:	08017555 	.word	0x08017555
 80173e4:	08017555 	.word	0x08017555
 80173e8:	08017555 	.word	0x08017555
 80173ec:	08017555 	.word	0x08017555
 80173f0:	08017555 	.word	0x08017555
 80173f4:	08017555 	.word	0x08017555
 80173f8:	08017555 	.word	0x08017555
 80173fc:	08017555 	.word	0x08017555
 8017400:	08017555 	.word	0x08017555
 8017404:	08017555 	.word	0x08017555
 8017408:	08017555 	.word	0x08017555
 801740c:	08017555 	.word	0x08017555
 8017410:	08017555 	.word	0x08017555
 8017414:	08017565 	.word	0x08017565
 8017418:	08017555 	.word	0x08017555
 801741c:	08017555 	.word	0x08017555
 8017420:	08017555 	.word	0x08017555
 8017424:	08017565 	.word	0x08017565
 8017428:	08017555 	.word	0x08017555
 801742c:	08017555 	.word	0x08017555
 8017430:	08017555 	.word	0x08017555
 8017434:	08017555 	.word	0x08017555
 8017438:	08017555 	.word	0x08017555
 801743c:	08017555 	.word	0x08017555
 8017440:	08017555 	.word	0x08017555
 8017444:	08017555 	.word	0x08017555
 8017448:	08017555 	.word	0x08017555
 801744c:	08017555 	.word	0x08017555
 8017450:	08017555 	.word	0x08017555
 8017454:	08017565 	.word	0x08017565
 8017458:	08017555 	.word	0x08017555
 801745c:	08017555 	.word	0x08017555
 8017460:	08017555 	.word	0x08017555
 8017464:	08017555 	.word	0x08017555
 8017468:	08017555 	.word	0x08017555
 801746c:	08017555 	.word	0x08017555
 8017470:	08017555 	.word	0x08017555
 8017474:	08017555 	.word	0x08017555
 8017478:	08017555 	.word	0x08017555
 801747c:	08017555 	.word	0x08017555
 8017480:	08017555 	.word	0x08017555
 8017484:	08017555 	.word	0x08017555
 8017488:	08017555 	.word	0x08017555
 801748c:	08017555 	.word	0x08017555
 8017490:	08017555 	.word	0x08017555
 8017494:	08017555 	.word	0x08017555
 8017498:	08017555 	.word	0x08017555
 801749c:	08017565 	.word	0x08017565
 80174a0:	08017555 	.word	0x08017555
 80174a4:	08017555 	.word	0x08017555
 80174a8:	08017565 	.word	0x08017565
 80174ac:	08017555 	.word	0x08017555
 80174b0:	08017555 	.word	0x08017555
 80174b4:	08017555 	.word	0x08017555
 80174b8:	08017555 	.word	0x08017555
 80174bc:	08017555 	.word	0x08017555
 80174c0:	08017565 	.word	0x08017565
 80174c4:	3b01      	subs	r3, #1
 80174c6:	2b1f      	cmp	r3, #31
 80174c8:	d844      	bhi.n	8017554 <SPIF_FindChip+0x240>
 80174ca:	a201      	add	r2, pc, #4	@ (adr r2, 80174d0 <SPIF_FindChip+0x1bc>)
 80174cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80174d0:	08017569 	.word	0x08017569
 80174d4:	08017555 	.word	0x08017555
 80174d8:	08017555 	.word	0x08017555
 80174dc:	08017569 	.word	0x08017569
 80174e0:	08017555 	.word	0x08017555
 80174e4:	08017555 	.word	0x08017555
 80174e8:	08017555 	.word	0x08017555
 80174ec:	08017555 	.word	0x08017555
 80174f0:	08017555 	.word	0x08017555
 80174f4:	08017555 	.word	0x08017555
 80174f8:	08017555 	.word	0x08017555
 80174fc:	08017555 	.word	0x08017555
 8017500:	08017555 	.word	0x08017555
 8017504:	08017555 	.word	0x08017555
 8017508:	08017555 	.word	0x08017555
 801750c:	08017555 	.word	0x08017555
 8017510:	08017555 	.word	0x08017555
 8017514:	08017555 	.word	0x08017555
 8017518:	08017555 	.word	0x08017555
 801751c:	08017555 	.word	0x08017555
 8017520:	08017555 	.word	0x08017555
 8017524:	08017555 	.word	0x08017555
 8017528:	08017555 	.word	0x08017555
 801752c:	08017555 	.word	0x08017555
 8017530:	08017555 	.word	0x08017555
 8017534:	08017555 	.word	0x08017555
 8017538:	08017555 	.word	0x08017555
 801753c:	08017569 	.word	0x08017569
 8017540:	08017555 	.word	0x08017555
 8017544:	08017555 	.word	0x08017555
 8017548:	08017555 	.word	0x08017555
 801754c:	08017569 	.word	0x08017569
 8017550:	2b37      	cmp	r3, #55	@ 0x37
 8017552:	d00b      	beq.n	801756c <SPIF_FindChip+0x258>
      break;
    case SPIF_MANUFACTOR_PUYA:
      dprintf("PUYA");
      break;
    default:
      Handle->Manufactor = SPIF_MANUFACTOR_ERROR;
 8017554:	687b      	ldr	r3, [r7, #4]
 8017556:	2200      	movs	r2, #0
 8017558:	721a      	strb	r2, [r3, #8]
      dprintf("ERROR");
      break;
 801755a:	e008      	b.n	801756e <SPIF_FindChip+0x25a>
      break;
 801755c:	bf00      	nop
 801755e:	e006      	b.n	801756e <SPIF_FindChip+0x25a>
      break;
 8017560:	bf00      	nop
 8017562:	e004      	b.n	801756e <SPIF_FindChip+0x25a>
      break;
 8017564:	bf00      	nop
 8017566:	e002      	b.n	801756e <SPIF_FindChip+0x25a>
      break;
 8017568:	bf00      	nop
 801756a:	e000      	b.n	801756e <SPIF_FindChip+0x25a>
      break;
 801756c:	bf00      	nop
    }
    dprintf(" - MEMTYPE: 0x%02X", Handle->MemType);
    dprintf(" - SIZE: ");
    switch (Handle->Size)
 801756e:	687b      	ldr	r3, [r7, #4]
 8017570:	7a5b      	ldrb	r3, [r3, #9]
 8017572:	3b11      	subs	r3, #17
 8017574:	2b0f      	cmp	r3, #15
 8017576:	d84e      	bhi.n	8017616 <SPIF_FindChip+0x302>
 8017578:	a201      	add	r2, pc, #4	@ (adr r2, 8017580 <SPIF_FindChip+0x26c>)
 801757a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801757e:	bf00      	nop
 8017580:	080175c1 	.word	0x080175c1
 8017584:	080175c9 	.word	0x080175c9
 8017588:	080175d1 	.word	0x080175d1
 801758c:	080175d9 	.word	0x080175d9
 8017590:	080175e1 	.word	0x080175e1
 8017594:	080175e9 	.word	0x080175e9
 8017598:	080175f1 	.word	0x080175f1
 801759c:	080175f9 	.word	0x080175f9
 80175a0:	08017603 	.word	0x08017603
 80175a4:	08017617 	.word	0x08017617
 80175a8:	08017617 	.word	0x08017617
 80175ac:	08017617 	.word	0x08017617
 80175b0:	08017617 	.word	0x08017617
 80175b4:	08017617 	.word	0x08017617
 80175b8:	08017617 	.word	0x08017617
 80175bc:	0801760d 	.word	0x0801760d
    {
    case SPIF_SIZE_1MBIT:
      Handle->BlockCnt = 2;
 80175c0:	687b      	ldr	r3, [r7, #4]
 80175c2:	2202      	movs	r2, #2
 80175c4:	61da      	str	r2, [r3, #28]
      dprintf("1 MBIT\r\n");
      break;
 80175c6:	e02a      	b.n	801761e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_2MBIT:
      Handle->BlockCnt = 4;
 80175c8:	687b      	ldr	r3, [r7, #4]
 80175ca:	2204      	movs	r2, #4
 80175cc:	61da      	str	r2, [r3, #28]
      dprintf("2 MBIT\r\n");
      break;
 80175ce:	e026      	b.n	801761e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_4MBIT:
      Handle->BlockCnt = 8;
 80175d0:	687b      	ldr	r3, [r7, #4]
 80175d2:	2208      	movs	r2, #8
 80175d4:	61da      	str	r2, [r3, #28]
      dprintf("4 MBIT\r\n");
      break;
 80175d6:	e022      	b.n	801761e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_8MBIT:
      Handle->BlockCnt = 16;
 80175d8:	687b      	ldr	r3, [r7, #4]
 80175da:	2210      	movs	r2, #16
 80175dc:	61da      	str	r2, [r3, #28]
      dprintf("8 MBIT\r\n");
      break;
 80175de:	e01e      	b.n	801761e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_16MBIT:
      Handle->BlockCnt = 32;
 80175e0:	687b      	ldr	r3, [r7, #4]
 80175e2:	2220      	movs	r2, #32
 80175e4:	61da      	str	r2, [r3, #28]
      dprintf("16 MBIT\r\n");
      break;
 80175e6:	e01a      	b.n	801761e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_32MBIT:
      Handle->BlockCnt = 64;
 80175e8:	687b      	ldr	r3, [r7, #4]
 80175ea:	2240      	movs	r2, #64	@ 0x40
 80175ec:	61da      	str	r2, [r3, #28]
      dprintf("32 MBIT\r\n");
      break;
 80175ee:	e016      	b.n	801761e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_64MBIT:
      Handle->BlockCnt = 128;
 80175f0:	687b      	ldr	r3, [r7, #4]
 80175f2:	2280      	movs	r2, #128	@ 0x80
 80175f4:	61da      	str	r2, [r3, #28]
      dprintf("64 MBIT\r\n");
      break;
 80175f6:	e012      	b.n	801761e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_128MBIT:
      Handle->BlockCnt = 256;
 80175f8:	687b      	ldr	r3, [r7, #4]
 80175fa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80175fe:	61da      	str	r2, [r3, #28]
      dprintf("128 MBIT\r\n");
      break;
 8017600:	e00d      	b.n	801761e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_256MBIT:
      Handle->BlockCnt = 512;
 8017602:	687b      	ldr	r3, [r7, #4]
 8017604:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8017608:	61da      	str	r2, [r3, #28]
      dprintf("256 MBIT\r\n");
      break;
 801760a:	e008      	b.n	801761e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_512MBIT:
      Handle->BlockCnt = 1024;
 801760c:	687b      	ldr	r3, [r7, #4]
 801760e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8017612:	61da      	str	r2, [r3, #28]
      dprintf("512 MBIT\r\n");
      break;
 8017614:	e003      	b.n	801761e <SPIF_FindChip+0x30a>
    default:
      Handle->Size = SPIF_SIZE_ERROR;
 8017616:	687b      	ldr	r3, [r7, #4]
 8017618:	2200      	movs	r2, #0
 801761a:	725a      	strb	r2, [r3, #9]
      dprintf("ERROR\r\n");
      break;
 801761c:	bf00      	nop
    }

    Handle->SectorCnt = Handle->BlockCnt * 16;
 801761e:	687b      	ldr	r3, [r7, #4]
 8017620:	69db      	ldr	r3, [r3, #28]
 8017622:	011a      	lsls	r2, r3, #4
 8017624:	687b      	ldr	r3, [r7, #4]
 8017626:	619a      	str	r2, [r3, #24]
    Handle->PageCnt = (Handle->SectorCnt * SPIF_SECTOR_SIZE) / SPIF_PAGE_SIZE;
 8017628:	687b      	ldr	r3, [r7, #4]
 801762a:	699b      	ldr	r3, [r3, #24]
 801762c:	031b      	lsls	r3, r3, #12
 801762e:	0a1a      	lsrs	r2, r3, #8
 8017630:	687b      	ldr	r3, [r7, #4]
 8017632:	615a      	str	r2, [r3, #20]
    dprintf("SPIF SECTOR CNT: %ld\r\n", Handle->SectorCnt);
    dprintf("SPIF PAGE CNT: %ld\r\n", Handle->PageCnt);
    dprintf("SPIF STATUS1: 0x%02X\r\n", SPIF_ReadReg1(Handle));
    dprintf("SPIF STATUS2: 0x%02X\r\n", SPIF_ReadReg2(Handle));
    dprintf("SPIF STATUS3: 0x%02X\r\n", SPIF_ReadReg3(Handle));
    retVal = true;
 8017634:	2301      	movs	r3, #1
 8017636:	75fb      	strb	r3, [r7, #23]

  } while (0);

  return retVal;
 8017638:	7dfb      	ldrb	r3, [r7, #23]
}
 801763a:	4618      	mov	r0, r3
 801763c:	3718      	adds	r7, #24
 801763e:	46bd      	mov	sp, r7
 8017640:	bd80      	pop	{r7, pc}
 8017642:	bf00      	nop

08017644 <SPIF_WriteFn>:

/***********************************************************************************************************/

bool SPIF_WriteFn(SPIF_HandleTypeDef *Handle, uint32_t PageNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 8017644:	b580      	push	{r7, lr}
 8017646:	b08a      	sub	sp, #40	@ 0x28
 8017648:	af00      	add	r7, sp, #0
 801764a:	60f8      	str	r0, [r7, #12]
 801764c:	60b9      	str	r1, [r7, #8]
 801764e:	607a      	str	r2, [r7, #4]
 8017650:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 8017652:	2300      	movs	r3, #0
 8017654:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t address = 0, maximum = SPIF_PAGE_SIZE - Offset;
 8017658:	2300      	movs	r3, #0
 801765a:	623b      	str	r3, [r7, #32]
 801765c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801765e:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8017662:	61fb      	str	r3, [r7, #28]
  {
#if SPIF_DEBUG != SPIF_DEBUG_DISABLE
    uint32_t dbgTime = HAL_GetTick();
#endif
    dprintf("SPIF_WritePage() START PAGE %ld\r\n", PageNumber);
    if (PageNumber >= Handle->PageCnt)
 8017664:	68fb      	ldr	r3, [r7, #12]
 8017666:	695b      	ldr	r3, [r3, #20]
 8017668:	68ba      	ldr	r2, [r7, #8]
 801766a:	429a      	cmp	r2, r3
 801766c:	f080 8084 	bcs.w	8017778 <SPIF_WriteFn+0x134>
    {
      dprintf("SPIF_WritePage() ERROR PageNumber\r\n");
      break;
    }
    if (Offset >= SPIF_PAGE_SIZE)
 8017670:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017672:	2bff      	cmp	r3, #255	@ 0xff
 8017674:	f200 8082 	bhi.w	801777c <SPIF_WriteFn+0x138>
    {
      dprintf("SPIF_WritePage() ERROR Offset\r\n");
      break;
    }
    if (Size > maximum)
 8017678:	683a      	ldr	r2, [r7, #0]
 801767a:	69fb      	ldr	r3, [r7, #28]
 801767c:	429a      	cmp	r2, r3
 801767e:	d901      	bls.n	8017684 <SPIF_WriteFn+0x40>
    {
      Size = maximum;
 8017680:	69fb      	ldr	r3, [r7, #28]
 8017682:	603b      	str	r3, [r7, #0]
    }
    address = SPIF_PageToAddress(PageNumber) + Offset;
 8017684:	68bb      	ldr	r3, [r7, #8]
 8017686:	021b      	lsls	r3, r3, #8
 8017688:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801768a:	4413      	add	r3, r2
 801768c:	623b      	str	r3, [r7, #32]
        }
        dprintf(", 0x%02X", Data[i]);
      }
      dprintf("\r\n}\r\n");
#endif
    if (SPIF_WriteEnable(Handle) == false)
 801768e:	68f8      	ldr	r0, [r7, #12]
 8017690:	f7ff fdac 	bl	80171ec <SPIF_WriteEnable>
 8017694:	4603      	mov	r3, r0
 8017696:	f083 0301 	eor.w	r3, r3, #1
 801769a:	b2db      	uxtb	r3, r3
 801769c:	2b00      	cmp	r3, #0
 801769e:	d16f      	bne.n	8017780 <SPIF_WriteFn+0x13c>
    {
      break;
    }
    SPIF_CsPin(Handle, 0);
 80176a0:	2100      	movs	r1, #0
 80176a2:	68f8      	ldr	r0, [r7, #12]
 80176a4:	f7ff fd31 	bl	801710a <SPIF_CsPin>
    if (Handle->BlockCnt >= 512)
 80176a8:	68fb      	ldr	r3, [r7, #12]
 80176aa:	69db      	ldr	r3, [r3, #28]
 80176ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80176b0:	d322      	bcc.n	80176f8 <SPIF_WriteFn+0xb4>
    {
      tx[0] = SPIF_CMD_PAGEPROG4ADD;
 80176b2:	2312      	movs	r3, #18
 80176b4:	753b      	strb	r3, [r7, #20]
      tx[1] = (address & 0xFF000000) >> 24;
 80176b6:	6a3b      	ldr	r3, [r7, #32]
 80176b8:	0e1b      	lsrs	r3, r3, #24
 80176ba:	b2db      	uxtb	r3, r3
 80176bc:	757b      	strb	r3, [r7, #21]
      tx[2] = (address & 0x00FF0000) >> 16;
 80176be:	6a3b      	ldr	r3, [r7, #32]
 80176c0:	0c1b      	lsrs	r3, r3, #16
 80176c2:	b2db      	uxtb	r3, r3
 80176c4:	75bb      	strb	r3, [r7, #22]
      tx[3] = (address & 0x0000FF00) >> 8;
 80176c6:	6a3b      	ldr	r3, [r7, #32]
 80176c8:	0a1b      	lsrs	r3, r3, #8
 80176ca:	b2db      	uxtb	r3, r3
 80176cc:	75fb      	strb	r3, [r7, #23]
      tx[4] = (address & 0x000000FF);
 80176ce:	6a3b      	ldr	r3, [r7, #32]
 80176d0:	b2db      	uxtb	r3, r3
 80176d2:	763b      	strb	r3, [r7, #24]
      if (SPIF_Transmit(Handle, tx, 5, 100) == false)
 80176d4:	f107 0114 	add.w	r1, r7, #20
 80176d8:	2364      	movs	r3, #100	@ 0x64
 80176da:	2205      	movs	r2, #5
 80176dc:	68f8      	ldr	r0, [r7, #12]
 80176de:	f7ff fd4f 	bl	8017180 <SPIF_Transmit>
 80176e2:	4603      	mov	r3, r0
 80176e4:	f083 0301 	eor.w	r3, r3, #1
 80176e8:	b2db      	uxtb	r3, r3
 80176ea:	2b00      	cmp	r3, #0
 80176ec:	d023      	beq.n	8017736 <SPIF_WriteFn+0xf2>
      {
        SPIF_CsPin(Handle, 1);
 80176ee:	2101      	movs	r1, #1
 80176f0:	68f8      	ldr	r0, [r7, #12]
 80176f2:	f7ff fd0a 	bl	801710a <SPIF_CsPin>
        break;
 80176f6:	e044      	b.n	8017782 <SPIF_WriteFn+0x13e>
      }
    }
    else
    {
      tx[0] = SPIF_CMD_PAGEPROG3ADD;
 80176f8:	2302      	movs	r3, #2
 80176fa:	753b      	strb	r3, [r7, #20]
      tx[1] = (address & 0x00FF0000) >> 16;
 80176fc:	6a3b      	ldr	r3, [r7, #32]
 80176fe:	0c1b      	lsrs	r3, r3, #16
 8017700:	b2db      	uxtb	r3, r3
 8017702:	757b      	strb	r3, [r7, #21]
      tx[2] = (address & 0x0000FF00) >> 8;
 8017704:	6a3b      	ldr	r3, [r7, #32]
 8017706:	0a1b      	lsrs	r3, r3, #8
 8017708:	b2db      	uxtb	r3, r3
 801770a:	75bb      	strb	r3, [r7, #22]
      tx[3] = (address & 0x000000FF);
 801770c:	6a3b      	ldr	r3, [r7, #32]
 801770e:	b2db      	uxtb	r3, r3
 8017710:	75fb      	strb	r3, [r7, #23]
      if (SPIF_Transmit(Handle, tx, 4, 100) == false)
 8017712:	f107 0114 	add.w	r1, r7, #20
 8017716:	2364      	movs	r3, #100	@ 0x64
 8017718:	2204      	movs	r2, #4
 801771a:	68f8      	ldr	r0, [r7, #12]
 801771c:	f7ff fd30 	bl	8017180 <SPIF_Transmit>
 8017720:	4603      	mov	r3, r0
 8017722:	f083 0301 	eor.w	r3, r3, #1
 8017726:	b2db      	uxtb	r3, r3
 8017728:	2b00      	cmp	r3, #0
 801772a:	d004      	beq.n	8017736 <SPIF_WriteFn+0xf2>
      {
        SPIF_CsPin(Handle, 1);
 801772c:	2101      	movs	r1, #1
 801772e:	68f8      	ldr	r0, [r7, #12]
 8017730:	f7ff fceb 	bl	801710a <SPIF_CsPin>
        break;
 8017734:	e025      	b.n	8017782 <SPIF_WriteFn+0x13e>
      }
    }
    if (SPIF_Transmit(Handle, Data, Size, 1000) == false)
 8017736:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 801773a:	683a      	ldr	r2, [r7, #0]
 801773c:	6879      	ldr	r1, [r7, #4]
 801773e:	68f8      	ldr	r0, [r7, #12]
 8017740:	f7ff fd1e 	bl	8017180 <SPIF_Transmit>
 8017744:	4603      	mov	r3, r0
 8017746:	f083 0301 	eor.w	r3, r3, #1
 801774a:	b2db      	uxtb	r3, r3
 801774c:	2b00      	cmp	r3, #0
 801774e:	d004      	beq.n	801775a <SPIF_WriteFn+0x116>
    {
      SPIF_CsPin(Handle, 1);
 8017750:	2101      	movs	r1, #1
 8017752:	68f8      	ldr	r0, [r7, #12]
 8017754:	f7ff fcd9 	bl	801710a <SPIF_CsPin>
      break;
 8017758:	e013      	b.n	8017782 <SPIF_WriteFn+0x13e>
    }
    SPIF_CsPin(Handle, 1);
 801775a:	2101      	movs	r1, #1
 801775c:	68f8      	ldr	r0, [r7, #12]
 801775e:	f7ff fcd4 	bl	801710a <SPIF_CsPin>
    if (SPIF_WaitForWriting(Handle, 100))
 8017762:	2164      	movs	r1, #100	@ 0x64
 8017764:	68f8      	ldr	r0, [r7, #12]
 8017766:	f7ff fdae 	bl	80172c6 <SPIF_WaitForWriting>
 801776a:	4603      	mov	r3, r0
 801776c:	2b00      	cmp	r3, #0
 801776e:	d008      	beq.n	8017782 <SPIF_WriteFn+0x13e>
    {
      dprintf("SPIF_WritePage() %d BYTES WITERN DONE AFTER %ld ms\r\n", (uint16_t)Size, HAL_GetTick() - dbgTime);
      retVal = true;
 8017770:	2301      	movs	r3, #1
 8017772:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8017776:	e004      	b.n	8017782 <SPIF_WriteFn+0x13e>
      break;
 8017778:	bf00      	nop
 801777a:	e002      	b.n	8017782 <SPIF_WriteFn+0x13e>
      break;
 801777c:	bf00      	nop
 801777e:	e000      	b.n	8017782 <SPIF_WriteFn+0x13e>
      break;
 8017780:	bf00      	nop
    }

  } while (0);

  SPIF_WriteDisable(Handle);
 8017782:	68f8      	ldr	r0, [r7, #12]
 8017784:	f7ff fd56 	bl	8017234 <SPIF_WriteDisable>
  return retVal;
 8017788:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 801778c:	4618      	mov	r0, r3
 801778e:	3728      	adds	r7, #40	@ 0x28
 8017790:	46bd      	mov	sp, r7
 8017792:	bd80      	pop	{r7, pc}

08017794 <SPIF_ReadFn>:

/***********************************************************************************************************/

bool SPIF_ReadFn(SPIF_HandleTypeDef *Handle, uint32_t Address, uint8_t *Data, uint32_t Size)
{
 8017794:	b580      	push	{r7, lr}
 8017796:	b086      	sub	sp, #24
 8017798:	af00      	add	r7, sp, #0
 801779a:	60f8      	str	r0, [r7, #12]
 801779c:	60b9      	str	r1, [r7, #8]
 801779e:	607a      	str	r2, [r7, #4]
 80177a0:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 80177a2:	2300      	movs	r3, #0
 80177a4:	75fb      	strb	r3, [r7, #23]
  {
#if SPIF_DEBUG != SPIF_DEBUG_DISABLE
    uint32_t dbgTime = HAL_GetTick();
#endif
    dprintf("SPIF_ReadAddress() START ADDRESS %ld\r\n", Address);
    SPIF_CsPin(Handle, 0);
 80177a6:	2100      	movs	r1, #0
 80177a8:	68f8      	ldr	r0, [r7, #12]
 80177aa:	f7ff fcae 	bl	801710a <SPIF_CsPin>
    if (Handle->BlockCnt >= 512)
 80177ae:	68fb      	ldr	r3, [r7, #12]
 80177b0:	69db      	ldr	r3, [r3, #28]
 80177b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80177b6:	d322      	bcc.n	80177fe <SPIF_ReadFn+0x6a>
    {
      tx[0] = SPIF_CMD_READDATA4ADD;
 80177b8:	2313      	movs	r3, #19
 80177ba:	743b      	strb	r3, [r7, #16]
      tx[1] = (Address & 0xFF000000) >> 24;
 80177bc:	68bb      	ldr	r3, [r7, #8]
 80177be:	0e1b      	lsrs	r3, r3, #24
 80177c0:	b2db      	uxtb	r3, r3
 80177c2:	747b      	strb	r3, [r7, #17]
      tx[2] = (Address & 0x00FF0000) >> 16;
 80177c4:	68bb      	ldr	r3, [r7, #8]
 80177c6:	0c1b      	lsrs	r3, r3, #16
 80177c8:	b2db      	uxtb	r3, r3
 80177ca:	74bb      	strb	r3, [r7, #18]
      tx[3] = (Address & 0x0000FF00) >> 8;
 80177cc:	68bb      	ldr	r3, [r7, #8]
 80177ce:	0a1b      	lsrs	r3, r3, #8
 80177d0:	b2db      	uxtb	r3, r3
 80177d2:	74fb      	strb	r3, [r7, #19]
      tx[4] = (Address & 0x000000FF);
 80177d4:	68bb      	ldr	r3, [r7, #8]
 80177d6:	b2db      	uxtb	r3, r3
 80177d8:	753b      	strb	r3, [r7, #20]
      if (SPIF_Transmit(Handle, tx, 5, 100) == false)
 80177da:	f107 0110 	add.w	r1, r7, #16
 80177de:	2364      	movs	r3, #100	@ 0x64
 80177e0:	2205      	movs	r2, #5
 80177e2:	68f8      	ldr	r0, [r7, #12]
 80177e4:	f7ff fccc 	bl	8017180 <SPIF_Transmit>
 80177e8:	4603      	mov	r3, r0
 80177ea:	f083 0301 	eor.w	r3, r3, #1
 80177ee:	b2db      	uxtb	r3, r3
 80177f0:	2b00      	cmp	r3, #0
 80177f2:	d023      	beq.n	801783c <SPIF_ReadFn+0xa8>
      {
        SPIF_CsPin(Handle, 1);
 80177f4:	2101      	movs	r1, #1
 80177f6:	68f8      	ldr	r0, [r7, #12]
 80177f8:	f7ff fc87 	bl	801710a <SPIF_CsPin>
        break;
 80177fc:	e036      	b.n	801786c <SPIF_ReadFn+0xd8>
      }
    }
    else
    {
      tx[0] = SPIF_CMD_READDATA3ADD;
 80177fe:	2303      	movs	r3, #3
 8017800:	743b      	strb	r3, [r7, #16]
      tx[1] = (Address & 0x00FF0000) >> 16;
 8017802:	68bb      	ldr	r3, [r7, #8]
 8017804:	0c1b      	lsrs	r3, r3, #16
 8017806:	b2db      	uxtb	r3, r3
 8017808:	747b      	strb	r3, [r7, #17]
      tx[2] = (Address & 0x0000FF00) >> 8;
 801780a:	68bb      	ldr	r3, [r7, #8]
 801780c:	0a1b      	lsrs	r3, r3, #8
 801780e:	b2db      	uxtb	r3, r3
 8017810:	74bb      	strb	r3, [r7, #18]
      tx[3] = (Address & 0x000000FF);
 8017812:	68bb      	ldr	r3, [r7, #8]
 8017814:	b2db      	uxtb	r3, r3
 8017816:	74fb      	strb	r3, [r7, #19]
      if (SPIF_Transmit(Handle, tx, 4, 100) == false)
 8017818:	f107 0110 	add.w	r1, r7, #16
 801781c:	2364      	movs	r3, #100	@ 0x64
 801781e:	2204      	movs	r2, #4
 8017820:	68f8      	ldr	r0, [r7, #12]
 8017822:	f7ff fcad 	bl	8017180 <SPIF_Transmit>
 8017826:	4603      	mov	r3, r0
 8017828:	f083 0301 	eor.w	r3, r3, #1
 801782c:	b2db      	uxtb	r3, r3
 801782e:	2b00      	cmp	r3, #0
 8017830:	d004      	beq.n	801783c <SPIF_ReadFn+0xa8>
      {
        SPIF_CsPin(Handle, 1);
 8017832:	2101      	movs	r1, #1
 8017834:	68f8      	ldr	r0, [r7, #12]
 8017836:	f7ff fc68 	bl	801710a <SPIF_CsPin>
        break;
 801783a:	e017      	b.n	801786c <SPIF_ReadFn+0xd8>
      }
    }
    if (SPIF_Receive(Handle, Data, Size, 2000) == false)
 801783c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8017840:	683a      	ldr	r2, [r7, #0]
 8017842:	6879      	ldr	r1, [r7, #4]
 8017844:	68f8      	ldr	r0, [r7, #12]
 8017846:	f7ff fcb6 	bl	80171b6 <SPIF_Receive>
 801784a:	4603      	mov	r3, r0
 801784c:	f083 0301 	eor.w	r3, r3, #1
 8017850:	b2db      	uxtb	r3, r3
 8017852:	2b00      	cmp	r3, #0
 8017854:	d004      	beq.n	8017860 <SPIF_ReadFn+0xcc>
    {
      SPIF_CsPin(Handle, 1);
 8017856:	2101      	movs	r1, #1
 8017858:	68f8      	ldr	r0, [r7, #12]
 801785a:	f7ff fc56 	bl	801710a <SPIF_CsPin>
      break;
 801785e:	e005      	b.n	801786c <SPIF_ReadFn+0xd8>
    }
    SPIF_CsPin(Handle, 1);
 8017860:	2101      	movs	r1, #1
 8017862:	68f8      	ldr	r0, [r7, #12]
 8017864:	f7ff fc51 	bl	801710a <SPIF_CsPin>
      }
      dprintf(", 0x%02X", Data[i]);
    }
    dprintf("\r\n}\r\n");
#endif
    retVal = true;
 8017868:	2301      	movs	r3, #1
 801786a:	75fb      	strb	r3, [r7, #23]

  } while (0);

  return retVal;
 801786c:	7dfb      	ldrb	r3, [r7, #23]
}
 801786e:	4618      	mov	r0, r3
 8017870:	3718      	adds	r7, #24
 8017872:	46bd      	mov	sp, r7
 8017874:	bd80      	pop	{r7, pc}

08017876 <SPIF_Init>:
  * @param  Pin: Pin of CS
  *
  * @retval bool: true or false
  */
bool SPIF_Init(SPIF_HandleTypeDef *Handle, SPI_HandleTypeDef *HSpi, GPIO_TypeDef *Gpio, uint16_t Pin)
{
 8017876:	b580      	push	{r7, lr}
 8017878:	b086      	sub	sp, #24
 801787a:	af00      	add	r7, sp, #0
 801787c:	60f8      	str	r0, [r7, #12]
 801787e:	60b9      	str	r1, [r7, #8]
 8017880:	607a      	str	r2, [r7, #4]
 8017882:	807b      	strh	r3, [r7, #2]
  bool retVal = false;
 8017884:	2300      	movs	r3, #0
 8017886:	75fb      	strb	r3, [r7, #23]
  do
  {
    if ((Handle == NULL) || (HSpi == NULL) || (Gpio == NULL) || (Handle->Inited == 1))
 8017888:	68fb      	ldr	r3, [r7, #12]
 801788a:	2b00      	cmp	r3, #0
 801788c:	d03a      	beq.n	8017904 <SPIF_Init+0x8e>
 801788e:	68bb      	ldr	r3, [r7, #8]
 8017890:	2b00      	cmp	r3, #0
 8017892:	d037      	beq.n	8017904 <SPIF_Init+0x8e>
 8017894:	687b      	ldr	r3, [r7, #4]
 8017896:	2b00      	cmp	r3, #0
 8017898:	d034      	beq.n	8017904 <SPIF_Init+0x8e>
 801789a:	68fb      	ldr	r3, [r7, #12]
 801789c:	7a9b      	ldrb	r3, [r3, #10]
 801789e:	2b01      	cmp	r3, #1
 80178a0:	d030      	beq.n	8017904 <SPIF_Init+0x8e>
    {
      dprintf("SPIF_Init() Error, Wrong Parameter\r\n");
      break;
    }
    memset(Handle, 0, sizeof(SPIF_HandleTypeDef));
 80178a2:	2220      	movs	r2, #32
 80178a4:	2100      	movs	r1, #0
 80178a6:	68f8      	ldr	r0, [r7, #12]
 80178a8:	f003 fea3 	bl	801b5f2 <memset>
    Handle->HSpi = HSpi;
 80178ac:	68fb      	ldr	r3, [r7, #12]
 80178ae:	68ba      	ldr	r2, [r7, #8]
 80178b0:	601a      	str	r2, [r3, #0]
    Handle->Gpio = Gpio;
 80178b2:	68fb      	ldr	r3, [r7, #12]
 80178b4:	687a      	ldr	r2, [r7, #4]
 80178b6:	605a      	str	r2, [r3, #4]
    Handle->Pin = Pin;
 80178b8:	887a      	ldrh	r2, [r7, #2]
 80178ba:	68fb      	ldr	r3, [r7, #12]
 80178bc:	611a      	str	r2, [r3, #16]
    SPIF_CsPin(Handle, 1);
 80178be:	2101      	movs	r1, #1
 80178c0:	68f8      	ldr	r0, [r7, #12]
 80178c2:	f7ff fc22 	bl	801710a <SPIF_CsPin>
    /* wait for stable VCC */
    while (HAL_GetTick() < 20)
 80178c6:	e002      	b.n	80178ce <SPIF_Init+0x58>
    {
      SPIF_Delay(1);
 80178c8:	2001      	movs	r0, #1
 80178ca:	f7ff fbf3 	bl	80170b4 <SPIF_Delay>
    while (HAL_GetTick() < 20)
 80178ce:	f7ef fe9b 	bl	8007608 <HAL_GetTick>
 80178d2:	4603      	mov	r3, r0
 80178d4:	2b13      	cmp	r3, #19
 80178d6:	d9f7      	bls.n	80178c8 <SPIF_Init+0x52>
    }
    if (SPIF_WriteDisable(Handle) == false)
 80178d8:	68f8      	ldr	r0, [r7, #12]
 80178da:	f7ff fcab 	bl	8017234 <SPIF_WriteDisable>
 80178de:	4603      	mov	r3, r0
 80178e0:	f083 0301 	eor.w	r3, r3, #1
 80178e4:	b2db      	uxtb	r3, r3
 80178e6:	2b00      	cmp	r3, #0
 80178e8:	d10b      	bne.n	8017902 <SPIF_Init+0x8c>
    {
      break;
    }
    retVal = SPIF_FindChip(Handle);
 80178ea:	68f8      	ldr	r0, [r7, #12]
 80178ec:	f7ff fd12 	bl	8017314 <SPIF_FindChip>
 80178f0:	4603      	mov	r3, r0
 80178f2:	75fb      	strb	r3, [r7, #23]
    if (retVal)
 80178f4:	7dfb      	ldrb	r3, [r7, #23]
 80178f6:	2b00      	cmp	r3, #0
 80178f8:	d004      	beq.n	8017904 <SPIF_Init+0x8e>
    {
      Handle->Inited = 1;
 80178fa:	68fb      	ldr	r3, [r7, #12]
 80178fc:	2201      	movs	r2, #1
 80178fe:	729a      	strb	r2, [r3, #10]
 8017900:	e000      	b.n	8017904 <SPIF_Init+0x8e>
      break;
 8017902:	bf00      	nop
      dprintf("SPIF_Init() Done\r\n");
    }

  } while (0);

  return retVal;
 8017904:	7dfb      	ldrb	r3, [r7, #23]
}
 8017906:	4618      	mov	r0, r3
 8017908:	3718      	adds	r7, #24
 801790a:	46bd      	mov	sp, r7
 801790c:	bd80      	pop	{r7, pc}

0801790e <SPIF_EraseSector>:
  * @param  Sector: Selected Sector
  *
  * @retval bool: true or false
  */
bool SPIF_EraseSector(SPIF_HandleTypeDef *Handle, uint32_t Sector)
{
 801790e:	b580      	push	{r7, lr}
 8017910:	b086      	sub	sp, #24
 8017912:	af00      	add	r7, sp, #0
 8017914:	6078      	str	r0, [r7, #4]
 8017916:	6039      	str	r1, [r7, #0]
  SPIF_Lock(Handle);
 8017918:	6878      	ldr	r0, [r7, #4]
 801791a:	f7ff fbd6 	bl	80170ca <SPIF_Lock>
  bool retVal = false;
 801791e:	2300      	movs	r3, #0
 8017920:	75fb      	strb	r3, [r7, #23]
  uint32_t address = Sector * SPIF_SECTOR_SIZE;
 8017922:	683b      	ldr	r3, [r7, #0]
 8017924:	031b      	lsls	r3, r3, #12
 8017926:	613b      	str	r3, [r7, #16]
  {
#if SPIF_DEBUG != SPIF_DEBUG_DISABLE
    uint32_t dbgTime = HAL_GetTick();
#endif
    dprintf("SPIF_EraseSector() START SECTOR %ld\r\n", Sector);
    if (Sector >= Handle->SectorCnt)
 8017928:	687b      	ldr	r3, [r7, #4]
 801792a:	699b      	ldr	r3, [r3, #24]
 801792c:	683a      	ldr	r2, [r7, #0]
 801792e:	429a      	cmp	r2, r3
 8017930:	d262      	bcs.n	80179f8 <SPIF_EraseSector+0xea>
    {
      dprintf("SPIF_EraseSector() ERROR Sector NUMBER\r\n");
      break;
    }
    if (SPIF_WriteEnable(Handle) == false)
 8017932:	6878      	ldr	r0, [r7, #4]
 8017934:	f7ff fc5a 	bl	80171ec <SPIF_WriteEnable>
 8017938:	4603      	mov	r3, r0
 801793a:	f083 0301 	eor.w	r3, r3, #1
 801793e:	b2db      	uxtb	r3, r3
 8017940:	2b00      	cmp	r3, #0
 8017942:	d15b      	bne.n	80179fc <SPIF_EraseSector+0xee>
    {
      break;
    }
    SPIF_CsPin(Handle, 0);
 8017944:	2100      	movs	r1, #0
 8017946:	6878      	ldr	r0, [r7, #4]
 8017948:	f7ff fbdf 	bl	801710a <SPIF_CsPin>
    if (Handle->BlockCnt >= 512)
 801794c:	687b      	ldr	r3, [r7, #4]
 801794e:	69db      	ldr	r3, [r3, #28]
 8017950:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017954:	d322      	bcc.n	801799c <SPIF_EraseSector+0x8e>
    {
      tx[0] = SPIF_CMD_SECTORERASE4ADD;
 8017956:	2321      	movs	r3, #33	@ 0x21
 8017958:	723b      	strb	r3, [r7, #8]
      tx[1] = (address & 0xFF000000) >> 24;
 801795a:	693b      	ldr	r3, [r7, #16]
 801795c:	0e1b      	lsrs	r3, r3, #24
 801795e:	b2db      	uxtb	r3, r3
 8017960:	727b      	strb	r3, [r7, #9]
      tx[2] = (address & 0x00FF0000) >> 16;
 8017962:	693b      	ldr	r3, [r7, #16]
 8017964:	0c1b      	lsrs	r3, r3, #16
 8017966:	b2db      	uxtb	r3, r3
 8017968:	72bb      	strb	r3, [r7, #10]
      tx[3] = (address & 0x0000FF00) >> 8;
 801796a:	693b      	ldr	r3, [r7, #16]
 801796c:	0a1b      	lsrs	r3, r3, #8
 801796e:	b2db      	uxtb	r3, r3
 8017970:	72fb      	strb	r3, [r7, #11]
      tx[4] = (address & 0x000000FF);
 8017972:	693b      	ldr	r3, [r7, #16]
 8017974:	b2db      	uxtb	r3, r3
 8017976:	733b      	strb	r3, [r7, #12]
      if (SPIF_Transmit(Handle, tx, 5, 100) == false)
 8017978:	f107 0108 	add.w	r1, r7, #8
 801797c:	2364      	movs	r3, #100	@ 0x64
 801797e:	2205      	movs	r2, #5
 8017980:	6878      	ldr	r0, [r7, #4]
 8017982:	f7ff fbfd 	bl	8017180 <SPIF_Transmit>
 8017986:	4603      	mov	r3, r0
 8017988:	f083 0301 	eor.w	r3, r3, #1
 801798c:	b2db      	uxtb	r3, r3
 801798e:	2b00      	cmp	r3, #0
 8017990:	d023      	beq.n	80179da <SPIF_EraseSector+0xcc>
      {
        SPIF_CsPin(Handle, 1);
 8017992:	2101      	movs	r1, #1
 8017994:	6878      	ldr	r0, [r7, #4]
 8017996:	f7ff fbb8 	bl	801710a <SPIF_CsPin>
        break;
 801799a:	e030      	b.n	80179fe <SPIF_EraseSector+0xf0>
      }
    }
    else
    {
      tx[0] = SPIF_CMD_SECTORERASE3ADD;
 801799c:	2320      	movs	r3, #32
 801799e:	723b      	strb	r3, [r7, #8]
      tx[1] = (address & 0x00FF0000) >> 16;
 80179a0:	693b      	ldr	r3, [r7, #16]
 80179a2:	0c1b      	lsrs	r3, r3, #16
 80179a4:	b2db      	uxtb	r3, r3
 80179a6:	727b      	strb	r3, [r7, #9]
      tx[2] = (address & 0x0000FF00) >> 8;
 80179a8:	693b      	ldr	r3, [r7, #16]
 80179aa:	0a1b      	lsrs	r3, r3, #8
 80179ac:	b2db      	uxtb	r3, r3
 80179ae:	72bb      	strb	r3, [r7, #10]
      tx[3] = (address & 0x000000FF);
 80179b0:	693b      	ldr	r3, [r7, #16]
 80179b2:	b2db      	uxtb	r3, r3
 80179b4:	72fb      	strb	r3, [r7, #11]
      if (SPIF_Transmit(Handle, tx, 4, 100) == false)
 80179b6:	f107 0108 	add.w	r1, r7, #8
 80179ba:	2364      	movs	r3, #100	@ 0x64
 80179bc:	2204      	movs	r2, #4
 80179be:	6878      	ldr	r0, [r7, #4]
 80179c0:	f7ff fbde 	bl	8017180 <SPIF_Transmit>
 80179c4:	4603      	mov	r3, r0
 80179c6:	f083 0301 	eor.w	r3, r3, #1
 80179ca:	b2db      	uxtb	r3, r3
 80179cc:	2b00      	cmp	r3, #0
 80179ce:	d004      	beq.n	80179da <SPIF_EraseSector+0xcc>
      {
        SPIF_CsPin(Handle, 1);
 80179d0:	2101      	movs	r1, #1
 80179d2:	6878      	ldr	r0, [r7, #4]
 80179d4:	f7ff fb99 	bl	801710a <SPIF_CsPin>
        break;
 80179d8:	e011      	b.n	80179fe <SPIF_EraseSector+0xf0>
      }
    }
    SPIF_CsPin(Handle, 1);
 80179da:	2101      	movs	r1, #1
 80179dc:	6878      	ldr	r0, [r7, #4]
 80179de:	f7ff fb94 	bl	801710a <SPIF_CsPin>
    if (SPIF_WaitForWriting(Handle, 1000))
 80179e2:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80179e6:	6878      	ldr	r0, [r7, #4]
 80179e8:	f7ff fc6d 	bl	80172c6 <SPIF_WaitForWriting>
 80179ec:	4603      	mov	r3, r0
 80179ee:	2b00      	cmp	r3, #0
 80179f0:	d005      	beq.n	80179fe <SPIF_EraseSector+0xf0>
    {
      dprintf("SPIF_EraseSector() DONE AFTER %ld ms\r\n", HAL_GetTick() - dbgTime);
      retVal = true;
 80179f2:	2301      	movs	r3, #1
 80179f4:	75fb      	strb	r3, [r7, #23]
 80179f6:	e002      	b.n	80179fe <SPIF_EraseSector+0xf0>
      break;
 80179f8:	bf00      	nop
 80179fa:	e000      	b.n	80179fe <SPIF_EraseSector+0xf0>
      break;
 80179fc:	bf00      	nop
    }

  } while (0);

  SPIF_WriteDisable(Handle);
 80179fe:	6878      	ldr	r0, [r7, #4]
 8017a00:	f7ff fc18 	bl	8017234 <SPIF_WriteDisable>
  SPIF_UnLock(Handle);
 8017a04:	6878      	ldr	r0, [r7, #4]
 8017a06:	f7ff fb73 	bl	80170f0 <SPIF_UnLock>
  return retVal;
 8017a0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8017a0c:	4618      	mov	r0, r3
 8017a0e:	3718      	adds	r7, #24
 8017a10:	46bd      	mov	sp, r7
 8017a12:	bd80      	pop	{r7, pc}

08017a14 <SPIF_WritePage>:
  * @param  Offset: The start point for writing data. (in byte)
  *
  * @retval bool: true or false
  */
bool SPIF_WritePage(SPIF_HandleTypeDef *Handle, uint32_t PageNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 8017a14:	b580      	push	{r7, lr}
 8017a16:	b088      	sub	sp, #32
 8017a18:	af02      	add	r7, sp, #8
 8017a1a:	60f8      	str	r0, [r7, #12]
 8017a1c:	60b9      	str	r1, [r7, #8]
 8017a1e:	607a      	str	r2, [r7, #4]
 8017a20:	603b      	str	r3, [r7, #0]
  SPIF_Lock(Handle);
 8017a22:	68f8      	ldr	r0, [r7, #12]
 8017a24:	f7ff fb51 	bl	80170ca <SPIF_Lock>
  bool retVal = false;
 8017a28:	2300      	movs	r3, #0
 8017a2a:	75fb      	strb	r3, [r7, #23]
  retVal = SPIF_WriteFn(Handle, PageNumber, Data, Size, Offset);
 8017a2c:	6a3b      	ldr	r3, [r7, #32]
 8017a2e:	9300      	str	r3, [sp, #0]
 8017a30:	683b      	ldr	r3, [r7, #0]
 8017a32:	687a      	ldr	r2, [r7, #4]
 8017a34:	68b9      	ldr	r1, [r7, #8]
 8017a36:	68f8      	ldr	r0, [r7, #12]
 8017a38:	f7ff fe04 	bl	8017644 <SPIF_WriteFn>
 8017a3c:	4603      	mov	r3, r0
 8017a3e:	75fb      	strb	r3, [r7, #23]
  SPIF_UnLock(Handle);
 8017a40:	68f8      	ldr	r0, [r7, #12]
 8017a42:	f7ff fb55 	bl	80170f0 <SPIF_UnLock>
  return retVal;
 8017a46:	7dfb      	ldrb	r3, [r7, #23]
}
 8017a48:	4618      	mov	r0, r3
 8017a4a:	3718      	adds	r7, #24
 8017a4c:	46bd      	mov	sp, r7
 8017a4e:	bd80      	pop	{r7, pc}

08017a50 <SPIF_ReadPage>:
  * @param  Offset: The start point for Reading data. (in byte)
  *
  * @retval bool: true or false
  */
bool SPIF_ReadPage(SPIF_HandleTypeDef *Handle, uint32_t PageNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 8017a50:	b580      	push	{r7, lr}
 8017a52:	b088      	sub	sp, #32
 8017a54:	af00      	add	r7, sp, #0
 8017a56:	60f8      	str	r0, [r7, #12]
 8017a58:	60b9      	str	r1, [r7, #8]
 8017a5a:	607a      	str	r2, [r7, #4]
 8017a5c:	603b      	str	r3, [r7, #0]
  SPIF_Lock(Handle);
 8017a5e:	68f8      	ldr	r0, [r7, #12]
 8017a60:	f7ff fb33 	bl	80170ca <SPIF_Lock>
  bool retVal = false;
 8017a64:	2300      	movs	r3, #0
 8017a66:	77fb      	strb	r3, [r7, #31]
  uint32_t address = SPIF_PageToAddress(PageNumber) + Offset;
 8017a68:	68bb      	ldr	r3, [r7, #8]
 8017a6a:	021b      	lsls	r3, r3, #8
 8017a6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017a6e:	4413      	add	r3, r2
 8017a70:	61bb      	str	r3, [r7, #24]
  uint32_t maximum = SPIF_PAGE_SIZE - Offset;
 8017a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a74:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8017a78:	617b      	str	r3, [r7, #20]
  if (Size > maximum)
 8017a7a:	683a      	ldr	r2, [r7, #0]
 8017a7c:	697b      	ldr	r3, [r7, #20]
 8017a7e:	429a      	cmp	r2, r3
 8017a80:	d901      	bls.n	8017a86 <SPIF_ReadPage+0x36>
  {
    Size = maximum;
 8017a82:	697b      	ldr	r3, [r7, #20]
 8017a84:	603b      	str	r3, [r7, #0]
  }
  retVal = SPIF_ReadFn(Handle, address, Data, Size);
 8017a86:	683b      	ldr	r3, [r7, #0]
 8017a88:	687a      	ldr	r2, [r7, #4]
 8017a8a:	69b9      	ldr	r1, [r7, #24]
 8017a8c:	68f8      	ldr	r0, [r7, #12]
 8017a8e:	f7ff fe81 	bl	8017794 <SPIF_ReadFn>
 8017a92:	4603      	mov	r3, r0
 8017a94:	77fb      	strb	r3, [r7, #31]
  SPIF_UnLock(Handle);
 8017a96:	68f8      	ldr	r0, [r7, #12]
 8017a98:	f7ff fb2a 	bl	80170f0 <SPIF_UnLock>
  return retVal;
 8017a9c:	7ffb      	ldrb	r3, [r7, #31]
}
 8017a9e:	4618      	mov	r0, r3
 8017aa0:	3720      	adds	r7, #32
 8017aa2:	46bd      	mov	sp, r7
 8017aa4:	bd80      	pop	{r7, pc}
	...

08017aa8 <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8017aa8:	b480      	push	{r7}
 8017aaa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 8017aac:	4b03      	ldr	r3, [pc, #12]	@ (8017abc <LL_FLASH_GetUDN+0x14>)
 8017aae:	681b      	ldr	r3, [r3, #0]
}
 8017ab0:	4618      	mov	r0, r3
 8017ab2:	46bd      	mov	sp, r7
 8017ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ab8:	4770      	bx	lr
 8017aba:	bf00      	nop
 8017abc:	1fff7580 	.word	0x1fff7580

08017ac0 <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8017ac0:	b480      	push	{r7}
 8017ac2:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8017ac4:	4b03      	ldr	r3, [pc, #12]	@ (8017ad4 <LL_FLASH_GetDeviceID+0x14>)
 8017ac6:	681b      	ldr	r3, [r3, #0]
 8017ac8:	b2db      	uxtb	r3, r3
}
 8017aca:	4618      	mov	r0, r3
 8017acc:	46bd      	mov	sp, r7
 8017ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ad2:	4770      	bx	lr
 8017ad4:	1fff7584 	.word	0x1fff7584

08017ad8 <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8017ad8:	b480      	push	{r7}
 8017ada:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8017adc:	4b03      	ldr	r3, [pc, #12]	@ (8017aec <LL_FLASH_GetSTCompanyID+0x14>)
 8017ade:	681b      	ldr	r3, [r3, #0]
 8017ae0:	0a1b      	lsrs	r3, r3, #8
}
 8017ae2:	4618      	mov	r0, r3
 8017ae4:	46bd      	mov	sp, r7
 8017ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017aea:	4770      	bx	lr
 8017aec:	1fff7584 	.word	0x1fff7584

08017af0 <APP_BLE_Init>:
/* USER CODE BEGIN EV */
/* USER CODE END EV */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init(void)
{
 8017af0:	b5b0      	push	{r4, r5, r7, lr}
 8017af2:	b090      	sub	sp, #64	@ 0x40
 8017af4:	af00      	add	r7, sp, #0
  SHCI_CmdStatus_t status;
#if (RADIO_ACTIVITY_EVENT != 0)
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8017af6:	2392      	movs	r3, #146	@ 0x92
 8017af8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#endif /* RADIO_ACTIVITY_EVENT != 0 */
  /* USER CODE BEGIN APP_BLE_Init_1 */
  /* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 8017afc:	4b25      	ldr	r3, [pc, #148]	@ (8017b94 <APP_BLE_Init+0xa4>)
 8017afe:	1d3c      	adds	r4, r7, #4
 8017b00:	461d      	mov	r5, r3
 8017b02:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017b04:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8017b06:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017b08:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8017b0a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017b0c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8017b0e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8017b12:	c403      	stmia	r4!, {r0, r1}
 8017b14:	8022      	strh	r2, [r4, #0]
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init();
 8017b16:	f000 f921 	bl	8017d5c <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 8017b1a:	2101      	movs	r1, #1
 8017b1c:	2002      	movs	r0, #2
 8017b1e:	f001 fba5 	bl	801926c <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 8017b22:	4a1d      	ldr	r2, [pc, #116]	@ (8017b98 <APP_BLE_Init+0xa8>)
 8017b24:	2100      	movs	r1, #0
 8017b26:	2002      	movs	r0, #2
 8017b28:	f001 fccc 	bl	80194c4 <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 8017b2c:	1d3b      	adds	r3, r7, #4
 8017b2e:	4618      	mov	r0, r3
 8017b30:	f7fe fbcc 	bl	80162cc <SHCI_C2_BLE_Init>
 8017b34:	4603      	mov	r3, r0
 8017b36:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  if (status != SHCI_Success)
 8017b3a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8017b3e:	2b00      	cmp	r3, #0
 8017b40:	d001      	beq.n	8017b46 <APP_BLE_Init+0x56>
  {
    APP_DBG_MSG("  Fail   : SHCI_C2_BLE_Init command, result: 0x%02x\n\r", status);
    /* if you are here, maybe CPU2 doesn't contain STM32WB_Copro_Wireless_Binaries, see Release_Notes.html */
    Error_Handler();
 8017b42:	f7eb fa5d 	bl	8003000 <Error_Handler>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 8017b46:	f000 f91f 	bl	8017d88 <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 8017b4a:	f7fe fb19 	bl	8016180 <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8017b4e:	4b13      	ldr	r3, [pc, #76]	@ (8017b9c <APP_BLE_Init+0xac>)
 8017b50:	2200      	movs	r2, #0
 8017b52:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 8017b56:	4b11      	ldr	r3, [pc, #68]	@ (8017b9c <APP_BLE_Init+0xac>)
 8017b58:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017b5c:	82da      	strh	r2, [r3, #22]

  /**
   * From here, all initialization are BLE application specific
   */

  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 8017b5e:	4a10      	ldr	r2, [pc, #64]	@ (8017ba0 <APP_BLE_Init+0xb0>)
 8017b60:	2100      	movs	r1, #0
 8017b62:	2001      	movs	r0, #1
 8017b64:	f001 fcae 	bl	80194c4 <UTIL_SEQ_RegTask>

  /**
   * Initialization of ADV - Ad Manufacturer Element - Support OTA Bit Mask
   */
#if (RADIO_ACTIVITY_EVENT != 0)
  ret = aci_hal_set_radio_activity_mask(0x0006);
 8017b68:	2006      	movs	r0, #6
 8017b6a:	f7fe f97d 	bl	8015e68 <aci_hal_set_radio_activity_mask>
 8017b6e:	4603      	mov	r3, r0
 8017b70:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

  /**
   * Initialize Custom Template Application
   */
  Custom_APP_Init();
 8017b74:	f000 facb 	bl	801810e <Custom_APP_Init>
  /* USER CODE END APP_BLE_Init_3 */

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 8017b78:	4b08      	ldr	r3, [pc, #32]	@ (8017b9c <APP_BLE_Init+0xac>)
 8017b7a:	2200      	movs	r2, #0
 8017b7c:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 8017b7e:	4b07      	ldr	r3, [pc, #28]	@ (8017b9c <APP_BLE_Init+0xac>)
 8017b80:	2200      	movs	r2, #0
 8017b82:	761a      	strb	r2, [r3, #24]

  /**
   * Start to Advertise to be connected by a Client
   */
  Adv_Request(APP_BLE_FAST_ADV);
 8017b84:	2001      	movs	r0, #1
 8017b86:	f000 f9b3 	bl	8017ef0 <Adv_Request>

  /* USER CODE BEGIN APP_BLE_Init_2 */
  /* USER CODE END APP_BLE_Init_2 */

  return;
 8017b8a:	bf00      	nop
}
 8017b8c:	3740      	adds	r7, #64	@ 0x40
 8017b8e:	46bd      	mov	sp, r7
 8017b90:	bdb0      	pop	{r4, r5, r7, pc}
 8017b92:	bf00      	nop
 8017b94:	0802006c 	.word	0x0802006c
 8017b98:	080164e9 	.word	0x080164e9
 8017b9c:	200013f0 	.word	0x200013f0
 8017ba0:	08017fd9 	.word	0x08017fd9

08017ba4 <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
{
 8017ba4:	b580      	push	{r7, lr}
 8017ba6:	b08c      	sub	sp, #48	@ 0x30
 8017ba8:	af00      	add	r7, sp, #0
 8017baa:	6078      	str	r0, [r7, #4]
  hci_event_pckt    *p_event_pckt;
  evt_le_meta_event *p_meta_evt;
  evt_blecore_aci   *p_blecore_evt;
  tBleStatus        ret = BLE_STATUS_INVALID_PARAMS;
 8017bac:	2392      	movs	r3, #146	@ 0x92
 8017bae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  /* PAIRING */

  /* USER CODE BEGIN SVCCTL_App_Notification */
  /* USER CODE END SVCCTL_App_Notification */

  p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 8017bb2:	687b      	ldr	r3, [r7, #4]
 8017bb4:	3301      	adds	r3, #1
 8017bb6:	62bb      	str	r3, [r7, #40]	@ 0x28

  switch (p_event_pckt->evt)
 8017bb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017bba:	781b      	ldrb	r3, [r3, #0]
 8017bbc:	2bff      	cmp	r3, #255	@ 0xff
 8017bbe:	d05c      	beq.n	8017c7a <SVCCTL_App_Notification+0xd6>
 8017bc0:	2bff      	cmp	r3, #255	@ 0xff
 8017bc2:	f300 80bd 	bgt.w	8017d40 <SVCCTL_App_Notification+0x19c>
 8017bc6:	2b3e      	cmp	r3, #62	@ 0x3e
 8017bc8:	d02b      	beq.n	8017c22 <SVCCTL_App_Notification+0x7e>
 8017bca:	2b3e      	cmp	r3, #62	@ 0x3e
 8017bcc:	f300 80b8 	bgt.w	8017d40 <SVCCTL_App_Notification+0x19c>
 8017bd0:	2b05      	cmp	r3, #5
 8017bd2:	d002      	beq.n	8017bda <SVCCTL_App_Notification+0x36>
 8017bd4:	2b10      	cmp	r3, #16
 8017bd6:	d020      	beq.n	8017c1a <SVCCTL_App_Notification+0x76>
      /* USER CODE END EVENT_PCKT */

    default:
      /* USER CODE BEGIN ECODE_DEFAULT*/
      /* USER CODE END ECODE_DEFAULT*/
      break;
 8017bd8:	e0b2      	b.n	8017d40 <SVCCTL_App_Notification+0x19c>
      p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 8017bda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017bdc:	3302      	adds	r3, #2
 8017bde:	60fb      	str	r3, [r7, #12]
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 8017be0:	68fb      	ldr	r3, [r7, #12]
 8017be2:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8017be6:	b29a      	uxth	r2, r3
 8017be8:	4b59      	ldr	r3, [pc, #356]	@ (8017d50 <SVCCTL_App_Notification+0x1ac>)
 8017bea:	8adb      	ldrh	r3, [r3, #22]
 8017bec:	429a      	cmp	r2, r3
 8017bee:	d106      	bne.n	8017bfe <SVCCTL_App_Notification+0x5a>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 8017bf0:	4b57      	ldr	r3, [pc, #348]	@ (8017d50 <SVCCTL_App_Notification+0x1ac>)
 8017bf2:	2200      	movs	r2, #0
 8017bf4:	82da      	strh	r2, [r3, #22]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8017bf6:	4b56      	ldr	r3, [pc, #344]	@ (8017d50 <SVCCTL_App_Notification+0x1ac>)
 8017bf8:	2200      	movs	r2, #0
 8017bfa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
      Adv_Request(APP_BLE_FAST_ADV);
 8017bfe:	2001      	movs	r0, #1
 8017c00:	f000 f976 	bl	8017ef0 <Adv_Request>
      HandleNotification.Custom_Evt_Opcode = CUSTOM_DISCON_HANDLE_EVT;
 8017c04:	4b53      	ldr	r3, [pc, #332]	@ (8017d54 <SVCCTL_App_Notification+0x1b0>)
 8017c06:	2201      	movs	r2, #1
 8017c08:	701a      	strb	r2, [r3, #0]
      HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8017c0a:	4b51      	ldr	r3, [pc, #324]	@ (8017d50 <SVCCTL_App_Notification+0x1ac>)
 8017c0c:	8ada      	ldrh	r2, [r3, #22]
 8017c0e:	4b51      	ldr	r3, [pc, #324]	@ (8017d54 <SVCCTL_App_Notification+0x1b0>)
 8017c10:	805a      	strh	r2, [r3, #2]
      Custom_APP_Notification(&HandleNotification);
 8017c12:	4850      	ldr	r0, [pc, #320]	@ (8017d54 <SVCCTL_App_Notification+0x1b0>)
 8017c14:	f000 fa67 	bl	80180e6 <Custom_APP_Notification>
      break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 8017c18:	e095      	b.n	8017d46 <SVCCTL_App_Notification+0x1a2>
      p_hardware_error_event = (hci_hardware_error_event_rp0 *)p_event_pckt->data;
 8017c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017c1c:	3302      	adds	r3, #2
 8017c1e:	613b      	str	r3, [r7, #16]
      break; /* HCI_HARDWARE_ERROR_EVT_CODE */
 8017c20:	e091      	b.n	8017d46 <SVCCTL_App_Notification+0x1a2>
      p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 8017c22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017c24:	3302      	adds	r3, #2
 8017c26:	61bb      	str	r3, [r7, #24]
      switch (p_meta_evt->subevent)
 8017c28:	69bb      	ldr	r3, [r7, #24]
 8017c2a:	781b      	ldrb	r3, [r3, #0]
 8017c2c:	2b01      	cmp	r3, #1
 8017c2e:	d001      	beq.n	8017c34 <SVCCTL_App_Notification+0x90>
 8017c30:	2b03      	cmp	r3, #3
          break;
 8017c32:	e021      	b.n	8017c78 <SVCCTL_App_Notification+0xd4>
          p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 8017c34:	69bb      	ldr	r3, [r7, #24]
 8017c36:	3301      	adds	r3, #1
 8017c38:	617b      	str	r3, [r7, #20]
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 8017c3a:	4b45      	ldr	r3, [pc, #276]	@ (8017d50 <SVCCTL_App_Notification+0x1ac>)
 8017c3c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8017c40:	2b04      	cmp	r3, #4
 8017c42:	d104      	bne.n	8017c4e <SVCCTL_App_Notification+0xaa>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 8017c44:	4b42      	ldr	r3, [pc, #264]	@ (8017d50 <SVCCTL_App_Notification+0x1ac>)
 8017c46:	2206      	movs	r2, #6
 8017c48:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 8017c4c:	e003      	b.n	8017c56 <SVCCTL_App_Notification+0xb2>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 8017c4e:	4b40      	ldr	r3, [pc, #256]	@ (8017d50 <SVCCTL_App_Notification+0x1ac>)
 8017c50:	2205      	movs	r2, #5
 8017c52:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 8017c56:	697b      	ldr	r3, [r7, #20]
 8017c58:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8017c5c:	b29a      	uxth	r2, r3
 8017c5e:	4b3c      	ldr	r3, [pc, #240]	@ (8017d50 <SVCCTL_App_Notification+0x1ac>)
 8017c60:	82da      	strh	r2, [r3, #22]
          HandleNotification.Custom_Evt_Opcode = CUSTOM_CONN_HANDLE_EVT;
 8017c62:	4b3c      	ldr	r3, [pc, #240]	@ (8017d54 <SVCCTL_App_Notification+0x1b0>)
 8017c64:	2200      	movs	r2, #0
 8017c66:	701a      	strb	r2, [r3, #0]
          HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8017c68:	4b39      	ldr	r3, [pc, #228]	@ (8017d50 <SVCCTL_App_Notification+0x1ac>)
 8017c6a:	8ada      	ldrh	r2, [r3, #22]
 8017c6c:	4b39      	ldr	r3, [pc, #228]	@ (8017d54 <SVCCTL_App_Notification+0x1b0>)
 8017c6e:	805a      	strh	r2, [r3, #2]
          Custom_APP_Notification(&HandleNotification);
 8017c70:	4838      	ldr	r0, [pc, #224]	@ (8017d54 <SVCCTL_App_Notification+0x1b0>)
 8017c72:	f000 fa38 	bl	80180e6 <Custom_APP_Notification>
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 8017c76:	bf00      	nop
      break; /* HCI_LE_META_EVT_CODE */
 8017c78:	e065      	b.n	8017d46 <SVCCTL_App_Notification+0x1a2>
      p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 8017c7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017c7c:	3302      	adds	r3, #2
 8017c7e:	627b      	str	r3, [r7, #36]	@ 0x24
      switch (p_blecore_evt->ecode)
 8017c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017c82:	881b      	ldrh	r3, [r3, #0]
 8017c84:	b29b      	uxth	r3, r3
 8017c86:	f640 420e 	movw	r2, #3086	@ 0xc0e
 8017c8a:	4293      	cmp	r3, r2
 8017c8c:	d048      	beq.n	8017d20 <SVCCTL_App_Notification+0x17c>
 8017c8e:	f640 420e 	movw	r2, #3086	@ 0xc0e
 8017c92:	4293      	cmp	r3, r2
 8017c94:	dc56      	bgt.n	8017d44 <SVCCTL_App_Notification+0x1a0>
 8017c96:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8017c9a:	d04b      	beq.n	8017d34 <SVCCTL_App_Notification+0x190>
 8017c9c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8017ca0:	dc50      	bgt.n	8017d44 <SVCCTL_App_Notification+0x1a0>
 8017ca2:	f240 420a 	movw	r2, #1034	@ 0x40a
 8017ca6:	4293      	cmp	r3, r2
 8017ca8:	dc4c      	bgt.n	8017d44 <SVCCTL_App_Notification+0x1a0>
 8017caa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8017cae:	dc04      	bgt.n	8017cba <SVCCTL_App_Notification+0x116>
 8017cb0:	2b04      	cmp	r3, #4
 8017cb2:	d041      	beq.n	8017d38 <SVCCTL_App_Notification+0x194>
 8017cb4:	2b06      	cmp	r3, #6
 8017cb6:	d039      	beq.n	8017d2c <SVCCTL_App_Notification+0x188>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8017cb8:	e044      	b.n	8017d44 <SVCCTL_App_Notification+0x1a0>
 8017cba:	f2a3 4301 	subw	r3, r3, #1025	@ 0x401
 8017cbe:	2b09      	cmp	r3, #9
 8017cc0:	d840      	bhi.n	8017d44 <SVCCTL_App_Notification+0x1a0>
 8017cc2:	a201      	add	r2, pc, #4	@ (adr r2, 8017cc8 <SVCCTL_App_Notification+0x124>)
 8017cc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017cc8:	08017d19 	.word	0x08017d19
 8017ccc:	08017cf1 	.word	0x08017cf1
 8017cd0:	08017d45 	.word	0x08017d45
 8017cd4:	08017d45 	.word	0x08017d45
 8017cd8:	08017d45 	.word	0x08017d45
 8017cdc:	08017d45 	.word	0x08017d45
 8017ce0:	08017d3d 	.word	0x08017d3d
 8017ce4:	08017d45 	.word	0x08017d45
 8017ce8:	08017d05 	.word	0x08017d05
 8017cec:	08017d3d 	.word	0x08017d3d
          ret = aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, CFG_FIXED_PIN);
 8017cf0:	4b17      	ldr	r3, [pc, #92]	@ (8017d50 <SVCCTL_App_Notification+0x1ac>)
 8017cf2:	8adb      	ldrh	r3, [r3, #22]
 8017cf4:	4918      	ldr	r1, [pc, #96]	@ (8017d58 <SVCCTL_App_Notification+0x1b4>)
 8017cf6:	4618      	mov	r0, r3
 8017cf8:	f7fd fab8 	bl	801526c <aci_gap_pass_key_resp>
 8017cfc:	4603      	mov	r3, r0
 8017cfe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          break;
 8017d02:	e01c      	b.n	8017d3e <SVCCTL_App_Notification+0x19a>
          ret = aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES);
 8017d04:	4b12      	ldr	r3, [pc, #72]	@ (8017d50 <SVCCTL_App_Notification+0x1ac>)
 8017d06:	8adb      	ldrh	r3, [r3, #22]
 8017d08:	2101      	movs	r1, #1
 8017d0a:	4618      	mov	r0, r3
 8017d0c:	f7fd fc58 	bl	80155c0 <aci_gap_numeric_comparison_value_confirm_yesno>
 8017d10:	4603      	mov	r3, r0
 8017d12:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          break;
 8017d16:	e012      	b.n	8017d3e <SVCCTL_App_Notification+0x19a>
          p_pairing_complete = (aci_gap_pairing_complete_event_rp0*)p_blecore_evt->data;
 8017d18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017d1a:	3302      	adds	r3, #2
 8017d1c:	623b      	str	r3, [r7, #32]
          break;
 8017d1e:	e00e      	b.n	8017d3e <SVCCTL_App_Notification+0x19a>
          aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 8017d20:	4b0b      	ldr	r3, [pc, #44]	@ (8017d50 <SVCCTL_App_Notification+0x1ac>)
 8017d22:	8adb      	ldrh	r3, [r3, #22]
 8017d24:	4618      	mov	r0, r3
 8017d26:	f7fd ff5e 	bl	8015be6 <aci_gatt_confirm_indication>
        break;
 8017d2a:	e008      	b.n	8017d3e <SVCCTL_App_Notification+0x19a>
	      p_fw_error_event = (aci_hal_fw_error_event_rp0 *)p_blecore_evt->data;
 8017d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017d2e:	3302      	adds	r3, #2
 8017d30:	61fb      	str	r3, [r7, #28]
          break;
 8017d32:	e004      	b.n	8017d3e <SVCCTL_App_Notification+0x19a>
          break;
 8017d34:	bf00      	nop
 8017d36:	e005      	b.n	8017d44 <SVCCTL_App_Notification+0x1a0>
          break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 8017d38:	bf00      	nop
 8017d3a:	e003      	b.n	8017d44 <SVCCTL_App_Notification+0x1a0>
          break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 8017d3c:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8017d3e:	e001      	b.n	8017d44 <SVCCTL_App_Notification+0x1a0>
      break;
 8017d40:	bf00      	nop
 8017d42:	e000      	b.n	8017d46 <SVCCTL_App_Notification+0x1a2>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8017d44:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 8017d46:	2301      	movs	r3, #1
}
 8017d48:	4618      	mov	r0, r3
 8017d4a:	3730      	adds	r7, #48	@ 0x30
 8017d4c:	46bd      	mov	sp, r7
 8017d4e:	bd80      	pop	{r7, pc}
 8017d50:	200013f0 	.word	0x200013f0
 8017d54:	20001474 	.word	0x20001474
 8017d58:	0001b207 	.word	0x0001b207

08017d5c <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init(void)
{
 8017d5c:	b580      	push	{r7, lr}
 8017d5e:	b082      	sub	sp, #8
 8017d60:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 8017d62:	4b06      	ldr	r3, [pc, #24]	@ (8017d7c <Ble_Tl_Init+0x20>)
 8017d64:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 8017d66:	4b06      	ldr	r3, [pc, #24]	@ (8017d80 <Ble_Tl_Init+0x24>)
 8017d68:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 8017d6a:	463b      	mov	r3, r7
 8017d6c:	4619      	mov	r1, r3
 8017d6e:	4805      	ldr	r0, [pc, #20]	@ (8017d84 <Ble_Tl_Init+0x28>)
 8017d70:	f7fe fb9e 	bl	80164b0 <hci_init>

  return;
 8017d74:	bf00      	nop
}
 8017d76:	3708      	adds	r7, #8
 8017d78:	46bd      	mov	sp, r7
 8017d7a:	bd80      	pop	{r7, pc}
 8017d7c:	200300d8 	.word	0x200300d8
 8017d80:	08018089 	.word	0x08018089
 8017d84:	08018051 	.word	0x08018051

08017d88 <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void)
{
 8017d88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017d8a:	b08d      	sub	sp, #52	@ 0x34
 8017d8c:	af06      	add	r7, sp, #24
  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *p_bd_addr;
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 8017d8e:	2300      	movs	r3, #0
 8017d90:	803b      	strh	r3, [r7, #0]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8017d92:	2392      	movs	r3, #146	@ 0x92
 8017d94:	75fb      	strb	r3, [r7, #23]

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  ret = hci_reset();
 8017d96:	f7fe f8bb 	bl	8015f10 <hci_reset>
 8017d9a:	4603      	mov	r3, r0
 8017d9c:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Write the BD Address
   */
  p_bd_addr = BleGetBdAddress();
 8017d9e:	f000 f8d7 	bl	8017f50 <BleGetBdAddress>
 8017da2:	6138      	str	r0, [r7, #16]
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET, CONFIG_DATA_PUBADDR_LEN, (uint8_t*) p_bd_addr);
 8017da4:	693a      	ldr	r2, [r7, #16]
 8017da6:	2106      	movs	r1, #6
 8017da8:	2000      	movs	r0, #0
 8017daa:	f7fd ff71 	bl	8015c90 <aci_hal_write_config_data>
 8017dae:	4603      	mov	r3, r0
 8017db0:	75fb      	strb	r3, [r7, #23]
#endif /* CFG_BLE_ADDRESS_TYPE != GAP_PUBLIC_ADDR */

  /**
   * Write Identity root key used to derive IRK and DHK(Legacy)
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 8017db2:	4a4a      	ldr	r2, [pc, #296]	@ (8017edc <Ble_Hci_Gap_Gatt_Init+0x154>)
 8017db4:	2110      	movs	r1, #16
 8017db6:	2018      	movs	r0, #24
 8017db8:	f7fd ff6a 	bl	8015c90 <aci_hal_write_config_data>
 8017dbc:	4603      	mov	r3, r0
 8017dbe:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Write Encryption root key used to derive LTK and CSRK
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 8017dc0:	4a47      	ldr	r2, [pc, #284]	@ (8017ee0 <Ble_Hci_Gap_Gatt_Init+0x158>)
 8017dc2:	2110      	movs	r1, #16
 8017dc4:	2008      	movs	r0, #8
 8017dc6:	f7fd ff63 	bl	8015c90 <aci_hal_write_config_data>
 8017dca:	4603      	mov	r3, r0
 8017dcc:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Set TX Power.
   */
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 8017dce:	2109      	movs	r1, #9
 8017dd0:	2001      	movs	r0, #1
 8017dd2:	f7fd ffe2 	bl	8015d9a <aci_hal_set_tx_power_level>
 8017dd6:	4603      	mov	r3, r0
 8017dd8:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize GATT interface
   */
  ret = aci_gatt_init();
 8017dda:	f7fd fc58 	bl	801568e <aci_gatt_init>
 8017dde:	4603      	mov	r3, r0
 8017de0:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize GAP interface
   */
  role = 0;
 8017de2:	2300      	movs	r3, #0
 8017de4:	73fb      	strb	r3, [r7, #15]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 8017de6:	7bfb      	ldrb	r3, [r7, #15]
 8017de8:	f043 0301 	orr.w	r3, r3, #1
 8017dec:	73fb      	strb	r3, [r7, #15]
#endif /* BLE_CFG_CENTRAL == 1 */

/* USER CODE BEGIN Role_Mngt*/
/* USER CODE END Role_Mngt */

  if (role > 0)
 8017dee:	7bfb      	ldrb	r3, [r7, #15]
 8017df0:	2b00      	cmp	r3, #0
 8017df2:	d01f      	beq.n	8017e34 <Ble_Hci_Gap_Gatt_Init+0xac>
  {
    const char *name = CFG_GAP_DEVICE_NAME;
 8017df4:	4b3b      	ldr	r3, [pc, #236]	@ (8017ee4 <Ble_Hci_Gap_Gatt_Init+0x15c>)
 8017df6:	60bb      	str	r3, [r7, #8]
    ret = aci_gap_init(role,
 8017df8:	1dba      	adds	r2, r7, #6
 8017dfa:	7bf8      	ldrb	r0, [r7, #15]
 8017dfc:	1cbb      	adds	r3, r7, #2
 8017dfe:	9301      	str	r3, [sp, #4]
 8017e00:	1d3b      	adds	r3, r7, #4
 8017e02:	9300      	str	r3, [sp, #0]
 8017e04:	4613      	mov	r3, r2
 8017e06:	2208      	movs	r2, #8
 8017e08:	2100      	movs	r1, #0
 8017e0a:	f7fd fa96 	bl	801533a <aci_gap_init>
 8017e0e:	4603      	mov	r3, r0
 8017e10:	75fb      	strb	r3, [r7, #23]
    else
    {
      APP_DBG_MSG("  Success: aci_gap_init command\n");
    }

    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 8017e12:	88fc      	ldrh	r4, [r7, #6]
 8017e14:	88bd      	ldrh	r5, [r7, #4]
 8017e16:	68b8      	ldr	r0, [r7, #8]
 8017e18:	f7e8 fa02 	bl	8000220 <strlen>
 8017e1c:	4603      	mov	r3, r0
 8017e1e:	b2da      	uxtb	r2, r3
 8017e20:	68bb      	ldr	r3, [r7, #8]
 8017e22:	9300      	str	r3, [sp, #0]
 8017e24:	4613      	mov	r3, r2
 8017e26:	2200      	movs	r2, #0
 8017e28:	4629      	mov	r1, r5
 8017e2a:	4620      	mov	r0, r4
 8017e2c:	f7fd fe32 	bl	8015a94 <aci_gatt_update_char_value>
 8017e30:	4603      	mov	r3, r0
 8017e32:	75fb      	strb	r3, [r7, #23]
    {
      BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Device Name\n");
    }
  }

  ret = aci_gatt_update_char_value(gap_service_handle,
 8017e34:	88f8      	ldrh	r0, [r7, #6]
 8017e36:	8879      	ldrh	r1, [r7, #2]
 8017e38:	463b      	mov	r3, r7
 8017e3a:	9300      	str	r3, [sp, #0]
 8017e3c:	2302      	movs	r3, #2
 8017e3e:	2200      	movs	r2, #0
 8017e40:	f7fd fe28 	bl	8015a94 <aci_gatt_update_char_value>
 8017e44:	4603      	mov	r3, r0
 8017e46:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize Default PHY
   */
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 8017e48:	2202      	movs	r2, #2
 8017e4a:	2102      	movs	r1, #2
 8017e4c:	2000      	movs	r0, #0
 8017e4e:	f7fe f883 	bl	8015f58 <hci_le_set_default_phy>
 8017e52:	4603      	mov	r3, r0
 8017e54:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 8017e56:	4b24      	ldr	r3, [pc, #144]	@ (8017ee8 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017e58:	2201      	movs	r2, #1
 8017e5a:	701a      	strb	r2, [r3, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 8017e5c:	4b22      	ldr	r3, [pc, #136]	@ (8017ee8 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017e5e:	781b      	ldrb	r3, [r3, #0]
 8017e60:	4618      	mov	r0, r3
 8017e62:	f7fd f8eb 	bl	801503c <aci_gap_set_io_capability>
 8017e66:	4603      	mov	r3, r0
 8017e68:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 8017e6a:	4b1f      	ldr	r3, [pc, #124]	@ (8017ee8 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017e6c:	2201      	movs	r2, #1
 8017e6e:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 8017e70:	4b1d      	ldr	r3, [pc, #116]	@ (8017ee8 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017e72:	2208      	movs	r2, #8
 8017e74:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 8017e76:	4b1c      	ldr	r3, [pc, #112]	@ (8017ee8 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017e78:	2210      	movs	r2, #16
 8017e7a:	715a      	strb	r2, [r3, #5]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN;
 8017e7c:	4b1a      	ldr	r3, [pc, #104]	@ (8017ee8 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017e7e:	2200      	movs	r2, #0
 8017e80:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 8017e82:	4b19      	ldr	r3, [pc, #100]	@ (8017ee8 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017e84:	4a19      	ldr	r2, [pc, #100]	@ (8017eec <Ble_Hci_Gap_Gatt_Init+0x164>)
 8017e86:	609a      	str	r2, [r3, #8]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 8017e88:	4b17      	ldr	r3, [pc, #92]	@ (8017ee8 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017e8a:	2200      	movs	r2, #0
 8017e8c:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init_1*/

  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 8017e8e:	4b16      	ldr	r3, [pc, #88]	@ (8017ee8 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017e90:	789c      	ldrb	r4, [r3, #2]
 8017e92:	4b15      	ldr	r3, [pc, #84]	@ (8017ee8 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017e94:	785d      	ldrb	r5, [r3, #1]
 8017e96:	4b14      	ldr	r3, [pc, #80]	@ (8017ee8 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017e98:	791b      	ldrb	r3, [r3, #4]
 8017e9a:	4a13      	ldr	r2, [pc, #76]	@ (8017ee8 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017e9c:	7952      	ldrb	r2, [r2, #5]
 8017e9e:	4912      	ldr	r1, [pc, #72]	@ (8017ee8 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017ea0:	78c9      	ldrb	r1, [r1, #3]
 8017ea2:	4811      	ldr	r0, [pc, #68]	@ (8017ee8 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017ea4:	6880      	ldr	r0, [r0, #8]
 8017ea6:	2600      	movs	r6, #0
 8017ea8:	9604      	str	r6, [sp, #16]
 8017eaa:	9003      	str	r0, [sp, #12]
 8017eac:	9102      	str	r1, [sp, #8]
 8017eae:	9201      	str	r2, [sp, #4]
 8017eb0:	9300      	str	r3, [sp, #0]
 8017eb2:	2300      	movs	r3, #0
 8017eb4:	2201      	movs	r2, #1
 8017eb6:	4629      	mov	r1, r5
 8017eb8:	4620      	mov	r0, r4
 8017eba:	f7fd f913 	bl	80150e4 <aci_gap_set_authentication_requirement>
 8017ebe:	4603      	mov	r3, r0
 8017ec0:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize whitelist
   */
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 8017ec2:	4b09      	ldr	r3, [pc, #36]	@ (8017ee8 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017ec4:	789b      	ldrb	r3, [r3, #2]
 8017ec6:	2b00      	cmp	r3, #0
 8017ec8:	d003      	beq.n	8017ed2 <Ble_Hci_Gap_Gatt_Init+0x14a>
  {
    ret = aci_gap_configure_whitelist();
 8017eca:	f7fd fb55 	bl	8015578 <aci_gap_configure_filter_accept_list>
 8017ece:	4603      	mov	r3, r0
 8017ed0:	75fb      	strb	r3, [r7, #23]
    {
      APP_DBG_MSG("  Success: aci_gap_configure_whitelist command\n");
    }
  }
  APP_DBG_MSG("==>> End Ble_Hci_Gap_Gatt_Init function\n\r");
}
 8017ed2:	bf00      	nop
 8017ed4:	371c      	adds	r7, #28
 8017ed6:	46bd      	mov	sp, r7
 8017ed8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017eda:	bf00      	nop
 8017edc:	0802238c 	.word	0x0802238c
 8017ee0:	0802239c 	.word	0x0802239c
 8017ee4:	080200a8 	.word	0x080200a8
 8017ee8:	200013f0 	.word	0x200013f0
 8017eec:	0001b207 	.word	0x0001b207

08017ef0 <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
{
 8017ef0:	b580      	push	{r7, lr}
 8017ef2:	b08c      	sub	sp, #48	@ 0x30
 8017ef4:	af08      	add	r7, sp, #32
 8017ef6:	4603      	mov	r3, r0
 8017ef8:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8017efa:	2392      	movs	r3, #146	@ 0x92
 8017efc:	73fb      	strb	r3, [r7, #15]

  BleApplicationContext.Device_Connection_Status = NewStatus;
 8017efe:	4a12      	ldr	r2, [pc, #72]	@ (8017f48 <Adv_Request+0x58>)
 8017f00:	79fb      	ldrb	r3, [r7, #7]
 8017f02:	f882 3080 	strb.w	r3, [r2, #128]	@ 0x80
  /* Start Fast or Low Power Advertising */
  ret = aci_gap_set_discoverable(ADV_TYPE,
 8017f06:	2300      	movs	r3, #0
 8017f08:	9306      	str	r3, [sp, #24]
 8017f0a:	2300      	movs	r3, #0
 8017f0c:	9305      	str	r3, [sp, #20]
 8017f0e:	2300      	movs	r3, #0
 8017f10:	9304      	str	r3, [sp, #16]
 8017f12:	2300      	movs	r3, #0
 8017f14:	9303      	str	r3, [sp, #12]
 8017f16:	2300      	movs	r3, #0
 8017f18:	9302      	str	r3, [sp, #8]
 8017f1a:	2300      	movs	r3, #0
 8017f1c:	9301      	str	r3, [sp, #4]
 8017f1e:	2300      	movs	r3, #0
 8017f20:	9300      	str	r3, [sp, #0]
 8017f22:	2300      	movs	r3, #0
 8017f24:	22a0      	movs	r2, #160	@ 0xa0
 8017f26:	2180      	movs	r1, #128	@ 0x80
 8017f28:	2000      	movs	r0, #0
 8017f2a:	f7fc ff8d 	bl	8014e48 <aci_gap_set_discoverable>
 8017f2e:	4603      	mov	r3, r0
 8017f30:	73fb      	strb	r3, [r7, #15]
/* USER CODE BEGIN Adv_Request_1*/

/* USER CODE END Adv_Request_1*/

  /* Update Advertising data */
  ret = aci_gap_update_adv_data(sizeof(a_AdvData), (uint8_t*) a_AdvData);
 8017f32:	4906      	ldr	r1, [pc, #24]	@ (8017f4c <Adv_Request+0x5c>)
 8017f34:	200e      	movs	r0, #14
 8017f36:	f7fd faad 	bl	8015494 <aci_gap_update_adv_data>
 8017f3a:	4603      	mov	r3, r0
 8017f3c:	73fb      	strb	r3, [r7, #15]
  else
  {
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
  }

  return;
 8017f3e:	bf00      	nop
}
 8017f40:	3710      	adds	r7, #16
 8017f42:	46bd      	mov	sp, r7
 8017f44:	bd80      	pop	{r7, pc}
 8017f46:	bf00      	nop
 8017f48:	200013f0 	.word	0x200013f0
 8017f4c:	200000c4 	.word	0x200000c4

08017f50 <BleGetBdAddress>:

const uint8_t* BleGetBdAddress(void)
{
 8017f50:	b580      	push	{r7, lr}
 8017f52:	b086      	sub	sp, #24
 8017f54:	af00      	add	r7, sp, #0
  const uint8_t *p_bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 8017f56:	f7ff fda7 	bl	8017aa8 <LL_FLASH_GetUDN>
 8017f5a:	6138      	str	r0, [r7, #16]

  if (udn != 0xFFFFFFFF)
 8017f5c:	693b      	ldr	r3, [r7, #16]
 8017f5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017f62:	d023      	beq.n	8017fac <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 8017f64:	f7ff fdb8 	bl	8017ad8 <LL_FLASH_GetSTCompanyID>
 8017f68:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 8017f6a:	f7ff fda9 	bl	8017ac0 <LL_FLASH_GetDeviceID>
 8017f6e:	6078      	str	r0, [r7, #4]
     * bit[23:16] : Device ID.
     * bit[15:0] : The last 16bits from the UDN
     * Note: In order to use the Public Address in a final product, a dedicated
     * 24bits company ID (OUI) shall be bought.
     */
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 8017f70:	693b      	ldr	r3, [r7, #16]
 8017f72:	b2da      	uxtb	r2, r3
 8017f74:	4b16      	ldr	r3, [pc, #88]	@ (8017fd0 <BleGetBdAddress+0x80>)
 8017f76:	701a      	strb	r2, [r3, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 8017f78:	693b      	ldr	r3, [r7, #16]
 8017f7a:	0a1b      	lsrs	r3, r3, #8
 8017f7c:	b2da      	uxtb	r2, r3
 8017f7e:	4b14      	ldr	r3, [pc, #80]	@ (8017fd0 <BleGetBdAddress+0x80>)
 8017f80:	705a      	strb	r2, [r3, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 8017f82:	687b      	ldr	r3, [r7, #4]
 8017f84:	b2da      	uxtb	r2, r3
 8017f86:	4b12      	ldr	r3, [pc, #72]	@ (8017fd0 <BleGetBdAddress+0x80>)
 8017f88:	709a      	strb	r2, [r3, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 8017f8a:	68bb      	ldr	r3, [r7, #8]
 8017f8c:	b2da      	uxtb	r2, r3
 8017f8e:	4b10      	ldr	r3, [pc, #64]	@ (8017fd0 <BleGetBdAddress+0x80>)
 8017f90:	70da      	strb	r2, [r3, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 8017f92:	68bb      	ldr	r3, [r7, #8]
 8017f94:	0a1b      	lsrs	r3, r3, #8
 8017f96:	b2da      	uxtb	r2, r3
 8017f98:	4b0d      	ldr	r3, [pc, #52]	@ (8017fd0 <BleGetBdAddress+0x80>)
 8017f9a:	711a      	strb	r2, [r3, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 8017f9c:	68bb      	ldr	r3, [r7, #8]
 8017f9e:	0c1b      	lsrs	r3, r3, #16
 8017fa0:	b2da      	uxtb	r2, r3
 8017fa2:	4b0b      	ldr	r3, [pc, #44]	@ (8017fd0 <BleGetBdAddress+0x80>)
 8017fa4:	715a      	strb	r2, [r3, #5]

    p_bd_addr = (const uint8_t *)a_BdAddrUdn;
 8017fa6:	4b0a      	ldr	r3, [pc, #40]	@ (8017fd0 <BleGetBdAddress+0x80>)
 8017fa8:	617b      	str	r3, [r7, #20]
 8017faa:	e00b      	b.n	8017fc4 <BleGetBdAddress+0x74>
  }
  else
  {
    p_otp_addr = OTP_Read(0);
 8017fac:	2000      	movs	r0, #0
 8017fae:	f7fe ff9b 	bl	8016ee8 <OTP_Read>
 8017fb2:	60f8      	str	r0, [r7, #12]
    if (p_otp_addr)
 8017fb4:	68fb      	ldr	r3, [r7, #12]
 8017fb6:	2b00      	cmp	r3, #0
 8017fb8:	d002      	beq.n	8017fc0 <BleGetBdAddress+0x70>
    {
      p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
 8017fba:	68fb      	ldr	r3, [r7, #12]
 8017fbc:	617b      	str	r3, [r7, #20]
 8017fbe:	e001      	b.n	8017fc4 <BleGetBdAddress+0x74>
    }
    else
    {
      p_bd_addr = a_MBdAddr;
 8017fc0:	4b04      	ldr	r3, [pc, #16]	@ (8017fd4 <BleGetBdAddress+0x84>)
 8017fc2:	617b      	str	r3, [r7, #20]
    }
  }

  return p_bd_addr;
 8017fc4:	697b      	ldr	r3, [r7, #20]
}
 8017fc6:	4618      	mov	r0, r3
 8017fc8:	3718      	adds	r7, #24
 8017fca:	46bd      	mov	sp, r7
 8017fcc:	bd80      	pop	{r7, pc}
 8017fce:	bf00      	nop
 8017fd0:	200013e8 	.word	0x200013e8
 8017fd4:	08022384 	.word	0x08022384

08017fd8 <Adv_Cancel>:
 *
 * SPECIFIC FUNCTIONS FOR CUSTOM
 *
 *************************************************************/
static void Adv_Cancel(void)
{
 8017fd8:	b580      	push	{r7, lr}
 8017fda:	b082      	sub	sp, #8
 8017fdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Adv_Cancel_1 */

  /* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 8017fde:	4b0a      	ldr	r3, [pc, #40]	@ (8018008 <Adv_Cancel+0x30>)
 8017fe0:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8017fe4:	2b05      	cmp	r3, #5
 8017fe6:	d00a      	beq.n	8017ffe <Adv_Cancel+0x26>
  {
    tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8017fe8:	2392      	movs	r3, #146	@ 0x92
 8017fea:	71fb      	strb	r3, [r7, #7]

    ret = aci_gap_set_non_discoverable();
 8017fec:	f7fc ff08 	bl	8014e00 <aci_gap_set_non_discoverable>
 8017ff0:	4603      	mov	r3, r0
 8017ff2:	71fb      	strb	r3, [r7, #7]

    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8017ff4:	4b04      	ldr	r3, [pc, #16]	@ (8018008 <Adv_Cancel+0x30>)
 8017ff6:	2200      	movs	r2, #0
 8017ff8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* USER CODE BEGIN Adv_Cancel_2 */

  /* USER CODE END Adv_Cancel_2 */

  return;
 8017ffc:	bf00      	nop
 8017ffe:	bf00      	nop
}
 8018000:	3708      	adds	r7, #8
 8018002:	46bd      	mov	sp, r7
 8018004:	bd80      	pop	{r7, pc}
 8018006:	bf00      	nop
 8018008:	200013f0 	.word	0x200013f0

0801800c <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* p_Data)
{
 801800c:	b580      	push	{r7, lr}
 801800e:	b082      	sub	sp, #8
 8018010:	af00      	add	r7, sp, #0
 8018012:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 8018014:	2100      	movs	r1, #0
 8018016:	2002      	movs	r0, #2
 8018018:	f001 fa76 	bl	8019508 <UTIL_SEQ_SetTask>

  return;
 801801c:	bf00      	nop
}
 801801e:	3708      	adds	r7, #8
 8018020:	46bd      	mov	sp, r7
 8018022:	bd80      	pop	{r7, pc}

08018024 <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t Flag)
{
 8018024:	b580      	push	{r7, lr}
 8018026:	b082      	sub	sp, #8
 8018028:	af00      	add	r7, sp, #0
 801802a:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 801802c:	2001      	movs	r0, #1
 801802e:	f001 fad7 	bl	80195e0 <UTIL_SEQ_SetEvt>

  return;
 8018032:	bf00      	nop
}
 8018034:	3708      	adds	r7, #8
 8018036:	46bd      	mov	sp, r7
 8018038:	bd80      	pop	{r7, pc}

0801803a <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t Timeout)
{
 801803a:	b580      	push	{r7, lr}
 801803c:	b082      	sub	sp, #8
 801803e:	af00      	add	r7, sp, #0
 8018040:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8018042:	2001      	movs	r0, #1
 8018044:	f001 faec 	bl	8019620 <UTIL_SEQ_WaitEvt>

  return;
 8018048:	bf00      	nop
}
 801804a:	3708      	adds	r7, #8
 801804c:	46bd      	mov	sp, r7
 801804e:	bd80      	pop	{r7, pc}

08018050 <BLE_UserEvtRx>:

static void BLE_UserEvtRx(void *p_Payload)
{
 8018050:	b580      	push	{r7, lr}
 8018052:	b084      	sub	sp, #16
 8018054:	af00      	add	r7, sp, #0
 8018056:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;
 8018058:	687b      	ldr	r3, [r7, #4]
 801805a:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 801805c:	68fb      	ldr	r3, [r7, #12]
 801805e:	685b      	ldr	r3, [r3, #4]
 8018060:	3308      	adds	r3, #8
 8018062:	4618      	mov	r0, r3
 8018064:	f7fe f8de 	bl	8016224 <SVCCTL_UserEvtRx>
 8018068:	4603      	mov	r3, r0
 801806a:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 801806c:	7afb      	ldrb	r3, [r7, #11]
 801806e:	2b00      	cmp	r3, #0
 8018070:	d003      	beq.n	801807a <BLE_UserEvtRx+0x2a>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 8018072:	68fb      	ldr	r3, [r7, #12]
 8018074:	2201      	movs	r2, #1
 8018076:	701a      	strb	r2, [r3, #0]
  else
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
 8018078:	e003      	b.n	8018082 <BLE_UserEvtRx+0x32>
    p_param->status = HCI_TL_UserEventFlow_Disable;
 801807a:	68fb      	ldr	r3, [r7, #12]
 801807c:	2200      	movs	r2, #0
 801807e:	701a      	strb	r2, [r3, #0]
  return;
 8018080:	bf00      	nop
}
 8018082:	3710      	adds	r7, #16
 8018084:	46bd      	mov	sp, r7
 8018086:	bd80      	pop	{r7, pc}

08018088 <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 8018088:	b580      	push	{r7, lr}
 801808a:	b084      	sub	sp, #16
 801808c:	af00      	add	r7, sp, #0
 801808e:	4603      	mov	r3, r0
 8018090:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (Status)
 8018092:	79fb      	ldrb	r3, [r7, #7]
 8018094:	2b00      	cmp	r3, #0
 8018096:	d002      	beq.n	801809e <BLE_StatusNot+0x16>
 8018098:	2b01      	cmp	r3, #1
 801809a:	d006      	beq.n	80180aa <BLE_StatusNot+0x22>
      break;

    default:
      /* USER CODE BEGIN Status */
      /* USER CODE END Status */
      break;
 801809c:	e00b      	b.n	80180b6 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 801809e:	2307      	movs	r3, #7
 80180a0:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 80180a2:	68f8      	ldr	r0, [r7, #12]
 80180a4:	f001 fa5c 	bl	8019560 <UTIL_SEQ_PauseTask>
      break;
 80180a8:	e005      	b.n	80180b6 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 80180aa:	2307      	movs	r3, #7
 80180ac:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 80180ae:	68f8      	ldr	r0, [r7, #12]
 80180b0:	f001 fa76 	bl	80195a0 <UTIL_SEQ_ResumeTask>
      break;
 80180b4:	bf00      	nop
  }

  return;
 80180b6:	bf00      	nop
}
 80180b8:	3710      	adds	r7, #16
 80180ba:	46bd      	mov	sp, r7
 80180bc:	bd80      	pop	{r7, pc}

080180be <Custom_STM_App_Notification>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void Custom_STM_App_Notification(Custom_STM_App_Notification_evt_t *pNotification)
{
 80180be:	b480      	push	{r7}
 80180c0:	b083      	sub	sp, #12
 80180c2:	af00      	add	r7, sp, #0
 80180c4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_1 */

  /* USER CODE END CUSTOM_STM_App_Notification_1 */
  switch (pNotification->Custom_Evt_Opcode)
 80180c6:	687b      	ldr	r3, [r7, #4]
 80180c8:	781b      	ldrb	r3, [r3, #0]
 80180ca:	2b00      	cmp	r3, #0
 80180cc:	d002      	beq.n	80180d4 <Custom_STM_App_Notification+0x16>
 80180ce:	2b01      	cmp	r3, #1
 80180d0:	d002      	beq.n	80180d8 <Custom_STM_App_Notification+0x1a>

    default:
      /* USER CODE BEGIN CUSTOM_STM_App_Notification_default */

      /* USER CODE END CUSTOM_STM_App_Notification_default */
      break;
 80180d2:	e002      	b.n	80180da <Custom_STM_App_Notification+0x1c>
      break;
 80180d4:	bf00      	nop
 80180d6:	e000      	b.n	80180da <Custom_STM_App_Notification+0x1c>
      break;
 80180d8:	bf00      	nop
  }
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_2 */

  /* USER CODE END CUSTOM_STM_App_Notification_2 */
  return;
 80180da:	bf00      	nop
}
 80180dc:	370c      	adds	r7, #12
 80180de:	46bd      	mov	sp, r7
 80180e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80180e4:	4770      	bx	lr

080180e6 <Custom_APP_Notification>:

void Custom_APP_Notification(Custom_App_ConnHandle_Not_evt_t *pNotification)
{
 80180e6:	b480      	push	{r7}
 80180e8:	b083      	sub	sp, #12
 80180ea:	af00      	add	r7, sp, #0
 80180ec:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CUSTOM_APP_Notification_1 */

  /* USER CODE END CUSTOM_APP_Notification_1 */

  switch (pNotification->Custom_Evt_Opcode)
 80180ee:	687b      	ldr	r3, [r7, #4]
 80180f0:	781b      	ldrb	r3, [r3, #0]
 80180f2:	2b00      	cmp	r3, #0
 80180f4:	d002      	beq.n	80180fc <Custom_APP_Notification+0x16>
 80180f6:	2b01      	cmp	r3, #1
 80180f8:	d002      	beq.n	8018100 <Custom_APP_Notification+0x1a>

    default:
      /* USER CODE BEGIN CUSTOM_APP_Notification_default */

      /* USER CODE END CUSTOM_APP_Notification_default */
      break;
 80180fa:	e002      	b.n	8018102 <Custom_APP_Notification+0x1c>
      break;
 80180fc:	bf00      	nop
 80180fe:	e000      	b.n	8018102 <Custom_APP_Notification+0x1c>
      break;
 8018100:	bf00      	nop

  /* USER CODE BEGIN CUSTOM_APP_Notification_2 */

  /* USER CODE END CUSTOM_APP_Notification_2 */

  return;
 8018102:	bf00      	nop
}
 8018104:	370c      	adds	r7, #12
 8018106:	46bd      	mov	sp, r7
 8018108:	f85d 7b04 	ldr.w	r7, [sp], #4
 801810c:	4770      	bx	lr

0801810e <Custom_APP_Init>:

void Custom_APP_Init(void)
{
 801810e:	b480      	push	{r7}
 8018110:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CUSTOM_APP_Init */

  /* USER CODE END CUSTOM_APP_Init */
  return;
 8018112:	bf00      	nop
}
 8018114:	46bd      	mov	sp, r7
 8018116:	f85d 7b04 	ldr.w	r7, [sp], #4
 801811a:	4770      	bx	lr

0801811c <Custom_STM_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t Custom_STM_Event_Handler(void *Event)
{
 801811c:	b580      	push	{r7, lr}
 801811e:	b08c      	sub	sp, #48	@ 0x30
 8018120:	af00      	add	r7, sp, #0
 8018122:	6078      	str	r0, [r7, #4]
  Custom_STM_App_Notification_evt_t     Notification;
  /* USER CODE BEGIN Custom_STM_Event_Handler_1 */

  /* USER CODE END Custom_STM_Event_Handler_1 */

  return_value = SVCCTL_EvtNotAck;
 8018124:	2300      	movs	r3, #0
 8018126:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 801812a:	687b      	ldr	r3, [r7, #4]
 801812c:	3301      	adds	r3, #1
 801812e:	62bb      	str	r3, [r7, #40]	@ 0x28

  switch (event_pckt->evt)
 8018130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018132:	781b      	ldrb	r3, [r3, #0]
 8018134:	2bff      	cmp	r3, #255	@ 0xff
 8018136:	d16d      	bne.n	8018214 <Custom_STM_Event_Handler+0xf8>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
 8018138:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801813a:	3302      	adds	r3, #2
 801813c:	627b      	str	r3, [r7, #36]	@ 0x24
      switch (blecore_evt->ecode)
 801813e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018140:	881b      	ldrh	r3, [r3, #0]
 8018142:	b29b      	uxth	r3, r3
 8018144:	f6a3 4301 	subw	r3, r3, #3073	@ 0xc01
 8018148:	2b1a      	cmp	r3, #26
 801814a:	d85f      	bhi.n	801820c <Custom_STM_Event_Handler+0xf0>
 801814c:	a201      	add	r2, pc, #4	@ (adr r2, 8018154 <Custom_STM_Event_Handler+0x38>)
 801814e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018152:	bf00      	nop
 8018154:	080181c1 	.word	0x080181c1
 8018158:	0801820d 	.word	0x0801820d
 801815c:	0801820d 	.word	0x0801820d
 8018160:	0801820d 	.word	0x0801820d
 8018164:	0801820d 	.word	0x0801820d
 8018168:	0801820d 	.word	0x0801820d
 801816c:	0801820d 	.word	0x0801820d
 8018170:	0801820d 	.word	0x0801820d
 8018174:	0801820d 	.word	0x0801820d
 8018178:	0801820d 	.word	0x0801820d
 801817c:	0801820d 	.word	0x0801820d
 8018180:	0801820d 	.word	0x0801820d
 8018184:	0801820d 	.word	0x0801820d
 8018188:	0801820d 	.word	0x0801820d
 801818c:	0801820d 	.word	0x0801820d
 8018190:	0801820d 	.word	0x0801820d
 8018194:	0801820d 	.word	0x0801820d
 8018198:	0801820d 	.word	0x0801820d
 801819c:	0801820d 	.word	0x0801820d
 80181a0:	0801820d 	.word	0x0801820d
 80181a4:	0801820d 	.word	0x0801820d
 80181a8:	0801820d 	.word	0x0801820d
 80181ac:	0801820d 	.word	0x0801820d
 80181b0:	0801820d 	.word	0x0801820d
 80181b4:	0801820d 	.word	0x0801820d
 80181b8:	0801820d 	.word	0x0801820d
 80181bc:	080181ef 	.word	0x080181ef
      {
        case ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE:
          /* USER CODE BEGIN EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_BEGIN */

          /* USER CODE END EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_BEGIN */
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
 80181c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80181c2:	3302      	adds	r3, #2
 80181c4:	61fb      	str	r3, [r7, #28]
          if (attribute_modified->Attr_Handle == (CustomContext.CustomCharwriteHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))
 80181c6:	69fb      	ldr	r3, [r7, #28]
 80181c8:	885b      	ldrh	r3, [r3, #2]
 80181ca:	b29b      	uxth	r3, r3
 80181cc:	461a      	mov	r2, r3
 80181ce:	4b15      	ldr	r3, [pc, #84]	@ (8018224 <Custom_STM_Event_Handler+0x108>)
 80181d0:	885b      	ldrh	r3, [r3, #2]
 80181d2:	3301      	adds	r3, #1
 80181d4:	429a      	cmp	r2, r3
 80181d6:	d11b      	bne.n	8018210 <Custom_STM_Event_Handler+0xf4>
          {
            return_value = SVCCTL_EvtAckFlowEnable;
 80181d8:	2301      	movs	r3, #1
 80181da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            /* USER CODE BEGIN CUSTOM_STM_Service_1_Char_1_ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE */
            memcpy((char *) blereceivebuf,(char *)attribute_modified->Attr_Data,64);
 80181de:	69fb      	ldr	r3, [r7, #28]
 80181e0:	3308      	adds	r3, #8
 80181e2:	2240      	movs	r2, #64	@ 0x40
 80181e4:	4619      	mov	r1, r3
 80181e6:	4810      	ldr	r0, [pc, #64]	@ (8018228 <Custom_STM_Event_Handler+0x10c>)
 80181e8:	f003 fb1f 	bl	801b82a <memcpy>
            /* USER CODE END CUSTOM_STM_Service_1_Char_1_ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE */
          } /* if (attribute_modified->Attr_Handle == (CustomContext.CustomCharwriteHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))*/
          /* USER CODE BEGIN EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_END */

          /* USER CODE END EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_END */
          break;
 80181ec:	e010      	b.n	8018210 <Custom_STM_Event_Handler+0xf4>
		case ACI_GATT_NOTIFICATION_COMPLETE_VSEVT_CODE:
        {
          /* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */

          /* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */
          notification_complete = (aci_gatt_notification_complete_event_rp0*)blecore_evt->data;
 80181ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80181f0:	3302      	adds	r3, #2
 80181f2:	623b      	str	r3, [r7, #32]
          Notification.Custom_Evt_Opcode = CUSTOM_STM_NOTIFICATION_COMPLETE_EVT;
 80181f4:	2301      	movs	r3, #1
 80181f6:	723b      	strb	r3, [r7, #8]
          Notification.AttrHandle = notification_complete->Attr_Handle;
 80181f8:	6a3b      	ldr	r3, [r7, #32]
 80181fa:	881b      	ldrh	r3, [r3, #0]
 80181fc:	b29b      	uxth	r3, r3
 80181fe:	833b      	strh	r3, [r7, #24]
          Custom_STM_App_Notification(&Notification);
 8018200:	f107 0308 	add.w	r3, r7, #8
 8018204:	4618      	mov	r0, r3
 8018206:	f7ff ff5a 	bl	80180be <Custom_STM_App_Notification>
          /* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_END */

          /* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_END */
          break;
 801820a:	e002      	b.n	8018212 <Custom_STM_Event_Handler+0xf6>
        /* USER CODE END BLECORE_EVT */
        default:
          /* USER CODE BEGIN EVT_DEFAULT */

          /* USER CODE END EVT_DEFAULT */
          break;
 801820c:	bf00      	nop
 801820e:	e002      	b.n	8018216 <Custom_STM_Event_Handler+0xfa>
          break;
 8018210:	bf00      	nop
      }
      /* USER CODE BEGIN EVT_VENDOR*/

      /* USER CODE END EVT_VENDOR*/
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8018212:	e000      	b.n	8018216 <Custom_STM_Event_Handler+0xfa>

    default:
      /* USER CODE BEGIN EVENT_PCKT*/

      /* USER CODE END EVENT_PCKT*/
      break;
 8018214:	bf00      	nop

  /* USER CODE BEGIN Custom_STM_Event_Handler_2 */

  /* USER CODE END Custom_STM_Event_Handler_2 */

  return(return_value);
 8018216:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}/* end Custom_STM_Event_Handler */
 801821a:	4618      	mov	r0, r3
 801821c:	3730      	adds	r7, #48	@ 0x30
 801821e:	46bd      	mov	sp, r7
 8018220:	bd80      	pop	{r7, pc}
 8018222:	bf00      	nop
 8018224:	20001478 	.word	0x20001478
 8018228:	20000ab8 	.word	0x20000ab8

0801822c <SVCCTL_InitCustomSvc>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void SVCCTL_InitCustomSvc(void)
{
 801822c:	b580      	push	{r7, lr}
 801822e:	b08c      	sub	sp, #48	@ 0x30
 8018230:	af06      	add	r7, sp, #24

  Char_UUID_t  uuid;
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8018232:	2392      	movs	r3, #146	@ 0x92
 8018234:	75fb      	strb	r3, [r7, #23]
  /* USER CODE END SVCCTL_InitCustomSvc_1 */

  /**
   *  Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(Custom_STM_Event_Handler);
 8018236:	4834      	ldr	r0, [pc, #208]	@ (8018308 <SVCCTL_InitCustomSvc+0xdc>)
 8018238:	f7fd ffda 	bl	80161f0 <SVCCTL_RegisterSvcHandler>
   *                              = 3
   *
   * This value doesn't take into account number of descriptors manually added
   * In case of descriptors added, please update the max_attr_record value accordingly in the next SVCCTL_InitService User Section
   */
  max_attr_record = 3;
 801823c:	2303      	movs	r3, #3
 801823e:	75bb      	strb	r3, [r7, #22]
  /* USER CODE BEGIN SVCCTL_InitService */
  /* max_attr_record to be updated if descriptors have been added */

  /* USER CODE END SVCCTL_InitService */

  COPY_BPSERVICE_UUID(uuid.Char_UUID_128);
 8018240:	238f      	movs	r3, #143	@ 0x8f
 8018242:	713b      	strb	r3, [r7, #4]
 8018244:	23e5      	movs	r3, #229	@ 0xe5
 8018246:	717b      	strb	r3, [r7, #5]
 8018248:	23b3      	movs	r3, #179	@ 0xb3
 801824a:	71bb      	strb	r3, [r7, #6]
 801824c:	23d5      	movs	r3, #213	@ 0xd5
 801824e:	71fb      	strb	r3, [r7, #7]
 8018250:	232e      	movs	r3, #46	@ 0x2e
 8018252:	723b      	strb	r3, [r7, #8]
 8018254:	237f      	movs	r3, #127	@ 0x7f
 8018256:	727b      	strb	r3, [r7, #9]
 8018258:	234a      	movs	r3, #74	@ 0x4a
 801825a:	72bb      	strb	r3, [r7, #10]
 801825c:	2398      	movs	r3, #152	@ 0x98
 801825e:	72fb      	strb	r3, [r7, #11]
 8018260:	232a      	movs	r3, #42	@ 0x2a
 8018262:	733b      	strb	r3, [r7, #12]
 8018264:	2348      	movs	r3, #72	@ 0x48
 8018266:	737b      	strb	r3, [r7, #13]
 8018268:	237a      	movs	r3, #122	@ 0x7a
 801826a:	73bb      	strb	r3, [r7, #14]
 801826c:	23cc      	movs	r3, #204	@ 0xcc
 801826e:	73fb      	strb	r3, [r7, #15]
 8018270:	2300      	movs	r3, #0
 8018272:	743b      	strb	r3, [r7, #16]
 8018274:	2300      	movs	r3, #0
 8018276:	747b      	strb	r3, [r7, #17]
 8018278:	2300      	movs	r3, #0
 801827a:	74bb      	strb	r3, [r7, #18]
 801827c:	2300      	movs	r3, #0
 801827e:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_service(UUID_TYPE_128,
 8018280:	7dbb      	ldrb	r3, [r7, #22]
 8018282:	1d39      	adds	r1, r7, #4
 8018284:	4a21      	ldr	r2, [pc, #132]	@ (801830c <SVCCTL_InitCustomSvc+0xe0>)
 8018286:	9200      	str	r2, [sp, #0]
 8018288:	2201      	movs	r2, #1
 801828a:	2002      	movs	r0, #2
 801828c:	f7fd fa24 	bl	80156d8 <aci_gatt_add_service>
 8018290:	4603      	mov	r3, r0
 8018292:	75fb      	strb	r3, [r7, #23]
  }

  /**
   *  charWrite
   */
  COPY_CHARWRITE_UUID(uuid.Char_UUID_128);
 8018294:	2319      	movs	r3, #25
 8018296:	713b      	strb	r3, [r7, #4]
 8018298:	23ed      	movs	r3, #237	@ 0xed
 801829a:	717b      	strb	r3, [r7, #5]
 801829c:	2382      	movs	r3, #130	@ 0x82
 801829e:	71bb      	strb	r3, [r7, #6]
 80182a0:	23ae      	movs	r3, #174	@ 0xae
 80182a2:	71fb      	strb	r3, [r7, #7]
 80182a4:	23ed      	movs	r3, #237	@ 0xed
 80182a6:	723b      	strb	r3, [r7, #8]
 80182a8:	2321      	movs	r3, #33	@ 0x21
 80182aa:	727b      	strb	r3, [r7, #9]
 80182ac:	234c      	movs	r3, #76	@ 0x4c
 80182ae:	72bb      	strb	r3, [r7, #10]
 80182b0:	239d      	movs	r3, #157	@ 0x9d
 80182b2:	72fb      	strb	r3, [r7, #11]
 80182b4:	2341      	movs	r3, #65	@ 0x41
 80182b6:	733b      	strb	r3, [r7, #12]
 80182b8:	2345      	movs	r3, #69	@ 0x45
 80182ba:	737b      	strb	r3, [r7, #13]
 80182bc:	2322      	movs	r3, #34	@ 0x22
 80182be:	73bb      	strb	r3, [r7, #14]
 80182c0:	238e      	movs	r3, #142	@ 0x8e
 80182c2:	73fb      	strb	r3, [r7, #15]
 80182c4:	2300      	movs	r3, #0
 80182c6:	743b      	strb	r3, [r7, #16]
 80182c8:	2300      	movs	r3, #0
 80182ca:	747b      	strb	r3, [r7, #17]
 80182cc:	2300      	movs	r3, #0
 80182ce:	74bb      	strb	r3, [r7, #18]
 80182d0:	2300      	movs	r3, #0
 80182d2:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_char(CustomContext.CustomBpserviceHdle,
 80182d4:	4b0d      	ldr	r3, [pc, #52]	@ (801830c <SVCCTL_InitCustomSvc+0xe0>)
 80182d6:	8818      	ldrh	r0, [r3, #0]
 80182d8:	4b0d      	ldr	r3, [pc, #52]	@ (8018310 <SVCCTL_InitCustomSvc+0xe4>)
 80182da:	881b      	ldrh	r3, [r3, #0]
 80182dc:	1d3a      	adds	r2, r7, #4
 80182de:	490d      	ldr	r1, [pc, #52]	@ (8018314 <SVCCTL_InitCustomSvc+0xe8>)
 80182e0:	9105      	str	r1, [sp, #20]
 80182e2:	2100      	movs	r1, #0
 80182e4:	9104      	str	r1, [sp, #16]
 80182e6:	2110      	movs	r1, #16
 80182e8:	9103      	str	r1, [sp, #12]
 80182ea:	2101      	movs	r1, #1
 80182ec:	9102      	str	r1, [sp, #8]
 80182ee:	2100      	movs	r1, #0
 80182f0:	9101      	str	r1, [sp, #4]
 80182f2:	2108      	movs	r1, #8
 80182f4:	9100      	str	r1, [sp, #0]
 80182f6:	2102      	movs	r1, #2
 80182f8:	f7fd fac4 	bl	8015884 <aci_gatt_add_char>
 80182fc:	4603      	mov	r3, r0
 80182fe:	75fb      	strb	r3, [r7, #23]

  /* USER CODE BEGIN SVCCTL_InitCustomSvc_2 */

  /* USER CODE END SVCCTL_InitCustomSvc_2 */

  return;
 8018300:	bf00      	nop
}
 8018302:	3718      	adds	r7, #24
 8018304:	46bd      	mov	sp, r7
 8018306:	bd80      	pop	{r7, pc}
 8018308:	0801811d 	.word	0x0801811d
 801830c:	20001478 	.word	0x20001478
 8018310:	200000d2 	.word	0x200000d2
 8018314:	2000147a 	.word	0x2000147a

08018318 <LL_PWR_EnableBootC2>:
{
 8018318:	b480      	push	{r7}
 801831a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 801831c:	4b05      	ldr	r3, [pc, #20]	@ (8018334 <LL_PWR_EnableBootC2+0x1c>)
 801831e:	68db      	ldr	r3, [r3, #12]
 8018320:	4a04      	ldr	r2, [pc, #16]	@ (8018334 <LL_PWR_EnableBootC2+0x1c>)
 8018322:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8018326:	60d3      	str	r3, [r2, #12]
}
 8018328:	bf00      	nop
 801832a:	46bd      	mov	sp, r7
 801832c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018330:	4770      	bx	lr
 8018332:	bf00      	nop
 8018334:	58000400 	.word	0x58000400

08018338 <LL_C2_EXTI_EnableEvent_32_63>:
{
 8018338:	b480      	push	{r7}
 801833a:	b083      	sub	sp, #12
 801833c:	af00      	add	r7, sp, #0
 801833e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 8018340:	4b06      	ldr	r3, [pc, #24]	@ (801835c <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8018342:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8018346:	4905      	ldr	r1, [pc, #20]	@ (801835c <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8018348:	687b      	ldr	r3, [r7, #4]
 801834a:	4313      	orrs	r3, r2
 801834c:	f8c1 30d4 	str.w	r3, [r1, #212]	@ 0xd4
}
 8018350:	bf00      	nop
 8018352:	370c      	adds	r7, #12
 8018354:	46bd      	mov	sp, r7
 8018356:	f85d 7b04 	ldr.w	r7, [sp], #4
 801835a:	4770      	bx	lr
 801835c:	58000800 	.word	0x58000800

08018360 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8018360:	b480      	push	{r7}
 8018362:	b083      	sub	sp, #12
 8018364:	af00      	add	r7, sp, #0
 8018366:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8018368:	4b05      	ldr	r3, [pc, #20]	@ (8018380 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 801836a:	6a1a      	ldr	r2, [r3, #32]
 801836c:	4904      	ldr	r1, [pc, #16]	@ (8018380 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 801836e:	687b      	ldr	r3, [r7, #4]
 8018370:	4313      	orrs	r3, r2
 8018372:	620b      	str	r3, [r1, #32]
}
 8018374:	bf00      	nop
 8018376:	370c      	adds	r7, #12
 8018378:	46bd      	mov	sp, r7
 801837a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801837e:	4770      	bx	lr
 8018380:	58000800 	.word	0x58000800

08018384 <LL_AHB3_GRP1_EnableClock>:
{
 8018384:	b480      	push	{r7}
 8018386:	b085      	sub	sp, #20
 8018388:	af00      	add	r7, sp, #0
 801838a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 801838c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8018390:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8018392:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8018396:	687b      	ldr	r3, [r7, #4]
 8018398:	4313      	orrs	r3, r2
 801839a:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 801839c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80183a0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80183a2:	687b      	ldr	r3, [r7, #4]
 80183a4:	4013      	ands	r3, r2
 80183a6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80183a8:	68fb      	ldr	r3, [r7, #12]
}
 80183aa:	bf00      	nop
 80183ac:	3714      	adds	r7, #20
 80183ae:	46bd      	mov	sp, r7
 80183b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80183b4:	4770      	bx	lr

080183b6 <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 80183b6:	b480      	push	{r7}
 80183b8:	b085      	sub	sp, #20
 80183ba:	af00      	add	r7, sp, #0
 80183bc:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 80183be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80183c2:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 80183c6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80183ca:	687b      	ldr	r3, [r7, #4]
 80183cc:	4313      	orrs	r3, r2
 80183ce:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 80183d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80183d6:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 80183da:	687b      	ldr	r3, [r7, #4]
 80183dc:	4013      	ands	r3, r2
 80183de:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80183e0:	68fb      	ldr	r3, [r7, #12]
}
 80183e2:	bf00      	nop
 80183e4:	3714      	adds	r7, #20
 80183e6:	46bd      	mov	sp, r7
 80183e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80183ec:	4770      	bx	lr

080183ee <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 80183ee:	b480      	push	{r7}
 80183f0:	b083      	sub	sp, #12
 80183f2:	af00      	add	r7, sp, #0
 80183f4:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 80183f6:	687b      	ldr	r3, [r7, #4]
 80183f8:	681b      	ldr	r3, [r3, #0]
 80183fa:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80183fe:	687b      	ldr	r3, [r7, #4]
 8018400:	601a      	str	r2, [r3, #0]
}
 8018402:	bf00      	nop
 8018404:	370c      	adds	r7, #12
 8018406:	46bd      	mov	sp, r7
 8018408:	f85d 7b04 	ldr.w	r7, [sp], #4
 801840c:	4770      	bx	lr

0801840e <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 801840e:	b480      	push	{r7}
 8018410:	b083      	sub	sp, #12
 8018412:	af00      	add	r7, sp, #0
 8018414:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 8018416:	687b      	ldr	r3, [r7, #4]
 8018418:	681b      	ldr	r3, [r3, #0]
 801841a:	f043 0201 	orr.w	r2, r3, #1
 801841e:	687b      	ldr	r3, [r7, #4]
 8018420:	601a      	str	r2, [r3, #0]
}
 8018422:	bf00      	nop
 8018424:	370c      	adds	r7, #12
 8018426:	46bd      	mov	sp, r7
 8018428:	f85d 7b04 	ldr.w	r7, [sp], #4
 801842c:	4770      	bx	lr

0801842e <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 801842e:	b480      	push	{r7}
 8018430:	b083      	sub	sp, #12
 8018432:	af00      	add	r7, sp, #0
 8018434:	6078      	str	r0, [r7, #4]
 8018436:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8018438:	687b      	ldr	r3, [r7, #4]
 801843a:	685a      	ldr	r2, [r3, #4]
 801843c:	683b      	ldr	r3, [r7, #0]
 801843e:	041b      	lsls	r3, r3, #16
 8018440:	43db      	mvns	r3, r3
 8018442:	401a      	ands	r2, r3
 8018444:	687b      	ldr	r3, [r7, #4]
 8018446:	605a      	str	r2, [r3, #4]
}
 8018448:	bf00      	nop
 801844a:	370c      	adds	r7, #12
 801844c:	46bd      	mov	sp, r7
 801844e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018452:	4770      	bx	lr

08018454 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8018454:	b480      	push	{r7}
 8018456:	b083      	sub	sp, #12
 8018458:	af00      	add	r7, sp, #0
 801845a:	6078      	str	r0, [r7, #4]
 801845c:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 801845e:	687b      	ldr	r3, [r7, #4]
 8018460:	685a      	ldr	r2, [r3, #4]
 8018462:	683b      	ldr	r3, [r7, #0]
 8018464:	041b      	lsls	r3, r3, #16
 8018466:	431a      	orrs	r2, r3
 8018468:	687b      	ldr	r3, [r7, #4]
 801846a:	605a      	str	r2, [r3, #4]
}
 801846c:	bf00      	nop
 801846e:	370c      	adds	r7, #12
 8018470:	46bd      	mov	sp, r7
 8018472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018476:	4770      	bx	lr

08018478 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8018478:	b480      	push	{r7}
 801847a:	b083      	sub	sp, #12
 801847c:	af00      	add	r7, sp, #0
 801847e:	6078      	str	r0, [r7, #4]
 8018480:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 8018482:	687b      	ldr	r3, [r7, #4]
 8018484:	685a      	ldr	r2, [r3, #4]
 8018486:	683b      	ldr	r3, [r7, #0]
 8018488:	43db      	mvns	r3, r3
 801848a:	401a      	ands	r2, r3
 801848c:	687b      	ldr	r3, [r7, #4]
 801848e:	605a      	str	r2, [r3, #4]
}
 8018490:	bf00      	nop
 8018492:	370c      	adds	r7, #12
 8018494:	46bd      	mov	sp, r7
 8018496:	f85d 7b04 	ldr.w	r7, [sp], #4
 801849a:	4770      	bx	lr

0801849c <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 801849c:	b480      	push	{r7}
 801849e:	b083      	sub	sp, #12
 80184a0:	af00      	add	r7, sp, #0
 80184a2:	6078      	str	r0, [r7, #4]
 80184a4:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 80184a6:	687b      	ldr	r3, [r7, #4]
 80184a8:	683a      	ldr	r2, [r7, #0]
 80184aa:	609a      	str	r2, [r3, #8]
}
 80184ac:	bf00      	nop
 80184ae:	370c      	adds	r7, #12
 80184b0:	46bd      	mov	sp, r7
 80184b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80184b6:	4770      	bx	lr

080184b8 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80184b8:	b480      	push	{r7}
 80184ba:	b083      	sub	sp, #12
 80184bc:	af00      	add	r7, sp, #0
 80184be:	6078      	str	r0, [r7, #4]
 80184c0:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 80184c2:	683b      	ldr	r3, [r7, #0]
 80184c4:	041a      	lsls	r2, r3, #16
 80184c6:	687b      	ldr	r3, [r7, #4]
 80184c8:	609a      	str	r2, [r3, #8]
}
 80184ca:	bf00      	nop
 80184cc:	370c      	adds	r7, #12
 80184ce:	46bd      	mov	sp, r7
 80184d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80184d4:	4770      	bx	lr

080184d6 <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 80184d6:	b480      	push	{r7}
 80184d8:	b083      	sub	sp, #12
 80184da:	af00      	add	r7, sp, #0
 80184dc:	6078      	str	r0, [r7, #4]
 80184de:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 80184e0:	687b      	ldr	r3, [r7, #4]
 80184e2:	68da      	ldr	r2, [r3, #12]
 80184e4:	683b      	ldr	r3, [r7, #0]
 80184e6:	4013      	ands	r3, r2
 80184e8:	683a      	ldr	r2, [r7, #0]
 80184ea:	429a      	cmp	r2, r3
 80184ec:	d101      	bne.n	80184f2 <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 80184ee:	2301      	movs	r3, #1
 80184f0:	e000      	b.n	80184f4 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 80184f2:	2300      	movs	r3, #0
}
 80184f4:	4618      	mov	r0, r3
 80184f6:	370c      	adds	r7, #12
 80184f8:	46bd      	mov	sp, r7
 80184fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80184fe:	4770      	bx	lr

08018500 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8018500:	b480      	push	{r7}
 8018502:	b083      	sub	sp, #12
 8018504:	af00      	add	r7, sp, #0
 8018506:	6078      	str	r0, [r7, #4]
 8018508:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 801850a:	687b      	ldr	r3, [r7, #4]
 801850c:	69da      	ldr	r2, [r3, #28]
 801850e:	683b      	ldr	r3, [r7, #0]
 8018510:	4013      	ands	r3, r2
 8018512:	683a      	ldr	r2, [r7, #0]
 8018514:	429a      	cmp	r2, r3
 8018516:	d101      	bne.n	801851c <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 8018518:	2301      	movs	r3, #1
 801851a:	e000      	b.n	801851e <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 801851c:	2300      	movs	r3, #0
}
 801851e:	4618      	mov	r0, r3
 8018520:	370c      	adds	r7, #12
 8018522:	46bd      	mov	sp, r7
 8018524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018528:	4770      	bx	lr
	...

0801852c <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 801852c:	b580      	push	{r7, lr}
 801852e:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 8018530:	2102      	movs	r1, #2
 8018532:	4818      	ldr	r0, [pc, #96]	@ (8018594 <HW_IPCC_Rx_Handler+0x68>)
 8018534:	f7ff ffe4 	bl	8018500 <LL_C2_IPCC_IsActiveFlag_CHx>
 8018538:	4603      	mov	r3, r0
 801853a:	2b00      	cmp	r3, #0
 801853c:	d008      	beq.n	8018550 <HW_IPCC_Rx_Handler+0x24>
 801853e:	4b15      	ldr	r3, [pc, #84]	@ (8018594 <HW_IPCC_Rx_Handler+0x68>)
 8018540:	685b      	ldr	r3, [r3, #4]
 8018542:	f003 0302 	and.w	r3, r3, #2
 8018546:	2b00      	cmp	r3, #0
 8018548:	d102      	bne.n	8018550 <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 801854a:	f000 f8d5 	bl	80186f8 <HW_IPCC_SYS_EvtHandler>
 801854e:	e01e      	b.n	801858e <HW_IPCC_Rx_Handler+0x62>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 8018550:	2101      	movs	r1, #1
 8018552:	4810      	ldr	r0, [pc, #64]	@ (8018594 <HW_IPCC_Rx_Handler+0x68>)
 8018554:	f7ff ffd4 	bl	8018500 <LL_C2_IPCC_IsActiveFlag_CHx>
 8018558:	4603      	mov	r3, r0
 801855a:	2b00      	cmp	r3, #0
 801855c:	d008      	beq.n	8018570 <HW_IPCC_Rx_Handler+0x44>
 801855e:	4b0d      	ldr	r3, [pc, #52]	@ (8018594 <HW_IPCC_Rx_Handler+0x68>)
 8018560:	685b      	ldr	r3, [r3, #4]
 8018562:	f003 0301 	and.w	r3, r3, #1
 8018566:	2b00      	cmp	r3, #0
 8018568:	d102      	bne.n	8018570 <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_BLE_EvtHandler();
 801856a:	f000 f889 	bl	8018680 <HW_IPCC_BLE_EvtHandler>
 801856e:	e00e      	b.n	801858e <HW_IPCC_Rx_Handler+0x62>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 8018570:	2108      	movs	r1, #8
 8018572:	4808      	ldr	r0, [pc, #32]	@ (8018594 <HW_IPCC_Rx_Handler+0x68>)
 8018574:	f7ff ffc4 	bl	8018500 <LL_C2_IPCC_IsActiveFlag_CHx>
 8018578:	4603      	mov	r3, r0
 801857a:	2b00      	cmp	r3, #0
 801857c:	d008      	beq.n	8018590 <HW_IPCC_Rx_Handler+0x64>
 801857e:	4b05      	ldr	r3, [pc, #20]	@ (8018594 <HW_IPCC_Rx_Handler+0x68>)
 8018580:	685b      	ldr	r3, [r3, #4]
 8018582:	f003 0308 	and.w	r3, r3, #8
 8018586:	2b00      	cmp	r3, #0
 8018588:	d102      	bne.n	8018590 <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_TRACES_EvtHandler();
 801858a:	f000 f901 	bl	8018790 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 801858e:	bf00      	nop
 8018590:	bf00      	nop
}
 8018592:	bd80      	pop	{r7, pc}
 8018594:	58000c00 	.word	0x58000c00

08018598 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 8018598:	b580      	push	{r7, lr}
 801859a:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 801859c:	2102      	movs	r1, #2
 801859e:	4818      	ldr	r0, [pc, #96]	@ (8018600 <HW_IPCC_Tx_Handler+0x68>)
 80185a0:	f7ff ff99 	bl	80184d6 <LL_C1_IPCC_IsActiveFlag_CHx>
 80185a4:	4603      	mov	r3, r0
 80185a6:	2b00      	cmp	r3, #0
 80185a8:	d108      	bne.n	80185bc <HW_IPCC_Tx_Handler+0x24>
 80185aa:	4b15      	ldr	r3, [pc, #84]	@ (8018600 <HW_IPCC_Tx_Handler+0x68>)
 80185ac:	685b      	ldr	r3, [r3, #4]
 80185ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80185b2:	2b00      	cmp	r3, #0
 80185b4:	d102      	bne.n	80185bc <HW_IPCC_Tx_Handler+0x24>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 80185b6:	f000 f893 	bl	80186e0 <HW_IPCC_SYS_CmdEvtHandler>
 80185ba:	e01e      	b.n	80185fa <HW_IPCC_Tx_Handler+0x62>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 80185bc:	2108      	movs	r1, #8
 80185be:	4810      	ldr	r0, [pc, #64]	@ (8018600 <HW_IPCC_Tx_Handler+0x68>)
 80185c0:	f7ff ff89 	bl	80184d6 <LL_C1_IPCC_IsActiveFlag_CHx>
 80185c4:	4603      	mov	r3, r0
 80185c6:	2b00      	cmp	r3, #0
 80185c8:	d108      	bne.n	80185dc <HW_IPCC_Tx_Handler+0x44>
 80185ca:	4b0d      	ldr	r3, [pc, #52]	@ (8018600 <HW_IPCC_Tx_Handler+0x68>)
 80185cc:	685b      	ldr	r3, [r3, #4]
 80185ce:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80185d2:	2b00      	cmp	r3, #0
 80185d4:	d102      	bne.n	80185dc <HW_IPCC_Tx_Handler+0x44>
  {
    HW_IPCC_MM_FreeBufHandler();
 80185d6:	f000 f8bd 	bl	8018754 <HW_IPCC_MM_FreeBufHandler>
 80185da:	e00e      	b.n	80185fa <HW_IPCC_Tx_Handler+0x62>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 80185dc:	2120      	movs	r1, #32
 80185de:	4808      	ldr	r0, [pc, #32]	@ (8018600 <HW_IPCC_Tx_Handler+0x68>)
 80185e0:	f7ff ff79 	bl	80184d6 <LL_C1_IPCC_IsActiveFlag_CHx>
 80185e4:	4603      	mov	r3, r0
 80185e6:	2b00      	cmp	r3, #0
 80185e8:	d108      	bne.n	80185fc <HW_IPCC_Tx_Handler+0x64>
 80185ea:	4b05      	ldr	r3, [pc, #20]	@ (8018600 <HW_IPCC_Tx_Handler+0x68>)
 80185ec:	685b      	ldr	r3, [r3, #4]
 80185ee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80185f2:	2b00      	cmp	r3, #0
 80185f4:	d102      	bne.n	80185fc <HW_IPCC_Tx_Handler+0x64>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 80185f6:	f000 f84f 	bl	8018698 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 80185fa:	bf00      	nop
 80185fc:	bf00      	nop
}
 80185fe:	bd80      	pop	{r7, pc}
 8018600:	58000c00 	.word	0x58000c00

08018604 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 8018604:	b580      	push	{r7, lr}
 8018606:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 8018608:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 801860c:	f7ff fed3 	bl	80183b6 <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 8018610:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8018614:	f7ff fea4 	bl	8018360 <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 8018618:	f44f 7000 	mov.w	r0, #512	@ 0x200
 801861c:	f7ff fe8c 	bl	8018338 <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 8018620:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 8018622:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 8018624:	f7ff fe78 	bl	8018318 <LL_PWR_EnableBootC2>

  return;
 8018628:	bf00      	nop
}
 801862a:	bd80      	pop	{r7, pc}

0801862c <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 801862c:	b580      	push	{r7, lr}
 801862e:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 8018630:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8018634:	f7ff fea6 	bl	8018384 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 8018638:	4806      	ldr	r0, [pc, #24]	@ (8018654 <HW_IPCC_Init+0x28>)
 801863a:	f7ff fee8 	bl	801840e <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 801863e:	4805      	ldr	r0, [pc, #20]	@ (8018654 <HW_IPCC_Init+0x28>)
 8018640:	f7ff fed5 	bl	80183ee <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8018644:	202c      	movs	r0, #44	@ 0x2c
 8018646:	f7f0 f9d8 	bl	80089fa <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 801864a:	202d      	movs	r0, #45	@ 0x2d
 801864c:	f7f0 f9d5 	bl	80089fa <HAL_NVIC_EnableIRQ>

  return;
 8018650:	bf00      	nop
}
 8018652:	bd80      	pop	{r7, pc}
 8018654:	58000c00 	.word	0x58000c00

08018658 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 8018658:	b580      	push	{r7, lr}
 801865a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 801865c:	2101      	movs	r1, #1
 801865e:	4802      	ldr	r0, [pc, #8]	@ (8018668 <HW_IPCC_BLE_Init+0x10>)
 8018660:	f7ff ff0a 	bl	8018478 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8018664:	bf00      	nop
}
 8018666:	bd80      	pop	{r7, pc}
 8018668:	58000c00 	.word	0x58000c00

0801866c <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 801866c:	b580      	push	{r7, lr}
 801866e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 8018670:	2101      	movs	r1, #1
 8018672:	4802      	ldr	r0, [pc, #8]	@ (801867c <HW_IPCC_BLE_SendCmd+0x10>)
 8018674:	f7ff ff20 	bl	80184b8 <LL_C1_IPCC_SetFlag_CHx>

  return;
 8018678:	bf00      	nop
}
 801867a:	bd80      	pop	{r7, pc}
 801867c:	58000c00 	.word	0x58000c00

08018680 <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 8018680:	b580      	push	{r7, lr}
 8018682:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 8018684:	f7fe fa78 	bl	8016b78 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8018688:	2101      	movs	r1, #1
 801868a:	4802      	ldr	r0, [pc, #8]	@ (8018694 <HW_IPCC_BLE_EvtHandler+0x14>)
 801868c:	f7ff ff06 	bl	801849c <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8018690:	bf00      	nop
}
 8018692:	bd80      	pop	{r7, pc}
 8018694:	58000c00 	.word	0x58000c00

08018698 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 8018698:	b580      	push	{r7, lr}
 801869a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 801869c:	2120      	movs	r1, #32
 801869e:	4803      	ldr	r0, [pc, #12]	@ (80186ac <HW_IPCC_BLE_AclDataEvtHandler+0x14>)
 80186a0:	f7ff fed8 	bl	8018454 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_BLE_AclDataAckNot();
 80186a4:	f7fe fa98 	bl	8016bd8 <HW_IPCC_BLE_AclDataAckNot>

  return;
 80186a8:	bf00      	nop
}
 80186aa:	bd80      	pop	{r7, pc}
 80186ac:	58000c00 	.word	0x58000c00

080186b0 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 80186b0:	b580      	push	{r7, lr}
 80186b2:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 80186b4:	2102      	movs	r1, #2
 80186b6:	4802      	ldr	r0, [pc, #8]	@ (80186c0 <HW_IPCC_SYS_Init+0x10>)
 80186b8:	f7ff fede 	bl	8018478 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 80186bc:	bf00      	nop
}
 80186be:	bd80      	pop	{r7, pc}
 80186c0:	58000c00 	.word	0x58000c00

080186c4 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 80186c4:	b580      	push	{r7, lr}
 80186c6:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 80186c8:	2102      	movs	r1, #2
 80186ca:	4804      	ldr	r0, [pc, #16]	@ (80186dc <HW_IPCC_SYS_SendCmd+0x18>)
 80186cc:	f7ff fef4 	bl	80184b8 <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 80186d0:	2102      	movs	r1, #2
 80186d2:	4802      	ldr	r0, [pc, #8]	@ (80186dc <HW_IPCC_SYS_SendCmd+0x18>)
 80186d4:	f7ff feab 	bl	801842e <LL_C1_IPCC_EnableTransmitChannel>

  return;
 80186d8:	bf00      	nop
}
 80186da:	bd80      	pop	{r7, pc}
 80186dc:	58000c00 	.word	0x58000c00

080186e0 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 80186e0:	b580      	push	{r7, lr}
 80186e2:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 80186e4:	2102      	movs	r1, #2
 80186e6:	4803      	ldr	r0, [pc, #12]	@ (80186f4 <HW_IPCC_SYS_CmdEvtHandler+0x14>)
 80186e8:	f7ff feb4 	bl	8018454 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_SYS_CmdEvtNot();
 80186ec:	f7fe fac4 	bl	8016c78 <HW_IPCC_SYS_CmdEvtNot>

  return;
 80186f0:	bf00      	nop
}
 80186f2:	bd80      	pop	{r7, pc}
 80186f4:	58000c00 	.word	0x58000c00

080186f8 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 80186f8:	b580      	push	{r7, lr}
 80186fa:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 80186fc:	f7fe fad2 	bl	8016ca4 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8018700:	2102      	movs	r1, #2
 8018702:	4802      	ldr	r0, [pc, #8]	@ (801870c <HW_IPCC_SYS_EvtHandler+0x14>)
 8018704:	f7ff feca 	bl	801849c <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8018708:	bf00      	nop
}
 801870a:	bd80      	pop	{r7, pc}
 801870c:	58000c00 	.word	0x58000c00

08018710 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 8018710:	b580      	push	{r7, lr}
 8018712:	b082      	sub	sp, #8
 8018714:	af00      	add	r7, sp, #0
 8018716:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 8018718:	2108      	movs	r1, #8
 801871a:	480c      	ldr	r0, [pc, #48]	@ (801874c <HW_IPCC_MM_SendFreeBuf+0x3c>)
 801871c:	f7ff fedb 	bl	80184d6 <LL_C1_IPCC_IsActiveFlag_CHx>
 8018720:	4603      	mov	r3, r0
 8018722:	2b00      	cmp	r3, #0
 8018724:	d007      	beq.n	8018736 <HW_IPCC_MM_SendFreeBuf+0x26>
  {
    FreeBufCb = cb;
 8018726:	4a0a      	ldr	r2, [pc, #40]	@ (8018750 <HW_IPCC_MM_SendFreeBuf+0x40>)
 8018728:	687b      	ldr	r3, [r7, #4]
 801872a:	6013      	str	r3, [r2, #0]
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 801872c:	2108      	movs	r1, #8
 801872e:	4807      	ldr	r0, [pc, #28]	@ (801874c <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8018730:	f7ff fe7d 	bl	801842e <LL_C1_IPCC_EnableTransmitChannel>
    cb();

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  }

  return;
 8018734:	e006      	b.n	8018744 <HW_IPCC_MM_SendFreeBuf+0x34>
    cb();
 8018736:	687b      	ldr	r3, [r7, #4]
 8018738:	4798      	blx	r3
    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 801873a:	2108      	movs	r1, #8
 801873c:	4803      	ldr	r0, [pc, #12]	@ (801874c <HW_IPCC_MM_SendFreeBuf+0x3c>)
 801873e:	f7ff febb 	bl	80184b8 <LL_C1_IPCC_SetFlag_CHx>
  return;
 8018742:	bf00      	nop
}
 8018744:	3708      	adds	r7, #8
 8018746:	46bd      	mov	sp, r7
 8018748:	bd80      	pop	{r7, pc}
 801874a:	bf00      	nop
 801874c:	58000c00 	.word	0x58000c00
 8018750:	2000147c 	.word	0x2000147c

08018754 <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 8018754:	b580      	push	{r7, lr}
 8018756:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8018758:	2108      	movs	r1, #8
 801875a:	4806      	ldr	r0, [pc, #24]	@ (8018774 <HW_IPCC_MM_FreeBufHandler+0x20>)
 801875c:	f7ff fe7a 	bl	8018454 <LL_C1_IPCC_DisableTransmitChannel>

  FreeBufCb();
 8018760:	4b05      	ldr	r3, [pc, #20]	@ (8018778 <HW_IPCC_MM_FreeBufHandler+0x24>)
 8018762:	681b      	ldr	r3, [r3, #0]
 8018764:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8018766:	2108      	movs	r1, #8
 8018768:	4802      	ldr	r0, [pc, #8]	@ (8018774 <HW_IPCC_MM_FreeBufHandler+0x20>)
 801876a:	f7ff fea5 	bl	80184b8 <LL_C1_IPCC_SetFlag_CHx>

  return;
 801876e:	bf00      	nop
}
 8018770:	bd80      	pop	{r7, pc}
 8018772:	bf00      	nop
 8018774:	58000c00 	.word	0x58000c00
 8018778:	2000147c 	.word	0x2000147c

0801877c <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 801877c:	b580      	push	{r7, lr}
 801877e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 8018780:	2108      	movs	r1, #8
 8018782:	4802      	ldr	r0, [pc, #8]	@ (801878c <HW_IPCC_TRACES_Init+0x10>)
 8018784:	f7ff fe78 	bl	8018478 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8018788:	bf00      	nop
}
 801878a:	bd80      	pop	{r7, pc}
 801878c:	58000c00 	.word	0x58000c00

08018790 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 8018790:	b580      	push	{r7, lr}
 8018792:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 8018794:	f7fe fb2e 	bl	8016df4 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 8018798:	2108      	movs	r1, #8
 801879a:	4802      	ldr	r0, [pc, #8]	@ (80187a4 <HW_IPCC_TRACES_EvtHandler+0x14>)
 801879c:	f7ff fe7e 	bl	801849c <LL_C1_IPCC_ClearFlag_CHx>

  return;
 80187a0:	bf00      	nop
}
 80187a2:	bd80      	pop	{r7, pc}
 80187a4:	58000c00 	.word	0x58000c00

080187a8 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 80187a8:	b580      	push	{r7, lr}
 80187aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 80187ac:	2200      	movs	r2, #0
 80187ae:	4912      	ldr	r1, [pc, #72]	@ (80187f8 <MX_USB_Device_Init+0x50>)
 80187b0:	4812      	ldr	r0, [pc, #72]	@ (80187fc <MX_USB_Device_Init+0x54>)
 80187b2:	f7fb f88b 	bl	80138cc <USBD_Init>
 80187b6:	4603      	mov	r3, r0
 80187b8:	2b00      	cmp	r3, #0
 80187ba:	d001      	beq.n	80187c0 <MX_USB_Device_Init+0x18>
    Error_Handler();
 80187bc:	f7ea fc20 	bl	8003000 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 80187c0:	490f      	ldr	r1, [pc, #60]	@ (8018800 <MX_USB_Device_Init+0x58>)
 80187c2:	480e      	ldr	r0, [pc, #56]	@ (80187fc <MX_USB_Device_Init+0x54>)
 80187c4:	f7fb f8b2 	bl	801392c <USBD_RegisterClass>
 80187c8:	4603      	mov	r3, r0
 80187ca:	2b00      	cmp	r3, #0
 80187cc:	d001      	beq.n	80187d2 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 80187ce:	f7ea fc17 	bl	8003000 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 80187d2:	490c      	ldr	r1, [pc, #48]	@ (8018804 <MX_USB_Device_Init+0x5c>)
 80187d4:	4809      	ldr	r0, [pc, #36]	@ (80187fc <MX_USB_Device_Init+0x54>)
 80187d6:	f7fa ffa9 	bl	801372c <USBD_CDC_RegisterInterface>
 80187da:	4603      	mov	r3, r0
 80187dc:	2b00      	cmp	r3, #0
 80187de:	d001      	beq.n	80187e4 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 80187e0:	f7ea fc0e 	bl	8003000 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 80187e4:	4805      	ldr	r0, [pc, #20]	@ (80187fc <MX_USB_Device_Init+0x54>)
 80187e6:	f7fb f8d7 	bl	8013998 <USBD_Start>
 80187ea:	4603      	mov	r3, r0
 80187ec:	2b00      	cmp	r3, #0
 80187ee:	d001      	beq.n	80187f4 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 80187f0:	f7ea fc06 	bl	8003000 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 80187f4:	bf00      	nop
 80187f6:	bd80      	pop	{r7, pc}
 80187f8:	200000e8 	.word	0x200000e8
 80187fc:	20001480 	.word	0x20001480
 8018800:	20000044 	.word	0x20000044
 8018804:	200000d4 	.word	0x200000d4

08018808 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8018808:	b580      	push	{r7, lr}
 801880a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 801880c:	2200      	movs	r2, #0
 801880e:	4905      	ldr	r1, [pc, #20]	@ (8018824 <CDC_Init_FS+0x1c>)
 8018810:	4805      	ldr	r0, [pc, #20]	@ (8018828 <CDC_Init_FS+0x20>)
 8018812:	f7fa ffa5 	bl	8013760 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8018816:	4905      	ldr	r1, [pc, #20]	@ (801882c <CDC_Init_FS+0x24>)
 8018818:	4803      	ldr	r0, [pc, #12]	@ (8018828 <CDC_Init_FS+0x20>)
 801881a:	f7fa ffc3 	bl	80137a4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801881e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8018820:	4618      	mov	r0, r3
 8018822:	bd80      	pop	{r7, pc}
 8018824:	20001f5c 	.word	0x20001f5c
 8018828:	20001480 	.word	0x20001480
 801882c:	2000175c 	.word	0x2000175c

08018830 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8018830:	b480      	push	{r7}
 8018832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8018834:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8018836:	4618      	mov	r0, r3
 8018838:	46bd      	mov	sp, r7
 801883a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801883e:	4770      	bx	lr

08018840 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8018840:	b480      	push	{r7}
 8018842:	b083      	sub	sp, #12
 8018844:	af00      	add	r7, sp, #0
 8018846:	4603      	mov	r3, r0
 8018848:	6039      	str	r1, [r7, #0]
 801884a:	71fb      	strb	r3, [r7, #7]
 801884c:	4613      	mov	r3, r2
 801884e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8018850:	79fb      	ldrb	r3, [r7, #7]
 8018852:	2b23      	cmp	r3, #35	@ 0x23
 8018854:	d84a      	bhi.n	80188ec <CDC_Control_FS+0xac>
 8018856:	a201      	add	r2, pc, #4	@ (adr r2, 801885c <CDC_Control_FS+0x1c>)
 8018858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801885c:	080188ed 	.word	0x080188ed
 8018860:	080188ed 	.word	0x080188ed
 8018864:	080188ed 	.word	0x080188ed
 8018868:	080188ed 	.word	0x080188ed
 801886c:	080188ed 	.word	0x080188ed
 8018870:	080188ed 	.word	0x080188ed
 8018874:	080188ed 	.word	0x080188ed
 8018878:	080188ed 	.word	0x080188ed
 801887c:	080188ed 	.word	0x080188ed
 8018880:	080188ed 	.word	0x080188ed
 8018884:	080188ed 	.word	0x080188ed
 8018888:	080188ed 	.word	0x080188ed
 801888c:	080188ed 	.word	0x080188ed
 8018890:	080188ed 	.word	0x080188ed
 8018894:	080188ed 	.word	0x080188ed
 8018898:	080188ed 	.word	0x080188ed
 801889c:	080188ed 	.word	0x080188ed
 80188a0:	080188ed 	.word	0x080188ed
 80188a4:	080188ed 	.word	0x080188ed
 80188a8:	080188ed 	.word	0x080188ed
 80188ac:	080188ed 	.word	0x080188ed
 80188b0:	080188ed 	.word	0x080188ed
 80188b4:	080188ed 	.word	0x080188ed
 80188b8:	080188ed 	.word	0x080188ed
 80188bc:	080188ed 	.word	0x080188ed
 80188c0:	080188ed 	.word	0x080188ed
 80188c4:	080188ed 	.word	0x080188ed
 80188c8:	080188ed 	.word	0x080188ed
 80188cc:	080188ed 	.word	0x080188ed
 80188d0:	080188ed 	.word	0x080188ed
 80188d4:	080188ed 	.word	0x080188ed
 80188d8:	080188ed 	.word	0x080188ed
 80188dc:	080188ed 	.word	0x080188ed
 80188e0:	080188ed 	.word	0x080188ed
 80188e4:	080188ed 	.word	0x080188ed
 80188e8:	080188ed 	.word	0x080188ed
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80188ec:	bf00      	nop
  }

  return (USBD_OK);
 80188ee:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80188f0:	4618      	mov	r0, r3
 80188f2:	370c      	adds	r7, #12
 80188f4:	46bd      	mov	sp, r7
 80188f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80188fa:	4770      	bx	lr

080188fc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80188fc:	b580      	push	{r7, lr}
 80188fe:	b084      	sub	sp, #16
 8018900:	af00      	add	r7, sp, #0
 8018902:	6078      	str	r0, [r7, #4]
 8018904:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8018906:	6879      	ldr	r1, [r7, #4]
 8018908:	480f      	ldr	r0, [pc, #60]	@ (8018948 <CDC_Receive_FS+0x4c>)
 801890a:	f7fa ff4b 	bl	80137a4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801890e:	480e      	ldr	r0, [pc, #56]	@ (8018948 <CDC_Receive_FS+0x4c>)
 8018910:	f7fa ffa6 	bl	8013860 <USBD_CDC_ReceivePacket>

  memset (usbbuffer, '\0', 64);  // clear the buffer
 8018914:	2240      	movs	r2, #64	@ 0x40
 8018916:	2100      	movs	r1, #0
 8018918:	480c      	ldr	r0, [pc, #48]	@ (801894c <CDC_Receive_FS+0x50>)
 801891a:	f002 fe6a 	bl	801b5f2 <memset>
  uint8_t len = (uint8_t)*Len;
 801891e:	683b      	ldr	r3, [r7, #0]
 8018920:	681b      	ldr	r3, [r3, #0]
 8018922:	73fb      	strb	r3, [r7, #15]
  memcpy((uint8_t *) usbbuffer,(uint8_t *) Buf, len);  // copy the data to the buffer
 8018924:	7bfb      	ldrb	r3, [r7, #15]
 8018926:	461a      	mov	r2, r3
 8018928:	6879      	ldr	r1, [r7, #4]
 801892a:	4808      	ldr	r0, [pc, #32]	@ (801894c <CDC_Receive_FS+0x50>)
 801892c:	f002 ff7d 	bl	801b82a <memcpy>
  memset(Buf, '\0', len);
 8018930:	7bfb      	ldrb	r3, [r7, #15]
 8018932:	461a      	mov	r2, r3
 8018934:	2100      	movs	r1, #0
 8018936:	6878      	ldr	r0, [r7, #4]
 8018938:	f002 fe5b 	bl	801b5f2 <memset>
  return (USBD_OK);
 801893c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 801893e:	4618      	mov	r0, r3
 8018940:	3710      	adds	r7, #16
 8018942:	46bd      	mov	sp, r7
 8018944:	bd80      	pop	{r7, pc}
 8018946:	bf00      	nop
 8018948:	20001480 	.word	0x20001480
 801894c:	20000a0c 	.word	0x20000a0c

08018950 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8018950:	b580      	push	{r7, lr}
 8018952:	b084      	sub	sp, #16
 8018954:	af00      	add	r7, sp, #0
 8018956:	6078      	str	r0, [r7, #4]
 8018958:	460b      	mov	r3, r1
 801895a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 801895c:	2300      	movs	r3, #0
 801895e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8018960:	4b0d      	ldr	r3, [pc, #52]	@ (8018998 <CDC_Transmit_FS+0x48>)
 8018962:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8018966:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8018968:	68bb      	ldr	r3, [r7, #8]
 801896a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801896e:	2b00      	cmp	r3, #0
 8018970:	d001      	beq.n	8018976 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8018972:	2301      	movs	r3, #1
 8018974:	e00b      	b.n	801898e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8018976:	887b      	ldrh	r3, [r7, #2]
 8018978:	461a      	mov	r2, r3
 801897a:	6879      	ldr	r1, [r7, #4]
 801897c:	4806      	ldr	r0, [pc, #24]	@ (8018998 <CDC_Transmit_FS+0x48>)
 801897e:	f7fa feef 	bl	8013760 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8018982:	4805      	ldr	r0, [pc, #20]	@ (8018998 <CDC_Transmit_FS+0x48>)
 8018984:	f7fa ff2c 	bl	80137e0 <USBD_CDC_TransmitPacket>
 8018988:	4603      	mov	r3, r0
 801898a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 801898c:	7bfb      	ldrb	r3, [r7, #15]
}
 801898e:	4618      	mov	r0, r3
 8018990:	3710      	adds	r7, #16
 8018992:	46bd      	mov	sp, r7
 8018994:	bd80      	pop	{r7, pc}
 8018996:	bf00      	nop
 8018998:	20001480 	.word	0x20001480

0801899c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 801899c:	b480      	push	{r7}
 801899e:	b087      	sub	sp, #28
 80189a0:	af00      	add	r7, sp, #0
 80189a2:	60f8      	str	r0, [r7, #12]
 80189a4:	60b9      	str	r1, [r7, #8]
 80189a6:	4613      	mov	r3, r2
 80189a8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80189aa:	2300      	movs	r3, #0
 80189ac:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80189ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80189b2:	4618      	mov	r0, r3
 80189b4:	371c      	adds	r7, #28
 80189b6:	46bd      	mov	sp, r7
 80189b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80189bc:	4770      	bx	lr
	...

080189c0 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80189c0:	b480      	push	{r7}
 80189c2:	b083      	sub	sp, #12
 80189c4:	af00      	add	r7, sp, #0
 80189c6:	4603      	mov	r3, r0
 80189c8:	6039      	str	r1, [r7, #0]
 80189ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 80189cc:	683b      	ldr	r3, [r7, #0]
 80189ce:	2212      	movs	r2, #18
 80189d0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 80189d2:	4b03      	ldr	r3, [pc, #12]	@ (80189e0 <USBD_CDC_DeviceDescriptor+0x20>)
}
 80189d4:	4618      	mov	r0, r3
 80189d6:	370c      	adds	r7, #12
 80189d8:	46bd      	mov	sp, r7
 80189da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80189de:	4770      	bx	lr
 80189e0:	20000108 	.word	0x20000108

080189e4 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80189e4:	b480      	push	{r7}
 80189e6:	b083      	sub	sp, #12
 80189e8:	af00      	add	r7, sp, #0
 80189ea:	4603      	mov	r3, r0
 80189ec:	6039      	str	r1, [r7, #0]
 80189ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80189f0:	683b      	ldr	r3, [r7, #0]
 80189f2:	2204      	movs	r2, #4
 80189f4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80189f6:	4b03      	ldr	r3, [pc, #12]	@ (8018a04 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 80189f8:	4618      	mov	r0, r3
 80189fa:	370c      	adds	r7, #12
 80189fc:	46bd      	mov	sp, r7
 80189fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a02:	4770      	bx	lr
 8018a04:	2000011c 	.word	0x2000011c

08018a08 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018a08:	b580      	push	{r7, lr}
 8018a0a:	b082      	sub	sp, #8
 8018a0c:	af00      	add	r7, sp, #0
 8018a0e:	4603      	mov	r3, r0
 8018a10:	6039      	str	r1, [r7, #0]
 8018a12:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8018a14:	79fb      	ldrb	r3, [r7, #7]
 8018a16:	2b00      	cmp	r3, #0
 8018a18:	d105      	bne.n	8018a26 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8018a1a:	683a      	ldr	r2, [r7, #0]
 8018a1c:	4907      	ldr	r1, [pc, #28]	@ (8018a3c <USBD_CDC_ProductStrDescriptor+0x34>)
 8018a1e:	4808      	ldr	r0, [pc, #32]	@ (8018a40 <USBD_CDC_ProductStrDescriptor+0x38>)
 8018a20:	f7fc f902 	bl	8014c28 <USBD_GetString>
 8018a24:	e004      	b.n	8018a30 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8018a26:	683a      	ldr	r2, [r7, #0]
 8018a28:	4904      	ldr	r1, [pc, #16]	@ (8018a3c <USBD_CDC_ProductStrDescriptor+0x34>)
 8018a2a:	4805      	ldr	r0, [pc, #20]	@ (8018a40 <USBD_CDC_ProductStrDescriptor+0x38>)
 8018a2c:	f7fc f8fc 	bl	8014c28 <USBD_GetString>
  }
  return USBD_StrDesc;
 8018a30:	4b02      	ldr	r3, [pc, #8]	@ (8018a3c <USBD_CDC_ProductStrDescriptor+0x34>)
}
 8018a32:	4618      	mov	r0, r3
 8018a34:	3708      	adds	r7, #8
 8018a36:	46bd      	mov	sp, r7
 8018a38:	bd80      	pop	{r7, pc}
 8018a3a:	bf00      	nop
 8018a3c:	2000275c 	.word	0x2000275c
 8018a40:	080200b0 	.word	0x080200b0

08018a44 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018a44:	b580      	push	{r7, lr}
 8018a46:	b082      	sub	sp, #8
 8018a48:	af00      	add	r7, sp, #0
 8018a4a:	4603      	mov	r3, r0
 8018a4c:	6039      	str	r1, [r7, #0]
 8018a4e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8018a50:	683a      	ldr	r2, [r7, #0]
 8018a52:	4904      	ldr	r1, [pc, #16]	@ (8018a64 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8018a54:	4804      	ldr	r0, [pc, #16]	@ (8018a68 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 8018a56:	f7fc f8e7 	bl	8014c28 <USBD_GetString>
  return USBD_StrDesc;
 8018a5a:	4b02      	ldr	r3, [pc, #8]	@ (8018a64 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8018a5c:	4618      	mov	r0, r3
 8018a5e:	3708      	adds	r7, #8
 8018a60:	46bd      	mov	sp, r7
 8018a62:	bd80      	pop	{r7, pc}
 8018a64:	2000275c 	.word	0x2000275c
 8018a68:	080200c8 	.word	0x080200c8

08018a6c <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018a6c:	b580      	push	{r7, lr}
 8018a6e:	b082      	sub	sp, #8
 8018a70:	af00      	add	r7, sp, #0
 8018a72:	4603      	mov	r3, r0
 8018a74:	6039      	str	r1, [r7, #0]
 8018a76:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8018a78:	683b      	ldr	r3, [r7, #0]
 8018a7a:	221a      	movs	r2, #26
 8018a7c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8018a7e:	f000 f843 	bl	8018b08 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8018a82:	4b02      	ldr	r3, [pc, #8]	@ (8018a8c <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8018a84:	4618      	mov	r0, r3
 8018a86:	3708      	adds	r7, #8
 8018a88:	46bd      	mov	sp, r7
 8018a8a:	bd80      	pop	{r7, pc}
 8018a8c:	20000120 	.word	0x20000120

08018a90 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018a90:	b580      	push	{r7, lr}
 8018a92:	b082      	sub	sp, #8
 8018a94:	af00      	add	r7, sp, #0
 8018a96:	4603      	mov	r3, r0
 8018a98:	6039      	str	r1, [r7, #0]
 8018a9a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8018a9c:	79fb      	ldrb	r3, [r7, #7]
 8018a9e:	2b00      	cmp	r3, #0
 8018aa0:	d105      	bne.n	8018aae <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8018aa2:	683a      	ldr	r2, [r7, #0]
 8018aa4:	4907      	ldr	r1, [pc, #28]	@ (8018ac4 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8018aa6:	4808      	ldr	r0, [pc, #32]	@ (8018ac8 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8018aa8:	f7fc f8be 	bl	8014c28 <USBD_GetString>
 8018aac:	e004      	b.n	8018ab8 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8018aae:	683a      	ldr	r2, [r7, #0]
 8018ab0:	4904      	ldr	r1, [pc, #16]	@ (8018ac4 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8018ab2:	4805      	ldr	r0, [pc, #20]	@ (8018ac8 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8018ab4:	f7fc f8b8 	bl	8014c28 <USBD_GetString>
  }
  return USBD_StrDesc;
 8018ab8:	4b02      	ldr	r3, [pc, #8]	@ (8018ac4 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 8018aba:	4618      	mov	r0, r3
 8018abc:	3708      	adds	r7, #8
 8018abe:	46bd      	mov	sp, r7
 8018ac0:	bd80      	pop	{r7, pc}
 8018ac2:	bf00      	nop
 8018ac4:	2000275c 	.word	0x2000275c
 8018ac8:	080200dc 	.word	0x080200dc

08018acc <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018acc:	b580      	push	{r7, lr}
 8018ace:	b082      	sub	sp, #8
 8018ad0:	af00      	add	r7, sp, #0
 8018ad2:	4603      	mov	r3, r0
 8018ad4:	6039      	str	r1, [r7, #0]
 8018ad6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8018ad8:	79fb      	ldrb	r3, [r7, #7]
 8018ada:	2b00      	cmp	r3, #0
 8018adc:	d105      	bne.n	8018aea <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8018ade:	683a      	ldr	r2, [r7, #0]
 8018ae0:	4907      	ldr	r1, [pc, #28]	@ (8018b00 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8018ae2:	4808      	ldr	r0, [pc, #32]	@ (8018b04 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8018ae4:	f7fc f8a0 	bl	8014c28 <USBD_GetString>
 8018ae8:	e004      	b.n	8018af4 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8018aea:	683a      	ldr	r2, [r7, #0]
 8018aec:	4904      	ldr	r1, [pc, #16]	@ (8018b00 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8018aee:	4805      	ldr	r0, [pc, #20]	@ (8018b04 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8018af0:	f7fc f89a 	bl	8014c28 <USBD_GetString>
  }
  return USBD_StrDesc;
 8018af4:	4b02      	ldr	r3, [pc, #8]	@ (8018b00 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8018af6:	4618      	mov	r0, r3
 8018af8:	3708      	adds	r7, #8
 8018afa:	46bd      	mov	sp, r7
 8018afc:	bd80      	pop	{r7, pc}
 8018afe:	bf00      	nop
 8018b00:	2000275c 	.word	0x2000275c
 8018b04:	080200e8 	.word	0x080200e8

08018b08 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8018b08:	b580      	push	{r7, lr}
 8018b0a:	b084      	sub	sp, #16
 8018b0c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8018b0e:	4b0f      	ldr	r3, [pc, #60]	@ (8018b4c <Get_SerialNum+0x44>)
 8018b10:	681b      	ldr	r3, [r3, #0]
 8018b12:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8018b14:	4b0e      	ldr	r3, [pc, #56]	@ (8018b50 <Get_SerialNum+0x48>)
 8018b16:	681b      	ldr	r3, [r3, #0]
 8018b18:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8018b1a:	4b0e      	ldr	r3, [pc, #56]	@ (8018b54 <Get_SerialNum+0x4c>)
 8018b1c:	681b      	ldr	r3, [r3, #0]
 8018b1e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8018b20:	68fa      	ldr	r2, [r7, #12]
 8018b22:	687b      	ldr	r3, [r7, #4]
 8018b24:	4413      	add	r3, r2
 8018b26:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8018b28:	68fb      	ldr	r3, [r7, #12]
 8018b2a:	2b00      	cmp	r3, #0
 8018b2c:	d009      	beq.n	8018b42 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8018b2e:	2208      	movs	r2, #8
 8018b30:	4909      	ldr	r1, [pc, #36]	@ (8018b58 <Get_SerialNum+0x50>)
 8018b32:	68f8      	ldr	r0, [r7, #12]
 8018b34:	f000 f814 	bl	8018b60 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8018b38:	2204      	movs	r2, #4
 8018b3a:	4908      	ldr	r1, [pc, #32]	@ (8018b5c <Get_SerialNum+0x54>)
 8018b3c:	68b8      	ldr	r0, [r7, #8]
 8018b3e:	f000 f80f 	bl	8018b60 <IntToUnicode>
  }
}
 8018b42:	bf00      	nop
 8018b44:	3710      	adds	r7, #16
 8018b46:	46bd      	mov	sp, r7
 8018b48:	bd80      	pop	{r7, pc}
 8018b4a:	bf00      	nop
 8018b4c:	1fff7590 	.word	0x1fff7590
 8018b50:	1fff7594 	.word	0x1fff7594
 8018b54:	1fff7598 	.word	0x1fff7598
 8018b58:	20000122 	.word	0x20000122
 8018b5c:	20000132 	.word	0x20000132

08018b60 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8018b60:	b480      	push	{r7}
 8018b62:	b087      	sub	sp, #28
 8018b64:	af00      	add	r7, sp, #0
 8018b66:	60f8      	str	r0, [r7, #12]
 8018b68:	60b9      	str	r1, [r7, #8]
 8018b6a:	4613      	mov	r3, r2
 8018b6c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8018b6e:	2300      	movs	r3, #0
 8018b70:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8018b72:	2300      	movs	r3, #0
 8018b74:	75fb      	strb	r3, [r7, #23]
 8018b76:	e027      	b.n	8018bc8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8018b78:	68fb      	ldr	r3, [r7, #12]
 8018b7a:	0f1b      	lsrs	r3, r3, #28
 8018b7c:	2b09      	cmp	r3, #9
 8018b7e:	d80b      	bhi.n	8018b98 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8018b80:	68fb      	ldr	r3, [r7, #12]
 8018b82:	0f1b      	lsrs	r3, r3, #28
 8018b84:	b2da      	uxtb	r2, r3
 8018b86:	7dfb      	ldrb	r3, [r7, #23]
 8018b88:	005b      	lsls	r3, r3, #1
 8018b8a:	4619      	mov	r1, r3
 8018b8c:	68bb      	ldr	r3, [r7, #8]
 8018b8e:	440b      	add	r3, r1
 8018b90:	3230      	adds	r2, #48	@ 0x30
 8018b92:	b2d2      	uxtb	r2, r2
 8018b94:	701a      	strb	r2, [r3, #0]
 8018b96:	e00a      	b.n	8018bae <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8018b98:	68fb      	ldr	r3, [r7, #12]
 8018b9a:	0f1b      	lsrs	r3, r3, #28
 8018b9c:	b2da      	uxtb	r2, r3
 8018b9e:	7dfb      	ldrb	r3, [r7, #23]
 8018ba0:	005b      	lsls	r3, r3, #1
 8018ba2:	4619      	mov	r1, r3
 8018ba4:	68bb      	ldr	r3, [r7, #8]
 8018ba6:	440b      	add	r3, r1
 8018ba8:	3237      	adds	r2, #55	@ 0x37
 8018baa:	b2d2      	uxtb	r2, r2
 8018bac:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8018bae:	68fb      	ldr	r3, [r7, #12]
 8018bb0:	011b      	lsls	r3, r3, #4
 8018bb2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8018bb4:	7dfb      	ldrb	r3, [r7, #23]
 8018bb6:	005b      	lsls	r3, r3, #1
 8018bb8:	3301      	adds	r3, #1
 8018bba:	68ba      	ldr	r2, [r7, #8]
 8018bbc:	4413      	add	r3, r2
 8018bbe:	2200      	movs	r2, #0
 8018bc0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8018bc2:	7dfb      	ldrb	r3, [r7, #23]
 8018bc4:	3301      	adds	r3, #1
 8018bc6:	75fb      	strb	r3, [r7, #23]
 8018bc8:	7dfa      	ldrb	r2, [r7, #23]
 8018bca:	79fb      	ldrb	r3, [r7, #7]
 8018bcc:	429a      	cmp	r2, r3
 8018bce:	d3d3      	bcc.n	8018b78 <IntToUnicode+0x18>
  }
}
 8018bd0:	bf00      	nop
 8018bd2:	bf00      	nop
 8018bd4:	371c      	adds	r7, #28
 8018bd6:	46bd      	mov	sp, r7
 8018bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018bdc:	4770      	bx	lr

08018bde <LL_AHB2_GRP1_EnableClock>:
{
 8018bde:	b480      	push	{r7}
 8018be0:	b085      	sub	sp, #20
 8018be2:	af00      	add	r7, sp, #0
 8018be4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8018be6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8018bea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8018bec:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8018bf0:	687b      	ldr	r3, [r7, #4]
 8018bf2:	4313      	orrs	r3, r2
 8018bf4:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8018bf6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8018bfa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8018bfc:	687b      	ldr	r3, [r7, #4]
 8018bfe:	4013      	ands	r3, r2
 8018c00:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8018c02:	68fb      	ldr	r3, [r7, #12]
}
 8018c04:	bf00      	nop
 8018c06:	3714      	adds	r7, #20
 8018c08:	46bd      	mov	sp, r7
 8018c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c0e:	4770      	bx	lr

08018c10 <LL_APB1_GRP1_EnableClock>:
{
 8018c10:	b480      	push	{r7}
 8018c12:	b085      	sub	sp, #20
 8018c14:	af00      	add	r7, sp, #0
 8018c16:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8018c18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8018c1c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8018c1e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8018c22:	687b      	ldr	r3, [r7, #4]
 8018c24:	4313      	orrs	r3, r2
 8018c26:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8018c28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8018c2c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8018c2e:	687b      	ldr	r3, [r7, #4]
 8018c30:	4013      	ands	r3, r2
 8018c32:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8018c34:	68fb      	ldr	r3, [r7, #12]
}
 8018c36:	bf00      	nop
 8018c38:	3714      	adds	r7, #20
 8018c3a:	46bd      	mov	sp, r7
 8018c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c40:	4770      	bx	lr
	...

08018c44 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018c44:	b580      	push	{r7, lr}
 8018c46:	b088      	sub	sp, #32
 8018c48:	af00      	add	r7, sp, #0
 8018c4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8018c4c:	f107 030c 	add.w	r3, r7, #12
 8018c50:	2200      	movs	r2, #0
 8018c52:	601a      	str	r2, [r3, #0]
 8018c54:	605a      	str	r2, [r3, #4]
 8018c56:	609a      	str	r2, [r3, #8]
 8018c58:	60da      	str	r2, [r3, #12]
 8018c5a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB)
 8018c5c:	687b      	ldr	r3, [r7, #4]
 8018c5e:	681b      	ldr	r3, [r3, #0]
 8018c60:	4a13      	ldr	r2, [pc, #76]	@ (8018cb0 <HAL_PCD_MspInit+0x6c>)
 8018c62:	4293      	cmp	r3, r2
 8018c64:	d120      	bne.n	8018ca8 <HAL_PCD_MspInit+0x64>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8018c66:	2001      	movs	r0, #1
 8018c68:	f7ff ffb9 	bl	8018bde <LL_AHB2_GRP1_EnableClock>
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8018c6c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8018c70:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8018c72:	2302      	movs	r3, #2
 8018c74:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8018c76:	2300      	movs	r3, #0
 8018c78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8018c7a:	2300      	movs	r3, #0
 8018c7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8018c7e:	230a      	movs	r3, #10
 8018c80:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8018c82:	f107 030c 	add.w	r3, r7, #12
 8018c86:	4619      	mov	r1, r3
 8018c88:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8018c8c:	f7f0 fa38 	bl	8009100 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8018c90:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8018c94:	f7ff ffbc 	bl	8018c10 <LL_APB1_GRP1_EnableClock>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 5, 0);
 8018c98:	2200      	movs	r2, #0
 8018c9a:	2105      	movs	r1, #5
 8018c9c:	2014      	movs	r0, #20
 8018c9e:	f7ef fe92 	bl	80089c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8018ca2:	2014      	movs	r0, #20
 8018ca4:	f7ef fea9 	bl	80089fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8018ca8:	bf00      	nop
 8018caa:	3720      	adds	r7, #32
 8018cac:	46bd      	mov	sp, r7
 8018cae:	bd80      	pop	{r7, pc}
 8018cb0:	40006800 	.word	0x40006800

08018cb4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018cb4:	b580      	push	{r7, lr}
 8018cb6:	b082      	sub	sp, #8
 8018cb8:	af00      	add	r7, sp, #0
 8018cba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8018cbc:	687b      	ldr	r3, [r7, #4]
 8018cbe:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 8018cc2:	687b      	ldr	r3, [r7, #4]
 8018cc4:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8018cc8:	4619      	mov	r1, r3
 8018cca:	4610      	mov	r0, r2
 8018ccc:	f7fa feb1 	bl	8013a32 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8018cd0:	bf00      	nop
 8018cd2:	3708      	adds	r7, #8
 8018cd4:	46bd      	mov	sp, r7
 8018cd6:	bd80      	pop	{r7, pc}

08018cd8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018cd8:	b580      	push	{r7, lr}
 8018cda:	b082      	sub	sp, #8
 8018cdc:	af00      	add	r7, sp, #0
 8018cde:	6078      	str	r0, [r7, #4]
 8018ce0:	460b      	mov	r3, r1
 8018ce2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8018ce4:	687b      	ldr	r3, [r7, #4]
 8018ce6:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8018cea:	78fa      	ldrb	r2, [r7, #3]
 8018cec:	6879      	ldr	r1, [r7, #4]
 8018cee:	4613      	mov	r3, r2
 8018cf0:	009b      	lsls	r3, r3, #2
 8018cf2:	4413      	add	r3, r2
 8018cf4:	00db      	lsls	r3, r3, #3
 8018cf6:	440b      	add	r3, r1
 8018cf8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8018cfc:	681a      	ldr	r2, [r3, #0]
 8018cfe:	78fb      	ldrb	r3, [r7, #3]
 8018d00:	4619      	mov	r1, r3
 8018d02:	f7fa feeb 	bl	8013adc <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8018d06:	bf00      	nop
 8018d08:	3708      	adds	r7, #8
 8018d0a:	46bd      	mov	sp, r7
 8018d0c:	bd80      	pop	{r7, pc}

08018d0e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018d0e:	b580      	push	{r7, lr}
 8018d10:	b082      	sub	sp, #8
 8018d12:	af00      	add	r7, sp, #0
 8018d14:	6078      	str	r0, [r7, #4]
 8018d16:	460b      	mov	r3, r1
 8018d18:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8018d1a:	687b      	ldr	r3, [r7, #4]
 8018d1c:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8018d20:	78fa      	ldrb	r2, [r7, #3]
 8018d22:	6879      	ldr	r1, [r7, #4]
 8018d24:	4613      	mov	r3, r2
 8018d26:	009b      	lsls	r3, r3, #2
 8018d28:	4413      	add	r3, r2
 8018d2a:	00db      	lsls	r3, r3, #3
 8018d2c:	440b      	add	r3, r1
 8018d2e:	3324      	adds	r3, #36	@ 0x24
 8018d30:	681a      	ldr	r2, [r3, #0]
 8018d32:	78fb      	ldrb	r3, [r7, #3]
 8018d34:	4619      	mov	r1, r3
 8018d36:	f7fa ff84 	bl	8013c42 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8018d3a:	bf00      	nop
 8018d3c:	3708      	adds	r7, #8
 8018d3e:	46bd      	mov	sp, r7
 8018d40:	bd80      	pop	{r7, pc}

08018d42 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018d42:	b580      	push	{r7, lr}
 8018d44:	b082      	sub	sp, #8
 8018d46:	af00      	add	r7, sp, #0
 8018d48:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8018d4a:	687b      	ldr	r3, [r7, #4]
 8018d4c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018d50:	4618      	mov	r0, r3
 8018d52:	f7fb f8be 	bl	8013ed2 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 8018d56:	bf00      	nop
 8018d58:	3708      	adds	r7, #8
 8018d5a:	46bd      	mov	sp, r7
 8018d5c:	bd80      	pop	{r7, pc}

08018d5e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018d5e:	b580      	push	{r7, lr}
 8018d60:	b084      	sub	sp, #16
 8018d62:	af00      	add	r7, sp, #0
 8018d64:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8018d66:	2301      	movs	r3, #1
 8018d68:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8018d6a:	687b      	ldr	r3, [r7, #4]
 8018d6c:	795b      	ldrb	r3, [r3, #5]
 8018d6e:	2b02      	cmp	r3, #2
 8018d70:	d001      	beq.n	8018d76 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8018d72:	f7ea f945 	bl	8003000 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8018d76:	687b      	ldr	r3, [r7, #4]
 8018d78:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018d7c:	7bfa      	ldrb	r2, [r7, #15]
 8018d7e:	4611      	mov	r1, r2
 8018d80:	4618      	mov	r0, r3
 8018d82:	f7fb f862 	bl	8013e4a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8018d86:	687b      	ldr	r3, [r7, #4]
 8018d88:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018d8c:	4618      	mov	r0, r3
 8018d8e:	f7fb f80a 	bl	8013da6 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8018d92:	bf00      	nop
 8018d94:	3710      	adds	r7, #16
 8018d96:	46bd      	mov	sp, r7
 8018d98:	bd80      	pop	{r7, pc}
	...

08018d9c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018d9c:	b580      	push	{r7, lr}
 8018d9e:	b082      	sub	sp, #8
 8018da0:	af00      	add	r7, sp, #0
 8018da2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8018da4:	687b      	ldr	r3, [r7, #4]
 8018da6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018daa:	4618      	mov	r0, r3
 8018dac:	f7fb f85d 	bl	8013e6a <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8018db0:	687b      	ldr	r3, [r7, #4]
 8018db2:	7a5b      	ldrb	r3, [r3, #9]
 8018db4:	2b00      	cmp	r3, #0
 8018db6:	d005      	beq.n	8018dc4 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8018db8:	4b04      	ldr	r3, [pc, #16]	@ (8018dcc <HAL_PCD_SuspendCallback+0x30>)
 8018dba:	691b      	ldr	r3, [r3, #16]
 8018dbc:	4a03      	ldr	r2, [pc, #12]	@ (8018dcc <HAL_PCD_SuspendCallback+0x30>)
 8018dbe:	f043 0306 	orr.w	r3, r3, #6
 8018dc2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8018dc4:	bf00      	nop
 8018dc6:	3708      	adds	r7, #8
 8018dc8:	46bd      	mov	sp, r7
 8018dca:	bd80      	pop	{r7, pc}
 8018dcc:	e000ed00 	.word	0xe000ed00

08018dd0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018dd0:	b580      	push	{r7, lr}
 8018dd2:	b082      	sub	sp, #8
 8018dd4:	af00      	add	r7, sp, #0
 8018dd6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8018dd8:	687b      	ldr	r3, [r7, #4]
 8018dda:	7a5b      	ldrb	r3, [r3, #9]
 8018ddc:	2b00      	cmp	r3, #0
 8018dde:	d007      	beq.n	8018df0 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8018de0:	4b08      	ldr	r3, [pc, #32]	@ (8018e04 <HAL_PCD_ResumeCallback+0x34>)
 8018de2:	691b      	ldr	r3, [r3, #16]
 8018de4:	4a07      	ldr	r2, [pc, #28]	@ (8018e04 <HAL_PCD_ResumeCallback+0x34>)
 8018de6:	f023 0306 	bic.w	r3, r3, #6
 8018dea:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8018dec:	f000 f9fa 	bl	80191e4 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8018df0:	687b      	ldr	r3, [r7, #4]
 8018df2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018df6:	4618      	mov	r0, r3
 8018df8:	f7fb f853 	bl	8013ea2 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8018dfc:	bf00      	nop
 8018dfe:	3708      	adds	r7, #8
 8018e00:	46bd      	mov	sp, r7
 8018e02:	bd80      	pop	{r7, pc}
 8018e04:	e000ed00 	.word	0xe000ed00

08018e08 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8018e08:	b580      	push	{r7, lr}
 8018e0a:	b082      	sub	sp, #8
 8018e0c:	af00      	add	r7, sp, #0
 8018e0e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8018e10:	4a2c      	ldr	r2, [pc, #176]	@ (8018ec4 <USBD_LL_Init+0xbc>)
 8018e12:	687b      	ldr	r3, [r7, #4]
 8018e14:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8018e18:	687b      	ldr	r3, [r7, #4]
 8018e1a:	4a2a      	ldr	r2, [pc, #168]	@ (8018ec4 <USBD_LL_Init+0xbc>)
 8018e1c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8
/* Enable USB power on Pwrctrl CR2 register. */
  HAL_PWREx_EnableVddUSB();
 8018e20:	f7f2 ff40 	bl	800bca4 <HAL_PWREx_EnableVddUSB>

  hpcd_USB_FS.Instance = USB;
 8018e24:	4b27      	ldr	r3, [pc, #156]	@ (8018ec4 <USBD_LL_Init+0xbc>)
 8018e26:	4a28      	ldr	r2, [pc, #160]	@ (8018ec8 <USBD_LL_Init+0xc0>)
 8018e28:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8018e2a:	4b26      	ldr	r3, [pc, #152]	@ (8018ec4 <USBD_LL_Init+0xbc>)
 8018e2c:	2208      	movs	r2, #8
 8018e2e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8018e30:	4b24      	ldr	r3, [pc, #144]	@ (8018ec4 <USBD_LL_Init+0xbc>)
 8018e32:	2202      	movs	r2, #2
 8018e34:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8018e36:	4b23      	ldr	r3, [pc, #140]	@ (8018ec4 <USBD_LL_Init+0xbc>)
 8018e38:	2202      	movs	r2, #2
 8018e3a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8018e3c:	4b21      	ldr	r3, [pc, #132]	@ (8018ec4 <USBD_LL_Init+0xbc>)
 8018e3e:	2200      	movs	r2, #0
 8018e40:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8018e42:	4b20      	ldr	r3, [pc, #128]	@ (8018ec4 <USBD_LL_Init+0xbc>)
 8018e44:	2200      	movs	r2, #0
 8018e46:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8018e48:	4b1e      	ldr	r3, [pc, #120]	@ (8018ec4 <USBD_LL_Init+0xbc>)
 8018e4a:	2200      	movs	r2, #0
 8018e4c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8018e4e:	4b1d      	ldr	r3, [pc, #116]	@ (8018ec4 <USBD_LL_Init+0xbc>)
 8018e50:	2200      	movs	r2, #0
 8018e52:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8018e54:	481b      	ldr	r0, [pc, #108]	@ (8018ec4 <USBD_LL_Init+0xbc>)
 8018e56:	f7f1 fa05 	bl	800a264 <HAL_PCD_Init>
 8018e5a:	4603      	mov	r3, r0
 8018e5c:	2b00      	cmp	r3, #0
 8018e5e:	d001      	beq.n	8018e64 <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 8018e60:	f7ea f8ce 	bl	8003000 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8018e64:	687b      	ldr	r3, [r7, #4]
 8018e66:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018e6a:	2318      	movs	r3, #24
 8018e6c:	2200      	movs	r2, #0
 8018e6e:	2100      	movs	r1, #0
 8018e70:	f7f2 fe8c 	bl	800bb8c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8018e74:	687b      	ldr	r3, [r7, #4]
 8018e76:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018e7a:	2358      	movs	r3, #88	@ 0x58
 8018e7c:	2200      	movs	r2, #0
 8018e7e:	2180      	movs	r1, #128	@ 0x80
 8018e80:	f7f2 fe84 	bl	800bb8c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8018e84:	687b      	ldr	r3, [r7, #4]
 8018e86:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018e8a:	23c0      	movs	r3, #192	@ 0xc0
 8018e8c:	2200      	movs	r2, #0
 8018e8e:	2181      	movs	r1, #129	@ 0x81
 8018e90:	f7f2 fe7c 	bl	800bb8c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8018e94:	687b      	ldr	r3, [r7, #4]
 8018e96:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018e9a:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8018e9e:	2200      	movs	r2, #0
 8018ea0:	2101      	movs	r1, #1
 8018ea2:	f7f2 fe73 	bl	800bb8c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8018ea6:	687b      	ldr	r3, [r7, #4]
 8018ea8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018eac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8018eb0:	2200      	movs	r2, #0
 8018eb2:	2182      	movs	r1, #130	@ 0x82
 8018eb4:	f7f2 fe6a 	bl	800bb8c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8018eb8:	2300      	movs	r3, #0
}
 8018eba:	4618      	mov	r0, r3
 8018ebc:	3708      	adds	r7, #8
 8018ebe:	46bd      	mov	sp, r7
 8018ec0:	bd80      	pop	{r7, pc}
 8018ec2:	bf00      	nop
 8018ec4:	2000295c 	.word	0x2000295c
 8018ec8:	40006800 	.word	0x40006800

08018ecc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8018ecc:	b580      	push	{r7, lr}
 8018ece:	b084      	sub	sp, #16
 8018ed0:	af00      	add	r7, sp, #0
 8018ed2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018ed4:	2300      	movs	r3, #0
 8018ed6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018ed8:	2300      	movs	r3, #0
 8018eda:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8018edc:	687b      	ldr	r3, [r7, #4]
 8018ede:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018ee2:	4618      	mov	r0, r3
 8018ee4:	f7f1 fa8c 	bl	800a400 <HAL_PCD_Start>
 8018ee8:	4603      	mov	r3, r0
 8018eea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018eec:	7bfb      	ldrb	r3, [r7, #15]
 8018eee:	4618      	mov	r0, r3
 8018ef0:	f000 f97e 	bl	80191f0 <USBD_Get_USB_Status>
 8018ef4:	4603      	mov	r3, r0
 8018ef6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018ef8:	7bbb      	ldrb	r3, [r7, #14]
}
 8018efa:	4618      	mov	r0, r3
 8018efc:	3710      	adds	r7, #16
 8018efe:	46bd      	mov	sp, r7
 8018f00:	bd80      	pop	{r7, pc}

08018f02 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8018f02:	b580      	push	{r7, lr}
 8018f04:	b084      	sub	sp, #16
 8018f06:	af00      	add	r7, sp, #0
 8018f08:	6078      	str	r0, [r7, #4]
 8018f0a:	4608      	mov	r0, r1
 8018f0c:	4611      	mov	r1, r2
 8018f0e:	461a      	mov	r2, r3
 8018f10:	4603      	mov	r3, r0
 8018f12:	70fb      	strb	r3, [r7, #3]
 8018f14:	460b      	mov	r3, r1
 8018f16:	70bb      	strb	r3, [r7, #2]
 8018f18:	4613      	mov	r3, r2
 8018f1a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018f1c:	2300      	movs	r3, #0
 8018f1e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018f20:	2300      	movs	r3, #0
 8018f22:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8018f24:	687b      	ldr	r3, [r7, #4]
 8018f26:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018f2a:	78bb      	ldrb	r3, [r7, #2]
 8018f2c:	883a      	ldrh	r2, [r7, #0]
 8018f2e:	78f9      	ldrb	r1, [r7, #3]
 8018f30:	f7f1 fbd3 	bl	800a6da <HAL_PCD_EP_Open>
 8018f34:	4603      	mov	r3, r0
 8018f36:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018f38:	7bfb      	ldrb	r3, [r7, #15]
 8018f3a:	4618      	mov	r0, r3
 8018f3c:	f000 f958 	bl	80191f0 <USBD_Get_USB_Status>
 8018f40:	4603      	mov	r3, r0
 8018f42:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018f44:	7bbb      	ldrb	r3, [r7, #14]
}
 8018f46:	4618      	mov	r0, r3
 8018f48:	3710      	adds	r7, #16
 8018f4a:	46bd      	mov	sp, r7
 8018f4c:	bd80      	pop	{r7, pc}

08018f4e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018f4e:	b580      	push	{r7, lr}
 8018f50:	b084      	sub	sp, #16
 8018f52:	af00      	add	r7, sp, #0
 8018f54:	6078      	str	r0, [r7, #4]
 8018f56:	460b      	mov	r3, r1
 8018f58:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018f5a:	2300      	movs	r3, #0
 8018f5c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018f5e:	2300      	movs	r3, #0
 8018f60:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8018f62:	687b      	ldr	r3, [r7, #4]
 8018f64:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018f68:	78fa      	ldrb	r2, [r7, #3]
 8018f6a:	4611      	mov	r1, r2
 8018f6c:	4618      	mov	r0, r3
 8018f6e:	f7f1 fc13 	bl	800a798 <HAL_PCD_EP_Close>
 8018f72:	4603      	mov	r3, r0
 8018f74:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018f76:	7bfb      	ldrb	r3, [r7, #15]
 8018f78:	4618      	mov	r0, r3
 8018f7a:	f000 f939 	bl	80191f0 <USBD_Get_USB_Status>
 8018f7e:	4603      	mov	r3, r0
 8018f80:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018f82:	7bbb      	ldrb	r3, [r7, #14]
}
 8018f84:	4618      	mov	r0, r3
 8018f86:	3710      	adds	r7, #16
 8018f88:	46bd      	mov	sp, r7
 8018f8a:	bd80      	pop	{r7, pc}

08018f8c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018f8c:	b580      	push	{r7, lr}
 8018f8e:	b084      	sub	sp, #16
 8018f90:	af00      	add	r7, sp, #0
 8018f92:	6078      	str	r0, [r7, #4]
 8018f94:	460b      	mov	r3, r1
 8018f96:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018f98:	2300      	movs	r3, #0
 8018f9a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018f9c:	2300      	movs	r3, #0
 8018f9e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8018fa0:	687b      	ldr	r3, [r7, #4]
 8018fa2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018fa6:	78fa      	ldrb	r2, [r7, #3]
 8018fa8:	4611      	mov	r1, r2
 8018faa:	4618      	mov	r0, r3
 8018fac:	f7f1 fcbc 	bl	800a928 <HAL_PCD_EP_SetStall>
 8018fb0:	4603      	mov	r3, r0
 8018fb2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018fb4:	7bfb      	ldrb	r3, [r7, #15]
 8018fb6:	4618      	mov	r0, r3
 8018fb8:	f000 f91a 	bl	80191f0 <USBD_Get_USB_Status>
 8018fbc:	4603      	mov	r3, r0
 8018fbe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018fc0:	7bbb      	ldrb	r3, [r7, #14]
}
 8018fc2:	4618      	mov	r0, r3
 8018fc4:	3710      	adds	r7, #16
 8018fc6:	46bd      	mov	sp, r7
 8018fc8:	bd80      	pop	{r7, pc}

08018fca <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018fca:	b580      	push	{r7, lr}
 8018fcc:	b084      	sub	sp, #16
 8018fce:	af00      	add	r7, sp, #0
 8018fd0:	6078      	str	r0, [r7, #4]
 8018fd2:	460b      	mov	r3, r1
 8018fd4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018fd6:	2300      	movs	r3, #0
 8018fd8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018fda:	2300      	movs	r3, #0
 8018fdc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8018fde:	687b      	ldr	r3, [r7, #4]
 8018fe0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018fe4:	78fa      	ldrb	r2, [r7, #3]
 8018fe6:	4611      	mov	r1, r2
 8018fe8:	4618      	mov	r0, r3
 8018fea:	f7f1 fcef 	bl	800a9cc <HAL_PCD_EP_ClrStall>
 8018fee:	4603      	mov	r3, r0
 8018ff0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018ff2:	7bfb      	ldrb	r3, [r7, #15]
 8018ff4:	4618      	mov	r0, r3
 8018ff6:	f000 f8fb 	bl	80191f0 <USBD_Get_USB_Status>
 8018ffa:	4603      	mov	r3, r0
 8018ffc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018ffe:	7bbb      	ldrb	r3, [r7, #14]
}
 8019000:	4618      	mov	r0, r3
 8019002:	3710      	adds	r7, #16
 8019004:	46bd      	mov	sp, r7
 8019006:	bd80      	pop	{r7, pc}

08019008 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8019008:	b480      	push	{r7}
 801900a:	b085      	sub	sp, #20
 801900c:	af00      	add	r7, sp, #0
 801900e:	6078      	str	r0, [r7, #4]
 8019010:	460b      	mov	r3, r1
 8019012:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8019014:	687b      	ldr	r3, [r7, #4]
 8019016:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801901a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 801901c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8019020:	2b00      	cmp	r3, #0
 8019022:	da0b      	bge.n	801903c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8019024:	78fb      	ldrb	r3, [r7, #3]
 8019026:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801902a:	68f9      	ldr	r1, [r7, #12]
 801902c:	4613      	mov	r3, r2
 801902e:	009b      	lsls	r3, r3, #2
 8019030:	4413      	add	r3, r2
 8019032:	00db      	lsls	r3, r3, #3
 8019034:	440b      	add	r3, r1
 8019036:	3312      	adds	r3, #18
 8019038:	781b      	ldrb	r3, [r3, #0]
 801903a:	e00b      	b.n	8019054 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801903c:	78fb      	ldrb	r3, [r7, #3]
 801903e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8019042:	68f9      	ldr	r1, [r7, #12]
 8019044:	4613      	mov	r3, r2
 8019046:	009b      	lsls	r3, r3, #2
 8019048:	4413      	add	r3, r2
 801904a:	00db      	lsls	r3, r3, #3
 801904c:	440b      	add	r3, r1
 801904e:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8019052:	781b      	ldrb	r3, [r3, #0]
  }
}
 8019054:	4618      	mov	r0, r3
 8019056:	3714      	adds	r7, #20
 8019058:	46bd      	mov	sp, r7
 801905a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801905e:	4770      	bx	lr

08019060 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8019060:	b580      	push	{r7, lr}
 8019062:	b084      	sub	sp, #16
 8019064:	af00      	add	r7, sp, #0
 8019066:	6078      	str	r0, [r7, #4]
 8019068:	460b      	mov	r3, r1
 801906a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801906c:	2300      	movs	r3, #0
 801906e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019070:	2300      	movs	r3, #0
 8019072:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8019074:	687b      	ldr	r3, [r7, #4]
 8019076:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801907a:	78fa      	ldrb	r2, [r7, #3]
 801907c:	4611      	mov	r1, r2
 801907e:	4618      	mov	r0, r3
 8019080:	f7f1 fb07 	bl	800a692 <HAL_PCD_SetAddress>
 8019084:	4603      	mov	r3, r0
 8019086:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8019088:	7bfb      	ldrb	r3, [r7, #15]
 801908a:	4618      	mov	r0, r3
 801908c:	f000 f8b0 	bl	80191f0 <USBD_Get_USB_Status>
 8019090:	4603      	mov	r3, r0
 8019092:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019094:	7bbb      	ldrb	r3, [r7, #14]
}
 8019096:	4618      	mov	r0, r3
 8019098:	3710      	adds	r7, #16
 801909a:	46bd      	mov	sp, r7
 801909c:	bd80      	pop	{r7, pc}

0801909e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801909e:	b580      	push	{r7, lr}
 80190a0:	b086      	sub	sp, #24
 80190a2:	af00      	add	r7, sp, #0
 80190a4:	60f8      	str	r0, [r7, #12]
 80190a6:	607a      	str	r2, [r7, #4]
 80190a8:	603b      	str	r3, [r7, #0]
 80190aa:	460b      	mov	r3, r1
 80190ac:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80190ae:	2300      	movs	r3, #0
 80190b0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80190b2:	2300      	movs	r3, #0
 80190b4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80190b6:	68fb      	ldr	r3, [r7, #12]
 80190b8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80190bc:	7af9      	ldrb	r1, [r7, #11]
 80190be:	683b      	ldr	r3, [r7, #0]
 80190c0:	687a      	ldr	r2, [r7, #4]
 80190c2:	f7f1 fbfa 	bl	800a8ba <HAL_PCD_EP_Transmit>
 80190c6:	4603      	mov	r3, r0
 80190c8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80190ca:	7dfb      	ldrb	r3, [r7, #23]
 80190cc:	4618      	mov	r0, r3
 80190ce:	f000 f88f 	bl	80191f0 <USBD_Get_USB_Status>
 80190d2:	4603      	mov	r3, r0
 80190d4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80190d6:	7dbb      	ldrb	r3, [r7, #22]
}
 80190d8:	4618      	mov	r0, r3
 80190da:	3718      	adds	r7, #24
 80190dc:	46bd      	mov	sp, r7
 80190de:	bd80      	pop	{r7, pc}

080190e0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80190e0:	b580      	push	{r7, lr}
 80190e2:	b086      	sub	sp, #24
 80190e4:	af00      	add	r7, sp, #0
 80190e6:	60f8      	str	r0, [r7, #12]
 80190e8:	607a      	str	r2, [r7, #4]
 80190ea:	603b      	str	r3, [r7, #0]
 80190ec:	460b      	mov	r3, r1
 80190ee:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80190f0:	2300      	movs	r3, #0
 80190f2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80190f4:	2300      	movs	r3, #0
 80190f6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80190f8:	68fb      	ldr	r3, [r7, #12]
 80190fa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80190fe:	7af9      	ldrb	r1, [r7, #11]
 8019100:	683b      	ldr	r3, [r7, #0]
 8019102:	687a      	ldr	r2, [r7, #4]
 8019104:	f7f1 fb90 	bl	800a828 <HAL_PCD_EP_Receive>
 8019108:	4603      	mov	r3, r0
 801910a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801910c:	7dfb      	ldrb	r3, [r7, #23]
 801910e:	4618      	mov	r0, r3
 8019110:	f000 f86e 	bl	80191f0 <USBD_Get_USB_Status>
 8019114:	4603      	mov	r3, r0
 8019116:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8019118:	7dbb      	ldrb	r3, [r7, #22]
}
 801911a:	4618      	mov	r0, r3
 801911c:	3718      	adds	r7, #24
 801911e:	46bd      	mov	sp, r7
 8019120:	bd80      	pop	{r7, pc}

08019122 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8019122:	b580      	push	{r7, lr}
 8019124:	b082      	sub	sp, #8
 8019126:	af00      	add	r7, sp, #0
 8019128:	6078      	str	r0, [r7, #4]
 801912a:	460b      	mov	r3, r1
 801912c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801912e:	687b      	ldr	r3, [r7, #4]
 8019130:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8019134:	78fa      	ldrb	r2, [r7, #3]
 8019136:	4611      	mov	r1, r2
 8019138:	4618      	mov	r0, r3
 801913a:	f7f1 fba6 	bl	800a88a <HAL_PCD_EP_GetRxCount>
 801913e:	4603      	mov	r3, r0
}
 8019140:	4618      	mov	r0, r3
 8019142:	3708      	adds	r7, #8
 8019144:	46bd      	mov	sp, r7
 8019146:	bd80      	pop	{r7, pc}

08019148 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019148:	b580      	push	{r7, lr}
 801914a:	b082      	sub	sp, #8
 801914c:	af00      	add	r7, sp, #0
 801914e:	6078      	str	r0, [r7, #4]
 8019150:	460b      	mov	r3, r1
 8019152:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8019154:	78fb      	ldrb	r3, [r7, #3]
 8019156:	2b00      	cmp	r3, #0
 8019158:	d002      	beq.n	8019160 <HAL_PCDEx_LPM_Callback+0x18>
 801915a:	2b01      	cmp	r3, #1
 801915c:	d013      	beq.n	8019186 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 801915e:	e023      	b.n	80191a8 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8019160:	687b      	ldr	r3, [r7, #4]
 8019162:	7a5b      	ldrb	r3, [r3, #9]
 8019164:	2b00      	cmp	r3, #0
 8019166:	d007      	beq.n	8019178 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8019168:	f000 f83c 	bl	80191e4 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801916c:	4b10      	ldr	r3, [pc, #64]	@ (80191b0 <HAL_PCDEx_LPM_Callback+0x68>)
 801916e:	691b      	ldr	r3, [r3, #16]
 8019170:	4a0f      	ldr	r2, [pc, #60]	@ (80191b0 <HAL_PCDEx_LPM_Callback+0x68>)
 8019172:	f023 0306 	bic.w	r3, r3, #6
 8019176:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8019178:	687b      	ldr	r3, [r7, #4]
 801917a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801917e:	4618      	mov	r0, r3
 8019180:	f7fa fe8f 	bl	8013ea2 <USBD_LL_Resume>
    break;
 8019184:	e010      	b.n	80191a8 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8019186:	687b      	ldr	r3, [r7, #4]
 8019188:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801918c:	4618      	mov	r0, r3
 801918e:	f7fa fe6c 	bl	8013e6a <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8019192:	687b      	ldr	r3, [r7, #4]
 8019194:	7a5b      	ldrb	r3, [r3, #9]
 8019196:	2b00      	cmp	r3, #0
 8019198:	d005      	beq.n	80191a6 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801919a:	4b05      	ldr	r3, [pc, #20]	@ (80191b0 <HAL_PCDEx_LPM_Callback+0x68>)
 801919c:	691b      	ldr	r3, [r3, #16]
 801919e:	4a04      	ldr	r2, [pc, #16]	@ (80191b0 <HAL_PCDEx_LPM_Callback+0x68>)
 80191a0:	f043 0306 	orr.w	r3, r3, #6
 80191a4:	6113      	str	r3, [r2, #16]
    break;
 80191a6:	bf00      	nop
}
 80191a8:	bf00      	nop
 80191aa:	3708      	adds	r7, #8
 80191ac:	46bd      	mov	sp, r7
 80191ae:	bd80      	pop	{r7, pc}
 80191b0:	e000ed00 	.word	0xe000ed00

080191b4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80191b4:	b480      	push	{r7}
 80191b6:	b083      	sub	sp, #12
 80191b8:	af00      	add	r7, sp, #0
 80191ba:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80191bc:	4b03      	ldr	r3, [pc, #12]	@ (80191cc <USBD_static_malloc+0x18>)
}
 80191be:	4618      	mov	r0, r3
 80191c0:	370c      	adds	r7, #12
 80191c2:	46bd      	mov	sp, r7
 80191c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80191c8:	4770      	bx	lr
 80191ca:	bf00      	nop
 80191cc:	20002c38 	.word	0x20002c38

080191d0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80191d0:	b480      	push	{r7}
 80191d2:	b083      	sub	sp, #12
 80191d4:	af00      	add	r7, sp, #0
 80191d6:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 80191d8:	bf00      	nop
 80191da:	370c      	adds	r7, #12
 80191dc:	46bd      	mov	sp, r7
 80191de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80191e2:	4770      	bx	lr

080191e4 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80191e4:	b580      	push	{r7, lr}
 80191e6:	af00      	add	r7, sp, #0
  SystemClock_Config();
 80191e8:	f7e9 fe6c 	bl	8002ec4 <SystemClock_Config>
}
 80191ec:	bf00      	nop
 80191ee:	bd80      	pop	{r7, pc}

080191f0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80191f0:	b480      	push	{r7}
 80191f2:	b085      	sub	sp, #20
 80191f4:	af00      	add	r7, sp, #0
 80191f6:	4603      	mov	r3, r0
 80191f8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80191fa:	2300      	movs	r3, #0
 80191fc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80191fe:	79fb      	ldrb	r3, [r7, #7]
 8019200:	2b03      	cmp	r3, #3
 8019202:	d817      	bhi.n	8019234 <USBD_Get_USB_Status+0x44>
 8019204:	a201      	add	r2, pc, #4	@ (adr r2, 801920c <USBD_Get_USB_Status+0x1c>)
 8019206:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801920a:	bf00      	nop
 801920c:	0801921d 	.word	0x0801921d
 8019210:	08019223 	.word	0x08019223
 8019214:	08019229 	.word	0x08019229
 8019218:	0801922f 	.word	0x0801922f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 801921c:	2300      	movs	r3, #0
 801921e:	73fb      	strb	r3, [r7, #15]
    break;
 8019220:	e00b      	b.n	801923a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8019222:	2303      	movs	r3, #3
 8019224:	73fb      	strb	r3, [r7, #15]
    break;
 8019226:	e008      	b.n	801923a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8019228:	2301      	movs	r3, #1
 801922a:	73fb      	strb	r3, [r7, #15]
    break;
 801922c:	e005      	b.n	801923a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801922e:	2303      	movs	r3, #3
 8019230:	73fb      	strb	r3, [r7, #15]
    break;
 8019232:	e002      	b.n	801923a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8019234:	2303      	movs	r3, #3
 8019236:	73fb      	strb	r3, [r7, #15]
    break;
 8019238:	bf00      	nop
  }
  return usb_status;
 801923a:	7bfb      	ldrb	r3, [r7, #15]
}
 801923c:	4618      	mov	r0, r3
 801923e:	3714      	adds	r7, #20
 8019240:	46bd      	mov	sp, r7
 8019242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019246:	4770      	bx	lr

08019248 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 8019248:	b480      	push	{r7}
 801924a:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 801924c:	4b05      	ldr	r3, [pc, #20]	@ (8019264 <UTIL_LPM_Init+0x1c>)
 801924e:	2200      	movs	r2, #0
 8019250:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 8019252:	4b05      	ldr	r3, [pc, #20]	@ (8019268 <UTIL_LPM_Init+0x20>)
 8019254:	2200      	movs	r2, #0
 8019256:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 8019258:	bf00      	nop
 801925a:	46bd      	mov	sp, r7
 801925c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019260:	4770      	bx	lr
 8019262:	bf00      	nop
 8019264:	20002e58 	.word	0x20002e58
 8019268:	20002e5c 	.word	0x20002e5c

0801926c <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801926c:	b480      	push	{r7}
 801926e:	b087      	sub	sp, #28
 8019270:	af00      	add	r7, sp, #0
 8019272:	6078      	str	r0, [r7, #4]
 8019274:	460b      	mov	r3, r1
 8019276:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019278:	f3ef 8310 	mrs	r3, PRIMASK
 801927c:	613b      	str	r3, [r7, #16]
  return(result);
 801927e:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8019280:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8019282:	b672      	cpsid	i
}
 8019284:	bf00      	nop
  
  switch(state)
 8019286:	78fb      	ldrb	r3, [r7, #3]
 8019288:	2b00      	cmp	r3, #0
 801928a:	d008      	beq.n	801929e <UTIL_LPM_SetOffMode+0x32>
 801928c:	2b01      	cmp	r3, #1
 801928e:	d10e      	bne.n	80192ae <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 8019290:	4b0d      	ldr	r3, [pc, #52]	@ (80192c8 <UTIL_LPM_SetOffMode+0x5c>)
 8019292:	681a      	ldr	r2, [r3, #0]
 8019294:	687b      	ldr	r3, [r7, #4]
 8019296:	4313      	orrs	r3, r2
 8019298:	4a0b      	ldr	r2, [pc, #44]	@ (80192c8 <UTIL_LPM_SetOffMode+0x5c>)
 801929a:	6013      	str	r3, [r2, #0]
      break;
 801929c:	e008      	b.n	80192b0 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 801929e:	687b      	ldr	r3, [r7, #4]
 80192a0:	43da      	mvns	r2, r3
 80192a2:	4b09      	ldr	r3, [pc, #36]	@ (80192c8 <UTIL_LPM_SetOffMode+0x5c>)
 80192a4:	681b      	ldr	r3, [r3, #0]
 80192a6:	4013      	ands	r3, r2
 80192a8:	4a07      	ldr	r2, [pc, #28]	@ (80192c8 <UTIL_LPM_SetOffMode+0x5c>)
 80192aa:	6013      	str	r3, [r2, #0]
      break;
 80192ac:	e000      	b.n	80192b0 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 80192ae:	bf00      	nop
 80192b0:	697b      	ldr	r3, [r7, #20]
 80192b2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80192b4:	68fb      	ldr	r3, [r7, #12]
 80192b6:	f383 8810 	msr	PRIMASK, r3
}
 80192ba:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 80192bc:	bf00      	nop
 80192be:	371c      	adds	r7, #28
 80192c0:	46bd      	mov	sp, r7
 80192c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80192c6:	4770      	bx	lr
 80192c8:	20002e5c 	.word	0x20002e5c

080192cc <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 80192cc:	b580      	push	{r7, lr}
 80192ce:	b090      	sub	sp, #64	@ 0x40
 80192d0:	af00      	add	r7, sp, #0
 80192d2:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 80192d4:	4b73      	ldr	r3, [pc, #460]	@ (80194a4 <UTIL_SEQ_Run+0x1d8>)
 80192d6:	681b      	ldr	r3, [r3, #0]
 80192d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 80192da:	4b72      	ldr	r3, [pc, #456]	@ (80194a4 <UTIL_SEQ_Run+0x1d8>)
 80192dc:	681a      	ldr	r2, [r3, #0]
 80192de:	687b      	ldr	r3, [r7, #4]
 80192e0:	4013      	ands	r3, r2
 80192e2:	4a70      	ldr	r2, [pc, #448]	@ (80194a4 <UTIL_SEQ_Run+0x1d8>)
 80192e4:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 80192e6:	4b70      	ldr	r3, [pc, #448]	@ (80194a8 <UTIL_SEQ_Run+0x1dc>)
 80192e8:	681b      	ldr	r3, [r3, #0]
 80192ea:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 80192ec:	4b6f      	ldr	r3, [pc, #444]	@ (80194ac <UTIL_SEQ_Run+0x1e0>)
 80192ee:	681b      	ldr	r3, [r3, #0]
 80192f0:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 80192f2:	4b6f      	ldr	r3, [pc, #444]	@ (80194b0 <UTIL_SEQ_Run+0x1e4>)
 80192f4:	681b      	ldr	r3, [r3, #0]
 80192f6:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 80192f8:	4b6e      	ldr	r3, [pc, #440]	@ (80194b4 <UTIL_SEQ_Run+0x1e8>)
 80192fa:	681b      	ldr	r3, [r3, #0]
 80192fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 80192fe:	e08d      	b.n	801941c <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 8019300:	2300      	movs	r3, #0
 8019302:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8019304:	e002      	b.n	801930c <UTIL_SEQ_Run+0x40>
    {
      counter++;
 8019306:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019308:	3301      	adds	r3, #1
 801930a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801930c:	4a6a      	ldr	r2, [pc, #424]	@ (80194b8 <UTIL_SEQ_Run+0x1ec>)
 801930e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019310:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8019314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019316:	401a      	ands	r2, r3
 8019318:	4b62      	ldr	r3, [pc, #392]	@ (80194a4 <UTIL_SEQ_Run+0x1d8>)
 801931a:	681b      	ldr	r3, [r3, #0]
 801931c:	4013      	ands	r3, r2
 801931e:	2b00      	cmp	r3, #0
 8019320:	d0f1      	beq.n	8019306 <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 8019322:	4a65      	ldr	r2, [pc, #404]	@ (80194b8 <UTIL_SEQ_Run+0x1ec>)
 8019324:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019326:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801932a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801932c:	401a      	ands	r2, r3
 801932e:	4b5d      	ldr	r3, [pc, #372]	@ (80194a4 <UTIL_SEQ_Run+0x1d8>)
 8019330:	681b      	ldr	r3, [r3, #0]
 8019332:	4013      	ands	r3, r2
 8019334:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 8019336:	4a60      	ldr	r2, [pc, #384]	@ (80194b8 <UTIL_SEQ_Run+0x1ec>)
 8019338:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801933a:	00db      	lsls	r3, r3, #3
 801933c:	4413      	add	r3, r2
 801933e:	685a      	ldr	r2, [r3, #4]
 8019340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019342:	4013      	ands	r3, r2
 8019344:	2b00      	cmp	r3, #0
 8019346:	d106      	bne.n	8019356 <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 8019348:	4a5b      	ldr	r2, [pc, #364]	@ (80194b8 <UTIL_SEQ_Run+0x1ec>)
 801934a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801934c:	00db      	lsls	r3, r3, #3
 801934e:	4413      	add	r3, r2
 8019350:	f04f 32ff 	mov.w	r2, #4294967295
 8019354:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 8019356:	4a58      	ldr	r2, [pc, #352]	@ (80194b8 <UTIL_SEQ_Run+0x1ec>)
 8019358:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801935a:	00db      	lsls	r3, r3, #3
 801935c:	4413      	add	r3, r2
 801935e:	685a      	ldr	r2, [r3, #4]
 8019360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019362:	4013      	ands	r3, r2
 8019364:	4618      	mov	r0, r3
 8019366:	f000 f9b3 	bl	80196d0 <SEQ_BitPosition>
 801936a:	4603      	mov	r3, r0
 801936c:	461a      	mov	r2, r3
 801936e:	4b53      	ldr	r3, [pc, #332]	@ (80194bc <UTIL_SEQ_Run+0x1f0>)
 8019370:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 8019372:	4a51      	ldr	r2, [pc, #324]	@ (80194b8 <UTIL_SEQ_Run+0x1ec>)
 8019374:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019376:	00db      	lsls	r3, r3, #3
 8019378:	4413      	add	r3, r2
 801937a:	685a      	ldr	r2, [r3, #4]
 801937c:	4b4f      	ldr	r3, [pc, #316]	@ (80194bc <UTIL_SEQ_Run+0x1f0>)
 801937e:	681b      	ldr	r3, [r3, #0]
 8019380:	2101      	movs	r1, #1
 8019382:	fa01 f303 	lsl.w	r3, r1, r3
 8019386:	43db      	mvns	r3, r3
 8019388:	401a      	ands	r2, r3
 801938a:	494b      	ldr	r1, [pc, #300]	@ (80194b8 <UTIL_SEQ_Run+0x1ec>)
 801938c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801938e:	00db      	lsls	r3, r3, #3
 8019390:	440b      	add	r3, r1
 8019392:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019394:	f3ef 8310 	mrs	r3, PRIMASK
 8019398:	61bb      	str	r3, [r7, #24]
  return(result);
 801939a:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801939c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 801939e:	b672      	cpsid	i
}
 80193a0:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 80193a2:	4b46      	ldr	r3, [pc, #280]	@ (80194bc <UTIL_SEQ_Run+0x1f0>)
 80193a4:	681b      	ldr	r3, [r3, #0]
 80193a6:	2201      	movs	r2, #1
 80193a8:	fa02 f303 	lsl.w	r3, r2, r3
 80193ac:	43da      	mvns	r2, r3
 80193ae:	4b3e      	ldr	r3, [pc, #248]	@ (80194a8 <UTIL_SEQ_Run+0x1dc>)
 80193b0:	681b      	ldr	r3, [r3, #0]
 80193b2:	4013      	ands	r3, r2
 80193b4:	4a3c      	ldr	r2, [pc, #240]	@ (80194a8 <UTIL_SEQ_Run+0x1dc>)
 80193b6:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 80193b8:	2301      	movs	r3, #1
 80193ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80193bc:	e013      	b.n	80193e6 <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 80193be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80193c0:	3b01      	subs	r3, #1
 80193c2:	4a3d      	ldr	r2, [pc, #244]	@ (80194b8 <UTIL_SEQ_Run+0x1ec>)
 80193c4:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 80193c8:	4b3c      	ldr	r3, [pc, #240]	@ (80194bc <UTIL_SEQ_Run+0x1f0>)
 80193ca:	681b      	ldr	r3, [r3, #0]
 80193cc:	2201      	movs	r2, #1
 80193ce:	fa02 f303 	lsl.w	r3, r2, r3
 80193d2:	43da      	mvns	r2, r3
 80193d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80193d6:	3b01      	subs	r3, #1
 80193d8:	400a      	ands	r2, r1
 80193da:	4937      	ldr	r1, [pc, #220]	@ (80194b8 <UTIL_SEQ_Run+0x1ec>)
 80193dc:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 80193e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80193e2:	3b01      	subs	r3, #1
 80193e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80193e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80193e8:	2b00      	cmp	r3, #0
 80193ea:	d1e8      	bne.n	80193be <UTIL_SEQ_Run+0xf2>
 80193ec:	6a3b      	ldr	r3, [r7, #32]
 80193ee:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80193f0:	697b      	ldr	r3, [r7, #20]
 80193f2:	f383 8810 	msr	PRIMASK, r3
}
 80193f6:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 80193f8:	4b30      	ldr	r3, [pc, #192]	@ (80194bc <UTIL_SEQ_Run+0x1f0>)
 80193fa:	681b      	ldr	r3, [r3, #0]
 80193fc:	4a30      	ldr	r2, [pc, #192]	@ (80194c0 <UTIL_SEQ_Run+0x1f4>)
 80193fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8019402:	4798      	blx	r3

    local_taskset = TaskSet;
 8019404:	4b28      	ldr	r3, [pc, #160]	@ (80194a8 <UTIL_SEQ_Run+0x1dc>)
 8019406:	681b      	ldr	r3, [r3, #0]
 8019408:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 801940a:	4b28      	ldr	r3, [pc, #160]	@ (80194ac <UTIL_SEQ_Run+0x1e0>)
 801940c:	681b      	ldr	r3, [r3, #0]
 801940e:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 8019410:	4b27      	ldr	r3, [pc, #156]	@ (80194b0 <UTIL_SEQ_Run+0x1e4>)
 8019412:	681b      	ldr	r3, [r3, #0]
 8019414:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 8019416:	4b27      	ldr	r3, [pc, #156]	@ (80194b4 <UTIL_SEQ_Run+0x1e8>)
 8019418:	681b      	ldr	r3, [r3, #0]
 801941a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801941c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801941e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019420:	401a      	ands	r2, r3
 8019422:	4b20      	ldr	r3, [pc, #128]	@ (80194a4 <UTIL_SEQ_Run+0x1d8>)
 8019424:	681b      	ldr	r3, [r3, #0]
 8019426:	4013      	ands	r3, r2
 8019428:	2b00      	cmp	r3, #0
 801942a:	d005      	beq.n	8019438 <UTIL_SEQ_Run+0x16c>
 801942c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801942e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019430:	4013      	ands	r3, r2
 8019432:	2b00      	cmp	r3, #0
 8019434:	f43f af64 	beq.w	8019300 <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 8019438:	4b20      	ldr	r3, [pc, #128]	@ (80194bc <UTIL_SEQ_Run+0x1f0>)
 801943a:	f04f 32ff 	mov.w	r2, #4294967295
 801943e:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 8019440:	f000 f938 	bl	80196b4 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019444:	f3ef 8310 	mrs	r3, PRIMASK
 8019448:	613b      	str	r3, [r7, #16]
  return(result);
 801944a:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 801944c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801944e:	b672      	cpsid	i
}
 8019450:	bf00      	nop
  local_taskset = TaskSet;
 8019452:	4b15      	ldr	r3, [pc, #84]	@ (80194a8 <UTIL_SEQ_Run+0x1dc>)
 8019454:	681b      	ldr	r3, [r3, #0]
 8019456:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 8019458:	4b14      	ldr	r3, [pc, #80]	@ (80194ac <UTIL_SEQ_Run+0x1e0>)
 801945a:	681b      	ldr	r3, [r3, #0]
 801945c:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 801945e:	4b14      	ldr	r3, [pc, #80]	@ (80194b0 <UTIL_SEQ_Run+0x1e4>)
 8019460:	681b      	ldr	r3, [r3, #0]
 8019462:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 8019464:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8019466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019468:	401a      	ands	r2, r3
 801946a:	4b0e      	ldr	r3, [pc, #56]	@ (80194a4 <UTIL_SEQ_Run+0x1d8>)
 801946c:	681b      	ldr	r3, [r3, #0]
 801946e:	4013      	ands	r3, r2
 8019470:	2b00      	cmp	r3, #0
 8019472:	d107      	bne.n	8019484 <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 8019474:	4b0f      	ldr	r3, [pc, #60]	@ (80194b4 <UTIL_SEQ_Run+0x1e8>)
 8019476:	681a      	ldr	r2, [r3, #0]
 8019478:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801947a:	4013      	ands	r3, r2
 801947c:	2b00      	cmp	r3, #0
 801947e:	d101      	bne.n	8019484 <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 8019480:	f7e8 fb42 	bl	8001b08 <UTIL_SEQ_Idle>
 8019484:	69fb      	ldr	r3, [r7, #28]
 8019486:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019488:	68fb      	ldr	r3, [r7, #12]
 801948a:	f383 8810 	msr	PRIMASK, r3
}
 801948e:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 8019490:	f000 f917 	bl	80196c2 <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 8019494:	4a03      	ldr	r2, [pc, #12]	@ (80194a4 <UTIL_SEQ_Run+0x1d8>)
 8019496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019498:	6013      	str	r3, [r2, #0]

  return;
 801949a:	bf00      	nop
}
 801949c:	3740      	adds	r7, #64	@ 0x40
 801949e:	46bd      	mov	sp, r7
 80194a0:	bd80      	pop	{r7, pc}
 80194a2:	bf00      	nop
 80194a4:	20000140 	.word	0x20000140
 80194a8:	20002e60 	.word	0x20002e60
 80194ac:	20002e64 	.word	0x20002e64
 80194b0:	2000013c 	.word	0x2000013c
 80194b4:	20002e68 	.word	0x20002e68
 80194b8:	20002ef0 	.word	0x20002ef0
 80194bc:	20002e6c 	.word	0x20002e6c
 80194c0:	20002e70 	.word	0x20002e70

080194c4 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 80194c4:	b580      	push	{r7, lr}
 80194c6:	b088      	sub	sp, #32
 80194c8:	af00      	add	r7, sp, #0
 80194ca:	60f8      	str	r0, [r7, #12]
 80194cc:	60b9      	str	r1, [r7, #8]
 80194ce:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80194d0:	f3ef 8310 	mrs	r3, PRIMASK
 80194d4:	617b      	str	r3, [r7, #20]
  return(result);
 80194d6:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 80194d8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 80194da:	b672      	cpsid	i
}
 80194dc:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 80194de:	68f8      	ldr	r0, [r7, #12]
 80194e0:	f000 f8f6 	bl	80196d0 <SEQ_BitPosition>
 80194e4:	4603      	mov	r3, r0
 80194e6:	4619      	mov	r1, r3
 80194e8:	4a06      	ldr	r2, [pc, #24]	@ (8019504 <UTIL_SEQ_RegTask+0x40>)
 80194ea:	687b      	ldr	r3, [r7, #4]
 80194ec:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80194f0:	69fb      	ldr	r3, [r7, #28]
 80194f2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80194f4:	69bb      	ldr	r3, [r7, #24]
 80194f6:	f383 8810 	msr	PRIMASK, r3
}
 80194fa:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 80194fc:	bf00      	nop
}
 80194fe:	3720      	adds	r7, #32
 8019500:	46bd      	mov	sp, r7
 8019502:	bd80      	pop	{r7, pc}
 8019504:	20002e70 	.word	0x20002e70

08019508 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 8019508:	b480      	push	{r7}
 801950a:	b087      	sub	sp, #28
 801950c:	af00      	add	r7, sp, #0
 801950e:	6078      	str	r0, [r7, #4]
 8019510:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019512:	f3ef 8310 	mrs	r3, PRIMASK
 8019516:	60fb      	str	r3, [r7, #12]
  return(result);
 8019518:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801951a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801951c:	b672      	cpsid	i
}
 801951e:	bf00      	nop

  TaskSet |= TaskId_bm;
 8019520:	4b0d      	ldr	r3, [pc, #52]	@ (8019558 <UTIL_SEQ_SetTask+0x50>)
 8019522:	681a      	ldr	r2, [r3, #0]
 8019524:	687b      	ldr	r3, [r7, #4]
 8019526:	4313      	orrs	r3, r2
 8019528:	4a0b      	ldr	r2, [pc, #44]	@ (8019558 <UTIL_SEQ_SetTask+0x50>)
 801952a:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 801952c:	4a0b      	ldr	r2, [pc, #44]	@ (801955c <UTIL_SEQ_SetTask+0x54>)
 801952e:	683b      	ldr	r3, [r7, #0]
 8019530:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8019534:	687b      	ldr	r3, [r7, #4]
 8019536:	431a      	orrs	r2, r3
 8019538:	4908      	ldr	r1, [pc, #32]	@ (801955c <UTIL_SEQ_SetTask+0x54>)
 801953a:	683b      	ldr	r3, [r7, #0]
 801953c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 8019540:	697b      	ldr	r3, [r7, #20]
 8019542:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019544:	693b      	ldr	r3, [r7, #16]
 8019546:	f383 8810 	msr	PRIMASK, r3
}
 801954a:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 801954c:	bf00      	nop
}
 801954e:	371c      	adds	r7, #28
 8019550:	46bd      	mov	sp, r7
 8019552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019556:	4770      	bx	lr
 8019558:	20002e60 	.word	0x20002e60
 801955c:	20002ef0 	.word	0x20002ef0

08019560 <UTIL_SEQ_PauseTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION();
  return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 8019560:	b480      	push	{r7}
 8019562:	b087      	sub	sp, #28
 8019564:	af00      	add	r7, sp, #0
 8019566:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019568:	f3ef 8310 	mrs	r3, PRIMASK
 801956c:	60fb      	str	r3, [r7, #12]
  return(result);
 801956e:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8019570:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8019572:	b672      	cpsid	i
}
 8019574:	bf00      	nop

  TaskMask &= (~TaskId_bm);
 8019576:	687b      	ldr	r3, [r7, #4]
 8019578:	43da      	mvns	r2, r3
 801957a:	4b08      	ldr	r3, [pc, #32]	@ (801959c <UTIL_SEQ_PauseTask+0x3c>)
 801957c:	681b      	ldr	r3, [r3, #0]
 801957e:	4013      	ands	r3, r2
 8019580:	4a06      	ldr	r2, [pc, #24]	@ (801959c <UTIL_SEQ_PauseTask+0x3c>)
 8019582:	6013      	str	r3, [r2, #0]
 8019584:	697b      	ldr	r3, [r7, #20]
 8019586:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019588:	693b      	ldr	r3, [r7, #16]
 801958a:	f383 8810 	msr	PRIMASK, r3
}
 801958e:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8019590:	bf00      	nop
}
 8019592:	371c      	adds	r7, #28
 8019594:	46bd      	mov	sp, r7
 8019596:	f85d 7b04 	ldr.w	r7, [sp], #4
 801959a:	4770      	bx	lr
 801959c:	2000013c 	.word	0x2000013c

080195a0 <UTIL_SEQ_ResumeTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION( );
  return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 80195a0:	b480      	push	{r7}
 80195a2:	b087      	sub	sp, #28
 80195a4:	af00      	add	r7, sp, #0
 80195a6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80195a8:	f3ef 8310 	mrs	r3, PRIMASK
 80195ac:	60fb      	str	r3, [r7, #12]
  return(result);
 80195ae:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80195b0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80195b2:	b672      	cpsid	i
}
 80195b4:	bf00      	nop

  TaskMask |= TaskId_bm;
 80195b6:	4b09      	ldr	r3, [pc, #36]	@ (80195dc <UTIL_SEQ_ResumeTask+0x3c>)
 80195b8:	681a      	ldr	r2, [r3, #0]
 80195ba:	687b      	ldr	r3, [r7, #4]
 80195bc:	4313      	orrs	r3, r2
 80195be:	4a07      	ldr	r2, [pc, #28]	@ (80195dc <UTIL_SEQ_ResumeTask+0x3c>)
 80195c0:	6013      	str	r3, [r2, #0]
 80195c2:	697b      	ldr	r3, [r7, #20]
 80195c4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80195c6:	693b      	ldr	r3, [r7, #16]
 80195c8:	f383 8810 	msr	PRIMASK, r3
}
 80195cc:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 80195ce:	bf00      	nop
}
 80195d0:	371c      	adds	r7, #28
 80195d2:	46bd      	mov	sp, r7
 80195d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80195d8:	4770      	bx	lr
 80195da:	bf00      	nop
 80195dc:	2000013c 	.word	0x2000013c

080195e0 <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 80195e0:	b480      	push	{r7}
 80195e2:	b087      	sub	sp, #28
 80195e4:	af00      	add	r7, sp, #0
 80195e6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80195e8:	f3ef 8310 	mrs	r3, PRIMASK
 80195ec:	60fb      	str	r3, [r7, #12]
  return(result);
 80195ee:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80195f0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80195f2:	b672      	cpsid	i
}
 80195f4:	bf00      	nop

  EvtSet |= EvtId_bm;
 80195f6:	4b09      	ldr	r3, [pc, #36]	@ (801961c <UTIL_SEQ_SetEvt+0x3c>)
 80195f8:	681a      	ldr	r2, [r3, #0]
 80195fa:	687b      	ldr	r3, [r7, #4]
 80195fc:	4313      	orrs	r3, r2
 80195fe:	4a07      	ldr	r2, [pc, #28]	@ (801961c <UTIL_SEQ_SetEvt+0x3c>)
 8019600:	6013      	str	r3, [r2, #0]
 8019602:	697b      	ldr	r3, [r7, #20]
 8019604:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019606:	693b      	ldr	r3, [r7, #16]
 8019608:	f383 8810 	msr	PRIMASK, r3
}
 801960c:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 801960e:	bf00      	nop
}
 8019610:	371c      	adds	r7, #28
 8019612:	46bd      	mov	sp, r7
 8019614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019618:	4770      	bx	lr
 801961a:	bf00      	nop
 801961c:	20002e64 	.word	0x20002e64

08019620 <UTIL_SEQ_WaitEvt>:

  return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 8019620:	b580      	push	{r7, lr}
 8019622:	b088      	sub	sp, #32
 8019624:	af00      	add	r7, sp, #0
 8019626:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_bm_t wait_task_idx;
  /*
   * store in local the current_task_id_bm as the global variable CurrentTaskIdx
   * may be overwritten in case there are nested call of UTIL_SEQ_Run()
   */
  current_task_idx = CurrentTaskIdx;
 8019628:	4b1f      	ldr	r3, [pc, #124]	@ (80196a8 <UTIL_SEQ_WaitEvt+0x88>)
 801962a:	681b      	ldr	r3, [r3, #0]
 801962c:	61bb      	str	r3, [r7, #24]
  if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 801962e:	4b1e      	ldr	r3, [pc, #120]	@ (80196a8 <UTIL_SEQ_WaitEvt+0x88>)
 8019630:	681b      	ldr	r3, [r3, #0]
 8019632:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019636:	d102      	bne.n	801963e <UTIL_SEQ_WaitEvt+0x1e>
  {
    wait_task_idx = 0u;
 8019638:	2300      	movs	r3, #0
 801963a:	61fb      	str	r3, [r7, #28]
 801963c:	e005      	b.n	801964a <UTIL_SEQ_WaitEvt+0x2a>
  }
  else
  {
    wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 801963e:	4b1a      	ldr	r3, [pc, #104]	@ (80196a8 <UTIL_SEQ_WaitEvt+0x88>)
 8019640:	681b      	ldr	r3, [r3, #0]
 8019642:	2201      	movs	r2, #1
 8019644:	fa02 f303 	lsl.w	r3, r2, r3
 8019648:	61fb      	str	r3, [r7, #28]
  }

  /* backup the event id that was currently waited */
  event_waited_id_backup = EvtWaited;
 801964a:	4b18      	ldr	r3, [pc, #96]	@ (80196ac <UTIL_SEQ_WaitEvt+0x8c>)
 801964c:	681b      	ldr	r3, [r3, #0]
 801964e:	617b      	str	r3, [r7, #20]
  EvtWaited = EvtId_bm;
 8019650:	4a16      	ldr	r2, [pc, #88]	@ (80196ac <UTIL_SEQ_WaitEvt+0x8c>)
 8019652:	687b      	ldr	r3, [r7, #4]
 8019654:	6013      	str	r3, [r2, #0]
   * The system is waiting only for the last waited event.
   * When it will go out, it will wait again from the previous one.
   * It case it occurs while waiting for the second one, the while loop will exit immediately
   */

  while ((EvtSet & EvtId_bm) == 0U)
 8019656:	e003      	b.n	8019660 <UTIL_SEQ_WaitEvt+0x40>
  {
    UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 8019658:	6879      	ldr	r1, [r7, #4]
 801965a:	69f8      	ldr	r0, [r7, #28]
 801965c:	f7e8 fa5b 	bl	8001b16 <UTIL_SEQ_EvtIdle>
  while ((EvtSet & EvtId_bm) == 0U)
 8019660:	4b13      	ldr	r3, [pc, #76]	@ (80196b0 <UTIL_SEQ_WaitEvt+0x90>)
 8019662:	681a      	ldr	r2, [r3, #0]
 8019664:	687b      	ldr	r3, [r7, #4]
 8019666:	4013      	ands	r3, r2
 8019668:	2b00      	cmp	r3, #0
 801966a:	d0f5      	beq.n	8019658 <UTIL_SEQ_WaitEvt+0x38>
  /*
   * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run() from UTIL_SEQ_EvtIdle()
   * This is required so that a second call of UTIL_SEQ_WaitEvt() in the same process pass the correct current_task_id_bm
   * in the call of UTIL_SEQ_EvtIdle()
   */
  CurrentTaskIdx = current_task_idx;
 801966c:	4a0e      	ldr	r2, [pc, #56]	@ (80196a8 <UTIL_SEQ_WaitEvt+0x88>)
 801966e:	69bb      	ldr	r3, [r7, #24]
 8019670:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019672:	f3ef 8310 	mrs	r3, PRIMASK
 8019676:	60bb      	str	r3, [r7, #8]
  return(result);
 8019678:	68bb      	ldr	r3, [r7, #8]

  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801967a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801967c:	b672      	cpsid	i
}
 801967e:	bf00      	nop

  EvtSet &= (~EvtId_bm);
 8019680:	687b      	ldr	r3, [r7, #4]
 8019682:	43da      	mvns	r2, r3
 8019684:	4b0a      	ldr	r3, [pc, #40]	@ (80196b0 <UTIL_SEQ_WaitEvt+0x90>)
 8019686:	681b      	ldr	r3, [r3, #0]
 8019688:	4013      	ands	r3, r2
 801968a:	4a09      	ldr	r2, [pc, #36]	@ (80196b0 <UTIL_SEQ_WaitEvt+0x90>)
 801968c:	6013      	str	r3, [r2, #0]
 801968e:	693b      	ldr	r3, [r7, #16]
 8019690:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019692:	68fb      	ldr	r3, [r7, #12]
 8019694:	f383 8810 	msr	PRIMASK, r3
}
 8019698:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  EvtWaited = event_waited_id_backup;
 801969a:	4a04      	ldr	r2, [pc, #16]	@ (80196ac <UTIL_SEQ_WaitEvt+0x8c>)
 801969c:	697b      	ldr	r3, [r7, #20]
 801969e:	6013      	str	r3, [r2, #0]
  return;
 80196a0:	bf00      	nop
}
 80196a2:	3720      	adds	r7, #32
 80196a4:	46bd      	mov	sp, r7
 80196a6:	bd80      	pop	{r7, pc}
 80196a8:	20002e6c 	.word	0x20002e6c
 80196ac:	20002e68 	.word	0x20002e68
 80196b0:	20002e64 	.word	0x20002e64

080196b4 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 80196b4:	b480      	push	{r7}
 80196b6:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 80196b8:	bf00      	nop
}
 80196ba:	46bd      	mov	sp, r7
 80196bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80196c0:	4770      	bx	lr

080196c2 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 80196c2:	b480      	push	{r7}
 80196c4:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 80196c6:	bf00      	nop
}
 80196c8:	46bd      	mov	sp, r7
 80196ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80196ce:	4770      	bx	lr

080196d0 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 80196d0:	b480      	push	{r7}
 80196d2:	b085      	sub	sp, #20
 80196d4:	af00      	add	r7, sp, #0
 80196d6:	6078      	str	r0, [r7, #4]
 80196d8:	687b      	ldr	r3, [r7, #4]
 80196da:	60fb      	str	r3, [r7, #12]
  if (value == 0U)
 80196dc:	68fb      	ldr	r3, [r7, #12]
 80196de:	2b00      	cmp	r3, #0
 80196e0:	d101      	bne.n	80196e6 <SEQ_BitPosition+0x16>
    return 32U;
 80196e2:	2320      	movs	r3, #32
 80196e4:	e003      	b.n	80196ee <SEQ_BitPosition+0x1e>
  return __builtin_clz(value);
 80196e6:	68fb      	ldr	r3, [r7, #12]
 80196e8:	fab3 f383 	clz	r3, r3
 80196ec:	b2db      	uxtb	r3, r3
  return (uint8_t)(31 -__CLZ( Value ));
 80196ee:	f1c3 031f 	rsb	r3, r3, #31
 80196f2:	b2db      	uxtb	r3, r3
}
 80196f4:	4618      	mov	r0, r3
 80196f6:	3714      	adds	r7, #20
 80196f8:	46bd      	mov	sp, r7
 80196fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80196fe:	4770      	bx	lr

08019700 <atoi>:
 8019700:	220a      	movs	r2, #10
 8019702:	2100      	movs	r1, #0
 8019704:	f000 bfa6 	b.w	801a654 <strtol>

08019708 <malloc>:
 8019708:	4b02      	ldr	r3, [pc, #8]	@ (8019714 <malloc+0xc>)
 801970a:	4601      	mov	r1, r0
 801970c:	6818      	ldr	r0, [r3, #0]
 801970e:	f000 b82d 	b.w	801976c <_malloc_r>
 8019712:	bf00      	nop
 8019714:	200002bc 	.word	0x200002bc

08019718 <free>:
 8019718:	4b02      	ldr	r3, [pc, #8]	@ (8019724 <free+0xc>)
 801971a:	4601      	mov	r1, r0
 801971c:	6818      	ldr	r0, [r3, #0]
 801971e:	f002 bf0b 	b.w	801c538 <_free_r>
 8019722:	bf00      	nop
 8019724:	200002bc 	.word	0x200002bc

08019728 <sbrk_aligned>:
 8019728:	b570      	push	{r4, r5, r6, lr}
 801972a:	4e0f      	ldr	r6, [pc, #60]	@ (8019768 <sbrk_aligned+0x40>)
 801972c:	460c      	mov	r4, r1
 801972e:	6831      	ldr	r1, [r6, #0]
 8019730:	4605      	mov	r5, r0
 8019732:	b911      	cbnz	r1, 801973a <sbrk_aligned+0x12>
 8019734:	f002 f822 	bl	801b77c <_sbrk_r>
 8019738:	6030      	str	r0, [r6, #0]
 801973a:	4621      	mov	r1, r4
 801973c:	4628      	mov	r0, r5
 801973e:	f002 f81d 	bl	801b77c <_sbrk_r>
 8019742:	1c43      	adds	r3, r0, #1
 8019744:	d103      	bne.n	801974e <sbrk_aligned+0x26>
 8019746:	f04f 34ff 	mov.w	r4, #4294967295
 801974a:	4620      	mov	r0, r4
 801974c:	bd70      	pop	{r4, r5, r6, pc}
 801974e:	1cc4      	adds	r4, r0, #3
 8019750:	f024 0403 	bic.w	r4, r4, #3
 8019754:	42a0      	cmp	r0, r4
 8019756:	d0f8      	beq.n	801974a <sbrk_aligned+0x22>
 8019758:	1a21      	subs	r1, r4, r0
 801975a:	4628      	mov	r0, r5
 801975c:	f002 f80e 	bl	801b77c <_sbrk_r>
 8019760:	3001      	adds	r0, #1
 8019762:	d1f2      	bne.n	801974a <sbrk_aligned+0x22>
 8019764:	e7ef      	b.n	8019746 <sbrk_aligned+0x1e>
 8019766:	bf00      	nop
 8019768:	20002ef8 	.word	0x20002ef8

0801976c <_malloc_r>:
 801976c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019770:	1ccd      	adds	r5, r1, #3
 8019772:	f025 0503 	bic.w	r5, r5, #3
 8019776:	3508      	adds	r5, #8
 8019778:	2d0c      	cmp	r5, #12
 801977a:	bf38      	it	cc
 801977c:	250c      	movcc	r5, #12
 801977e:	2d00      	cmp	r5, #0
 8019780:	4606      	mov	r6, r0
 8019782:	db01      	blt.n	8019788 <_malloc_r+0x1c>
 8019784:	42a9      	cmp	r1, r5
 8019786:	d904      	bls.n	8019792 <_malloc_r+0x26>
 8019788:	230c      	movs	r3, #12
 801978a:	6033      	str	r3, [r6, #0]
 801978c:	2000      	movs	r0, #0
 801978e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019792:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8019868 <_malloc_r+0xfc>
 8019796:	f000 f869 	bl	801986c <__malloc_lock>
 801979a:	f8d8 3000 	ldr.w	r3, [r8]
 801979e:	461c      	mov	r4, r3
 80197a0:	bb44      	cbnz	r4, 80197f4 <_malloc_r+0x88>
 80197a2:	4629      	mov	r1, r5
 80197a4:	4630      	mov	r0, r6
 80197a6:	f7ff ffbf 	bl	8019728 <sbrk_aligned>
 80197aa:	1c43      	adds	r3, r0, #1
 80197ac:	4604      	mov	r4, r0
 80197ae:	d158      	bne.n	8019862 <_malloc_r+0xf6>
 80197b0:	f8d8 4000 	ldr.w	r4, [r8]
 80197b4:	4627      	mov	r7, r4
 80197b6:	2f00      	cmp	r7, #0
 80197b8:	d143      	bne.n	8019842 <_malloc_r+0xd6>
 80197ba:	2c00      	cmp	r4, #0
 80197bc:	d04b      	beq.n	8019856 <_malloc_r+0xea>
 80197be:	6823      	ldr	r3, [r4, #0]
 80197c0:	4639      	mov	r1, r7
 80197c2:	4630      	mov	r0, r6
 80197c4:	eb04 0903 	add.w	r9, r4, r3
 80197c8:	f001 ffd8 	bl	801b77c <_sbrk_r>
 80197cc:	4581      	cmp	r9, r0
 80197ce:	d142      	bne.n	8019856 <_malloc_r+0xea>
 80197d0:	6821      	ldr	r1, [r4, #0]
 80197d2:	1a6d      	subs	r5, r5, r1
 80197d4:	4629      	mov	r1, r5
 80197d6:	4630      	mov	r0, r6
 80197d8:	f7ff ffa6 	bl	8019728 <sbrk_aligned>
 80197dc:	3001      	adds	r0, #1
 80197de:	d03a      	beq.n	8019856 <_malloc_r+0xea>
 80197e0:	6823      	ldr	r3, [r4, #0]
 80197e2:	442b      	add	r3, r5
 80197e4:	6023      	str	r3, [r4, #0]
 80197e6:	f8d8 3000 	ldr.w	r3, [r8]
 80197ea:	685a      	ldr	r2, [r3, #4]
 80197ec:	bb62      	cbnz	r2, 8019848 <_malloc_r+0xdc>
 80197ee:	f8c8 7000 	str.w	r7, [r8]
 80197f2:	e00f      	b.n	8019814 <_malloc_r+0xa8>
 80197f4:	6822      	ldr	r2, [r4, #0]
 80197f6:	1b52      	subs	r2, r2, r5
 80197f8:	d420      	bmi.n	801983c <_malloc_r+0xd0>
 80197fa:	2a0b      	cmp	r2, #11
 80197fc:	d917      	bls.n	801982e <_malloc_r+0xc2>
 80197fe:	1961      	adds	r1, r4, r5
 8019800:	42a3      	cmp	r3, r4
 8019802:	6025      	str	r5, [r4, #0]
 8019804:	bf18      	it	ne
 8019806:	6059      	strne	r1, [r3, #4]
 8019808:	6863      	ldr	r3, [r4, #4]
 801980a:	bf08      	it	eq
 801980c:	f8c8 1000 	streq.w	r1, [r8]
 8019810:	5162      	str	r2, [r4, r5]
 8019812:	604b      	str	r3, [r1, #4]
 8019814:	4630      	mov	r0, r6
 8019816:	f000 f82f 	bl	8019878 <__malloc_unlock>
 801981a:	f104 000b 	add.w	r0, r4, #11
 801981e:	1d23      	adds	r3, r4, #4
 8019820:	f020 0007 	bic.w	r0, r0, #7
 8019824:	1ac2      	subs	r2, r0, r3
 8019826:	bf1c      	itt	ne
 8019828:	1a1b      	subne	r3, r3, r0
 801982a:	50a3      	strne	r3, [r4, r2]
 801982c:	e7af      	b.n	801978e <_malloc_r+0x22>
 801982e:	6862      	ldr	r2, [r4, #4]
 8019830:	42a3      	cmp	r3, r4
 8019832:	bf0c      	ite	eq
 8019834:	f8c8 2000 	streq.w	r2, [r8]
 8019838:	605a      	strne	r2, [r3, #4]
 801983a:	e7eb      	b.n	8019814 <_malloc_r+0xa8>
 801983c:	4623      	mov	r3, r4
 801983e:	6864      	ldr	r4, [r4, #4]
 8019840:	e7ae      	b.n	80197a0 <_malloc_r+0x34>
 8019842:	463c      	mov	r4, r7
 8019844:	687f      	ldr	r7, [r7, #4]
 8019846:	e7b6      	b.n	80197b6 <_malloc_r+0x4a>
 8019848:	461a      	mov	r2, r3
 801984a:	685b      	ldr	r3, [r3, #4]
 801984c:	42a3      	cmp	r3, r4
 801984e:	d1fb      	bne.n	8019848 <_malloc_r+0xdc>
 8019850:	2300      	movs	r3, #0
 8019852:	6053      	str	r3, [r2, #4]
 8019854:	e7de      	b.n	8019814 <_malloc_r+0xa8>
 8019856:	230c      	movs	r3, #12
 8019858:	6033      	str	r3, [r6, #0]
 801985a:	4630      	mov	r0, r6
 801985c:	f000 f80c 	bl	8019878 <__malloc_unlock>
 8019860:	e794      	b.n	801978c <_malloc_r+0x20>
 8019862:	6005      	str	r5, [r0, #0]
 8019864:	e7d6      	b.n	8019814 <_malloc_r+0xa8>
 8019866:	bf00      	nop
 8019868:	20002efc 	.word	0x20002efc

0801986c <__malloc_lock>:
 801986c:	4801      	ldr	r0, [pc, #4]	@ (8019874 <__malloc_lock+0x8>)
 801986e:	f001 bfd2 	b.w	801b816 <__retarget_lock_acquire_recursive>
 8019872:	bf00      	nop
 8019874:	20003040 	.word	0x20003040

08019878 <__malloc_unlock>:
 8019878:	4801      	ldr	r0, [pc, #4]	@ (8019880 <__malloc_unlock+0x8>)
 801987a:	f001 bfcd 	b.w	801b818 <__retarget_lock_release_recursive>
 801987e:	bf00      	nop
 8019880:	20003040 	.word	0x20003040

08019884 <sulp>:
 8019884:	b570      	push	{r4, r5, r6, lr}
 8019886:	4604      	mov	r4, r0
 8019888:	460d      	mov	r5, r1
 801988a:	ec45 4b10 	vmov	d0, r4, r5
 801988e:	4616      	mov	r6, r2
 8019890:	f003 fd5c 	bl	801d34c <__ulp>
 8019894:	ec51 0b10 	vmov	r0, r1, d0
 8019898:	b17e      	cbz	r6, 80198ba <sulp+0x36>
 801989a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801989e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80198a2:	2b00      	cmp	r3, #0
 80198a4:	dd09      	ble.n	80198ba <sulp+0x36>
 80198a6:	051b      	lsls	r3, r3, #20
 80198a8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80198ac:	2400      	movs	r4, #0
 80198ae:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80198b2:	4622      	mov	r2, r4
 80198b4:	462b      	mov	r3, r5
 80198b6:	f7e6 fe77 	bl	80005a8 <__aeabi_dmul>
 80198ba:	ec41 0b10 	vmov	d0, r0, r1
 80198be:	bd70      	pop	{r4, r5, r6, pc}

080198c0 <_strtod_l>:
 80198c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80198c4:	b09f      	sub	sp, #124	@ 0x7c
 80198c6:	460c      	mov	r4, r1
 80198c8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80198ca:	2200      	movs	r2, #0
 80198cc:	921a      	str	r2, [sp, #104]	@ 0x68
 80198ce:	9005      	str	r0, [sp, #20]
 80198d0:	f04f 0a00 	mov.w	sl, #0
 80198d4:	f04f 0b00 	mov.w	fp, #0
 80198d8:	460a      	mov	r2, r1
 80198da:	9219      	str	r2, [sp, #100]	@ 0x64
 80198dc:	7811      	ldrb	r1, [r2, #0]
 80198de:	292b      	cmp	r1, #43	@ 0x2b
 80198e0:	d04a      	beq.n	8019978 <_strtod_l+0xb8>
 80198e2:	d838      	bhi.n	8019956 <_strtod_l+0x96>
 80198e4:	290d      	cmp	r1, #13
 80198e6:	d832      	bhi.n	801994e <_strtod_l+0x8e>
 80198e8:	2908      	cmp	r1, #8
 80198ea:	d832      	bhi.n	8019952 <_strtod_l+0x92>
 80198ec:	2900      	cmp	r1, #0
 80198ee:	d03b      	beq.n	8019968 <_strtod_l+0xa8>
 80198f0:	2200      	movs	r2, #0
 80198f2:	920b      	str	r2, [sp, #44]	@ 0x2c
 80198f4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80198f6:	782a      	ldrb	r2, [r5, #0]
 80198f8:	2a30      	cmp	r2, #48	@ 0x30
 80198fa:	f040 80b3 	bne.w	8019a64 <_strtod_l+0x1a4>
 80198fe:	786a      	ldrb	r2, [r5, #1]
 8019900:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8019904:	2a58      	cmp	r2, #88	@ 0x58
 8019906:	d16e      	bne.n	80199e6 <_strtod_l+0x126>
 8019908:	9302      	str	r3, [sp, #8]
 801990a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801990c:	9301      	str	r3, [sp, #4]
 801990e:	ab1a      	add	r3, sp, #104	@ 0x68
 8019910:	9300      	str	r3, [sp, #0]
 8019912:	4a8e      	ldr	r2, [pc, #568]	@ (8019b4c <_strtod_l+0x28c>)
 8019914:	9805      	ldr	r0, [sp, #20]
 8019916:	ab1b      	add	r3, sp, #108	@ 0x6c
 8019918:	a919      	add	r1, sp, #100	@ 0x64
 801991a:	f002 febf 	bl	801c69c <__gethex>
 801991e:	f010 060f 	ands.w	r6, r0, #15
 8019922:	4604      	mov	r4, r0
 8019924:	d005      	beq.n	8019932 <_strtod_l+0x72>
 8019926:	2e06      	cmp	r6, #6
 8019928:	d128      	bne.n	801997c <_strtod_l+0xbc>
 801992a:	3501      	adds	r5, #1
 801992c:	2300      	movs	r3, #0
 801992e:	9519      	str	r5, [sp, #100]	@ 0x64
 8019930:	930b      	str	r3, [sp, #44]	@ 0x2c
 8019932:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8019934:	2b00      	cmp	r3, #0
 8019936:	f040 858e 	bne.w	801a456 <_strtod_l+0xb96>
 801993a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801993c:	b1cb      	cbz	r3, 8019972 <_strtod_l+0xb2>
 801993e:	4652      	mov	r2, sl
 8019940:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8019944:	ec43 2b10 	vmov	d0, r2, r3
 8019948:	b01f      	add	sp, #124	@ 0x7c
 801994a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801994e:	2920      	cmp	r1, #32
 8019950:	d1ce      	bne.n	80198f0 <_strtod_l+0x30>
 8019952:	3201      	adds	r2, #1
 8019954:	e7c1      	b.n	80198da <_strtod_l+0x1a>
 8019956:	292d      	cmp	r1, #45	@ 0x2d
 8019958:	d1ca      	bne.n	80198f0 <_strtod_l+0x30>
 801995a:	2101      	movs	r1, #1
 801995c:	910b      	str	r1, [sp, #44]	@ 0x2c
 801995e:	1c51      	adds	r1, r2, #1
 8019960:	9119      	str	r1, [sp, #100]	@ 0x64
 8019962:	7852      	ldrb	r2, [r2, #1]
 8019964:	2a00      	cmp	r2, #0
 8019966:	d1c5      	bne.n	80198f4 <_strtod_l+0x34>
 8019968:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801996a:	9419      	str	r4, [sp, #100]	@ 0x64
 801996c:	2b00      	cmp	r3, #0
 801996e:	f040 8570 	bne.w	801a452 <_strtod_l+0xb92>
 8019972:	4652      	mov	r2, sl
 8019974:	465b      	mov	r3, fp
 8019976:	e7e5      	b.n	8019944 <_strtod_l+0x84>
 8019978:	2100      	movs	r1, #0
 801997a:	e7ef      	b.n	801995c <_strtod_l+0x9c>
 801997c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801997e:	b13a      	cbz	r2, 8019990 <_strtod_l+0xd0>
 8019980:	2135      	movs	r1, #53	@ 0x35
 8019982:	a81c      	add	r0, sp, #112	@ 0x70
 8019984:	f003 fddc 	bl	801d540 <__copybits>
 8019988:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801998a:	9805      	ldr	r0, [sp, #20]
 801998c:	f003 f9aa 	bl	801cce4 <_Bfree>
 8019990:	3e01      	subs	r6, #1
 8019992:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8019994:	2e04      	cmp	r6, #4
 8019996:	d806      	bhi.n	80199a6 <_strtod_l+0xe6>
 8019998:	e8df f006 	tbb	[pc, r6]
 801999c:	201d0314 	.word	0x201d0314
 80199a0:	14          	.byte	0x14
 80199a1:	00          	.byte	0x00
 80199a2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80199a6:	05e1      	lsls	r1, r4, #23
 80199a8:	bf48      	it	mi
 80199aa:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80199ae:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80199b2:	0d1b      	lsrs	r3, r3, #20
 80199b4:	051b      	lsls	r3, r3, #20
 80199b6:	2b00      	cmp	r3, #0
 80199b8:	d1bb      	bne.n	8019932 <_strtod_l+0x72>
 80199ba:	f001 ff01 	bl	801b7c0 <__errno>
 80199be:	2322      	movs	r3, #34	@ 0x22
 80199c0:	6003      	str	r3, [r0, #0]
 80199c2:	e7b6      	b.n	8019932 <_strtod_l+0x72>
 80199c4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80199c8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80199cc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80199d0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80199d4:	e7e7      	b.n	80199a6 <_strtod_l+0xe6>
 80199d6:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8019b54 <_strtod_l+0x294>
 80199da:	e7e4      	b.n	80199a6 <_strtod_l+0xe6>
 80199dc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80199e0:	f04f 3aff 	mov.w	sl, #4294967295
 80199e4:	e7df      	b.n	80199a6 <_strtod_l+0xe6>
 80199e6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80199e8:	1c5a      	adds	r2, r3, #1
 80199ea:	9219      	str	r2, [sp, #100]	@ 0x64
 80199ec:	785b      	ldrb	r3, [r3, #1]
 80199ee:	2b30      	cmp	r3, #48	@ 0x30
 80199f0:	d0f9      	beq.n	80199e6 <_strtod_l+0x126>
 80199f2:	2b00      	cmp	r3, #0
 80199f4:	d09d      	beq.n	8019932 <_strtod_l+0x72>
 80199f6:	2301      	movs	r3, #1
 80199f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80199fa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80199fc:	930c      	str	r3, [sp, #48]	@ 0x30
 80199fe:	2300      	movs	r3, #0
 8019a00:	9308      	str	r3, [sp, #32]
 8019a02:	930a      	str	r3, [sp, #40]	@ 0x28
 8019a04:	461f      	mov	r7, r3
 8019a06:	220a      	movs	r2, #10
 8019a08:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8019a0a:	7805      	ldrb	r5, [r0, #0]
 8019a0c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8019a10:	b2d9      	uxtb	r1, r3
 8019a12:	2909      	cmp	r1, #9
 8019a14:	d928      	bls.n	8019a68 <_strtod_l+0x1a8>
 8019a16:	494e      	ldr	r1, [pc, #312]	@ (8019b50 <_strtod_l+0x290>)
 8019a18:	2201      	movs	r2, #1
 8019a1a:	f001 fdf2 	bl	801b602 <strncmp>
 8019a1e:	2800      	cmp	r0, #0
 8019a20:	d032      	beq.n	8019a88 <_strtod_l+0x1c8>
 8019a22:	2000      	movs	r0, #0
 8019a24:	462a      	mov	r2, r5
 8019a26:	4681      	mov	r9, r0
 8019a28:	463d      	mov	r5, r7
 8019a2a:	4603      	mov	r3, r0
 8019a2c:	2a65      	cmp	r2, #101	@ 0x65
 8019a2e:	d001      	beq.n	8019a34 <_strtod_l+0x174>
 8019a30:	2a45      	cmp	r2, #69	@ 0x45
 8019a32:	d114      	bne.n	8019a5e <_strtod_l+0x19e>
 8019a34:	b91d      	cbnz	r5, 8019a3e <_strtod_l+0x17e>
 8019a36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019a38:	4302      	orrs	r2, r0
 8019a3a:	d095      	beq.n	8019968 <_strtod_l+0xa8>
 8019a3c:	2500      	movs	r5, #0
 8019a3e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8019a40:	1c62      	adds	r2, r4, #1
 8019a42:	9219      	str	r2, [sp, #100]	@ 0x64
 8019a44:	7862      	ldrb	r2, [r4, #1]
 8019a46:	2a2b      	cmp	r2, #43	@ 0x2b
 8019a48:	d077      	beq.n	8019b3a <_strtod_l+0x27a>
 8019a4a:	2a2d      	cmp	r2, #45	@ 0x2d
 8019a4c:	d07b      	beq.n	8019b46 <_strtod_l+0x286>
 8019a4e:	f04f 0c00 	mov.w	ip, #0
 8019a52:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8019a56:	2909      	cmp	r1, #9
 8019a58:	f240 8082 	bls.w	8019b60 <_strtod_l+0x2a0>
 8019a5c:	9419      	str	r4, [sp, #100]	@ 0x64
 8019a5e:	f04f 0800 	mov.w	r8, #0
 8019a62:	e0a2      	b.n	8019baa <_strtod_l+0x2ea>
 8019a64:	2300      	movs	r3, #0
 8019a66:	e7c7      	b.n	80199f8 <_strtod_l+0x138>
 8019a68:	2f08      	cmp	r7, #8
 8019a6a:	bfd5      	itete	le
 8019a6c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8019a6e:	9908      	ldrgt	r1, [sp, #32]
 8019a70:	fb02 3301 	mlale	r3, r2, r1, r3
 8019a74:	fb02 3301 	mlagt	r3, r2, r1, r3
 8019a78:	f100 0001 	add.w	r0, r0, #1
 8019a7c:	bfd4      	ite	le
 8019a7e:	930a      	strle	r3, [sp, #40]	@ 0x28
 8019a80:	9308      	strgt	r3, [sp, #32]
 8019a82:	3701      	adds	r7, #1
 8019a84:	9019      	str	r0, [sp, #100]	@ 0x64
 8019a86:	e7bf      	b.n	8019a08 <_strtod_l+0x148>
 8019a88:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8019a8a:	1c5a      	adds	r2, r3, #1
 8019a8c:	9219      	str	r2, [sp, #100]	@ 0x64
 8019a8e:	785a      	ldrb	r2, [r3, #1]
 8019a90:	b37f      	cbz	r7, 8019af2 <_strtod_l+0x232>
 8019a92:	4681      	mov	r9, r0
 8019a94:	463d      	mov	r5, r7
 8019a96:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8019a9a:	2b09      	cmp	r3, #9
 8019a9c:	d912      	bls.n	8019ac4 <_strtod_l+0x204>
 8019a9e:	2301      	movs	r3, #1
 8019aa0:	e7c4      	b.n	8019a2c <_strtod_l+0x16c>
 8019aa2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8019aa4:	1c5a      	adds	r2, r3, #1
 8019aa6:	9219      	str	r2, [sp, #100]	@ 0x64
 8019aa8:	785a      	ldrb	r2, [r3, #1]
 8019aaa:	3001      	adds	r0, #1
 8019aac:	2a30      	cmp	r2, #48	@ 0x30
 8019aae:	d0f8      	beq.n	8019aa2 <_strtod_l+0x1e2>
 8019ab0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8019ab4:	2b08      	cmp	r3, #8
 8019ab6:	f200 84d3 	bhi.w	801a460 <_strtod_l+0xba0>
 8019aba:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8019abc:	930c      	str	r3, [sp, #48]	@ 0x30
 8019abe:	4681      	mov	r9, r0
 8019ac0:	2000      	movs	r0, #0
 8019ac2:	4605      	mov	r5, r0
 8019ac4:	3a30      	subs	r2, #48	@ 0x30
 8019ac6:	f100 0301 	add.w	r3, r0, #1
 8019aca:	d02a      	beq.n	8019b22 <_strtod_l+0x262>
 8019acc:	4499      	add	r9, r3
 8019ace:	eb00 0c05 	add.w	ip, r0, r5
 8019ad2:	462b      	mov	r3, r5
 8019ad4:	210a      	movs	r1, #10
 8019ad6:	4563      	cmp	r3, ip
 8019ad8:	d10d      	bne.n	8019af6 <_strtod_l+0x236>
 8019ada:	1c69      	adds	r1, r5, #1
 8019adc:	4401      	add	r1, r0
 8019ade:	4428      	add	r0, r5
 8019ae0:	2808      	cmp	r0, #8
 8019ae2:	dc16      	bgt.n	8019b12 <_strtod_l+0x252>
 8019ae4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8019ae6:	230a      	movs	r3, #10
 8019ae8:	fb03 2300 	mla	r3, r3, r0, r2
 8019aec:	930a      	str	r3, [sp, #40]	@ 0x28
 8019aee:	2300      	movs	r3, #0
 8019af0:	e018      	b.n	8019b24 <_strtod_l+0x264>
 8019af2:	4638      	mov	r0, r7
 8019af4:	e7da      	b.n	8019aac <_strtod_l+0x1ec>
 8019af6:	2b08      	cmp	r3, #8
 8019af8:	f103 0301 	add.w	r3, r3, #1
 8019afc:	dc03      	bgt.n	8019b06 <_strtod_l+0x246>
 8019afe:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8019b00:	434e      	muls	r6, r1
 8019b02:	960a      	str	r6, [sp, #40]	@ 0x28
 8019b04:	e7e7      	b.n	8019ad6 <_strtod_l+0x216>
 8019b06:	2b10      	cmp	r3, #16
 8019b08:	bfde      	ittt	le
 8019b0a:	9e08      	ldrle	r6, [sp, #32]
 8019b0c:	434e      	mulle	r6, r1
 8019b0e:	9608      	strle	r6, [sp, #32]
 8019b10:	e7e1      	b.n	8019ad6 <_strtod_l+0x216>
 8019b12:	280f      	cmp	r0, #15
 8019b14:	dceb      	bgt.n	8019aee <_strtod_l+0x22e>
 8019b16:	9808      	ldr	r0, [sp, #32]
 8019b18:	230a      	movs	r3, #10
 8019b1a:	fb03 2300 	mla	r3, r3, r0, r2
 8019b1e:	9308      	str	r3, [sp, #32]
 8019b20:	e7e5      	b.n	8019aee <_strtod_l+0x22e>
 8019b22:	4629      	mov	r1, r5
 8019b24:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8019b26:	1c50      	adds	r0, r2, #1
 8019b28:	9019      	str	r0, [sp, #100]	@ 0x64
 8019b2a:	7852      	ldrb	r2, [r2, #1]
 8019b2c:	4618      	mov	r0, r3
 8019b2e:	460d      	mov	r5, r1
 8019b30:	e7b1      	b.n	8019a96 <_strtod_l+0x1d6>
 8019b32:	f04f 0900 	mov.w	r9, #0
 8019b36:	2301      	movs	r3, #1
 8019b38:	e77d      	b.n	8019a36 <_strtod_l+0x176>
 8019b3a:	f04f 0c00 	mov.w	ip, #0
 8019b3e:	1ca2      	adds	r2, r4, #2
 8019b40:	9219      	str	r2, [sp, #100]	@ 0x64
 8019b42:	78a2      	ldrb	r2, [r4, #2]
 8019b44:	e785      	b.n	8019a52 <_strtod_l+0x192>
 8019b46:	f04f 0c01 	mov.w	ip, #1
 8019b4a:	e7f8      	b.n	8019b3e <_strtod_l+0x27e>
 8019b4c:	080223c4 	.word	0x080223c4
 8019b50:	080223ac 	.word	0x080223ac
 8019b54:	7ff00000 	.word	0x7ff00000
 8019b58:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8019b5a:	1c51      	adds	r1, r2, #1
 8019b5c:	9119      	str	r1, [sp, #100]	@ 0x64
 8019b5e:	7852      	ldrb	r2, [r2, #1]
 8019b60:	2a30      	cmp	r2, #48	@ 0x30
 8019b62:	d0f9      	beq.n	8019b58 <_strtod_l+0x298>
 8019b64:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8019b68:	2908      	cmp	r1, #8
 8019b6a:	f63f af78 	bhi.w	8019a5e <_strtod_l+0x19e>
 8019b6e:	3a30      	subs	r2, #48	@ 0x30
 8019b70:	920e      	str	r2, [sp, #56]	@ 0x38
 8019b72:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8019b74:	920f      	str	r2, [sp, #60]	@ 0x3c
 8019b76:	f04f 080a 	mov.w	r8, #10
 8019b7a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8019b7c:	1c56      	adds	r6, r2, #1
 8019b7e:	9619      	str	r6, [sp, #100]	@ 0x64
 8019b80:	7852      	ldrb	r2, [r2, #1]
 8019b82:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8019b86:	f1be 0f09 	cmp.w	lr, #9
 8019b8a:	d939      	bls.n	8019c00 <_strtod_l+0x340>
 8019b8c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8019b8e:	1a76      	subs	r6, r6, r1
 8019b90:	2e08      	cmp	r6, #8
 8019b92:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8019b96:	dc03      	bgt.n	8019ba0 <_strtod_l+0x2e0>
 8019b98:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8019b9a:	4588      	cmp	r8, r1
 8019b9c:	bfa8      	it	ge
 8019b9e:	4688      	movge	r8, r1
 8019ba0:	f1bc 0f00 	cmp.w	ip, #0
 8019ba4:	d001      	beq.n	8019baa <_strtod_l+0x2ea>
 8019ba6:	f1c8 0800 	rsb	r8, r8, #0
 8019baa:	2d00      	cmp	r5, #0
 8019bac:	d14e      	bne.n	8019c4c <_strtod_l+0x38c>
 8019bae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8019bb0:	4308      	orrs	r0, r1
 8019bb2:	f47f aebe 	bne.w	8019932 <_strtod_l+0x72>
 8019bb6:	2b00      	cmp	r3, #0
 8019bb8:	f47f aed6 	bne.w	8019968 <_strtod_l+0xa8>
 8019bbc:	2a69      	cmp	r2, #105	@ 0x69
 8019bbe:	d028      	beq.n	8019c12 <_strtod_l+0x352>
 8019bc0:	dc25      	bgt.n	8019c0e <_strtod_l+0x34e>
 8019bc2:	2a49      	cmp	r2, #73	@ 0x49
 8019bc4:	d025      	beq.n	8019c12 <_strtod_l+0x352>
 8019bc6:	2a4e      	cmp	r2, #78	@ 0x4e
 8019bc8:	f47f aece 	bne.w	8019968 <_strtod_l+0xa8>
 8019bcc:	499b      	ldr	r1, [pc, #620]	@ (8019e3c <_strtod_l+0x57c>)
 8019bce:	a819      	add	r0, sp, #100	@ 0x64
 8019bd0:	f002 ff86 	bl	801cae0 <__match>
 8019bd4:	2800      	cmp	r0, #0
 8019bd6:	f43f aec7 	beq.w	8019968 <_strtod_l+0xa8>
 8019bda:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8019bdc:	781b      	ldrb	r3, [r3, #0]
 8019bde:	2b28      	cmp	r3, #40	@ 0x28
 8019be0:	d12e      	bne.n	8019c40 <_strtod_l+0x380>
 8019be2:	4997      	ldr	r1, [pc, #604]	@ (8019e40 <_strtod_l+0x580>)
 8019be4:	aa1c      	add	r2, sp, #112	@ 0x70
 8019be6:	a819      	add	r0, sp, #100	@ 0x64
 8019be8:	f002 ff8e 	bl	801cb08 <__hexnan>
 8019bec:	2805      	cmp	r0, #5
 8019bee:	d127      	bne.n	8019c40 <_strtod_l+0x380>
 8019bf0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8019bf2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8019bf6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8019bfa:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8019bfe:	e698      	b.n	8019932 <_strtod_l+0x72>
 8019c00:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8019c02:	fb08 2101 	mla	r1, r8, r1, r2
 8019c06:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8019c0a:	920e      	str	r2, [sp, #56]	@ 0x38
 8019c0c:	e7b5      	b.n	8019b7a <_strtod_l+0x2ba>
 8019c0e:	2a6e      	cmp	r2, #110	@ 0x6e
 8019c10:	e7da      	b.n	8019bc8 <_strtod_l+0x308>
 8019c12:	498c      	ldr	r1, [pc, #560]	@ (8019e44 <_strtod_l+0x584>)
 8019c14:	a819      	add	r0, sp, #100	@ 0x64
 8019c16:	f002 ff63 	bl	801cae0 <__match>
 8019c1a:	2800      	cmp	r0, #0
 8019c1c:	f43f aea4 	beq.w	8019968 <_strtod_l+0xa8>
 8019c20:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8019c22:	4989      	ldr	r1, [pc, #548]	@ (8019e48 <_strtod_l+0x588>)
 8019c24:	3b01      	subs	r3, #1
 8019c26:	a819      	add	r0, sp, #100	@ 0x64
 8019c28:	9319      	str	r3, [sp, #100]	@ 0x64
 8019c2a:	f002 ff59 	bl	801cae0 <__match>
 8019c2e:	b910      	cbnz	r0, 8019c36 <_strtod_l+0x376>
 8019c30:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8019c32:	3301      	adds	r3, #1
 8019c34:	9319      	str	r3, [sp, #100]	@ 0x64
 8019c36:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8019e58 <_strtod_l+0x598>
 8019c3a:	f04f 0a00 	mov.w	sl, #0
 8019c3e:	e678      	b.n	8019932 <_strtod_l+0x72>
 8019c40:	4882      	ldr	r0, [pc, #520]	@ (8019e4c <_strtod_l+0x58c>)
 8019c42:	f001 fe01 	bl	801b848 <nan>
 8019c46:	ec5b ab10 	vmov	sl, fp, d0
 8019c4a:	e672      	b.n	8019932 <_strtod_l+0x72>
 8019c4c:	eba8 0309 	sub.w	r3, r8, r9
 8019c50:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8019c52:	9309      	str	r3, [sp, #36]	@ 0x24
 8019c54:	2f00      	cmp	r7, #0
 8019c56:	bf08      	it	eq
 8019c58:	462f      	moveq	r7, r5
 8019c5a:	2d10      	cmp	r5, #16
 8019c5c:	462c      	mov	r4, r5
 8019c5e:	bfa8      	it	ge
 8019c60:	2410      	movge	r4, #16
 8019c62:	f7e6 fc27 	bl	80004b4 <__aeabi_ui2d>
 8019c66:	2d09      	cmp	r5, #9
 8019c68:	4682      	mov	sl, r0
 8019c6a:	468b      	mov	fp, r1
 8019c6c:	dc13      	bgt.n	8019c96 <_strtod_l+0x3d6>
 8019c6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019c70:	2b00      	cmp	r3, #0
 8019c72:	f43f ae5e 	beq.w	8019932 <_strtod_l+0x72>
 8019c76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019c78:	dd78      	ble.n	8019d6c <_strtod_l+0x4ac>
 8019c7a:	2b16      	cmp	r3, #22
 8019c7c:	dc5f      	bgt.n	8019d3e <_strtod_l+0x47e>
 8019c7e:	4974      	ldr	r1, [pc, #464]	@ (8019e50 <_strtod_l+0x590>)
 8019c80:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8019c84:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019c88:	4652      	mov	r2, sl
 8019c8a:	465b      	mov	r3, fp
 8019c8c:	f7e6 fc8c 	bl	80005a8 <__aeabi_dmul>
 8019c90:	4682      	mov	sl, r0
 8019c92:	468b      	mov	fp, r1
 8019c94:	e64d      	b.n	8019932 <_strtod_l+0x72>
 8019c96:	4b6e      	ldr	r3, [pc, #440]	@ (8019e50 <_strtod_l+0x590>)
 8019c98:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8019c9c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8019ca0:	f7e6 fc82 	bl	80005a8 <__aeabi_dmul>
 8019ca4:	4682      	mov	sl, r0
 8019ca6:	9808      	ldr	r0, [sp, #32]
 8019ca8:	468b      	mov	fp, r1
 8019caa:	f7e6 fc03 	bl	80004b4 <__aeabi_ui2d>
 8019cae:	4602      	mov	r2, r0
 8019cb0:	460b      	mov	r3, r1
 8019cb2:	4650      	mov	r0, sl
 8019cb4:	4659      	mov	r1, fp
 8019cb6:	f7e6 fac1 	bl	800023c <__adddf3>
 8019cba:	2d0f      	cmp	r5, #15
 8019cbc:	4682      	mov	sl, r0
 8019cbe:	468b      	mov	fp, r1
 8019cc0:	ddd5      	ble.n	8019c6e <_strtod_l+0x3ae>
 8019cc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019cc4:	1b2c      	subs	r4, r5, r4
 8019cc6:	441c      	add	r4, r3
 8019cc8:	2c00      	cmp	r4, #0
 8019cca:	f340 8096 	ble.w	8019dfa <_strtod_l+0x53a>
 8019cce:	f014 030f 	ands.w	r3, r4, #15
 8019cd2:	d00a      	beq.n	8019cea <_strtod_l+0x42a>
 8019cd4:	495e      	ldr	r1, [pc, #376]	@ (8019e50 <_strtod_l+0x590>)
 8019cd6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8019cda:	4652      	mov	r2, sl
 8019cdc:	465b      	mov	r3, fp
 8019cde:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019ce2:	f7e6 fc61 	bl	80005a8 <__aeabi_dmul>
 8019ce6:	4682      	mov	sl, r0
 8019ce8:	468b      	mov	fp, r1
 8019cea:	f034 040f 	bics.w	r4, r4, #15
 8019cee:	d073      	beq.n	8019dd8 <_strtod_l+0x518>
 8019cf0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8019cf4:	dd48      	ble.n	8019d88 <_strtod_l+0x4c8>
 8019cf6:	2400      	movs	r4, #0
 8019cf8:	46a0      	mov	r8, r4
 8019cfa:	940a      	str	r4, [sp, #40]	@ 0x28
 8019cfc:	46a1      	mov	r9, r4
 8019cfe:	9a05      	ldr	r2, [sp, #20]
 8019d00:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8019e58 <_strtod_l+0x598>
 8019d04:	2322      	movs	r3, #34	@ 0x22
 8019d06:	6013      	str	r3, [r2, #0]
 8019d08:	f04f 0a00 	mov.w	sl, #0
 8019d0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8019d0e:	2b00      	cmp	r3, #0
 8019d10:	f43f ae0f 	beq.w	8019932 <_strtod_l+0x72>
 8019d14:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8019d16:	9805      	ldr	r0, [sp, #20]
 8019d18:	f002 ffe4 	bl	801cce4 <_Bfree>
 8019d1c:	9805      	ldr	r0, [sp, #20]
 8019d1e:	4649      	mov	r1, r9
 8019d20:	f002 ffe0 	bl	801cce4 <_Bfree>
 8019d24:	9805      	ldr	r0, [sp, #20]
 8019d26:	4641      	mov	r1, r8
 8019d28:	f002 ffdc 	bl	801cce4 <_Bfree>
 8019d2c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8019d2e:	9805      	ldr	r0, [sp, #20]
 8019d30:	f002 ffd8 	bl	801cce4 <_Bfree>
 8019d34:	9805      	ldr	r0, [sp, #20]
 8019d36:	4621      	mov	r1, r4
 8019d38:	f002 ffd4 	bl	801cce4 <_Bfree>
 8019d3c:	e5f9      	b.n	8019932 <_strtod_l+0x72>
 8019d3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019d40:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8019d44:	4293      	cmp	r3, r2
 8019d46:	dbbc      	blt.n	8019cc2 <_strtod_l+0x402>
 8019d48:	4c41      	ldr	r4, [pc, #260]	@ (8019e50 <_strtod_l+0x590>)
 8019d4a:	f1c5 050f 	rsb	r5, r5, #15
 8019d4e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8019d52:	4652      	mov	r2, sl
 8019d54:	465b      	mov	r3, fp
 8019d56:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019d5a:	f7e6 fc25 	bl	80005a8 <__aeabi_dmul>
 8019d5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019d60:	1b5d      	subs	r5, r3, r5
 8019d62:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8019d66:	e9d4 2300 	ldrd	r2, r3, [r4]
 8019d6a:	e78f      	b.n	8019c8c <_strtod_l+0x3cc>
 8019d6c:	3316      	adds	r3, #22
 8019d6e:	dba8      	blt.n	8019cc2 <_strtod_l+0x402>
 8019d70:	4b37      	ldr	r3, [pc, #220]	@ (8019e50 <_strtod_l+0x590>)
 8019d72:	eba9 0808 	sub.w	r8, r9, r8
 8019d76:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8019d7a:	e9d8 2300 	ldrd	r2, r3, [r8]
 8019d7e:	4650      	mov	r0, sl
 8019d80:	4659      	mov	r1, fp
 8019d82:	f7e6 fd3b 	bl	80007fc <__aeabi_ddiv>
 8019d86:	e783      	b.n	8019c90 <_strtod_l+0x3d0>
 8019d88:	4b32      	ldr	r3, [pc, #200]	@ (8019e54 <_strtod_l+0x594>)
 8019d8a:	9308      	str	r3, [sp, #32]
 8019d8c:	2300      	movs	r3, #0
 8019d8e:	1124      	asrs	r4, r4, #4
 8019d90:	4650      	mov	r0, sl
 8019d92:	4659      	mov	r1, fp
 8019d94:	461e      	mov	r6, r3
 8019d96:	2c01      	cmp	r4, #1
 8019d98:	dc21      	bgt.n	8019dde <_strtod_l+0x51e>
 8019d9a:	b10b      	cbz	r3, 8019da0 <_strtod_l+0x4e0>
 8019d9c:	4682      	mov	sl, r0
 8019d9e:	468b      	mov	fp, r1
 8019da0:	492c      	ldr	r1, [pc, #176]	@ (8019e54 <_strtod_l+0x594>)
 8019da2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8019da6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8019daa:	4652      	mov	r2, sl
 8019dac:	465b      	mov	r3, fp
 8019dae:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019db2:	f7e6 fbf9 	bl	80005a8 <__aeabi_dmul>
 8019db6:	4b28      	ldr	r3, [pc, #160]	@ (8019e58 <_strtod_l+0x598>)
 8019db8:	460a      	mov	r2, r1
 8019dba:	400b      	ands	r3, r1
 8019dbc:	4927      	ldr	r1, [pc, #156]	@ (8019e5c <_strtod_l+0x59c>)
 8019dbe:	428b      	cmp	r3, r1
 8019dc0:	4682      	mov	sl, r0
 8019dc2:	d898      	bhi.n	8019cf6 <_strtod_l+0x436>
 8019dc4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8019dc8:	428b      	cmp	r3, r1
 8019dca:	bf86      	itte	hi
 8019dcc:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8019e60 <_strtod_l+0x5a0>
 8019dd0:	f04f 3aff 	movhi.w	sl, #4294967295
 8019dd4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8019dd8:	2300      	movs	r3, #0
 8019dda:	9308      	str	r3, [sp, #32]
 8019ddc:	e07a      	b.n	8019ed4 <_strtod_l+0x614>
 8019dde:	07e2      	lsls	r2, r4, #31
 8019de0:	d505      	bpl.n	8019dee <_strtod_l+0x52e>
 8019de2:	9b08      	ldr	r3, [sp, #32]
 8019de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019de8:	f7e6 fbde 	bl	80005a8 <__aeabi_dmul>
 8019dec:	2301      	movs	r3, #1
 8019dee:	9a08      	ldr	r2, [sp, #32]
 8019df0:	3208      	adds	r2, #8
 8019df2:	3601      	adds	r6, #1
 8019df4:	1064      	asrs	r4, r4, #1
 8019df6:	9208      	str	r2, [sp, #32]
 8019df8:	e7cd      	b.n	8019d96 <_strtod_l+0x4d6>
 8019dfa:	d0ed      	beq.n	8019dd8 <_strtod_l+0x518>
 8019dfc:	4264      	negs	r4, r4
 8019dfe:	f014 020f 	ands.w	r2, r4, #15
 8019e02:	d00a      	beq.n	8019e1a <_strtod_l+0x55a>
 8019e04:	4b12      	ldr	r3, [pc, #72]	@ (8019e50 <_strtod_l+0x590>)
 8019e06:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019e0a:	4650      	mov	r0, sl
 8019e0c:	4659      	mov	r1, fp
 8019e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019e12:	f7e6 fcf3 	bl	80007fc <__aeabi_ddiv>
 8019e16:	4682      	mov	sl, r0
 8019e18:	468b      	mov	fp, r1
 8019e1a:	1124      	asrs	r4, r4, #4
 8019e1c:	d0dc      	beq.n	8019dd8 <_strtod_l+0x518>
 8019e1e:	2c1f      	cmp	r4, #31
 8019e20:	dd20      	ble.n	8019e64 <_strtod_l+0x5a4>
 8019e22:	2400      	movs	r4, #0
 8019e24:	46a0      	mov	r8, r4
 8019e26:	940a      	str	r4, [sp, #40]	@ 0x28
 8019e28:	46a1      	mov	r9, r4
 8019e2a:	9a05      	ldr	r2, [sp, #20]
 8019e2c:	2322      	movs	r3, #34	@ 0x22
 8019e2e:	f04f 0a00 	mov.w	sl, #0
 8019e32:	f04f 0b00 	mov.w	fp, #0
 8019e36:	6013      	str	r3, [r2, #0]
 8019e38:	e768      	b.n	8019d0c <_strtod_l+0x44c>
 8019e3a:	bf00      	nop
 8019e3c:	0802250e 	.word	0x0802250e
 8019e40:	080223b0 	.word	0x080223b0
 8019e44:	08022506 	.word	0x08022506
 8019e48:	080225f2 	.word	0x080225f2
 8019e4c:	080225ee 	.word	0x080225ee
 8019e50:	08022758 	.word	0x08022758
 8019e54:	08022730 	.word	0x08022730
 8019e58:	7ff00000 	.word	0x7ff00000
 8019e5c:	7ca00000 	.word	0x7ca00000
 8019e60:	7fefffff 	.word	0x7fefffff
 8019e64:	f014 0310 	ands.w	r3, r4, #16
 8019e68:	bf18      	it	ne
 8019e6a:	236a      	movne	r3, #106	@ 0x6a
 8019e6c:	4ea9      	ldr	r6, [pc, #676]	@ (801a114 <_strtod_l+0x854>)
 8019e6e:	9308      	str	r3, [sp, #32]
 8019e70:	4650      	mov	r0, sl
 8019e72:	4659      	mov	r1, fp
 8019e74:	2300      	movs	r3, #0
 8019e76:	07e2      	lsls	r2, r4, #31
 8019e78:	d504      	bpl.n	8019e84 <_strtod_l+0x5c4>
 8019e7a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8019e7e:	f7e6 fb93 	bl	80005a8 <__aeabi_dmul>
 8019e82:	2301      	movs	r3, #1
 8019e84:	1064      	asrs	r4, r4, #1
 8019e86:	f106 0608 	add.w	r6, r6, #8
 8019e8a:	d1f4      	bne.n	8019e76 <_strtod_l+0x5b6>
 8019e8c:	b10b      	cbz	r3, 8019e92 <_strtod_l+0x5d2>
 8019e8e:	4682      	mov	sl, r0
 8019e90:	468b      	mov	fp, r1
 8019e92:	9b08      	ldr	r3, [sp, #32]
 8019e94:	b1b3      	cbz	r3, 8019ec4 <_strtod_l+0x604>
 8019e96:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8019e9a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8019e9e:	2b00      	cmp	r3, #0
 8019ea0:	4659      	mov	r1, fp
 8019ea2:	dd0f      	ble.n	8019ec4 <_strtod_l+0x604>
 8019ea4:	2b1f      	cmp	r3, #31
 8019ea6:	dd55      	ble.n	8019f54 <_strtod_l+0x694>
 8019ea8:	2b34      	cmp	r3, #52	@ 0x34
 8019eaa:	bfde      	ittt	le
 8019eac:	f04f 33ff 	movle.w	r3, #4294967295
 8019eb0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8019eb4:	4093      	lslle	r3, r2
 8019eb6:	f04f 0a00 	mov.w	sl, #0
 8019eba:	bfcc      	ite	gt
 8019ebc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8019ec0:	ea03 0b01 	andle.w	fp, r3, r1
 8019ec4:	2200      	movs	r2, #0
 8019ec6:	2300      	movs	r3, #0
 8019ec8:	4650      	mov	r0, sl
 8019eca:	4659      	mov	r1, fp
 8019ecc:	f7e6 fdd4 	bl	8000a78 <__aeabi_dcmpeq>
 8019ed0:	2800      	cmp	r0, #0
 8019ed2:	d1a6      	bne.n	8019e22 <_strtod_l+0x562>
 8019ed4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8019ed6:	9300      	str	r3, [sp, #0]
 8019ed8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8019eda:	9805      	ldr	r0, [sp, #20]
 8019edc:	462b      	mov	r3, r5
 8019ede:	463a      	mov	r2, r7
 8019ee0:	f002 ff68 	bl	801cdb4 <__s2b>
 8019ee4:	900a      	str	r0, [sp, #40]	@ 0x28
 8019ee6:	2800      	cmp	r0, #0
 8019ee8:	f43f af05 	beq.w	8019cf6 <_strtod_l+0x436>
 8019eec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019eee:	2a00      	cmp	r2, #0
 8019ef0:	eba9 0308 	sub.w	r3, r9, r8
 8019ef4:	bfa8      	it	ge
 8019ef6:	2300      	movge	r3, #0
 8019ef8:	9312      	str	r3, [sp, #72]	@ 0x48
 8019efa:	2400      	movs	r4, #0
 8019efc:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8019f00:	9316      	str	r3, [sp, #88]	@ 0x58
 8019f02:	46a0      	mov	r8, r4
 8019f04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8019f06:	9805      	ldr	r0, [sp, #20]
 8019f08:	6859      	ldr	r1, [r3, #4]
 8019f0a:	f002 feab 	bl	801cc64 <_Balloc>
 8019f0e:	4681      	mov	r9, r0
 8019f10:	2800      	cmp	r0, #0
 8019f12:	f43f aef4 	beq.w	8019cfe <_strtod_l+0x43e>
 8019f16:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8019f18:	691a      	ldr	r2, [r3, #16]
 8019f1a:	3202      	adds	r2, #2
 8019f1c:	f103 010c 	add.w	r1, r3, #12
 8019f20:	0092      	lsls	r2, r2, #2
 8019f22:	300c      	adds	r0, #12
 8019f24:	f001 fc81 	bl	801b82a <memcpy>
 8019f28:	ec4b ab10 	vmov	d0, sl, fp
 8019f2c:	9805      	ldr	r0, [sp, #20]
 8019f2e:	aa1c      	add	r2, sp, #112	@ 0x70
 8019f30:	a91b      	add	r1, sp, #108	@ 0x6c
 8019f32:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8019f36:	f003 fa79 	bl	801d42c <__d2b>
 8019f3a:	901a      	str	r0, [sp, #104]	@ 0x68
 8019f3c:	2800      	cmp	r0, #0
 8019f3e:	f43f aede 	beq.w	8019cfe <_strtod_l+0x43e>
 8019f42:	9805      	ldr	r0, [sp, #20]
 8019f44:	2101      	movs	r1, #1
 8019f46:	f002 ffcb 	bl	801cee0 <__i2b>
 8019f4a:	4680      	mov	r8, r0
 8019f4c:	b948      	cbnz	r0, 8019f62 <_strtod_l+0x6a2>
 8019f4e:	f04f 0800 	mov.w	r8, #0
 8019f52:	e6d4      	b.n	8019cfe <_strtod_l+0x43e>
 8019f54:	f04f 32ff 	mov.w	r2, #4294967295
 8019f58:	fa02 f303 	lsl.w	r3, r2, r3
 8019f5c:	ea03 0a0a 	and.w	sl, r3, sl
 8019f60:	e7b0      	b.n	8019ec4 <_strtod_l+0x604>
 8019f62:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8019f64:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8019f66:	2d00      	cmp	r5, #0
 8019f68:	bfab      	itete	ge
 8019f6a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8019f6c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8019f6e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8019f70:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8019f72:	bfac      	ite	ge
 8019f74:	18ef      	addge	r7, r5, r3
 8019f76:	1b5e      	sublt	r6, r3, r5
 8019f78:	9b08      	ldr	r3, [sp, #32]
 8019f7a:	1aed      	subs	r5, r5, r3
 8019f7c:	4415      	add	r5, r2
 8019f7e:	4b66      	ldr	r3, [pc, #408]	@ (801a118 <_strtod_l+0x858>)
 8019f80:	3d01      	subs	r5, #1
 8019f82:	429d      	cmp	r5, r3
 8019f84:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8019f88:	da50      	bge.n	801a02c <_strtod_l+0x76c>
 8019f8a:	1b5b      	subs	r3, r3, r5
 8019f8c:	2b1f      	cmp	r3, #31
 8019f8e:	eba2 0203 	sub.w	r2, r2, r3
 8019f92:	f04f 0101 	mov.w	r1, #1
 8019f96:	dc3d      	bgt.n	801a014 <_strtod_l+0x754>
 8019f98:	fa01 f303 	lsl.w	r3, r1, r3
 8019f9c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8019f9e:	2300      	movs	r3, #0
 8019fa0:	9310      	str	r3, [sp, #64]	@ 0x40
 8019fa2:	18bd      	adds	r5, r7, r2
 8019fa4:	9b08      	ldr	r3, [sp, #32]
 8019fa6:	42af      	cmp	r7, r5
 8019fa8:	4416      	add	r6, r2
 8019faa:	441e      	add	r6, r3
 8019fac:	463b      	mov	r3, r7
 8019fae:	bfa8      	it	ge
 8019fb0:	462b      	movge	r3, r5
 8019fb2:	42b3      	cmp	r3, r6
 8019fb4:	bfa8      	it	ge
 8019fb6:	4633      	movge	r3, r6
 8019fb8:	2b00      	cmp	r3, #0
 8019fba:	bfc2      	ittt	gt
 8019fbc:	1aed      	subgt	r5, r5, r3
 8019fbe:	1af6      	subgt	r6, r6, r3
 8019fc0:	1aff      	subgt	r7, r7, r3
 8019fc2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8019fc4:	2b00      	cmp	r3, #0
 8019fc6:	dd16      	ble.n	8019ff6 <_strtod_l+0x736>
 8019fc8:	4641      	mov	r1, r8
 8019fca:	9805      	ldr	r0, [sp, #20]
 8019fcc:	461a      	mov	r2, r3
 8019fce:	f003 f847 	bl	801d060 <__pow5mult>
 8019fd2:	4680      	mov	r8, r0
 8019fd4:	2800      	cmp	r0, #0
 8019fd6:	d0ba      	beq.n	8019f4e <_strtod_l+0x68e>
 8019fd8:	4601      	mov	r1, r0
 8019fda:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8019fdc:	9805      	ldr	r0, [sp, #20]
 8019fde:	f002 ff95 	bl	801cf0c <__multiply>
 8019fe2:	900e      	str	r0, [sp, #56]	@ 0x38
 8019fe4:	2800      	cmp	r0, #0
 8019fe6:	f43f ae8a 	beq.w	8019cfe <_strtod_l+0x43e>
 8019fea:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8019fec:	9805      	ldr	r0, [sp, #20]
 8019fee:	f002 fe79 	bl	801cce4 <_Bfree>
 8019ff2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8019ff4:	931a      	str	r3, [sp, #104]	@ 0x68
 8019ff6:	2d00      	cmp	r5, #0
 8019ff8:	dc1d      	bgt.n	801a036 <_strtod_l+0x776>
 8019ffa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019ffc:	2b00      	cmp	r3, #0
 8019ffe:	dd23      	ble.n	801a048 <_strtod_l+0x788>
 801a000:	4649      	mov	r1, r9
 801a002:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 801a004:	9805      	ldr	r0, [sp, #20]
 801a006:	f003 f82b 	bl	801d060 <__pow5mult>
 801a00a:	4681      	mov	r9, r0
 801a00c:	b9e0      	cbnz	r0, 801a048 <_strtod_l+0x788>
 801a00e:	f04f 0900 	mov.w	r9, #0
 801a012:	e674      	b.n	8019cfe <_strtod_l+0x43e>
 801a014:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 801a018:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 801a01c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 801a020:	35e2      	adds	r5, #226	@ 0xe2
 801a022:	fa01 f305 	lsl.w	r3, r1, r5
 801a026:	9310      	str	r3, [sp, #64]	@ 0x40
 801a028:	9113      	str	r1, [sp, #76]	@ 0x4c
 801a02a:	e7ba      	b.n	8019fa2 <_strtod_l+0x6e2>
 801a02c:	2300      	movs	r3, #0
 801a02e:	9310      	str	r3, [sp, #64]	@ 0x40
 801a030:	2301      	movs	r3, #1
 801a032:	9313      	str	r3, [sp, #76]	@ 0x4c
 801a034:	e7b5      	b.n	8019fa2 <_strtod_l+0x6e2>
 801a036:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801a038:	9805      	ldr	r0, [sp, #20]
 801a03a:	462a      	mov	r2, r5
 801a03c:	f003 f86a 	bl	801d114 <__lshift>
 801a040:	901a      	str	r0, [sp, #104]	@ 0x68
 801a042:	2800      	cmp	r0, #0
 801a044:	d1d9      	bne.n	8019ffa <_strtod_l+0x73a>
 801a046:	e65a      	b.n	8019cfe <_strtod_l+0x43e>
 801a048:	2e00      	cmp	r6, #0
 801a04a:	dd07      	ble.n	801a05c <_strtod_l+0x79c>
 801a04c:	4649      	mov	r1, r9
 801a04e:	9805      	ldr	r0, [sp, #20]
 801a050:	4632      	mov	r2, r6
 801a052:	f003 f85f 	bl	801d114 <__lshift>
 801a056:	4681      	mov	r9, r0
 801a058:	2800      	cmp	r0, #0
 801a05a:	d0d8      	beq.n	801a00e <_strtod_l+0x74e>
 801a05c:	2f00      	cmp	r7, #0
 801a05e:	dd08      	ble.n	801a072 <_strtod_l+0x7b2>
 801a060:	4641      	mov	r1, r8
 801a062:	9805      	ldr	r0, [sp, #20]
 801a064:	463a      	mov	r2, r7
 801a066:	f003 f855 	bl	801d114 <__lshift>
 801a06a:	4680      	mov	r8, r0
 801a06c:	2800      	cmp	r0, #0
 801a06e:	f43f ae46 	beq.w	8019cfe <_strtod_l+0x43e>
 801a072:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801a074:	9805      	ldr	r0, [sp, #20]
 801a076:	464a      	mov	r2, r9
 801a078:	f003 f8d4 	bl	801d224 <__mdiff>
 801a07c:	4604      	mov	r4, r0
 801a07e:	2800      	cmp	r0, #0
 801a080:	f43f ae3d 	beq.w	8019cfe <_strtod_l+0x43e>
 801a084:	68c3      	ldr	r3, [r0, #12]
 801a086:	930f      	str	r3, [sp, #60]	@ 0x3c
 801a088:	2300      	movs	r3, #0
 801a08a:	60c3      	str	r3, [r0, #12]
 801a08c:	4641      	mov	r1, r8
 801a08e:	f003 f8ad 	bl	801d1ec <__mcmp>
 801a092:	2800      	cmp	r0, #0
 801a094:	da46      	bge.n	801a124 <_strtod_l+0x864>
 801a096:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801a098:	ea53 030a 	orrs.w	r3, r3, sl
 801a09c:	d16c      	bne.n	801a178 <_strtod_l+0x8b8>
 801a09e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801a0a2:	2b00      	cmp	r3, #0
 801a0a4:	d168      	bne.n	801a178 <_strtod_l+0x8b8>
 801a0a6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801a0aa:	0d1b      	lsrs	r3, r3, #20
 801a0ac:	051b      	lsls	r3, r3, #20
 801a0ae:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801a0b2:	d961      	bls.n	801a178 <_strtod_l+0x8b8>
 801a0b4:	6963      	ldr	r3, [r4, #20]
 801a0b6:	b913      	cbnz	r3, 801a0be <_strtod_l+0x7fe>
 801a0b8:	6923      	ldr	r3, [r4, #16]
 801a0ba:	2b01      	cmp	r3, #1
 801a0bc:	dd5c      	ble.n	801a178 <_strtod_l+0x8b8>
 801a0be:	4621      	mov	r1, r4
 801a0c0:	2201      	movs	r2, #1
 801a0c2:	9805      	ldr	r0, [sp, #20]
 801a0c4:	f003 f826 	bl	801d114 <__lshift>
 801a0c8:	4641      	mov	r1, r8
 801a0ca:	4604      	mov	r4, r0
 801a0cc:	f003 f88e 	bl	801d1ec <__mcmp>
 801a0d0:	2800      	cmp	r0, #0
 801a0d2:	dd51      	ble.n	801a178 <_strtod_l+0x8b8>
 801a0d4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801a0d8:	9a08      	ldr	r2, [sp, #32]
 801a0da:	0d1b      	lsrs	r3, r3, #20
 801a0dc:	051b      	lsls	r3, r3, #20
 801a0de:	2a00      	cmp	r2, #0
 801a0e0:	d06b      	beq.n	801a1ba <_strtod_l+0x8fa>
 801a0e2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801a0e6:	d868      	bhi.n	801a1ba <_strtod_l+0x8fa>
 801a0e8:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 801a0ec:	f67f ae9d 	bls.w	8019e2a <_strtod_l+0x56a>
 801a0f0:	4b0a      	ldr	r3, [pc, #40]	@ (801a11c <_strtod_l+0x85c>)
 801a0f2:	4650      	mov	r0, sl
 801a0f4:	4659      	mov	r1, fp
 801a0f6:	2200      	movs	r2, #0
 801a0f8:	f7e6 fa56 	bl	80005a8 <__aeabi_dmul>
 801a0fc:	4b08      	ldr	r3, [pc, #32]	@ (801a120 <_strtod_l+0x860>)
 801a0fe:	400b      	ands	r3, r1
 801a100:	4682      	mov	sl, r0
 801a102:	468b      	mov	fp, r1
 801a104:	2b00      	cmp	r3, #0
 801a106:	f47f ae05 	bne.w	8019d14 <_strtod_l+0x454>
 801a10a:	9a05      	ldr	r2, [sp, #20]
 801a10c:	2322      	movs	r3, #34	@ 0x22
 801a10e:	6013      	str	r3, [r2, #0]
 801a110:	e600      	b.n	8019d14 <_strtod_l+0x454>
 801a112:	bf00      	nop
 801a114:	080223d8 	.word	0x080223d8
 801a118:	fffffc02 	.word	0xfffffc02
 801a11c:	39500000 	.word	0x39500000
 801a120:	7ff00000 	.word	0x7ff00000
 801a124:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 801a128:	d165      	bne.n	801a1f6 <_strtod_l+0x936>
 801a12a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801a12c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801a130:	b35a      	cbz	r2, 801a18a <_strtod_l+0x8ca>
 801a132:	4a9f      	ldr	r2, [pc, #636]	@ (801a3b0 <_strtod_l+0xaf0>)
 801a134:	4293      	cmp	r3, r2
 801a136:	d12b      	bne.n	801a190 <_strtod_l+0x8d0>
 801a138:	9b08      	ldr	r3, [sp, #32]
 801a13a:	4651      	mov	r1, sl
 801a13c:	b303      	cbz	r3, 801a180 <_strtod_l+0x8c0>
 801a13e:	4b9d      	ldr	r3, [pc, #628]	@ (801a3b4 <_strtod_l+0xaf4>)
 801a140:	465a      	mov	r2, fp
 801a142:	4013      	ands	r3, r2
 801a144:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 801a148:	f04f 32ff 	mov.w	r2, #4294967295
 801a14c:	d81b      	bhi.n	801a186 <_strtod_l+0x8c6>
 801a14e:	0d1b      	lsrs	r3, r3, #20
 801a150:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801a154:	fa02 f303 	lsl.w	r3, r2, r3
 801a158:	4299      	cmp	r1, r3
 801a15a:	d119      	bne.n	801a190 <_strtod_l+0x8d0>
 801a15c:	4b96      	ldr	r3, [pc, #600]	@ (801a3b8 <_strtod_l+0xaf8>)
 801a15e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801a160:	429a      	cmp	r2, r3
 801a162:	d102      	bne.n	801a16a <_strtod_l+0x8aa>
 801a164:	3101      	adds	r1, #1
 801a166:	f43f adca 	beq.w	8019cfe <_strtod_l+0x43e>
 801a16a:	4b92      	ldr	r3, [pc, #584]	@ (801a3b4 <_strtod_l+0xaf4>)
 801a16c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801a16e:	401a      	ands	r2, r3
 801a170:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 801a174:	f04f 0a00 	mov.w	sl, #0
 801a178:	9b08      	ldr	r3, [sp, #32]
 801a17a:	2b00      	cmp	r3, #0
 801a17c:	d1b8      	bne.n	801a0f0 <_strtod_l+0x830>
 801a17e:	e5c9      	b.n	8019d14 <_strtod_l+0x454>
 801a180:	f04f 33ff 	mov.w	r3, #4294967295
 801a184:	e7e8      	b.n	801a158 <_strtod_l+0x898>
 801a186:	4613      	mov	r3, r2
 801a188:	e7e6      	b.n	801a158 <_strtod_l+0x898>
 801a18a:	ea53 030a 	orrs.w	r3, r3, sl
 801a18e:	d0a1      	beq.n	801a0d4 <_strtod_l+0x814>
 801a190:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801a192:	b1db      	cbz	r3, 801a1cc <_strtod_l+0x90c>
 801a194:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801a196:	4213      	tst	r3, r2
 801a198:	d0ee      	beq.n	801a178 <_strtod_l+0x8b8>
 801a19a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801a19c:	9a08      	ldr	r2, [sp, #32]
 801a19e:	4650      	mov	r0, sl
 801a1a0:	4659      	mov	r1, fp
 801a1a2:	b1bb      	cbz	r3, 801a1d4 <_strtod_l+0x914>
 801a1a4:	f7ff fb6e 	bl	8019884 <sulp>
 801a1a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801a1ac:	ec53 2b10 	vmov	r2, r3, d0
 801a1b0:	f7e6 f844 	bl	800023c <__adddf3>
 801a1b4:	4682      	mov	sl, r0
 801a1b6:	468b      	mov	fp, r1
 801a1b8:	e7de      	b.n	801a178 <_strtod_l+0x8b8>
 801a1ba:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801a1be:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801a1c2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801a1c6:	f04f 3aff 	mov.w	sl, #4294967295
 801a1ca:	e7d5      	b.n	801a178 <_strtod_l+0x8b8>
 801a1cc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801a1ce:	ea13 0f0a 	tst.w	r3, sl
 801a1d2:	e7e1      	b.n	801a198 <_strtod_l+0x8d8>
 801a1d4:	f7ff fb56 	bl	8019884 <sulp>
 801a1d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801a1dc:	ec53 2b10 	vmov	r2, r3, d0
 801a1e0:	f7e6 f82a 	bl	8000238 <__aeabi_dsub>
 801a1e4:	2200      	movs	r2, #0
 801a1e6:	2300      	movs	r3, #0
 801a1e8:	4682      	mov	sl, r0
 801a1ea:	468b      	mov	fp, r1
 801a1ec:	f7e6 fc44 	bl	8000a78 <__aeabi_dcmpeq>
 801a1f0:	2800      	cmp	r0, #0
 801a1f2:	d0c1      	beq.n	801a178 <_strtod_l+0x8b8>
 801a1f4:	e619      	b.n	8019e2a <_strtod_l+0x56a>
 801a1f6:	4641      	mov	r1, r8
 801a1f8:	4620      	mov	r0, r4
 801a1fa:	f003 f96f 	bl	801d4dc <__ratio>
 801a1fe:	ec57 6b10 	vmov	r6, r7, d0
 801a202:	2200      	movs	r2, #0
 801a204:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801a208:	4630      	mov	r0, r6
 801a20a:	4639      	mov	r1, r7
 801a20c:	f7e6 fc48 	bl	8000aa0 <__aeabi_dcmple>
 801a210:	2800      	cmp	r0, #0
 801a212:	d06f      	beq.n	801a2f4 <_strtod_l+0xa34>
 801a214:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801a216:	2b00      	cmp	r3, #0
 801a218:	d17a      	bne.n	801a310 <_strtod_l+0xa50>
 801a21a:	f1ba 0f00 	cmp.w	sl, #0
 801a21e:	d158      	bne.n	801a2d2 <_strtod_l+0xa12>
 801a220:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801a222:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801a226:	2b00      	cmp	r3, #0
 801a228:	d15a      	bne.n	801a2e0 <_strtod_l+0xa20>
 801a22a:	4b64      	ldr	r3, [pc, #400]	@ (801a3bc <_strtod_l+0xafc>)
 801a22c:	2200      	movs	r2, #0
 801a22e:	4630      	mov	r0, r6
 801a230:	4639      	mov	r1, r7
 801a232:	f7e6 fc2b 	bl	8000a8c <__aeabi_dcmplt>
 801a236:	2800      	cmp	r0, #0
 801a238:	d159      	bne.n	801a2ee <_strtod_l+0xa2e>
 801a23a:	4630      	mov	r0, r6
 801a23c:	4639      	mov	r1, r7
 801a23e:	4b60      	ldr	r3, [pc, #384]	@ (801a3c0 <_strtod_l+0xb00>)
 801a240:	2200      	movs	r2, #0
 801a242:	f7e6 f9b1 	bl	80005a8 <__aeabi_dmul>
 801a246:	4606      	mov	r6, r0
 801a248:	460f      	mov	r7, r1
 801a24a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 801a24e:	9606      	str	r6, [sp, #24]
 801a250:	9307      	str	r3, [sp, #28]
 801a252:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801a256:	4d57      	ldr	r5, [pc, #348]	@ (801a3b4 <_strtod_l+0xaf4>)
 801a258:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 801a25c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801a25e:	401d      	ands	r5, r3
 801a260:	4b58      	ldr	r3, [pc, #352]	@ (801a3c4 <_strtod_l+0xb04>)
 801a262:	429d      	cmp	r5, r3
 801a264:	f040 80b2 	bne.w	801a3cc <_strtod_l+0xb0c>
 801a268:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801a26a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 801a26e:	ec4b ab10 	vmov	d0, sl, fp
 801a272:	f003 f86b 	bl	801d34c <__ulp>
 801a276:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801a27a:	ec51 0b10 	vmov	r0, r1, d0
 801a27e:	f7e6 f993 	bl	80005a8 <__aeabi_dmul>
 801a282:	4652      	mov	r2, sl
 801a284:	465b      	mov	r3, fp
 801a286:	f7e5 ffd9 	bl	800023c <__adddf3>
 801a28a:	460b      	mov	r3, r1
 801a28c:	4949      	ldr	r1, [pc, #292]	@ (801a3b4 <_strtod_l+0xaf4>)
 801a28e:	4a4e      	ldr	r2, [pc, #312]	@ (801a3c8 <_strtod_l+0xb08>)
 801a290:	4019      	ands	r1, r3
 801a292:	4291      	cmp	r1, r2
 801a294:	4682      	mov	sl, r0
 801a296:	d942      	bls.n	801a31e <_strtod_l+0xa5e>
 801a298:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801a29a:	4b47      	ldr	r3, [pc, #284]	@ (801a3b8 <_strtod_l+0xaf8>)
 801a29c:	429a      	cmp	r2, r3
 801a29e:	d103      	bne.n	801a2a8 <_strtod_l+0x9e8>
 801a2a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801a2a2:	3301      	adds	r3, #1
 801a2a4:	f43f ad2b 	beq.w	8019cfe <_strtod_l+0x43e>
 801a2a8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 801a3b8 <_strtod_l+0xaf8>
 801a2ac:	f04f 3aff 	mov.w	sl, #4294967295
 801a2b0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801a2b2:	9805      	ldr	r0, [sp, #20]
 801a2b4:	f002 fd16 	bl	801cce4 <_Bfree>
 801a2b8:	9805      	ldr	r0, [sp, #20]
 801a2ba:	4649      	mov	r1, r9
 801a2bc:	f002 fd12 	bl	801cce4 <_Bfree>
 801a2c0:	9805      	ldr	r0, [sp, #20]
 801a2c2:	4641      	mov	r1, r8
 801a2c4:	f002 fd0e 	bl	801cce4 <_Bfree>
 801a2c8:	9805      	ldr	r0, [sp, #20]
 801a2ca:	4621      	mov	r1, r4
 801a2cc:	f002 fd0a 	bl	801cce4 <_Bfree>
 801a2d0:	e618      	b.n	8019f04 <_strtod_l+0x644>
 801a2d2:	f1ba 0f01 	cmp.w	sl, #1
 801a2d6:	d103      	bne.n	801a2e0 <_strtod_l+0xa20>
 801a2d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801a2da:	2b00      	cmp	r3, #0
 801a2dc:	f43f ada5 	beq.w	8019e2a <_strtod_l+0x56a>
 801a2e0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 801a390 <_strtod_l+0xad0>
 801a2e4:	4f35      	ldr	r7, [pc, #212]	@ (801a3bc <_strtod_l+0xafc>)
 801a2e6:	ed8d 7b06 	vstr	d7, [sp, #24]
 801a2ea:	2600      	movs	r6, #0
 801a2ec:	e7b1      	b.n	801a252 <_strtod_l+0x992>
 801a2ee:	4f34      	ldr	r7, [pc, #208]	@ (801a3c0 <_strtod_l+0xb00>)
 801a2f0:	2600      	movs	r6, #0
 801a2f2:	e7aa      	b.n	801a24a <_strtod_l+0x98a>
 801a2f4:	4b32      	ldr	r3, [pc, #200]	@ (801a3c0 <_strtod_l+0xb00>)
 801a2f6:	4630      	mov	r0, r6
 801a2f8:	4639      	mov	r1, r7
 801a2fa:	2200      	movs	r2, #0
 801a2fc:	f7e6 f954 	bl	80005a8 <__aeabi_dmul>
 801a300:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801a302:	4606      	mov	r6, r0
 801a304:	460f      	mov	r7, r1
 801a306:	2b00      	cmp	r3, #0
 801a308:	d09f      	beq.n	801a24a <_strtod_l+0x98a>
 801a30a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 801a30e:	e7a0      	b.n	801a252 <_strtod_l+0x992>
 801a310:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 801a398 <_strtod_l+0xad8>
 801a314:	ed8d 7b06 	vstr	d7, [sp, #24]
 801a318:	ec57 6b17 	vmov	r6, r7, d7
 801a31c:	e799      	b.n	801a252 <_strtod_l+0x992>
 801a31e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801a322:	9b08      	ldr	r3, [sp, #32]
 801a324:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 801a328:	2b00      	cmp	r3, #0
 801a32a:	d1c1      	bne.n	801a2b0 <_strtod_l+0x9f0>
 801a32c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801a330:	0d1b      	lsrs	r3, r3, #20
 801a332:	051b      	lsls	r3, r3, #20
 801a334:	429d      	cmp	r5, r3
 801a336:	d1bb      	bne.n	801a2b0 <_strtod_l+0x9f0>
 801a338:	4630      	mov	r0, r6
 801a33a:	4639      	mov	r1, r7
 801a33c:	f7e6 fc94 	bl	8000c68 <__aeabi_d2lz>
 801a340:	f7e6 f904 	bl	800054c <__aeabi_l2d>
 801a344:	4602      	mov	r2, r0
 801a346:	460b      	mov	r3, r1
 801a348:	4630      	mov	r0, r6
 801a34a:	4639      	mov	r1, r7
 801a34c:	f7e5 ff74 	bl	8000238 <__aeabi_dsub>
 801a350:	460b      	mov	r3, r1
 801a352:	4602      	mov	r2, r0
 801a354:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 801a358:	f3cb 0613 	ubfx	r6, fp, #0, #20
 801a35c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801a35e:	ea46 060a 	orr.w	r6, r6, sl
 801a362:	431e      	orrs	r6, r3
 801a364:	d06f      	beq.n	801a446 <_strtod_l+0xb86>
 801a366:	a30e      	add	r3, pc, #56	@ (adr r3, 801a3a0 <_strtod_l+0xae0>)
 801a368:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a36c:	f7e6 fb8e 	bl	8000a8c <__aeabi_dcmplt>
 801a370:	2800      	cmp	r0, #0
 801a372:	f47f accf 	bne.w	8019d14 <_strtod_l+0x454>
 801a376:	a30c      	add	r3, pc, #48	@ (adr r3, 801a3a8 <_strtod_l+0xae8>)
 801a378:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a37c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801a380:	f7e6 fba2 	bl	8000ac8 <__aeabi_dcmpgt>
 801a384:	2800      	cmp	r0, #0
 801a386:	d093      	beq.n	801a2b0 <_strtod_l+0x9f0>
 801a388:	e4c4      	b.n	8019d14 <_strtod_l+0x454>
 801a38a:	bf00      	nop
 801a38c:	f3af 8000 	nop.w
 801a390:	00000000 	.word	0x00000000
 801a394:	bff00000 	.word	0xbff00000
 801a398:	00000000 	.word	0x00000000
 801a39c:	3ff00000 	.word	0x3ff00000
 801a3a0:	94a03595 	.word	0x94a03595
 801a3a4:	3fdfffff 	.word	0x3fdfffff
 801a3a8:	35afe535 	.word	0x35afe535
 801a3ac:	3fe00000 	.word	0x3fe00000
 801a3b0:	000fffff 	.word	0x000fffff
 801a3b4:	7ff00000 	.word	0x7ff00000
 801a3b8:	7fefffff 	.word	0x7fefffff
 801a3bc:	3ff00000 	.word	0x3ff00000
 801a3c0:	3fe00000 	.word	0x3fe00000
 801a3c4:	7fe00000 	.word	0x7fe00000
 801a3c8:	7c9fffff 	.word	0x7c9fffff
 801a3cc:	9b08      	ldr	r3, [sp, #32]
 801a3ce:	b323      	cbz	r3, 801a41a <_strtod_l+0xb5a>
 801a3d0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 801a3d4:	d821      	bhi.n	801a41a <_strtod_l+0xb5a>
 801a3d6:	a328      	add	r3, pc, #160	@ (adr r3, 801a478 <_strtod_l+0xbb8>)
 801a3d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a3dc:	4630      	mov	r0, r6
 801a3de:	4639      	mov	r1, r7
 801a3e0:	f7e6 fb5e 	bl	8000aa0 <__aeabi_dcmple>
 801a3e4:	b1a0      	cbz	r0, 801a410 <_strtod_l+0xb50>
 801a3e6:	4639      	mov	r1, r7
 801a3e8:	4630      	mov	r0, r6
 801a3ea:	f7e6 fbb5 	bl	8000b58 <__aeabi_d2uiz>
 801a3ee:	2801      	cmp	r0, #1
 801a3f0:	bf38      	it	cc
 801a3f2:	2001      	movcc	r0, #1
 801a3f4:	f7e6 f85e 	bl	80004b4 <__aeabi_ui2d>
 801a3f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801a3fa:	4606      	mov	r6, r0
 801a3fc:	460f      	mov	r7, r1
 801a3fe:	b9fb      	cbnz	r3, 801a440 <_strtod_l+0xb80>
 801a400:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801a404:	9014      	str	r0, [sp, #80]	@ 0x50
 801a406:	9315      	str	r3, [sp, #84]	@ 0x54
 801a408:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 801a40c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 801a410:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801a412:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 801a416:	1b5b      	subs	r3, r3, r5
 801a418:	9311      	str	r3, [sp, #68]	@ 0x44
 801a41a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801a41e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 801a422:	f002 ff93 	bl	801d34c <__ulp>
 801a426:	4650      	mov	r0, sl
 801a428:	ec53 2b10 	vmov	r2, r3, d0
 801a42c:	4659      	mov	r1, fp
 801a42e:	f7e6 f8bb 	bl	80005a8 <__aeabi_dmul>
 801a432:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801a436:	f7e5 ff01 	bl	800023c <__adddf3>
 801a43a:	4682      	mov	sl, r0
 801a43c:	468b      	mov	fp, r1
 801a43e:	e770      	b.n	801a322 <_strtod_l+0xa62>
 801a440:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 801a444:	e7e0      	b.n	801a408 <_strtod_l+0xb48>
 801a446:	a30e      	add	r3, pc, #56	@ (adr r3, 801a480 <_strtod_l+0xbc0>)
 801a448:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a44c:	f7e6 fb1e 	bl	8000a8c <__aeabi_dcmplt>
 801a450:	e798      	b.n	801a384 <_strtod_l+0xac4>
 801a452:	2300      	movs	r3, #0
 801a454:	930b      	str	r3, [sp, #44]	@ 0x2c
 801a456:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 801a458:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801a45a:	6013      	str	r3, [r2, #0]
 801a45c:	f7ff ba6d 	b.w	801993a <_strtod_l+0x7a>
 801a460:	2a65      	cmp	r2, #101	@ 0x65
 801a462:	f43f ab66 	beq.w	8019b32 <_strtod_l+0x272>
 801a466:	2a45      	cmp	r2, #69	@ 0x45
 801a468:	f43f ab63 	beq.w	8019b32 <_strtod_l+0x272>
 801a46c:	2301      	movs	r3, #1
 801a46e:	f7ff bb9e 	b.w	8019bae <_strtod_l+0x2ee>
 801a472:	bf00      	nop
 801a474:	f3af 8000 	nop.w
 801a478:	ffc00000 	.word	0xffc00000
 801a47c:	41dfffff 	.word	0x41dfffff
 801a480:	94a03595 	.word	0x94a03595
 801a484:	3fcfffff 	.word	0x3fcfffff

0801a488 <_strtod_r>:
 801a488:	4b01      	ldr	r3, [pc, #4]	@ (801a490 <_strtod_r+0x8>)
 801a48a:	f7ff ba19 	b.w	80198c0 <_strtod_l>
 801a48e:	bf00      	nop
 801a490:	20000150 	.word	0x20000150

0801a494 <strtof>:
 801a494:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a498:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 801a558 <strtof+0xc4>
 801a49c:	4b29      	ldr	r3, [pc, #164]	@ (801a544 <strtof+0xb0>)
 801a49e:	460a      	mov	r2, r1
 801a4a0:	ed2d 8b02 	vpush	{d8}
 801a4a4:	4601      	mov	r1, r0
 801a4a6:	f8d8 0000 	ldr.w	r0, [r8]
 801a4aa:	f7ff fa09 	bl	80198c0 <_strtod_l>
 801a4ae:	ec55 4b10 	vmov	r4, r5, d0
 801a4b2:	4622      	mov	r2, r4
 801a4b4:	462b      	mov	r3, r5
 801a4b6:	4620      	mov	r0, r4
 801a4b8:	4629      	mov	r1, r5
 801a4ba:	f7e6 fb0f 	bl	8000adc <__aeabi_dcmpun>
 801a4be:	b190      	cbz	r0, 801a4e6 <strtof+0x52>
 801a4c0:	2d00      	cmp	r5, #0
 801a4c2:	4821      	ldr	r0, [pc, #132]	@ (801a548 <strtof+0xb4>)
 801a4c4:	da09      	bge.n	801a4da <strtof+0x46>
 801a4c6:	f001 f9c7 	bl	801b858 <nanf>
 801a4ca:	eeb1 8a40 	vneg.f32	s16, s0
 801a4ce:	eeb0 0a48 	vmov.f32	s0, s16
 801a4d2:	ecbd 8b02 	vpop	{d8}
 801a4d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a4da:	ecbd 8b02 	vpop	{d8}
 801a4de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a4e2:	f001 b9b9 	b.w	801b858 <nanf>
 801a4e6:	4620      	mov	r0, r4
 801a4e8:	4629      	mov	r1, r5
 801a4ea:	f7e6 fb55 	bl	8000b98 <__aeabi_d2f>
 801a4ee:	ee08 0a10 	vmov	s16, r0
 801a4f2:	eddf 7a16 	vldr	s15, [pc, #88]	@ 801a54c <strtof+0xb8>
 801a4f6:	eeb0 7ac8 	vabs.f32	s14, s16
 801a4fa:	eeb4 7a67 	vcmp.f32	s14, s15
 801a4fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a502:	dd11      	ble.n	801a528 <strtof+0x94>
 801a504:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 801a508:	4b11      	ldr	r3, [pc, #68]	@ (801a550 <strtof+0xbc>)
 801a50a:	f04f 32ff 	mov.w	r2, #4294967295
 801a50e:	4620      	mov	r0, r4
 801a510:	4639      	mov	r1, r7
 801a512:	f7e6 fae3 	bl	8000adc <__aeabi_dcmpun>
 801a516:	b980      	cbnz	r0, 801a53a <strtof+0xa6>
 801a518:	4b0d      	ldr	r3, [pc, #52]	@ (801a550 <strtof+0xbc>)
 801a51a:	f04f 32ff 	mov.w	r2, #4294967295
 801a51e:	4620      	mov	r0, r4
 801a520:	4639      	mov	r1, r7
 801a522:	f7e6 fabd 	bl	8000aa0 <__aeabi_dcmple>
 801a526:	b940      	cbnz	r0, 801a53a <strtof+0xa6>
 801a528:	ee18 3a10 	vmov	r3, s16
 801a52c:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 801a530:	d1cd      	bne.n	801a4ce <strtof+0x3a>
 801a532:	4b08      	ldr	r3, [pc, #32]	@ (801a554 <strtof+0xc0>)
 801a534:	402b      	ands	r3, r5
 801a536:	2b00      	cmp	r3, #0
 801a538:	d0c9      	beq.n	801a4ce <strtof+0x3a>
 801a53a:	f8d8 3000 	ldr.w	r3, [r8]
 801a53e:	2222      	movs	r2, #34	@ 0x22
 801a540:	601a      	str	r2, [r3, #0]
 801a542:	e7c4      	b.n	801a4ce <strtof+0x3a>
 801a544:	20000150 	.word	0x20000150
 801a548:	080225ee 	.word	0x080225ee
 801a54c:	7f7fffff 	.word	0x7f7fffff
 801a550:	7fefffff 	.word	0x7fefffff
 801a554:	7ff00000 	.word	0x7ff00000
 801a558:	200002bc 	.word	0x200002bc

0801a55c <_strtol_l.constprop.0>:
 801a55c:	2b24      	cmp	r3, #36	@ 0x24
 801a55e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a562:	4686      	mov	lr, r0
 801a564:	4690      	mov	r8, r2
 801a566:	d801      	bhi.n	801a56c <_strtol_l.constprop.0+0x10>
 801a568:	2b01      	cmp	r3, #1
 801a56a:	d106      	bne.n	801a57a <_strtol_l.constprop.0+0x1e>
 801a56c:	f001 f928 	bl	801b7c0 <__errno>
 801a570:	2316      	movs	r3, #22
 801a572:	6003      	str	r3, [r0, #0]
 801a574:	2000      	movs	r0, #0
 801a576:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a57a:	4834      	ldr	r0, [pc, #208]	@ (801a64c <_strtol_l.constprop.0+0xf0>)
 801a57c:	460d      	mov	r5, r1
 801a57e:	462a      	mov	r2, r5
 801a580:	f815 4b01 	ldrb.w	r4, [r5], #1
 801a584:	5d06      	ldrb	r6, [r0, r4]
 801a586:	f016 0608 	ands.w	r6, r6, #8
 801a58a:	d1f8      	bne.n	801a57e <_strtol_l.constprop.0+0x22>
 801a58c:	2c2d      	cmp	r4, #45	@ 0x2d
 801a58e:	d12d      	bne.n	801a5ec <_strtol_l.constprop.0+0x90>
 801a590:	782c      	ldrb	r4, [r5, #0]
 801a592:	2601      	movs	r6, #1
 801a594:	1c95      	adds	r5, r2, #2
 801a596:	f033 0210 	bics.w	r2, r3, #16
 801a59a:	d109      	bne.n	801a5b0 <_strtol_l.constprop.0+0x54>
 801a59c:	2c30      	cmp	r4, #48	@ 0x30
 801a59e:	d12a      	bne.n	801a5f6 <_strtol_l.constprop.0+0x9a>
 801a5a0:	782a      	ldrb	r2, [r5, #0]
 801a5a2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801a5a6:	2a58      	cmp	r2, #88	@ 0x58
 801a5a8:	d125      	bne.n	801a5f6 <_strtol_l.constprop.0+0x9a>
 801a5aa:	786c      	ldrb	r4, [r5, #1]
 801a5ac:	2310      	movs	r3, #16
 801a5ae:	3502      	adds	r5, #2
 801a5b0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801a5b4:	f10c 3cff 	add.w	ip, ip, #4294967295
 801a5b8:	2200      	movs	r2, #0
 801a5ba:	fbbc f9f3 	udiv	r9, ip, r3
 801a5be:	4610      	mov	r0, r2
 801a5c0:	fb03 ca19 	mls	sl, r3, r9, ip
 801a5c4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 801a5c8:	2f09      	cmp	r7, #9
 801a5ca:	d81b      	bhi.n	801a604 <_strtol_l.constprop.0+0xa8>
 801a5cc:	463c      	mov	r4, r7
 801a5ce:	42a3      	cmp	r3, r4
 801a5d0:	dd27      	ble.n	801a622 <_strtol_l.constprop.0+0xc6>
 801a5d2:	1c57      	adds	r7, r2, #1
 801a5d4:	d007      	beq.n	801a5e6 <_strtol_l.constprop.0+0x8a>
 801a5d6:	4581      	cmp	r9, r0
 801a5d8:	d320      	bcc.n	801a61c <_strtol_l.constprop.0+0xc0>
 801a5da:	d101      	bne.n	801a5e0 <_strtol_l.constprop.0+0x84>
 801a5dc:	45a2      	cmp	sl, r4
 801a5de:	db1d      	blt.n	801a61c <_strtol_l.constprop.0+0xc0>
 801a5e0:	fb00 4003 	mla	r0, r0, r3, r4
 801a5e4:	2201      	movs	r2, #1
 801a5e6:	f815 4b01 	ldrb.w	r4, [r5], #1
 801a5ea:	e7eb      	b.n	801a5c4 <_strtol_l.constprop.0+0x68>
 801a5ec:	2c2b      	cmp	r4, #43	@ 0x2b
 801a5ee:	bf04      	itt	eq
 801a5f0:	782c      	ldrbeq	r4, [r5, #0]
 801a5f2:	1c95      	addeq	r5, r2, #2
 801a5f4:	e7cf      	b.n	801a596 <_strtol_l.constprop.0+0x3a>
 801a5f6:	2b00      	cmp	r3, #0
 801a5f8:	d1da      	bne.n	801a5b0 <_strtol_l.constprop.0+0x54>
 801a5fa:	2c30      	cmp	r4, #48	@ 0x30
 801a5fc:	bf0c      	ite	eq
 801a5fe:	2308      	moveq	r3, #8
 801a600:	230a      	movne	r3, #10
 801a602:	e7d5      	b.n	801a5b0 <_strtol_l.constprop.0+0x54>
 801a604:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 801a608:	2f19      	cmp	r7, #25
 801a60a:	d801      	bhi.n	801a610 <_strtol_l.constprop.0+0xb4>
 801a60c:	3c37      	subs	r4, #55	@ 0x37
 801a60e:	e7de      	b.n	801a5ce <_strtol_l.constprop.0+0x72>
 801a610:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801a614:	2f19      	cmp	r7, #25
 801a616:	d804      	bhi.n	801a622 <_strtol_l.constprop.0+0xc6>
 801a618:	3c57      	subs	r4, #87	@ 0x57
 801a61a:	e7d8      	b.n	801a5ce <_strtol_l.constprop.0+0x72>
 801a61c:	f04f 32ff 	mov.w	r2, #4294967295
 801a620:	e7e1      	b.n	801a5e6 <_strtol_l.constprop.0+0x8a>
 801a622:	1c53      	adds	r3, r2, #1
 801a624:	d108      	bne.n	801a638 <_strtol_l.constprop.0+0xdc>
 801a626:	2322      	movs	r3, #34	@ 0x22
 801a628:	f8ce 3000 	str.w	r3, [lr]
 801a62c:	4660      	mov	r0, ip
 801a62e:	f1b8 0f00 	cmp.w	r8, #0
 801a632:	d0a0      	beq.n	801a576 <_strtol_l.constprop.0+0x1a>
 801a634:	1e69      	subs	r1, r5, #1
 801a636:	e006      	b.n	801a646 <_strtol_l.constprop.0+0xea>
 801a638:	b106      	cbz	r6, 801a63c <_strtol_l.constprop.0+0xe0>
 801a63a:	4240      	negs	r0, r0
 801a63c:	f1b8 0f00 	cmp.w	r8, #0
 801a640:	d099      	beq.n	801a576 <_strtol_l.constprop.0+0x1a>
 801a642:	2a00      	cmp	r2, #0
 801a644:	d1f6      	bne.n	801a634 <_strtol_l.constprop.0+0xd8>
 801a646:	f8c8 1000 	str.w	r1, [r8]
 801a64a:	e794      	b.n	801a576 <_strtol_l.constprop.0+0x1a>
 801a64c:	08022401 	.word	0x08022401

0801a650 <_strtol_r>:
 801a650:	f7ff bf84 	b.w	801a55c <_strtol_l.constprop.0>

0801a654 <strtol>:
 801a654:	4613      	mov	r3, r2
 801a656:	460a      	mov	r2, r1
 801a658:	4601      	mov	r1, r0
 801a65a:	4802      	ldr	r0, [pc, #8]	@ (801a664 <strtol+0x10>)
 801a65c:	6800      	ldr	r0, [r0, #0]
 801a65e:	f7ff bf7d 	b.w	801a55c <_strtol_l.constprop.0>
 801a662:	bf00      	nop
 801a664:	200002bc 	.word	0x200002bc

0801a668 <__cvt>:
 801a668:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801a66c:	ec57 6b10 	vmov	r6, r7, d0
 801a670:	2f00      	cmp	r7, #0
 801a672:	460c      	mov	r4, r1
 801a674:	4619      	mov	r1, r3
 801a676:	463b      	mov	r3, r7
 801a678:	bfbb      	ittet	lt
 801a67a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 801a67e:	461f      	movlt	r7, r3
 801a680:	2300      	movge	r3, #0
 801a682:	232d      	movlt	r3, #45	@ 0x2d
 801a684:	700b      	strb	r3, [r1, #0]
 801a686:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801a688:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 801a68c:	4691      	mov	r9, r2
 801a68e:	f023 0820 	bic.w	r8, r3, #32
 801a692:	bfbc      	itt	lt
 801a694:	4632      	movlt	r2, r6
 801a696:	4616      	movlt	r6, r2
 801a698:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801a69c:	d005      	beq.n	801a6aa <__cvt+0x42>
 801a69e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801a6a2:	d100      	bne.n	801a6a6 <__cvt+0x3e>
 801a6a4:	3401      	adds	r4, #1
 801a6a6:	2102      	movs	r1, #2
 801a6a8:	e000      	b.n	801a6ac <__cvt+0x44>
 801a6aa:	2103      	movs	r1, #3
 801a6ac:	ab03      	add	r3, sp, #12
 801a6ae:	9301      	str	r3, [sp, #4]
 801a6b0:	ab02      	add	r3, sp, #8
 801a6b2:	9300      	str	r3, [sp, #0]
 801a6b4:	ec47 6b10 	vmov	d0, r6, r7
 801a6b8:	4653      	mov	r3, sl
 801a6ba:	4622      	mov	r2, r4
 801a6bc:	f001 f978 	bl	801b9b0 <_dtoa_r>
 801a6c0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 801a6c4:	4605      	mov	r5, r0
 801a6c6:	d119      	bne.n	801a6fc <__cvt+0x94>
 801a6c8:	f019 0f01 	tst.w	r9, #1
 801a6cc:	d00e      	beq.n	801a6ec <__cvt+0x84>
 801a6ce:	eb00 0904 	add.w	r9, r0, r4
 801a6d2:	2200      	movs	r2, #0
 801a6d4:	2300      	movs	r3, #0
 801a6d6:	4630      	mov	r0, r6
 801a6d8:	4639      	mov	r1, r7
 801a6da:	f7e6 f9cd 	bl	8000a78 <__aeabi_dcmpeq>
 801a6de:	b108      	cbz	r0, 801a6e4 <__cvt+0x7c>
 801a6e0:	f8cd 900c 	str.w	r9, [sp, #12]
 801a6e4:	2230      	movs	r2, #48	@ 0x30
 801a6e6:	9b03      	ldr	r3, [sp, #12]
 801a6e8:	454b      	cmp	r3, r9
 801a6ea:	d31e      	bcc.n	801a72a <__cvt+0xc2>
 801a6ec:	9b03      	ldr	r3, [sp, #12]
 801a6ee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801a6f0:	1b5b      	subs	r3, r3, r5
 801a6f2:	4628      	mov	r0, r5
 801a6f4:	6013      	str	r3, [r2, #0]
 801a6f6:	b004      	add	sp, #16
 801a6f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a6fc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801a700:	eb00 0904 	add.w	r9, r0, r4
 801a704:	d1e5      	bne.n	801a6d2 <__cvt+0x6a>
 801a706:	7803      	ldrb	r3, [r0, #0]
 801a708:	2b30      	cmp	r3, #48	@ 0x30
 801a70a:	d10a      	bne.n	801a722 <__cvt+0xba>
 801a70c:	2200      	movs	r2, #0
 801a70e:	2300      	movs	r3, #0
 801a710:	4630      	mov	r0, r6
 801a712:	4639      	mov	r1, r7
 801a714:	f7e6 f9b0 	bl	8000a78 <__aeabi_dcmpeq>
 801a718:	b918      	cbnz	r0, 801a722 <__cvt+0xba>
 801a71a:	f1c4 0401 	rsb	r4, r4, #1
 801a71e:	f8ca 4000 	str.w	r4, [sl]
 801a722:	f8da 3000 	ldr.w	r3, [sl]
 801a726:	4499      	add	r9, r3
 801a728:	e7d3      	b.n	801a6d2 <__cvt+0x6a>
 801a72a:	1c59      	adds	r1, r3, #1
 801a72c:	9103      	str	r1, [sp, #12]
 801a72e:	701a      	strb	r2, [r3, #0]
 801a730:	e7d9      	b.n	801a6e6 <__cvt+0x7e>

0801a732 <__exponent>:
 801a732:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801a734:	2900      	cmp	r1, #0
 801a736:	bfba      	itte	lt
 801a738:	4249      	neglt	r1, r1
 801a73a:	232d      	movlt	r3, #45	@ 0x2d
 801a73c:	232b      	movge	r3, #43	@ 0x2b
 801a73e:	2909      	cmp	r1, #9
 801a740:	7002      	strb	r2, [r0, #0]
 801a742:	7043      	strb	r3, [r0, #1]
 801a744:	dd29      	ble.n	801a79a <__exponent+0x68>
 801a746:	f10d 0307 	add.w	r3, sp, #7
 801a74a:	461d      	mov	r5, r3
 801a74c:	270a      	movs	r7, #10
 801a74e:	461a      	mov	r2, r3
 801a750:	fbb1 f6f7 	udiv	r6, r1, r7
 801a754:	fb07 1416 	mls	r4, r7, r6, r1
 801a758:	3430      	adds	r4, #48	@ 0x30
 801a75a:	f802 4c01 	strb.w	r4, [r2, #-1]
 801a75e:	460c      	mov	r4, r1
 801a760:	2c63      	cmp	r4, #99	@ 0x63
 801a762:	f103 33ff 	add.w	r3, r3, #4294967295
 801a766:	4631      	mov	r1, r6
 801a768:	dcf1      	bgt.n	801a74e <__exponent+0x1c>
 801a76a:	3130      	adds	r1, #48	@ 0x30
 801a76c:	1e94      	subs	r4, r2, #2
 801a76e:	f803 1c01 	strb.w	r1, [r3, #-1]
 801a772:	1c41      	adds	r1, r0, #1
 801a774:	4623      	mov	r3, r4
 801a776:	42ab      	cmp	r3, r5
 801a778:	d30a      	bcc.n	801a790 <__exponent+0x5e>
 801a77a:	f10d 0309 	add.w	r3, sp, #9
 801a77e:	1a9b      	subs	r3, r3, r2
 801a780:	42ac      	cmp	r4, r5
 801a782:	bf88      	it	hi
 801a784:	2300      	movhi	r3, #0
 801a786:	3302      	adds	r3, #2
 801a788:	4403      	add	r3, r0
 801a78a:	1a18      	subs	r0, r3, r0
 801a78c:	b003      	add	sp, #12
 801a78e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a790:	f813 6b01 	ldrb.w	r6, [r3], #1
 801a794:	f801 6f01 	strb.w	r6, [r1, #1]!
 801a798:	e7ed      	b.n	801a776 <__exponent+0x44>
 801a79a:	2330      	movs	r3, #48	@ 0x30
 801a79c:	3130      	adds	r1, #48	@ 0x30
 801a79e:	7083      	strb	r3, [r0, #2]
 801a7a0:	70c1      	strb	r1, [r0, #3]
 801a7a2:	1d03      	adds	r3, r0, #4
 801a7a4:	e7f1      	b.n	801a78a <__exponent+0x58>
	...

0801a7a8 <_printf_float>:
 801a7a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a7ac:	b08d      	sub	sp, #52	@ 0x34
 801a7ae:	460c      	mov	r4, r1
 801a7b0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801a7b4:	4616      	mov	r6, r2
 801a7b6:	461f      	mov	r7, r3
 801a7b8:	4605      	mov	r5, r0
 801a7ba:	f000 ffa7 	bl	801b70c <_localeconv_r>
 801a7be:	6803      	ldr	r3, [r0, #0]
 801a7c0:	9304      	str	r3, [sp, #16]
 801a7c2:	4618      	mov	r0, r3
 801a7c4:	f7e5 fd2c 	bl	8000220 <strlen>
 801a7c8:	2300      	movs	r3, #0
 801a7ca:	930a      	str	r3, [sp, #40]	@ 0x28
 801a7cc:	f8d8 3000 	ldr.w	r3, [r8]
 801a7d0:	9005      	str	r0, [sp, #20]
 801a7d2:	3307      	adds	r3, #7
 801a7d4:	f023 0307 	bic.w	r3, r3, #7
 801a7d8:	f103 0208 	add.w	r2, r3, #8
 801a7dc:	f894 a018 	ldrb.w	sl, [r4, #24]
 801a7e0:	f8d4 b000 	ldr.w	fp, [r4]
 801a7e4:	f8c8 2000 	str.w	r2, [r8]
 801a7e8:	e9d3 8900 	ldrd	r8, r9, [r3]
 801a7ec:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 801a7f0:	9307      	str	r3, [sp, #28]
 801a7f2:	f8cd 8018 	str.w	r8, [sp, #24]
 801a7f6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801a7fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801a7fe:	4b9c      	ldr	r3, [pc, #624]	@ (801aa70 <_printf_float+0x2c8>)
 801a800:	f04f 32ff 	mov.w	r2, #4294967295
 801a804:	f7e6 f96a 	bl	8000adc <__aeabi_dcmpun>
 801a808:	bb70      	cbnz	r0, 801a868 <_printf_float+0xc0>
 801a80a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801a80e:	4b98      	ldr	r3, [pc, #608]	@ (801aa70 <_printf_float+0x2c8>)
 801a810:	f04f 32ff 	mov.w	r2, #4294967295
 801a814:	f7e6 f944 	bl	8000aa0 <__aeabi_dcmple>
 801a818:	bb30      	cbnz	r0, 801a868 <_printf_float+0xc0>
 801a81a:	2200      	movs	r2, #0
 801a81c:	2300      	movs	r3, #0
 801a81e:	4640      	mov	r0, r8
 801a820:	4649      	mov	r1, r9
 801a822:	f7e6 f933 	bl	8000a8c <__aeabi_dcmplt>
 801a826:	b110      	cbz	r0, 801a82e <_printf_float+0x86>
 801a828:	232d      	movs	r3, #45	@ 0x2d
 801a82a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801a82e:	4a91      	ldr	r2, [pc, #580]	@ (801aa74 <_printf_float+0x2cc>)
 801a830:	4b91      	ldr	r3, [pc, #580]	@ (801aa78 <_printf_float+0x2d0>)
 801a832:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801a836:	bf94      	ite	ls
 801a838:	4690      	movls	r8, r2
 801a83a:	4698      	movhi	r8, r3
 801a83c:	2303      	movs	r3, #3
 801a83e:	6123      	str	r3, [r4, #16]
 801a840:	f02b 0304 	bic.w	r3, fp, #4
 801a844:	6023      	str	r3, [r4, #0]
 801a846:	f04f 0900 	mov.w	r9, #0
 801a84a:	9700      	str	r7, [sp, #0]
 801a84c:	4633      	mov	r3, r6
 801a84e:	aa0b      	add	r2, sp, #44	@ 0x2c
 801a850:	4621      	mov	r1, r4
 801a852:	4628      	mov	r0, r5
 801a854:	f000 f9d2 	bl	801abfc <_printf_common>
 801a858:	3001      	adds	r0, #1
 801a85a:	f040 808d 	bne.w	801a978 <_printf_float+0x1d0>
 801a85e:	f04f 30ff 	mov.w	r0, #4294967295
 801a862:	b00d      	add	sp, #52	@ 0x34
 801a864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a868:	4642      	mov	r2, r8
 801a86a:	464b      	mov	r3, r9
 801a86c:	4640      	mov	r0, r8
 801a86e:	4649      	mov	r1, r9
 801a870:	f7e6 f934 	bl	8000adc <__aeabi_dcmpun>
 801a874:	b140      	cbz	r0, 801a888 <_printf_float+0xe0>
 801a876:	464b      	mov	r3, r9
 801a878:	2b00      	cmp	r3, #0
 801a87a:	bfbc      	itt	lt
 801a87c:	232d      	movlt	r3, #45	@ 0x2d
 801a87e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801a882:	4a7e      	ldr	r2, [pc, #504]	@ (801aa7c <_printf_float+0x2d4>)
 801a884:	4b7e      	ldr	r3, [pc, #504]	@ (801aa80 <_printf_float+0x2d8>)
 801a886:	e7d4      	b.n	801a832 <_printf_float+0x8a>
 801a888:	6863      	ldr	r3, [r4, #4]
 801a88a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 801a88e:	9206      	str	r2, [sp, #24]
 801a890:	1c5a      	adds	r2, r3, #1
 801a892:	d13b      	bne.n	801a90c <_printf_float+0x164>
 801a894:	2306      	movs	r3, #6
 801a896:	6063      	str	r3, [r4, #4]
 801a898:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 801a89c:	2300      	movs	r3, #0
 801a89e:	6022      	str	r2, [r4, #0]
 801a8a0:	9303      	str	r3, [sp, #12]
 801a8a2:	ab0a      	add	r3, sp, #40	@ 0x28
 801a8a4:	e9cd a301 	strd	sl, r3, [sp, #4]
 801a8a8:	ab09      	add	r3, sp, #36	@ 0x24
 801a8aa:	9300      	str	r3, [sp, #0]
 801a8ac:	6861      	ldr	r1, [r4, #4]
 801a8ae:	ec49 8b10 	vmov	d0, r8, r9
 801a8b2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801a8b6:	4628      	mov	r0, r5
 801a8b8:	f7ff fed6 	bl	801a668 <__cvt>
 801a8bc:	9b06      	ldr	r3, [sp, #24]
 801a8be:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801a8c0:	2b47      	cmp	r3, #71	@ 0x47
 801a8c2:	4680      	mov	r8, r0
 801a8c4:	d129      	bne.n	801a91a <_printf_float+0x172>
 801a8c6:	1cc8      	adds	r0, r1, #3
 801a8c8:	db02      	blt.n	801a8d0 <_printf_float+0x128>
 801a8ca:	6863      	ldr	r3, [r4, #4]
 801a8cc:	4299      	cmp	r1, r3
 801a8ce:	dd41      	ble.n	801a954 <_printf_float+0x1ac>
 801a8d0:	f1aa 0a02 	sub.w	sl, sl, #2
 801a8d4:	fa5f fa8a 	uxtb.w	sl, sl
 801a8d8:	3901      	subs	r1, #1
 801a8da:	4652      	mov	r2, sl
 801a8dc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801a8e0:	9109      	str	r1, [sp, #36]	@ 0x24
 801a8e2:	f7ff ff26 	bl	801a732 <__exponent>
 801a8e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801a8e8:	1813      	adds	r3, r2, r0
 801a8ea:	2a01      	cmp	r2, #1
 801a8ec:	4681      	mov	r9, r0
 801a8ee:	6123      	str	r3, [r4, #16]
 801a8f0:	dc02      	bgt.n	801a8f8 <_printf_float+0x150>
 801a8f2:	6822      	ldr	r2, [r4, #0]
 801a8f4:	07d2      	lsls	r2, r2, #31
 801a8f6:	d501      	bpl.n	801a8fc <_printf_float+0x154>
 801a8f8:	3301      	adds	r3, #1
 801a8fa:	6123      	str	r3, [r4, #16]
 801a8fc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801a900:	2b00      	cmp	r3, #0
 801a902:	d0a2      	beq.n	801a84a <_printf_float+0xa2>
 801a904:	232d      	movs	r3, #45	@ 0x2d
 801a906:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801a90a:	e79e      	b.n	801a84a <_printf_float+0xa2>
 801a90c:	9a06      	ldr	r2, [sp, #24]
 801a90e:	2a47      	cmp	r2, #71	@ 0x47
 801a910:	d1c2      	bne.n	801a898 <_printf_float+0xf0>
 801a912:	2b00      	cmp	r3, #0
 801a914:	d1c0      	bne.n	801a898 <_printf_float+0xf0>
 801a916:	2301      	movs	r3, #1
 801a918:	e7bd      	b.n	801a896 <_printf_float+0xee>
 801a91a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801a91e:	d9db      	bls.n	801a8d8 <_printf_float+0x130>
 801a920:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 801a924:	d118      	bne.n	801a958 <_printf_float+0x1b0>
 801a926:	2900      	cmp	r1, #0
 801a928:	6863      	ldr	r3, [r4, #4]
 801a92a:	dd0b      	ble.n	801a944 <_printf_float+0x19c>
 801a92c:	6121      	str	r1, [r4, #16]
 801a92e:	b913      	cbnz	r3, 801a936 <_printf_float+0x18e>
 801a930:	6822      	ldr	r2, [r4, #0]
 801a932:	07d0      	lsls	r0, r2, #31
 801a934:	d502      	bpl.n	801a93c <_printf_float+0x194>
 801a936:	3301      	adds	r3, #1
 801a938:	440b      	add	r3, r1
 801a93a:	6123      	str	r3, [r4, #16]
 801a93c:	65a1      	str	r1, [r4, #88]	@ 0x58
 801a93e:	f04f 0900 	mov.w	r9, #0
 801a942:	e7db      	b.n	801a8fc <_printf_float+0x154>
 801a944:	b913      	cbnz	r3, 801a94c <_printf_float+0x1a4>
 801a946:	6822      	ldr	r2, [r4, #0]
 801a948:	07d2      	lsls	r2, r2, #31
 801a94a:	d501      	bpl.n	801a950 <_printf_float+0x1a8>
 801a94c:	3302      	adds	r3, #2
 801a94e:	e7f4      	b.n	801a93a <_printf_float+0x192>
 801a950:	2301      	movs	r3, #1
 801a952:	e7f2      	b.n	801a93a <_printf_float+0x192>
 801a954:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 801a958:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801a95a:	4299      	cmp	r1, r3
 801a95c:	db05      	blt.n	801a96a <_printf_float+0x1c2>
 801a95e:	6823      	ldr	r3, [r4, #0]
 801a960:	6121      	str	r1, [r4, #16]
 801a962:	07d8      	lsls	r0, r3, #31
 801a964:	d5ea      	bpl.n	801a93c <_printf_float+0x194>
 801a966:	1c4b      	adds	r3, r1, #1
 801a968:	e7e7      	b.n	801a93a <_printf_float+0x192>
 801a96a:	2900      	cmp	r1, #0
 801a96c:	bfd4      	ite	le
 801a96e:	f1c1 0202 	rsble	r2, r1, #2
 801a972:	2201      	movgt	r2, #1
 801a974:	4413      	add	r3, r2
 801a976:	e7e0      	b.n	801a93a <_printf_float+0x192>
 801a978:	6823      	ldr	r3, [r4, #0]
 801a97a:	055a      	lsls	r2, r3, #21
 801a97c:	d407      	bmi.n	801a98e <_printf_float+0x1e6>
 801a97e:	6923      	ldr	r3, [r4, #16]
 801a980:	4642      	mov	r2, r8
 801a982:	4631      	mov	r1, r6
 801a984:	4628      	mov	r0, r5
 801a986:	47b8      	blx	r7
 801a988:	3001      	adds	r0, #1
 801a98a:	d12b      	bne.n	801a9e4 <_printf_float+0x23c>
 801a98c:	e767      	b.n	801a85e <_printf_float+0xb6>
 801a98e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801a992:	f240 80dd 	bls.w	801ab50 <_printf_float+0x3a8>
 801a996:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801a99a:	2200      	movs	r2, #0
 801a99c:	2300      	movs	r3, #0
 801a99e:	f7e6 f86b 	bl	8000a78 <__aeabi_dcmpeq>
 801a9a2:	2800      	cmp	r0, #0
 801a9a4:	d033      	beq.n	801aa0e <_printf_float+0x266>
 801a9a6:	4a37      	ldr	r2, [pc, #220]	@ (801aa84 <_printf_float+0x2dc>)
 801a9a8:	2301      	movs	r3, #1
 801a9aa:	4631      	mov	r1, r6
 801a9ac:	4628      	mov	r0, r5
 801a9ae:	47b8      	blx	r7
 801a9b0:	3001      	adds	r0, #1
 801a9b2:	f43f af54 	beq.w	801a85e <_printf_float+0xb6>
 801a9b6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801a9ba:	4543      	cmp	r3, r8
 801a9bc:	db02      	blt.n	801a9c4 <_printf_float+0x21c>
 801a9be:	6823      	ldr	r3, [r4, #0]
 801a9c0:	07d8      	lsls	r0, r3, #31
 801a9c2:	d50f      	bpl.n	801a9e4 <_printf_float+0x23c>
 801a9c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801a9c8:	4631      	mov	r1, r6
 801a9ca:	4628      	mov	r0, r5
 801a9cc:	47b8      	blx	r7
 801a9ce:	3001      	adds	r0, #1
 801a9d0:	f43f af45 	beq.w	801a85e <_printf_float+0xb6>
 801a9d4:	f04f 0900 	mov.w	r9, #0
 801a9d8:	f108 38ff 	add.w	r8, r8, #4294967295
 801a9dc:	f104 0a1a 	add.w	sl, r4, #26
 801a9e0:	45c8      	cmp	r8, r9
 801a9e2:	dc09      	bgt.n	801a9f8 <_printf_float+0x250>
 801a9e4:	6823      	ldr	r3, [r4, #0]
 801a9e6:	079b      	lsls	r3, r3, #30
 801a9e8:	f100 8103 	bmi.w	801abf2 <_printf_float+0x44a>
 801a9ec:	68e0      	ldr	r0, [r4, #12]
 801a9ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801a9f0:	4298      	cmp	r0, r3
 801a9f2:	bfb8      	it	lt
 801a9f4:	4618      	movlt	r0, r3
 801a9f6:	e734      	b.n	801a862 <_printf_float+0xba>
 801a9f8:	2301      	movs	r3, #1
 801a9fa:	4652      	mov	r2, sl
 801a9fc:	4631      	mov	r1, r6
 801a9fe:	4628      	mov	r0, r5
 801aa00:	47b8      	blx	r7
 801aa02:	3001      	adds	r0, #1
 801aa04:	f43f af2b 	beq.w	801a85e <_printf_float+0xb6>
 801aa08:	f109 0901 	add.w	r9, r9, #1
 801aa0c:	e7e8      	b.n	801a9e0 <_printf_float+0x238>
 801aa0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801aa10:	2b00      	cmp	r3, #0
 801aa12:	dc39      	bgt.n	801aa88 <_printf_float+0x2e0>
 801aa14:	4a1b      	ldr	r2, [pc, #108]	@ (801aa84 <_printf_float+0x2dc>)
 801aa16:	2301      	movs	r3, #1
 801aa18:	4631      	mov	r1, r6
 801aa1a:	4628      	mov	r0, r5
 801aa1c:	47b8      	blx	r7
 801aa1e:	3001      	adds	r0, #1
 801aa20:	f43f af1d 	beq.w	801a85e <_printf_float+0xb6>
 801aa24:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 801aa28:	ea59 0303 	orrs.w	r3, r9, r3
 801aa2c:	d102      	bne.n	801aa34 <_printf_float+0x28c>
 801aa2e:	6823      	ldr	r3, [r4, #0]
 801aa30:	07d9      	lsls	r1, r3, #31
 801aa32:	d5d7      	bpl.n	801a9e4 <_printf_float+0x23c>
 801aa34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801aa38:	4631      	mov	r1, r6
 801aa3a:	4628      	mov	r0, r5
 801aa3c:	47b8      	blx	r7
 801aa3e:	3001      	adds	r0, #1
 801aa40:	f43f af0d 	beq.w	801a85e <_printf_float+0xb6>
 801aa44:	f04f 0a00 	mov.w	sl, #0
 801aa48:	f104 0b1a 	add.w	fp, r4, #26
 801aa4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801aa4e:	425b      	negs	r3, r3
 801aa50:	4553      	cmp	r3, sl
 801aa52:	dc01      	bgt.n	801aa58 <_printf_float+0x2b0>
 801aa54:	464b      	mov	r3, r9
 801aa56:	e793      	b.n	801a980 <_printf_float+0x1d8>
 801aa58:	2301      	movs	r3, #1
 801aa5a:	465a      	mov	r2, fp
 801aa5c:	4631      	mov	r1, r6
 801aa5e:	4628      	mov	r0, r5
 801aa60:	47b8      	blx	r7
 801aa62:	3001      	adds	r0, #1
 801aa64:	f43f aefb 	beq.w	801a85e <_printf_float+0xb6>
 801aa68:	f10a 0a01 	add.w	sl, sl, #1
 801aa6c:	e7ee      	b.n	801aa4c <_printf_float+0x2a4>
 801aa6e:	bf00      	nop
 801aa70:	7fefffff 	.word	0x7fefffff
 801aa74:	08022501 	.word	0x08022501
 801aa78:	08022505 	.word	0x08022505
 801aa7c:	08022509 	.word	0x08022509
 801aa80:	0802250d 	.word	0x0802250d
 801aa84:	08022511 	.word	0x08022511
 801aa88:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801aa8a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801aa8e:	4553      	cmp	r3, sl
 801aa90:	bfa8      	it	ge
 801aa92:	4653      	movge	r3, sl
 801aa94:	2b00      	cmp	r3, #0
 801aa96:	4699      	mov	r9, r3
 801aa98:	dc36      	bgt.n	801ab08 <_printf_float+0x360>
 801aa9a:	f04f 0b00 	mov.w	fp, #0
 801aa9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801aaa2:	f104 021a 	add.w	r2, r4, #26
 801aaa6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801aaa8:	9306      	str	r3, [sp, #24]
 801aaaa:	eba3 0309 	sub.w	r3, r3, r9
 801aaae:	455b      	cmp	r3, fp
 801aab0:	dc31      	bgt.n	801ab16 <_printf_float+0x36e>
 801aab2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801aab4:	459a      	cmp	sl, r3
 801aab6:	dc3a      	bgt.n	801ab2e <_printf_float+0x386>
 801aab8:	6823      	ldr	r3, [r4, #0]
 801aaba:	07da      	lsls	r2, r3, #31
 801aabc:	d437      	bmi.n	801ab2e <_printf_float+0x386>
 801aabe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801aac0:	ebaa 0903 	sub.w	r9, sl, r3
 801aac4:	9b06      	ldr	r3, [sp, #24]
 801aac6:	ebaa 0303 	sub.w	r3, sl, r3
 801aaca:	4599      	cmp	r9, r3
 801aacc:	bfa8      	it	ge
 801aace:	4699      	movge	r9, r3
 801aad0:	f1b9 0f00 	cmp.w	r9, #0
 801aad4:	dc33      	bgt.n	801ab3e <_printf_float+0x396>
 801aad6:	f04f 0800 	mov.w	r8, #0
 801aada:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801aade:	f104 0b1a 	add.w	fp, r4, #26
 801aae2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801aae4:	ebaa 0303 	sub.w	r3, sl, r3
 801aae8:	eba3 0309 	sub.w	r3, r3, r9
 801aaec:	4543      	cmp	r3, r8
 801aaee:	f77f af79 	ble.w	801a9e4 <_printf_float+0x23c>
 801aaf2:	2301      	movs	r3, #1
 801aaf4:	465a      	mov	r2, fp
 801aaf6:	4631      	mov	r1, r6
 801aaf8:	4628      	mov	r0, r5
 801aafa:	47b8      	blx	r7
 801aafc:	3001      	adds	r0, #1
 801aafe:	f43f aeae 	beq.w	801a85e <_printf_float+0xb6>
 801ab02:	f108 0801 	add.w	r8, r8, #1
 801ab06:	e7ec      	b.n	801aae2 <_printf_float+0x33a>
 801ab08:	4642      	mov	r2, r8
 801ab0a:	4631      	mov	r1, r6
 801ab0c:	4628      	mov	r0, r5
 801ab0e:	47b8      	blx	r7
 801ab10:	3001      	adds	r0, #1
 801ab12:	d1c2      	bne.n	801aa9a <_printf_float+0x2f2>
 801ab14:	e6a3      	b.n	801a85e <_printf_float+0xb6>
 801ab16:	2301      	movs	r3, #1
 801ab18:	4631      	mov	r1, r6
 801ab1a:	4628      	mov	r0, r5
 801ab1c:	9206      	str	r2, [sp, #24]
 801ab1e:	47b8      	blx	r7
 801ab20:	3001      	adds	r0, #1
 801ab22:	f43f ae9c 	beq.w	801a85e <_printf_float+0xb6>
 801ab26:	9a06      	ldr	r2, [sp, #24]
 801ab28:	f10b 0b01 	add.w	fp, fp, #1
 801ab2c:	e7bb      	b.n	801aaa6 <_printf_float+0x2fe>
 801ab2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801ab32:	4631      	mov	r1, r6
 801ab34:	4628      	mov	r0, r5
 801ab36:	47b8      	blx	r7
 801ab38:	3001      	adds	r0, #1
 801ab3a:	d1c0      	bne.n	801aabe <_printf_float+0x316>
 801ab3c:	e68f      	b.n	801a85e <_printf_float+0xb6>
 801ab3e:	9a06      	ldr	r2, [sp, #24]
 801ab40:	464b      	mov	r3, r9
 801ab42:	4442      	add	r2, r8
 801ab44:	4631      	mov	r1, r6
 801ab46:	4628      	mov	r0, r5
 801ab48:	47b8      	blx	r7
 801ab4a:	3001      	adds	r0, #1
 801ab4c:	d1c3      	bne.n	801aad6 <_printf_float+0x32e>
 801ab4e:	e686      	b.n	801a85e <_printf_float+0xb6>
 801ab50:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801ab54:	f1ba 0f01 	cmp.w	sl, #1
 801ab58:	dc01      	bgt.n	801ab5e <_printf_float+0x3b6>
 801ab5a:	07db      	lsls	r3, r3, #31
 801ab5c:	d536      	bpl.n	801abcc <_printf_float+0x424>
 801ab5e:	2301      	movs	r3, #1
 801ab60:	4642      	mov	r2, r8
 801ab62:	4631      	mov	r1, r6
 801ab64:	4628      	mov	r0, r5
 801ab66:	47b8      	blx	r7
 801ab68:	3001      	adds	r0, #1
 801ab6a:	f43f ae78 	beq.w	801a85e <_printf_float+0xb6>
 801ab6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801ab72:	4631      	mov	r1, r6
 801ab74:	4628      	mov	r0, r5
 801ab76:	47b8      	blx	r7
 801ab78:	3001      	adds	r0, #1
 801ab7a:	f43f ae70 	beq.w	801a85e <_printf_float+0xb6>
 801ab7e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801ab82:	2200      	movs	r2, #0
 801ab84:	2300      	movs	r3, #0
 801ab86:	f10a 3aff 	add.w	sl, sl, #4294967295
 801ab8a:	f7e5 ff75 	bl	8000a78 <__aeabi_dcmpeq>
 801ab8e:	b9c0      	cbnz	r0, 801abc2 <_printf_float+0x41a>
 801ab90:	4653      	mov	r3, sl
 801ab92:	f108 0201 	add.w	r2, r8, #1
 801ab96:	4631      	mov	r1, r6
 801ab98:	4628      	mov	r0, r5
 801ab9a:	47b8      	blx	r7
 801ab9c:	3001      	adds	r0, #1
 801ab9e:	d10c      	bne.n	801abba <_printf_float+0x412>
 801aba0:	e65d      	b.n	801a85e <_printf_float+0xb6>
 801aba2:	2301      	movs	r3, #1
 801aba4:	465a      	mov	r2, fp
 801aba6:	4631      	mov	r1, r6
 801aba8:	4628      	mov	r0, r5
 801abaa:	47b8      	blx	r7
 801abac:	3001      	adds	r0, #1
 801abae:	f43f ae56 	beq.w	801a85e <_printf_float+0xb6>
 801abb2:	f108 0801 	add.w	r8, r8, #1
 801abb6:	45d0      	cmp	r8, sl
 801abb8:	dbf3      	blt.n	801aba2 <_printf_float+0x3fa>
 801abba:	464b      	mov	r3, r9
 801abbc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801abc0:	e6df      	b.n	801a982 <_printf_float+0x1da>
 801abc2:	f04f 0800 	mov.w	r8, #0
 801abc6:	f104 0b1a 	add.w	fp, r4, #26
 801abca:	e7f4      	b.n	801abb6 <_printf_float+0x40e>
 801abcc:	2301      	movs	r3, #1
 801abce:	4642      	mov	r2, r8
 801abd0:	e7e1      	b.n	801ab96 <_printf_float+0x3ee>
 801abd2:	2301      	movs	r3, #1
 801abd4:	464a      	mov	r2, r9
 801abd6:	4631      	mov	r1, r6
 801abd8:	4628      	mov	r0, r5
 801abda:	47b8      	blx	r7
 801abdc:	3001      	adds	r0, #1
 801abde:	f43f ae3e 	beq.w	801a85e <_printf_float+0xb6>
 801abe2:	f108 0801 	add.w	r8, r8, #1
 801abe6:	68e3      	ldr	r3, [r4, #12]
 801abe8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801abea:	1a5b      	subs	r3, r3, r1
 801abec:	4543      	cmp	r3, r8
 801abee:	dcf0      	bgt.n	801abd2 <_printf_float+0x42a>
 801abf0:	e6fc      	b.n	801a9ec <_printf_float+0x244>
 801abf2:	f04f 0800 	mov.w	r8, #0
 801abf6:	f104 0919 	add.w	r9, r4, #25
 801abfa:	e7f4      	b.n	801abe6 <_printf_float+0x43e>

0801abfc <_printf_common>:
 801abfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ac00:	4616      	mov	r6, r2
 801ac02:	4698      	mov	r8, r3
 801ac04:	688a      	ldr	r2, [r1, #8]
 801ac06:	690b      	ldr	r3, [r1, #16]
 801ac08:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801ac0c:	4293      	cmp	r3, r2
 801ac0e:	bfb8      	it	lt
 801ac10:	4613      	movlt	r3, r2
 801ac12:	6033      	str	r3, [r6, #0]
 801ac14:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801ac18:	4607      	mov	r7, r0
 801ac1a:	460c      	mov	r4, r1
 801ac1c:	b10a      	cbz	r2, 801ac22 <_printf_common+0x26>
 801ac1e:	3301      	adds	r3, #1
 801ac20:	6033      	str	r3, [r6, #0]
 801ac22:	6823      	ldr	r3, [r4, #0]
 801ac24:	0699      	lsls	r1, r3, #26
 801ac26:	bf42      	ittt	mi
 801ac28:	6833      	ldrmi	r3, [r6, #0]
 801ac2a:	3302      	addmi	r3, #2
 801ac2c:	6033      	strmi	r3, [r6, #0]
 801ac2e:	6825      	ldr	r5, [r4, #0]
 801ac30:	f015 0506 	ands.w	r5, r5, #6
 801ac34:	d106      	bne.n	801ac44 <_printf_common+0x48>
 801ac36:	f104 0a19 	add.w	sl, r4, #25
 801ac3a:	68e3      	ldr	r3, [r4, #12]
 801ac3c:	6832      	ldr	r2, [r6, #0]
 801ac3e:	1a9b      	subs	r3, r3, r2
 801ac40:	42ab      	cmp	r3, r5
 801ac42:	dc26      	bgt.n	801ac92 <_printf_common+0x96>
 801ac44:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801ac48:	6822      	ldr	r2, [r4, #0]
 801ac4a:	3b00      	subs	r3, #0
 801ac4c:	bf18      	it	ne
 801ac4e:	2301      	movne	r3, #1
 801ac50:	0692      	lsls	r2, r2, #26
 801ac52:	d42b      	bmi.n	801acac <_printf_common+0xb0>
 801ac54:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801ac58:	4641      	mov	r1, r8
 801ac5a:	4638      	mov	r0, r7
 801ac5c:	47c8      	blx	r9
 801ac5e:	3001      	adds	r0, #1
 801ac60:	d01e      	beq.n	801aca0 <_printf_common+0xa4>
 801ac62:	6823      	ldr	r3, [r4, #0]
 801ac64:	6922      	ldr	r2, [r4, #16]
 801ac66:	f003 0306 	and.w	r3, r3, #6
 801ac6a:	2b04      	cmp	r3, #4
 801ac6c:	bf02      	ittt	eq
 801ac6e:	68e5      	ldreq	r5, [r4, #12]
 801ac70:	6833      	ldreq	r3, [r6, #0]
 801ac72:	1aed      	subeq	r5, r5, r3
 801ac74:	68a3      	ldr	r3, [r4, #8]
 801ac76:	bf0c      	ite	eq
 801ac78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801ac7c:	2500      	movne	r5, #0
 801ac7e:	4293      	cmp	r3, r2
 801ac80:	bfc4      	itt	gt
 801ac82:	1a9b      	subgt	r3, r3, r2
 801ac84:	18ed      	addgt	r5, r5, r3
 801ac86:	2600      	movs	r6, #0
 801ac88:	341a      	adds	r4, #26
 801ac8a:	42b5      	cmp	r5, r6
 801ac8c:	d11a      	bne.n	801acc4 <_printf_common+0xc8>
 801ac8e:	2000      	movs	r0, #0
 801ac90:	e008      	b.n	801aca4 <_printf_common+0xa8>
 801ac92:	2301      	movs	r3, #1
 801ac94:	4652      	mov	r2, sl
 801ac96:	4641      	mov	r1, r8
 801ac98:	4638      	mov	r0, r7
 801ac9a:	47c8      	blx	r9
 801ac9c:	3001      	adds	r0, #1
 801ac9e:	d103      	bne.n	801aca8 <_printf_common+0xac>
 801aca0:	f04f 30ff 	mov.w	r0, #4294967295
 801aca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801aca8:	3501      	adds	r5, #1
 801acaa:	e7c6      	b.n	801ac3a <_printf_common+0x3e>
 801acac:	18e1      	adds	r1, r4, r3
 801acae:	1c5a      	adds	r2, r3, #1
 801acb0:	2030      	movs	r0, #48	@ 0x30
 801acb2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801acb6:	4422      	add	r2, r4
 801acb8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801acbc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801acc0:	3302      	adds	r3, #2
 801acc2:	e7c7      	b.n	801ac54 <_printf_common+0x58>
 801acc4:	2301      	movs	r3, #1
 801acc6:	4622      	mov	r2, r4
 801acc8:	4641      	mov	r1, r8
 801acca:	4638      	mov	r0, r7
 801accc:	47c8      	blx	r9
 801acce:	3001      	adds	r0, #1
 801acd0:	d0e6      	beq.n	801aca0 <_printf_common+0xa4>
 801acd2:	3601      	adds	r6, #1
 801acd4:	e7d9      	b.n	801ac8a <_printf_common+0x8e>
	...

0801acd8 <_printf_i>:
 801acd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801acdc:	7e0f      	ldrb	r7, [r1, #24]
 801acde:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801ace0:	2f78      	cmp	r7, #120	@ 0x78
 801ace2:	4691      	mov	r9, r2
 801ace4:	4680      	mov	r8, r0
 801ace6:	460c      	mov	r4, r1
 801ace8:	469a      	mov	sl, r3
 801acea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801acee:	d807      	bhi.n	801ad00 <_printf_i+0x28>
 801acf0:	2f62      	cmp	r7, #98	@ 0x62
 801acf2:	d80a      	bhi.n	801ad0a <_printf_i+0x32>
 801acf4:	2f00      	cmp	r7, #0
 801acf6:	f000 80d2 	beq.w	801ae9e <_printf_i+0x1c6>
 801acfa:	2f58      	cmp	r7, #88	@ 0x58
 801acfc:	f000 80b9 	beq.w	801ae72 <_printf_i+0x19a>
 801ad00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801ad04:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801ad08:	e03a      	b.n	801ad80 <_printf_i+0xa8>
 801ad0a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801ad0e:	2b15      	cmp	r3, #21
 801ad10:	d8f6      	bhi.n	801ad00 <_printf_i+0x28>
 801ad12:	a101      	add	r1, pc, #4	@ (adr r1, 801ad18 <_printf_i+0x40>)
 801ad14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801ad18:	0801ad71 	.word	0x0801ad71
 801ad1c:	0801ad85 	.word	0x0801ad85
 801ad20:	0801ad01 	.word	0x0801ad01
 801ad24:	0801ad01 	.word	0x0801ad01
 801ad28:	0801ad01 	.word	0x0801ad01
 801ad2c:	0801ad01 	.word	0x0801ad01
 801ad30:	0801ad85 	.word	0x0801ad85
 801ad34:	0801ad01 	.word	0x0801ad01
 801ad38:	0801ad01 	.word	0x0801ad01
 801ad3c:	0801ad01 	.word	0x0801ad01
 801ad40:	0801ad01 	.word	0x0801ad01
 801ad44:	0801ae85 	.word	0x0801ae85
 801ad48:	0801adaf 	.word	0x0801adaf
 801ad4c:	0801ae3f 	.word	0x0801ae3f
 801ad50:	0801ad01 	.word	0x0801ad01
 801ad54:	0801ad01 	.word	0x0801ad01
 801ad58:	0801aea7 	.word	0x0801aea7
 801ad5c:	0801ad01 	.word	0x0801ad01
 801ad60:	0801adaf 	.word	0x0801adaf
 801ad64:	0801ad01 	.word	0x0801ad01
 801ad68:	0801ad01 	.word	0x0801ad01
 801ad6c:	0801ae47 	.word	0x0801ae47
 801ad70:	6833      	ldr	r3, [r6, #0]
 801ad72:	1d1a      	adds	r2, r3, #4
 801ad74:	681b      	ldr	r3, [r3, #0]
 801ad76:	6032      	str	r2, [r6, #0]
 801ad78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801ad7c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801ad80:	2301      	movs	r3, #1
 801ad82:	e09d      	b.n	801aec0 <_printf_i+0x1e8>
 801ad84:	6833      	ldr	r3, [r6, #0]
 801ad86:	6820      	ldr	r0, [r4, #0]
 801ad88:	1d19      	adds	r1, r3, #4
 801ad8a:	6031      	str	r1, [r6, #0]
 801ad8c:	0606      	lsls	r6, r0, #24
 801ad8e:	d501      	bpl.n	801ad94 <_printf_i+0xbc>
 801ad90:	681d      	ldr	r5, [r3, #0]
 801ad92:	e003      	b.n	801ad9c <_printf_i+0xc4>
 801ad94:	0645      	lsls	r5, r0, #25
 801ad96:	d5fb      	bpl.n	801ad90 <_printf_i+0xb8>
 801ad98:	f9b3 5000 	ldrsh.w	r5, [r3]
 801ad9c:	2d00      	cmp	r5, #0
 801ad9e:	da03      	bge.n	801ada8 <_printf_i+0xd0>
 801ada0:	232d      	movs	r3, #45	@ 0x2d
 801ada2:	426d      	negs	r5, r5
 801ada4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801ada8:	4859      	ldr	r0, [pc, #356]	@ (801af10 <_printf_i+0x238>)
 801adaa:	230a      	movs	r3, #10
 801adac:	e011      	b.n	801add2 <_printf_i+0xfa>
 801adae:	6821      	ldr	r1, [r4, #0]
 801adb0:	6833      	ldr	r3, [r6, #0]
 801adb2:	0608      	lsls	r0, r1, #24
 801adb4:	f853 5b04 	ldr.w	r5, [r3], #4
 801adb8:	d402      	bmi.n	801adc0 <_printf_i+0xe8>
 801adba:	0649      	lsls	r1, r1, #25
 801adbc:	bf48      	it	mi
 801adbe:	b2ad      	uxthmi	r5, r5
 801adc0:	2f6f      	cmp	r7, #111	@ 0x6f
 801adc2:	4853      	ldr	r0, [pc, #332]	@ (801af10 <_printf_i+0x238>)
 801adc4:	6033      	str	r3, [r6, #0]
 801adc6:	bf14      	ite	ne
 801adc8:	230a      	movne	r3, #10
 801adca:	2308      	moveq	r3, #8
 801adcc:	2100      	movs	r1, #0
 801adce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801add2:	6866      	ldr	r6, [r4, #4]
 801add4:	60a6      	str	r6, [r4, #8]
 801add6:	2e00      	cmp	r6, #0
 801add8:	bfa2      	ittt	ge
 801adda:	6821      	ldrge	r1, [r4, #0]
 801addc:	f021 0104 	bicge.w	r1, r1, #4
 801ade0:	6021      	strge	r1, [r4, #0]
 801ade2:	b90d      	cbnz	r5, 801ade8 <_printf_i+0x110>
 801ade4:	2e00      	cmp	r6, #0
 801ade6:	d04b      	beq.n	801ae80 <_printf_i+0x1a8>
 801ade8:	4616      	mov	r6, r2
 801adea:	fbb5 f1f3 	udiv	r1, r5, r3
 801adee:	fb03 5711 	mls	r7, r3, r1, r5
 801adf2:	5dc7      	ldrb	r7, [r0, r7]
 801adf4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801adf8:	462f      	mov	r7, r5
 801adfa:	42bb      	cmp	r3, r7
 801adfc:	460d      	mov	r5, r1
 801adfe:	d9f4      	bls.n	801adea <_printf_i+0x112>
 801ae00:	2b08      	cmp	r3, #8
 801ae02:	d10b      	bne.n	801ae1c <_printf_i+0x144>
 801ae04:	6823      	ldr	r3, [r4, #0]
 801ae06:	07df      	lsls	r7, r3, #31
 801ae08:	d508      	bpl.n	801ae1c <_printf_i+0x144>
 801ae0a:	6923      	ldr	r3, [r4, #16]
 801ae0c:	6861      	ldr	r1, [r4, #4]
 801ae0e:	4299      	cmp	r1, r3
 801ae10:	bfde      	ittt	le
 801ae12:	2330      	movle	r3, #48	@ 0x30
 801ae14:	f806 3c01 	strble.w	r3, [r6, #-1]
 801ae18:	f106 36ff 	addle.w	r6, r6, #4294967295
 801ae1c:	1b92      	subs	r2, r2, r6
 801ae1e:	6122      	str	r2, [r4, #16]
 801ae20:	f8cd a000 	str.w	sl, [sp]
 801ae24:	464b      	mov	r3, r9
 801ae26:	aa03      	add	r2, sp, #12
 801ae28:	4621      	mov	r1, r4
 801ae2a:	4640      	mov	r0, r8
 801ae2c:	f7ff fee6 	bl	801abfc <_printf_common>
 801ae30:	3001      	adds	r0, #1
 801ae32:	d14a      	bne.n	801aeca <_printf_i+0x1f2>
 801ae34:	f04f 30ff 	mov.w	r0, #4294967295
 801ae38:	b004      	add	sp, #16
 801ae3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ae3e:	6823      	ldr	r3, [r4, #0]
 801ae40:	f043 0320 	orr.w	r3, r3, #32
 801ae44:	6023      	str	r3, [r4, #0]
 801ae46:	4833      	ldr	r0, [pc, #204]	@ (801af14 <_printf_i+0x23c>)
 801ae48:	2778      	movs	r7, #120	@ 0x78
 801ae4a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801ae4e:	6823      	ldr	r3, [r4, #0]
 801ae50:	6831      	ldr	r1, [r6, #0]
 801ae52:	061f      	lsls	r7, r3, #24
 801ae54:	f851 5b04 	ldr.w	r5, [r1], #4
 801ae58:	d402      	bmi.n	801ae60 <_printf_i+0x188>
 801ae5a:	065f      	lsls	r7, r3, #25
 801ae5c:	bf48      	it	mi
 801ae5e:	b2ad      	uxthmi	r5, r5
 801ae60:	6031      	str	r1, [r6, #0]
 801ae62:	07d9      	lsls	r1, r3, #31
 801ae64:	bf44      	itt	mi
 801ae66:	f043 0320 	orrmi.w	r3, r3, #32
 801ae6a:	6023      	strmi	r3, [r4, #0]
 801ae6c:	b11d      	cbz	r5, 801ae76 <_printf_i+0x19e>
 801ae6e:	2310      	movs	r3, #16
 801ae70:	e7ac      	b.n	801adcc <_printf_i+0xf4>
 801ae72:	4827      	ldr	r0, [pc, #156]	@ (801af10 <_printf_i+0x238>)
 801ae74:	e7e9      	b.n	801ae4a <_printf_i+0x172>
 801ae76:	6823      	ldr	r3, [r4, #0]
 801ae78:	f023 0320 	bic.w	r3, r3, #32
 801ae7c:	6023      	str	r3, [r4, #0]
 801ae7e:	e7f6      	b.n	801ae6e <_printf_i+0x196>
 801ae80:	4616      	mov	r6, r2
 801ae82:	e7bd      	b.n	801ae00 <_printf_i+0x128>
 801ae84:	6833      	ldr	r3, [r6, #0]
 801ae86:	6825      	ldr	r5, [r4, #0]
 801ae88:	6961      	ldr	r1, [r4, #20]
 801ae8a:	1d18      	adds	r0, r3, #4
 801ae8c:	6030      	str	r0, [r6, #0]
 801ae8e:	062e      	lsls	r6, r5, #24
 801ae90:	681b      	ldr	r3, [r3, #0]
 801ae92:	d501      	bpl.n	801ae98 <_printf_i+0x1c0>
 801ae94:	6019      	str	r1, [r3, #0]
 801ae96:	e002      	b.n	801ae9e <_printf_i+0x1c6>
 801ae98:	0668      	lsls	r0, r5, #25
 801ae9a:	d5fb      	bpl.n	801ae94 <_printf_i+0x1bc>
 801ae9c:	8019      	strh	r1, [r3, #0]
 801ae9e:	2300      	movs	r3, #0
 801aea0:	6123      	str	r3, [r4, #16]
 801aea2:	4616      	mov	r6, r2
 801aea4:	e7bc      	b.n	801ae20 <_printf_i+0x148>
 801aea6:	6833      	ldr	r3, [r6, #0]
 801aea8:	1d1a      	adds	r2, r3, #4
 801aeaa:	6032      	str	r2, [r6, #0]
 801aeac:	681e      	ldr	r6, [r3, #0]
 801aeae:	6862      	ldr	r2, [r4, #4]
 801aeb0:	2100      	movs	r1, #0
 801aeb2:	4630      	mov	r0, r6
 801aeb4:	f7e5 f964 	bl	8000180 <memchr>
 801aeb8:	b108      	cbz	r0, 801aebe <_printf_i+0x1e6>
 801aeba:	1b80      	subs	r0, r0, r6
 801aebc:	6060      	str	r0, [r4, #4]
 801aebe:	6863      	ldr	r3, [r4, #4]
 801aec0:	6123      	str	r3, [r4, #16]
 801aec2:	2300      	movs	r3, #0
 801aec4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801aec8:	e7aa      	b.n	801ae20 <_printf_i+0x148>
 801aeca:	6923      	ldr	r3, [r4, #16]
 801aecc:	4632      	mov	r2, r6
 801aece:	4649      	mov	r1, r9
 801aed0:	4640      	mov	r0, r8
 801aed2:	47d0      	blx	sl
 801aed4:	3001      	adds	r0, #1
 801aed6:	d0ad      	beq.n	801ae34 <_printf_i+0x15c>
 801aed8:	6823      	ldr	r3, [r4, #0]
 801aeda:	079b      	lsls	r3, r3, #30
 801aedc:	d413      	bmi.n	801af06 <_printf_i+0x22e>
 801aede:	68e0      	ldr	r0, [r4, #12]
 801aee0:	9b03      	ldr	r3, [sp, #12]
 801aee2:	4298      	cmp	r0, r3
 801aee4:	bfb8      	it	lt
 801aee6:	4618      	movlt	r0, r3
 801aee8:	e7a6      	b.n	801ae38 <_printf_i+0x160>
 801aeea:	2301      	movs	r3, #1
 801aeec:	4632      	mov	r2, r6
 801aeee:	4649      	mov	r1, r9
 801aef0:	4640      	mov	r0, r8
 801aef2:	47d0      	blx	sl
 801aef4:	3001      	adds	r0, #1
 801aef6:	d09d      	beq.n	801ae34 <_printf_i+0x15c>
 801aef8:	3501      	adds	r5, #1
 801aefa:	68e3      	ldr	r3, [r4, #12]
 801aefc:	9903      	ldr	r1, [sp, #12]
 801aefe:	1a5b      	subs	r3, r3, r1
 801af00:	42ab      	cmp	r3, r5
 801af02:	dcf2      	bgt.n	801aeea <_printf_i+0x212>
 801af04:	e7eb      	b.n	801aede <_printf_i+0x206>
 801af06:	2500      	movs	r5, #0
 801af08:	f104 0619 	add.w	r6, r4, #25
 801af0c:	e7f5      	b.n	801aefa <_printf_i+0x222>
 801af0e:	bf00      	nop
 801af10:	08022513 	.word	0x08022513
 801af14:	08022524 	.word	0x08022524

0801af18 <_scanf_float>:
 801af18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801af1c:	b087      	sub	sp, #28
 801af1e:	4617      	mov	r7, r2
 801af20:	9303      	str	r3, [sp, #12]
 801af22:	688b      	ldr	r3, [r1, #8]
 801af24:	1e5a      	subs	r2, r3, #1
 801af26:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801af2a:	bf81      	itttt	hi
 801af2c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801af30:	eb03 0b05 	addhi.w	fp, r3, r5
 801af34:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801af38:	608b      	strhi	r3, [r1, #8]
 801af3a:	680b      	ldr	r3, [r1, #0]
 801af3c:	460a      	mov	r2, r1
 801af3e:	f04f 0500 	mov.w	r5, #0
 801af42:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 801af46:	f842 3b1c 	str.w	r3, [r2], #28
 801af4a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801af4e:	4680      	mov	r8, r0
 801af50:	460c      	mov	r4, r1
 801af52:	bf98      	it	ls
 801af54:	f04f 0b00 	movls.w	fp, #0
 801af58:	9201      	str	r2, [sp, #4]
 801af5a:	4616      	mov	r6, r2
 801af5c:	46aa      	mov	sl, r5
 801af5e:	46a9      	mov	r9, r5
 801af60:	9502      	str	r5, [sp, #8]
 801af62:	68a2      	ldr	r2, [r4, #8]
 801af64:	b152      	cbz	r2, 801af7c <_scanf_float+0x64>
 801af66:	683b      	ldr	r3, [r7, #0]
 801af68:	781b      	ldrb	r3, [r3, #0]
 801af6a:	2b4e      	cmp	r3, #78	@ 0x4e
 801af6c:	d864      	bhi.n	801b038 <_scanf_float+0x120>
 801af6e:	2b40      	cmp	r3, #64	@ 0x40
 801af70:	d83c      	bhi.n	801afec <_scanf_float+0xd4>
 801af72:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 801af76:	b2c8      	uxtb	r0, r1
 801af78:	280e      	cmp	r0, #14
 801af7a:	d93a      	bls.n	801aff2 <_scanf_float+0xda>
 801af7c:	f1b9 0f00 	cmp.w	r9, #0
 801af80:	d003      	beq.n	801af8a <_scanf_float+0x72>
 801af82:	6823      	ldr	r3, [r4, #0]
 801af84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801af88:	6023      	str	r3, [r4, #0]
 801af8a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801af8e:	f1ba 0f01 	cmp.w	sl, #1
 801af92:	f200 8117 	bhi.w	801b1c4 <_scanf_float+0x2ac>
 801af96:	9b01      	ldr	r3, [sp, #4]
 801af98:	429e      	cmp	r6, r3
 801af9a:	f200 8108 	bhi.w	801b1ae <_scanf_float+0x296>
 801af9e:	2001      	movs	r0, #1
 801afa0:	b007      	add	sp, #28
 801afa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801afa6:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 801afaa:	2a0d      	cmp	r2, #13
 801afac:	d8e6      	bhi.n	801af7c <_scanf_float+0x64>
 801afae:	a101      	add	r1, pc, #4	@ (adr r1, 801afb4 <_scanf_float+0x9c>)
 801afb0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801afb4:	0801b0fb 	.word	0x0801b0fb
 801afb8:	0801af7d 	.word	0x0801af7d
 801afbc:	0801af7d 	.word	0x0801af7d
 801afc0:	0801af7d 	.word	0x0801af7d
 801afc4:	0801b15b 	.word	0x0801b15b
 801afc8:	0801b133 	.word	0x0801b133
 801afcc:	0801af7d 	.word	0x0801af7d
 801afd0:	0801af7d 	.word	0x0801af7d
 801afd4:	0801b109 	.word	0x0801b109
 801afd8:	0801af7d 	.word	0x0801af7d
 801afdc:	0801af7d 	.word	0x0801af7d
 801afe0:	0801af7d 	.word	0x0801af7d
 801afe4:	0801af7d 	.word	0x0801af7d
 801afe8:	0801b0c1 	.word	0x0801b0c1
 801afec:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 801aff0:	e7db      	b.n	801afaa <_scanf_float+0x92>
 801aff2:	290e      	cmp	r1, #14
 801aff4:	d8c2      	bhi.n	801af7c <_scanf_float+0x64>
 801aff6:	a001      	add	r0, pc, #4	@ (adr r0, 801affc <_scanf_float+0xe4>)
 801aff8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 801affc:	0801b0b1 	.word	0x0801b0b1
 801b000:	0801af7d 	.word	0x0801af7d
 801b004:	0801b0b1 	.word	0x0801b0b1
 801b008:	0801b147 	.word	0x0801b147
 801b00c:	0801af7d 	.word	0x0801af7d
 801b010:	0801b059 	.word	0x0801b059
 801b014:	0801b097 	.word	0x0801b097
 801b018:	0801b097 	.word	0x0801b097
 801b01c:	0801b097 	.word	0x0801b097
 801b020:	0801b097 	.word	0x0801b097
 801b024:	0801b097 	.word	0x0801b097
 801b028:	0801b097 	.word	0x0801b097
 801b02c:	0801b097 	.word	0x0801b097
 801b030:	0801b097 	.word	0x0801b097
 801b034:	0801b097 	.word	0x0801b097
 801b038:	2b6e      	cmp	r3, #110	@ 0x6e
 801b03a:	d809      	bhi.n	801b050 <_scanf_float+0x138>
 801b03c:	2b60      	cmp	r3, #96	@ 0x60
 801b03e:	d8b2      	bhi.n	801afa6 <_scanf_float+0x8e>
 801b040:	2b54      	cmp	r3, #84	@ 0x54
 801b042:	d07b      	beq.n	801b13c <_scanf_float+0x224>
 801b044:	2b59      	cmp	r3, #89	@ 0x59
 801b046:	d199      	bne.n	801af7c <_scanf_float+0x64>
 801b048:	2d07      	cmp	r5, #7
 801b04a:	d197      	bne.n	801af7c <_scanf_float+0x64>
 801b04c:	2508      	movs	r5, #8
 801b04e:	e02c      	b.n	801b0aa <_scanf_float+0x192>
 801b050:	2b74      	cmp	r3, #116	@ 0x74
 801b052:	d073      	beq.n	801b13c <_scanf_float+0x224>
 801b054:	2b79      	cmp	r3, #121	@ 0x79
 801b056:	e7f6      	b.n	801b046 <_scanf_float+0x12e>
 801b058:	6821      	ldr	r1, [r4, #0]
 801b05a:	05c8      	lsls	r0, r1, #23
 801b05c:	d51b      	bpl.n	801b096 <_scanf_float+0x17e>
 801b05e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 801b062:	6021      	str	r1, [r4, #0]
 801b064:	f109 0901 	add.w	r9, r9, #1
 801b068:	f1bb 0f00 	cmp.w	fp, #0
 801b06c:	d003      	beq.n	801b076 <_scanf_float+0x15e>
 801b06e:	3201      	adds	r2, #1
 801b070:	f10b 3bff 	add.w	fp, fp, #4294967295
 801b074:	60a2      	str	r2, [r4, #8]
 801b076:	68a3      	ldr	r3, [r4, #8]
 801b078:	3b01      	subs	r3, #1
 801b07a:	60a3      	str	r3, [r4, #8]
 801b07c:	6923      	ldr	r3, [r4, #16]
 801b07e:	3301      	adds	r3, #1
 801b080:	6123      	str	r3, [r4, #16]
 801b082:	687b      	ldr	r3, [r7, #4]
 801b084:	3b01      	subs	r3, #1
 801b086:	2b00      	cmp	r3, #0
 801b088:	607b      	str	r3, [r7, #4]
 801b08a:	f340 8087 	ble.w	801b19c <_scanf_float+0x284>
 801b08e:	683b      	ldr	r3, [r7, #0]
 801b090:	3301      	adds	r3, #1
 801b092:	603b      	str	r3, [r7, #0]
 801b094:	e765      	b.n	801af62 <_scanf_float+0x4a>
 801b096:	eb1a 0105 	adds.w	r1, sl, r5
 801b09a:	f47f af6f 	bne.w	801af7c <_scanf_float+0x64>
 801b09e:	6822      	ldr	r2, [r4, #0]
 801b0a0:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 801b0a4:	6022      	str	r2, [r4, #0]
 801b0a6:	460d      	mov	r5, r1
 801b0a8:	468a      	mov	sl, r1
 801b0aa:	f806 3b01 	strb.w	r3, [r6], #1
 801b0ae:	e7e2      	b.n	801b076 <_scanf_float+0x15e>
 801b0b0:	6822      	ldr	r2, [r4, #0]
 801b0b2:	0610      	lsls	r0, r2, #24
 801b0b4:	f57f af62 	bpl.w	801af7c <_scanf_float+0x64>
 801b0b8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801b0bc:	6022      	str	r2, [r4, #0]
 801b0be:	e7f4      	b.n	801b0aa <_scanf_float+0x192>
 801b0c0:	f1ba 0f00 	cmp.w	sl, #0
 801b0c4:	d10e      	bne.n	801b0e4 <_scanf_float+0x1cc>
 801b0c6:	f1b9 0f00 	cmp.w	r9, #0
 801b0ca:	d10e      	bne.n	801b0ea <_scanf_float+0x1d2>
 801b0cc:	6822      	ldr	r2, [r4, #0]
 801b0ce:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801b0d2:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801b0d6:	d108      	bne.n	801b0ea <_scanf_float+0x1d2>
 801b0d8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801b0dc:	6022      	str	r2, [r4, #0]
 801b0de:	f04f 0a01 	mov.w	sl, #1
 801b0e2:	e7e2      	b.n	801b0aa <_scanf_float+0x192>
 801b0e4:	f1ba 0f02 	cmp.w	sl, #2
 801b0e8:	d055      	beq.n	801b196 <_scanf_float+0x27e>
 801b0ea:	2d01      	cmp	r5, #1
 801b0ec:	d002      	beq.n	801b0f4 <_scanf_float+0x1dc>
 801b0ee:	2d04      	cmp	r5, #4
 801b0f0:	f47f af44 	bne.w	801af7c <_scanf_float+0x64>
 801b0f4:	3501      	adds	r5, #1
 801b0f6:	b2ed      	uxtb	r5, r5
 801b0f8:	e7d7      	b.n	801b0aa <_scanf_float+0x192>
 801b0fa:	f1ba 0f01 	cmp.w	sl, #1
 801b0fe:	f47f af3d 	bne.w	801af7c <_scanf_float+0x64>
 801b102:	f04f 0a02 	mov.w	sl, #2
 801b106:	e7d0      	b.n	801b0aa <_scanf_float+0x192>
 801b108:	b97d      	cbnz	r5, 801b12a <_scanf_float+0x212>
 801b10a:	f1b9 0f00 	cmp.w	r9, #0
 801b10e:	f47f af38 	bne.w	801af82 <_scanf_float+0x6a>
 801b112:	6822      	ldr	r2, [r4, #0]
 801b114:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801b118:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801b11c:	f040 8108 	bne.w	801b330 <_scanf_float+0x418>
 801b120:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801b124:	6022      	str	r2, [r4, #0]
 801b126:	2501      	movs	r5, #1
 801b128:	e7bf      	b.n	801b0aa <_scanf_float+0x192>
 801b12a:	2d03      	cmp	r5, #3
 801b12c:	d0e2      	beq.n	801b0f4 <_scanf_float+0x1dc>
 801b12e:	2d05      	cmp	r5, #5
 801b130:	e7de      	b.n	801b0f0 <_scanf_float+0x1d8>
 801b132:	2d02      	cmp	r5, #2
 801b134:	f47f af22 	bne.w	801af7c <_scanf_float+0x64>
 801b138:	2503      	movs	r5, #3
 801b13a:	e7b6      	b.n	801b0aa <_scanf_float+0x192>
 801b13c:	2d06      	cmp	r5, #6
 801b13e:	f47f af1d 	bne.w	801af7c <_scanf_float+0x64>
 801b142:	2507      	movs	r5, #7
 801b144:	e7b1      	b.n	801b0aa <_scanf_float+0x192>
 801b146:	6822      	ldr	r2, [r4, #0]
 801b148:	0591      	lsls	r1, r2, #22
 801b14a:	f57f af17 	bpl.w	801af7c <_scanf_float+0x64>
 801b14e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 801b152:	6022      	str	r2, [r4, #0]
 801b154:	f8cd 9008 	str.w	r9, [sp, #8]
 801b158:	e7a7      	b.n	801b0aa <_scanf_float+0x192>
 801b15a:	6822      	ldr	r2, [r4, #0]
 801b15c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 801b160:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 801b164:	d006      	beq.n	801b174 <_scanf_float+0x25c>
 801b166:	0550      	lsls	r0, r2, #21
 801b168:	f57f af08 	bpl.w	801af7c <_scanf_float+0x64>
 801b16c:	f1b9 0f00 	cmp.w	r9, #0
 801b170:	f000 80de 	beq.w	801b330 <_scanf_float+0x418>
 801b174:	0591      	lsls	r1, r2, #22
 801b176:	bf58      	it	pl
 801b178:	9902      	ldrpl	r1, [sp, #8]
 801b17a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801b17e:	bf58      	it	pl
 801b180:	eba9 0101 	subpl.w	r1, r9, r1
 801b184:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 801b188:	bf58      	it	pl
 801b18a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801b18e:	6022      	str	r2, [r4, #0]
 801b190:	f04f 0900 	mov.w	r9, #0
 801b194:	e789      	b.n	801b0aa <_scanf_float+0x192>
 801b196:	f04f 0a03 	mov.w	sl, #3
 801b19a:	e786      	b.n	801b0aa <_scanf_float+0x192>
 801b19c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801b1a0:	4639      	mov	r1, r7
 801b1a2:	4640      	mov	r0, r8
 801b1a4:	4798      	blx	r3
 801b1a6:	2800      	cmp	r0, #0
 801b1a8:	f43f aedb 	beq.w	801af62 <_scanf_float+0x4a>
 801b1ac:	e6e6      	b.n	801af7c <_scanf_float+0x64>
 801b1ae:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801b1b2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801b1b6:	463a      	mov	r2, r7
 801b1b8:	4640      	mov	r0, r8
 801b1ba:	4798      	blx	r3
 801b1bc:	6923      	ldr	r3, [r4, #16]
 801b1be:	3b01      	subs	r3, #1
 801b1c0:	6123      	str	r3, [r4, #16]
 801b1c2:	e6e8      	b.n	801af96 <_scanf_float+0x7e>
 801b1c4:	1e6b      	subs	r3, r5, #1
 801b1c6:	2b06      	cmp	r3, #6
 801b1c8:	d824      	bhi.n	801b214 <_scanf_float+0x2fc>
 801b1ca:	2d02      	cmp	r5, #2
 801b1cc:	d836      	bhi.n	801b23c <_scanf_float+0x324>
 801b1ce:	9b01      	ldr	r3, [sp, #4]
 801b1d0:	429e      	cmp	r6, r3
 801b1d2:	f67f aee4 	bls.w	801af9e <_scanf_float+0x86>
 801b1d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801b1da:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801b1de:	463a      	mov	r2, r7
 801b1e0:	4640      	mov	r0, r8
 801b1e2:	4798      	blx	r3
 801b1e4:	6923      	ldr	r3, [r4, #16]
 801b1e6:	3b01      	subs	r3, #1
 801b1e8:	6123      	str	r3, [r4, #16]
 801b1ea:	e7f0      	b.n	801b1ce <_scanf_float+0x2b6>
 801b1ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801b1f0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 801b1f4:	463a      	mov	r2, r7
 801b1f6:	4640      	mov	r0, r8
 801b1f8:	4798      	blx	r3
 801b1fa:	6923      	ldr	r3, [r4, #16]
 801b1fc:	3b01      	subs	r3, #1
 801b1fe:	6123      	str	r3, [r4, #16]
 801b200:	f10a 3aff 	add.w	sl, sl, #4294967295
 801b204:	fa5f fa8a 	uxtb.w	sl, sl
 801b208:	f1ba 0f02 	cmp.w	sl, #2
 801b20c:	d1ee      	bne.n	801b1ec <_scanf_float+0x2d4>
 801b20e:	3d03      	subs	r5, #3
 801b210:	b2ed      	uxtb	r5, r5
 801b212:	1b76      	subs	r6, r6, r5
 801b214:	6823      	ldr	r3, [r4, #0]
 801b216:	05da      	lsls	r2, r3, #23
 801b218:	d530      	bpl.n	801b27c <_scanf_float+0x364>
 801b21a:	055b      	lsls	r3, r3, #21
 801b21c:	d511      	bpl.n	801b242 <_scanf_float+0x32a>
 801b21e:	9b01      	ldr	r3, [sp, #4]
 801b220:	429e      	cmp	r6, r3
 801b222:	f67f aebc 	bls.w	801af9e <_scanf_float+0x86>
 801b226:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801b22a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801b22e:	463a      	mov	r2, r7
 801b230:	4640      	mov	r0, r8
 801b232:	4798      	blx	r3
 801b234:	6923      	ldr	r3, [r4, #16]
 801b236:	3b01      	subs	r3, #1
 801b238:	6123      	str	r3, [r4, #16]
 801b23a:	e7f0      	b.n	801b21e <_scanf_float+0x306>
 801b23c:	46aa      	mov	sl, r5
 801b23e:	46b3      	mov	fp, r6
 801b240:	e7de      	b.n	801b200 <_scanf_float+0x2e8>
 801b242:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801b246:	6923      	ldr	r3, [r4, #16]
 801b248:	2965      	cmp	r1, #101	@ 0x65
 801b24a:	f103 33ff 	add.w	r3, r3, #4294967295
 801b24e:	f106 35ff 	add.w	r5, r6, #4294967295
 801b252:	6123      	str	r3, [r4, #16]
 801b254:	d00c      	beq.n	801b270 <_scanf_float+0x358>
 801b256:	2945      	cmp	r1, #69	@ 0x45
 801b258:	d00a      	beq.n	801b270 <_scanf_float+0x358>
 801b25a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801b25e:	463a      	mov	r2, r7
 801b260:	4640      	mov	r0, r8
 801b262:	4798      	blx	r3
 801b264:	6923      	ldr	r3, [r4, #16]
 801b266:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801b26a:	3b01      	subs	r3, #1
 801b26c:	1eb5      	subs	r5, r6, #2
 801b26e:	6123      	str	r3, [r4, #16]
 801b270:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801b274:	463a      	mov	r2, r7
 801b276:	4640      	mov	r0, r8
 801b278:	4798      	blx	r3
 801b27a:	462e      	mov	r6, r5
 801b27c:	6822      	ldr	r2, [r4, #0]
 801b27e:	f012 0210 	ands.w	r2, r2, #16
 801b282:	d001      	beq.n	801b288 <_scanf_float+0x370>
 801b284:	2000      	movs	r0, #0
 801b286:	e68b      	b.n	801afa0 <_scanf_float+0x88>
 801b288:	7032      	strb	r2, [r6, #0]
 801b28a:	6823      	ldr	r3, [r4, #0]
 801b28c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 801b290:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801b294:	d11c      	bne.n	801b2d0 <_scanf_float+0x3b8>
 801b296:	9b02      	ldr	r3, [sp, #8]
 801b298:	454b      	cmp	r3, r9
 801b29a:	eba3 0209 	sub.w	r2, r3, r9
 801b29e:	d123      	bne.n	801b2e8 <_scanf_float+0x3d0>
 801b2a0:	9901      	ldr	r1, [sp, #4]
 801b2a2:	2200      	movs	r2, #0
 801b2a4:	4640      	mov	r0, r8
 801b2a6:	f7ff f8ef 	bl	801a488 <_strtod_r>
 801b2aa:	9b03      	ldr	r3, [sp, #12]
 801b2ac:	6821      	ldr	r1, [r4, #0]
 801b2ae:	681b      	ldr	r3, [r3, #0]
 801b2b0:	f011 0f02 	tst.w	r1, #2
 801b2b4:	ec57 6b10 	vmov	r6, r7, d0
 801b2b8:	f103 0204 	add.w	r2, r3, #4
 801b2bc:	d01f      	beq.n	801b2fe <_scanf_float+0x3e6>
 801b2be:	9903      	ldr	r1, [sp, #12]
 801b2c0:	600a      	str	r2, [r1, #0]
 801b2c2:	681b      	ldr	r3, [r3, #0]
 801b2c4:	e9c3 6700 	strd	r6, r7, [r3]
 801b2c8:	68e3      	ldr	r3, [r4, #12]
 801b2ca:	3301      	adds	r3, #1
 801b2cc:	60e3      	str	r3, [r4, #12]
 801b2ce:	e7d9      	b.n	801b284 <_scanf_float+0x36c>
 801b2d0:	9b04      	ldr	r3, [sp, #16]
 801b2d2:	2b00      	cmp	r3, #0
 801b2d4:	d0e4      	beq.n	801b2a0 <_scanf_float+0x388>
 801b2d6:	9905      	ldr	r1, [sp, #20]
 801b2d8:	230a      	movs	r3, #10
 801b2da:	3101      	adds	r1, #1
 801b2dc:	4640      	mov	r0, r8
 801b2de:	f7ff f9b7 	bl	801a650 <_strtol_r>
 801b2e2:	9b04      	ldr	r3, [sp, #16]
 801b2e4:	9e05      	ldr	r6, [sp, #20]
 801b2e6:	1ac2      	subs	r2, r0, r3
 801b2e8:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 801b2ec:	429e      	cmp	r6, r3
 801b2ee:	bf28      	it	cs
 801b2f0:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 801b2f4:	4910      	ldr	r1, [pc, #64]	@ (801b338 <_scanf_float+0x420>)
 801b2f6:	4630      	mov	r0, r6
 801b2f8:	f000 f918 	bl	801b52c <siprintf>
 801b2fc:	e7d0      	b.n	801b2a0 <_scanf_float+0x388>
 801b2fe:	f011 0f04 	tst.w	r1, #4
 801b302:	9903      	ldr	r1, [sp, #12]
 801b304:	600a      	str	r2, [r1, #0]
 801b306:	d1dc      	bne.n	801b2c2 <_scanf_float+0x3aa>
 801b308:	681d      	ldr	r5, [r3, #0]
 801b30a:	4632      	mov	r2, r6
 801b30c:	463b      	mov	r3, r7
 801b30e:	4630      	mov	r0, r6
 801b310:	4639      	mov	r1, r7
 801b312:	f7e5 fbe3 	bl	8000adc <__aeabi_dcmpun>
 801b316:	b128      	cbz	r0, 801b324 <_scanf_float+0x40c>
 801b318:	4808      	ldr	r0, [pc, #32]	@ (801b33c <_scanf_float+0x424>)
 801b31a:	f000 fa9d 	bl	801b858 <nanf>
 801b31e:	ed85 0a00 	vstr	s0, [r5]
 801b322:	e7d1      	b.n	801b2c8 <_scanf_float+0x3b0>
 801b324:	4630      	mov	r0, r6
 801b326:	4639      	mov	r1, r7
 801b328:	f7e5 fc36 	bl	8000b98 <__aeabi_d2f>
 801b32c:	6028      	str	r0, [r5, #0]
 801b32e:	e7cb      	b.n	801b2c8 <_scanf_float+0x3b0>
 801b330:	f04f 0900 	mov.w	r9, #0
 801b334:	e629      	b.n	801af8a <_scanf_float+0x72>
 801b336:	bf00      	nop
 801b338:	08022535 	.word	0x08022535
 801b33c:	080225ee 	.word	0x080225ee

0801b340 <std>:
 801b340:	2300      	movs	r3, #0
 801b342:	b510      	push	{r4, lr}
 801b344:	4604      	mov	r4, r0
 801b346:	e9c0 3300 	strd	r3, r3, [r0]
 801b34a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801b34e:	6083      	str	r3, [r0, #8]
 801b350:	8181      	strh	r1, [r0, #12]
 801b352:	6643      	str	r3, [r0, #100]	@ 0x64
 801b354:	81c2      	strh	r2, [r0, #14]
 801b356:	6183      	str	r3, [r0, #24]
 801b358:	4619      	mov	r1, r3
 801b35a:	2208      	movs	r2, #8
 801b35c:	305c      	adds	r0, #92	@ 0x5c
 801b35e:	f000 f948 	bl	801b5f2 <memset>
 801b362:	4b0d      	ldr	r3, [pc, #52]	@ (801b398 <std+0x58>)
 801b364:	6263      	str	r3, [r4, #36]	@ 0x24
 801b366:	4b0d      	ldr	r3, [pc, #52]	@ (801b39c <std+0x5c>)
 801b368:	62a3      	str	r3, [r4, #40]	@ 0x28
 801b36a:	4b0d      	ldr	r3, [pc, #52]	@ (801b3a0 <std+0x60>)
 801b36c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801b36e:	4b0d      	ldr	r3, [pc, #52]	@ (801b3a4 <std+0x64>)
 801b370:	6323      	str	r3, [r4, #48]	@ 0x30
 801b372:	4b0d      	ldr	r3, [pc, #52]	@ (801b3a8 <std+0x68>)
 801b374:	6224      	str	r4, [r4, #32]
 801b376:	429c      	cmp	r4, r3
 801b378:	d006      	beq.n	801b388 <std+0x48>
 801b37a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801b37e:	4294      	cmp	r4, r2
 801b380:	d002      	beq.n	801b388 <std+0x48>
 801b382:	33d0      	adds	r3, #208	@ 0xd0
 801b384:	429c      	cmp	r4, r3
 801b386:	d105      	bne.n	801b394 <std+0x54>
 801b388:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801b38c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b390:	f000 ba40 	b.w	801b814 <__retarget_lock_init_recursive>
 801b394:	bd10      	pop	{r4, pc}
 801b396:	bf00      	nop
 801b398:	0801b56d 	.word	0x0801b56d
 801b39c:	0801b58f 	.word	0x0801b58f
 801b3a0:	0801b5c7 	.word	0x0801b5c7
 801b3a4:	0801b5eb 	.word	0x0801b5eb
 801b3a8:	20002f00 	.word	0x20002f00

0801b3ac <stdio_exit_handler>:
 801b3ac:	4a02      	ldr	r2, [pc, #8]	@ (801b3b8 <stdio_exit_handler+0xc>)
 801b3ae:	4903      	ldr	r1, [pc, #12]	@ (801b3bc <stdio_exit_handler+0x10>)
 801b3b0:	4803      	ldr	r0, [pc, #12]	@ (801b3c0 <stdio_exit_handler+0x14>)
 801b3b2:	f000 b869 	b.w	801b488 <_fwalk_sglue>
 801b3b6:	bf00      	nop
 801b3b8:	20000144 	.word	0x20000144
 801b3bc:	0801dc1d 	.word	0x0801dc1d
 801b3c0:	200002c0 	.word	0x200002c0

0801b3c4 <cleanup_stdio>:
 801b3c4:	6841      	ldr	r1, [r0, #4]
 801b3c6:	4b0c      	ldr	r3, [pc, #48]	@ (801b3f8 <cleanup_stdio+0x34>)
 801b3c8:	4299      	cmp	r1, r3
 801b3ca:	b510      	push	{r4, lr}
 801b3cc:	4604      	mov	r4, r0
 801b3ce:	d001      	beq.n	801b3d4 <cleanup_stdio+0x10>
 801b3d0:	f002 fc24 	bl	801dc1c <_fflush_r>
 801b3d4:	68a1      	ldr	r1, [r4, #8]
 801b3d6:	4b09      	ldr	r3, [pc, #36]	@ (801b3fc <cleanup_stdio+0x38>)
 801b3d8:	4299      	cmp	r1, r3
 801b3da:	d002      	beq.n	801b3e2 <cleanup_stdio+0x1e>
 801b3dc:	4620      	mov	r0, r4
 801b3de:	f002 fc1d 	bl	801dc1c <_fflush_r>
 801b3e2:	68e1      	ldr	r1, [r4, #12]
 801b3e4:	4b06      	ldr	r3, [pc, #24]	@ (801b400 <cleanup_stdio+0x3c>)
 801b3e6:	4299      	cmp	r1, r3
 801b3e8:	d004      	beq.n	801b3f4 <cleanup_stdio+0x30>
 801b3ea:	4620      	mov	r0, r4
 801b3ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b3f0:	f002 bc14 	b.w	801dc1c <_fflush_r>
 801b3f4:	bd10      	pop	{r4, pc}
 801b3f6:	bf00      	nop
 801b3f8:	20002f00 	.word	0x20002f00
 801b3fc:	20002f68 	.word	0x20002f68
 801b400:	20002fd0 	.word	0x20002fd0

0801b404 <global_stdio_init.part.0>:
 801b404:	b510      	push	{r4, lr}
 801b406:	4b0b      	ldr	r3, [pc, #44]	@ (801b434 <global_stdio_init.part.0+0x30>)
 801b408:	4c0b      	ldr	r4, [pc, #44]	@ (801b438 <global_stdio_init.part.0+0x34>)
 801b40a:	4a0c      	ldr	r2, [pc, #48]	@ (801b43c <global_stdio_init.part.0+0x38>)
 801b40c:	601a      	str	r2, [r3, #0]
 801b40e:	4620      	mov	r0, r4
 801b410:	2200      	movs	r2, #0
 801b412:	2104      	movs	r1, #4
 801b414:	f7ff ff94 	bl	801b340 <std>
 801b418:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801b41c:	2201      	movs	r2, #1
 801b41e:	2109      	movs	r1, #9
 801b420:	f7ff ff8e 	bl	801b340 <std>
 801b424:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801b428:	2202      	movs	r2, #2
 801b42a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b42e:	2112      	movs	r1, #18
 801b430:	f7ff bf86 	b.w	801b340 <std>
 801b434:	20003038 	.word	0x20003038
 801b438:	20002f00 	.word	0x20002f00
 801b43c:	0801b3ad 	.word	0x0801b3ad

0801b440 <__sfp_lock_acquire>:
 801b440:	4801      	ldr	r0, [pc, #4]	@ (801b448 <__sfp_lock_acquire+0x8>)
 801b442:	f000 b9e8 	b.w	801b816 <__retarget_lock_acquire_recursive>
 801b446:	bf00      	nop
 801b448:	20003041 	.word	0x20003041

0801b44c <__sfp_lock_release>:
 801b44c:	4801      	ldr	r0, [pc, #4]	@ (801b454 <__sfp_lock_release+0x8>)
 801b44e:	f000 b9e3 	b.w	801b818 <__retarget_lock_release_recursive>
 801b452:	bf00      	nop
 801b454:	20003041 	.word	0x20003041

0801b458 <__sinit>:
 801b458:	b510      	push	{r4, lr}
 801b45a:	4604      	mov	r4, r0
 801b45c:	f7ff fff0 	bl	801b440 <__sfp_lock_acquire>
 801b460:	6a23      	ldr	r3, [r4, #32]
 801b462:	b11b      	cbz	r3, 801b46c <__sinit+0x14>
 801b464:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b468:	f7ff bff0 	b.w	801b44c <__sfp_lock_release>
 801b46c:	4b04      	ldr	r3, [pc, #16]	@ (801b480 <__sinit+0x28>)
 801b46e:	6223      	str	r3, [r4, #32]
 801b470:	4b04      	ldr	r3, [pc, #16]	@ (801b484 <__sinit+0x2c>)
 801b472:	681b      	ldr	r3, [r3, #0]
 801b474:	2b00      	cmp	r3, #0
 801b476:	d1f5      	bne.n	801b464 <__sinit+0xc>
 801b478:	f7ff ffc4 	bl	801b404 <global_stdio_init.part.0>
 801b47c:	e7f2      	b.n	801b464 <__sinit+0xc>
 801b47e:	bf00      	nop
 801b480:	0801b3c5 	.word	0x0801b3c5
 801b484:	20003038 	.word	0x20003038

0801b488 <_fwalk_sglue>:
 801b488:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b48c:	4607      	mov	r7, r0
 801b48e:	4688      	mov	r8, r1
 801b490:	4614      	mov	r4, r2
 801b492:	2600      	movs	r6, #0
 801b494:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801b498:	f1b9 0901 	subs.w	r9, r9, #1
 801b49c:	d505      	bpl.n	801b4aa <_fwalk_sglue+0x22>
 801b49e:	6824      	ldr	r4, [r4, #0]
 801b4a0:	2c00      	cmp	r4, #0
 801b4a2:	d1f7      	bne.n	801b494 <_fwalk_sglue+0xc>
 801b4a4:	4630      	mov	r0, r6
 801b4a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b4aa:	89ab      	ldrh	r3, [r5, #12]
 801b4ac:	2b01      	cmp	r3, #1
 801b4ae:	d907      	bls.n	801b4c0 <_fwalk_sglue+0x38>
 801b4b0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801b4b4:	3301      	adds	r3, #1
 801b4b6:	d003      	beq.n	801b4c0 <_fwalk_sglue+0x38>
 801b4b8:	4629      	mov	r1, r5
 801b4ba:	4638      	mov	r0, r7
 801b4bc:	47c0      	blx	r8
 801b4be:	4306      	orrs	r6, r0
 801b4c0:	3568      	adds	r5, #104	@ 0x68
 801b4c2:	e7e9      	b.n	801b498 <_fwalk_sglue+0x10>

0801b4c4 <sniprintf>:
 801b4c4:	b40c      	push	{r2, r3}
 801b4c6:	b530      	push	{r4, r5, lr}
 801b4c8:	4b17      	ldr	r3, [pc, #92]	@ (801b528 <sniprintf+0x64>)
 801b4ca:	1e0c      	subs	r4, r1, #0
 801b4cc:	681d      	ldr	r5, [r3, #0]
 801b4ce:	b09d      	sub	sp, #116	@ 0x74
 801b4d0:	da08      	bge.n	801b4e4 <sniprintf+0x20>
 801b4d2:	238b      	movs	r3, #139	@ 0x8b
 801b4d4:	602b      	str	r3, [r5, #0]
 801b4d6:	f04f 30ff 	mov.w	r0, #4294967295
 801b4da:	b01d      	add	sp, #116	@ 0x74
 801b4dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801b4e0:	b002      	add	sp, #8
 801b4e2:	4770      	bx	lr
 801b4e4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801b4e8:	f8ad 3014 	strh.w	r3, [sp, #20]
 801b4ec:	bf14      	ite	ne
 801b4ee:	f104 33ff 	addne.w	r3, r4, #4294967295
 801b4f2:	4623      	moveq	r3, r4
 801b4f4:	9304      	str	r3, [sp, #16]
 801b4f6:	9307      	str	r3, [sp, #28]
 801b4f8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801b4fc:	9002      	str	r0, [sp, #8]
 801b4fe:	9006      	str	r0, [sp, #24]
 801b500:	f8ad 3016 	strh.w	r3, [sp, #22]
 801b504:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801b506:	ab21      	add	r3, sp, #132	@ 0x84
 801b508:	a902      	add	r1, sp, #8
 801b50a:	4628      	mov	r0, r5
 801b50c:	9301      	str	r3, [sp, #4]
 801b50e:	f002 f8c3 	bl	801d698 <_svfiprintf_r>
 801b512:	1c43      	adds	r3, r0, #1
 801b514:	bfbc      	itt	lt
 801b516:	238b      	movlt	r3, #139	@ 0x8b
 801b518:	602b      	strlt	r3, [r5, #0]
 801b51a:	2c00      	cmp	r4, #0
 801b51c:	d0dd      	beq.n	801b4da <sniprintf+0x16>
 801b51e:	9b02      	ldr	r3, [sp, #8]
 801b520:	2200      	movs	r2, #0
 801b522:	701a      	strb	r2, [r3, #0]
 801b524:	e7d9      	b.n	801b4da <sniprintf+0x16>
 801b526:	bf00      	nop
 801b528:	200002bc 	.word	0x200002bc

0801b52c <siprintf>:
 801b52c:	b40e      	push	{r1, r2, r3}
 801b52e:	b500      	push	{lr}
 801b530:	b09c      	sub	sp, #112	@ 0x70
 801b532:	ab1d      	add	r3, sp, #116	@ 0x74
 801b534:	9002      	str	r0, [sp, #8]
 801b536:	9006      	str	r0, [sp, #24]
 801b538:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801b53c:	4809      	ldr	r0, [pc, #36]	@ (801b564 <siprintf+0x38>)
 801b53e:	9107      	str	r1, [sp, #28]
 801b540:	9104      	str	r1, [sp, #16]
 801b542:	4909      	ldr	r1, [pc, #36]	@ (801b568 <siprintf+0x3c>)
 801b544:	f853 2b04 	ldr.w	r2, [r3], #4
 801b548:	9105      	str	r1, [sp, #20]
 801b54a:	6800      	ldr	r0, [r0, #0]
 801b54c:	9301      	str	r3, [sp, #4]
 801b54e:	a902      	add	r1, sp, #8
 801b550:	f002 f8a2 	bl	801d698 <_svfiprintf_r>
 801b554:	9b02      	ldr	r3, [sp, #8]
 801b556:	2200      	movs	r2, #0
 801b558:	701a      	strb	r2, [r3, #0]
 801b55a:	b01c      	add	sp, #112	@ 0x70
 801b55c:	f85d eb04 	ldr.w	lr, [sp], #4
 801b560:	b003      	add	sp, #12
 801b562:	4770      	bx	lr
 801b564:	200002bc 	.word	0x200002bc
 801b568:	ffff0208 	.word	0xffff0208

0801b56c <__sread>:
 801b56c:	b510      	push	{r4, lr}
 801b56e:	460c      	mov	r4, r1
 801b570:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b574:	f000 f8f0 	bl	801b758 <_read_r>
 801b578:	2800      	cmp	r0, #0
 801b57a:	bfab      	itete	ge
 801b57c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801b57e:	89a3      	ldrhlt	r3, [r4, #12]
 801b580:	181b      	addge	r3, r3, r0
 801b582:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801b586:	bfac      	ite	ge
 801b588:	6563      	strge	r3, [r4, #84]	@ 0x54
 801b58a:	81a3      	strhlt	r3, [r4, #12]
 801b58c:	bd10      	pop	{r4, pc}

0801b58e <__swrite>:
 801b58e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b592:	461f      	mov	r7, r3
 801b594:	898b      	ldrh	r3, [r1, #12]
 801b596:	05db      	lsls	r3, r3, #23
 801b598:	4605      	mov	r5, r0
 801b59a:	460c      	mov	r4, r1
 801b59c:	4616      	mov	r6, r2
 801b59e:	d505      	bpl.n	801b5ac <__swrite+0x1e>
 801b5a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b5a4:	2302      	movs	r3, #2
 801b5a6:	2200      	movs	r2, #0
 801b5a8:	f000 f8c4 	bl	801b734 <_lseek_r>
 801b5ac:	89a3      	ldrh	r3, [r4, #12]
 801b5ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b5b2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801b5b6:	81a3      	strh	r3, [r4, #12]
 801b5b8:	4632      	mov	r2, r6
 801b5ba:	463b      	mov	r3, r7
 801b5bc:	4628      	mov	r0, r5
 801b5be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b5c2:	f000 b8eb 	b.w	801b79c <_write_r>

0801b5c6 <__sseek>:
 801b5c6:	b510      	push	{r4, lr}
 801b5c8:	460c      	mov	r4, r1
 801b5ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b5ce:	f000 f8b1 	bl	801b734 <_lseek_r>
 801b5d2:	1c43      	adds	r3, r0, #1
 801b5d4:	89a3      	ldrh	r3, [r4, #12]
 801b5d6:	bf15      	itete	ne
 801b5d8:	6560      	strne	r0, [r4, #84]	@ 0x54
 801b5da:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801b5de:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801b5e2:	81a3      	strheq	r3, [r4, #12]
 801b5e4:	bf18      	it	ne
 801b5e6:	81a3      	strhne	r3, [r4, #12]
 801b5e8:	bd10      	pop	{r4, pc}

0801b5ea <__sclose>:
 801b5ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b5ee:	f000 b891 	b.w	801b714 <_close_r>

0801b5f2 <memset>:
 801b5f2:	4402      	add	r2, r0
 801b5f4:	4603      	mov	r3, r0
 801b5f6:	4293      	cmp	r3, r2
 801b5f8:	d100      	bne.n	801b5fc <memset+0xa>
 801b5fa:	4770      	bx	lr
 801b5fc:	f803 1b01 	strb.w	r1, [r3], #1
 801b600:	e7f9      	b.n	801b5f6 <memset+0x4>

0801b602 <strncmp>:
 801b602:	b510      	push	{r4, lr}
 801b604:	b16a      	cbz	r2, 801b622 <strncmp+0x20>
 801b606:	3901      	subs	r1, #1
 801b608:	1884      	adds	r4, r0, r2
 801b60a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b60e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801b612:	429a      	cmp	r2, r3
 801b614:	d103      	bne.n	801b61e <strncmp+0x1c>
 801b616:	42a0      	cmp	r0, r4
 801b618:	d001      	beq.n	801b61e <strncmp+0x1c>
 801b61a:	2a00      	cmp	r2, #0
 801b61c:	d1f5      	bne.n	801b60a <strncmp+0x8>
 801b61e:	1ad0      	subs	r0, r2, r3
 801b620:	bd10      	pop	{r4, pc}
 801b622:	4610      	mov	r0, r2
 801b624:	e7fc      	b.n	801b620 <strncmp+0x1e>
	...

0801b628 <strtok>:
 801b628:	4b16      	ldr	r3, [pc, #88]	@ (801b684 <strtok+0x5c>)
 801b62a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b62e:	681f      	ldr	r7, [r3, #0]
 801b630:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 801b632:	4605      	mov	r5, r0
 801b634:	460e      	mov	r6, r1
 801b636:	b9ec      	cbnz	r4, 801b674 <strtok+0x4c>
 801b638:	2050      	movs	r0, #80	@ 0x50
 801b63a:	f7fe f865 	bl	8019708 <malloc>
 801b63e:	4602      	mov	r2, r0
 801b640:	6478      	str	r0, [r7, #68]	@ 0x44
 801b642:	b920      	cbnz	r0, 801b64e <strtok+0x26>
 801b644:	4b10      	ldr	r3, [pc, #64]	@ (801b688 <strtok+0x60>)
 801b646:	4811      	ldr	r0, [pc, #68]	@ (801b68c <strtok+0x64>)
 801b648:	215b      	movs	r1, #91	@ 0x5b
 801b64a:	f000 f90b 	bl	801b864 <__assert_func>
 801b64e:	e9c0 4400 	strd	r4, r4, [r0]
 801b652:	e9c0 4402 	strd	r4, r4, [r0, #8]
 801b656:	e9c0 4404 	strd	r4, r4, [r0, #16]
 801b65a:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 801b65e:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 801b662:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 801b666:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 801b66a:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 801b66e:	6184      	str	r4, [r0, #24]
 801b670:	7704      	strb	r4, [r0, #28]
 801b672:	6244      	str	r4, [r0, #36]	@ 0x24
 801b674:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801b676:	4631      	mov	r1, r6
 801b678:	4628      	mov	r0, r5
 801b67a:	2301      	movs	r3, #1
 801b67c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b680:	f000 b806 	b.w	801b690 <__strtok_r>
 801b684:	200002bc 	.word	0x200002bc
 801b688:	0802253a 	.word	0x0802253a
 801b68c:	08022551 	.word	0x08022551

0801b690 <__strtok_r>:
 801b690:	b5f0      	push	{r4, r5, r6, r7, lr}
 801b692:	4604      	mov	r4, r0
 801b694:	b908      	cbnz	r0, 801b69a <__strtok_r+0xa>
 801b696:	6814      	ldr	r4, [r2, #0]
 801b698:	b144      	cbz	r4, 801b6ac <__strtok_r+0x1c>
 801b69a:	4620      	mov	r0, r4
 801b69c:	f814 5b01 	ldrb.w	r5, [r4], #1
 801b6a0:	460f      	mov	r7, r1
 801b6a2:	f817 6b01 	ldrb.w	r6, [r7], #1
 801b6a6:	b91e      	cbnz	r6, 801b6b0 <__strtok_r+0x20>
 801b6a8:	b965      	cbnz	r5, 801b6c4 <__strtok_r+0x34>
 801b6aa:	6015      	str	r5, [r2, #0]
 801b6ac:	2000      	movs	r0, #0
 801b6ae:	e005      	b.n	801b6bc <__strtok_r+0x2c>
 801b6b0:	42b5      	cmp	r5, r6
 801b6b2:	d1f6      	bne.n	801b6a2 <__strtok_r+0x12>
 801b6b4:	2b00      	cmp	r3, #0
 801b6b6:	d1f0      	bne.n	801b69a <__strtok_r+0xa>
 801b6b8:	6014      	str	r4, [r2, #0]
 801b6ba:	7003      	strb	r3, [r0, #0]
 801b6bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b6be:	461c      	mov	r4, r3
 801b6c0:	e00c      	b.n	801b6dc <__strtok_r+0x4c>
 801b6c2:	b915      	cbnz	r5, 801b6ca <__strtok_r+0x3a>
 801b6c4:	f814 3b01 	ldrb.w	r3, [r4], #1
 801b6c8:	460e      	mov	r6, r1
 801b6ca:	f816 5b01 	ldrb.w	r5, [r6], #1
 801b6ce:	42ab      	cmp	r3, r5
 801b6d0:	d1f7      	bne.n	801b6c2 <__strtok_r+0x32>
 801b6d2:	2b00      	cmp	r3, #0
 801b6d4:	d0f3      	beq.n	801b6be <__strtok_r+0x2e>
 801b6d6:	2300      	movs	r3, #0
 801b6d8:	f804 3c01 	strb.w	r3, [r4, #-1]
 801b6dc:	6014      	str	r4, [r2, #0]
 801b6de:	e7ed      	b.n	801b6bc <__strtok_r+0x2c>

0801b6e0 <strstr>:
 801b6e0:	780a      	ldrb	r2, [r1, #0]
 801b6e2:	b570      	push	{r4, r5, r6, lr}
 801b6e4:	b96a      	cbnz	r2, 801b702 <strstr+0x22>
 801b6e6:	bd70      	pop	{r4, r5, r6, pc}
 801b6e8:	429a      	cmp	r2, r3
 801b6ea:	d109      	bne.n	801b700 <strstr+0x20>
 801b6ec:	460c      	mov	r4, r1
 801b6ee:	4605      	mov	r5, r0
 801b6f0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801b6f4:	2b00      	cmp	r3, #0
 801b6f6:	d0f6      	beq.n	801b6e6 <strstr+0x6>
 801b6f8:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 801b6fc:	429e      	cmp	r6, r3
 801b6fe:	d0f7      	beq.n	801b6f0 <strstr+0x10>
 801b700:	3001      	adds	r0, #1
 801b702:	7803      	ldrb	r3, [r0, #0]
 801b704:	2b00      	cmp	r3, #0
 801b706:	d1ef      	bne.n	801b6e8 <strstr+0x8>
 801b708:	4618      	mov	r0, r3
 801b70a:	e7ec      	b.n	801b6e6 <strstr+0x6>

0801b70c <_localeconv_r>:
 801b70c:	4800      	ldr	r0, [pc, #0]	@ (801b710 <_localeconv_r+0x4>)
 801b70e:	4770      	bx	lr
 801b710:	20000240 	.word	0x20000240

0801b714 <_close_r>:
 801b714:	b538      	push	{r3, r4, r5, lr}
 801b716:	4d06      	ldr	r5, [pc, #24]	@ (801b730 <_close_r+0x1c>)
 801b718:	2300      	movs	r3, #0
 801b71a:	4604      	mov	r4, r0
 801b71c:	4608      	mov	r0, r1
 801b71e:	602b      	str	r3, [r5, #0]
 801b720:	f7eb f960 	bl	80069e4 <_close>
 801b724:	1c43      	adds	r3, r0, #1
 801b726:	d102      	bne.n	801b72e <_close_r+0x1a>
 801b728:	682b      	ldr	r3, [r5, #0]
 801b72a:	b103      	cbz	r3, 801b72e <_close_r+0x1a>
 801b72c:	6023      	str	r3, [r4, #0]
 801b72e:	bd38      	pop	{r3, r4, r5, pc}
 801b730:	2000303c 	.word	0x2000303c

0801b734 <_lseek_r>:
 801b734:	b538      	push	{r3, r4, r5, lr}
 801b736:	4d07      	ldr	r5, [pc, #28]	@ (801b754 <_lseek_r+0x20>)
 801b738:	4604      	mov	r4, r0
 801b73a:	4608      	mov	r0, r1
 801b73c:	4611      	mov	r1, r2
 801b73e:	2200      	movs	r2, #0
 801b740:	602a      	str	r2, [r5, #0]
 801b742:	461a      	mov	r2, r3
 801b744:	f7eb f975 	bl	8006a32 <_lseek>
 801b748:	1c43      	adds	r3, r0, #1
 801b74a:	d102      	bne.n	801b752 <_lseek_r+0x1e>
 801b74c:	682b      	ldr	r3, [r5, #0]
 801b74e:	b103      	cbz	r3, 801b752 <_lseek_r+0x1e>
 801b750:	6023      	str	r3, [r4, #0]
 801b752:	bd38      	pop	{r3, r4, r5, pc}
 801b754:	2000303c 	.word	0x2000303c

0801b758 <_read_r>:
 801b758:	b538      	push	{r3, r4, r5, lr}
 801b75a:	4d07      	ldr	r5, [pc, #28]	@ (801b778 <_read_r+0x20>)
 801b75c:	4604      	mov	r4, r0
 801b75e:	4608      	mov	r0, r1
 801b760:	4611      	mov	r1, r2
 801b762:	2200      	movs	r2, #0
 801b764:	602a      	str	r2, [r5, #0]
 801b766:	461a      	mov	r2, r3
 801b768:	f7eb f903 	bl	8006972 <_read>
 801b76c:	1c43      	adds	r3, r0, #1
 801b76e:	d102      	bne.n	801b776 <_read_r+0x1e>
 801b770:	682b      	ldr	r3, [r5, #0]
 801b772:	b103      	cbz	r3, 801b776 <_read_r+0x1e>
 801b774:	6023      	str	r3, [r4, #0]
 801b776:	bd38      	pop	{r3, r4, r5, pc}
 801b778:	2000303c 	.word	0x2000303c

0801b77c <_sbrk_r>:
 801b77c:	b538      	push	{r3, r4, r5, lr}
 801b77e:	4d06      	ldr	r5, [pc, #24]	@ (801b798 <_sbrk_r+0x1c>)
 801b780:	2300      	movs	r3, #0
 801b782:	4604      	mov	r4, r0
 801b784:	4608      	mov	r0, r1
 801b786:	602b      	str	r3, [r5, #0]
 801b788:	f7eb f960 	bl	8006a4c <_sbrk>
 801b78c:	1c43      	adds	r3, r0, #1
 801b78e:	d102      	bne.n	801b796 <_sbrk_r+0x1a>
 801b790:	682b      	ldr	r3, [r5, #0]
 801b792:	b103      	cbz	r3, 801b796 <_sbrk_r+0x1a>
 801b794:	6023      	str	r3, [r4, #0]
 801b796:	bd38      	pop	{r3, r4, r5, pc}
 801b798:	2000303c 	.word	0x2000303c

0801b79c <_write_r>:
 801b79c:	b538      	push	{r3, r4, r5, lr}
 801b79e:	4d07      	ldr	r5, [pc, #28]	@ (801b7bc <_write_r+0x20>)
 801b7a0:	4604      	mov	r4, r0
 801b7a2:	4608      	mov	r0, r1
 801b7a4:	4611      	mov	r1, r2
 801b7a6:	2200      	movs	r2, #0
 801b7a8:	602a      	str	r2, [r5, #0]
 801b7aa:	461a      	mov	r2, r3
 801b7ac:	f7eb f8fe 	bl	80069ac <_write>
 801b7b0:	1c43      	adds	r3, r0, #1
 801b7b2:	d102      	bne.n	801b7ba <_write_r+0x1e>
 801b7b4:	682b      	ldr	r3, [r5, #0]
 801b7b6:	b103      	cbz	r3, 801b7ba <_write_r+0x1e>
 801b7b8:	6023      	str	r3, [r4, #0]
 801b7ba:	bd38      	pop	{r3, r4, r5, pc}
 801b7bc:	2000303c 	.word	0x2000303c

0801b7c0 <__errno>:
 801b7c0:	4b01      	ldr	r3, [pc, #4]	@ (801b7c8 <__errno+0x8>)
 801b7c2:	6818      	ldr	r0, [r3, #0]
 801b7c4:	4770      	bx	lr
 801b7c6:	bf00      	nop
 801b7c8:	200002bc 	.word	0x200002bc

0801b7cc <__libc_init_array>:
 801b7cc:	b570      	push	{r4, r5, r6, lr}
 801b7ce:	4d0d      	ldr	r5, [pc, #52]	@ (801b804 <__libc_init_array+0x38>)
 801b7d0:	4c0d      	ldr	r4, [pc, #52]	@ (801b808 <__libc_init_array+0x3c>)
 801b7d2:	1b64      	subs	r4, r4, r5
 801b7d4:	10a4      	asrs	r4, r4, #2
 801b7d6:	2600      	movs	r6, #0
 801b7d8:	42a6      	cmp	r6, r4
 801b7da:	d109      	bne.n	801b7f0 <__libc_init_array+0x24>
 801b7dc:	4d0b      	ldr	r5, [pc, #44]	@ (801b80c <__libc_init_array+0x40>)
 801b7de:	4c0c      	ldr	r4, [pc, #48]	@ (801b810 <__libc_init_array+0x44>)
 801b7e0:	f004 faba 	bl	801fd58 <_init>
 801b7e4:	1b64      	subs	r4, r4, r5
 801b7e6:	10a4      	asrs	r4, r4, #2
 801b7e8:	2600      	movs	r6, #0
 801b7ea:	42a6      	cmp	r6, r4
 801b7ec:	d105      	bne.n	801b7fa <__libc_init_array+0x2e>
 801b7ee:	bd70      	pop	{r4, r5, r6, pc}
 801b7f0:	f855 3b04 	ldr.w	r3, [r5], #4
 801b7f4:	4798      	blx	r3
 801b7f6:	3601      	adds	r6, #1
 801b7f8:	e7ee      	b.n	801b7d8 <__libc_init_array+0xc>
 801b7fa:	f855 3b04 	ldr.w	r3, [r5], #4
 801b7fe:	4798      	blx	r3
 801b800:	3601      	adds	r6, #1
 801b802:	e7f2      	b.n	801b7ea <__libc_init_array+0x1e>
 801b804:	08022a30 	.word	0x08022a30
 801b808:	08022a30 	.word	0x08022a30
 801b80c:	08022a30 	.word	0x08022a30
 801b810:	08022a34 	.word	0x08022a34

0801b814 <__retarget_lock_init_recursive>:
 801b814:	4770      	bx	lr

0801b816 <__retarget_lock_acquire_recursive>:
 801b816:	4770      	bx	lr

0801b818 <__retarget_lock_release_recursive>:
 801b818:	4770      	bx	lr

0801b81a <strcpy>:
 801b81a:	4603      	mov	r3, r0
 801b81c:	f811 2b01 	ldrb.w	r2, [r1], #1
 801b820:	f803 2b01 	strb.w	r2, [r3], #1
 801b824:	2a00      	cmp	r2, #0
 801b826:	d1f9      	bne.n	801b81c <strcpy+0x2>
 801b828:	4770      	bx	lr

0801b82a <memcpy>:
 801b82a:	440a      	add	r2, r1
 801b82c:	4291      	cmp	r1, r2
 801b82e:	f100 33ff 	add.w	r3, r0, #4294967295
 801b832:	d100      	bne.n	801b836 <memcpy+0xc>
 801b834:	4770      	bx	lr
 801b836:	b510      	push	{r4, lr}
 801b838:	f811 4b01 	ldrb.w	r4, [r1], #1
 801b83c:	f803 4f01 	strb.w	r4, [r3, #1]!
 801b840:	4291      	cmp	r1, r2
 801b842:	d1f9      	bne.n	801b838 <memcpy+0xe>
 801b844:	bd10      	pop	{r4, pc}
	...

0801b848 <nan>:
 801b848:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 801b850 <nan+0x8>
 801b84c:	4770      	bx	lr
 801b84e:	bf00      	nop
 801b850:	00000000 	.word	0x00000000
 801b854:	7ff80000 	.word	0x7ff80000

0801b858 <nanf>:
 801b858:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801b860 <nanf+0x8>
 801b85c:	4770      	bx	lr
 801b85e:	bf00      	nop
 801b860:	7fc00000 	.word	0x7fc00000

0801b864 <__assert_func>:
 801b864:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801b866:	4614      	mov	r4, r2
 801b868:	461a      	mov	r2, r3
 801b86a:	4b09      	ldr	r3, [pc, #36]	@ (801b890 <__assert_func+0x2c>)
 801b86c:	681b      	ldr	r3, [r3, #0]
 801b86e:	4605      	mov	r5, r0
 801b870:	68d8      	ldr	r0, [r3, #12]
 801b872:	b954      	cbnz	r4, 801b88a <__assert_func+0x26>
 801b874:	4b07      	ldr	r3, [pc, #28]	@ (801b894 <__assert_func+0x30>)
 801b876:	461c      	mov	r4, r3
 801b878:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801b87c:	9100      	str	r1, [sp, #0]
 801b87e:	462b      	mov	r3, r5
 801b880:	4905      	ldr	r1, [pc, #20]	@ (801b898 <__assert_func+0x34>)
 801b882:	f002 f9f3 	bl	801dc6c <fiprintf>
 801b886:	f002 fab1 	bl	801ddec <abort>
 801b88a:	4b04      	ldr	r3, [pc, #16]	@ (801b89c <__assert_func+0x38>)
 801b88c:	e7f4      	b.n	801b878 <__assert_func+0x14>
 801b88e:	bf00      	nop
 801b890:	200002bc 	.word	0x200002bc
 801b894:	080225ee 	.word	0x080225ee
 801b898:	080225c0 	.word	0x080225c0
 801b89c:	080225b3 	.word	0x080225b3

0801b8a0 <quorem>:
 801b8a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b8a4:	6903      	ldr	r3, [r0, #16]
 801b8a6:	690c      	ldr	r4, [r1, #16]
 801b8a8:	42a3      	cmp	r3, r4
 801b8aa:	4607      	mov	r7, r0
 801b8ac:	db7e      	blt.n	801b9ac <quorem+0x10c>
 801b8ae:	3c01      	subs	r4, #1
 801b8b0:	f101 0814 	add.w	r8, r1, #20
 801b8b4:	00a3      	lsls	r3, r4, #2
 801b8b6:	f100 0514 	add.w	r5, r0, #20
 801b8ba:	9300      	str	r3, [sp, #0]
 801b8bc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801b8c0:	9301      	str	r3, [sp, #4]
 801b8c2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801b8c6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801b8ca:	3301      	adds	r3, #1
 801b8cc:	429a      	cmp	r2, r3
 801b8ce:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801b8d2:	fbb2 f6f3 	udiv	r6, r2, r3
 801b8d6:	d32e      	bcc.n	801b936 <quorem+0x96>
 801b8d8:	f04f 0a00 	mov.w	sl, #0
 801b8dc:	46c4      	mov	ip, r8
 801b8de:	46ae      	mov	lr, r5
 801b8e0:	46d3      	mov	fp, sl
 801b8e2:	f85c 3b04 	ldr.w	r3, [ip], #4
 801b8e6:	b298      	uxth	r0, r3
 801b8e8:	fb06 a000 	mla	r0, r6, r0, sl
 801b8ec:	0c02      	lsrs	r2, r0, #16
 801b8ee:	0c1b      	lsrs	r3, r3, #16
 801b8f0:	fb06 2303 	mla	r3, r6, r3, r2
 801b8f4:	f8de 2000 	ldr.w	r2, [lr]
 801b8f8:	b280      	uxth	r0, r0
 801b8fa:	b292      	uxth	r2, r2
 801b8fc:	1a12      	subs	r2, r2, r0
 801b8fe:	445a      	add	r2, fp
 801b900:	f8de 0000 	ldr.w	r0, [lr]
 801b904:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801b908:	b29b      	uxth	r3, r3
 801b90a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801b90e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801b912:	b292      	uxth	r2, r2
 801b914:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801b918:	45e1      	cmp	r9, ip
 801b91a:	f84e 2b04 	str.w	r2, [lr], #4
 801b91e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801b922:	d2de      	bcs.n	801b8e2 <quorem+0x42>
 801b924:	9b00      	ldr	r3, [sp, #0]
 801b926:	58eb      	ldr	r3, [r5, r3]
 801b928:	b92b      	cbnz	r3, 801b936 <quorem+0x96>
 801b92a:	9b01      	ldr	r3, [sp, #4]
 801b92c:	3b04      	subs	r3, #4
 801b92e:	429d      	cmp	r5, r3
 801b930:	461a      	mov	r2, r3
 801b932:	d32f      	bcc.n	801b994 <quorem+0xf4>
 801b934:	613c      	str	r4, [r7, #16]
 801b936:	4638      	mov	r0, r7
 801b938:	f001 fc58 	bl	801d1ec <__mcmp>
 801b93c:	2800      	cmp	r0, #0
 801b93e:	db25      	blt.n	801b98c <quorem+0xec>
 801b940:	4629      	mov	r1, r5
 801b942:	2000      	movs	r0, #0
 801b944:	f858 2b04 	ldr.w	r2, [r8], #4
 801b948:	f8d1 c000 	ldr.w	ip, [r1]
 801b94c:	fa1f fe82 	uxth.w	lr, r2
 801b950:	fa1f f38c 	uxth.w	r3, ip
 801b954:	eba3 030e 	sub.w	r3, r3, lr
 801b958:	4403      	add	r3, r0
 801b95a:	0c12      	lsrs	r2, r2, #16
 801b95c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801b960:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801b964:	b29b      	uxth	r3, r3
 801b966:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801b96a:	45c1      	cmp	r9, r8
 801b96c:	f841 3b04 	str.w	r3, [r1], #4
 801b970:	ea4f 4022 	mov.w	r0, r2, asr #16
 801b974:	d2e6      	bcs.n	801b944 <quorem+0xa4>
 801b976:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801b97a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801b97e:	b922      	cbnz	r2, 801b98a <quorem+0xea>
 801b980:	3b04      	subs	r3, #4
 801b982:	429d      	cmp	r5, r3
 801b984:	461a      	mov	r2, r3
 801b986:	d30b      	bcc.n	801b9a0 <quorem+0x100>
 801b988:	613c      	str	r4, [r7, #16]
 801b98a:	3601      	adds	r6, #1
 801b98c:	4630      	mov	r0, r6
 801b98e:	b003      	add	sp, #12
 801b990:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b994:	6812      	ldr	r2, [r2, #0]
 801b996:	3b04      	subs	r3, #4
 801b998:	2a00      	cmp	r2, #0
 801b99a:	d1cb      	bne.n	801b934 <quorem+0x94>
 801b99c:	3c01      	subs	r4, #1
 801b99e:	e7c6      	b.n	801b92e <quorem+0x8e>
 801b9a0:	6812      	ldr	r2, [r2, #0]
 801b9a2:	3b04      	subs	r3, #4
 801b9a4:	2a00      	cmp	r2, #0
 801b9a6:	d1ef      	bne.n	801b988 <quorem+0xe8>
 801b9a8:	3c01      	subs	r4, #1
 801b9aa:	e7ea      	b.n	801b982 <quorem+0xe2>
 801b9ac:	2000      	movs	r0, #0
 801b9ae:	e7ee      	b.n	801b98e <quorem+0xee>

0801b9b0 <_dtoa_r>:
 801b9b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b9b4:	69c7      	ldr	r7, [r0, #28]
 801b9b6:	b099      	sub	sp, #100	@ 0x64
 801b9b8:	ed8d 0b02 	vstr	d0, [sp, #8]
 801b9bc:	ec55 4b10 	vmov	r4, r5, d0
 801b9c0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 801b9c2:	9109      	str	r1, [sp, #36]	@ 0x24
 801b9c4:	4683      	mov	fp, r0
 801b9c6:	920e      	str	r2, [sp, #56]	@ 0x38
 801b9c8:	9313      	str	r3, [sp, #76]	@ 0x4c
 801b9ca:	b97f      	cbnz	r7, 801b9ec <_dtoa_r+0x3c>
 801b9cc:	2010      	movs	r0, #16
 801b9ce:	f7fd fe9b 	bl	8019708 <malloc>
 801b9d2:	4602      	mov	r2, r0
 801b9d4:	f8cb 001c 	str.w	r0, [fp, #28]
 801b9d8:	b920      	cbnz	r0, 801b9e4 <_dtoa_r+0x34>
 801b9da:	4ba7      	ldr	r3, [pc, #668]	@ (801bc78 <_dtoa_r+0x2c8>)
 801b9dc:	21ef      	movs	r1, #239	@ 0xef
 801b9de:	48a7      	ldr	r0, [pc, #668]	@ (801bc7c <_dtoa_r+0x2cc>)
 801b9e0:	f7ff ff40 	bl	801b864 <__assert_func>
 801b9e4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801b9e8:	6007      	str	r7, [r0, #0]
 801b9ea:	60c7      	str	r7, [r0, #12]
 801b9ec:	f8db 301c 	ldr.w	r3, [fp, #28]
 801b9f0:	6819      	ldr	r1, [r3, #0]
 801b9f2:	b159      	cbz	r1, 801ba0c <_dtoa_r+0x5c>
 801b9f4:	685a      	ldr	r2, [r3, #4]
 801b9f6:	604a      	str	r2, [r1, #4]
 801b9f8:	2301      	movs	r3, #1
 801b9fa:	4093      	lsls	r3, r2
 801b9fc:	608b      	str	r3, [r1, #8]
 801b9fe:	4658      	mov	r0, fp
 801ba00:	f001 f970 	bl	801cce4 <_Bfree>
 801ba04:	f8db 301c 	ldr.w	r3, [fp, #28]
 801ba08:	2200      	movs	r2, #0
 801ba0a:	601a      	str	r2, [r3, #0]
 801ba0c:	1e2b      	subs	r3, r5, #0
 801ba0e:	bfb9      	ittee	lt
 801ba10:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801ba14:	9303      	strlt	r3, [sp, #12]
 801ba16:	2300      	movge	r3, #0
 801ba18:	6033      	strge	r3, [r6, #0]
 801ba1a:	9f03      	ldr	r7, [sp, #12]
 801ba1c:	4b98      	ldr	r3, [pc, #608]	@ (801bc80 <_dtoa_r+0x2d0>)
 801ba1e:	bfbc      	itt	lt
 801ba20:	2201      	movlt	r2, #1
 801ba22:	6032      	strlt	r2, [r6, #0]
 801ba24:	43bb      	bics	r3, r7
 801ba26:	d112      	bne.n	801ba4e <_dtoa_r+0x9e>
 801ba28:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801ba2a:	f242 730f 	movw	r3, #9999	@ 0x270f
 801ba2e:	6013      	str	r3, [r2, #0]
 801ba30:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801ba34:	4323      	orrs	r3, r4
 801ba36:	f000 854d 	beq.w	801c4d4 <_dtoa_r+0xb24>
 801ba3a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801ba3c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 801bc94 <_dtoa_r+0x2e4>
 801ba40:	2b00      	cmp	r3, #0
 801ba42:	f000 854f 	beq.w	801c4e4 <_dtoa_r+0xb34>
 801ba46:	f10a 0303 	add.w	r3, sl, #3
 801ba4a:	f000 bd49 	b.w	801c4e0 <_dtoa_r+0xb30>
 801ba4e:	ed9d 7b02 	vldr	d7, [sp, #8]
 801ba52:	2200      	movs	r2, #0
 801ba54:	ec51 0b17 	vmov	r0, r1, d7
 801ba58:	2300      	movs	r3, #0
 801ba5a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 801ba5e:	f7e5 f80b 	bl	8000a78 <__aeabi_dcmpeq>
 801ba62:	4680      	mov	r8, r0
 801ba64:	b158      	cbz	r0, 801ba7e <_dtoa_r+0xce>
 801ba66:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801ba68:	2301      	movs	r3, #1
 801ba6a:	6013      	str	r3, [r2, #0]
 801ba6c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801ba6e:	b113      	cbz	r3, 801ba76 <_dtoa_r+0xc6>
 801ba70:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801ba72:	4b84      	ldr	r3, [pc, #528]	@ (801bc84 <_dtoa_r+0x2d4>)
 801ba74:	6013      	str	r3, [r2, #0]
 801ba76:	f8df a220 	ldr.w	sl, [pc, #544]	@ 801bc98 <_dtoa_r+0x2e8>
 801ba7a:	f000 bd33 	b.w	801c4e4 <_dtoa_r+0xb34>
 801ba7e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801ba82:	aa16      	add	r2, sp, #88	@ 0x58
 801ba84:	a917      	add	r1, sp, #92	@ 0x5c
 801ba86:	4658      	mov	r0, fp
 801ba88:	f001 fcd0 	bl	801d42c <__d2b>
 801ba8c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 801ba90:	4681      	mov	r9, r0
 801ba92:	2e00      	cmp	r6, #0
 801ba94:	d077      	beq.n	801bb86 <_dtoa_r+0x1d6>
 801ba96:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801ba98:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 801ba9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801baa0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801baa4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 801baa8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801baac:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 801bab0:	4619      	mov	r1, r3
 801bab2:	2200      	movs	r2, #0
 801bab4:	4b74      	ldr	r3, [pc, #464]	@ (801bc88 <_dtoa_r+0x2d8>)
 801bab6:	f7e4 fbbf 	bl	8000238 <__aeabi_dsub>
 801baba:	a369      	add	r3, pc, #420	@ (adr r3, 801bc60 <_dtoa_r+0x2b0>)
 801babc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bac0:	f7e4 fd72 	bl	80005a8 <__aeabi_dmul>
 801bac4:	a368      	add	r3, pc, #416	@ (adr r3, 801bc68 <_dtoa_r+0x2b8>)
 801bac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801baca:	f7e4 fbb7 	bl	800023c <__adddf3>
 801bace:	4604      	mov	r4, r0
 801bad0:	4630      	mov	r0, r6
 801bad2:	460d      	mov	r5, r1
 801bad4:	f7e4 fcfe 	bl	80004d4 <__aeabi_i2d>
 801bad8:	a365      	add	r3, pc, #404	@ (adr r3, 801bc70 <_dtoa_r+0x2c0>)
 801bada:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bade:	f7e4 fd63 	bl	80005a8 <__aeabi_dmul>
 801bae2:	4602      	mov	r2, r0
 801bae4:	460b      	mov	r3, r1
 801bae6:	4620      	mov	r0, r4
 801bae8:	4629      	mov	r1, r5
 801baea:	f7e4 fba7 	bl	800023c <__adddf3>
 801baee:	4604      	mov	r4, r0
 801baf0:	460d      	mov	r5, r1
 801baf2:	f7e5 f809 	bl	8000b08 <__aeabi_d2iz>
 801baf6:	2200      	movs	r2, #0
 801baf8:	4607      	mov	r7, r0
 801bafa:	2300      	movs	r3, #0
 801bafc:	4620      	mov	r0, r4
 801bafe:	4629      	mov	r1, r5
 801bb00:	f7e4 ffc4 	bl	8000a8c <__aeabi_dcmplt>
 801bb04:	b140      	cbz	r0, 801bb18 <_dtoa_r+0x168>
 801bb06:	4638      	mov	r0, r7
 801bb08:	f7e4 fce4 	bl	80004d4 <__aeabi_i2d>
 801bb0c:	4622      	mov	r2, r4
 801bb0e:	462b      	mov	r3, r5
 801bb10:	f7e4 ffb2 	bl	8000a78 <__aeabi_dcmpeq>
 801bb14:	b900      	cbnz	r0, 801bb18 <_dtoa_r+0x168>
 801bb16:	3f01      	subs	r7, #1
 801bb18:	2f16      	cmp	r7, #22
 801bb1a:	d851      	bhi.n	801bbc0 <_dtoa_r+0x210>
 801bb1c:	4b5b      	ldr	r3, [pc, #364]	@ (801bc8c <_dtoa_r+0x2dc>)
 801bb1e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801bb22:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bb26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801bb2a:	f7e4 ffaf 	bl	8000a8c <__aeabi_dcmplt>
 801bb2e:	2800      	cmp	r0, #0
 801bb30:	d048      	beq.n	801bbc4 <_dtoa_r+0x214>
 801bb32:	3f01      	subs	r7, #1
 801bb34:	2300      	movs	r3, #0
 801bb36:	9312      	str	r3, [sp, #72]	@ 0x48
 801bb38:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801bb3a:	1b9b      	subs	r3, r3, r6
 801bb3c:	1e5a      	subs	r2, r3, #1
 801bb3e:	bf44      	itt	mi
 801bb40:	f1c3 0801 	rsbmi	r8, r3, #1
 801bb44:	2300      	movmi	r3, #0
 801bb46:	9208      	str	r2, [sp, #32]
 801bb48:	bf54      	ite	pl
 801bb4a:	f04f 0800 	movpl.w	r8, #0
 801bb4e:	9308      	strmi	r3, [sp, #32]
 801bb50:	2f00      	cmp	r7, #0
 801bb52:	db39      	blt.n	801bbc8 <_dtoa_r+0x218>
 801bb54:	9b08      	ldr	r3, [sp, #32]
 801bb56:	970f      	str	r7, [sp, #60]	@ 0x3c
 801bb58:	443b      	add	r3, r7
 801bb5a:	9308      	str	r3, [sp, #32]
 801bb5c:	2300      	movs	r3, #0
 801bb5e:	930a      	str	r3, [sp, #40]	@ 0x28
 801bb60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801bb62:	2b09      	cmp	r3, #9
 801bb64:	d864      	bhi.n	801bc30 <_dtoa_r+0x280>
 801bb66:	2b05      	cmp	r3, #5
 801bb68:	bfc4      	itt	gt
 801bb6a:	3b04      	subgt	r3, #4
 801bb6c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 801bb6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801bb70:	f1a3 0302 	sub.w	r3, r3, #2
 801bb74:	bfcc      	ite	gt
 801bb76:	2400      	movgt	r4, #0
 801bb78:	2401      	movle	r4, #1
 801bb7a:	2b03      	cmp	r3, #3
 801bb7c:	d863      	bhi.n	801bc46 <_dtoa_r+0x296>
 801bb7e:	e8df f003 	tbb	[pc, r3]
 801bb82:	372a      	.short	0x372a
 801bb84:	5535      	.short	0x5535
 801bb86:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 801bb8a:	441e      	add	r6, r3
 801bb8c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801bb90:	2b20      	cmp	r3, #32
 801bb92:	bfc1      	itttt	gt
 801bb94:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801bb98:	409f      	lslgt	r7, r3
 801bb9a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 801bb9e:	fa24 f303 	lsrgt.w	r3, r4, r3
 801bba2:	bfd6      	itet	le
 801bba4:	f1c3 0320 	rsble	r3, r3, #32
 801bba8:	ea47 0003 	orrgt.w	r0, r7, r3
 801bbac:	fa04 f003 	lslle.w	r0, r4, r3
 801bbb0:	f7e4 fc80 	bl	80004b4 <__aeabi_ui2d>
 801bbb4:	2201      	movs	r2, #1
 801bbb6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801bbba:	3e01      	subs	r6, #1
 801bbbc:	9214      	str	r2, [sp, #80]	@ 0x50
 801bbbe:	e777      	b.n	801bab0 <_dtoa_r+0x100>
 801bbc0:	2301      	movs	r3, #1
 801bbc2:	e7b8      	b.n	801bb36 <_dtoa_r+0x186>
 801bbc4:	9012      	str	r0, [sp, #72]	@ 0x48
 801bbc6:	e7b7      	b.n	801bb38 <_dtoa_r+0x188>
 801bbc8:	427b      	negs	r3, r7
 801bbca:	930a      	str	r3, [sp, #40]	@ 0x28
 801bbcc:	2300      	movs	r3, #0
 801bbce:	eba8 0807 	sub.w	r8, r8, r7
 801bbd2:	930f      	str	r3, [sp, #60]	@ 0x3c
 801bbd4:	e7c4      	b.n	801bb60 <_dtoa_r+0x1b0>
 801bbd6:	2300      	movs	r3, #0
 801bbd8:	930b      	str	r3, [sp, #44]	@ 0x2c
 801bbda:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801bbdc:	2b00      	cmp	r3, #0
 801bbde:	dc35      	bgt.n	801bc4c <_dtoa_r+0x29c>
 801bbe0:	2301      	movs	r3, #1
 801bbe2:	9300      	str	r3, [sp, #0]
 801bbe4:	9307      	str	r3, [sp, #28]
 801bbe6:	461a      	mov	r2, r3
 801bbe8:	920e      	str	r2, [sp, #56]	@ 0x38
 801bbea:	e00b      	b.n	801bc04 <_dtoa_r+0x254>
 801bbec:	2301      	movs	r3, #1
 801bbee:	e7f3      	b.n	801bbd8 <_dtoa_r+0x228>
 801bbf0:	2300      	movs	r3, #0
 801bbf2:	930b      	str	r3, [sp, #44]	@ 0x2c
 801bbf4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801bbf6:	18fb      	adds	r3, r7, r3
 801bbf8:	9300      	str	r3, [sp, #0]
 801bbfa:	3301      	adds	r3, #1
 801bbfc:	2b01      	cmp	r3, #1
 801bbfe:	9307      	str	r3, [sp, #28]
 801bc00:	bfb8      	it	lt
 801bc02:	2301      	movlt	r3, #1
 801bc04:	f8db 001c 	ldr.w	r0, [fp, #28]
 801bc08:	2100      	movs	r1, #0
 801bc0a:	2204      	movs	r2, #4
 801bc0c:	f102 0514 	add.w	r5, r2, #20
 801bc10:	429d      	cmp	r5, r3
 801bc12:	d91f      	bls.n	801bc54 <_dtoa_r+0x2a4>
 801bc14:	6041      	str	r1, [r0, #4]
 801bc16:	4658      	mov	r0, fp
 801bc18:	f001 f824 	bl	801cc64 <_Balloc>
 801bc1c:	4682      	mov	sl, r0
 801bc1e:	2800      	cmp	r0, #0
 801bc20:	d13c      	bne.n	801bc9c <_dtoa_r+0x2ec>
 801bc22:	4b1b      	ldr	r3, [pc, #108]	@ (801bc90 <_dtoa_r+0x2e0>)
 801bc24:	4602      	mov	r2, r0
 801bc26:	f240 11af 	movw	r1, #431	@ 0x1af
 801bc2a:	e6d8      	b.n	801b9de <_dtoa_r+0x2e>
 801bc2c:	2301      	movs	r3, #1
 801bc2e:	e7e0      	b.n	801bbf2 <_dtoa_r+0x242>
 801bc30:	2401      	movs	r4, #1
 801bc32:	2300      	movs	r3, #0
 801bc34:	9309      	str	r3, [sp, #36]	@ 0x24
 801bc36:	940b      	str	r4, [sp, #44]	@ 0x2c
 801bc38:	f04f 33ff 	mov.w	r3, #4294967295
 801bc3c:	9300      	str	r3, [sp, #0]
 801bc3e:	9307      	str	r3, [sp, #28]
 801bc40:	2200      	movs	r2, #0
 801bc42:	2312      	movs	r3, #18
 801bc44:	e7d0      	b.n	801bbe8 <_dtoa_r+0x238>
 801bc46:	2301      	movs	r3, #1
 801bc48:	930b      	str	r3, [sp, #44]	@ 0x2c
 801bc4a:	e7f5      	b.n	801bc38 <_dtoa_r+0x288>
 801bc4c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801bc4e:	9300      	str	r3, [sp, #0]
 801bc50:	9307      	str	r3, [sp, #28]
 801bc52:	e7d7      	b.n	801bc04 <_dtoa_r+0x254>
 801bc54:	3101      	adds	r1, #1
 801bc56:	0052      	lsls	r2, r2, #1
 801bc58:	e7d8      	b.n	801bc0c <_dtoa_r+0x25c>
 801bc5a:	bf00      	nop
 801bc5c:	f3af 8000 	nop.w
 801bc60:	636f4361 	.word	0x636f4361
 801bc64:	3fd287a7 	.word	0x3fd287a7
 801bc68:	8b60c8b3 	.word	0x8b60c8b3
 801bc6c:	3fc68a28 	.word	0x3fc68a28
 801bc70:	509f79fb 	.word	0x509f79fb
 801bc74:	3fd34413 	.word	0x3fd34413
 801bc78:	0802253a 	.word	0x0802253a
 801bc7c:	080225fc 	.word	0x080225fc
 801bc80:	7ff00000 	.word	0x7ff00000
 801bc84:	08022512 	.word	0x08022512
 801bc88:	3ff80000 	.word	0x3ff80000
 801bc8c:	08022758 	.word	0x08022758
 801bc90:	08022654 	.word	0x08022654
 801bc94:	080225f8 	.word	0x080225f8
 801bc98:	08022511 	.word	0x08022511
 801bc9c:	f8db 301c 	ldr.w	r3, [fp, #28]
 801bca0:	6018      	str	r0, [r3, #0]
 801bca2:	9b07      	ldr	r3, [sp, #28]
 801bca4:	2b0e      	cmp	r3, #14
 801bca6:	f200 80a4 	bhi.w	801bdf2 <_dtoa_r+0x442>
 801bcaa:	2c00      	cmp	r4, #0
 801bcac:	f000 80a1 	beq.w	801bdf2 <_dtoa_r+0x442>
 801bcb0:	2f00      	cmp	r7, #0
 801bcb2:	dd33      	ble.n	801bd1c <_dtoa_r+0x36c>
 801bcb4:	4bad      	ldr	r3, [pc, #692]	@ (801bf6c <_dtoa_r+0x5bc>)
 801bcb6:	f007 020f 	and.w	r2, r7, #15
 801bcba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801bcbe:	ed93 7b00 	vldr	d7, [r3]
 801bcc2:	05f8      	lsls	r0, r7, #23
 801bcc4:	ed8d 7b04 	vstr	d7, [sp, #16]
 801bcc8:	ea4f 1427 	mov.w	r4, r7, asr #4
 801bccc:	d516      	bpl.n	801bcfc <_dtoa_r+0x34c>
 801bcce:	4ba8      	ldr	r3, [pc, #672]	@ (801bf70 <_dtoa_r+0x5c0>)
 801bcd0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801bcd4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801bcd8:	f7e4 fd90 	bl	80007fc <__aeabi_ddiv>
 801bcdc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801bce0:	f004 040f 	and.w	r4, r4, #15
 801bce4:	2603      	movs	r6, #3
 801bce6:	4da2      	ldr	r5, [pc, #648]	@ (801bf70 <_dtoa_r+0x5c0>)
 801bce8:	b954      	cbnz	r4, 801bd00 <_dtoa_r+0x350>
 801bcea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801bcee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801bcf2:	f7e4 fd83 	bl	80007fc <__aeabi_ddiv>
 801bcf6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801bcfa:	e028      	b.n	801bd4e <_dtoa_r+0x39e>
 801bcfc:	2602      	movs	r6, #2
 801bcfe:	e7f2      	b.n	801bce6 <_dtoa_r+0x336>
 801bd00:	07e1      	lsls	r1, r4, #31
 801bd02:	d508      	bpl.n	801bd16 <_dtoa_r+0x366>
 801bd04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801bd08:	e9d5 2300 	ldrd	r2, r3, [r5]
 801bd0c:	f7e4 fc4c 	bl	80005a8 <__aeabi_dmul>
 801bd10:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801bd14:	3601      	adds	r6, #1
 801bd16:	1064      	asrs	r4, r4, #1
 801bd18:	3508      	adds	r5, #8
 801bd1a:	e7e5      	b.n	801bce8 <_dtoa_r+0x338>
 801bd1c:	f000 80d2 	beq.w	801bec4 <_dtoa_r+0x514>
 801bd20:	427c      	negs	r4, r7
 801bd22:	4b92      	ldr	r3, [pc, #584]	@ (801bf6c <_dtoa_r+0x5bc>)
 801bd24:	4d92      	ldr	r5, [pc, #584]	@ (801bf70 <_dtoa_r+0x5c0>)
 801bd26:	f004 020f 	and.w	r2, r4, #15
 801bd2a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801bd2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bd32:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801bd36:	f7e4 fc37 	bl	80005a8 <__aeabi_dmul>
 801bd3a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801bd3e:	1124      	asrs	r4, r4, #4
 801bd40:	2300      	movs	r3, #0
 801bd42:	2602      	movs	r6, #2
 801bd44:	2c00      	cmp	r4, #0
 801bd46:	f040 80b2 	bne.w	801beae <_dtoa_r+0x4fe>
 801bd4a:	2b00      	cmp	r3, #0
 801bd4c:	d1d3      	bne.n	801bcf6 <_dtoa_r+0x346>
 801bd4e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801bd50:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 801bd54:	2b00      	cmp	r3, #0
 801bd56:	f000 80b7 	beq.w	801bec8 <_dtoa_r+0x518>
 801bd5a:	4b86      	ldr	r3, [pc, #536]	@ (801bf74 <_dtoa_r+0x5c4>)
 801bd5c:	2200      	movs	r2, #0
 801bd5e:	4620      	mov	r0, r4
 801bd60:	4629      	mov	r1, r5
 801bd62:	f7e4 fe93 	bl	8000a8c <__aeabi_dcmplt>
 801bd66:	2800      	cmp	r0, #0
 801bd68:	f000 80ae 	beq.w	801bec8 <_dtoa_r+0x518>
 801bd6c:	9b07      	ldr	r3, [sp, #28]
 801bd6e:	2b00      	cmp	r3, #0
 801bd70:	f000 80aa 	beq.w	801bec8 <_dtoa_r+0x518>
 801bd74:	9b00      	ldr	r3, [sp, #0]
 801bd76:	2b00      	cmp	r3, #0
 801bd78:	dd37      	ble.n	801bdea <_dtoa_r+0x43a>
 801bd7a:	1e7b      	subs	r3, r7, #1
 801bd7c:	9304      	str	r3, [sp, #16]
 801bd7e:	4620      	mov	r0, r4
 801bd80:	4b7d      	ldr	r3, [pc, #500]	@ (801bf78 <_dtoa_r+0x5c8>)
 801bd82:	2200      	movs	r2, #0
 801bd84:	4629      	mov	r1, r5
 801bd86:	f7e4 fc0f 	bl	80005a8 <__aeabi_dmul>
 801bd8a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801bd8e:	9c00      	ldr	r4, [sp, #0]
 801bd90:	3601      	adds	r6, #1
 801bd92:	4630      	mov	r0, r6
 801bd94:	f7e4 fb9e 	bl	80004d4 <__aeabi_i2d>
 801bd98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801bd9c:	f7e4 fc04 	bl	80005a8 <__aeabi_dmul>
 801bda0:	4b76      	ldr	r3, [pc, #472]	@ (801bf7c <_dtoa_r+0x5cc>)
 801bda2:	2200      	movs	r2, #0
 801bda4:	f7e4 fa4a 	bl	800023c <__adddf3>
 801bda8:	4605      	mov	r5, r0
 801bdaa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801bdae:	2c00      	cmp	r4, #0
 801bdb0:	f040 808d 	bne.w	801bece <_dtoa_r+0x51e>
 801bdb4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801bdb8:	4b71      	ldr	r3, [pc, #452]	@ (801bf80 <_dtoa_r+0x5d0>)
 801bdba:	2200      	movs	r2, #0
 801bdbc:	f7e4 fa3c 	bl	8000238 <__aeabi_dsub>
 801bdc0:	4602      	mov	r2, r0
 801bdc2:	460b      	mov	r3, r1
 801bdc4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801bdc8:	462a      	mov	r2, r5
 801bdca:	4633      	mov	r3, r6
 801bdcc:	f7e4 fe7c 	bl	8000ac8 <__aeabi_dcmpgt>
 801bdd0:	2800      	cmp	r0, #0
 801bdd2:	f040 828b 	bne.w	801c2ec <_dtoa_r+0x93c>
 801bdd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801bdda:	462a      	mov	r2, r5
 801bddc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801bde0:	f7e4 fe54 	bl	8000a8c <__aeabi_dcmplt>
 801bde4:	2800      	cmp	r0, #0
 801bde6:	f040 8128 	bne.w	801c03a <_dtoa_r+0x68a>
 801bdea:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 801bdee:	e9cd 3402 	strd	r3, r4, [sp, #8]
 801bdf2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801bdf4:	2b00      	cmp	r3, #0
 801bdf6:	f2c0 815a 	blt.w	801c0ae <_dtoa_r+0x6fe>
 801bdfa:	2f0e      	cmp	r7, #14
 801bdfc:	f300 8157 	bgt.w	801c0ae <_dtoa_r+0x6fe>
 801be00:	4b5a      	ldr	r3, [pc, #360]	@ (801bf6c <_dtoa_r+0x5bc>)
 801be02:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801be06:	ed93 7b00 	vldr	d7, [r3]
 801be0a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801be0c:	2b00      	cmp	r3, #0
 801be0e:	ed8d 7b00 	vstr	d7, [sp]
 801be12:	da03      	bge.n	801be1c <_dtoa_r+0x46c>
 801be14:	9b07      	ldr	r3, [sp, #28]
 801be16:	2b00      	cmp	r3, #0
 801be18:	f340 8101 	ble.w	801c01e <_dtoa_r+0x66e>
 801be1c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 801be20:	4656      	mov	r6, sl
 801be22:	e9dd 2300 	ldrd	r2, r3, [sp]
 801be26:	4620      	mov	r0, r4
 801be28:	4629      	mov	r1, r5
 801be2a:	f7e4 fce7 	bl	80007fc <__aeabi_ddiv>
 801be2e:	f7e4 fe6b 	bl	8000b08 <__aeabi_d2iz>
 801be32:	4680      	mov	r8, r0
 801be34:	f7e4 fb4e 	bl	80004d4 <__aeabi_i2d>
 801be38:	e9dd 2300 	ldrd	r2, r3, [sp]
 801be3c:	f7e4 fbb4 	bl	80005a8 <__aeabi_dmul>
 801be40:	4602      	mov	r2, r0
 801be42:	460b      	mov	r3, r1
 801be44:	4620      	mov	r0, r4
 801be46:	4629      	mov	r1, r5
 801be48:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801be4c:	f7e4 f9f4 	bl	8000238 <__aeabi_dsub>
 801be50:	f806 4b01 	strb.w	r4, [r6], #1
 801be54:	9d07      	ldr	r5, [sp, #28]
 801be56:	eba6 040a 	sub.w	r4, r6, sl
 801be5a:	42a5      	cmp	r5, r4
 801be5c:	4602      	mov	r2, r0
 801be5e:	460b      	mov	r3, r1
 801be60:	f040 8117 	bne.w	801c092 <_dtoa_r+0x6e2>
 801be64:	f7e4 f9ea 	bl	800023c <__adddf3>
 801be68:	e9dd 2300 	ldrd	r2, r3, [sp]
 801be6c:	4604      	mov	r4, r0
 801be6e:	460d      	mov	r5, r1
 801be70:	f7e4 fe2a 	bl	8000ac8 <__aeabi_dcmpgt>
 801be74:	2800      	cmp	r0, #0
 801be76:	f040 80f9 	bne.w	801c06c <_dtoa_r+0x6bc>
 801be7a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801be7e:	4620      	mov	r0, r4
 801be80:	4629      	mov	r1, r5
 801be82:	f7e4 fdf9 	bl	8000a78 <__aeabi_dcmpeq>
 801be86:	b118      	cbz	r0, 801be90 <_dtoa_r+0x4e0>
 801be88:	f018 0f01 	tst.w	r8, #1
 801be8c:	f040 80ee 	bne.w	801c06c <_dtoa_r+0x6bc>
 801be90:	4649      	mov	r1, r9
 801be92:	4658      	mov	r0, fp
 801be94:	f000 ff26 	bl	801cce4 <_Bfree>
 801be98:	2300      	movs	r3, #0
 801be9a:	7033      	strb	r3, [r6, #0]
 801be9c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801be9e:	3701      	adds	r7, #1
 801bea0:	601f      	str	r7, [r3, #0]
 801bea2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801bea4:	2b00      	cmp	r3, #0
 801bea6:	f000 831d 	beq.w	801c4e4 <_dtoa_r+0xb34>
 801beaa:	601e      	str	r6, [r3, #0]
 801beac:	e31a      	b.n	801c4e4 <_dtoa_r+0xb34>
 801beae:	07e2      	lsls	r2, r4, #31
 801beb0:	d505      	bpl.n	801bebe <_dtoa_r+0x50e>
 801beb2:	e9d5 2300 	ldrd	r2, r3, [r5]
 801beb6:	f7e4 fb77 	bl	80005a8 <__aeabi_dmul>
 801beba:	3601      	adds	r6, #1
 801bebc:	2301      	movs	r3, #1
 801bebe:	1064      	asrs	r4, r4, #1
 801bec0:	3508      	adds	r5, #8
 801bec2:	e73f      	b.n	801bd44 <_dtoa_r+0x394>
 801bec4:	2602      	movs	r6, #2
 801bec6:	e742      	b.n	801bd4e <_dtoa_r+0x39e>
 801bec8:	9c07      	ldr	r4, [sp, #28]
 801beca:	9704      	str	r7, [sp, #16]
 801becc:	e761      	b.n	801bd92 <_dtoa_r+0x3e2>
 801bece:	4b27      	ldr	r3, [pc, #156]	@ (801bf6c <_dtoa_r+0x5bc>)
 801bed0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801bed2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801bed6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801beda:	4454      	add	r4, sl
 801bedc:	2900      	cmp	r1, #0
 801bede:	d053      	beq.n	801bf88 <_dtoa_r+0x5d8>
 801bee0:	4928      	ldr	r1, [pc, #160]	@ (801bf84 <_dtoa_r+0x5d4>)
 801bee2:	2000      	movs	r0, #0
 801bee4:	f7e4 fc8a 	bl	80007fc <__aeabi_ddiv>
 801bee8:	4633      	mov	r3, r6
 801beea:	462a      	mov	r2, r5
 801beec:	f7e4 f9a4 	bl	8000238 <__aeabi_dsub>
 801bef0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801bef4:	4656      	mov	r6, sl
 801bef6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801befa:	f7e4 fe05 	bl	8000b08 <__aeabi_d2iz>
 801befe:	4605      	mov	r5, r0
 801bf00:	f7e4 fae8 	bl	80004d4 <__aeabi_i2d>
 801bf04:	4602      	mov	r2, r0
 801bf06:	460b      	mov	r3, r1
 801bf08:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801bf0c:	f7e4 f994 	bl	8000238 <__aeabi_dsub>
 801bf10:	3530      	adds	r5, #48	@ 0x30
 801bf12:	4602      	mov	r2, r0
 801bf14:	460b      	mov	r3, r1
 801bf16:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801bf1a:	f806 5b01 	strb.w	r5, [r6], #1
 801bf1e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801bf22:	f7e4 fdb3 	bl	8000a8c <__aeabi_dcmplt>
 801bf26:	2800      	cmp	r0, #0
 801bf28:	d171      	bne.n	801c00e <_dtoa_r+0x65e>
 801bf2a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801bf2e:	4911      	ldr	r1, [pc, #68]	@ (801bf74 <_dtoa_r+0x5c4>)
 801bf30:	2000      	movs	r0, #0
 801bf32:	f7e4 f981 	bl	8000238 <__aeabi_dsub>
 801bf36:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801bf3a:	f7e4 fda7 	bl	8000a8c <__aeabi_dcmplt>
 801bf3e:	2800      	cmp	r0, #0
 801bf40:	f040 8095 	bne.w	801c06e <_dtoa_r+0x6be>
 801bf44:	42a6      	cmp	r6, r4
 801bf46:	f43f af50 	beq.w	801bdea <_dtoa_r+0x43a>
 801bf4a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801bf4e:	4b0a      	ldr	r3, [pc, #40]	@ (801bf78 <_dtoa_r+0x5c8>)
 801bf50:	2200      	movs	r2, #0
 801bf52:	f7e4 fb29 	bl	80005a8 <__aeabi_dmul>
 801bf56:	4b08      	ldr	r3, [pc, #32]	@ (801bf78 <_dtoa_r+0x5c8>)
 801bf58:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801bf5c:	2200      	movs	r2, #0
 801bf5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801bf62:	f7e4 fb21 	bl	80005a8 <__aeabi_dmul>
 801bf66:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801bf6a:	e7c4      	b.n	801bef6 <_dtoa_r+0x546>
 801bf6c:	08022758 	.word	0x08022758
 801bf70:	08022730 	.word	0x08022730
 801bf74:	3ff00000 	.word	0x3ff00000
 801bf78:	40240000 	.word	0x40240000
 801bf7c:	401c0000 	.word	0x401c0000
 801bf80:	40140000 	.word	0x40140000
 801bf84:	3fe00000 	.word	0x3fe00000
 801bf88:	4631      	mov	r1, r6
 801bf8a:	4628      	mov	r0, r5
 801bf8c:	f7e4 fb0c 	bl	80005a8 <__aeabi_dmul>
 801bf90:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801bf94:	9415      	str	r4, [sp, #84]	@ 0x54
 801bf96:	4656      	mov	r6, sl
 801bf98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801bf9c:	f7e4 fdb4 	bl	8000b08 <__aeabi_d2iz>
 801bfa0:	4605      	mov	r5, r0
 801bfa2:	f7e4 fa97 	bl	80004d4 <__aeabi_i2d>
 801bfa6:	4602      	mov	r2, r0
 801bfa8:	460b      	mov	r3, r1
 801bfaa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801bfae:	f7e4 f943 	bl	8000238 <__aeabi_dsub>
 801bfb2:	3530      	adds	r5, #48	@ 0x30
 801bfb4:	f806 5b01 	strb.w	r5, [r6], #1
 801bfb8:	4602      	mov	r2, r0
 801bfba:	460b      	mov	r3, r1
 801bfbc:	42a6      	cmp	r6, r4
 801bfbe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801bfc2:	f04f 0200 	mov.w	r2, #0
 801bfc6:	d124      	bne.n	801c012 <_dtoa_r+0x662>
 801bfc8:	4bac      	ldr	r3, [pc, #688]	@ (801c27c <_dtoa_r+0x8cc>)
 801bfca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801bfce:	f7e4 f935 	bl	800023c <__adddf3>
 801bfd2:	4602      	mov	r2, r0
 801bfd4:	460b      	mov	r3, r1
 801bfd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801bfda:	f7e4 fd75 	bl	8000ac8 <__aeabi_dcmpgt>
 801bfde:	2800      	cmp	r0, #0
 801bfe0:	d145      	bne.n	801c06e <_dtoa_r+0x6be>
 801bfe2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801bfe6:	49a5      	ldr	r1, [pc, #660]	@ (801c27c <_dtoa_r+0x8cc>)
 801bfe8:	2000      	movs	r0, #0
 801bfea:	f7e4 f925 	bl	8000238 <__aeabi_dsub>
 801bfee:	4602      	mov	r2, r0
 801bff0:	460b      	mov	r3, r1
 801bff2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801bff6:	f7e4 fd49 	bl	8000a8c <__aeabi_dcmplt>
 801bffa:	2800      	cmp	r0, #0
 801bffc:	f43f aef5 	beq.w	801bdea <_dtoa_r+0x43a>
 801c000:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 801c002:	1e73      	subs	r3, r6, #1
 801c004:	9315      	str	r3, [sp, #84]	@ 0x54
 801c006:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801c00a:	2b30      	cmp	r3, #48	@ 0x30
 801c00c:	d0f8      	beq.n	801c000 <_dtoa_r+0x650>
 801c00e:	9f04      	ldr	r7, [sp, #16]
 801c010:	e73e      	b.n	801be90 <_dtoa_r+0x4e0>
 801c012:	4b9b      	ldr	r3, [pc, #620]	@ (801c280 <_dtoa_r+0x8d0>)
 801c014:	f7e4 fac8 	bl	80005a8 <__aeabi_dmul>
 801c018:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801c01c:	e7bc      	b.n	801bf98 <_dtoa_r+0x5e8>
 801c01e:	d10c      	bne.n	801c03a <_dtoa_r+0x68a>
 801c020:	4b98      	ldr	r3, [pc, #608]	@ (801c284 <_dtoa_r+0x8d4>)
 801c022:	2200      	movs	r2, #0
 801c024:	e9dd 0100 	ldrd	r0, r1, [sp]
 801c028:	f7e4 fabe 	bl	80005a8 <__aeabi_dmul>
 801c02c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801c030:	f7e4 fd40 	bl	8000ab4 <__aeabi_dcmpge>
 801c034:	2800      	cmp	r0, #0
 801c036:	f000 8157 	beq.w	801c2e8 <_dtoa_r+0x938>
 801c03a:	2400      	movs	r4, #0
 801c03c:	4625      	mov	r5, r4
 801c03e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801c040:	43db      	mvns	r3, r3
 801c042:	9304      	str	r3, [sp, #16]
 801c044:	4656      	mov	r6, sl
 801c046:	2700      	movs	r7, #0
 801c048:	4621      	mov	r1, r4
 801c04a:	4658      	mov	r0, fp
 801c04c:	f000 fe4a 	bl	801cce4 <_Bfree>
 801c050:	2d00      	cmp	r5, #0
 801c052:	d0dc      	beq.n	801c00e <_dtoa_r+0x65e>
 801c054:	b12f      	cbz	r7, 801c062 <_dtoa_r+0x6b2>
 801c056:	42af      	cmp	r7, r5
 801c058:	d003      	beq.n	801c062 <_dtoa_r+0x6b2>
 801c05a:	4639      	mov	r1, r7
 801c05c:	4658      	mov	r0, fp
 801c05e:	f000 fe41 	bl	801cce4 <_Bfree>
 801c062:	4629      	mov	r1, r5
 801c064:	4658      	mov	r0, fp
 801c066:	f000 fe3d 	bl	801cce4 <_Bfree>
 801c06a:	e7d0      	b.n	801c00e <_dtoa_r+0x65e>
 801c06c:	9704      	str	r7, [sp, #16]
 801c06e:	4633      	mov	r3, r6
 801c070:	461e      	mov	r6, r3
 801c072:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801c076:	2a39      	cmp	r2, #57	@ 0x39
 801c078:	d107      	bne.n	801c08a <_dtoa_r+0x6da>
 801c07a:	459a      	cmp	sl, r3
 801c07c:	d1f8      	bne.n	801c070 <_dtoa_r+0x6c0>
 801c07e:	9a04      	ldr	r2, [sp, #16]
 801c080:	3201      	adds	r2, #1
 801c082:	9204      	str	r2, [sp, #16]
 801c084:	2230      	movs	r2, #48	@ 0x30
 801c086:	f88a 2000 	strb.w	r2, [sl]
 801c08a:	781a      	ldrb	r2, [r3, #0]
 801c08c:	3201      	adds	r2, #1
 801c08e:	701a      	strb	r2, [r3, #0]
 801c090:	e7bd      	b.n	801c00e <_dtoa_r+0x65e>
 801c092:	4b7b      	ldr	r3, [pc, #492]	@ (801c280 <_dtoa_r+0x8d0>)
 801c094:	2200      	movs	r2, #0
 801c096:	f7e4 fa87 	bl	80005a8 <__aeabi_dmul>
 801c09a:	2200      	movs	r2, #0
 801c09c:	2300      	movs	r3, #0
 801c09e:	4604      	mov	r4, r0
 801c0a0:	460d      	mov	r5, r1
 801c0a2:	f7e4 fce9 	bl	8000a78 <__aeabi_dcmpeq>
 801c0a6:	2800      	cmp	r0, #0
 801c0a8:	f43f aebb 	beq.w	801be22 <_dtoa_r+0x472>
 801c0ac:	e6f0      	b.n	801be90 <_dtoa_r+0x4e0>
 801c0ae:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801c0b0:	2a00      	cmp	r2, #0
 801c0b2:	f000 80db 	beq.w	801c26c <_dtoa_r+0x8bc>
 801c0b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801c0b8:	2a01      	cmp	r2, #1
 801c0ba:	f300 80bf 	bgt.w	801c23c <_dtoa_r+0x88c>
 801c0be:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 801c0c0:	2a00      	cmp	r2, #0
 801c0c2:	f000 80b7 	beq.w	801c234 <_dtoa_r+0x884>
 801c0c6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801c0ca:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 801c0cc:	4646      	mov	r6, r8
 801c0ce:	9a08      	ldr	r2, [sp, #32]
 801c0d0:	2101      	movs	r1, #1
 801c0d2:	441a      	add	r2, r3
 801c0d4:	4658      	mov	r0, fp
 801c0d6:	4498      	add	r8, r3
 801c0d8:	9208      	str	r2, [sp, #32]
 801c0da:	f000 ff01 	bl	801cee0 <__i2b>
 801c0de:	4605      	mov	r5, r0
 801c0e0:	b15e      	cbz	r6, 801c0fa <_dtoa_r+0x74a>
 801c0e2:	9b08      	ldr	r3, [sp, #32]
 801c0e4:	2b00      	cmp	r3, #0
 801c0e6:	dd08      	ble.n	801c0fa <_dtoa_r+0x74a>
 801c0e8:	42b3      	cmp	r3, r6
 801c0ea:	9a08      	ldr	r2, [sp, #32]
 801c0ec:	bfa8      	it	ge
 801c0ee:	4633      	movge	r3, r6
 801c0f0:	eba8 0803 	sub.w	r8, r8, r3
 801c0f4:	1af6      	subs	r6, r6, r3
 801c0f6:	1ad3      	subs	r3, r2, r3
 801c0f8:	9308      	str	r3, [sp, #32]
 801c0fa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801c0fc:	b1f3      	cbz	r3, 801c13c <_dtoa_r+0x78c>
 801c0fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801c100:	2b00      	cmp	r3, #0
 801c102:	f000 80b7 	beq.w	801c274 <_dtoa_r+0x8c4>
 801c106:	b18c      	cbz	r4, 801c12c <_dtoa_r+0x77c>
 801c108:	4629      	mov	r1, r5
 801c10a:	4622      	mov	r2, r4
 801c10c:	4658      	mov	r0, fp
 801c10e:	f000 ffa7 	bl	801d060 <__pow5mult>
 801c112:	464a      	mov	r2, r9
 801c114:	4601      	mov	r1, r0
 801c116:	4605      	mov	r5, r0
 801c118:	4658      	mov	r0, fp
 801c11a:	f000 fef7 	bl	801cf0c <__multiply>
 801c11e:	4649      	mov	r1, r9
 801c120:	9004      	str	r0, [sp, #16]
 801c122:	4658      	mov	r0, fp
 801c124:	f000 fdde 	bl	801cce4 <_Bfree>
 801c128:	9b04      	ldr	r3, [sp, #16]
 801c12a:	4699      	mov	r9, r3
 801c12c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801c12e:	1b1a      	subs	r2, r3, r4
 801c130:	d004      	beq.n	801c13c <_dtoa_r+0x78c>
 801c132:	4649      	mov	r1, r9
 801c134:	4658      	mov	r0, fp
 801c136:	f000 ff93 	bl	801d060 <__pow5mult>
 801c13a:	4681      	mov	r9, r0
 801c13c:	2101      	movs	r1, #1
 801c13e:	4658      	mov	r0, fp
 801c140:	f000 fece 	bl	801cee0 <__i2b>
 801c144:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801c146:	4604      	mov	r4, r0
 801c148:	2b00      	cmp	r3, #0
 801c14a:	f000 81cf 	beq.w	801c4ec <_dtoa_r+0xb3c>
 801c14e:	461a      	mov	r2, r3
 801c150:	4601      	mov	r1, r0
 801c152:	4658      	mov	r0, fp
 801c154:	f000 ff84 	bl	801d060 <__pow5mult>
 801c158:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c15a:	2b01      	cmp	r3, #1
 801c15c:	4604      	mov	r4, r0
 801c15e:	f300 8095 	bgt.w	801c28c <_dtoa_r+0x8dc>
 801c162:	9b02      	ldr	r3, [sp, #8]
 801c164:	2b00      	cmp	r3, #0
 801c166:	f040 8087 	bne.w	801c278 <_dtoa_r+0x8c8>
 801c16a:	9b03      	ldr	r3, [sp, #12]
 801c16c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801c170:	2b00      	cmp	r3, #0
 801c172:	f040 8089 	bne.w	801c288 <_dtoa_r+0x8d8>
 801c176:	9b03      	ldr	r3, [sp, #12]
 801c178:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801c17c:	0d1b      	lsrs	r3, r3, #20
 801c17e:	051b      	lsls	r3, r3, #20
 801c180:	b12b      	cbz	r3, 801c18e <_dtoa_r+0x7de>
 801c182:	9b08      	ldr	r3, [sp, #32]
 801c184:	3301      	adds	r3, #1
 801c186:	9308      	str	r3, [sp, #32]
 801c188:	f108 0801 	add.w	r8, r8, #1
 801c18c:	2301      	movs	r3, #1
 801c18e:	930a      	str	r3, [sp, #40]	@ 0x28
 801c190:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801c192:	2b00      	cmp	r3, #0
 801c194:	f000 81b0 	beq.w	801c4f8 <_dtoa_r+0xb48>
 801c198:	6923      	ldr	r3, [r4, #16]
 801c19a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801c19e:	6918      	ldr	r0, [r3, #16]
 801c1a0:	f000 fe52 	bl	801ce48 <__hi0bits>
 801c1a4:	f1c0 0020 	rsb	r0, r0, #32
 801c1a8:	9b08      	ldr	r3, [sp, #32]
 801c1aa:	4418      	add	r0, r3
 801c1ac:	f010 001f 	ands.w	r0, r0, #31
 801c1b0:	d077      	beq.n	801c2a2 <_dtoa_r+0x8f2>
 801c1b2:	f1c0 0320 	rsb	r3, r0, #32
 801c1b6:	2b04      	cmp	r3, #4
 801c1b8:	dd6b      	ble.n	801c292 <_dtoa_r+0x8e2>
 801c1ba:	9b08      	ldr	r3, [sp, #32]
 801c1bc:	f1c0 001c 	rsb	r0, r0, #28
 801c1c0:	4403      	add	r3, r0
 801c1c2:	4480      	add	r8, r0
 801c1c4:	4406      	add	r6, r0
 801c1c6:	9308      	str	r3, [sp, #32]
 801c1c8:	f1b8 0f00 	cmp.w	r8, #0
 801c1cc:	dd05      	ble.n	801c1da <_dtoa_r+0x82a>
 801c1ce:	4649      	mov	r1, r9
 801c1d0:	4642      	mov	r2, r8
 801c1d2:	4658      	mov	r0, fp
 801c1d4:	f000 ff9e 	bl	801d114 <__lshift>
 801c1d8:	4681      	mov	r9, r0
 801c1da:	9b08      	ldr	r3, [sp, #32]
 801c1dc:	2b00      	cmp	r3, #0
 801c1de:	dd05      	ble.n	801c1ec <_dtoa_r+0x83c>
 801c1e0:	4621      	mov	r1, r4
 801c1e2:	461a      	mov	r2, r3
 801c1e4:	4658      	mov	r0, fp
 801c1e6:	f000 ff95 	bl	801d114 <__lshift>
 801c1ea:	4604      	mov	r4, r0
 801c1ec:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801c1ee:	2b00      	cmp	r3, #0
 801c1f0:	d059      	beq.n	801c2a6 <_dtoa_r+0x8f6>
 801c1f2:	4621      	mov	r1, r4
 801c1f4:	4648      	mov	r0, r9
 801c1f6:	f000 fff9 	bl	801d1ec <__mcmp>
 801c1fa:	2800      	cmp	r0, #0
 801c1fc:	da53      	bge.n	801c2a6 <_dtoa_r+0x8f6>
 801c1fe:	1e7b      	subs	r3, r7, #1
 801c200:	9304      	str	r3, [sp, #16]
 801c202:	4649      	mov	r1, r9
 801c204:	2300      	movs	r3, #0
 801c206:	220a      	movs	r2, #10
 801c208:	4658      	mov	r0, fp
 801c20a:	f000 fd8d 	bl	801cd28 <__multadd>
 801c20e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801c210:	4681      	mov	r9, r0
 801c212:	2b00      	cmp	r3, #0
 801c214:	f000 8172 	beq.w	801c4fc <_dtoa_r+0xb4c>
 801c218:	2300      	movs	r3, #0
 801c21a:	4629      	mov	r1, r5
 801c21c:	220a      	movs	r2, #10
 801c21e:	4658      	mov	r0, fp
 801c220:	f000 fd82 	bl	801cd28 <__multadd>
 801c224:	9b00      	ldr	r3, [sp, #0]
 801c226:	2b00      	cmp	r3, #0
 801c228:	4605      	mov	r5, r0
 801c22a:	dc67      	bgt.n	801c2fc <_dtoa_r+0x94c>
 801c22c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c22e:	2b02      	cmp	r3, #2
 801c230:	dc41      	bgt.n	801c2b6 <_dtoa_r+0x906>
 801c232:	e063      	b.n	801c2fc <_dtoa_r+0x94c>
 801c234:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801c236:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801c23a:	e746      	b.n	801c0ca <_dtoa_r+0x71a>
 801c23c:	9b07      	ldr	r3, [sp, #28]
 801c23e:	1e5c      	subs	r4, r3, #1
 801c240:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801c242:	42a3      	cmp	r3, r4
 801c244:	bfbf      	itttt	lt
 801c246:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 801c248:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 801c24a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 801c24c:	1ae3      	sublt	r3, r4, r3
 801c24e:	bfb4      	ite	lt
 801c250:	18d2      	addlt	r2, r2, r3
 801c252:	1b1c      	subge	r4, r3, r4
 801c254:	9b07      	ldr	r3, [sp, #28]
 801c256:	bfbc      	itt	lt
 801c258:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 801c25a:	2400      	movlt	r4, #0
 801c25c:	2b00      	cmp	r3, #0
 801c25e:	bfb5      	itete	lt
 801c260:	eba8 0603 	sublt.w	r6, r8, r3
 801c264:	9b07      	ldrge	r3, [sp, #28]
 801c266:	2300      	movlt	r3, #0
 801c268:	4646      	movge	r6, r8
 801c26a:	e730      	b.n	801c0ce <_dtoa_r+0x71e>
 801c26c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 801c26e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 801c270:	4646      	mov	r6, r8
 801c272:	e735      	b.n	801c0e0 <_dtoa_r+0x730>
 801c274:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801c276:	e75c      	b.n	801c132 <_dtoa_r+0x782>
 801c278:	2300      	movs	r3, #0
 801c27a:	e788      	b.n	801c18e <_dtoa_r+0x7de>
 801c27c:	3fe00000 	.word	0x3fe00000
 801c280:	40240000 	.word	0x40240000
 801c284:	40140000 	.word	0x40140000
 801c288:	9b02      	ldr	r3, [sp, #8]
 801c28a:	e780      	b.n	801c18e <_dtoa_r+0x7de>
 801c28c:	2300      	movs	r3, #0
 801c28e:	930a      	str	r3, [sp, #40]	@ 0x28
 801c290:	e782      	b.n	801c198 <_dtoa_r+0x7e8>
 801c292:	d099      	beq.n	801c1c8 <_dtoa_r+0x818>
 801c294:	9a08      	ldr	r2, [sp, #32]
 801c296:	331c      	adds	r3, #28
 801c298:	441a      	add	r2, r3
 801c29a:	4498      	add	r8, r3
 801c29c:	441e      	add	r6, r3
 801c29e:	9208      	str	r2, [sp, #32]
 801c2a0:	e792      	b.n	801c1c8 <_dtoa_r+0x818>
 801c2a2:	4603      	mov	r3, r0
 801c2a4:	e7f6      	b.n	801c294 <_dtoa_r+0x8e4>
 801c2a6:	9b07      	ldr	r3, [sp, #28]
 801c2a8:	9704      	str	r7, [sp, #16]
 801c2aa:	2b00      	cmp	r3, #0
 801c2ac:	dc20      	bgt.n	801c2f0 <_dtoa_r+0x940>
 801c2ae:	9300      	str	r3, [sp, #0]
 801c2b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c2b2:	2b02      	cmp	r3, #2
 801c2b4:	dd1e      	ble.n	801c2f4 <_dtoa_r+0x944>
 801c2b6:	9b00      	ldr	r3, [sp, #0]
 801c2b8:	2b00      	cmp	r3, #0
 801c2ba:	f47f aec0 	bne.w	801c03e <_dtoa_r+0x68e>
 801c2be:	4621      	mov	r1, r4
 801c2c0:	2205      	movs	r2, #5
 801c2c2:	4658      	mov	r0, fp
 801c2c4:	f000 fd30 	bl	801cd28 <__multadd>
 801c2c8:	4601      	mov	r1, r0
 801c2ca:	4604      	mov	r4, r0
 801c2cc:	4648      	mov	r0, r9
 801c2ce:	f000 ff8d 	bl	801d1ec <__mcmp>
 801c2d2:	2800      	cmp	r0, #0
 801c2d4:	f77f aeb3 	ble.w	801c03e <_dtoa_r+0x68e>
 801c2d8:	4656      	mov	r6, sl
 801c2da:	2331      	movs	r3, #49	@ 0x31
 801c2dc:	f806 3b01 	strb.w	r3, [r6], #1
 801c2e0:	9b04      	ldr	r3, [sp, #16]
 801c2e2:	3301      	adds	r3, #1
 801c2e4:	9304      	str	r3, [sp, #16]
 801c2e6:	e6ae      	b.n	801c046 <_dtoa_r+0x696>
 801c2e8:	9c07      	ldr	r4, [sp, #28]
 801c2ea:	9704      	str	r7, [sp, #16]
 801c2ec:	4625      	mov	r5, r4
 801c2ee:	e7f3      	b.n	801c2d8 <_dtoa_r+0x928>
 801c2f0:	9b07      	ldr	r3, [sp, #28]
 801c2f2:	9300      	str	r3, [sp, #0]
 801c2f4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801c2f6:	2b00      	cmp	r3, #0
 801c2f8:	f000 8104 	beq.w	801c504 <_dtoa_r+0xb54>
 801c2fc:	2e00      	cmp	r6, #0
 801c2fe:	dd05      	ble.n	801c30c <_dtoa_r+0x95c>
 801c300:	4629      	mov	r1, r5
 801c302:	4632      	mov	r2, r6
 801c304:	4658      	mov	r0, fp
 801c306:	f000 ff05 	bl	801d114 <__lshift>
 801c30a:	4605      	mov	r5, r0
 801c30c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801c30e:	2b00      	cmp	r3, #0
 801c310:	d05a      	beq.n	801c3c8 <_dtoa_r+0xa18>
 801c312:	6869      	ldr	r1, [r5, #4]
 801c314:	4658      	mov	r0, fp
 801c316:	f000 fca5 	bl	801cc64 <_Balloc>
 801c31a:	4606      	mov	r6, r0
 801c31c:	b928      	cbnz	r0, 801c32a <_dtoa_r+0x97a>
 801c31e:	4b84      	ldr	r3, [pc, #528]	@ (801c530 <_dtoa_r+0xb80>)
 801c320:	4602      	mov	r2, r0
 801c322:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801c326:	f7ff bb5a 	b.w	801b9de <_dtoa_r+0x2e>
 801c32a:	692a      	ldr	r2, [r5, #16]
 801c32c:	3202      	adds	r2, #2
 801c32e:	0092      	lsls	r2, r2, #2
 801c330:	f105 010c 	add.w	r1, r5, #12
 801c334:	300c      	adds	r0, #12
 801c336:	f7ff fa78 	bl	801b82a <memcpy>
 801c33a:	2201      	movs	r2, #1
 801c33c:	4631      	mov	r1, r6
 801c33e:	4658      	mov	r0, fp
 801c340:	f000 fee8 	bl	801d114 <__lshift>
 801c344:	f10a 0301 	add.w	r3, sl, #1
 801c348:	9307      	str	r3, [sp, #28]
 801c34a:	9b00      	ldr	r3, [sp, #0]
 801c34c:	4453      	add	r3, sl
 801c34e:	930b      	str	r3, [sp, #44]	@ 0x2c
 801c350:	9b02      	ldr	r3, [sp, #8]
 801c352:	f003 0301 	and.w	r3, r3, #1
 801c356:	462f      	mov	r7, r5
 801c358:	930a      	str	r3, [sp, #40]	@ 0x28
 801c35a:	4605      	mov	r5, r0
 801c35c:	9b07      	ldr	r3, [sp, #28]
 801c35e:	4621      	mov	r1, r4
 801c360:	3b01      	subs	r3, #1
 801c362:	4648      	mov	r0, r9
 801c364:	9300      	str	r3, [sp, #0]
 801c366:	f7ff fa9b 	bl	801b8a0 <quorem>
 801c36a:	4639      	mov	r1, r7
 801c36c:	9002      	str	r0, [sp, #8]
 801c36e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801c372:	4648      	mov	r0, r9
 801c374:	f000 ff3a 	bl	801d1ec <__mcmp>
 801c378:	462a      	mov	r2, r5
 801c37a:	9008      	str	r0, [sp, #32]
 801c37c:	4621      	mov	r1, r4
 801c37e:	4658      	mov	r0, fp
 801c380:	f000 ff50 	bl	801d224 <__mdiff>
 801c384:	68c2      	ldr	r2, [r0, #12]
 801c386:	4606      	mov	r6, r0
 801c388:	bb02      	cbnz	r2, 801c3cc <_dtoa_r+0xa1c>
 801c38a:	4601      	mov	r1, r0
 801c38c:	4648      	mov	r0, r9
 801c38e:	f000 ff2d 	bl	801d1ec <__mcmp>
 801c392:	4602      	mov	r2, r0
 801c394:	4631      	mov	r1, r6
 801c396:	4658      	mov	r0, fp
 801c398:	920e      	str	r2, [sp, #56]	@ 0x38
 801c39a:	f000 fca3 	bl	801cce4 <_Bfree>
 801c39e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c3a0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801c3a2:	9e07      	ldr	r6, [sp, #28]
 801c3a4:	ea43 0102 	orr.w	r1, r3, r2
 801c3a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801c3aa:	4319      	orrs	r1, r3
 801c3ac:	d110      	bne.n	801c3d0 <_dtoa_r+0xa20>
 801c3ae:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801c3b2:	d029      	beq.n	801c408 <_dtoa_r+0xa58>
 801c3b4:	9b08      	ldr	r3, [sp, #32]
 801c3b6:	2b00      	cmp	r3, #0
 801c3b8:	dd02      	ble.n	801c3c0 <_dtoa_r+0xa10>
 801c3ba:	9b02      	ldr	r3, [sp, #8]
 801c3bc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 801c3c0:	9b00      	ldr	r3, [sp, #0]
 801c3c2:	f883 8000 	strb.w	r8, [r3]
 801c3c6:	e63f      	b.n	801c048 <_dtoa_r+0x698>
 801c3c8:	4628      	mov	r0, r5
 801c3ca:	e7bb      	b.n	801c344 <_dtoa_r+0x994>
 801c3cc:	2201      	movs	r2, #1
 801c3ce:	e7e1      	b.n	801c394 <_dtoa_r+0x9e4>
 801c3d0:	9b08      	ldr	r3, [sp, #32]
 801c3d2:	2b00      	cmp	r3, #0
 801c3d4:	db04      	blt.n	801c3e0 <_dtoa_r+0xa30>
 801c3d6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801c3d8:	430b      	orrs	r3, r1
 801c3da:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801c3dc:	430b      	orrs	r3, r1
 801c3de:	d120      	bne.n	801c422 <_dtoa_r+0xa72>
 801c3e0:	2a00      	cmp	r2, #0
 801c3e2:	dded      	ble.n	801c3c0 <_dtoa_r+0xa10>
 801c3e4:	4649      	mov	r1, r9
 801c3e6:	2201      	movs	r2, #1
 801c3e8:	4658      	mov	r0, fp
 801c3ea:	f000 fe93 	bl	801d114 <__lshift>
 801c3ee:	4621      	mov	r1, r4
 801c3f0:	4681      	mov	r9, r0
 801c3f2:	f000 fefb 	bl	801d1ec <__mcmp>
 801c3f6:	2800      	cmp	r0, #0
 801c3f8:	dc03      	bgt.n	801c402 <_dtoa_r+0xa52>
 801c3fa:	d1e1      	bne.n	801c3c0 <_dtoa_r+0xa10>
 801c3fc:	f018 0f01 	tst.w	r8, #1
 801c400:	d0de      	beq.n	801c3c0 <_dtoa_r+0xa10>
 801c402:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801c406:	d1d8      	bne.n	801c3ba <_dtoa_r+0xa0a>
 801c408:	9a00      	ldr	r2, [sp, #0]
 801c40a:	2339      	movs	r3, #57	@ 0x39
 801c40c:	7013      	strb	r3, [r2, #0]
 801c40e:	4633      	mov	r3, r6
 801c410:	461e      	mov	r6, r3
 801c412:	3b01      	subs	r3, #1
 801c414:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801c418:	2a39      	cmp	r2, #57	@ 0x39
 801c41a:	d052      	beq.n	801c4c2 <_dtoa_r+0xb12>
 801c41c:	3201      	adds	r2, #1
 801c41e:	701a      	strb	r2, [r3, #0]
 801c420:	e612      	b.n	801c048 <_dtoa_r+0x698>
 801c422:	2a00      	cmp	r2, #0
 801c424:	dd07      	ble.n	801c436 <_dtoa_r+0xa86>
 801c426:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801c42a:	d0ed      	beq.n	801c408 <_dtoa_r+0xa58>
 801c42c:	9a00      	ldr	r2, [sp, #0]
 801c42e:	f108 0301 	add.w	r3, r8, #1
 801c432:	7013      	strb	r3, [r2, #0]
 801c434:	e608      	b.n	801c048 <_dtoa_r+0x698>
 801c436:	9b07      	ldr	r3, [sp, #28]
 801c438:	9a07      	ldr	r2, [sp, #28]
 801c43a:	f803 8c01 	strb.w	r8, [r3, #-1]
 801c43e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801c440:	4293      	cmp	r3, r2
 801c442:	d028      	beq.n	801c496 <_dtoa_r+0xae6>
 801c444:	4649      	mov	r1, r9
 801c446:	2300      	movs	r3, #0
 801c448:	220a      	movs	r2, #10
 801c44a:	4658      	mov	r0, fp
 801c44c:	f000 fc6c 	bl	801cd28 <__multadd>
 801c450:	42af      	cmp	r7, r5
 801c452:	4681      	mov	r9, r0
 801c454:	f04f 0300 	mov.w	r3, #0
 801c458:	f04f 020a 	mov.w	r2, #10
 801c45c:	4639      	mov	r1, r7
 801c45e:	4658      	mov	r0, fp
 801c460:	d107      	bne.n	801c472 <_dtoa_r+0xac2>
 801c462:	f000 fc61 	bl	801cd28 <__multadd>
 801c466:	4607      	mov	r7, r0
 801c468:	4605      	mov	r5, r0
 801c46a:	9b07      	ldr	r3, [sp, #28]
 801c46c:	3301      	adds	r3, #1
 801c46e:	9307      	str	r3, [sp, #28]
 801c470:	e774      	b.n	801c35c <_dtoa_r+0x9ac>
 801c472:	f000 fc59 	bl	801cd28 <__multadd>
 801c476:	4629      	mov	r1, r5
 801c478:	4607      	mov	r7, r0
 801c47a:	2300      	movs	r3, #0
 801c47c:	220a      	movs	r2, #10
 801c47e:	4658      	mov	r0, fp
 801c480:	f000 fc52 	bl	801cd28 <__multadd>
 801c484:	4605      	mov	r5, r0
 801c486:	e7f0      	b.n	801c46a <_dtoa_r+0xaba>
 801c488:	9b00      	ldr	r3, [sp, #0]
 801c48a:	2b00      	cmp	r3, #0
 801c48c:	bfcc      	ite	gt
 801c48e:	461e      	movgt	r6, r3
 801c490:	2601      	movle	r6, #1
 801c492:	4456      	add	r6, sl
 801c494:	2700      	movs	r7, #0
 801c496:	4649      	mov	r1, r9
 801c498:	2201      	movs	r2, #1
 801c49a:	4658      	mov	r0, fp
 801c49c:	f000 fe3a 	bl	801d114 <__lshift>
 801c4a0:	4621      	mov	r1, r4
 801c4a2:	4681      	mov	r9, r0
 801c4a4:	f000 fea2 	bl	801d1ec <__mcmp>
 801c4a8:	2800      	cmp	r0, #0
 801c4aa:	dcb0      	bgt.n	801c40e <_dtoa_r+0xa5e>
 801c4ac:	d102      	bne.n	801c4b4 <_dtoa_r+0xb04>
 801c4ae:	f018 0f01 	tst.w	r8, #1
 801c4b2:	d1ac      	bne.n	801c40e <_dtoa_r+0xa5e>
 801c4b4:	4633      	mov	r3, r6
 801c4b6:	461e      	mov	r6, r3
 801c4b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801c4bc:	2a30      	cmp	r2, #48	@ 0x30
 801c4be:	d0fa      	beq.n	801c4b6 <_dtoa_r+0xb06>
 801c4c0:	e5c2      	b.n	801c048 <_dtoa_r+0x698>
 801c4c2:	459a      	cmp	sl, r3
 801c4c4:	d1a4      	bne.n	801c410 <_dtoa_r+0xa60>
 801c4c6:	9b04      	ldr	r3, [sp, #16]
 801c4c8:	3301      	adds	r3, #1
 801c4ca:	9304      	str	r3, [sp, #16]
 801c4cc:	2331      	movs	r3, #49	@ 0x31
 801c4ce:	f88a 3000 	strb.w	r3, [sl]
 801c4d2:	e5b9      	b.n	801c048 <_dtoa_r+0x698>
 801c4d4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801c4d6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 801c534 <_dtoa_r+0xb84>
 801c4da:	b11b      	cbz	r3, 801c4e4 <_dtoa_r+0xb34>
 801c4dc:	f10a 0308 	add.w	r3, sl, #8
 801c4e0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801c4e2:	6013      	str	r3, [r2, #0]
 801c4e4:	4650      	mov	r0, sl
 801c4e6:	b019      	add	sp, #100	@ 0x64
 801c4e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c4ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c4ee:	2b01      	cmp	r3, #1
 801c4f0:	f77f ae37 	ble.w	801c162 <_dtoa_r+0x7b2>
 801c4f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801c4f6:	930a      	str	r3, [sp, #40]	@ 0x28
 801c4f8:	2001      	movs	r0, #1
 801c4fa:	e655      	b.n	801c1a8 <_dtoa_r+0x7f8>
 801c4fc:	9b00      	ldr	r3, [sp, #0]
 801c4fe:	2b00      	cmp	r3, #0
 801c500:	f77f aed6 	ble.w	801c2b0 <_dtoa_r+0x900>
 801c504:	4656      	mov	r6, sl
 801c506:	4621      	mov	r1, r4
 801c508:	4648      	mov	r0, r9
 801c50a:	f7ff f9c9 	bl	801b8a0 <quorem>
 801c50e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801c512:	f806 8b01 	strb.w	r8, [r6], #1
 801c516:	9b00      	ldr	r3, [sp, #0]
 801c518:	eba6 020a 	sub.w	r2, r6, sl
 801c51c:	4293      	cmp	r3, r2
 801c51e:	ddb3      	ble.n	801c488 <_dtoa_r+0xad8>
 801c520:	4649      	mov	r1, r9
 801c522:	2300      	movs	r3, #0
 801c524:	220a      	movs	r2, #10
 801c526:	4658      	mov	r0, fp
 801c528:	f000 fbfe 	bl	801cd28 <__multadd>
 801c52c:	4681      	mov	r9, r0
 801c52e:	e7ea      	b.n	801c506 <_dtoa_r+0xb56>
 801c530:	08022654 	.word	0x08022654
 801c534:	080225ef 	.word	0x080225ef

0801c538 <_free_r>:
 801c538:	b538      	push	{r3, r4, r5, lr}
 801c53a:	4605      	mov	r5, r0
 801c53c:	2900      	cmp	r1, #0
 801c53e:	d041      	beq.n	801c5c4 <_free_r+0x8c>
 801c540:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c544:	1f0c      	subs	r4, r1, #4
 801c546:	2b00      	cmp	r3, #0
 801c548:	bfb8      	it	lt
 801c54a:	18e4      	addlt	r4, r4, r3
 801c54c:	f7fd f98e 	bl	801986c <__malloc_lock>
 801c550:	4a1d      	ldr	r2, [pc, #116]	@ (801c5c8 <_free_r+0x90>)
 801c552:	6813      	ldr	r3, [r2, #0]
 801c554:	b933      	cbnz	r3, 801c564 <_free_r+0x2c>
 801c556:	6063      	str	r3, [r4, #4]
 801c558:	6014      	str	r4, [r2, #0]
 801c55a:	4628      	mov	r0, r5
 801c55c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c560:	f7fd b98a 	b.w	8019878 <__malloc_unlock>
 801c564:	42a3      	cmp	r3, r4
 801c566:	d908      	bls.n	801c57a <_free_r+0x42>
 801c568:	6820      	ldr	r0, [r4, #0]
 801c56a:	1821      	adds	r1, r4, r0
 801c56c:	428b      	cmp	r3, r1
 801c56e:	bf01      	itttt	eq
 801c570:	6819      	ldreq	r1, [r3, #0]
 801c572:	685b      	ldreq	r3, [r3, #4]
 801c574:	1809      	addeq	r1, r1, r0
 801c576:	6021      	streq	r1, [r4, #0]
 801c578:	e7ed      	b.n	801c556 <_free_r+0x1e>
 801c57a:	461a      	mov	r2, r3
 801c57c:	685b      	ldr	r3, [r3, #4]
 801c57e:	b10b      	cbz	r3, 801c584 <_free_r+0x4c>
 801c580:	42a3      	cmp	r3, r4
 801c582:	d9fa      	bls.n	801c57a <_free_r+0x42>
 801c584:	6811      	ldr	r1, [r2, #0]
 801c586:	1850      	adds	r0, r2, r1
 801c588:	42a0      	cmp	r0, r4
 801c58a:	d10b      	bne.n	801c5a4 <_free_r+0x6c>
 801c58c:	6820      	ldr	r0, [r4, #0]
 801c58e:	4401      	add	r1, r0
 801c590:	1850      	adds	r0, r2, r1
 801c592:	4283      	cmp	r3, r0
 801c594:	6011      	str	r1, [r2, #0]
 801c596:	d1e0      	bne.n	801c55a <_free_r+0x22>
 801c598:	6818      	ldr	r0, [r3, #0]
 801c59a:	685b      	ldr	r3, [r3, #4]
 801c59c:	6053      	str	r3, [r2, #4]
 801c59e:	4408      	add	r0, r1
 801c5a0:	6010      	str	r0, [r2, #0]
 801c5a2:	e7da      	b.n	801c55a <_free_r+0x22>
 801c5a4:	d902      	bls.n	801c5ac <_free_r+0x74>
 801c5a6:	230c      	movs	r3, #12
 801c5a8:	602b      	str	r3, [r5, #0]
 801c5aa:	e7d6      	b.n	801c55a <_free_r+0x22>
 801c5ac:	6820      	ldr	r0, [r4, #0]
 801c5ae:	1821      	adds	r1, r4, r0
 801c5b0:	428b      	cmp	r3, r1
 801c5b2:	bf04      	itt	eq
 801c5b4:	6819      	ldreq	r1, [r3, #0]
 801c5b6:	685b      	ldreq	r3, [r3, #4]
 801c5b8:	6063      	str	r3, [r4, #4]
 801c5ba:	bf04      	itt	eq
 801c5bc:	1809      	addeq	r1, r1, r0
 801c5be:	6021      	streq	r1, [r4, #0]
 801c5c0:	6054      	str	r4, [r2, #4]
 801c5c2:	e7ca      	b.n	801c55a <_free_r+0x22>
 801c5c4:	bd38      	pop	{r3, r4, r5, pc}
 801c5c6:	bf00      	nop
 801c5c8:	20002efc 	.word	0x20002efc

0801c5cc <rshift>:
 801c5cc:	6903      	ldr	r3, [r0, #16]
 801c5ce:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801c5d2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801c5d6:	ea4f 1261 	mov.w	r2, r1, asr #5
 801c5da:	f100 0414 	add.w	r4, r0, #20
 801c5de:	dd45      	ble.n	801c66c <rshift+0xa0>
 801c5e0:	f011 011f 	ands.w	r1, r1, #31
 801c5e4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801c5e8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801c5ec:	d10c      	bne.n	801c608 <rshift+0x3c>
 801c5ee:	f100 0710 	add.w	r7, r0, #16
 801c5f2:	4629      	mov	r1, r5
 801c5f4:	42b1      	cmp	r1, r6
 801c5f6:	d334      	bcc.n	801c662 <rshift+0x96>
 801c5f8:	1a9b      	subs	r3, r3, r2
 801c5fa:	009b      	lsls	r3, r3, #2
 801c5fc:	1eea      	subs	r2, r5, #3
 801c5fe:	4296      	cmp	r6, r2
 801c600:	bf38      	it	cc
 801c602:	2300      	movcc	r3, #0
 801c604:	4423      	add	r3, r4
 801c606:	e015      	b.n	801c634 <rshift+0x68>
 801c608:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801c60c:	f1c1 0820 	rsb	r8, r1, #32
 801c610:	40cf      	lsrs	r7, r1
 801c612:	f105 0e04 	add.w	lr, r5, #4
 801c616:	46a1      	mov	r9, r4
 801c618:	4576      	cmp	r6, lr
 801c61a:	46f4      	mov	ip, lr
 801c61c:	d815      	bhi.n	801c64a <rshift+0x7e>
 801c61e:	1a9a      	subs	r2, r3, r2
 801c620:	0092      	lsls	r2, r2, #2
 801c622:	3a04      	subs	r2, #4
 801c624:	3501      	adds	r5, #1
 801c626:	42ae      	cmp	r6, r5
 801c628:	bf38      	it	cc
 801c62a:	2200      	movcc	r2, #0
 801c62c:	18a3      	adds	r3, r4, r2
 801c62e:	50a7      	str	r7, [r4, r2]
 801c630:	b107      	cbz	r7, 801c634 <rshift+0x68>
 801c632:	3304      	adds	r3, #4
 801c634:	1b1a      	subs	r2, r3, r4
 801c636:	42a3      	cmp	r3, r4
 801c638:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801c63c:	bf08      	it	eq
 801c63e:	2300      	moveq	r3, #0
 801c640:	6102      	str	r2, [r0, #16]
 801c642:	bf08      	it	eq
 801c644:	6143      	streq	r3, [r0, #20]
 801c646:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801c64a:	f8dc c000 	ldr.w	ip, [ip]
 801c64e:	fa0c fc08 	lsl.w	ip, ip, r8
 801c652:	ea4c 0707 	orr.w	r7, ip, r7
 801c656:	f849 7b04 	str.w	r7, [r9], #4
 801c65a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801c65e:	40cf      	lsrs	r7, r1
 801c660:	e7da      	b.n	801c618 <rshift+0x4c>
 801c662:	f851 cb04 	ldr.w	ip, [r1], #4
 801c666:	f847 cf04 	str.w	ip, [r7, #4]!
 801c66a:	e7c3      	b.n	801c5f4 <rshift+0x28>
 801c66c:	4623      	mov	r3, r4
 801c66e:	e7e1      	b.n	801c634 <rshift+0x68>

0801c670 <__hexdig_fun>:
 801c670:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801c674:	2b09      	cmp	r3, #9
 801c676:	d802      	bhi.n	801c67e <__hexdig_fun+0xe>
 801c678:	3820      	subs	r0, #32
 801c67a:	b2c0      	uxtb	r0, r0
 801c67c:	4770      	bx	lr
 801c67e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801c682:	2b05      	cmp	r3, #5
 801c684:	d801      	bhi.n	801c68a <__hexdig_fun+0x1a>
 801c686:	3847      	subs	r0, #71	@ 0x47
 801c688:	e7f7      	b.n	801c67a <__hexdig_fun+0xa>
 801c68a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801c68e:	2b05      	cmp	r3, #5
 801c690:	d801      	bhi.n	801c696 <__hexdig_fun+0x26>
 801c692:	3827      	subs	r0, #39	@ 0x27
 801c694:	e7f1      	b.n	801c67a <__hexdig_fun+0xa>
 801c696:	2000      	movs	r0, #0
 801c698:	4770      	bx	lr
	...

0801c69c <__gethex>:
 801c69c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c6a0:	b085      	sub	sp, #20
 801c6a2:	468a      	mov	sl, r1
 801c6a4:	9302      	str	r3, [sp, #8]
 801c6a6:	680b      	ldr	r3, [r1, #0]
 801c6a8:	9001      	str	r0, [sp, #4]
 801c6aa:	4690      	mov	r8, r2
 801c6ac:	1c9c      	adds	r4, r3, #2
 801c6ae:	46a1      	mov	r9, r4
 801c6b0:	f814 0b01 	ldrb.w	r0, [r4], #1
 801c6b4:	2830      	cmp	r0, #48	@ 0x30
 801c6b6:	d0fa      	beq.n	801c6ae <__gethex+0x12>
 801c6b8:	eba9 0303 	sub.w	r3, r9, r3
 801c6bc:	f1a3 0b02 	sub.w	fp, r3, #2
 801c6c0:	f7ff ffd6 	bl	801c670 <__hexdig_fun>
 801c6c4:	4605      	mov	r5, r0
 801c6c6:	2800      	cmp	r0, #0
 801c6c8:	d168      	bne.n	801c79c <__gethex+0x100>
 801c6ca:	49a0      	ldr	r1, [pc, #640]	@ (801c94c <__gethex+0x2b0>)
 801c6cc:	2201      	movs	r2, #1
 801c6ce:	4648      	mov	r0, r9
 801c6d0:	f7fe ff97 	bl	801b602 <strncmp>
 801c6d4:	4607      	mov	r7, r0
 801c6d6:	2800      	cmp	r0, #0
 801c6d8:	d167      	bne.n	801c7aa <__gethex+0x10e>
 801c6da:	f899 0001 	ldrb.w	r0, [r9, #1]
 801c6de:	4626      	mov	r6, r4
 801c6e0:	f7ff ffc6 	bl	801c670 <__hexdig_fun>
 801c6e4:	2800      	cmp	r0, #0
 801c6e6:	d062      	beq.n	801c7ae <__gethex+0x112>
 801c6e8:	4623      	mov	r3, r4
 801c6ea:	7818      	ldrb	r0, [r3, #0]
 801c6ec:	2830      	cmp	r0, #48	@ 0x30
 801c6ee:	4699      	mov	r9, r3
 801c6f0:	f103 0301 	add.w	r3, r3, #1
 801c6f4:	d0f9      	beq.n	801c6ea <__gethex+0x4e>
 801c6f6:	f7ff ffbb 	bl	801c670 <__hexdig_fun>
 801c6fa:	fab0 f580 	clz	r5, r0
 801c6fe:	096d      	lsrs	r5, r5, #5
 801c700:	f04f 0b01 	mov.w	fp, #1
 801c704:	464a      	mov	r2, r9
 801c706:	4616      	mov	r6, r2
 801c708:	3201      	adds	r2, #1
 801c70a:	7830      	ldrb	r0, [r6, #0]
 801c70c:	f7ff ffb0 	bl	801c670 <__hexdig_fun>
 801c710:	2800      	cmp	r0, #0
 801c712:	d1f8      	bne.n	801c706 <__gethex+0x6a>
 801c714:	498d      	ldr	r1, [pc, #564]	@ (801c94c <__gethex+0x2b0>)
 801c716:	2201      	movs	r2, #1
 801c718:	4630      	mov	r0, r6
 801c71a:	f7fe ff72 	bl	801b602 <strncmp>
 801c71e:	2800      	cmp	r0, #0
 801c720:	d13f      	bne.n	801c7a2 <__gethex+0x106>
 801c722:	b944      	cbnz	r4, 801c736 <__gethex+0x9a>
 801c724:	1c74      	adds	r4, r6, #1
 801c726:	4622      	mov	r2, r4
 801c728:	4616      	mov	r6, r2
 801c72a:	3201      	adds	r2, #1
 801c72c:	7830      	ldrb	r0, [r6, #0]
 801c72e:	f7ff ff9f 	bl	801c670 <__hexdig_fun>
 801c732:	2800      	cmp	r0, #0
 801c734:	d1f8      	bne.n	801c728 <__gethex+0x8c>
 801c736:	1ba4      	subs	r4, r4, r6
 801c738:	00a7      	lsls	r7, r4, #2
 801c73a:	7833      	ldrb	r3, [r6, #0]
 801c73c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 801c740:	2b50      	cmp	r3, #80	@ 0x50
 801c742:	d13e      	bne.n	801c7c2 <__gethex+0x126>
 801c744:	7873      	ldrb	r3, [r6, #1]
 801c746:	2b2b      	cmp	r3, #43	@ 0x2b
 801c748:	d033      	beq.n	801c7b2 <__gethex+0x116>
 801c74a:	2b2d      	cmp	r3, #45	@ 0x2d
 801c74c:	d034      	beq.n	801c7b8 <__gethex+0x11c>
 801c74e:	1c71      	adds	r1, r6, #1
 801c750:	2400      	movs	r4, #0
 801c752:	7808      	ldrb	r0, [r1, #0]
 801c754:	f7ff ff8c 	bl	801c670 <__hexdig_fun>
 801c758:	1e43      	subs	r3, r0, #1
 801c75a:	b2db      	uxtb	r3, r3
 801c75c:	2b18      	cmp	r3, #24
 801c75e:	d830      	bhi.n	801c7c2 <__gethex+0x126>
 801c760:	f1a0 0210 	sub.w	r2, r0, #16
 801c764:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801c768:	f7ff ff82 	bl	801c670 <__hexdig_fun>
 801c76c:	f100 3cff 	add.w	ip, r0, #4294967295
 801c770:	fa5f fc8c 	uxtb.w	ip, ip
 801c774:	f1bc 0f18 	cmp.w	ip, #24
 801c778:	f04f 030a 	mov.w	r3, #10
 801c77c:	d91e      	bls.n	801c7bc <__gethex+0x120>
 801c77e:	b104      	cbz	r4, 801c782 <__gethex+0xe6>
 801c780:	4252      	negs	r2, r2
 801c782:	4417      	add	r7, r2
 801c784:	f8ca 1000 	str.w	r1, [sl]
 801c788:	b1ed      	cbz	r5, 801c7c6 <__gethex+0x12a>
 801c78a:	f1bb 0f00 	cmp.w	fp, #0
 801c78e:	bf0c      	ite	eq
 801c790:	2506      	moveq	r5, #6
 801c792:	2500      	movne	r5, #0
 801c794:	4628      	mov	r0, r5
 801c796:	b005      	add	sp, #20
 801c798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c79c:	2500      	movs	r5, #0
 801c79e:	462c      	mov	r4, r5
 801c7a0:	e7b0      	b.n	801c704 <__gethex+0x68>
 801c7a2:	2c00      	cmp	r4, #0
 801c7a4:	d1c7      	bne.n	801c736 <__gethex+0x9a>
 801c7a6:	4627      	mov	r7, r4
 801c7a8:	e7c7      	b.n	801c73a <__gethex+0x9e>
 801c7aa:	464e      	mov	r6, r9
 801c7ac:	462f      	mov	r7, r5
 801c7ae:	2501      	movs	r5, #1
 801c7b0:	e7c3      	b.n	801c73a <__gethex+0x9e>
 801c7b2:	2400      	movs	r4, #0
 801c7b4:	1cb1      	adds	r1, r6, #2
 801c7b6:	e7cc      	b.n	801c752 <__gethex+0xb6>
 801c7b8:	2401      	movs	r4, #1
 801c7ba:	e7fb      	b.n	801c7b4 <__gethex+0x118>
 801c7bc:	fb03 0002 	mla	r0, r3, r2, r0
 801c7c0:	e7ce      	b.n	801c760 <__gethex+0xc4>
 801c7c2:	4631      	mov	r1, r6
 801c7c4:	e7de      	b.n	801c784 <__gethex+0xe8>
 801c7c6:	eba6 0309 	sub.w	r3, r6, r9
 801c7ca:	3b01      	subs	r3, #1
 801c7cc:	4629      	mov	r1, r5
 801c7ce:	2b07      	cmp	r3, #7
 801c7d0:	dc0a      	bgt.n	801c7e8 <__gethex+0x14c>
 801c7d2:	9801      	ldr	r0, [sp, #4]
 801c7d4:	f000 fa46 	bl	801cc64 <_Balloc>
 801c7d8:	4604      	mov	r4, r0
 801c7da:	b940      	cbnz	r0, 801c7ee <__gethex+0x152>
 801c7dc:	4b5c      	ldr	r3, [pc, #368]	@ (801c950 <__gethex+0x2b4>)
 801c7de:	4602      	mov	r2, r0
 801c7e0:	21e4      	movs	r1, #228	@ 0xe4
 801c7e2:	485c      	ldr	r0, [pc, #368]	@ (801c954 <__gethex+0x2b8>)
 801c7e4:	f7ff f83e 	bl	801b864 <__assert_func>
 801c7e8:	3101      	adds	r1, #1
 801c7ea:	105b      	asrs	r3, r3, #1
 801c7ec:	e7ef      	b.n	801c7ce <__gethex+0x132>
 801c7ee:	f100 0a14 	add.w	sl, r0, #20
 801c7f2:	2300      	movs	r3, #0
 801c7f4:	4655      	mov	r5, sl
 801c7f6:	469b      	mov	fp, r3
 801c7f8:	45b1      	cmp	r9, r6
 801c7fa:	d337      	bcc.n	801c86c <__gethex+0x1d0>
 801c7fc:	f845 bb04 	str.w	fp, [r5], #4
 801c800:	eba5 050a 	sub.w	r5, r5, sl
 801c804:	10ad      	asrs	r5, r5, #2
 801c806:	6125      	str	r5, [r4, #16]
 801c808:	4658      	mov	r0, fp
 801c80a:	f000 fb1d 	bl	801ce48 <__hi0bits>
 801c80e:	016d      	lsls	r5, r5, #5
 801c810:	f8d8 6000 	ldr.w	r6, [r8]
 801c814:	1a2d      	subs	r5, r5, r0
 801c816:	42b5      	cmp	r5, r6
 801c818:	dd54      	ble.n	801c8c4 <__gethex+0x228>
 801c81a:	1bad      	subs	r5, r5, r6
 801c81c:	4629      	mov	r1, r5
 801c81e:	4620      	mov	r0, r4
 801c820:	f000 feb1 	bl	801d586 <__any_on>
 801c824:	4681      	mov	r9, r0
 801c826:	b178      	cbz	r0, 801c848 <__gethex+0x1ac>
 801c828:	1e6b      	subs	r3, r5, #1
 801c82a:	1159      	asrs	r1, r3, #5
 801c82c:	f003 021f 	and.w	r2, r3, #31
 801c830:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801c834:	f04f 0901 	mov.w	r9, #1
 801c838:	fa09 f202 	lsl.w	r2, r9, r2
 801c83c:	420a      	tst	r2, r1
 801c83e:	d003      	beq.n	801c848 <__gethex+0x1ac>
 801c840:	454b      	cmp	r3, r9
 801c842:	dc36      	bgt.n	801c8b2 <__gethex+0x216>
 801c844:	f04f 0902 	mov.w	r9, #2
 801c848:	4629      	mov	r1, r5
 801c84a:	4620      	mov	r0, r4
 801c84c:	f7ff febe 	bl	801c5cc <rshift>
 801c850:	442f      	add	r7, r5
 801c852:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801c856:	42bb      	cmp	r3, r7
 801c858:	da42      	bge.n	801c8e0 <__gethex+0x244>
 801c85a:	9801      	ldr	r0, [sp, #4]
 801c85c:	4621      	mov	r1, r4
 801c85e:	f000 fa41 	bl	801cce4 <_Bfree>
 801c862:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801c864:	2300      	movs	r3, #0
 801c866:	6013      	str	r3, [r2, #0]
 801c868:	25a3      	movs	r5, #163	@ 0xa3
 801c86a:	e793      	b.n	801c794 <__gethex+0xf8>
 801c86c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 801c870:	2a2e      	cmp	r2, #46	@ 0x2e
 801c872:	d012      	beq.n	801c89a <__gethex+0x1fe>
 801c874:	2b20      	cmp	r3, #32
 801c876:	d104      	bne.n	801c882 <__gethex+0x1e6>
 801c878:	f845 bb04 	str.w	fp, [r5], #4
 801c87c:	f04f 0b00 	mov.w	fp, #0
 801c880:	465b      	mov	r3, fp
 801c882:	7830      	ldrb	r0, [r6, #0]
 801c884:	9303      	str	r3, [sp, #12]
 801c886:	f7ff fef3 	bl	801c670 <__hexdig_fun>
 801c88a:	9b03      	ldr	r3, [sp, #12]
 801c88c:	f000 000f 	and.w	r0, r0, #15
 801c890:	4098      	lsls	r0, r3
 801c892:	ea4b 0b00 	orr.w	fp, fp, r0
 801c896:	3304      	adds	r3, #4
 801c898:	e7ae      	b.n	801c7f8 <__gethex+0x15c>
 801c89a:	45b1      	cmp	r9, r6
 801c89c:	d8ea      	bhi.n	801c874 <__gethex+0x1d8>
 801c89e:	492b      	ldr	r1, [pc, #172]	@ (801c94c <__gethex+0x2b0>)
 801c8a0:	9303      	str	r3, [sp, #12]
 801c8a2:	2201      	movs	r2, #1
 801c8a4:	4630      	mov	r0, r6
 801c8a6:	f7fe feac 	bl	801b602 <strncmp>
 801c8aa:	9b03      	ldr	r3, [sp, #12]
 801c8ac:	2800      	cmp	r0, #0
 801c8ae:	d1e1      	bne.n	801c874 <__gethex+0x1d8>
 801c8b0:	e7a2      	b.n	801c7f8 <__gethex+0x15c>
 801c8b2:	1ea9      	subs	r1, r5, #2
 801c8b4:	4620      	mov	r0, r4
 801c8b6:	f000 fe66 	bl	801d586 <__any_on>
 801c8ba:	2800      	cmp	r0, #0
 801c8bc:	d0c2      	beq.n	801c844 <__gethex+0x1a8>
 801c8be:	f04f 0903 	mov.w	r9, #3
 801c8c2:	e7c1      	b.n	801c848 <__gethex+0x1ac>
 801c8c4:	da09      	bge.n	801c8da <__gethex+0x23e>
 801c8c6:	1b75      	subs	r5, r6, r5
 801c8c8:	4621      	mov	r1, r4
 801c8ca:	9801      	ldr	r0, [sp, #4]
 801c8cc:	462a      	mov	r2, r5
 801c8ce:	f000 fc21 	bl	801d114 <__lshift>
 801c8d2:	1b7f      	subs	r7, r7, r5
 801c8d4:	4604      	mov	r4, r0
 801c8d6:	f100 0a14 	add.w	sl, r0, #20
 801c8da:	f04f 0900 	mov.w	r9, #0
 801c8de:	e7b8      	b.n	801c852 <__gethex+0x1b6>
 801c8e0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801c8e4:	42bd      	cmp	r5, r7
 801c8e6:	dd6f      	ble.n	801c9c8 <__gethex+0x32c>
 801c8e8:	1bed      	subs	r5, r5, r7
 801c8ea:	42ae      	cmp	r6, r5
 801c8ec:	dc34      	bgt.n	801c958 <__gethex+0x2bc>
 801c8ee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801c8f2:	2b02      	cmp	r3, #2
 801c8f4:	d022      	beq.n	801c93c <__gethex+0x2a0>
 801c8f6:	2b03      	cmp	r3, #3
 801c8f8:	d024      	beq.n	801c944 <__gethex+0x2a8>
 801c8fa:	2b01      	cmp	r3, #1
 801c8fc:	d115      	bne.n	801c92a <__gethex+0x28e>
 801c8fe:	42ae      	cmp	r6, r5
 801c900:	d113      	bne.n	801c92a <__gethex+0x28e>
 801c902:	2e01      	cmp	r6, #1
 801c904:	d10b      	bne.n	801c91e <__gethex+0x282>
 801c906:	9a02      	ldr	r2, [sp, #8]
 801c908:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801c90c:	6013      	str	r3, [r2, #0]
 801c90e:	2301      	movs	r3, #1
 801c910:	6123      	str	r3, [r4, #16]
 801c912:	f8ca 3000 	str.w	r3, [sl]
 801c916:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801c918:	2562      	movs	r5, #98	@ 0x62
 801c91a:	601c      	str	r4, [r3, #0]
 801c91c:	e73a      	b.n	801c794 <__gethex+0xf8>
 801c91e:	1e71      	subs	r1, r6, #1
 801c920:	4620      	mov	r0, r4
 801c922:	f000 fe30 	bl	801d586 <__any_on>
 801c926:	2800      	cmp	r0, #0
 801c928:	d1ed      	bne.n	801c906 <__gethex+0x26a>
 801c92a:	9801      	ldr	r0, [sp, #4]
 801c92c:	4621      	mov	r1, r4
 801c92e:	f000 f9d9 	bl	801cce4 <_Bfree>
 801c932:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801c934:	2300      	movs	r3, #0
 801c936:	6013      	str	r3, [r2, #0]
 801c938:	2550      	movs	r5, #80	@ 0x50
 801c93a:	e72b      	b.n	801c794 <__gethex+0xf8>
 801c93c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801c93e:	2b00      	cmp	r3, #0
 801c940:	d1f3      	bne.n	801c92a <__gethex+0x28e>
 801c942:	e7e0      	b.n	801c906 <__gethex+0x26a>
 801c944:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801c946:	2b00      	cmp	r3, #0
 801c948:	d1dd      	bne.n	801c906 <__gethex+0x26a>
 801c94a:	e7ee      	b.n	801c92a <__gethex+0x28e>
 801c94c:	080223ac 	.word	0x080223ac
 801c950:	08022654 	.word	0x08022654
 801c954:	08022665 	.word	0x08022665
 801c958:	1e6f      	subs	r7, r5, #1
 801c95a:	f1b9 0f00 	cmp.w	r9, #0
 801c95e:	d130      	bne.n	801c9c2 <__gethex+0x326>
 801c960:	b127      	cbz	r7, 801c96c <__gethex+0x2d0>
 801c962:	4639      	mov	r1, r7
 801c964:	4620      	mov	r0, r4
 801c966:	f000 fe0e 	bl	801d586 <__any_on>
 801c96a:	4681      	mov	r9, r0
 801c96c:	117a      	asrs	r2, r7, #5
 801c96e:	2301      	movs	r3, #1
 801c970:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801c974:	f007 071f 	and.w	r7, r7, #31
 801c978:	40bb      	lsls	r3, r7
 801c97a:	4213      	tst	r3, r2
 801c97c:	4629      	mov	r1, r5
 801c97e:	4620      	mov	r0, r4
 801c980:	bf18      	it	ne
 801c982:	f049 0902 	orrne.w	r9, r9, #2
 801c986:	f7ff fe21 	bl	801c5cc <rshift>
 801c98a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801c98e:	1b76      	subs	r6, r6, r5
 801c990:	2502      	movs	r5, #2
 801c992:	f1b9 0f00 	cmp.w	r9, #0
 801c996:	d047      	beq.n	801ca28 <__gethex+0x38c>
 801c998:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801c99c:	2b02      	cmp	r3, #2
 801c99e:	d015      	beq.n	801c9cc <__gethex+0x330>
 801c9a0:	2b03      	cmp	r3, #3
 801c9a2:	d017      	beq.n	801c9d4 <__gethex+0x338>
 801c9a4:	2b01      	cmp	r3, #1
 801c9a6:	d109      	bne.n	801c9bc <__gethex+0x320>
 801c9a8:	f019 0f02 	tst.w	r9, #2
 801c9ac:	d006      	beq.n	801c9bc <__gethex+0x320>
 801c9ae:	f8da 3000 	ldr.w	r3, [sl]
 801c9b2:	ea49 0903 	orr.w	r9, r9, r3
 801c9b6:	f019 0f01 	tst.w	r9, #1
 801c9ba:	d10e      	bne.n	801c9da <__gethex+0x33e>
 801c9bc:	f045 0510 	orr.w	r5, r5, #16
 801c9c0:	e032      	b.n	801ca28 <__gethex+0x38c>
 801c9c2:	f04f 0901 	mov.w	r9, #1
 801c9c6:	e7d1      	b.n	801c96c <__gethex+0x2d0>
 801c9c8:	2501      	movs	r5, #1
 801c9ca:	e7e2      	b.n	801c992 <__gethex+0x2f6>
 801c9cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801c9ce:	f1c3 0301 	rsb	r3, r3, #1
 801c9d2:	930f      	str	r3, [sp, #60]	@ 0x3c
 801c9d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801c9d6:	2b00      	cmp	r3, #0
 801c9d8:	d0f0      	beq.n	801c9bc <__gethex+0x320>
 801c9da:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801c9de:	f104 0314 	add.w	r3, r4, #20
 801c9e2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801c9e6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801c9ea:	f04f 0c00 	mov.w	ip, #0
 801c9ee:	4618      	mov	r0, r3
 801c9f0:	f853 2b04 	ldr.w	r2, [r3], #4
 801c9f4:	f1b2 3fff 	cmp.w	r2, #4294967295
 801c9f8:	d01b      	beq.n	801ca32 <__gethex+0x396>
 801c9fa:	3201      	adds	r2, #1
 801c9fc:	6002      	str	r2, [r0, #0]
 801c9fe:	2d02      	cmp	r5, #2
 801ca00:	f104 0314 	add.w	r3, r4, #20
 801ca04:	d13c      	bne.n	801ca80 <__gethex+0x3e4>
 801ca06:	f8d8 2000 	ldr.w	r2, [r8]
 801ca0a:	3a01      	subs	r2, #1
 801ca0c:	42b2      	cmp	r2, r6
 801ca0e:	d109      	bne.n	801ca24 <__gethex+0x388>
 801ca10:	1171      	asrs	r1, r6, #5
 801ca12:	2201      	movs	r2, #1
 801ca14:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801ca18:	f006 061f 	and.w	r6, r6, #31
 801ca1c:	fa02 f606 	lsl.w	r6, r2, r6
 801ca20:	421e      	tst	r6, r3
 801ca22:	d13a      	bne.n	801ca9a <__gethex+0x3fe>
 801ca24:	f045 0520 	orr.w	r5, r5, #32
 801ca28:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801ca2a:	601c      	str	r4, [r3, #0]
 801ca2c:	9b02      	ldr	r3, [sp, #8]
 801ca2e:	601f      	str	r7, [r3, #0]
 801ca30:	e6b0      	b.n	801c794 <__gethex+0xf8>
 801ca32:	4299      	cmp	r1, r3
 801ca34:	f843 cc04 	str.w	ip, [r3, #-4]
 801ca38:	d8d9      	bhi.n	801c9ee <__gethex+0x352>
 801ca3a:	68a3      	ldr	r3, [r4, #8]
 801ca3c:	459b      	cmp	fp, r3
 801ca3e:	db17      	blt.n	801ca70 <__gethex+0x3d4>
 801ca40:	6861      	ldr	r1, [r4, #4]
 801ca42:	9801      	ldr	r0, [sp, #4]
 801ca44:	3101      	adds	r1, #1
 801ca46:	f000 f90d 	bl	801cc64 <_Balloc>
 801ca4a:	4681      	mov	r9, r0
 801ca4c:	b918      	cbnz	r0, 801ca56 <__gethex+0x3ba>
 801ca4e:	4b1a      	ldr	r3, [pc, #104]	@ (801cab8 <__gethex+0x41c>)
 801ca50:	4602      	mov	r2, r0
 801ca52:	2184      	movs	r1, #132	@ 0x84
 801ca54:	e6c5      	b.n	801c7e2 <__gethex+0x146>
 801ca56:	6922      	ldr	r2, [r4, #16]
 801ca58:	3202      	adds	r2, #2
 801ca5a:	f104 010c 	add.w	r1, r4, #12
 801ca5e:	0092      	lsls	r2, r2, #2
 801ca60:	300c      	adds	r0, #12
 801ca62:	f7fe fee2 	bl	801b82a <memcpy>
 801ca66:	4621      	mov	r1, r4
 801ca68:	9801      	ldr	r0, [sp, #4]
 801ca6a:	f000 f93b 	bl	801cce4 <_Bfree>
 801ca6e:	464c      	mov	r4, r9
 801ca70:	6923      	ldr	r3, [r4, #16]
 801ca72:	1c5a      	adds	r2, r3, #1
 801ca74:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801ca78:	6122      	str	r2, [r4, #16]
 801ca7a:	2201      	movs	r2, #1
 801ca7c:	615a      	str	r2, [r3, #20]
 801ca7e:	e7be      	b.n	801c9fe <__gethex+0x362>
 801ca80:	6922      	ldr	r2, [r4, #16]
 801ca82:	455a      	cmp	r2, fp
 801ca84:	dd0b      	ble.n	801ca9e <__gethex+0x402>
 801ca86:	2101      	movs	r1, #1
 801ca88:	4620      	mov	r0, r4
 801ca8a:	f7ff fd9f 	bl	801c5cc <rshift>
 801ca8e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801ca92:	3701      	adds	r7, #1
 801ca94:	42bb      	cmp	r3, r7
 801ca96:	f6ff aee0 	blt.w	801c85a <__gethex+0x1be>
 801ca9a:	2501      	movs	r5, #1
 801ca9c:	e7c2      	b.n	801ca24 <__gethex+0x388>
 801ca9e:	f016 061f 	ands.w	r6, r6, #31
 801caa2:	d0fa      	beq.n	801ca9a <__gethex+0x3fe>
 801caa4:	4453      	add	r3, sl
 801caa6:	f1c6 0620 	rsb	r6, r6, #32
 801caaa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801caae:	f000 f9cb 	bl	801ce48 <__hi0bits>
 801cab2:	42b0      	cmp	r0, r6
 801cab4:	dbe7      	blt.n	801ca86 <__gethex+0x3ea>
 801cab6:	e7f0      	b.n	801ca9a <__gethex+0x3fe>
 801cab8:	08022654 	.word	0x08022654

0801cabc <L_shift>:
 801cabc:	f1c2 0208 	rsb	r2, r2, #8
 801cac0:	0092      	lsls	r2, r2, #2
 801cac2:	b570      	push	{r4, r5, r6, lr}
 801cac4:	f1c2 0620 	rsb	r6, r2, #32
 801cac8:	6843      	ldr	r3, [r0, #4]
 801caca:	6804      	ldr	r4, [r0, #0]
 801cacc:	fa03 f506 	lsl.w	r5, r3, r6
 801cad0:	432c      	orrs	r4, r5
 801cad2:	40d3      	lsrs	r3, r2
 801cad4:	6004      	str	r4, [r0, #0]
 801cad6:	f840 3f04 	str.w	r3, [r0, #4]!
 801cada:	4288      	cmp	r0, r1
 801cadc:	d3f4      	bcc.n	801cac8 <L_shift+0xc>
 801cade:	bd70      	pop	{r4, r5, r6, pc}

0801cae0 <__match>:
 801cae0:	b530      	push	{r4, r5, lr}
 801cae2:	6803      	ldr	r3, [r0, #0]
 801cae4:	3301      	adds	r3, #1
 801cae6:	f811 4b01 	ldrb.w	r4, [r1], #1
 801caea:	b914      	cbnz	r4, 801caf2 <__match+0x12>
 801caec:	6003      	str	r3, [r0, #0]
 801caee:	2001      	movs	r0, #1
 801caf0:	bd30      	pop	{r4, r5, pc}
 801caf2:	f813 2b01 	ldrb.w	r2, [r3], #1
 801caf6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801cafa:	2d19      	cmp	r5, #25
 801cafc:	bf98      	it	ls
 801cafe:	3220      	addls	r2, #32
 801cb00:	42a2      	cmp	r2, r4
 801cb02:	d0f0      	beq.n	801cae6 <__match+0x6>
 801cb04:	2000      	movs	r0, #0
 801cb06:	e7f3      	b.n	801caf0 <__match+0x10>

0801cb08 <__hexnan>:
 801cb08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cb0c:	680b      	ldr	r3, [r1, #0]
 801cb0e:	6801      	ldr	r1, [r0, #0]
 801cb10:	115e      	asrs	r6, r3, #5
 801cb12:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801cb16:	f013 031f 	ands.w	r3, r3, #31
 801cb1a:	b087      	sub	sp, #28
 801cb1c:	bf18      	it	ne
 801cb1e:	3604      	addne	r6, #4
 801cb20:	2500      	movs	r5, #0
 801cb22:	1f37      	subs	r7, r6, #4
 801cb24:	4682      	mov	sl, r0
 801cb26:	4690      	mov	r8, r2
 801cb28:	9301      	str	r3, [sp, #4]
 801cb2a:	f846 5c04 	str.w	r5, [r6, #-4]
 801cb2e:	46b9      	mov	r9, r7
 801cb30:	463c      	mov	r4, r7
 801cb32:	9502      	str	r5, [sp, #8]
 801cb34:	46ab      	mov	fp, r5
 801cb36:	784a      	ldrb	r2, [r1, #1]
 801cb38:	1c4b      	adds	r3, r1, #1
 801cb3a:	9303      	str	r3, [sp, #12]
 801cb3c:	b342      	cbz	r2, 801cb90 <__hexnan+0x88>
 801cb3e:	4610      	mov	r0, r2
 801cb40:	9105      	str	r1, [sp, #20]
 801cb42:	9204      	str	r2, [sp, #16]
 801cb44:	f7ff fd94 	bl	801c670 <__hexdig_fun>
 801cb48:	2800      	cmp	r0, #0
 801cb4a:	d151      	bne.n	801cbf0 <__hexnan+0xe8>
 801cb4c:	9a04      	ldr	r2, [sp, #16]
 801cb4e:	9905      	ldr	r1, [sp, #20]
 801cb50:	2a20      	cmp	r2, #32
 801cb52:	d818      	bhi.n	801cb86 <__hexnan+0x7e>
 801cb54:	9b02      	ldr	r3, [sp, #8]
 801cb56:	459b      	cmp	fp, r3
 801cb58:	dd13      	ble.n	801cb82 <__hexnan+0x7a>
 801cb5a:	454c      	cmp	r4, r9
 801cb5c:	d206      	bcs.n	801cb6c <__hexnan+0x64>
 801cb5e:	2d07      	cmp	r5, #7
 801cb60:	dc04      	bgt.n	801cb6c <__hexnan+0x64>
 801cb62:	462a      	mov	r2, r5
 801cb64:	4649      	mov	r1, r9
 801cb66:	4620      	mov	r0, r4
 801cb68:	f7ff ffa8 	bl	801cabc <L_shift>
 801cb6c:	4544      	cmp	r4, r8
 801cb6e:	d952      	bls.n	801cc16 <__hexnan+0x10e>
 801cb70:	2300      	movs	r3, #0
 801cb72:	f1a4 0904 	sub.w	r9, r4, #4
 801cb76:	f844 3c04 	str.w	r3, [r4, #-4]
 801cb7a:	f8cd b008 	str.w	fp, [sp, #8]
 801cb7e:	464c      	mov	r4, r9
 801cb80:	461d      	mov	r5, r3
 801cb82:	9903      	ldr	r1, [sp, #12]
 801cb84:	e7d7      	b.n	801cb36 <__hexnan+0x2e>
 801cb86:	2a29      	cmp	r2, #41	@ 0x29
 801cb88:	d157      	bne.n	801cc3a <__hexnan+0x132>
 801cb8a:	3102      	adds	r1, #2
 801cb8c:	f8ca 1000 	str.w	r1, [sl]
 801cb90:	f1bb 0f00 	cmp.w	fp, #0
 801cb94:	d051      	beq.n	801cc3a <__hexnan+0x132>
 801cb96:	454c      	cmp	r4, r9
 801cb98:	d206      	bcs.n	801cba8 <__hexnan+0xa0>
 801cb9a:	2d07      	cmp	r5, #7
 801cb9c:	dc04      	bgt.n	801cba8 <__hexnan+0xa0>
 801cb9e:	462a      	mov	r2, r5
 801cba0:	4649      	mov	r1, r9
 801cba2:	4620      	mov	r0, r4
 801cba4:	f7ff ff8a 	bl	801cabc <L_shift>
 801cba8:	4544      	cmp	r4, r8
 801cbaa:	d936      	bls.n	801cc1a <__hexnan+0x112>
 801cbac:	f1a8 0204 	sub.w	r2, r8, #4
 801cbb0:	4623      	mov	r3, r4
 801cbb2:	f853 1b04 	ldr.w	r1, [r3], #4
 801cbb6:	f842 1f04 	str.w	r1, [r2, #4]!
 801cbba:	429f      	cmp	r7, r3
 801cbbc:	d2f9      	bcs.n	801cbb2 <__hexnan+0xaa>
 801cbbe:	1b3b      	subs	r3, r7, r4
 801cbc0:	f023 0303 	bic.w	r3, r3, #3
 801cbc4:	3304      	adds	r3, #4
 801cbc6:	3401      	adds	r4, #1
 801cbc8:	3e03      	subs	r6, #3
 801cbca:	42b4      	cmp	r4, r6
 801cbcc:	bf88      	it	hi
 801cbce:	2304      	movhi	r3, #4
 801cbd0:	4443      	add	r3, r8
 801cbd2:	2200      	movs	r2, #0
 801cbd4:	f843 2b04 	str.w	r2, [r3], #4
 801cbd8:	429f      	cmp	r7, r3
 801cbda:	d2fb      	bcs.n	801cbd4 <__hexnan+0xcc>
 801cbdc:	683b      	ldr	r3, [r7, #0]
 801cbde:	b91b      	cbnz	r3, 801cbe8 <__hexnan+0xe0>
 801cbe0:	4547      	cmp	r7, r8
 801cbe2:	d128      	bne.n	801cc36 <__hexnan+0x12e>
 801cbe4:	2301      	movs	r3, #1
 801cbe6:	603b      	str	r3, [r7, #0]
 801cbe8:	2005      	movs	r0, #5
 801cbea:	b007      	add	sp, #28
 801cbec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cbf0:	3501      	adds	r5, #1
 801cbf2:	2d08      	cmp	r5, #8
 801cbf4:	f10b 0b01 	add.w	fp, fp, #1
 801cbf8:	dd06      	ble.n	801cc08 <__hexnan+0x100>
 801cbfa:	4544      	cmp	r4, r8
 801cbfc:	d9c1      	bls.n	801cb82 <__hexnan+0x7a>
 801cbfe:	2300      	movs	r3, #0
 801cc00:	f844 3c04 	str.w	r3, [r4, #-4]
 801cc04:	2501      	movs	r5, #1
 801cc06:	3c04      	subs	r4, #4
 801cc08:	6822      	ldr	r2, [r4, #0]
 801cc0a:	f000 000f 	and.w	r0, r0, #15
 801cc0e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801cc12:	6020      	str	r0, [r4, #0]
 801cc14:	e7b5      	b.n	801cb82 <__hexnan+0x7a>
 801cc16:	2508      	movs	r5, #8
 801cc18:	e7b3      	b.n	801cb82 <__hexnan+0x7a>
 801cc1a:	9b01      	ldr	r3, [sp, #4]
 801cc1c:	2b00      	cmp	r3, #0
 801cc1e:	d0dd      	beq.n	801cbdc <__hexnan+0xd4>
 801cc20:	f1c3 0320 	rsb	r3, r3, #32
 801cc24:	f04f 32ff 	mov.w	r2, #4294967295
 801cc28:	40da      	lsrs	r2, r3
 801cc2a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801cc2e:	4013      	ands	r3, r2
 801cc30:	f846 3c04 	str.w	r3, [r6, #-4]
 801cc34:	e7d2      	b.n	801cbdc <__hexnan+0xd4>
 801cc36:	3f04      	subs	r7, #4
 801cc38:	e7d0      	b.n	801cbdc <__hexnan+0xd4>
 801cc3a:	2004      	movs	r0, #4
 801cc3c:	e7d5      	b.n	801cbea <__hexnan+0xe2>

0801cc3e <__ascii_mbtowc>:
 801cc3e:	b082      	sub	sp, #8
 801cc40:	b901      	cbnz	r1, 801cc44 <__ascii_mbtowc+0x6>
 801cc42:	a901      	add	r1, sp, #4
 801cc44:	b142      	cbz	r2, 801cc58 <__ascii_mbtowc+0x1a>
 801cc46:	b14b      	cbz	r3, 801cc5c <__ascii_mbtowc+0x1e>
 801cc48:	7813      	ldrb	r3, [r2, #0]
 801cc4a:	600b      	str	r3, [r1, #0]
 801cc4c:	7812      	ldrb	r2, [r2, #0]
 801cc4e:	1e10      	subs	r0, r2, #0
 801cc50:	bf18      	it	ne
 801cc52:	2001      	movne	r0, #1
 801cc54:	b002      	add	sp, #8
 801cc56:	4770      	bx	lr
 801cc58:	4610      	mov	r0, r2
 801cc5a:	e7fb      	b.n	801cc54 <__ascii_mbtowc+0x16>
 801cc5c:	f06f 0001 	mvn.w	r0, #1
 801cc60:	e7f8      	b.n	801cc54 <__ascii_mbtowc+0x16>
	...

0801cc64 <_Balloc>:
 801cc64:	b570      	push	{r4, r5, r6, lr}
 801cc66:	69c6      	ldr	r6, [r0, #28]
 801cc68:	4604      	mov	r4, r0
 801cc6a:	460d      	mov	r5, r1
 801cc6c:	b976      	cbnz	r6, 801cc8c <_Balloc+0x28>
 801cc6e:	2010      	movs	r0, #16
 801cc70:	f7fc fd4a 	bl	8019708 <malloc>
 801cc74:	4602      	mov	r2, r0
 801cc76:	61e0      	str	r0, [r4, #28]
 801cc78:	b920      	cbnz	r0, 801cc84 <_Balloc+0x20>
 801cc7a:	4b18      	ldr	r3, [pc, #96]	@ (801ccdc <_Balloc+0x78>)
 801cc7c:	4818      	ldr	r0, [pc, #96]	@ (801cce0 <_Balloc+0x7c>)
 801cc7e:	216b      	movs	r1, #107	@ 0x6b
 801cc80:	f7fe fdf0 	bl	801b864 <__assert_func>
 801cc84:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801cc88:	6006      	str	r6, [r0, #0]
 801cc8a:	60c6      	str	r6, [r0, #12]
 801cc8c:	69e6      	ldr	r6, [r4, #28]
 801cc8e:	68f3      	ldr	r3, [r6, #12]
 801cc90:	b183      	cbz	r3, 801ccb4 <_Balloc+0x50>
 801cc92:	69e3      	ldr	r3, [r4, #28]
 801cc94:	68db      	ldr	r3, [r3, #12]
 801cc96:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801cc9a:	b9b8      	cbnz	r0, 801cccc <_Balloc+0x68>
 801cc9c:	2101      	movs	r1, #1
 801cc9e:	fa01 f605 	lsl.w	r6, r1, r5
 801cca2:	1d72      	adds	r2, r6, #5
 801cca4:	0092      	lsls	r2, r2, #2
 801cca6:	4620      	mov	r0, r4
 801cca8:	f001 f8a7 	bl	801ddfa <_calloc_r>
 801ccac:	b160      	cbz	r0, 801ccc8 <_Balloc+0x64>
 801ccae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801ccb2:	e00e      	b.n	801ccd2 <_Balloc+0x6e>
 801ccb4:	2221      	movs	r2, #33	@ 0x21
 801ccb6:	2104      	movs	r1, #4
 801ccb8:	4620      	mov	r0, r4
 801ccba:	f001 f89e 	bl	801ddfa <_calloc_r>
 801ccbe:	69e3      	ldr	r3, [r4, #28]
 801ccc0:	60f0      	str	r0, [r6, #12]
 801ccc2:	68db      	ldr	r3, [r3, #12]
 801ccc4:	2b00      	cmp	r3, #0
 801ccc6:	d1e4      	bne.n	801cc92 <_Balloc+0x2e>
 801ccc8:	2000      	movs	r0, #0
 801ccca:	bd70      	pop	{r4, r5, r6, pc}
 801cccc:	6802      	ldr	r2, [r0, #0]
 801ccce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801ccd2:	2300      	movs	r3, #0
 801ccd4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801ccd8:	e7f7      	b.n	801ccca <_Balloc+0x66>
 801ccda:	bf00      	nop
 801ccdc:	0802253a 	.word	0x0802253a
 801cce0:	080226c5 	.word	0x080226c5

0801cce4 <_Bfree>:
 801cce4:	b570      	push	{r4, r5, r6, lr}
 801cce6:	69c6      	ldr	r6, [r0, #28]
 801cce8:	4605      	mov	r5, r0
 801ccea:	460c      	mov	r4, r1
 801ccec:	b976      	cbnz	r6, 801cd0c <_Bfree+0x28>
 801ccee:	2010      	movs	r0, #16
 801ccf0:	f7fc fd0a 	bl	8019708 <malloc>
 801ccf4:	4602      	mov	r2, r0
 801ccf6:	61e8      	str	r0, [r5, #28]
 801ccf8:	b920      	cbnz	r0, 801cd04 <_Bfree+0x20>
 801ccfa:	4b09      	ldr	r3, [pc, #36]	@ (801cd20 <_Bfree+0x3c>)
 801ccfc:	4809      	ldr	r0, [pc, #36]	@ (801cd24 <_Bfree+0x40>)
 801ccfe:	218f      	movs	r1, #143	@ 0x8f
 801cd00:	f7fe fdb0 	bl	801b864 <__assert_func>
 801cd04:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801cd08:	6006      	str	r6, [r0, #0]
 801cd0a:	60c6      	str	r6, [r0, #12]
 801cd0c:	b13c      	cbz	r4, 801cd1e <_Bfree+0x3a>
 801cd0e:	69eb      	ldr	r3, [r5, #28]
 801cd10:	6862      	ldr	r2, [r4, #4]
 801cd12:	68db      	ldr	r3, [r3, #12]
 801cd14:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801cd18:	6021      	str	r1, [r4, #0]
 801cd1a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801cd1e:	bd70      	pop	{r4, r5, r6, pc}
 801cd20:	0802253a 	.word	0x0802253a
 801cd24:	080226c5 	.word	0x080226c5

0801cd28 <__multadd>:
 801cd28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801cd2c:	690d      	ldr	r5, [r1, #16]
 801cd2e:	4607      	mov	r7, r0
 801cd30:	460c      	mov	r4, r1
 801cd32:	461e      	mov	r6, r3
 801cd34:	f101 0c14 	add.w	ip, r1, #20
 801cd38:	2000      	movs	r0, #0
 801cd3a:	f8dc 3000 	ldr.w	r3, [ip]
 801cd3e:	b299      	uxth	r1, r3
 801cd40:	fb02 6101 	mla	r1, r2, r1, r6
 801cd44:	0c1e      	lsrs	r6, r3, #16
 801cd46:	0c0b      	lsrs	r3, r1, #16
 801cd48:	fb02 3306 	mla	r3, r2, r6, r3
 801cd4c:	b289      	uxth	r1, r1
 801cd4e:	3001      	adds	r0, #1
 801cd50:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801cd54:	4285      	cmp	r5, r0
 801cd56:	f84c 1b04 	str.w	r1, [ip], #4
 801cd5a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801cd5e:	dcec      	bgt.n	801cd3a <__multadd+0x12>
 801cd60:	b30e      	cbz	r6, 801cda6 <__multadd+0x7e>
 801cd62:	68a3      	ldr	r3, [r4, #8]
 801cd64:	42ab      	cmp	r3, r5
 801cd66:	dc19      	bgt.n	801cd9c <__multadd+0x74>
 801cd68:	6861      	ldr	r1, [r4, #4]
 801cd6a:	4638      	mov	r0, r7
 801cd6c:	3101      	adds	r1, #1
 801cd6e:	f7ff ff79 	bl	801cc64 <_Balloc>
 801cd72:	4680      	mov	r8, r0
 801cd74:	b928      	cbnz	r0, 801cd82 <__multadd+0x5a>
 801cd76:	4602      	mov	r2, r0
 801cd78:	4b0c      	ldr	r3, [pc, #48]	@ (801cdac <__multadd+0x84>)
 801cd7a:	480d      	ldr	r0, [pc, #52]	@ (801cdb0 <__multadd+0x88>)
 801cd7c:	21ba      	movs	r1, #186	@ 0xba
 801cd7e:	f7fe fd71 	bl	801b864 <__assert_func>
 801cd82:	6922      	ldr	r2, [r4, #16]
 801cd84:	3202      	adds	r2, #2
 801cd86:	f104 010c 	add.w	r1, r4, #12
 801cd8a:	0092      	lsls	r2, r2, #2
 801cd8c:	300c      	adds	r0, #12
 801cd8e:	f7fe fd4c 	bl	801b82a <memcpy>
 801cd92:	4621      	mov	r1, r4
 801cd94:	4638      	mov	r0, r7
 801cd96:	f7ff ffa5 	bl	801cce4 <_Bfree>
 801cd9a:	4644      	mov	r4, r8
 801cd9c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801cda0:	3501      	adds	r5, #1
 801cda2:	615e      	str	r6, [r3, #20]
 801cda4:	6125      	str	r5, [r4, #16]
 801cda6:	4620      	mov	r0, r4
 801cda8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801cdac:	08022654 	.word	0x08022654
 801cdb0:	080226c5 	.word	0x080226c5

0801cdb4 <__s2b>:
 801cdb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801cdb8:	460c      	mov	r4, r1
 801cdba:	4615      	mov	r5, r2
 801cdbc:	461f      	mov	r7, r3
 801cdbe:	2209      	movs	r2, #9
 801cdc0:	3308      	adds	r3, #8
 801cdc2:	4606      	mov	r6, r0
 801cdc4:	fb93 f3f2 	sdiv	r3, r3, r2
 801cdc8:	2100      	movs	r1, #0
 801cdca:	2201      	movs	r2, #1
 801cdcc:	429a      	cmp	r2, r3
 801cdce:	db09      	blt.n	801cde4 <__s2b+0x30>
 801cdd0:	4630      	mov	r0, r6
 801cdd2:	f7ff ff47 	bl	801cc64 <_Balloc>
 801cdd6:	b940      	cbnz	r0, 801cdea <__s2b+0x36>
 801cdd8:	4602      	mov	r2, r0
 801cdda:	4b19      	ldr	r3, [pc, #100]	@ (801ce40 <__s2b+0x8c>)
 801cddc:	4819      	ldr	r0, [pc, #100]	@ (801ce44 <__s2b+0x90>)
 801cdde:	21d3      	movs	r1, #211	@ 0xd3
 801cde0:	f7fe fd40 	bl	801b864 <__assert_func>
 801cde4:	0052      	lsls	r2, r2, #1
 801cde6:	3101      	adds	r1, #1
 801cde8:	e7f0      	b.n	801cdcc <__s2b+0x18>
 801cdea:	9b08      	ldr	r3, [sp, #32]
 801cdec:	6143      	str	r3, [r0, #20]
 801cdee:	2d09      	cmp	r5, #9
 801cdf0:	f04f 0301 	mov.w	r3, #1
 801cdf4:	6103      	str	r3, [r0, #16]
 801cdf6:	dd16      	ble.n	801ce26 <__s2b+0x72>
 801cdf8:	f104 0909 	add.w	r9, r4, #9
 801cdfc:	46c8      	mov	r8, r9
 801cdfe:	442c      	add	r4, r5
 801ce00:	f818 3b01 	ldrb.w	r3, [r8], #1
 801ce04:	4601      	mov	r1, r0
 801ce06:	3b30      	subs	r3, #48	@ 0x30
 801ce08:	220a      	movs	r2, #10
 801ce0a:	4630      	mov	r0, r6
 801ce0c:	f7ff ff8c 	bl	801cd28 <__multadd>
 801ce10:	45a0      	cmp	r8, r4
 801ce12:	d1f5      	bne.n	801ce00 <__s2b+0x4c>
 801ce14:	f1a5 0408 	sub.w	r4, r5, #8
 801ce18:	444c      	add	r4, r9
 801ce1a:	1b2d      	subs	r5, r5, r4
 801ce1c:	1963      	adds	r3, r4, r5
 801ce1e:	42bb      	cmp	r3, r7
 801ce20:	db04      	blt.n	801ce2c <__s2b+0x78>
 801ce22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ce26:	340a      	adds	r4, #10
 801ce28:	2509      	movs	r5, #9
 801ce2a:	e7f6      	b.n	801ce1a <__s2b+0x66>
 801ce2c:	f814 3b01 	ldrb.w	r3, [r4], #1
 801ce30:	4601      	mov	r1, r0
 801ce32:	3b30      	subs	r3, #48	@ 0x30
 801ce34:	220a      	movs	r2, #10
 801ce36:	4630      	mov	r0, r6
 801ce38:	f7ff ff76 	bl	801cd28 <__multadd>
 801ce3c:	e7ee      	b.n	801ce1c <__s2b+0x68>
 801ce3e:	bf00      	nop
 801ce40:	08022654 	.word	0x08022654
 801ce44:	080226c5 	.word	0x080226c5

0801ce48 <__hi0bits>:
 801ce48:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801ce4c:	4603      	mov	r3, r0
 801ce4e:	bf36      	itet	cc
 801ce50:	0403      	lslcc	r3, r0, #16
 801ce52:	2000      	movcs	r0, #0
 801ce54:	2010      	movcc	r0, #16
 801ce56:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801ce5a:	bf3c      	itt	cc
 801ce5c:	021b      	lslcc	r3, r3, #8
 801ce5e:	3008      	addcc	r0, #8
 801ce60:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801ce64:	bf3c      	itt	cc
 801ce66:	011b      	lslcc	r3, r3, #4
 801ce68:	3004      	addcc	r0, #4
 801ce6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801ce6e:	bf3c      	itt	cc
 801ce70:	009b      	lslcc	r3, r3, #2
 801ce72:	3002      	addcc	r0, #2
 801ce74:	2b00      	cmp	r3, #0
 801ce76:	db05      	blt.n	801ce84 <__hi0bits+0x3c>
 801ce78:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801ce7c:	f100 0001 	add.w	r0, r0, #1
 801ce80:	bf08      	it	eq
 801ce82:	2020      	moveq	r0, #32
 801ce84:	4770      	bx	lr

0801ce86 <__lo0bits>:
 801ce86:	6803      	ldr	r3, [r0, #0]
 801ce88:	4602      	mov	r2, r0
 801ce8a:	f013 0007 	ands.w	r0, r3, #7
 801ce8e:	d00b      	beq.n	801cea8 <__lo0bits+0x22>
 801ce90:	07d9      	lsls	r1, r3, #31
 801ce92:	d421      	bmi.n	801ced8 <__lo0bits+0x52>
 801ce94:	0798      	lsls	r0, r3, #30
 801ce96:	bf49      	itett	mi
 801ce98:	085b      	lsrmi	r3, r3, #1
 801ce9a:	089b      	lsrpl	r3, r3, #2
 801ce9c:	2001      	movmi	r0, #1
 801ce9e:	6013      	strmi	r3, [r2, #0]
 801cea0:	bf5c      	itt	pl
 801cea2:	6013      	strpl	r3, [r2, #0]
 801cea4:	2002      	movpl	r0, #2
 801cea6:	4770      	bx	lr
 801cea8:	b299      	uxth	r1, r3
 801ceaa:	b909      	cbnz	r1, 801ceb0 <__lo0bits+0x2a>
 801ceac:	0c1b      	lsrs	r3, r3, #16
 801ceae:	2010      	movs	r0, #16
 801ceb0:	b2d9      	uxtb	r1, r3
 801ceb2:	b909      	cbnz	r1, 801ceb8 <__lo0bits+0x32>
 801ceb4:	3008      	adds	r0, #8
 801ceb6:	0a1b      	lsrs	r3, r3, #8
 801ceb8:	0719      	lsls	r1, r3, #28
 801ceba:	bf04      	itt	eq
 801cebc:	091b      	lsreq	r3, r3, #4
 801cebe:	3004      	addeq	r0, #4
 801cec0:	0799      	lsls	r1, r3, #30
 801cec2:	bf04      	itt	eq
 801cec4:	089b      	lsreq	r3, r3, #2
 801cec6:	3002      	addeq	r0, #2
 801cec8:	07d9      	lsls	r1, r3, #31
 801ceca:	d403      	bmi.n	801ced4 <__lo0bits+0x4e>
 801cecc:	085b      	lsrs	r3, r3, #1
 801cece:	f100 0001 	add.w	r0, r0, #1
 801ced2:	d003      	beq.n	801cedc <__lo0bits+0x56>
 801ced4:	6013      	str	r3, [r2, #0]
 801ced6:	4770      	bx	lr
 801ced8:	2000      	movs	r0, #0
 801ceda:	4770      	bx	lr
 801cedc:	2020      	movs	r0, #32
 801cede:	4770      	bx	lr

0801cee0 <__i2b>:
 801cee0:	b510      	push	{r4, lr}
 801cee2:	460c      	mov	r4, r1
 801cee4:	2101      	movs	r1, #1
 801cee6:	f7ff febd 	bl	801cc64 <_Balloc>
 801ceea:	4602      	mov	r2, r0
 801ceec:	b928      	cbnz	r0, 801cefa <__i2b+0x1a>
 801ceee:	4b05      	ldr	r3, [pc, #20]	@ (801cf04 <__i2b+0x24>)
 801cef0:	4805      	ldr	r0, [pc, #20]	@ (801cf08 <__i2b+0x28>)
 801cef2:	f240 1145 	movw	r1, #325	@ 0x145
 801cef6:	f7fe fcb5 	bl	801b864 <__assert_func>
 801cefa:	2301      	movs	r3, #1
 801cefc:	6144      	str	r4, [r0, #20]
 801cefe:	6103      	str	r3, [r0, #16]
 801cf00:	bd10      	pop	{r4, pc}
 801cf02:	bf00      	nop
 801cf04:	08022654 	.word	0x08022654
 801cf08:	080226c5 	.word	0x080226c5

0801cf0c <__multiply>:
 801cf0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cf10:	4614      	mov	r4, r2
 801cf12:	690a      	ldr	r2, [r1, #16]
 801cf14:	6923      	ldr	r3, [r4, #16]
 801cf16:	429a      	cmp	r2, r3
 801cf18:	bfa8      	it	ge
 801cf1a:	4623      	movge	r3, r4
 801cf1c:	460f      	mov	r7, r1
 801cf1e:	bfa4      	itt	ge
 801cf20:	460c      	movge	r4, r1
 801cf22:	461f      	movge	r7, r3
 801cf24:	f8d4 a010 	ldr.w	sl, [r4, #16]
 801cf28:	f8d7 9010 	ldr.w	r9, [r7, #16]
 801cf2c:	68a3      	ldr	r3, [r4, #8]
 801cf2e:	6861      	ldr	r1, [r4, #4]
 801cf30:	eb0a 0609 	add.w	r6, sl, r9
 801cf34:	42b3      	cmp	r3, r6
 801cf36:	b085      	sub	sp, #20
 801cf38:	bfb8      	it	lt
 801cf3a:	3101      	addlt	r1, #1
 801cf3c:	f7ff fe92 	bl	801cc64 <_Balloc>
 801cf40:	b930      	cbnz	r0, 801cf50 <__multiply+0x44>
 801cf42:	4602      	mov	r2, r0
 801cf44:	4b44      	ldr	r3, [pc, #272]	@ (801d058 <__multiply+0x14c>)
 801cf46:	4845      	ldr	r0, [pc, #276]	@ (801d05c <__multiply+0x150>)
 801cf48:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801cf4c:	f7fe fc8a 	bl	801b864 <__assert_func>
 801cf50:	f100 0514 	add.w	r5, r0, #20
 801cf54:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801cf58:	462b      	mov	r3, r5
 801cf5a:	2200      	movs	r2, #0
 801cf5c:	4543      	cmp	r3, r8
 801cf5e:	d321      	bcc.n	801cfa4 <__multiply+0x98>
 801cf60:	f107 0114 	add.w	r1, r7, #20
 801cf64:	f104 0214 	add.w	r2, r4, #20
 801cf68:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 801cf6c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 801cf70:	9302      	str	r3, [sp, #8]
 801cf72:	1b13      	subs	r3, r2, r4
 801cf74:	3b15      	subs	r3, #21
 801cf76:	f023 0303 	bic.w	r3, r3, #3
 801cf7a:	3304      	adds	r3, #4
 801cf7c:	f104 0715 	add.w	r7, r4, #21
 801cf80:	42ba      	cmp	r2, r7
 801cf82:	bf38      	it	cc
 801cf84:	2304      	movcc	r3, #4
 801cf86:	9301      	str	r3, [sp, #4]
 801cf88:	9b02      	ldr	r3, [sp, #8]
 801cf8a:	9103      	str	r1, [sp, #12]
 801cf8c:	428b      	cmp	r3, r1
 801cf8e:	d80c      	bhi.n	801cfaa <__multiply+0x9e>
 801cf90:	2e00      	cmp	r6, #0
 801cf92:	dd03      	ble.n	801cf9c <__multiply+0x90>
 801cf94:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801cf98:	2b00      	cmp	r3, #0
 801cf9a:	d05b      	beq.n	801d054 <__multiply+0x148>
 801cf9c:	6106      	str	r6, [r0, #16]
 801cf9e:	b005      	add	sp, #20
 801cfa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cfa4:	f843 2b04 	str.w	r2, [r3], #4
 801cfa8:	e7d8      	b.n	801cf5c <__multiply+0x50>
 801cfaa:	f8b1 a000 	ldrh.w	sl, [r1]
 801cfae:	f1ba 0f00 	cmp.w	sl, #0
 801cfb2:	d024      	beq.n	801cffe <__multiply+0xf2>
 801cfb4:	f104 0e14 	add.w	lr, r4, #20
 801cfb8:	46a9      	mov	r9, r5
 801cfba:	f04f 0c00 	mov.w	ip, #0
 801cfbe:	f85e 7b04 	ldr.w	r7, [lr], #4
 801cfc2:	f8d9 3000 	ldr.w	r3, [r9]
 801cfc6:	fa1f fb87 	uxth.w	fp, r7
 801cfca:	b29b      	uxth	r3, r3
 801cfcc:	fb0a 330b 	mla	r3, sl, fp, r3
 801cfd0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 801cfd4:	f8d9 7000 	ldr.w	r7, [r9]
 801cfd8:	4463      	add	r3, ip
 801cfda:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801cfde:	fb0a c70b 	mla	r7, sl, fp, ip
 801cfe2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801cfe6:	b29b      	uxth	r3, r3
 801cfe8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801cfec:	4572      	cmp	r2, lr
 801cfee:	f849 3b04 	str.w	r3, [r9], #4
 801cff2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801cff6:	d8e2      	bhi.n	801cfbe <__multiply+0xb2>
 801cff8:	9b01      	ldr	r3, [sp, #4]
 801cffa:	f845 c003 	str.w	ip, [r5, r3]
 801cffe:	9b03      	ldr	r3, [sp, #12]
 801d000:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801d004:	3104      	adds	r1, #4
 801d006:	f1b9 0f00 	cmp.w	r9, #0
 801d00a:	d021      	beq.n	801d050 <__multiply+0x144>
 801d00c:	682b      	ldr	r3, [r5, #0]
 801d00e:	f104 0c14 	add.w	ip, r4, #20
 801d012:	46ae      	mov	lr, r5
 801d014:	f04f 0a00 	mov.w	sl, #0
 801d018:	f8bc b000 	ldrh.w	fp, [ip]
 801d01c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 801d020:	fb09 770b 	mla	r7, r9, fp, r7
 801d024:	4457      	add	r7, sl
 801d026:	b29b      	uxth	r3, r3
 801d028:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801d02c:	f84e 3b04 	str.w	r3, [lr], #4
 801d030:	f85c 3b04 	ldr.w	r3, [ip], #4
 801d034:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801d038:	f8be 3000 	ldrh.w	r3, [lr]
 801d03c:	fb09 330a 	mla	r3, r9, sl, r3
 801d040:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 801d044:	4562      	cmp	r2, ip
 801d046:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801d04a:	d8e5      	bhi.n	801d018 <__multiply+0x10c>
 801d04c:	9f01      	ldr	r7, [sp, #4]
 801d04e:	51eb      	str	r3, [r5, r7]
 801d050:	3504      	adds	r5, #4
 801d052:	e799      	b.n	801cf88 <__multiply+0x7c>
 801d054:	3e01      	subs	r6, #1
 801d056:	e79b      	b.n	801cf90 <__multiply+0x84>
 801d058:	08022654 	.word	0x08022654
 801d05c:	080226c5 	.word	0x080226c5

0801d060 <__pow5mult>:
 801d060:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d064:	4615      	mov	r5, r2
 801d066:	f012 0203 	ands.w	r2, r2, #3
 801d06a:	4607      	mov	r7, r0
 801d06c:	460e      	mov	r6, r1
 801d06e:	d007      	beq.n	801d080 <__pow5mult+0x20>
 801d070:	4c25      	ldr	r4, [pc, #148]	@ (801d108 <__pow5mult+0xa8>)
 801d072:	3a01      	subs	r2, #1
 801d074:	2300      	movs	r3, #0
 801d076:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801d07a:	f7ff fe55 	bl	801cd28 <__multadd>
 801d07e:	4606      	mov	r6, r0
 801d080:	10ad      	asrs	r5, r5, #2
 801d082:	d03d      	beq.n	801d100 <__pow5mult+0xa0>
 801d084:	69fc      	ldr	r4, [r7, #28]
 801d086:	b97c      	cbnz	r4, 801d0a8 <__pow5mult+0x48>
 801d088:	2010      	movs	r0, #16
 801d08a:	f7fc fb3d 	bl	8019708 <malloc>
 801d08e:	4602      	mov	r2, r0
 801d090:	61f8      	str	r0, [r7, #28]
 801d092:	b928      	cbnz	r0, 801d0a0 <__pow5mult+0x40>
 801d094:	4b1d      	ldr	r3, [pc, #116]	@ (801d10c <__pow5mult+0xac>)
 801d096:	481e      	ldr	r0, [pc, #120]	@ (801d110 <__pow5mult+0xb0>)
 801d098:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801d09c:	f7fe fbe2 	bl	801b864 <__assert_func>
 801d0a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801d0a4:	6004      	str	r4, [r0, #0]
 801d0a6:	60c4      	str	r4, [r0, #12]
 801d0a8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801d0ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801d0b0:	b94c      	cbnz	r4, 801d0c6 <__pow5mult+0x66>
 801d0b2:	f240 2171 	movw	r1, #625	@ 0x271
 801d0b6:	4638      	mov	r0, r7
 801d0b8:	f7ff ff12 	bl	801cee0 <__i2b>
 801d0bc:	2300      	movs	r3, #0
 801d0be:	f8c8 0008 	str.w	r0, [r8, #8]
 801d0c2:	4604      	mov	r4, r0
 801d0c4:	6003      	str	r3, [r0, #0]
 801d0c6:	f04f 0900 	mov.w	r9, #0
 801d0ca:	07eb      	lsls	r3, r5, #31
 801d0cc:	d50a      	bpl.n	801d0e4 <__pow5mult+0x84>
 801d0ce:	4631      	mov	r1, r6
 801d0d0:	4622      	mov	r2, r4
 801d0d2:	4638      	mov	r0, r7
 801d0d4:	f7ff ff1a 	bl	801cf0c <__multiply>
 801d0d8:	4631      	mov	r1, r6
 801d0da:	4680      	mov	r8, r0
 801d0dc:	4638      	mov	r0, r7
 801d0de:	f7ff fe01 	bl	801cce4 <_Bfree>
 801d0e2:	4646      	mov	r6, r8
 801d0e4:	106d      	asrs	r5, r5, #1
 801d0e6:	d00b      	beq.n	801d100 <__pow5mult+0xa0>
 801d0e8:	6820      	ldr	r0, [r4, #0]
 801d0ea:	b938      	cbnz	r0, 801d0fc <__pow5mult+0x9c>
 801d0ec:	4622      	mov	r2, r4
 801d0ee:	4621      	mov	r1, r4
 801d0f0:	4638      	mov	r0, r7
 801d0f2:	f7ff ff0b 	bl	801cf0c <__multiply>
 801d0f6:	6020      	str	r0, [r4, #0]
 801d0f8:	f8c0 9000 	str.w	r9, [r0]
 801d0fc:	4604      	mov	r4, r0
 801d0fe:	e7e4      	b.n	801d0ca <__pow5mult+0x6a>
 801d100:	4630      	mov	r0, r6
 801d102:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d106:	bf00      	nop
 801d108:	08022720 	.word	0x08022720
 801d10c:	0802253a 	.word	0x0802253a
 801d110:	080226c5 	.word	0x080226c5

0801d114 <__lshift>:
 801d114:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d118:	460c      	mov	r4, r1
 801d11a:	6849      	ldr	r1, [r1, #4]
 801d11c:	6923      	ldr	r3, [r4, #16]
 801d11e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801d122:	68a3      	ldr	r3, [r4, #8]
 801d124:	4607      	mov	r7, r0
 801d126:	4691      	mov	r9, r2
 801d128:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801d12c:	f108 0601 	add.w	r6, r8, #1
 801d130:	42b3      	cmp	r3, r6
 801d132:	db0b      	blt.n	801d14c <__lshift+0x38>
 801d134:	4638      	mov	r0, r7
 801d136:	f7ff fd95 	bl	801cc64 <_Balloc>
 801d13a:	4605      	mov	r5, r0
 801d13c:	b948      	cbnz	r0, 801d152 <__lshift+0x3e>
 801d13e:	4602      	mov	r2, r0
 801d140:	4b28      	ldr	r3, [pc, #160]	@ (801d1e4 <__lshift+0xd0>)
 801d142:	4829      	ldr	r0, [pc, #164]	@ (801d1e8 <__lshift+0xd4>)
 801d144:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801d148:	f7fe fb8c 	bl	801b864 <__assert_func>
 801d14c:	3101      	adds	r1, #1
 801d14e:	005b      	lsls	r3, r3, #1
 801d150:	e7ee      	b.n	801d130 <__lshift+0x1c>
 801d152:	2300      	movs	r3, #0
 801d154:	f100 0114 	add.w	r1, r0, #20
 801d158:	f100 0210 	add.w	r2, r0, #16
 801d15c:	4618      	mov	r0, r3
 801d15e:	4553      	cmp	r3, sl
 801d160:	db33      	blt.n	801d1ca <__lshift+0xb6>
 801d162:	6920      	ldr	r0, [r4, #16]
 801d164:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801d168:	f104 0314 	add.w	r3, r4, #20
 801d16c:	f019 091f 	ands.w	r9, r9, #31
 801d170:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801d174:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801d178:	d02b      	beq.n	801d1d2 <__lshift+0xbe>
 801d17a:	f1c9 0e20 	rsb	lr, r9, #32
 801d17e:	468a      	mov	sl, r1
 801d180:	2200      	movs	r2, #0
 801d182:	6818      	ldr	r0, [r3, #0]
 801d184:	fa00 f009 	lsl.w	r0, r0, r9
 801d188:	4310      	orrs	r0, r2
 801d18a:	f84a 0b04 	str.w	r0, [sl], #4
 801d18e:	f853 2b04 	ldr.w	r2, [r3], #4
 801d192:	459c      	cmp	ip, r3
 801d194:	fa22 f20e 	lsr.w	r2, r2, lr
 801d198:	d8f3      	bhi.n	801d182 <__lshift+0x6e>
 801d19a:	ebac 0304 	sub.w	r3, ip, r4
 801d19e:	3b15      	subs	r3, #21
 801d1a0:	f023 0303 	bic.w	r3, r3, #3
 801d1a4:	3304      	adds	r3, #4
 801d1a6:	f104 0015 	add.w	r0, r4, #21
 801d1aa:	4584      	cmp	ip, r0
 801d1ac:	bf38      	it	cc
 801d1ae:	2304      	movcc	r3, #4
 801d1b0:	50ca      	str	r2, [r1, r3]
 801d1b2:	b10a      	cbz	r2, 801d1b8 <__lshift+0xa4>
 801d1b4:	f108 0602 	add.w	r6, r8, #2
 801d1b8:	3e01      	subs	r6, #1
 801d1ba:	4638      	mov	r0, r7
 801d1bc:	612e      	str	r6, [r5, #16]
 801d1be:	4621      	mov	r1, r4
 801d1c0:	f7ff fd90 	bl	801cce4 <_Bfree>
 801d1c4:	4628      	mov	r0, r5
 801d1c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d1ca:	f842 0f04 	str.w	r0, [r2, #4]!
 801d1ce:	3301      	adds	r3, #1
 801d1d0:	e7c5      	b.n	801d15e <__lshift+0x4a>
 801d1d2:	3904      	subs	r1, #4
 801d1d4:	f853 2b04 	ldr.w	r2, [r3], #4
 801d1d8:	f841 2f04 	str.w	r2, [r1, #4]!
 801d1dc:	459c      	cmp	ip, r3
 801d1de:	d8f9      	bhi.n	801d1d4 <__lshift+0xc0>
 801d1e0:	e7ea      	b.n	801d1b8 <__lshift+0xa4>
 801d1e2:	bf00      	nop
 801d1e4:	08022654 	.word	0x08022654
 801d1e8:	080226c5 	.word	0x080226c5

0801d1ec <__mcmp>:
 801d1ec:	690a      	ldr	r2, [r1, #16]
 801d1ee:	4603      	mov	r3, r0
 801d1f0:	6900      	ldr	r0, [r0, #16]
 801d1f2:	1a80      	subs	r0, r0, r2
 801d1f4:	b530      	push	{r4, r5, lr}
 801d1f6:	d10e      	bne.n	801d216 <__mcmp+0x2a>
 801d1f8:	3314      	adds	r3, #20
 801d1fa:	3114      	adds	r1, #20
 801d1fc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801d200:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801d204:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801d208:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801d20c:	4295      	cmp	r5, r2
 801d20e:	d003      	beq.n	801d218 <__mcmp+0x2c>
 801d210:	d205      	bcs.n	801d21e <__mcmp+0x32>
 801d212:	f04f 30ff 	mov.w	r0, #4294967295
 801d216:	bd30      	pop	{r4, r5, pc}
 801d218:	42a3      	cmp	r3, r4
 801d21a:	d3f3      	bcc.n	801d204 <__mcmp+0x18>
 801d21c:	e7fb      	b.n	801d216 <__mcmp+0x2a>
 801d21e:	2001      	movs	r0, #1
 801d220:	e7f9      	b.n	801d216 <__mcmp+0x2a>
	...

0801d224 <__mdiff>:
 801d224:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d228:	4689      	mov	r9, r1
 801d22a:	4606      	mov	r6, r0
 801d22c:	4611      	mov	r1, r2
 801d22e:	4648      	mov	r0, r9
 801d230:	4614      	mov	r4, r2
 801d232:	f7ff ffdb 	bl	801d1ec <__mcmp>
 801d236:	1e05      	subs	r5, r0, #0
 801d238:	d112      	bne.n	801d260 <__mdiff+0x3c>
 801d23a:	4629      	mov	r1, r5
 801d23c:	4630      	mov	r0, r6
 801d23e:	f7ff fd11 	bl	801cc64 <_Balloc>
 801d242:	4602      	mov	r2, r0
 801d244:	b928      	cbnz	r0, 801d252 <__mdiff+0x2e>
 801d246:	4b3f      	ldr	r3, [pc, #252]	@ (801d344 <__mdiff+0x120>)
 801d248:	f240 2137 	movw	r1, #567	@ 0x237
 801d24c:	483e      	ldr	r0, [pc, #248]	@ (801d348 <__mdiff+0x124>)
 801d24e:	f7fe fb09 	bl	801b864 <__assert_func>
 801d252:	2301      	movs	r3, #1
 801d254:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801d258:	4610      	mov	r0, r2
 801d25a:	b003      	add	sp, #12
 801d25c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d260:	bfbc      	itt	lt
 801d262:	464b      	movlt	r3, r9
 801d264:	46a1      	movlt	r9, r4
 801d266:	4630      	mov	r0, r6
 801d268:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801d26c:	bfba      	itte	lt
 801d26e:	461c      	movlt	r4, r3
 801d270:	2501      	movlt	r5, #1
 801d272:	2500      	movge	r5, #0
 801d274:	f7ff fcf6 	bl	801cc64 <_Balloc>
 801d278:	4602      	mov	r2, r0
 801d27a:	b918      	cbnz	r0, 801d284 <__mdiff+0x60>
 801d27c:	4b31      	ldr	r3, [pc, #196]	@ (801d344 <__mdiff+0x120>)
 801d27e:	f240 2145 	movw	r1, #581	@ 0x245
 801d282:	e7e3      	b.n	801d24c <__mdiff+0x28>
 801d284:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801d288:	6926      	ldr	r6, [r4, #16]
 801d28a:	60c5      	str	r5, [r0, #12]
 801d28c:	f109 0310 	add.w	r3, r9, #16
 801d290:	f109 0514 	add.w	r5, r9, #20
 801d294:	f104 0e14 	add.w	lr, r4, #20
 801d298:	f100 0b14 	add.w	fp, r0, #20
 801d29c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801d2a0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801d2a4:	9301      	str	r3, [sp, #4]
 801d2a6:	46d9      	mov	r9, fp
 801d2a8:	f04f 0c00 	mov.w	ip, #0
 801d2ac:	9b01      	ldr	r3, [sp, #4]
 801d2ae:	f85e 0b04 	ldr.w	r0, [lr], #4
 801d2b2:	f853 af04 	ldr.w	sl, [r3, #4]!
 801d2b6:	9301      	str	r3, [sp, #4]
 801d2b8:	fa1f f38a 	uxth.w	r3, sl
 801d2bc:	4619      	mov	r1, r3
 801d2be:	b283      	uxth	r3, r0
 801d2c0:	1acb      	subs	r3, r1, r3
 801d2c2:	0c00      	lsrs	r0, r0, #16
 801d2c4:	4463      	add	r3, ip
 801d2c6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801d2ca:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801d2ce:	b29b      	uxth	r3, r3
 801d2d0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801d2d4:	4576      	cmp	r6, lr
 801d2d6:	f849 3b04 	str.w	r3, [r9], #4
 801d2da:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801d2de:	d8e5      	bhi.n	801d2ac <__mdiff+0x88>
 801d2e0:	1b33      	subs	r3, r6, r4
 801d2e2:	3b15      	subs	r3, #21
 801d2e4:	f023 0303 	bic.w	r3, r3, #3
 801d2e8:	3415      	adds	r4, #21
 801d2ea:	3304      	adds	r3, #4
 801d2ec:	42a6      	cmp	r6, r4
 801d2ee:	bf38      	it	cc
 801d2f0:	2304      	movcc	r3, #4
 801d2f2:	441d      	add	r5, r3
 801d2f4:	445b      	add	r3, fp
 801d2f6:	461e      	mov	r6, r3
 801d2f8:	462c      	mov	r4, r5
 801d2fa:	4544      	cmp	r4, r8
 801d2fc:	d30e      	bcc.n	801d31c <__mdiff+0xf8>
 801d2fe:	f108 0103 	add.w	r1, r8, #3
 801d302:	1b49      	subs	r1, r1, r5
 801d304:	f021 0103 	bic.w	r1, r1, #3
 801d308:	3d03      	subs	r5, #3
 801d30a:	45a8      	cmp	r8, r5
 801d30c:	bf38      	it	cc
 801d30e:	2100      	movcc	r1, #0
 801d310:	440b      	add	r3, r1
 801d312:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801d316:	b191      	cbz	r1, 801d33e <__mdiff+0x11a>
 801d318:	6117      	str	r7, [r2, #16]
 801d31a:	e79d      	b.n	801d258 <__mdiff+0x34>
 801d31c:	f854 1b04 	ldr.w	r1, [r4], #4
 801d320:	46e6      	mov	lr, ip
 801d322:	0c08      	lsrs	r0, r1, #16
 801d324:	fa1c fc81 	uxtah	ip, ip, r1
 801d328:	4471      	add	r1, lr
 801d32a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801d32e:	b289      	uxth	r1, r1
 801d330:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801d334:	f846 1b04 	str.w	r1, [r6], #4
 801d338:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801d33c:	e7dd      	b.n	801d2fa <__mdiff+0xd6>
 801d33e:	3f01      	subs	r7, #1
 801d340:	e7e7      	b.n	801d312 <__mdiff+0xee>
 801d342:	bf00      	nop
 801d344:	08022654 	.word	0x08022654
 801d348:	080226c5 	.word	0x080226c5

0801d34c <__ulp>:
 801d34c:	b082      	sub	sp, #8
 801d34e:	ed8d 0b00 	vstr	d0, [sp]
 801d352:	9a01      	ldr	r2, [sp, #4]
 801d354:	4b0f      	ldr	r3, [pc, #60]	@ (801d394 <__ulp+0x48>)
 801d356:	4013      	ands	r3, r2
 801d358:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801d35c:	2b00      	cmp	r3, #0
 801d35e:	dc08      	bgt.n	801d372 <__ulp+0x26>
 801d360:	425b      	negs	r3, r3
 801d362:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801d366:	ea4f 5223 	mov.w	r2, r3, asr #20
 801d36a:	da04      	bge.n	801d376 <__ulp+0x2a>
 801d36c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801d370:	4113      	asrs	r3, r2
 801d372:	2200      	movs	r2, #0
 801d374:	e008      	b.n	801d388 <__ulp+0x3c>
 801d376:	f1a2 0314 	sub.w	r3, r2, #20
 801d37a:	2b1e      	cmp	r3, #30
 801d37c:	bfda      	itte	le
 801d37e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801d382:	40da      	lsrle	r2, r3
 801d384:	2201      	movgt	r2, #1
 801d386:	2300      	movs	r3, #0
 801d388:	4619      	mov	r1, r3
 801d38a:	4610      	mov	r0, r2
 801d38c:	ec41 0b10 	vmov	d0, r0, r1
 801d390:	b002      	add	sp, #8
 801d392:	4770      	bx	lr
 801d394:	7ff00000 	.word	0x7ff00000

0801d398 <__b2d>:
 801d398:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d39c:	6906      	ldr	r6, [r0, #16]
 801d39e:	f100 0814 	add.w	r8, r0, #20
 801d3a2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801d3a6:	1f37      	subs	r7, r6, #4
 801d3a8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801d3ac:	4610      	mov	r0, r2
 801d3ae:	f7ff fd4b 	bl	801ce48 <__hi0bits>
 801d3b2:	f1c0 0320 	rsb	r3, r0, #32
 801d3b6:	280a      	cmp	r0, #10
 801d3b8:	600b      	str	r3, [r1, #0]
 801d3ba:	491b      	ldr	r1, [pc, #108]	@ (801d428 <__b2d+0x90>)
 801d3bc:	dc15      	bgt.n	801d3ea <__b2d+0x52>
 801d3be:	f1c0 0c0b 	rsb	ip, r0, #11
 801d3c2:	fa22 f30c 	lsr.w	r3, r2, ip
 801d3c6:	45b8      	cmp	r8, r7
 801d3c8:	ea43 0501 	orr.w	r5, r3, r1
 801d3cc:	bf34      	ite	cc
 801d3ce:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801d3d2:	2300      	movcs	r3, #0
 801d3d4:	3015      	adds	r0, #21
 801d3d6:	fa02 f000 	lsl.w	r0, r2, r0
 801d3da:	fa23 f30c 	lsr.w	r3, r3, ip
 801d3de:	4303      	orrs	r3, r0
 801d3e0:	461c      	mov	r4, r3
 801d3e2:	ec45 4b10 	vmov	d0, r4, r5
 801d3e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d3ea:	45b8      	cmp	r8, r7
 801d3ec:	bf3a      	itte	cc
 801d3ee:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801d3f2:	f1a6 0708 	subcc.w	r7, r6, #8
 801d3f6:	2300      	movcs	r3, #0
 801d3f8:	380b      	subs	r0, #11
 801d3fa:	d012      	beq.n	801d422 <__b2d+0x8a>
 801d3fc:	f1c0 0120 	rsb	r1, r0, #32
 801d400:	fa23 f401 	lsr.w	r4, r3, r1
 801d404:	4082      	lsls	r2, r0
 801d406:	4322      	orrs	r2, r4
 801d408:	4547      	cmp	r7, r8
 801d40a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801d40e:	bf8c      	ite	hi
 801d410:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801d414:	2200      	movls	r2, #0
 801d416:	4083      	lsls	r3, r0
 801d418:	40ca      	lsrs	r2, r1
 801d41a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801d41e:	4313      	orrs	r3, r2
 801d420:	e7de      	b.n	801d3e0 <__b2d+0x48>
 801d422:	ea42 0501 	orr.w	r5, r2, r1
 801d426:	e7db      	b.n	801d3e0 <__b2d+0x48>
 801d428:	3ff00000 	.word	0x3ff00000

0801d42c <__d2b>:
 801d42c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801d430:	460f      	mov	r7, r1
 801d432:	2101      	movs	r1, #1
 801d434:	ec59 8b10 	vmov	r8, r9, d0
 801d438:	4616      	mov	r6, r2
 801d43a:	f7ff fc13 	bl	801cc64 <_Balloc>
 801d43e:	4604      	mov	r4, r0
 801d440:	b930      	cbnz	r0, 801d450 <__d2b+0x24>
 801d442:	4602      	mov	r2, r0
 801d444:	4b23      	ldr	r3, [pc, #140]	@ (801d4d4 <__d2b+0xa8>)
 801d446:	4824      	ldr	r0, [pc, #144]	@ (801d4d8 <__d2b+0xac>)
 801d448:	f240 310f 	movw	r1, #783	@ 0x30f
 801d44c:	f7fe fa0a 	bl	801b864 <__assert_func>
 801d450:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801d454:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801d458:	b10d      	cbz	r5, 801d45e <__d2b+0x32>
 801d45a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801d45e:	9301      	str	r3, [sp, #4]
 801d460:	f1b8 0300 	subs.w	r3, r8, #0
 801d464:	d023      	beq.n	801d4ae <__d2b+0x82>
 801d466:	4668      	mov	r0, sp
 801d468:	9300      	str	r3, [sp, #0]
 801d46a:	f7ff fd0c 	bl	801ce86 <__lo0bits>
 801d46e:	e9dd 1200 	ldrd	r1, r2, [sp]
 801d472:	b1d0      	cbz	r0, 801d4aa <__d2b+0x7e>
 801d474:	f1c0 0320 	rsb	r3, r0, #32
 801d478:	fa02 f303 	lsl.w	r3, r2, r3
 801d47c:	430b      	orrs	r3, r1
 801d47e:	40c2      	lsrs	r2, r0
 801d480:	6163      	str	r3, [r4, #20]
 801d482:	9201      	str	r2, [sp, #4]
 801d484:	9b01      	ldr	r3, [sp, #4]
 801d486:	61a3      	str	r3, [r4, #24]
 801d488:	2b00      	cmp	r3, #0
 801d48a:	bf0c      	ite	eq
 801d48c:	2201      	moveq	r2, #1
 801d48e:	2202      	movne	r2, #2
 801d490:	6122      	str	r2, [r4, #16]
 801d492:	b1a5      	cbz	r5, 801d4be <__d2b+0x92>
 801d494:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801d498:	4405      	add	r5, r0
 801d49a:	603d      	str	r5, [r7, #0]
 801d49c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801d4a0:	6030      	str	r0, [r6, #0]
 801d4a2:	4620      	mov	r0, r4
 801d4a4:	b003      	add	sp, #12
 801d4a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801d4aa:	6161      	str	r1, [r4, #20]
 801d4ac:	e7ea      	b.n	801d484 <__d2b+0x58>
 801d4ae:	a801      	add	r0, sp, #4
 801d4b0:	f7ff fce9 	bl	801ce86 <__lo0bits>
 801d4b4:	9b01      	ldr	r3, [sp, #4]
 801d4b6:	6163      	str	r3, [r4, #20]
 801d4b8:	3020      	adds	r0, #32
 801d4ba:	2201      	movs	r2, #1
 801d4bc:	e7e8      	b.n	801d490 <__d2b+0x64>
 801d4be:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801d4c2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801d4c6:	6038      	str	r0, [r7, #0]
 801d4c8:	6918      	ldr	r0, [r3, #16]
 801d4ca:	f7ff fcbd 	bl	801ce48 <__hi0bits>
 801d4ce:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801d4d2:	e7e5      	b.n	801d4a0 <__d2b+0x74>
 801d4d4:	08022654 	.word	0x08022654
 801d4d8:	080226c5 	.word	0x080226c5

0801d4dc <__ratio>:
 801d4dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d4e0:	b085      	sub	sp, #20
 801d4e2:	e9cd 1000 	strd	r1, r0, [sp]
 801d4e6:	a902      	add	r1, sp, #8
 801d4e8:	f7ff ff56 	bl	801d398 <__b2d>
 801d4ec:	9800      	ldr	r0, [sp, #0]
 801d4ee:	a903      	add	r1, sp, #12
 801d4f0:	ec55 4b10 	vmov	r4, r5, d0
 801d4f4:	f7ff ff50 	bl	801d398 <__b2d>
 801d4f8:	9b01      	ldr	r3, [sp, #4]
 801d4fa:	6919      	ldr	r1, [r3, #16]
 801d4fc:	9b00      	ldr	r3, [sp, #0]
 801d4fe:	691b      	ldr	r3, [r3, #16]
 801d500:	1ac9      	subs	r1, r1, r3
 801d502:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801d506:	1a9b      	subs	r3, r3, r2
 801d508:	ec5b ab10 	vmov	sl, fp, d0
 801d50c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 801d510:	2b00      	cmp	r3, #0
 801d512:	bfce      	itee	gt
 801d514:	462a      	movgt	r2, r5
 801d516:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801d51a:	465a      	movle	r2, fp
 801d51c:	462f      	mov	r7, r5
 801d51e:	46d9      	mov	r9, fp
 801d520:	bfcc      	ite	gt
 801d522:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801d526:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801d52a:	464b      	mov	r3, r9
 801d52c:	4652      	mov	r2, sl
 801d52e:	4620      	mov	r0, r4
 801d530:	4639      	mov	r1, r7
 801d532:	f7e3 f963 	bl	80007fc <__aeabi_ddiv>
 801d536:	ec41 0b10 	vmov	d0, r0, r1
 801d53a:	b005      	add	sp, #20
 801d53c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801d540 <__copybits>:
 801d540:	3901      	subs	r1, #1
 801d542:	b570      	push	{r4, r5, r6, lr}
 801d544:	1149      	asrs	r1, r1, #5
 801d546:	6914      	ldr	r4, [r2, #16]
 801d548:	3101      	adds	r1, #1
 801d54a:	f102 0314 	add.w	r3, r2, #20
 801d54e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801d552:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801d556:	1f05      	subs	r5, r0, #4
 801d558:	42a3      	cmp	r3, r4
 801d55a:	d30c      	bcc.n	801d576 <__copybits+0x36>
 801d55c:	1aa3      	subs	r3, r4, r2
 801d55e:	3b11      	subs	r3, #17
 801d560:	f023 0303 	bic.w	r3, r3, #3
 801d564:	3211      	adds	r2, #17
 801d566:	42a2      	cmp	r2, r4
 801d568:	bf88      	it	hi
 801d56a:	2300      	movhi	r3, #0
 801d56c:	4418      	add	r0, r3
 801d56e:	2300      	movs	r3, #0
 801d570:	4288      	cmp	r0, r1
 801d572:	d305      	bcc.n	801d580 <__copybits+0x40>
 801d574:	bd70      	pop	{r4, r5, r6, pc}
 801d576:	f853 6b04 	ldr.w	r6, [r3], #4
 801d57a:	f845 6f04 	str.w	r6, [r5, #4]!
 801d57e:	e7eb      	b.n	801d558 <__copybits+0x18>
 801d580:	f840 3b04 	str.w	r3, [r0], #4
 801d584:	e7f4      	b.n	801d570 <__copybits+0x30>

0801d586 <__any_on>:
 801d586:	f100 0214 	add.w	r2, r0, #20
 801d58a:	6900      	ldr	r0, [r0, #16]
 801d58c:	114b      	asrs	r3, r1, #5
 801d58e:	4298      	cmp	r0, r3
 801d590:	b510      	push	{r4, lr}
 801d592:	db11      	blt.n	801d5b8 <__any_on+0x32>
 801d594:	dd0a      	ble.n	801d5ac <__any_on+0x26>
 801d596:	f011 011f 	ands.w	r1, r1, #31
 801d59a:	d007      	beq.n	801d5ac <__any_on+0x26>
 801d59c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801d5a0:	fa24 f001 	lsr.w	r0, r4, r1
 801d5a4:	fa00 f101 	lsl.w	r1, r0, r1
 801d5a8:	428c      	cmp	r4, r1
 801d5aa:	d10b      	bne.n	801d5c4 <__any_on+0x3e>
 801d5ac:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801d5b0:	4293      	cmp	r3, r2
 801d5b2:	d803      	bhi.n	801d5bc <__any_on+0x36>
 801d5b4:	2000      	movs	r0, #0
 801d5b6:	bd10      	pop	{r4, pc}
 801d5b8:	4603      	mov	r3, r0
 801d5ba:	e7f7      	b.n	801d5ac <__any_on+0x26>
 801d5bc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801d5c0:	2900      	cmp	r1, #0
 801d5c2:	d0f5      	beq.n	801d5b0 <__any_on+0x2a>
 801d5c4:	2001      	movs	r0, #1
 801d5c6:	e7f6      	b.n	801d5b6 <__any_on+0x30>

0801d5c8 <__ascii_wctomb>:
 801d5c8:	4603      	mov	r3, r0
 801d5ca:	4608      	mov	r0, r1
 801d5cc:	b141      	cbz	r1, 801d5e0 <__ascii_wctomb+0x18>
 801d5ce:	2aff      	cmp	r2, #255	@ 0xff
 801d5d0:	d904      	bls.n	801d5dc <__ascii_wctomb+0x14>
 801d5d2:	228a      	movs	r2, #138	@ 0x8a
 801d5d4:	601a      	str	r2, [r3, #0]
 801d5d6:	f04f 30ff 	mov.w	r0, #4294967295
 801d5da:	4770      	bx	lr
 801d5dc:	700a      	strb	r2, [r1, #0]
 801d5de:	2001      	movs	r0, #1
 801d5e0:	4770      	bx	lr

0801d5e2 <__ssputs_r>:
 801d5e2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d5e6:	688e      	ldr	r6, [r1, #8]
 801d5e8:	461f      	mov	r7, r3
 801d5ea:	42be      	cmp	r6, r7
 801d5ec:	680b      	ldr	r3, [r1, #0]
 801d5ee:	4682      	mov	sl, r0
 801d5f0:	460c      	mov	r4, r1
 801d5f2:	4690      	mov	r8, r2
 801d5f4:	d82d      	bhi.n	801d652 <__ssputs_r+0x70>
 801d5f6:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801d5fa:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801d5fe:	d026      	beq.n	801d64e <__ssputs_r+0x6c>
 801d600:	6965      	ldr	r5, [r4, #20]
 801d602:	6909      	ldr	r1, [r1, #16]
 801d604:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801d608:	eba3 0901 	sub.w	r9, r3, r1
 801d60c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801d610:	1c7b      	adds	r3, r7, #1
 801d612:	444b      	add	r3, r9
 801d614:	106d      	asrs	r5, r5, #1
 801d616:	429d      	cmp	r5, r3
 801d618:	bf38      	it	cc
 801d61a:	461d      	movcc	r5, r3
 801d61c:	0553      	lsls	r3, r2, #21
 801d61e:	d527      	bpl.n	801d670 <__ssputs_r+0x8e>
 801d620:	4629      	mov	r1, r5
 801d622:	f7fc f8a3 	bl	801976c <_malloc_r>
 801d626:	4606      	mov	r6, r0
 801d628:	b360      	cbz	r0, 801d684 <__ssputs_r+0xa2>
 801d62a:	6921      	ldr	r1, [r4, #16]
 801d62c:	464a      	mov	r2, r9
 801d62e:	f7fe f8fc 	bl	801b82a <memcpy>
 801d632:	89a3      	ldrh	r3, [r4, #12]
 801d634:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801d638:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801d63c:	81a3      	strh	r3, [r4, #12]
 801d63e:	6126      	str	r6, [r4, #16]
 801d640:	6165      	str	r5, [r4, #20]
 801d642:	444e      	add	r6, r9
 801d644:	eba5 0509 	sub.w	r5, r5, r9
 801d648:	6026      	str	r6, [r4, #0]
 801d64a:	60a5      	str	r5, [r4, #8]
 801d64c:	463e      	mov	r6, r7
 801d64e:	42be      	cmp	r6, r7
 801d650:	d900      	bls.n	801d654 <__ssputs_r+0x72>
 801d652:	463e      	mov	r6, r7
 801d654:	6820      	ldr	r0, [r4, #0]
 801d656:	4632      	mov	r2, r6
 801d658:	4641      	mov	r1, r8
 801d65a:	f000 fbad 	bl	801ddb8 <memmove>
 801d65e:	68a3      	ldr	r3, [r4, #8]
 801d660:	1b9b      	subs	r3, r3, r6
 801d662:	60a3      	str	r3, [r4, #8]
 801d664:	6823      	ldr	r3, [r4, #0]
 801d666:	4433      	add	r3, r6
 801d668:	6023      	str	r3, [r4, #0]
 801d66a:	2000      	movs	r0, #0
 801d66c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d670:	462a      	mov	r2, r5
 801d672:	f000 fbd6 	bl	801de22 <_realloc_r>
 801d676:	4606      	mov	r6, r0
 801d678:	2800      	cmp	r0, #0
 801d67a:	d1e0      	bne.n	801d63e <__ssputs_r+0x5c>
 801d67c:	6921      	ldr	r1, [r4, #16]
 801d67e:	4650      	mov	r0, sl
 801d680:	f7fe ff5a 	bl	801c538 <_free_r>
 801d684:	230c      	movs	r3, #12
 801d686:	f8ca 3000 	str.w	r3, [sl]
 801d68a:	89a3      	ldrh	r3, [r4, #12]
 801d68c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d690:	81a3      	strh	r3, [r4, #12]
 801d692:	f04f 30ff 	mov.w	r0, #4294967295
 801d696:	e7e9      	b.n	801d66c <__ssputs_r+0x8a>

0801d698 <_svfiprintf_r>:
 801d698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d69c:	4698      	mov	r8, r3
 801d69e:	898b      	ldrh	r3, [r1, #12]
 801d6a0:	061b      	lsls	r3, r3, #24
 801d6a2:	b09d      	sub	sp, #116	@ 0x74
 801d6a4:	4607      	mov	r7, r0
 801d6a6:	460d      	mov	r5, r1
 801d6a8:	4614      	mov	r4, r2
 801d6aa:	d510      	bpl.n	801d6ce <_svfiprintf_r+0x36>
 801d6ac:	690b      	ldr	r3, [r1, #16]
 801d6ae:	b973      	cbnz	r3, 801d6ce <_svfiprintf_r+0x36>
 801d6b0:	2140      	movs	r1, #64	@ 0x40
 801d6b2:	f7fc f85b 	bl	801976c <_malloc_r>
 801d6b6:	6028      	str	r0, [r5, #0]
 801d6b8:	6128      	str	r0, [r5, #16]
 801d6ba:	b930      	cbnz	r0, 801d6ca <_svfiprintf_r+0x32>
 801d6bc:	230c      	movs	r3, #12
 801d6be:	603b      	str	r3, [r7, #0]
 801d6c0:	f04f 30ff 	mov.w	r0, #4294967295
 801d6c4:	b01d      	add	sp, #116	@ 0x74
 801d6c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d6ca:	2340      	movs	r3, #64	@ 0x40
 801d6cc:	616b      	str	r3, [r5, #20]
 801d6ce:	2300      	movs	r3, #0
 801d6d0:	9309      	str	r3, [sp, #36]	@ 0x24
 801d6d2:	2320      	movs	r3, #32
 801d6d4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801d6d8:	f8cd 800c 	str.w	r8, [sp, #12]
 801d6dc:	2330      	movs	r3, #48	@ 0x30
 801d6de:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801d87c <_svfiprintf_r+0x1e4>
 801d6e2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801d6e6:	f04f 0901 	mov.w	r9, #1
 801d6ea:	4623      	mov	r3, r4
 801d6ec:	469a      	mov	sl, r3
 801d6ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d6f2:	b10a      	cbz	r2, 801d6f8 <_svfiprintf_r+0x60>
 801d6f4:	2a25      	cmp	r2, #37	@ 0x25
 801d6f6:	d1f9      	bne.n	801d6ec <_svfiprintf_r+0x54>
 801d6f8:	ebba 0b04 	subs.w	fp, sl, r4
 801d6fc:	d00b      	beq.n	801d716 <_svfiprintf_r+0x7e>
 801d6fe:	465b      	mov	r3, fp
 801d700:	4622      	mov	r2, r4
 801d702:	4629      	mov	r1, r5
 801d704:	4638      	mov	r0, r7
 801d706:	f7ff ff6c 	bl	801d5e2 <__ssputs_r>
 801d70a:	3001      	adds	r0, #1
 801d70c:	f000 80a7 	beq.w	801d85e <_svfiprintf_r+0x1c6>
 801d710:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801d712:	445a      	add	r2, fp
 801d714:	9209      	str	r2, [sp, #36]	@ 0x24
 801d716:	f89a 3000 	ldrb.w	r3, [sl]
 801d71a:	2b00      	cmp	r3, #0
 801d71c:	f000 809f 	beq.w	801d85e <_svfiprintf_r+0x1c6>
 801d720:	2300      	movs	r3, #0
 801d722:	f04f 32ff 	mov.w	r2, #4294967295
 801d726:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801d72a:	f10a 0a01 	add.w	sl, sl, #1
 801d72e:	9304      	str	r3, [sp, #16]
 801d730:	9307      	str	r3, [sp, #28]
 801d732:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801d736:	931a      	str	r3, [sp, #104]	@ 0x68
 801d738:	4654      	mov	r4, sl
 801d73a:	2205      	movs	r2, #5
 801d73c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d740:	484e      	ldr	r0, [pc, #312]	@ (801d87c <_svfiprintf_r+0x1e4>)
 801d742:	f7e2 fd1d 	bl	8000180 <memchr>
 801d746:	9a04      	ldr	r2, [sp, #16]
 801d748:	b9d8      	cbnz	r0, 801d782 <_svfiprintf_r+0xea>
 801d74a:	06d0      	lsls	r0, r2, #27
 801d74c:	bf44      	itt	mi
 801d74e:	2320      	movmi	r3, #32
 801d750:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d754:	0711      	lsls	r1, r2, #28
 801d756:	bf44      	itt	mi
 801d758:	232b      	movmi	r3, #43	@ 0x2b
 801d75a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d75e:	f89a 3000 	ldrb.w	r3, [sl]
 801d762:	2b2a      	cmp	r3, #42	@ 0x2a
 801d764:	d015      	beq.n	801d792 <_svfiprintf_r+0xfa>
 801d766:	9a07      	ldr	r2, [sp, #28]
 801d768:	4654      	mov	r4, sl
 801d76a:	2000      	movs	r0, #0
 801d76c:	f04f 0c0a 	mov.w	ip, #10
 801d770:	4621      	mov	r1, r4
 801d772:	f811 3b01 	ldrb.w	r3, [r1], #1
 801d776:	3b30      	subs	r3, #48	@ 0x30
 801d778:	2b09      	cmp	r3, #9
 801d77a:	d94b      	bls.n	801d814 <_svfiprintf_r+0x17c>
 801d77c:	b1b0      	cbz	r0, 801d7ac <_svfiprintf_r+0x114>
 801d77e:	9207      	str	r2, [sp, #28]
 801d780:	e014      	b.n	801d7ac <_svfiprintf_r+0x114>
 801d782:	eba0 0308 	sub.w	r3, r0, r8
 801d786:	fa09 f303 	lsl.w	r3, r9, r3
 801d78a:	4313      	orrs	r3, r2
 801d78c:	9304      	str	r3, [sp, #16]
 801d78e:	46a2      	mov	sl, r4
 801d790:	e7d2      	b.n	801d738 <_svfiprintf_r+0xa0>
 801d792:	9b03      	ldr	r3, [sp, #12]
 801d794:	1d19      	adds	r1, r3, #4
 801d796:	681b      	ldr	r3, [r3, #0]
 801d798:	9103      	str	r1, [sp, #12]
 801d79a:	2b00      	cmp	r3, #0
 801d79c:	bfbb      	ittet	lt
 801d79e:	425b      	neglt	r3, r3
 801d7a0:	f042 0202 	orrlt.w	r2, r2, #2
 801d7a4:	9307      	strge	r3, [sp, #28]
 801d7a6:	9307      	strlt	r3, [sp, #28]
 801d7a8:	bfb8      	it	lt
 801d7aa:	9204      	strlt	r2, [sp, #16]
 801d7ac:	7823      	ldrb	r3, [r4, #0]
 801d7ae:	2b2e      	cmp	r3, #46	@ 0x2e
 801d7b0:	d10a      	bne.n	801d7c8 <_svfiprintf_r+0x130>
 801d7b2:	7863      	ldrb	r3, [r4, #1]
 801d7b4:	2b2a      	cmp	r3, #42	@ 0x2a
 801d7b6:	d132      	bne.n	801d81e <_svfiprintf_r+0x186>
 801d7b8:	9b03      	ldr	r3, [sp, #12]
 801d7ba:	1d1a      	adds	r2, r3, #4
 801d7bc:	681b      	ldr	r3, [r3, #0]
 801d7be:	9203      	str	r2, [sp, #12]
 801d7c0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801d7c4:	3402      	adds	r4, #2
 801d7c6:	9305      	str	r3, [sp, #20]
 801d7c8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801d88c <_svfiprintf_r+0x1f4>
 801d7cc:	7821      	ldrb	r1, [r4, #0]
 801d7ce:	2203      	movs	r2, #3
 801d7d0:	4650      	mov	r0, sl
 801d7d2:	f7e2 fcd5 	bl	8000180 <memchr>
 801d7d6:	b138      	cbz	r0, 801d7e8 <_svfiprintf_r+0x150>
 801d7d8:	9b04      	ldr	r3, [sp, #16]
 801d7da:	eba0 000a 	sub.w	r0, r0, sl
 801d7de:	2240      	movs	r2, #64	@ 0x40
 801d7e0:	4082      	lsls	r2, r0
 801d7e2:	4313      	orrs	r3, r2
 801d7e4:	3401      	adds	r4, #1
 801d7e6:	9304      	str	r3, [sp, #16]
 801d7e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d7ec:	4824      	ldr	r0, [pc, #144]	@ (801d880 <_svfiprintf_r+0x1e8>)
 801d7ee:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801d7f2:	2206      	movs	r2, #6
 801d7f4:	f7e2 fcc4 	bl	8000180 <memchr>
 801d7f8:	2800      	cmp	r0, #0
 801d7fa:	d036      	beq.n	801d86a <_svfiprintf_r+0x1d2>
 801d7fc:	4b21      	ldr	r3, [pc, #132]	@ (801d884 <_svfiprintf_r+0x1ec>)
 801d7fe:	bb1b      	cbnz	r3, 801d848 <_svfiprintf_r+0x1b0>
 801d800:	9b03      	ldr	r3, [sp, #12]
 801d802:	3307      	adds	r3, #7
 801d804:	f023 0307 	bic.w	r3, r3, #7
 801d808:	3308      	adds	r3, #8
 801d80a:	9303      	str	r3, [sp, #12]
 801d80c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d80e:	4433      	add	r3, r6
 801d810:	9309      	str	r3, [sp, #36]	@ 0x24
 801d812:	e76a      	b.n	801d6ea <_svfiprintf_r+0x52>
 801d814:	fb0c 3202 	mla	r2, ip, r2, r3
 801d818:	460c      	mov	r4, r1
 801d81a:	2001      	movs	r0, #1
 801d81c:	e7a8      	b.n	801d770 <_svfiprintf_r+0xd8>
 801d81e:	2300      	movs	r3, #0
 801d820:	3401      	adds	r4, #1
 801d822:	9305      	str	r3, [sp, #20]
 801d824:	4619      	mov	r1, r3
 801d826:	f04f 0c0a 	mov.w	ip, #10
 801d82a:	4620      	mov	r0, r4
 801d82c:	f810 2b01 	ldrb.w	r2, [r0], #1
 801d830:	3a30      	subs	r2, #48	@ 0x30
 801d832:	2a09      	cmp	r2, #9
 801d834:	d903      	bls.n	801d83e <_svfiprintf_r+0x1a6>
 801d836:	2b00      	cmp	r3, #0
 801d838:	d0c6      	beq.n	801d7c8 <_svfiprintf_r+0x130>
 801d83a:	9105      	str	r1, [sp, #20]
 801d83c:	e7c4      	b.n	801d7c8 <_svfiprintf_r+0x130>
 801d83e:	fb0c 2101 	mla	r1, ip, r1, r2
 801d842:	4604      	mov	r4, r0
 801d844:	2301      	movs	r3, #1
 801d846:	e7f0      	b.n	801d82a <_svfiprintf_r+0x192>
 801d848:	ab03      	add	r3, sp, #12
 801d84a:	9300      	str	r3, [sp, #0]
 801d84c:	462a      	mov	r2, r5
 801d84e:	4b0e      	ldr	r3, [pc, #56]	@ (801d888 <_svfiprintf_r+0x1f0>)
 801d850:	a904      	add	r1, sp, #16
 801d852:	4638      	mov	r0, r7
 801d854:	f7fc ffa8 	bl	801a7a8 <_printf_float>
 801d858:	1c42      	adds	r2, r0, #1
 801d85a:	4606      	mov	r6, r0
 801d85c:	d1d6      	bne.n	801d80c <_svfiprintf_r+0x174>
 801d85e:	89ab      	ldrh	r3, [r5, #12]
 801d860:	065b      	lsls	r3, r3, #25
 801d862:	f53f af2d 	bmi.w	801d6c0 <_svfiprintf_r+0x28>
 801d866:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801d868:	e72c      	b.n	801d6c4 <_svfiprintf_r+0x2c>
 801d86a:	ab03      	add	r3, sp, #12
 801d86c:	9300      	str	r3, [sp, #0]
 801d86e:	462a      	mov	r2, r5
 801d870:	4b05      	ldr	r3, [pc, #20]	@ (801d888 <_svfiprintf_r+0x1f0>)
 801d872:	a904      	add	r1, sp, #16
 801d874:	4638      	mov	r0, r7
 801d876:	f7fd fa2f 	bl	801acd8 <_printf_i>
 801d87a:	e7ed      	b.n	801d858 <_svfiprintf_r+0x1c0>
 801d87c:	08022820 	.word	0x08022820
 801d880:	0802282a 	.word	0x0802282a
 801d884:	0801a7a9 	.word	0x0801a7a9
 801d888:	0801d5e3 	.word	0x0801d5e3
 801d88c:	08022826 	.word	0x08022826

0801d890 <__sfputc_r>:
 801d890:	6893      	ldr	r3, [r2, #8]
 801d892:	3b01      	subs	r3, #1
 801d894:	2b00      	cmp	r3, #0
 801d896:	b410      	push	{r4}
 801d898:	6093      	str	r3, [r2, #8]
 801d89a:	da08      	bge.n	801d8ae <__sfputc_r+0x1e>
 801d89c:	6994      	ldr	r4, [r2, #24]
 801d89e:	42a3      	cmp	r3, r4
 801d8a0:	db01      	blt.n	801d8a6 <__sfputc_r+0x16>
 801d8a2:	290a      	cmp	r1, #10
 801d8a4:	d103      	bne.n	801d8ae <__sfputc_r+0x1e>
 801d8a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d8aa:	f000 b9f1 	b.w	801dc90 <__swbuf_r>
 801d8ae:	6813      	ldr	r3, [r2, #0]
 801d8b0:	1c58      	adds	r0, r3, #1
 801d8b2:	6010      	str	r0, [r2, #0]
 801d8b4:	7019      	strb	r1, [r3, #0]
 801d8b6:	4608      	mov	r0, r1
 801d8b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d8bc:	4770      	bx	lr

0801d8be <__sfputs_r>:
 801d8be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d8c0:	4606      	mov	r6, r0
 801d8c2:	460f      	mov	r7, r1
 801d8c4:	4614      	mov	r4, r2
 801d8c6:	18d5      	adds	r5, r2, r3
 801d8c8:	42ac      	cmp	r4, r5
 801d8ca:	d101      	bne.n	801d8d0 <__sfputs_r+0x12>
 801d8cc:	2000      	movs	r0, #0
 801d8ce:	e007      	b.n	801d8e0 <__sfputs_r+0x22>
 801d8d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d8d4:	463a      	mov	r2, r7
 801d8d6:	4630      	mov	r0, r6
 801d8d8:	f7ff ffda 	bl	801d890 <__sfputc_r>
 801d8dc:	1c43      	adds	r3, r0, #1
 801d8de:	d1f3      	bne.n	801d8c8 <__sfputs_r+0xa>
 801d8e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801d8e4 <_vfiprintf_r>:
 801d8e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d8e8:	460d      	mov	r5, r1
 801d8ea:	b09d      	sub	sp, #116	@ 0x74
 801d8ec:	4614      	mov	r4, r2
 801d8ee:	4698      	mov	r8, r3
 801d8f0:	4606      	mov	r6, r0
 801d8f2:	b118      	cbz	r0, 801d8fc <_vfiprintf_r+0x18>
 801d8f4:	6a03      	ldr	r3, [r0, #32]
 801d8f6:	b90b      	cbnz	r3, 801d8fc <_vfiprintf_r+0x18>
 801d8f8:	f7fd fdae 	bl	801b458 <__sinit>
 801d8fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801d8fe:	07d9      	lsls	r1, r3, #31
 801d900:	d405      	bmi.n	801d90e <_vfiprintf_r+0x2a>
 801d902:	89ab      	ldrh	r3, [r5, #12]
 801d904:	059a      	lsls	r2, r3, #22
 801d906:	d402      	bmi.n	801d90e <_vfiprintf_r+0x2a>
 801d908:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801d90a:	f7fd ff84 	bl	801b816 <__retarget_lock_acquire_recursive>
 801d90e:	89ab      	ldrh	r3, [r5, #12]
 801d910:	071b      	lsls	r3, r3, #28
 801d912:	d501      	bpl.n	801d918 <_vfiprintf_r+0x34>
 801d914:	692b      	ldr	r3, [r5, #16]
 801d916:	b99b      	cbnz	r3, 801d940 <_vfiprintf_r+0x5c>
 801d918:	4629      	mov	r1, r5
 801d91a:	4630      	mov	r0, r6
 801d91c:	f000 f9f6 	bl	801dd0c <__swsetup_r>
 801d920:	b170      	cbz	r0, 801d940 <_vfiprintf_r+0x5c>
 801d922:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801d924:	07dc      	lsls	r4, r3, #31
 801d926:	d504      	bpl.n	801d932 <_vfiprintf_r+0x4e>
 801d928:	f04f 30ff 	mov.w	r0, #4294967295
 801d92c:	b01d      	add	sp, #116	@ 0x74
 801d92e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d932:	89ab      	ldrh	r3, [r5, #12]
 801d934:	0598      	lsls	r0, r3, #22
 801d936:	d4f7      	bmi.n	801d928 <_vfiprintf_r+0x44>
 801d938:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801d93a:	f7fd ff6d 	bl	801b818 <__retarget_lock_release_recursive>
 801d93e:	e7f3      	b.n	801d928 <_vfiprintf_r+0x44>
 801d940:	2300      	movs	r3, #0
 801d942:	9309      	str	r3, [sp, #36]	@ 0x24
 801d944:	2320      	movs	r3, #32
 801d946:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801d94a:	f8cd 800c 	str.w	r8, [sp, #12]
 801d94e:	2330      	movs	r3, #48	@ 0x30
 801d950:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801db00 <_vfiprintf_r+0x21c>
 801d954:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801d958:	f04f 0901 	mov.w	r9, #1
 801d95c:	4623      	mov	r3, r4
 801d95e:	469a      	mov	sl, r3
 801d960:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d964:	b10a      	cbz	r2, 801d96a <_vfiprintf_r+0x86>
 801d966:	2a25      	cmp	r2, #37	@ 0x25
 801d968:	d1f9      	bne.n	801d95e <_vfiprintf_r+0x7a>
 801d96a:	ebba 0b04 	subs.w	fp, sl, r4
 801d96e:	d00b      	beq.n	801d988 <_vfiprintf_r+0xa4>
 801d970:	465b      	mov	r3, fp
 801d972:	4622      	mov	r2, r4
 801d974:	4629      	mov	r1, r5
 801d976:	4630      	mov	r0, r6
 801d978:	f7ff ffa1 	bl	801d8be <__sfputs_r>
 801d97c:	3001      	adds	r0, #1
 801d97e:	f000 80a7 	beq.w	801dad0 <_vfiprintf_r+0x1ec>
 801d982:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801d984:	445a      	add	r2, fp
 801d986:	9209      	str	r2, [sp, #36]	@ 0x24
 801d988:	f89a 3000 	ldrb.w	r3, [sl]
 801d98c:	2b00      	cmp	r3, #0
 801d98e:	f000 809f 	beq.w	801dad0 <_vfiprintf_r+0x1ec>
 801d992:	2300      	movs	r3, #0
 801d994:	f04f 32ff 	mov.w	r2, #4294967295
 801d998:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801d99c:	f10a 0a01 	add.w	sl, sl, #1
 801d9a0:	9304      	str	r3, [sp, #16]
 801d9a2:	9307      	str	r3, [sp, #28]
 801d9a4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801d9a8:	931a      	str	r3, [sp, #104]	@ 0x68
 801d9aa:	4654      	mov	r4, sl
 801d9ac:	2205      	movs	r2, #5
 801d9ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d9b2:	4853      	ldr	r0, [pc, #332]	@ (801db00 <_vfiprintf_r+0x21c>)
 801d9b4:	f7e2 fbe4 	bl	8000180 <memchr>
 801d9b8:	9a04      	ldr	r2, [sp, #16]
 801d9ba:	b9d8      	cbnz	r0, 801d9f4 <_vfiprintf_r+0x110>
 801d9bc:	06d1      	lsls	r1, r2, #27
 801d9be:	bf44      	itt	mi
 801d9c0:	2320      	movmi	r3, #32
 801d9c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d9c6:	0713      	lsls	r3, r2, #28
 801d9c8:	bf44      	itt	mi
 801d9ca:	232b      	movmi	r3, #43	@ 0x2b
 801d9cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d9d0:	f89a 3000 	ldrb.w	r3, [sl]
 801d9d4:	2b2a      	cmp	r3, #42	@ 0x2a
 801d9d6:	d015      	beq.n	801da04 <_vfiprintf_r+0x120>
 801d9d8:	9a07      	ldr	r2, [sp, #28]
 801d9da:	4654      	mov	r4, sl
 801d9dc:	2000      	movs	r0, #0
 801d9de:	f04f 0c0a 	mov.w	ip, #10
 801d9e2:	4621      	mov	r1, r4
 801d9e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 801d9e8:	3b30      	subs	r3, #48	@ 0x30
 801d9ea:	2b09      	cmp	r3, #9
 801d9ec:	d94b      	bls.n	801da86 <_vfiprintf_r+0x1a2>
 801d9ee:	b1b0      	cbz	r0, 801da1e <_vfiprintf_r+0x13a>
 801d9f0:	9207      	str	r2, [sp, #28]
 801d9f2:	e014      	b.n	801da1e <_vfiprintf_r+0x13a>
 801d9f4:	eba0 0308 	sub.w	r3, r0, r8
 801d9f8:	fa09 f303 	lsl.w	r3, r9, r3
 801d9fc:	4313      	orrs	r3, r2
 801d9fe:	9304      	str	r3, [sp, #16]
 801da00:	46a2      	mov	sl, r4
 801da02:	e7d2      	b.n	801d9aa <_vfiprintf_r+0xc6>
 801da04:	9b03      	ldr	r3, [sp, #12]
 801da06:	1d19      	adds	r1, r3, #4
 801da08:	681b      	ldr	r3, [r3, #0]
 801da0a:	9103      	str	r1, [sp, #12]
 801da0c:	2b00      	cmp	r3, #0
 801da0e:	bfbb      	ittet	lt
 801da10:	425b      	neglt	r3, r3
 801da12:	f042 0202 	orrlt.w	r2, r2, #2
 801da16:	9307      	strge	r3, [sp, #28]
 801da18:	9307      	strlt	r3, [sp, #28]
 801da1a:	bfb8      	it	lt
 801da1c:	9204      	strlt	r2, [sp, #16]
 801da1e:	7823      	ldrb	r3, [r4, #0]
 801da20:	2b2e      	cmp	r3, #46	@ 0x2e
 801da22:	d10a      	bne.n	801da3a <_vfiprintf_r+0x156>
 801da24:	7863      	ldrb	r3, [r4, #1]
 801da26:	2b2a      	cmp	r3, #42	@ 0x2a
 801da28:	d132      	bne.n	801da90 <_vfiprintf_r+0x1ac>
 801da2a:	9b03      	ldr	r3, [sp, #12]
 801da2c:	1d1a      	adds	r2, r3, #4
 801da2e:	681b      	ldr	r3, [r3, #0]
 801da30:	9203      	str	r2, [sp, #12]
 801da32:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801da36:	3402      	adds	r4, #2
 801da38:	9305      	str	r3, [sp, #20]
 801da3a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801db10 <_vfiprintf_r+0x22c>
 801da3e:	7821      	ldrb	r1, [r4, #0]
 801da40:	2203      	movs	r2, #3
 801da42:	4650      	mov	r0, sl
 801da44:	f7e2 fb9c 	bl	8000180 <memchr>
 801da48:	b138      	cbz	r0, 801da5a <_vfiprintf_r+0x176>
 801da4a:	9b04      	ldr	r3, [sp, #16]
 801da4c:	eba0 000a 	sub.w	r0, r0, sl
 801da50:	2240      	movs	r2, #64	@ 0x40
 801da52:	4082      	lsls	r2, r0
 801da54:	4313      	orrs	r3, r2
 801da56:	3401      	adds	r4, #1
 801da58:	9304      	str	r3, [sp, #16]
 801da5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801da5e:	4829      	ldr	r0, [pc, #164]	@ (801db04 <_vfiprintf_r+0x220>)
 801da60:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801da64:	2206      	movs	r2, #6
 801da66:	f7e2 fb8b 	bl	8000180 <memchr>
 801da6a:	2800      	cmp	r0, #0
 801da6c:	d03f      	beq.n	801daee <_vfiprintf_r+0x20a>
 801da6e:	4b26      	ldr	r3, [pc, #152]	@ (801db08 <_vfiprintf_r+0x224>)
 801da70:	bb1b      	cbnz	r3, 801daba <_vfiprintf_r+0x1d6>
 801da72:	9b03      	ldr	r3, [sp, #12]
 801da74:	3307      	adds	r3, #7
 801da76:	f023 0307 	bic.w	r3, r3, #7
 801da7a:	3308      	adds	r3, #8
 801da7c:	9303      	str	r3, [sp, #12]
 801da7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801da80:	443b      	add	r3, r7
 801da82:	9309      	str	r3, [sp, #36]	@ 0x24
 801da84:	e76a      	b.n	801d95c <_vfiprintf_r+0x78>
 801da86:	fb0c 3202 	mla	r2, ip, r2, r3
 801da8a:	460c      	mov	r4, r1
 801da8c:	2001      	movs	r0, #1
 801da8e:	e7a8      	b.n	801d9e2 <_vfiprintf_r+0xfe>
 801da90:	2300      	movs	r3, #0
 801da92:	3401      	adds	r4, #1
 801da94:	9305      	str	r3, [sp, #20]
 801da96:	4619      	mov	r1, r3
 801da98:	f04f 0c0a 	mov.w	ip, #10
 801da9c:	4620      	mov	r0, r4
 801da9e:	f810 2b01 	ldrb.w	r2, [r0], #1
 801daa2:	3a30      	subs	r2, #48	@ 0x30
 801daa4:	2a09      	cmp	r2, #9
 801daa6:	d903      	bls.n	801dab0 <_vfiprintf_r+0x1cc>
 801daa8:	2b00      	cmp	r3, #0
 801daaa:	d0c6      	beq.n	801da3a <_vfiprintf_r+0x156>
 801daac:	9105      	str	r1, [sp, #20]
 801daae:	e7c4      	b.n	801da3a <_vfiprintf_r+0x156>
 801dab0:	fb0c 2101 	mla	r1, ip, r1, r2
 801dab4:	4604      	mov	r4, r0
 801dab6:	2301      	movs	r3, #1
 801dab8:	e7f0      	b.n	801da9c <_vfiprintf_r+0x1b8>
 801daba:	ab03      	add	r3, sp, #12
 801dabc:	9300      	str	r3, [sp, #0]
 801dabe:	462a      	mov	r2, r5
 801dac0:	4b12      	ldr	r3, [pc, #72]	@ (801db0c <_vfiprintf_r+0x228>)
 801dac2:	a904      	add	r1, sp, #16
 801dac4:	4630      	mov	r0, r6
 801dac6:	f7fc fe6f 	bl	801a7a8 <_printf_float>
 801daca:	4607      	mov	r7, r0
 801dacc:	1c78      	adds	r0, r7, #1
 801dace:	d1d6      	bne.n	801da7e <_vfiprintf_r+0x19a>
 801dad0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801dad2:	07d9      	lsls	r1, r3, #31
 801dad4:	d405      	bmi.n	801dae2 <_vfiprintf_r+0x1fe>
 801dad6:	89ab      	ldrh	r3, [r5, #12]
 801dad8:	059a      	lsls	r2, r3, #22
 801dada:	d402      	bmi.n	801dae2 <_vfiprintf_r+0x1fe>
 801dadc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801dade:	f7fd fe9b 	bl	801b818 <__retarget_lock_release_recursive>
 801dae2:	89ab      	ldrh	r3, [r5, #12]
 801dae4:	065b      	lsls	r3, r3, #25
 801dae6:	f53f af1f 	bmi.w	801d928 <_vfiprintf_r+0x44>
 801daea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801daec:	e71e      	b.n	801d92c <_vfiprintf_r+0x48>
 801daee:	ab03      	add	r3, sp, #12
 801daf0:	9300      	str	r3, [sp, #0]
 801daf2:	462a      	mov	r2, r5
 801daf4:	4b05      	ldr	r3, [pc, #20]	@ (801db0c <_vfiprintf_r+0x228>)
 801daf6:	a904      	add	r1, sp, #16
 801daf8:	4630      	mov	r0, r6
 801dafa:	f7fd f8ed 	bl	801acd8 <_printf_i>
 801dafe:	e7e4      	b.n	801daca <_vfiprintf_r+0x1e6>
 801db00:	08022820 	.word	0x08022820
 801db04:	0802282a 	.word	0x0802282a
 801db08:	0801a7a9 	.word	0x0801a7a9
 801db0c:	0801d8bf 	.word	0x0801d8bf
 801db10:	08022826 	.word	0x08022826

0801db14 <__sflush_r>:
 801db14:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801db18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801db1c:	0716      	lsls	r6, r2, #28
 801db1e:	4605      	mov	r5, r0
 801db20:	460c      	mov	r4, r1
 801db22:	d454      	bmi.n	801dbce <__sflush_r+0xba>
 801db24:	684b      	ldr	r3, [r1, #4]
 801db26:	2b00      	cmp	r3, #0
 801db28:	dc02      	bgt.n	801db30 <__sflush_r+0x1c>
 801db2a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801db2c:	2b00      	cmp	r3, #0
 801db2e:	dd48      	ble.n	801dbc2 <__sflush_r+0xae>
 801db30:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801db32:	2e00      	cmp	r6, #0
 801db34:	d045      	beq.n	801dbc2 <__sflush_r+0xae>
 801db36:	2300      	movs	r3, #0
 801db38:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801db3c:	682f      	ldr	r7, [r5, #0]
 801db3e:	6a21      	ldr	r1, [r4, #32]
 801db40:	602b      	str	r3, [r5, #0]
 801db42:	d030      	beq.n	801dba6 <__sflush_r+0x92>
 801db44:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801db46:	89a3      	ldrh	r3, [r4, #12]
 801db48:	0759      	lsls	r1, r3, #29
 801db4a:	d505      	bpl.n	801db58 <__sflush_r+0x44>
 801db4c:	6863      	ldr	r3, [r4, #4]
 801db4e:	1ad2      	subs	r2, r2, r3
 801db50:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801db52:	b10b      	cbz	r3, 801db58 <__sflush_r+0x44>
 801db54:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801db56:	1ad2      	subs	r2, r2, r3
 801db58:	2300      	movs	r3, #0
 801db5a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801db5c:	6a21      	ldr	r1, [r4, #32]
 801db5e:	4628      	mov	r0, r5
 801db60:	47b0      	blx	r6
 801db62:	1c43      	adds	r3, r0, #1
 801db64:	89a3      	ldrh	r3, [r4, #12]
 801db66:	d106      	bne.n	801db76 <__sflush_r+0x62>
 801db68:	6829      	ldr	r1, [r5, #0]
 801db6a:	291d      	cmp	r1, #29
 801db6c:	d82b      	bhi.n	801dbc6 <__sflush_r+0xb2>
 801db6e:	4a2a      	ldr	r2, [pc, #168]	@ (801dc18 <__sflush_r+0x104>)
 801db70:	410a      	asrs	r2, r1
 801db72:	07d6      	lsls	r6, r2, #31
 801db74:	d427      	bmi.n	801dbc6 <__sflush_r+0xb2>
 801db76:	2200      	movs	r2, #0
 801db78:	6062      	str	r2, [r4, #4]
 801db7a:	04d9      	lsls	r1, r3, #19
 801db7c:	6922      	ldr	r2, [r4, #16]
 801db7e:	6022      	str	r2, [r4, #0]
 801db80:	d504      	bpl.n	801db8c <__sflush_r+0x78>
 801db82:	1c42      	adds	r2, r0, #1
 801db84:	d101      	bne.n	801db8a <__sflush_r+0x76>
 801db86:	682b      	ldr	r3, [r5, #0]
 801db88:	b903      	cbnz	r3, 801db8c <__sflush_r+0x78>
 801db8a:	6560      	str	r0, [r4, #84]	@ 0x54
 801db8c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801db8e:	602f      	str	r7, [r5, #0]
 801db90:	b1b9      	cbz	r1, 801dbc2 <__sflush_r+0xae>
 801db92:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801db96:	4299      	cmp	r1, r3
 801db98:	d002      	beq.n	801dba0 <__sflush_r+0x8c>
 801db9a:	4628      	mov	r0, r5
 801db9c:	f7fe fccc 	bl	801c538 <_free_r>
 801dba0:	2300      	movs	r3, #0
 801dba2:	6363      	str	r3, [r4, #52]	@ 0x34
 801dba4:	e00d      	b.n	801dbc2 <__sflush_r+0xae>
 801dba6:	2301      	movs	r3, #1
 801dba8:	4628      	mov	r0, r5
 801dbaa:	47b0      	blx	r6
 801dbac:	4602      	mov	r2, r0
 801dbae:	1c50      	adds	r0, r2, #1
 801dbb0:	d1c9      	bne.n	801db46 <__sflush_r+0x32>
 801dbb2:	682b      	ldr	r3, [r5, #0]
 801dbb4:	2b00      	cmp	r3, #0
 801dbb6:	d0c6      	beq.n	801db46 <__sflush_r+0x32>
 801dbb8:	2b1d      	cmp	r3, #29
 801dbba:	d001      	beq.n	801dbc0 <__sflush_r+0xac>
 801dbbc:	2b16      	cmp	r3, #22
 801dbbe:	d11e      	bne.n	801dbfe <__sflush_r+0xea>
 801dbc0:	602f      	str	r7, [r5, #0]
 801dbc2:	2000      	movs	r0, #0
 801dbc4:	e022      	b.n	801dc0c <__sflush_r+0xf8>
 801dbc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801dbca:	b21b      	sxth	r3, r3
 801dbcc:	e01b      	b.n	801dc06 <__sflush_r+0xf2>
 801dbce:	690f      	ldr	r7, [r1, #16]
 801dbd0:	2f00      	cmp	r7, #0
 801dbd2:	d0f6      	beq.n	801dbc2 <__sflush_r+0xae>
 801dbd4:	0793      	lsls	r3, r2, #30
 801dbd6:	680e      	ldr	r6, [r1, #0]
 801dbd8:	bf08      	it	eq
 801dbda:	694b      	ldreq	r3, [r1, #20]
 801dbdc:	600f      	str	r7, [r1, #0]
 801dbde:	bf18      	it	ne
 801dbe0:	2300      	movne	r3, #0
 801dbe2:	eba6 0807 	sub.w	r8, r6, r7
 801dbe6:	608b      	str	r3, [r1, #8]
 801dbe8:	f1b8 0f00 	cmp.w	r8, #0
 801dbec:	dde9      	ble.n	801dbc2 <__sflush_r+0xae>
 801dbee:	6a21      	ldr	r1, [r4, #32]
 801dbf0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801dbf2:	4643      	mov	r3, r8
 801dbf4:	463a      	mov	r2, r7
 801dbf6:	4628      	mov	r0, r5
 801dbf8:	47b0      	blx	r6
 801dbfa:	2800      	cmp	r0, #0
 801dbfc:	dc08      	bgt.n	801dc10 <__sflush_r+0xfc>
 801dbfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801dc02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801dc06:	81a3      	strh	r3, [r4, #12]
 801dc08:	f04f 30ff 	mov.w	r0, #4294967295
 801dc0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801dc10:	4407      	add	r7, r0
 801dc12:	eba8 0800 	sub.w	r8, r8, r0
 801dc16:	e7e7      	b.n	801dbe8 <__sflush_r+0xd4>
 801dc18:	dfbffffe 	.word	0xdfbffffe

0801dc1c <_fflush_r>:
 801dc1c:	b538      	push	{r3, r4, r5, lr}
 801dc1e:	690b      	ldr	r3, [r1, #16]
 801dc20:	4605      	mov	r5, r0
 801dc22:	460c      	mov	r4, r1
 801dc24:	b913      	cbnz	r3, 801dc2c <_fflush_r+0x10>
 801dc26:	2500      	movs	r5, #0
 801dc28:	4628      	mov	r0, r5
 801dc2a:	bd38      	pop	{r3, r4, r5, pc}
 801dc2c:	b118      	cbz	r0, 801dc36 <_fflush_r+0x1a>
 801dc2e:	6a03      	ldr	r3, [r0, #32]
 801dc30:	b90b      	cbnz	r3, 801dc36 <_fflush_r+0x1a>
 801dc32:	f7fd fc11 	bl	801b458 <__sinit>
 801dc36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801dc3a:	2b00      	cmp	r3, #0
 801dc3c:	d0f3      	beq.n	801dc26 <_fflush_r+0xa>
 801dc3e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801dc40:	07d0      	lsls	r0, r2, #31
 801dc42:	d404      	bmi.n	801dc4e <_fflush_r+0x32>
 801dc44:	0599      	lsls	r1, r3, #22
 801dc46:	d402      	bmi.n	801dc4e <_fflush_r+0x32>
 801dc48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801dc4a:	f7fd fde4 	bl	801b816 <__retarget_lock_acquire_recursive>
 801dc4e:	4628      	mov	r0, r5
 801dc50:	4621      	mov	r1, r4
 801dc52:	f7ff ff5f 	bl	801db14 <__sflush_r>
 801dc56:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801dc58:	07da      	lsls	r2, r3, #31
 801dc5a:	4605      	mov	r5, r0
 801dc5c:	d4e4      	bmi.n	801dc28 <_fflush_r+0xc>
 801dc5e:	89a3      	ldrh	r3, [r4, #12]
 801dc60:	059b      	lsls	r3, r3, #22
 801dc62:	d4e1      	bmi.n	801dc28 <_fflush_r+0xc>
 801dc64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801dc66:	f7fd fdd7 	bl	801b818 <__retarget_lock_release_recursive>
 801dc6a:	e7dd      	b.n	801dc28 <_fflush_r+0xc>

0801dc6c <fiprintf>:
 801dc6c:	b40e      	push	{r1, r2, r3}
 801dc6e:	b503      	push	{r0, r1, lr}
 801dc70:	4601      	mov	r1, r0
 801dc72:	ab03      	add	r3, sp, #12
 801dc74:	4805      	ldr	r0, [pc, #20]	@ (801dc8c <fiprintf+0x20>)
 801dc76:	f853 2b04 	ldr.w	r2, [r3], #4
 801dc7a:	6800      	ldr	r0, [r0, #0]
 801dc7c:	9301      	str	r3, [sp, #4]
 801dc7e:	f7ff fe31 	bl	801d8e4 <_vfiprintf_r>
 801dc82:	b002      	add	sp, #8
 801dc84:	f85d eb04 	ldr.w	lr, [sp], #4
 801dc88:	b003      	add	sp, #12
 801dc8a:	4770      	bx	lr
 801dc8c:	200002bc 	.word	0x200002bc

0801dc90 <__swbuf_r>:
 801dc90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801dc92:	460e      	mov	r6, r1
 801dc94:	4614      	mov	r4, r2
 801dc96:	4605      	mov	r5, r0
 801dc98:	b118      	cbz	r0, 801dca2 <__swbuf_r+0x12>
 801dc9a:	6a03      	ldr	r3, [r0, #32]
 801dc9c:	b90b      	cbnz	r3, 801dca2 <__swbuf_r+0x12>
 801dc9e:	f7fd fbdb 	bl	801b458 <__sinit>
 801dca2:	69a3      	ldr	r3, [r4, #24]
 801dca4:	60a3      	str	r3, [r4, #8]
 801dca6:	89a3      	ldrh	r3, [r4, #12]
 801dca8:	071a      	lsls	r2, r3, #28
 801dcaa:	d501      	bpl.n	801dcb0 <__swbuf_r+0x20>
 801dcac:	6923      	ldr	r3, [r4, #16]
 801dcae:	b943      	cbnz	r3, 801dcc2 <__swbuf_r+0x32>
 801dcb0:	4621      	mov	r1, r4
 801dcb2:	4628      	mov	r0, r5
 801dcb4:	f000 f82a 	bl	801dd0c <__swsetup_r>
 801dcb8:	b118      	cbz	r0, 801dcc2 <__swbuf_r+0x32>
 801dcba:	f04f 37ff 	mov.w	r7, #4294967295
 801dcbe:	4638      	mov	r0, r7
 801dcc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801dcc2:	6823      	ldr	r3, [r4, #0]
 801dcc4:	6922      	ldr	r2, [r4, #16]
 801dcc6:	1a98      	subs	r0, r3, r2
 801dcc8:	6963      	ldr	r3, [r4, #20]
 801dcca:	b2f6      	uxtb	r6, r6
 801dccc:	4283      	cmp	r3, r0
 801dcce:	4637      	mov	r7, r6
 801dcd0:	dc05      	bgt.n	801dcde <__swbuf_r+0x4e>
 801dcd2:	4621      	mov	r1, r4
 801dcd4:	4628      	mov	r0, r5
 801dcd6:	f7ff ffa1 	bl	801dc1c <_fflush_r>
 801dcda:	2800      	cmp	r0, #0
 801dcdc:	d1ed      	bne.n	801dcba <__swbuf_r+0x2a>
 801dcde:	68a3      	ldr	r3, [r4, #8]
 801dce0:	3b01      	subs	r3, #1
 801dce2:	60a3      	str	r3, [r4, #8]
 801dce4:	6823      	ldr	r3, [r4, #0]
 801dce6:	1c5a      	adds	r2, r3, #1
 801dce8:	6022      	str	r2, [r4, #0]
 801dcea:	701e      	strb	r6, [r3, #0]
 801dcec:	6962      	ldr	r2, [r4, #20]
 801dcee:	1c43      	adds	r3, r0, #1
 801dcf0:	429a      	cmp	r2, r3
 801dcf2:	d004      	beq.n	801dcfe <__swbuf_r+0x6e>
 801dcf4:	89a3      	ldrh	r3, [r4, #12]
 801dcf6:	07db      	lsls	r3, r3, #31
 801dcf8:	d5e1      	bpl.n	801dcbe <__swbuf_r+0x2e>
 801dcfa:	2e0a      	cmp	r6, #10
 801dcfc:	d1df      	bne.n	801dcbe <__swbuf_r+0x2e>
 801dcfe:	4621      	mov	r1, r4
 801dd00:	4628      	mov	r0, r5
 801dd02:	f7ff ff8b 	bl	801dc1c <_fflush_r>
 801dd06:	2800      	cmp	r0, #0
 801dd08:	d0d9      	beq.n	801dcbe <__swbuf_r+0x2e>
 801dd0a:	e7d6      	b.n	801dcba <__swbuf_r+0x2a>

0801dd0c <__swsetup_r>:
 801dd0c:	b538      	push	{r3, r4, r5, lr}
 801dd0e:	4b29      	ldr	r3, [pc, #164]	@ (801ddb4 <__swsetup_r+0xa8>)
 801dd10:	4605      	mov	r5, r0
 801dd12:	6818      	ldr	r0, [r3, #0]
 801dd14:	460c      	mov	r4, r1
 801dd16:	b118      	cbz	r0, 801dd20 <__swsetup_r+0x14>
 801dd18:	6a03      	ldr	r3, [r0, #32]
 801dd1a:	b90b      	cbnz	r3, 801dd20 <__swsetup_r+0x14>
 801dd1c:	f7fd fb9c 	bl	801b458 <__sinit>
 801dd20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801dd24:	0719      	lsls	r1, r3, #28
 801dd26:	d422      	bmi.n	801dd6e <__swsetup_r+0x62>
 801dd28:	06da      	lsls	r2, r3, #27
 801dd2a:	d407      	bmi.n	801dd3c <__swsetup_r+0x30>
 801dd2c:	2209      	movs	r2, #9
 801dd2e:	602a      	str	r2, [r5, #0]
 801dd30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801dd34:	81a3      	strh	r3, [r4, #12]
 801dd36:	f04f 30ff 	mov.w	r0, #4294967295
 801dd3a:	e033      	b.n	801dda4 <__swsetup_r+0x98>
 801dd3c:	0758      	lsls	r0, r3, #29
 801dd3e:	d512      	bpl.n	801dd66 <__swsetup_r+0x5a>
 801dd40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801dd42:	b141      	cbz	r1, 801dd56 <__swsetup_r+0x4a>
 801dd44:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801dd48:	4299      	cmp	r1, r3
 801dd4a:	d002      	beq.n	801dd52 <__swsetup_r+0x46>
 801dd4c:	4628      	mov	r0, r5
 801dd4e:	f7fe fbf3 	bl	801c538 <_free_r>
 801dd52:	2300      	movs	r3, #0
 801dd54:	6363      	str	r3, [r4, #52]	@ 0x34
 801dd56:	89a3      	ldrh	r3, [r4, #12]
 801dd58:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801dd5c:	81a3      	strh	r3, [r4, #12]
 801dd5e:	2300      	movs	r3, #0
 801dd60:	6063      	str	r3, [r4, #4]
 801dd62:	6923      	ldr	r3, [r4, #16]
 801dd64:	6023      	str	r3, [r4, #0]
 801dd66:	89a3      	ldrh	r3, [r4, #12]
 801dd68:	f043 0308 	orr.w	r3, r3, #8
 801dd6c:	81a3      	strh	r3, [r4, #12]
 801dd6e:	6923      	ldr	r3, [r4, #16]
 801dd70:	b94b      	cbnz	r3, 801dd86 <__swsetup_r+0x7a>
 801dd72:	89a3      	ldrh	r3, [r4, #12]
 801dd74:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801dd78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801dd7c:	d003      	beq.n	801dd86 <__swsetup_r+0x7a>
 801dd7e:	4621      	mov	r1, r4
 801dd80:	4628      	mov	r0, r5
 801dd82:	f000 f8a2 	bl	801deca <__smakebuf_r>
 801dd86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801dd8a:	f013 0201 	ands.w	r2, r3, #1
 801dd8e:	d00a      	beq.n	801dda6 <__swsetup_r+0x9a>
 801dd90:	2200      	movs	r2, #0
 801dd92:	60a2      	str	r2, [r4, #8]
 801dd94:	6962      	ldr	r2, [r4, #20]
 801dd96:	4252      	negs	r2, r2
 801dd98:	61a2      	str	r2, [r4, #24]
 801dd9a:	6922      	ldr	r2, [r4, #16]
 801dd9c:	b942      	cbnz	r2, 801ddb0 <__swsetup_r+0xa4>
 801dd9e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801dda2:	d1c5      	bne.n	801dd30 <__swsetup_r+0x24>
 801dda4:	bd38      	pop	{r3, r4, r5, pc}
 801dda6:	0799      	lsls	r1, r3, #30
 801dda8:	bf58      	it	pl
 801ddaa:	6962      	ldrpl	r2, [r4, #20]
 801ddac:	60a2      	str	r2, [r4, #8]
 801ddae:	e7f4      	b.n	801dd9a <__swsetup_r+0x8e>
 801ddb0:	2000      	movs	r0, #0
 801ddb2:	e7f7      	b.n	801dda4 <__swsetup_r+0x98>
 801ddb4:	200002bc 	.word	0x200002bc

0801ddb8 <memmove>:
 801ddb8:	4288      	cmp	r0, r1
 801ddba:	b510      	push	{r4, lr}
 801ddbc:	eb01 0402 	add.w	r4, r1, r2
 801ddc0:	d902      	bls.n	801ddc8 <memmove+0x10>
 801ddc2:	4284      	cmp	r4, r0
 801ddc4:	4623      	mov	r3, r4
 801ddc6:	d807      	bhi.n	801ddd8 <memmove+0x20>
 801ddc8:	1e43      	subs	r3, r0, #1
 801ddca:	42a1      	cmp	r1, r4
 801ddcc:	d008      	beq.n	801dde0 <memmove+0x28>
 801ddce:	f811 2b01 	ldrb.w	r2, [r1], #1
 801ddd2:	f803 2f01 	strb.w	r2, [r3, #1]!
 801ddd6:	e7f8      	b.n	801ddca <memmove+0x12>
 801ddd8:	4402      	add	r2, r0
 801ddda:	4601      	mov	r1, r0
 801dddc:	428a      	cmp	r2, r1
 801ddde:	d100      	bne.n	801dde2 <memmove+0x2a>
 801dde0:	bd10      	pop	{r4, pc}
 801dde2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801dde6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801ddea:	e7f7      	b.n	801dddc <memmove+0x24>

0801ddec <abort>:
 801ddec:	b508      	push	{r3, lr}
 801ddee:	2006      	movs	r0, #6
 801ddf0:	f000 f8d0 	bl	801df94 <raise>
 801ddf4:	2001      	movs	r0, #1
 801ddf6:	f7e8 fdb1 	bl	800695c <_exit>

0801ddfa <_calloc_r>:
 801ddfa:	b570      	push	{r4, r5, r6, lr}
 801ddfc:	fba1 5402 	umull	r5, r4, r1, r2
 801de00:	b93c      	cbnz	r4, 801de12 <_calloc_r+0x18>
 801de02:	4629      	mov	r1, r5
 801de04:	f7fb fcb2 	bl	801976c <_malloc_r>
 801de08:	4606      	mov	r6, r0
 801de0a:	b928      	cbnz	r0, 801de18 <_calloc_r+0x1e>
 801de0c:	2600      	movs	r6, #0
 801de0e:	4630      	mov	r0, r6
 801de10:	bd70      	pop	{r4, r5, r6, pc}
 801de12:	220c      	movs	r2, #12
 801de14:	6002      	str	r2, [r0, #0]
 801de16:	e7f9      	b.n	801de0c <_calloc_r+0x12>
 801de18:	462a      	mov	r2, r5
 801de1a:	4621      	mov	r1, r4
 801de1c:	f7fd fbe9 	bl	801b5f2 <memset>
 801de20:	e7f5      	b.n	801de0e <_calloc_r+0x14>

0801de22 <_realloc_r>:
 801de22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801de26:	4680      	mov	r8, r0
 801de28:	4615      	mov	r5, r2
 801de2a:	460c      	mov	r4, r1
 801de2c:	b921      	cbnz	r1, 801de38 <_realloc_r+0x16>
 801de2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801de32:	4611      	mov	r1, r2
 801de34:	f7fb bc9a 	b.w	801976c <_malloc_r>
 801de38:	b92a      	cbnz	r2, 801de46 <_realloc_r+0x24>
 801de3a:	f7fe fb7d 	bl	801c538 <_free_r>
 801de3e:	2400      	movs	r4, #0
 801de40:	4620      	mov	r0, r4
 801de42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801de46:	f000 f8e3 	bl	801e010 <_malloc_usable_size_r>
 801de4a:	4285      	cmp	r5, r0
 801de4c:	4606      	mov	r6, r0
 801de4e:	d802      	bhi.n	801de56 <_realloc_r+0x34>
 801de50:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801de54:	d8f4      	bhi.n	801de40 <_realloc_r+0x1e>
 801de56:	4629      	mov	r1, r5
 801de58:	4640      	mov	r0, r8
 801de5a:	f7fb fc87 	bl	801976c <_malloc_r>
 801de5e:	4607      	mov	r7, r0
 801de60:	2800      	cmp	r0, #0
 801de62:	d0ec      	beq.n	801de3e <_realloc_r+0x1c>
 801de64:	42b5      	cmp	r5, r6
 801de66:	462a      	mov	r2, r5
 801de68:	4621      	mov	r1, r4
 801de6a:	bf28      	it	cs
 801de6c:	4632      	movcs	r2, r6
 801de6e:	f7fd fcdc 	bl	801b82a <memcpy>
 801de72:	4621      	mov	r1, r4
 801de74:	4640      	mov	r0, r8
 801de76:	f7fe fb5f 	bl	801c538 <_free_r>
 801de7a:	463c      	mov	r4, r7
 801de7c:	e7e0      	b.n	801de40 <_realloc_r+0x1e>

0801de7e <__swhatbuf_r>:
 801de7e:	b570      	push	{r4, r5, r6, lr}
 801de80:	460c      	mov	r4, r1
 801de82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801de86:	2900      	cmp	r1, #0
 801de88:	b096      	sub	sp, #88	@ 0x58
 801de8a:	4615      	mov	r5, r2
 801de8c:	461e      	mov	r6, r3
 801de8e:	da0d      	bge.n	801deac <__swhatbuf_r+0x2e>
 801de90:	89a3      	ldrh	r3, [r4, #12]
 801de92:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801de96:	f04f 0100 	mov.w	r1, #0
 801de9a:	bf14      	ite	ne
 801de9c:	2340      	movne	r3, #64	@ 0x40
 801de9e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801dea2:	2000      	movs	r0, #0
 801dea4:	6031      	str	r1, [r6, #0]
 801dea6:	602b      	str	r3, [r5, #0]
 801dea8:	b016      	add	sp, #88	@ 0x58
 801deaa:	bd70      	pop	{r4, r5, r6, pc}
 801deac:	466a      	mov	r2, sp
 801deae:	f000 f879 	bl	801dfa4 <_fstat_r>
 801deb2:	2800      	cmp	r0, #0
 801deb4:	dbec      	blt.n	801de90 <__swhatbuf_r+0x12>
 801deb6:	9901      	ldr	r1, [sp, #4]
 801deb8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801debc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801dec0:	4259      	negs	r1, r3
 801dec2:	4159      	adcs	r1, r3
 801dec4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801dec8:	e7eb      	b.n	801dea2 <__swhatbuf_r+0x24>

0801deca <__smakebuf_r>:
 801deca:	898b      	ldrh	r3, [r1, #12]
 801decc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801dece:	079d      	lsls	r5, r3, #30
 801ded0:	4606      	mov	r6, r0
 801ded2:	460c      	mov	r4, r1
 801ded4:	d507      	bpl.n	801dee6 <__smakebuf_r+0x1c>
 801ded6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801deda:	6023      	str	r3, [r4, #0]
 801dedc:	6123      	str	r3, [r4, #16]
 801dede:	2301      	movs	r3, #1
 801dee0:	6163      	str	r3, [r4, #20]
 801dee2:	b003      	add	sp, #12
 801dee4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801dee6:	ab01      	add	r3, sp, #4
 801dee8:	466a      	mov	r2, sp
 801deea:	f7ff ffc8 	bl	801de7e <__swhatbuf_r>
 801deee:	9f00      	ldr	r7, [sp, #0]
 801def0:	4605      	mov	r5, r0
 801def2:	4639      	mov	r1, r7
 801def4:	4630      	mov	r0, r6
 801def6:	f7fb fc39 	bl	801976c <_malloc_r>
 801defa:	b948      	cbnz	r0, 801df10 <__smakebuf_r+0x46>
 801defc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801df00:	059a      	lsls	r2, r3, #22
 801df02:	d4ee      	bmi.n	801dee2 <__smakebuf_r+0x18>
 801df04:	f023 0303 	bic.w	r3, r3, #3
 801df08:	f043 0302 	orr.w	r3, r3, #2
 801df0c:	81a3      	strh	r3, [r4, #12]
 801df0e:	e7e2      	b.n	801ded6 <__smakebuf_r+0xc>
 801df10:	89a3      	ldrh	r3, [r4, #12]
 801df12:	6020      	str	r0, [r4, #0]
 801df14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801df18:	81a3      	strh	r3, [r4, #12]
 801df1a:	9b01      	ldr	r3, [sp, #4]
 801df1c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801df20:	b15b      	cbz	r3, 801df3a <__smakebuf_r+0x70>
 801df22:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801df26:	4630      	mov	r0, r6
 801df28:	f000 f84e 	bl	801dfc8 <_isatty_r>
 801df2c:	b128      	cbz	r0, 801df3a <__smakebuf_r+0x70>
 801df2e:	89a3      	ldrh	r3, [r4, #12]
 801df30:	f023 0303 	bic.w	r3, r3, #3
 801df34:	f043 0301 	orr.w	r3, r3, #1
 801df38:	81a3      	strh	r3, [r4, #12]
 801df3a:	89a3      	ldrh	r3, [r4, #12]
 801df3c:	431d      	orrs	r5, r3
 801df3e:	81a5      	strh	r5, [r4, #12]
 801df40:	e7cf      	b.n	801dee2 <__smakebuf_r+0x18>

0801df42 <_raise_r>:
 801df42:	291f      	cmp	r1, #31
 801df44:	b538      	push	{r3, r4, r5, lr}
 801df46:	4605      	mov	r5, r0
 801df48:	460c      	mov	r4, r1
 801df4a:	d904      	bls.n	801df56 <_raise_r+0x14>
 801df4c:	2316      	movs	r3, #22
 801df4e:	6003      	str	r3, [r0, #0]
 801df50:	f04f 30ff 	mov.w	r0, #4294967295
 801df54:	bd38      	pop	{r3, r4, r5, pc}
 801df56:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801df58:	b112      	cbz	r2, 801df60 <_raise_r+0x1e>
 801df5a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801df5e:	b94b      	cbnz	r3, 801df74 <_raise_r+0x32>
 801df60:	4628      	mov	r0, r5
 801df62:	f000 f853 	bl	801e00c <_getpid_r>
 801df66:	4622      	mov	r2, r4
 801df68:	4601      	mov	r1, r0
 801df6a:	4628      	mov	r0, r5
 801df6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801df70:	f000 b83a 	b.w	801dfe8 <_kill_r>
 801df74:	2b01      	cmp	r3, #1
 801df76:	d00a      	beq.n	801df8e <_raise_r+0x4c>
 801df78:	1c59      	adds	r1, r3, #1
 801df7a:	d103      	bne.n	801df84 <_raise_r+0x42>
 801df7c:	2316      	movs	r3, #22
 801df7e:	6003      	str	r3, [r0, #0]
 801df80:	2001      	movs	r0, #1
 801df82:	e7e7      	b.n	801df54 <_raise_r+0x12>
 801df84:	2100      	movs	r1, #0
 801df86:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801df8a:	4620      	mov	r0, r4
 801df8c:	4798      	blx	r3
 801df8e:	2000      	movs	r0, #0
 801df90:	e7e0      	b.n	801df54 <_raise_r+0x12>
	...

0801df94 <raise>:
 801df94:	4b02      	ldr	r3, [pc, #8]	@ (801dfa0 <raise+0xc>)
 801df96:	4601      	mov	r1, r0
 801df98:	6818      	ldr	r0, [r3, #0]
 801df9a:	f7ff bfd2 	b.w	801df42 <_raise_r>
 801df9e:	bf00      	nop
 801dfa0:	200002bc 	.word	0x200002bc

0801dfa4 <_fstat_r>:
 801dfa4:	b538      	push	{r3, r4, r5, lr}
 801dfa6:	4d07      	ldr	r5, [pc, #28]	@ (801dfc4 <_fstat_r+0x20>)
 801dfa8:	2300      	movs	r3, #0
 801dfaa:	4604      	mov	r4, r0
 801dfac:	4608      	mov	r0, r1
 801dfae:	4611      	mov	r1, r2
 801dfb0:	602b      	str	r3, [r5, #0]
 801dfb2:	f7e8 fd23 	bl	80069fc <_fstat>
 801dfb6:	1c43      	adds	r3, r0, #1
 801dfb8:	d102      	bne.n	801dfc0 <_fstat_r+0x1c>
 801dfba:	682b      	ldr	r3, [r5, #0]
 801dfbc:	b103      	cbz	r3, 801dfc0 <_fstat_r+0x1c>
 801dfbe:	6023      	str	r3, [r4, #0]
 801dfc0:	bd38      	pop	{r3, r4, r5, pc}
 801dfc2:	bf00      	nop
 801dfc4:	2000303c 	.word	0x2000303c

0801dfc8 <_isatty_r>:
 801dfc8:	b538      	push	{r3, r4, r5, lr}
 801dfca:	4d06      	ldr	r5, [pc, #24]	@ (801dfe4 <_isatty_r+0x1c>)
 801dfcc:	2300      	movs	r3, #0
 801dfce:	4604      	mov	r4, r0
 801dfd0:	4608      	mov	r0, r1
 801dfd2:	602b      	str	r3, [r5, #0]
 801dfd4:	f7e8 fd22 	bl	8006a1c <_isatty>
 801dfd8:	1c43      	adds	r3, r0, #1
 801dfda:	d102      	bne.n	801dfe2 <_isatty_r+0x1a>
 801dfdc:	682b      	ldr	r3, [r5, #0]
 801dfde:	b103      	cbz	r3, 801dfe2 <_isatty_r+0x1a>
 801dfe0:	6023      	str	r3, [r4, #0]
 801dfe2:	bd38      	pop	{r3, r4, r5, pc}
 801dfe4:	2000303c 	.word	0x2000303c

0801dfe8 <_kill_r>:
 801dfe8:	b538      	push	{r3, r4, r5, lr}
 801dfea:	4d07      	ldr	r5, [pc, #28]	@ (801e008 <_kill_r+0x20>)
 801dfec:	2300      	movs	r3, #0
 801dfee:	4604      	mov	r4, r0
 801dff0:	4608      	mov	r0, r1
 801dff2:	4611      	mov	r1, r2
 801dff4:	602b      	str	r3, [r5, #0]
 801dff6:	f7e8 fca1 	bl	800693c <_kill>
 801dffa:	1c43      	adds	r3, r0, #1
 801dffc:	d102      	bne.n	801e004 <_kill_r+0x1c>
 801dffe:	682b      	ldr	r3, [r5, #0]
 801e000:	b103      	cbz	r3, 801e004 <_kill_r+0x1c>
 801e002:	6023      	str	r3, [r4, #0]
 801e004:	bd38      	pop	{r3, r4, r5, pc}
 801e006:	bf00      	nop
 801e008:	2000303c 	.word	0x2000303c

0801e00c <_getpid_r>:
 801e00c:	f7e8 bc8e 	b.w	800692c <_getpid>

0801e010 <_malloc_usable_size_r>:
 801e010:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801e014:	1f18      	subs	r0, r3, #4
 801e016:	2b00      	cmp	r3, #0
 801e018:	bfbc      	itt	lt
 801e01a:	580b      	ldrlt	r3, [r1, r0]
 801e01c:	18c0      	addlt	r0, r0, r3
 801e01e:	4770      	bx	lr

0801e020 <cos>:
 801e020:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801e022:	ec53 2b10 	vmov	r2, r3, d0
 801e026:	4826      	ldr	r0, [pc, #152]	@ (801e0c0 <cos+0xa0>)
 801e028:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801e02c:	4281      	cmp	r1, r0
 801e02e:	d806      	bhi.n	801e03e <cos+0x1e>
 801e030:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 801e0b8 <cos+0x98>
 801e034:	b005      	add	sp, #20
 801e036:	f85d eb04 	ldr.w	lr, [sp], #4
 801e03a:	f000 b9dd 	b.w	801e3f8 <__kernel_cos>
 801e03e:	4821      	ldr	r0, [pc, #132]	@ (801e0c4 <cos+0xa4>)
 801e040:	4281      	cmp	r1, r0
 801e042:	d908      	bls.n	801e056 <cos+0x36>
 801e044:	4610      	mov	r0, r2
 801e046:	4619      	mov	r1, r3
 801e048:	f7e2 f8f6 	bl	8000238 <__aeabi_dsub>
 801e04c:	ec41 0b10 	vmov	d0, r0, r1
 801e050:	b005      	add	sp, #20
 801e052:	f85d fb04 	ldr.w	pc, [sp], #4
 801e056:	4668      	mov	r0, sp
 801e058:	f000 fb52 	bl	801e700 <__ieee754_rem_pio2>
 801e05c:	f000 0003 	and.w	r0, r0, #3
 801e060:	2801      	cmp	r0, #1
 801e062:	d00b      	beq.n	801e07c <cos+0x5c>
 801e064:	2802      	cmp	r0, #2
 801e066:	d015      	beq.n	801e094 <cos+0x74>
 801e068:	b9d8      	cbnz	r0, 801e0a2 <cos+0x82>
 801e06a:	ed9d 1b02 	vldr	d1, [sp, #8]
 801e06e:	ed9d 0b00 	vldr	d0, [sp]
 801e072:	f000 f9c1 	bl	801e3f8 <__kernel_cos>
 801e076:	ec51 0b10 	vmov	r0, r1, d0
 801e07a:	e7e7      	b.n	801e04c <cos+0x2c>
 801e07c:	ed9d 1b02 	vldr	d1, [sp, #8]
 801e080:	ed9d 0b00 	vldr	d0, [sp]
 801e084:	f000 fa80 	bl	801e588 <__kernel_sin>
 801e088:	ec53 2b10 	vmov	r2, r3, d0
 801e08c:	4610      	mov	r0, r2
 801e08e:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801e092:	e7db      	b.n	801e04c <cos+0x2c>
 801e094:	ed9d 1b02 	vldr	d1, [sp, #8]
 801e098:	ed9d 0b00 	vldr	d0, [sp]
 801e09c:	f000 f9ac 	bl	801e3f8 <__kernel_cos>
 801e0a0:	e7f2      	b.n	801e088 <cos+0x68>
 801e0a2:	ed9d 1b02 	vldr	d1, [sp, #8]
 801e0a6:	ed9d 0b00 	vldr	d0, [sp]
 801e0aa:	2001      	movs	r0, #1
 801e0ac:	f000 fa6c 	bl	801e588 <__kernel_sin>
 801e0b0:	e7e1      	b.n	801e076 <cos+0x56>
 801e0b2:	bf00      	nop
 801e0b4:	f3af 8000 	nop.w
	...
 801e0c0:	3fe921fb 	.word	0x3fe921fb
 801e0c4:	7fefffff 	.word	0x7fefffff

0801e0c8 <sin>:
 801e0c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801e0ca:	ec53 2b10 	vmov	r2, r3, d0
 801e0ce:	4826      	ldr	r0, [pc, #152]	@ (801e168 <sin+0xa0>)
 801e0d0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801e0d4:	4281      	cmp	r1, r0
 801e0d6:	d807      	bhi.n	801e0e8 <sin+0x20>
 801e0d8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 801e160 <sin+0x98>
 801e0dc:	2000      	movs	r0, #0
 801e0de:	b005      	add	sp, #20
 801e0e0:	f85d eb04 	ldr.w	lr, [sp], #4
 801e0e4:	f000 ba50 	b.w	801e588 <__kernel_sin>
 801e0e8:	4820      	ldr	r0, [pc, #128]	@ (801e16c <sin+0xa4>)
 801e0ea:	4281      	cmp	r1, r0
 801e0ec:	d908      	bls.n	801e100 <sin+0x38>
 801e0ee:	4610      	mov	r0, r2
 801e0f0:	4619      	mov	r1, r3
 801e0f2:	f7e2 f8a1 	bl	8000238 <__aeabi_dsub>
 801e0f6:	ec41 0b10 	vmov	d0, r0, r1
 801e0fa:	b005      	add	sp, #20
 801e0fc:	f85d fb04 	ldr.w	pc, [sp], #4
 801e100:	4668      	mov	r0, sp
 801e102:	f000 fafd 	bl	801e700 <__ieee754_rem_pio2>
 801e106:	f000 0003 	and.w	r0, r0, #3
 801e10a:	2801      	cmp	r0, #1
 801e10c:	d00c      	beq.n	801e128 <sin+0x60>
 801e10e:	2802      	cmp	r0, #2
 801e110:	d011      	beq.n	801e136 <sin+0x6e>
 801e112:	b9e8      	cbnz	r0, 801e150 <sin+0x88>
 801e114:	ed9d 1b02 	vldr	d1, [sp, #8]
 801e118:	ed9d 0b00 	vldr	d0, [sp]
 801e11c:	2001      	movs	r0, #1
 801e11e:	f000 fa33 	bl	801e588 <__kernel_sin>
 801e122:	ec51 0b10 	vmov	r0, r1, d0
 801e126:	e7e6      	b.n	801e0f6 <sin+0x2e>
 801e128:	ed9d 1b02 	vldr	d1, [sp, #8]
 801e12c:	ed9d 0b00 	vldr	d0, [sp]
 801e130:	f000 f962 	bl	801e3f8 <__kernel_cos>
 801e134:	e7f5      	b.n	801e122 <sin+0x5a>
 801e136:	ed9d 1b02 	vldr	d1, [sp, #8]
 801e13a:	ed9d 0b00 	vldr	d0, [sp]
 801e13e:	2001      	movs	r0, #1
 801e140:	f000 fa22 	bl	801e588 <__kernel_sin>
 801e144:	ec53 2b10 	vmov	r2, r3, d0
 801e148:	4610      	mov	r0, r2
 801e14a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801e14e:	e7d2      	b.n	801e0f6 <sin+0x2e>
 801e150:	ed9d 1b02 	vldr	d1, [sp, #8]
 801e154:	ed9d 0b00 	vldr	d0, [sp]
 801e158:	f000 f94e 	bl	801e3f8 <__kernel_cos>
 801e15c:	e7f2      	b.n	801e144 <sin+0x7c>
 801e15e:	bf00      	nop
	...
 801e168:	3fe921fb 	.word	0x3fe921fb
 801e16c:	7fefffff 	.word	0x7fefffff

0801e170 <expf>:
 801e170:	b508      	push	{r3, lr}
 801e172:	ed2d 8b02 	vpush	{d8}
 801e176:	eef0 8a40 	vmov.f32	s17, s0
 801e17a:	f000 fcf9 	bl	801eb70 <__ieee754_expf>
 801e17e:	eeb0 8a40 	vmov.f32	s16, s0
 801e182:	eeb0 0a68 	vmov.f32	s0, s17
 801e186:	f000 f8ab 	bl	801e2e0 <finitef>
 801e18a:	b160      	cbz	r0, 801e1a6 <expf+0x36>
 801e18c:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 801e1cc <expf+0x5c>
 801e190:	eef4 8ae7 	vcmpe.f32	s17, s15
 801e194:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e198:	dd0a      	ble.n	801e1b0 <expf+0x40>
 801e19a:	f7fd fb11 	bl	801b7c0 <__errno>
 801e19e:	ed9f 8a0c 	vldr	s16, [pc, #48]	@ 801e1d0 <expf+0x60>
 801e1a2:	2322      	movs	r3, #34	@ 0x22
 801e1a4:	6003      	str	r3, [r0, #0]
 801e1a6:	eeb0 0a48 	vmov.f32	s0, s16
 801e1aa:	ecbd 8b02 	vpop	{d8}
 801e1ae:	bd08      	pop	{r3, pc}
 801e1b0:	eddf 7a08 	vldr	s15, [pc, #32]	@ 801e1d4 <expf+0x64>
 801e1b4:	eef4 8ae7 	vcmpe.f32	s17, s15
 801e1b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e1bc:	d5f3      	bpl.n	801e1a6 <expf+0x36>
 801e1be:	f7fd faff 	bl	801b7c0 <__errno>
 801e1c2:	2322      	movs	r3, #34	@ 0x22
 801e1c4:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 801e1d8 <expf+0x68>
 801e1c8:	6003      	str	r3, [r0, #0]
 801e1ca:	e7ec      	b.n	801e1a6 <expf+0x36>
 801e1cc:	42b17217 	.word	0x42b17217
 801e1d0:	7f800000 	.word	0x7f800000
 801e1d4:	c2cff1b5 	.word	0xc2cff1b5
 801e1d8:	00000000 	.word	0x00000000

0801e1dc <logf>:
 801e1dc:	b508      	push	{r3, lr}
 801e1de:	ed2d 8b02 	vpush	{d8}
 801e1e2:	eeb0 8a40 	vmov.f32	s16, s0
 801e1e6:	f000 fd91 	bl	801ed0c <__ieee754_logf>
 801e1ea:	eeb4 8a48 	vcmp.f32	s16, s16
 801e1ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e1f2:	d60f      	bvs.n	801e214 <logf+0x38>
 801e1f4:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 801e1f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e1fc:	dc0a      	bgt.n	801e214 <logf+0x38>
 801e1fe:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801e202:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e206:	d108      	bne.n	801e21a <logf+0x3e>
 801e208:	f7fd fada 	bl	801b7c0 <__errno>
 801e20c:	2322      	movs	r3, #34	@ 0x22
 801e20e:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 801e230 <logf+0x54>
 801e212:	6003      	str	r3, [r0, #0]
 801e214:	ecbd 8b02 	vpop	{d8}
 801e218:	bd08      	pop	{r3, pc}
 801e21a:	f7fd fad1 	bl	801b7c0 <__errno>
 801e21e:	ecbd 8b02 	vpop	{d8}
 801e222:	2321      	movs	r3, #33	@ 0x21
 801e224:	6003      	str	r3, [r0, #0]
 801e226:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 801e22a:	4802      	ldr	r0, [pc, #8]	@ (801e234 <logf+0x58>)
 801e22c:	f7fd bb14 	b.w	801b858 <nanf>
 801e230:	ff800000 	.word	0xff800000
 801e234:	080225ee 	.word	0x080225ee

0801e238 <fmin>:
 801e238:	b508      	push	{r3, lr}
 801e23a:	ed2d 8b04 	vpush	{d8-d9}
 801e23e:	eeb0 8a40 	vmov.f32	s16, s0
 801e242:	eef0 8a60 	vmov.f32	s17, s1
 801e246:	eeb0 9a41 	vmov.f32	s18, s2
 801e24a:	eef0 9a61 	vmov.f32	s19, s3
 801e24e:	f000 f81d 	bl	801e28c <__fpclassifyd>
 801e252:	b950      	cbnz	r0, 801e26a <fmin+0x32>
 801e254:	eeb0 8a49 	vmov.f32	s16, s18
 801e258:	eef0 8a69 	vmov.f32	s17, s19
 801e25c:	eeb0 0a48 	vmov.f32	s0, s16
 801e260:	eef0 0a68 	vmov.f32	s1, s17
 801e264:	ecbd 8b04 	vpop	{d8-d9}
 801e268:	bd08      	pop	{r3, pc}
 801e26a:	eeb0 0a49 	vmov.f32	s0, s18
 801e26e:	eef0 0a69 	vmov.f32	s1, s19
 801e272:	f000 f80b 	bl	801e28c <__fpclassifyd>
 801e276:	2800      	cmp	r0, #0
 801e278:	d0f0      	beq.n	801e25c <fmin+0x24>
 801e27a:	ec53 2b19 	vmov	r2, r3, d9
 801e27e:	ec51 0b18 	vmov	r0, r1, d8
 801e282:	f7e2 fc03 	bl	8000a8c <__aeabi_dcmplt>
 801e286:	2800      	cmp	r0, #0
 801e288:	d0e4      	beq.n	801e254 <fmin+0x1c>
 801e28a:	e7e7      	b.n	801e25c <fmin+0x24>

0801e28c <__fpclassifyd>:
 801e28c:	ec51 0b10 	vmov	r0, r1, d0
 801e290:	b510      	push	{r4, lr}
 801e292:	f031 4400 	bics.w	r4, r1, #2147483648	@ 0x80000000
 801e296:	460b      	mov	r3, r1
 801e298:	d019      	beq.n	801e2ce <__fpclassifyd+0x42>
 801e29a:	f5a1 1280 	sub.w	r2, r1, #1048576	@ 0x100000
 801e29e:	490e      	ldr	r1, [pc, #56]	@ (801e2d8 <__fpclassifyd+0x4c>)
 801e2a0:	428a      	cmp	r2, r1
 801e2a2:	d90e      	bls.n	801e2c2 <__fpclassifyd+0x36>
 801e2a4:	f103 42ff 	add.w	r2, r3, #2139095040	@ 0x7f800000
 801e2a8:	f502 02e0 	add.w	r2, r2, #7340032	@ 0x700000
 801e2ac:	428a      	cmp	r2, r1
 801e2ae:	d908      	bls.n	801e2c2 <__fpclassifyd+0x36>
 801e2b0:	4a0a      	ldr	r2, [pc, #40]	@ (801e2dc <__fpclassifyd+0x50>)
 801e2b2:	4213      	tst	r3, r2
 801e2b4:	d007      	beq.n	801e2c6 <__fpclassifyd+0x3a>
 801e2b6:	4294      	cmp	r4, r2
 801e2b8:	d107      	bne.n	801e2ca <__fpclassifyd+0x3e>
 801e2ba:	fab0 f080 	clz	r0, r0
 801e2be:	0940      	lsrs	r0, r0, #5
 801e2c0:	bd10      	pop	{r4, pc}
 801e2c2:	2004      	movs	r0, #4
 801e2c4:	e7fc      	b.n	801e2c0 <__fpclassifyd+0x34>
 801e2c6:	2003      	movs	r0, #3
 801e2c8:	e7fa      	b.n	801e2c0 <__fpclassifyd+0x34>
 801e2ca:	2000      	movs	r0, #0
 801e2cc:	e7f8      	b.n	801e2c0 <__fpclassifyd+0x34>
 801e2ce:	2800      	cmp	r0, #0
 801e2d0:	d1ee      	bne.n	801e2b0 <__fpclassifyd+0x24>
 801e2d2:	2002      	movs	r0, #2
 801e2d4:	e7f4      	b.n	801e2c0 <__fpclassifyd+0x34>
 801e2d6:	bf00      	nop
 801e2d8:	7fdfffff 	.word	0x7fdfffff
 801e2dc:	7ff00000 	.word	0x7ff00000

0801e2e0 <finitef>:
 801e2e0:	ee10 3a10 	vmov	r3, s0
 801e2e4:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 801e2e8:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 801e2ec:	bfac      	ite	ge
 801e2ee:	2000      	movge	r0, #0
 801e2f0:	2001      	movlt	r0, #1
 801e2f2:	4770      	bx	lr

0801e2f4 <cosl>:
 801e2f4:	f7ff be94 	b.w	801e020 <cos>

0801e2f8 <sinl>:
 801e2f8:	f7ff bee6 	b.w	801e0c8 <sin>

0801e2fc <acosl>:
 801e2fc:	f000 bbfc 	b.w	801eaf8 <acos>

0801e300 <floor>:
 801e300:	ec51 0b10 	vmov	r0, r1, d0
 801e304:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801e308:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e30c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 801e310:	2e13      	cmp	r6, #19
 801e312:	460c      	mov	r4, r1
 801e314:	4605      	mov	r5, r0
 801e316:	4680      	mov	r8, r0
 801e318:	dc34      	bgt.n	801e384 <floor+0x84>
 801e31a:	2e00      	cmp	r6, #0
 801e31c:	da17      	bge.n	801e34e <floor+0x4e>
 801e31e:	a332      	add	r3, pc, #200	@ (adr r3, 801e3e8 <floor+0xe8>)
 801e320:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e324:	f7e1 ff8a 	bl	800023c <__adddf3>
 801e328:	2200      	movs	r2, #0
 801e32a:	2300      	movs	r3, #0
 801e32c:	f7e2 fbcc 	bl	8000ac8 <__aeabi_dcmpgt>
 801e330:	b150      	cbz	r0, 801e348 <floor+0x48>
 801e332:	2c00      	cmp	r4, #0
 801e334:	da55      	bge.n	801e3e2 <floor+0xe2>
 801e336:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 801e33a:	432c      	orrs	r4, r5
 801e33c:	2500      	movs	r5, #0
 801e33e:	42ac      	cmp	r4, r5
 801e340:	4c2b      	ldr	r4, [pc, #172]	@ (801e3f0 <floor+0xf0>)
 801e342:	bf08      	it	eq
 801e344:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 801e348:	4621      	mov	r1, r4
 801e34a:	4628      	mov	r0, r5
 801e34c:	e023      	b.n	801e396 <floor+0x96>
 801e34e:	4f29      	ldr	r7, [pc, #164]	@ (801e3f4 <floor+0xf4>)
 801e350:	4137      	asrs	r7, r6
 801e352:	ea01 0307 	and.w	r3, r1, r7
 801e356:	4303      	orrs	r3, r0
 801e358:	d01d      	beq.n	801e396 <floor+0x96>
 801e35a:	a323      	add	r3, pc, #140	@ (adr r3, 801e3e8 <floor+0xe8>)
 801e35c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e360:	f7e1 ff6c 	bl	800023c <__adddf3>
 801e364:	2200      	movs	r2, #0
 801e366:	2300      	movs	r3, #0
 801e368:	f7e2 fbae 	bl	8000ac8 <__aeabi_dcmpgt>
 801e36c:	2800      	cmp	r0, #0
 801e36e:	d0eb      	beq.n	801e348 <floor+0x48>
 801e370:	2c00      	cmp	r4, #0
 801e372:	bfbe      	ittt	lt
 801e374:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 801e378:	4133      	asrlt	r3, r6
 801e37a:	18e4      	addlt	r4, r4, r3
 801e37c:	ea24 0407 	bic.w	r4, r4, r7
 801e380:	2500      	movs	r5, #0
 801e382:	e7e1      	b.n	801e348 <floor+0x48>
 801e384:	2e33      	cmp	r6, #51	@ 0x33
 801e386:	dd0a      	ble.n	801e39e <floor+0x9e>
 801e388:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 801e38c:	d103      	bne.n	801e396 <floor+0x96>
 801e38e:	4602      	mov	r2, r0
 801e390:	460b      	mov	r3, r1
 801e392:	f7e1 ff53 	bl	800023c <__adddf3>
 801e396:	ec41 0b10 	vmov	d0, r0, r1
 801e39a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e39e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 801e3a2:	f04f 37ff 	mov.w	r7, #4294967295
 801e3a6:	40df      	lsrs	r7, r3
 801e3a8:	4207      	tst	r7, r0
 801e3aa:	d0f4      	beq.n	801e396 <floor+0x96>
 801e3ac:	a30e      	add	r3, pc, #56	@ (adr r3, 801e3e8 <floor+0xe8>)
 801e3ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e3b2:	f7e1 ff43 	bl	800023c <__adddf3>
 801e3b6:	2200      	movs	r2, #0
 801e3b8:	2300      	movs	r3, #0
 801e3ba:	f7e2 fb85 	bl	8000ac8 <__aeabi_dcmpgt>
 801e3be:	2800      	cmp	r0, #0
 801e3c0:	d0c2      	beq.n	801e348 <floor+0x48>
 801e3c2:	2c00      	cmp	r4, #0
 801e3c4:	da0a      	bge.n	801e3dc <floor+0xdc>
 801e3c6:	2e14      	cmp	r6, #20
 801e3c8:	d101      	bne.n	801e3ce <floor+0xce>
 801e3ca:	3401      	adds	r4, #1
 801e3cc:	e006      	b.n	801e3dc <floor+0xdc>
 801e3ce:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 801e3d2:	2301      	movs	r3, #1
 801e3d4:	40b3      	lsls	r3, r6
 801e3d6:	441d      	add	r5, r3
 801e3d8:	4545      	cmp	r5, r8
 801e3da:	d3f6      	bcc.n	801e3ca <floor+0xca>
 801e3dc:	ea25 0507 	bic.w	r5, r5, r7
 801e3e0:	e7b2      	b.n	801e348 <floor+0x48>
 801e3e2:	2500      	movs	r5, #0
 801e3e4:	462c      	mov	r4, r5
 801e3e6:	e7af      	b.n	801e348 <floor+0x48>
 801e3e8:	8800759c 	.word	0x8800759c
 801e3ec:	7e37e43c 	.word	0x7e37e43c
 801e3f0:	bff00000 	.word	0xbff00000
 801e3f4:	000fffff 	.word	0x000fffff

0801e3f8 <__kernel_cos>:
 801e3f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e3fc:	ec57 6b10 	vmov	r6, r7, d0
 801e400:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801e404:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 801e408:	ed8d 1b00 	vstr	d1, [sp]
 801e40c:	d206      	bcs.n	801e41c <__kernel_cos+0x24>
 801e40e:	4630      	mov	r0, r6
 801e410:	4639      	mov	r1, r7
 801e412:	f7e2 fb79 	bl	8000b08 <__aeabi_d2iz>
 801e416:	2800      	cmp	r0, #0
 801e418:	f000 8088 	beq.w	801e52c <__kernel_cos+0x134>
 801e41c:	4632      	mov	r2, r6
 801e41e:	463b      	mov	r3, r7
 801e420:	4630      	mov	r0, r6
 801e422:	4639      	mov	r1, r7
 801e424:	f7e2 f8c0 	bl	80005a8 <__aeabi_dmul>
 801e428:	4b51      	ldr	r3, [pc, #324]	@ (801e570 <__kernel_cos+0x178>)
 801e42a:	2200      	movs	r2, #0
 801e42c:	4604      	mov	r4, r0
 801e42e:	460d      	mov	r5, r1
 801e430:	f7e2 f8ba 	bl	80005a8 <__aeabi_dmul>
 801e434:	a340      	add	r3, pc, #256	@ (adr r3, 801e538 <__kernel_cos+0x140>)
 801e436:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e43a:	4682      	mov	sl, r0
 801e43c:	468b      	mov	fp, r1
 801e43e:	4620      	mov	r0, r4
 801e440:	4629      	mov	r1, r5
 801e442:	f7e2 f8b1 	bl	80005a8 <__aeabi_dmul>
 801e446:	a33e      	add	r3, pc, #248	@ (adr r3, 801e540 <__kernel_cos+0x148>)
 801e448:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e44c:	f7e1 fef6 	bl	800023c <__adddf3>
 801e450:	4622      	mov	r2, r4
 801e452:	462b      	mov	r3, r5
 801e454:	f7e2 f8a8 	bl	80005a8 <__aeabi_dmul>
 801e458:	a33b      	add	r3, pc, #236	@ (adr r3, 801e548 <__kernel_cos+0x150>)
 801e45a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e45e:	f7e1 feeb 	bl	8000238 <__aeabi_dsub>
 801e462:	4622      	mov	r2, r4
 801e464:	462b      	mov	r3, r5
 801e466:	f7e2 f89f 	bl	80005a8 <__aeabi_dmul>
 801e46a:	a339      	add	r3, pc, #228	@ (adr r3, 801e550 <__kernel_cos+0x158>)
 801e46c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e470:	f7e1 fee4 	bl	800023c <__adddf3>
 801e474:	4622      	mov	r2, r4
 801e476:	462b      	mov	r3, r5
 801e478:	f7e2 f896 	bl	80005a8 <__aeabi_dmul>
 801e47c:	a336      	add	r3, pc, #216	@ (adr r3, 801e558 <__kernel_cos+0x160>)
 801e47e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e482:	f7e1 fed9 	bl	8000238 <__aeabi_dsub>
 801e486:	4622      	mov	r2, r4
 801e488:	462b      	mov	r3, r5
 801e48a:	f7e2 f88d 	bl	80005a8 <__aeabi_dmul>
 801e48e:	a334      	add	r3, pc, #208	@ (adr r3, 801e560 <__kernel_cos+0x168>)
 801e490:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e494:	f7e1 fed2 	bl	800023c <__adddf3>
 801e498:	4622      	mov	r2, r4
 801e49a:	462b      	mov	r3, r5
 801e49c:	f7e2 f884 	bl	80005a8 <__aeabi_dmul>
 801e4a0:	4622      	mov	r2, r4
 801e4a2:	462b      	mov	r3, r5
 801e4a4:	f7e2 f880 	bl	80005a8 <__aeabi_dmul>
 801e4a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 801e4ac:	4604      	mov	r4, r0
 801e4ae:	460d      	mov	r5, r1
 801e4b0:	4630      	mov	r0, r6
 801e4b2:	4639      	mov	r1, r7
 801e4b4:	f7e2 f878 	bl	80005a8 <__aeabi_dmul>
 801e4b8:	460b      	mov	r3, r1
 801e4ba:	4602      	mov	r2, r0
 801e4bc:	4629      	mov	r1, r5
 801e4be:	4620      	mov	r0, r4
 801e4c0:	f7e1 feba 	bl	8000238 <__aeabi_dsub>
 801e4c4:	4b2b      	ldr	r3, [pc, #172]	@ (801e574 <__kernel_cos+0x17c>)
 801e4c6:	4598      	cmp	r8, r3
 801e4c8:	4606      	mov	r6, r0
 801e4ca:	460f      	mov	r7, r1
 801e4cc:	d810      	bhi.n	801e4f0 <__kernel_cos+0xf8>
 801e4ce:	4602      	mov	r2, r0
 801e4d0:	460b      	mov	r3, r1
 801e4d2:	4650      	mov	r0, sl
 801e4d4:	4659      	mov	r1, fp
 801e4d6:	f7e1 feaf 	bl	8000238 <__aeabi_dsub>
 801e4da:	460b      	mov	r3, r1
 801e4dc:	4926      	ldr	r1, [pc, #152]	@ (801e578 <__kernel_cos+0x180>)
 801e4de:	4602      	mov	r2, r0
 801e4e0:	2000      	movs	r0, #0
 801e4e2:	f7e1 fea9 	bl	8000238 <__aeabi_dsub>
 801e4e6:	ec41 0b10 	vmov	d0, r0, r1
 801e4ea:	b003      	add	sp, #12
 801e4ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e4f0:	4b22      	ldr	r3, [pc, #136]	@ (801e57c <__kernel_cos+0x184>)
 801e4f2:	4921      	ldr	r1, [pc, #132]	@ (801e578 <__kernel_cos+0x180>)
 801e4f4:	4598      	cmp	r8, r3
 801e4f6:	bf8c      	ite	hi
 801e4f8:	4d21      	ldrhi	r5, [pc, #132]	@ (801e580 <__kernel_cos+0x188>)
 801e4fa:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 801e4fe:	2400      	movs	r4, #0
 801e500:	4622      	mov	r2, r4
 801e502:	462b      	mov	r3, r5
 801e504:	2000      	movs	r0, #0
 801e506:	f7e1 fe97 	bl	8000238 <__aeabi_dsub>
 801e50a:	4622      	mov	r2, r4
 801e50c:	4680      	mov	r8, r0
 801e50e:	4689      	mov	r9, r1
 801e510:	462b      	mov	r3, r5
 801e512:	4650      	mov	r0, sl
 801e514:	4659      	mov	r1, fp
 801e516:	f7e1 fe8f 	bl	8000238 <__aeabi_dsub>
 801e51a:	4632      	mov	r2, r6
 801e51c:	463b      	mov	r3, r7
 801e51e:	f7e1 fe8b 	bl	8000238 <__aeabi_dsub>
 801e522:	4602      	mov	r2, r0
 801e524:	460b      	mov	r3, r1
 801e526:	4640      	mov	r0, r8
 801e528:	4649      	mov	r1, r9
 801e52a:	e7da      	b.n	801e4e2 <__kernel_cos+0xea>
 801e52c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 801e568 <__kernel_cos+0x170>
 801e530:	e7db      	b.n	801e4ea <__kernel_cos+0xf2>
 801e532:	bf00      	nop
 801e534:	f3af 8000 	nop.w
 801e538:	be8838d4 	.word	0xbe8838d4
 801e53c:	bda8fae9 	.word	0xbda8fae9
 801e540:	bdb4b1c4 	.word	0xbdb4b1c4
 801e544:	3e21ee9e 	.word	0x3e21ee9e
 801e548:	809c52ad 	.word	0x809c52ad
 801e54c:	3e927e4f 	.word	0x3e927e4f
 801e550:	19cb1590 	.word	0x19cb1590
 801e554:	3efa01a0 	.word	0x3efa01a0
 801e558:	16c15177 	.word	0x16c15177
 801e55c:	3f56c16c 	.word	0x3f56c16c
 801e560:	5555554c 	.word	0x5555554c
 801e564:	3fa55555 	.word	0x3fa55555
 801e568:	00000000 	.word	0x00000000
 801e56c:	3ff00000 	.word	0x3ff00000
 801e570:	3fe00000 	.word	0x3fe00000
 801e574:	3fd33332 	.word	0x3fd33332
 801e578:	3ff00000 	.word	0x3ff00000
 801e57c:	3fe90000 	.word	0x3fe90000
 801e580:	3fd20000 	.word	0x3fd20000
 801e584:	00000000 	.word	0x00000000

0801e588 <__kernel_sin>:
 801e588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e58c:	ec55 4b10 	vmov	r4, r5, d0
 801e590:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801e594:	b085      	sub	sp, #20
 801e596:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 801e59a:	ed8d 1b02 	vstr	d1, [sp, #8]
 801e59e:	4680      	mov	r8, r0
 801e5a0:	d205      	bcs.n	801e5ae <__kernel_sin+0x26>
 801e5a2:	4620      	mov	r0, r4
 801e5a4:	4629      	mov	r1, r5
 801e5a6:	f7e2 faaf 	bl	8000b08 <__aeabi_d2iz>
 801e5aa:	2800      	cmp	r0, #0
 801e5ac:	d052      	beq.n	801e654 <__kernel_sin+0xcc>
 801e5ae:	4622      	mov	r2, r4
 801e5b0:	462b      	mov	r3, r5
 801e5b2:	4620      	mov	r0, r4
 801e5b4:	4629      	mov	r1, r5
 801e5b6:	f7e1 fff7 	bl	80005a8 <__aeabi_dmul>
 801e5ba:	4682      	mov	sl, r0
 801e5bc:	468b      	mov	fp, r1
 801e5be:	4602      	mov	r2, r0
 801e5c0:	460b      	mov	r3, r1
 801e5c2:	4620      	mov	r0, r4
 801e5c4:	4629      	mov	r1, r5
 801e5c6:	f7e1 ffef 	bl	80005a8 <__aeabi_dmul>
 801e5ca:	a342      	add	r3, pc, #264	@ (adr r3, 801e6d4 <__kernel_sin+0x14c>)
 801e5cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e5d0:	e9cd 0100 	strd	r0, r1, [sp]
 801e5d4:	4650      	mov	r0, sl
 801e5d6:	4659      	mov	r1, fp
 801e5d8:	f7e1 ffe6 	bl	80005a8 <__aeabi_dmul>
 801e5dc:	a33f      	add	r3, pc, #252	@ (adr r3, 801e6dc <__kernel_sin+0x154>)
 801e5de:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e5e2:	f7e1 fe29 	bl	8000238 <__aeabi_dsub>
 801e5e6:	4652      	mov	r2, sl
 801e5e8:	465b      	mov	r3, fp
 801e5ea:	f7e1 ffdd 	bl	80005a8 <__aeabi_dmul>
 801e5ee:	a33d      	add	r3, pc, #244	@ (adr r3, 801e6e4 <__kernel_sin+0x15c>)
 801e5f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e5f4:	f7e1 fe22 	bl	800023c <__adddf3>
 801e5f8:	4652      	mov	r2, sl
 801e5fa:	465b      	mov	r3, fp
 801e5fc:	f7e1 ffd4 	bl	80005a8 <__aeabi_dmul>
 801e600:	a33a      	add	r3, pc, #232	@ (adr r3, 801e6ec <__kernel_sin+0x164>)
 801e602:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e606:	f7e1 fe17 	bl	8000238 <__aeabi_dsub>
 801e60a:	4652      	mov	r2, sl
 801e60c:	465b      	mov	r3, fp
 801e60e:	f7e1 ffcb 	bl	80005a8 <__aeabi_dmul>
 801e612:	a338      	add	r3, pc, #224	@ (adr r3, 801e6f4 <__kernel_sin+0x16c>)
 801e614:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e618:	f7e1 fe10 	bl	800023c <__adddf3>
 801e61c:	4606      	mov	r6, r0
 801e61e:	460f      	mov	r7, r1
 801e620:	f1b8 0f00 	cmp.w	r8, #0
 801e624:	d11b      	bne.n	801e65e <__kernel_sin+0xd6>
 801e626:	4602      	mov	r2, r0
 801e628:	460b      	mov	r3, r1
 801e62a:	4650      	mov	r0, sl
 801e62c:	4659      	mov	r1, fp
 801e62e:	f7e1 ffbb 	bl	80005a8 <__aeabi_dmul>
 801e632:	a325      	add	r3, pc, #148	@ (adr r3, 801e6c8 <__kernel_sin+0x140>)
 801e634:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e638:	f7e1 fdfe 	bl	8000238 <__aeabi_dsub>
 801e63c:	e9dd 2300 	ldrd	r2, r3, [sp]
 801e640:	f7e1 ffb2 	bl	80005a8 <__aeabi_dmul>
 801e644:	4602      	mov	r2, r0
 801e646:	460b      	mov	r3, r1
 801e648:	4620      	mov	r0, r4
 801e64a:	4629      	mov	r1, r5
 801e64c:	f7e1 fdf6 	bl	800023c <__adddf3>
 801e650:	4604      	mov	r4, r0
 801e652:	460d      	mov	r5, r1
 801e654:	ec45 4b10 	vmov	d0, r4, r5
 801e658:	b005      	add	sp, #20
 801e65a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e65e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e662:	4b1b      	ldr	r3, [pc, #108]	@ (801e6d0 <__kernel_sin+0x148>)
 801e664:	2200      	movs	r2, #0
 801e666:	f7e1 ff9f 	bl	80005a8 <__aeabi_dmul>
 801e66a:	4632      	mov	r2, r6
 801e66c:	4680      	mov	r8, r0
 801e66e:	4689      	mov	r9, r1
 801e670:	463b      	mov	r3, r7
 801e672:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e676:	f7e1 ff97 	bl	80005a8 <__aeabi_dmul>
 801e67a:	4602      	mov	r2, r0
 801e67c:	460b      	mov	r3, r1
 801e67e:	4640      	mov	r0, r8
 801e680:	4649      	mov	r1, r9
 801e682:	f7e1 fdd9 	bl	8000238 <__aeabi_dsub>
 801e686:	4652      	mov	r2, sl
 801e688:	465b      	mov	r3, fp
 801e68a:	f7e1 ff8d 	bl	80005a8 <__aeabi_dmul>
 801e68e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801e692:	f7e1 fdd1 	bl	8000238 <__aeabi_dsub>
 801e696:	a30c      	add	r3, pc, #48	@ (adr r3, 801e6c8 <__kernel_sin+0x140>)
 801e698:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e69c:	4606      	mov	r6, r0
 801e69e:	460f      	mov	r7, r1
 801e6a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e6a4:	f7e1 ff80 	bl	80005a8 <__aeabi_dmul>
 801e6a8:	4602      	mov	r2, r0
 801e6aa:	460b      	mov	r3, r1
 801e6ac:	4630      	mov	r0, r6
 801e6ae:	4639      	mov	r1, r7
 801e6b0:	f7e1 fdc4 	bl	800023c <__adddf3>
 801e6b4:	4602      	mov	r2, r0
 801e6b6:	460b      	mov	r3, r1
 801e6b8:	4620      	mov	r0, r4
 801e6ba:	4629      	mov	r1, r5
 801e6bc:	f7e1 fdbc 	bl	8000238 <__aeabi_dsub>
 801e6c0:	e7c6      	b.n	801e650 <__kernel_sin+0xc8>
 801e6c2:	bf00      	nop
 801e6c4:	f3af 8000 	nop.w
 801e6c8:	55555549 	.word	0x55555549
 801e6cc:	3fc55555 	.word	0x3fc55555
 801e6d0:	3fe00000 	.word	0x3fe00000
 801e6d4:	5acfd57c 	.word	0x5acfd57c
 801e6d8:	3de5d93a 	.word	0x3de5d93a
 801e6dc:	8a2b9ceb 	.word	0x8a2b9ceb
 801e6e0:	3e5ae5e6 	.word	0x3e5ae5e6
 801e6e4:	57b1fe7d 	.word	0x57b1fe7d
 801e6e8:	3ec71de3 	.word	0x3ec71de3
 801e6ec:	19c161d5 	.word	0x19c161d5
 801e6f0:	3f2a01a0 	.word	0x3f2a01a0
 801e6f4:	1110f8a6 	.word	0x1110f8a6
 801e6f8:	3f811111 	.word	0x3f811111
 801e6fc:	00000000 	.word	0x00000000

0801e700 <__ieee754_rem_pio2>:
 801e700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e704:	ec57 6b10 	vmov	r6, r7, d0
 801e708:	4bc5      	ldr	r3, [pc, #788]	@ (801ea20 <__ieee754_rem_pio2+0x320>)
 801e70a:	b08d      	sub	sp, #52	@ 0x34
 801e70c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801e710:	4598      	cmp	r8, r3
 801e712:	4604      	mov	r4, r0
 801e714:	9704      	str	r7, [sp, #16]
 801e716:	d807      	bhi.n	801e728 <__ieee754_rem_pio2+0x28>
 801e718:	2200      	movs	r2, #0
 801e71a:	2300      	movs	r3, #0
 801e71c:	ed80 0b00 	vstr	d0, [r0]
 801e720:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801e724:	2500      	movs	r5, #0
 801e726:	e028      	b.n	801e77a <__ieee754_rem_pio2+0x7a>
 801e728:	4bbe      	ldr	r3, [pc, #760]	@ (801ea24 <__ieee754_rem_pio2+0x324>)
 801e72a:	4598      	cmp	r8, r3
 801e72c:	d878      	bhi.n	801e820 <__ieee754_rem_pio2+0x120>
 801e72e:	9b04      	ldr	r3, [sp, #16]
 801e730:	4dbd      	ldr	r5, [pc, #756]	@ (801ea28 <__ieee754_rem_pio2+0x328>)
 801e732:	2b00      	cmp	r3, #0
 801e734:	4630      	mov	r0, r6
 801e736:	a3ac      	add	r3, pc, #688	@ (adr r3, 801e9e8 <__ieee754_rem_pio2+0x2e8>)
 801e738:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e73c:	4639      	mov	r1, r7
 801e73e:	dd38      	ble.n	801e7b2 <__ieee754_rem_pio2+0xb2>
 801e740:	f7e1 fd7a 	bl	8000238 <__aeabi_dsub>
 801e744:	45a8      	cmp	r8, r5
 801e746:	4606      	mov	r6, r0
 801e748:	460f      	mov	r7, r1
 801e74a:	d01a      	beq.n	801e782 <__ieee754_rem_pio2+0x82>
 801e74c:	a3a8      	add	r3, pc, #672	@ (adr r3, 801e9f0 <__ieee754_rem_pio2+0x2f0>)
 801e74e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e752:	f7e1 fd71 	bl	8000238 <__aeabi_dsub>
 801e756:	4602      	mov	r2, r0
 801e758:	460b      	mov	r3, r1
 801e75a:	4680      	mov	r8, r0
 801e75c:	4689      	mov	r9, r1
 801e75e:	4630      	mov	r0, r6
 801e760:	4639      	mov	r1, r7
 801e762:	f7e1 fd69 	bl	8000238 <__aeabi_dsub>
 801e766:	a3a2      	add	r3, pc, #648	@ (adr r3, 801e9f0 <__ieee754_rem_pio2+0x2f0>)
 801e768:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e76c:	f7e1 fd64 	bl	8000238 <__aeabi_dsub>
 801e770:	e9c4 8900 	strd	r8, r9, [r4]
 801e774:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801e778:	2501      	movs	r5, #1
 801e77a:	4628      	mov	r0, r5
 801e77c:	b00d      	add	sp, #52	@ 0x34
 801e77e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e782:	a39d      	add	r3, pc, #628	@ (adr r3, 801e9f8 <__ieee754_rem_pio2+0x2f8>)
 801e784:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e788:	f7e1 fd56 	bl	8000238 <__aeabi_dsub>
 801e78c:	a39c      	add	r3, pc, #624	@ (adr r3, 801ea00 <__ieee754_rem_pio2+0x300>)
 801e78e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e792:	4606      	mov	r6, r0
 801e794:	460f      	mov	r7, r1
 801e796:	f7e1 fd4f 	bl	8000238 <__aeabi_dsub>
 801e79a:	4602      	mov	r2, r0
 801e79c:	460b      	mov	r3, r1
 801e79e:	4680      	mov	r8, r0
 801e7a0:	4689      	mov	r9, r1
 801e7a2:	4630      	mov	r0, r6
 801e7a4:	4639      	mov	r1, r7
 801e7a6:	f7e1 fd47 	bl	8000238 <__aeabi_dsub>
 801e7aa:	a395      	add	r3, pc, #596	@ (adr r3, 801ea00 <__ieee754_rem_pio2+0x300>)
 801e7ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e7b0:	e7dc      	b.n	801e76c <__ieee754_rem_pio2+0x6c>
 801e7b2:	f7e1 fd43 	bl	800023c <__adddf3>
 801e7b6:	45a8      	cmp	r8, r5
 801e7b8:	4606      	mov	r6, r0
 801e7ba:	460f      	mov	r7, r1
 801e7bc:	d018      	beq.n	801e7f0 <__ieee754_rem_pio2+0xf0>
 801e7be:	a38c      	add	r3, pc, #560	@ (adr r3, 801e9f0 <__ieee754_rem_pio2+0x2f0>)
 801e7c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e7c4:	f7e1 fd3a 	bl	800023c <__adddf3>
 801e7c8:	4602      	mov	r2, r0
 801e7ca:	460b      	mov	r3, r1
 801e7cc:	4680      	mov	r8, r0
 801e7ce:	4689      	mov	r9, r1
 801e7d0:	4630      	mov	r0, r6
 801e7d2:	4639      	mov	r1, r7
 801e7d4:	f7e1 fd30 	bl	8000238 <__aeabi_dsub>
 801e7d8:	a385      	add	r3, pc, #532	@ (adr r3, 801e9f0 <__ieee754_rem_pio2+0x2f0>)
 801e7da:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e7de:	f7e1 fd2d 	bl	800023c <__adddf3>
 801e7e2:	f04f 35ff 	mov.w	r5, #4294967295
 801e7e6:	e9c4 8900 	strd	r8, r9, [r4]
 801e7ea:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801e7ee:	e7c4      	b.n	801e77a <__ieee754_rem_pio2+0x7a>
 801e7f0:	a381      	add	r3, pc, #516	@ (adr r3, 801e9f8 <__ieee754_rem_pio2+0x2f8>)
 801e7f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e7f6:	f7e1 fd21 	bl	800023c <__adddf3>
 801e7fa:	a381      	add	r3, pc, #516	@ (adr r3, 801ea00 <__ieee754_rem_pio2+0x300>)
 801e7fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e800:	4606      	mov	r6, r0
 801e802:	460f      	mov	r7, r1
 801e804:	f7e1 fd1a 	bl	800023c <__adddf3>
 801e808:	4602      	mov	r2, r0
 801e80a:	460b      	mov	r3, r1
 801e80c:	4680      	mov	r8, r0
 801e80e:	4689      	mov	r9, r1
 801e810:	4630      	mov	r0, r6
 801e812:	4639      	mov	r1, r7
 801e814:	f7e1 fd10 	bl	8000238 <__aeabi_dsub>
 801e818:	a379      	add	r3, pc, #484	@ (adr r3, 801ea00 <__ieee754_rem_pio2+0x300>)
 801e81a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e81e:	e7de      	b.n	801e7de <__ieee754_rem_pio2+0xde>
 801e820:	4b82      	ldr	r3, [pc, #520]	@ (801ea2c <__ieee754_rem_pio2+0x32c>)
 801e822:	4598      	cmp	r8, r3
 801e824:	f200 80d1 	bhi.w	801e9ca <__ieee754_rem_pio2+0x2ca>
 801e828:	f000 f99a 	bl	801eb60 <fabs>
 801e82c:	ec57 6b10 	vmov	r6, r7, d0
 801e830:	a375      	add	r3, pc, #468	@ (adr r3, 801ea08 <__ieee754_rem_pio2+0x308>)
 801e832:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e836:	4630      	mov	r0, r6
 801e838:	4639      	mov	r1, r7
 801e83a:	f7e1 feb5 	bl	80005a8 <__aeabi_dmul>
 801e83e:	4b7c      	ldr	r3, [pc, #496]	@ (801ea30 <__ieee754_rem_pio2+0x330>)
 801e840:	2200      	movs	r2, #0
 801e842:	f7e1 fcfb 	bl	800023c <__adddf3>
 801e846:	f7e2 f95f 	bl	8000b08 <__aeabi_d2iz>
 801e84a:	4605      	mov	r5, r0
 801e84c:	f7e1 fe42 	bl	80004d4 <__aeabi_i2d>
 801e850:	4602      	mov	r2, r0
 801e852:	460b      	mov	r3, r1
 801e854:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801e858:	a363      	add	r3, pc, #396	@ (adr r3, 801e9e8 <__ieee754_rem_pio2+0x2e8>)
 801e85a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e85e:	f7e1 fea3 	bl	80005a8 <__aeabi_dmul>
 801e862:	4602      	mov	r2, r0
 801e864:	460b      	mov	r3, r1
 801e866:	4630      	mov	r0, r6
 801e868:	4639      	mov	r1, r7
 801e86a:	f7e1 fce5 	bl	8000238 <__aeabi_dsub>
 801e86e:	a360      	add	r3, pc, #384	@ (adr r3, 801e9f0 <__ieee754_rem_pio2+0x2f0>)
 801e870:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e874:	4682      	mov	sl, r0
 801e876:	468b      	mov	fp, r1
 801e878:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e87c:	f7e1 fe94 	bl	80005a8 <__aeabi_dmul>
 801e880:	2d1f      	cmp	r5, #31
 801e882:	4606      	mov	r6, r0
 801e884:	460f      	mov	r7, r1
 801e886:	dc0c      	bgt.n	801e8a2 <__ieee754_rem_pio2+0x1a2>
 801e888:	4b6a      	ldr	r3, [pc, #424]	@ (801ea34 <__ieee754_rem_pio2+0x334>)
 801e88a:	1e6a      	subs	r2, r5, #1
 801e88c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801e890:	4543      	cmp	r3, r8
 801e892:	d006      	beq.n	801e8a2 <__ieee754_rem_pio2+0x1a2>
 801e894:	4632      	mov	r2, r6
 801e896:	463b      	mov	r3, r7
 801e898:	4650      	mov	r0, sl
 801e89a:	4659      	mov	r1, fp
 801e89c:	f7e1 fccc 	bl	8000238 <__aeabi_dsub>
 801e8a0:	e00e      	b.n	801e8c0 <__ieee754_rem_pio2+0x1c0>
 801e8a2:	463b      	mov	r3, r7
 801e8a4:	4632      	mov	r2, r6
 801e8a6:	4650      	mov	r0, sl
 801e8a8:	4659      	mov	r1, fp
 801e8aa:	f7e1 fcc5 	bl	8000238 <__aeabi_dsub>
 801e8ae:	ea4f 5328 	mov.w	r3, r8, asr #20
 801e8b2:	9305      	str	r3, [sp, #20]
 801e8b4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801e8b8:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 801e8bc:	2b10      	cmp	r3, #16
 801e8be:	dc02      	bgt.n	801e8c6 <__ieee754_rem_pio2+0x1c6>
 801e8c0:	e9c4 0100 	strd	r0, r1, [r4]
 801e8c4:	e039      	b.n	801e93a <__ieee754_rem_pio2+0x23a>
 801e8c6:	a34c      	add	r3, pc, #304	@ (adr r3, 801e9f8 <__ieee754_rem_pio2+0x2f8>)
 801e8c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e8cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e8d0:	f7e1 fe6a 	bl	80005a8 <__aeabi_dmul>
 801e8d4:	4606      	mov	r6, r0
 801e8d6:	460f      	mov	r7, r1
 801e8d8:	4602      	mov	r2, r0
 801e8da:	460b      	mov	r3, r1
 801e8dc:	4650      	mov	r0, sl
 801e8de:	4659      	mov	r1, fp
 801e8e0:	f7e1 fcaa 	bl	8000238 <__aeabi_dsub>
 801e8e4:	4602      	mov	r2, r0
 801e8e6:	460b      	mov	r3, r1
 801e8e8:	4680      	mov	r8, r0
 801e8ea:	4689      	mov	r9, r1
 801e8ec:	4650      	mov	r0, sl
 801e8ee:	4659      	mov	r1, fp
 801e8f0:	f7e1 fca2 	bl	8000238 <__aeabi_dsub>
 801e8f4:	4632      	mov	r2, r6
 801e8f6:	463b      	mov	r3, r7
 801e8f8:	f7e1 fc9e 	bl	8000238 <__aeabi_dsub>
 801e8fc:	a340      	add	r3, pc, #256	@ (adr r3, 801ea00 <__ieee754_rem_pio2+0x300>)
 801e8fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e902:	4606      	mov	r6, r0
 801e904:	460f      	mov	r7, r1
 801e906:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e90a:	f7e1 fe4d 	bl	80005a8 <__aeabi_dmul>
 801e90e:	4632      	mov	r2, r6
 801e910:	463b      	mov	r3, r7
 801e912:	f7e1 fc91 	bl	8000238 <__aeabi_dsub>
 801e916:	4602      	mov	r2, r0
 801e918:	460b      	mov	r3, r1
 801e91a:	4606      	mov	r6, r0
 801e91c:	460f      	mov	r7, r1
 801e91e:	4640      	mov	r0, r8
 801e920:	4649      	mov	r1, r9
 801e922:	f7e1 fc89 	bl	8000238 <__aeabi_dsub>
 801e926:	9a05      	ldr	r2, [sp, #20]
 801e928:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801e92c:	1ad3      	subs	r3, r2, r3
 801e92e:	2b31      	cmp	r3, #49	@ 0x31
 801e930:	dc20      	bgt.n	801e974 <__ieee754_rem_pio2+0x274>
 801e932:	e9c4 0100 	strd	r0, r1, [r4]
 801e936:	46c2      	mov	sl, r8
 801e938:	46cb      	mov	fp, r9
 801e93a:	e9d4 8900 	ldrd	r8, r9, [r4]
 801e93e:	4650      	mov	r0, sl
 801e940:	4642      	mov	r2, r8
 801e942:	464b      	mov	r3, r9
 801e944:	4659      	mov	r1, fp
 801e946:	f7e1 fc77 	bl	8000238 <__aeabi_dsub>
 801e94a:	463b      	mov	r3, r7
 801e94c:	4632      	mov	r2, r6
 801e94e:	f7e1 fc73 	bl	8000238 <__aeabi_dsub>
 801e952:	9b04      	ldr	r3, [sp, #16]
 801e954:	2b00      	cmp	r3, #0
 801e956:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801e95a:	f6bf af0e 	bge.w	801e77a <__ieee754_rem_pio2+0x7a>
 801e95e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 801e962:	6063      	str	r3, [r4, #4]
 801e964:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801e968:	f8c4 8000 	str.w	r8, [r4]
 801e96c:	60a0      	str	r0, [r4, #8]
 801e96e:	60e3      	str	r3, [r4, #12]
 801e970:	426d      	negs	r5, r5
 801e972:	e702      	b.n	801e77a <__ieee754_rem_pio2+0x7a>
 801e974:	a326      	add	r3, pc, #152	@ (adr r3, 801ea10 <__ieee754_rem_pio2+0x310>)
 801e976:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e97a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e97e:	f7e1 fe13 	bl	80005a8 <__aeabi_dmul>
 801e982:	4606      	mov	r6, r0
 801e984:	460f      	mov	r7, r1
 801e986:	4602      	mov	r2, r0
 801e988:	460b      	mov	r3, r1
 801e98a:	4640      	mov	r0, r8
 801e98c:	4649      	mov	r1, r9
 801e98e:	f7e1 fc53 	bl	8000238 <__aeabi_dsub>
 801e992:	4602      	mov	r2, r0
 801e994:	460b      	mov	r3, r1
 801e996:	4682      	mov	sl, r0
 801e998:	468b      	mov	fp, r1
 801e99a:	4640      	mov	r0, r8
 801e99c:	4649      	mov	r1, r9
 801e99e:	f7e1 fc4b 	bl	8000238 <__aeabi_dsub>
 801e9a2:	4632      	mov	r2, r6
 801e9a4:	463b      	mov	r3, r7
 801e9a6:	f7e1 fc47 	bl	8000238 <__aeabi_dsub>
 801e9aa:	a31b      	add	r3, pc, #108	@ (adr r3, 801ea18 <__ieee754_rem_pio2+0x318>)
 801e9ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e9b0:	4606      	mov	r6, r0
 801e9b2:	460f      	mov	r7, r1
 801e9b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e9b8:	f7e1 fdf6 	bl	80005a8 <__aeabi_dmul>
 801e9bc:	4632      	mov	r2, r6
 801e9be:	463b      	mov	r3, r7
 801e9c0:	f7e1 fc3a 	bl	8000238 <__aeabi_dsub>
 801e9c4:	4606      	mov	r6, r0
 801e9c6:	460f      	mov	r7, r1
 801e9c8:	e764      	b.n	801e894 <__ieee754_rem_pio2+0x194>
 801e9ca:	4b1b      	ldr	r3, [pc, #108]	@ (801ea38 <__ieee754_rem_pio2+0x338>)
 801e9cc:	4598      	cmp	r8, r3
 801e9ce:	d935      	bls.n	801ea3c <__ieee754_rem_pio2+0x33c>
 801e9d0:	4632      	mov	r2, r6
 801e9d2:	463b      	mov	r3, r7
 801e9d4:	4630      	mov	r0, r6
 801e9d6:	4639      	mov	r1, r7
 801e9d8:	f7e1 fc2e 	bl	8000238 <__aeabi_dsub>
 801e9dc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801e9e0:	e9c4 0100 	strd	r0, r1, [r4]
 801e9e4:	e69e      	b.n	801e724 <__ieee754_rem_pio2+0x24>
 801e9e6:	bf00      	nop
 801e9e8:	54400000 	.word	0x54400000
 801e9ec:	3ff921fb 	.word	0x3ff921fb
 801e9f0:	1a626331 	.word	0x1a626331
 801e9f4:	3dd0b461 	.word	0x3dd0b461
 801e9f8:	1a600000 	.word	0x1a600000
 801e9fc:	3dd0b461 	.word	0x3dd0b461
 801ea00:	2e037073 	.word	0x2e037073
 801ea04:	3ba3198a 	.word	0x3ba3198a
 801ea08:	6dc9c883 	.word	0x6dc9c883
 801ea0c:	3fe45f30 	.word	0x3fe45f30
 801ea10:	2e000000 	.word	0x2e000000
 801ea14:	3ba3198a 	.word	0x3ba3198a
 801ea18:	252049c1 	.word	0x252049c1
 801ea1c:	397b839a 	.word	0x397b839a
 801ea20:	3fe921fb 	.word	0x3fe921fb
 801ea24:	4002d97b 	.word	0x4002d97b
 801ea28:	3ff921fb 	.word	0x3ff921fb
 801ea2c:	413921fb 	.word	0x413921fb
 801ea30:	3fe00000 	.word	0x3fe00000
 801ea34:	08022834 	.word	0x08022834
 801ea38:	7fefffff 	.word	0x7fefffff
 801ea3c:	ea4f 5528 	mov.w	r5, r8, asr #20
 801ea40:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 801ea44:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 801ea48:	4630      	mov	r0, r6
 801ea4a:	460f      	mov	r7, r1
 801ea4c:	f7e2 f85c 	bl	8000b08 <__aeabi_d2iz>
 801ea50:	f7e1 fd40 	bl	80004d4 <__aeabi_i2d>
 801ea54:	4602      	mov	r2, r0
 801ea56:	460b      	mov	r3, r1
 801ea58:	4630      	mov	r0, r6
 801ea5a:	4639      	mov	r1, r7
 801ea5c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801ea60:	f7e1 fbea 	bl	8000238 <__aeabi_dsub>
 801ea64:	4b22      	ldr	r3, [pc, #136]	@ (801eaf0 <__ieee754_rem_pio2+0x3f0>)
 801ea66:	2200      	movs	r2, #0
 801ea68:	f7e1 fd9e 	bl	80005a8 <__aeabi_dmul>
 801ea6c:	460f      	mov	r7, r1
 801ea6e:	4606      	mov	r6, r0
 801ea70:	f7e2 f84a 	bl	8000b08 <__aeabi_d2iz>
 801ea74:	f7e1 fd2e 	bl	80004d4 <__aeabi_i2d>
 801ea78:	4602      	mov	r2, r0
 801ea7a:	460b      	mov	r3, r1
 801ea7c:	4630      	mov	r0, r6
 801ea7e:	4639      	mov	r1, r7
 801ea80:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801ea84:	f7e1 fbd8 	bl	8000238 <__aeabi_dsub>
 801ea88:	4b19      	ldr	r3, [pc, #100]	@ (801eaf0 <__ieee754_rem_pio2+0x3f0>)
 801ea8a:	2200      	movs	r2, #0
 801ea8c:	f7e1 fd8c 	bl	80005a8 <__aeabi_dmul>
 801ea90:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 801ea94:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 801ea98:	f04f 0803 	mov.w	r8, #3
 801ea9c:	2600      	movs	r6, #0
 801ea9e:	2700      	movs	r7, #0
 801eaa0:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 801eaa4:	4632      	mov	r2, r6
 801eaa6:	463b      	mov	r3, r7
 801eaa8:	46c2      	mov	sl, r8
 801eaaa:	f108 38ff 	add.w	r8, r8, #4294967295
 801eaae:	f7e1 ffe3 	bl	8000a78 <__aeabi_dcmpeq>
 801eab2:	2800      	cmp	r0, #0
 801eab4:	d1f4      	bne.n	801eaa0 <__ieee754_rem_pio2+0x3a0>
 801eab6:	4b0f      	ldr	r3, [pc, #60]	@ (801eaf4 <__ieee754_rem_pio2+0x3f4>)
 801eab8:	9301      	str	r3, [sp, #4]
 801eaba:	2302      	movs	r3, #2
 801eabc:	9300      	str	r3, [sp, #0]
 801eabe:	462a      	mov	r2, r5
 801eac0:	4653      	mov	r3, sl
 801eac2:	4621      	mov	r1, r4
 801eac4:	a806      	add	r0, sp, #24
 801eac6:	f000 fa3b 	bl	801ef40 <__kernel_rem_pio2>
 801eaca:	9b04      	ldr	r3, [sp, #16]
 801eacc:	2b00      	cmp	r3, #0
 801eace:	4605      	mov	r5, r0
 801ead0:	f6bf ae53 	bge.w	801e77a <__ieee754_rem_pio2+0x7a>
 801ead4:	e9d4 2100 	ldrd	r2, r1, [r4]
 801ead8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801eadc:	e9c4 2300 	strd	r2, r3, [r4]
 801eae0:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 801eae4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801eae8:	e9c4 2302 	strd	r2, r3, [r4, #8]
 801eaec:	e740      	b.n	801e970 <__ieee754_rem_pio2+0x270>
 801eaee:	bf00      	nop
 801eaf0:	41700000 	.word	0x41700000
 801eaf4:	080228b4 	.word	0x080228b4

0801eaf8 <acos>:
 801eaf8:	b538      	push	{r3, r4, r5, lr}
 801eafa:	ed2d 8b02 	vpush	{d8}
 801eafe:	ec55 4b10 	vmov	r4, r5, d0
 801eb02:	f000 fd75 	bl	801f5f0 <__ieee754_acos>
 801eb06:	4622      	mov	r2, r4
 801eb08:	462b      	mov	r3, r5
 801eb0a:	4620      	mov	r0, r4
 801eb0c:	4629      	mov	r1, r5
 801eb0e:	eeb0 8a40 	vmov.f32	s16, s0
 801eb12:	eef0 8a60 	vmov.f32	s17, s1
 801eb16:	f7e1 ffe1 	bl	8000adc <__aeabi_dcmpun>
 801eb1a:	b9a8      	cbnz	r0, 801eb48 <acos+0x50>
 801eb1c:	ec45 4b10 	vmov	d0, r4, r5
 801eb20:	f000 f81e 	bl	801eb60 <fabs>
 801eb24:	4b0c      	ldr	r3, [pc, #48]	@ (801eb58 <acos+0x60>)
 801eb26:	ec51 0b10 	vmov	r0, r1, d0
 801eb2a:	2200      	movs	r2, #0
 801eb2c:	f7e1 ffcc 	bl	8000ac8 <__aeabi_dcmpgt>
 801eb30:	b150      	cbz	r0, 801eb48 <acos+0x50>
 801eb32:	f7fc fe45 	bl	801b7c0 <__errno>
 801eb36:	ecbd 8b02 	vpop	{d8}
 801eb3a:	2321      	movs	r3, #33	@ 0x21
 801eb3c:	6003      	str	r3, [r0, #0]
 801eb3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801eb42:	4806      	ldr	r0, [pc, #24]	@ (801eb5c <acos+0x64>)
 801eb44:	f7fc be80 	b.w	801b848 <nan>
 801eb48:	eeb0 0a48 	vmov.f32	s0, s16
 801eb4c:	eef0 0a68 	vmov.f32	s1, s17
 801eb50:	ecbd 8b02 	vpop	{d8}
 801eb54:	bd38      	pop	{r3, r4, r5, pc}
 801eb56:	bf00      	nop
 801eb58:	3ff00000 	.word	0x3ff00000
 801eb5c:	080225ee 	.word	0x080225ee

0801eb60 <fabs>:
 801eb60:	ec51 0b10 	vmov	r0, r1, d0
 801eb64:	4602      	mov	r2, r0
 801eb66:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801eb6a:	ec43 2b10 	vmov	d0, r2, r3
 801eb6e:	4770      	bx	lr

0801eb70 <__ieee754_expf>:
 801eb70:	ee10 2a10 	vmov	r2, s0
 801eb74:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 801eb78:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801eb7c:	d902      	bls.n	801eb84 <__ieee754_expf+0x14>
 801eb7e:	ee30 0a00 	vadd.f32	s0, s0, s0
 801eb82:	4770      	bx	lr
 801eb84:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 801eb88:	d106      	bne.n	801eb98 <__ieee754_expf+0x28>
 801eb8a:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 801ecc4 <__ieee754_expf+0x154>
 801eb8e:	2900      	cmp	r1, #0
 801eb90:	bf18      	it	ne
 801eb92:	eeb0 0a67 	vmovne.f32	s0, s15
 801eb96:	4770      	bx	lr
 801eb98:	484b      	ldr	r0, [pc, #300]	@ (801ecc8 <__ieee754_expf+0x158>)
 801eb9a:	4282      	cmp	r2, r0
 801eb9c:	dd02      	ble.n	801eba4 <__ieee754_expf+0x34>
 801eb9e:	2000      	movs	r0, #0
 801eba0:	f000 b9c6 	b.w	801ef30 <__math_oflowf>
 801eba4:	2a00      	cmp	r2, #0
 801eba6:	da05      	bge.n	801ebb4 <__ieee754_expf+0x44>
 801eba8:	4a48      	ldr	r2, [pc, #288]	@ (801eccc <__ieee754_expf+0x15c>)
 801ebaa:	4293      	cmp	r3, r2
 801ebac:	d902      	bls.n	801ebb4 <__ieee754_expf+0x44>
 801ebae:	2000      	movs	r0, #0
 801ebb0:	f000 b9b8 	b.w	801ef24 <__math_uflowf>
 801ebb4:	4a46      	ldr	r2, [pc, #280]	@ (801ecd0 <__ieee754_expf+0x160>)
 801ebb6:	4293      	cmp	r3, r2
 801ebb8:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 801ebbc:	d952      	bls.n	801ec64 <__ieee754_expf+0xf4>
 801ebbe:	4a45      	ldr	r2, [pc, #276]	@ (801ecd4 <__ieee754_expf+0x164>)
 801ebc0:	4293      	cmp	r3, r2
 801ebc2:	ea4f 0281 	mov.w	r2, r1, lsl #2
 801ebc6:	d834      	bhi.n	801ec32 <__ieee754_expf+0xc2>
 801ebc8:	4b43      	ldr	r3, [pc, #268]	@ (801ecd8 <__ieee754_expf+0x168>)
 801ebca:	4413      	add	r3, r2
 801ebcc:	ed93 7a00 	vldr	s14, [r3]
 801ebd0:	4b42      	ldr	r3, [pc, #264]	@ (801ecdc <__ieee754_expf+0x16c>)
 801ebd2:	4413      	add	r3, r2
 801ebd4:	ee30 7a47 	vsub.f32	s14, s0, s14
 801ebd8:	f1c1 0201 	rsb	r2, r1, #1
 801ebdc:	edd3 7a00 	vldr	s15, [r3]
 801ebe0:	1a52      	subs	r2, r2, r1
 801ebe2:	ee37 0a67 	vsub.f32	s0, s14, s15
 801ebe6:	ee20 6a00 	vmul.f32	s12, s0, s0
 801ebea:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 801ece0 <__ieee754_expf+0x170>
 801ebee:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 801ece4 <__ieee754_expf+0x174>
 801ebf2:	eee6 6a05 	vfma.f32	s13, s12, s10
 801ebf6:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 801ece8 <__ieee754_expf+0x178>
 801ebfa:	eea6 5a86 	vfma.f32	s10, s13, s12
 801ebfe:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 801ecec <__ieee754_expf+0x17c>
 801ec02:	eee5 6a06 	vfma.f32	s13, s10, s12
 801ec06:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 801ecf0 <__ieee754_expf+0x180>
 801ec0a:	eea6 5a86 	vfma.f32	s10, s13, s12
 801ec0e:	eef0 6a40 	vmov.f32	s13, s0
 801ec12:	eee5 6a46 	vfms.f32	s13, s10, s12
 801ec16:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 801ec1a:	ee20 5a26 	vmul.f32	s10, s0, s13
 801ec1e:	bb92      	cbnz	r2, 801ec86 <__ieee754_expf+0x116>
 801ec20:	ee76 6ac6 	vsub.f32	s13, s13, s12
 801ec24:	eec5 7a26 	vdiv.f32	s15, s10, s13
 801ec28:	ee37 0ac0 	vsub.f32	s0, s15, s0
 801ec2c:	ee35 0ac0 	vsub.f32	s0, s11, s0
 801ec30:	4770      	bx	lr
 801ec32:	4b30      	ldr	r3, [pc, #192]	@ (801ecf4 <__ieee754_expf+0x184>)
 801ec34:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 801ecf8 <__ieee754_expf+0x188>
 801ec38:	eddf 6a30 	vldr	s13, [pc, #192]	@ 801ecfc <__ieee754_expf+0x18c>
 801ec3c:	4413      	add	r3, r2
 801ec3e:	edd3 7a00 	vldr	s15, [r3]
 801ec42:	eee0 7a07 	vfma.f32	s15, s0, s14
 801ec46:	eeb0 7a40 	vmov.f32	s14, s0
 801ec4a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801ec4e:	ee17 2a90 	vmov	r2, s15
 801ec52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801ec56:	eea7 7ae6 	vfms.f32	s14, s15, s13
 801ec5a:	eddf 6a29 	vldr	s13, [pc, #164]	@ 801ed00 <__ieee754_expf+0x190>
 801ec5e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801ec62:	e7be      	b.n	801ebe2 <__ieee754_expf+0x72>
 801ec64:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 801ec68:	d20b      	bcs.n	801ec82 <__ieee754_expf+0x112>
 801ec6a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 801ed04 <__ieee754_expf+0x194>
 801ec6e:	ee70 6a26 	vadd.f32	s13, s0, s13
 801ec72:	eef4 6ae5 	vcmpe.f32	s13, s11
 801ec76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ec7a:	dd02      	ble.n	801ec82 <__ieee754_expf+0x112>
 801ec7c:	ee30 0a25 	vadd.f32	s0, s0, s11
 801ec80:	4770      	bx	lr
 801ec82:	2200      	movs	r2, #0
 801ec84:	e7af      	b.n	801ebe6 <__ieee754_expf+0x76>
 801ec86:	ee36 6a66 	vsub.f32	s12, s12, s13
 801ec8a:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 801ec8e:	eec5 6a06 	vdiv.f32	s13, s10, s12
 801ec92:	bfb8      	it	lt
 801ec94:	3264      	addlt	r2, #100	@ 0x64
 801ec96:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801ec9a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801ec9e:	ee75 7ae7 	vsub.f32	s15, s11, s15
 801eca2:	ee17 3a90 	vmov	r3, s15
 801eca6:	bfab      	itete	ge
 801eca8:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 801ecac:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 801ecb0:	ee00 3a10 	vmovge	s0, r3
 801ecb4:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 801ed08 <__ieee754_expf+0x198>
 801ecb8:	bfbc      	itt	lt
 801ecba:	ee00 3a10 	vmovlt	s0, r3
 801ecbe:	ee20 0a27 	vmullt.f32	s0, s0, s15
 801ecc2:	4770      	bx	lr
 801ecc4:	00000000 	.word	0x00000000
 801ecc8:	42b17217 	.word	0x42b17217
 801eccc:	42cff1b5 	.word	0x42cff1b5
 801ecd0:	3eb17218 	.word	0x3eb17218
 801ecd4:	3f851591 	.word	0x3f851591
 801ecd8:	080229c4 	.word	0x080229c4
 801ecdc:	080229bc 	.word	0x080229bc
 801ece0:	3331bb4c 	.word	0x3331bb4c
 801ece4:	b5ddea0e 	.word	0xb5ddea0e
 801ece8:	388ab355 	.word	0x388ab355
 801ecec:	bb360b61 	.word	0xbb360b61
 801ecf0:	3e2aaaab 	.word	0x3e2aaaab
 801ecf4:	080229cc 	.word	0x080229cc
 801ecf8:	3fb8aa3b 	.word	0x3fb8aa3b
 801ecfc:	3f317180 	.word	0x3f317180
 801ed00:	3717f7d1 	.word	0x3717f7d1
 801ed04:	7149f2ca 	.word	0x7149f2ca
 801ed08:	0d800000 	.word	0x0d800000

0801ed0c <__ieee754_logf>:
 801ed0c:	ee10 3a10 	vmov	r3, s0
 801ed10:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 801ed14:	d106      	bne.n	801ed24 <__ieee754_logf+0x18>
 801ed16:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 801eeb0 <__ieee754_logf+0x1a4>
 801ed1a:	eddf 7a66 	vldr	s15, [pc, #408]	@ 801eeb4 <__ieee754_logf+0x1a8>
 801ed1e:	ee87 0a27 	vdiv.f32	s0, s14, s15
 801ed22:	4770      	bx	lr
 801ed24:	2b00      	cmp	r3, #0
 801ed26:	461a      	mov	r2, r3
 801ed28:	da02      	bge.n	801ed30 <__ieee754_logf+0x24>
 801ed2a:	ee30 7a40 	vsub.f32	s14, s0, s0
 801ed2e:	e7f4      	b.n	801ed1a <__ieee754_logf+0xe>
 801ed30:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801ed34:	db02      	blt.n	801ed3c <__ieee754_logf+0x30>
 801ed36:	ee30 0a00 	vadd.f32	s0, s0, s0
 801ed3a:	4770      	bx	lr
 801ed3c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 801ed40:	bfb8      	it	lt
 801ed42:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 801eeb8 <__ieee754_logf+0x1ac>
 801ed46:	485d      	ldr	r0, [pc, #372]	@ (801eebc <__ieee754_logf+0x1b0>)
 801ed48:	bfbe      	ittt	lt
 801ed4a:	ee60 7a27 	vmullt.f32	s15, s0, s15
 801ed4e:	f06f 0118 	mvnlt.w	r1, #24
 801ed52:	ee17 2a90 	vmovlt	r2, s15
 801ed56:	ea4f 53e2 	mov.w	r3, r2, asr #23
 801ed5a:	f3c2 0216 	ubfx	r2, r2, #0, #23
 801ed5e:	4410      	add	r0, r2
 801ed60:	bfa8      	it	ge
 801ed62:	2100      	movge	r1, #0
 801ed64:	3b7f      	subs	r3, #127	@ 0x7f
 801ed66:	440b      	add	r3, r1
 801ed68:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 801ed6c:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 801ed70:	4311      	orrs	r1, r2
 801ed72:	ee00 1a10 	vmov	s0, r1
 801ed76:	4952      	ldr	r1, [pc, #328]	@ (801eec0 <__ieee754_logf+0x1b4>)
 801ed78:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 801ed7c:	f102 000f 	add.w	r0, r2, #15
 801ed80:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801ed84:	4001      	ands	r1, r0
 801ed86:	ee30 0a67 	vsub.f32	s0, s0, s15
 801ed8a:	bb89      	cbnz	r1, 801edf0 <__ieee754_logf+0xe4>
 801ed8c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 801ed90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ed94:	d10f      	bne.n	801edb6 <__ieee754_logf+0xaa>
 801ed96:	2b00      	cmp	r3, #0
 801ed98:	f000 8087 	beq.w	801eeaa <__ieee754_logf+0x19e>
 801ed9c:	ee07 3a90 	vmov	s15, r3
 801eda0:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 801eec4 <__ieee754_logf+0x1b8>
 801eda4:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 801eec8 <__ieee754_logf+0x1bc>
 801eda8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801edac:	ee27 0a80 	vmul.f32	s0, s15, s0
 801edb0:	eea7 0a87 	vfma.f32	s0, s15, s14
 801edb4:	4770      	bx	lr
 801edb6:	eddf 6a45 	vldr	s13, [pc, #276]	@ 801eecc <__ieee754_logf+0x1c0>
 801edba:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 801edbe:	eee0 7a66 	vfms.f32	s15, s0, s13
 801edc2:	ee20 7a00 	vmul.f32	s14, s0, s0
 801edc6:	ee27 7a27 	vmul.f32	s14, s14, s15
 801edca:	b913      	cbnz	r3, 801edd2 <__ieee754_logf+0xc6>
 801edcc:	ee30 0a47 	vsub.f32	s0, s0, s14
 801edd0:	4770      	bx	lr
 801edd2:	ee07 3a90 	vmov	s15, r3
 801edd6:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 801eec4 <__ieee754_logf+0x1b8>
 801edda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801edde:	eea7 7ae6 	vfms.f32	s14, s15, s13
 801ede2:	ee37 0a40 	vsub.f32	s0, s14, s0
 801ede6:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 801eec8 <__ieee754_logf+0x1bc>
 801edea:	ee97 0a87 	vfnms.f32	s0, s15, s14
 801edee:	4770      	bx	lr
 801edf0:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 801edf4:	ee70 7a27 	vadd.f32	s15, s0, s15
 801edf8:	eddf 5a35 	vldr	s11, [pc, #212]	@ 801eed0 <__ieee754_logf+0x1c4>
 801edfc:	eddf 4a35 	vldr	s9, [pc, #212]	@ 801eed4 <__ieee754_logf+0x1c8>
 801ee00:	4935      	ldr	r1, [pc, #212]	@ (801eed8 <__ieee754_logf+0x1cc>)
 801ee02:	ee80 6a27 	vdiv.f32	s12, s0, s15
 801ee06:	4411      	add	r1, r2
 801ee08:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 801ee0c:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 801ee10:	430a      	orrs	r2, r1
 801ee12:	2a00      	cmp	r2, #0
 801ee14:	ee07 3a90 	vmov	s15, r3
 801ee18:	ee26 5a06 	vmul.f32	s10, s12, s12
 801ee1c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 801ee20:	ee25 7a05 	vmul.f32	s14, s10, s10
 801ee24:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 801eedc <__ieee754_logf+0x1d0>
 801ee28:	eee7 7a25 	vfma.f32	s15, s14, s11
 801ee2c:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 801eee0 <__ieee754_logf+0x1d4>
 801ee30:	eee7 5a87 	vfma.f32	s11, s15, s14
 801ee34:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 801eee4 <__ieee754_logf+0x1d8>
 801ee38:	eee7 7a24 	vfma.f32	s15, s14, s9
 801ee3c:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 801eee8 <__ieee754_logf+0x1dc>
 801ee40:	eee7 4a87 	vfma.f32	s9, s15, s14
 801ee44:	eddf 7a29 	vldr	s15, [pc, #164]	@ 801eeec <__ieee754_logf+0x1e0>
 801ee48:	eee4 7a87 	vfma.f32	s15, s9, s14
 801ee4c:	ee67 7a85 	vmul.f32	s15, s15, s10
 801ee50:	eee5 7a87 	vfma.f32	s15, s11, s14
 801ee54:	dd1a      	ble.n	801ee8c <__ieee754_logf+0x180>
 801ee56:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 801ee5a:	ee20 7a07 	vmul.f32	s14, s0, s14
 801ee5e:	ee27 7a00 	vmul.f32	s14, s14, s0
 801ee62:	ee77 7a87 	vadd.f32	s15, s15, s14
 801ee66:	ee67 7a86 	vmul.f32	s15, s15, s12
 801ee6a:	b913      	cbnz	r3, 801ee72 <__ieee754_logf+0x166>
 801ee6c:	ee37 7a67 	vsub.f32	s14, s14, s15
 801ee70:	e7ac      	b.n	801edcc <__ieee754_logf+0xc0>
 801ee72:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 801eec4 <__ieee754_logf+0x1b8>
 801ee76:	eee6 7a86 	vfma.f32	s15, s13, s12
 801ee7a:	ee37 7a67 	vsub.f32	s14, s14, s15
 801ee7e:	ee37 0a40 	vsub.f32	s0, s14, s0
 801ee82:	eddf 7a11 	vldr	s15, [pc, #68]	@ 801eec8 <__ieee754_logf+0x1bc>
 801ee86:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 801ee8a:	4770      	bx	lr
 801ee8c:	ee70 7a67 	vsub.f32	s15, s0, s15
 801ee90:	ee67 7a86 	vmul.f32	s15, s15, s12
 801ee94:	b913      	cbnz	r3, 801ee9c <__ieee754_logf+0x190>
 801ee96:	ee30 0a67 	vsub.f32	s0, s0, s15
 801ee9a:	4770      	bx	lr
 801ee9c:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 801eec4 <__ieee754_logf+0x1b8>
 801eea0:	eee6 7ac7 	vfms.f32	s15, s13, s14
 801eea4:	ee37 0ac0 	vsub.f32	s0, s15, s0
 801eea8:	e7eb      	b.n	801ee82 <__ieee754_logf+0x176>
 801eeaa:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 801eeb4 <__ieee754_logf+0x1a8>
 801eeae:	4770      	bx	lr
 801eeb0:	cc000000 	.word	0xcc000000
 801eeb4:	00000000 	.word	0x00000000
 801eeb8:	4c000000 	.word	0x4c000000
 801eebc:	004afb20 	.word	0x004afb20
 801eec0:	007ffff0 	.word	0x007ffff0
 801eec4:	3717f7d1 	.word	0x3717f7d1
 801eec8:	3f317180 	.word	0x3f317180
 801eecc:	3eaaaaab 	.word	0x3eaaaaab
 801eed0:	3e1cd04f 	.word	0x3e1cd04f
 801eed4:	3e178897 	.word	0x3e178897
 801eed8:	ffcf5c30 	.word	0xffcf5c30
 801eedc:	3e638e29 	.word	0x3e638e29
 801eee0:	3ecccccd 	.word	0x3ecccccd
 801eee4:	3e3a3325 	.word	0x3e3a3325
 801eee8:	3e924925 	.word	0x3e924925
 801eeec:	3f2aaaab 	.word	0x3f2aaaab

0801eef0 <with_errnof>:
 801eef0:	b510      	push	{r4, lr}
 801eef2:	ed2d 8b02 	vpush	{d8}
 801eef6:	eeb0 8a40 	vmov.f32	s16, s0
 801eefa:	4604      	mov	r4, r0
 801eefc:	f7fc fc60 	bl	801b7c0 <__errno>
 801ef00:	eeb0 0a48 	vmov.f32	s0, s16
 801ef04:	ecbd 8b02 	vpop	{d8}
 801ef08:	6004      	str	r4, [r0, #0]
 801ef0a:	bd10      	pop	{r4, pc}

0801ef0c <xflowf>:
 801ef0c:	b130      	cbz	r0, 801ef1c <xflowf+0x10>
 801ef0e:	eef1 7a40 	vneg.f32	s15, s0
 801ef12:	ee27 0a80 	vmul.f32	s0, s15, s0
 801ef16:	2022      	movs	r0, #34	@ 0x22
 801ef18:	f7ff bfea 	b.w	801eef0 <with_errnof>
 801ef1c:	eef0 7a40 	vmov.f32	s15, s0
 801ef20:	e7f7      	b.n	801ef12 <xflowf+0x6>
	...

0801ef24 <__math_uflowf>:
 801ef24:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801ef2c <__math_uflowf+0x8>
 801ef28:	f7ff bff0 	b.w	801ef0c <xflowf>
 801ef2c:	10000000 	.word	0x10000000

0801ef30 <__math_oflowf>:
 801ef30:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801ef38 <__math_oflowf+0x8>
 801ef34:	f7ff bfea 	b.w	801ef0c <xflowf>
 801ef38:	70000000 	.word	0x70000000
 801ef3c:	00000000 	.word	0x00000000

0801ef40 <__kernel_rem_pio2>:
 801ef40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ef44:	ed2d 8b02 	vpush	{d8}
 801ef48:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 801ef4c:	f112 0f14 	cmn.w	r2, #20
 801ef50:	9306      	str	r3, [sp, #24]
 801ef52:	9104      	str	r1, [sp, #16]
 801ef54:	4bbe      	ldr	r3, [pc, #760]	@ (801f250 <__kernel_rem_pio2+0x310>)
 801ef56:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 801ef58:	9008      	str	r0, [sp, #32]
 801ef5a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801ef5e:	9300      	str	r3, [sp, #0]
 801ef60:	9b06      	ldr	r3, [sp, #24]
 801ef62:	f103 33ff 	add.w	r3, r3, #4294967295
 801ef66:	bfa8      	it	ge
 801ef68:	1ed4      	subge	r4, r2, #3
 801ef6a:	9305      	str	r3, [sp, #20]
 801ef6c:	bfb2      	itee	lt
 801ef6e:	2400      	movlt	r4, #0
 801ef70:	2318      	movge	r3, #24
 801ef72:	fb94 f4f3 	sdivge	r4, r4, r3
 801ef76:	f06f 0317 	mvn.w	r3, #23
 801ef7a:	fb04 3303 	mla	r3, r4, r3, r3
 801ef7e:	eb03 0b02 	add.w	fp, r3, r2
 801ef82:	9b00      	ldr	r3, [sp, #0]
 801ef84:	9a05      	ldr	r2, [sp, #20]
 801ef86:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 801f240 <__kernel_rem_pio2+0x300>
 801ef8a:	eb03 0802 	add.w	r8, r3, r2
 801ef8e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 801ef90:	1aa7      	subs	r7, r4, r2
 801ef92:	ae20      	add	r6, sp, #128	@ 0x80
 801ef94:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 801ef98:	2500      	movs	r5, #0
 801ef9a:	4545      	cmp	r5, r8
 801ef9c:	dd13      	ble.n	801efc6 <__kernel_rem_pio2+0x86>
 801ef9e:	9b06      	ldr	r3, [sp, #24]
 801efa0:	aa20      	add	r2, sp, #128	@ 0x80
 801efa2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801efa6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 801efaa:	f04f 0800 	mov.w	r8, #0
 801efae:	9b00      	ldr	r3, [sp, #0]
 801efb0:	4598      	cmp	r8, r3
 801efb2:	dc31      	bgt.n	801f018 <__kernel_rem_pio2+0xd8>
 801efb4:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 801f240 <__kernel_rem_pio2+0x300>
 801efb8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801efbc:	ed8d 7b02 	vstr	d7, [sp, #8]
 801efc0:	462f      	mov	r7, r5
 801efc2:	2600      	movs	r6, #0
 801efc4:	e01b      	b.n	801effe <__kernel_rem_pio2+0xbe>
 801efc6:	42ef      	cmn	r7, r5
 801efc8:	d407      	bmi.n	801efda <__kernel_rem_pio2+0x9a>
 801efca:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801efce:	f7e1 fa81 	bl	80004d4 <__aeabi_i2d>
 801efd2:	e8e6 0102 	strd	r0, r1, [r6], #8
 801efd6:	3501      	adds	r5, #1
 801efd8:	e7df      	b.n	801ef9a <__kernel_rem_pio2+0x5a>
 801efda:	ec51 0b18 	vmov	r0, r1, d8
 801efde:	e7f8      	b.n	801efd2 <__kernel_rem_pio2+0x92>
 801efe0:	e9d7 2300 	ldrd	r2, r3, [r7]
 801efe4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801efe8:	f7e1 fade 	bl	80005a8 <__aeabi_dmul>
 801efec:	4602      	mov	r2, r0
 801efee:	460b      	mov	r3, r1
 801eff0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801eff4:	f7e1 f922 	bl	800023c <__adddf3>
 801eff8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801effc:	3601      	adds	r6, #1
 801effe:	9b05      	ldr	r3, [sp, #20]
 801f000:	429e      	cmp	r6, r3
 801f002:	f1a7 0708 	sub.w	r7, r7, #8
 801f006:	ddeb      	ble.n	801efe0 <__kernel_rem_pio2+0xa0>
 801f008:	ed9d 7b02 	vldr	d7, [sp, #8]
 801f00c:	f108 0801 	add.w	r8, r8, #1
 801f010:	ecaa 7b02 	vstmia	sl!, {d7}
 801f014:	3508      	adds	r5, #8
 801f016:	e7ca      	b.n	801efae <__kernel_rem_pio2+0x6e>
 801f018:	9b00      	ldr	r3, [sp, #0]
 801f01a:	f8dd 8000 	ldr.w	r8, [sp]
 801f01e:	aa0c      	add	r2, sp, #48	@ 0x30
 801f020:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801f024:	930a      	str	r3, [sp, #40]	@ 0x28
 801f026:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 801f028:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801f02c:	9309      	str	r3, [sp, #36]	@ 0x24
 801f02e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 801f032:	930b      	str	r3, [sp, #44]	@ 0x2c
 801f034:	ab98      	add	r3, sp, #608	@ 0x260
 801f036:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801f03a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 801f03e:	ed8d 7b02 	vstr	d7, [sp, #8]
 801f042:	ac0c      	add	r4, sp, #48	@ 0x30
 801f044:	ab70      	add	r3, sp, #448	@ 0x1c0
 801f046:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 801f04a:	46a1      	mov	r9, r4
 801f04c:	46c2      	mov	sl, r8
 801f04e:	f1ba 0f00 	cmp.w	sl, #0
 801f052:	f1a5 0508 	sub.w	r5, r5, #8
 801f056:	dc77      	bgt.n	801f148 <__kernel_rem_pio2+0x208>
 801f058:	4658      	mov	r0, fp
 801f05a:	ed9d 0b02 	vldr	d0, [sp, #8]
 801f05e:	f000 fd23 	bl	801faa8 <scalbn>
 801f062:	ec57 6b10 	vmov	r6, r7, d0
 801f066:	2200      	movs	r2, #0
 801f068:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 801f06c:	4630      	mov	r0, r6
 801f06e:	4639      	mov	r1, r7
 801f070:	f7e1 fa9a 	bl	80005a8 <__aeabi_dmul>
 801f074:	ec41 0b10 	vmov	d0, r0, r1
 801f078:	f7ff f942 	bl	801e300 <floor>
 801f07c:	4b75      	ldr	r3, [pc, #468]	@ (801f254 <__kernel_rem_pio2+0x314>)
 801f07e:	ec51 0b10 	vmov	r0, r1, d0
 801f082:	2200      	movs	r2, #0
 801f084:	f7e1 fa90 	bl	80005a8 <__aeabi_dmul>
 801f088:	4602      	mov	r2, r0
 801f08a:	460b      	mov	r3, r1
 801f08c:	4630      	mov	r0, r6
 801f08e:	4639      	mov	r1, r7
 801f090:	f7e1 f8d2 	bl	8000238 <__aeabi_dsub>
 801f094:	460f      	mov	r7, r1
 801f096:	4606      	mov	r6, r0
 801f098:	f7e1 fd36 	bl	8000b08 <__aeabi_d2iz>
 801f09c:	9002      	str	r0, [sp, #8]
 801f09e:	f7e1 fa19 	bl	80004d4 <__aeabi_i2d>
 801f0a2:	4602      	mov	r2, r0
 801f0a4:	460b      	mov	r3, r1
 801f0a6:	4630      	mov	r0, r6
 801f0a8:	4639      	mov	r1, r7
 801f0aa:	f7e1 f8c5 	bl	8000238 <__aeabi_dsub>
 801f0ae:	f1bb 0f00 	cmp.w	fp, #0
 801f0b2:	4606      	mov	r6, r0
 801f0b4:	460f      	mov	r7, r1
 801f0b6:	dd6c      	ble.n	801f192 <__kernel_rem_pio2+0x252>
 801f0b8:	f108 31ff 	add.w	r1, r8, #4294967295
 801f0bc:	ab0c      	add	r3, sp, #48	@ 0x30
 801f0be:	9d02      	ldr	r5, [sp, #8]
 801f0c0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801f0c4:	f1cb 0018 	rsb	r0, fp, #24
 801f0c8:	fa43 f200 	asr.w	r2, r3, r0
 801f0cc:	4415      	add	r5, r2
 801f0ce:	4082      	lsls	r2, r0
 801f0d0:	1a9b      	subs	r3, r3, r2
 801f0d2:	aa0c      	add	r2, sp, #48	@ 0x30
 801f0d4:	9502      	str	r5, [sp, #8]
 801f0d6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801f0da:	f1cb 0217 	rsb	r2, fp, #23
 801f0de:	fa43 f902 	asr.w	r9, r3, r2
 801f0e2:	f1b9 0f00 	cmp.w	r9, #0
 801f0e6:	dd64      	ble.n	801f1b2 <__kernel_rem_pio2+0x272>
 801f0e8:	9b02      	ldr	r3, [sp, #8]
 801f0ea:	2200      	movs	r2, #0
 801f0ec:	3301      	adds	r3, #1
 801f0ee:	9302      	str	r3, [sp, #8]
 801f0f0:	4615      	mov	r5, r2
 801f0f2:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 801f0f6:	4590      	cmp	r8, r2
 801f0f8:	f300 80b8 	bgt.w	801f26c <__kernel_rem_pio2+0x32c>
 801f0fc:	f1bb 0f00 	cmp.w	fp, #0
 801f100:	dd07      	ble.n	801f112 <__kernel_rem_pio2+0x1d2>
 801f102:	f1bb 0f01 	cmp.w	fp, #1
 801f106:	f000 80bf 	beq.w	801f288 <__kernel_rem_pio2+0x348>
 801f10a:	f1bb 0f02 	cmp.w	fp, #2
 801f10e:	f000 80c6 	beq.w	801f29e <__kernel_rem_pio2+0x35e>
 801f112:	f1b9 0f02 	cmp.w	r9, #2
 801f116:	d14c      	bne.n	801f1b2 <__kernel_rem_pio2+0x272>
 801f118:	4632      	mov	r2, r6
 801f11a:	463b      	mov	r3, r7
 801f11c:	494e      	ldr	r1, [pc, #312]	@ (801f258 <__kernel_rem_pio2+0x318>)
 801f11e:	2000      	movs	r0, #0
 801f120:	f7e1 f88a 	bl	8000238 <__aeabi_dsub>
 801f124:	4606      	mov	r6, r0
 801f126:	460f      	mov	r7, r1
 801f128:	2d00      	cmp	r5, #0
 801f12a:	d042      	beq.n	801f1b2 <__kernel_rem_pio2+0x272>
 801f12c:	4658      	mov	r0, fp
 801f12e:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 801f248 <__kernel_rem_pio2+0x308>
 801f132:	f000 fcb9 	bl	801faa8 <scalbn>
 801f136:	4630      	mov	r0, r6
 801f138:	4639      	mov	r1, r7
 801f13a:	ec53 2b10 	vmov	r2, r3, d0
 801f13e:	f7e1 f87b 	bl	8000238 <__aeabi_dsub>
 801f142:	4606      	mov	r6, r0
 801f144:	460f      	mov	r7, r1
 801f146:	e034      	b.n	801f1b2 <__kernel_rem_pio2+0x272>
 801f148:	4b44      	ldr	r3, [pc, #272]	@ (801f25c <__kernel_rem_pio2+0x31c>)
 801f14a:	2200      	movs	r2, #0
 801f14c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801f150:	f7e1 fa2a 	bl	80005a8 <__aeabi_dmul>
 801f154:	f7e1 fcd8 	bl	8000b08 <__aeabi_d2iz>
 801f158:	f7e1 f9bc 	bl	80004d4 <__aeabi_i2d>
 801f15c:	4b40      	ldr	r3, [pc, #256]	@ (801f260 <__kernel_rem_pio2+0x320>)
 801f15e:	2200      	movs	r2, #0
 801f160:	4606      	mov	r6, r0
 801f162:	460f      	mov	r7, r1
 801f164:	f7e1 fa20 	bl	80005a8 <__aeabi_dmul>
 801f168:	4602      	mov	r2, r0
 801f16a:	460b      	mov	r3, r1
 801f16c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801f170:	f7e1 f862 	bl	8000238 <__aeabi_dsub>
 801f174:	f7e1 fcc8 	bl	8000b08 <__aeabi_d2iz>
 801f178:	e9d5 2300 	ldrd	r2, r3, [r5]
 801f17c:	f849 0b04 	str.w	r0, [r9], #4
 801f180:	4639      	mov	r1, r7
 801f182:	4630      	mov	r0, r6
 801f184:	f7e1 f85a 	bl	800023c <__adddf3>
 801f188:	f10a 3aff 	add.w	sl, sl, #4294967295
 801f18c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801f190:	e75d      	b.n	801f04e <__kernel_rem_pio2+0x10e>
 801f192:	d107      	bne.n	801f1a4 <__kernel_rem_pio2+0x264>
 801f194:	f108 33ff 	add.w	r3, r8, #4294967295
 801f198:	aa0c      	add	r2, sp, #48	@ 0x30
 801f19a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801f19e:	ea4f 59e3 	mov.w	r9, r3, asr #23
 801f1a2:	e79e      	b.n	801f0e2 <__kernel_rem_pio2+0x1a2>
 801f1a4:	4b2f      	ldr	r3, [pc, #188]	@ (801f264 <__kernel_rem_pio2+0x324>)
 801f1a6:	2200      	movs	r2, #0
 801f1a8:	f7e1 fc84 	bl	8000ab4 <__aeabi_dcmpge>
 801f1ac:	2800      	cmp	r0, #0
 801f1ae:	d143      	bne.n	801f238 <__kernel_rem_pio2+0x2f8>
 801f1b0:	4681      	mov	r9, r0
 801f1b2:	2200      	movs	r2, #0
 801f1b4:	2300      	movs	r3, #0
 801f1b6:	4630      	mov	r0, r6
 801f1b8:	4639      	mov	r1, r7
 801f1ba:	f7e1 fc5d 	bl	8000a78 <__aeabi_dcmpeq>
 801f1be:	2800      	cmp	r0, #0
 801f1c0:	f000 80bf 	beq.w	801f342 <__kernel_rem_pio2+0x402>
 801f1c4:	f108 33ff 	add.w	r3, r8, #4294967295
 801f1c8:	2200      	movs	r2, #0
 801f1ca:	9900      	ldr	r1, [sp, #0]
 801f1cc:	428b      	cmp	r3, r1
 801f1ce:	da6e      	bge.n	801f2ae <__kernel_rem_pio2+0x36e>
 801f1d0:	2a00      	cmp	r2, #0
 801f1d2:	f000 8089 	beq.w	801f2e8 <__kernel_rem_pio2+0x3a8>
 801f1d6:	f108 38ff 	add.w	r8, r8, #4294967295
 801f1da:	ab0c      	add	r3, sp, #48	@ 0x30
 801f1dc:	f1ab 0b18 	sub.w	fp, fp, #24
 801f1e0:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 801f1e4:	2b00      	cmp	r3, #0
 801f1e6:	d0f6      	beq.n	801f1d6 <__kernel_rem_pio2+0x296>
 801f1e8:	4658      	mov	r0, fp
 801f1ea:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 801f248 <__kernel_rem_pio2+0x308>
 801f1ee:	f000 fc5b 	bl	801faa8 <scalbn>
 801f1f2:	f108 0301 	add.w	r3, r8, #1
 801f1f6:	00da      	lsls	r2, r3, #3
 801f1f8:	9205      	str	r2, [sp, #20]
 801f1fa:	ec55 4b10 	vmov	r4, r5, d0
 801f1fe:	aa70      	add	r2, sp, #448	@ 0x1c0
 801f200:	f8df b058 	ldr.w	fp, [pc, #88]	@ 801f25c <__kernel_rem_pio2+0x31c>
 801f204:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 801f208:	4646      	mov	r6, r8
 801f20a:	f04f 0a00 	mov.w	sl, #0
 801f20e:	2e00      	cmp	r6, #0
 801f210:	f280 80cf 	bge.w	801f3b2 <__kernel_rem_pio2+0x472>
 801f214:	4644      	mov	r4, r8
 801f216:	2c00      	cmp	r4, #0
 801f218:	f2c0 80fd 	blt.w	801f416 <__kernel_rem_pio2+0x4d6>
 801f21c:	4b12      	ldr	r3, [pc, #72]	@ (801f268 <__kernel_rem_pio2+0x328>)
 801f21e:	461f      	mov	r7, r3
 801f220:	ab70      	add	r3, sp, #448	@ 0x1c0
 801f222:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801f226:	9306      	str	r3, [sp, #24]
 801f228:	f04f 0a00 	mov.w	sl, #0
 801f22c:	f04f 0b00 	mov.w	fp, #0
 801f230:	2600      	movs	r6, #0
 801f232:	eba8 0504 	sub.w	r5, r8, r4
 801f236:	e0e2      	b.n	801f3fe <__kernel_rem_pio2+0x4be>
 801f238:	f04f 0902 	mov.w	r9, #2
 801f23c:	e754      	b.n	801f0e8 <__kernel_rem_pio2+0x1a8>
 801f23e:	bf00      	nop
	...
 801f24c:	3ff00000 	.word	0x3ff00000
 801f250:	08022a18 	.word	0x08022a18
 801f254:	40200000 	.word	0x40200000
 801f258:	3ff00000 	.word	0x3ff00000
 801f25c:	3e700000 	.word	0x3e700000
 801f260:	41700000 	.word	0x41700000
 801f264:	3fe00000 	.word	0x3fe00000
 801f268:	080229d8 	.word	0x080229d8
 801f26c:	f854 3b04 	ldr.w	r3, [r4], #4
 801f270:	b945      	cbnz	r5, 801f284 <__kernel_rem_pio2+0x344>
 801f272:	b123      	cbz	r3, 801f27e <__kernel_rem_pio2+0x33e>
 801f274:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 801f278:	f844 3c04 	str.w	r3, [r4, #-4]
 801f27c:	2301      	movs	r3, #1
 801f27e:	3201      	adds	r2, #1
 801f280:	461d      	mov	r5, r3
 801f282:	e738      	b.n	801f0f6 <__kernel_rem_pio2+0x1b6>
 801f284:	1acb      	subs	r3, r1, r3
 801f286:	e7f7      	b.n	801f278 <__kernel_rem_pio2+0x338>
 801f288:	f108 32ff 	add.w	r2, r8, #4294967295
 801f28c:	ab0c      	add	r3, sp, #48	@ 0x30
 801f28e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801f292:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801f296:	a90c      	add	r1, sp, #48	@ 0x30
 801f298:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801f29c:	e739      	b.n	801f112 <__kernel_rem_pio2+0x1d2>
 801f29e:	f108 32ff 	add.w	r2, r8, #4294967295
 801f2a2:	ab0c      	add	r3, sp, #48	@ 0x30
 801f2a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801f2a8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 801f2ac:	e7f3      	b.n	801f296 <__kernel_rem_pio2+0x356>
 801f2ae:	a90c      	add	r1, sp, #48	@ 0x30
 801f2b0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801f2b4:	3b01      	subs	r3, #1
 801f2b6:	430a      	orrs	r2, r1
 801f2b8:	e787      	b.n	801f1ca <__kernel_rem_pio2+0x28a>
 801f2ba:	3401      	adds	r4, #1
 801f2bc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801f2c0:	2a00      	cmp	r2, #0
 801f2c2:	d0fa      	beq.n	801f2ba <__kernel_rem_pio2+0x37a>
 801f2c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801f2c6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801f2ca:	eb0d 0503 	add.w	r5, sp, r3
 801f2ce:	9b06      	ldr	r3, [sp, #24]
 801f2d0:	aa20      	add	r2, sp, #128	@ 0x80
 801f2d2:	4443      	add	r3, r8
 801f2d4:	f108 0701 	add.w	r7, r8, #1
 801f2d8:	3d98      	subs	r5, #152	@ 0x98
 801f2da:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 801f2de:	4444      	add	r4, r8
 801f2e0:	42bc      	cmp	r4, r7
 801f2e2:	da04      	bge.n	801f2ee <__kernel_rem_pio2+0x3ae>
 801f2e4:	46a0      	mov	r8, r4
 801f2e6:	e6a2      	b.n	801f02e <__kernel_rem_pio2+0xee>
 801f2e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801f2ea:	2401      	movs	r4, #1
 801f2ec:	e7e6      	b.n	801f2bc <__kernel_rem_pio2+0x37c>
 801f2ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f2f0:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 801f2f4:	f7e1 f8ee 	bl	80004d4 <__aeabi_i2d>
 801f2f8:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 801f5c0 <__kernel_rem_pio2+0x680>
 801f2fc:	e8e6 0102 	strd	r0, r1, [r6], #8
 801f300:	ed8d 7b02 	vstr	d7, [sp, #8]
 801f304:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801f308:	46b2      	mov	sl, r6
 801f30a:	f04f 0800 	mov.w	r8, #0
 801f30e:	9b05      	ldr	r3, [sp, #20]
 801f310:	4598      	cmp	r8, r3
 801f312:	dd05      	ble.n	801f320 <__kernel_rem_pio2+0x3e0>
 801f314:	ed9d 7b02 	vldr	d7, [sp, #8]
 801f318:	3701      	adds	r7, #1
 801f31a:	eca5 7b02 	vstmia	r5!, {d7}
 801f31e:	e7df      	b.n	801f2e0 <__kernel_rem_pio2+0x3a0>
 801f320:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 801f324:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801f328:	f7e1 f93e 	bl	80005a8 <__aeabi_dmul>
 801f32c:	4602      	mov	r2, r0
 801f32e:	460b      	mov	r3, r1
 801f330:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801f334:	f7e0 ff82 	bl	800023c <__adddf3>
 801f338:	f108 0801 	add.w	r8, r8, #1
 801f33c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801f340:	e7e5      	b.n	801f30e <__kernel_rem_pio2+0x3ce>
 801f342:	f1cb 0000 	rsb	r0, fp, #0
 801f346:	ec47 6b10 	vmov	d0, r6, r7
 801f34a:	f000 fbad 	bl	801faa8 <scalbn>
 801f34e:	ec55 4b10 	vmov	r4, r5, d0
 801f352:	4b9d      	ldr	r3, [pc, #628]	@ (801f5c8 <__kernel_rem_pio2+0x688>)
 801f354:	2200      	movs	r2, #0
 801f356:	4620      	mov	r0, r4
 801f358:	4629      	mov	r1, r5
 801f35a:	f7e1 fbab 	bl	8000ab4 <__aeabi_dcmpge>
 801f35e:	b300      	cbz	r0, 801f3a2 <__kernel_rem_pio2+0x462>
 801f360:	4b9a      	ldr	r3, [pc, #616]	@ (801f5cc <__kernel_rem_pio2+0x68c>)
 801f362:	2200      	movs	r2, #0
 801f364:	4620      	mov	r0, r4
 801f366:	4629      	mov	r1, r5
 801f368:	f7e1 f91e 	bl	80005a8 <__aeabi_dmul>
 801f36c:	f7e1 fbcc 	bl	8000b08 <__aeabi_d2iz>
 801f370:	4606      	mov	r6, r0
 801f372:	f7e1 f8af 	bl	80004d4 <__aeabi_i2d>
 801f376:	4b94      	ldr	r3, [pc, #592]	@ (801f5c8 <__kernel_rem_pio2+0x688>)
 801f378:	2200      	movs	r2, #0
 801f37a:	f7e1 f915 	bl	80005a8 <__aeabi_dmul>
 801f37e:	460b      	mov	r3, r1
 801f380:	4602      	mov	r2, r0
 801f382:	4629      	mov	r1, r5
 801f384:	4620      	mov	r0, r4
 801f386:	f7e0 ff57 	bl	8000238 <__aeabi_dsub>
 801f38a:	f7e1 fbbd 	bl	8000b08 <__aeabi_d2iz>
 801f38e:	ab0c      	add	r3, sp, #48	@ 0x30
 801f390:	f10b 0b18 	add.w	fp, fp, #24
 801f394:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801f398:	f108 0801 	add.w	r8, r8, #1
 801f39c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 801f3a0:	e722      	b.n	801f1e8 <__kernel_rem_pio2+0x2a8>
 801f3a2:	4620      	mov	r0, r4
 801f3a4:	4629      	mov	r1, r5
 801f3a6:	f7e1 fbaf 	bl	8000b08 <__aeabi_d2iz>
 801f3aa:	ab0c      	add	r3, sp, #48	@ 0x30
 801f3ac:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801f3b0:	e71a      	b.n	801f1e8 <__kernel_rem_pio2+0x2a8>
 801f3b2:	ab0c      	add	r3, sp, #48	@ 0x30
 801f3b4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801f3b8:	f7e1 f88c 	bl	80004d4 <__aeabi_i2d>
 801f3bc:	4622      	mov	r2, r4
 801f3be:	462b      	mov	r3, r5
 801f3c0:	f7e1 f8f2 	bl	80005a8 <__aeabi_dmul>
 801f3c4:	4652      	mov	r2, sl
 801f3c6:	e967 0102 	strd	r0, r1, [r7, #-8]!
 801f3ca:	465b      	mov	r3, fp
 801f3cc:	4620      	mov	r0, r4
 801f3ce:	4629      	mov	r1, r5
 801f3d0:	f7e1 f8ea 	bl	80005a8 <__aeabi_dmul>
 801f3d4:	3e01      	subs	r6, #1
 801f3d6:	4604      	mov	r4, r0
 801f3d8:	460d      	mov	r5, r1
 801f3da:	e718      	b.n	801f20e <__kernel_rem_pio2+0x2ce>
 801f3dc:	9906      	ldr	r1, [sp, #24]
 801f3de:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 801f3e2:	9106      	str	r1, [sp, #24]
 801f3e4:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 801f3e8:	f7e1 f8de 	bl	80005a8 <__aeabi_dmul>
 801f3ec:	4602      	mov	r2, r0
 801f3ee:	460b      	mov	r3, r1
 801f3f0:	4650      	mov	r0, sl
 801f3f2:	4659      	mov	r1, fp
 801f3f4:	f7e0 ff22 	bl	800023c <__adddf3>
 801f3f8:	3601      	adds	r6, #1
 801f3fa:	4682      	mov	sl, r0
 801f3fc:	468b      	mov	fp, r1
 801f3fe:	9b00      	ldr	r3, [sp, #0]
 801f400:	429e      	cmp	r6, r3
 801f402:	dc01      	bgt.n	801f408 <__kernel_rem_pio2+0x4c8>
 801f404:	42b5      	cmp	r5, r6
 801f406:	dae9      	bge.n	801f3dc <__kernel_rem_pio2+0x49c>
 801f408:	ab48      	add	r3, sp, #288	@ 0x120
 801f40a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 801f40e:	e9c5 ab00 	strd	sl, fp, [r5]
 801f412:	3c01      	subs	r4, #1
 801f414:	e6ff      	b.n	801f216 <__kernel_rem_pio2+0x2d6>
 801f416:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801f418:	2b02      	cmp	r3, #2
 801f41a:	dc0b      	bgt.n	801f434 <__kernel_rem_pio2+0x4f4>
 801f41c:	2b00      	cmp	r3, #0
 801f41e:	dc39      	bgt.n	801f494 <__kernel_rem_pio2+0x554>
 801f420:	d05d      	beq.n	801f4de <__kernel_rem_pio2+0x59e>
 801f422:	9b02      	ldr	r3, [sp, #8]
 801f424:	f003 0007 	and.w	r0, r3, #7
 801f428:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 801f42c:	ecbd 8b02 	vpop	{d8}
 801f430:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f434:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801f436:	2b03      	cmp	r3, #3
 801f438:	d1f3      	bne.n	801f422 <__kernel_rem_pio2+0x4e2>
 801f43a:	9b05      	ldr	r3, [sp, #20]
 801f43c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801f440:	eb0d 0403 	add.w	r4, sp, r3
 801f444:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 801f448:	4625      	mov	r5, r4
 801f44a:	46c2      	mov	sl, r8
 801f44c:	f1ba 0f00 	cmp.w	sl, #0
 801f450:	f1a5 0508 	sub.w	r5, r5, #8
 801f454:	dc6b      	bgt.n	801f52e <__kernel_rem_pio2+0x5ee>
 801f456:	4645      	mov	r5, r8
 801f458:	2d01      	cmp	r5, #1
 801f45a:	f1a4 0408 	sub.w	r4, r4, #8
 801f45e:	f300 8087 	bgt.w	801f570 <__kernel_rem_pio2+0x630>
 801f462:	9c05      	ldr	r4, [sp, #20]
 801f464:	ab48      	add	r3, sp, #288	@ 0x120
 801f466:	441c      	add	r4, r3
 801f468:	2000      	movs	r0, #0
 801f46a:	2100      	movs	r1, #0
 801f46c:	f1b8 0f01 	cmp.w	r8, #1
 801f470:	f300 809c 	bgt.w	801f5ac <__kernel_rem_pio2+0x66c>
 801f474:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 801f478:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 801f47c:	f1b9 0f00 	cmp.w	r9, #0
 801f480:	f040 80a6 	bne.w	801f5d0 <__kernel_rem_pio2+0x690>
 801f484:	9b04      	ldr	r3, [sp, #16]
 801f486:	e9c3 7800 	strd	r7, r8, [r3]
 801f48a:	e9c3 5602 	strd	r5, r6, [r3, #8]
 801f48e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801f492:	e7c6      	b.n	801f422 <__kernel_rem_pio2+0x4e2>
 801f494:	9d05      	ldr	r5, [sp, #20]
 801f496:	ab48      	add	r3, sp, #288	@ 0x120
 801f498:	441d      	add	r5, r3
 801f49a:	4644      	mov	r4, r8
 801f49c:	2000      	movs	r0, #0
 801f49e:	2100      	movs	r1, #0
 801f4a0:	2c00      	cmp	r4, #0
 801f4a2:	da35      	bge.n	801f510 <__kernel_rem_pio2+0x5d0>
 801f4a4:	f1b9 0f00 	cmp.w	r9, #0
 801f4a8:	d038      	beq.n	801f51c <__kernel_rem_pio2+0x5dc>
 801f4aa:	4602      	mov	r2, r0
 801f4ac:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801f4b0:	9c04      	ldr	r4, [sp, #16]
 801f4b2:	e9c4 2300 	strd	r2, r3, [r4]
 801f4b6:	4602      	mov	r2, r0
 801f4b8:	460b      	mov	r3, r1
 801f4ba:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 801f4be:	f7e0 febb 	bl	8000238 <__aeabi_dsub>
 801f4c2:	ad4a      	add	r5, sp, #296	@ 0x128
 801f4c4:	2401      	movs	r4, #1
 801f4c6:	45a0      	cmp	r8, r4
 801f4c8:	da2b      	bge.n	801f522 <__kernel_rem_pio2+0x5e2>
 801f4ca:	f1b9 0f00 	cmp.w	r9, #0
 801f4ce:	d002      	beq.n	801f4d6 <__kernel_rem_pio2+0x596>
 801f4d0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801f4d4:	4619      	mov	r1, r3
 801f4d6:	9b04      	ldr	r3, [sp, #16]
 801f4d8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801f4dc:	e7a1      	b.n	801f422 <__kernel_rem_pio2+0x4e2>
 801f4de:	9c05      	ldr	r4, [sp, #20]
 801f4e0:	ab48      	add	r3, sp, #288	@ 0x120
 801f4e2:	441c      	add	r4, r3
 801f4e4:	2000      	movs	r0, #0
 801f4e6:	2100      	movs	r1, #0
 801f4e8:	f1b8 0f00 	cmp.w	r8, #0
 801f4ec:	da09      	bge.n	801f502 <__kernel_rem_pio2+0x5c2>
 801f4ee:	f1b9 0f00 	cmp.w	r9, #0
 801f4f2:	d002      	beq.n	801f4fa <__kernel_rem_pio2+0x5ba>
 801f4f4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801f4f8:	4619      	mov	r1, r3
 801f4fa:	9b04      	ldr	r3, [sp, #16]
 801f4fc:	e9c3 0100 	strd	r0, r1, [r3]
 801f500:	e78f      	b.n	801f422 <__kernel_rem_pio2+0x4e2>
 801f502:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801f506:	f7e0 fe99 	bl	800023c <__adddf3>
 801f50a:	f108 38ff 	add.w	r8, r8, #4294967295
 801f50e:	e7eb      	b.n	801f4e8 <__kernel_rem_pio2+0x5a8>
 801f510:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801f514:	f7e0 fe92 	bl	800023c <__adddf3>
 801f518:	3c01      	subs	r4, #1
 801f51a:	e7c1      	b.n	801f4a0 <__kernel_rem_pio2+0x560>
 801f51c:	4602      	mov	r2, r0
 801f51e:	460b      	mov	r3, r1
 801f520:	e7c6      	b.n	801f4b0 <__kernel_rem_pio2+0x570>
 801f522:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 801f526:	f7e0 fe89 	bl	800023c <__adddf3>
 801f52a:	3401      	adds	r4, #1
 801f52c:	e7cb      	b.n	801f4c6 <__kernel_rem_pio2+0x586>
 801f52e:	ed95 7b00 	vldr	d7, [r5]
 801f532:	ed8d 7b00 	vstr	d7, [sp]
 801f536:	ed95 7b02 	vldr	d7, [r5, #8]
 801f53a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801f53e:	ec53 2b17 	vmov	r2, r3, d7
 801f542:	ed8d 7b06 	vstr	d7, [sp, #24]
 801f546:	f7e0 fe79 	bl	800023c <__adddf3>
 801f54a:	4602      	mov	r2, r0
 801f54c:	460b      	mov	r3, r1
 801f54e:	4606      	mov	r6, r0
 801f550:	460f      	mov	r7, r1
 801f552:	e9dd 0100 	ldrd	r0, r1, [sp]
 801f556:	f7e0 fe6f 	bl	8000238 <__aeabi_dsub>
 801f55a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801f55e:	f7e0 fe6d 	bl	800023c <__adddf3>
 801f562:	f10a 3aff 	add.w	sl, sl, #4294967295
 801f566:	e9c5 0102 	strd	r0, r1, [r5, #8]
 801f56a:	e9c5 6700 	strd	r6, r7, [r5]
 801f56e:	e76d      	b.n	801f44c <__kernel_rem_pio2+0x50c>
 801f570:	ed94 7b00 	vldr	d7, [r4]
 801f574:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 801f578:	ec51 0b17 	vmov	r0, r1, d7
 801f57c:	4652      	mov	r2, sl
 801f57e:	465b      	mov	r3, fp
 801f580:	ed8d 7b00 	vstr	d7, [sp]
 801f584:	f7e0 fe5a 	bl	800023c <__adddf3>
 801f588:	4602      	mov	r2, r0
 801f58a:	460b      	mov	r3, r1
 801f58c:	4606      	mov	r6, r0
 801f58e:	460f      	mov	r7, r1
 801f590:	e9dd 0100 	ldrd	r0, r1, [sp]
 801f594:	f7e0 fe50 	bl	8000238 <__aeabi_dsub>
 801f598:	4652      	mov	r2, sl
 801f59a:	465b      	mov	r3, fp
 801f59c:	f7e0 fe4e 	bl	800023c <__adddf3>
 801f5a0:	3d01      	subs	r5, #1
 801f5a2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801f5a6:	e9c4 6700 	strd	r6, r7, [r4]
 801f5aa:	e755      	b.n	801f458 <__kernel_rem_pio2+0x518>
 801f5ac:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801f5b0:	f7e0 fe44 	bl	800023c <__adddf3>
 801f5b4:	f108 38ff 	add.w	r8, r8, #4294967295
 801f5b8:	e758      	b.n	801f46c <__kernel_rem_pio2+0x52c>
 801f5ba:	bf00      	nop
 801f5bc:	f3af 8000 	nop.w
	...
 801f5c8:	41700000 	.word	0x41700000
 801f5cc:	3e700000 	.word	0x3e700000
 801f5d0:	9b04      	ldr	r3, [sp, #16]
 801f5d2:	9a04      	ldr	r2, [sp, #16]
 801f5d4:	601f      	str	r7, [r3, #0]
 801f5d6:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 801f5da:	605c      	str	r4, [r3, #4]
 801f5dc:	609d      	str	r5, [r3, #8]
 801f5de:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801f5e2:	60d3      	str	r3, [r2, #12]
 801f5e4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801f5e8:	6110      	str	r0, [r2, #16]
 801f5ea:	6153      	str	r3, [r2, #20]
 801f5ec:	e719      	b.n	801f422 <__kernel_rem_pio2+0x4e2>
 801f5ee:	bf00      	nop

0801f5f0 <__ieee754_acos>:
 801f5f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f5f4:	ec55 4b10 	vmov	r4, r5, d0
 801f5f8:	49b7      	ldr	r1, [pc, #732]	@ (801f8d8 <__ieee754_acos+0x2e8>)
 801f5fa:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801f5fe:	428b      	cmp	r3, r1
 801f600:	d919      	bls.n	801f636 <__ieee754_acos+0x46>
 801f602:	f103 4340 	add.w	r3, r3, #3221225472	@ 0xc0000000
 801f606:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 801f60a:	4323      	orrs	r3, r4
 801f60c:	d106      	bne.n	801f61c <__ieee754_acos+0x2c>
 801f60e:	2d00      	cmp	r5, #0
 801f610:	f340 8210 	ble.w	801fa34 <__ieee754_acos+0x444>
 801f614:	ed9f 0b94 	vldr	d0, [pc, #592]	@ 801f868 <__ieee754_acos+0x278>
 801f618:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f61c:	4622      	mov	r2, r4
 801f61e:	462b      	mov	r3, r5
 801f620:	4620      	mov	r0, r4
 801f622:	4629      	mov	r1, r5
 801f624:	f7e0 fe08 	bl	8000238 <__aeabi_dsub>
 801f628:	4602      	mov	r2, r0
 801f62a:	460b      	mov	r3, r1
 801f62c:	f7e1 f8e6 	bl	80007fc <__aeabi_ddiv>
 801f630:	ec41 0b10 	vmov	d0, r0, r1
 801f634:	e7f0      	b.n	801f618 <__ieee754_acos+0x28>
 801f636:	49a9      	ldr	r1, [pc, #676]	@ (801f8dc <__ieee754_acos+0x2ec>)
 801f638:	428b      	cmp	r3, r1
 801f63a:	f200 8085 	bhi.w	801f748 <__ieee754_acos+0x158>
 801f63e:	4aa8      	ldr	r2, [pc, #672]	@ (801f8e0 <__ieee754_acos+0x2f0>)
 801f640:	4293      	cmp	r3, r2
 801f642:	f240 81fa 	bls.w	801fa3a <__ieee754_acos+0x44a>
 801f646:	4622      	mov	r2, r4
 801f648:	462b      	mov	r3, r5
 801f64a:	4620      	mov	r0, r4
 801f64c:	4629      	mov	r1, r5
 801f64e:	f7e0 ffab 	bl	80005a8 <__aeabi_dmul>
 801f652:	a387      	add	r3, pc, #540	@ (adr r3, 801f870 <__ieee754_acos+0x280>)
 801f654:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f658:	4606      	mov	r6, r0
 801f65a:	460f      	mov	r7, r1
 801f65c:	f7e0 ffa4 	bl	80005a8 <__aeabi_dmul>
 801f660:	a385      	add	r3, pc, #532	@ (adr r3, 801f878 <__ieee754_acos+0x288>)
 801f662:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f666:	f7e0 fde9 	bl	800023c <__adddf3>
 801f66a:	4632      	mov	r2, r6
 801f66c:	463b      	mov	r3, r7
 801f66e:	f7e0 ff9b 	bl	80005a8 <__aeabi_dmul>
 801f672:	a383      	add	r3, pc, #524	@ (adr r3, 801f880 <__ieee754_acos+0x290>)
 801f674:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f678:	f7e0 fdde 	bl	8000238 <__aeabi_dsub>
 801f67c:	4632      	mov	r2, r6
 801f67e:	463b      	mov	r3, r7
 801f680:	f7e0 ff92 	bl	80005a8 <__aeabi_dmul>
 801f684:	a380      	add	r3, pc, #512	@ (adr r3, 801f888 <__ieee754_acos+0x298>)
 801f686:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f68a:	f7e0 fdd7 	bl	800023c <__adddf3>
 801f68e:	4632      	mov	r2, r6
 801f690:	463b      	mov	r3, r7
 801f692:	f7e0 ff89 	bl	80005a8 <__aeabi_dmul>
 801f696:	a37e      	add	r3, pc, #504	@ (adr r3, 801f890 <__ieee754_acos+0x2a0>)
 801f698:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f69c:	f7e0 fdcc 	bl	8000238 <__aeabi_dsub>
 801f6a0:	4632      	mov	r2, r6
 801f6a2:	463b      	mov	r3, r7
 801f6a4:	f7e0 ff80 	bl	80005a8 <__aeabi_dmul>
 801f6a8:	a37b      	add	r3, pc, #492	@ (adr r3, 801f898 <__ieee754_acos+0x2a8>)
 801f6aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f6ae:	f7e0 fdc5 	bl	800023c <__adddf3>
 801f6b2:	4632      	mov	r2, r6
 801f6b4:	463b      	mov	r3, r7
 801f6b6:	f7e0 ff77 	bl	80005a8 <__aeabi_dmul>
 801f6ba:	a379      	add	r3, pc, #484	@ (adr r3, 801f8a0 <__ieee754_acos+0x2b0>)
 801f6bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f6c0:	4680      	mov	r8, r0
 801f6c2:	4689      	mov	r9, r1
 801f6c4:	4630      	mov	r0, r6
 801f6c6:	4639      	mov	r1, r7
 801f6c8:	f7e0 ff6e 	bl	80005a8 <__aeabi_dmul>
 801f6cc:	a376      	add	r3, pc, #472	@ (adr r3, 801f8a8 <__ieee754_acos+0x2b8>)
 801f6ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f6d2:	f7e0 fdb1 	bl	8000238 <__aeabi_dsub>
 801f6d6:	4632      	mov	r2, r6
 801f6d8:	463b      	mov	r3, r7
 801f6da:	f7e0 ff65 	bl	80005a8 <__aeabi_dmul>
 801f6de:	a374      	add	r3, pc, #464	@ (adr r3, 801f8b0 <__ieee754_acos+0x2c0>)
 801f6e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f6e4:	f7e0 fdaa 	bl	800023c <__adddf3>
 801f6e8:	4632      	mov	r2, r6
 801f6ea:	463b      	mov	r3, r7
 801f6ec:	f7e0 ff5c 	bl	80005a8 <__aeabi_dmul>
 801f6f0:	a371      	add	r3, pc, #452	@ (adr r3, 801f8b8 <__ieee754_acos+0x2c8>)
 801f6f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f6f6:	f7e0 fd9f 	bl	8000238 <__aeabi_dsub>
 801f6fa:	4632      	mov	r2, r6
 801f6fc:	463b      	mov	r3, r7
 801f6fe:	f7e0 ff53 	bl	80005a8 <__aeabi_dmul>
 801f702:	4b78      	ldr	r3, [pc, #480]	@ (801f8e4 <__ieee754_acos+0x2f4>)
 801f704:	2200      	movs	r2, #0
 801f706:	f7e0 fd99 	bl	800023c <__adddf3>
 801f70a:	4602      	mov	r2, r0
 801f70c:	460b      	mov	r3, r1
 801f70e:	4640      	mov	r0, r8
 801f710:	4649      	mov	r1, r9
 801f712:	f7e1 f873 	bl	80007fc <__aeabi_ddiv>
 801f716:	4622      	mov	r2, r4
 801f718:	462b      	mov	r3, r5
 801f71a:	f7e0 ff45 	bl	80005a8 <__aeabi_dmul>
 801f71e:	4602      	mov	r2, r0
 801f720:	460b      	mov	r3, r1
 801f722:	a167      	add	r1, pc, #412	@ (adr r1, 801f8c0 <__ieee754_acos+0x2d0>)
 801f724:	e9d1 0100 	ldrd	r0, r1, [r1]
 801f728:	f7e0 fd86 	bl	8000238 <__aeabi_dsub>
 801f72c:	4602      	mov	r2, r0
 801f72e:	460b      	mov	r3, r1
 801f730:	4620      	mov	r0, r4
 801f732:	4629      	mov	r1, r5
 801f734:	f7e0 fd80 	bl	8000238 <__aeabi_dsub>
 801f738:	4602      	mov	r2, r0
 801f73a:	460b      	mov	r3, r1
 801f73c:	a162      	add	r1, pc, #392	@ (adr r1, 801f8c8 <__ieee754_acos+0x2d8>)
 801f73e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801f742:	f7e0 fd79 	bl	8000238 <__aeabi_dsub>
 801f746:	e773      	b.n	801f630 <__ieee754_acos+0x40>
 801f748:	2d00      	cmp	r5, #0
 801f74a:	f280 80cf 	bge.w	801f8ec <__ieee754_acos+0x2fc>
 801f74e:	4b65      	ldr	r3, [pc, #404]	@ (801f8e4 <__ieee754_acos+0x2f4>)
 801f750:	2200      	movs	r2, #0
 801f752:	4620      	mov	r0, r4
 801f754:	4629      	mov	r1, r5
 801f756:	f7e0 fd71 	bl	800023c <__adddf3>
 801f75a:	4b63      	ldr	r3, [pc, #396]	@ (801f8e8 <__ieee754_acos+0x2f8>)
 801f75c:	2200      	movs	r2, #0
 801f75e:	f7e0 ff23 	bl	80005a8 <__aeabi_dmul>
 801f762:	a343      	add	r3, pc, #268	@ (adr r3, 801f870 <__ieee754_acos+0x280>)
 801f764:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f768:	4604      	mov	r4, r0
 801f76a:	460d      	mov	r5, r1
 801f76c:	f7e0 ff1c 	bl	80005a8 <__aeabi_dmul>
 801f770:	a341      	add	r3, pc, #260	@ (adr r3, 801f878 <__ieee754_acos+0x288>)
 801f772:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f776:	f7e0 fd61 	bl	800023c <__adddf3>
 801f77a:	4622      	mov	r2, r4
 801f77c:	462b      	mov	r3, r5
 801f77e:	f7e0 ff13 	bl	80005a8 <__aeabi_dmul>
 801f782:	a33f      	add	r3, pc, #252	@ (adr r3, 801f880 <__ieee754_acos+0x290>)
 801f784:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f788:	f7e0 fd56 	bl	8000238 <__aeabi_dsub>
 801f78c:	4622      	mov	r2, r4
 801f78e:	462b      	mov	r3, r5
 801f790:	f7e0 ff0a 	bl	80005a8 <__aeabi_dmul>
 801f794:	a33c      	add	r3, pc, #240	@ (adr r3, 801f888 <__ieee754_acos+0x298>)
 801f796:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f79a:	f7e0 fd4f 	bl	800023c <__adddf3>
 801f79e:	4622      	mov	r2, r4
 801f7a0:	462b      	mov	r3, r5
 801f7a2:	f7e0 ff01 	bl	80005a8 <__aeabi_dmul>
 801f7a6:	a33a      	add	r3, pc, #232	@ (adr r3, 801f890 <__ieee754_acos+0x2a0>)
 801f7a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f7ac:	f7e0 fd44 	bl	8000238 <__aeabi_dsub>
 801f7b0:	4622      	mov	r2, r4
 801f7b2:	462b      	mov	r3, r5
 801f7b4:	f7e0 fef8 	bl	80005a8 <__aeabi_dmul>
 801f7b8:	a337      	add	r3, pc, #220	@ (adr r3, 801f898 <__ieee754_acos+0x2a8>)
 801f7ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f7be:	f7e0 fd3d 	bl	800023c <__adddf3>
 801f7c2:	4622      	mov	r2, r4
 801f7c4:	462b      	mov	r3, r5
 801f7c6:	f7e0 feef 	bl	80005a8 <__aeabi_dmul>
 801f7ca:	a335      	add	r3, pc, #212	@ (adr r3, 801f8a0 <__ieee754_acos+0x2b0>)
 801f7cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f7d0:	4606      	mov	r6, r0
 801f7d2:	460f      	mov	r7, r1
 801f7d4:	4620      	mov	r0, r4
 801f7d6:	4629      	mov	r1, r5
 801f7d8:	f7e0 fee6 	bl	80005a8 <__aeabi_dmul>
 801f7dc:	a332      	add	r3, pc, #200	@ (adr r3, 801f8a8 <__ieee754_acos+0x2b8>)
 801f7de:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f7e2:	f7e0 fd29 	bl	8000238 <__aeabi_dsub>
 801f7e6:	4622      	mov	r2, r4
 801f7e8:	462b      	mov	r3, r5
 801f7ea:	f7e0 fedd 	bl	80005a8 <__aeabi_dmul>
 801f7ee:	a330      	add	r3, pc, #192	@ (adr r3, 801f8b0 <__ieee754_acos+0x2c0>)
 801f7f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f7f4:	f7e0 fd22 	bl	800023c <__adddf3>
 801f7f8:	4622      	mov	r2, r4
 801f7fa:	462b      	mov	r3, r5
 801f7fc:	f7e0 fed4 	bl	80005a8 <__aeabi_dmul>
 801f800:	a32d      	add	r3, pc, #180	@ (adr r3, 801f8b8 <__ieee754_acos+0x2c8>)
 801f802:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f806:	f7e0 fd17 	bl	8000238 <__aeabi_dsub>
 801f80a:	4622      	mov	r2, r4
 801f80c:	462b      	mov	r3, r5
 801f80e:	f7e0 fecb 	bl	80005a8 <__aeabi_dmul>
 801f812:	4b34      	ldr	r3, [pc, #208]	@ (801f8e4 <__ieee754_acos+0x2f4>)
 801f814:	2200      	movs	r2, #0
 801f816:	f7e0 fd11 	bl	800023c <__adddf3>
 801f81a:	ec45 4b10 	vmov	d0, r4, r5
 801f81e:	4680      	mov	r8, r0
 801f820:	4689      	mov	r9, r1
 801f822:	f000 f9bf 	bl	801fba4 <__ieee754_sqrt>
 801f826:	ec55 4b10 	vmov	r4, r5, d0
 801f82a:	4642      	mov	r2, r8
 801f82c:	464b      	mov	r3, r9
 801f82e:	4630      	mov	r0, r6
 801f830:	4639      	mov	r1, r7
 801f832:	f7e0 ffe3 	bl	80007fc <__aeabi_ddiv>
 801f836:	4622      	mov	r2, r4
 801f838:	462b      	mov	r3, r5
 801f83a:	f7e0 feb5 	bl	80005a8 <__aeabi_dmul>
 801f83e:	a320      	add	r3, pc, #128	@ (adr r3, 801f8c0 <__ieee754_acos+0x2d0>)
 801f840:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f844:	f7e0 fcf8 	bl	8000238 <__aeabi_dsub>
 801f848:	4622      	mov	r2, r4
 801f84a:	462b      	mov	r3, r5
 801f84c:	f7e0 fcf6 	bl	800023c <__adddf3>
 801f850:	4602      	mov	r2, r0
 801f852:	460b      	mov	r3, r1
 801f854:	f7e0 fcf2 	bl	800023c <__adddf3>
 801f858:	4602      	mov	r2, r0
 801f85a:	460b      	mov	r3, r1
 801f85c:	a11c      	add	r1, pc, #112	@ (adr r1, 801f8d0 <__ieee754_acos+0x2e0>)
 801f85e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801f862:	e76e      	b.n	801f742 <__ieee754_acos+0x152>
 801f864:	f3af 8000 	nop.w
	...
 801f870:	0dfdf709 	.word	0x0dfdf709
 801f874:	3f023de1 	.word	0x3f023de1
 801f878:	7501b288 	.word	0x7501b288
 801f87c:	3f49efe0 	.word	0x3f49efe0
 801f880:	b5688f3b 	.word	0xb5688f3b
 801f884:	3fa48228 	.word	0x3fa48228
 801f888:	0e884455 	.word	0x0e884455
 801f88c:	3fc9c155 	.word	0x3fc9c155
 801f890:	03eb6f7d 	.word	0x03eb6f7d
 801f894:	3fd4d612 	.word	0x3fd4d612
 801f898:	55555555 	.word	0x55555555
 801f89c:	3fc55555 	.word	0x3fc55555
 801f8a0:	b12e9282 	.word	0xb12e9282
 801f8a4:	3fb3b8c5 	.word	0x3fb3b8c5
 801f8a8:	1b8d0159 	.word	0x1b8d0159
 801f8ac:	3fe6066c 	.word	0x3fe6066c
 801f8b0:	9c598ac8 	.word	0x9c598ac8
 801f8b4:	40002ae5 	.word	0x40002ae5
 801f8b8:	1c8a2d4b 	.word	0x1c8a2d4b
 801f8bc:	40033a27 	.word	0x40033a27
 801f8c0:	33145c07 	.word	0x33145c07
 801f8c4:	3c91a626 	.word	0x3c91a626
 801f8c8:	54442d18 	.word	0x54442d18
 801f8cc:	3ff921fb 	.word	0x3ff921fb
 801f8d0:	54442d18 	.word	0x54442d18
 801f8d4:	400921fb 	.word	0x400921fb
 801f8d8:	3fefffff 	.word	0x3fefffff
 801f8dc:	3fdfffff 	.word	0x3fdfffff
 801f8e0:	3c600000 	.word	0x3c600000
 801f8e4:	3ff00000 	.word	0x3ff00000
 801f8e8:	3fe00000 	.word	0x3fe00000
 801f8ec:	4622      	mov	r2, r4
 801f8ee:	462b      	mov	r3, r5
 801f8f0:	496b      	ldr	r1, [pc, #428]	@ (801faa0 <__ieee754_acos+0x4b0>)
 801f8f2:	2000      	movs	r0, #0
 801f8f4:	f7e0 fca0 	bl	8000238 <__aeabi_dsub>
 801f8f8:	4b6a      	ldr	r3, [pc, #424]	@ (801faa4 <__ieee754_acos+0x4b4>)
 801f8fa:	2200      	movs	r2, #0
 801f8fc:	f7e0 fe54 	bl	80005a8 <__aeabi_dmul>
 801f900:	4604      	mov	r4, r0
 801f902:	460d      	mov	r5, r1
 801f904:	ec45 4b10 	vmov	d0, r4, r5
 801f908:	f000 f94c 	bl	801fba4 <__ieee754_sqrt>
 801f90c:	a34c      	add	r3, pc, #304	@ (adr r3, 801fa40 <__ieee754_acos+0x450>)
 801f90e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f912:	4620      	mov	r0, r4
 801f914:	4629      	mov	r1, r5
 801f916:	ec59 8b10 	vmov	r8, r9, d0
 801f91a:	f7e0 fe45 	bl	80005a8 <__aeabi_dmul>
 801f91e:	a34a      	add	r3, pc, #296	@ (adr r3, 801fa48 <__ieee754_acos+0x458>)
 801f920:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f924:	f7e0 fc8a 	bl	800023c <__adddf3>
 801f928:	4622      	mov	r2, r4
 801f92a:	462b      	mov	r3, r5
 801f92c:	f7e0 fe3c 	bl	80005a8 <__aeabi_dmul>
 801f930:	a347      	add	r3, pc, #284	@ (adr r3, 801fa50 <__ieee754_acos+0x460>)
 801f932:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f936:	f7e0 fc7f 	bl	8000238 <__aeabi_dsub>
 801f93a:	4622      	mov	r2, r4
 801f93c:	462b      	mov	r3, r5
 801f93e:	f7e0 fe33 	bl	80005a8 <__aeabi_dmul>
 801f942:	a345      	add	r3, pc, #276	@ (adr r3, 801fa58 <__ieee754_acos+0x468>)
 801f944:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f948:	f7e0 fc78 	bl	800023c <__adddf3>
 801f94c:	4622      	mov	r2, r4
 801f94e:	462b      	mov	r3, r5
 801f950:	f7e0 fe2a 	bl	80005a8 <__aeabi_dmul>
 801f954:	a342      	add	r3, pc, #264	@ (adr r3, 801fa60 <__ieee754_acos+0x470>)
 801f956:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f95a:	f7e0 fc6d 	bl	8000238 <__aeabi_dsub>
 801f95e:	4622      	mov	r2, r4
 801f960:	462b      	mov	r3, r5
 801f962:	f7e0 fe21 	bl	80005a8 <__aeabi_dmul>
 801f966:	a340      	add	r3, pc, #256	@ (adr r3, 801fa68 <__ieee754_acos+0x478>)
 801f968:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f96c:	f7e0 fc66 	bl	800023c <__adddf3>
 801f970:	4622      	mov	r2, r4
 801f972:	462b      	mov	r3, r5
 801f974:	f7e0 fe18 	bl	80005a8 <__aeabi_dmul>
 801f978:	a33d      	add	r3, pc, #244	@ (adr r3, 801fa70 <__ieee754_acos+0x480>)
 801f97a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f97e:	4682      	mov	sl, r0
 801f980:	468b      	mov	fp, r1
 801f982:	4620      	mov	r0, r4
 801f984:	4629      	mov	r1, r5
 801f986:	f7e0 fe0f 	bl	80005a8 <__aeabi_dmul>
 801f98a:	a33b      	add	r3, pc, #236	@ (adr r3, 801fa78 <__ieee754_acos+0x488>)
 801f98c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f990:	f7e0 fc52 	bl	8000238 <__aeabi_dsub>
 801f994:	4622      	mov	r2, r4
 801f996:	462b      	mov	r3, r5
 801f998:	f7e0 fe06 	bl	80005a8 <__aeabi_dmul>
 801f99c:	a338      	add	r3, pc, #224	@ (adr r3, 801fa80 <__ieee754_acos+0x490>)
 801f99e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f9a2:	f7e0 fc4b 	bl	800023c <__adddf3>
 801f9a6:	4622      	mov	r2, r4
 801f9a8:	462b      	mov	r3, r5
 801f9aa:	f7e0 fdfd 	bl	80005a8 <__aeabi_dmul>
 801f9ae:	a336      	add	r3, pc, #216	@ (adr r3, 801fa88 <__ieee754_acos+0x498>)
 801f9b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f9b4:	f7e0 fc40 	bl	8000238 <__aeabi_dsub>
 801f9b8:	4622      	mov	r2, r4
 801f9ba:	462b      	mov	r3, r5
 801f9bc:	f7e0 fdf4 	bl	80005a8 <__aeabi_dmul>
 801f9c0:	4b37      	ldr	r3, [pc, #220]	@ (801faa0 <__ieee754_acos+0x4b0>)
 801f9c2:	2200      	movs	r2, #0
 801f9c4:	f7e0 fc3a 	bl	800023c <__adddf3>
 801f9c8:	4602      	mov	r2, r0
 801f9ca:	460b      	mov	r3, r1
 801f9cc:	4650      	mov	r0, sl
 801f9ce:	4659      	mov	r1, fp
 801f9d0:	f7e0 ff14 	bl	80007fc <__aeabi_ddiv>
 801f9d4:	4642      	mov	r2, r8
 801f9d6:	464b      	mov	r3, r9
 801f9d8:	f7e0 fde6 	bl	80005a8 <__aeabi_dmul>
 801f9dc:	2600      	movs	r6, #0
 801f9de:	4682      	mov	sl, r0
 801f9e0:	468b      	mov	fp, r1
 801f9e2:	4632      	mov	r2, r6
 801f9e4:	464b      	mov	r3, r9
 801f9e6:	4630      	mov	r0, r6
 801f9e8:	4649      	mov	r1, r9
 801f9ea:	f7e0 fddd 	bl	80005a8 <__aeabi_dmul>
 801f9ee:	4602      	mov	r2, r0
 801f9f0:	460b      	mov	r3, r1
 801f9f2:	4620      	mov	r0, r4
 801f9f4:	4629      	mov	r1, r5
 801f9f6:	f7e0 fc1f 	bl	8000238 <__aeabi_dsub>
 801f9fa:	4632      	mov	r2, r6
 801f9fc:	4604      	mov	r4, r0
 801f9fe:	460d      	mov	r5, r1
 801fa00:	464b      	mov	r3, r9
 801fa02:	4640      	mov	r0, r8
 801fa04:	4649      	mov	r1, r9
 801fa06:	f7e0 fc19 	bl	800023c <__adddf3>
 801fa0a:	4602      	mov	r2, r0
 801fa0c:	460b      	mov	r3, r1
 801fa0e:	4620      	mov	r0, r4
 801fa10:	4629      	mov	r1, r5
 801fa12:	f7e0 fef3 	bl	80007fc <__aeabi_ddiv>
 801fa16:	4602      	mov	r2, r0
 801fa18:	460b      	mov	r3, r1
 801fa1a:	4650      	mov	r0, sl
 801fa1c:	4659      	mov	r1, fp
 801fa1e:	f7e0 fc0d 	bl	800023c <__adddf3>
 801fa22:	4632      	mov	r2, r6
 801fa24:	464b      	mov	r3, r9
 801fa26:	f7e0 fc09 	bl	800023c <__adddf3>
 801fa2a:	4602      	mov	r2, r0
 801fa2c:	460b      	mov	r3, r1
 801fa2e:	f7e0 fc05 	bl	800023c <__adddf3>
 801fa32:	e5fd      	b.n	801f630 <__ieee754_acos+0x40>
 801fa34:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 801fa90 <__ieee754_acos+0x4a0>
 801fa38:	e5ee      	b.n	801f618 <__ieee754_acos+0x28>
 801fa3a:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 801fa98 <__ieee754_acos+0x4a8>
 801fa3e:	e5eb      	b.n	801f618 <__ieee754_acos+0x28>
 801fa40:	0dfdf709 	.word	0x0dfdf709
 801fa44:	3f023de1 	.word	0x3f023de1
 801fa48:	7501b288 	.word	0x7501b288
 801fa4c:	3f49efe0 	.word	0x3f49efe0
 801fa50:	b5688f3b 	.word	0xb5688f3b
 801fa54:	3fa48228 	.word	0x3fa48228
 801fa58:	0e884455 	.word	0x0e884455
 801fa5c:	3fc9c155 	.word	0x3fc9c155
 801fa60:	03eb6f7d 	.word	0x03eb6f7d
 801fa64:	3fd4d612 	.word	0x3fd4d612
 801fa68:	55555555 	.word	0x55555555
 801fa6c:	3fc55555 	.word	0x3fc55555
 801fa70:	b12e9282 	.word	0xb12e9282
 801fa74:	3fb3b8c5 	.word	0x3fb3b8c5
 801fa78:	1b8d0159 	.word	0x1b8d0159
 801fa7c:	3fe6066c 	.word	0x3fe6066c
 801fa80:	9c598ac8 	.word	0x9c598ac8
 801fa84:	40002ae5 	.word	0x40002ae5
 801fa88:	1c8a2d4b 	.word	0x1c8a2d4b
 801fa8c:	40033a27 	.word	0x40033a27
 801fa90:	54442d18 	.word	0x54442d18
 801fa94:	400921fb 	.word	0x400921fb
 801fa98:	54442d18 	.word	0x54442d18
 801fa9c:	3ff921fb 	.word	0x3ff921fb
 801faa0:	3ff00000 	.word	0x3ff00000
 801faa4:	3fe00000 	.word	0x3fe00000

0801faa8 <scalbn>:
 801faa8:	b570      	push	{r4, r5, r6, lr}
 801faaa:	ec55 4b10 	vmov	r4, r5, d0
 801faae:	f3c5 510a 	ubfx	r1, r5, #20, #11
 801fab2:	4606      	mov	r6, r0
 801fab4:	462b      	mov	r3, r5
 801fab6:	b991      	cbnz	r1, 801fade <scalbn+0x36>
 801fab8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801fabc:	4323      	orrs	r3, r4
 801fabe:	d03d      	beq.n	801fb3c <scalbn+0x94>
 801fac0:	4b35      	ldr	r3, [pc, #212]	@ (801fb98 <scalbn+0xf0>)
 801fac2:	4620      	mov	r0, r4
 801fac4:	4629      	mov	r1, r5
 801fac6:	2200      	movs	r2, #0
 801fac8:	f7e0 fd6e 	bl	80005a8 <__aeabi_dmul>
 801facc:	4b33      	ldr	r3, [pc, #204]	@ (801fb9c <scalbn+0xf4>)
 801face:	429e      	cmp	r6, r3
 801fad0:	4604      	mov	r4, r0
 801fad2:	460d      	mov	r5, r1
 801fad4:	da0f      	bge.n	801faf6 <scalbn+0x4e>
 801fad6:	a328      	add	r3, pc, #160	@ (adr r3, 801fb78 <scalbn+0xd0>)
 801fad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fadc:	e01e      	b.n	801fb1c <scalbn+0x74>
 801fade:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 801fae2:	4291      	cmp	r1, r2
 801fae4:	d10b      	bne.n	801fafe <scalbn+0x56>
 801fae6:	4622      	mov	r2, r4
 801fae8:	4620      	mov	r0, r4
 801faea:	4629      	mov	r1, r5
 801faec:	f7e0 fba6 	bl	800023c <__adddf3>
 801faf0:	4604      	mov	r4, r0
 801faf2:	460d      	mov	r5, r1
 801faf4:	e022      	b.n	801fb3c <scalbn+0x94>
 801faf6:	460b      	mov	r3, r1
 801faf8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 801fafc:	3936      	subs	r1, #54	@ 0x36
 801fafe:	f24c 3250 	movw	r2, #50000	@ 0xc350
 801fb02:	4296      	cmp	r6, r2
 801fb04:	dd0d      	ble.n	801fb22 <scalbn+0x7a>
 801fb06:	2d00      	cmp	r5, #0
 801fb08:	a11d      	add	r1, pc, #116	@ (adr r1, 801fb80 <scalbn+0xd8>)
 801fb0a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801fb0e:	da02      	bge.n	801fb16 <scalbn+0x6e>
 801fb10:	a11d      	add	r1, pc, #116	@ (adr r1, 801fb88 <scalbn+0xe0>)
 801fb12:	e9d1 0100 	ldrd	r0, r1, [r1]
 801fb16:	a31a      	add	r3, pc, #104	@ (adr r3, 801fb80 <scalbn+0xd8>)
 801fb18:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fb1c:	f7e0 fd44 	bl	80005a8 <__aeabi_dmul>
 801fb20:	e7e6      	b.n	801faf0 <scalbn+0x48>
 801fb22:	1872      	adds	r2, r6, r1
 801fb24:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 801fb28:	428a      	cmp	r2, r1
 801fb2a:	dcec      	bgt.n	801fb06 <scalbn+0x5e>
 801fb2c:	2a00      	cmp	r2, #0
 801fb2e:	dd08      	ble.n	801fb42 <scalbn+0x9a>
 801fb30:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 801fb34:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 801fb38:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801fb3c:	ec45 4b10 	vmov	d0, r4, r5
 801fb40:	bd70      	pop	{r4, r5, r6, pc}
 801fb42:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 801fb46:	da08      	bge.n	801fb5a <scalbn+0xb2>
 801fb48:	2d00      	cmp	r5, #0
 801fb4a:	a10b      	add	r1, pc, #44	@ (adr r1, 801fb78 <scalbn+0xd0>)
 801fb4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 801fb50:	dac1      	bge.n	801fad6 <scalbn+0x2e>
 801fb52:	a10f      	add	r1, pc, #60	@ (adr r1, 801fb90 <scalbn+0xe8>)
 801fb54:	e9d1 0100 	ldrd	r0, r1, [r1]
 801fb58:	e7bd      	b.n	801fad6 <scalbn+0x2e>
 801fb5a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 801fb5e:	3236      	adds	r2, #54	@ 0x36
 801fb60:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 801fb64:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801fb68:	4620      	mov	r0, r4
 801fb6a:	4b0d      	ldr	r3, [pc, #52]	@ (801fba0 <scalbn+0xf8>)
 801fb6c:	4629      	mov	r1, r5
 801fb6e:	2200      	movs	r2, #0
 801fb70:	e7d4      	b.n	801fb1c <scalbn+0x74>
 801fb72:	bf00      	nop
 801fb74:	f3af 8000 	nop.w
 801fb78:	c2f8f359 	.word	0xc2f8f359
 801fb7c:	01a56e1f 	.word	0x01a56e1f
 801fb80:	8800759c 	.word	0x8800759c
 801fb84:	7e37e43c 	.word	0x7e37e43c
 801fb88:	8800759c 	.word	0x8800759c
 801fb8c:	fe37e43c 	.word	0xfe37e43c
 801fb90:	c2f8f359 	.word	0xc2f8f359
 801fb94:	81a56e1f 	.word	0x81a56e1f
 801fb98:	43500000 	.word	0x43500000
 801fb9c:	ffff3cb0 	.word	0xffff3cb0
 801fba0:	3c900000 	.word	0x3c900000

0801fba4 <__ieee754_sqrt>:
 801fba4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fba8:	4a68      	ldr	r2, [pc, #416]	@ (801fd4c <__ieee754_sqrt+0x1a8>)
 801fbaa:	ec55 4b10 	vmov	r4, r5, d0
 801fbae:	43aa      	bics	r2, r5
 801fbb0:	462b      	mov	r3, r5
 801fbb2:	4621      	mov	r1, r4
 801fbb4:	d110      	bne.n	801fbd8 <__ieee754_sqrt+0x34>
 801fbb6:	4622      	mov	r2, r4
 801fbb8:	4620      	mov	r0, r4
 801fbba:	4629      	mov	r1, r5
 801fbbc:	f7e0 fcf4 	bl	80005a8 <__aeabi_dmul>
 801fbc0:	4602      	mov	r2, r0
 801fbc2:	460b      	mov	r3, r1
 801fbc4:	4620      	mov	r0, r4
 801fbc6:	4629      	mov	r1, r5
 801fbc8:	f7e0 fb38 	bl	800023c <__adddf3>
 801fbcc:	4604      	mov	r4, r0
 801fbce:	460d      	mov	r5, r1
 801fbd0:	ec45 4b10 	vmov	d0, r4, r5
 801fbd4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fbd8:	2d00      	cmp	r5, #0
 801fbda:	dc0e      	bgt.n	801fbfa <__ieee754_sqrt+0x56>
 801fbdc:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 801fbe0:	4322      	orrs	r2, r4
 801fbe2:	d0f5      	beq.n	801fbd0 <__ieee754_sqrt+0x2c>
 801fbe4:	b19d      	cbz	r5, 801fc0e <__ieee754_sqrt+0x6a>
 801fbe6:	4622      	mov	r2, r4
 801fbe8:	4620      	mov	r0, r4
 801fbea:	4629      	mov	r1, r5
 801fbec:	f7e0 fb24 	bl	8000238 <__aeabi_dsub>
 801fbf0:	4602      	mov	r2, r0
 801fbf2:	460b      	mov	r3, r1
 801fbf4:	f7e0 fe02 	bl	80007fc <__aeabi_ddiv>
 801fbf8:	e7e8      	b.n	801fbcc <__ieee754_sqrt+0x28>
 801fbfa:	152a      	asrs	r2, r5, #20
 801fbfc:	d115      	bne.n	801fc2a <__ieee754_sqrt+0x86>
 801fbfe:	2000      	movs	r0, #0
 801fc00:	e009      	b.n	801fc16 <__ieee754_sqrt+0x72>
 801fc02:	0acb      	lsrs	r3, r1, #11
 801fc04:	3a15      	subs	r2, #21
 801fc06:	0549      	lsls	r1, r1, #21
 801fc08:	2b00      	cmp	r3, #0
 801fc0a:	d0fa      	beq.n	801fc02 <__ieee754_sqrt+0x5e>
 801fc0c:	e7f7      	b.n	801fbfe <__ieee754_sqrt+0x5a>
 801fc0e:	462a      	mov	r2, r5
 801fc10:	e7fa      	b.n	801fc08 <__ieee754_sqrt+0x64>
 801fc12:	005b      	lsls	r3, r3, #1
 801fc14:	3001      	adds	r0, #1
 801fc16:	02dc      	lsls	r4, r3, #11
 801fc18:	d5fb      	bpl.n	801fc12 <__ieee754_sqrt+0x6e>
 801fc1a:	1e44      	subs	r4, r0, #1
 801fc1c:	1b12      	subs	r2, r2, r4
 801fc1e:	f1c0 0420 	rsb	r4, r0, #32
 801fc22:	fa21 f404 	lsr.w	r4, r1, r4
 801fc26:	4323      	orrs	r3, r4
 801fc28:	4081      	lsls	r1, r0
 801fc2a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801fc2e:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 801fc32:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801fc36:	07d2      	lsls	r2, r2, #31
 801fc38:	bf5c      	itt	pl
 801fc3a:	005b      	lslpl	r3, r3, #1
 801fc3c:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 801fc40:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801fc44:	bf58      	it	pl
 801fc46:	0049      	lslpl	r1, r1, #1
 801fc48:	2600      	movs	r6, #0
 801fc4a:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 801fc4e:	106d      	asrs	r5, r5, #1
 801fc50:	0049      	lsls	r1, r1, #1
 801fc52:	2016      	movs	r0, #22
 801fc54:	4632      	mov	r2, r6
 801fc56:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 801fc5a:	1917      	adds	r7, r2, r4
 801fc5c:	429f      	cmp	r7, r3
 801fc5e:	bfde      	ittt	le
 801fc60:	193a      	addle	r2, r7, r4
 801fc62:	1bdb      	suble	r3, r3, r7
 801fc64:	1936      	addle	r6, r6, r4
 801fc66:	0fcf      	lsrs	r7, r1, #31
 801fc68:	3801      	subs	r0, #1
 801fc6a:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 801fc6e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801fc72:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801fc76:	d1f0      	bne.n	801fc5a <__ieee754_sqrt+0xb6>
 801fc78:	4604      	mov	r4, r0
 801fc7a:	2720      	movs	r7, #32
 801fc7c:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 801fc80:	429a      	cmp	r2, r3
 801fc82:	eb00 0e0c 	add.w	lr, r0, ip
 801fc86:	db02      	blt.n	801fc8e <__ieee754_sqrt+0xea>
 801fc88:	d113      	bne.n	801fcb2 <__ieee754_sqrt+0x10e>
 801fc8a:	458e      	cmp	lr, r1
 801fc8c:	d811      	bhi.n	801fcb2 <__ieee754_sqrt+0x10e>
 801fc8e:	f1be 0f00 	cmp.w	lr, #0
 801fc92:	eb0e 000c 	add.w	r0, lr, ip
 801fc96:	da42      	bge.n	801fd1e <__ieee754_sqrt+0x17a>
 801fc98:	2800      	cmp	r0, #0
 801fc9a:	db40      	blt.n	801fd1e <__ieee754_sqrt+0x17a>
 801fc9c:	f102 0801 	add.w	r8, r2, #1
 801fca0:	1a9b      	subs	r3, r3, r2
 801fca2:	458e      	cmp	lr, r1
 801fca4:	bf88      	it	hi
 801fca6:	f103 33ff 	addhi.w	r3, r3, #4294967295
 801fcaa:	eba1 010e 	sub.w	r1, r1, lr
 801fcae:	4464      	add	r4, ip
 801fcb0:	4642      	mov	r2, r8
 801fcb2:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 801fcb6:	3f01      	subs	r7, #1
 801fcb8:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 801fcbc:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801fcc0:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 801fcc4:	d1dc      	bne.n	801fc80 <__ieee754_sqrt+0xdc>
 801fcc6:	4319      	orrs	r1, r3
 801fcc8:	d01b      	beq.n	801fd02 <__ieee754_sqrt+0x15e>
 801fcca:	f8df a084 	ldr.w	sl, [pc, #132]	@ 801fd50 <__ieee754_sqrt+0x1ac>
 801fcce:	f8df b084 	ldr.w	fp, [pc, #132]	@ 801fd54 <__ieee754_sqrt+0x1b0>
 801fcd2:	e9da 0100 	ldrd	r0, r1, [sl]
 801fcd6:	e9db 2300 	ldrd	r2, r3, [fp]
 801fcda:	f7e0 faad 	bl	8000238 <__aeabi_dsub>
 801fcde:	e9da 8900 	ldrd	r8, r9, [sl]
 801fce2:	4602      	mov	r2, r0
 801fce4:	460b      	mov	r3, r1
 801fce6:	4640      	mov	r0, r8
 801fce8:	4649      	mov	r1, r9
 801fcea:	f7e0 fed9 	bl	8000aa0 <__aeabi_dcmple>
 801fcee:	b140      	cbz	r0, 801fd02 <__ieee754_sqrt+0x15e>
 801fcf0:	f1b4 3fff 	cmp.w	r4, #4294967295
 801fcf4:	e9da 0100 	ldrd	r0, r1, [sl]
 801fcf8:	e9db 2300 	ldrd	r2, r3, [fp]
 801fcfc:	d111      	bne.n	801fd22 <__ieee754_sqrt+0x17e>
 801fcfe:	3601      	adds	r6, #1
 801fd00:	463c      	mov	r4, r7
 801fd02:	1072      	asrs	r2, r6, #1
 801fd04:	0863      	lsrs	r3, r4, #1
 801fd06:	07f1      	lsls	r1, r6, #31
 801fd08:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 801fd0c:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 801fd10:	bf48      	it	mi
 801fd12:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 801fd16:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 801fd1a:	4618      	mov	r0, r3
 801fd1c:	e756      	b.n	801fbcc <__ieee754_sqrt+0x28>
 801fd1e:	4690      	mov	r8, r2
 801fd20:	e7be      	b.n	801fca0 <__ieee754_sqrt+0xfc>
 801fd22:	f7e0 fa8b 	bl	800023c <__adddf3>
 801fd26:	e9da 8900 	ldrd	r8, r9, [sl]
 801fd2a:	4602      	mov	r2, r0
 801fd2c:	460b      	mov	r3, r1
 801fd2e:	4640      	mov	r0, r8
 801fd30:	4649      	mov	r1, r9
 801fd32:	f7e0 feab 	bl	8000a8c <__aeabi_dcmplt>
 801fd36:	b120      	cbz	r0, 801fd42 <__ieee754_sqrt+0x19e>
 801fd38:	1ca0      	adds	r0, r4, #2
 801fd3a:	bf08      	it	eq
 801fd3c:	3601      	addeq	r6, #1
 801fd3e:	3402      	adds	r4, #2
 801fd40:	e7df      	b.n	801fd02 <__ieee754_sqrt+0x15e>
 801fd42:	1c63      	adds	r3, r4, #1
 801fd44:	f023 0401 	bic.w	r4, r3, #1
 801fd48:	e7db      	b.n	801fd02 <__ieee754_sqrt+0x15e>
 801fd4a:	bf00      	nop
 801fd4c:	7ff00000 	.word	0x7ff00000
 801fd50:	20000318 	.word	0x20000318
 801fd54:	20000310 	.word	0x20000310

0801fd58 <_init>:
 801fd58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801fd5a:	bf00      	nop
 801fd5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801fd5e:	bc08      	pop	{r3}
 801fd60:	469e      	mov	lr, r3
 801fd62:	4770      	bx	lr

0801fd64 <_fini>:
 801fd64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801fd66:	bf00      	nop
 801fd68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801fd6a:	bc08      	pop	{r3}
 801fd6c:	469e      	mov	lr, r3
 801fd6e:	4770      	bx	lr
