module divisor ( iClk, iRst_n, iThreshold, oClk );
  input        iClk;
  input        iRst_n;
  input [31:0] iThreshold;
  output       oClk;

  reg [31:0] count;

  always @ ( posedge iClk, negedge iRst_n ) begin
    if ( !iRst_n ) begin
      
    end
  end
endmodule