$comment
	File created using the following command:
		vcd file Des.msim.vcd -direction
$end
$date
	Mon Feb 24 20:41:34 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Des_vlg_vec_tst $end
$var reg 1 ! Cin $end
$var reg 1 " Cout $end
$var reg 1 # off $end
$var reg 4 $ Sum [3:0] $end
$var wire 1 % Decenas [3] $end
$var wire 1 & Decenas [2] $end
$var wire 1 ' Decenas [1] $end
$var wire 1 ( Decenas [0] $end
$var wire 1 ) Unidades [3] $end
$var wire 1 * Unidades [2] $end
$var wire 1 + Unidades [1] $end
$var wire 1 , Unidades [0] $end
$var wire 1 - sampler $end
$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 Cout~input_o $end
$var wire 1 5 Decenas[0]~output_o $end
$var wire 1 6 Decenas[1]~output_o $end
$var wire 1 7 Decenas[2]~output_o $end
$var wire 1 8 Decenas[3]~output_o $end
$var wire 1 9 Unidades[0]~output_o $end
$var wire 1 : Unidades[1]~output_o $end
$var wire 1 ; Unidades[2]~output_o $end
$var wire 1 < Unidades[3]~output_o $end
$var wire 1 = off~input_o $end
$var wire 1 > Cin~input_o $end
$var wire 1 ? Sum[3]~input_o $end
$var wire 1 @ Sum[2]~input_o $end
$var wire 1 A Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 $end
$var wire 1 B Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 $end
$var wire 1 C Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 $end
$var wire 1 D Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout $end
$var wire 1 E Div0|auto_generated|divider|divider|StageOut[18]~0_combout $end
$var wire 1 F Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout $end
$var wire 1 G Div0|auto_generated|divider|divider|StageOut[18]~1_combout $end
$var wire 1 H Div0|auto_generated|divider|divider|StageOut[17]~2_combout $end
$var wire 1 I Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout $end
$var wire 1 J Div0|auto_generated|divider|divider|StageOut[17]~3_combout $end
$var wire 1 K Div0|auto_generated|divider|divider|StageOut[16]~4_combout $end
$var wire 1 L Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout $end
$var wire 1 M Div0|auto_generated|divider|divider|StageOut[16]~5_combout $end
$var wire 1 N Sum[1]~input_o $end
$var wire 1 O Div0|auto_generated|divider|divider|StageOut[15]~7_combout $end
$var wire 1 P Div0|auto_generated|divider|divider|StageOut[15]~6_combout $end
$var wire 1 Q Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout $end
$var wire 1 R Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout $end
$var wire 1 S Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout $end
$var wire 1 T Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout $end
$var wire 1 U Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout $end
$var wire 1 V Decenas~0_combout $end
$var wire 1 W Decenas~1_combout $end
$var wire 1 X Sum[0]~input_o $end
$var wire 1 Y Unidades~0_combout $end
$var wire 1 Z Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 $end
$var wire 1 [ Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 $end
$var wire 1 \ Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 $end
$var wire 1 ] Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout $end
$var wire 1 ^ Mod0|auto_generated|divider|divider|StageOut[15]~1_combout $end
$var wire 1 _ Mod0|auto_generated|divider|divider|StageOut[15]~0_combout $end
$var wire 1 ` Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout $end
$var wire 1 a Mod0|auto_generated|divider|divider|StageOut[18]~2_combout $end
$var wire 1 b Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout $end
$var wire 1 c Mod0|auto_generated|divider|divider|StageOut[18]~3_combout $end
$var wire 1 d Mod0|auto_generated|divider|divider|StageOut[17]~4_combout $end
$var wire 1 e Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout $end
$var wire 1 f Mod0|auto_generated|divider|divider|StageOut[17]~5_combout $end
$var wire 1 g Mod0|auto_generated|divider|divider|StageOut[16]~6_combout $end
$var wire 1 h Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout $end
$var wire 1 i Mod0|auto_generated|divider|divider|StageOut[16]~7_combout $end
$var wire 1 j Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 $end
$var wire 1 k Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 $end
$var wire 1 l Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 $end
$var wire 1 m Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout $end
$var wire 1 n Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout $end
$var wire 1 o Unidades~1_combout $end
$var wire 1 p Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout $end
$var wire 1 q Unidades~2_combout $end
$var wire 1 r Unidades~3_combout $end
$var wire 1 s Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout $end
$var wire 1 t Unidades~4_combout $end
$var wire 1 u Unidades~5_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
b1100 $
0(
1'
0&
0%
0,
0+
0*
1)
x-
0.
1/
x0
11
12
13
04
05
16
07
08
09
0:
0;
1<
0=
0>
1?
1@
1A
0B
1C
0D
0E
0F
0G
0H
1I
1J
0K
0L
0M
0N
0O
0P
0Q
1R
0S
1T
1U
0V
1W
0X
0Y
1Z
0[
1\
0]
0^
0_
1`
0a
0b
0c
0d
1e
1f
0g
0h
0i
0j
1k
0l
1m
1n
0o
1p
0q
0r
1s
1t
1u
$end
#1000000
