
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000059                       # Number of seconds simulated
sim_ticks                                    58651500                       # Number of ticks simulated
final_tick                                   58651500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 172231                       # Simulator instruction rate (inst/s)
host_op_rate                                   172222                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              291168183                       # Simulator tick rate (ticks/s)
host_mem_usage                                 754948                       # Number of bytes of host memory used
host_seconds                                     0.20                       # Real time elapsed on the host
sim_insts                                       34690                       # Number of instructions simulated
sim_ops                                         34690                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             53952                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             49088                       # Number of bytes read from this memory
system.physmem.bytes_read::total               103040                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        53952                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           53952                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                843                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                767                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1610                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst            919874172                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            836943642                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              1756817814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst       919874172                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          919874172                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst           919874172                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           836943642                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             1756817814                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                        748.894917                       # Cycle average of tags in use
system.l2.total_refs                              330                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1450                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.227586                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           228.177740                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             422.900410                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data              97.816766                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013927                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.025812                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.005970                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.045709                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                  203                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                   85                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     288                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks              495                       # number of Writeback hits
system.l2.Writeback_hits::total                   495                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                  7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     7                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                   203                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    92                       # number of demand (read+write) hits
system.l2.demand_hits::total                      295                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  203                       # number of overall hits
system.l2.overall_hits::cpu.data                   92                       # number of overall hits
system.l2.overall_hits::total                     295                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                844                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                156                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1000                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              611                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 611                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 844                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 767                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1611                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                844                       # number of overall misses
system.l2.overall_misses::cpu.data                767                       # number of overall misses
system.l2.overall_misses::total                  1611                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     45251000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      8900500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        54151500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     32790000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      32790000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      45251000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      41690500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         86941500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     45251000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     41690500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        86941500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             1047                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              241                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                1288                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks          495                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total               495                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            618                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               618                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1047                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               859                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1906                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1047                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              859                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1906                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.806113                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.647303                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.776398                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.988673                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.988673                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.806113                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.892899                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.845226                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.806113                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.892899                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.845226                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53614.928910                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 57054.487179                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54151.500000                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 53666.121113                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53666.121113                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53614.928910                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 54355.280313                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53967.411546                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53614.928910                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 54355.280313                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53967.411546                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           844                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           156                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1000                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          611                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            611                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            844                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            767                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1611                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           844                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           767                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1611                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     34957500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      7013500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     41971000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     25398000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     25398000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     34957500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     32411500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     67369000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     34957500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     32411500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     67369000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.806113                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.647303                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.776398                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.988673                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.988673                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.806113                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.892899                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.845226                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.806113                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.892899                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.845226                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41418.838863                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 44958.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total        41971                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 41567.921440                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41567.921440                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41418.838863                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 42257.496741                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41818.125388                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41418.838863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 42257.496741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41818.125388                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                         6430                       # DTB read hits
system.cpu.dtb.read_misses                        161                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                     6591                       # DTB read accesses
system.cpu.dtb.write_hits                        9353                       # DTB write hits
system.cpu.dtb.write_misses                        67                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                    9420                       # DTB write accesses
system.cpu.dtb.data_hits                        15783                       # DTB hits
system.cpu.dtb.data_misses                        228                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                    16011                       # DTB accesses
system.cpu.itb.fetch_hits                        8681                       # ITB hits
system.cpu.itb.fetch_misses                       153                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                    8834                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   34                       # Number of system calls
system.cpu.numCycles                           117304                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.BPredUnit.lookups                    10215                       # Number of BP lookups
system.cpu.BPredUnit.condPredicted               6960                       # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect               1704                       # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups                  8047                       # Number of BTB lookups
system.cpu.BPredUnit.BTBHits                     4373                       # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS                     1096                       # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect                 135                       # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles              27056                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          62319                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       10215                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               5469                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         11727                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    4940                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                  18925                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          3726                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                      8681                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1075                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              64643                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.964049                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.293279                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    52916     81.86%     81.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      810      1.25%     83.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1109      1.72%     84.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      917      1.42%     86.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     2422      3.75%     89.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      987      1.53%     91.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      675      1.04%     92.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      589      0.91%     93.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     4218      6.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                64643                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.087081                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.531261                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    31689                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 18856                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     10550                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   924                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2624                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 1574                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   515                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                  57415                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1711                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   2624                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    32761                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    8997                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5731                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      9949                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  4581                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  55082                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     6                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     32                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                  3729                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands               32073                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                 69092                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            68770                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               322                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 20505                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    11568                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                279                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            148                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      8506                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 7375                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               10095                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               168                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              188                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      47643                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 216                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     43963                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               259                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           11598                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         7101                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             73                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         64643                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.680089                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.363830                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               45758     70.79%     70.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                8293     12.83%     83.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                4029      6.23%     89.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2299      3.56%     93.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2030      3.14%     96.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1283      1.98%     98.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 518      0.80%     99.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 392      0.61%     99.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  41      0.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           64643                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      19      3.37%      3.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      3.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      3.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      3.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      3.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      3.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      3.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      3.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      3.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      3.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      3.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      3.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      3.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      3.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      3.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      3.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      3.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      3.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      3.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      3.37% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    254     45.04%     48.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   291     51.60%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                14      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 27289     62.07%     62.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   13      0.03%     62.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     62.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  32      0.07%     62.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     62.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  20      0.05%     62.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     62.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   6      0.01%     62.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     62.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     62.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     62.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     62.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     62.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     62.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     62.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     62.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     62.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     62.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     62.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     62.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     62.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     62.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     62.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     62.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     62.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     62.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     62.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     62.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 6966     15.85%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                9623     21.89%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  43963                       # Type of FU issued
system.cpu.iq.rate                           0.374778                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                         564                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012829                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             152987                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             59275                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        41403                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 405                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                203                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          194                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  44302                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     211                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              365                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         2842                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1403                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           22                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2624                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    3216                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   226                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               51659                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               452                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  7375                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                10095                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                140                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     31                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     2                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             21                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            361                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          960                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1321                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 42711                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  6607                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1252                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                          3800                       # number of nop insts executed
system.cpu.iew.exec_refs                        16028                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     7124                       # Number of branches executed
system.cpu.iew.exec_stores                       9421                       # Number of stores executed
system.cpu.iew.exec_rate                     0.364105                       # Inst execution rate
system.cpu.iew.wb_sent                          41969                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         41597                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     14847                       # num instructions producing a value
system.cpu.iew.wb_consumers                     19978                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.354609                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.743167                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           14062                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             143                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1194                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        62019                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.601799                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.492724                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        47335     76.32%     76.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         7187     11.59%     87.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2384      3.84%     91.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1489      2.40%     94.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1347      2.17%     96.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          477      0.77%     97.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          465      0.75%     97.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          342      0.55%     98.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          993      1.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        62019                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                37323                       # Number of instructions committed
system.cpu.commit.committedOps                  37323                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          13225                       # Number of memory references committed
system.cpu.commit.loads                          4533                       # Number of loads committed
system.cpu.commit.membars                          54                       # Number of memory barriers committed
system.cpu.commit.branches                       5607                       # Number of branches committed
system.cpu.commit.fp_insts                        185                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     34268                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  563                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                   993                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                       111306                       # The number of ROB reads
system.cpu.rob.rob_writes                      105403                       # The number of ROB writes
system.cpu.timesIdled                             905                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           52661                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       34690                       # Number of Instructions Simulated
system.cpu.committedOps                         34690                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total                 34690                       # Number of Instructions Simulated
system.cpu.cpi                               3.381493                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.381493                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.295727                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.295727                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    58131                       # number of integer regfile reads
system.cpu.int_regfile_writes                   25720                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       162                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       62                       # number of floating regfile writes
system.cpu.misc_regfile_reads                     197                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    116                       # number of misc regfile writes
system.cpu.icache.replacements                    790                       # number of replacements
system.cpu.icache.tagsinuse                209.164234                       # Cycle average of tags in use
system.cpu.icache.total_refs                     7246                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   1046                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                   6.927342                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle               45934000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     209.164234                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.817048                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.817048                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst         7246                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            7246                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          7246                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             7246                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         7246                       # number of overall hits
system.cpu.icache.overall_hits::total            7246                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1435                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1435                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1435                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1435                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1435                       # number of overall misses
system.cpu.icache.overall_misses::total          1435                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     67916000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     67916000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     67916000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     67916000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     67916000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     67916000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         8681                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         8681                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         8681                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         8681                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         8681                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         8681                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.165304                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.165304                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.165304                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.165304                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.165304                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.165304                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 47328.222997                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47328.222997                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 47328.222997                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47328.222997                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 47328.222997                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47328.222997                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          388                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          388                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          388                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          388                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          388                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          388                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1047                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1047                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1047                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1047                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1047                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1047                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     48744500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     48744500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     48744500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     48744500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     48744500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     48744500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.120608                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.120608                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.120608                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.120608                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.120608                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.120608                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 46556.351480                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46556.351480                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 46556.351480                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46556.351480                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 46556.351480                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46556.351480                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                    603                       # number of replacements
system.cpu.dcache.tagsinuse                207.237429                       # Cycle average of tags in use
system.cpu.dcache.total_refs                     9420                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                    859                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  10.966240                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle               21747000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     207.237429                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.809521                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.809521                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data         5505                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            5505                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         3805                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3805                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           56                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           56                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           54                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           54                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data          9310                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             9310                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         9310                       # number of overall hits
system.cpu.dcache.overall_hits::total            9310                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          481                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           481                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         4833                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4833                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         5314                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5314                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         5314                       # number of overall misses
system.cpu.dcache.overall_misses::total          5314                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     22559000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22559000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    292998000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    292998000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        63000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        63000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    315557000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    315557000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    315557000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    315557000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data         5986                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         5986                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         8638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         8638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           57                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           57                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        14624                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        14624                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        14624                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        14624                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.080354                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.080354                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.559505                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.559505                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.017544                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017544                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.363375                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.363375                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.363375                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.363375                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 46900.207900                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46900.207900                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 60624.456859                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60624.456859                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        63000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        63000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 59382.197968                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59382.197968                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 59382.197968                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59382.197968                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          495                       # number of writebacks
system.cpu.dcache.writebacks::total               495                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          241                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          241                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         4215                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4215                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         4456                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4456                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         4456                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4456                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          240                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          240                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          618                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          618                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          858                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          858                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          858                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          858                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     10288500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10288500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     34360000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     34360000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        60000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        60000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     44648500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     44648500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     44648500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     44648500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.040094                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.040094                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.071544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.071544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.017544                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017544                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.058671                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.058671                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.058671                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.058671                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 42868.750000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42868.750000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 55598.705502                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55598.705502                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        60000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        60000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 52037.878788                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52037.878788                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 52037.878788                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52037.878788                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
