--
-- Generated by VASY
--
ENTITY and4_x1 IS
PORT(
  q	: OUT BIT;
  i0	: IN BIT;
  i1	: IN BIT;
  i2	: IN BIT;
  i3	: IN BIT
);
END and4_x1;

ARCHITECTURE VBE OF and4_x1 IS

  SIGNAL nq	: BIT;

BEGIN

  q <= NOT(nq);
  nq <= (((NOT(i3) OR NOT(i2)) OR NOT(i1)) OR NOT(i0));
END VBE;
