/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [16:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [26:0] celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [9:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire [13:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_64z;
  reg [8:0] celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [11:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[89] | in_data[15];
  assign celloutsig_0_38z = celloutsig_0_21z | celloutsig_0_1z[3];
  assign celloutsig_0_4z = in_data[81] | celloutsig_0_0z;
  assign celloutsig_0_41z = celloutsig_0_30z | celloutsig_0_13z[3];
  assign celloutsig_0_53z = celloutsig_0_41z | celloutsig_0_4z;
  assign celloutsig_0_54z = celloutsig_0_4z | celloutsig_0_18z;
  assign celloutsig_0_56z = celloutsig_0_21z | celloutsig_0_1z[1];
  assign celloutsig_0_58z = celloutsig_0_24z | celloutsig_0_56z;
  assign celloutsig_0_60z = celloutsig_0_58z | celloutsig_0_46z;
  assign celloutsig_1_1z = celloutsig_1_0z[3] | celloutsig_1_0z[5];
  assign celloutsig_1_5z = celloutsig_1_3z | celloutsig_1_1z;
  assign celloutsig_1_8z = celloutsig_1_7z | celloutsig_1_1z;
  assign celloutsig_1_19z = celloutsig_1_12z | celloutsig_1_0z[4];
  assign celloutsig_0_9z = celloutsig_0_7z | celloutsig_0_1z[4];
  assign celloutsig_0_11z = in_data[91] | celloutsig_0_9z;
  assign celloutsig_0_15z = celloutsig_0_6z | celloutsig_0_13z[2];
  assign celloutsig_0_18z = celloutsig_0_13z[0] | in_data[43];
  assign celloutsig_0_20z = celloutsig_0_15z | celloutsig_0_10z[11];
  assign celloutsig_0_21z = celloutsig_0_2z[5] | celloutsig_0_3z;
  assign celloutsig_0_24z = celloutsig_0_2z[0] | celloutsig_0_19z;
  assign celloutsig_0_28z = in_data[78] | celloutsig_0_14z[2];
  assign celloutsig_1_6z = ! in_data[109:98];
  assign celloutsig_1_7z = ! { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_12z = ! { in_data[175:173], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_10z };
  assign celloutsig_0_19z = ! { celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_29z = ! { celloutsig_0_12z[20:14], celloutsig_0_26z, celloutsig_0_20z };
  assign celloutsig_0_30z = ! { celloutsig_0_25z, celloutsig_0_28z, celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_27z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_26z, celloutsig_0_29z, celloutsig_0_25z };
  assign celloutsig_0_6z = celloutsig_0_2z || { celloutsig_0_5z[6:2], celloutsig_0_3z };
  assign celloutsig_1_3z = in_data[175:171] || { in_data[140:137], celloutsig_1_1z };
  assign celloutsig_0_7z = { in_data[53:49], celloutsig_0_3z, celloutsig_0_4z } || { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z[4:1], celloutsig_0_1z[1] };
  assign celloutsig_0_22z = { celloutsig_0_12z[16:9], celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_6z } || in_data[38:28];
  assign celloutsig_0_23z = { celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_16z } || { celloutsig_0_12z[7:3], celloutsig_0_0z };
  assign celloutsig_0_27z = { celloutsig_0_25z[4:0], celloutsig_0_1z[4:1], celloutsig_0_1z[1], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_23z } || { celloutsig_0_5z[9:1], celloutsig_0_22z, celloutsig_0_1z[4:1], celloutsig_0_1z[1], celloutsig_0_19z };
  assign celloutsig_0_5z = ~ in_data[38:25];
  assign celloutsig_0_10z = ~ in_data[76:60];
  assign celloutsig_1_4z = { celloutsig_1_0z[3:1], celloutsig_1_1z } | in_data[178:175];
  assign celloutsig_0_13z = { celloutsig_0_1z[3:1], celloutsig_0_1z[1], celloutsig_0_2z, celloutsig_0_11z } | { celloutsig_0_9z, celloutsig_0_8z[9:1], celloutsig_0_8z[1] };
  assign celloutsig_0_14z = { celloutsig_0_8z[9:1], celloutsig_0_8z[1], celloutsig_0_3z } | { in_data[3:0], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_2z = { in_data[43:39], celloutsig_0_0z } | { celloutsig_0_0z, celloutsig_0_1z[4:1], celloutsig_0_1z[1] };
  assign celloutsig_0_16z = & { celloutsig_0_12z[21:9], celloutsig_0_12z[7] };
  assign celloutsig_0_26z = & celloutsig_0_13z[10:3];
  assign celloutsig_0_33z = & { celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_14z[9:7], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_3z = & { celloutsig_0_2z, celloutsig_0_1z[4:1], in_data[64:60] };
  assign celloutsig_0_46z = ^ { celloutsig_0_13z[10:3], celloutsig_0_6z };
  assign celloutsig_0_64z = ^ { celloutsig_0_38z, celloutsig_0_53z, celloutsig_0_60z, celloutsig_0_33z, celloutsig_0_54z, celloutsig_0_28z, celloutsig_0_18z };
  assign celloutsig_1_10z = ^ in_data[144:142];
  assign celloutsig_1_18z = ^ celloutsig_1_11z[11:3];
  assign celloutsig_0_17z = ^ { celloutsig_0_8z[4:3], celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[190:185] - in_data[131:126];
  assign celloutsig_1_11z = { in_data[115:110], celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_4z } - { celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_25z = { celloutsig_0_10z[10:4], celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_9z } - { in_data[91:85], celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_7z };
  always_latch
    if (clkin_data[0]) celloutsig_0_65z = 9'h000;
    else if (celloutsig_1_18z) celloutsig_0_65z = { celloutsig_0_13z[8:2], celloutsig_0_28z, celloutsig_0_3z };
  assign celloutsig_0_1z[4:1] = ~ { in_data[58:56], celloutsig_0_0z };
  assign { celloutsig_0_12z[9], celloutsig_0_12z[26:11], celloutsig_0_12z[0], celloutsig_0_12z[7:2], celloutsig_0_12z[10] } = ~ { celloutsig_0_11z, celloutsig_0_10z[15:0], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_0z };
  assign { celloutsig_0_8z[4:1], celloutsig_0_8z[9:5] } = ~ { celloutsig_0_1z[4:1], celloutsig_0_5z[12:8] };
  assign { celloutsig_0_12z[8], celloutsig_0_12z[1] } = { celloutsig_0_12z[9], celloutsig_0_12z[9] };
  assign celloutsig_0_1z[0] = celloutsig_0_1z[1];
  assign celloutsig_0_8z[0] = celloutsig_0_8z[1];
  assign { out_data[128], out_data[96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_64z, celloutsig_0_65z };
endmodule
