

Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Wed Feb 05 13:21:40 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           3945
LUT:          19591
FF:           14654
DSP:             12
BRAM:            68
SRL:             74
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    3.524
CP achieved post-implementation:    3.850
Timing not met
