I 000046 55 1845          1655797393280 NumAn
(_unit VHDL (numan 0 6 (numan 0 16 ))
  (_version v33)
  (_time 1655797393279 2022.06.21 10:43:13)
  (_source (\./src/numan.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655797393264)
    (_use )
  )
  (_object
    (_port (_internal CLR_An ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_Luna ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Cresc_An ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Set_An ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal Cout_An ~std_logic_vector{10~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal An ~std_logic_vector{10~downto~0}~13 0 18 (_architecture (_uni (_string \"11111100110"\)))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5))(_sensitivity(0)(2)(1)(3))(_read(5)))))
      (line__44(_architecture 1 0 44 (_assignment (_simple)(_alias((Cout_An)(An)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 2 2 3 3 2 )
  )
  (_model . NumAn 2 -1
  )
)
I 000046 55 1906          1655797393376 Grade
(_unit VHDL (grade 0 6 (grade 0 15 ))
  (_version v33)
  (_time 1655797393376 2022.06.21 10:43:13)
  (_source (\./src/grade.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655797393365)
    (_use )
  )
  (_object
    (_port (_internal CLK_Grade ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal CLR_Grade ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ((i 3))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Grade ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Qt ~std_logic_vector{4~downto~0}~13 0 17 (_architecture (_uni (_string \"00001"\)))))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 22 (_process 0 ((i 2)))))
    (_type (_internal ~std_logic_vector{4{4~downto~1}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 1))))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(3)(4))(_sensitivity(0))(_read(1)(2)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
    (3 2 2 2 3 )
    (3 3 2 3 2 )
    (3 2 3 2 2 )
  )
  (_model . Grade 1 -1
  )
)
I 000048 55 4685          1655797393461 NumZile
(_unit VHDL (numzile 0 6 (numzile 0 22 ))
  (_version v33)
  (_time 1655797393460 2022.06.21 10:43:13)
  (_source (\./src/numzile.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655797393456)
    (_use )
  )
  (_object
    (_port (_internal CLR_Zi ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLR_Luna ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C_Ora ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Cresc_Zi ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_port (_internal Cresc_Luna ~extieee.std_logic_1164.std_logic 0 12 (_entity (_inout ))))
    (_port (_internal Set_Zi ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_port (_internal Set_Luna ~extieee.std_logic_1164.std_logic 0 14 (_entity (_inout ))))
    (_port (_internal C_Luna ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Cout_Luna ~std_logic_vector{3~downto~0}~12 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Cout_Zile_Cif ~std_logic_vector{4~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~STRING{1~to~8}~12 0 18 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 8))))))
    (_port (_internal Cout_Zile_Lit ~STRING{1~to~8}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Zile ~std_logic_vector{4~downto~0}~13 0 24 (_architecture (_uni (_string \"00001"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Luna ~std_logic_vector{3~downto~0}~13 0 25 (_architecture (_uni (_string \"0001"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal Zi_Sapt ~std_logic_vector{2~downto~0}~13 0 26 (_architecture (_uni (_string \"001"\)))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(5)(6)(7)(11)(12)(13)(10))(_sensitivity(1)(2)(5)(6)(3)(0)(4))(_read(11)(12)(13)))))
      (line__162(_architecture 1 0 162 (_assignment (_simple)(_alias((Cresc_Zi)(_string \"0"\)))(_target(3)))))
      (line__163(_architecture 2 0 163 (_assignment (_simple)(_alias((Cresc_Luna)(_string \"0"\)))(_target(4)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_alias((Cout_Zile_Cif)(Zile)))(_target(9))(_sensitivity(11)))))
      (line__165(_architecture 4 0 165 (_assignment (_simple)(_alias((Cout_Luna)(Luna)))(_target(8))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
  )
  (_static
    (2 2 3 )
    (32 32 76 85 78 73 32 32 )
    (2 3 2 )
    (32 32 77 65 82 84 73 32 )
    (2 3 3 )
    (77 73 69 82 67 85 82 73 )
    (3 2 2 )
    (32 32 74 79 73 32 32 32 )
    (3 2 3 )
    (32 86 73 78 69 82 73 32 )
    (3 3 2 )
    (32 83 65 77 66 65 84 65 )
    (3 3 3 )
    (68 85 77 73 78 73 67 65 )
    (2 2 2 )
    (32 32 76 85 78 73 32 32 )
    (2 2 2 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 3 2 )
    (3 3 3 2 3 )
    (2 2 2 2 3 )
    (2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 3 2 2 )
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 3 3 2 )
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (3 2 2 3 )
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (3 2 3 3 )
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . NumZile 5 -1
  )
)
I 000047 55 12436         1655797393539 Agenda
(_unit VHDL (agenda 0 6 (agenda 0 23 ))
  (_version v33)
  (_time 1655797393538 2022.06.21 10:43:13)
  (_source (\./src/agenda.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655797393535)
    (_use )
  )
  (_component
    (NumMin
      (_object
        (_port (_internal CLK_Min ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal CLR_Min ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Cresc_Min ~extieee.std_logic_1164.std_logic 0 45 (_entity (_inout ))))
        (_port (_internal Set_Min ~extieee.std_logic_1164.std_logic 0 46 (_entity (_inout ))))
        (_port (_internal C_Min ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal Cout_Min ~std_logic_vector{5~downto~0}~1310 0 48 (_entity (_out ))))
      )
    )
    (NumOre
      (_object
        (_port (_internal CLR_Ora ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal C_Min ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal Cresc_Ora ~extieee.std_logic_1164.std_logic 0 56 (_entity (_inout ))))
        (_port (_internal Set_Ora ~extieee.std_logic_1164.std_logic 0 57 (_entity (_inout ))))
        (_port (_internal C_Ora ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal Cout_Ora ~std_logic_vector{4~downto~0}~13 0 59 (_entity (_out ))))
      )
    )
    (NumZile
      (_object
        (_port (_internal CLR_Zi ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal CLR_Luna ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal C_Ora ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal Cresc_Zi ~extieee.std_logic_1164.std_logic 0 68 (_entity (_inout ))))
        (_port (_internal Cresc_Luna ~extieee.std_logic_1164.std_logic 0 69 (_entity (_inout ))))
        (_port (_internal Set_Zi ~extieee.std_logic_1164.std_logic 0 70 (_entity (_inout ))))
        (_port (_internal Set_Luna ~extieee.std_logic_1164.std_logic 0 71 (_entity (_inout ))))
        (_port (_internal C_Luna ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal Cout_Luna ~std_logic_vector{3~downto~0}~13 0 73 (_entity (_out ))))
        (_port (_internal Cout_Zile_Cif ~std_logic_vector{4~downto~0}~1312 0 74 (_entity (_out ))))
        (_port (_internal Cout_Zile_Lit ~STRING{1~to~8}~13 0 75 (_entity (_out ))))
      )
    )
    (NumAn
      (_object
        (_port (_internal CLR_An ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal C_Luna ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal Cresc_An ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal Set_An ~extieee.std_logic_1164.std_logic 0 84 (_entity (_inout ))))
        (_port (_internal Cout_An ~std_logic_vector{10~downto~0}~13 0 85 (_entity (_out ))))
      )
    )
    (Alarma
      (_object
        (_port (_internal CLR_Al ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal Min_Al ~std_logic_vector{5~downto~0}~1314 0 92 (_entity (_in ))))
        (_port (_internal Ora_Al ~std_logic_vector{4~downto~0}~1316 0 93 (_entity (_in ))))
        (_port (_internal Cresc_Min_Al ~extieee.std_logic_1164.std_logic 0 94 (_entity (_inout ))))
        (_port (_internal Cresc_Ora_Al ~extieee.std_logic_1164.std_logic 0 95 (_entity (_inout ))))
        (_port (_internal Set_Min ~extieee.std_logic_1164.std_logic 0 96 (_entity (_inout ))))
        (_port (_internal Set_Ore ~extieee.std_logic_1164.std_logic 0 97 (_entity (_inout ))))
        (_port (_internal Cout_Min_AL ~std_logic_vector{5~downto~0}~1318 0 98 (_entity (_out (_string \"000000"\)))))
        (_port (_internal Cout_Ore_AL ~std_logic_vector{4~downto~0}~1320 0 99 (_entity (_out (_string \"00000"\)))))
        (_port (_internal Cout_Al ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_port (_internal Set_Al ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
      )
    )
    (Grade
      (_object
        (_port (_internal CLK_Grade ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal CLR_Grade ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ((i 3))))))
        (_port (_internal Grade ~std_logic_vector{4~downto~0}~1322 0 110 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 115 (_component NumMin )
    (_port
      ((CLK_Min)(CLK_Minute))
      ((CLR_Min)(Reset))
      ((Cresc_Min)(CU))
      ((Set_Min)(Set))
      ((C_Min)(CarryMin))
      ((Cout_Min)(Cout_M))
    )
  )
  (_instantiation C2 0 124 (_component NumOre )
    (_port
      ((CLR_Ora)(Reset))
      ((C_Min)(CarryMin))
      ((Cresc_Ora)(CU))
      ((Set_Ora)(S_Ora))
      ((C_Ora)(CarryOre))
      ((Cout_Ora)(Cout_O))
    )
  )
  (_instantiation C3 0 133 (_component NumZile )
    (_port
      ((CLR_Zi)(Reset))
      ((CLR_Luna)(Reset))
      ((C_Ora)(CarryOre))
      ((Cresc_Zi)(CU))
      ((Cresc_Luna)(CU))
      ((Set_Zi)(S_Zi))
      ((Set_Luna)(S_Luna))
      ((C_Luna)(CarryLuna))
      ((Cout_Luna)(Cout_L))
      ((Cout_Zile_Cif)(Cout_Z))
      ((Cout_Zile_Lit)(Cout_Z_Lit))
    )
    (_use (_entity . numzile)
    )
  )
  (_instantiation C4 0 148 (_component NumAn )
    (_port
      ((CLR_An)(Reset))
      ((C_Luna)(CarryLuna))
      ((Cresc_An)(CU))
      ((Set_An)(S_An))
      ((Cout_An)(Cout_A))
    )
    (_use (_entity . numan)
    )
  )
  (_instantiation C5 0 156 (_component Alarma )
    (_port
      ((CLR_Al)(Reset))
      ((Min_Al)(Cout_M))
      ((Ora_Al)(Cout_O))
      ((Cresc_Min_Al)(CU))
      ((Cresc_Ora_Al)(CU))
      ((Set_Min)(S_M_Al))
      ((Set_Ore)(S_O_Al))
      ((Cout_Min_AL)(Cout_M_Al))
      ((Cout_Ore_AL)(Cout_O_Al))
      ((Cout_Al)(Suna_Al))
      ((Set_Al)(Set_Alarma))
    )
  )
  (_instantiation C6 0 173 (_component Grade )
    (_port
      ((CLK_Grade)(CLK_G))
      ((CLR_Grade)(Reset))
      ((EN)(Enable))
      ((Grade)(Cout_G))
    )
    (_use (_entity . grade)
    )
  )
  (_object
    (_port (_internal Set ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal CU ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Cout_M ~std_logic_vector{5~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Cout_O ~std_logic_vector{4~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Cout_M_Al ~std_logic_vector{5~downto~0}~122 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Cout_O_Al ~std_logic_vector{4~downto~0}~124 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Cout_Z ~std_logic_vector{4~downto~0}~126 0 15 (_entity (_out ))))
    (_type (_internal ~STRING{1~to~8}~12 0 16 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 8))))))
    (_port (_internal Cout_Z_Lit ~STRING{1~to~8}~12 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Cout_L ~std_logic_vector{3~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal Cout_A ~std_logic_vector{10~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Cout_G ~std_logic_vector{4~downto~0}~128 0 19 (_entity (_out ))))
    (_signal (_internal CLK_Minute ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal CLK_G ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ((i 3))))))
    (_signal (_internal CarryMin ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal CarryOre ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal CarryLuna ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Suna_Al ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Set_Alarma ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Temperatura ~std_logic_vector{5~downto~0}~13 0 33 (_architecture (_uni (_string \"001111"\)))))
    (_signal (_internal S_Ora ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ((i 2))))))
    (_signal (_internal S_Zi ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ((i 2))))))
    (_signal (_internal S_Luna ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal S_An ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal S_M_Al ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal S_O_Al ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1310 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~STRING{1~to~8}~13 0 75 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 8))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1314 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__171(_architecture 0 0 171 (_assignment (_simple)(_alias((CLK_G)(CarryOre)))(_target(13))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
  )
  (_model . Agenda 1 -1
  )
)
I 000049 55 1916          1655797393605 NrPseudo
(_unit VHDL (nrpseudo 0 6 (nrpseudo 0 14 ))
  (_version v33)
  (_time 1655797393605 2022.06.21 10:43:13)
  (_source (\./src/numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655797393603)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q ~std_logic_vector{5~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Qt ~std_logic_vector{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000001"\)))))
    (_variable (_internal tmp ~extieee.std_logic_1164.std_logic 0 21 (_process 0 ((i 2)))))
    (_type (_internal ~std_logic_vector{5{5~downto~1}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 1))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0))(_read(4(d_5_1))(4(0))(4(2))(4(3))(4(4))(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 3 )
  )
  (_model . NrPseudo 1 -1
  )
)
I 000047 55 3522          1655797393697 Alarma
(_unit VHDL (alarma 0 6 (alarma 0 22 ))
  (_version v33)
  (_time 1655797393696 2022.06.21 10:43:13)
  (_source (\./src/alarma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655797393676)
    (_use )
  )
  (_object
    (_port (_internal CLR_Al ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Min_Al ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Ora_Al ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal Cresc_Min_Al ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_port (_internal Cresc_Ora_Al ~extieee.std_logic_1164.std_logic 0 12 (_entity (_inout ))))
    (_port (_internal Set_Min ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_port (_internal Set_Ore ~extieee.std_logic_1164.std_logic 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Cout_Min_Al ~std_logic_vector{5~downto~0}~122 0 15 (_entity (_out (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Cout_Ore_Al ~std_logic_vector{4~downto~0}~124 0 16 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Cout_Al ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal Set_Al ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_signal (_internal X ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Minute ~std_logic_vector{5~downto~0}~13 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Ore ~std_logic_vector{4~downto~0}~13 0 26 (_architecture (_uni ))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(1)(6)(2)(3)(4)(5))(_read(11)(12)(13)(0)))))
      (line__70(_architecture 1 0 70 (_assignment (_simple)(_alias((Cout_Al)(X)))(_target(9))(_sensitivity(11)))))
      (line__71(_architecture 2 0 71 (_assignment (_simple)(_alias((Cout_Min_AL)(Minute)))(_target(7))(_sensitivity(12)))))
      (line__72(_architecture 3 0 72 (_assignment (_simple)(_alias((Cout_Ore_Al)(Ore)))(_target(8))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . Alarma 4 -1
  )
)
I 000047 55 2089          1655797393778 NumMin
(_unit VHDL (nummin 0 5 (nummin 0 16 ))
  (_version v33)
  (_time 1655797393778 2022.06.21 10:43:13)
  (_source (\./src/nummin.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655797393776)
    (_use )
  )
  (_object
    (_port (_internal CLK_Min ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal CLR_Min ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Cresc_Min ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_port (_internal Set_Min ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_port (_internal C_Min ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Cout_Min ~std_logic_vector{5~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Min ~std_logic_vector{5~downto~0}~13 0 18 (_architecture (_uni (_string \"000000"\)))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3)(4)(6))(_sensitivity(1)(0)(3)(2))(_read(6)))))
      (line__47(_architecture 1 0 47 (_assignment (_simple)(_alias((Cout_Min)(Min)))(_target(5))(_sensitivity(6)))))
      (line__48(_architecture 2 0 48 (_assignment (_simple)(_alias((Cresc_Min)(_string \"0"\)))(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 3 3 2 3 3 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 3 )
  )
  (_model . NumMin 3 -1
  )
)
I 000047 55 2312          1655797393861 NumOre
(_unit VHDL (numore 0 5 (numore 0 16 ))
  (_version v33)
  (_time 1655797393861 2022.06.21 10:43:13)
  (_source (\./src/numore.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655797393858)
    (_use )
  )
  (_object
    (_port (_internal CLR_Ora ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C_Min ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Cresc_Ora ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_port (_internal Set_Ora ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_port (_internal C_Ora ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Cout_Ora ~std_logic_vector{4~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Ore ~std_logic_vector{4~downto~0}~13 0 18 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal Cry ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(6)(7))(_sensitivity(1)(2)(0)(3))(_read(6)))))
      (line__54(_architecture 1 0 54 (_assignment (_simple)(_alias((Cout_Ora)(Ore)))(_target(5))(_sensitivity(6)))))
      (line__55(_architecture 2 0 55 (_assignment (_simple)(_alias((C_Ora)(Cry)))(_target(4))(_sensitivity(7)))))
      (line__56(_architecture 3 0 56 (_assignment (_simple)(_alias((Cresc_Ora)(_string \"0"\)))(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (3 3 2 2 2 )
  )
  (_model . NumOre 4 -1
  )
)
I 000047 55 12547         1655797393944 Agenda
(_unit VHDL (agenda 0 6 (agenda 0 23 ))
  (_version v33)
  (_time 1655797393943 2022.06.21 10:43:13)
  (_source (\./src/agenda.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655797393535)
    (_use )
  )
  (_component
    (NumMin
      (_object
        (_port (_internal CLK_Min ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal CLR_Min ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Cresc_Min ~extieee.std_logic_1164.std_logic 0 45 (_entity (_inout ))))
        (_port (_internal Set_Min ~extieee.std_logic_1164.std_logic 0 46 (_entity (_inout ))))
        (_port (_internal C_Min ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal Cout_Min ~std_logic_vector{5~downto~0}~1310 0 48 (_entity (_out ))))
      )
    )
    (NumOre
      (_object
        (_port (_internal CLR_Ora ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal C_Min ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal Cresc_Ora ~extieee.std_logic_1164.std_logic 0 56 (_entity (_inout ))))
        (_port (_internal Set_Ora ~extieee.std_logic_1164.std_logic 0 57 (_entity (_inout ))))
        (_port (_internal C_Ora ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal Cout_Ora ~std_logic_vector{4~downto~0}~13 0 59 (_entity (_out ))))
      )
    )
    (NumZile
      (_object
        (_port (_internal CLR_Zi ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal CLR_Luna ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal C_Ora ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal Cresc_Zi ~extieee.std_logic_1164.std_logic 0 68 (_entity (_inout ))))
        (_port (_internal Cresc_Luna ~extieee.std_logic_1164.std_logic 0 69 (_entity (_inout ))))
        (_port (_internal Set_Zi ~extieee.std_logic_1164.std_logic 0 70 (_entity (_inout ))))
        (_port (_internal Set_Luna ~extieee.std_logic_1164.std_logic 0 71 (_entity (_inout ))))
        (_port (_internal C_Luna ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal Cout_Luna ~std_logic_vector{3~downto~0}~13 0 73 (_entity (_out ))))
        (_port (_internal Cout_Zile_Cif ~std_logic_vector{4~downto~0}~1312 0 74 (_entity (_out ))))
        (_port (_internal Cout_Zile_Lit ~STRING{1~to~8}~13 0 75 (_entity (_out ))))
      )
    )
    (NumAn
      (_object
        (_port (_internal CLR_An ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal C_Luna ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal Cresc_An ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal Set_An ~extieee.std_logic_1164.std_logic 0 84 (_entity (_inout ))))
        (_port (_internal Cout_An ~std_logic_vector{10~downto~0}~13 0 85 (_entity (_out ))))
      )
    )
    (Alarma
      (_object
        (_port (_internal CLR_Al ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal Min_Al ~std_logic_vector{5~downto~0}~1314 0 92 (_entity (_in ))))
        (_port (_internal Ora_Al ~std_logic_vector{4~downto~0}~1316 0 93 (_entity (_in ))))
        (_port (_internal Cresc_Min_Al ~extieee.std_logic_1164.std_logic 0 94 (_entity (_inout ))))
        (_port (_internal Cresc_Ora_Al ~extieee.std_logic_1164.std_logic 0 95 (_entity (_inout ))))
        (_port (_internal Set_Min ~extieee.std_logic_1164.std_logic 0 96 (_entity (_inout ))))
        (_port (_internal Set_Ore ~extieee.std_logic_1164.std_logic 0 97 (_entity (_inout ))))
        (_port (_internal Cout_Min_AL ~std_logic_vector{5~downto~0}~1318 0 98 (_entity (_out (_string \"000000"\)))))
        (_port (_internal Cout_Ore_AL ~std_logic_vector{4~downto~0}~1320 0 99 (_entity (_out (_string \"00000"\)))))
        (_port (_internal Cout_Al ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_port (_internal Set_Al ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
      )
    )
    (Grade
      (_object
        (_port (_internal CLK_Grade ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal CLR_Grade ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ((i 3))))))
        (_port (_internal Grade ~std_logic_vector{4~downto~0}~1322 0 110 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 115 (_component NumMin )
    (_port
      ((CLK_Min)(CLK_Minute))
      ((CLR_Min)(Reset))
      ((Cresc_Min)(CU))
      ((Set_Min)(Set))
      ((C_Min)(CarryMin))
      ((Cout_Min)(Cout_M))
    )
    (_use (_entity . nummin)
    )
  )
  (_instantiation C2 0 124 (_component NumOre )
    (_port
      ((CLR_Ora)(Reset))
      ((C_Min)(CarryMin))
      ((Cresc_Ora)(CU))
      ((Set_Ora)(S_Ora))
      ((C_Ora)(CarryOre))
      ((Cout_Ora)(Cout_O))
    )
    (_use (_entity . numore)
    )
  )
  (_instantiation C3 0 133 (_component NumZile )
    (_port
      ((CLR_Zi)(Reset))
      ((CLR_Luna)(Reset))
      ((C_Ora)(CarryOre))
      ((Cresc_Zi)(CU))
      ((Cresc_Luna)(CU))
      ((Set_Zi)(S_Zi))
      ((Set_Luna)(S_Luna))
      ((C_Luna)(CarryLuna))
      ((Cout_Luna)(Cout_L))
      ((Cout_Zile_Cif)(Cout_Z))
      ((Cout_Zile_Lit)(Cout_Z_Lit))
    )
    (_use (_entity . numzile)
    )
  )
  (_instantiation C4 0 148 (_component NumAn )
    (_port
      ((CLR_An)(Reset))
      ((C_Luna)(CarryLuna))
      ((Cresc_An)(CU))
      ((Set_An)(S_An))
      ((Cout_An)(Cout_A))
    )
    (_use (_entity . numan)
    )
  )
  (_instantiation C5 0 156 (_component Alarma )
    (_port
      ((CLR_Al)(Reset))
      ((Min_Al)(Cout_M))
      ((Ora_Al)(Cout_O))
      ((Cresc_Min_Al)(CU))
      ((Cresc_Ora_Al)(CU))
      ((Set_Min)(S_M_Al))
      ((Set_Ore)(S_O_Al))
      ((Cout_Min_AL)(Cout_M_Al))
      ((Cout_Ore_AL)(Cout_O_Al))
      ((Cout_Al)(Suna_Al))
      ((Set_Al)(Set_Alarma))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C6 0 173 (_component Grade )
    (_port
      ((CLK_Grade)(CLK_G))
      ((CLR_Grade)(Reset))
      ((EN)(Enable))
      ((Grade)(Cout_G))
    )
    (_use (_entity . grade)
    )
  )
  (_object
    (_port (_internal Set ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal CU ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Cout_M ~std_logic_vector{5~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Cout_O ~std_logic_vector{4~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Cout_M_Al ~std_logic_vector{5~downto~0}~122 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Cout_O_Al ~std_logic_vector{4~downto~0}~124 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Cout_Z ~std_logic_vector{4~downto~0}~126 0 15 (_entity (_out ))))
    (_type (_internal ~STRING{1~to~8}~12 0 16 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 8))))))
    (_port (_internal Cout_Z_Lit ~STRING{1~to~8}~12 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Cout_L ~std_logic_vector{3~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal Cout_A ~std_logic_vector{10~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Cout_G ~std_logic_vector{4~downto~0}~128 0 19 (_entity (_out ))))
    (_signal (_internal CLK_Minute ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal CLK_G ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ((i 3))))))
    (_signal (_internal CarryMin ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal CarryOre ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal CarryLuna ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Suna_Al ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Set_Alarma ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Temperatura ~std_logic_vector{5~downto~0}~13 0 33 (_architecture (_uni (_string \"001111"\)))))
    (_signal (_internal S_Ora ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ((i 2))))))
    (_signal (_internal S_Zi ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ((i 2))))))
    (_signal (_internal S_Luna ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal S_An ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal S_M_Al ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal S_O_Al ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1310 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~STRING{1~to~8}~13 0 75 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 8))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1314 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__171(_architecture 0 0 171 (_assignment (_simple)(_alias((CLK_G)(CarryOre)))(_target(13))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
  )
  (_model . Agenda 1 -1
  )
)
I 000046 55 1906          1655797404931 Grade
(_unit VHDL (grade 0 6 (grade 0 15 ))
  (_version v33)
  (_time 1655797404930 2022.06.21 10:43:24)
  (_source (\./src/grade.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655797393365)
    (_use )
  )
  (_object
    (_port (_internal CLK_Grade ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal CLR_Grade ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ((i 3))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Grade ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Qt ~std_logic_vector{4~downto~0}~13 0 17 (_architecture (_uni (_string \"00001"\)))))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 22 (_process 0 ((i 2)))))
    (_type (_internal ~std_logic_vector{4{4~downto~1}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 1))))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(4)(3))(_sensitivity(0))(_read(2)(1)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
    (3 2 2 2 3 )
    (3 3 2 3 2 )
    (3 2 3 2 2 )
  )
  (_model . Grade 1 -1
  )
)
I 000047 55 3522          1655797405023 Alarma
(_unit VHDL (alarma 0 6 (alarma 0 22 ))
  (_version v33)
  (_time 1655797405022 2022.06.21 10:43:25)
  (_source (\./src/alarma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655797393676)
    (_use )
  )
  (_object
    (_port (_internal CLR_Al ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Min_Al ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Ora_Al ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal Cresc_Min_Al ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_port (_internal Cresc_Ora_Al ~extieee.std_logic_1164.std_logic 0 12 (_entity (_inout ))))
    (_port (_internal Set_Min ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_port (_internal Set_Ore ~extieee.std_logic_1164.std_logic 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Cout_Min_Al ~std_logic_vector{5~downto~0}~122 0 15 (_entity (_out (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Cout_Ore_Al ~std_logic_vector{4~downto~0}~124 0 16 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Cout_Al ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal Set_Al ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_signal (_internal X ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Minute ~std_logic_vector{5~downto~0}~13 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Ore ~std_logic_vector{4~downto~0}~13 0 26 (_architecture (_uni ))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(5)(6)(4)(1)(2)(3))(_read(0)(11)(12)(13)))))
      (line__70(_architecture 1 0 70 (_assignment (_simple)(_alias((Cout_Al)(X)))(_target(9))(_sensitivity(11)))))
      (line__71(_architecture 2 0 71 (_assignment (_simple)(_alias((Cout_Min_AL)(Minute)))(_target(7))(_sensitivity(12)))))
      (line__72(_architecture 3 0 72 (_assignment (_simple)(_alias((Cout_Ore_Al)(Ore)))(_target(8))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . Alarma 4 -1
  )
)
I 000049 55 1916          1655797405089 NrPseudo
(_unit VHDL (nrpseudo 0 6 (nrpseudo 0 14 ))
  (_version v33)
  (_time 1655797405088 2022.06.21 10:43:25)
  (_source (\./src/numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655797393603)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q ~std_logic_vector{5~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Qt ~std_logic_vector{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000001"\)))))
    (_variable (_internal tmp ~extieee.std_logic_1164.std_logic 0 21 (_process 0 ((i 2)))))
    (_type (_internal ~std_logic_vector{5{5~downto~1}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 1))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0))(_read(2)(1)(4(d_5_1))(4(0))(4(2))(4(3))(4(4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 3 )
  )
  (_model . NrPseudo 1 -1
  )
)
I 000047 55 2312          1655797405156 NumOre
(_unit VHDL (numore 0 5 (numore 0 16 ))
  (_version v33)
  (_time 1655797405156 2022.06.21 10:43:25)
  (_source (\./src/numore.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655797393858)
    (_use )
  )
  (_object
    (_port (_internal CLR_Ora ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C_Min ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Cresc_Ora ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_port (_internal Set_Ora ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_port (_internal C_Ora ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Cout_Ora ~std_logic_vector{4~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Ore ~std_logic_vector{4~downto~0}~13 0 18 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal Cry ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(6)(7))(_sensitivity(2)(1)(0)(3))(_read(6)))))
      (line__54(_architecture 1 0 54 (_assignment (_simple)(_alias((Cout_Ora)(Ore)))(_target(5))(_sensitivity(6)))))
      (line__55(_architecture 2 0 55 (_assignment (_simple)(_alias((C_Ora)(Cry)))(_target(4))(_sensitivity(7)))))
      (line__56(_architecture 3 0 56 (_assignment (_simple)(_alias((Cresc_Ora)(_string \"0"\)))(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (3 3 2 2 2 )
  )
  (_model . NumOre 4 -1
  )
)
I 000048 55 4685          1655797405227 NumZile
(_unit VHDL (numzile 0 6 (numzile 0 22 ))
  (_version v33)
  (_time 1655797405227 2022.06.21 10:43:25)
  (_source (\./src/numzile.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655797393456)
    (_use )
  )
  (_object
    (_port (_internal CLR_Zi ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLR_Luna ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C_Ora ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Cresc_Zi ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_port (_internal Cresc_Luna ~extieee.std_logic_1164.std_logic 0 12 (_entity (_inout ))))
    (_port (_internal Set_Zi ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_port (_internal Set_Luna ~extieee.std_logic_1164.std_logic 0 14 (_entity (_inout ))))
    (_port (_internal C_Luna ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Cout_Luna ~std_logic_vector{3~downto~0}~12 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Cout_Zile_Cif ~std_logic_vector{4~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~STRING{1~to~8}~12 0 18 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 8))))))
    (_port (_internal Cout_Zile_Lit ~STRING{1~to~8}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Zile ~std_logic_vector{4~downto~0}~13 0 24 (_architecture (_uni (_string \"00001"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Luna ~std_logic_vector{3~downto~0}~13 0 25 (_architecture (_uni (_string \"0001"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal Zi_Sapt ~std_logic_vector{2~downto~0}~13 0 26 (_architecture (_uni (_string \"001"\)))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(6)(5)(7)(11)(12)(13)(10))(_sensitivity(2)(6)(5)(0)(4)(1)(3))(_read(11)(12)(13)))))
      (line__162(_architecture 1 0 162 (_assignment (_simple)(_alias((Cresc_Zi)(_string \"0"\)))(_target(3)))))
      (line__163(_architecture 2 0 163 (_assignment (_simple)(_alias((Cresc_Luna)(_string \"0"\)))(_target(4)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_alias((Cout_Zile_Cif)(Zile)))(_target(9))(_sensitivity(11)))))
      (line__165(_architecture 4 0 165 (_assignment (_simple)(_alias((Cout_Luna)(Luna)))(_target(8))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
  )
  (_static
    (2 2 3 )
    (32 32 76 85 78 73 32 32 )
    (2 3 2 )
    (32 32 77 65 82 84 73 32 )
    (2 3 3 )
    (77 73 69 82 67 85 82 73 )
    (3 2 2 )
    (32 32 74 79 73 32 32 32 )
    (3 2 3 )
    (32 86 73 78 69 82 73 32 )
    (3 3 2 )
    (32 83 65 77 66 65 84 65 )
    (3 3 3 )
    (68 85 77 73 78 73 67 65 )
    (2 2 2 )
    (32 32 76 85 78 73 32 32 )
    (2 2 2 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 3 2 )
    (3 3 3 2 3 )
    (2 2 2 2 3 )
    (2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 3 2 2 )
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 3 3 2 )
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (3 2 2 3 )
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (3 2 3 3 )
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . NumZile 5 -1
  )
)
I 000047 55 2089          1655797405296 NumMin
(_unit VHDL (nummin 0 5 (nummin 0 16 ))
  (_version v33)
  (_time 1655797405295 2022.06.21 10:43:25)
  (_source (\./src/nummin.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655797393776)
    (_use )
  )
  (_object
    (_port (_internal CLK_Min ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal CLR_Min ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Cresc_Min ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_port (_internal Set_Min ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_port (_internal C_Min ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Cout_Min ~std_logic_vector{5~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Min ~std_logic_vector{5~downto~0}~13 0 18 (_architecture (_uni (_string \"000000"\)))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(3)(4))(_sensitivity(1)(0)(3)(2))(_read(6)))))
      (line__47(_architecture 1 0 47 (_assignment (_simple)(_alias((Cout_Min)(Min)))(_target(5))(_sensitivity(6)))))
      (line__48(_architecture 2 0 48 (_assignment (_simple)(_alias((Cresc_Min)(_string \"0"\)))(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 3 3 2 3 3 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 3 )
  )
  (_model . NumMin 3 -1
  )
)
I 000046 55 1845          1655797405363 NumAn
(_unit VHDL (numan 0 6 (numan 0 16 ))
  (_version v33)
  (_time 1655797405362 2022.06.21 10:43:25)
  (_source (\./src/numan.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655797393264)
    (_use )
  )
  (_object
    (_port (_internal CLR_An ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_Luna ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Cresc_An ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Set_An ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal Cout_An ~std_logic_vector{10~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal An ~std_logic_vector{10~downto~0}~13 0 18 (_architecture (_uni (_string \"11111100110"\)))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5))(_sensitivity(2)(3)(0)(1))(_read(5)))))
      (line__44(_architecture 1 0 44 (_assignment (_simple)(_alias((Cout_An)(An)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 2 2 3 3 2 )
  )
  (_model . NumAn 2 -1
  )
)
I 000047 55 12547         1655797405438 Agenda
(_unit VHDL (agenda 0 6 (agenda 0 23 ))
  (_version v33)
  (_time 1655797405437 2022.06.21 10:43:25)
  (_source (\./src/agenda.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655797393535)
    (_use )
  )
  (_component
    (NumMin
      (_object
        (_port (_internal CLK_Min ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal CLR_Min ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Cresc_Min ~extieee.std_logic_1164.std_logic 0 45 (_entity (_inout ))))
        (_port (_internal Set_Min ~extieee.std_logic_1164.std_logic 0 46 (_entity (_inout ))))
        (_port (_internal C_Min ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal Cout_Min ~std_logic_vector{5~downto~0}~1310 0 48 (_entity (_out ))))
      )
    )
    (NumOre
      (_object
        (_port (_internal CLR_Ora ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal C_Min ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal Cresc_Ora ~extieee.std_logic_1164.std_logic 0 56 (_entity (_inout ))))
        (_port (_internal Set_Ora ~extieee.std_logic_1164.std_logic 0 57 (_entity (_inout ))))
        (_port (_internal C_Ora ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal Cout_Ora ~std_logic_vector{4~downto~0}~13 0 59 (_entity (_out ))))
      )
    )
    (NumZile
      (_object
        (_port (_internal CLR_Zi ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal CLR_Luna ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal C_Ora ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal Cresc_Zi ~extieee.std_logic_1164.std_logic 0 68 (_entity (_inout ))))
        (_port (_internal Cresc_Luna ~extieee.std_logic_1164.std_logic 0 69 (_entity (_inout ))))
        (_port (_internal Set_Zi ~extieee.std_logic_1164.std_logic 0 70 (_entity (_inout ))))
        (_port (_internal Set_Luna ~extieee.std_logic_1164.std_logic 0 71 (_entity (_inout ))))
        (_port (_internal C_Luna ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal Cout_Luna ~std_logic_vector{3~downto~0}~13 0 73 (_entity (_out ))))
        (_port (_internal Cout_Zile_Cif ~std_logic_vector{4~downto~0}~1312 0 74 (_entity (_out ))))
        (_port (_internal Cout_Zile_Lit ~STRING{1~to~8}~13 0 75 (_entity (_out ))))
      )
    )
    (NumAn
      (_object
        (_port (_internal CLR_An ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal C_Luna ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal Cresc_An ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal Set_An ~extieee.std_logic_1164.std_logic 0 84 (_entity (_inout ))))
        (_port (_internal Cout_An ~std_logic_vector{10~downto~0}~13 0 85 (_entity (_out ))))
      )
    )
    (Alarma
      (_object
        (_port (_internal CLR_Al ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal Min_Al ~std_logic_vector{5~downto~0}~1314 0 92 (_entity (_in ))))
        (_port (_internal Ora_Al ~std_logic_vector{4~downto~0}~1316 0 93 (_entity (_in ))))
        (_port (_internal Cresc_Min_Al ~extieee.std_logic_1164.std_logic 0 94 (_entity (_inout ))))
        (_port (_internal Cresc_Ora_Al ~extieee.std_logic_1164.std_logic 0 95 (_entity (_inout ))))
        (_port (_internal Set_Min ~extieee.std_logic_1164.std_logic 0 96 (_entity (_inout ))))
        (_port (_internal Set_Ore ~extieee.std_logic_1164.std_logic 0 97 (_entity (_inout ))))
        (_port (_internal Cout_Min_AL ~std_logic_vector{5~downto~0}~1318 0 98 (_entity (_out (_string \"000000"\)))))
        (_port (_internal Cout_Ore_AL ~std_logic_vector{4~downto~0}~1320 0 99 (_entity (_out (_string \"00000"\)))))
        (_port (_internal Cout_Al ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_port (_internal Set_Al ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
      )
    )
    (Grade
      (_object
        (_port (_internal CLK_Grade ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal CLR_Grade ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ((i 3))))))
        (_port (_internal Grade ~std_logic_vector{4~downto~0}~1322 0 110 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 115 (_component NumMin )
    (_port
      ((CLK_Min)(CLK_Minute))
      ((CLR_Min)(Reset))
      ((Cresc_Min)(CU))
      ((Set_Min)(Set))
      ((C_Min)(CarryMin))
      ((Cout_Min)(Cout_M))
    )
    (_use (_entity . nummin)
    )
  )
  (_instantiation C2 0 124 (_component NumOre )
    (_port
      ((CLR_Ora)(Reset))
      ((C_Min)(CarryMin))
      ((Cresc_Ora)(CU))
      ((Set_Ora)(S_Ora))
      ((C_Ora)(CarryOre))
      ((Cout_Ora)(Cout_O))
    )
    (_use (_entity . numore)
    )
  )
  (_instantiation C3 0 133 (_component NumZile )
    (_port
      ((CLR_Zi)(Reset))
      ((CLR_Luna)(Reset))
      ((C_Ora)(CarryOre))
      ((Cresc_Zi)(CU))
      ((Cresc_Luna)(CU))
      ((Set_Zi)(S_Zi))
      ((Set_Luna)(S_Luna))
      ((C_Luna)(CarryLuna))
      ((Cout_Luna)(Cout_L))
      ((Cout_Zile_Cif)(Cout_Z))
      ((Cout_Zile_Lit)(Cout_Z_Lit))
    )
    (_use (_entity . numzile)
    )
  )
  (_instantiation C4 0 148 (_component NumAn )
    (_port
      ((CLR_An)(Reset))
      ((C_Luna)(CarryLuna))
      ((Cresc_An)(CU))
      ((Set_An)(S_An))
      ((Cout_An)(Cout_A))
    )
    (_use (_entity . numan)
    )
  )
  (_instantiation C5 0 156 (_component Alarma )
    (_port
      ((CLR_Al)(Reset))
      ((Min_Al)(Cout_M))
      ((Ora_Al)(Cout_O))
      ((Cresc_Min_Al)(CU))
      ((Cresc_Ora_Al)(CU))
      ((Set_Min)(S_M_Al))
      ((Set_Ore)(S_O_Al))
      ((Cout_Min_AL)(Cout_M_Al))
      ((Cout_Ore_AL)(Cout_O_Al))
      ((Cout_Al)(Suna_Al))
      ((Set_Al)(Set_Alarma))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C6 0 173 (_component Grade )
    (_port
      ((CLK_Grade)(CLK_G))
      ((CLR_Grade)(Reset))
      ((EN)(Enable))
      ((Grade)(Cout_G))
    )
    (_use (_entity . grade)
    )
  )
  (_object
    (_port (_internal Set ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal CU ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Cout_M ~std_logic_vector{5~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Cout_O ~std_logic_vector{4~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Cout_M_Al ~std_logic_vector{5~downto~0}~122 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Cout_O_Al ~std_logic_vector{4~downto~0}~124 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Cout_Z ~std_logic_vector{4~downto~0}~126 0 15 (_entity (_out ))))
    (_type (_internal ~STRING{1~to~8}~12 0 16 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 8))))))
    (_port (_internal Cout_Z_Lit ~STRING{1~to~8}~12 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Cout_L ~std_logic_vector{3~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal Cout_A ~std_logic_vector{10~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Cout_G ~std_logic_vector{4~downto~0}~128 0 19 (_entity (_out ))))
    (_signal (_internal CLK_Minute ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal CLK_G ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ((i 3))))))
    (_signal (_internal CarryMin ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal CarryOre ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal CarryLuna ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Suna_Al ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Set_Alarma ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Temperatura ~std_logic_vector{5~downto~0}~13 0 33 (_architecture (_uni (_string \"001111"\)))))
    (_signal (_internal S_Ora ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ((i 2))))))
    (_signal (_internal S_Zi ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ((i 2))))))
    (_signal (_internal S_Luna ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal S_An ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal S_M_Al ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal S_O_Al ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1310 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~STRING{1~to~8}~13 0 75 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 8))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1314 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__171(_architecture 0 0 171 (_assignment (_simple)(_alias((CLK_G)(CarryOre)))(_target(13))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
  )
  (_model . Agenda 1 -1
  )
)
I 000047 55 12547         1655797450173 Agenda
(_unit VHDL (agenda 0 6 (agenda 0 23 ))
  (_version v33)
  (_time 1655797450172 2022.06.21 10:44:10)
  (_source (\./src/agenda.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655797393535)
    (_use )
  )
  (_component
    (NumMin
      (_object
        (_port (_internal CLK_Min ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal CLR_Min ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Cresc_Min ~extieee.std_logic_1164.std_logic 0 45 (_entity (_inout ))))
        (_port (_internal Set_Min ~extieee.std_logic_1164.std_logic 0 46 (_entity (_inout ))))
        (_port (_internal C_Min ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal Cout_Min ~std_logic_vector{5~downto~0}~1310 0 48 (_entity (_out ))))
      )
    )
    (NumOre
      (_object
        (_port (_internal CLR_Ora ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal C_Min ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal Cresc_Ora ~extieee.std_logic_1164.std_logic 0 56 (_entity (_inout ))))
        (_port (_internal Set_Ora ~extieee.std_logic_1164.std_logic 0 57 (_entity (_inout ))))
        (_port (_internal C_Ora ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal Cout_Ora ~std_logic_vector{4~downto~0}~13 0 59 (_entity (_out ))))
      )
    )
    (NumZile
      (_object
        (_port (_internal CLR_Zi ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal CLR_Luna ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal C_Ora ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal Cresc_Zi ~extieee.std_logic_1164.std_logic 0 68 (_entity (_inout ))))
        (_port (_internal Cresc_Luna ~extieee.std_logic_1164.std_logic 0 69 (_entity (_inout ))))
        (_port (_internal Set_Zi ~extieee.std_logic_1164.std_logic 0 70 (_entity (_inout ))))
        (_port (_internal Set_Luna ~extieee.std_logic_1164.std_logic 0 71 (_entity (_inout ))))
        (_port (_internal C_Luna ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal Cout_Luna ~std_logic_vector{3~downto~0}~13 0 73 (_entity (_out ))))
        (_port (_internal Cout_Zile_Cif ~std_logic_vector{4~downto~0}~1312 0 74 (_entity (_out ))))
        (_port (_internal Cout_Zile_Lit ~STRING{1~to~8}~13 0 75 (_entity (_out ))))
      )
    )
    (NumAn
      (_object
        (_port (_internal CLR_An ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal C_Luna ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal Cresc_An ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal Set_An ~extieee.std_logic_1164.std_logic 0 84 (_entity (_inout ))))
        (_port (_internal Cout_An ~std_logic_vector{10~downto~0}~13 0 85 (_entity (_out ))))
      )
    )
    (Alarma
      (_object
        (_port (_internal CLR_Al ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal Min_Al ~std_logic_vector{5~downto~0}~1314 0 92 (_entity (_in ))))
        (_port (_internal Ora_Al ~std_logic_vector{4~downto~0}~1316 0 93 (_entity (_in ))))
        (_port (_internal Cresc_Min_Al ~extieee.std_logic_1164.std_logic 0 94 (_entity (_inout ))))
        (_port (_internal Cresc_Ora_Al ~extieee.std_logic_1164.std_logic 0 95 (_entity (_inout ))))
        (_port (_internal Set_Min ~extieee.std_logic_1164.std_logic 0 96 (_entity (_inout ))))
        (_port (_internal Set_Ore ~extieee.std_logic_1164.std_logic 0 97 (_entity (_inout ))))
        (_port (_internal Cout_Min_AL ~std_logic_vector{5~downto~0}~1318 0 98 (_entity (_out (_string \"000000"\)))))
        (_port (_internal Cout_Ore_AL ~std_logic_vector{4~downto~0}~1320 0 99 (_entity (_out (_string \"00000"\)))))
        (_port (_internal Cout_Al ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_port (_internal Set_Al ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
      )
    )
    (Grade
      (_object
        (_port (_internal CLK_Grade ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal CLR_Grade ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ((i 3))))))
        (_port (_internal Grade ~std_logic_vector{4~downto~0}~1322 0 110 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 115 (_component NumMin )
    (_port
      ((CLK_Min)(CLK_Minute))
      ((CLR_Min)(Reset))
      ((Cresc_Min)(CU))
      ((Set_Min)(Set))
      ((C_Min)(CarryMin))
      ((Cout_Min)(Cout_M))
    )
    (_use (_entity . nummin)
    )
  )
  (_instantiation C2 0 124 (_component NumOre )
    (_port
      ((CLR_Ora)(Reset))
      ((C_Min)(CarryMin))
      ((Cresc_Ora)(CU))
      ((Set_Ora)(S_Ora))
      ((C_Ora)(CarryOre))
      ((Cout_Ora)(Cout_O))
    )
    (_use (_entity . numore)
    )
  )
  (_instantiation C3 0 133 (_component NumZile )
    (_port
      ((CLR_Zi)(Reset))
      ((CLR_Luna)(Reset))
      ((C_Ora)(CarryOre))
      ((Cresc_Zi)(CU))
      ((Cresc_Luna)(CU))
      ((Set_Zi)(S_Zi))
      ((Set_Luna)(S_Luna))
      ((C_Luna)(CarryLuna))
      ((Cout_Luna)(Cout_L))
      ((Cout_Zile_Cif)(Cout_Z))
      ((Cout_Zile_Lit)(Cout_Z_Lit))
    )
    (_use (_entity . numzile)
    )
  )
  (_instantiation C4 0 148 (_component NumAn )
    (_port
      ((CLR_An)(Reset))
      ((C_Luna)(CarryLuna))
      ((Cresc_An)(CU))
      ((Set_An)(S_An))
      ((Cout_An)(Cout_A))
    )
    (_use (_entity . numan)
    )
  )
  (_instantiation C5 0 156 (_component Alarma )
    (_port
      ((CLR_Al)(Reset))
      ((Min_Al)(Cout_M))
      ((Ora_Al)(Cout_O))
      ((Cresc_Min_Al)(CU))
      ((Cresc_Ora_Al)(CU))
      ((Set_Min)(S_M_Al))
      ((Set_Ore)(S_O_Al))
      ((Cout_Min_AL)(Cout_M_Al))
      ((Cout_Ore_AL)(Cout_O_Al))
      ((Cout_Al)(Suna_Al))
      ((Set_Al)(Set_Alarma))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C6 0 173 (_component Grade )
    (_port
      ((CLK_Grade)(CLK_G))
      ((CLR_Grade)(Reset))
      ((EN)(Enable))
      ((Grade)(Cout_G))
    )
    (_use (_entity . grade)
    )
  )
  (_object
    (_port (_internal Set ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal CU ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Cout_M ~std_logic_vector{5~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Cout_O ~std_logic_vector{4~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Cout_M_Al ~std_logic_vector{5~downto~0}~122 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Cout_O_Al ~std_logic_vector{4~downto~0}~124 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Cout_Z ~std_logic_vector{4~downto~0}~126 0 15 (_entity (_out ))))
    (_type (_internal ~STRING{1~to~8}~12 0 16 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 8))))))
    (_port (_internal Cout_Z_Lit ~STRING{1~to~8}~12 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Cout_L ~std_logic_vector{3~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal Cout_A ~std_logic_vector{10~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Cout_G ~std_logic_vector{4~downto~0}~128 0 19 (_entity (_out ))))
    (_signal (_internal CLK_Minute ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal CLK_G ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ((i 3))))))
    (_signal (_internal CarryMin ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal CarryOre ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal CarryLuna ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Suna_Al ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Set_Alarma ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Temperatura ~std_logic_vector{5~downto~0}~13 0 33 (_architecture (_uni (_string \"001111"\)))))
    (_signal (_internal S_Ora ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ((i 2))))))
    (_signal (_internal S_Zi ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ((i 2))))))
    (_signal (_internal S_Luna ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal S_An ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal S_M_Al ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal S_O_Al ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1310 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~STRING{1~to~8}~13 0 75 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 8))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1314 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__171(_architecture 0 0 171 (_assignment (_simple)(_alias((CLK_G)(CarryOre)))(_target(13))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
  )
  (_model . Agenda 1 -1
  )
)
I 000046 55 1906          1655797450251 Grade
(_unit VHDL (grade 0 6 (grade 0 15 ))
  (_version v33)
  (_time 1655797450251 2022.06.21 10:44:10)
  (_source (\./src/grade.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655797393365)
    (_use )
  )
  (_object
    (_port (_internal CLK_Grade ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal CLR_Grade ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ((i 3))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Grade ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Qt ~std_logic_vector{4~downto~0}~13 0 17 (_architecture (_uni (_string \"00001"\)))))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 22 (_process 0 ((i 2)))))
    (_type (_internal ~std_logic_vector{4{4~downto~1}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 1))))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(3)(4))(_sensitivity(0))(_read(1)(2)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
    (3 2 2 2 3 )
    (3 3 2 3 2 )
    (3 2 3 2 2 )
  )
  (_model . Grade 1 -1
  )
)
I 000047 55 3522          1655797450344 Alarma
(_unit VHDL (alarma 0 6 (alarma 0 22 ))
  (_version v33)
  (_time 1655797450344 2022.06.21 10:44:10)
  (_source (\./src/alarma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655797393676)
    (_use )
  )
  (_object
    (_port (_internal CLR_Al ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Min_Al ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Ora_Al ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal Cresc_Min_Al ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_port (_internal Cresc_Ora_Al ~extieee.std_logic_1164.std_logic 0 12 (_entity (_inout ))))
    (_port (_internal Set_Min ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_port (_internal Set_Ore ~extieee.std_logic_1164.std_logic 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Cout_Min_Al ~std_logic_vector{5~downto~0}~122 0 15 (_entity (_out (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Cout_Ore_Al ~std_logic_vector{4~downto~0}~124 0 16 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Cout_Al ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal Set_Al ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_signal (_internal X ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Minute ~std_logic_vector{5~downto~0}~13 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Ore ~std_logic_vector{4~downto~0}~13 0 26 (_architecture (_uni ))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(3)(6)(2)(5)(4)(1))(_read(0)(11)(12)(13)))))
      (line__70(_architecture 1 0 70 (_assignment (_simple)(_alias((Cout_Al)(X)))(_target(9))(_sensitivity(11)))))
      (line__71(_architecture 2 0 71 (_assignment (_simple)(_alias((Cout_Min_AL)(Minute)))(_target(7))(_sensitivity(12)))))
      (line__72(_architecture 3 0 72 (_assignment (_simple)(_alias((Cout_Ore_Al)(Ore)))(_target(8))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . Alarma 4 -1
  )
)
I 000049 55 1916          1655797450412 NrPseudo
(_unit VHDL (nrpseudo 0 6 (nrpseudo 0 14 ))
  (_version v33)
  (_time 1655797450411 2022.06.21 10:44:10)
  (_source (\./src/numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655797393603)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q ~std_logic_vector{5~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Qt ~std_logic_vector{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000001"\)))))
    (_variable (_internal tmp ~extieee.std_logic_1164.std_logic 0 21 (_process 0 ((i 2)))))
    (_type (_internal ~std_logic_vector{5{5~downto~1}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 1))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(2)(4(d_5_1))(4(0))(4(2))(4(3))(4(4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 3 )
  )
  (_model . NrPseudo 1 -1
  )
)
I 000047 55 2312          1655797450476 NumOre
(_unit VHDL (numore 0 5 (numore 0 16 ))
  (_version v33)
  (_time 1655797450475 2022.06.21 10:44:10)
  (_source (\./src/numore.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655797393858)
    (_use )
  )
  (_object
    (_port (_internal CLR_Ora ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C_Min ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Cresc_Ora ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_port (_internal Set_Ora ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_port (_internal C_Ora ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Cout_Ora ~std_logic_vector{4~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Ore ~std_logic_vector{4~downto~0}~13 0 18 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal Cry ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1)(3)(2))(_read(6)))))
      (line__54(_architecture 1 0 54 (_assignment (_simple)(_alias((Cout_Ora)(Ore)))(_target(5))(_sensitivity(6)))))
      (line__55(_architecture 2 0 55 (_assignment (_simple)(_alias((C_Ora)(Cry)))(_target(4))(_sensitivity(7)))))
      (line__56(_architecture 3 0 56 (_assignment (_simple)(_alias((Cresc_Ora)(_string \"0"\)))(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (3 3 2 2 2 )
  )
  (_model . NumOre 4 -1
  )
)
I 000048 55 4685          1655797450541 NumZile
(_unit VHDL (numzile 0 6 (numzile 0 22 ))
  (_version v33)
  (_time 1655797450541 2022.06.21 10:44:10)
  (_source (\./src/numzile.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655797393456)
    (_use )
  )
  (_object
    (_port (_internal CLR_Zi ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLR_Luna ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C_Ora ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Cresc_Zi ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_port (_internal Cresc_Luna ~extieee.std_logic_1164.std_logic 0 12 (_entity (_inout ))))
    (_port (_internal Set_Zi ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_port (_internal Set_Luna ~extieee.std_logic_1164.std_logic 0 14 (_entity (_inout ))))
    (_port (_internal C_Luna ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Cout_Luna ~std_logic_vector{3~downto~0}~12 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Cout_Zile_Cif ~std_logic_vector{4~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~STRING{1~to~8}~12 0 18 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 8))))))
    (_port (_internal Cout_Zile_Lit ~STRING{1~to~8}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Zile ~std_logic_vector{4~downto~0}~13 0 24 (_architecture (_uni (_string \"00001"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Luna ~std_logic_vector{3~downto~0}~13 0 25 (_architecture (_uni (_string \"0001"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal Zi_Sapt ~std_logic_vector{2~downto~0}~13 0 26 (_architecture (_uni (_string \"001"\)))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(6)(7)(5)(10)(11)(12)(13))(_sensitivity(1)(4)(2)(6)(0)(3)(5))(_read(11)(12)(13)))))
      (line__162(_architecture 1 0 162 (_assignment (_simple)(_alias((Cresc_Zi)(_string \"0"\)))(_target(3)))))
      (line__163(_architecture 2 0 163 (_assignment (_simple)(_alias((Cresc_Luna)(_string \"0"\)))(_target(4)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_alias((Cout_Zile_Cif)(Zile)))(_target(9))(_sensitivity(11)))))
      (line__165(_architecture 4 0 165 (_assignment (_simple)(_alias((Cout_Luna)(Luna)))(_target(8))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
  )
  (_static
    (2 2 3 )
    (32 32 76 85 78 73 32 32 )
    (2 3 2 )
    (32 32 77 65 82 84 73 32 )
    (2 3 3 )
    (77 73 69 82 67 85 82 73 )
    (3 2 2 )
    (32 32 74 79 73 32 32 32 )
    (3 2 3 )
    (32 86 73 78 69 82 73 32 )
    (3 3 2 )
    (32 83 65 77 66 65 84 65 )
    (3 3 3 )
    (68 85 77 73 78 73 67 65 )
    (2 2 2 )
    (32 32 76 85 78 73 32 32 )
    (2 2 2 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 3 2 )
    (3 3 3 2 3 )
    (2 2 2 2 3 )
    (2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 3 2 2 )
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 3 3 2 )
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (3 2 2 3 )
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (3 2 3 3 )
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . NumZile 5 -1
  )
)
I 000047 55 2089          1655797450612 NumMin
(_unit VHDL (nummin 0 5 (nummin 0 16 ))
  (_version v33)
  (_time 1655797450612 2022.06.21 10:44:10)
  (_source (\./src/nummin.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655797393776)
    (_use )
  )
  (_object
    (_port (_internal CLK_Min ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal CLR_Min ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Cresc_Min ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_port (_internal Set_Min ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_port (_internal C_Min ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Cout_Min ~std_logic_vector{5~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Min ~std_logic_vector{5~downto~0}~13 0 18 (_architecture (_uni (_string \"000000"\)))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(4)(3)(6))(_sensitivity(0)(1)(3)(2))(_read(6)))))
      (line__47(_architecture 1 0 47 (_assignment (_simple)(_alias((Cout_Min)(Min)))(_target(5))(_sensitivity(6)))))
      (line__48(_architecture 2 0 48 (_assignment (_simple)(_alias((Cresc_Min)(_string \"0"\)))(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 3 3 2 3 3 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 3 )
  )
  (_model . NumMin 3 -1
  )
)
I 000046 55 1845          1655797450677 NumAn
(_unit VHDL (numan 0 6 (numan 0 16 ))
  (_version v33)
  (_time 1655797450677 2022.06.21 10:44:10)
  (_source (\./src/numan.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655797393264)
    (_use )
  )
  (_object
    (_port (_internal CLR_An ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_Luna ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Cresc_An ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Set_An ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal Cout_An ~std_logic_vector{10~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal An ~std_logic_vector{10~downto~0}~13 0 18 (_architecture (_uni (_string \"11111100110"\)))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5))(_sensitivity(3)(2)(0)(1))(_read(5)))))
      (line__44(_architecture 1 0 44 (_assignment (_simple)(_alias((Cout_An)(An)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 2 2 3 3 2 )
  )
  (_model . NumAn 2 -1
  )
)
V 000047 55 12547         1655798232217 Agenda
(_unit VHDL (agenda 0 6 (agenda 0 23 ))
  (_version v33)
  (_time 1655798232217 2022.06.21 10:57:12)
  (_source (\./src/agenda.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655797393535)
    (_use )
  )
  (_component
    (NumMin
      (_object
        (_port (_internal CLK_Min ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal CLR_Min ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Cresc_Min ~extieee.std_logic_1164.std_logic 0 45 (_entity (_inout ))))
        (_port (_internal Set_Min ~extieee.std_logic_1164.std_logic 0 46 (_entity (_inout ))))
        (_port (_internal C_Min ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal Cout_Min ~std_logic_vector{5~downto~0}~1310 0 48 (_entity (_out ))))
      )
    )
    (NumOre
      (_object
        (_port (_internal CLR_Ora ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal C_Min ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal Cresc_Ora ~extieee.std_logic_1164.std_logic 0 56 (_entity (_inout ))))
        (_port (_internal Set_Ora ~extieee.std_logic_1164.std_logic 0 57 (_entity (_inout ))))
        (_port (_internal C_Ora ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal Cout_Ora ~std_logic_vector{4~downto~0}~13 0 59 (_entity (_out ))))
      )
    )
    (NumZile
      (_object
        (_port (_internal CLR_Zi ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal CLR_Luna ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal C_Ora ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal Cresc_Zi ~extieee.std_logic_1164.std_logic 0 68 (_entity (_inout ))))
        (_port (_internal Cresc_Luna ~extieee.std_logic_1164.std_logic 0 69 (_entity (_inout ))))
        (_port (_internal Set_Zi ~extieee.std_logic_1164.std_logic 0 70 (_entity (_inout ))))
        (_port (_internal Set_Luna ~extieee.std_logic_1164.std_logic 0 71 (_entity (_inout ))))
        (_port (_internal C_Luna ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal Cout_Luna ~std_logic_vector{3~downto~0}~13 0 73 (_entity (_out ))))
        (_port (_internal Cout_Zile_Cif ~std_logic_vector{4~downto~0}~1312 0 74 (_entity (_out ))))
        (_port (_internal Cout_Zile_Lit ~STRING{1~to~8}~13 0 75 (_entity (_out ))))
      )
    )
    (NumAn
      (_object
        (_port (_internal CLR_An ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal C_Luna ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal Cresc_An ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal Set_An ~extieee.std_logic_1164.std_logic 0 84 (_entity (_inout ))))
        (_port (_internal Cout_An ~std_logic_vector{10~downto~0}~13 0 85 (_entity (_out ))))
      )
    )
    (Alarma
      (_object
        (_port (_internal CLR_Al ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal Min_Al ~std_logic_vector{5~downto~0}~1314 0 92 (_entity (_in ))))
        (_port (_internal Ora_Al ~std_logic_vector{4~downto~0}~1316 0 93 (_entity (_in ))))
        (_port (_internal Cresc_Min_Al ~extieee.std_logic_1164.std_logic 0 94 (_entity (_inout ))))
        (_port (_internal Cresc_Ora_Al ~extieee.std_logic_1164.std_logic 0 95 (_entity (_inout ))))
        (_port (_internal Set_Min ~extieee.std_logic_1164.std_logic 0 96 (_entity (_inout ))))
        (_port (_internal Set_Ore ~extieee.std_logic_1164.std_logic 0 97 (_entity (_inout ))))
        (_port (_internal Cout_Min_AL ~std_logic_vector{5~downto~0}~1318 0 98 (_entity (_out (_string \"000000"\)))))
        (_port (_internal Cout_Ore_AL ~std_logic_vector{4~downto~0}~1320 0 99 (_entity (_out (_string \"00000"\)))))
        (_port (_internal Cout_Al ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_port (_internal Set_Al ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
      )
    )
    (Grade
      (_object
        (_port (_internal CLK_Grade ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal CLR_Grade ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ((i 3))))))
        (_port (_internal Grade ~std_logic_vector{4~downto~0}~1322 0 110 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 115 (_component NumMin )
    (_port
      ((CLK_Min)(CLK_Minute))
      ((CLR_Min)(Reset))
      ((Cresc_Min)(CU))
      ((Set_Min)(Set))
      ((C_Min)(CarryMin))
      ((Cout_Min)(Cout_M))
    )
    (_use (_entity . nummin)
    )
  )
  (_instantiation C2 0 124 (_component NumOre )
    (_port
      ((CLR_Ora)(Reset))
      ((C_Min)(CarryMin))
      ((Cresc_Ora)(CU))
      ((Set_Ora)(S_Ora))
      ((C_Ora)(CarryOre))
      ((Cout_Ora)(Cout_O))
    )
    (_use (_entity . numore)
    )
  )
  (_instantiation C3 0 133 (_component NumZile )
    (_port
      ((CLR_Zi)(Reset))
      ((CLR_Luna)(Reset))
      ((C_Ora)(CarryOre))
      ((Cresc_Zi)(CU))
      ((Cresc_Luna)(CU))
      ((Set_Zi)(S_Zi))
      ((Set_Luna)(S_Luna))
      ((C_Luna)(CarryLuna))
      ((Cout_Luna)(Cout_L))
      ((Cout_Zile_Cif)(Cout_Z))
      ((Cout_Zile_Lit)(Cout_Z_Lit))
    )
    (_use (_entity . numzile)
    )
  )
  (_instantiation C4 0 148 (_component NumAn )
    (_port
      ((CLR_An)(Reset))
      ((C_Luna)(CarryLuna))
      ((Cresc_An)(CU))
      ((Set_An)(S_An))
      ((Cout_An)(Cout_A))
    )
    (_use (_entity . numan)
    )
  )
  (_instantiation C5 0 156 (_component Alarma )
    (_port
      ((CLR_Al)(Reset))
      ((Min_Al)(Cout_M))
      ((Ora_Al)(Cout_O))
      ((Cresc_Min_Al)(CU))
      ((Cresc_Ora_Al)(CU))
      ((Set_Min)(S_M_Al))
      ((Set_Ore)(S_O_Al))
      ((Cout_Min_AL)(Cout_M_Al))
      ((Cout_Ore_AL)(Cout_O_Al))
      ((Cout_Al)(Suna_Al))
      ((Set_Al)(Set_Alarma))
    )
    (_use (_entity . alarma)
    )
  )
  (_instantiation C6 0 173 (_component Grade )
    (_port
      ((CLK_Grade)(CLK_G))
      ((CLR_Grade)(Reset))
      ((EN)(Enable))
      ((Grade)(Cout_G))
    )
    (_use (_entity . grade)
    )
  )
  (_object
    (_port (_internal Set ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal CU ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Cout_M ~std_logic_vector{5~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Cout_O ~std_logic_vector{4~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Cout_M_Al ~std_logic_vector{5~downto~0}~122 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Cout_O_Al ~std_logic_vector{4~downto~0}~124 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Cout_Z ~std_logic_vector{4~downto~0}~126 0 15 (_entity (_out ))))
    (_type (_internal ~STRING{1~to~8}~12 0 16 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 8))))))
    (_port (_internal Cout_Z_Lit ~STRING{1~to~8}~12 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Cout_L ~std_logic_vector{3~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal Cout_A ~std_logic_vector{10~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Cout_G ~std_logic_vector{4~downto~0}~128 0 19 (_entity (_out ))))
    (_signal (_internal CLK_Minute ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal CLK_G ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ((i 3))))))
    (_signal (_internal CarryMin ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal CarryOre ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal CarryLuna ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Suna_Al ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Set_Alarma ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Temperatura ~std_logic_vector{5~downto~0}~13 0 33 (_architecture (_uni (_string \"001111"\)))))
    (_signal (_internal S_Ora ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ((i 2))))))
    (_signal (_internal S_Zi ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ((i 2))))))
    (_signal (_internal S_Luna ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal S_An ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal S_M_Al ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal S_O_Al ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1310 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~STRING{1~to~8}~13 0 75 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 8))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1314 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__171(_architecture 0 0 171 (_assignment (_simple)(_alias((CLK_G)(CarryOre)))(_target(13))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
  )
  (_model . Agenda 1 -1
  )
)
V 000046 55 1906          1655798232306 Grade
(_unit VHDL (grade 0 6 (grade 0 15 ))
  (_version v33)
  (_time 1655798232305 2022.06.21 10:57:12)
  (_source (\./src/grade.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655797393365)
    (_use )
  )
  (_object
    (_port (_internal CLK_Grade ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal CLR_Grade ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ((i 3))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Grade ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Qt ~std_logic_vector{4~downto~0}~13 0 17 (_architecture (_uni (_string \"00001"\)))))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 22 (_process 0 ((i 2)))))
    (_type (_internal ~std_logic_vector{4{4~downto~1}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 1))))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(3)(4))(_sensitivity(0))(_read(1)(2)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
    (3 2 2 2 3 )
    (3 3 2 3 2 )
    (3 2 3 2 2 )
  )
  (_model . Grade 1 -1
  )
)
V 000047 55 3522          1655798232404 Alarma
(_unit VHDL (alarma 0 6 (alarma 0 22 ))
  (_version v33)
  (_time 1655798232403 2022.06.21 10:57:12)
  (_source (\./src/alarma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655797393676)
    (_use )
  )
  (_object
    (_port (_internal CLR_Al ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Min_Al ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Ora_Al ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal Cresc_Min_Al ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_port (_internal Cresc_Ora_Al ~extieee.std_logic_1164.std_logic 0 12 (_entity (_inout ))))
    (_port (_internal Set_Min ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_port (_internal Set_Ore ~extieee.std_logic_1164.std_logic 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Cout_Min_Al ~std_logic_vector{5~downto~0}~122 0 15 (_entity (_out (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Cout_Ore_Al ~std_logic_vector{4~downto~0}~124 0 16 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Cout_Al ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal Set_Al ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_signal (_internal X ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Minute ~std_logic_vector{5~downto~0}~13 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Ore ~std_logic_vector{4~downto~0}~13 0 26 (_architecture (_uni ))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(1)(4)(2)(5)(6)(3))(_read(0)(11)(12)(13)))))
      (line__70(_architecture 1 0 70 (_assignment (_simple)(_alias((Cout_Al)(X)))(_target(9))(_sensitivity(11)))))
      (line__71(_architecture 2 0 71 (_assignment (_simple)(_alias((Cout_Min_AL)(Minute)))(_target(7))(_sensitivity(12)))))
      (line__72(_architecture 3 0 72 (_assignment (_simple)(_alias((Cout_Ore_Al)(Ore)))(_target(8))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . Alarma 4 -1
  )
)
V 000049 55 1916          1655798232468 NrPseudo
(_unit VHDL (nrpseudo 0 6 (nrpseudo 0 14 ))
  (_version v33)
  (_time 1655798232467 2022.06.21 10:57:12)
  (_source (\./src/numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655797393603)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q ~std_logic_vector{5~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Qt ~std_logic_vector{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000001"\)))))
    (_variable (_internal tmp ~extieee.std_logic_1164.std_logic 0 21 (_process 0 ((i 2)))))
    (_type (_internal ~std_logic_vector{5{5~downto~1}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 1))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0))(_read(1)(2)(4(d_5_1))(4(0))(4(2))(4(3))(4(4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 3 )
  )
  (_model . NrPseudo 1 -1
  )
)
V 000047 55 2312          1655798232536 NumOre
(_unit VHDL (numore 0 5 (numore 0 16 ))
  (_version v33)
  (_time 1655798232535 2022.06.21 10:57:12)
  (_source (\./src/numore.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655797393858)
    (_use )
  )
  (_object
    (_port (_internal CLR_Ora ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C_Min ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Cresc_Ora ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_port (_internal Set_Ora ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_port (_internal C_Ora ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Cout_Ora ~std_logic_vector{4~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Ore ~std_logic_vector{4~downto~0}~13 0 18 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal Cry ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(6)(7))(_sensitivity(1)(0)(2)(3))(_read(6)))))
      (line__54(_architecture 1 0 54 (_assignment (_simple)(_alias((Cout_Ora)(Ore)))(_target(5))(_sensitivity(6)))))
      (line__55(_architecture 2 0 55 (_assignment (_simple)(_alias((C_Ora)(Cry)))(_target(4))(_sensitivity(7)))))
      (line__56(_architecture 3 0 56 (_assignment (_simple)(_alias((Cresc_Ora)(_string \"0"\)))(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (3 3 2 2 2 )
  )
  (_model . NumOre 4 -1
  )
)
V 000048 55 4685          1655798232603 NumZile
(_unit VHDL (numzile 0 6 (numzile 0 22 ))
  (_version v33)
  (_time 1655798232603 2022.06.21 10:57:12)
  (_source (\./src/numzile.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655797393456)
    (_use )
  )
  (_object
    (_port (_internal CLR_Zi ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLR_Luna ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C_Ora ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Cresc_Zi ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_port (_internal Cresc_Luna ~extieee.std_logic_1164.std_logic 0 12 (_entity (_inout ))))
    (_port (_internal Set_Zi ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_port (_internal Set_Luna ~extieee.std_logic_1164.std_logic 0 14 (_entity (_inout ))))
    (_port (_internal C_Luna ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Cout_Luna ~std_logic_vector{3~downto~0}~12 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Cout_Zile_Cif ~std_logic_vector{4~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~STRING{1~to~8}~12 0 18 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 8))))))
    (_port (_internal Cout_Zile_Lit ~STRING{1~to~8}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Zile ~std_logic_vector{4~downto~0}~13 0 24 (_architecture (_uni (_string \"00001"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Luna ~std_logic_vector{3~downto~0}~13 0 25 (_architecture (_uni (_string \"0001"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal Zi_Sapt ~std_logic_vector{2~downto~0}~13 0 26 (_architecture (_uni (_string \"001"\)))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(10)(6)(5)(7)(11)(12)(13))(_sensitivity(2)(0)(3)(6)(5)(4)(1))(_read(11)(12)(13)))))
      (line__162(_architecture 1 0 162 (_assignment (_simple)(_alias((Cresc_Zi)(_string \"0"\)))(_target(3)))))
      (line__163(_architecture 2 0 163 (_assignment (_simple)(_alias((Cresc_Luna)(_string \"0"\)))(_target(4)))))
      (line__164(_architecture 3 0 164 (_assignment (_simple)(_alias((Cout_Zile_Cif)(Zile)))(_target(9))(_sensitivity(11)))))
      (line__165(_architecture 4 0 165 (_assignment (_simple)(_alias((Cout_Luna)(Luna)))(_target(8))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
  )
  (_static
    (2 2 3 )
    (32 32 76 85 78 73 32 32 )
    (2 3 2 )
    (32 32 77 65 82 84 73 32 )
    (2 3 3 )
    (77 73 69 82 67 85 82 73 )
    (3 2 2 )
    (32 32 74 79 73 32 32 32 )
    (3 2 3 )
    (32 86 73 78 69 82 73 32 )
    (3 3 2 )
    (32 83 65 77 66 65 84 65 )
    (3 3 3 )
    (68 85 77 73 78 73 67 65 )
    (2 2 2 )
    (32 32 76 85 78 73 32 32 )
    (2 2 2 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 3 2 )
    (3 3 3 2 3 )
    (2 2 2 2 3 )
    (2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 3 2 2 )
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 3 3 2 )
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (3 2 2 3 )
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (3 2 3 3 )
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . NumZile 5 -1
  )
)
V 000047 55 2089          1655798232675 NumMin
(_unit VHDL (nummin 0 5 (nummin 0 16 ))
  (_version v33)
  (_time 1655798232674 2022.06.21 10:57:12)
  (_source (\./src/nummin.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655797393776)
    (_use )
  )
  (_object
    (_port (_internal CLK_Min ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal CLR_Min ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Cresc_Min ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_port (_internal Set_Min ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_port (_internal C_Min ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Cout_Min ~std_logic_vector{5~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Min ~std_logic_vector{5~downto~0}~13 0 18 (_architecture (_uni (_string \"000000"\)))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(4)(3)(6))(_sensitivity(1)(0)(3)(2))(_read(6)))))
      (line__47(_architecture 1 0 47 (_assignment (_simple)(_alias((Cout_Min)(Min)))(_target(5))(_sensitivity(6)))))
      (line__48(_architecture 2 0 48 (_assignment (_simple)(_alias((Cresc_Min)(_string \"0"\)))(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 3 3 2 3 3 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 3 )
  )
  (_model . NumMin 3 -1
  )
)
V 000046 55 1845          1655798232742 NumAn
(_unit VHDL (numan 0 6 (numan 0 16 ))
  (_version v33)
  (_time 1655798232742 2022.06.21 10:57:12)
  (_source (\./src/numan.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655797393264)
    (_use )
  )
  (_object
    (_port (_internal CLR_An ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C_Luna ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Cresc_An ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Set_An ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal Cout_An ~std_logic_vector{10~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal An ~std_logic_vector{10~downto~0}~13 0 18 (_architecture (_uni (_string \"11111100110"\)))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5))(_sensitivity(1)(2)(0)(3))(_read(5)))))
      (line__44(_architecture 1 0 44 (_assignment (_simple)(_alias((Cout_An)(An)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 2 2 3 3 2 )
  )
  (_model . NumAn 2 -1
  )
)
