Cadence Genus(TM) Synthesis Solution.
Copyright 2023 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[16:27:36.434124] Configured Lic search path (21.01-s002): 5280@hs-lic3.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:

Version: 22.13-s093_1, built Tue Sep 05 08:56:02 PDT 2023
Options: -files Resynth.tcl 
Date:    Tue Nov 12 16:27:36 2024
Host:    cae-europractice1.othr.de (x86_64 w/Linux 5.15.0-210.163.7.el8uek.x86_64) (1core*16cpus*16physical cpus*AMD Ryzen Threadripper PRO 5975WX 32-Cores 512KB) (32569880KB)
PID:     50969
OS:      Red Hat Enterprise Linux release 8.10 (Ootpa)

Checking out license: Genus_Synthesis
[16:27:36.041760] Periodic Lic check successful
[16:27:36.041769] Feature usage summary:
[16:27:36.041770] Genus_Synthesis



***********************************************************************************************************
***********************************************************************************************************



Finished executable startup (1 second elapsed).

Loading tool scripts...
Finished loading tool scripts (8 seconds elapsed).

#@ Processing -files option
@genus 1> source Resynth.tcl
#@ Begin verbose source ./Resynth.tcl
@file(Resynth.tcl) 2: read_libs LIB/sky130_osu_sc_18T_hs_TT_1P8_25C.ccs.lib LIB/sky130_fd_io__top_gpiov2_tt_tt_025C_1v80_3v30.lib
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 4752 is defined after at least one cell definition. The attribute will be ignored. (File /home/cae1/Desktop/FPGA-OpenFPGA/Synthesis/Fabric/auto_3x3_osu/LIB/sky130_fd_io__top_gpiov2_tt_tt_025C_1v80_3v30.lib)

  Message Summary for Library both libraries:
  *******************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 5
  An attribute is used before it is defined. [LBR-511]: 1
  An unsupported construct was detected in this library. [LBR-40]: 12
  *******************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'sky130_osu_sc_18T_hs_TT_1P8_25C.ccs.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'sky130_fd_io__top_gpiov2_tt_tt_025C_1v80_3v30.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_osu_sc_18T_hs__ant' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_osu_sc_18T_hs__ant' must have an output pin.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'sky130_osu_sc_18T_hs_TT_1P8_25C.ccs/sky130_osu_sc_18T_ls__addf_1'.
        : Specify a valid area value for the libcell.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'sky130_osu_sc_18T_hs_TT_1P8_25C.ccs/sky130_osu_sc_18T_ls__addf_l'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'sky130_osu_sc_18T_hs_TT_1P8_25C.ccs/sky130_osu_sc_18T_ls__addh_1'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'sky130_osu_sc_18T_hs_TT_1P8_25C.ccs/sky130_osu_sc_18T_ls__addh_l'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'sky130_osu_sc_18T_hs_TT_1P8_25C.ccs/sky130_osu_sc_18T_ls__and2_1'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'sky130_osu_sc_18T_hs_TT_1P8_25C.ccs/sky130_osu_sc_18T_ls__and2_2'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'sky130_osu_sc_18T_hs_TT_1P8_25C.ccs/sky130_osu_sc_18T_ls__and2_4'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'sky130_osu_sc_18T_hs_TT_1P8_25C.ccs/sky130_osu_sc_18T_ls__and2_6'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'sky130_osu_sc_18T_hs_TT_1P8_25C.ccs/sky130_osu_sc_18T_ls__and2_8'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'sky130_osu_sc_18T_hs_TT_1P8_25C.ccs/sky130_osu_sc_18T_ls__and2_l'.
@file(Resynth.tcl) 3: read_hdl flat.v
@file(Resynth.tcl) 4: elaborate
Warning : Libcell will be treated as a timing model. [LBR-158]
        : Lib_pin 'sky130_osu_sc_18T_hs__buf_6/Y' has no incoming arcs.
        : Ensure that the relevant timing arcs are defined in the Liberty model of the libcell.
  Libraries have 55 usable logic and 8 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'fpga_top' from file 'flat.v'.
Warning : In legacy_ui mode, Genus creates a blackbox as description for a module is not found. Black boxes represent unresolved references in the design and are usually not expected. Another possible reason is, some libraries are not read and the tool could not get the content for some macros or lib_cells. [CDFG-428]
        : A blackbox was created for instance 'gpio' in file 'flat.v' on line 45256.
        : Check the kind of module a black box is. If it is a lib_cell or a macro, check why the corresponding .lib was not read in. This could be either due to a missing or faulty file or due to an incomplete init_lib_search_path attribute value making restricting access to the missing file. If it is a module of your design, verify whether the path to this module is a part of the files you read or else check that the init_hdl_search_path attribute is not missing some paths.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'mem_out' in module 'GPIO_sky130_osu_sc_18T_hs__dffr_1_mem' in file 'flat.v' on line 30, column 34, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'mem_outb' in module 'GPIO_sky130_osu_sc_18T_hs__dffr_1_mem' in file 'flat.v' on line 30, column 44, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'mem_out' in module 'GPIO_sky130_osu_sc_18T_hs__dffr_1_mem_1' in file 'flat.v' on line 97, column 34, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'mem_outb' in module 'GPIO_sky130_osu_sc_18T_hs__dffr_1_mem_1' in file 'flat.v' on line 97, column 44, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'mem_out' in module 'GPIO_sky130_osu_sc_18T_hs__dffr_1_mem_2' in file 'flat.v' on line 164, column 34, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'mem_outb' in module 'GPIO_sky130_osu_sc_18T_hs__dffr_1_mem_2' in file 'flat.v' on line 164, column 44, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'mem_out' in module 'GPIO_sky130_osu_sc_18T_hs__dffr_1_mem_3' in file 'flat.v' on line 231, column 34, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'mem_outb' in module 'GPIO_sky130_osu_sc_18T_hs__dffr_1_mem_3' in file 'flat.v' on line 231, column 44, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'mem_out' in module 'GPIO_sky130_osu_sc_18T_hs__dffr_1_mem_4' in file 'flat.v' on line 298, column 34, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'mem_outb' in module 'GPIO_sky130_osu_sc_18T_hs__dffr_1_mem_4' in file 'flat.v' on line 298, column 44, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'mem_out' in module 'GPIO_sky130_osu_sc_18T_hs__dffr_1_mem_5' in file 'flat.v' on line 365, column 34, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'mem_outb' in module 'GPIO_sky130_osu_sc_18T_hs__dffr_1_mem_5' in file 'flat.v' on line 365, column 44, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'mem_out' in module 'GPIO_sky130_osu_sc_18T_hs__dffr_1_mem_6' in file 'flat.v' on line 432, column 34, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'mem_outb' in module 'GPIO_sky130_osu_sc_18T_hs__dffr_1_mem_6' in file 'flat.v' on line 432, column 44, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'mem_out' in module 'GPIO_sky130_osu_sc_18T_hs__dffr_1_mem_7' in file 'flat.v' on line 499, column 34, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'mem_outb' in module 'GPIO_sky130_osu_sc_18T_hs__dffr_1_mem_7' in file 'flat.v' on line 499, column 44, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'mem_out' in module 'GPIO_sky130_osu_sc_18T_hs__dffr_1_mem_8' in file 'flat.v' on line 684, column 34, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'mem_outb' in module 'GPIO_sky130_osu_sc_18T_hs__dffr_1_mem_8' in file 'flat.v' on line 684, column 44, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'mem_out' in module 'GPIO_sky130_osu_sc_18T_hs__dffr_1_mem_9' in file 'flat.v' on line 751, column 34, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'mem_outb' in module 'GPIO_sky130_osu_sc_18T_hs__dffr_1_mem_9' in file 'flat.v' on line 751, column 44, hid = 0.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'ELABUTL-123'.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'sram_inv' of instance 'frac_lut6_mux_0_' of module 'frac_lut6_mux' in file 'flat.v' on line 2788, column 33, hid = 0.
        : Run check_design to check 'Undriven Port(s)/Pin(s)' section for all undriven module input ports. It is better to double confirm with designer if these undriven ports are expected. During syn_gen the undriven ports are controlled by attribute 'hdl_unconnected_value', the default value is 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'ff_clk' of instance 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' of module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff' in file 'flat.v' on line 3211, column 83, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'ff_clk' of instance 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' of module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in file 'flat.v' on line 3218, column 83, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'fabric_clk' of instance 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' of module 'logical_tile_clb_mode_default__fle_mode_physical__fabric' in file 'flat.v' on line 3259, column 66, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'sram_inv' of instance 'frac_lut6_mux_0_' of module 'frac_lut6_mux_1' in file 'flat.v' on line 3431, column 35, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'ff_clk' of instance 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' of module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_2' in file 'flat.v' on line 3869, column 83, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'ff_clk' of instance 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' of module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_3' in file 'flat.v' on line 3876, column 83, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'fabric_clk' of instance 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' of module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_1' in file 'flat.v' on line 3917, column 66, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'sram_inv' of instance 'frac_lut6_mux_0_' of module 'frac_lut6_mux_2' in file 'flat.v' on line 4090, column 35, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'ff_clk' of instance 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' of module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_4' in file 'flat.v' on line 4528, column 83, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'ff_clk' of instance 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' of module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_5' in file 'flat.v' on line 4535, column 83, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'fabric_clk' of instance 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' of module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_2' in file 'flat.v' on line 4576, column 66, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'sram_inv' of instance 'frac_lut6_mux_0_' of module 'frac_lut6_mux_3' in file 'flat.v' on line 4749, column 35, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'ff_clk' of instance 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' of module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_6' in file 'flat.v' on line 5187, column 83, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'ff_clk' of instance 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' of module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_7' in file 'flat.v' on line 5194, column 83, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'fabric_clk' of instance 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' of module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_3' in file 'flat.v' on line 5235, column 66, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'sram_inv' of instance 'frac_lut6_mux_0_' of module 'frac_lut6_mux_4' in file 'flat.v' on line 5408, column 35, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'ff_clk' of instance 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' of module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_8' in file 'flat.v' on line 5846, column 83, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'ff_clk' of instance 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' of module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_9' in file 'flat.v' on line 5853, column 83, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'fabric_clk' of instance 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' of module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_4' in file 'flat.v' on line 5894, column 66, hid = 0.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'ELABUTL-127'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'pReset[0]' in module 'fpga_top'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'prog_clk[0]' in module 'fpga_top'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'set[0]' in module 'fpga_top'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'reset[0]' in module 'fpga_top'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'clk[0]' in module 'fpga_top'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ccff_head[0]' in module 'fpga_top'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'fpga_top'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'sky130_fd_io__top_gpio_ovtv2'.
        : Run check_design to get all unresolved instance. To resolve the reference, either load a technology library containing the cell by appending to the 'library' attribute, or read in the hdl file containing the module before performing elaboration. As the design is incomplete, synthesis results may not correspond to the entire design.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         1.00 | 
| ume_merge         |       0 |       0 |         0.00 | 
| ume_ssm           |       0 |       0 |         2.00 | 
| ume_cse           |       0 |       0 |        10.00 | 
| ume_shrink        |       0 |       0 |         0.00 | 
| ume_sweep         |       0 |       0 |         1.00 | 
--------------------------------------------------------
Starting optimize datapath shifters [v1.0] (stage: post_elab, startdef: fpga_top, recur: true)
Completed optimize datapath shifters (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: fpga_top, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: fpga_top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)
Starting basic netlist cleanup [v1.0] (stage: post_elab, startdef: fpga_top, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------------------
| Transform                      | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------------------
| hlo_optimize_datapath_shifters |       0 |       0 |         0.00 | 
| hlo_clip_mux_input             |       0 |       0 |         1.00 | 
| hlo_clip                       |       0 |       0 |         1.00 | 
| hlo_cleanup                    |       0 |       0 |         0.00 | 
---------------------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(Resynth.tcl) 7: set sdc_dir "./SDC"
@file(Resynth.tcl) 9: set sdc_files {
	"fabric.sdc"
}
@file(Resynth.tcl) 13: foreach sdc_file $sdc_files {
	read_sdc [file join $sdc_dir $sdc_file]
}
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.00)
 "set_disable_timing"       - successful     78 , failed      0 (runtime  0.28)
 "set_max_delay"            - successful   4118 , failed      0 (runtime  7.88)
 "set_units"                - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:09 (hh:mm:ss)
@file(Resynth.tcl) 19: set_db syn_opt_effort medium
  Setting attribute of root '/': 'syn_opt_effort' = medium
@file(Resynth.tcl) 24: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'fpga_top' using 'medium' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                223706        0         0         0        0
-------------------------------------------------------------------------------
 const_prop               223706        0         0         0        0
 simp_cc_inputs           222146        0         0         0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               222146        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 222146        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 222146        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 init_area                222146        0         0         0        0
 io_phase                 212894        0         0         0        0
 gate_comp                212599        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.01
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.03
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase      1548  (     1348 /     1348 )  4.00
       gate_comp        90  (       13 /       13 )  0.44
       gcomp_mog         0  (        0 /        0 )  0.08
       glob_area        50  (        0 /       50 )  0.02
       area_down         0  (        0 /        0 )  0.01
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.02
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               212599        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 212599        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                212599        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.01
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.02
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase       200  (        0 /        0 )  0.32
       gate_comp        77  (        0 /        0 )  0.38
       gcomp_mog         0  (        0 /        0 )  0.08
       glob_area        50  (        0 /       50 )  0.02
       area_down         0  (        0 /        0 )  0.01
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------
|    Id     |  Sev  |Count|                                  Message Text                                  |
------------------------------------------------------------------------------------------------------------
|CDFG-428   |Warning|    1|In legacy_ui mode, Genus creates a blackbox as description for a module is not  |
|           |       |     | found. Black boxes represent unresolved references in the design and are       |
|           |       |     | usually not expected. Another possible reason is, some libraries are not read  |
|           |       |     | and the tool could not get the content for some macros or lib_cells.           |
|           |       |     |Check the kind of module a black box is. If it is a lib_cell or a macro, check  |
|           |       |     | why the corresponding .lib was not read in. This could be either due to a      |
|           |       |     | missing or faulty file or due to an incomplete init_lib_search_path attribute  |
|           |       |     | value making restricting access to the missing file. If it is a module of your |
|           |       |     | design, verify whether the path to this module is a part of the files you read |
|           |       |     | or else check that the init_hdl_search_path attribute is not missing some      |
|           |       |     | paths.                                                                         |
|CDFG-500   |Info   |  314|Unused module input port.                                                       |
|           |       |     |(In port definition within the module, the input port is not used in any assignm|
|           |       |     | ent statements or conditional expressions for decision statements.             |
|CDFG-738   |Info   |   12|Common subexpression eliminated.                                                |
|CDFG-739   |Info   |   12|Common subexpression kept.                                                      |
|CDFG2G-622 |Warning|    6|Signal or variable has multiple drivers.                                        |
|           |       |     |This may cause simulation mismatches between the original and synthesized       |
|           |       |     | designs.                                                                       |
|ELAB-1     |Info   |    1|Elaborating Design.                                                             |
|ELAB-2     |Info   |  718|Elaborating Subdesign.                                                          |
|ELAB-3     |Info   |    1|Done Elaborating Design.                                                        |
|ELABUTL-123|Warning|  316|Undriven module output port.                                                    |
|ELABUTL-127|Warning|   52|Undriven module input port.                                                     |
|           |       |     |Run check_design to check 'Undriven Port(s)/Pin(s)                              |
|           |       |     | ' section for all undriven module input ports. It is better to double confirm  |
|           |       |     | with designer if these undriven ports are expected. During syn_gen the undriven|
|           |       |     | ports are controlled by attribute 'hdl_unconnected_value', the default value is|
|           |       |     | 0.                                                                             |
|LBR-9      |Warning|    2|Library cell has no output pins defined.                                        |
|           |       |     |Add the missing output pin(s)                                                   |
|           |       |     | , then reload the library. Else the library cell will be marked as timing model|
|           |       |     | i.e. unusable. Timing_model means that the cell does not have any defined      |
|           |       |     | function. If there is no output pin, Genus will mark library cell as unusable  |
|           |       |     | i.e. the attribute 'usable' will be marked to 'false' on the libcell.          |
|           |       |     | Therefore, the cell is not used for mapping and it will not be picked up from  |
|           |       |     | the library for synthesis. If you query the attribute 'unusable_reason' on the |
|           |       |     | libcell; result will be: 'Library cell has no output pins.'Note: The message   |
|           |       |     | LBR-9 is only for the logical pins and not for the power_ground pins. Genus    |
|           |       |     | will depend upon the output function defined in the pin group (output pin)     |
|           |       |     | of the cell, to use it for mapping. The pg_pin will not have any function      |
|           |       |     | defined.                                                                       |
|LBR-40     |Info   |   12|An unsupported construct was detected in this library.                          |
|           |       |     |Check to see if this construct is really needed for synthesis. Many liberty     |
|           |       |     | constructs are not actually required.                                          |
|LBR-41     |Info   |    5|An output library pin lacks a function attribute.                               |
|           |       |     |If the remainder of this library cell's semantic checks are successful, it will |
|           |       |     | be considered as a timing-model                                                |
|           |       |     | (because one of its outputs does not have a valid function.                    |
|LBR-43     |Warning|   10|Libcell has no area attribute.  Defaulting to 0 area.                           |
|           |       |     |Specify a valid area value for the libcell.                                     |
|LBR-155    |Info   |    4|Mismatch in unateness between 'timing_sense' attribute and the function.        |
|           |       |     |The 'timing_sense' attribute will be respected.                                 |
|LBR-158    |Warning|    1|Libcell will be treated as a timing model.                                      |
|           |       |     |Ensure that the relevant timing arcs are defined in the Liberty model of the    |
|           |       |     | libcell.                                                                       |
|LBR-162    |Info   |   33|Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.         |
|           |       |     |Setting the 'timing_sense' to non_unate.                                        |
|LBR-412    |Info   |    2|Created nominal operating condition.                                            |
|           |       |     |The nominal operating condition is represented, either by the nominal PVT values|
|           |       |     | specified in the library source                                                |
|           |       |     | (via nom_process,nom_voltage and nom_temperature respectively)                 |
|           |       |     | , or by the default PVT values (1.0,1.0,1.0).                                  |
|LBR-511    |Warning|    1|An attribute is used before it is defined.                                      |
|LBR-518    |Info   |    5|Missing a function attribute in the output pin definition.                      |
|PA-7       |Info   |    2|Resetting power analysis results.                                               |
|           |       |     |All computed switching activities are removed.                                  |
|SYNTH-7    |Info   |    1|Incrementally optimizing.                                                       |
|TIM-1000   |Info   |    1|Multimode clock gating check is disabled.                                       |
|TUI-273    |Warning|    1|Black-boxes are represented as unresolved references in the design.             |
|           |       |     |Run check_design to get all unresolved instance. To resolve the reference,      |
|           |       |     | either load a technology library containing the cell by appending to the       |
|           |       |     | 'library' attribute, or read in the hdl file containing the module before      |
|           |       |     | performing elaboration. As the design is incomplete, synthesis results may not |
|           |       |     | correspond to the entire design.                                               |
------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'fpga_top'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(Resynth.tcl) 28: report_timing > reports/report_timing.rpt
@file(Resynth.tcl) 29: report_power  > reports/report_power.rpt
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : fpga_top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: reports/report_power.rpt
@file(Resynth.tcl) 30: report_area   > reports/report_area.rpt
@file(Resynth.tcl) 31: report_qor    > reports/report_qor.rpt
@file(Resynth.tcl) 34: write_hdl > outputs/post_synth_fabric_netlist.v
@file(Resynth.tcl) 35: write_sdc > outputs/post_synth_fabric_sdc.sdc
Finished SDC export (command execution time mm:ss (real) = 00:01).
@file(Resynth.tcl) 36: write_sdf -timescale ns -nonegchecks -recrem split -edges check_edge  -setuphold split > outputs/delays.sdf
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_1/sky130_osu_sc_18T_hs__inv_1_5_.
        : The timing arc of the instance does not exist or is disabled by disable_timing or constant value. The delay information will not be generated for the instance. The instance could be a loop breaker or its inputs could be driven by constant
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_1/sky130_osu_sc_18T_hs__inv_1_10_.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_1/sky130_osu_sc_18T_hs__inv_1_15_.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_1/sky130_osu_sc_18T_hs__inv_1_18_.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_2/sky130_osu_sc_18T_hs__inv_1_5_.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_2/sky130_osu_sc_18T_hs__inv_1_10_.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_2/sky130_osu_sc_18T_hs__inv_1_15_.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_2/sky130_osu_sc_18T_hs__inv_1_18_.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_1/sky130_osu_sc_18T_hs__inv_1_5_.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_1/sky130_osu_sc_18T_hs__inv_1_10_.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_1/sky130_osu_sc_18T_hs__inv_1_15_.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_1/sky130_osu_sc_18T_hs__inv_1_18_.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_2/sky130_osu_sc_18T_hs__inv_1_5_.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_2/sky130_osu_sc_18T_hs__inv_1_10_.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_2/sky130_osu_sc_18T_hs__inv_1_15_.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_2/sky130_osu_sc_18T_hs__inv_1_18_.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_breaker.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_breaker1.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_breaker2.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_breaker3.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'WSDF-201'.
@file(Resynth.tcl) 37: write_design
(write_design): Writing Genus content. Constraint interface is 'smsc'
Exporting design data for 'fpga_top' to genus_invs_des/genus...
%# Begin write_design (11/12 16:28:10, mem=1595.90M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
No scan chains were found.
File genus_invs_des/genus.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:01).
Info: file genus_invs_des/genus.default_emulate_constraint_mode.sdc has been written
Info: file genus_invs_des/genus.default_emulate_constraint_mode.sdc has been written
** To load the database source genus_invs_des/genus.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'fpga_top' (command execution time mm:ss cpu = 00:00, real = 00:01).
.
%# End write_design (11/12 16:28:11, total cpu=09:00:00, real=09:00:01, peak res=556.80M, current mem=1595.90M)
@file(Resynth.tcl) 38: exit

Lic Summary:
[16:28:11.211640] Cdslmd servers: hs-lic3
[16:28:11.211643] Feature usage summary:
[16:28:11.211643] Genus_Synthesis

Normal exit.