// Seed: 719254681
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  tri0 id_5 = id_3 || 1;
  assign module_1.id_13 = 0;
  wire id_6;
  id_7(
      .id_0(id_3 > 1), .id_1(1), .id_2(id_4), .id_3(id_3), .id_4(1)
  ); id_8(
      .id_0(1 - 1), .id_1()
  );
  wire id_9;
  id_10(
      .id_0(id_5), .id_1(1), .id_2(1), .id_3(1)
  );
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input uwire id_2,
    output tri1 id_3,
    input wand id_4,
    input tri0 id_5,
    output tri0 id_6,
    output tri0 id_7,
    input wand id_8,
    output tri1 id_9,
    input wire id_10,
    input supply0 id_11,
    input tri0 id_12,
    input supply1 id_13,
    output logic id_14,
    input uwire id_15
    , id_18,
    input wor id_16
);
  always @(posedge id_13) begin : LABEL_0
    id_14 += id_2;
  end
  always @(id_10) begin : LABEL_0
    id_14 <= 1;
  end
  tri id_19, id_20;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18
  );
  wire id_21;
  assign id_19 = id_12;
endmodule
