# Implementation-of-TSPC-D-flip-flop-and-Modified-TSPC-D-flip-flop-and-its-power-comparison
 Abstract:
True Single Phase Clock logic is used to over the overlaps between CLOCK and (CLOCK)â€™. In this report a modified TSPC D flip flop is implemented and its comparison is made with the conventional TSPC D flip flop.
# Tools used:
Synopsis Custom Compiler
Synopsis Primewave
# TSPC D flip flop circuit Design:
![1645292542120](https://user-images.githubusercontent.com/87258547/156169386-4b946db8-ca38-4c8c-8f91-65bdc35ab5d4.jpg)
Design Schematic of TSPC D flip flop
![TSPC_DFF_DESIGN_SCHEMETIC](https://user-images.githubusercontent.com/87258547/156169483-883e1b66-83fe-42f7-8c46-3fd536903ce0.png)
Symbol of TSPC D flip flop
![TSPC_DFF_DESIGN_SYMBOL](https://user-images.githubusercontent.com/87258547/156169556-447774ad-cf1c-4823-a5d3-6236aa4037f9.png)
Testbench Schematic of TSPC D flip flop
![TSPC_DFF_TB_SCHEMATIC](https://user-images.githubusercontent.com/87258547/156169635-f99f299d-575a-4513-b550-e7b0ffbdc841.png)
# MTSPC D flip flop circuit Design:
Design Schematic of MTSPC D flip flop
![mtspcdff_design_sch](https://user-images.githubusercontent.com/87258547/156169967-645465e0-3470-45a2-9336-1537cfecd67c.png)
Testbench Schematic and Symbol look same as that of TSPC D flip flop.
# Specifications of Elements used:
Clock
![clock](https://user-images.githubusercontent.com/87258547/156170373-25b0d9f4-be4d-4a20-a403-b1e8bbbccb3d.png)
Reset
![reset](https://user-images.githubusercontent.com/87258547/156170419-7673426d-c811-47f5-8589-d1fc2ddf0dfa.png)
VDD
![vdd](https://user-images.githubusercontent.com/87258547/156170516-d9c1e1e9-88ee-4bc6-be2f-a2b9911d0f5b.png)
Data input
![data](https://user-images.githubusercontent.com/87258547/156170608-7488b4bb-3032-4d42-8db0-7f35e6dc153c.png)
Capacitor
![capacitor](https://user-images.githubusercontent.com/87258547/156170652-740f9e21-37f8-4229-bc7c-2ed21250cce5.png)
# Simulation Results
TSPC D FLIP FLIP
![TSPC_DFF_WAVE (2)](https://user-images.githubusercontent.com/87258547/156170749-d11b19f4-d6ee-4162-b440-6c2cde1e8253.png)
MTSPC D FLIP FLOP
![2022-03-01 (14)](https://user-images.githubusercontent.com/87258547/156170827-6eae09c0-395e-4e75-8a4a-a6dd41e8645f.png)
After comparing the current waveform of both the designs, we can say that the average/mean current value would be more in the convnetional design hence the power consumed will also be more in the conventional TSPC D flip flop and the MTSPC takes lesser average value of current hence lesser power consumed.
# Author
Divyank Tyagi,Electrical Engineering Part- IV, IIT (BHU) Varanasi.
# Acknowledgement
1. Kunal Ghosh, Cofounder,VSD
2. Synopsis, India
3. IITH
# Reference
High speed and low power preset-able modified TSPC D flip-flop design and performance comparison with TSPC D flip-flop by Jahangir Shaikh and Hafizur Rahaman, School of VLSI technology, Indian Institute of Engineering Science and Technology,Shibpur








