<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_O_T_C_U_C_32a7e98d</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_O_T_C_U_C_32a7e98d'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_O_T_C_U_C_32a7e98d')">rsnoc_z_H_R_O_T_C_U_C_32a7e98d</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.50</td>
<td class="s6 cl rt"><a href="mod657.html#Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod657.html#Cond" > 33.33</a></td>
<td class="s2 cl rt"><a href="mod657.html#Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod657.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod657.html#inst_tag_31818"  onclick="showContent('inst_tag_31818')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c0</a></td>
<td class="s4 cl rt"> 41.79</td>
<td class="s6 cl rt"><a href="mod657.html#inst_tag_31818_Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod657.html#inst_tag_31818_Cond" > 33.33</a></td>
<td class="s1 cl rt"><a href="mod657.html#inst_tag_31818_Toggle" > 17.14</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod657.html#inst_tag_31818_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod657.html#inst_tag_31819"  onclick="showContent('inst_tag_31819')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></td>
<td class="s4 cl rt"> 41.79</td>
<td class="s6 cl rt"><a href="mod657.html#inst_tag_31819_Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod657.html#inst_tag_31819_Cond" > 33.33</a></td>
<td class="s1 cl rt"><a href="mod657.html#inst_tag_31819_Toggle" > 17.14</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod657.html#inst_tag_31819_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod657.html#inst_tag_31821"  onclick="showContent('inst_tag_31821')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c0</a></td>
<td class="s4 cl rt"> 41.79</td>
<td class="s6 cl rt"><a href="mod657.html#inst_tag_31821_Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod657.html#inst_tag_31821_Cond" > 33.33</a></td>
<td class="s1 cl rt"><a href="mod657.html#inst_tag_31821_Toggle" > 17.14</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod657.html#inst_tag_31821_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod657.html#inst_tag_31822"  onclick="showContent('inst_tag_31822')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></td>
<td class="s4 cl rt"> 41.79</td>
<td class="s6 cl rt"><a href="mod657.html#inst_tag_31822_Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod657.html#inst_tag_31822_Cond" > 33.33</a></td>
<td class="s1 cl rt"><a href="mod657.html#inst_tag_31822_Toggle" > 17.14</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod657.html#inst_tag_31822_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod657.html#inst_tag_31823"  onclick="showContent('inst_tag_31823')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></td>
<td class="s4 cl rt"> 41.79</td>
<td class="s6 cl rt"><a href="mod657.html#inst_tag_31823_Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod657.html#inst_tag_31823_Cond" > 33.33</a></td>
<td class="s1 cl rt"><a href="mod657.html#inst_tag_31823_Toggle" > 17.14</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod657.html#inst_tag_31823_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod657.html#inst_tag_31824"  onclick="showContent('inst_tag_31824')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></td>
<td class="s4 cl rt"> 41.79</td>
<td class="s6 cl rt"><a href="mod657.html#inst_tag_31824_Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod657.html#inst_tag_31824_Cond" > 33.33</a></td>
<td class="s1 cl rt"><a href="mod657.html#inst_tag_31824_Toggle" > 17.14</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod657.html#inst_tag_31824_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod657.html#inst_tag_31817"  onclick="showContent('inst_tag_31817')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></td>
<td class="s4 cl rt"> 42.50</td>
<td class="s6 cl rt"><a href="mod657.html#inst_tag_31817_Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod657.html#inst_tag_31817_Cond" > 33.33</a></td>
<td class="s2 cl rt"><a href="mod657.html#inst_tag_31817_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod657.html#inst_tag_31817_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod657.html#inst_tag_31820"  onclick="showContent('inst_tag_31820')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></td>
<td class="s4 cl rt"> 42.50</td>
<td class="s6 cl rt"><a href="mod657.html#inst_tag_31820_Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod657.html#inst_tag_31820_Cond" > 33.33</a></td>
<td class="s2 cl rt"><a href="mod657.html#inst_tag_31820_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod657.html#inst_tag_31820_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_31818'>
<hr>
<a name="inst_tag_31818"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy12.html#tag_urg_inst_31818" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.79</td>
<td class="s6 cl rt"><a href="mod657.html#inst_tag_31818_Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod657.html#inst_tag_31818_Cond" > 33.33</a></td>
<td class="s1 cl rt"><a href="mod657.html#inst_tag_31818_Toggle" > 17.14</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod657.html#inst_tag_31818_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.28</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s2 cl rt"> 26.09</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.94</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.87</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  8.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod2303.html#inst_tag_173400" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3231_2.html#inst_tag_236539" id="tag_urg_inst_236539">ursrrerg</a></td>
<td class="s6 cl rt"> 65.40</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31819'>
<hr>
<a name="inst_tag_31819"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy12.html#tag_urg_inst_31819" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.79</td>
<td class="s6 cl rt"><a href="mod657.html#inst_tag_31819_Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod657.html#inst_tag_31819_Cond" > 33.33</a></td>
<td class="s1 cl rt"><a href="mod657.html#inst_tag_31819_Toggle" > 17.14</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod657.html#inst_tag_31819_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.28</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s2 cl rt"> 26.09</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.94</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.87</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  8.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod2303.html#inst_tag_173400" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3231_2.html#inst_tag_236543" id="tag_urg_inst_236543">ursrrerg</a></td>
<td class="s6 cl rt"> 65.40</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31821'>
<hr>
<a name="inst_tag_31821"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy14.html#tag_urg_inst_31821" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.79</td>
<td class="s6 cl rt"><a href="mod657.html#inst_tag_31821_Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod657.html#inst_tag_31821_Cond" > 33.33</a></td>
<td class="s1 cl rt"><a href="mod657.html#inst_tag_31821_Toggle" > 17.14</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod657.html#inst_tag_31821_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.28</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s2 cl rt"> 26.09</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.94</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.87</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  8.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod2303.html#inst_tag_173401" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3231_3.html#inst_tag_236573" id="tag_urg_inst_236573">ursrrerg</a></td>
<td class="s6 cl rt"> 65.40</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31822'>
<hr>
<a name="inst_tag_31822"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy14.html#tag_urg_inst_31822" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.79</td>
<td class="s6 cl rt"><a href="mod657.html#inst_tag_31822_Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod657.html#inst_tag_31822_Cond" > 33.33</a></td>
<td class="s1 cl rt"><a href="mod657.html#inst_tag_31822_Toggle" > 17.14</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod657.html#inst_tag_31822_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.28</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s2 cl rt"> 26.09</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.94</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.87</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  8.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod2303.html#inst_tag_173401" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3231_3.html#inst_tag_236577" id="tag_urg_inst_236577">ursrrerg</a></td>
<td class="s6 cl rt"> 65.40</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31823'>
<hr>
<a name="inst_tag_31823"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_31823" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.79</td>
<td class="s6 cl rt"><a href="mod657.html#inst_tag_31823_Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod657.html#inst_tag_31823_Cond" > 33.33</a></td>
<td class="s1 cl rt"><a href="mod657.html#inst_tag_31823_Toggle" > 17.14</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod657.html#inst_tag_31823_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.28</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s2 cl rt"> 26.09</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.94</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 39.79</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 12.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod89.html#inst_tag_2515" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3231_3.html#inst_tag_236617" id="tag_urg_inst_236617">ursrrerg</a></td>
<td class="s6 cl rt"> 65.40</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31824'>
<hr>
<a name="inst_tag_31824"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_31824" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.79</td>
<td class="s6 cl rt"><a href="mod657.html#inst_tag_31824_Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod657.html#inst_tag_31824_Cond" > 33.33</a></td>
<td class="s1 cl rt"><a href="mod657.html#inst_tag_31824_Toggle" > 17.14</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod657.html#inst_tag_31824_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.28</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s2 cl rt"> 26.09</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.94</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 39.79</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 12.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod89.html#inst_tag_2516" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3231_4.html#inst_tag_236672" id="tag_urg_inst_236672">ursrrerg</a></td>
<td class="s6 cl rt"> 65.40</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31817'>
<hr>
<a name="inst_tag_31817"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_31817" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.50</td>
<td class="s6 cl rt"><a href="mod657.html#inst_tag_31817_Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod657.html#inst_tag_31817_Cond" > 33.33</a></td>
<td class="s2 cl rt"><a href="mod657.html#inst_tag_31817_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod657.html#inst_tag_31817_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.36</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s3 cl rt"> 30.43</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.94</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 40.31</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 14.58</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod89.html#inst_tag_2513" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3231_1.html#inst_tag_236409" id="tag_urg_inst_236409">ursrrerg</a></td>
<td class="s6 cl rt"> 68.43</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31820'>
<hr>
<a name="inst_tag_31820"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_31820" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.50</td>
<td class="s6 cl rt"><a href="mod657.html#inst_tag_31820_Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod657.html#inst_tag_31820_Cond" > 33.33</a></td>
<td class="s2 cl rt"><a href="mod657.html#inst_tag_31820_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod657.html#inst_tag_31820_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.36</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s3 cl rt"> 30.43</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.94</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 40.31</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 14.58</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod89.html#inst_tag_2514" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3231_2.html#inst_tag_236556" id="tag_urg_inst_236556">ursrrerg</a></td>
<td class="s6 cl rt"> 68.43</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_O_T_C_U_C_32a7e98d'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod657.html" >rsnoc_z_H_R_O_T_C_U_C_32a7e98d</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6757</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>6773</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6780</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6788</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6807</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6756                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6757       1/1          		if ( ! Sys_Clk_RstN )
6758       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
6759       1/1          		else if ( VldSet )
6760       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
6761                    	assign Sys_Pwr_Idle = 1'b0;
6762                    	assign Sys_Pwr_WakeUp = 1'b0;
6763                    	assign u_76e9 = Cnt + 8'b00000001;
6764                    	assign u_2ee2 = Cnt - 8'b00000001;
6765                    	assign CntFwd =
6766                    			{ 8 { ( ~ CntInit ) }  }
6767                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
6768                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
6769                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? In_Start ^ In_Stop : Vld | VldSet );
6770                    	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
6771                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
6772                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
6773       1/1          		case ( uu_7d6f_caseSel )
6774       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
6775       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
6776       1/1          			default : u_7d6f = 8'b0 ;
6777                    		endcase
6778                    	end
6779                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6780       1/1          		if ( ! Sys_Clk_RstN )
6781       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
6782       1/1          		else if ( CntEn )
6783       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
6784                    	assign Val = Cnt;
6785                    	// synopsys translate_off
6786                    	// synthesis translate_off
6787                    	always @( posedge Sys_Clk )
6788       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6789       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
6790       <font color = "grey">unreachable  </font>				dontStop = 0;
6791       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6792       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6793       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
6794       <font color = "grey">unreachable  </font>					$display(
6795                    						&quot;SimulError: at %0t : %s&quot;
6796                    					, $realtime ,
6797                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
6798                    					);
6799       <font color = "grey">unreachable  </font>					$stop;
6800                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6801                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
6802                    	// synthesis translate_on
6803                    	// synopsys translate_on
6804                    	// synopsys translate_off
6805                    	// synthesis translate_off
6806                    	always @( posedge Sys_Clk )
6807       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6808       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
6809       <font color = "grey">unreachable  </font>				dontStop = 0;
6810       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6811       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6812       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
6813       <font color = "grey">unreachable  </font>					$stop;
6814                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6815                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod657.html" >rsnoc_z_H_R_O_T_C_U_C_32a7e98d</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6740
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6770
 EXPRESSION (Mode ? (PendingEventMode ? VldReset : ((|Cnt))) : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6770
 SUB-EXPRESSION (PendingEventMode ? VldReset : ((|Cnt)))
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod657.html" >rsnoc_z_H_R_O_T_C_U_C_32a7e98d</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">14</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">7</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">7</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">14</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">7</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">7</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod657.html" >rsnoc_z_H_R_O_T_C_U_C_32a7e98d</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6740</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">6770</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6757</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">6773</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6780</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6740       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6770       	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
           	                   <font color = "red">-1-</font>                  <font color = "red">-2-</font>   
           	                                        <font color = "red">==></font>  
           	                   <font color = "green">==></font>                  <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6757       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6758       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
6759       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
6760       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6773       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
6774       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
6775       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
6776       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6780       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6781       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
6782       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
6783       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31818'>
<a name="inst_tag_31818_Line"></a>
<b>Line Coverage for Instance : <a href="mod657.html#inst_tag_31818" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6757</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>6773</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6780</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6788</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6807</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6756                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6757       1/1          		if ( ! Sys_Clk_RstN )
6758       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
6759       1/1          		else if ( VldSet )
6760       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
6761                    	assign Sys_Pwr_Idle = 1'b0;
6762                    	assign Sys_Pwr_WakeUp = 1'b0;
6763                    	assign u_76e9 = Cnt + 8'b00000001;
6764                    	assign u_2ee2 = Cnt - 8'b00000001;
6765                    	assign CntFwd =
6766                    			{ 8 { ( ~ CntInit ) }  }
6767                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
6768                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
6769                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? In_Start ^ In_Stop : Vld | VldSet );
6770                    	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
6771                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
6772                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
6773       1/1          		case ( uu_7d6f_caseSel )
6774       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
6775       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
6776       1/1          			default : u_7d6f = 8'b0 ;
6777                    		endcase
6778                    	end
6779                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6780       1/1          		if ( ! Sys_Clk_RstN )
6781       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
6782       1/1          		else if ( CntEn )
6783       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
6784                    	assign Val = Cnt;
6785                    	// synopsys translate_off
6786                    	// synthesis translate_off
6787                    	always @( posedge Sys_Clk )
6788       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6789       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
6790       <font color = "grey">unreachable  </font>				dontStop = 0;
6791       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6792       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6793       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
6794       <font color = "grey">unreachable  </font>					$display(
6795                    						&quot;SimulError: at %0t : %s&quot;
6796                    					, $realtime ,
6797                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
6798                    					);
6799       <font color = "grey">unreachable  </font>					$stop;
6800                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6801                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
6802                    	// synthesis translate_on
6803                    	// synopsys translate_on
6804                    	// synopsys translate_off
6805                    	// synthesis translate_off
6806                    	always @( posedge Sys_Clk )
6807       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6808       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
6809       <font color = "grey">unreachable  </font>				dontStop = 0;
6810       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6811       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6812       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
6813       <font color = "grey">unreachable  </font>					$stop;
6814                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6815                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31818_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod657.html#inst_tag_31818" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6740
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6770
 EXPRESSION (Mode ? (PendingEventMode ? VldReset : ((|Cnt))) : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6770
 SUB-EXPRESSION (PendingEventMode ? VldReset : ((|Cnt)))
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_31818_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod657.html#inst_tag_31818" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">12</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">12</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31818_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod657.html#inst_tag_31818" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6740</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">6770</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6757</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">6773</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6780</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6740       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6770       	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
           	                   <font color = "red">-1-</font>                  <font color = "red">-2-</font>   
           	                                        <font color = "red">==></font>  
           	                   <font color = "green">==></font>                  <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6757       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6758       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
6759       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
6760       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6773       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
6774       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
6775       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
6776       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6780       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6781       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
6782       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
6783       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31819'>
<a name="inst_tag_31819_Line"></a>
<b>Line Coverage for Instance : <a href="mod657.html#inst_tag_31819" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6757</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>6773</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6780</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6788</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6807</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6756                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6757       1/1          		if ( ! Sys_Clk_RstN )
6758       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
6759       1/1          		else if ( VldSet )
6760       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
6761                    	assign Sys_Pwr_Idle = 1'b0;
6762                    	assign Sys_Pwr_WakeUp = 1'b0;
6763                    	assign u_76e9 = Cnt + 8'b00000001;
6764                    	assign u_2ee2 = Cnt - 8'b00000001;
6765                    	assign CntFwd =
6766                    			{ 8 { ( ~ CntInit ) }  }
6767                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
6768                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
6769                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? In_Start ^ In_Stop : Vld | VldSet );
6770                    	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
6771                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
6772                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
6773       1/1          		case ( uu_7d6f_caseSel )
6774       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
6775       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
6776       1/1          			default : u_7d6f = 8'b0 ;
6777                    		endcase
6778                    	end
6779                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6780       1/1          		if ( ! Sys_Clk_RstN )
6781       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
6782       1/1          		else if ( CntEn )
6783       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
6784                    	assign Val = Cnt;
6785                    	// synopsys translate_off
6786                    	// synthesis translate_off
6787                    	always @( posedge Sys_Clk )
6788       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6789       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
6790       <font color = "grey">unreachable  </font>				dontStop = 0;
6791       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6792       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6793       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
6794       <font color = "grey">unreachable  </font>					$display(
6795                    						&quot;SimulError: at %0t : %s&quot;
6796                    					, $realtime ,
6797                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
6798                    					);
6799       <font color = "grey">unreachable  </font>					$stop;
6800                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6801                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
6802                    	// synthesis translate_on
6803                    	// synopsys translate_on
6804                    	// synopsys translate_off
6805                    	// synthesis translate_off
6806                    	always @( posedge Sys_Clk )
6807       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6808       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
6809       <font color = "grey">unreachable  </font>				dontStop = 0;
6810       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6811       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6812       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
6813       <font color = "grey">unreachable  </font>					$stop;
6814                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6815                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31819_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod657.html#inst_tag_31819" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6740
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6770
 EXPRESSION (Mode ? (PendingEventMode ? VldReset : ((|Cnt))) : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6770
 SUB-EXPRESSION (PendingEventMode ? VldReset : ((|Cnt)))
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_31819_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod657.html#inst_tag_31819" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">12</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">12</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31819_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod657.html#inst_tag_31819" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6740</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">6770</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6757</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">6773</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6780</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6740       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6770       	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
           	                   <font color = "red">-1-</font>                  <font color = "red">-2-</font>   
           	                                        <font color = "red">==></font>  
           	                   <font color = "green">==></font>                  <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6757       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6758       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
6759       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
6760       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6773       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
6774       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
6775       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
6776       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6780       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6781       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
6782       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
6783       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31821'>
<a name="inst_tag_31821_Line"></a>
<b>Line Coverage for Instance : <a href="mod657.html#inst_tag_31821" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6757</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>6773</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6780</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6788</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6807</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6756                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6757       1/1          		if ( ! Sys_Clk_RstN )
6758       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
6759       1/1          		else if ( VldSet )
6760       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
6761                    	assign Sys_Pwr_Idle = 1'b0;
6762                    	assign Sys_Pwr_WakeUp = 1'b0;
6763                    	assign u_76e9 = Cnt + 8'b00000001;
6764                    	assign u_2ee2 = Cnt - 8'b00000001;
6765                    	assign CntFwd =
6766                    			{ 8 { ( ~ CntInit ) }  }
6767                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
6768                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
6769                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? In_Start ^ In_Stop : Vld | VldSet );
6770                    	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
6771                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
6772                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
6773       1/1          		case ( uu_7d6f_caseSel )
6774       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
6775       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
6776       1/1          			default : u_7d6f = 8'b0 ;
6777                    		endcase
6778                    	end
6779                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6780       1/1          		if ( ! Sys_Clk_RstN )
6781       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
6782       1/1          		else if ( CntEn )
6783       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
6784                    	assign Val = Cnt;
6785                    	// synopsys translate_off
6786                    	// synthesis translate_off
6787                    	always @( posedge Sys_Clk )
6788       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6789       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
6790       <font color = "grey">unreachable  </font>				dontStop = 0;
6791       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6792       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6793       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
6794       <font color = "grey">unreachable  </font>					$display(
6795                    						&quot;SimulError: at %0t : %s&quot;
6796                    					, $realtime ,
6797                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
6798                    					);
6799       <font color = "grey">unreachable  </font>					$stop;
6800                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6801                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
6802                    	// synthesis translate_on
6803                    	// synopsys translate_on
6804                    	// synopsys translate_off
6805                    	// synthesis translate_off
6806                    	always @( posedge Sys_Clk )
6807       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6808       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
6809       <font color = "grey">unreachable  </font>				dontStop = 0;
6810       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6811       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6812       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
6813       <font color = "grey">unreachable  </font>					$stop;
6814                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6815                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31821_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod657.html#inst_tag_31821" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6740
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6770
 EXPRESSION (Mode ? (PendingEventMode ? VldReset : ((|Cnt))) : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6770
 SUB-EXPRESSION (PendingEventMode ? VldReset : ((|Cnt)))
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_31821_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod657.html#inst_tag_31821" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">12</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">12</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31821_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod657.html#inst_tag_31821" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6740</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">6770</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6757</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">6773</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6780</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6740       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6770       	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
           	                   <font color = "red">-1-</font>                  <font color = "red">-2-</font>   
           	                                        <font color = "red">==></font>  
           	                   <font color = "green">==></font>                  <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6757       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6758       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
6759       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
6760       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6773       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
6774       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
6775       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
6776       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6780       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6781       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
6782       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
6783       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31822'>
<a name="inst_tag_31822_Line"></a>
<b>Line Coverage for Instance : <a href="mod657.html#inst_tag_31822" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6757</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>6773</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6780</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6788</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6807</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6756                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6757       1/1          		if ( ! Sys_Clk_RstN )
6758       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
6759       1/1          		else if ( VldSet )
6760       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
6761                    	assign Sys_Pwr_Idle = 1'b0;
6762                    	assign Sys_Pwr_WakeUp = 1'b0;
6763                    	assign u_76e9 = Cnt + 8'b00000001;
6764                    	assign u_2ee2 = Cnt - 8'b00000001;
6765                    	assign CntFwd =
6766                    			{ 8 { ( ~ CntInit ) }  }
6767                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
6768                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
6769                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? In_Start ^ In_Stop : Vld | VldSet );
6770                    	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
6771                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
6772                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
6773       1/1          		case ( uu_7d6f_caseSel )
6774       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
6775       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
6776       1/1          			default : u_7d6f = 8'b0 ;
6777                    		endcase
6778                    	end
6779                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6780       1/1          		if ( ! Sys_Clk_RstN )
6781       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
6782       1/1          		else if ( CntEn )
6783       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
6784                    	assign Val = Cnt;
6785                    	// synopsys translate_off
6786                    	// synthesis translate_off
6787                    	always @( posedge Sys_Clk )
6788       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6789       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
6790       <font color = "grey">unreachable  </font>				dontStop = 0;
6791       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6792       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6793       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
6794       <font color = "grey">unreachable  </font>					$display(
6795                    						&quot;SimulError: at %0t : %s&quot;
6796                    					, $realtime ,
6797                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
6798                    					);
6799       <font color = "grey">unreachable  </font>					$stop;
6800                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6801                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
6802                    	// synthesis translate_on
6803                    	// synopsys translate_on
6804                    	// synopsys translate_off
6805                    	// synthesis translate_off
6806                    	always @( posedge Sys_Clk )
6807       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6808       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
6809       <font color = "grey">unreachable  </font>				dontStop = 0;
6810       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6811       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6812       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
6813       <font color = "grey">unreachable  </font>					$stop;
6814                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6815                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31822_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod657.html#inst_tag_31822" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6740
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6770
 EXPRESSION (Mode ? (PendingEventMode ? VldReset : ((|Cnt))) : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6770
 SUB-EXPRESSION (PendingEventMode ? VldReset : ((|Cnt)))
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_31822_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod657.html#inst_tag_31822" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">12</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">12</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31822_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod657.html#inst_tag_31822" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6740</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">6770</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6757</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">6773</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6780</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6740       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6770       	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
           	                   <font color = "red">-1-</font>                  <font color = "red">-2-</font>   
           	                                        <font color = "red">==></font>  
           	                   <font color = "green">==></font>                  <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6757       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6758       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
6759       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
6760       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6773       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
6774       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
6775       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
6776       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6780       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6781       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
6782       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
6783       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31823'>
<a name="inst_tag_31823_Line"></a>
<b>Line Coverage for Instance : <a href="mod657.html#inst_tag_31823" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6757</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>6773</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6780</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6788</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6807</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6756                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6757       1/1          		if ( ! Sys_Clk_RstN )
6758       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
6759       1/1          		else if ( VldSet )
6760       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
6761                    	assign Sys_Pwr_Idle = 1'b0;
6762                    	assign Sys_Pwr_WakeUp = 1'b0;
6763                    	assign u_76e9 = Cnt + 8'b00000001;
6764                    	assign u_2ee2 = Cnt - 8'b00000001;
6765                    	assign CntFwd =
6766                    			{ 8 { ( ~ CntInit ) }  }
6767                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
6768                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
6769                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? In_Start ^ In_Stop : Vld | VldSet );
6770                    	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
6771                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
6772                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
6773       1/1          		case ( uu_7d6f_caseSel )
6774       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
6775       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
6776       1/1          			default : u_7d6f = 8'b0 ;
6777                    		endcase
6778                    	end
6779                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6780       1/1          		if ( ! Sys_Clk_RstN )
6781       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
6782       1/1          		else if ( CntEn )
6783       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
6784                    	assign Val = Cnt;
6785                    	// synopsys translate_off
6786                    	// synthesis translate_off
6787                    	always @( posedge Sys_Clk )
6788       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6789       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
6790       <font color = "grey">unreachable  </font>				dontStop = 0;
6791       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6792       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6793       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
6794       <font color = "grey">unreachable  </font>					$display(
6795                    						&quot;SimulError: at %0t : %s&quot;
6796                    					, $realtime ,
6797                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
6798                    					);
6799       <font color = "grey">unreachable  </font>					$stop;
6800                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6801                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
6802                    	// synthesis translate_on
6803                    	// synopsys translate_on
6804                    	// synopsys translate_off
6805                    	// synthesis translate_off
6806                    	always @( posedge Sys_Clk )
6807       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6808       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
6809       <font color = "grey">unreachable  </font>				dontStop = 0;
6810       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6811       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6812       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
6813       <font color = "grey">unreachable  </font>					$stop;
6814                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6815                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31823_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod657.html#inst_tag_31823" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6740
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6770
 EXPRESSION (Mode ? (PendingEventMode ? VldReset : ((|Cnt))) : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6770
 SUB-EXPRESSION (PendingEventMode ? VldReset : ((|Cnt)))
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_31823_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod657.html#inst_tag_31823" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">12</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">12</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31823_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod657.html#inst_tag_31823" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6740</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">6770</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6757</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">6773</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6780</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6740       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6770       	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
           	                   <font color = "red">-1-</font>                  <font color = "red">-2-</font>   
           	                                        <font color = "red">==></font>  
           	                   <font color = "green">==></font>                  <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6757       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6758       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
6759       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
6760       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6773       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
6774       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
6775       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
6776       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6780       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6781       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
6782       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
6783       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31824'>
<a name="inst_tag_31824_Line"></a>
<b>Line Coverage for Instance : <a href="mod657.html#inst_tag_31824" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6757</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>6773</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6780</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6788</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6807</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6756                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6757       1/1          		if ( ! Sys_Clk_RstN )
6758       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
6759       1/1          		else if ( VldSet )
6760       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
6761                    	assign Sys_Pwr_Idle = 1'b0;
6762                    	assign Sys_Pwr_WakeUp = 1'b0;
6763                    	assign u_76e9 = Cnt + 8'b00000001;
6764                    	assign u_2ee2 = Cnt - 8'b00000001;
6765                    	assign CntFwd =
6766                    			{ 8 { ( ~ CntInit ) }  }
6767                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
6768                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
6769                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? In_Start ^ In_Stop : Vld | VldSet );
6770                    	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
6771                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
6772                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
6773       1/1          		case ( uu_7d6f_caseSel )
6774       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
6775       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
6776       1/1          			default : u_7d6f = 8'b0 ;
6777                    		endcase
6778                    	end
6779                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6780       1/1          		if ( ! Sys_Clk_RstN )
6781       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
6782       1/1          		else if ( CntEn )
6783       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
6784                    	assign Val = Cnt;
6785                    	// synopsys translate_off
6786                    	// synthesis translate_off
6787                    	always @( posedge Sys_Clk )
6788       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6789       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
6790       <font color = "grey">unreachable  </font>				dontStop = 0;
6791       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6792       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6793       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
6794       <font color = "grey">unreachable  </font>					$display(
6795                    						&quot;SimulError: at %0t : %s&quot;
6796                    					, $realtime ,
6797                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
6798                    					);
6799       <font color = "grey">unreachable  </font>					$stop;
6800                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6801                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
6802                    	// synthesis translate_on
6803                    	// synopsys translate_on
6804                    	// synopsys translate_off
6805                    	// synthesis translate_off
6806                    	always @( posedge Sys_Clk )
6807       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6808       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
6809       <font color = "grey">unreachable  </font>				dontStop = 0;
6810       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6811       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6812       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
6813       <font color = "grey">unreachable  </font>					$stop;
6814                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6815                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31824_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod657.html#inst_tag_31824" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6740
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6770
 EXPRESSION (Mode ? (PendingEventMode ? VldReset : ((|Cnt))) : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6770
 SUB-EXPRESSION (PendingEventMode ? VldReset : ((|Cnt)))
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_31824_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod657.html#inst_tag_31824" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">12</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">12</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31824_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod657.html#inst_tag_31824" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6740</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">6770</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6757</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">6773</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6780</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6740       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6770       	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
           	                   <font color = "red">-1-</font>                  <font color = "red">-2-</font>   
           	                                        <font color = "red">==></font>  
           	                   <font color = "green">==></font>                  <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6757       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6758       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
6759       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
6760       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6773       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
6774       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
6775       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
6776       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6780       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6781       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
6782       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
6783       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31817'>
<a name="inst_tag_31817_Line"></a>
<b>Line Coverage for Instance : <a href="mod657.html#inst_tag_31817" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6757</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>6773</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6780</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6788</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6807</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6756                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6757       1/1          		if ( ! Sys_Clk_RstN )
6758       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
6759       1/1          		else if ( VldSet )
6760       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
6761                    	assign Sys_Pwr_Idle = 1'b0;
6762                    	assign Sys_Pwr_WakeUp = 1'b0;
6763                    	assign u_76e9 = Cnt + 8'b00000001;
6764                    	assign u_2ee2 = Cnt - 8'b00000001;
6765                    	assign CntFwd =
6766                    			{ 8 { ( ~ CntInit ) }  }
6767                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
6768                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
6769                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? In_Start ^ In_Stop : Vld | VldSet );
6770                    	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
6771                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
6772                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
6773       1/1          		case ( uu_7d6f_caseSel )
6774       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
6775       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
6776       1/1          			default : u_7d6f = 8'b0 ;
6777                    		endcase
6778                    	end
6779                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6780       1/1          		if ( ! Sys_Clk_RstN )
6781       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
6782       1/1          		else if ( CntEn )
6783       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
6784                    	assign Val = Cnt;
6785                    	// synopsys translate_off
6786                    	// synthesis translate_off
6787                    	always @( posedge Sys_Clk )
6788       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6789       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
6790       <font color = "grey">unreachable  </font>				dontStop = 0;
6791       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6792       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6793       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
6794       <font color = "grey">unreachable  </font>					$display(
6795                    						&quot;SimulError: at %0t : %s&quot;
6796                    					, $realtime ,
6797                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
6798                    					);
6799       <font color = "grey">unreachable  </font>					$stop;
6800                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6801                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
6802                    	// synthesis translate_on
6803                    	// synopsys translate_on
6804                    	// synopsys translate_off
6805                    	// synthesis translate_off
6806                    	always @( posedge Sys_Clk )
6807       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6808       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
6809       <font color = "grey">unreachable  </font>				dontStop = 0;
6810       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6811       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6812       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
6813       <font color = "grey">unreachable  </font>					$stop;
6814                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6815                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31817_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod657.html#inst_tag_31817" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6740
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6770
 EXPRESSION (Mode ? (PendingEventMode ? VldReset : ((|Cnt))) : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6770
 SUB-EXPRESSION (PendingEventMode ? VldReset : ((|Cnt)))
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_31817_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod657.html#inst_tag_31817" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">14</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">7</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">7</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">14</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">7</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">7</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31817_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod657.html#inst_tag_31817" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6740</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">6770</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6757</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">6773</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6780</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6740       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6770       	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
           	                   <font color = "red">-1-</font>                  <font color = "red">-2-</font>   
           	                                        <font color = "red">==></font>  
           	                   <font color = "green">==></font>                  <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6757       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6758       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
6759       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
6760       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6773       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
6774       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
6775       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
6776       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6780       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6781       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
6782       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
6783       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31820'>
<a name="inst_tag_31820_Line"></a>
<b>Line Coverage for Instance : <a href="mod657.html#inst_tag_31820" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6757</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>6773</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6780</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6788</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6807</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6756                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6757       1/1          		if ( ! Sys_Clk_RstN )
6758       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
6759       1/1          		else if ( VldSet )
6760       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
6761                    	assign Sys_Pwr_Idle = 1'b0;
6762                    	assign Sys_Pwr_WakeUp = 1'b0;
6763                    	assign u_76e9 = Cnt + 8'b00000001;
6764                    	assign u_2ee2 = Cnt - 8'b00000001;
6765                    	assign CntFwd =
6766                    			{ 8 { ( ~ CntInit ) }  }
6767                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
6768                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
6769                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? In_Start ^ In_Stop : Vld | VldSet );
6770                    	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
6771                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
6772                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
6773       1/1          		case ( uu_7d6f_caseSel )
6774       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
6775       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
6776       1/1          			default : u_7d6f = 8'b0 ;
6777                    		endcase
6778                    	end
6779                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6780       1/1          		if ( ! Sys_Clk_RstN )
6781       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
6782       1/1          		else if ( CntEn )
6783       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
6784                    	assign Val = Cnt;
6785                    	// synopsys translate_off
6786                    	// synthesis translate_off
6787                    	always @( posedge Sys_Clk )
6788       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6789       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
6790       <font color = "grey">unreachable  </font>				dontStop = 0;
6791       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6792       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6793       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
6794       <font color = "grey">unreachable  </font>					$display(
6795                    						&quot;SimulError: at %0t : %s&quot;
6796                    					, $realtime ,
6797                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
6798                    					);
6799       <font color = "grey">unreachable  </font>					$stop;
6800                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6801                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
6802                    	// synthesis translate_on
6803                    	// synopsys translate_on
6804                    	// synopsys translate_off
6805                    	// synthesis translate_off
6806                    	always @( posedge Sys_Clk )
6807       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6808       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
6809       <font color = "grey">unreachable  </font>				dontStop = 0;
6810       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6811       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6812       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
6813       <font color = "grey">unreachable  </font>					$stop;
6814                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6815                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31820_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod657.html#inst_tag_31820" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6740
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6770
 EXPRESSION (Mode ? (PendingEventMode ? VldReset : ((|Cnt))) : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6770
 SUB-EXPRESSION (PendingEventMode ? VldReset : ((|Cnt)))
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_31820_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod657.html#inst_tag_31820" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">14</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">7</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">7</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">14</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">7</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">7</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31820_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod657.html#inst_tag_31820" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6740</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">6770</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6757</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">6773</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6780</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6740       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6770       	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
           	                   <font color = "red">-1-</font>                  <font color = "red">-2-</font>   
           	                                        <font color = "red">==></font>  
           	                   <font color = "green">==></font>                  <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6757       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6758       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
6759       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
6760       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6773       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
6774       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
6775       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
6776       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6780       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
6781       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
6782       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
6783       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_31817">
    <li>
      <a href="#inst_tag_31817_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31817_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_31817_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31817_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31818">
    <li>
      <a href="#inst_tag_31818_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31818_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_31818_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31818_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31819">
    <li>
      <a href="#inst_tag_31819_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31819_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_31819_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31819_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31820">
    <li>
      <a href="#inst_tag_31820_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31820_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_31820_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31820_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31821">
    <li>
      <a href="#inst_tag_31821_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31821_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_31821_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31821_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31822">
    <li>
      <a href="#inst_tag_31822_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31822_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_31822_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31822_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31823">
    <li>
      <a href="#inst_tag_31823_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31823_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_31823_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31823_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31824">
    <li>
      <a href="#inst_tag_31824_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31824_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_31824_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31824_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_O_T_C_U_C_32a7e98d">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
