

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4'
================================================================
* Date:           Mon Mar 25 12:40:06 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        falcon_hls_clean
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.558 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_194_4  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%m_1 = alloca i32 1"   --->   Operation 4 'alloca' 'm_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ni = alloca i32 1"   --->   Operation 5 'alloca' 'ni' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_2 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read"   --->   Operation 6 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln0 = store i31 4091, i31 %ni"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %p_read_2, i64 %m_1"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond40.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.55>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%m = load i64 %m_1" [hls_source/my_intt.c:194]   --->   Operation 10 'load' 'm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%ni_2 = load i31 %ni"   --->   Operation 11 'load' 'ni_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%ni_cast12_i = zext i31 %ni_2"   --->   Operation 12 'zext' 'ni_cast12_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m, i32 1, i32 63" [hls_source/my_intt.c:194]   --->   Operation 14 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.13ns)   --->   "%icmp_ln194 = icmp_eq  i63 %tmp, i63 0" [hls_source/my_intt.c:194]   --->   Operation 15 'icmp' 'icmp_ln194' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln194 = br i1 %icmp_ln194, void %for.inc48.i, void %for.cond51.i.preheader.exitStub" [hls_source/my_intt.c:194]   --->   Operation 16 'br' 'br_ln194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node ni_3)   --->   "%empty = trunc i31 %ni_2"   --->   Operation 17 'trunc' 'empty' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln196 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [hls_source/my_intt.c:196]   --->   Operation 18 'specloopname' 'specloopname_ln196' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node ni_3)   --->   "%select_ln196 = select i1 %empty, i32 12289, i32 0" [hls_source/my_intt.c:196]   --->   Operation 19 'select' 'select_ln196' <Predicate = (!icmp_ln194)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.00ns) (out node of the LUT)   --->   "%ni_3 = add i32 %select_ln196, i32 %ni_cast12_i" [hls_source/my_intt.c:196]   --->   Operation 20 'add' 'ni_3' <Predicate = (!icmp_ln194)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %ni_3, i32 1, i32 31" [hls_source/my_intt.c:148]   --->   Operation 21 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%m_3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m, i32 1, i32 63" [hls_source/my_intt.c:194]   --->   Operation 22 'partselect' 'm_3' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i63 %m_3" [hls_source/my_intt.c:194]   --->   Operation 23 'zext' 'zext_ln194' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln194 = store i31 %trunc_ln3, i31 %ni" [hls_source/my_intt.c:194]   --->   Operation 24 'store' 'store_ln194' <Predicate = (!icmp_ln194)> <Delay = 0.42>
ST_2 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln194 = store i64 %zext_ln194, i64 %m_1" [hls_source/my_intt.c:194]   --->   Operation 25 'store' 'store_ln194' <Predicate = (!icmp_ln194)> <Delay = 0.42>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln194 = br void %for.cond40.i" [hls_source/my_intt.c:194]   --->   Operation 26 'br' 'br_ln194' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %ni_cast12_i_out, i31 %ni_2"   --->   Operation 27 'write' 'write_ln0' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln194)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('ni') [4]  (0 ns)
	'store' operation ('store_ln0') of constant 4091 on local variable 'ni' [6]  (0.427 ns)

 <State 2>: 1.56ns
The critical path consists of the following:
	'load' operation ('ni') on local variable 'ni' [11]  (0 ns)
	'select' operation ('select_ln196', hls_source/my_intt.c:196) [20]  (0 ns)
	'add' operation ('ni', hls_source/my_intt.c:196) [21]  (1.01 ns)
	'store' operation ('store_ln194', hls_source/my_intt.c:194) of variable 'trunc_ln3', hls_source/my_intt.c:148 on local variable 'ni' [25]  (0.427 ns)
	blocking operation 0.125 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
