{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668654959557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668654959558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 12:15:59 2022 " "Processing started: Thu Nov 17 12:15:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668654959558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654959558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_tp -c top_tp " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_tp -c top_tp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654959558 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668654960247 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668654960247 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tproject.v(607) " "Verilog HDL information at tproject.v(607): always construct contains both blocking and non-blocking assignments" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 607 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1668654972794 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "tproject.v(725) " "Verilog HDL Event Control warning at tproject.v(725): Event Control contains a complex event expression" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 725 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1668654972794 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "tproject.v(737) " "Verilog HDL Event Control warning at tproject.v(737): Event Control contains a complex event expression" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 737 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1668654972794 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "tproject.v(749) " "Verilog HDL Event Control warning at tproject.v(749): Event Control contains a complex event expression" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 749 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1668654972794 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "tproject.v(757) " "Verilog HDL Event Control warning at tproject.v(757): Event Control contains a complex event expression" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 757 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1668654972794 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "tproject.v(769) " "Verilog HDL Event Control warning at tproject.v(769): Event Control contains a complex event expression" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 769 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1668654972794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tproject.v 18 18 " "Found 18 design units, including 18 entities, in source file tproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 hms_cnt " "Found entity 1: hms_cnt" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654972798 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec_to_seg " "Found entity 2: dec_to_seg" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654972798 ""} { "Info" "ISGN_ENTITY_NAME" "3 cnt_param " "Found entity 3: cnt_param" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654972798 ""} { "Info" "ISGN_ENTITY_NAME" "4 nco " "Found entity 4: nco" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654972798 ""} { "Info" "ISGN_ENTITY_NAME" "5 num_split " "Found entity 5: num_split" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654972798 ""} { "Info" "ISGN_ENTITY_NAME" "6 led_ctrl " "Found entity 6: led_ctrl" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654972798 ""} { "Info" "ISGN_ENTITY_NAME" "7 blink " "Found entity 7: blink" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654972798 ""} { "Info" "ISGN_ENTITY_NAME" "8 switch_debounce " "Found entity 8: switch_debounce" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 274 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654972798 ""} { "Info" "ISGN_ENTITY_NAME" "9 timer " "Found entity 9: timer" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 303 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654972798 ""} { "Info" "ISGN_ENTITY_NAME" "10 hourminsec_tp " "Found entity 10: hourminsec_tp" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 377 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654972798 ""} { "Info" "ISGN_ENTITY_NAME" "11 controller_tp " "Found entity 11: controller_tp" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654972798 ""} { "Info" "ISGN_ENTITY_NAME" "12 buzz_reset " "Found entity 12: buzz_reset" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654972798 ""} { "Info" "ISGN_ENTITY_NAME" "13 buzz " "Found entity 13: buzz" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654972798 ""} { "Info" "ISGN_ENTITY_NAME" "14 ir_rx " "Found entity 14: ir_rx" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654972798 ""} { "Info" "ISGN_ENTITY_NAME" "15 remote_controller " "Found entity 15: remote_controller" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654972798 ""} { "Info" "ISGN_ENTITY_NAME" "16 text_lcd " "Found entity 16: text_lcd" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1533 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654972798 ""} { "Info" "ISGN_ENTITY_NAME" "17 top_tp " "Found entity 17: top_tp" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1719 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654972798 ""} { "Info" "ISGN_ENTITY_NAME" "18 dec_to_asc " "Found entity 18: dec_to_asc" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654972798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654972798 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_data tproject.v(1832) " "Verilog HDL Implicit Net warning at tproject.v(1832): created implicit net for \"o_data\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1832 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654972799 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_state tproject.v(1871) " "Verilog HDL Implicit Net warning at tproject.v(1871): created implicit net for \"o_state\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1871 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654972799 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_state_en tproject.v(1872) " "Verilog HDL Implicit Net warning at tproject.v(1872): created implicit net for \"o_state_en\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1872 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654972799 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset tproject.v(1873) " "Verilog HDL Implicit Net warning at tproject.v(1873): created implicit net for \"reset\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1873 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654972799 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "direct_clk tproject.v(1875) " "Verilog HDL Implicit Net warning at tproject.v(1875): created implicit net for \"direct_clk\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1875 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654972799 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "direct_alm tproject.v(1876) " "Verilog HDL Implicit Net warning at tproject.v(1876): created implicit net for \"direct_alm\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1876 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654972799 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "direct_tim tproject.v(1877) " "Verilog HDL Implicit Net warning at tproject.v(1877): created implicit net for \"direct_tim\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1877 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654972799 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_sec_max_hit tproject.v(1893) " "Verilog HDL Implicit Net warning at tproject.v(1893): created implicit net for \"i_sec_max_hit\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1893 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654972799 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_min_max_hit tproject.v(1894) " "Verilog HDL Implicit Net warning at tproject.v(1894): created implicit net for \"i_min_max_hit\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1894 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654972799 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_sec_max_hit_tim tproject.v(1896) " "Verilog HDL Implicit Net warning at tproject.v(1896): created implicit net for \"i_sec_max_hit_tim\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1896 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654972799 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_min_max_hit_tim tproject.v(1897) " "Verilog HDL Implicit Net warning at tproject.v(1897): created implicit net for \"i_min_max_hit_tim\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1897 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654972799 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_state_tim tproject.v(1899) " "Verilog HDL Implicit Net warning at tproject.v(1899): created implicit net for \"o_state_tim\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1899 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654972799 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sec_alm_lcd tproject.v(1941) " "Verilog HDL Implicit Net warning at tproject.v(1941): created implicit net for \"sec_alm_lcd\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1941 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654972800 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "min_alm_lcd tproject.v(1942) " "Verilog HDL Implicit Net warning at tproject.v(1942): created implicit net for \"min_alm_lcd\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1942 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654972800 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hour_alm_lcd tproject.v(1943) " "Verilog HDL Implicit Net warning at tproject.v(1943): created implicit net for \"hour_alm_lcd\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1943 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654972800 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_sec_alm_l tproject.v(2087) " "Verilog HDL Implicit Net warning at tproject.v(2087): created implicit net for \"o_sec_alm_l\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2087 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654972800 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_sec_alm_r tproject.v(2088) " "Verilog HDL Implicit Net warning at tproject.v(2088): created implicit net for \"o_sec_alm_r\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2088 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654972800 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_min_alm_l tproject.v(2094) " "Verilog HDL Implicit Net warning at tproject.v(2094): created implicit net for \"o_min_alm_l\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2094 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654972800 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_min_alm_r tproject.v(2095) " "Verilog HDL Implicit Net warning at tproject.v(2095): created implicit net for \"o_min_alm_r\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2095 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654972800 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_hour_alm_l tproject.v(2101) " "Verilog HDL Implicit Net warning at tproject.v(2101): created implicit net for \"o_hour_alm_l\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654972800 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_hour_alm_r tproject.v(2102) " "Verilog HDL Implicit Net warning at tproject.v(2102): created implicit net for \"o_hour_alm_r\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654972800 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_tp " "Elaborating entity \"top_tp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668654972913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_debounce switch_debounce:u_switch_debounce0 " "Elaborating entity \"switch_debounce\" for hierarchy \"switch_debounce:u_switch_debounce0\"" {  } { { "tproject.v" "u_switch_debounce0" { Text "C:/LogicDesign/TEAM/tproject.v" 1785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654972952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nco switch_debounce:u_switch_debounce0\|nco:u_nco_clk_slow " "Elaborating entity \"nco\" for hierarchy \"switch_debounce:u_switch_debounce0\|nco:u_nco_clk_slow\"" {  } { { "tproject.v" "u_nco_clk_slow" { Text "C:/LogicDesign/TEAM/tproject.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654972960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir_rx ir_rx:u_ir_rx " "Elaborating entity \"ir_rx\" for hierarchy \"ir_rx:u_ir_rx\"" {  } { { "tproject.v" "u_ir_rx" { Text "C:/LogicDesign/TEAM/tproject.v" 1838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654972982 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 tproject.v(1338) " "Verilog HDL assignment warning at tproject.v(1338): truncated value with size 32 to match size of target (16)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654972984 "|top_tp|ir_rx:u_ir_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 tproject.v(1343) " "Verilog HDL assignment warning at tproject.v(1343): truncated value with size 32 to match size of target (16)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654972984 "|top_tp|ir_rx:u_ir_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 tproject.v(1372) " "Verilog HDL assignment warning at tproject.v(1372): truncated value with size 32 to match size of target (6)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654972985 "|top_tp|ir_rx:u_ir_rx"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tproject.v(1392) " "Verilog HDL Case Statement information at tproject.v(1392): all case item expressions in this case statement are onehot" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1392 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1668654972986 "|top_tp|ir_rx:u_ir_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remote_controller remote_controller:u_remote_controller " "Elaborating entity \"remote_controller\" for hierarchy \"remote_controller:u_remote_controller\"" {  } { { "tproject.v" "u_remote_controller" { Text "C:/LogicDesign/TEAM/tproject.v" 1864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654973008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_tp controller_tp:u_controller " "Elaborating entity \"controller_tp\" for hierarchy \"controller_tp:u_controller\"" {  } { { "tproject.v" "u_controller" { Text "C:/LogicDesign/TEAM/tproject.v" 1920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654973021 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_sw_t7 tproject.v(713) " "Verilog HDL or VHDL warning at tproject.v(713): object \"i_sw_t7\" assigned a value but never read" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 713 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668654973021 "|top_tp|controller_tp:u_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tproject.v(730) " "Verilog HDL assignment warning at tproject.v(730): truncated value with size 32 to match size of target (2)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654973021 "|top_tp|controller_tp:u_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tproject.v(744) " "Verilog HDL assignment warning at tproject.v(744): truncated value with size 32 to match size of target (2)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654973022 "|top_tp|controller_tp:u_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tproject.v(764) " "Verilog HDL assignment warning at tproject.v(764): truncated value with size 32 to match size of target (1)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654973022 "|top_tp|controller_tp:u_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tproject.v(776) " "Verilog HDL assignment warning at tproject.v(776): truncated value with size 32 to match size of target (1)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654973022 "|top_tp|controller_tp:u_controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tproject.v(862) " "Verilog HDL Case Statement warning at tproject.v(862): incomplete case statement has no default case item" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 862 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1668654973022 "|top_tp|controller_tp:u_controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tproject.v(973) " "Verilog HDL Case Statement warning at tproject.v(973): incomplete case statement has no default case item" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 973 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1668654973023 "|top_tp|controller_tp:u_controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tproject.v(1082) " "Verilog HDL Case Statement warning at tproject.v(1082): incomplete case statement has no default case item" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1082 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1668654973023 "|top_tp|controller_tp:u_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_sec_cnt_clk tproject.v(825) " "Verilog HDL Always Construct warning at tproject.v(825): inferring latch(es) for variable \"o_sec_cnt_clk\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654973023 "|top_tp|controller_tp:u_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_min_cnt_clk tproject.v(825) " "Verilog HDL Always Construct warning at tproject.v(825): inferring latch(es) for variable \"o_min_cnt_clk\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654973023 "|top_tp|controller_tp:u_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_hour_cnt_clk tproject.v(825) " "Verilog HDL Always Construct warning at tproject.v(825): inferring latch(es) for variable \"o_hour_cnt_clk\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654973024 "|top_tp|controller_tp:u_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_sec_alm_clk tproject.v(825) " "Verilog HDL Always Construct warning at tproject.v(825): inferring latch(es) for variable \"o_sec_alm_clk\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654973024 "|top_tp|controller_tp:u_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_min_alm_clk tproject.v(825) " "Verilog HDL Always Construct warning at tproject.v(825): inferring latch(es) for variable \"o_min_alm_clk\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654973024 "|top_tp|controller_tp:u_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_hour_alm_clk tproject.v(825) " "Verilog HDL Always Construct warning at tproject.v(825): inferring latch(es) for variable \"o_hour_alm_clk\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654973024 "|top_tp|controller_tp:u_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_sec_tim_clk tproject.v(825) " "Verilog HDL Always Construct warning at tproject.v(825): inferring latch(es) for variable \"o_sec_tim_clk\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654973024 "|top_tp|controller_tp:u_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_min_tim_clk tproject.v(825) " "Verilog HDL Always Construct warning at tproject.v(825): inferring latch(es) for variable \"o_min_tim_clk\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654973024 "|top_tp|controller_tp:u_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_hour_tim_clk tproject.v(825) " "Verilog HDL Always Construct warning at tproject.v(825): inferring latch(es) for variable \"o_hour_tim_clk\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654973024 "|top_tp|controller_tp:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_hour_tim_clk tproject.v(825) " "Inferred latch for \"o_hour_tim_clk\" at tproject.v(825)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973025 "|top_tp|controller_tp:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_min_tim_clk tproject.v(825) " "Inferred latch for \"o_min_tim_clk\" at tproject.v(825)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973025 "|top_tp|controller_tp:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_sec_tim_clk tproject.v(825) " "Inferred latch for \"o_sec_tim_clk\" at tproject.v(825)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973025 "|top_tp|controller_tp:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_hour_alm_clk tproject.v(825) " "Inferred latch for \"o_hour_alm_clk\" at tproject.v(825)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973025 "|top_tp|controller_tp:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_min_alm_clk tproject.v(825) " "Inferred latch for \"o_min_alm_clk\" at tproject.v(825)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973025 "|top_tp|controller_tp:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_sec_alm_clk tproject.v(825) " "Inferred latch for \"o_sec_alm_clk\" at tproject.v(825)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973025 "|top_tp|controller_tp:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_hour_cnt_clk tproject.v(825) " "Inferred latch for \"o_hour_cnt_clk\" at tproject.v(825)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973025 "|top_tp|controller_tp:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_min_cnt_clk tproject.v(825) " "Inferred latch for \"o_min_cnt_clk\" at tproject.v(825)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973025 "|top_tp|controller_tp:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_sec_cnt_clk tproject.v(825) " "Inferred latch for \"o_sec_cnt_clk\" at tproject.v(825)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973025 "|top_tp|controller_tp:u_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hourminsec_tp hourminsec_tp:u_hourminsec " "Elaborating entity \"hourminsec_tp\" for hierarchy \"hourminsec_tp:u_hourminsec\"" {  } { { "tproject.v" "u_hourminsec" { Text "C:/LogicDesign/TEAM/tproject.v" 1974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654973036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hms_cnt hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_sec " "Elaborating entity \"hms_cnt\" for hierarchy \"hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_sec\"" {  } { { "tproject.v" "u_hms_cnt_sec" { Text "C:/LogicDesign/TEAM/tproject.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654973050 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 tproject.v(25) " "Verilog HDL assignment warning at tproject.v(25): truncated value with size 32 to match size of target (6)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654973051 "|top_tp|hourminsec_tp:u_hourminsec|hms_cnt:u_hms_cnt_sec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 tproject.v(33) " "Verilog HDL assignment warning at tproject.v(33): truncated value with size 32 to match size of target (6)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654973051 "|top_tp|hourminsec_tp:u_hourminsec|hms_cnt:u_hms_cnt_sec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer hourminsec_tp:u_hourminsec\|timer:u_timer " "Elaborating entity \"timer\" for hierarchy \"hourminsec_tp:u_hourminsec\|timer:u_timer\"" {  } { { "tproject.v" "u_timer" { Text "C:/LogicDesign/TEAM/tproject.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654973062 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_max_hit_min tproject.v(326) " "Verilog HDL Always Construct warning at tproject.v(326): inferring latch(es) for variable \"o_max_hit_min\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 326 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654973063 "|top_tp|hourminsec_tp:u_hourminsec|timer:u_timer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_max_hit_sec tproject.v(326) " "Verilog HDL Always Construct warning at tproject.v(326): inferring latch(es) for variable \"o_max_hit_sec\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 326 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654973063 "|top_tp|hourminsec_tp:u_hourminsec|timer:u_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_max_hit_sec tproject.v(368) " "Inferred latch for \"o_max_hit_sec\" at tproject.v(368)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 368 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973064 "|top_tp|hourminsec_tp:u_hourminsec|timer:u_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_max_hit_min tproject.v(368) " "Inferred latch for \"o_max_hit_min\" at tproject.v(368)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 368 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973064 "|top_tp|hourminsec_tp:u_hourminsec|timer:u_timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_split num_split:us_num_split " "Elaborating entity \"num_split\" for hierarchy \"num_split:us_num_split\"" {  } { { "tproject.v" "us_num_split" { Text "C:/LogicDesign/TEAM/tproject.v" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654973075 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tproject.v(129) " "Verilog HDL assignment warning at tproject.v(129): truncated value with size 32 to match size of target (4)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654973076 "|top_tp|num_split:us_num_split"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tproject.v(130) " "Verilog HDL assignment warning at tproject.v(130): truncated value with size 32 to match size of target (4)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654973077 "|top_tp|num_split:us_num_split"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_to_seg dec_to_seg:u_dec_to_seg_l_s " "Elaborating entity \"dec_to_seg\" for hierarchy \"dec_to_seg:u_dec_to_seg_l_s\"" {  } { { "tproject.v" "u_dec_to_seg_l_s" { Text "C:/LogicDesign/TEAM/tproject.v" 1990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654973086 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tproject.v(47) " "Verilog HDL Case Statement warning at tproject.v(47): incomplete case statement has no default case item" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1668654973087 "|top_tp|dec_to_seg:u_dec_to_seg_l_s"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_seg tproject.v(47) " "Verilog HDL Always Construct warning at tproject.v(47): inferring latch(es) for variable \"o_seg\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654973087 "|top_tp|dec_to_seg:u_dec_to_seg_l_s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg\[0\] tproject.v(47) " "Inferred latch for \"o_seg\[0\]\" at tproject.v(47)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973087 "|top_tp|dec_to_seg:u_dec_to_seg_l_s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg\[1\] tproject.v(47) " "Inferred latch for \"o_seg\[1\]\" at tproject.v(47)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973087 "|top_tp|dec_to_seg:u_dec_to_seg_l_s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg\[2\] tproject.v(47) " "Inferred latch for \"o_seg\[2\]\" at tproject.v(47)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973087 "|top_tp|dec_to_seg:u_dec_to_seg_l_s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg\[3\] tproject.v(47) " "Inferred latch for \"o_seg\[3\]\" at tproject.v(47)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973087 "|top_tp|dec_to_seg:u_dec_to_seg_l_s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg\[4\] tproject.v(47) " "Inferred latch for \"o_seg\[4\]\" at tproject.v(47)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973088 "|top_tp|dec_to_seg:u_dec_to_seg_l_s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg\[5\] tproject.v(47) " "Inferred latch for \"o_seg\[5\]\" at tproject.v(47)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973088 "|top_tp|dec_to_seg:u_dec_to_seg_l_s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg\[6\] tproject.v(47) " "Inferred latch for \"o_seg\[6\]\" at tproject.v(47)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973088 "|top_tp|dec_to_seg:u_dec_to_seg_l_s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_split num_split:uh_num_split " "Elaborating entity \"num_split\" for hierarchy \"num_split:uh_num_split\"" {  } { { "tproject.v" "uh_num_split" { Text "C:/LogicDesign/TEAM/tproject.v" 2029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654973099 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tproject.v(129) " "Verilog HDL assignment warning at tproject.v(129): truncated value with size 32 to match size of target (4)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654973100 "|top_tp|num_split:uh_num_split"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tproject.v(130) " "Verilog HDL assignment warning at tproject.v(130): truncated value with size 32 to match size of target (4)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654973101 "|top_tp|num_split:uh_num_split"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blink blink:u_blink " "Elaborating entity \"blink\" for hierarchy \"blink:u_blink\"" {  } { { "tproject.v" "u_blink" { Text "C:/LogicDesign/TEAM/tproject.v" 2059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654973111 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tproject.v(216) " "Verilog HDL Case Statement warning at tproject.v(216): incomplete case statement has no default case item" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 216 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1668654973114 "|top_tp|blink:u_blink"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tproject.v(241) " "Verilog HDL Case Statement warning at tproject.v(241): incomplete case statement has no default case item" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 241 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1668654973114 "|top_tp|blink:u_blink"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_seg_blk tproject.v(215) " "Verilog HDL Always Construct warning at tproject.v(215): inferring latch(es) for variable \"o_seg_blk\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 215 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654973115 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[0\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[0\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973118 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[1\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[1\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973118 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[2\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[2\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973118 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[3\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[3\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973118 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[4\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[4\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973119 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[5\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[5\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973119 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[6\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[6\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973119 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[7\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[7\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973119 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[8\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[8\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973119 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[9\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[9\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973119 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[10\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[10\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973120 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[11\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[11\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973120 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[12\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[12\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973120 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[13\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[13\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973120 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[14\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[14\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973120 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[15\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[15\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973120 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[16\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[16\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973120 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[17\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[17\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973120 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[18\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[18\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973121 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[19\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[19\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973121 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[20\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[20\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973121 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[21\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[21\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973121 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[22\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[22\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973121 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[23\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[23\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973121 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[24\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[24\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973121 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[25\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[25\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973121 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[26\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[26\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973121 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[27\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[27\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973122 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[28\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[28\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973122 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[29\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[29\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973122 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[30\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[30\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973122 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[31\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[31\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973122 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[32\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[32\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973122 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[33\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[33\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973122 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[34\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[34\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973122 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[35\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[35\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973122 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[36\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[36\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973123 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[37\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[37\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973123 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[38\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[38\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973123 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[39\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[39\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973123 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[40\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[40\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973123 "|top_tp|blink:u_blink"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_blk\[41\] tproject.v(239) " "Inferred latch for \"o_seg_blk\[41\]\" at tproject.v(239)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973123 "|top_tp|blink:u_blink"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_param blink:u_blink\|cnt_param:u_cnt_param_blk " "Elaborating entity \"cnt_param\" for hierarchy \"blink:u_blink\|cnt_param:u_cnt_param_blk\"" {  } { { "tproject.v" "u_cnt_param_blk" { Text "C:/LogicDesign/TEAM/tproject.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654973136 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 tproject.v(76) " "Verilog HDL assignment warning at tproject.v(76): truncated value with size 32 to match size of target (28)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654973138 "|top_tp|blink:u_blink|cnt_param:u_cnt_param_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 tproject.v(83) " "Verilog HDL assignment warning at tproject.v(83): truncated value with size 32 to match size of target (28)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654973138 "|top_tp|blink:u_blink|cnt_param:u_cnt_param_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 tproject.v(87) " "Verilog HDL assignment warning at tproject.v(87): truncated value with size 32 to match size of target (28)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654973138 "|top_tp|blink:u_blink|cnt_param:u_cnt_param_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 tproject.v(89) " "Verilog HDL assignment warning at tproject.v(89): truncated value with size 32 to match size of target (28)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654973139 "|top_tp|blink:u_blink|cnt_param:u_cnt_param_blk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_ctrl led_ctrl:u_led_ctrl " "Elaborating entity \"led_ctrl\" for hierarchy \"led_ctrl:u_led_ctrl\"" {  } { { "tproject.v" "u_led_ctrl" { Text "C:/LogicDesign/TEAM/tproject.v" 2072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654973154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_param led_ctrl:u_led_ctrl\|cnt_param:u_cnt_param " "Elaborating entity \"cnt_param\" for hierarchy \"led_ctrl:u_led_ctrl\|cnt_param:u_cnt_param\"" {  } { { "tproject.v" "u_cnt_param" { Text "C:/LogicDesign/TEAM/tproject.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654973163 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tproject.v(76) " "Verilog HDL assignment warning at tproject.v(76): truncated value with size 32 to match size of target (3)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654973163 "|top_tp|led_ctrl:u_led_ctrl|cnt_param:u_cnt_param"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tproject.v(83) " "Verilog HDL assignment warning at tproject.v(83): truncated value with size 32 to match size of target (3)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654973164 "|top_tp|led_ctrl:u_led_ctrl|cnt_param:u_cnt_param"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tproject.v(87) " "Verilog HDL assignment warning at tproject.v(87): truncated value with size 32 to match size of target (3)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654973164 "|top_tp|led_ctrl:u_led_ctrl|cnt_param:u_cnt_param"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tproject.v(89) " "Verilog HDL assignment warning at tproject.v(89): truncated value with size 32 to match size of target (3)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654973164 "|top_tp|led_ctrl:u_led_ctrl|cnt_param:u_cnt_param"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzz buzz:u_buzz " "Elaborating entity \"buzz\" for hierarchy \"buzz:u_buzz\"" {  } { { "tproject.v" "u_buzz" { Text "C:/LogicDesign/TEAM/tproject.v" 2081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654973180 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tproject.v(1253) " "Verilog HDL Case Statement warning at tproject.v(1253): incomplete case statement has no default case item" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1668654973182 "|top_tp|buzz:u_buzz"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "buzz_freq tproject.v(1253) " "Verilog HDL Always Construct warning at tproject.v(1253): inferring latch(es) for variable \"buzz_freq\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654973185 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[0\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[0\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973187 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[1\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[1\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973187 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[2\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[2\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973187 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[3\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[3\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973187 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[4\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[4\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973187 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[5\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[5\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973187 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[6\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[6\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973187 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[7\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[7\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973187 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[8\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[8\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973187 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[9\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[9\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973187 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[10\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[10\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973187 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[11\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[11\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973188 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[12\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[12\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973188 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[13\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[13\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973188 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[14\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[14\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973188 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[15\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[15\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973188 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[16\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[16\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973188 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[17\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[17\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973188 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[18\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[18\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973188 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[19\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[19\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973188 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[20\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[20\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973188 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[21\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[21\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973188 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[22\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[22\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973189 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[23\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[23\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973189 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[24\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[24\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973189 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[25\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[25\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973189 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[26\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[26\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973189 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[27\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[27\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973189 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[28\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[28\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973189 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[29\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[29\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973189 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[30\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[30\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973189 "|top_tp|buzz:u_buzz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzz_freq\[31\] tproject.v(1253) " "Inferred latch for \"buzz_freq\[31\]\" at tproject.v(1253)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973189 "|top_tp|buzz:u_buzz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_param buzz:u_buzz\|cnt_param:u_cnt_buzz " "Elaborating entity \"cnt_param\" for hierarchy \"buzz:u_buzz\|cnt_param:u_cnt_buzz\"" {  } { { "tproject.v" "u_cnt_buzz" { Text "C:/LogicDesign/TEAM/tproject.v" 1242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654973202 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 tproject.v(76) " "Verilog HDL assignment warning at tproject.v(76): truncated value with size 32 to match size of target (5)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654973203 "|top_tp|buzz:u_buzz|cnt_param:u_cnt_buzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 tproject.v(83) " "Verilog HDL assignment warning at tproject.v(83): truncated value with size 32 to match size of target (5)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654973203 "|top_tp|buzz:u_buzz|cnt_param:u_cnt_buzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 tproject.v(87) " "Verilog HDL assignment warning at tproject.v(87): truncated value with size 32 to match size of target (5)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654973204 "|top_tp|buzz:u_buzz|cnt_param:u_cnt_buzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 tproject.v(89) " "Verilog HDL assignment warning at tproject.v(89): truncated value with size 32 to match size of target (5)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654973204 "|top_tp|buzz:u_buzz|cnt_param:u_cnt_buzz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzz_reset buzz:u_buzz\|buzz_reset:u_buzz_reset " "Elaborating entity \"buzz_reset\" for hierarchy \"buzz:u_buzz\|buzz_reset:u_buzz_reset\"" {  } { { "tproject.v" "u_buzz_reset" { Text "C:/LogicDesign/TEAM/tproject.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654973219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_to_asc dec_to_asc:u_dec_to_asc_sl " "Elaborating entity \"dec_to_asc\" for hierarchy \"dec_to_asc:u_dec_to_asc_sl\"" {  } { { "tproject.v" "u_dec_to_asc_sl" { Text "C:/LogicDesign/TEAM/tproject.v" 2117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654973229 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tproject.v(2210) " "Verilog HDL Case Statement warning at tproject.v(2210): incomplete case statement has no default case item" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1668654973230 "|top_tp|dec_to_asc:u_dec_to_asc_sl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_asc_num tproject.v(2210) " "Verilog HDL Always Construct warning at tproject.v(2210): inferring latch(es) for variable \"o_asc_num\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654973230 "|top_tp|dec_to_asc:u_dec_to_asc_sl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_asc_num\[0\] tproject.v(2210) " "Inferred latch for \"o_asc_num\[0\]\" at tproject.v(2210)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973230 "|top_tp|dec_to_asc:u_dec_to_asc_sl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_asc_num\[1\] tproject.v(2210) " "Inferred latch for \"o_asc_num\[1\]\" at tproject.v(2210)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973231 "|top_tp|dec_to_asc:u_dec_to_asc_sl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_asc_num\[2\] tproject.v(2210) " "Inferred latch for \"o_asc_num\[2\]\" at tproject.v(2210)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973231 "|top_tp|dec_to_asc:u_dec_to_asc_sl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_asc_num\[3\] tproject.v(2210) " "Inferred latch for \"o_asc_num\[3\]\" at tproject.v(2210)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973231 "|top_tp|dec_to_asc:u_dec_to_asc_sl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_asc_num\[4\] tproject.v(2210) " "Inferred latch for \"o_asc_num\[4\]\" at tproject.v(2210)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973231 "|top_tp|dec_to_asc:u_dec_to_asc_sl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_asc_num\[5\] tproject.v(2210) " "Inferred latch for \"o_asc_num\[5\]\" at tproject.v(2210)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973231 "|top_tp|dec_to_asc:u_dec_to_asc_sl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_asc_num\[6\] tproject.v(2210) " "Inferred latch for \"o_asc_num\[6\]\" at tproject.v(2210)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973231 "|top_tp|dec_to_asc:u_dec_to_asc_sl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_asc_num\[7\] tproject.v(2210) " "Inferred latch for \"o_asc_num\[7\]\" at tproject.v(2210)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973231 "|top_tp|dec_to_asc:u_dec_to_asc_sl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_lcd text_lcd:u_text_lcd " "Elaborating entity \"text_lcd\" for hierarchy \"text_lcd:u_text_lcd\"" {  } { { "tproject.v" "u_text_lcd" { Text "C:/LogicDesign/TEAM/tproject.v" 2199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654973245 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tproject.v(1606) " "Verilog HDL assignment warning at tproject.v(1606): truncated value with size 32 to match size of target (2)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654973249 "|top_tp|text_lcd:u_text_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tproject.v(1639) " "Verilog HDL assignment warning at tproject.v(1639): truncated value with size 32 to match size of target (8)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668654973249 "|top_tp|text_lcd:u_text_lcd"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tproject.v(1673) " "Verilog HDL Case Statement warning at tproject.v(1673): incomplete case statement has no default case item" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1673 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1668654973254 "|top_tp|text_lcd:u_text_lcd"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tproject.v(1668) " "Verilog HDL Case Statement warning at tproject.v(1668): incomplete case statement has no default case item" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1668654973255 "|top_tp|text_lcd:u_text_lcd"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tproject.v(1668) " "Verilog HDL Case Statement information at tproject.v(1668): all case item expressions in this case statement are onehot" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1668654973255 "|top_tp|text_lcd:u_text_lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_lcd_rs tproject.v(1668) " "Verilog HDL Always Construct warning at tproject.v(1668): inferring latch(es) for variable \"o_lcd_rs\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654973255 "|top_tp|text_lcd:u_text_lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_lcd_rw tproject.v(1668) " "Verilog HDL Always Construct warning at tproject.v(1668): inferring latch(es) for variable \"o_lcd_rw\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654973255 "|top_tp|text_lcd:u_text_lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lcd_data tproject.v(1668) " "Verilog HDL Always Construct warning at tproject.v(1668): inferring latch(es) for variable \"lcd_data\", which holds its previous value in one or more paths through the always construct" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668654973255 "|top_tp|text_lcd:u_text_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data\[0\] tproject.v(1668) " "Inferred latch for \"lcd_data\[0\]\" at tproject.v(1668)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973260 "|top_tp|text_lcd:u_text_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data\[1\] tproject.v(1668) " "Inferred latch for \"lcd_data\[1\]\" at tproject.v(1668)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973260 "|top_tp|text_lcd:u_text_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data\[2\] tproject.v(1668) " "Inferred latch for \"lcd_data\[2\]\" at tproject.v(1668)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973260 "|top_tp|text_lcd:u_text_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data\[3\] tproject.v(1668) " "Inferred latch for \"lcd_data\[3\]\" at tproject.v(1668)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973260 "|top_tp|text_lcd:u_text_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data\[4\] tproject.v(1668) " "Inferred latch for \"lcd_data\[4\]\" at tproject.v(1668)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973260 "|top_tp|text_lcd:u_text_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data\[5\] tproject.v(1668) " "Inferred latch for \"lcd_data\[5\]\" at tproject.v(1668)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973260 "|top_tp|text_lcd:u_text_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data\[6\] tproject.v(1668) " "Inferred latch for \"lcd_data\[6\]\" at tproject.v(1668)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973260 "|top_tp|text_lcd:u_text_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data\[7\] tproject.v(1668) " "Inferred latch for \"lcd_data\[7\]\" at tproject.v(1668)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973260 "|top_tp|text_lcd:u_text_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_lcd_rw tproject.v(1668) " "Inferred latch for \"o_lcd_rw\" at tproject.v(1668)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973261 "|top_tp|text_lcd:u_text_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_lcd_rs tproject.v(1668) " "Inferred latch for \"o_lcd_rs\" at tproject.v(1668)" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654973261 "|top_tp|text_lcd:u_text_lcd"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "buzz:u_buzz\|buzz_freq\[4\] " "LATCH primitive \"buzz:u_buzz\|buzz_freq\[4\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654973484 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "buzz:u_buzz\|buzz_freq\[7\] " "LATCH primitive \"buzz:u_buzz\|buzz_freq\[7\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654973484 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "buzz:u_buzz\|buzz_freq\[8\] " "LATCH primitive \"buzz:u_buzz\|buzz_freq\[8\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654973484 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "buzz:u_buzz\|buzz_freq\[9\] " "LATCH primitive \"buzz:u_buzz\|buzz_freq\[9\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654973484 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "buzz:u_buzz\|buzz_freq\[11\] " "LATCH primitive \"buzz:u_buzz\|buzz_freq\[11\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654973484 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "buzz:u_buzz\|buzz_freq\[12\] " "LATCH primitive \"buzz:u_buzz\|buzz_freq\[12\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654973484 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "buzz:u_buzz\|buzz_freq\[13\] " "LATCH primitive \"buzz:u_buzz\|buzz_freq\[13\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654973484 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "buzz:u_buzz\|buzz_freq\[14\] " "LATCH primitive \"buzz:u_buzz\|buzz_freq\[14\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654973484 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "buzz:u_buzz\|buzz_freq\[15\] " "LATCH primitive \"buzz:u_buzz\|buzz_freq\[15\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654973484 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "buzz:u_buzz\|buzz_freq\[1\] " "LATCH primitive \"buzz:u_buzz\|buzz_freq\[1\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654973485 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "buzz:u_buzz\|buzz_freq\[2\] " "LATCH primitive \"buzz:u_buzz\|buzz_freq\[2\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654973485 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "buzz:u_buzz\|buzz_freq\[3\] " "LATCH primitive \"buzz:u_buzz\|buzz_freq\[3\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1253 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654973485 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_asc:u_dec_to_asc_hr\|o_asc_num\[0\] " "LATCH primitive \"dec_to_asc:u_dec_to_asc_hr\|o_asc_num\[0\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654973844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_asc:u_dec_to_as_hl\|o_asc_num\[0\] " "LATCH primitive \"dec_to_asc:u_dec_to_as_hl\|o_asc_num\[0\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654973844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_asc:u_dec_to_asc_mr\|o_asc_num\[0\] " "LATCH primitive \"dec_to_asc:u_dec_to_asc_mr\|o_asc_num\[0\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654973844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_asc:u_dec_to_asc_ml\|o_asc_num\[0\] " "LATCH primitive \"dec_to_asc:u_dec_to_asc_ml\|o_asc_num\[0\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654973844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_asc:u_dec_to_asc_sr\|o_asc_num\[0\] " "LATCH primitive \"dec_to_asc:u_dec_to_asc_sr\|o_asc_num\[0\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654973844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_asc:u_dec_to_asc_sl\|o_asc_num\[0\] " "LATCH primitive \"dec_to_asc:u_dec_to_asc_sl\|o_asc_num\[0\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654973844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_asc:u_dec_to_asc_hr\|o_asc_num\[0\] " "LATCH primitive \"dec_to_asc:u_dec_to_asc_hr\|o_asc_num\[0\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654973885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_asc:u_dec_to_asc_mr\|o_asc_num\[0\] " "LATCH primitive \"dec_to_asc:u_dec_to_asc_mr\|o_asc_num\[0\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654973885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_asc:u_dec_to_asc_sr\|o_asc_num\[0\] " "LATCH primitive \"dec_to_asc:u_dec_to_asc_sr\|o_asc_num\[0\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 2210 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654973885 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "num_split:um_num_split\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"num_split:um_num_split\|Mod0\"" {  } { { "tproject.v" "Mod0" { Text "C:/LogicDesign/TEAM/tproject.v" 130 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668654974313 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "num_split:us_num_split\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"num_split:us_num_split\|Div0\"" {  } { { "tproject.v" "Div0" { Text "C:/LogicDesign/TEAM/tproject.v" 129 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668654974313 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "num_split:us_num_split\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"num_split:us_num_split\|Mod0\"" {  } { { "tproject.v" "Mod0" { Text "C:/LogicDesign/TEAM/tproject.v" 130 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668654974313 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "num_split:um_num_split\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"num_split:um_num_split\|Div0\"" {  } { { "tproject.v" "Div0" { Text "C:/LogicDesign/TEAM/tproject.v" 129 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668654974313 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "num_split:uh_num_split\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"num_split:uh_num_split\|Mod0\"" {  } { { "tproject.v" "Mod0" { Text "C:/LogicDesign/TEAM/tproject.v" 130 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668654974313 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "num_split:uh_num_split\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"num_split:uh_num_split\|Div0\"" {  } { { "tproject.v" "Div0" { Text "C:/LogicDesign/TEAM/tproject.v" 129 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668654974313 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "num_split:us_num_split_alm\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"num_split:us_num_split_alm\|Mod0\"" {  } { { "tproject.v" "Mod0" { Text "C:/LogicDesign/TEAM/tproject.v" 130 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668654974313 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "num_split:um_num_split_alm\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"num_split:um_num_split_alm\|Mod0\"" {  } { { "tproject.v" "Mod0" { Text "C:/LogicDesign/TEAM/tproject.v" 130 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668654974313 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "num_split:uh_num_split_alm\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"num_split:uh_num_split_alm\|Mod0\"" {  } { { "tproject.v" "Mod0" { Text "C:/LogicDesign/TEAM/tproject.v" 130 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668654974313 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1668654974313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "num_split:um_num_split\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"num_split:um_num_split\|lpm_divide:Mod0\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 130 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654974386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "num_split:um_num_split\|lpm_divide:Mod0 " "Instantiated megafunction \"num_split:um_num_split\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654974386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654974386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654974386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654974386 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 130 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668654974386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "C:/LogicDesign/TEAM/db/lpm_divide_k9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654974444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654974444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/LogicDesign/TEAM/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654974463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654974463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "C:/LogicDesign/TEAM/db/alt_u_div_64f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654974488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654974488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/LogicDesign/TEAM/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654974548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654974548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/LogicDesign/TEAM/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654974612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654974612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "num_split:us_num_split\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"num_split:us_num_split\|lpm_divide:Div0\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 129 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654974626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "num_split:us_num_split\|lpm_divide:Div0 " "Instantiated megafunction \"num_split:us_num_split\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654974626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654974626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654974626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654974626 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 129 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668654974626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "C:/LogicDesign/TEAM/db/lpm_divide_hhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654974696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654974696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "num_split:uh_num_split\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"num_split:uh_num_split\|lpm_divide:Mod0\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 130 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654974726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "num_split:uh_num_split\|lpm_divide:Mod0 " "Instantiated megafunction \"num_split:uh_num_split\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654974726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654974726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654974726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654974726 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 130 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668654974726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j9m " "Found entity 1: lpm_divide_j9m" {  } { { "db/lpm_divide_j9m.tdf" "" { Text "C:/LogicDesign/TEAM/db/lpm_divide_j9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654974794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654974794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/LogicDesign/TEAM/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654974815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654974815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_44f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_44f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_44f " "Found entity 1: alt_u_div_44f" {  } { { "db/alt_u_div_44f.tdf" "" { Text "C:/LogicDesign/TEAM/db/alt_u_div_44f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654974849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654974849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "num_split:uh_num_split\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"num_split:uh_num_split\|lpm_divide:Div0\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 129 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654974863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "num_split:uh_num_split\|lpm_divide:Div0 " "Instantiated megafunction \"num_split:uh_num_split\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654974863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654974863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654974863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654974863 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 129 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668654974863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ghm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ghm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ghm " "Found entity 1: lpm_divide_ghm" {  } { { "db/lpm_divide_ghm.tdf" "" { Text "C:/LogicDesign/TEAM/db/lpm_divide_ghm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668654974923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654974923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "num_split:us_num_split_alm\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"num_split:us_num_split_alm\|lpm_divide:Mod0\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 130 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654974932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "num_split:us_num_split_alm\|lpm_divide:Mod0 " "Instantiated megafunction \"num_split:us_num_split_alm\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654974932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654974932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654974932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654974932 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 130 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668654974932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "num_split:uh_num_split_alm\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"num_split:uh_num_split_alm\|lpm_divide:Mod0\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 130 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654974952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "num_split:uh_num_split_alm\|lpm_divide:Mod0 " "Instantiated megafunction \"num_split:uh_num_split_alm\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654974953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654974953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654974953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654974953 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 130 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668654974953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_s\|o_seg\[0\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_s\|o_seg\[0\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654975001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_m\|o_seg\[0\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_m\|o_seg\[0\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654975001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_h\|o_seg\[0\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_h\|o_seg\[0\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654975002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_s\|o_seg\[1\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_s\|o_seg\[1\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654975002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_m\|o_seg\[1\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_m\|o_seg\[1\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654975002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_h\|o_seg\[1\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_h\|o_seg\[1\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654975002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_s\|o_seg\[2\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_s\|o_seg\[2\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654975002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_m\|o_seg\[2\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_m\|o_seg\[2\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654975002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_h\|o_seg\[2\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_h\|o_seg\[2\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654975002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_s\|o_seg\[3\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_s\|o_seg\[3\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654975002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_m\|o_seg\[3\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_m\|o_seg\[3\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654975002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_h\|o_seg\[3\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_h\|o_seg\[3\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654975002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_s\|o_seg\[4\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_s\|o_seg\[4\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654975002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_m\|o_seg\[4\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_m\|o_seg\[4\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654975002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_h\|o_seg\[4\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_h\|o_seg\[4\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654975002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_s\|o_seg\[5\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_s\|o_seg\[5\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654975002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_m\|o_seg\[5\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_m\|o_seg\[5\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654975002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_s\|o_seg\[6\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_s\|o_seg\[6\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654975002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_m\|o_seg\[6\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_m\|o_seg\[6\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654975002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_seg:u_dec_to_seg_l_h\|o_seg\[6\] " "LATCH primitive \"dec_to_seg:u_dec_to_seg_l_h\|o_seg\[6\]\" is permanently enabled" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668654975002 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "16 " "16 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1668654975261 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "text_lcd:u_text_lcd\|lcd_data\[0\] text_lcd:u_text_lcd\|Equal1 " "Converted the fan-out from the tri-state buffer \"text_lcd:u_text_lcd\|lcd_data\[0\]\" to the node \"text_lcd:u_text_lcd\|Equal1\" into an OR gate" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668654975289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "text_lcd:u_text_lcd\|lcd_data\[1\] text_lcd:u_text_lcd\|Equal1 " "Converted the fan-out from the tri-state buffer \"text_lcd:u_text_lcd\|lcd_data\[1\]\" to the node \"text_lcd:u_text_lcd\|Equal1\" into an OR gate" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668654975289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "text_lcd:u_text_lcd\|lcd_data\[2\] text_lcd:u_text_lcd\|Equal1 " "Converted the fan-out from the tri-state buffer \"text_lcd:u_text_lcd\|lcd_data\[2\]\" to the node \"text_lcd:u_text_lcd\|Equal1\" into an OR gate" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668654975289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "text_lcd:u_text_lcd\|lcd_data\[3\] text_lcd:u_text_lcd\|Equal1 " "Converted the fan-out from the tri-state buffer \"text_lcd:u_text_lcd\|lcd_data\[3\]\" to the node \"text_lcd:u_text_lcd\|Equal1\" into an OR gate" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668654975289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "text_lcd:u_text_lcd\|lcd_data\[4\] text_lcd:u_text_lcd\|Equal1 " "Converted the fan-out from the tri-state buffer \"text_lcd:u_text_lcd\|lcd_data\[4\]\" to the node \"text_lcd:u_text_lcd\|Equal1\" into an OR gate" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668654975289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "text_lcd:u_text_lcd\|lcd_data\[5\] text_lcd:u_text_lcd\|Equal1 " "Converted the fan-out from the tri-state buffer \"text_lcd:u_text_lcd\|lcd_data\[5\]\" to the node \"text_lcd:u_text_lcd\|Equal1\" into an OR gate" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668654975289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "text_lcd:u_text_lcd\|lcd_data\[6\] text_lcd:u_text_lcd\|Equal1 " "Converted the fan-out from the tri-state buffer \"text_lcd:u_text_lcd\|lcd_data\[6\]\" to the node \"text_lcd:u_text_lcd\|Equal1\" into an OR gate" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668654975289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "text_lcd:u_text_lcd\|lcd_data\[7\] text_lcd:u_text_lcd\|Equal1 " "Converted the fan-out from the tri-state buffer \"text_lcd:u_text_lcd\|lcd_data\[7\]\" to the node \"text_lcd:u_text_lcd\|Equal1\" into an OR gate" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668654975289 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1668654975289 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blink:u_blink\|o_seg_blk\[41\] blink:u_blink\|o_seg_blk\[38\] " "Duplicate LATCH primitive \"blink:u_blink\|o_seg_blk\[41\]\" merged with LATCH primitive \"blink:u_blink\|o_seg_blk\[38\]\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654975290 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "text_lcd:u_text_lcd\|lcd_data\[1\]_1261 text_lcd:u_text_lcd\|lcd_data\[0\]_1243 " "Duplicate LATCH primitive \"text_lcd:u_text_lcd\|lcd_data\[1\]_1261\" merged with LATCH primitive \"text_lcd:u_text_lcd\|lcd_data\[0\]_1243\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654975290 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "text_lcd:u_text_lcd\|lcd_data\[2\]_1279 text_lcd:u_text_lcd\|lcd_data\[0\]_1243 " "Duplicate LATCH primitive \"text_lcd:u_text_lcd\|lcd_data\[2\]_1279\" merged with LATCH primitive \"text_lcd:u_text_lcd\|lcd_data\[0\]_1243\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654975290 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "text_lcd:u_text_lcd\|lcd_data\[3\]_1297 text_lcd:u_text_lcd\|lcd_data\[0\]_1243 " "Duplicate LATCH primitive \"text_lcd:u_text_lcd\|lcd_data\[3\]_1297\" merged with LATCH primitive \"text_lcd:u_text_lcd\|lcd_data\[0\]_1243\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654975290 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "text_lcd:u_text_lcd\|lcd_data\[4\]_1315 text_lcd:u_text_lcd\|lcd_data\[0\]_1243 " "Duplicate LATCH primitive \"text_lcd:u_text_lcd\|lcd_data\[4\]_1315\" merged with LATCH primitive \"text_lcd:u_text_lcd\|lcd_data\[0\]_1243\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654975290 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "text_lcd:u_text_lcd\|lcd_data\[6\]_1351 text_lcd:u_text_lcd\|lcd_data\[0\]_1243 " "Duplicate LATCH primitive \"text_lcd:u_text_lcd\|lcd_data\[6\]_1351\" merged with LATCH primitive \"text_lcd:u_text_lcd\|lcd_data\[0\]_1243\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654975290 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "text_lcd:u_text_lcd\|lcd_data\[7\]_1369 text_lcd:u_text_lcd\|lcd_data\[0\]_1243 " "Duplicate LATCH primitive \"text_lcd:u_text_lcd\|lcd_data\[7\]_1369\" merged with LATCH primitive \"text_lcd:u_text_lcd\|lcd_data\[0\]_1243\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1668654975290 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1668654975290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[14\] " "Latch blink:u_blink\|o_seg_blk\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[0\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[0\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975291 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[7\] " "Latch blink:u_blink\|o_seg_blk\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975291 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[0\] " "Latch blink:u_blink\|o_seg_blk\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975291 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[21\] " "Latch blink:u_blink\|o_seg_blk\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[0\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[0\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975291 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[28\] " "Latch blink:u_blink\|o_seg_blk\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975291 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[35\] " "Latch blink:u_blink\|o_seg_blk\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975291 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[8\] " "Latch blink:u_blink\|o_seg_blk\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975291 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[15\] " "Latch blink:u_blink\|o_seg_blk\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[0\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[0\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975291 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[1\] " "Latch blink:u_blink\|o_seg_blk\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975291 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[22\] " "Latch blink:u_blink\|o_seg_blk\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[0\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[0\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975292 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[29\] " "Latch blink:u_blink\|o_seg_blk\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975292 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[36\] " "Latch blink:u_blink\|o_seg_blk\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975292 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[16\] " "Latch blink:u_blink\|o_seg_blk\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[0\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[0\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975292 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[9\] " "Latch blink:u_blink\|o_seg_blk\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975292 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[2\] " "Latch blink:u_blink\|o_seg_blk\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975292 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[23\] " "Latch blink:u_blink\|o_seg_blk\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[0\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[0\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975292 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[30\] " "Latch blink:u_blink\|o_seg_blk\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975292 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[37\] " "Latch blink:u_blink\|o_seg_blk\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975292 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[10\] " "Latch blink:u_blink\|o_seg_blk\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975292 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[17\] " "Latch blink:u_blink\|o_seg_blk\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[0\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[0\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975292 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[3\] " "Latch blink:u_blink\|o_seg_blk\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975292 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[24\] " "Latch blink:u_blink\|o_seg_blk\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[0\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[0\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975292 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[31\] " "Latch blink:u_blink\|o_seg_blk\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975292 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[38\] " "Latch blink:u_blink\|o_seg_blk\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975292 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[18\] " "Latch blink:u_blink\|o_seg_blk\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[0\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[0\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975292 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[11\] " "Latch blink:u_blink\|o_seg_blk\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975293 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[4\] " "Latch blink:u_blink\|o_seg_blk\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975293 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[25\] " "Latch blink:u_blink\|o_seg_blk\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[0\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[0\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975293 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[32\] " "Latch blink:u_blink\|o_seg_blk\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975293 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[39\] " "Latch blink:u_blink\|o_seg_blk\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975293 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[12\] " "Latch blink:u_blink\|o_seg_blk\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975293 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[19\] " "Latch blink:u_blink\|o_seg_blk\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[0\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[0\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975293 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[5\] " "Latch blink:u_blink\|o_seg_blk\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975293 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[26\] " "Latch blink:u_blink\|o_seg_blk\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[0\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[0\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975293 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[33\] " "Latch blink:u_blink\|o_seg_blk\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975293 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[40\] " "Latch blink:u_blink\|o_seg_blk\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975293 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[20\] " "Latch blink:u_blink\|o_seg_blk\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[0\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[0\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975293 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[13\] " "Latch blink:u_blink\|o_seg_blk\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975293 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[6\] " "Latch blink:u_blink\|o_seg_blk\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975293 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[27\] " "Latch blink:u_blink\|o_seg_blk\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[0\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[0\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975293 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blink:u_blink\|o_seg_blk\[34\] " "Latch blink:u_blink\|o_seg_blk\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975293 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_lcd:u_text_lcd\|o_lcd_rs " "Latch text_lcd:u_text_lcd\|o_lcd_rs has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA text_lcd:u_text_lcd\|state.EXCUTE_CMD " "Ports D and ENA on the latch are fed by the same signal text_lcd:u_text_lcd\|state.EXCUTE_CMD" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1567 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975293 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1536 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_lcd:u_text_lcd\|o_lcd_rw " "Latch text_lcd:u_text_lcd\|o_lcd_rw has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA text_lcd:u_text_lcd\|state.EXCUTE_CMD " "Ports D and ENA on the latch are fed by the same signal text_lcd:u_text_lcd\|state.EXCUTE_CMD" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1567 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975294 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1537 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_m\|o_seg\[0\] " "Latch dec_to_seg:u_dec_to_seg_r_m\|o_seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975294 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_s\|o_seg\[0\] " "Latch dec_to_seg:u_dec_to_seg_r_s\|o_seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975294 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_h\|o_seg\[0\] " "Latch dec_to_seg:u_dec_to_seg_r_h\|o_seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975294 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_m\|o_seg\[1\] " "Latch dec_to_seg:u_dec_to_seg_r_m\|o_seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975294 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_s\|o_seg\[1\] " "Latch dec_to_seg:u_dec_to_seg_r_s\|o_seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975294 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_h\|o_seg\[1\] " "Latch dec_to_seg:u_dec_to_seg_r_h\|o_seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975294 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_m\|o_seg\[2\] " "Latch dec_to_seg:u_dec_to_seg_r_m\|o_seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975294 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_s\|o_seg\[2\] " "Latch dec_to_seg:u_dec_to_seg_r_s\|o_seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975294 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_h\|o_seg\[2\] " "Latch dec_to_seg:u_dec_to_seg_r_h\|o_seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975294 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_m\|o_seg\[3\] " "Latch dec_to_seg:u_dec_to_seg_r_m\|o_seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975294 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_s\|o_seg\[3\] " "Latch dec_to_seg:u_dec_to_seg_r_s\|o_seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975294 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_h\|o_seg\[3\] " "Latch dec_to_seg:u_dec_to_seg_r_h\|o_seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975294 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_m\|o_seg\[4\] " "Latch dec_to_seg:u_dec_to_seg_r_m\|o_seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975294 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_s\|o_seg\[4\] " "Latch dec_to_seg:u_dec_to_seg_r_s\|o_seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975294 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_h\|o_seg\[4\] " "Latch dec_to_seg:u_dec_to_seg_r_h\|o_seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975294 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_m\|o_seg\[5\] " "Latch dec_to_seg:u_dec_to_seg_r_m\|o_seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975295 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_s\|o_seg\[5\] " "Latch dec_to_seg:u_dec_to_seg_r_s\|o_seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975295 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_h\|o_seg\[5\] " "Latch dec_to_seg:u_dec_to_seg_r_h\|o_seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975295 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_m\|o_seg\[6\] " "Latch dec_to_seg:u_dec_to_seg_r_m\|o_seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975295 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_s\|o_seg\[6\] " "Latch dec_to_seg:u_dec_to_seg_r_s\|o_seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975295 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_seg:u_dec_to_seg_r_h\|o_seg\[6\] " "Latch dec_to_seg:u_dec_to_seg_r_h\|o_seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975295 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller_tp:u_controller\|o_sec_tim_clk " "Latch controller_tp:u_controller\|o_sec_tim_clk has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975295 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 657 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller_tp:u_controller\|o_hour_tim_clk " "Latch controller_tp:u_controller\|o_hour_tim_clk has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975295 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 659 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller_tp:u_controller\|o_min_tim_clk " "Latch controller_tp:u_controller\|o_min_tim_clk has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975295 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 658 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller_tp:u_controller\|o_sec_cnt_clk " "Latch controller_tp:u_controller\|o_sec_cnt_clk has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975295 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 649 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller_tp:u_controller\|o_sec_alm_clk " "Latch controller_tp:u_controller\|o_sec_alm_clk has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_mode\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975295 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 653 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller_tp:u_controller\|o_min_cnt_clk " "Latch controller_tp:u_controller\|o_min_cnt_clk has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[0\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[0\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975295 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 650 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller_tp:u_controller\|o_min_alm_clk " "Latch controller_tp:u_controller\|o_min_alm_clk has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[0\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[0\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975295 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 654 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller_tp:u_controller\|o_hour_cnt_clk " "Latch controller_tp:u_controller\|o_hour_cnt_clk has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975295 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 651 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller_tp:u_controller\|o_hour_alm_clk " "Latch controller_tp:u_controller\|o_hour_alm_clk has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller_tp:u_controller\|o_position\[1\] " "Ports D and ENA on the latch are fed by the same signal controller_tp:u_controller\|o_position\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975295 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 655 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_lcd:u_text_lcd\|lcd_data\[0\] " "Latch text_lcd:u_text_lcd\|lcd_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA text_lcd:u_text_lcd\|cnt_cmd\[6\] " "Ports D and ENA on the latch are fed by the same signal text_lcd:u_text_lcd\|cnt_cmd\[6\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1616 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975295 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_lcd:u_text_lcd\|lcd_data\[0\]_1243 " "Latch text_lcd:u_text_lcd\|lcd_data\[0\]_1243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA text_lcd:u_text_lcd\|state.BUSY_CHECK " "Ports D and ENA on the latch are fed by the same signal text_lcd:u_text_lcd\|state.BUSY_CHECK" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1567 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975296 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_lcd:u_text_lcd\|lcd_data\[1\]~1 " "Latch text_lcd:u_text_lcd\|lcd_data\[1\]~1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA text_lcd:u_text_lcd\|cnt_cmd\[6\] " "Ports D and ENA on the latch are fed by the same signal text_lcd:u_text_lcd\|cnt_cmd\[6\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1616 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975296 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_lcd:u_text_lcd\|lcd_data\[2\]~2 " "Latch text_lcd:u_text_lcd\|lcd_data\[2\]~2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA text_lcd:u_text_lcd\|cnt_cmd\[6\] " "Ports D and ENA on the latch are fed by the same signal text_lcd:u_text_lcd\|cnt_cmd\[6\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1616 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975296 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_lcd:u_text_lcd\|lcd_data\[3\]~3 " "Latch text_lcd:u_text_lcd\|lcd_data\[3\]~3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA text_lcd:u_text_lcd\|cnt_cmd\[6\] " "Ports D and ENA on the latch are fed by the same signal text_lcd:u_text_lcd\|cnt_cmd\[6\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1616 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975296 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_lcd:u_text_lcd\|lcd_data\[4\]~4 " "Latch text_lcd:u_text_lcd\|lcd_data\[4\]~4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA text_lcd:u_text_lcd\|cnt_cmd\[6\] " "Ports D and ENA on the latch are fed by the same signal text_lcd:u_text_lcd\|cnt_cmd\[6\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1616 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975296 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_lcd:u_text_lcd\|lcd_data\[5\]~5 " "Latch text_lcd:u_text_lcd\|lcd_data\[5\]~5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA text_lcd:u_text_lcd\|cnt_cmd\[1\] " "Ports D and ENA on the latch are fed by the same signal text_lcd:u_text_lcd\|cnt_cmd\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1616 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975296 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_lcd:u_text_lcd\|lcd_data\[6\]~6 " "Latch text_lcd:u_text_lcd\|lcd_data\[6\]~6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA text_lcd:u_text_lcd\|cnt_cmd\[6\] " "Ports D and ENA on the latch are fed by the same signal text_lcd:u_text_lcd\|cnt_cmd\[6\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1616 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975296 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_lcd:u_text_lcd\|lcd_data\[7\]~7 " "Latch text_lcd:u_text_lcd\|lcd_data\[7\]~7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA text_lcd:u_text_lcd\|cnt_cmd\[1\] " "Ports D and ENA on the latch are fed by the same signal text_lcd:u_text_lcd\|cnt_cmd\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1616 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668654975296 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668654975296 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 79 -1 0 } } { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1600 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1668654975299 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1668654975300 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668654975951 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "79 " "79 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668654977403 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "blink:u_blink\|cnt_param:u_cnt_param_blk\|Add0~0 " "Logic cell \"blink:u_blink\|cnt_param:u_cnt_param_blk\|Add0~0\"" {  } { { "tproject.v" "Add0~0" { Text "C:/LogicDesign/TEAM/tproject.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1668654977414 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1668654977414 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/LogicDesign/TEAM/output_files/top_tp.map.smsg " "Generated suppressed messages file C:/LogicDesign/TEAM/output_files/top_tp.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654977511 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668654977724 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668654977724 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw7 " "No output dependent on input pin \"i_sw7\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1740 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668654977879 "|top_tp|i_sw7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ir_rxb " "No output dependent on input pin \"i_ir_rxb\"" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1742 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668654977879 "|top_tp|i_ir_rxb"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1668654977879 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1145 " "Implemented 1145 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668654977879 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668654977879 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1668654977879 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1108 " "Implemented 1108 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668654977879 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668654977879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 301 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 301 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668654977928 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 17 12:16:17 2022 " "Processing ended: Thu Nov 17 12:16:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668654977928 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668654977928 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668654977928 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668654977928 ""}
