<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW2A-18" pn="GW2A-LV18PG484C7/I6">gw2a18-005</Device>
    <FileList>
        <File path="src/Gbit_PHY_test_RGMII.v" type="file.verilog" enable="1"/>
        <File path="src/Gbit_PHY_test_RGMII.cst" type="file.cst" enable="1"/>
        <File path="src/Gbit_PHY_test_RGMII.sdc" type="file.sdc" enable="1"/>
        <File path="src/Gbit_PHY_test_RGMII.gao" type="file.gao" enable="1"/>
        <File path="src/btn_ctl.v" type="file.verilog" enable="0"/>
        <File path="src/btn_deb.v" type="file.verilog" enable="0"/>
    </FileList>
</Project>
