RAM_SP2.v,verilog,xil_defaultlib,../../../../Expr9_CPU3.srcs/sources_1/ip/RAM_SP2/sim/RAM_SP2.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
