<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CHIATANSO.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="CHIATANSO.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CHIATANSO.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CHIATANSO.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="CHIATANSO.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CHIATANSO.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="CHIATANSO.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CHIATANSO.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="CHIATANSO.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="CHIATANSO.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="CHIATANSO.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CHIATANSO.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="CHIATANSO.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CHIATANSO.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CHIATANSO.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="CHIATANSO.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="CHIATANSO.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="CHIATANSO.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="CHIATANSO.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="CHIATANSO.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CHIATANSO.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CHIATANSO_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="CHIATANSO_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CHIATANSO_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CHIATANSO_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="CHIATANSO_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="CHIATANSO_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CHIATANSO_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CHIATANSO_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="CHIATANSO_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="CHIATANSO_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CHIATANSO_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CHIATANSO_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="CHIATANSO_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="CHIATANSO_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CHIATANSO_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CHIATANSO_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="chiatanso.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="chiatanso.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="chiatanso.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="chiatanso.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/CHIATANSO_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/CHIATANSO_synthesis.v"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/translate/CHIATANSO_translate.nlf"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/translate/CHIATANSO_translate.v"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1601787020" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1601787020">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601787020" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3120086960804018961" xil_pn:start_ts="1601787020">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601787020" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-9019346094735601037" xil_pn:start_ts="1601787020">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601787020" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1601787020">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601787020" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7660070229201773625" xil_pn:start_ts="1601787020">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601787227" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1430049303116325842" xil_pn:start_ts="1601787227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601787227" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3983127477210277053" xil_pn:start_ts="1601787227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602470998" xil_pn:in_ck="8139593872210990897" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="2850873624377412624" xil_pn:start_ts="1602470992">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="CHIATANSO.lso"/>
      <outfile xil_pn:name="CHIATANSO.ngc"/>
      <outfile xil_pn:name="CHIATANSO.ngr"/>
      <outfile xil_pn:name="CHIATANSO.prj"/>
      <outfile xil_pn:name="CHIATANSO.stx"/>
      <outfile xil_pn:name="CHIATANSO.syr"/>
      <outfile xil_pn:name="CHIATANSO.xst"/>
      <outfile xil_pn:name="CHIATANSO_vhdl.prj"/>
      <outfile xil_pn:name="CHIATANSO_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1601787234" xil_pn:in_ck="4822107753592381830" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7148338651275187214" xil_pn:start_ts="1601787234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602471002" xil_pn:in_ck="-4797248976332223034" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1762035721731441152" xil_pn:start_ts="1602470998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CHIATANSO.bld"/>
      <outfile xil_pn:name="CHIATANSO.ngd"/>
      <outfile xil_pn:name="CHIATANSO_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1602471007" xil_pn:in_ck="-5097127204012374169" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="1761500947287708787" xil_pn:start_ts="1602471002">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CHIATANSO.pcf"/>
      <outfile xil_pn:name="CHIATANSO_map.map"/>
      <outfile xil_pn:name="CHIATANSO_map.mrp"/>
      <outfile xil_pn:name="CHIATANSO_map.ncd"/>
      <outfile xil_pn:name="CHIATANSO_map.ngm"/>
      <outfile xil_pn:name="CHIATANSO_map.xrpt"/>
      <outfile xil_pn:name="CHIATANSO_summary.xml"/>
      <outfile xil_pn:name="CHIATANSO_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1602471016" xil_pn:in_ck="-5123058412104275424" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="4891759239423368658" xil_pn:start_ts="1602471007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CHIATANSO.ncd"/>
      <outfile xil_pn:name="CHIATANSO.pad"/>
      <outfile xil_pn:name="CHIATANSO.par"/>
      <outfile xil_pn:name="CHIATANSO.ptwx"/>
      <outfile xil_pn:name="CHIATANSO.unroutes"/>
      <outfile xil_pn:name="CHIATANSO.xpi"/>
      <outfile xil_pn:name="CHIATANSO_pad.csv"/>
      <outfile xil_pn:name="CHIATANSO_pad.txt"/>
      <outfile xil_pn:name="CHIATANSO_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1601787285" xil_pn:in_ck="4822107753592374205" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="-4676327763442794107" xil_pn:start_ts="1601787280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CHIATANSO.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="chiatanso.bgn"/>
      <outfile xil_pn:name="chiatanso.bin"/>
      <outfile xil_pn:name="chiatanso.bit"/>
      <outfile xil_pn:name="chiatanso.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1602471016" xil_pn:in_ck="-2406689297651527581" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1602471014">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CHIATANSO.twr"/>
      <outfile xil_pn:name="CHIATANSO.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1601787293" xil_pn:in_ck="4822107753592374337" xil_pn:name="TRAN_postXlateSimModel" xil_pn:prop_ck="8425567285011276168" xil_pn:start_ts="1601787291">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/translate/CHIATANSO_translate.nlf"/>
      <outfile xil_pn:name="netgen/translate/CHIATANSO_translate.v"/>
    </transform>
    <transform xil_pn:end_ts="1601787309" xil_pn:in_ck="4822107753592374336" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="8376462524038160590" xil_pn:start_ts="1601787307">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/CHIATANSO_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/CHIATANSO_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
