\section{chip\+\_\+cfg\+\_\+s Struct Reference}
\label{structchip__cfg__s}\index{chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
unsigned char \textbf{ gyro\+\_\+fsr}
\item 
unsigned char \textbf{ accel\+\_\+fsr}
\item 
unsigned char \textbf{ sensors}
\item 
unsigned char \textbf{ lpf}
\item 
unsigned char \textbf{ clk\+\_\+src}
\item 
unsigned short \textbf{ sample\+\_\+rate}
\item 
unsigned char \textbf{ fifo\+\_\+enable}
\item 
unsigned char \textbf{ int\+\_\+enable}
\item 
unsigned char \textbf{ bypass\+\_\+mode}
\item 
unsigned char \textbf{ accel\+\_\+half}
\item 
unsigned char \textbf{ lp\+\_\+accel\+\_\+mode}
\item 
unsigned char \textbf{ int\+\_\+motion\+\_\+only}
\item 
struct \textbf{ motion\+\_\+int\+\_\+cache\+\_\+s} \textbf{ cache}
\item 
unsigned char \textbf{ active\+\_\+low\+\_\+int}
\item 
unsigned char \textbf{ latched\+\_\+int}
\item 
unsigned char \textbf{ dmp\+\_\+on}
\item 
unsigned char \textbf{ dmp\+\_\+loaded}
\item 
unsigned short \textbf{ dmp\+\_\+sample\+\_\+rate}
\end{DoxyCompactItemize}


\subsection{Field Documentation}
\mbox{\label{structchip__cfg__s_a97d5de8aa2fab5cc81ca2180130fc6ac}} 
\index{chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}!accel\+\_\+fsr@{accel\+\_\+fsr}}
\index{accel\+\_\+fsr@{accel\+\_\+fsr}!chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}}
\subsubsection{accel\+\_\+fsr}
{\footnotesize\ttfamily unsigned char accel\+\_\+fsr}

\mbox{\label{structchip__cfg__s_af73df77287fdeba8d408c18f3905650f}} 
\index{chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}!accel\+\_\+half@{accel\+\_\+half}}
\index{accel\+\_\+half@{accel\+\_\+half}!chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}}
\subsubsection{accel\+\_\+half}
{\footnotesize\ttfamily unsigned char accel\+\_\+half}

\mbox{\label{structchip__cfg__s_ac576d810c0c8bcd73af5908c10a83c3a}} 
\index{chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}!active\+\_\+low\+\_\+int@{active\+\_\+low\+\_\+int}}
\index{active\+\_\+low\+\_\+int@{active\+\_\+low\+\_\+int}!chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}}
\subsubsection{active\+\_\+low\+\_\+int}
{\footnotesize\ttfamily unsigned char active\+\_\+low\+\_\+int}

\mbox{\label{structchip__cfg__s_a2dd3f2719bc8ed1946811203ec330905}} 
\index{chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}!bypass\+\_\+mode@{bypass\+\_\+mode}}
\index{bypass\+\_\+mode@{bypass\+\_\+mode}!chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}}
\subsubsection{bypass\+\_\+mode}
{\footnotesize\ttfamily unsigned char bypass\+\_\+mode}

\mbox{\label{structchip__cfg__s_aab21a113d97da9c015f6f1928662927b}} 
\index{chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}!cache@{cache}}
\index{cache@{cache}!chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}}
\subsubsection{cache}
{\footnotesize\ttfamily struct \textbf{ motion\+\_\+int\+\_\+cache\+\_\+s} cache}

\mbox{\label{structchip__cfg__s_a2ac4d2f6d885669a21842e13dd3c5241}} 
\index{chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}!clk\+\_\+src@{clk\+\_\+src}}
\index{clk\+\_\+src@{clk\+\_\+src}!chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}}
\subsubsection{clk\+\_\+src}
{\footnotesize\ttfamily unsigned char clk\+\_\+src}

\mbox{\label{structchip__cfg__s_afc32c3e58317c589014257dc9b1ee04b}} 
\index{chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}!dmp\+\_\+loaded@{dmp\+\_\+loaded}}
\index{dmp\+\_\+loaded@{dmp\+\_\+loaded}!chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}}
\subsubsection{dmp\+\_\+loaded}
{\footnotesize\ttfamily unsigned char dmp\+\_\+loaded}

\mbox{\label{structchip__cfg__s_a49fb51079238683b21264827348b5968}} 
\index{chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}!dmp\+\_\+on@{dmp\+\_\+on}}
\index{dmp\+\_\+on@{dmp\+\_\+on}!chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}}
\subsubsection{dmp\+\_\+on}
{\footnotesize\ttfamily unsigned char dmp\+\_\+on}

\mbox{\label{structchip__cfg__s_a5d17c6049cc8cb74faf5cdb942988294}} 
\index{chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}!dmp\+\_\+sample\+\_\+rate@{dmp\+\_\+sample\+\_\+rate}}
\index{dmp\+\_\+sample\+\_\+rate@{dmp\+\_\+sample\+\_\+rate}!chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}}
\subsubsection{dmp\+\_\+sample\+\_\+rate}
{\footnotesize\ttfamily unsigned short dmp\+\_\+sample\+\_\+rate}

\mbox{\label{structchip__cfg__s_a1f258910658cfcf4bed56c0de8637441}} 
\index{chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}!fifo\+\_\+enable@{fifo\+\_\+enable}}
\index{fifo\+\_\+enable@{fifo\+\_\+enable}!chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}}
\subsubsection{fifo\+\_\+enable}
{\footnotesize\ttfamily unsigned char fifo\+\_\+enable}

\mbox{\label{structchip__cfg__s_abae9129fae33706b5f73b2b1867fcc89}} 
\index{chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}!gyro\+\_\+fsr@{gyro\+\_\+fsr}}
\index{gyro\+\_\+fsr@{gyro\+\_\+fsr}!chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}}
\subsubsection{gyro\+\_\+fsr}
{\footnotesize\ttfamily unsigned char gyro\+\_\+fsr}

\mbox{\label{structchip__cfg__s_ab0cc290f4f43cd8a8b6562a97f540493}} 
\index{chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}!int\+\_\+enable@{int\+\_\+enable}}
\index{int\+\_\+enable@{int\+\_\+enable}!chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}}
\subsubsection{int\+\_\+enable}
{\footnotesize\ttfamily unsigned char int\+\_\+enable}

\mbox{\label{structchip__cfg__s_a28c5c373e0d7189a11c4ae5ca351ca30}} 
\index{chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}!int\+\_\+motion\+\_\+only@{int\+\_\+motion\+\_\+only}}
\index{int\+\_\+motion\+\_\+only@{int\+\_\+motion\+\_\+only}!chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}}
\subsubsection{int\+\_\+motion\+\_\+only}
{\footnotesize\ttfamily unsigned char int\+\_\+motion\+\_\+only}

\mbox{\label{structchip__cfg__s_a6c37b8cd7cf4fd08a3200129cd23255c}} 
\index{chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}!latched\+\_\+int@{latched\+\_\+int}}
\index{latched\+\_\+int@{latched\+\_\+int}!chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}}
\subsubsection{latched\+\_\+int}
{\footnotesize\ttfamily unsigned char latched\+\_\+int}

\mbox{\label{structchip__cfg__s_aeb8fb45fc306b199be68b3f61940fbb0}} 
\index{chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}!lp\+\_\+accel\+\_\+mode@{lp\+\_\+accel\+\_\+mode}}
\index{lp\+\_\+accel\+\_\+mode@{lp\+\_\+accel\+\_\+mode}!chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}}
\subsubsection{lp\+\_\+accel\+\_\+mode}
{\footnotesize\ttfamily unsigned char lp\+\_\+accel\+\_\+mode}

\mbox{\label{structchip__cfg__s_a0a4067140c6a3704b4312ba62b77aadb}} 
\index{chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}!lpf@{lpf}}
\index{lpf@{lpf}!chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}}
\subsubsection{lpf}
{\footnotesize\ttfamily unsigned char lpf}

\mbox{\label{structchip__cfg__s_a1aa4e026c4d2f691506f2d713a405aea}} 
\index{chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}!sample\+\_\+rate@{sample\+\_\+rate}}
\index{sample\+\_\+rate@{sample\+\_\+rate}!chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}}
\subsubsection{sample\+\_\+rate}
{\footnotesize\ttfamily unsigned short sample\+\_\+rate}

\mbox{\label{structchip__cfg__s_aaa21c01566947e7007476657cb614e3f}} 
\index{chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}!sensors@{sensors}}
\index{sensors@{sensors}!chip\+\_\+cfg\+\_\+s@{chip\+\_\+cfg\+\_\+s}}
\subsubsection{sensors}
{\footnotesize\ttfamily unsigned char sensors}



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/\+Users/jselfridge/\+Documents/\+Git\+Hub/\+Black\+Box/src/\textbf{ mpu.\+c}\end{DoxyCompactItemize}
