#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-V' '-sverilog' '+vc' '-Mupdate' '-line' '-full64' '-kdb' '+vcs+vcdpluson' '-debug_pp' '../sys_defs.svh' 'verilog/Main_controller.v' 'testbench/testbench_main.sv' '-o' 'simv' 2>&1
