Altera 2011. Cyclone III fpga: Security. http://www.altera.com/products/devices/cyclone3/overview/security/cy3-security.html.
Divya Arora , Anand Raghunathan , Srivaths Ravi , Murugan Sankaradass , Niraj K. Jha , Srimat T. Chakradhar, Software architecture exploration for high-performance security processing on a multiprocessor mobile SoC, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147040]
Anderson, R., Bond, M., Clulow, J., and Skorobogatov, S. 2006. Cryptographic processors-a survey. Proc. IEEE 94, 2, 357--369.
Ross J. Anderson, Security Engineering: A Guide to Building Dependable Distributed Systems, John Wiley & Sons, Inc., New York, NY, 2001
Benoit Badrignans , Jean Luc Danger , Viktor Fischer , Guy Gogniat , Lionel Torres, Security Trends for FPGAS: From Secured to Secure Reconfigurable Systems, Springer Publishing Company, Incorporated, 2011
Bangerter, E., Gullash, D., and Krenn, S. 2011. Cache games-bringing access-based cache attacks on AES to practice. In Proceedings of the 2<sup>nd</sup> International Workshop on Constructive Side-Channel Analysis and Secure Design (COSADE'11). 215--221.
Lejla Batina , Benedikt Gierlichs , Emmanuel Prouff , Matthieu Rivain , François-Xavier Standaert , Nicolas Veyrat-Charvillon, Mutual Information Analysis: a Comprehensive Study, Journal of Cryptology, v.24 n.2, p.269-291, April 2011[doi>10.1007/s00145-010-9084-8]
Alex Baumgarten , Akhilesh Tyagi , Joseph Zambreno, Preventing IC Piracy Using Reconfigurable Logic Barriers, IEEE Design & Test, v.27 n.1, p.66-75, January 2010[doi>10.1109/MDT.2010.24]
Bernstein D. 2005. Cache-timing attacks on aes. Res. rep. http://cr.yp.to/antiforgery/cachetiming-20050414.pdf.
Daniel J. Bernstein , Johannes Buchmann , Erik Dahmen, Post Quantum Cryptography, Springer Publishing Company, Incorporated, 2008
Alexander Biedermann , Marc Stöttinger , Lijing Chen , Sorin A. Huss, Secure virtualization within a multi-processor soft-core system-on-chip architecture, Proceedings of the 7th international conference on Reconfigurable computing: architectures, tools and applications, March 23-25, 2011, Belfast, UK
Bo Yang , Kaijie Wu , R. Karri, Secure Scan: A Design-for-Test Architecture for Crypto Chips, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.10, p.2287-2293, October 2006[doi>10.1109/TCAD.2005.862745]
Bossuet, L. and Gogniat, G. Hardware security in embedded systems. In Communicating Embedded Systems for Networks, F. Krief, Ed., Wiley-ISTE.
Lilian Bossuet , Guy Gogniat , Jean-Luc Philippe, Communication-oriented design space exploration for reconfigurable architectures, EURASIP Journal on Embedded Systems, v.2007 n.1, p.2-2, January 2007[doi>10.1155/2007/23496]
Bossuet, L., Gogniat, G., and Burleson, W. 2006. Dynamically configurable security for SRAM FPGA bistreams. Indersci. Intern. J. Embed. Syst. 2006, 2, 73--85.
Lilian Bossuet , Guy Gogniat , Jean-Luc Philippe, Generic Design Space Exploration for Reconfigurable Architectures, Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3, p.163.1, April 04-08, 2005[doi>10.1109/IPDPS.2005.233]
Buchty, R., Heintze, N., and Oliva, D. 2004. Cryptonite -- A programmable crypto processor architecture for high-bandwidth applications. In Proceedings of the Organic and Pervasive Computing Conference (ARCS'04). Lecture Notes in Computer Science, vol. 2981, Springer, 184--198.
Jerome Burke , John McDonald , Todd Austin, Architectural support for fast symmetric-key cryptography, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.178-189, November 2000, Cambridge, Massachusetts, USA[doi>10.1145/378993.379238]
J. Castillo , P. Huerta , J. I. Martínez, Secure IP downloading for SRAM FPGAs, Microprocessors & Microsystems, v.31 n.2, p.77-86, March, 2007[doi>10.1016/j.micpro.2006.02.001]
Cayrel, P. L., El Yousi Alaoui, S. M., Hoffman, G., Meziani, M., and Niebuhr, R. 2011. Recent progress in code-based cryptography. In Proceedings of the International Conference on Information Security and Assurance (ISA'11). Springer, 21--32.
Chaves, R., Kuzmanov, G., Vassiliadis, S., and Sousa, L. A. 2006. Reconfigurable cryptographic processor. In Proceedings of the Workshop on Circuits, Systems and Signal Processing (ProRisc'06).
Stephen Checkoway , Damon McCoy , Brian Kantor , Danny Anderson , Hovav Shacham , Stefan Savage , Karl Koscher , Alexei Czeskis , Franziska Roesner , Tadayoshi Kohno, Comprehensive experimental analyses of automotive attack surfaces, Proceedings of the 20th USENIX conference on Security, p.6-6, August 08-12, 2011, San Francisco, CA
Joel Coburn , Srivaths Ravi , Anand Raghunathan , Srimat Chakradhar, SECA: security-enhanced communication architecture, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, September 24-27, 2005, San Francisco, California, USA[doi>10.1145/1086297.1086308]
Debra L. Cook , John Ioannidis , Angelos D. Keromytis , Jake Luck, Cryptographics: secret key cryptography using graphics cards, Proceedings of the 2005 international conference on Topics in Cryptology, February 14-18, 2005, San Francisco, CA[doi>10.1007/978-3-540-30574-3_23]
Pascal Cotret , Jeremie Crenne , Guy Gogniat , Jean-Philippe Diguet , Lubos Gaspar , Guillaume Duc, Distributed Security for Communications and Memories in a Multiprocessor Architecture, Proceedings of the 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and PhD Forum, p.326-329, May 16-20, 2011[doi>10.1109/IPDPS.2011.158]
Davies, P. 2003. Flexible Security. White Paper, Cryptography and Interoperability. Thales.
Deguang, L., Jinyi, C., Xingd, G., Ankang, Z., and Conglan, L. 2010. Parallel aes algorithm for fast data encryption on gpu. In Proceedings of 2<sup>nd</sup> International Conference on Computer Engineering and Technology (ICCET'10). Vol. 6. ASME, New York, 1--6.
Guillaume Duc , Ronan Keryell, CryptoPage: An Efficient Secure Architecture with Memory Encryption, Integrity and Information Leakage Protection, Proceedings of the 22nd Annual Computer Security Applications Conference, p.483-492, December 11-15, 2006[doi>10.1109/ACSAC.2006.21]
Duc, G. and Keryell, R. 2008. Improving virus protection with an efficient secure architecture with memory encryption, integrity and information leakage protection. Comput. Virol. 4, 2, 101--113.
Thomas Eisenbarth , Tim Guneysu , Christof Paar , Ahmad-Reza Sadeghi , Marko Wolf , Russell Tessier, Establishing Chain of Trust in Reconfigurable Hardware, Proceedings of the 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.289-290, April 23-25, 2007[doi>10.1109/FCCM.2007.30]
Thomas Eisenbarth , Tim Güneysu , Christof Paar , Ahmad-Reza Sadeghi , Dries Schellekens , Marko Wolf, Reconfigurable trusted computing in hardware, Proceedings of the 2007 ACM workshop on Scalable trusted computing, November 02-02, 2007, Alexandria, Virginia, USA[doi>10.1145/1314354.1314360]
R. Elbaz , L. Torres , G. Sassatelli , P. Guillemin , M. Bardouillet, PE-ICE: Parallelized Encryption and Integrity Checking Engine, Proceedings of the 2006 IEEE Design and Diagnostics of Electronic Circuits and systems, p.141-142, April 18-21, 2006[doi>10.1109/DDECS.2006.1649595]
A. J. Elbirt , Christof Paar, Instruction-Level Distributed Processing for Symmetric-Key Cryptography, Proceedings of the 17th International Symposium on Parallel and Distributed Processing, p.78.2, April 22-26, 2003
Feller, T., Malipatlolla, S., Meister, D., and Huss, S. A. 2011. TyniTPM: A lightweight module aimed to ip protection and trusted embedded platforms. In Proceedings of the International Symposium on Hardware Oriented Security and Trust (HOST'11). 60--74.
Daniele Fronte , Annie Perez , Eric Payrat, Celator: A Multi-algorithm Cryptographic Co-processor, Proceedings of the 2008 International Conference on Reconfigurable Computing and FPGAs, p.438-443, December 03-05, 2008[doi>10.1109/ReConFig.2008.76]
Gaber, C. and Pailles, J. C. 2010. Security and trust for mobile phones based on virtualization. In Proceedings of the 3<sup>rd</sup> Norsk Information Security Conference (NISK'10). 93--103.
Kris Gaj , Jens-Peter Kaps , Venkata Amirineni , Marcin Rogawski , Ekawat Homsirikamol , Benjamin Y. Brewster, ATHENa - Automated Tool for Hardware EvaluatioN: Toward Fair and Comprehensive Benchmarking of Cryptographic Hardware Using FPGAs, Proceedings of the 2010 International Conference on Field Programmable Logic and Applications, p.414-421, August 31-September 02, 2010[doi>10.1109/FPL.2010.86]
Philip Garcia , Katherine Compton , Michael Schulte , Emily Blem , Wenyin Fu, An overview of reconfigurable hardware in embedded systems, EURASIP Journal on Embedded Systems, v.2006 n.1, p.13-13, January 2006[doi>10.1155/ES/2006/56320]
Gaspar, L., Fischer, V., Bossuet, L., and Fouquet, R. 2011. Secure extensions of soft core general-purpose processors for symmetric key cryptography. In Proceedings of the 6<sup>th</sup> International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC'11). IEEE CAS Society.
Lubos Gaspar , Viktor Fischer , Florent Bernard , Lilian Bossuet , Pascal Cotret, HCrypt: A Novel Concept of Crypto-processor with Secured Key Management, Proceedings of the 2010 International Conference on Reconfigurable Computing and FPGAs, p.280-285, December 13-15, 2010[doi>10.1109/ReConFig.2010.38]
Blaise Gassend , Dwaine Clarke , Marten van Dijk , Srinivas Devadas, Silicon physical random functions, Proceedings of the 9th ACM conference on Computer and communications security, November 18-22, 2002, Washington, DC, USA[doi>10.1145/586110.586132]
Craig Gentry , Shai Halevi, Implementing Gentry's fully-homomorphic encryption scheme, Proceedings of the 30th Annual international conference on Theory and applications of cryptographic techniques: advances in cryptology, May 15-19, 2011, Tallinn, Estonia
Gueron, S. 2010. Intel Advanced Encryption Standard (AES) Instructions Set. White paper, Intel Mobility group, Israel Development Center, Israel.
Benjamin Glas , Alexander Klimm , Oliver Sander , Klaus Müller-Glaser , Jürgen Becker, A system architecture for reconfigurable trusted platforms, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403505]
Guy Gogniat , Tilman Wolf , Wayne Burleson , Jean-Philippe Diguet , Lilian Bossuet , Romain Vaslin, Reconfigurable hardware for high-security/high-performance embedded systems: the SAFES perspective, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.2, p.144-154, February 2008[doi>10.1109/TVLSI.2007.912030]
Michael Grand , Lilian Bossuet , Bertrand Le Gal , Dominique Dallet , Guy Gogniat, A reconfigurable crypto sub system for the software communication architecture, Proceedings of the 28th IEEE conference on Military communications, p.2708-2714, October 18-21, 2009, Boston, Massachusetts, USA
Michael Grand , Lilian Bossuet , Bertrand Le Gal , Guy Gogniat , Dominique Dallet, Design and implementation of a multi-core crypto-processor for software defined radios, Proceedings of the 7th international conference on Reconfigurable computing: architectures, tools and applications, March 23-25, 2011, Belfast, UK
Guneysu, T., Moller, B., and Paar, C. 2007. Dynamic intellectual property protection for reconfigurable devices. In Proceedings of the International Conference on Field-Programmable Technology (FPT'07). IEEE Electron Devices Society, 169--176.
J. Alex Halderman , Seth D. Schoen , Nadia Heninger , William Clarkson , William Paul , Joseph A. Calandrino , Ariel J. Feldman , Jacob Appelbaum , Edward W. Felten, Lest we remember: cold-boot attacks on encryption keys, Communications of the ACM, v.52 n.5, May 2009[doi>10.1145/1506409.1506429]
Panu Hämäläinen , Marko Hännikäinen , Timo D. Hämäläinen, Review of hardware architectures for advanced encryption standard implementations considering wireless sensor networks, Proceedings of the 7th international conference on Embedded computer systems: architectures, modeling, and simulation, July 16-19, 2007, Samos, Greece
Hely, D., Rosenfeld, K., and Karri, R. 2011. Security challenges during vlsi test. In Proceedings of the 9<sup>th</sup> IEEE NEWCAS Conference. 1--4.
Alireza Hodjat , Ingrid Verbauwhede, High-Throughput Programmable Cryptocoprocessor, IEEE Micro, v.24 n.3, p.34-45, May 2004[doi>10.1109/MM.2004.11]
Hodjat, A. and Verbauwhede, I. 2004b. Interfacing a high speed crypto accelerator to an embedded CPU. In Proceedings of the 38<sup>th</sup> Asilomar Conference on Signals, Systems and Computers. 488--492.
Alireza Hodjat , Ingrid Verbauwhede, Area-Throughput Trade-Offs for Fully Pipelined 30 to 70 Gbits/s AES Processors, IEEE Transactions on Computers, v.55 n.4, p.366-372, April 2006[doi>10.1109/TC.2006.49]
Yohei Hori , Akashi Satoh , Hirofumi Sakane , Kenji Toda, Bitstream Encryption and Authentication Using AES-GCM in Dynamically Reconfigurable Systems, Proceedings of the 3rd International Workshop on Security: Advances in Information and Computer Security, November 25-27, 2008, Kagawa, Japan[doi>10.1007/978-3-540-89598-5_18]
Jens-Peter Kaps , Christof Paar, Fast DES Implementation for FPGAs and Its Application to a Universal Key-Search Machine, Proceedings of the Selected Areas in Cryptography, p.234-247, August 17-18, 1998
Ramesh Karri , Jeyavijayan Rajendran , Kurt Rosenfeld , Mohammad Tehranipoor, Trustworthy Hardware: Identifying and Classifying Hardware Trojans, Computer, v.43 n.10, p.39-46, October 2010[doi>10.1109/MC.2010.299]
Philip Koopman, Embedded System Security, Computer, v.37 n.7, p.95-97, July 2004[doi>10.1109/MC.2004.52]
Karl Koscher , Alexei Czeskis , Franziska Roesner , Shwetak Patel , Tadayoshi Kohno , Stephen Checkoway , Damon McCoy , Brian Kantor , Danny Anderson , Hovav Shacham , Stefan Savage, Experimental Security Analysis of a Modern Automobile, Proceedings of the 2010 IEEE Symposium on Security and Privacy, p.447-462, May 16-19, 2010[doi>10.1109/SP.2010.34]
Georgi Kuzmanov , Georgi Gaydadjiev , Stamatis Vassiliadis, The MOLEN Processor Prototype, Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.296-299, April 20-23, 2004
Ruby B. Lee , Peter C.  S. Kwan , John P. McGregor , Jeffrey Dwoskin , Zhenghong Wang, Architecture for Protecting Critical Secrets in Microprocessors, Proceedings of the 32nd annual international symposium on Computer Architecture, p.2-13, June 04-08, 2005[doi>10.1109/ISCA.2005.14]
David Lie Chandramohan Thekkath , Mark Mitchell , Patrick Lincoln , Dan Boneh , John Mitchell , Mark Horowitz, Architectural support for copy and tamper resistant software, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.168-177, November 2000, Cambridge, Massachusetts, USA[doi>10.1145/378993.379237]
Lang Lin , Dan Holcomb , Dilip Kumar Krishnappa , Prasad Shabadi , Wayne Burleson, Low-power sub-threshold design of secure physical unclonable functions, Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design, August 18-20, 2010, Austin, Texas, USA[doi>10.1145/1840845.1840855]
Lomonaco, M. 2004. Cryptarray a scalable and reconfigurable architecture for cryptographic applications. Masters thesis, University of Central Florida.
Manavski, S. A. 2007. CUDA compatible gpu as an efficient hardware accelerator for aes cryptography. In Proceedings of International Conference on Signal Processing and Communications (ICSPC'07). IEEE, 65--68.
Martin, A., Newman, T., and Morotake, D. 2008. Development approaches for an international tactical radio cryptographic api. In Proceedings of the Software Design Radio Technical Conference (SDRForum'08). 1--6.
Roel Maes , Dries Schellekens , Pim Tuyls , Ingrid Verbauwhede, Analysis and design of active IC metering schemes, Proceedings of the 2009 IEEE International Workshop on Hardware-Oriented Security and Trust, p.74-81, July 27-27, 2009[doi>10.1109/HST.2009.5224964]
Malipatlolla, S. and Huss, S. A. 2011. A novel method for secure intellectual property deployment in embedded systems. In Proceeding of 7<sup>th</sup> Southern International Conference on Programmable Logic (SPL'11). IEEE Circuits and Systems Society, 1--6.
Emeka Mosanya , Christof Teuscher , Héctor Fabio Restrepo , Patrick Galley , Eduardo Sanchez, CryptoBooster: A Reconfigurable and Modular Cryptographic Coprocessor, Proceedings of the First International Workshop on Cryptographic Hardware and Embedded Systems, p.246-256, August 12-13, 1999
Amir Moradi , Alessandro Barenghi , Timo Kasper , Christof Paar, On the vulnerability of FPGA bitstream encryption against power analysis attacks: extracting keys from xilinx Virtex-II FPGAs, Proceedings of the 18th ACM conference on Computer and communications security, October 17-21, 2011, Chicago, Illinois, USA[doi>10.1145/2046707.2046722]
Amir Moradi , Markus Kasper , Christof Paar, Black-Box side-channel attacks highlight the importance of countermeasures: an analysis of the xilinx virtex-4 and virtex-5 bitstream encryption mechanism, Proceedings of the 12th conference on Topics in Cryptology, February 27-March 02, 2012, San Francisco, CA[doi>10.1007/978-3-642-27954-6_1]
Claudio Mucci , Luca Vanzolini , Fabio Campi , Mario Toma, Interactive presentation: Implementation of AES/Rijndael on a dynamically reconfigurable architecture, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
D. Mukhopadhyay , S. Banerjee , D. RoyChowdhury , B. B. Bhattacharya, CryptoScan: A Secured Scan Chain Architecture, Proceedings of the 14th Asian Test Symposium on Asian Test Symposium, p.348-353, December 18-21, 2005[doi>10.1109/ATS.2005.42]
Michael Naehrig , Kristin Lauter , Vinod Vaikuntanathan, Can homomorphic encryption be practical?, Proceedings of the 3rd ACM workshop on Cloud computing security workshop, October 21-21, 2011, Chicago, Illinois, USA[doi>10.1145/2046660.2046682]
Masaki Nakanishi, An FPGA Configuration Scheme for Bitstream Protection, Proceedings of the 4th international workshop on Reconfigurable Computing: Architectures, Tools and Applications, March 26-28, 2008, London, UK[doi>10.1007/978-3-540-78610-8_37]
C. Andrew Neff, A verifiable secret shuffle and its application to e-voting, Proceedings of the 8th ACM conference on Computer and Communications Security, November 05-08, 2001, Philadelphia, PA, USA[doi>10.1145/501983.502000]
Dag Arne Osvik , Adi Shamir , Eran Tromer, Cache attacks and countermeasures: the case of AES, Proceedings of the 2006 The Cryptographers' Track at the RSA conference on Topics in Cryptology, February 13-17, 2006, San Jose, CA[doi>10.1007/11605805_1]
Pericàs, M., Chaves, R., Gaydadjiev, G. N., Vassiliadis, S., and Valero, M. 2008. vectorized aes core for high-throughput secure environments. In Proceedings of 8<sup>th</sup> International Meeting High Performance Computing for Computational Science (VECPAR'08). 83--94.
Thomas Popp , Stefan Mangard , Elisabeth Oswald, Power Analysis Attacks and Countermeasures, IEEE Design & Test, v.24 n.6, p.535-543, November 2007[doi>10.1109/MDT.2007.200]
Srivaths Ravi , Anand Raghunathan , Paul Kocher , Sunil Hattangady, Security in embedded systems: Design challenges, ACM Transactions on Embedded Computing Systems (TECS), v.3 n.3, p.461-491, August 2004[doi>10.1145/1015047.1015049]
Srivaths Ravi , Anand Raghunathan , Nachiketh Potlapally , Murugan Sankaradass, System design methodologies for a wireless security processing platform, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514113]
Chester Rebeiro , Debdeep Mukhopadhyay , Junko Takahashi , Toshinori Fukunaga, Cache Timing Attacks on Clefia, Proceedings of the 10th International Conference on Cryptology in India: Progress in Cryptology, December 13-16, 2009, New Delhi, India[doi>10.1007/978-3-642-10628-6_7]
Chester Rebeiro , Debdeep Mukhopadhyay, Cryptanalysis of CLEFIA using differential methods with cache trace patterns, Proceedings of the 11th international conference on Topics in cryptology: CT-RSA 2011, February 14-18, 2011, San Francisco, CA, USA
Francesco Regazzoni , Thomas Eisenbarth , Luca Breveglieri , Paolo Ienne , Israel Koren, Can Knowledge Regarding the Presence of Countermeasures Against Fault Attacks Simplify Power Attacks on Cryptographic Devices?, Proceedings of the 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems, p.202-210, October 01-03, 2008[doi>10.1109/DFT.2008.53]
Carsten Rolfes , Axel Poschmann , Gregor Leander , Christof Paar, Ultra-Lightweight Implementations for Smart Devices --- Security for 1000 Gate Equivalents, Proceedings of the 8th IFIP WG 8.8/11.2 international conference on Smart Card Research and Advanced Applications, p.89-103, September 08-11, 2008, London, UK[doi>10.1007/978-3-540-85893-5_7]
Rodrigo Roman , Cristina Alcaraz , Javier Lopez, A survey of cryptographic primitives and implementations for hardware-constrained sensor network nodes, Mobile Networks and Applications, v.12 n.4, p.231-244, August 2007[doi>10.1007/s11036-007-0024-2]
K. Sakiyama , L. Batina , B. Preneel , I. Verbauwhede, HW/SW co-design for public-key cryptosystems on the 8051 micro-controller, Computers and Electrical Engineering, v.33 n.5-6, p.324-332, September, 2007[doi>10.1016/j.compeleceng.2007.05.005]
Patrick Schaumont , Ingrid Verbauwhede, Domain-Specific Codesign for Embedded Security, Computer, v.36 n.4, p.68-74, April 2003[doi>10.1109/MC.2003.1193231]
Standaert, F.-X. 2011. Some hints on the evaluation metrics and tools for side-channel attacks. In Proceedings of the Non-Invasive Attacks Testing Workshop (NIAT'11). http://perso.uclouvain.be/fstandae/PUBLIS/107_slides.pdf.
Standaert, F., Van Oldeneel Tot Oldenzeel, L., Samyde, D., and Quisquater, J. 2003. Power analysis of FPGAs: How practical is the attack&quest; In Proceedings of the 13<sup>th</sup> International Conference on Field Programmable Logic and Application (FPL'03). Lecture Notes in Computer Science, vol. 2778, Springer, 701--711.
Chih-Pin Su , Chia-Lung Horng , Chih-Tsun Huang , Cheng-Wen Wu, A configurable AES processor for enhanced security, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120870]
Suh, G. E., Clarke, D., Gassend, B., van Dijk, M., and Devadas, S. 2003. AEGIS: Architecture for tamper-evident and tamper-resistant processing. MIT, Memo-461.
Tcpa -- Trusted Computing Platform Alliance. 2003. TPM main specification version 1.1b. Trusted Computing Group.
Mohammad Tehranipoor , Farinaz Koushanfar, A Survey of Hardware Trojan Taxonomy and Detection, IEEE Design & Test, v.27 n.1, p.10-25, January 2010[doi>10.1109/MDT.2010.7]
Theodoropoulos, D., Papaefstathiou, I., and Pnevmatikatos, D. N. 2008. CCproc: An efficient cryptographic coprocessor. In Proceedings of 16<sup>th</sup> IFIP/IEEE International Conference on Very Large Scale Integration (VLSI'08). 160--163.
Dimitris Theodoropoulos , Alexandros Siskos , Dionisis Pnevmatikatos, CCproc: A Custom VLIW Cryptography Co-processor for Symmetric-Key Ciphers, Proceedings of the 5th International Workshop on Reconfigurable Computing: Architectures, Tools and Applications, March 16-18, 2009, Karlsruhe, Germany[doi>10.1007/978-3-642-00641-8_35]
Stefan Tillich , Johann Großschädl , Alexander Szekely, An instruction set extension for fast and memory-efficient AES implementation, Proceedings of the 9th IFIP TC-6 TC-11 international conference on Communications and Multimedia Security, September 19-21, 2005, Salzburg, Austria[doi>10.1007/11552055_2]
Stefan Tillich , Johann Großschädl, Instruction set extensions for efficient AES implementation on 32-bit processors, Proceedings of the 8th international conference on Cryptographic Hardware and Embedded Systems, October 10-13, 2006, Yokohama, Japan[doi>10.1007/11894063_22]
Stefan Tillich , Christoph Herbst, Boosting AES performance on a tiny processor core, Proceedings of the 2008 The Cryptopgraphers' Track at the RSA conference on Topics in cryptology, April 08-11, 2008, San Francisco, CA, USA
Kris Tiri , Ingrid Verbauwhede, A VLSI Design Flow for Secure Side-Channel Attack Resistant ICs, Proceedings of the conference on Design, Automation and Test in Europe, p.58-63, March 07-11, 2005[doi>10.1109/DATE.2005.44]
Tredennick, N. and Shimamoto, B. 2003. The rise of reconfigurable systems. In Proceeding of the Engineering of Reconfigurable Systems and Application (ERSA'03).
Vaslin, R., Gogniat, G., and Diguet, J. P. 2006. Secure architecture in embedded systems: An overview. In Proceedings of the Workshop on Reconfigurable Communication-Centric SoCs (ReCoSoc'06). 1--9.
Vaslin, R., Gogniat G., Diguet, J. P., Wandeley, E., Tessier, R., and Burleson, W. 2007. Low latency solution for confidentiality and integrity checking in embedded systems with off-chip memory. In Proceedings of the Workshop on Reconfigurable Communication-centric SoCs (ReCoSoc'07).146--153.
Valtchanov, B., Fischer, V., Aubert, A., and Bernard, F. 2010. Characterization of randomness sources in ring oscillator-based true random number generators in fpgas. In Proceedings of the 13<sup>th</sup> IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS'10). IEEE Computer Society, Los Alamitos, CA, 48--53.
Verbauwhede, I., Hoornaert, F., Vandewalle, J., and de Man, H. 1991. ASIC cryptographical processor based on des. In Proceedings of the IEEE European Event in ASIC Design (EUROASIC'91). 292--295.
Mao-Yin Wang , Chih-Pin Su , Chia-Lung Horng , Cheng-Wen Wu , Chih-Tsun Huang, Single- and multi-core configurable AES architectures for flexible security, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.4, p.541-552, April 2010[doi>10.1109/TVLSI.2009.2013231]
Chris Weaver , Rajeev Krishna , Lisa Wu , Todd Austin, Application specific architectures: a recipe for fast, flexible and power efficient designs, Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, November 16-17, 2001, Atlanta, Georgia, USA[doi>10.1145/502217.502247]
Thomas Wollinger , Jorge Guajardo , Christof Paar, Security on FPGAs: State-of-the-art implementations and attacks, ACM Transactions on Embedded Computing Systems (TECS), v.3 n.3, p.534-574, August 2004[doi>10.1145/1015047.1015052]
Wollinger, T. and Paar, C. 2003. How secure are fpgas in cryptographic applications. In Proceeding of 13<sup>th</sup> International Conference on Field-Programmable Logic and Applications (FPL'03). Lecture Notes of Computer Science, vol. 2778, Springer, 91--100.
Lisa Wu , Chris Weaver , Todd Austin, CryptoManiac: a fast flexible architecture for secure communication, Proceedings of the 28th annual international symposium on Computer architecture, p.110-119, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379256]
Xilinx Corp. 2001. Virtex 2.5V field programmable gate arrays. Product specification DS003-1. http://www.xilinx.com/products/silicon-devices/fpga/.
Xilinx Corp. 2003. CryptoBlaze: 8-bit security microcontroller. Application note, XAPP374. http://www.xilinx.com/support/documentation/application_notes/xapp374.pdf.
Xilinx Corp. 2010. PicoBlaze 8-bit embedded microcontroller user guide for spartan-3, saprtan-6, virtex-5 and virtex-6 fpgas. User guide, UG 129. http://www.xilinx.com/products/intellectual-property/picoblaze.htm.
Xilinx Corp. 2012. Virtex 7 series FPGAs overview. Advance product specification ds180. http://www.xilinx.com/support/documentation/data_sheets/ds180_7Series_Overview.pdf.
Xiaotong Zhuang , Tao Zhang , Hsien-Hsin S. Lee , Santosh Pande, Hardware assisted control flow obfuscation for embedded processors, Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems, September 22-25, 2004, Washington DC, USA[doi>10.1145/1023833.1023873]
