# Reading C:/intelFPGA/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do acc_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {acc_6_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:31 on Dec 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." acc_6_1200mv_85c_slow.vo 
# -- Compiling module acc
# 
# Top level modules:
# 	acc
# End time: 17:48:31 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Developer/Concepcao/addac/acc/testbench {D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:31 on Dec 07,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/addac/acc/testbench" D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv 
# -- Compiling module acc_tb
# 
# Top level modules:
# 	acc_tb
# End time: 17:48:31 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc" acc_tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" acc_tb 
# Start time: 17:48:32 on Dec 07,2019
# Loading sv_std.std
# Loading work.acc_tb
# Loading work.acc
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_ver.dffeas
# Loading instances from acc_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from acc_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /acc_tb File: D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# ---------------
# | A | Clk | Y |
# | 1 |  0  | 0 | OK
# | 0 |  0  | 0 | OK
# | 1 |  0  | 0 | OK
# | 0 |  0  | 0 | OK
# | 1 |  0  | 0 | OK
# | 0 |  0  | 0 | OK
# | 0 |  1  | 0 | OK
# | 1 |  1  | 0 | OK
# | 0 |  1  | 0 | OK
# | 1 |  1  | 0 | OK
# | 1 |  0  | 0 | OK
# | 1 |  1  | 1 | OK
# | 1 |  0  | 1 | OK
# | 1 |  1  | 1 | OK
# | 0 |  1  | 1 | OK
# Testes Efetuados  = 18
# Erros Encontrados = 0
# ** Note: $stop    : D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv(67)
#    Time: 233 ns  Iteration: 0  Instance: /acc_tb
# Break in Module acc_tb at D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv line 67
do acc_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# Error 31: Unable to unlink file "D:/Developer/Concepcao/addac/acc/simulation/modelsim/gate_work/_lib.qdb".
# Error 133: Unable to remove directory "D:/Developer/Concepcao/addac/acc/simulation/modelsim/gate_work".
# vlib gate_work
# ** Error: (vlib-35) Failed to create directory "gate_work".
# File exists. (errno = EEXIST)
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {acc_6_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:45 on Dec 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." acc_6_1200mv_85c_slow.vo 
# -- Compiling module acc
# 
# Top level modules:
# 	acc
# End time: 17:49:45 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Developer/Concepcao/addac/acc/testbench {D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:45 on Dec 07,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/addac/acc/testbench" D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv 
# -- Compiling module acc_tb
# 
# Top level modules:
# 	acc_tb
# End time: 17:49:45 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc" acc_tb
# End time: 17:49:48 on Dec 07,2019, Elapsed time: 0:01:16
# Errors: 0, Warnings: 0
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" acc_tb 
# Start time: 17:49:48 on Dec 07,2019
# Loading sv_std.std
# Loading work.acc_tb
# Loading work.acc
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_ver.dffeas
# Loading instances from acc_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from acc_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /acc_tb File: D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# ---------------
# | A | Clk | Y |
# | 1 |  0  | 0 | OK
# | 0 |  0  | 0 | OK
# | 1 |  0  | 0 | OK
# | 0 |  0  | 0 | OK
# | 1 |  0  | 0 | OK
# | 0 |  0  | 0 | OK
# | 0 |  1  | 0 | OK
# | 1 |  1  | 0 | OK
# | 0 |  1  | 0 | OK
# | 1 |  1  | 0 | OK
# | 1 |  0  | 0 | OK
# | 1 |  1  | 1 | OK
# | 1 |  0  | 1 | OK
# | 1 |  1  | 1 | OK
# | 0 |  1  | 1 | OK
# Testes Efetuados  = 18
# Erros Encontrados = 0
# ** Note: $stop    : D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv(67)
#    Time: 214 ns  Iteration: 0  Instance: /acc_tb
# Break in Module acc_tb at D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv line 67
do acc_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {acc_6_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:14 on Dec 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." acc_6_1200mv_85c_slow.vo 
# -- Compiling module acc
# 
# Top level modules:
# 	acc
# End time: 17:50:14 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Developer/Concepcao/addac/acc/testbench {D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:14 on Dec 07,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/addac/acc/testbench" D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv 
# -- Compiling module acc_tb
# 
# Top level modules:
# 	acc_tb
# End time: 17:50:14 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc" acc_tb
# End time: 17:50:17 on Dec 07,2019, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" acc_tb 
# Start time: 17:50:17 on Dec 07,2019
# Loading sv_std.std
# Loading work.acc_tb
# Loading work.acc
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_ver.dffeas
# Loading instances from acc_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from acc_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /acc_tb File: D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# ---------------
# | A | Clk | Y |
# | 1 |  0  | 0 | OK
# | 0 |  0  | 0 | OK
# | 1 |  0  | 0 | OK
# | 0 |  0  | 0 | OK
# | 1 |  0  | 0 | OK
# | 0 |  0  | 0 | OK
# | 0 |  1  | 0 | OK
# | 1 |  1  | 0 | OK
# | 0 |  1  | 0 | OK
# | 1 |  1  | 0 | OK
# | 1 |  0  | 0 | OK
# ** Error: | 1 |  1  | 1 | ERROR
#    Time: 139 ns  Scope: acc_tb File: D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv Line: 52
# | 1 |  0  | 1 | OK
# | 1 |  1  | 1 | OK
# | 0 |  1  | 1 | OK
# Testes Efetuados  = 18
# Erros Encontrados = 1
# ** Note: $stop    : D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv(67)
#    Time: 176 ns  Iteration: 0  Instance: /acc_tb
# Break in Module acc_tb at D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv line 67
do acc_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {acc_6_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:50 on Dec 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." acc_6_1200mv_85c_slow.vo 
# -- Compiling module acc
# 
# Top level modules:
# 	acc
# End time: 17:50:50 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Developer/Concepcao/addac/acc/testbench {D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:50 on Dec 07,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/addac/acc/testbench" D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv 
# -- Compiling module acc_tb
# 
# Top level modules:
# 	acc_tb
# End time: 17:50:50 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc" acc_tb
# End time: 17:50:52 on Dec 07,2019, Elapsed time: 0:00:35
# Errors: 1, Warnings: 0
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" acc_tb 
# Start time: 17:50:52 on Dec 07,2019
# Loading sv_std.std
# Loading work.acc_tb
# Loading work.acc
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_ver.dffeas
# Loading instances from acc_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from acc_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /acc_tb File: D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# ---------------
# | A | Clk | Y |
# | 1 |  0  | 0 | OK
# | 0 |  0  | 0 | OK
# | 1 |  0  | 0 | OK
# | 0 |  0  | 0 | OK
# | 1 |  0  | 0 | OK
# | 0 |  0  | 0 | OK
# | 0 |  1  | 0 | OK
# | 1 |  1  | 0 | OK
# | 0 |  1  | 0 | OK
# | 1 |  1  | 0 | OK
# | 1 |  0  | 0 | OK
# ** Error: | 1 |  1  | 1 | ERROR
#    Time: 155 ns  Scope: acc_tb File: D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv Line: 52
# | 1 |  0  | 1 | OK
# | 1 |  1  | 1 | OK
# | 0 |  1  | 1 | OK
# Testes Efetuados  = 18
# Erros Encontrados = 1
# ** Note: $stop    : D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv(67)
#    Time: 195 ns  Iteration: 0  Instance: /acc_tb
# Break in Module acc_tb at D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv line 67
do acc_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {acc_6_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:43 on Dec 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." acc_6_1200mv_85c_slow.vo 
# -- Compiling module acc
# 
# Top level modules:
# 	acc
# End time: 17:52:43 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Developer/Concepcao/addac/acc/testbench {D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:44 on Dec 07,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/addac/acc/testbench" D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv 
# -- Compiling module acc_tb
# 
# Top level modules:
# 	acc_tb
# End time: 17:52:44 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc" acc_tb
# End time: 17:52:45 on Dec 07,2019, Elapsed time: 0:01:53
# Errors: 1, Warnings: 0
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" acc_tb 
# Start time: 17:52:45 on Dec 07,2019
# Loading sv_std.std
# Loading work.acc_tb
# Loading work.acc
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_ver.dffeas
# Loading instances from acc_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from acc_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /acc_tb File: D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# ---------------
# | A | Clk | Y |
# | 1 |  0  | 0 | OK
# | 0 |  0  | 0 | OK
# | 1 |  0  | 0 | OK
# | 0 |  0  | 0 | OK
# | 1 |  0  | 0 | OK
# | 0 |  0  | 0 | OK
# | 0 |  1  | 0 | OK
# | 1 |  1  | 0 | OK
# | 0 |  1  | 0 | OK
# | 1 |  1  | 0 | OK
# | 1 |  0  | 0 | OK
# ** Error: | 1 |  1  | 1 | ERROR
#    Time: 155 ns  Scope: acc_tb File: D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv Line: 52
# | 1 |  0  | 1 | OK
# | 1 |  1  | 1 | OK
# | 0 |  1  | 1 | OK
# Testes Efetuados  = 18
# Erros Encontrados = 1
# ** Note: $stop    : D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv(67)
#    Time: 195 ns  Iteration: 0  Instance: /acc_tb
# Break in Module acc_tb at D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv line 67
do acc_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {acc_6_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:21 on Dec 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." acc_6_1200mv_85c_slow.vo 
# -- Compiling module acc
# 
# Top level modules:
# 	acc
# End time: 17:53:21 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Developer/Concepcao/addac/acc/testbench {D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:21 on Dec 07,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/addac/acc/testbench" D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv 
# -- Compiling module acc_tb
# 
# Top level modules:
# 	acc_tb
# End time: 17:53:21 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc" acc_tb
# End time: 17:53:23 on Dec 07,2019, Elapsed time: 0:00:38
# Errors: 1, Warnings: 0
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" acc_tb 
# Start time: 17:53:23 on Dec 07,2019
# Loading sv_std.std
# Loading work.acc_tb
# Loading work.acc
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_ver.dffeas
# Loading instances from acc_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from acc_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /acc_tb File: D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# ---------------
# | A | Clk | Y |
# | 1 |  0  | 0 | OK
# | 0 |  0  | 0 | OK
# | 1 |  0  | 0 | OK
# | 0 |  0  | 0 | OK
# | 1 |  0  | 0 | OK
# | 0 |  0  | 0 | OK
# | 0 |  1  | 0 | OK
# | 1 |  1  | 0 | OK
# | 0 |  1  | 0 | OK
# | 1 |  1  | 0 | OK
# | 1 |  0  | 0 | OK
# ** Error: | 1 |  1  | 1 | ERROR
#    Time: 97 ns  Scope: acc_tb File: D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv Line: 52
# | 1 |  0  | 1 | OK
# | 1 |  1  | 1 | OK
# | 0 |  1  | 1 | OK
# Testes Efetuados  = 18
# Erros Encontrados = 1
# ** Note: $stop    : D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv(67)
#    Time: 125 ns  Iteration: 0  Instance: /acc_tb
# Break in Module acc_tb at D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv line 67
do acc_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {acc_6_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:16 on Dec 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." acc_6_1200mv_85c_slow.vo 
# -- Compiling module acc
# 
# Top level modules:
# 	acc
# End time: 17:55:16 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Developer/Concepcao/addac/acc/testbench {D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:16 on Dec 07,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/addac/acc/testbench" D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv 
# -- Compiling module acc_tb
# 
# Top level modules:
# 	acc_tb
# End time: 17:55:16 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc" acc_tb
# End time: 17:55:18 on Dec 07,2019, Elapsed time: 0:01:55
# Errors: 1, Warnings: 0
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" acc_tb 
# Start time: 17:55:18 on Dec 07,2019
# Loading sv_std.std
# Loading work.acc_tb
# Loading work.acc
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_ver.dffeas
# Loading instances from acc_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from acc_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /acc_tb File: D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# ---------------
# | A | Clk | Y |
# | 1 |  0  | 0 | OK
# | 0 |  0  | 0 | OK
# | 1 |  0  | 0 | OK
# | 0 |  0  | 0 | OK
# | 1 |  0  | 0 | OK
# | 0 |  0  | 0 | OK
# | 0 |  1  | 0 | OK
# | 1 |  1  | 0 | OK
# | 0 |  1  | 0 | OK
# | 1 |  1  | 0 | OK
# | 1 |  0  | 0 | OK
# | 1 |  1  | 1 | OK
# | 1 |  0  | 1 | OK
# | 1 |  1  | 1 | OK
# | 0 |  1  | 1 | OK
# Testes Efetuados  = 18
# Erros Encontrados = 0
# ** Note: $stop    : D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv(67)
#    Time: 214 ns  Iteration: 0  Instance: /acc_tb
# Break in Module acc_tb at D:/Developer/Concepcao/addac/acc/testbench/acc_tb.sv line 67
# End time: 17:58:25 on Dec 07,2019, Elapsed time: 0:03:07
# Errors: 0, Warnings: 0
