// Seed: 3884573929
module module_0 (
    output tri0  id_0,
    input  tri1  id_1,
    input  uwire module_0,
    output tri1  id_3
);
  logic [1 'd0 : 1] id_5;
  ;
  logic ["" <  1 : -1] id_6;
  ;
  logic id_7;
  ;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    output wand id_2,
    output uwire id_3,
    output wand id_4,
    output supply1 id_5,
    input supply1 id_6,
    input tri id_7,
    output tri id_8
    , id_22,
    output uwire id_9,
    input uwire id_10,
    output tri1 id_11,
    input wor id_12,
    output tri0 id_13,
    input uwire id_14,
    input uwire id_15
    , id_23,
    input wire id_16,
    input uwire id_17
    , id_24,
    input tri0 id_18,
    input wire id_19,
    input tri1 id_20
);
  assign id_8 = !id_7;
  module_0 modCall_1 (
      id_2,
      id_18,
      id_17,
      id_13
  );
  assign modCall_1.id_1 = 0;
endmodule
