
---------- Begin Simulation Statistics ----------
final_tick                               2541871347500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 200874                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746816                       # Number of bytes of host memory used
host_op_rate                                   200873                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.87                       # Real time elapsed on the host
host_tick_rate                              568234868                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4193088                       # Number of instructions simulated
sim_ops                                       4193088                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011862                       # Number of seconds simulated
sim_ticks                                 11861502500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.597075                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  368492                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               790805                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2571                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             77661                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            839910                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              45267                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          290145                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           244878                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1018446                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64911                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        31385                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4193088                       # Number of instructions committed
system.cpu.committedOps                       4193088                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.654398                       # CPI: cycles per instruction
system.cpu.discardedOps                        214702                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607849                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1456036                       # DTB hits
system.cpu.dtb.data_misses                       7606                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   406751                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       853732                       # DTB read hits
system.cpu.dtb.read_misses                       6799                       # DTB read misses
system.cpu.dtb.write_accesses                  201098                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      602304                       # DTB write hits
system.cpu.dtb.write_misses                       807                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18128                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3433410                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1054990                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           663165                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16818703                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176853                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  940572                       # ITB accesses
system.cpu.itb.fetch_acv                          821                       # ITB acv
system.cpu.itb.fetch_hits                      933280                       # ITB hits
system.cpu.itb.fetch_misses                      7292                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.47%      9.47% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.88% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4201     69.28%     79.16% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.95% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.01% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.06% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.78%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.88%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6064                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14407                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2426     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.54% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2671     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5114                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2413     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2413     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4843                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10945880000     92.25%     92.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9237000      0.08%     92.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                16920500      0.14%     92.47% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               893779500      7.53%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11865817000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994641                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903407                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.947008                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 868                      
system.cpu.kern.mode_good::user                   868                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 868                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.590476                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.742515                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8039291500     67.75%     67.75% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3826525500     32.25%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23709388                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85376      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2539880     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838617     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592114     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104771      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4193088                       # Class of committed instruction
system.cpu.quiesceCycles                        13617                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6890685                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          456                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156289                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        314187                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22819451                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22819451                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22819451                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22819451                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117022.825641                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117022.825641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117022.825641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117022.825641                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13056485                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13056485                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13056485                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13056485                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66956.333333                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66956.333333                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66956.333333                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66956.333333                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22469954                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22469954                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117031.010417                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117031.010417                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12856988                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12856988                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66963.479167                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66963.479167                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.290653                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539430764000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.290653                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205666                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205666                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128841                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34822                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87199                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34248                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28974                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28974                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87789                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40947                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       262711                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       262711                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208737                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209157                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 472242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11195008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11195008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6691904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6692337                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17898609                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               69                       # Total snoops (count)
system.membus.snoopTraffic                       4416                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            158125                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002890                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053682                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157668     99.71%     99.71% # Request fanout histogram
system.membus.snoop_fanout::1                     457      0.29%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              158125                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           824912037                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376132750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          465528000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5614272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4474560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10088832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5614272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5614272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2228608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2228608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87723                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157638                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34822                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34822                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         473318789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377233829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850552618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    473318789                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        473318789                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187885810                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187885810                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187885810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        473318789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377233829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038438427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119719.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77891.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000176848250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7367                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7367                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              408642                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112422                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157638                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121786                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157638                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121786                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10350                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2067                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5711                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2011361000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  736440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4773011000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13655.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32405.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104323                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80887                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157638                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121786                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81762                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.953793                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.516774                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.279552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34563     42.27%     42.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24324     29.75%     72.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10086     12.34%     84.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4598      5.62%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2401      2.94%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1431      1.75%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          946      1.16%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          621      0.76%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2792      3.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81762                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7367                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.991991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.395262                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.538621                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1303     17.69%     17.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5581     75.76%     93.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           286      3.88%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            92      1.25%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            44      0.60%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            23      0.31%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      0.16%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.10%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            6      0.08%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7367                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7367                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.247455                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.231318                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.758148                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6568     89.15%     89.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               91      1.24%     90.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              469      6.37%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              172      2.33%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               60      0.81%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7367                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9426432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  662400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7660480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10088832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7794304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       645.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    657.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11861497500                       # Total gap between requests
system.mem_ctrls.avgGap                      42449.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4985024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4441408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7660480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 420269185.965268790722                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374438904.346224308014                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 645827120.130860328674                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87723                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69915                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121786                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2525543000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2247468000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290974526750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28789.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32145.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2389228.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314795460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167298780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           561610980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          310929300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     936096720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5186044680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        187621440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7664397360                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.157378                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    437577250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11027945250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            269063760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142988010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           490025340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          313878600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     936096720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5131458060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        233589120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7517099610                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.739243                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    553833000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10911689500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1012451                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11854302500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1615520                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1615520                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1615520                       # number of overall hits
system.cpu.icache.overall_hits::total         1615520                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87790                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87790                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87790                       # number of overall misses
system.cpu.icache.overall_misses::total         87790                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5398602500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5398602500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5398602500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5398602500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1703310                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1703310                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1703310                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1703310                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.051541                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.051541                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.051541                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.051541                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61494.503930                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61494.503930                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61494.503930                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61494.503930                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87199                       # number of writebacks
system.cpu.icache.writebacks::total             87199                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87790                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87790                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87790                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87790                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5310813500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5310813500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5310813500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5310813500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.051541                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.051541                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.051541                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.051541                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60494.515321                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60494.515321                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60494.515321                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60494.515321                       # average overall mshr miss latency
system.cpu.icache.replacements                  87199                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1615520                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1615520                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87790                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87790                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5398602500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5398602500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1703310                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1703310                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.051541                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.051541                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61494.503930                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61494.503930                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87790                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87790                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5310813500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5310813500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.051541                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.051541                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60494.515321                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60494.515321                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.827004                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1638423                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87277                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.772678                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.827004                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995756                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995756                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          373                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3494409                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3494409                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1316084                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1316084                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1316084                       # number of overall hits
system.cpu.dcache.overall_hits::total         1316084                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105723                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105723                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105723                       # number of overall misses
system.cpu.dcache.overall_misses::total        105723                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6779019500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6779019500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6779019500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6779019500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1421807                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1421807                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1421807                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1421807                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074358                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074358                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074358                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074358                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64120.574520                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64120.574520                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64120.574520                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64120.574520                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34646                       # number of writebacks
system.cpu.dcache.writebacks::total             34646                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36684                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36684                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36684                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36684                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69039                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69039                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69039                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69039                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4397830000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4397830000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4397830000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4397830000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048557                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048557                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048557                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048557                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63700.661945                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63700.661945                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63700.661945                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63700.661945                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68891                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       785647                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          785647                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49271                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49271                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3304774000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3304774000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       834918                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       834918                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059013                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059013                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67073.410323                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67073.410323                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9220                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9220                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40051                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40051                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2678536000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2678536000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047970                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047970                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66878.130384                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66878.130384                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530437                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530437                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56452                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56452                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3474245500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3474245500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       586889                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       586889                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096189                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096189                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61543.355417                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61543.355417                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27464                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27464                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28988                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28988                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1719294000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1719294000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049393                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049393                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59310.542293                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59310.542293                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10284                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10284                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62668500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62668500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080061                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080061                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70020.670391                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70020.670391                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61773500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61773500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080061                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080061                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69020.670391                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69020.670391                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541871347500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.512261                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1382907                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68891                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.073841                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.512261                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979016                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979016                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          729                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          250                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2958113                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2958113                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2551570940500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 582642                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750912                       # Number of bytes of host memory used
host_op_rate                                   582638                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.26                       # Real time elapsed on the host
host_tick_rate                              560099879                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7726659                       # Number of instructions simulated
sim_ops                                       7726659                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007428                       # Number of seconds simulated
sim_ticks                                  7427776000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             38.221608                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  176103                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               460742                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12338                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             48760                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            456498                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              25833                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          186213                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           160380                       # Number of indirect misses.
system.cpu.branchPred.lookups                  613036                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   77494                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        19062                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2791784                       # Number of instructions committed
system.cpu.committedOps                       2791784                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.269753                       # CPI: cycles per instruction
system.cpu.discardedOps                        212462                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   350741                       # DTB accesses
system.cpu.dtb.data_acv                            44                       # DTB access violations
system.cpu.dtb.data_hits                       868290                       # DTB hits
system.cpu.dtb.data_misses                       1949                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   233821                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       537023                       # DTB read hits
system.cpu.dtb.read_misses                       1518                       # DTB read misses
system.cpu.dtb.write_accesses                  116920                       # DTB write accesses
system.cpu.dtb.write_acv                           30                       # DTB write access violations
system.cpu.dtb.write_hits                      331267                       # DTB write hits
system.cpu.dtb.write_misses                       431                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              204818                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2263541                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            668303                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           371132                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10361929                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.189762                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  564460                       # ITB accesses
system.cpu.itb.fetch_acv                          163                       # ITB acv
system.cpu.itb.fetch_hits                      562629                       # ITB hits
system.cpu.itb.fetch_misses                      1831                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   185      3.52%      3.52% # number of callpals executed
system.cpu.kern.callpal::tbi                       11      0.21%      3.73% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4334     82.38%     86.11% # number of callpals executed
system.cpu.kern.callpal::rdps                     190      3.61%     89.72% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.74% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.75% # number of callpals executed
system.cpu.kern.callpal::rti                      306      5.82%     95.57% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      1.14%     96.71% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.79% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.19%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5261                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7321                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       96                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1823     38.89%     38.89% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      40      0.85%     39.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       7      0.15%     39.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2817     60.10%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4687                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1820     49.36%     49.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       40      1.08%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        7      0.19%     50.64% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1820     49.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3687                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5015803500     67.50%     67.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                70704000      0.95%     68.45% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 9271000      0.12%     68.58% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2334916500     31.42%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7430695000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998354                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.646077                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.786644                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 266                      
system.cpu.kern.mode_good::user                   263                      
system.cpu.kern.mode_good::idle                     3                      
system.cpu.kern.mode_switch::kernel               484                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 263                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   7                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.549587                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.428571                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.705570                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5852742500     78.76%     78.76% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1449220500     19.50%     98.27% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            128732000      1.73%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      185                       # number of times the context was actually changed
system.cpu.numCycles                         14712013                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        96                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              108401      3.88%      3.88% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1699949     60.89%     64.77% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4404      0.16%     64.93% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.93% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57923      2.07%     67.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     67.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.21%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.64% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.64% # Class of committed instruction
system.cpu.op_class_0::MemRead                 469964     16.83%     85.47% # Class of committed instruction
system.cpu.op_class_0::MemWrite                295420     10.58%     96.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35252      1.26%     97.31% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34872      1.25%     98.56% # Class of committed instruction
system.cpu.op_class_0::IprAccess                40127      1.44%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2791784                       # Class of committed instruction
system.cpu.quiesceCycles                       143539                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4350084                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          176                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       114926                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        229741                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2988294329                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2988294329                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2988294329                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2988294329                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118498.466532                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118498.466532                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118498.466532                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118498.466532                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           488                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    7                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    69.714286                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1725990659                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1725990659                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1725990659                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1725990659                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68442.805100                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68442.805100                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68442.805100                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68442.805100                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7605968                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7605968                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115241.939394                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115241.939394                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4305968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4305968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65241.939394                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65241.939394                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2980688361                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2980688361                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118507.011808                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118507.011808                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1721684691                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1721684691                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68451.204318                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68451.204318                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 730                       # Transaction distribution
system.membus.trans_dist::ReadResp              79993                       # Transaction distribution
system.membus.trans_dist::WriteReq                729                       # Transaction distribution
system.membus.trans_dist::WriteResp               729                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38952                       # Transaction distribution
system.membus.trans_dist::WritebackClean        66626                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9231                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10398                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10398                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          66627                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12636                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       199868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       199868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        68912                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        71830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 322134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8527424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8527424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2353152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2355736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12492888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            116283                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001479                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038431                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  116111     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     172      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              116283                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2508000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           662294854                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy             361968                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          126275750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          354093000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4263360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1469952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5733312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4263360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4263360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2492928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2492928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           66615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           22968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               89583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38952                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38952                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         573975306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         197899344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             771874650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    573975306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        573975306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      335622399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            335622399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      335622399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        573975306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        197899344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1107497049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    104522.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     63106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000627502750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6424                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6425                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              247150                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              98686                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       89583                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     105510                       # Number of write requests accepted
system.mem_ctrls.readBursts                     89583                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   105510                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3612                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   988                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5528                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1322864750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  429855000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2934821000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15387.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34137.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       108                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    61814                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   73171                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 89583                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               105510                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   78191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    367                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        55504                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.658691                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.777493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.312967                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22502     40.54%     40.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16733     30.15%     70.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6998     12.61%     83.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3072      5.53%     88.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1773      3.19%     92.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          964      1.74%     93.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          607      1.09%     94.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          390      0.70%     95.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2465      4.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        55504                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.381634                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      8.607019                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.956981                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1573     24.48%     24.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              51      0.79%     25.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            113      1.76%     27.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           664     10.33%     37.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3357     52.25%     89.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           414      6.44%     96.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           111      1.73%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            63      0.98%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            34      0.53%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            17      0.26%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            10      0.16%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             4      0.06%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             2      0.03%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             6      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             4      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             2      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6425                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.268991                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.246415                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.128184                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          5909     91.98%     91.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           461      7.18%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            36      0.56%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            11      0.17%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             5      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6424                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5502144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  231168                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6689152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5733312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6752640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       740.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       900.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    771.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    909.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7427776000                       # Total gap between requests
system.mem_ctrls.avgGap                      38073.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4038784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1463360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6689152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 543740683.617815136909                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 197011864.655046135187                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 900559198.338775992393                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        66615                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        22968                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       105510                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2121554500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    813266500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 186724372750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31848.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35408.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1769731.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            224353080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            119235105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           331738680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          288060480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     586366560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3010364370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        317607360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4877725635                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        656.687228                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    798998750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    248040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6381739250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            172002600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             91410165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           282201360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          257580900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     586366560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3100037910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        242092800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4731692295                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.026789                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    601761750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    248040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6578976250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  796                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 796                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25881                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25881                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          222                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53354                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               207000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2189000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131481329                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.8                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1494000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              696000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               62000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 192                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284327.461324                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           96    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9622793000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     76800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       978929                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           978929                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       978929                       # number of overall hits
system.cpu.icache.overall_hits::total          978929                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        66627                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          66627                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        66627                       # number of overall misses
system.cpu.icache.overall_misses::total         66627                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4362777500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4362777500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4362777500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4362777500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1045556                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1045556                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1045556                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1045556                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.063724                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.063724                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.063724                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.063724                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65480.623471                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65480.623471                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65480.623471                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65480.623471                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        66626                       # number of writebacks
system.cpu.icache.writebacks::total             66626                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        66627                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        66627                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        66627                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        66627                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4296150500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4296150500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4296150500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4296150500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.063724                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.063724                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.063724                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.063724                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64480.623471                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64480.623471                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64480.623471                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64480.623471                       # average overall mshr miss latency
system.cpu.icache.replacements                  66626                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       978929                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          978929                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        66627                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         66627                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4362777500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4362777500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1045556                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1045556                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.063724                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.063724                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65480.623471                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65480.623471                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        66627                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        66627                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4296150500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4296150500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.063724                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.063724                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64480.623471                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64480.623471                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998521                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1070668                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             66626                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.069823                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998521                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          293                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          112                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2157739                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2157739                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       805772                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           805772                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       805772                       # number of overall hits
system.cpu.dcache.overall_hits::total          805772                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33808                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33808                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33808                       # number of overall misses
system.cpu.dcache.overall_misses::total         33808                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2238094000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2238094000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2238094000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2238094000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       839580                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       839580                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       839580                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       839580                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040268                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040268                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040268                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040268                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66200.130147                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66200.130147                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66200.130147                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66200.130147                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13800                       # number of writebacks
system.cpu.dcache.writebacks::total             13800                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11257                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11257                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11257                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11257                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22551                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22551                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22551                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22551                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1459                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1459                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1511938500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1511938500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1511938500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1511938500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    138598000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    138598000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026860                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026860                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026860                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026860                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67045.297326                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67045.297326                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67045.297326                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67045.297326                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 94995.202193                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 94995.202193                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  22965                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       504383                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          504383                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13986                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13986                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1015265500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1015265500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       518369                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       518369                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026981                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026981                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72591.555842                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72591.555842                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1842                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1842                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12144                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12144                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    886985500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    886985500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    138598000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    138598000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023427                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023427                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73038.990448                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73038.990448                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 189860.273973                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 189860.273973                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       301389                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         301389                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19822                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19822                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1222828500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1222828500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       321211                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       321211                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061710                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061710                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61690.470185                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61690.470185                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9415                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9415                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10407                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10407                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          729                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          729                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    624953000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    624953000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032399                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032399                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60051.215528                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60051.215528                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6608                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6608                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          431                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          431                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     33344000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     33344000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7039                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7039                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.061230                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.061230                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77364.269142                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77364.269142                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          428                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          428                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     32796000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     32796000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.060804                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.060804                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76626.168224                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76626.168224                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6907                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6907                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6907                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6907                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9699593000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.895971                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              814839                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22968                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.477142                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.895971                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999898                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999898                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          257                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          702                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1730020                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1730020                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3097785775000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 389001                       # Simulator instruction rate (inst/s)
host_mem_usage                                 759104                       # Number of bytes of host memory used
host_op_rate                                   389001                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1759.66                       # Real time elapsed on the host
host_tick_rate                              310409406                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   684509466                       # Number of instructions simulated
sim_ops                                     684509466                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.546215                       # Number of seconds simulated
sim_ticks                                546214834500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.959749                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                15895310                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             18278928                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2130                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2333799                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          19198347                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             694278                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1562797                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           868519                       # Number of indirect misses.
system.cpu.branchPred.lookups                27752159                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3429669                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       266966                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   676782807                       # Number of instructions committed
system.cpu.committedOps                     676782807                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.613221                       # CPI: cycles per instruction
system.cpu.discardedOps                       7335031                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                150456720                       # DTB accesses
system.cpu.dtb.data_acv                             4                       # DTB access violations
system.cpu.dtb.data_hits                    151879397                       # DTB hits
system.cpu.dtb.data_misses                       3541                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                106485804                       # DTB read accesses
system.cpu.dtb.read_acv                             4                       # DTB read access violations
system.cpu.dtb.read_hits                    107130565                       # DTB read hits
system.cpu.dtb.read_misses                       2932                       # DTB read misses
system.cpu.dtb.write_accesses                43970916                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    44748832                       # DTB write hits
system.cpu.dtb.write_misses                       609                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              435840                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          502749239                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         111175428                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         45871878                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       514379356                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.619878                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                95530249                       # ITB accesses
system.cpu.itb.fetch_acv                          204                       # ITB acv
system.cpu.itb.fetch_hits                    95513137                       # ITB hits
system.cpu.itb.fetch_misses                     17112                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    59      0.40%      0.40% # number of callpals executed
system.cpu.kern.callpal::swpipl                 12182     82.22%     82.61% # number of callpals executed
system.cpu.kern.callpal::rdps                    1260      8.50%     91.12% # number of callpals executed
system.cpu.kern.callpal::rti                     1092      7.37%     98.49% # number of callpals executed
system.cpu.kern.callpal::callsys                   22      0.15%     98.64% # number of callpals executed
system.cpu.kern.callpal::rdunique                 202      1.36%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  14817                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      33705                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      331                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     3929     28.37%     28.37% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      15      0.11%     28.48% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     560      4.04%     32.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    9345     67.48%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                13849                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3890     46.56%     46.56% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       15      0.18%     46.74% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      560      6.70%     53.44% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3890     46.56%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  8355                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             536128781000     98.17%     98.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                27744500      0.01%     98.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               760829500      0.14%     98.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9184583000      1.68%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         546101938000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.990074                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.416265                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.603293                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1029                      
system.cpu.kern.mode_good::user                  1027                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              1146                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1027                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   5                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.897906                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.400000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.944904                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        18510816500      3.39%      3.39% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         527497956500     96.59%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             93062000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       59                       # number of times the context was actually changed
system.cpu.numCycles                       1091800526                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       331                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            43310904      6.40%      6.40% # Class of committed instruction
system.cpu.op_class_0::IntAlu               478178024     70.65%     77.05% # Class of committed instruction
system.cpu.op_class_0::IntMult                4336596      0.64%     77.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                432617      0.06%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::MemRead              105646191     15.61%     93.37% # Class of committed instruction
system.cpu.op_class_0::MemWrite              44686706      6.60%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             10402      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             7693      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::IprAccess               173322      0.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                676782807                       # Class of committed instruction
system.cpu.quiesceCycles                       629143                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       577421170                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         5415                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4689481                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9378874                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2036414457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2036414457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2036414457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2036414457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118018.803651                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118018.803651                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118018.803651                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118018.803651                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             5                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    1                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1172669081                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1172669081                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1172669081                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1172669081                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67961.117415                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67961.117415                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67961.117415                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67961.117415                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4804484                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4804484                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 123191.897436                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123191.897436                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2854484                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2854484                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 73191.897436                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 73191.897436                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2031609973                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2031609973                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118007.084863                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118007.084863                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1169814597                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1169814597                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67949.267948                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67949.267948                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 445                       # Transaction distribution
system.membus.trans_dist::ReadResp            4554014                       # Transaction distribution
system.membus.trans_dist::WriteReq               1110                       # Transaction distribution
system.membus.trans_dist::WriteResp              1110                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       195255                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4328705                       # Transaction distribution
system.membus.trans_dist::CleanEvict           165441                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            118616                       # Transaction distribution
system.membus.trans_dist::ReadExResp           118616                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4328705                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        224864                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     12982143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     12982143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1030327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1033437                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14050092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    553820032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    553820032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5905                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     33374720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     33380625                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               588302609                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4009                       # Total snoops (count)
system.membus.snoopTraffic                     256576                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4690960                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001156                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.033981                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4685537     99.88%     99.88% # Request fanout histogram
system.membus.snoop_fanout::1                    5423      0.12%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4690960                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3219000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         27808693639                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             210735                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1856964000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        22857330000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      276782912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       21980224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          298763264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    276782912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     276782912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12496320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12496320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4324733                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          343441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4668176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       195255                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             195255                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         506729028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          40240987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             546970249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    506729028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        506729028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22878031                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22878031                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22878031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        506729028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         40240987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            569848280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4492330.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4211979.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    341247.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000637936500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       277651                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       277650                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13451257                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4218155                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4668176                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4518717                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4668176                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4518717                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 114948                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 26387                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            746644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            161639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            133084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             91071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            444634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            185517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            233817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            182650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            252694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             83452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           180772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           246492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           331935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           400147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           227595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           651085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            727247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            156188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            139752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             81297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            449646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            181625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            236306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            181651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            269556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             78287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           171947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           243957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           310394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           397748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           220202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           646529                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  47931846000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22766140000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            133304871000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10527.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29277.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        68                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3883897                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3670839                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4668176                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4518717                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4414359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  134432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 267732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 277804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 279190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 277781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 277600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 279702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 277700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 277890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 278166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 278500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 277941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 277843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 277768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 277595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 277722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 277763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    194                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1490829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    388.318328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   249.624529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   337.969257                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       349041     23.41%     23.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       338010     22.67%     46.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       202833     13.61%     59.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       130860      8.78%     68.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        96611      6.48%     74.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        75034      5.03%     79.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        51523      3.46%     83.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        40857      2.74%     86.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       206060     13.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1490829                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       277650                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.399110                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.217602                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1954      0.70%      0.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          21509      7.75%      8.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        250955     90.39%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2184      0.79%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           518      0.19%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           191      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            98      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            66      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            40      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            28      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            22      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            21      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            9      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           15      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           16      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            9      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        277650                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       277651                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.179801                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.168828                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.626332                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           253934     91.46%     91.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2195      0.79%     92.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18434      6.64%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1812      0.65%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1105      0.40%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              123      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               31      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::57                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        277651                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              291406592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7356672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               287509248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               298763264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            289197888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       533.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       526.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    546.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    529.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  546213381000                       # Total gap between requests
system.mem_ctrls.avgGap                      59455.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    269566656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     21839808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    287509248                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 493517639.898518741131                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 39983915.889051161706                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 234.340028712640                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 526366604.933356165886                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4324733                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       343441                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4518717                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 121254190500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  12050400250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       280250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13284176926500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28037.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35087.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    140125.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2939811.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5304441660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2819388990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16951588080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12207596400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     43117610640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     195912852060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      44767252320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       321080730150                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        587.828653                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 114457702000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18239260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 413517872500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5340055980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2838310860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15558459840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11242402740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     43117610640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     192033709650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      48033898560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       318164448270                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        582.489578                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 123110968250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18239260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 404864606250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18326                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18326                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1210                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37620                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5905                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1108041                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1481500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2000000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            89972457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              701000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1019000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 662                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     972809.667674                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    124988.326838                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          331    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    545892834500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     92413664                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         92413664                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     92413664                       # number of overall hits
system.cpu.icache.overall_hits::total        92413664                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4328704                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4328704                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4328704                       # number of overall misses
system.cpu.icache.overall_misses::total       4328704                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 270215952500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 270215952500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 270215952500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 270215952500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     96742368                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     96742368                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     96742368                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     96742368                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.044745                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.044745                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.044745                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.044745                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62424.215770                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62424.215770                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62424.215770                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62424.215770                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4328705                       # number of writebacks
system.cpu.icache.writebacks::total           4328705                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4328704                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4328704                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4328704                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4328704                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 265887247500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 265887247500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 265887247500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 265887247500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.044745                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.044745                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.044745                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.044745                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61424.215539                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61424.215539                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61424.215539                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61424.215539                       # average overall mshr miss latency
system.cpu.icache.replacements                4328705                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     92413664                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        92413664                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4328704                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4328704                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 270215952500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 270215952500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     96742368                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     96742368                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.044745                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.044745                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62424.215770                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62424.215770                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4328704                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4328704                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 265887247500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 265887247500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.044745                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.044745                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61424.215539                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61424.215539                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            96750261                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4329217                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.348212                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          433                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         197813441                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        197813441                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    147052752                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        147052752                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    147052752                       # number of overall hits
system.cpu.dcache.overall_hits::total       147052752                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       466768                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         466768                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       466768                       # number of overall misses
system.cpu.dcache.overall_misses::total        466768                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  31099861500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31099861500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31099861500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31099861500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    147519520                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    147519520                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    147519520                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    147519520                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003164                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003164                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003164                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003164                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66628.092543                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66628.092543                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66628.092543                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66628.092543                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       178039                       # number of writebacks
system.cpu.dcache.writebacks::total            178039                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       124651                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       124651                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       124651                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       124651                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       342117                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       342117                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       342117                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       342117                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1555                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1555                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22879762000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22879762000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22879762000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22879762000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87671500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87671500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002319                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002319                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002319                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002319                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66877.009912                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66877.009912                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66877.009912                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66877.009912                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 56380.385852                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 56380.385852                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 343441                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    102588325                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       102588325                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       252704                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        252704                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  17457949500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17457949500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    102841029                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    102841029                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002457                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002457                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69084.579191                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69084.579191                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        29207                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        29207                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       223497                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       223497                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15287026000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15287026000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87671500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87671500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002173                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002173                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68399.244733                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68399.244733                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 197014.606742                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 197014.606742                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     44464427                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       44464427                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       214064                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       214064                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13641912000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13641912000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     44678491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     44678491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004791                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004791                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63728.193437                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63728.193437                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        95444                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        95444                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       118620                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       118620                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1110                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1110                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7592736000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7592736000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002655                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002655                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64008.902377                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64008.902377                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         9992                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         9992                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1330                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1330                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     96573000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     96573000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11322                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11322                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.117470                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.117470                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72611.278195                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72611.278195                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1328                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1328                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     95107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     95107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.117294                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.117294                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71616.716867                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71616.716867                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11300                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11300                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11300                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11300                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 546214834500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           147467437                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            344465                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            428.105720                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          685                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         295427725                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        295427725                       # Number of data accesses

---------- End Simulation Statistics   ----------
