`timescale 1ns/10ps

module BusController_TB;

	reg clk;
	reg[31:0] dataIn;
	wire [31:0] dataOut;

	BusController DUT(
	.clk(clk),
	.dataIn(dataIn),
	.dataOut(dataOut)
	);

	initial 
	begin
		clk = 0;
		dataIn = 0;
		#50 dataIn = 1;
		#50 dataIn = 0;
	end

	initial #1000 $stop;

	always #20 clk = ~clk;
	
endmodule