   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "cpu_ctrl_xmc4.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.CPU_CTRL_XMC4_GetAppVersion,"ax",%progbits
  20              	 .align 2
  21              	 .global CPU_CTRL_XMC4_GetAppVersion
  22              	 .thumb
  23              	 .thumb_func
  25              	CPU_CTRL_XMC4_GetAppVersion:
  26              	.LFB128:
  27              	 .file 1 "../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c"
   1:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c **** /**
   2:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  * @file cpu_ctrl_xmc4.c
   3:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  * @date 2015-08-31
   4:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  * NOTE:
   5:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  * This file is generated by DAVE. Any manual modification done to this file will be lost when the 
   6:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  */
   7:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c **** /**
   8:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  * @cond
   9:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  **************************************************************************************************
  10:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  * CPU_CTRL_XMC4 v4.0.8 - Sets the priority grouping for NVIC
  11:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  *
  12:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  * Copyright (c) 2015, Infineon Technologies AG
  13:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  * All rights reserved.
  14:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  *
  15:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  16:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  * following conditions are met:
  17:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  *
  18:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  19:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  *   disclaimer.
  20:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  *
  21:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  22:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  *   following disclaimer in the documentation and/or other materials provided with the distributio
  23:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  *
  24:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  25:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  *   products derived from this software without specific prior written permission.
  26:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  *
  27:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  28:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  29:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  30:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  31:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  32:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  33:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  34:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  *
  35:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  36:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  * with Infineon Technologies AG (dave@infineon.com).
  37:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  **************************************************************************************************
  38:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  *
  39:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  * Change History
  40:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  * --------------
  41:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  *
  42:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  * 2015-02-16:
  43:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  *     - Initial version<br>
  44:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  * 2015-08-31:
  45:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  *     - Added hard fault handler
  46:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  *     - Added CPU_CTRL_XMC4_MPU_Enable, CPU_CTRL_XMC4_MPU_Disable APIs
  47:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  * @endcond
  48:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  *
  49:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  */
  50:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c **** /**************************************************************************************************
  51:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  * HEADER FILES
  52:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  **************************************************************************************************
  53:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c **** #include "cpu_ctrl_xmc4.h"
  54:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c **** /**************************************************************************************************
  55:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  * MACROS
  56:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  **************************************************************************************************
  57:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c **** 
  58:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c **** /**************************************************************************************************
  59:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  * LOCAL DATA
  60:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  **************************************************************************************************
  61:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c **** 
  62:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c **** /**************************************************************************************************
  63:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  * LOCAL ROUTINES
  64:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  **************************************************************************************************
  65:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c **** 
  66:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c **** /**************************************************************************************************
  67:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c **** * API IMPLEMENTATION
  68:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c **** ***************************************************************************************************
  69:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c **** /*
  70:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  * API to retrieve the version of the CPU_CTRL_XMC4 APP
  71:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  */
  72:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c **** DAVE_APP_VERSION_t CPU_CTRL_XMC4_GetAppVersion(void)
  73:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c **** {
  28              	 .loc 1 73 0
  29              	 .cfi_startproc
  30              	 
  31              	 
  32              	 
  33 0000 80B4     	 push {r7}
  34              	.LCFI0:
  35              	 .cfi_def_cfa_offset 4
  36              	 .cfi_offset 7,-4
  37 0002 83B0     	 sub sp,sp,#12
  38              	.LCFI1:
  39              	 .cfi_def_cfa_offset 16
  40 0004 00AF     	 add r7,sp,#0
  41              	.LCFI2:
  42              	 .cfi_def_cfa_register 7
  74:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****   DAVE_APP_VERSION_t version;
  75:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c **** 
  76:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****   version.major = CPU_CTRL_XMC4_MAJOR_VERSION;
  43              	 .loc 1 76 0
  44 0006 0423     	 movs r3,#4
  45 0008 3B70     	 strb r3,[r7]
  77:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****   version.minor = CPU_CTRL_XMC4_MINOR_VERSION;
  46              	 .loc 1 77 0
  47 000a 0023     	 movs r3,#0
  48 000c 7B70     	 strb r3,[r7,#1]
  78:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****   version.patch = CPU_CTRL_XMC4_PATCH_VERSION;
  49              	 .loc 1 78 0
  50 000e 0A23     	 movs r3,#10
  51 0010 BB70     	 strb r3,[r7,#2]
  79:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c **** 
  80:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****   return (version);
  52              	 .loc 1 80 0
  53 0012 3B1D     	 adds r3,r7,#4
  54 0014 3A46     	 mov r2,r7
  55 0016 1268     	 ldr r2,[r2]
  56 0018 1146     	 mov r1,r2
  57 001a 1980     	 strh r1,[r3]
  58 001c 0233     	 adds r3,r3,#2
  59 001e 120C     	 lsrs r2,r2,#16
  60 0020 1A70     	 strb r2,[r3]
  61 0022 0023     	 movs r3,#0
  62 0024 3A79     	 ldrb r2,[r7,#4]
  63 0026 62F30703 	 bfi r3,r2,#0,#8
  64 002a 7A79     	 ldrb r2,[r7,#5]
  65 002c 62F30F23 	 bfi r3,r2,#8,#8
  66 0030 BA79     	 ldrb r2,[r7,#6]
  67 0032 62F31743 	 bfi r3,r2,#16,#8
  81:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c **** }
  68              	 .loc 1 81 0
  69 0036 1846     	 mov r0,r3
  70 0038 0C37     	 adds r7,r7,#12
  71              	.LCFI3:
  72              	 .cfi_def_cfa_offset 4
  73 003a BD46     	 mov sp,r7
  74              	.LCFI4:
  75              	 .cfi_def_cfa_register 13
  76              	 
  77 003c 5DF8047B 	 ldr r7,[sp],#4
  78              	.LCFI5:
  79              	 .cfi_restore 7
  80              	 .cfi_def_cfa_offset 0
  81 0040 7047     	 bx lr
  82              	 .cfi_endproc
  83              	.LFE128:
  85 0042 00BF     	 .section .text.CPU_CTRL_XMC4_Init,"ax",%progbits
  86              	 .align 2
  87              	 .global CPU_CTRL_XMC4_Init
  88              	 .thumb
  89              	 .thumb_func
  91              	CPU_CTRL_XMC4_Init:
  92              	.LFB129:
  82:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c **** /* Dummy Init API to maintain backward compatibility */
  83:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c **** CPU_CTRL_XMC4_STATUS_t CPU_CTRL_XMC4_Init(CPU_CTRL_XMC4_t *const handler)
  84:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c **** {
  93              	 .loc 1 84 0
  94              	 .cfi_startproc
  95              	 
  96              	 
  97              	 
  98 0000 80B4     	 push {r7}
  99              	.LCFI6:
 100              	 .cfi_def_cfa_offset 4
 101              	 .cfi_offset 7,-4
 102 0002 83B0     	 sub sp,sp,#12
 103              	.LCFI7:
 104              	 .cfi_def_cfa_offset 16
 105 0004 00AF     	 add r7,sp,#0
 106              	.LCFI8:
 107              	 .cfi_def_cfa_register 7
 108 0006 7860     	 str r0,[r7,#4]
  85:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****   return CPU_CTRL_XMC4_STATUS_SUCCESS;
 109              	 .loc 1 85 0
 110 0008 0023     	 movs r3,#0
  86:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c **** }
 111              	 .loc 1 86 0
 112 000a 1846     	 mov r0,r3
 113 000c 0C37     	 adds r7,r7,#12
 114              	.LCFI9:
 115              	 .cfi_def_cfa_offset 4
 116 000e BD46     	 mov sp,r7
 117              	.LCFI10:
 118              	 .cfi_def_cfa_register 13
 119              	 
 120 0010 5DF8047B 	 ldr r7,[sp],#4
 121              	.LCFI11:
 122              	 .cfi_restore 7
 123              	 .cfi_def_cfa_offset 0
 124 0014 7047     	 bx lr
 125              	 .cfi_endproc
 126              	.LFE129:
 128 0016 00BF     	 .section .text.CPU_CTRL_XMC4_MPU_Enable,"ax",%progbits
 129              	 .align 2
 130              	 .global CPU_CTRL_XMC4_MPU_Enable
 131              	 .thumb
 132              	 .thumb_func
 134              	CPU_CTRL_XMC4_MPU_Enable:
 135              	.LFB130:
  87:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c **** 
  88:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c **** /*
  89:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  * API to enable the MPU
  90:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  */
  91:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c **** void CPU_CTRL_XMC4_MPU_Enable(uint32_t options)
  92:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c **** {
 136              	 .loc 1 92 0
 137              	 .cfi_startproc
 138              	 
 139              	 
 140              	 
 141 0000 80B4     	 push {r7}
 142              	.LCFI12:
 143              	 .cfi_def_cfa_offset 4
 144              	 .cfi_offset 7,-4
 145 0002 83B0     	 sub sp,sp,#12
 146              	.LCFI13:
 147              	 .cfi_def_cfa_offset 16
 148 0004 00AF     	 add r7,sp,#0
 149              	.LCFI14:
 150              	 .cfi_def_cfa_register 7
 151 0006 7860     	 str r0,[r7,#4]
  93:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****   MPU->CTRL = MPU_CTRL_ENABLE_Msk | options;
 152              	 .loc 1 93 0
 153 0008 064A     	 ldr r2,.L6
 154 000a 7B68     	 ldr r3,[r7,#4]
 155 000c 43F00103 	 orr r3,r3,#1
 156 0010 5360     	 str r3,[r2,#4]
 157              	.LBB8:
 158              	.LBB9:
 159              	 .file 2 "D:\\Naukowe\\BLDC_workspace\\PWM_from_ex/Libraries/CMSIS/Include/cmsis_gcc.h"
   1:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /**************************************************************************//**
   2:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @version  V4.20
   5:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @date     18. August 2015
   6:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  ******************************************************************************/
   7:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
   9:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    All rights reserved.
  10:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****      specific prior written permission.
  20:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    *
  21:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  34:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  35:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  38:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  39:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  40:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  41:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  42:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
  43:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  44:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  45:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Enable IRQ Interrupts
  46:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  47:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  48:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   Can only be executed in Privileged modes.
  49:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  50:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  51:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  52:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  53:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  54:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  55:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  56:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Disable IRQ Interrupts
  57:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  58:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   This function disables IRQ interrupts by setting the I-bit in the CPSR.
  59:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   Can only be executed in Privileged modes.
  60:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  61:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  62:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  63:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  64:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  65:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  66:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  67:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Get Control Register
  68:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  69:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function returns the content of the Control Register.
  70:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  71:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \return               Control Register value
  72:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  73:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  74:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  75:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
  76:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  77:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  78:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
  79:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  80:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  81:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  82:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Set Control Register
  83:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  84:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function writes the given value to the Control Register.
  85:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  86:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \param [in]    control  Control Register value to set
  87:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  88:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  89:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  90:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  91:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  92:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  93:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  94:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Get IPSR Register
  95:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  96:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function returns the content of the IPSR Register.
  97:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  98:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \return               IPSR Register value
  99:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 100:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 101:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 102:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 103:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 104:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 105:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 106:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 107:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 108:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 109:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Get APSR Register
 110:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 111:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function returns the content of the APSR Register.
 112:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 113:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \return               APSR Register value
 114:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 115:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 116:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 117:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 118:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 119:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 120:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 121:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 122:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 123:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 124:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Get xPSR Register
 125:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 126:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function returns the content of the xPSR Register.
 127:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 128:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \return               xPSR Register value
 129:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 130:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 131:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 132:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 133:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 134:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 135:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 136:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 137:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 138:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 139:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Get Process Stack Pointer
 140:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 141:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function returns the current value of the Process Stack Pointer (PSP).
 142:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 143:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \return               PSP Register value
 144:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 145:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 146:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 147:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 148:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 149:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 150:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 151:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 152:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 153:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 154:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Set Process Stack Pointer
 155:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 156:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function assigns the given value to the Process Stack Pointer (PSP).
 157:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 158:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \param [in]    topOfProcStack  Process Stack Pointer value to set
 159:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 160:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 161:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 162:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 163:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 164:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 165:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 166:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Get Main Stack Pointer
 167:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 168:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function returns the current value of the Main Stack Pointer (MSP).
 169:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 170:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \return               MSP Register value
 171:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 172:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 173:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 174:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 175:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 176:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 177:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 178:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 179:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 180:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 181:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Set Main Stack Pointer
 182:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 183:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function assigns the given value to the Main Stack Pointer (MSP).
 184:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 185:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 186:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 187:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 188:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 189:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 190:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 191:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 192:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 193:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Get Priority Mask
 194:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 195:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function returns the current state of the priority mask bit from the Priority Mask Registe
 196:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 197:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \return               Priority Mask value
 198:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 199:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 201:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 202:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 203:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 205:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 206:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 207:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 208:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Set Priority Mask
 209:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 210:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function assigns the given value to the Priority Mask Register.
 211:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 212:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \param [in]    priMask  Priority Mask
 213:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 214:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 215:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 216:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 217:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 218:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 219:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 220:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 221:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 222:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Enable FIQ
 223:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 224:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function enables FIQ interrupts by clearing the F-bit in the CPSR.
 225:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     Can only be executed in Privileged modes.
 226:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 227:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 228:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 229:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 230:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 231:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 232:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 233:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Disable FIQ
 234:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 235:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function disables FIQ interrupts by setting the F-bit in the CPSR.
 236:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     Can only be executed in Privileged modes.
 237:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 238:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 239:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 240:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 241:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 242:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 243:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 244:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Get Base Priority
 245:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 246:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function returns the current value of the Base Priority register.
 247:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 248:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \return               Base Priority register value
 249:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 250:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 251:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 252:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 253:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 254:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 255:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 256:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 257:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 258:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 259:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Set Base Priority
 260:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 261:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function assigns the given value to the Base Priority register.
 262:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 263:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \param [in]    basePri  Base Priority value to set
 264:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 265:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 266:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 267:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 268:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 269:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 270:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 271:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Set Base Priority with condition
 272:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 273:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function assigns the given value to the Base Priority register only if BASEPRI masking is 
 274:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 	or the new value increases the BASEPRI priority level.
 275:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 276:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \param [in]    basePri  Base Priority value to set
 277:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 278:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 279:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 280:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 281:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 282:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 283:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 284:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Get Fault Mask
 285:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 286:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function returns the current value of the Fault Mask register.
 287:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 288:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \return               Fault Mask register value
 289:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 290:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 291:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 292:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 293:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 294:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 295:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 296:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 297:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 298:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 299:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Set Fault Mask
 300:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 301:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function assigns the given value to the Fault Mask register.
 302:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 303:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \param [in]    faultMask  Fault Mask value to set
 304:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 305:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 306:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 307:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 308:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 309:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 310:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 311:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 312:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 313:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 314:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 315:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Get FPSCR
 316:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 317:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function returns the current value of the Floating Point Status/Control register.
 318:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 319:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \return               Floating Point Status/Control register value
 320:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 321:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 322:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 323:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 324:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 325:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 326:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 327:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("");
 328:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 329:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("");
 330:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 331:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 332:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(0);
 333:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 334:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 335:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 336:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 337:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Set FPSCR
 338:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 339:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function assigns the given value to the Floating Point Status/Control register.
 340:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 341:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \param [in]    fpscr  Floating Point Status/Control value to set
 342:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 343:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 344:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 345:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 346:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 347:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("");
 348:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");          // ARMCC_V6: needs to be 
 349:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("");
 350:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 351:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 352:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 353:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 354:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 355:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 356:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 357:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 358:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 359:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 360:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 361:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 362:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   Access to dedicated instructions
 363:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 364:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** */
 365:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 366:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 367:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constrant "l"
 368:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Otherwise, use general registers, specified by constrant "r" */
 369:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 370:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 371:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 372:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 373:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 374:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 375:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 376:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 377:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  No Operation
 378:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 379:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 380:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 381:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 382:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 383:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("nop");
 384:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 385:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 386:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 387:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Wait For Interrupt
 388:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 389:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     Wait For Interrupt is a hint instruction that suspends execution
 390:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     until one of a number of events occurs.
 391:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 392:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 393:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 394:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("wfi");
 395:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 396:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 397:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 398:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Wait For Event
 399:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 400:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     Wait For Event is a hint instruction that permits the processor to enter
 401:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 402:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 403:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 404:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 405:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("wfe");
 406:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 407:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 408:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 409:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Send Event
 410:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 411:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 412:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 413:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 414:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 415:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sev");
 416:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 417:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 418:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 419:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Instruction Synchronization Barrier
 420:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 421:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
 422:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     so that all instructions following the ISB are fetched from cache or
 423:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     memory, after the instruction has been completed.
 424:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 425:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 426:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 427:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 428:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 429:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 430:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 431:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Data Synchronization Barrier
 432:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 433:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function acts as a special kind of Data Memory Barrier.
 434:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     It completes when all explicit memory accesses before this instruction complete.
 435:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 436:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 437:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 438:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 160              	 .loc 2 438 0
 161              	
 162 0012 BFF34F8F 	 dsb 0xF
 163              	
 164              	 .thumb
 165              	.LBE9:
 166              	.LBE8:
 167              	.LBB10:
 168              	.LBB11:
 427:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 169              	 .loc 2 427 0
 170              	
 171 0016 BFF36F8F 	 isb 0xF
 172              	
 173              	 .thumb
 174              	.LBE11:
 175              	.LBE10:
  94:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****   __DSB(); /* Ensure MPU settings take effect */
  95:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****   __ISB(); /* Sequence instruction fetches using updated settings */
  96:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c **** }
 176              	 .loc 1 96 0
 177 001a 0C37     	 adds r7,r7,#12
 178              	.LCFI15:
 179              	 .cfi_def_cfa_offset 4
 180 001c BD46     	 mov sp,r7
 181              	.LCFI16:
 182              	 .cfi_def_cfa_register 13
 183              	 
 184 001e 5DF8047B 	 ldr r7,[sp],#4
 185              	.LCFI17:
 186              	 .cfi_restore 7
 187              	 .cfi_def_cfa_offset 0
 188 0022 7047     	 bx lr
 189              	.L7:
 190              	 .align 2
 191              	.L6:
 192 0024 90ED00E0 	 .word -536810096
 193              	 .cfi_endproc
 194              	.LFE130:
 196              	 .section .text.CPU_CTRL_XMC4_MPU_Disable,"ax",%progbits
 197              	 .align 2
 198              	 .global CPU_CTRL_XMC4_MPU_Disable
 199              	 .thumb
 200              	 .thumb_func
 202              	CPU_CTRL_XMC4_MPU_Disable:
 203              	.LFB131:
  97:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c **** 
  98:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c **** /*
  99:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  * API to disable the MPU
 100:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****  */
 101:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c **** void CPU_CTRL_XMC4_MPU_Disable(void)
 102:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c **** {
 204              	 .loc 1 102 0
 205              	 .cfi_startproc
 206              	 
 207              	 
 208              	 
 209 0000 80B4     	 push {r7}
 210              	.LCFI18:
 211              	 .cfi_def_cfa_offset 4
 212              	 .cfi_offset 7,-4
 213 0002 00AF     	 add r7,sp,#0
 214              	.LCFI19:
 215              	 .cfi_def_cfa_register 7
 216              	.LBB12:
 217              	.LBB13:
 439:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 440:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 441:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 442:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Data Memory Barrier
 443:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 444:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function ensures the apparent order of the explicit memory operations before
 445:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     and after the instruction, without ensuring their completion.
 446:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 447:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 448:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 449:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 218              	 .loc 2 449 0
 219              	
 220 0004 BFF35F8F 	 dmb 0xF
 221              	
 222              	 .thumb
 223              	.LBE13:
 224              	.LBE12:
 103:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****   __DMB(); /* make sure all transfers are done */
 104:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c ****   MPU->CTRL = 0;
 225              	 .loc 1 104 0
 226 0008 034B     	 ldr r3,.L9
 227 000a 0022     	 movs r2,#0
 228 000c 5A60     	 str r2,[r3,#4]
 105:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.c **** }
 229              	 .loc 1 105 0
 230 000e BD46     	 mov sp,r7
 231              	.LCFI20:
 232              	 .cfi_def_cfa_register 13
 233              	 
 234 0010 5DF8047B 	 ldr r7,[sp],#4
 235              	.LCFI21:
 236              	 .cfi_restore 7
 237              	 .cfi_def_cfa_offset 0
 238 0014 7047     	 bx lr
 239              	.L10:
 240 0016 00BF     	 .align 2
 241              	.L9:
 242 0018 90ED00E0 	 .word -536810096
 243              	 .cfi_endproc
 244              	.LFE131:
 246              	 .text
 247              	.Letext0:
 248              	 .file 3 "d:\\dave-4.1.2\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 249              	 .file 4 "d:\\dave-4.1.2\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 250              	 .file 5 "D:\\Naukowe\\BLDC_workspace\\PWM_from_ex/Libraries/CMSIS/Include/core_cm4.h"
 251              	 .file 6 "D:\\Naukowe\\BLDC_workspace\\PWM_from_ex\\Dave\\Generated/DAVE_Common.h"
 252              	 .file 7 "../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.h"
DEFINED SYMBOLS
                            *ABS*:00000000 cpu_ctrl_xmc4.c
    {standard input}:20     .text.CPU_CTRL_XMC4_GetAppVersion:00000000 $t
    {standard input}:25     .text.CPU_CTRL_XMC4_GetAppVersion:00000000 CPU_CTRL_XMC4_GetAppVersion
    {standard input}:86     .text.CPU_CTRL_XMC4_Init:00000000 $t
    {standard input}:91     .text.CPU_CTRL_XMC4_Init:00000000 CPU_CTRL_XMC4_Init
    {standard input}:129    .text.CPU_CTRL_XMC4_MPU_Enable:00000000 $t
    {standard input}:134    .text.CPU_CTRL_XMC4_MPU_Enable:00000000 CPU_CTRL_XMC4_MPU_Enable
    {standard input}:192    .text.CPU_CTRL_XMC4_MPU_Enable:00000024 $d
    {standard input}:197    .text.CPU_CTRL_XMC4_MPU_Disable:00000000 $t
    {standard input}:202    .text.CPU_CTRL_XMC4_MPU_Disable:00000000 CPU_CTRL_XMC4_MPU_Disable
    {standard input}:242    .text.CPU_CTRL_XMC4_MPU_Disable:00000018 $d
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
