
STM32F103_Read_DHT11.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000034ac  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  080035b8  080035b8  000045b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003628  08003628  0000505c  2**0
                  CONTENTS
  4 .ARM          00000008  08003628  08003628  00004628  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003630  08003630  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003630  08003630  00004630  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003634  08003634  00004634  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003638  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000224  2000005c  08003694  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000280  08003694  00005280  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c2fe  00000000  00000000  00005085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e0e  00000000  00000000  00011383  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c18  00000000  00000000  00013198  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000978  00000000  00000000  00013db0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017bfb  00000000  00000000  00014728  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000edb2  00000000  00000000  0002c323  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a706  00000000  00000000  0003b0d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c57db  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003774  00000000  00000000  000c5820  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000c8f94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	080035a0 	.word	0x080035a0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	080035a0 	.word	0x080035a0

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <init_dht11>:
 * @param dht Pointer to dht11_t struct
 * @param htim Timer handle for delay (should be configured for 1 µs resolution)
 * @param port GPIO port (e.g., GPIOA)
 * @param pin GPIO pin (e.g., GPIO_PIN_2)
 */
void init_dht11(dht11_t *dht, TIM_HandleTypeDef *htim, GPIO_TypeDef* port, uint16_t pin) {
 800015c:	b480      	push	{r7}
 800015e:	b085      	sub	sp, #20
 8000160:	af00      	add	r7, sp, #0
 8000162:	60f8      	str	r0, [r7, #12]
 8000164:	60b9      	str	r1, [r7, #8]
 8000166:	607a      	str	r2, [r7, #4]
 8000168:	807b      	strh	r3, [r7, #2]
    dht->htim = htim;
 800016a:	68fb      	ldr	r3, [r7, #12]
 800016c:	68ba      	ldr	r2, [r7, #8]
 800016e:	609a      	str	r2, [r3, #8]
    dht->port = port;
 8000170:	68fb      	ldr	r3, [r7, #12]
 8000172:	687a      	ldr	r2, [r7, #4]
 8000174:	601a      	str	r2, [r3, #0]
    dht->pin = pin;
 8000176:	68fb      	ldr	r3, [r7, #12]
 8000178:	887a      	ldrh	r2, [r7, #2]
 800017a:	809a      	strh	r2, [r3, #4]
}
 800017c:	bf00      	nop
 800017e:	3714      	adds	r7, #20
 8000180:	46bd      	mov	sp, r7
 8000182:	bc80      	pop	{r7}
 8000184:	4770      	bx	lr

08000186 <set_dht11_gpio_mode>:
/**
 * @brief Set DHT11 pin as input or output
 * @param dht Pointer to dht11_t struct
 * @param pMode GPIO Mode (INPUT or OUTPUT)
 */
void set_dht11_gpio_mode(dht11_t *dht, uint8_t pMode) {
 8000186:	b580      	push	{r7, lr}
 8000188:	b086      	sub	sp, #24
 800018a:	af00      	add	r7, sp, #0
 800018c:	6078      	str	r0, [r7, #4]
 800018e:	460b      	mov	r3, r1
 8000190:	70fb      	strb	r3, [r7, #3]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000192:	f107 0308 	add.w	r3, r7, #8
 8000196:	2200      	movs	r2, #0
 8000198:	601a      	str	r2, [r3, #0]
 800019a:	605a      	str	r2, [r3, #4]
 800019c:	609a      	str	r2, [r3, #8]
 800019e:	60da      	str	r2, [r3, #12]

    GPIO_InitStruct.Pin = dht->pin;
 80001a0:	687b      	ldr	r3, [r7, #4]
 80001a2:	889b      	ldrh	r3, [r3, #4]
 80001a4:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001a6:	2300      	movs	r3, #0
 80001a8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80001aa:	2303      	movs	r3, #3
 80001ac:	617b      	str	r3, [r7, #20]

    if (pMode == OUTPUT) {
 80001ae:	78fb      	ldrb	r3, [r7, #3]
 80001b0:	2b01      	cmp	r3, #1
 80001b2:	d102      	bne.n	80001ba <set_dht11_gpio_mode+0x34>
        GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001b4:	2301      	movs	r3, #1
 80001b6:	60fb      	str	r3, [r7, #12]
 80001b8:	e001      	b.n	80001be <set_dht11_gpio_mode+0x38>
    } else {
        GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80001ba:	2300      	movs	r3, #0
 80001bc:	60fb      	str	r3, [r7, #12]
    }

    HAL_GPIO_Init(dht->port, &GPIO_InitStruct);
 80001be:	687b      	ldr	r3, [r7, #4]
 80001c0:	681b      	ldr	r3, [r3, #0]
 80001c2:	f107 0208 	add.w	r2, r7, #8
 80001c6:	4611      	mov	r1, r2
 80001c8:	4618      	mov	r0, r3
 80001ca:	f000 fe75 	bl	8000eb8 <HAL_GPIO_Init>
}
 80001ce:	bf00      	nop
 80001d0:	3718      	adds	r7, #24
 80001d2:	46bd      	mov	sp, r7
 80001d4:	bd80      	pop	{r7, pc}

080001d6 <readDHT11>:
/**
 * @brief Reads temperature and humidity from DHT11 sensor
 * @param dht Pointer to dht11_t struct
 * @return 1 if read successful, 0 if error occurs
 */
uint8_t readDHT11(dht11_t *dht) {
 80001d6:	b580      	push	{r7, lr}
 80001d8:	b092      	sub	sp, #72	@ 0x48
 80001da:	af00      	add	r7, sp, #0
 80001dc:	6078      	str	r0, [r7, #4]
    uint16_t mTime1 = 0, mTime2 = 0;
 80001de:	2300      	movs	r3, #0
 80001e0:	877b      	strh	r3, [r7, #58]	@ 0x3a
 80001e2:	2300      	movs	r3, #0
 80001e4:	873b      	strh	r3, [r7, #56]	@ 0x38
    uint8_t mBit = 0;
 80001e6:	2300      	movs	r3, #0
 80001e8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    uint8_t humVal = 0, tempVal = 0, parityVal = 0, genParity = 0;
 80001ec:	2300      	movs	r3, #0
 80001ee:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80001f2:	2300      	movs	r3, #0
 80001f4:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 80001f8:	2300      	movs	r3, #0
 80001fa:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 80001fe:	2300      	movs	r3, #0
 8000200:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    uint8_t mData[40] = {0};
 8000204:	2300      	movs	r3, #0
 8000206:	60fb      	str	r3, [r7, #12]
 8000208:	f107 0310 	add.w	r3, r7, #16
 800020c:	2224      	movs	r2, #36	@ 0x24
 800020e:	2100      	movs	r1, #0
 8000210:	4618      	mov	r0, r3
 8000212:	f002 fd35 	bl	8002c80 <memset>

    // Step 1: Send Start Signal
    set_dht11_gpio_mode(dht, OUTPUT);
 8000216:	2101      	movs	r1, #1
 8000218:	6878      	ldr	r0, [r7, #4]
 800021a:	f7ff ffb4 	bl	8000186 <set_dht11_gpio_mode>
    HAL_GPIO_WritePin(dht->port, dht->pin, GPIO_PIN_RESET);
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	6818      	ldr	r0, [r3, #0]
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	889b      	ldrh	r3, [r3, #4]
 8000226:	2200      	movs	r2, #0
 8000228:	4619      	mov	r1, r3
 800022a:	f000 ffe0 	bl	80011ee <HAL_GPIO_WritePin>
    HAL_Delay(18);
 800022e:	2012      	movs	r0, #18
 8000230:	f000 fc5e 	bl	8000af0 <HAL_Delay>
    HAL_GPIO_WritePin(dht->port, dht->pin, GPIO_PIN_SET);
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	6818      	ldr	r0, [r3, #0]
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	889b      	ldrh	r3, [r3, #4]
 800023c:	2201      	movs	r2, #1
 800023e:	4619      	mov	r1, r3
 8000240:	f000 ffd5 	bl	80011ee <HAL_GPIO_WritePin>
    __HAL_TIM_SET_COUNTER(dht->htim, 0);
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	689b      	ldr	r3, [r3, #8]
 8000248:	681b      	ldr	r3, [r3, #0]
 800024a:	2200      	movs	r2, #0
 800024c:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_Base_Start(dht->htim);
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	689b      	ldr	r3, [r3, #8]
 8000252:	4618      	mov	r0, r3
 8000254:	f001 fc44 	bl	8001ae0 <HAL_TIM_Base_Start>
    set_dht11_gpio_mode(dht, INPUT);
 8000258:	2100      	movs	r1, #0
 800025a:	6878      	ldr	r0, [r7, #4]
 800025c:	f7ff ff93 	bl	8000186 <set_dht11_gpio_mode>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000260:	b672      	cpsid	i
}
 8000262:	bf00      	nop

    // Step 2: Wait for response from DHT11
    __disable_irq();

    while (HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET) {
 8000264:	e00a      	b.n	800027c <readDHT11+0xa6>
        if (__HAL_TIM_GET_COUNTER(dht->htim) > 500) {
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	689b      	ldr	r3, [r3, #8]
 800026a:	681b      	ldr	r3, [r3, #0]
 800026c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800026e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000272:	d903      	bls.n	800027c <readDHT11+0xa6>
  __ASM volatile ("cpsie i" : : : "memory");
 8000274:	b662      	cpsie	i
}
 8000276:	bf00      	nop
            __enable_irq();
            return 0;
 8000278:	2300      	movs	r3, #0
 800027a:	e103      	b.n	8000484 <readDHT11+0x2ae>
    while (HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET) {
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	681a      	ldr	r2, [r3, #0]
 8000280:	687b      	ldr	r3, [r7, #4]
 8000282:	889b      	ldrh	r3, [r3, #4]
 8000284:	4619      	mov	r1, r3
 8000286:	4610      	mov	r0, r2
 8000288:	f000 ff9a 	bl	80011c0 <HAL_GPIO_ReadPin>
 800028c:	4603      	mov	r3, r0
 800028e:	2b01      	cmp	r3, #1
 8000290:	d0e9      	beq.n	8000266 <readDHT11+0x90>
        }
    }

    __HAL_TIM_SET_COUNTER(dht->htim, 0);
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	689b      	ldr	r3, [r3, #8]
 8000296:	681b      	ldr	r3, [r3, #0]
 8000298:	2200      	movs	r2, #0
 800029a:	625a      	str	r2, [r3, #36]	@ 0x24
    while (HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_RESET) {
 800029c:	e00a      	b.n	80002b4 <readDHT11+0xde>
        if (__HAL_TIM_GET_COUNTER(dht->htim) > 500) {
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	689b      	ldr	r3, [r3, #8]
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80002a6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80002aa:	d903      	bls.n	80002b4 <readDHT11+0xde>
  __ASM volatile ("cpsie i" : : : "memory");
 80002ac:	b662      	cpsie	i
}
 80002ae:	bf00      	nop
            __enable_irq();
            return 0;
 80002b0:	2300      	movs	r3, #0
 80002b2:	e0e7      	b.n	8000484 <readDHT11+0x2ae>
    while (HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_RESET) {
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	681a      	ldr	r2, [r3, #0]
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	889b      	ldrh	r3, [r3, #4]
 80002bc:	4619      	mov	r1, r3
 80002be:	4610      	mov	r0, r2
 80002c0:	f000 ff7e 	bl	80011c0 <HAL_GPIO_ReadPin>
 80002c4:	4603      	mov	r3, r0
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d0e9      	beq.n	800029e <readDHT11+0xc8>
        }
    }

    mTime1 = __HAL_TIM_GET_COUNTER(dht->htim);
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	689b      	ldr	r3, [r3, #8]
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80002d2:	877b      	strh	r3, [r7, #58]	@ 0x3a

    __HAL_TIM_SET_COUNTER(dht->htim, 0);
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	689b      	ldr	r3, [r3, #8]
 80002d8:	681b      	ldr	r3, [r3, #0]
 80002da:	2200      	movs	r2, #0
 80002dc:	625a      	str	r2, [r3, #36]	@ 0x24
    while (HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET) {
 80002de:	e00a      	b.n	80002f6 <readDHT11+0x120>
        if (__HAL_TIM_GET_COUNTER(dht->htim) > 500) {
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	689b      	ldr	r3, [r3, #8]
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80002e8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80002ec:	d903      	bls.n	80002f6 <readDHT11+0x120>
  __ASM volatile ("cpsie i" : : : "memory");
 80002ee:	b662      	cpsie	i
}
 80002f0:	bf00      	nop
            __enable_irq();
            return 0;
 80002f2:	2300      	movs	r3, #0
 80002f4:	e0c6      	b.n	8000484 <readDHT11+0x2ae>
    while (HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET) {
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	681a      	ldr	r2, [r3, #0]
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	889b      	ldrh	r3, [r3, #4]
 80002fe:	4619      	mov	r1, r3
 8000300:	4610      	mov	r0, r2
 8000302:	f000 ff5d 	bl	80011c0 <HAL_GPIO_ReadPin>
 8000306:	4603      	mov	r3, r0
 8000308:	2b01      	cmp	r3, #1
 800030a:	d0e9      	beq.n	80002e0 <readDHT11+0x10a>
        }
    }

    mTime2 = __HAL_TIM_GET_COUNTER(dht->htim);
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	689b      	ldr	r3, [r3, #8]
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000314:	873b      	strh	r3, [r7, #56]	@ 0x38

    // Step 3: Validate response timing
    if (mTime1 < 75 || mTime1 > 85 || mTime2 < 75 || mTime2 > 85) {
 8000316:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8000318:	2b4a      	cmp	r3, #74	@ 0x4a
 800031a:	d908      	bls.n	800032e <readDHT11+0x158>
 800031c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800031e:	2b55      	cmp	r3, #85	@ 0x55
 8000320:	d805      	bhi.n	800032e <readDHT11+0x158>
 8000322:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8000324:	2b4a      	cmp	r3, #74	@ 0x4a
 8000326:	d902      	bls.n	800032e <readDHT11+0x158>
 8000328:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800032a:	2b55      	cmp	r3, #85	@ 0x55
 800032c:	d903      	bls.n	8000336 <readDHT11+0x160>
  __ASM volatile ("cpsie i" : : : "memory");
 800032e:	b662      	cpsie	i
}
 8000330:	bf00      	nop
        __enable_irq();
        return 0;
 8000332:	2300      	movs	r3, #0
 8000334:	e0a6      	b.n	8000484 <readDHT11+0x2ae>
    }

    // Step 4: Read 40-bit Data
    for (int j = 0; j < 40; j++) {
 8000336:	2300      	movs	r3, #0
 8000338:	643b      	str	r3, [r7, #64]	@ 0x40
 800033a:	e04c      	b.n	80003d6 <readDHT11+0x200>
        __HAL_TIM_SET_COUNTER(dht->htim, 0);
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	689b      	ldr	r3, [r3, #8]
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	2200      	movs	r2, #0
 8000344:	625a      	str	r2, [r3, #36]	@ 0x24
        while (HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_RESET) {
 8000346:	e00a      	b.n	800035e <readDHT11+0x188>
            if (__HAL_TIM_GET_COUNTER(dht->htim) > 500) {
 8000348:	687b      	ldr	r3, [r7, #4]
 800034a:	689b      	ldr	r3, [r3, #8]
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000350:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000354:	d903      	bls.n	800035e <readDHT11+0x188>
  __ASM volatile ("cpsie i" : : : "memory");
 8000356:	b662      	cpsie	i
}
 8000358:	bf00      	nop
                __enable_irq();
                return 0;
 800035a:	2300      	movs	r3, #0
 800035c:	e092      	b.n	8000484 <readDHT11+0x2ae>
        while (HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_RESET) {
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	681a      	ldr	r2, [r3, #0]
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	889b      	ldrh	r3, [r3, #4]
 8000366:	4619      	mov	r1, r3
 8000368:	4610      	mov	r0, r2
 800036a:	f000 ff29 	bl	80011c0 <HAL_GPIO_ReadPin>
 800036e:	4603      	mov	r3, r0
 8000370:	2b00      	cmp	r3, #0
 8000372:	d0e9      	beq.n	8000348 <readDHT11+0x172>
            }
        }

        __HAL_TIM_SET_COUNTER(dht->htim, 0);
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	689b      	ldr	r3, [r3, #8]
 8000378:	681b      	ldr	r3, [r3, #0]
 800037a:	2200      	movs	r2, #0
 800037c:	625a      	str	r2, [r3, #36]	@ 0x24
        while (HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET) {
 800037e:	e00a      	b.n	8000396 <readDHT11+0x1c0>
            if (__HAL_TIM_GET_COUNTER(dht->htim) > 500) {
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	689b      	ldr	r3, [r3, #8]
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000388:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800038c:	d903      	bls.n	8000396 <readDHT11+0x1c0>
  __ASM volatile ("cpsie i" : : : "memory");
 800038e:	b662      	cpsie	i
}
 8000390:	bf00      	nop
                __enable_irq();
                return 0;
 8000392:	2300      	movs	r3, #0
 8000394:	e076      	b.n	8000484 <readDHT11+0x2ae>
        while (HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET) {
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	681a      	ldr	r2, [r3, #0]
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	889b      	ldrh	r3, [r3, #4]
 800039e:	4619      	mov	r1, r3
 80003a0:	4610      	mov	r0, r2
 80003a2:	f000 ff0d 	bl	80011c0 <HAL_GPIO_ReadPin>
 80003a6:	4603      	mov	r3, r0
 80003a8:	2b01      	cmp	r3, #1
 80003aa:	d0e9      	beq.n	8000380 <readDHT11+0x1aa>
            }
        }

        mTime1 = __HAL_TIM_GET_COUNTER(dht->htim);
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	689b      	ldr	r3, [r3, #8]
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80003b4:	877b      	strh	r3, [r7, #58]	@ 0x3a
        mData[j] = (mTime1 > 50) ? 1 : 0;
 80003b6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80003b8:	2b32      	cmp	r3, #50	@ 0x32
 80003ba:	bf8c      	ite	hi
 80003bc:	2301      	movhi	r3, #1
 80003be:	2300      	movls	r3, #0
 80003c0:	b2db      	uxtb	r3, r3
 80003c2:	4619      	mov	r1, r3
 80003c4:	f107 020c 	add.w	r2, r7, #12
 80003c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80003ca:	4413      	add	r3, r2
 80003cc:	460a      	mov	r2, r1
 80003ce:	701a      	strb	r2, [r3, #0]
    for (int j = 0; j < 40; j++) {
 80003d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80003d2:	3301      	adds	r3, #1
 80003d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80003d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80003d8:	2b27      	cmp	r3, #39	@ 0x27
 80003da:	ddaf      	ble.n	800033c <readDHT11+0x166>
    }

    HAL_TIM_Base_Stop(dht->htim);
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	689b      	ldr	r3, [r3, #8]
 80003e0:	4618      	mov	r0, r3
 80003e2:	f001 fbc7 	bl	8001b74 <HAL_TIM_Base_Stop>
  __ASM volatile ("cpsie i" : : : "memory");
 80003e6:	b662      	cpsie	i
}
 80003e8:	bf00      	nop
    __enable_irq();

    // Step 5: Convert Data to Temperature and Humidity
    for (int i = 0; i < 8; i++) {
 80003ea:	2300      	movs	r3, #0
 80003ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80003ee:	e02e      	b.n	800044e <readDHT11+0x278>
        humVal = (humVal << 1) | mData[i];
 80003f0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80003f4:	005b      	lsls	r3, r3, #1
 80003f6:	b25a      	sxtb	r2, r3
 80003f8:	f107 010c 	add.w	r1, r7, #12
 80003fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80003fe:	440b      	add	r3, r1
 8000400:	781b      	ldrb	r3, [r3, #0]
 8000402:	b25b      	sxtb	r3, r3
 8000404:	4313      	orrs	r3, r2
 8000406:	b25b      	sxtb	r3, r3
 8000408:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        tempVal = (tempVal << 1) | mData[i + 16];
 800040c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8000410:	005b      	lsls	r3, r3, #1
 8000412:	b25a      	sxtb	r2, r3
 8000414:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000416:	3310      	adds	r3, #16
 8000418:	3348      	adds	r3, #72	@ 0x48
 800041a:	443b      	add	r3, r7
 800041c:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 8000420:	b25b      	sxtb	r3, r3
 8000422:	4313      	orrs	r3, r2
 8000424:	b25b      	sxtb	r3, r3
 8000426:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
        parityVal = (parityVal << 1) | mData[i + 32];
 800042a:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800042e:	005b      	lsls	r3, r3, #1
 8000430:	b25a      	sxtb	r2, r3
 8000432:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000434:	3320      	adds	r3, #32
 8000436:	3348      	adds	r3, #72	@ 0x48
 8000438:	443b      	add	r3, r7
 800043a:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 800043e:	b25b      	sxtb	r3, r3
 8000440:	4313      	orrs	r3, r2
 8000442:	b25b      	sxtb	r3, r3
 8000444:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
    for (int i = 0; i < 8; i++) {
 8000448:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800044a:	3301      	adds	r3, #1
 800044c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800044e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000450:	2b07      	cmp	r3, #7
 8000452:	ddcd      	ble.n	80003f0 <readDHT11+0x21a>
    }

    genParity = humVal + tempVal;
 8000454:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8000458:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800045c:	4413      	add	r3, r2
 800045e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    dht->temperature = tempVal;
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8000468:	731a      	strb	r2, [r3, #12]
    dht->humidity = humVal;
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8000470:	735a      	strb	r2, [r3, #13]

    return (genParity == parityVal) ? 1 : 0;
 8000472:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 8000476:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800047a:	429a      	cmp	r2, r3
 800047c:	bf0c      	ite	eq
 800047e:	2301      	moveq	r3, #1
 8000480:	2300      	movne	r3, #0
 8000482:	b2db      	uxtb	r3, r3
}
 8000484:	4618      	mov	r0, r3
 8000486:	3748      	adds	r7, #72	@ 0x48
 8000488:	46bd      	mov	sp, r7
 800048a:	bd80      	pop	{r7, pc}

0800048c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000490:	f000 facc 	bl	8000a2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000494:	f000 f868 	bl	8000568 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000498:	f000 f91c 	bl	80006d4 <MX_GPIO_Init>
  MX_TIM2_Init();
 800049c:	f000 f8a4 	bl	80005e8 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80004a0:	f000 f8ee 	bl	8000680 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  init_dht11(&dht11_sensor, &htim2, GPIOB, GPIO_PIN_4);
 80004a4:	2310      	movs	r3, #16
 80004a6:	4a28      	ldr	r2, [pc, #160]	@ (8000548 <main+0xbc>)
 80004a8:	4928      	ldr	r1, [pc, #160]	@ (800054c <main+0xc0>)
 80004aa:	4829      	ldr	r0, [pc, #164]	@ (8000550 <main+0xc4>)
 80004ac:	f7ff fe56 	bl	800015c <init_dht11>
  HAL_TIM_Base_Start(&htim2);
 80004b0:	4826      	ldr	r0, [pc, #152]	@ (800054c <main+0xc0>)
 80004b2:	f001 fb15 	bl	8001ae0 <HAL_TIM_Base_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_WritePin(LED_ONBOARD_GPIO_Port, LED_ONBOARD_Pin, GPIO_PIN_SET);
 80004b6:	2201      	movs	r2, #1
 80004b8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80004bc:	4825      	ldr	r0, [pc, #148]	@ (8000554 <main+0xc8>)
 80004be:	f000 fe96 	bl	80011ee <HAL_GPIO_WritePin>
	  HAL_Delay(200);
 80004c2:	20c8      	movs	r0, #200	@ 0xc8
 80004c4:	f000 fb14 	bl	8000af0 <HAL_Delay>
	  HAL_GPIO_WritePin(LED_ONBOARD_GPIO_Port, LED_ONBOARD_Pin, GPIO_PIN_RESET);
 80004c8:	2200      	movs	r2, #0
 80004ca:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80004ce:	4821      	ldr	r0, [pc, #132]	@ (8000554 <main+0xc8>)
 80004d0:	f000 fe8d 	bl	80011ee <HAL_GPIO_WritePin>
	  HAL_Delay(200);
 80004d4:	20c8      	movs	r0, #200	@ 0xc8
 80004d6:	f000 fb0b 	bl	8000af0 <HAL_Delay>
	  // ReaD DHT11
	  if (readDHT11(&dht11_sensor)) {
 80004da:	481d      	ldr	r0, [pc, #116]	@ (8000550 <main+0xc4>)
 80004dc:	f7ff fe7b 	bl	80001d6 <readDHT11>
 80004e0:	4603      	mov	r3, r0
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d004      	beq.n	80004f0 <main+0x64>
		// Lưu giá trị nhiệt độ vào biến global
		temperature = dht11_sensor.temperature;
 80004e6:	4b1a      	ldr	r3, [pc, #104]	@ (8000550 <main+0xc4>)
 80004e8:	7b1b      	ldrb	r3, [r3, #12]
 80004ea:	461a      	mov	r2, r3
 80004ec:	4b1a      	ldr	r3, [pc, #104]	@ (8000558 <main+0xcc>)
 80004ee:	601a      	str	r2, [r3, #0]
	  }

	  HAL_GPIO_WritePin(LED_ONBOARD_GPIO_Port, LED_ONBOARD_Pin, GPIO_PIN_SET);
 80004f0:	2201      	movs	r2, #1
 80004f2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80004f6:	4817      	ldr	r0, [pc, #92]	@ (8000554 <main+0xc8>)
 80004f8:	f000 fe79 	bl	80011ee <HAL_GPIO_WritePin>
	  HAL_Delay(200);
 80004fc:	20c8      	movs	r0, #200	@ 0xc8
 80004fe:	f000 faf7 	bl	8000af0 <HAL_Delay>
	  HAL_GPIO_WritePin(LED_ONBOARD_GPIO_Port, LED_ONBOARD_Pin, GPIO_PIN_RESET);
 8000502:	2200      	movs	r2, #0
 8000504:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000508:	4812      	ldr	r0, [pc, #72]	@ (8000554 <main+0xc8>)
 800050a:	f000 fe70 	bl	80011ee <HAL_GPIO_WritePin>
	  HAL_Delay(200);
 800050e:	20c8      	movs	r0, #200	@ 0xc8
 8000510:	f000 faee 	bl	8000af0 <HAL_Delay>
	  HAL_Delay(3000);
 8000514:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000518:	f000 faea 	bl	8000af0 <HAL_Delay>

	  // Định dạng dữ liệu dưới dạng chuỗi
	  sprintf(uartBuffer, "Temp: %d C\r\n", temperature);
 800051c:	4b0e      	ldr	r3, [pc, #56]	@ (8000558 <main+0xcc>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	461a      	mov	r2, r3
 8000522:	490e      	ldr	r1, [pc, #56]	@ (800055c <main+0xd0>)
 8000524:	480e      	ldr	r0, [pc, #56]	@ (8000560 <main+0xd4>)
 8000526:	f002 fb8b 	bl	8002c40 <siprintf>
//	  sprintf(uartBuffer, "Temp: 100 C\r\n");

	  // Gửi dữ liệu qua USART1
	  HAL_UART_Transmit(&huart1, (uint8_t*)uartBuffer, strlen(uartBuffer), 100);
 800052a:	480d      	ldr	r0, [pc, #52]	@ (8000560 <main+0xd4>)
 800052c:	f7ff fe0e 	bl	800014c <strlen>
 8000530:	4603      	mov	r3, r0
 8000532:	b29a      	uxth	r2, r3
 8000534:	2364      	movs	r3, #100	@ 0x64
 8000536:	490a      	ldr	r1, [pc, #40]	@ (8000560 <main+0xd4>)
 8000538:	480a      	ldr	r0, [pc, #40]	@ (8000564 <main+0xd8>)
 800053a:	f001 fdbb 	bl	80020b4 <HAL_UART_Transmit>

	  // Đợi 1 giây rồi gửi tiếp
	  HAL_Delay(1000);
 800053e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000542:	f000 fad5 	bl	8000af0 <HAL_Delay>
	  HAL_GPIO_WritePin(LED_ONBOARD_GPIO_Port, LED_ONBOARD_Pin, GPIO_PIN_SET);
 8000546:	e7b6      	b.n	80004b6 <main+0x2a>
 8000548:	40010c00 	.word	0x40010c00
 800054c:	20000078 	.word	0x20000078
 8000550:	2000010c 	.word	0x2000010c
 8000554:	40011000 	.word	0x40011000
 8000558:	20000108 	.word	0x20000108
 800055c:	080035b8 	.word	0x080035b8
 8000560:	2000011c 	.word	0x2000011c
 8000564:	200000c0 	.word	0x200000c0

08000568 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b090      	sub	sp, #64	@ 0x40
 800056c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800056e:	f107 0318 	add.w	r3, r7, #24
 8000572:	2228      	movs	r2, #40	@ 0x28
 8000574:	2100      	movs	r1, #0
 8000576:	4618      	mov	r0, r3
 8000578:	f002 fb82 	bl	8002c80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800057c:	1d3b      	adds	r3, r7, #4
 800057e:	2200      	movs	r2, #0
 8000580:	601a      	str	r2, [r3, #0]
 8000582:	605a      	str	r2, [r3, #4]
 8000584:	609a      	str	r2, [r3, #8]
 8000586:	60da      	str	r2, [r3, #12]
 8000588:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800058a:	2302      	movs	r3, #2
 800058c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800058e:	2301      	movs	r3, #1
 8000590:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000592:	2310      	movs	r3, #16
 8000594:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000596:	2302      	movs	r3, #2
 8000598:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800059a:	2300      	movs	r3, #0
 800059c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 800059e:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80005a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005a4:	f107 0318 	add.w	r3, r7, #24
 80005a8:	4618      	mov	r0, r3
 80005aa:	f000 fe39 	bl	8001220 <HAL_RCC_OscConfig>
 80005ae:	4603      	mov	r3, r0
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d001      	beq.n	80005b8 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80005b4:	f000 f8fa 	bl	80007ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005b8:	230f      	movs	r3, #15
 80005ba:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005bc:	2302      	movs	r3, #2
 80005be:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005c0:	2300      	movs	r3, #0
 80005c2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005c4:	2300      	movs	r3, #0
 80005c6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005c8:	2300      	movs	r3, #0
 80005ca:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80005cc:	1d3b      	adds	r3, r7, #4
 80005ce:	2100      	movs	r1, #0
 80005d0:	4618      	mov	r0, r3
 80005d2:	f001 f8a7 	bl	8001724 <HAL_RCC_ClockConfig>
 80005d6:	4603      	mov	r3, r0
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d001      	beq.n	80005e0 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80005dc:	f000 f8e6 	bl	80007ac <Error_Handler>
  }
}
 80005e0:	bf00      	nop
 80005e2:	3740      	adds	r7, #64	@ 0x40
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}

080005e8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b086      	sub	sp, #24
 80005ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80005ee:	f107 0308 	add.w	r3, r7, #8
 80005f2:	2200      	movs	r2, #0
 80005f4:	601a      	str	r2, [r3, #0]
 80005f6:	605a      	str	r2, [r3, #4]
 80005f8:	609a      	str	r2, [r3, #8]
 80005fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005fc:	463b      	mov	r3, r7
 80005fe:	2200      	movs	r2, #0
 8000600:	601a      	str	r2, [r3, #0]
 8000602:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000604:	4b1d      	ldr	r3, [pc, #116]	@ (800067c <MX_TIM2_Init+0x94>)
 8000606:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800060a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15;
 800060c:	4b1b      	ldr	r3, [pc, #108]	@ (800067c <MX_TIM2_Init+0x94>)
 800060e:	220f      	movs	r2, #15
 8000610:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000612:	4b1a      	ldr	r3, [pc, #104]	@ (800067c <MX_TIM2_Init+0x94>)
 8000614:	2200      	movs	r2, #0
 8000616:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000618:	4b18      	ldr	r3, [pc, #96]	@ (800067c <MX_TIM2_Init+0x94>)
 800061a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800061e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000620:	4b16      	ldr	r3, [pc, #88]	@ (800067c <MX_TIM2_Init+0x94>)
 8000622:	2200      	movs	r2, #0
 8000624:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000626:	4b15      	ldr	r3, [pc, #84]	@ (800067c <MX_TIM2_Init+0x94>)
 8000628:	2200      	movs	r2, #0
 800062a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800062c:	4813      	ldr	r0, [pc, #76]	@ (800067c <MX_TIM2_Init+0x94>)
 800062e:	f001 fa07 	bl	8001a40 <HAL_TIM_Base_Init>
 8000632:	4603      	mov	r3, r0
 8000634:	2b00      	cmp	r3, #0
 8000636:	d001      	beq.n	800063c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000638:	f000 f8b8 	bl	80007ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800063c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000640:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000642:	f107 0308 	add.w	r3, r7, #8
 8000646:	4619      	mov	r1, r3
 8000648:	480c      	ldr	r0, [pc, #48]	@ (800067c <MX_TIM2_Init+0x94>)
 800064a:	f001 fab9 	bl	8001bc0 <HAL_TIM_ConfigClockSource>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	d001      	beq.n	8000658 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000654:	f000 f8aa 	bl	80007ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000658:	2300      	movs	r3, #0
 800065a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800065c:	2300      	movs	r3, #0
 800065e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000660:	463b      	mov	r3, r7
 8000662:	4619      	mov	r1, r3
 8000664:	4805      	ldr	r0, [pc, #20]	@ (800067c <MX_TIM2_Init+0x94>)
 8000666:	f001 fc77 	bl	8001f58 <HAL_TIMEx_MasterConfigSynchronization>
 800066a:	4603      	mov	r3, r0
 800066c:	2b00      	cmp	r3, #0
 800066e:	d001      	beq.n	8000674 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000670:	f000 f89c 	bl	80007ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000674:	bf00      	nop
 8000676:	3718      	adds	r7, #24
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}
 800067c:	20000078 	.word	0x20000078

08000680 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000684:	4b11      	ldr	r3, [pc, #68]	@ (80006cc <MX_USART1_UART_Init+0x4c>)
 8000686:	4a12      	ldr	r2, [pc, #72]	@ (80006d0 <MX_USART1_UART_Init+0x50>)
 8000688:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800068a:	4b10      	ldr	r3, [pc, #64]	@ (80006cc <MX_USART1_UART_Init+0x4c>)
 800068c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000690:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000692:	4b0e      	ldr	r3, [pc, #56]	@ (80006cc <MX_USART1_UART_Init+0x4c>)
 8000694:	2200      	movs	r2, #0
 8000696:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000698:	4b0c      	ldr	r3, [pc, #48]	@ (80006cc <MX_USART1_UART_Init+0x4c>)
 800069a:	2200      	movs	r2, #0
 800069c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800069e:	4b0b      	ldr	r3, [pc, #44]	@ (80006cc <MX_USART1_UART_Init+0x4c>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80006a4:	4b09      	ldr	r3, [pc, #36]	@ (80006cc <MX_USART1_UART_Init+0x4c>)
 80006a6:	220c      	movs	r2, #12
 80006a8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006aa:	4b08      	ldr	r3, [pc, #32]	@ (80006cc <MX_USART1_UART_Init+0x4c>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80006b0:	4b06      	ldr	r3, [pc, #24]	@ (80006cc <MX_USART1_UART_Init+0x4c>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80006b6:	4805      	ldr	r0, [pc, #20]	@ (80006cc <MX_USART1_UART_Init+0x4c>)
 80006b8:	f001 fcac 	bl	8002014 <HAL_UART_Init>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80006c2:	f000 f873 	bl	80007ac <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80006c6:	bf00      	nop
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	200000c0 	.word	0x200000c0
 80006d0:	40013800 	.word	0x40013800

080006d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b088      	sub	sp, #32
 80006d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006da:	f107 0310 	add.w	r3, r7, #16
 80006de:	2200      	movs	r2, #0
 80006e0:	601a      	str	r2, [r3, #0]
 80006e2:	605a      	str	r2, [r3, #4]
 80006e4:	609a      	str	r2, [r3, #8]
 80006e6:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006e8:	4b2d      	ldr	r3, [pc, #180]	@ (80007a0 <MX_GPIO_Init+0xcc>)
 80006ea:	699b      	ldr	r3, [r3, #24]
 80006ec:	4a2c      	ldr	r2, [pc, #176]	@ (80007a0 <MX_GPIO_Init+0xcc>)
 80006ee:	f043 0310 	orr.w	r3, r3, #16
 80006f2:	6193      	str	r3, [r2, #24]
 80006f4:	4b2a      	ldr	r3, [pc, #168]	@ (80007a0 <MX_GPIO_Init+0xcc>)
 80006f6:	699b      	ldr	r3, [r3, #24]
 80006f8:	f003 0310 	and.w	r3, r3, #16
 80006fc:	60fb      	str	r3, [r7, #12]
 80006fe:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000700:	4b27      	ldr	r3, [pc, #156]	@ (80007a0 <MX_GPIO_Init+0xcc>)
 8000702:	699b      	ldr	r3, [r3, #24]
 8000704:	4a26      	ldr	r2, [pc, #152]	@ (80007a0 <MX_GPIO_Init+0xcc>)
 8000706:	f043 0320 	orr.w	r3, r3, #32
 800070a:	6193      	str	r3, [r2, #24]
 800070c:	4b24      	ldr	r3, [pc, #144]	@ (80007a0 <MX_GPIO_Init+0xcc>)
 800070e:	699b      	ldr	r3, [r3, #24]
 8000710:	f003 0320 	and.w	r3, r3, #32
 8000714:	60bb      	str	r3, [r7, #8]
 8000716:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000718:	4b21      	ldr	r3, [pc, #132]	@ (80007a0 <MX_GPIO_Init+0xcc>)
 800071a:	699b      	ldr	r3, [r3, #24]
 800071c:	4a20      	ldr	r2, [pc, #128]	@ (80007a0 <MX_GPIO_Init+0xcc>)
 800071e:	f043 0304 	orr.w	r3, r3, #4
 8000722:	6193      	str	r3, [r2, #24]
 8000724:	4b1e      	ldr	r3, [pc, #120]	@ (80007a0 <MX_GPIO_Init+0xcc>)
 8000726:	699b      	ldr	r3, [r3, #24]
 8000728:	f003 0304 	and.w	r3, r3, #4
 800072c:	607b      	str	r3, [r7, #4]
 800072e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000730:	4b1b      	ldr	r3, [pc, #108]	@ (80007a0 <MX_GPIO_Init+0xcc>)
 8000732:	699b      	ldr	r3, [r3, #24]
 8000734:	4a1a      	ldr	r2, [pc, #104]	@ (80007a0 <MX_GPIO_Init+0xcc>)
 8000736:	f043 0308 	orr.w	r3, r3, #8
 800073a:	6193      	str	r3, [r2, #24]
 800073c:	4b18      	ldr	r3, [pc, #96]	@ (80007a0 <MX_GPIO_Init+0xcc>)
 800073e:	699b      	ldr	r3, [r3, #24]
 8000740:	f003 0308 	and.w	r3, r3, #8
 8000744:	603b      	str	r3, [r7, #0]
 8000746:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_ONBOARD_GPIO_Port, LED_ONBOARD_Pin, GPIO_PIN_RESET);
 8000748:	2200      	movs	r2, #0
 800074a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800074e:	4815      	ldr	r0, [pc, #84]	@ (80007a4 <MX_GPIO_Init+0xd0>)
 8000750:	f000 fd4d 	bl	80011ee <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8000754:	2200      	movs	r2, #0
 8000756:	2110      	movs	r1, #16
 8000758:	4813      	ldr	r0, [pc, #76]	@ (80007a8 <MX_GPIO_Init+0xd4>)
 800075a:	f000 fd48 	bl	80011ee <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_ONBOARD_Pin */
  GPIO_InitStruct.Pin = LED_ONBOARD_Pin;
 800075e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000762:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000764:	2301      	movs	r3, #1
 8000766:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000768:	2300      	movs	r3, #0
 800076a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800076c:	2302      	movs	r3, #2
 800076e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_ONBOARD_GPIO_Port, &GPIO_InitStruct);
 8000770:	f107 0310 	add.w	r3, r7, #16
 8000774:	4619      	mov	r1, r3
 8000776:	480b      	ldr	r0, [pc, #44]	@ (80007a4 <MX_GPIO_Init+0xd0>)
 8000778:	f000 fb9e 	bl	8000eb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800077c:	2310      	movs	r3, #16
 800077e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000780:	2311      	movs	r3, #17
 8000782:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000784:	2300      	movs	r3, #0
 8000786:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000788:	2302      	movs	r3, #2
 800078a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800078c:	f107 0310 	add.w	r3, r7, #16
 8000790:	4619      	mov	r1, r3
 8000792:	4805      	ldr	r0, [pc, #20]	@ (80007a8 <MX_GPIO_Init+0xd4>)
 8000794:	f000 fb90 	bl	8000eb8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000798:	bf00      	nop
 800079a:	3720      	adds	r7, #32
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	40021000 	.word	0x40021000
 80007a4:	40011000 	.word	0x40011000
 80007a8:	40010c00 	.word	0x40010c00

080007ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80007b0:	b672      	cpsid	i
}
 80007b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007b4:	bf00      	nop
 80007b6:	e7fd      	b.n	80007b4 <Error_Handler+0x8>

080007b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b085      	sub	sp, #20
 80007bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80007be:	4b15      	ldr	r3, [pc, #84]	@ (8000814 <HAL_MspInit+0x5c>)
 80007c0:	699b      	ldr	r3, [r3, #24]
 80007c2:	4a14      	ldr	r2, [pc, #80]	@ (8000814 <HAL_MspInit+0x5c>)
 80007c4:	f043 0301 	orr.w	r3, r3, #1
 80007c8:	6193      	str	r3, [r2, #24]
 80007ca:	4b12      	ldr	r3, [pc, #72]	@ (8000814 <HAL_MspInit+0x5c>)
 80007cc:	699b      	ldr	r3, [r3, #24]
 80007ce:	f003 0301 	and.w	r3, r3, #1
 80007d2:	60bb      	str	r3, [r7, #8]
 80007d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007d6:	4b0f      	ldr	r3, [pc, #60]	@ (8000814 <HAL_MspInit+0x5c>)
 80007d8:	69db      	ldr	r3, [r3, #28]
 80007da:	4a0e      	ldr	r2, [pc, #56]	@ (8000814 <HAL_MspInit+0x5c>)
 80007dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007e0:	61d3      	str	r3, [r2, #28]
 80007e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000814 <HAL_MspInit+0x5c>)
 80007e4:	69db      	ldr	r3, [r3, #28]
 80007e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007ea:	607b      	str	r3, [r7, #4]
 80007ec:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80007ee:	4b0a      	ldr	r3, [pc, #40]	@ (8000818 <HAL_MspInit+0x60>)
 80007f0:	685b      	ldr	r3, [r3, #4]
 80007f2:	60fb      	str	r3, [r7, #12]
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80007fa:	60fb      	str	r3, [r7, #12]
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000802:	60fb      	str	r3, [r7, #12]
 8000804:	4a04      	ldr	r2, [pc, #16]	@ (8000818 <HAL_MspInit+0x60>)
 8000806:	68fb      	ldr	r3, [r7, #12]
 8000808:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800080a:	bf00      	nop
 800080c:	3714      	adds	r7, #20
 800080e:	46bd      	mov	sp, r7
 8000810:	bc80      	pop	{r7}
 8000812:	4770      	bx	lr
 8000814:	40021000 	.word	0x40021000
 8000818:	40010000 	.word	0x40010000

0800081c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800081c:	b480      	push	{r7}
 800081e:	b085      	sub	sp, #20
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800082c:	d10b      	bne.n	8000846 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800082e:	4b08      	ldr	r3, [pc, #32]	@ (8000850 <HAL_TIM_Base_MspInit+0x34>)
 8000830:	69db      	ldr	r3, [r3, #28]
 8000832:	4a07      	ldr	r2, [pc, #28]	@ (8000850 <HAL_TIM_Base_MspInit+0x34>)
 8000834:	f043 0301 	orr.w	r3, r3, #1
 8000838:	61d3      	str	r3, [r2, #28]
 800083a:	4b05      	ldr	r3, [pc, #20]	@ (8000850 <HAL_TIM_Base_MspInit+0x34>)
 800083c:	69db      	ldr	r3, [r3, #28]
 800083e:	f003 0301 	and.w	r3, r3, #1
 8000842:	60fb      	str	r3, [r7, #12]
 8000844:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000846:	bf00      	nop
 8000848:	3714      	adds	r7, #20
 800084a:	46bd      	mov	sp, r7
 800084c:	bc80      	pop	{r7}
 800084e:	4770      	bx	lr
 8000850:	40021000 	.word	0x40021000

08000854 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b088      	sub	sp, #32
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800085c:	f107 0310 	add.w	r3, r7, #16
 8000860:	2200      	movs	r2, #0
 8000862:	601a      	str	r2, [r3, #0]
 8000864:	605a      	str	r2, [r3, #4]
 8000866:	609a      	str	r2, [r3, #8]
 8000868:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	4a20      	ldr	r2, [pc, #128]	@ (80008f0 <HAL_UART_MspInit+0x9c>)
 8000870:	4293      	cmp	r3, r2
 8000872:	d139      	bne.n	80008e8 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000874:	4b1f      	ldr	r3, [pc, #124]	@ (80008f4 <HAL_UART_MspInit+0xa0>)
 8000876:	699b      	ldr	r3, [r3, #24]
 8000878:	4a1e      	ldr	r2, [pc, #120]	@ (80008f4 <HAL_UART_MspInit+0xa0>)
 800087a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800087e:	6193      	str	r3, [r2, #24]
 8000880:	4b1c      	ldr	r3, [pc, #112]	@ (80008f4 <HAL_UART_MspInit+0xa0>)
 8000882:	699b      	ldr	r3, [r3, #24]
 8000884:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000888:	60fb      	str	r3, [r7, #12]
 800088a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800088c:	4b19      	ldr	r3, [pc, #100]	@ (80008f4 <HAL_UART_MspInit+0xa0>)
 800088e:	699b      	ldr	r3, [r3, #24]
 8000890:	4a18      	ldr	r2, [pc, #96]	@ (80008f4 <HAL_UART_MspInit+0xa0>)
 8000892:	f043 0304 	orr.w	r3, r3, #4
 8000896:	6193      	str	r3, [r2, #24]
 8000898:	4b16      	ldr	r3, [pc, #88]	@ (80008f4 <HAL_UART_MspInit+0xa0>)
 800089a:	699b      	ldr	r3, [r3, #24]
 800089c:	f003 0304 	and.w	r3, r3, #4
 80008a0:	60bb      	str	r3, [r7, #8]
 80008a2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80008a4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80008a8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008aa:	2302      	movs	r3, #2
 80008ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008ae:	2303      	movs	r3, #3
 80008b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008b2:	f107 0310 	add.w	r3, r7, #16
 80008b6:	4619      	mov	r1, r3
 80008b8:	480f      	ldr	r0, [pc, #60]	@ (80008f8 <HAL_UART_MspInit+0xa4>)
 80008ba:	f000 fafd 	bl	8000eb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80008be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80008c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008c4:	2300      	movs	r3, #0
 80008c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c8:	2300      	movs	r3, #0
 80008ca:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008cc:	f107 0310 	add.w	r3, r7, #16
 80008d0:	4619      	mov	r1, r3
 80008d2:	4809      	ldr	r0, [pc, #36]	@ (80008f8 <HAL_UART_MspInit+0xa4>)
 80008d4:	f000 faf0 	bl	8000eb8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80008d8:	2200      	movs	r2, #0
 80008da:	2100      	movs	r1, #0
 80008dc:	2025      	movs	r0, #37	@ 0x25
 80008de:	f000 fa02 	bl	8000ce6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80008e2:	2025      	movs	r0, #37	@ 0x25
 80008e4:	f000 fa1b 	bl	8000d1e <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80008e8:	bf00      	nop
 80008ea:	3720      	adds	r7, #32
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	40013800 	.word	0x40013800
 80008f4:	40021000 	.word	0x40021000
 80008f8:	40010800 	.word	0x40010800

080008fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008fc:	b480      	push	{r7}
 80008fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000900:	bf00      	nop
 8000902:	e7fd      	b.n	8000900 <NMI_Handler+0x4>

08000904 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000904:	b480      	push	{r7}
 8000906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000908:	bf00      	nop
 800090a:	e7fd      	b.n	8000908 <HardFault_Handler+0x4>

0800090c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000910:	bf00      	nop
 8000912:	e7fd      	b.n	8000910 <MemManage_Handler+0x4>

08000914 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000914:	b480      	push	{r7}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000918:	bf00      	nop
 800091a:	e7fd      	b.n	8000918 <BusFault_Handler+0x4>

0800091c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000920:	bf00      	nop
 8000922:	e7fd      	b.n	8000920 <UsageFault_Handler+0x4>

08000924 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000928:	bf00      	nop
 800092a:	46bd      	mov	sp, r7
 800092c:	bc80      	pop	{r7}
 800092e:	4770      	bx	lr

08000930 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000930:	b480      	push	{r7}
 8000932:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000934:	bf00      	nop
 8000936:	46bd      	mov	sp, r7
 8000938:	bc80      	pop	{r7}
 800093a:	4770      	bx	lr

0800093c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000940:	bf00      	nop
 8000942:	46bd      	mov	sp, r7
 8000944:	bc80      	pop	{r7}
 8000946:	4770      	bx	lr

08000948 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800094c:	f000 f8b4 	bl	8000ab8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000950:	bf00      	nop
 8000952:	bd80      	pop	{r7, pc}

08000954 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000958:	4802      	ldr	r0, [pc, #8]	@ (8000964 <USART1_IRQHandler+0x10>)
 800095a:	f001 fc37 	bl	80021cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800095e:	bf00      	nop
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	200000c0 	.word	0x200000c0

08000968 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b086      	sub	sp, #24
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000970:	4a14      	ldr	r2, [pc, #80]	@ (80009c4 <_sbrk+0x5c>)
 8000972:	4b15      	ldr	r3, [pc, #84]	@ (80009c8 <_sbrk+0x60>)
 8000974:	1ad3      	subs	r3, r2, r3
 8000976:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000978:	697b      	ldr	r3, [r7, #20]
 800097a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800097c:	4b13      	ldr	r3, [pc, #76]	@ (80009cc <_sbrk+0x64>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	2b00      	cmp	r3, #0
 8000982:	d102      	bne.n	800098a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000984:	4b11      	ldr	r3, [pc, #68]	@ (80009cc <_sbrk+0x64>)
 8000986:	4a12      	ldr	r2, [pc, #72]	@ (80009d0 <_sbrk+0x68>)
 8000988:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800098a:	4b10      	ldr	r3, [pc, #64]	@ (80009cc <_sbrk+0x64>)
 800098c:	681a      	ldr	r2, [r3, #0]
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	4413      	add	r3, r2
 8000992:	693a      	ldr	r2, [r7, #16]
 8000994:	429a      	cmp	r2, r3
 8000996:	d207      	bcs.n	80009a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000998:	f002 f97a 	bl	8002c90 <__errno>
 800099c:	4603      	mov	r3, r0
 800099e:	220c      	movs	r2, #12
 80009a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009a2:	f04f 33ff 	mov.w	r3, #4294967295
 80009a6:	e009      	b.n	80009bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009a8:	4b08      	ldr	r3, [pc, #32]	@ (80009cc <_sbrk+0x64>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009ae:	4b07      	ldr	r3, [pc, #28]	@ (80009cc <_sbrk+0x64>)
 80009b0:	681a      	ldr	r2, [r3, #0]
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	4413      	add	r3, r2
 80009b6:	4a05      	ldr	r2, [pc, #20]	@ (80009cc <_sbrk+0x64>)
 80009b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009ba:	68fb      	ldr	r3, [r7, #12]
}
 80009bc:	4618      	mov	r0, r3
 80009be:	3718      	adds	r7, #24
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	20005000 	.word	0x20005000
 80009c8:	00000400 	.word	0x00000400
 80009cc:	20000130 	.word	0x20000130
 80009d0:	20000280 	.word	0x20000280

080009d4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009d8:	bf00      	nop
 80009da:	46bd      	mov	sp, r7
 80009dc:	bc80      	pop	{r7}
 80009de:	4770      	bx	lr

080009e0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80009e0:	f7ff fff8 	bl	80009d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009e4:	480b      	ldr	r0, [pc, #44]	@ (8000a14 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80009e6:	490c      	ldr	r1, [pc, #48]	@ (8000a18 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80009e8:	4a0c      	ldr	r2, [pc, #48]	@ (8000a1c <LoopFillZerobss+0x16>)
  movs r3, #0
 80009ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009ec:	e002      	b.n	80009f4 <LoopCopyDataInit>

080009ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009f2:	3304      	adds	r3, #4

080009f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009f8:	d3f9      	bcc.n	80009ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009fa:	4a09      	ldr	r2, [pc, #36]	@ (8000a20 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80009fc:	4c09      	ldr	r4, [pc, #36]	@ (8000a24 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80009fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a00:	e001      	b.n	8000a06 <LoopFillZerobss>

08000a02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a04:	3204      	adds	r2, #4

08000a06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a08:	d3fb      	bcc.n	8000a02 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a0a:	f002 f947 	bl	8002c9c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a0e:	f7ff fd3d 	bl	800048c <main>
  bx lr
 8000a12:	4770      	bx	lr
  ldr r0, =_sdata
 8000a14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a18:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000a1c:	08003638 	.word	0x08003638
  ldr r2, =_sbss
 8000a20:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000a24:	20000280 	.word	0x20000280

08000a28 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a28:	e7fe      	b.n	8000a28 <ADC1_2_IRQHandler>
	...

08000a2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a30:	4b08      	ldr	r3, [pc, #32]	@ (8000a54 <HAL_Init+0x28>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	4a07      	ldr	r2, [pc, #28]	@ (8000a54 <HAL_Init+0x28>)
 8000a36:	f043 0310 	orr.w	r3, r3, #16
 8000a3a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a3c:	2003      	movs	r0, #3
 8000a3e:	f000 f947 	bl	8000cd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a42:	200f      	movs	r0, #15
 8000a44:	f000 f808 	bl	8000a58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a48:	f7ff feb6 	bl	80007b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a4c:	2300      	movs	r3, #0
}
 8000a4e:	4618      	mov	r0, r3
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	40022000 	.word	0x40022000

08000a58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b082      	sub	sp, #8
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a60:	4b12      	ldr	r3, [pc, #72]	@ (8000aac <HAL_InitTick+0x54>)
 8000a62:	681a      	ldr	r2, [r3, #0]
 8000a64:	4b12      	ldr	r3, [pc, #72]	@ (8000ab0 <HAL_InitTick+0x58>)
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	4619      	mov	r1, r3
 8000a6a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a72:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a76:	4618      	mov	r0, r3
 8000a78:	f000 f95f 	bl	8000d3a <HAL_SYSTICK_Config>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d001      	beq.n	8000a86 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a82:	2301      	movs	r3, #1
 8000a84:	e00e      	b.n	8000aa4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	2b0f      	cmp	r3, #15
 8000a8a:	d80a      	bhi.n	8000aa2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	6879      	ldr	r1, [r7, #4]
 8000a90:	f04f 30ff 	mov.w	r0, #4294967295
 8000a94:	f000 f927 	bl	8000ce6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a98:	4a06      	ldr	r2, [pc, #24]	@ (8000ab4 <HAL_InitTick+0x5c>)
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	e000      	b.n	8000aa4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000aa2:	2301      	movs	r3, #1
}
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	3708      	adds	r7, #8
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bd80      	pop	{r7, pc}
 8000aac:	20000000 	.word	0x20000000
 8000ab0:	20000008 	.word	0x20000008
 8000ab4:	20000004 	.word	0x20000004

08000ab8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000abc:	4b05      	ldr	r3, [pc, #20]	@ (8000ad4 <HAL_IncTick+0x1c>)
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	461a      	mov	r2, r3
 8000ac2:	4b05      	ldr	r3, [pc, #20]	@ (8000ad8 <HAL_IncTick+0x20>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	4413      	add	r3, r2
 8000ac8:	4a03      	ldr	r2, [pc, #12]	@ (8000ad8 <HAL_IncTick+0x20>)
 8000aca:	6013      	str	r3, [r2, #0]
}
 8000acc:	bf00      	nop
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bc80      	pop	{r7}
 8000ad2:	4770      	bx	lr
 8000ad4:	20000008 	.word	0x20000008
 8000ad8:	20000134 	.word	0x20000134

08000adc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0
  return uwTick;
 8000ae0:	4b02      	ldr	r3, [pc, #8]	@ (8000aec <HAL_GetTick+0x10>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
}
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bc80      	pop	{r7}
 8000aea:	4770      	bx	lr
 8000aec:	20000134 	.word	0x20000134

08000af0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b084      	sub	sp, #16
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000af8:	f7ff fff0 	bl	8000adc <HAL_GetTick>
 8000afc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b08:	d005      	beq.n	8000b16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b0a:	4b0a      	ldr	r3, [pc, #40]	@ (8000b34 <HAL_Delay+0x44>)
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	461a      	mov	r2, r3
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	4413      	add	r3, r2
 8000b14:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b16:	bf00      	nop
 8000b18:	f7ff ffe0 	bl	8000adc <HAL_GetTick>
 8000b1c:	4602      	mov	r2, r0
 8000b1e:	68bb      	ldr	r3, [r7, #8]
 8000b20:	1ad3      	subs	r3, r2, r3
 8000b22:	68fa      	ldr	r2, [r7, #12]
 8000b24:	429a      	cmp	r2, r3
 8000b26:	d8f7      	bhi.n	8000b18 <HAL_Delay+0x28>
  {
  }
}
 8000b28:	bf00      	nop
 8000b2a:	bf00      	nop
 8000b2c:	3710      	adds	r7, #16
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	20000008 	.word	0x20000008

08000b38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	b085      	sub	sp, #20
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	f003 0307 	and.w	r3, r3, #7
 8000b46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b48:	4b0c      	ldr	r3, [pc, #48]	@ (8000b7c <__NVIC_SetPriorityGrouping+0x44>)
 8000b4a:	68db      	ldr	r3, [r3, #12]
 8000b4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b4e:	68ba      	ldr	r2, [r7, #8]
 8000b50:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b54:	4013      	ands	r3, r2
 8000b56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b5c:	68bb      	ldr	r3, [r7, #8]
 8000b5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b60:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b6a:	4a04      	ldr	r2, [pc, #16]	@ (8000b7c <__NVIC_SetPriorityGrouping+0x44>)
 8000b6c:	68bb      	ldr	r3, [r7, #8]
 8000b6e:	60d3      	str	r3, [r2, #12]
}
 8000b70:	bf00      	nop
 8000b72:	3714      	adds	r7, #20
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bc80      	pop	{r7}
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop
 8000b7c:	e000ed00 	.word	0xe000ed00

08000b80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b84:	4b04      	ldr	r3, [pc, #16]	@ (8000b98 <__NVIC_GetPriorityGrouping+0x18>)
 8000b86:	68db      	ldr	r3, [r3, #12]
 8000b88:	0a1b      	lsrs	r3, r3, #8
 8000b8a:	f003 0307 	and.w	r3, r3, #7
}
 8000b8e:	4618      	mov	r0, r3
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bc80      	pop	{r7}
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop
 8000b98:	e000ed00 	.word	0xe000ed00

08000b9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b083      	sub	sp, #12
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ba6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	db0b      	blt.n	8000bc6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bae:	79fb      	ldrb	r3, [r7, #7]
 8000bb0:	f003 021f 	and.w	r2, r3, #31
 8000bb4:	4906      	ldr	r1, [pc, #24]	@ (8000bd0 <__NVIC_EnableIRQ+0x34>)
 8000bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bba:	095b      	lsrs	r3, r3, #5
 8000bbc:	2001      	movs	r0, #1
 8000bbe:	fa00 f202 	lsl.w	r2, r0, r2
 8000bc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000bc6:	bf00      	nop
 8000bc8:	370c      	adds	r7, #12
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bc80      	pop	{r7}
 8000bce:	4770      	bx	lr
 8000bd0:	e000e100 	.word	0xe000e100

08000bd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b083      	sub	sp, #12
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	4603      	mov	r3, r0
 8000bdc:	6039      	str	r1, [r7, #0]
 8000bde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000be0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	db0a      	blt.n	8000bfe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	b2da      	uxtb	r2, r3
 8000bec:	490c      	ldr	r1, [pc, #48]	@ (8000c20 <__NVIC_SetPriority+0x4c>)
 8000bee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bf2:	0112      	lsls	r2, r2, #4
 8000bf4:	b2d2      	uxtb	r2, r2
 8000bf6:	440b      	add	r3, r1
 8000bf8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000bfc:	e00a      	b.n	8000c14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bfe:	683b      	ldr	r3, [r7, #0]
 8000c00:	b2da      	uxtb	r2, r3
 8000c02:	4908      	ldr	r1, [pc, #32]	@ (8000c24 <__NVIC_SetPriority+0x50>)
 8000c04:	79fb      	ldrb	r3, [r7, #7]
 8000c06:	f003 030f 	and.w	r3, r3, #15
 8000c0a:	3b04      	subs	r3, #4
 8000c0c:	0112      	lsls	r2, r2, #4
 8000c0e:	b2d2      	uxtb	r2, r2
 8000c10:	440b      	add	r3, r1
 8000c12:	761a      	strb	r2, [r3, #24]
}
 8000c14:	bf00      	nop
 8000c16:	370c      	adds	r7, #12
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bc80      	pop	{r7}
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop
 8000c20:	e000e100 	.word	0xe000e100
 8000c24:	e000ed00 	.word	0xe000ed00

08000c28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	b089      	sub	sp, #36	@ 0x24
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	60f8      	str	r0, [r7, #12]
 8000c30:	60b9      	str	r1, [r7, #8]
 8000c32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	f003 0307 	and.w	r3, r3, #7
 8000c3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c3c:	69fb      	ldr	r3, [r7, #28]
 8000c3e:	f1c3 0307 	rsb	r3, r3, #7
 8000c42:	2b04      	cmp	r3, #4
 8000c44:	bf28      	it	cs
 8000c46:	2304      	movcs	r3, #4
 8000c48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c4a:	69fb      	ldr	r3, [r7, #28]
 8000c4c:	3304      	adds	r3, #4
 8000c4e:	2b06      	cmp	r3, #6
 8000c50:	d902      	bls.n	8000c58 <NVIC_EncodePriority+0x30>
 8000c52:	69fb      	ldr	r3, [r7, #28]
 8000c54:	3b03      	subs	r3, #3
 8000c56:	e000      	b.n	8000c5a <NVIC_EncodePriority+0x32>
 8000c58:	2300      	movs	r3, #0
 8000c5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c5c:	f04f 32ff 	mov.w	r2, #4294967295
 8000c60:	69bb      	ldr	r3, [r7, #24]
 8000c62:	fa02 f303 	lsl.w	r3, r2, r3
 8000c66:	43da      	mvns	r2, r3
 8000c68:	68bb      	ldr	r3, [r7, #8]
 8000c6a:	401a      	ands	r2, r3
 8000c6c:	697b      	ldr	r3, [r7, #20]
 8000c6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c70:	f04f 31ff 	mov.w	r1, #4294967295
 8000c74:	697b      	ldr	r3, [r7, #20]
 8000c76:	fa01 f303 	lsl.w	r3, r1, r3
 8000c7a:	43d9      	mvns	r1, r3
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c80:	4313      	orrs	r3, r2
         );
}
 8000c82:	4618      	mov	r0, r3
 8000c84:	3724      	adds	r7, #36	@ 0x24
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bc80      	pop	{r7}
 8000c8a:	4770      	bx	lr

08000c8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b082      	sub	sp, #8
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	3b01      	subs	r3, #1
 8000c98:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c9c:	d301      	bcc.n	8000ca2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	e00f      	b.n	8000cc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ca2:	4a0a      	ldr	r2, [pc, #40]	@ (8000ccc <SysTick_Config+0x40>)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	3b01      	subs	r3, #1
 8000ca8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000caa:	210f      	movs	r1, #15
 8000cac:	f04f 30ff 	mov.w	r0, #4294967295
 8000cb0:	f7ff ff90 	bl	8000bd4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cb4:	4b05      	ldr	r3, [pc, #20]	@ (8000ccc <SysTick_Config+0x40>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cba:	4b04      	ldr	r3, [pc, #16]	@ (8000ccc <SysTick_Config+0x40>)
 8000cbc:	2207      	movs	r2, #7
 8000cbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cc0:	2300      	movs	r3, #0
}
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	3708      	adds	r7, #8
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	e000e010 	.word	0xe000e010

08000cd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b082      	sub	sp, #8
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cd8:	6878      	ldr	r0, [r7, #4]
 8000cda:	f7ff ff2d 	bl	8000b38 <__NVIC_SetPriorityGrouping>
}
 8000cde:	bf00      	nop
 8000ce0:	3708      	adds	r7, #8
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}

08000ce6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ce6:	b580      	push	{r7, lr}
 8000ce8:	b086      	sub	sp, #24
 8000cea:	af00      	add	r7, sp, #0
 8000cec:	4603      	mov	r3, r0
 8000cee:	60b9      	str	r1, [r7, #8]
 8000cf0:	607a      	str	r2, [r7, #4]
 8000cf2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000cf8:	f7ff ff42 	bl	8000b80 <__NVIC_GetPriorityGrouping>
 8000cfc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cfe:	687a      	ldr	r2, [r7, #4]
 8000d00:	68b9      	ldr	r1, [r7, #8]
 8000d02:	6978      	ldr	r0, [r7, #20]
 8000d04:	f7ff ff90 	bl	8000c28 <NVIC_EncodePriority>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d0e:	4611      	mov	r1, r2
 8000d10:	4618      	mov	r0, r3
 8000d12:	f7ff ff5f 	bl	8000bd4 <__NVIC_SetPriority>
}
 8000d16:	bf00      	nop
 8000d18:	3718      	adds	r7, #24
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}

08000d1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d1e:	b580      	push	{r7, lr}
 8000d20:	b082      	sub	sp, #8
 8000d22:	af00      	add	r7, sp, #0
 8000d24:	4603      	mov	r3, r0
 8000d26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f7ff ff35 	bl	8000b9c <__NVIC_EnableIRQ>
}
 8000d32:	bf00      	nop
 8000d34:	3708      	adds	r7, #8
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}

08000d3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d3a:	b580      	push	{r7, lr}
 8000d3c:	b082      	sub	sp, #8
 8000d3e:	af00      	add	r7, sp, #0
 8000d40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d42:	6878      	ldr	r0, [r7, #4]
 8000d44:	f7ff ffa2 	bl	8000c8c <SysTick_Config>
 8000d48:	4603      	mov	r3, r0
}
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	3708      	adds	r7, #8
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}

08000d52 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000d52:	b480      	push	{r7}
 8000d54:	b085      	sub	sp, #20
 8000d56:	af00      	add	r7, sp, #0
 8000d58:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000d64:	b2db      	uxtb	r3, r3
 8000d66:	2b02      	cmp	r3, #2
 8000d68:	d008      	beq.n	8000d7c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	2204      	movs	r2, #4
 8000d6e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	2200      	movs	r2, #0
 8000d74:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000d78:	2301      	movs	r3, #1
 8000d7a:	e020      	b.n	8000dbe <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	681a      	ldr	r2, [r3, #0]
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	f022 020e 	bic.w	r2, r2, #14
 8000d8a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	681a      	ldr	r2, [r3, #0]
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f022 0201 	bic.w	r2, r2, #1
 8000d9a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000da4:	2101      	movs	r1, #1
 8000da6:	fa01 f202 	lsl.w	r2, r1, r2
 8000daa:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	2201      	movs	r2, #1
 8000db0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	2200      	movs	r2, #0
 8000db8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000dbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	3714      	adds	r7, #20
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bc80      	pop	{r7}
 8000dc6:	4770      	bx	lr

08000dc8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b084      	sub	sp, #16
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000dda:	b2db      	uxtb	r3, r3
 8000ddc:	2b02      	cmp	r3, #2
 8000dde:	d005      	beq.n	8000dec <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	2204      	movs	r2, #4
 8000de4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8000de6:	2301      	movs	r3, #1
 8000de8:	73fb      	strb	r3, [r7, #15]
 8000dea:	e051      	b.n	8000e90 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	681a      	ldr	r2, [r3, #0]
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	f022 020e 	bic.w	r2, r2, #14
 8000dfa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	681a      	ldr	r2, [r3, #0]
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	f022 0201 	bic.w	r2, r2, #1
 8000e0a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4a22      	ldr	r2, [pc, #136]	@ (8000e9c <HAL_DMA_Abort_IT+0xd4>)
 8000e12:	4293      	cmp	r3, r2
 8000e14:	d029      	beq.n	8000e6a <HAL_DMA_Abort_IT+0xa2>
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	4a21      	ldr	r2, [pc, #132]	@ (8000ea0 <HAL_DMA_Abort_IT+0xd8>)
 8000e1c:	4293      	cmp	r3, r2
 8000e1e:	d022      	beq.n	8000e66 <HAL_DMA_Abort_IT+0x9e>
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4a1f      	ldr	r2, [pc, #124]	@ (8000ea4 <HAL_DMA_Abort_IT+0xdc>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d01a      	beq.n	8000e60 <HAL_DMA_Abort_IT+0x98>
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	4a1e      	ldr	r2, [pc, #120]	@ (8000ea8 <HAL_DMA_Abort_IT+0xe0>)
 8000e30:	4293      	cmp	r3, r2
 8000e32:	d012      	beq.n	8000e5a <HAL_DMA_Abort_IT+0x92>
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4a1c      	ldr	r2, [pc, #112]	@ (8000eac <HAL_DMA_Abort_IT+0xe4>)
 8000e3a:	4293      	cmp	r3, r2
 8000e3c:	d00a      	beq.n	8000e54 <HAL_DMA_Abort_IT+0x8c>
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	4a1b      	ldr	r2, [pc, #108]	@ (8000eb0 <HAL_DMA_Abort_IT+0xe8>)
 8000e44:	4293      	cmp	r3, r2
 8000e46:	d102      	bne.n	8000e4e <HAL_DMA_Abort_IT+0x86>
 8000e48:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000e4c:	e00e      	b.n	8000e6c <HAL_DMA_Abort_IT+0xa4>
 8000e4e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000e52:	e00b      	b.n	8000e6c <HAL_DMA_Abort_IT+0xa4>
 8000e54:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e58:	e008      	b.n	8000e6c <HAL_DMA_Abort_IT+0xa4>
 8000e5a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e5e:	e005      	b.n	8000e6c <HAL_DMA_Abort_IT+0xa4>
 8000e60:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e64:	e002      	b.n	8000e6c <HAL_DMA_Abort_IT+0xa4>
 8000e66:	2310      	movs	r3, #16
 8000e68:	e000      	b.n	8000e6c <HAL_DMA_Abort_IT+0xa4>
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	4a11      	ldr	r2, [pc, #68]	@ (8000eb4 <HAL_DMA_Abort_IT+0xec>)
 8000e6e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	2201      	movs	r2, #1
 8000e74:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d003      	beq.n	8000e90 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000e8c:	6878      	ldr	r0, [r7, #4]
 8000e8e:	4798      	blx	r3
    } 
  }
  return status;
 8000e90:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	3710      	adds	r7, #16
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	40020008 	.word	0x40020008
 8000ea0:	4002001c 	.word	0x4002001c
 8000ea4:	40020030 	.word	0x40020030
 8000ea8:	40020044 	.word	0x40020044
 8000eac:	40020058 	.word	0x40020058
 8000eb0:	4002006c 	.word	0x4002006c
 8000eb4:	40020000 	.word	0x40020000

08000eb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b08b      	sub	sp, #44	@ 0x2c
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
 8000ec0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000eca:	e169      	b.n	80011a0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000ecc:	2201      	movs	r2, #1
 8000ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	69fa      	ldr	r2, [r7, #28]
 8000edc:	4013      	ands	r3, r2
 8000ede:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000ee0:	69ba      	ldr	r2, [r7, #24]
 8000ee2:	69fb      	ldr	r3, [r7, #28]
 8000ee4:	429a      	cmp	r2, r3
 8000ee6:	f040 8158 	bne.w	800119a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	4a9a      	ldr	r2, [pc, #616]	@ (8001158 <HAL_GPIO_Init+0x2a0>)
 8000ef0:	4293      	cmp	r3, r2
 8000ef2:	d05e      	beq.n	8000fb2 <HAL_GPIO_Init+0xfa>
 8000ef4:	4a98      	ldr	r2, [pc, #608]	@ (8001158 <HAL_GPIO_Init+0x2a0>)
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d875      	bhi.n	8000fe6 <HAL_GPIO_Init+0x12e>
 8000efa:	4a98      	ldr	r2, [pc, #608]	@ (800115c <HAL_GPIO_Init+0x2a4>)
 8000efc:	4293      	cmp	r3, r2
 8000efe:	d058      	beq.n	8000fb2 <HAL_GPIO_Init+0xfa>
 8000f00:	4a96      	ldr	r2, [pc, #600]	@ (800115c <HAL_GPIO_Init+0x2a4>)
 8000f02:	4293      	cmp	r3, r2
 8000f04:	d86f      	bhi.n	8000fe6 <HAL_GPIO_Init+0x12e>
 8000f06:	4a96      	ldr	r2, [pc, #600]	@ (8001160 <HAL_GPIO_Init+0x2a8>)
 8000f08:	4293      	cmp	r3, r2
 8000f0a:	d052      	beq.n	8000fb2 <HAL_GPIO_Init+0xfa>
 8000f0c:	4a94      	ldr	r2, [pc, #592]	@ (8001160 <HAL_GPIO_Init+0x2a8>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d869      	bhi.n	8000fe6 <HAL_GPIO_Init+0x12e>
 8000f12:	4a94      	ldr	r2, [pc, #592]	@ (8001164 <HAL_GPIO_Init+0x2ac>)
 8000f14:	4293      	cmp	r3, r2
 8000f16:	d04c      	beq.n	8000fb2 <HAL_GPIO_Init+0xfa>
 8000f18:	4a92      	ldr	r2, [pc, #584]	@ (8001164 <HAL_GPIO_Init+0x2ac>)
 8000f1a:	4293      	cmp	r3, r2
 8000f1c:	d863      	bhi.n	8000fe6 <HAL_GPIO_Init+0x12e>
 8000f1e:	4a92      	ldr	r2, [pc, #584]	@ (8001168 <HAL_GPIO_Init+0x2b0>)
 8000f20:	4293      	cmp	r3, r2
 8000f22:	d046      	beq.n	8000fb2 <HAL_GPIO_Init+0xfa>
 8000f24:	4a90      	ldr	r2, [pc, #576]	@ (8001168 <HAL_GPIO_Init+0x2b0>)
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d85d      	bhi.n	8000fe6 <HAL_GPIO_Init+0x12e>
 8000f2a:	2b12      	cmp	r3, #18
 8000f2c:	d82a      	bhi.n	8000f84 <HAL_GPIO_Init+0xcc>
 8000f2e:	2b12      	cmp	r3, #18
 8000f30:	d859      	bhi.n	8000fe6 <HAL_GPIO_Init+0x12e>
 8000f32:	a201      	add	r2, pc, #4	@ (adr r2, 8000f38 <HAL_GPIO_Init+0x80>)
 8000f34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f38:	08000fb3 	.word	0x08000fb3
 8000f3c:	08000f8d 	.word	0x08000f8d
 8000f40:	08000f9f 	.word	0x08000f9f
 8000f44:	08000fe1 	.word	0x08000fe1
 8000f48:	08000fe7 	.word	0x08000fe7
 8000f4c:	08000fe7 	.word	0x08000fe7
 8000f50:	08000fe7 	.word	0x08000fe7
 8000f54:	08000fe7 	.word	0x08000fe7
 8000f58:	08000fe7 	.word	0x08000fe7
 8000f5c:	08000fe7 	.word	0x08000fe7
 8000f60:	08000fe7 	.word	0x08000fe7
 8000f64:	08000fe7 	.word	0x08000fe7
 8000f68:	08000fe7 	.word	0x08000fe7
 8000f6c:	08000fe7 	.word	0x08000fe7
 8000f70:	08000fe7 	.word	0x08000fe7
 8000f74:	08000fe7 	.word	0x08000fe7
 8000f78:	08000fe7 	.word	0x08000fe7
 8000f7c:	08000f95 	.word	0x08000f95
 8000f80:	08000fa9 	.word	0x08000fa9
 8000f84:	4a79      	ldr	r2, [pc, #484]	@ (800116c <HAL_GPIO_Init+0x2b4>)
 8000f86:	4293      	cmp	r3, r2
 8000f88:	d013      	beq.n	8000fb2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000f8a:	e02c      	b.n	8000fe6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	68db      	ldr	r3, [r3, #12]
 8000f90:	623b      	str	r3, [r7, #32]
          break;
 8000f92:	e029      	b.n	8000fe8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	68db      	ldr	r3, [r3, #12]
 8000f98:	3304      	adds	r3, #4
 8000f9a:	623b      	str	r3, [r7, #32]
          break;
 8000f9c:	e024      	b.n	8000fe8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	68db      	ldr	r3, [r3, #12]
 8000fa2:	3308      	adds	r3, #8
 8000fa4:	623b      	str	r3, [r7, #32]
          break;
 8000fa6:	e01f      	b.n	8000fe8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	68db      	ldr	r3, [r3, #12]
 8000fac:	330c      	adds	r3, #12
 8000fae:	623b      	str	r3, [r7, #32]
          break;
 8000fb0:	e01a      	b.n	8000fe8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	689b      	ldr	r3, [r3, #8]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d102      	bne.n	8000fc0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000fba:	2304      	movs	r3, #4
 8000fbc:	623b      	str	r3, [r7, #32]
          break;
 8000fbe:	e013      	b.n	8000fe8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	689b      	ldr	r3, [r3, #8]
 8000fc4:	2b01      	cmp	r3, #1
 8000fc6:	d105      	bne.n	8000fd4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000fc8:	2308      	movs	r3, #8
 8000fca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	69fa      	ldr	r2, [r7, #28]
 8000fd0:	611a      	str	r2, [r3, #16]
          break;
 8000fd2:	e009      	b.n	8000fe8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000fd4:	2308      	movs	r3, #8
 8000fd6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	69fa      	ldr	r2, [r7, #28]
 8000fdc:	615a      	str	r2, [r3, #20]
          break;
 8000fde:	e003      	b.n	8000fe8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	623b      	str	r3, [r7, #32]
          break;
 8000fe4:	e000      	b.n	8000fe8 <HAL_GPIO_Init+0x130>
          break;
 8000fe6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000fe8:	69bb      	ldr	r3, [r7, #24]
 8000fea:	2bff      	cmp	r3, #255	@ 0xff
 8000fec:	d801      	bhi.n	8000ff2 <HAL_GPIO_Init+0x13a>
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	e001      	b.n	8000ff6 <HAL_GPIO_Init+0x13e>
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	3304      	adds	r3, #4
 8000ff6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000ff8:	69bb      	ldr	r3, [r7, #24]
 8000ffa:	2bff      	cmp	r3, #255	@ 0xff
 8000ffc:	d802      	bhi.n	8001004 <HAL_GPIO_Init+0x14c>
 8000ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001000:	009b      	lsls	r3, r3, #2
 8001002:	e002      	b.n	800100a <HAL_GPIO_Init+0x152>
 8001004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001006:	3b08      	subs	r3, #8
 8001008:	009b      	lsls	r3, r3, #2
 800100a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	681a      	ldr	r2, [r3, #0]
 8001010:	210f      	movs	r1, #15
 8001012:	693b      	ldr	r3, [r7, #16]
 8001014:	fa01 f303 	lsl.w	r3, r1, r3
 8001018:	43db      	mvns	r3, r3
 800101a:	401a      	ands	r2, r3
 800101c:	6a39      	ldr	r1, [r7, #32]
 800101e:	693b      	ldr	r3, [r7, #16]
 8001020:	fa01 f303 	lsl.w	r3, r1, r3
 8001024:	431a      	orrs	r2, r3
 8001026:	697b      	ldr	r3, [r7, #20]
 8001028:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001032:	2b00      	cmp	r3, #0
 8001034:	f000 80b1 	beq.w	800119a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001038:	4b4d      	ldr	r3, [pc, #308]	@ (8001170 <HAL_GPIO_Init+0x2b8>)
 800103a:	699b      	ldr	r3, [r3, #24]
 800103c:	4a4c      	ldr	r2, [pc, #304]	@ (8001170 <HAL_GPIO_Init+0x2b8>)
 800103e:	f043 0301 	orr.w	r3, r3, #1
 8001042:	6193      	str	r3, [r2, #24]
 8001044:	4b4a      	ldr	r3, [pc, #296]	@ (8001170 <HAL_GPIO_Init+0x2b8>)
 8001046:	699b      	ldr	r3, [r3, #24]
 8001048:	f003 0301 	and.w	r3, r3, #1
 800104c:	60bb      	str	r3, [r7, #8]
 800104e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001050:	4a48      	ldr	r2, [pc, #288]	@ (8001174 <HAL_GPIO_Init+0x2bc>)
 8001052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001054:	089b      	lsrs	r3, r3, #2
 8001056:	3302      	adds	r3, #2
 8001058:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800105c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800105e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001060:	f003 0303 	and.w	r3, r3, #3
 8001064:	009b      	lsls	r3, r3, #2
 8001066:	220f      	movs	r2, #15
 8001068:	fa02 f303 	lsl.w	r3, r2, r3
 800106c:	43db      	mvns	r3, r3
 800106e:	68fa      	ldr	r2, [r7, #12]
 8001070:	4013      	ands	r3, r2
 8001072:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	4a40      	ldr	r2, [pc, #256]	@ (8001178 <HAL_GPIO_Init+0x2c0>)
 8001078:	4293      	cmp	r3, r2
 800107a:	d013      	beq.n	80010a4 <HAL_GPIO_Init+0x1ec>
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	4a3f      	ldr	r2, [pc, #252]	@ (800117c <HAL_GPIO_Init+0x2c4>)
 8001080:	4293      	cmp	r3, r2
 8001082:	d00d      	beq.n	80010a0 <HAL_GPIO_Init+0x1e8>
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	4a3e      	ldr	r2, [pc, #248]	@ (8001180 <HAL_GPIO_Init+0x2c8>)
 8001088:	4293      	cmp	r3, r2
 800108a:	d007      	beq.n	800109c <HAL_GPIO_Init+0x1e4>
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	4a3d      	ldr	r2, [pc, #244]	@ (8001184 <HAL_GPIO_Init+0x2cc>)
 8001090:	4293      	cmp	r3, r2
 8001092:	d101      	bne.n	8001098 <HAL_GPIO_Init+0x1e0>
 8001094:	2303      	movs	r3, #3
 8001096:	e006      	b.n	80010a6 <HAL_GPIO_Init+0x1ee>
 8001098:	2304      	movs	r3, #4
 800109a:	e004      	b.n	80010a6 <HAL_GPIO_Init+0x1ee>
 800109c:	2302      	movs	r3, #2
 800109e:	e002      	b.n	80010a6 <HAL_GPIO_Init+0x1ee>
 80010a0:	2301      	movs	r3, #1
 80010a2:	e000      	b.n	80010a6 <HAL_GPIO_Init+0x1ee>
 80010a4:	2300      	movs	r3, #0
 80010a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80010a8:	f002 0203 	and.w	r2, r2, #3
 80010ac:	0092      	lsls	r2, r2, #2
 80010ae:	4093      	lsls	r3, r2
 80010b0:	68fa      	ldr	r2, [r7, #12]
 80010b2:	4313      	orrs	r3, r2
 80010b4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80010b6:	492f      	ldr	r1, [pc, #188]	@ (8001174 <HAL_GPIO_Init+0x2bc>)
 80010b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010ba:	089b      	lsrs	r3, r3, #2
 80010bc:	3302      	adds	r3, #2
 80010be:	68fa      	ldr	r2, [r7, #12]
 80010c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d006      	beq.n	80010de <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80010d0:	4b2d      	ldr	r3, [pc, #180]	@ (8001188 <HAL_GPIO_Init+0x2d0>)
 80010d2:	689a      	ldr	r2, [r3, #8]
 80010d4:	492c      	ldr	r1, [pc, #176]	@ (8001188 <HAL_GPIO_Init+0x2d0>)
 80010d6:	69bb      	ldr	r3, [r7, #24]
 80010d8:	4313      	orrs	r3, r2
 80010da:	608b      	str	r3, [r1, #8]
 80010dc:	e006      	b.n	80010ec <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80010de:	4b2a      	ldr	r3, [pc, #168]	@ (8001188 <HAL_GPIO_Init+0x2d0>)
 80010e0:	689a      	ldr	r2, [r3, #8]
 80010e2:	69bb      	ldr	r3, [r7, #24]
 80010e4:	43db      	mvns	r3, r3
 80010e6:	4928      	ldr	r1, [pc, #160]	@ (8001188 <HAL_GPIO_Init+0x2d0>)
 80010e8:	4013      	ands	r3, r2
 80010ea:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d006      	beq.n	8001106 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80010f8:	4b23      	ldr	r3, [pc, #140]	@ (8001188 <HAL_GPIO_Init+0x2d0>)
 80010fa:	68da      	ldr	r2, [r3, #12]
 80010fc:	4922      	ldr	r1, [pc, #136]	@ (8001188 <HAL_GPIO_Init+0x2d0>)
 80010fe:	69bb      	ldr	r3, [r7, #24]
 8001100:	4313      	orrs	r3, r2
 8001102:	60cb      	str	r3, [r1, #12]
 8001104:	e006      	b.n	8001114 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001106:	4b20      	ldr	r3, [pc, #128]	@ (8001188 <HAL_GPIO_Init+0x2d0>)
 8001108:	68da      	ldr	r2, [r3, #12]
 800110a:	69bb      	ldr	r3, [r7, #24]
 800110c:	43db      	mvns	r3, r3
 800110e:	491e      	ldr	r1, [pc, #120]	@ (8001188 <HAL_GPIO_Init+0x2d0>)
 8001110:	4013      	ands	r3, r2
 8001112:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800111c:	2b00      	cmp	r3, #0
 800111e:	d006      	beq.n	800112e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001120:	4b19      	ldr	r3, [pc, #100]	@ (8001188 <HAL_GPIO_Init+0x2d0>)
 8001122:	685a      	ldr	r2, [r3, #4]
 8001124:	4918      	ldr	r1, [pc, #96]	@ (8001188 <HAL_GPIO_Init+0x2d0>)
 8001126:	69bb      	ldr	r3, [r7, #24]
 8001128:	4313      	orrs	r3, r2
 800112a:	604b      	str	r3, [r1, #4]
 800112c:	e006      	b.n	800113c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800112e:	4b16      	ldr	r3, [pc, #88]	@ (8001188 <HAL_GPIO_Init+0x2d0>)
 8001130:	685a      	ldr	r2, [r3, #4]
 8001132:	69bb      	ldr	r3, [r7, #24]
 8001134:	43db      	mvns	r3, r3
 8001136:	4914      	ldr	r1, [pc, #80]	@ (8001188 <HAL_GPIO_Init+0x2d0>)
 8001138:	4013      	ands	r3, r2
 800113a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001144:	2b00      	cmp	r3, #0
 8001146:	d021      	beq.n	800118c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001148:	4b0f      	ldr	r3, [pc, #60]	@ (8001188 <HAL_GPIO_Init+0x2d0>)
 800114a:	681a      	ldr	r2, [r3, #0]
 800114c:	490e      	ldr	r1, [pc, #56]	@ (8001188 <HAL_GPIO_Init+0x2d0>)
 800114e:	69bb      	ldr	r3, [r7, #24]
 8001150:	4313      	orrs	r3, r2
 8001152:	600b      	str	r3, [r1, #0]
 8001154:	e021      	b.n	800119a <HAL_GPIO_Init+0x2e2>
 8001156:	bf00      	nop
 8001158:	10320000 	.word	0x10320000
 800115c:	10310000 	.word	0x10310000
 8001160:	10220000 	.word	0x10220000
 8001164:	10210000 	.word	0x10210000
 8001168:	10120000 	.word	0x10120000
 800116c:	10110000 	.word	0x10110000
 8001170:	40021000 	.word	0x40021000
 8001174:	40010000 	.word	0x40010000
 8001178:	40010800 	.word	0x40010800
 800117c:	40010c00 	.word	0x40010c00
 8001180:	40011000 	.word	0x40011000
 8001184:	40011400 	.word	0x40011400
 8001188:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800118c:	4b0b      	ldr	r3, [pc, #44]	@ (80011bc <HAL_GPIO_Init+0x304>)
 800118e:	681a      	ldr	r2, [r3, #0]
 8001190:	69bb      	ldr	r3, [r7, #24]
 8001192:	43db      	mvns	r3, r3
 8001194:	4909      	ldr	r1, [pc, #36]	@ (80011bc <HAL_GPIO_Init+0x304>)
 8001196:	4013      	ands	r3, r2
 8001198:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800119a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800119c:	3301      	adds	r3, #1
 800119e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	681a      	ldr	r2, [r3, #0]
 80011a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011a6:	fa22 f303 	lsr.w	r3, r2, r3
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	f47f ae8e 	bne.w	8000ecc <HAL_GPIO_Init+0x14>
  }
}
 80011b0:	bf00      	nop
 80011b2:	bf00      	nop
 80011b4:	372c      	adds	r7, #44	@ 0x2c
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bc80      	pop	{r7}
 80011ba:	4770      	bx	lr
 80011bc:	40010400 	.word	0x40010400

080011c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b085      	sub	sp, #20
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	460b      	mov	r3, r1
 80011ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	689a      	ldr	r2, [r3, #8]
 80011d0:	887b      	ldrh	r3, [r7, #2]
 80011d2:	4013      	ands	r3, r2
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d002      	beq.n	80011de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80011d8:	2301      	movs	r3, #1
 80011da:	73fb      	strb	r3, [r7, #15]
 80011dc:	e001      	b.n	80011e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80011de:	2300      	movs	r3, #0
 80011e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80011e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	3714      	adds	r7, #20
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bc80      	pop	{r7}
 80011ec:	4770      	bx	lr

080011ee <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011ee:	b480      	push	{r7}
 80011f0:	b083      	sub	sp, #12
 80011f2:	af00      	add	r7, sp, #0
 80011f4:	6078      	str	r0, [r7, #4]
 80011f6:	460b      	mov	r3, r1
 80011f8:	807b      	strh	r3, [r7, #2]
 80011fa:	4613      	mov	r3, r2
 80011fc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80011fe:	787b      	ldrb	r3, [r7, #1]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d003      	beq.n	800120c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001204:	887a      	ldrh	r2, [r7, #2]
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800120a:	e003      	b.n	8001214 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800120c:	887b      	ldrh	r3, [r7, #2]
 800120e:	041a      	lsls	r2, r3, #16
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	611a      	str	r2, [r3, #16]
}
 8001214:	bf00      	nop
 8001216:	370c      	adds	r7, #12
 8001218:	46bd      	mov	sp, r7
 800121a:	bc80      	pop	{r7}
 800121c:	4770      	bx	lr
	...

08001220 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b086      	sub	sp, #24
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d101      	bne.n	8001232 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800122e:	2301      	movs	r3, #1
 8001230:	e272      	b.n	8001718 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f003 0301 	and.w	r3, r3, #1
 800123a:	2b00      	cmp	r3, #0
 800123c:	f000 8087 	beq.w	800134e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001240:	4b92      	ldr	r3, [pc, #584]	@ (800148c <HAL_RCC_OscConfig+0x26c>)
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	f003 030c 	and.w	r3, r3, #12
 8001248:	2b04      	cmp	r3, #4
 800124a:	d00c      	beq.n	8001266 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800124c:	4b8f      	ldr	r3, [pc, #572]	@ (800148c <HAL_RCC_OscConfig+0x26c>)
 800124e:	685b      	ldr	r3, [r3, #4]
 8001250:	f003 030c 	and.w	r3, r3, #12
 8001254:	2b08      	cmp	r3, #8
 8001256:	d112      	bne.n	800127e <HAL_RCC_OscConfig+0x5e>
 8001258:	4b8c      	ldr	r3, [pc, #560]	@ (800148c <HAL_RCC_OscConfig+0x26c>)
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001260:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001264:	d10b      	bne.n	800127e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001266:	4b89      	ldr	r3, [pc, #548]	@ (800148c <HAL_RCC_OscConfig+0x26c>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800126e:	2b00      	cmp	r3, #0
 8001270:	d06c      	beq.n	800134c <HAL_RCC_OscConfig+0x12c>
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	685b      	ldr	r3, [r3, #4]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d168      	bne.n	800134c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800127a:	2301      	movs	r3, #1
 800127c:	e24c      	b.n	8001718 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001286:	d106      	bne.n	8001296 <HAL_RCC_OscConfig+0x76>
 8001288:	4b80      	ldr	r3, [pc, #512]	@ (800148c <HAL_RCC_OscConfig+0x26c>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a7f      	ldr	r2, [pc, #508]	@ (800148c <HAL_RCC_OscConfig+0x26c>)
 800128e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001292:	6013      	str	r3, [r2, #0]
 8001294:	e02e      	b.n	80012f4 <HAL_RCC_OscConfig+0xd4>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d10c      	bne.n	80012b8 <HAL_RCC_OscConfig+0x98>
 800129e:	4b7b      	ldr	r3, [pc, #492]	@ (800148c <HAL_RCC_OscConfig+0x26c>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	4a7a      	ldr	r2, [pc, #488]	@ (800148c <HAL_RCC_OscConfig+0x26c>)
 80012a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80012a8:	6013      	str	r3, [r2, #0]
 80012aa:	4b78      	ldr	r3, [pc, #480]	@ (800148c <HAL_RCC_OscConfig+0x26c>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	4a77      	ldr	r2, [pc, #476]	@ (800148c <HAL_RCC_OscConfig+0x26c>)
 80012b0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80012b4:	6013      	str	r3, [r2, #0]
 80012b6:	e01d      	b.n	80012f4 <HAL_RCC_OscConfig+0xd4>
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80012c0:	d10c      	bne.n	80012dc <HAL_RCC_OscConfig+0xbc>
 80012c2:	4b72      	ldr	r3, [pc, #456]	@ (800148c <HAL_RCC_OscConfig+0x26c>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4a71      	ldr	r2, [pc, #452]	@ (800148c <HAL_RCC_OscConfig+0x26c>)
 80012c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012cc:	6013      	str	r3, [r2, #0]
 80012ce:	4b6f      	ldr	r3, [pc, #444]	@ (800148c <HAL_RCC_OscConfig+0x26c>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4a6e      	ldr	r2, [pc, #440]	@ (800148c <HAL_RCC_OscConfig+0x26c>)
 80012d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012d8:	6013      	str	r3, [r2, #0]
 80012da:	e00b      	b.n	80012f4 <HAL_RCC_OscConfig+0xd4>
 80012dc:	4b6b      	ldr	r3, [pc, #428]	@ (800148c <HAL_RCC_OscConfig+0x26c>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4a6a      	ldr	r2, [pc, #424]	@ (800148c <HAL_RCC_OscConfig+0x26c>)
 80012e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80012e6:	6013      	str	r3, [r2, #0]
 80012e8:	4b68      	ldr	r3, [pc, #416]	@ (800148c <HAL_RCC_OscConfig+0x26c>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a67      	ldr	r2, [pc, #412]	@ (800148c <HAL_RCC_OscConfig+0x26c>)
 80012ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80012f2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d013      	beq.n	8001324 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012fc:	f7ff fbee 	bl	8000adc <HAL_GetTick>
 8001300:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001302:	e008      	b.n	8001316 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001304:	f7ff fbea 	bl	8000adc <HAL_GetTick>
 8001308:	4602      	mov	r2, r0
 800130a:	693b      	ldr	r3, [r7, #16]
 800130c:	1ad3      	subs	r3, r2, r3
 800130e:	2b64      	cmp	r3, #100	@ 0x64
 8001310:	d901      	bls.n	8001316 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001312:	2303      	movs	r3, #3
 8001314:	e200      	b.n	8001718 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001316:	4b5d      	ldr	r3, [pc, #372]	@ (800148c <HAL_RCC_OscConfig+0x26c>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800131e:	2b00      	cmp	r3, #0
 8001320:	d0f0      	beq.n	8001304 <HAL_RCC_OscConfig+0xe4>
 8001322:	e014      	b.n	800134e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001324:	f7ff fbda 	bl	8000adc <HAL_GetTick>
 8001328:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800132a:	e008      	b.n	800133e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800132c:	f7ff fbd6 	bl	8000adc <HAL_GetTick>
 8001330:	4602      	mov	r2, r0
 8001332:	693b      	ldr	r3, [r7, #16]
 8001334:	1ad3      	subs	r3, r2, r3
 8001336:	2b64      	cmp	r3, #100	@ 0x64
 8001338:	d901      	bls.n	800133e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800133a:	2303      	movs	r3, #3
 800133c:	e1ec      	b.n	8001718 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800133e:	4b53      	ldr	r3, [pc, #332]	@ (800148c <HAL_RCC_OscConfig+0x26c>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001346:	2b00      	cmp	r3, #0
 8001348:	d1f0      	bne.n	800132c <HAL_RCC_OscConfig+0x10c>
 800134a:	e000      	b.n	800134e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800134c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f003 0302 	and.w	r3, r3, #2
 8001356:	2b00      	cmp	r3, #0
 8001358:	d063      	beq.n	8001422 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800135a:	4b4c      	ldr	r3, [pc, #304]	@ (800148c <HAL_RCC_OscConfig+0x26c>)
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	f003 030c 	and.w	r3, r3, #12
 8001362:	2b00      	cmp	r3, #0
 8001364:	d00b      	beq.n	800137e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001366:	4b49      	ldr	r3, [pc, #292]	@ (800148c <HAL_RCC_OscConfig+0x26c>)
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	f003 030c 	and.w	r3, r3, #12
 800136e:	2b08      	cmp	r3, #8
 8001370:	d11c      	bne.n	80013ac <HAL_RCC_OscConfig+0x18c>
 8001372:	4b46      	ldr	r3, [pc, #280]	@ (800148c <HAL_RCC_OscConfig+0x26c>)
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800137a:	2b00      	cmp	r3, #0
 800137c:	d116      	bne.n	80013ac <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800137e:	4b43      	ldr	r3, [pc, #268]	@ (800148c <HAL_RCC_OscConfig+0x26c>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f003 0302 	and.w	r3, r3, #2
 8001386:	2b00      	cmp	r3, #0
 8001388:	d005      	beq.n	8001396 <HAL_RCC_OscConfig+0x176>
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	691b      	ldr	r3, [r3, #16]
 800138e:	2b01      	cmp	r3, #1
 8001390:	d001      	beq.n	8001396 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001392:	2301      	movs	r3, #1
 8001394:	e1c0      	b.n	8001718 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001396:	4b3d      	ldr	r3, [pc, #244]	@ (800148c <HAL_RCC_OscConfig+0x26c>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	695b      	ldr	r3, [r3, #20]
 80013a2:	00db      	lsls	r3, r3, #3
 80013a4:	4939      	ldr	r1, [pc, #228]	@ (800148c <HAL_RCC_OscConfig+0x26c>)
 80013a6:	4313      	orrs	r3, r2
 80013a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013aa:	e03a      	b.n	8001422 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	691b      	ldr	r3, [r3, #16]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d020      	beq.n	80013f6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013b4:	4b36      	ldr	r3, [pc, #216]	@ (8001490 <HAL_RCC_OscConfig+0x270>)
 80013b6:	2201      	movs	r2, #1
 80013b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013ba:	f7ff fb8f 	bl	8000adc <HAL_GetTick>
 80013be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013c0:	e008      	b.n	80013d4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013c2:	f7ff fb8b 	bl	8000adc <HAL_GetTick>
 80013c6:	4602      	mov	r2, r0
 80013c8:	693b      	ldr	r3, [r7, #16]
 80013ca:	1ad3      	subs	r3, r2, r3
 80013cc:	2b02      	cmp	r3, #2
 80013ce:	d901      	bls.n	80013d4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80013d0:	2303      	movs	r3, #3
 80013d2:	e1a1      	b.n	8001718 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013d4:	4b2d      	ldr	r3, [pc, #180]	@ (800148c <HAL_RCC_OscConfig+0x26c>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f003 0302 	and.w	r3, r3, #2
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d0f0      	beq.n	80013c2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013e0:	4b2a      	ldr	r3, [pc, #168]	@ (800148c <HAL_RCC_OscConfig+0x26c>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	695b      	ldr	r3, [r3, #20]
 80013ec:	00db      	lsls	r3, r3, #3
 80013ee:	4927      	ldr	r1, [pc, #156]	@ (800148c <HAL_RCC_OscConfig+0x26c>)
 80013f0:	4313      	orrs	r3, r2
 80013f2:	600b      	str	r3, [r1, #0]
 80013f4:	e015      	b.n	8001422 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013f6:	4b26      	ldr	r3, [pc, #152]	@ (8001490 <HAL_RCC_OscConfig+0x270>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013fc:	f7ff fb6e 	bl	8000adc <HAL_GetTick>
 8001400:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001402:	e008      	b.n	8001416 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001404:	f7ff fb6a 	bl	8000adc <HAL_GetTick>
 8001408:	4602      	mov	r2, r0
 800140a:	693b      	ldr	r3, [r7, #16]
 800140c:	1ad3      	subs	r3, r2, r3
 800140e:	2b02      	cmp	r3, #2
 8001410:	d901      	bls.n	8001416 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001412:	2303      	movs	r3, #3
 8001414:	e180      	b.n	8001718 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001416:	4b1d      	ldr	r3, [pc, #116]	@ (800148c <HAL_RCC_OscConfig+0x26c>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f003 0302 	and.w	r3, r3, #2
 800141e:	2b00      	cmp	r3, #0
 8001420:	d1f0      	bne.n	8001404 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f003 0308 	and.w	r3, r3, #8
 800142a:	2b00      	cmp	r3, #0
 800142c:	d03a      	beq.n	80014a4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	699b      	ldr	r3, [r3, #24]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d019      	beq.n	800146a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001436:	4b17      	ldr	r3, [pc, #92]	@ (8001494 <HAL_RCC_OscConfig+0x274>)
 8001438:	2201      	movs	r2, #1
 800143a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800143c:	f7ff fb4e 	bl	8000adc <HAL_GetTick>
 8001440:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001442:	e008      	b.n	8001456 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001444:	f7ff fb4a 	bl	8000adc <HAL_GetTick>
 8001448:	4602      	mov	r2, r0
 800144a:	693b      	ldr	r3, [r7, #16]
 800144c:	1ad3      	subs	r3, r2, r3
 800144e:	2b02      	cmp	r3, #2
 8001450:	d901      	bls.n	8001456 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001452:	2303      	movs	r3, #3
 8001454:	e160      	b.n	8001718 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001456:	4b0d      	ldr	r3, [pc, #52]	@ (800148c <HAL_RCC_OscConfig+0x26c>)
 8001458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800145a:	f003 0302 	and.w	r3, r3, #2
 800145e:	2b00      	cmp	r3, #0
 8001460:	d0f0      	beq.n	8001444 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001462:	2001      	movs	r0, #1
 8001464:	f000 face 	bl	8001a04 <RCC_Delay>
 8001468:	e01c      	b.n	80014a4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800146a:	4b0a      	ldr	r3, [pc, #40]	@ (8001494 <HAL_RCC_OscConfig+0x274>)
 800146c:	2200      	movs	r2, #0
 800146e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001470:	f7ff fb34 	bl	8000adc <HAL_GetTick>
 8001474:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001476:	e00f      	b.n	8001498 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001478:	f7ff fb30 	bl	8000adc <HAL_GetTick>
 800147c:	4602      	mov	r2, r0
 800147e:	693b      	ldr	r3, [r7, #16]
 8001480:	1ad3      	subs	r3, r2, r3
 8001482:	2b02      	cmp	r3, #2
 8001484:	d908      	bls.n	8001498 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001486:	2303      	movs	r3, #3
 8001488:	e146      	b.n	8001718 <HAL_RCC_OscConfig+0x4f8>
 800148a:	bf00      	nop
 800148c:	40021000 	.word	0x40021000
 8001490:	42420000 	.word	0x42420000
 8001494:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001498:	4b92      	ldr	r3, [pc, #584]	@ (80016e4 <HAL_RCC_OscConfig+0x4c4>)
 800149a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800149c:	f003 0302 	and.w	r3, r3, #2
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d1e9      	bne.n	8001478 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f003 0304 	and.w	r3, r3, #4
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	f000 80a6 	beq.w	80015fe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014b2:	2300      	movs	r3, #0
 80014b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014b6:	4b8b      	ldr	r3, [pc, #556]	@ (80016e4 <HAL_RCC_OscConfig+0x4c4>)
 80014b8:	69db      	ldr	r3, [r3, #28]
 80014ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d10d      	bne.n	80014de <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014c2:	4b88      	ldr	r3, [pc, #544]	@ (80016e4 <HAL_RCC_OscConfig+0x4c4>)
 80014c4:	69db      	ldr	r3, [r3, #28]
 80014c6:	4a87      	ldr	r2, [pc, #540]	@ (80016e4 <HAL_RCC_OscConfig+0x4c4>)
 80014c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014cc:	61d3      	str	r3, [r2, #28]
 80014ce:	4b85      	ldr	r3, [pc, #532]	@ (80016e4 <HAL_RCC_OscConfig+0x4c4>)
 80014d0:	69db      	ldr	r3, [r3, #28]
 80014d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014d6:	60bb      	str	r3, [r7, #8]
 80014d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014da:	2301      	movs	r3, #1
 80014dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014de:	4b82      	ldr	r3, [pc, #520]	@ (80016e8 <HAL_RCC_OscConfig+0x4c8>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d118      	bne.n	800151c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014ea:	4b7f      	ldr	r3, [pc, #508]	@ (80016e8 <HAL_RCC_OscConfig+0x4c8>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4a7e      	ldr	r2, [pc, #504]	@ (80016e8 <HAL_RCC_OscConfig+0x4c8>)
 80014f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014f6:	f7ff faf1 	bl	8000adc <HAL_GetTick>
 80014fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014fc:	e008      	b.n	8001510 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014fe:	f7ff faed 	bl	8000adc <HAL_GetTick>
 8001502:	4602      	mov	r2, r0
 8001504:	693b      	ldr	r3, [r7, #16]
 8001506:	1ad3      	subs	r3, r2, r3
 8001508:	2b64      	cmp	r3, #100	@ 0x64
 800150a:	d901      	bls.n	8001510 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800150c:	2303      	movs	r3, #3
 800150e:	e103      	b.n	8001718 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001510:	4b75      	ldr	r3, [pc, #468]	@ (80016e8 <HAL_RCC_OscConfig+0x4c8>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001518:	2b00      	cmp	r3, #0
 800151a:	d0f0      	beq.n	80014fe <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	68db      	ldr	r3, [r3, #12]
 8001520:	2b01      	cmp	r3, #1
 8001522:	d106      	bne.n	8001532 <HAL_RCC_OscConfig+0x312>
 8001524:	4b6f      	ldr	r3, [pc, #444]	@ (80016e4 <HAL_RCC_OscConfig+0x4c4>)
 8001526:	6a1b      	ldr	r3, [r3, #32]
 8001528:	4a6e      	ldr	r2, [pc, #440]	@ (80016e4 <HAL_RCC_OscConfig+0x4c4>)
 800152a:	f043 0301 	orr.w	r3, r3, #1
 800152e:	6213      	str	r3, [r2, #32]
 8001530:	e02d      	b.n	800158e <HAL_RCC_OscConfig+0x36e>
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	68db      	ldr	r3, [r3, #12]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d10c      	bne.n	8001554 <HAL_RCC_OscConfig+0x334>
 800153a:	4b6a      	ldr	r3, [pc, #424]	@ (80016e4 <HAL_RCC_OscConfig+0x4c4>)
 800153c:	6a1b      	ldr	r3, [r3, #32]
 800153e:	4a69      	ldr	r2, [pc, #420]	@ (80016e4 <HAL_RCC_OscConfig+0x4c4>)
 8001540:	f023 0301 	bic.w	r3, r3, #1
 8001544:	6213      	str	r3, [r2, #32]
 8001546:	4b67      	ldr	r3, [pc, #412]	@ (80016e4 <HAL_RCC_OscConfig+0x4c4>)
 8001548:	6a1b      	ldr	r3, [r3, #32]
 800154a:	4a66      	ldr	r2, [pc, #408]	@ (80016e4 <HAL_RCC_OscConfig+0x4c4>)
 800154c:	f023 0304 	bic.w	r3, r3, #4
 8001550:	6213      	str	r3, [r2, #32]
 8001552:	e01c      	b.n	800158e <HAL_RCC_OscConfig+0x36e>
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	68db      	ldr	r3, [r3, #12]
 8001558:	2b05      	cmp	r3, #5
 800155a:	d10c      	bne.n	8001576 <HAL_RCC_OscConfig+0x356>
 800155c:	4b61      	ldr	r3, [pc, #388]	@ (80016e4 <HAL_RCC_OscConfig+0x4c4>)
 800155e:	6a1b      	ldr	r3, [r3, #32]
 8001560:	4a60      	ldr	r2, [pc, #384]	@ (80016e4 <HAL_RCC_OscConfig+0x4c4>)
 8001562:	f043 0304 	orr.w	r3, r3, #4
 8001566:	6213      	str	r3, [r2, #32]
 8001568:	4b5e      	ldr	r3, [pc, #376]	@ (80016e4 <HAL_RCC_OscConfig+0x4c4>)
 800156a:	6a1b      	ldr	r3, [r3, #32]
 800156c:	4a5d      	ldr	r2, [pc, #372]	@ (80016e4 <HAL_RCC_OscConfig+0x4c4>)
 800156e:	f043 0301 	orr.w	r3, r3, #1
 8001572:	6213      	str	r3, [r2, #32]
 8001574:	e00b      	b.n	800158e <HAL_RCC_OscConfig+0x36e>
 8001576:	4b5b      	ldr	r3, [pc, #364]	@ (80016e4 <HAL_RCC_OscConfig+0x4c4>)
 8001578:	6a1b      	ldr	r3, [r3, #32]
 800157a:	4a5a      	ldr	r2, [pc, #360]	@ (80016e4 <HAL_RCC_OscConfig+0x4c4>)
 800157c:	f023 0301 	bic.w	r3, r3, #1
 8001580:	6213      	str	r3, [r2, #32]
 8001582:	4b58      	ldr	r3, [pc, #352]	@ (80016e4 <HAL_RCC_OscConfig+0x4c4>)
 8001584:	6a1b      	ldr	r3, [r3, #32]
 8001586:	4a57      	ldr	r2, [pc, #348]	@ (80016e4 <HAL_RCC_OscConfig+0x4c4>)
 8001588:	f023 0304 	bic.w	r3, r3, #4
 800158c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	68db      	ldr	r3, [r3, #12]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d015      	beq.n	80015c2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001596:	f7ff faa1 	bl	8000adc <HAL_GetTick>
 800159a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800159c:	e00a      	b.n	80015b4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800159e:	f7ff fa9d 	bl	8000adc <HAL_GetTick>
 80015a2:	4602      	mov	r2, r0
 80015a4:	693b      	ldr	r3, [r7, #16]
 80015a6:	1ad3      	subs	r3, r2, r3
 80015a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015ac:	4293      	cmp	r3, r2
 80015ae:	d901      	bls.n	80015b4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80015b0:	2303      	movs	r3, #3
 80015b2:	e0b1      	b.n	8001718 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015b4:	4b4b      	ldr	r3, [pc, #300]	@ (80016e4 <HAL_RCC_OscConfig+0x4c4>)
 80015b6:	6a1b      	ldr	r3, [r3, #32]
 80015b8:	f003 0302 	and.w	r3, r3, #2
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d0ee      	beq.n	800159e <HAL_RCC_OscConfig+0x37e>
 80015c0:	e014      	b.n	80015ec <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015c2:	f7ff fa8b 	bl	8000adc <HAL_GetTick>
 80015c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015c8:	e00a      	b.n	80015e0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015ca:	f7ff fa87 	bl	8000adc <HAL_GetTick>
 80015ce:	4602      	mov	r2, r0
 80015d0:	693b      	ldr	r3, [r7, #16]
 80015d2:	1ad3      	subs	r3, r2, r3
 80015d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015d8:	4293      	cmp	r3, r2
 80015da:	d901      	bls.n	80015e0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80015dc:	2303      	movs	r3, #3
 80015de:	e09b      	b.n	8001718 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015e0:	4b40      	ldr	r3, [pc, #256]	@ (80016e4 <HAL_RCC_OscConfig+0x4c4>)
 80015e2:	6a1b      	ldr	r3, [r3, #32]
 80015e4:	f003 0302 	and.w	r3, r3, #2
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d1ee      	bne.n	80015ca <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80015ec:	7dfb      	ldrb	r3, [r7, #23]
 80015ee:	2b01      	cmp	r3, #1
 80015f0:	d105      	bne.n	80015fe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015f2:	4b3c      	ldr	r3, [pc, #240]	@ (80016e4 <HAL_RCC_OscConfig+0x4c4>)
 80015f4:	69db      	ldr	r3, [r3, #28]
 80015f6:	4a3b      	ldr	r2, [pc, #236]	@ (80016e4 <HAL_RCC_OscConfig+0x4c4>)
 80015f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80015fc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	69db      	ldr	r3, [r3, #28]
 8001602:	2b00      	cmp	r3, #0
 8001604:	f000 8087 	beq.w	8001716 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001608:	4b36      	ldr	r3, [pc, #216]	@ (80016e4 <HAL_RCC_OscConfig+0x4c4>)
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	f003 030c 	and.w	r3, r3, #12
 8001610:	2b08      	cmp	r3, #8
 8001612:	d061      	beq.n	80016d8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	69db      	ldr	r3, [r3, #28]
 8001618:	2b02      	cmp	r3, #2
 800161a:	d146      	bne.n	80016aa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800161c:	4b33      	ldr	r3, [pc, #204]	@ (80016ec <HAL_RCC_OscConfig+0x4cc>)
 800161e:	2200      	movs	r2, #0
 8001620:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001622:	f7ff fa5b 	bl	8000adc <HAL_GetTick>
 8001626:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001628:	e008      	b.n	800163c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800162a:	f7ff fa57 	bl	8000adc <HAL_GetTick>
 800162e:	4602      	mov	r2, r0
 8001630:	693b      	ldr	r3, [r7, #16]
 8001632:	1ad3      	subs	r3, r2, r3
 8001634:	2b02      	cmp	r3, #2
 8001636:	d901      	bls.n	800163c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001638:	2303      	movs	r3, #3
 800163a:	e06d      	b.n	8001718 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800163c:	4b29      	ldr	r3, [pc, #164]	@ (80016e4 <HAL_RCC_OscConfig+0x4c4>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001644:	2b00      	cmp	r3, #0
 8001646:	d1f0      	bne.n	800162a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6a1b      	ldr	r3, [r3, #32]
 800164c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001650:	d108      	bne.n	8001664 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001652:	4b24      	ldr	r3, [pc, #144]	@ (80016e4 <HAL_RCC_OscConfig+0x4c4>)
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	689b      	ldr	r3, [r3, #8]
 800165e:	4921      	ldr	r1, [pc, #132]	@ (80016e4 <HAL_RCC_OscConfig+0x4c4>)
 8001660:	4313      	orrs	r3, r2
 8001662:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001664:	4b1f      	ldr	r3, [pc, #124]	@ (80016e4 <HAL_RCC_OscConfig+0x4c4>)
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6a19      	ldr	r1, [r3, #32]
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001674:	430b      	orrs	r3, r1
 8001676:	491b      	ldr	r1, [pc, #108]	@ (80016e4 <HAL_RCC_OscConfig+0x4c4>)
 8001678:	4313      	orrs	r3, r2
 800167a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800167c:	4b1b      	ldr	r3, [pc, #108]	@ (80016ec <HAL_RCC_OscConfig+0x4cc>)
 800167e:	2201      	movs	r2, #1
 8001680:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001682:	f7ff fa2b 	bl	8000adc <HAL_GetTick>
 8001686:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001688:	e008      	b.n	800169c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800168a:	f7ff fa27 	bl	8000adc <HAL_GetTick>
 800168e:	4602      	mov	r2, r0
 8001690:	693b      	ldr	r3, [r7, #16]
 8001692:	1ad3      	subs	r3, r2, r3
 8001694:	2b02      	cmp	r3, #2
 8001696:	d901      	bls.n	800169c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001698:	2303      	movs	r3, #3
 800169a:	e03d      	b.n	8001718 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800169c:	4b11      	ldr	r3, [pc, #68]	@ (80016e4 <HAL_RCC_OscConfig+0x4c4>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d0f0      	beq.n	800168a <HAL_RCC_OscConfig+0x46a>
 80016a8:	e035      	b.n	8001716 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016aa:	4b10      	ldr	r3, [pc, #64]	@ (80016ec <HAL_RCC_OscConfig+0x4cc>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016b0:	f7ff fa14 	bl	8000adc <HAL_GetTick>
 80016b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016b6:	e008      	b.n	80016ca <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016b8:	f7ff fa10 	bl	8000adc <HAL_GetTick>
 80016bc:	4602      	mov	r2, r0
 80016be:	693b      	ldr	r3, [r7, #16]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	2b02      	cmp	r3, #2
 80016c4:	d901      	bls.n	80016ca <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80016c6:	2303      	movs	r3, #3
 80016c8:	e026      	b.n	8001718 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016ca:	4b06      	ldr	r3, [pc, #24]	@ (80016e4 <HAL_RCC_OscConfig+0x4c4>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d1f0      	bne.n	80016b8 <HAL_RCC_OscConfig+0x498>
 80016d6:	e01e      	b.n	8001716 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	69db      	ldr	r3, [r3, #28]
 80016dc:	2b01      	cmp	r3, #1
 80016de:	d107      	bne.n	80016f0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80016e0:	2301      	movs	r3, #1
 80016e2:	e019      	b.n	8001718 <HAL_RCC_OscConfig+0x4f8>
 80016e4:	40021000 	.word	0x40021000
 80016e8:	40007000 	.word	0x40007000
 80016ec:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80016f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001720 <HAL_RCC_OscConfig+0x500>)
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	6a1b      	ldr	r3, [r3, #32]
 8001700:	429a      	cmp	r2, r3
 8001702:	d106      	bne.n	8001712 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800170e:	429a      	cmp	r2, r3
 8001710:	d001      	beq.n	8001716 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001712:	2301      	movs	r3, #1
 8001714:	e000      	b.n	8001718 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001716:	2300      	movs	r3, #0
}
 8001718:	4618      	mov	r0, r3
 800171a:	3718      	adds	r7, #24
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}
 8001720:	40021000 	.word	0x40021000

08001724 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b084      	sub	sp, #16
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
 800172c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d101      	bne.n	8001738 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001734:	2301      	movs	r3, #1
 8001736:	e0d0      	b.n	80018da <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001738:	4b6a      	ldr	r3, [pc, #424]	@ (80018e4 <HAL_RCC_ClockConfig+0x1c0>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f003 0307 	and.w	r3, r3, #7
 8001740:	683a      	ldr	r2, [r7, #0]
 8001742:	429a      	cmp	r2, r3
 8001744:	d910      	bls.n	8001768 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001746:	4b67      	ldr	r3, [pc, #412]	@ (80018e4 <HAL_RCC_ClockConfig+0x1c0>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f023 0207 	bic.w	r2, r3, #7
 800174e:	4965      	ldr	r1, [pc, #404]	@ (80018e4 <HAL_RCC_ClockConfig+0x1c0>)
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	4313      	orrs	r3, r2
 8001754:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001756:	4b63      	ldr	r3, [pc, #396]	@ (80018e4 <HAL_RCC_ClockConfig+0x1c0>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f003 0307 	and.w	r3, r3, #7
 800175e:	683a      	ldr	r2, [r7, #0]
 8001760:	429a      	cmp	r2, r3
 8001762:	d001      	beq.n	8001768 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001764:	2301      	movs	r3, #1
 8001766:	e0b8      	b.n	80018da <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f003 0302 	and.w	r3, r3, #2
 8001770:	2b00      	cmp	r3, #0
 8001772:	d020      	beq.n	80017b6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f003 0304 	and.w	r3, r3, #4
 800177c:	2b00      	cmp	r3, #0
 800177e:	d005      	beq.n	800178c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001780:	4b59      	ldr	r3, [pc, #356]	@ (80018e8 <HAL_RCC_ClockConfig+0x1c4>)
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	4a58      	ldr	r2, [pc, #352]	@ (80018e8 <HAL_RCC_ClockConfig+0x1c4>)
 8001786:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800178a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f003 0308 	and.w	r3, r3, #8
 8001794:	2b00      	cmp	r3, #0
 8001796:	d005      	beq.n	80017a4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001798:	4b53      	ldr	r3, [pc, #332]	@ (80018e8 <HAL_RCC_ClockConfig+0x1c4>)
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	4a52      	ldr	r2, [pc, #328]	@ (80018e8 <HAL_RCC_ClockConfig+0x1c4>)
 800179e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80017a2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017a4:	4b50      	ldr	r3, [pc, #320]	@ (80018e8 <HAL_RCC_ClockConfig+0x1c4>)
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	689b      	ldr	r3, [r3, #8]
 80017b0:	494d      	ldr	r1, [pc, #308]	@ (80018e8 <HAL_RCC_ClockConfig+0x1c4>)
 80017b2:	4313      	orrs	r3, r2
 80017b4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f003 0301 	and.w	r3, r3, #1
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d040      	beq.n	8001844 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	2b01      	cmp	r3, #1
 80017c8:	d107      	bne.n	80017da <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017ca:	4b47      	ldr	r3, [pc, #284]	@ (80018e8 <HAL_RCC_ClockConfig+0x1c4>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d115      	bne.n	8001802 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	e07f      	b.n	80018da <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	2b02      	cmp	r3, #2
 80017e0:	d107      	bne.n	80017f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017e2:	4b41      	ldr	r3, [pc, #260]	@ (80018e8 <HAL_RCC_ClockConfig+0x1c4>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d109      	bne.n	8001802 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017ee:	2301      	movs	r3, #1
 80017f0:	e073      	b.n	80018da <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017f2:	4b3d      	ldr	r3, [pc, #244]	@ (80018e8 <HAL_RCC_ClockConfig+0x1c4>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f003 0302 	and.w	r3, r3, #2
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d101      	bne.n	8001802 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
 8001800:	e06b      	b.n	80018da <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001802:	4b39      	ldr	r3, [pc, #228]	@ (80018e8 <HAL_RCC_ClockConfig+0x1c4>)
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	f023 0203 	bic.w	r2, r3, #3
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	4936      	ldr	r1, [pc, #216]	@ (80018e8 <HAL_RCC_ClockConfig+0x1c4>)
 8001810:	4313      	orrs	r3, r2
 8001812:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001814:	f7ff f962 	bl	8000adc <HAL_GetTick>
 8001818:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800181a:	e00a      	b.n	8001832 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800181c:	f7ff f95e 	bl	8000adc <HAL_GetTick>
 8001820:	4602      	mov	r2, r0
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	1ad3      	subs	r3, r2, r3
 8001826:	f241 3288 	movw	r2, #5000	@ 0x1388
 800182a:	4293      	cmp	r3, r2
 800182c:	d901      	bls.n	8001832 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800182e:	2303      	movs	r3, #3
 8001830:	e053      	b.n	80018da <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001832:	4b2d      	ldr	r3, [pc, #180]	@ (80018e8 <HAL_RCC_ClockConfig+0x1c4>)
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	f003 020c 	and.w	r2, r3, #12
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	009b      	lsls	r3, r3, #2
 8001840:	429a      	cmp	r2, r3
 8001842:	d1eb      	bne.n	800181c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001844:	4b27      	ldr	r3, [pc, #156]	@ (80018e4 <HAL_RCC_ClockConfig+0x1c0>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f003 0307 	and.w	r3, r3, #7
 800184c:	683a      	ldr	r2, [r7, #0]
 800184e:	429a      	cmp	r2, r3
 8001850:	d210      	bcs.n	8001874 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001852:	4b24      	ldr	r3, [pc, #144]	@ (80018e4 <HAL_RCC_ClockConfig+0x1c0>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f023 0207 	bic.w	r2, r3, #7
 800185a:	4922      	ldr	r1, [pc, #136]	@ (80018e4 <HAL_RCC_ClockConfig+0x1c0>)
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	4313      	orrs	r3, r2
 8001860:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001862:	4b20      	ldr	r3, [pc, #128]	@ (80018e4 <HAL_RCC_ClockConfig+0x1c0>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f003 0307 	and.w	r3, r3, #7
 800186a:	683a      	ldr	r2, [r7, #0]
 800186c:	429a      	cmp	r2, r3
 800186e:	d001      	beq.n	8001874 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001870:	2301      	movs	r3, #1
 8001872:	e032      	b.n	80018da <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f003 0304 	and.w	r3, r3, #4
 800187c:	2b00      	cmp	r3, #0
 800187e:	d008      	beq.n	8001892 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001880:	4b19      	ldr	r3, [pc, #100]	@ (80018e8 <HAL_RCC_ClockConfig+0x1c4>)
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	68db      	ldr	r3, [r3, #12]
 800188c:	4916      	ldr	r1, [pc, #88]	@ (80018e8 <HAL_RCC_ClockConfig+0x1c4>)
 800188e:	4313      	orrs	r3, r2
 8001890:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f003 0308 	and.w	r3, r3, #8
 800189a:	2b00      	cmp	r3, #0
 800189c:	d009      	beq.n	80018b2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800189e:	4b12      	ldr	r3, [pc, #72]	@ (80018e8 <HAL_RCC_ClockConfig+0x1c4>)
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	691b      	ldr	r3, [r3, #16]
 80018aa:	00db      	lsls	r3, r3, #3
 80018ac:	490e      	ldr	r1, [pc, #56]	@ (80018e8 <HAL_RCC_ClockConfig+0x1c4>)
 80018ae:	4313      	orrs	r3, r2
 80018b0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80018b2:	f000 f821 	bl	80018f8 <HAL_RCC_GetSysClockFreq>
 80018b6:	4602      	mov	r2, r0
 80018b8:	4b0b      	ldr	r3, [pc, #44]	@ (80018e8 <HAL_RCC_ClockConfig+0x1c4>)
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	091b      	lsrs	r3, r3, #4
 80018be:	f003 030f 	and.w	r3, r3, #15
 80018c2:	490a      	ldr	r1, [pc, #40]	@ (80018ec <HAL_RCC_ClockConfig+0x1c8>)
 80018c4:	5ccb      	ldrb	r3, [r1, r3]
 80018c6:	fa22 f303 	lsr.w	r3, r2, r3
 80018ca:	4a09      	ldr	r2, [pc, #36]	@ (80018f0 <HAL_RCC_ClockConfig+0x1cc>)
 80018cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80018ce:	4b09      	ldr	r3, [pc, #36]	@ (80018f4 <HAL_RCC_ClockConfig+0x1d0>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4618      	mov	r0, r3
 80018d4:	f7ff f8c0 	bl	8000a58 <HAL_InitTick>

  return HAL_OK;
 80018d8:	2300      	movs	r3, #0
}
 80018da:	4618      	mov	r0, r3
 80018dc:	3710      	adds	r7, #16
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	40022000 	.word	0x40022000
 80018e8:	40021000 	.word	0x40021000
 80018ec:	080035c8 	.word	0x080035c8
 80018f0:	20000000 	.word	0x20000000
 80018f4:	20000004 	.word	0x20000004

080018f8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b087      	sub	sp, #28
 80018fc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80018fe:	2300      	movs	r3, #0
 8001900:	60fb      	str	r3, [r7, #12]
 8001902:	2300      	movs	r3, #0
 8001904:	60bb      	str	r3, [r7, #8]
 8001906:	2300      	movs	r3, #0
 8001908:	617b      	str	r3, [r7, #20]
 800190a:	2300      	movs	r3, #0
 800190c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800190e:	2300      	movs	r3, #0
 8001910:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001912:	4b1e      	ldr	r3, [pc, #120]	@ (800198c <HAL_RCC_GetSysClockFreq+0x94>)
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	f003 030c 	and.w	r3, r3, #12
 800191e:	2b04      	cmp	r3, #4
 8001920:	d002      	beq.n	8001928 <HAL_RCC_GetSysClockFreq+0x30>
 8001922:	2b08      	cmp	r3, #8
 8001924:	d003      	beq.n	800192e <HAL_RCC_GetSysClockFreq+0x36>
 8001926:	e027      	b.n	8001978 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001928:	4b19      	ldr	r3, [pc, #100]	@ (8001990 <HAL_RCC_GetSysClockFreq+0x98>)
 800192a:	613b      	str	r3, [r7, #16]
      break;
 800192c:	e027      	b.n	800197e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	0c9b      	lsrs	r3, r3, #18
 8001932:	f003 030f 	and.w	r3, r3, #15
 8001936:	4a17      	ldr	r2, [pc, #92]	@ (8001994 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001938:	5cd3      	ldrb	r3, [r2, r3]
 800193a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001942:	2b00      	cmp	r3, #0
 8001944:	d010      	beq.n	8001968 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001946:	4b11      	ldr	r3, [pc, #68]	@ (800198c <HAL_RCC_GetSysClockFreq+0x94>)
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	0c5b      	lsrs	r3, r3, #17
 800194c:	f003 0301 	and.w	r3, r3, #1
 8001950:	4a11      	ldr	r2, [pc, #68]	@ (8001998 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001952:	5cd3      	ldrb	r3, [r2, r3]
 8001954:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	4a0d      	ldr	r2, [pc, #52]	@ (8001990 <HAL_RCC_GetSysClockFreq+0x98>)
 800195a:	fb03 f202 	mul.w	r2, r3, r2
 800195e:	68bb      	ldr	r3, [r7, #8]
 8001960:	fbb2 f3f3 	udiv	r3, r2, r3
 8001964:	617b      	str	r3, [r7, #20]
 8001966:	e004      	b.n	8001972 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	4a0c      	ldr	r2, [pc, #48]	@ (800199c <HAL_RCC_GetSysClockFreq+0xa4>)
 800196c:	fb02 f303 	mul.w	r3, r2, r3
 8001970:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001972:	697b      	ldr	r3, [r7, #20]
 8001974:	613b      	str	r3, [r7, #16]
      break;
 8001976:	e002      	b.n	800197e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001978:	4b05      	ldr	r3, [pc, #20]	@ (8001990 <HAL_RCC_GetSysClockFreq+0x98>)
 800197a:	613b      	str	r3, [r7, #16]
      break;
 800197c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800197e:	693b      	ldr	r3, [r7, #16]
}
 8001980:	4618      	mov	r0, r3
 8001982:	371c      	adds	r7, #28
 8001984:	46bd      	mov	sp, r7
 8001986:	bc80      	pop	{r7}
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	40021000 	.word	0x40021000
 8001990:	007a1200 	.word	0x007a1200
 8001994:	080035e0 	.word	0x080035e0
 8001998:	080035f0 	.word	0x080035f0
 800199c:	003d0900 	.word	0x003d0900

080019a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80019a4:	4b02      	ldr	r3, [pc, #8]	@ (80019b0 <HAL_RCC_GetHCLKFreq+0x10>)
 80019a6:	681b      	ldr	r3, [r3, #0]
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bc80      	pop	{r7}
 80019ae:	4770      	bx	lr
 80019b0:	20000000 	.word	0x20000000

080019b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80019b8:	f7ff fff2 	bl	80019a0 <HAL_RCC_GetHCLKFreq>
 80019bc:	4602      	mov	r2, r0
 80019be:	4b05      	ldr	r3, [pc, #20]	@ (80019d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	0a1b      	lsrs	r3, r3, #8
 80019c4:	f003 0307 	and.w	r3, r3, #7
 80019c8:	4903      	ldr	r1, [pc, #12]	@ (80019d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80019ca:	5ccb      	ldrb	r3, [r1, r3]
 80019cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	40021000 	.word	0x40021000
 80019d8:	080035d8 	.word	0x080035d8

080019dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80019e0:	f7ff ffde 	bl	80019a0 <HAL_RCC_GetHCLKFreq>
 80019e4:	4602      	mov	r2, r0
 80019e6:	4b05      	ldr	r3, [pc, #20]	@ (80019fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	0adb      	lsrs	r3, r3, #11
 80019ec:	f003 0307 	and.w	r3, r3, #7
 80019f0:	4903      	ldr	r1, [pc, #12]	@ (8001a00 <HAL_RCC_GetPCLK2Freq+0x24>)
 80019f2:	5ccb      	ldrb	r3, [r1, r3]
 80019f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	40021000 	.word	0x40021000
 8001a00:	080035d8 	.word	0x080035d8

08001a04 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b085      	sub	sp, #20
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001a0c:	4b0a      	ldr	r3, [pc, #40]	@ (8001a38 <RCC_Delay+0x34>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a0a      	ldr	r2, [pc, #40]	@ (8001a3c <RCC_Delay+0x38>)
 8001a12:	fba2 2303 	umull	r2, r3, r2, r3
 8001a16:	0a5b      	lsrs	r3, r3, #9
 8001a18:	687a      	ldr	r2, [r7, #4]
 8001a1a:	fb02 f303 	mul.w	r3, r2, r3
 8001a1e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001a20:	bf00      	nop
  }
  while (Delay --);
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	1e5a      	subs	r2, r3, #1
 8001a26:	60fa      	str	r2, [r7, #12]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d1f9      	bne.n	8001a20 <RCC_Delay+0x1c>
}
 8001a2c:	bf00      	nop
 8001a2e:	bf00      	nop
 8001a30:	3714      	adds	r7, #20
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bc80      	pop	{r7}
 8001a36:	4770      	bx	lr
 8001a38:	20000000 	.word	0x20000000
 8001a3c:	10624dd3 	.word	0x10624dd3

08001a40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d101      	bne.n	8001a52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e041      	b.n	8001ad6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001a58:	b2db      	uxtb	r3, r3
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d106      	bne.n	8001a6c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2200      	movs	r2, #0
 8001a62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001a66:	6878      	ldr	r0, [r7, #4]
 8001a68:	f7fe fed8 	bl	800081c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2202      	movs	r2, #2
 8001a70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	3304      	adds	r3, #4
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	4610      	mov	r0, r2
 8001a80:	f000 f966 	bl	8001d50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2201      	movs	r2, #1
 8001a88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2201      	movs	r2, #1
 8001a90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2201      	movs	r2, #1
 8001a98:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2201      	movs	r2, #1
 8001ab0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2201      	movs	r2, #1
 8001ac0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2201      	movs	r2, #1
 8001ad0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001ad4:	2300      	movs	r3, #0
}
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	3708      	adds	r7, #8
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
	...

08001ae0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b085      	sub	sp, #20
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	2b01      	cmp	r3, #1
 8001af2:	d001      	beq.n	8001af8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8001af4:	2301      	movs	r3, #1
 8001af6:	e032      	b.n	8001b5e <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2202      	movs	r2, #2
 8001afc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a18      	ldr	r2, [pc, #96]	@ (8001b68 <HAL_TIM_Base_Start+0x88>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d00e      	beq.n	8001b28 <HAL_TIM_Base_Start+0x48>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b12:	d009      	beq.n	8001b28 <HAL_TIM_Base_Start+0x48>
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a14      	ldr	r2, [pc, #80]	@ (8001b6c <HAL_TIM_Base_Start+0x8c>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d004      	beq.n	8001b28 <HAL_TIM_Base_Start+0x48>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4a13      	ldr	r2, [pc, #76]	@ (8001b70 <HAL_TIM_Base_Start+0x90>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d111      	bne.n	8001b4c <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	689b      	ldr	r3, [r3, #8]
 8001b2e:	f003 0307 	and.w	r3, r3, #7
 8001b32:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	2b06      	cmp	r3, #6
 8001b38:	d010      	beq.n	8001b5c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f042 0201 	orr.w	r2, r2, #1
 8001b48:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b4a:	e007      	b.n	8001b5c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	681a      	ldr	r2, [r3, #0]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f042 0201 	orr.w	r2, r2, #1
 8001b5a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001b5c:	2300      	movs	r3, #0
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	3714      	adds	r7, #20
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bc80      	pop	{r7}
 8001b66:	4770      	bx	lr
 8001b68:	40012c00 	.word	0x40012c00
 8001b6c:	40000400 	.word	0x40000400
 8001b70:	40000800 	.word	0x40000800

08001b74 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8001b74:	b480      	push	{r7}
 8001b76:	b083      	sub	sp, #12
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	6a1a      	ldr	r2, [r3, #32]
 8001b82:	f241 1311 	movw	r3, #4369	@ 0x1111
 8001b86:	4013      	ands	r3, r2
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d10f      	bne.n	8001bac <HAL_TIM_Base_Stop+0x38>
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	6a1a      	ldr	r2, [r3, #32]
 8001b92:	f240 4344 	movw	r3, #1092	@ 0x444
 8001b96:	4013      	ands	r3, r2
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d107      	bne.n	8001bac <HAL_TIM_Base_Stop+0x38>
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f022 0201 	bic.w	r2, r2, #1
 8001baa:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2201      	movs	r2, #1
 8001bb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8001bb4:	2300      	movs	r3, #0
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	370c      	adds	r7, #12
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bc80      	pop	{r7}
 8001bbe:	4770      	bx	lr

08001bc0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b084      	sub	sp, #16
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
 8001bc8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001bd4:	2b01      	cmp	r3, #1
 8001bd6:	d101      	bne.n	8001bdc <HAL_TIM_ConfigClockSource+0x1c>
 8001bd8:	2302      	movs	r3, #2
 8001bda:	e0b4      	b.n	8001d46 <HAL_TIM_ConfigClockSource+0x186>
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2201      	movs	r2, #1
 8001be0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2202      	movs	r2, #2
 8001be8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	689b      	ldr	r3, [r3, #8]
 8001bf2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8001bfa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001bfc:	68bb      	ldr	r3, [r7, #8]
 8001bfe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001c02:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	68ba      	ldr	r2, [r7, #8]
 8001c0a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001c14:	d03e      	beq.n	8001c94 <HAL_TIM_ConfigClockSource+0xd4>
 8001c16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001c1a:	f200 8087 	bhi.w	8001d2c <HAL_TIM_ConfigClockSource+0x16c>
 8001c1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001c22:	f000 8086 	beq.w	8001d32 <HAL_TIM_ConfigClockSource+0x172>
 8001c26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001c2a:	d87f      	bhi.n	8001d2c <HAL_TIM_ConfigClockSource+0x16c>
 8001c2c:	2b70      	cmp	r3, #112	@ 0x70
 8001c2e:	d01a      	beq.n	8001c66 <HAL_TIM_ConfigClockSource+0xa6>
 8001c30:	2b70      	cmp	r3, #112	@ 0x70
 8001c32:	d87b      	bhi.n	8001d2c <HAL_TIM_ConfigClockSource+0x16c>
 8001c34:	2b60      	cmp	r3, #96	@ 0x60
 8001c36:	d050      	beq.n	8001cda <HAL_TIM_ConfigClockSource+0x11a>
 8001c38:	2b60      	cmp	r3, #96	@ 0x60
 8001c3a:	d877      	bhi.n	8001d2c <HAL_TIM_ConfigClockSource+0x16c>
 8001c3c:	2b50      	cmp	r3, #80	@ 0x50
 8001c3e:	d03c      	beq.n	8001cba <HAL_TIM_ConfigClockSource+0xfa>
 8001c40:	2b50      	cmp	r3, #80	@ 0x50
 8001c42:	d873      	bhi.n	8001d2c <HAL_TIM_ConfigClockSource+0x16c>
 8001c44:	2b40      	cmp	r3, #64	@ 0x40
 8001c46:	d058      	beq.n	8001cfa <HAL_TIM_ConfigClockSource+0x13a>
 8001c48:	2b40      	cmp	r3, #64	@ 0x40
 8001c4a:	d86f      	bhi.n	8001d2c <HAL_TIM_ConfigClockSource+0x16c>
 8001c4c:	2b30      	cmp	r3, #48	@ 0x30
 8001c4e:	d064      	beq.n	8001d1a <HAL_TIM_ConfigClockSource+0x15a>
 8001c50:	2b30      	cmp	r3, #48	@ 0x30
 8001c52:	d86b      	bhi.n	8001d2c <HAL_TIM_ConfigClockSource+0x16c>
 8001c54:	2b20      	cmp	r3, #32
 8001c56:	d060      	beq.n	8001d1a <HAL_TIM_ConfigClockSource+0x15a>
 8001c58:	2b20      	cmp	r3, #32
 8001c5a:	d867      	bhi.n	8001d2c <HAL_TIM_ConfigClockSource+0x16c>
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d05c      	beq.n	8001d1a <HAL_TIM_ConfigClockSource+0x15a>
 8001c60:	2b10      	cmp	r3, #16
 8001c62:	d05a      	beq.n	8001d1a <HAL_TIM_ConfigClockSource+0x15a>
 8001c64:	e062      	b.n	8001d2c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001c76:	f000 f950 	bl	8001f1a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	689b      	ldr	r3, [r3, #8]
 8001c80:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001c82:	68bb      	ldr	r3, [r7, #8]
 8001c84:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8001c88:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	68ba      	ldr	r2, [r7, #8]
 8001c90:	609a      	str	r2, [r3, #8]
      break;
 8001c92:	e04f      	b.n	8001d34 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001ca4:	f000 f939 	bl	8001f1a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	689a      	ldr	r2, [r3, #8]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001cb6:	609a      	str	r2, [r3, #8]
      break;
 8001cb8:	e03c      	b.n	8001d34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001cc6:	461a      	mov	r2, r3
 8001cc8:	f000 f8b0 	bl	8001e2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	2150      	movs	r1, #80	@ 0x50
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f000 f907 	bl	8001ee6 <TIM_ITRx_SetConfig>
      break;
 8001cd8:	e02c      	b.n	8001d34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001ce6:	461a      	mov	r2, r3
 8001ce8:	f000 f8ce 	bl	8001e88 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	2160      	movs	r1, #96	@ 0x60
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f000 f8f7 	bl	8001ee6 <TIM_ITRx_SetConfig>
      break;
 8001cf8:	e01c      	b.n	8001d34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001d06:	461a      	mov	r2, r3
 8001d08:	f000 f890 	bl	8001e2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	2140      	movs	r1, #64	@ 0x40
 8001d12:	4618      	mov	r0, r3
 8001d14:	f000 f8e7 	bl	8001ee6 <TIM_ITRx_SetConfig>
      break;
 8001d18:	e00c      	b.n	8001d34 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4619      	mov	r1, r3
 8001d24:	4610      	mov	r0, r2
 8001d26:	f000 f8de 	bl	8001ee6 <TIM_ITRx_SetConfig>
      break;
 8001d2a:	e003      	b.n	8001d34 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	73fb      	strb	r3, [r7, #15]
      break;
 8001d30:	e000      	b.n	8001d34 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8001d32:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2201      	movs	r2, #1
 8001d38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2200      	movs	r2, #0
 8001d40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8001d44:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	3710      	adds	r7, #16
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}
	...

08001d50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b085      	sub	sp, #20
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
 8001d58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	4a2f      	ldr	r2, [pc, #188]	@ (8001e20 <TIM_Base_SetConfig+0xd0>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d00b      	beq.n	8001d80 <TIM_Base_SetConfig+0x30>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d6e:	d007      	beq.n	8001d80 <TIM_Base_SetConfig+0x30>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	4a2c      	ldr	r2, [pc, #176]	@ (8001e24 <TIM_Base_SetConfig+0xd4>)
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d003      	beq.n	8001d80 <TIM_Base_SetConfig+0x30>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	4a2b      	ldr	r2, [pc, #172]	@ (8001e28 <TIM_Base_SetConfig+0xd8>)
 8001d7c:	4293      	cmp	r3, r2
 8001d7e:	d108      	bne.n	8001d92 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001d86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	68fa      	ldr	r2, [r7, #12]
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	4a22      	ldr	r2, [pc, #136]	@ (8001e20 <TIM_Base_SetConfig+0xd0>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d00b      	beq.n	8001db2 <TIM_Base_SetConfig+0x62>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001da0:	d007      	beq.n	8001db2 <TIM_Base_SetConfig+0x62>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	4a1f      	ldr	r2, [pc, #124]	@ (8001e24 <TIM_Base_SetConfig+0xd4>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d003      	beq.n	8001db2 <TIM_Base_SetConfig+0x62>
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	4a1e      	ldr	r2, [pc, #120]	@ (8001e28 <TIM_Base_SetConfig+0xd8>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d108      	bne.n	8001dc4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001db8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	68db      	ldr	r3, [r3, #12]
 8001dbe:	68fa      	ldr	r2, [r7, #12]
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	695b      	ldr	r3, [r3, #20]
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	68fa      	ldr	r2, [r7, #12]
 8001dd6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	689a      	ldr	r2, [r3, #8]
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	4a0d      	ldr	r2, [pc, #52]	@ (8001e20 <TIM_Base_SetConfig+0xd0>)
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d103      	bne.n	8001df8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	691a      	ldr	r2, [r3, #16]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	691b      	ldr	r3, [r3, #16]
 8001e02:	f003 0301 	and.w	r3, r3, #1
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d005      	beq.n	8001e16 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	691b      	ldr	r3, [r3, #16]
 8001e0e:	f023 0201 	bic.w	r2, r3, #1
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	611a      	str	r2, [r3, #16]
  }
}
 8001e16:	bf00      	nop
 8001e18:	3714      	adds	r7, #20
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bc80      	pop	{r7}
 8001e1e:	4770      	bx	lr
 8001e20:	40012c00 	.word	0x40012c00
 8001e24:	40000400 	.word	0x40000400
 8001e28:	40000800 	.word	0x40000800

08001e2c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b087      	sub	sp, #28
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	60f8      	str	r0, [r7, #12]
 8001e34:	60b9      	str	r1, [r7, #8]
 8001e36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	6a1b      	ldr	r3, [r3, #32]
 8001e3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	6a1b      	ldr	r3, [r3, #32]
 8001e42:	f023 0201 	bic.w	r2, r3, #1
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	699b      	ldr	r3, [r3, #24]
 8001e4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001e50:	693b      	ldr	r3, [r7, #16]
 8001e52:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001e56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	011b      	lsls	r3, r3, #4
 8001e5c:	693a      	ldr	r2, [r7, #16]
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	f023 030a 	bic.w	r3, r3, #10
 8001e68:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001e6a:	697a      	ldr	r2, [r7, #20]
 8001e6c:	68bb      	ldr	r3, [r7, #8]
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	693a      	ldr	r2, [r7, #16]
 8001e76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	697a      	ldr	r2, [r7, #20]
 8001e7c:	621a      	str	r2, [r3, #32]
}
 8001e7e:	bf00      	nop
 8001e80:	371c      	adds	r7, #28
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bc80      	pop	{r7}
 8001e86:	4770      	bx	lr

08001e88 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b087      	sub	sp, #28
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	60f8      	str	r0, [r7, #12]
 8001e90:	60b9      	str	r1, [r7, #8]
 8001e92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	6a1b      	ldr	r3, [r3, #32]
 8001e98:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	6a1b      	ldr	r3, [r3, #32]
 8001e9e:	f023 0210 	bic.w	r2, r3, #16
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	699b      	ldr	r3, [r3, #24]
 8001eaa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001eac:	693b      	ldr	r3, [r7, #16]
 8001eae:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8001eb2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	031b      	lsls	r3, r3, #12
 8001eb8:	693a      	ldr	r2, [r7, #16]
 8001eba:	4313      	orrs	r3, r2
 8001ebc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001ebe:	697b      	ldr	r3, [r7, #20]
 8001ec0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8001ec4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001ec6:	68bb      	ldr	r3, [r7, #8]
 8001ec8:	011b      	lsls	r3, r3, #4
 8001eca:	697a      	ldr	r2, [r7, #20]
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	693a      	ldr	r2, [r7, #16]
 8001ed4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	697a      	ldr	r2, [r7, #20]
 8001eda:	621a      	str	r2, [r3, #32]
}
 8001edc:	bf00      	nop
 8001ede:	371c      	adds	r7, #28
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bc80      	pop	{r7}
 8001ee4:	4770      	bx	lr

08001ee6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001ee6:	b480      	push	{r7}
 8001ee8:	b085      	sub	sp, #20
 8001eea:	af00      	add	r7, sp, #0
 8001eec:	6078      	str	r0, [r7, #4]
 8001eee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001efc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001efe:	683a      	ldr	r2, [r7, #0]
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	4313      	orrs	r3, r2
 8001f04:	f043 0307 	orr.w	r3, r3, #7
 8001f08:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	68fa      	ldr	r2, [r7, #12]
 8001f0e:	609a      	str	r2, [r3, #8]
}
 8001f10:	bf00      	nop
 8001f12:	3714      	adds	r7, #20
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bc80      	pop	{r7}
 8001f18:	4770      	bx	lr

08001f1a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001f1a:	b480      	push	{r7}
 8001f1c:	b087      	sub	sp, #28
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	60f8      	str	r0, [r7, #12]
 8001f22:	60b9      	str	r1, [r7, #8]
 8001f24:	607a      	str	r2, [r7, #4]
 8001f26:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	689b      	ldr	r3, [r3, #8]
 8001f2c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001f34:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	021a      	lsls	r2, r3, #8
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	431a      	orrs	r2, r3
 8001f3e:	68bb      	ldr	r3, [r7, #8]
 8001f40:	4313      	orrs	r3, r2
 8001f42:	697a      	ldr	r2, [r7, #20]
 8001f44:	4313      	orrs	r3, r2
 8001f46:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	697a      	ldr	r2, [r7, #20]
 8001f4c:	609a      	str	r2, [r3, #8]
}
 8001f4e:	bf00      	nop
 8001f50:	371c      	adds	r7, #28
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bc80      	pop	{r7}
 8001f56:	4770      	bx	lr

08001f58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b085      	sub	sp, #20
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
 8001f60:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f68:	2b01      	cmp	r3, #1
 8001f6a:	d101      	bne.n	8001f70 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001f6c:	2302      	movs	r3, #2
 8001f6e:	e046      	b.n	8001ffe <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2201      	movs	r2, #1
 8001f74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2202      	movs	r2, #2
 8001f7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	689b      	ldr	r3, [r3, #8]
 8001f8e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f96:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	68fa      	ldr	r2, [r7, #12]
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	68fa      	ldr	r2, [r7, #12]
 8001fa8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a16      	ldr	r2, [pc, #88]	@ (8002008 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d00e      	beq.n	8001fd2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fbc:	d009      	beq.n	8001fd2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a12      	ldr	r2, [pc, #72]	@ (800200c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d004      	beq.n	8001fd2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a10      	ldr	r2, [pc, #64]	@ (8002010 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d10c      	bne.n	8001fec <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001fd2:	68bb      	ldr	r3, [r7, #8]
 8001fd4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001fd8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	68ba      	ldr	r2, [r7, #8]
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	68ba      	ldr	r2, [r7, #8]
 8001fea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2201      	movs	r2, #1
 8001ff0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8001ffc:	2300      	movs	r3, #0
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3714      	adds	r7, #20
 8002002:	46bd      	mov	sp, r7
 8002004:	bc80      	pop	{r7}
 8002006:	4770      	bx	lr
 8002008:	40012c00 	.word	0x40012c00
 800200c:	40000400 	.word	0x40000400
 8002010:	40000800 	.word	0x40000800

08002014 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b082      	sub	sp, #8
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d101      	bne.n	8002026 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	e042      	b.n	80020ac <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800202c:	b2db      	uxtb	r3, r3
 800202e:	2b00      	cmp	r3, #0
 8002030:	d106      	bne.n	8002040 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2200      	movs	r2, #0
 8002036:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800203a:	6878      	ldr	r0, [r7, #4]
 800203c:	f7fe fc0a 	bl	8000854 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2224      	movs	r2, #36	@ 0x24
 8002044:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	68da      	ldr	r2, [r3, #12]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002056:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002058:	6878      	ldr	r0, [r7, #4]
 800205a:	f000 fd63 	bl	8002b24 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	691a      	ldr	r2, [r3, #16]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800206c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	695a      	ldr	r2, [r3, #20]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800207c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	68da      	ldr	r2, [r3, #12]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800208c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2200      	movs	r2, #0
 8002092:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2220      	movs	r2, #32
 8002098:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2220      	movs	r2, #32
 80020a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2200      	movs	r2, #0
 80020a8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80020aa:	2300      	movs	r3, #0
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	3708      	adds	r7, #8
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}

080020b4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b08a      	sub	sp, #40	@ 0x28
 80020b8:	af02      	add	r7, sp, #8
 80020ba:	60f8      	str	r0, [r7, #12]
 80020bc:	60b9      	str	r1, [r7, #8]
 80020be:	603b      	str	r3, [r7, #0]
 80020c0:	4613      	mov	r3, r2
 80020c2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80020c4:	2300      	movs	r3, #0
 80020c6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80020ce:	b2db      	uxtb	r3, r3
 80020d0:	2b20      	cmp	r3, #32
 80020d2:	d175      	bne.n	80021c0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d002      	beq.n	80020e0 <HAL_UART_Transmit+0x2c>
 80020da:	88fb      	ldrh	r3, [r7, #6]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d101      	bne.n	80020e4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	e06e      	b.n	80021c2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	2200      	movs	r2, #0
 80020e8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	2221      	movs	r2, #33	@ 0x21
 80020ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80020f2:	f7fe fcf3 	bl	8000adc <HAL_GetTick>
 80020f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	88fa      	ldrh	r2, [r7, #6]
 80020fc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	88fa      	ldrh	r2, [r7, #6]
 8002102:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	689b      	ldr	r3, [r3, #8]
 8002108:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800210c:	d108      	bne.n	8002120 <HAL_UART_Transmit+0x6c>
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	691b      	ldr	r3, [r3, #16]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d104      	bne.n	8002120 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002116:	2300      	movs	r3, #0
 8002118:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	61bb      	str	r3, [r7, #24]
 800211e:	e003      	b.n	8002128 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002124:	2300      	movs	r3, #0
 8002126:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002128:	e02e      	b.n	8002188 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	9300      	str	r3, [sp, #0]
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	2200      	movs	r2, #0
 8002132:	2180      	movs	r1, #128	@ 0x80
 8002134:	68f8      	ldr	r0, [r7, #12]
 8002136:	f000 fb01 	bl	800273c <UART_WaitOnFlagUntilTimeout>
 800213a:	4603      	mov	r3, r0
 800213c:	2b00      	cmp	r3, #0
 800213e:	d005      	beq.n	800214c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	2220      	movs	r2, #32
 8002144:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002148:	2303      	movs	r3, #3
 800214a:	e03a      	b.n	80021c2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800214c:	69fb      	ldr	r3, [r7, #28]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d10b      	bne.n	800216a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002152:	69bb      	ldr	r3, [r7, #24]
 8002154:	881b      	ldrh	r3, [r3, #0]
 8002156:	461a      	mov	r2, r3
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002160:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002162:	69bb      	ldr	r3, [r7, #24]
 8002164:	3302      	adds	r3, #2
 8002166:	61bb      	str	r3, [r7, #24]
 8002168:	e007      	b.n	800217a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800216a:	69fb      	ldr	r3, [r7, #28]
 800216c:	781a      	ldrb	r2, [r3, #0]
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002174:	69fb      	ldr	r3, [r7, #28]
 8002176:	3301      	adds	r3, #1
 8002178:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800217e:	b29b      	uxth	r3, r3
 8002180:	3b01      	subs	r3, #1
 8002182:	b29a      	uxth	r2, r3
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800218c:	b29b      	uxth	r3, r3
 800218e:	2b00      	cmp	r3, #0
 8002190:	d1cb      	bne.n	800212a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	9300      	str	r3, [sp, #0]
 8002196:	697b      	ldr	r3, [r7, #20]
 8002198:	2200      	movs	r2, #0
 800219a:	2140      	movs	r1, #64	@ 0x40
 800219c:	68f8      	ldr	r0, [r7, #12]
 800219e:	f000 facd 	bl	800273c <UART_WaitOnFlagUntilTimeout>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d005      	beq.n	80021b4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	2220      	movs	r2, #32
 80021ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80021b0:	2303      	movs	r3, #3
 80021b2:	e006      	b.n	80021c2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	2220      	movs	r2, #32
 80021b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80021bc:	2300      	movs	r3, #0
 80021be:	e000      	b.n	80021c2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80021c0:	2302      	movs	r3, #2
  }
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	3720      	adds	r7, #32
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
	...

080021cc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b0ba      	sub	sp, #232	@ 0xe8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	68db      	ldr	r3, [r3, #12]
 80021e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	695b      	ldr	r3, [r3, #20]
 80021ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80021f2:	2300      	movs	r3, #0
 80021f4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80021f8:	2300      	movs	r3, #0
 80021fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80021fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002202:	f003 030f 	and.w	r3, r3, #15
 8002206:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800220a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800220e:	2b00      	cmp	r3, #0
 8002210:	d10f      	bne.n	8002232 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002212:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002216:	f003 0320 	and.w	r3, r3, #32
 800221a:	2b00      	cmp	r3, #0
 800221c:	d009      	beq.n	8002232 <HAL_UART_IRQHandler+0x66>
 800221e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002222:	f003 0320 	and.w	r3, r3, #32
 8002226:	2b00      	cmp	r3, #0
 8002228:	d003      	beq.n	8002232 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f000 fbbc 	bl	80029a8 <UART_Receive_IT>
      return;
 8002230:	e25b      	b.n	80026ea <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002232:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002236:	2b00      	cmp	r3, #0
 8002238:	f000 80de 	beq.w	80023f8 <HAL_UART_IRQHandler+0x22c>
 800223c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002240:	f003 0301 	and.w	r3, r3, #1
 8002244:	2b00      	cmp	r3, #0
 8002246:	d106      	bne.n	8002256 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002248:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800224c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002250:	2b00      	cmp	r3, #0
 8002252:	f000 80d1 	beq.w	80023f8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002256:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800225a:	f003 0301 	and.w	r3, r3, #1
 800225e:	2b00      	cmp	r3, #0
 8002260:	d00b      	beq.n	800227a <HAL_UART_IRQHandler+0xae>
 8002262:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002266:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800226a:	2b00      	cmp	r3, #0
 800226c:	d005      	beq.n	800227a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002272:	f043 0201 	orr.w	r2, r3, #1
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800227a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800227e:	f003 0304 	and.w	r3, r3, #4
 8002282:	2b00      	cmp	r3, #0
 8002284:	d00b      	beq.n	800229e <HAL_UART_IRQHandler+0xd2>
 8002286:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800228a:	f003 0301 	and.w	r3, r3, #1
 800228e:	2b00      	cmp	r3, #0
 8002290:	d005      	beq.n	800229e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002296:	f043 0202 	orr.w	r2, r3, #2
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800229e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80022a2:	f003 0302 	and.w	r3, r3, #2
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d00b      	beq.n	80022c2 <HAL_UART_IRQHandler+0xf6>
 80022aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80022ae:	f003 0301 	and.w	r3, r3, #1
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d005      	beq.n	80022c2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ba:	f043 0204 	orr.w	r2, r3, #4
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80022c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80022c6:	f003 0308 	and.w	r3, r3, #8
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d011      	beq.n	80022f2 <HAL_UART_IRQHandler+0x126>
 80022ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80022d2:	f003 0320 	and.w	r3, r3, #32
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d105      	bne.n	80022e6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80022da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80022de:	f003 0301 	and.w	r3, r3, #1
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d005      	beq.n	80022f2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ea:	f043 0208 	orr.w	r2, r3, #8
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	f000 81f2 	beq.w	80026e0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80022fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002300:	f003 0320 	and.w	r3, r3, #32
 8002304:	2b00      	cmp	r3, #0
 8002306:	d008      	beq.n	800231a <HAL_UART_IRQHandler+0x14e>
 8002308:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800230c:	f003 0320 	and.w	r3, r3, #32
 8002310:	2b00      	cmp	r3, #0
 8002312:	d002      	beq.n	800231a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002314:	6878      	ldr	r0, [r7, #4]
 8002316:	f000 fb47 	bl	80029a8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	695b      	ldr	r3, [r3, #20]
 8002320:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002324:	2b00      	cmp	r3, #0
 8002326:	bf14      	ite	ne
 8002328:	2301      	movne	r3, #1
 800232a:	2300      	moveq	r3, #0
 800232c:	b2db      	uxtb	r3, r3
 800232e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002336:	f003 0308 	and.w	r3, r3, #8
 800233a:	2b00      	cmp	r3, #0
 800233c:	d103      	bne.n	8002346 <HAL_UART_IRQHandler+0x17a>
 800233e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002342:	2b00      	cmp	r3, #0
 8002344:	d04f      	beq.n	80023e6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002346:	6878      	ldr	r0, [r7, #4]
 8002348:	f000 fa51 	bl	80027ee <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	695b      	ldr	r3, [r3, #20]
 8002352:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002356:	2b00      	cmp	r3, #0
 8002358:	d041      	beq.n	80023de <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	3314      	adds	r3, #20
 8002360:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002364:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002368:	e853 3f00 	ldrex	r3, [r3]
 800236c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002370:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002374:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002378:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	3314      	adds	r3, #20
 8002382:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002386:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800238a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800238e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002392:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002396:	e841 2300 	strex	r3, r2, [r1]
 800239a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800239e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d1d9      	bne.n	800235a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d013      	beq.n	80023d6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023b2:	4a7e      	ldr	r2, [pc, #504]	@ (80025ac <HAL_UART_IRQHandler+0x3e0>)
 80023b4:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023ba:	4618      	mov	r0, r3
 80023bc:	f7fe fd04 	bl	8000dc8 <HAL_DMA_Abort_IT>
 80023c0:	4603      	mov	r3, r0
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d016      	beq.n	80023f4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023cc:	687a      	ldr	r2, [r7, #4]
 80023ce:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80023d0:	4610      	mov	r0, r2
 80023d2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80023d4:	e00e      	b.n	80023f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80023d6:	6878      	ldr	r0, [r7, #4]
 80023d8:	f000 f99c 	bl	8002714 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80023dc:	e00a      	b.n	80023f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80023de:	6878      	ldr	r0, [r7, #4]
 80023e0:	f000 f998 	bl	8002714 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80023e4:	e006      	b.n	80023f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	f000 f994 	bl	8002714 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2200      	movs	r2, #0
 80023f0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80023f2:	e175      	b.n	80026e0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80023f4:	bf00      	nop
    return;
 80023f6:	e173      	b.n	80026e0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023fc:	2b01      	cmp	r3, #1
 80023fe:	f040 814f 	bne.w	80026a0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002402:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002406:	f003 0310 	and.w	r3, r3, #16
 800240a:	2b00      	cmp	r3, #0
 800240c:	f000 8148 	beq.w	80026a0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002410:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002414:	f003 0310 	and.w	r3, r3, #16
 8002418:	2b00      	cmp	r3, #0
 800241a:	f000 8141 	beq.w	80026a0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800241e:	2300      	movs	r3, #0
 8002420:	60bb      	str	r3, [r7, #8]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	60bb      	str	r3, [r7, #8]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	60bb      	str	r3, [r7, #8]
 8002432:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	695b      	ldr	r3, [r3, #20]
 800243a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800243e:	2b00      	cmp	r3, #0
 8002440:	f000 80b6 	beq.w	80025b0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002450:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002454:	2b00      	cmp	r3, #0
 8002456:	f000 8145 	beq.w	80026e4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800245e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002462:	429a      	cmp	r2, r3
 8002464:	f080 813e 	bcs.w	80026e4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800246e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002474:	699b      	ldr	r3, [r3, #24]
 8002476:	2b20      	cmp	r3, #32
 8002478:	f000 8088 	beq.w	800258c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	330c      	adds	r3, #12
 8002482:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002486:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800248a:	e853 3f00 	ldrex	r3, [r3]
 800248e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002492:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002496:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800249a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	330c      	adds	r3, #12
 80024a4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80024a8:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80024ac:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024b0:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80024b4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80024b8:	e841 2300 	strex	r3, r2, [r1]
 80024bc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80024c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d1d9      	bne.n	800247c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	3314      	adds	r3, #20
 80024ce:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024d0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80024d2:	e853 3f00 	ldrex	r3, [r3]
 80024d6:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80024d8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80024da:	f023 0301 	bic.w	r3, r3, #1
 80024de:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	3314      	adds	r3, #20
 80024e8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80024ec:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80024f0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024f2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80024f4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80024f8:	e841 2300 	strex	r3, r2, [r1]
 80024fc:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80024fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002500:	2b00      	cmp	r3, #0
 8002502:	d1e1      	bne.n	80024c8 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	3314      	adds	r3, #20
 800250a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800250c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800250e:	e853 3f00 	ldrex	r3, [r3]
 8002512:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002514:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002516:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800251a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	3314      	adds	r3, #20
 8002524:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002528:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800252a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800252c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800252e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002530:	e841 2300 	strex	r3, r2, [r1]
 8002534:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002536:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002538:	2b00      	cmp	r3, #0
 800253a:	d1e3      	bne.n	8002504 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2220      	movs	r2, #32
 8002540:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2200      	movs	r2, #0
 8002548:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	330c      	adds	r3, #12
 8002550:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002552:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002554:	e853 3f00 	ldrex	r3, [r3]
 8002558:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800255a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800255c:	f023 0310 	bic.w	r3, r3, #16
 8002560:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	330c      	adds	r3, #12
 800256a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800256e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002570:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002572:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002574:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002576:	e841 2300 	strex	r3, r2, [r1]
 800257a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800257c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800257e:	2b00      	cmp	r3, #0
 8002580:	d1e3      	bne.n	800254a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002586:	4618      	mov	r0, r3
 8002588:	f7fe fbe3 	bl	8000d52 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2202      	movs	r2, #2
 8002590:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800259a:	b29b      	uxth	r3, r3
 800259c:	1ad3      	subs	r3, r2, r3
 800259e:	b29b      	uxth	r3, r3
 80025a0:	4619      	mov	r1, r3
 80025a2:	6878      	ldr	r0, [r7, #4]
 80025a4:	f000 f8bf 	bl	8002726 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80025a8:	e09c      	b.n	80026e4 <HAL_UART_IRQHandler+0x518>
 80025aa:	bf00      	nop
 80025ac:	080028b3 	.word	0x080028b3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80025b8:	b29b      	uxth	r3, r3
 80025ba:	1ad3      	subs	r3, r2, r3
 80025bc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80025c4:	b29b      	uxth	r3, r3
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	f000 808e 	beq.w	80026e8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80025cc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	f000 8089 	beq.w	80026e8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	330c      	adds	r3, #12
 80025dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025e0:	e853 3f00 	ldrex	r3, [r3]
 80025e4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80025e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80025ec:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	330c      	adds	r3, #12
 80025f6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80025fa:	647a      	str	r2, [r7, #68]	@ 0x44
 80025fc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025fe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002600:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002602:	e841 2300 	strex	r3, r2, [r1]
 8002606:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002608:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800260a:	2b00      	cmp	r3, #0
 800260c:	d1e3      	bne.n	80025d6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	3314      	adds	r3, #20
 8002614:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002618:	e853 3f00 	ldrex	r3, [r3]
 800261c:	623b      	str	r3, [r7, #32]
   return(result);
 800261e:	6a3b      	ldr	r3, [r7, #32]
 8002620:	f023 0301 	bic.w	r3, r3, #1
 8002624:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	3314      	adds	r3, #20
 800262e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002632:	633a      	str	r2, [r7, #48]	@ 0x30
 8002634:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002636:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002638:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800263a:	e841 2300 	strex	r3, r2, [r1]
 800263e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002642:	2b00      	cmp	r3, #0
 8002644:	d1e3      	bne.n	800260e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2220      	movs	r2, #32
 800264a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2200      	movs	r2, #0
 8002652:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	330c      	adds	r3, #12
 800265a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	e853 3f00 	ldrex	r3, [r3]
 8002662:	60fb      	str	r3, [r7, #12]
   return(result);
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	f023 0310 	bic.w	r3, r3, #16
 800266a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	330c      	adds	r3, #12
 8002674:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002678:	61fa      	str	r2, [r7, #28]
 800267a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800267c:	69b9      	ldr	r1, [r7, #24]
 800267e:	69fa      	ldr	r2, [r7, #28]
 8002680:	e841 2300 	strex	r3, r2, [r1]
 8002684:	617b      	str	r3, [r7, #20]
   return(result);
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d1e3      	bne.n	8002654 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2202      	movs	r2, #2
 8002690:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002692:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002696:	4619      	mov	r1, r3
 8002698:	6878      	ldr	r0, [r7, #4]
 800269a:	f000 f844 	bl	8002726 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800269e:	e023      	b.n	80026e8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80026a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80026a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d009      	beq.n	80026c0 <HAL_UART_IRQHandler+0x4f4>
 80026ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80026b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d003      	beq.n	80026c0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80026b8:	6878      	ldr	r0, [r7, #4]
 80026ba:	f000 f90e 	bl	80028da <UART_Transmit_IT>
    return;
 80026be:	e014      	b.n	80026ea <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80026c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80026c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d00e      	beq.n	80026ea <HAL_UART_IRQHandler+0x51e>
 80026cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80026d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d008      	beq.n	80026ea <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80026d8:	6878      	ldr	r0, [r7, #4]
 80026da:	f000 f94d 	bl	8002978 <UART_EndTransmit_IT>
    return;
 80026de:	e004      	b.n	80026ea <HAL_UART_IRQHandler+0x51e>
    return;
 80026e0:	bf00      	nop
 80026e2:	e002      	b.n	80026ea <HAL_UART_IRQHandler+0x51e>
      return;
 80026e4:	bf00      	nop
 80026e6:	e000      	b.n	80026ea <HAL_UART_IRQHandler+0x51e>
      return;
 80026e8:	bf00      	nop
  }
}
 80026ea:	37e8      	adds	r7, #232	@ 0xe8
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}

080026f0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b083      	sub	sp, #12
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80026f8:	bf00      	nop
 80026fa:	370c      	adds	r7, #12
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bc80      	pop	{r7}
 8002700:	4770      	bx	lr

08002702 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002702:	b480      	push	{r7}
 8002704:	b083      	sub	sp, #12
 8002706:	af00      	add	r7, sp, #0
 8002708:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800270a:	bf00      	nop
 800270c:	370c      	adds	r7, #12
 800270e:	46bd      	mov	sp, r7
 8002710:	bc80      	pop	{r7}
 8002712:	4770      	bx	lr

08002714 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002714:	b480      	push	{r7}
 8002716:	b083      	sub	sp, #12
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800271c:	bf00      	nop
 800271e:	370c      	adds	r7, #12
 8002720:	46bd      	mov	sp, r7
 8002722:	bc80      	pop	{r7}
 8002724:	4770      	bx	lr

08002726 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002726:	b480      	push	{r7}
 8002728:	b083      	sub	sp, #12
 800272a:	af00      	add	r7, sp, #0
 800272c:	6078      	str	r0, [r7, #4]
 800272e:	460b      	mov	r3, r1
 8002730:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002732:	bf00      	nop
 8002734:	370c      	adds	r7, #12
 8002736:	46bd      	mov	sp, r7
 8002738:	bc80      	pop	{r7}
 800273a:	4770      	bx	lr

0800273c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b086      	sub	sp, #24
 8002740:	af00      	add	r7, sp, #0
 8002742:	60f8      	str	r0, [r7, #12]
 8002744:	60b9      	str	r1, [r7, #8]
 8002746:	603b      	str	r3, [r7, #0]
 8002748:	4613      	mov	r3, r2
 800274a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800274c:	e03b      	b.n	80027c6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800274e:	6a3b      	ldr	r3, [r7, #32]
 8002750:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002754:	d037      	beq.n	80027c6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002756:	f7fe f9c1 	bl	8000adc <HAL_GetTick>
 800275a:	4602      	mov	r2, r0
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	1ad3      	subs	r3, r2, r3
 8002760:	6a3a      	ldr	r2, [r7, #32]
 8002762:	429a      	cmp	r2, r3
 8002764:	d302      	bcc.n	800276c <UART_WaitOnFlagUntilTimeout+0x30>
 8002766:	6a3b      	ldr	r3, [r7, #32]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d101      	bne.n	8002770 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800276c:	2303      	movs	r3, #3
 800276e:	e03a      	b.n	80027e6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	68db      	ldr	r3, [r3, #12]
 8002776:	f003 0304 	and.w	r3, r3, #4
 800277a:	2b00      	cmp	r3, #0
 800277c:	d023      	beq.n	80027c6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800277e:	68bb      	ldr	r3, [r7, #8]
 8002780:	2b80      	cmp	r3, #128	@ 0x80
 8002782:	d020      	beq.n	80027c6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	2b40      	cmp	r3, #64	@ 0x40
 8002788:	d01d      	beq.n	80027c6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f003 0308 	and.w	r3, r3, #8
 8002794:	2b08      	cmp	r3, #8
 8002796:	d116      	bne.n	80027c6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002798:	2300      	movs	r3, #0
 800279a:	617b      	str	r3, [r7, #20]
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	617b      	str	r3, [r7, #20]
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	617b      	str	r3, [r7, #20]
 80027ac:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80027ae:	68f8      	ldr	r0, [r7, #12]
 80027b0:	f000 f81d 	bl	80027ee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2208      	movs	r2, #8
 80027b8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	2200      	movs	r2, #0
 80027be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e00f      	b.n	80027e6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	4013      	ands	r3, r2
 80027d0:	68ba      	ldr	r2, [r7, #8]
 80027d2:	429a      	cmp	r2, r3
 80027d4:	bf0c      	ite	eq
 80027d6:	2301      	moveq	r3, #1
 80027d8:	2300      	movne	r3, #0
 80027da:	b2db      	uxtb	r3, r3
 80027dc:	461a      	mov	r2, r3
 80027de:	79fb      	ldrb	r3, [r7, #7]
 80027e0:	429a      	cmp	r2, r3
 80027e2:	d0b4      	beq.n	800274e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80027e4:	2300      	movs	r3, #0
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	3718      	adds	r7, #24
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}

080027ee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80027ee:	b480      	push	{r7}
 80027f0:	b095      	sub	sp, #84	@ 0x54
 80027f2:	af00      	add	r7, sp, #0
 80027f4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	330c      	adds	r3, #12
 80027fc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002800:	e853 3f00 	ldrex	r3, [r3]
 8002804:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002808:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800280c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	330c      	adds	r3, #12
 8002814:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002816:	643a      	str	r2, [r7, #64]	@ 0x40
 8002818:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800281a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800281c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800281e:	e841 2300 	strex	r3, r2, [r1]
 8002822:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002824:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002826:	2b00      	cmp	r3, #0
 8002828:	d1e5      	bne.n	80027f6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	3314      	adds	r3, #20
 8002830:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002832:	6a3b      	ldr	r3, [r7, #32]
 8002834:	e853 3f00 	ldrex	r3, [r3]
 8002838:	61fb      	str	r3, [r7, #28]
   return(result);
 800283a:	69fb      	ldr	r3, [r7, #28]
 800283c:	f023 0301 	bic.w	r3, r3, #1
 8002840:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	3314      	adds	r3, #20
 8002848:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800284a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800284c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800284e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002850:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002852:	e841 2300 	strex	r3, r2, [r1]
 8002856:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800285a:	2b00      	cmp	r3, #0
 800285c:	d1e5      	bne.n	800282a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002862:	2b01      	cmp	r3, #1
 8002864:	d119      	bne.n	800289a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	330c      	adds	r3, #12
 800286c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	e853 3f00 	ldrex	r3, [r3]
 8002874:	60bb      	str	r3, [r7, #8]
   return(result);
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	f023 0310 	bic.w	r3, r3, #16
 800287c:	647b      	str	r3, [r7, #68]	@ 0x44
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	330c      	adds	r3, #12
 8002884:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002886:	61ba      	str	r2, [r7, #24]
 8002888:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800288a:	6979      	ldr	r1, [r7, #20]
 800288c:	69ba      	ldr	r2, [r7, #24]
 800288e:	e841 2300 	strex	r3, r2, [r1]
 8002892:	613b      	str	r3, [r7, #16]
   return(result);
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d1e5      	bne.n	8002866 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2220      	movs	r2, #32
 800289e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2200      	movs	r2, #0
 80028a6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80028a8:	bf00      	nop
 80028aa:	3754      	adds	r7, #84	@ 0x54
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bc80      	pop	{r7}
 80028b0:	4770      	bx	lr

080028b2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80028b2:	b580      	push	{r7, lr}
 80028b4:	b084      	sub	sp, #16
 80028b6:	af00      	add	r7, sp, #0
 80028b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028be:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	2200      	movs	r2, #0
 80028c4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2200      	movs	r2, #0
 80028ca:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80028cc:	68f8      	ldr	r0, [r7, #12]
 80028ce:	f7ff ff21 	bl	8002714 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80028d2:	bf00      	nop
 80028d4:	3710      	adds	r7, #16
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}

080028da <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80028da:	b480      	push	{r7}
 80028dc:	b085      	sub	sp, #20
 80028de:	af00      	add	r7, sp, #0
 80028e0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	2b21      	cmp	r3, #33	@ 0x21
 80028ec:	d13e      	bne.n	800296c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80028f6:	d114      	bne.n	8002922 <UART_Transmit_IT+0x48>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	691b      	ldr	r3, [r3, #16]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d110      	bne.n	8002922 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6a1b      	ldr	r3, [r3, #32]
 8002904:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	881b      	ldrh	r3, [r3, #0]
 800290a:	461a      	mov	r2, r3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002914:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6a1b      	ldr	r3, [r3, #32]
 800291a:	1c9a      	adds	r2, r3, #2
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	621a      	str	r2, [r3, #32]
 8002920:	e008      	b.n	8002934 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6a1b      	ldr	r3, [r3, #32]
 8002926:	1c59      	adds	r1, r3, #1
 8002928:	687a      	ldr	r2, [r7, #4]
 800292a:	6211      	str	r1, [r2, #32]
 800292c:	781a      	ldrb	r2, [r3, #0]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002938:	b29b      	uxth	r3, r3
 800293a:	3b01      	subs	r3, #1
 800293c:	b29b      	uxth	r3, r3
 800293e:	687a      	ldr	r2, [r7, #4]
 8002940:	4619      	mov	r1, r3
 8002942:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002944:	2b00      	cmp	r3, #0
 8002946:	d10f      	bne.n	8002968 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	68da      	ldr	r2, [r3, #12]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002956:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	68da      	ldr	r2, [r3, #12]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002966:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002968:	2300      	movs	r3, #0
 800296a:	e000      	b.n	800296e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800296c:	2302      	movs	r3, #2
  }
}
 800296e:	4618      	mov	r0, r3
 8002970:	3714      	adds	r7, #20
 8002972:	46bd      	mov	sp, r7
 8002974:	bc80      	pop	{r7}
 8002976:	4770      	bx	lr

08002978 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b082      	sub	sp, #8
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	68da      	ldr	r2, [r3, #12]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800298e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2220      	movs	r2, #32
 8002994:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	f7ff fea9 	bl	80026f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800299e:	2300      	movs	r3, #0
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	3708      	adds	r7, #8
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}

080029a8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b08c      	sub	sp, #48	@ 0x30
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80029b6:	b2db      	uxtb	r3, r3
 80029b8:	2b22      	cmp	r3, #34	@ 0x22
 80029ba:	f040 80ae 	bne.w	8002b1a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029c6:	d117      	bne.n	80029f8 <UART_Receive_IT+0x50>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	691b      	ldr	r3, [r3, #16]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d113      	bne.n	80029f8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80029d0:	2300      	movs	r3, #0
 80029d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029d8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	b29b      	uxth	r3, r3
 80029e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029e6:	b29a      	uxth	r2, r3
 80029e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029ea:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029f0:	1c9a      	adds	r2, r3, #2
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	629a      	str	r2, [r3, #40]	@ 0x28
 80029f6:	e026      	b.n	8002a46 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80029fe:	2300      	movs	r3, #0
 8002a00:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a0a:	d007      	beq.n	8002a1c <UART_Receive_IT+0x74>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d10a      	bne.n	8002a2a <UART_Receive_IT+0x82>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	691b      	ldr	r3, [r3, #16]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d106      	bne.n	8002a2a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	b2da      	uxtb	r2, r3
 8002a24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a26:	701a      	strb	r2, [r3, #0]
 8002a28:	e008      	b.n	8002a3c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	b2db      	uxtb	r3, r3
 8002a32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002a36:	b2da      	uxtb	r2, r3
 8002a38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a3a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a40:	1c5a      	adds	r2, r3, #1
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002a4a:	b29b      	uxth	r3, r3
 8002a4c:	3b01      	subs	r3, #1
 8002a4e:	b29b      	uxth	r3, r3
 8002a50:	687a      	ldr	r2, [r7, #4]
 8002a52:	4619      	mov	r1, r3
 8002a54:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d15d      	bne.n	8002b16 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	68da      	ldr	r2, [r3, #12]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f022 0220 	bic.w	r2, r2, #32
 8002a68:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	68da      	ldr	r2, [r3, #12]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002a78:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	695a      	ldr	r2, [r3, #20]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f022 0201 	bic.w	r2, r2, #1
 8002a88:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2220      	movs	r2, #32
 8002a8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2200      	movs	r2, #0
 8002a96:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a9c:	2b01      	cmp	r3, #1
 8002a9e:	d135      	bne.n	8002b0c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	330c      	adds	r3, #12
 8002aac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	e853 3f00 	ldrex	r3, [r3]
 8002ab4:	613b      	str	r3, [r7, #16]
   return(result);
 8002ab6:	693b      	ldr	r3, [r7, #16]
 8002ab8:	f023 0310 	bic.w	r3, r3, #16
 8002abc:	627b      	str	r3, [r7, #36]	@ 0x24
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	330c      	adds	r3, #12
 8002ac4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ac6:	623a      	str	r2, [r7, #32]
 8002ac8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002aca:	69f9      	ldr	r1, [r7, #28]
 8002acc:	6a3a      	ldr	r2, [r7, #32]
 8002ace:	e841 2300 	strex	r3, r2, [r1]
 8002ad2:	61bb      	str	r3, [r7, #24]
   return(result);
 8002ad4:	69bb      	ldr	r3, [r7, #24]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d1e5      	bne.n	8002aa6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 0310 	and.w	r3, r3, #16
 8002ae4:	2b10      	cmp	r3, #16
 8002ae6:	d10a      	bne.n	8002afe <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002ae8:	2300      	movs	r3, #0
 8002aea:	60fb      	str	r3, [r7, #12]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	60fb      	str	r3, [r7, #12]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	60fb      	str	r3, [r7, #12]
 8002afc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002b02:	4619      	mov	r1, r3
 8002b04:	6878      	ldr	r0, [r7, #4]
 8002b06:	f7ff fe0e 	bl	8002726 <HAL_UARTEx_RxEventCallback>
 8002b0a:	e002      	b.n	8002b12 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002b0c:	6878      	ldr	r0, [r7, #4]
 8002b0e:	f7ff fdf8 	bl	8002702 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002b12:	2300      	movs	r3, #0
 8002b14:	e002      	b.n	8002b1c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002b16:	2300      	movs	r3, #0
 8002b18:	e000      	b.n	8002b1c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002b1a:	2302      	movs	r3, #2
  }
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	3730      	adds	r7, #48	@ 0x30
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}

08002b24 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b084      	sub	sp, #16
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	691b      	ldr	r3, [r3, #16]
 8002b32:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	68da      	ldr	r2, [r3, #12]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	430a      	orrs	r2, r1
 8002b40:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	689a      	ldr	r2, [r3, #8]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	691b      	ldr	r3, [r3, #16]
 8002b4a:	431a      	orrs	r2, r3
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	695b      	ldr	r3, [r3, #20]
 8002b50:	4313      	orrs	r3, r2
 8002b52:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	68db      	ldr	r3, [r3, #12]
 8002b5a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002b5e:	f023 030c 	bic.w	r3, r3, #12
 8002b62:	687a      	ldr	r2, [r7, #4]
 8002b64:	6812      	ldr	r2, [r2, #0]
 8002b66:	68b9      	ldr	r1, [r7, #8]
 8002b68:	430b      	orrs	r3, r1
 8002b6a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	695b      	ldr	r3, [r3, #20]
 8002b72:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	699a      	ldr	r2, [r3, #24]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	430a      	orrs	r2, r1
 8002b80:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a2c      	ldr	r2, [pc, #176]	@ (8002c38 <UART_SetConfig+0x114>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d103      	bne.n	8002b94 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002b8c:	f7fe ff26 	bl	80019dc <HAL_RCC_GetPCLK2Freq>
 8002b90:	60f8      	str	r0, [r7, #12]
 8002b92:	e002      	b.n	8002b9a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002b94:	f7fe ff0e 	bl	80019b4 <HAL_RCC_GetPCLK1Freq>
 8002b98:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002b9a:	68fa      	ldr	r2, [r7, #12]
 8002b9c:	4613      	mov	r3, r2
 8002b9e:	009b      	lsls	r3, r3, #2
 8002ba0:	4413      	add	r3, r2
 8002ba2:	009a      	lsls	r2, r3, #2
 8002ba4:	441a      	add	r2, r3
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	009b      	lsls	r3, r3, #2
 8002bac:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bb0:	4a22      	ldr	r2, [pc, #136]	@ (8002c3c <UART_SetConfig+0x118>)
 8002bb2:	fba2 2303 	umull	r2, r3, r2, r3
 8002bb6:	095b      	lsrs	r3, r3, #5
 8002bb8:	0119      	lsls	r1, r3, #4
 8002bba:	68fa      	ldr	r2, [r7, #12]
 8002bbc:	4613      	mov	r3, r2
 8002bbe:	009b      	lsls	r3, r3, #2
 8002bc0:	4413      	add	r3, r2
 8002bc2:	009a      	lsls	r2, r3, #2
 8002bc4:	441a      	add	r2, r3
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	009b      	lsls	r3, r3, #2
 8002bcc:	fbb2 f2f3 	udiv	r2, r2, r3
 8002bd0:	4b1a      	ldr	r3, [pc, #104]	@ (8002c3c <UART_SetConfig+0x118>)
 8002bd2:	fba3 0302 	umull	r0, r3, r3, r2
 8002bd6:	095b      	lsrs	r3, r3, #5
 8002bd8:	2064      	movs	r0, #100	@ 0x64
 8002bda:	fb00 f303 	mul.w	r3, r0, r3
 8002bde:	1ad3      	subs	r3, r2, r3
 8002be0:	011b      	lsls	r3, r3, #4
 8002be2:	3332      	adds	r3, #50	@ 0x32
 8002be4:	4a15      	ldr	r2, [pc, #84]	@ (8002c3c <UART_SetConfig+0x118>)
 8002be6:	fba2 2303 	umull	r2, r3, r2, r3
 8002bea:	095b      	lsrs	r3, r3, #5
 8002bec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002bf0:	4419      	add	r1, r3
 8002bf2:	68fa      	ldr	r2, [r7, #12]
 8002bf4:	4613      	mov	r3, r2
 8002bf6:	009b      	lsls	r3, r3, #2
 8002bf8:	4413      	add	r3, r2
 8002bfa:	009a      	lsls	r2, r3, #2
 8002bfc:	441a      	add	r2, r3
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	009b      	lsls	r3, r3, #2
 8002c04:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c08:	4b0c      	ldr	r3, [pc, #48]	@ (8002c3c <UART_SetConfig+0x118>)
 8002c0a:	fba3 0302 	umull	r0, r3, r3, r2
 8002c0e:	095b      	lsrs	r3, r3, #5
 8002c10:	2064      	movs	r0, #100	@ 0x64
 8002c12:	fb00 f303 	mul.w	r3, r0, r3
 8002c16:	1ad3      	subs	r3, r2, r3
 8002c18:	011b      	lsls	r3, r3, #4
 8002c1a:	3332      	adds	r3, #50	@ 0x32
 8002c1c:	4a07      	ldr	r2, [pc, #28]	@ (8002c3c <UART_SetConfig+0x118>)
 8002c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c22:	095b      	lsrs	r3, r3, #5
 8002c24:	f003 020f 	and.w	r2, r3, #15
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	440a      	add	r2, r1
 8002c2e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002c30:	bf00      	nop
 8002c32:	3710      	adds	r7, #16
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	40013800 	.word	0x40013800
 8002c3c:	51eb851f 	.word	0x51eb851f

08002c40 <siprintf>:
 8002c40:	b40e      	push	{r1, r2, r3}
 8002c42:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8002c46:	b500      	push	{lr}
 8002c48:	b09c      	sub	sp, #112	@ 0x70
 8002c4a:	ab1d      	add	r3, sp, #116	@ 0x74
 8002c4c:	9002      	str	r0, [sp, #8]
 8002c4e:	9006      	str	r0, [sp, #24]
 8002c50:	9107      	str	r1, [sp, #28]
 8002c52:	9104      	str	r1, [sp, #16]
 8002c54:	4808      	ldr	r0, [pc, #32]	@ (8002c78 <siprintf+0x38>)
 8002c56:	4909      	ldr	r1, [pc, #36]	@ (8002c7c <siprintf+0x3c>)
 8002c58:	f853 2b04 	ldr.w	r2, [r3], #4
 8002c5c:	9105      	str	r1, [sp, #20]
 8002c5e:	6800      	ldr	r0, [r0, #0]
 8002c60:	a902      	add	r1, sp, #8
 8002c62:	9301      	str	r3, [sp, #4]
 8002c64:	f000 f992 	bl	8002f8c <_svfiprintf_r>
 8002c68:	2200      	movs	r2, #0
 8002c6a:	9b02      	ldr	r3, [sp, #8]
 8002c6c:	701a      	strb	r2, [r3, #0]
 8002c6e:	b01c      	add	sp, #112	@ 0x70
 8002c70:	f85d eb04 	ldr.w	lr, [sp], #4
 8002c74:	b003      	add	sp, #12
 8002c76:	4770      	bx	lr
 8002c78:	2000000c 	.word	0x2000000c
 8002c7c:	ffff0208 	.word	0xffff0208

08002c80 <memset>:
 8002c80:	4603      	mov	r3, r0
 8002c82:	4402      	add	r2, r0
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d100      	bne.n	8002c8a <memset+0xa>
 8002c88:	4770      	bx	lr
 8002c8a:	f803 1b01 	strb.w	r1, [r3], #1
 8002c8e:	e7f9      	b.n	8002c84 <memset+0x4>

08002c90 <__errno>:
 8002c90:	4b01      	ldr	r3, [pc, #4]	@ (8002c98 <__errno+0x8>)
 8002c92:	6818      	ldr	r0, [r3, #0]
 8002c94:	4770      	bx	lr
 8002c96:	bf00      	nop
 8002c98:	2000000c 	.word	0x2000000c

08002c9c <__libc_init_array>:
 8002c9c:	b570      	push	{r4, r5, r6, lr}
 8002c9e:	2600      	movs	r6, #0
 8002ca0:	4d0c      	ldr	r5, [pc, #48]	@ (8002cd4 <__libc_init_array+0x38>)
 8002ca2:	4c0d      	ldr	r4, [pc, #52]	@ (8002cd8 <__libc_init_array+0x3c>)
 8002ca4:	1b64      	subs	r4, r4, r5
 8002ca6:	10a4      	asrs	r4, r4, #2
 8002ca8:	42a6      	cmp	r6, r4
 8002caa:	d109      	bne.n	8002cc0 <__libc_init_array+0x24>
 8002cac:	f000 fc78 	bl	80035a0 <_init>
 8002cb0:	2600      	movs	r6, #0
 8002cb2:	4d0a      	ldr	r5, [pc, #40]	@ (8002cdc <__libc_init_array+0x40>)
 8002cb4:	4c0a      	ldr	r4, [pc, #40]	@ (8002ce0 <__libc_init_array+0x44>)
 8002cb6:	1b64      	subs	r4, r4, r5
 8002cb8:	10a4      	asrs	r4, r4, #2
 8002cba:	42a6      	cmp	r6, r4
 8002cbc:	d105      	bne.n	8002cca <__libc_init_array+0x2e>
 8002cbe:	bd70      	pop	{r4, r5, r6, pc}
 8002cc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cc4:	4798      	blx	r3
 8002cc6:	3601      	adds	r6, #1
 8002cc8:	e7ee      	b.n	8002ca8 <__libc_init_array+0xc>
 8002cca:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cce:	4798      	blx	r3
 8002cd0:	3601      	adds	r6, #1
 8002cd2:	e7f2      	b.n	8002cba <__libc_init_array+0x1e>
 8002cd4:	08003630 	.word	0x08003630
 8002cd8:	08003630 	.word	0x08003630
 8002cdc:	08003630 	.word	0x08003630
 8002ce0:	08003634 	.word	0x08003634

08002ce4 <__retarget_lock_acquire_recursive>:
 8002ce4:	4770      	bx	lr

08002ce6 <__retarget_lock_release_recursive>:
 8002ce6:	4770      	bx	lr

08002ce8 <_free_r>:
 8002ce8:	b538      	push	{r3, r4, r5, lr}
 8002cea:	4605      	mov	r5, r0
 8002cec:	2900      	cmp	r1, #0
 8002cee:	d040      	beq.n	8002d72 <_free_r+0x8a>
 8002cf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002cf4:	1f0c      	subs	r4, r1, #4
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	bfb8      	it	lt
 8002cfa:	18e4      	addlt	r4, r4, r3
 8002cfc:	f000 f8de 	bl	8002ebc <__malloc_lock>
 8002d00:	4a1c      	ldr	r2, [pc, #112]	@ (8002d74 <_free_r+0x8c>)
 8002d02:	6813      	ldr	r3, [r2, #0]
 8002d04:	b933      	cbnz	r3, 8002d14 <_free_r+0x2c>
 8002d06:	6063      	str	r3, [r4, #4]
 8002d08:	6014      	str	r4, [r2, #0]
 8002d0a:	4628      	mov	r0, r5
 8002d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002d10:	f000 b8da 	b.w	8002ec8 <__malloc_unlock>
 8002d14:	42a3      	cmp	r3, r4
 8002d16:	d908      	bls.n	8002d2a <_free_r+0x42>
 8002d18:	6820      	ldr	r0, [r4, #0]
 8002d1a:	1821      	adds	r1, r4, r0
 8002d1c:	428b      	cmp	r3, r1
 8002d1e:	bf01      	itttt	eq
 8002d20:	6819      	ldreq	r1, [r3, #0]
 8002d22:	685b      	ldreq	r3, [r3, #4]
 8002d24:	1809      	addeq	r1, r1, r0
 8002d26:	6021      	streq	r1, [r4, #0]
 8002d28:	e7ed      	b.n	8002d06 <_free_r+0x1e>
 8002d2a:	461a      	mov	r2, r3
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	b10b      	cbz	r3, 8002d34 <_free_r+0x4c>
 8002d30:	42a3      	cmp	r3, r4
 8002d32:	d9fa      	bls.n	8002d2a <_free_r+0x42>
 8002d34:	6811      	ldr	r1, [r2, #0]
 8002d36:	1850      	adds	r0, r2, r1
 8002d38:	42a0      	cmp	r0, r4
 8002d3a:	d10b      	bne.n	8002d54 <_free_r+0x6c>
 8002d3c:	6820      	ldr	r0, [r4, #0]
 8002d3e:	4401      	add	r1, r0
 8002d40:	1850      	adds	r0, r2, r1
 8002d42:	4283      	cmp	r3, r0
 8002d44:	6011      	str	r1, [r2, #0]
 8002d46:	d1e0      	bne.n	8002d0a <_free_r+0x22>
 8002d48:	6818      	ldr	r0, [r3, #0]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	4408      	add	r0, r1
 8002d4e:	6010      	str	r0, [r2, #0]
 8002d50:	6053      	str	r3, [r2, #4]
 8002d52:	e7da      	b.n	8002d0a <_free_r+0x22>
 8002d54:	d902      	bls.n	8002d5c <_free_r+0x74>
 8002d56:	230c      	movs	r3, #12
 8002d58:	602b      	str	r3, [r5, #0]
 8002d5a:	e7d6      	b.n	8002d0a <_free_r+0x22>
 8002d5c:	6820      	ldr	r0, [r4, #0]
 8002d5e:	1821      	adds	r1, r4, r0
 8002d60:	428b      	cmp	r3, r1
 8002d62:	bf01      	itttt	eq
 8002d64:	6819      	ldreq	r1, [r3, #0]
 8002d66:	685b      	ldreq	r3, [r3, #4]
 8002d68:	1809      	addeq	r1, r1, r0
 8002d6a:	6021      	streq	r1, [r4, #0]
 8002d6c:	6063      	str	r3, [r4, #4]
 8002d6e:	6054      	str	r4, [r2, #4]
 8002d70:	e7cb      	b.n	8002d0a <_free_r+0x22>
 8002d72:	bd38      	pop	{r3, r4, r5, pc}
 8002d74:	2000027c 	.word	0x2000027c

08002d78 <sbrk_aligned>:
 8002d78:	b570      	push	{r4, r5, r6, lr}
 8002d7a:	4e0f      	ldr	r6, [pc, #60]	@ (8002db8 <sbrk_aligned+0x40>)
 8002d7c:	460c      	mov	r4, r1
 8002d7e:	6831      	ldr	r1, [r6, #0]
 8002d80:	4605      	mov	r5, r0
 8002d82:	b911      	cbnz	r1, 8002d8a <sbrk_aligned+0x12>
 8002d84:	f000 fbaa 	bl	80034dc <_sbrk_r>
 8002d88:	6030      	str	r0, [r6, #0]
 8002d8a:	4621      	mov	r1, r4
 8002d8c:	4628      	mov	r0, r5
 8002d8e:	f000 fba5 	bl	80034dc <_sbrk_r>
 8002d92:	1c43      	adds	r3, r0, #1
 8002d94:	d103      	bne.n	8002d9e <sbrk_aligned+0x26>
 8002d96:	f04f 34ff 	mov.w	r4, #4294967295
 8002d9a:	4620      	mov	r0, r4
 8002d9c:	bd70      	pop	{r4, r5, r6, pc}
 8002d9e:	1cc4      	adds	r4, r0, #3
 8002da0:	f024 0403 	bic.w	r4, r4, #3
 8002da4:	42a0      	cmp	r0, r4
 8002da6:	d0f8      	beq.n	8002d9a <sbrk_aligned+0x22>
 8002da8:	1a21      	subs	r1, r4, r0
 8002daa:	4628      	mov	r0, r5
 8002dac:	f000 fb96 	bl	80034dc <_sbrk_r>
 8002db0:	3001      	adds	r0, #1
 8002db2:	d1f2      	bne.n	8002d9a <sbrk_aligned+0x22>
 8002db4:	e7ef      	b.n	8002d96 <sbrk_aligned+0x1e>
 8002db6:	bf00      	nop
 8002db8:	20000278 	.word	0x20000278

08002dbc <_malloc_r>:
 8002dbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002dc0:	1ccd      	adds	r5, r1, #3
 8002dc2:	f025 0503 	bic.w	r5, r5, #3
 8002dc6:	3508      	adds	r5, #8
 8002dc8:	2d0c      	cmp	r5, #12
 8002dca:	bf38      	it	cc
 8002dcc:	250c      	movcc	r5, #12
 8002dce:	2d00      	cmp	r5, #0
 8002dd0:	4606      	mov	r6, r0
 8002dd2:	db01      	blt.n	8002dd8 <_malloc_r+0x1c>
 8002dd4:	42a9      	cmp	r1, r5
 8002dd6:	d904      	bls.n	8002de2 <_malloc_r+0x26>
 8002dd8:	230c      	movs	r3, #12
 8002dda:	6033      	str	r3, [r6, #0]
 8002ddc:	2000      	movs	r0, #0
 8002dde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002de2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002eb8 <_malloc_r+0xfc>
 8002de6:	f000 f869 	bl	8002ebc <__malloc_lock>
 8002dea:	f8d8 3000 	ldr.w	r3, [r8]
 8002dee:	461c      	mov	r4, r3
 8002df0:	bb44      	cbnz	r4, 8002e44 <_malloc_r+0x88>
 8002df2:	4629      	mov	r1, r5
 8002df4:	4630      	mov	r0, r6
 8002df6:	f7ff ffbf 	bl	8002d78 <sbrk_aligned>
 8002dfa:	1c43      	adds	r3, r0, #1
 8002dfc:	4604      	mov	r4, r0
 8002dfe:	d158      	bne.n	8002eb2 <_malloc_r+0xf6>
 8002e00:	f8d8 4000 	ldr.w	r4, [r8]
 8002e04:	4627      	mov	r7, r4
 8002e06:	2f00      	cmp	r7, #0
 8002e08:	d143      	bne.n	8002e92 <_malloc_r+0xd6>
 8002e0a:	2c00      	cmp	r4, #0
 8002e0c:	d04b      	beq.n	8002ea6 <_malloc_r+0xea>
 8002e0e:	6823      	ldr	r3, [r4, #0]
 8002e10:	4639      	mov	r1, r7
 8002e12:	4630      	mov	r0, r6
 8002e14:	eb04 0903 	add.w	r9, r4, r3
 8002e18:	f000 fb60 	bl	80034dc <_sbrk_r>
 8002e1c:	4581      	cmp	r9, r0
 8002e1e:	d142      	bne.n	8002ea6 <_malloc_r+0xea>
 8002e20:	6821      	ldr	r1, [r4, #0]
 8002e22:	4630      	mov	r0, r6
 8002e24:	1a6d      	subs	r5, r5, r1
 8002e26:	4629      	mov	r1, r5
 8002e28:	f7ff ffa6 	bl	8002d78 <sbrk_aligned>
 8002e2c:	3001      	adds	r0, #1
 8002e2e:	d03a      	beq.n	8002ea6 <_malloc_r+0xea>
 8002e30:	6823      	ldr	r3, [r4, #0]
 8002e32:	442b      	add	r3, r5
 8002e34:	6023      	str	r3, [r4, #0]
 8002e36:	f8d8 3000 	ldr.w	r3, [r8]
 8002e3a:	685a      	ldr	r2, [r3, #4]
 8002e3c:	bb62      	cbnz	r2, 8002e98 <_malloc_r+0xdc>
 8002e3e:	f8c8 7000 	str.w	r7, [r8]
 8002e42:	e00f      	b.n	8002e64 <_malloc_r+0xa8>
 8002e44:	6822      	ldr	r2, [r4, #0]
 8002e46:	1b52      	subs	r2, r2, r5
 8002e48:	d420      	bmi.n	8002e8c <_malloc_r+0xd0>
 8002e4a:	2a0b      	cmp	r2, #11
 8002e4c:	d917      	bls.n	8002e7e <_malloc_r+0xc2>
 8002e4e:	1961      	adds	r1, r4, r5
 8002e50:	42a3      	cmp	r3, r4
 8002e52:	6025      	str	r5, [r4, #0]
 8002e54:	bf18      	it	ne
 8002e56:	6059      	strne	r1, [r3, #4]
 8002e58:	6863      	ldr	r3, [r4, #4]
 8002e5a:	bf08      	it	eq
 8002e5c:	f8c8 1000 	streq.w	r1, [r8]
 8002e60:	5162      	str	r2, [r4, r5]
 8002e62:	604b      	str	r3, [r1, #4]
 8002e64:	4630      	mov	r0, r6
 8002e66:	f000 f82f 	bl	8002ec8 <__malloc_unlock>
 8002e6a:	f104 000b 	add.w	r0, r4, #11
 8002e6e:	1d23      	adds	r3, r4, #4
 8002e70:	f020 0007 	bic.w	r0, r0, #7
 8002e74:	1ac2      	subs	r2, r0, r3
 8002e76:	bf1c      	itt	ne
 8002e78:	1a1b      	subne	r3, r3, r0
 8002e7a:	50a3      	strne	r3, [r4, r2]
 8002e7c:	e7af      	b.n	8002dde <_malloc_r+0x22>
 8002e7e:	6862      	ldr	r2, [r4, #4]
 8002e80:	42a3      	cmp	r3, r4
 8002e82:	bf0c      	ite	eq
 8002e84:	f8c8 2000 	streq.w	r2, [r8]
 8002e88:	605a      	strne	r2, [r3, #4]
 8002e8a:	e7eb      	b.n	8002e64 <_malloc_r+0xa8>
 8002e8c:	4623      	mov	r3, r4
 8002e8e:	6864      	ldr	r4, [r4, #4]
 8002e90:	e7ae      	b.n	8002df0 <_malloc_r+0x34>
 8002e92:	463c      	mov	r4, r7
 8002e94:	687f      	ldr	r7, [r7, #4]
 8002e96:	e7b6      	b.n	8002e06 <_malloc_r+0x4a>
 8002e98:	461a      	mov	r2, r3
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	42a3      	cmp	r3, r4
 8002e9e:	d1fb      	bne.n	8002e98 <_malloc_r+0xdc>
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	6053      	str	r3, [r2, #4]
 8002ea4:	e7de      	b.n	8002e64 <_malloc_r+0xa8>
 8002ea6:	230c      	movs	r3, #12
 8002ea8:	4630      	mov	r0, r6
 8002eaa:	6033      	str	r3, [r6, #0]
 8002eac:	f000 f80c 	bl	8002ec8 <__malloc_unlock>
 8002eb0:	e794      	b.n	8002ddc <_malloc_r+0x20>
 8002eb2:	6005      	str	r5, [r0, #0]
 8002eb4:	e7d6      	b.n	8002e64 <_malloc_r+0xa8>
 8002eb6:	bf00      	nop
 8002eb8:	2000027c 	.word	0x2000027c

08002ebc <__malloc_lock>:
 8002ebc:	4801      	ldr	r0, [pc, #4]	@ (8002ec4 <__malloc_lock+0x8>)
 8002ebe:	f7ff bf11 	b.w	8002ce4 <__retarget_lock_acquire_recursive>
 8002ec2:	bf00      	nop
 8002ec4:	20000274 	.word	0x20000274

08002ec8 <__malloc_unlock>:
 8002ec8:	4801      	ldr	r0, [pc, #4]	@ (8002ed0 <__malloc_unlock+0x8>)
 8002eca:	f7ff bf0c 	b.w	8002ce6 <__retarget_lock_release_recursive>
 8002ece:	bf00      	nop
 8002ed0:	20000274 	.word	0x20000274

08002ed4 <__ssputs_r>:
 8002ed4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ed8:	461f      	mov	r7, r3
 8002eda:	688e      	ldr	r6, [r1, #8]
 8002edc:	4682      	mov	sl, r0
 8002ede:	42be      	cmp	r6, r7
 8002ee0:	460c      	mov	r4, r1
 8002ee2:	4690      	mov	r8, r2
 8002ee4:	680b      	ldr	r3, [r1, #0]
 8002ee6:	d82d      	bhi.n	8002f44 <__ssputs_r+0x70>
 8002ee8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002eec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002ef0:	d026      	beq.n	8002f40 <__ssputs_r+0x6c>
 8002ef2:	6965      	ldr	r5, [r4, #20]
 8002ef4:	6909      	ldr	r1, [r1, #16]
 8002ef6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002efa:	eba3 0901 	sub.w	r9, r3, r1
 8002efe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002f02:	1c7b      	adds	r3, r7, #1
 8002f04:	444b      	add	r3, r9
 8002f06:	106d      	asrs	r5, r5, #1
 8002f08:	429d      	cmp	r5, r3
 8002f0a:	bf38      	it	cc
 8002f0c:	461d      	movcc	r5, r3
 8002f0e:	0553      	lsls	r3, r2, #21
 8002f10:	d527      	bpl.n	8002f62 <__ssputs_r+0x8e>
 8002f12:	4629      	mov	r1, r5
 8002f14:	f7ff ff52 	bl	8002dbc <_malloc_r>
 8002f18:	4606      	mov	r6, r0
 8002f1a:	b360      	cbz	r0, 8002f76 <__ssputs_r+0xa2>
 8002f1c:	464a      	mov	r2, r9
 8002f1e:	6921      	ldr	r1, [r4, #16]
 8002f20:	f000 fafa 	bl	8003518 <memcpy>
 8002f24:	89a3      	ldrh	r3, [r4, #12]
 8002f26:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002f2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f2e:	81a3      	strh	r3, [r4, #12]
 8002f30:	6126      	str	r6, [r4, #16]
 8002f32:	444e      	add	r6, r9
 8002f34:	6026      	str	r6, [r4, #0]
 8002f36:	463e      	mov	r6, r7
 8002f38:	6165      	str	r5, [r4, #20]
 8002f3a:	eba5 0509 	sub.w	r5, r5, r9
 8002f3e:	60a5      	str	r5, [r4, #8]
 8002f40:	42be      	cmp	r6, r7
 8002f42:	d900      	bls.n	8002f46 <__ssputs_r+0x72>
 8002f44:	463e      	mov	r6, r7
 8002f46:	4632      	mov	r2, r6
 8002f48:	4641      	mov	r1, r8
 8002f4a:	6820      	ldr	r0, [r4, #0]
 8002f4c:	f000 faac 	bl	80034a8 <memmove>
 8002f50:	2000      	movs	r0, #0
 8002f52:	68a3      	ldr	r3, [r4, #8]
 8002f54:	1b9b      	subs	r3, r3, r6
 8002f56:	60a3      	str	r3, [r4, #8]
 8002f58:	6823      	ldr	r3, [r4, #0]
 8002f5a:	4433      	add	r3, r6
 8002f5c:	6023      	str	r3, [r4, #0]
 8002f5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f62:	462a      	mov	r2, r5
 8002f64:	f000 fae6 	bl	8003534 <_realloc_r>
 8002f68:	4606      	mov	r6, r0
 8002f6a:	2800      	cmp	r0, #0
 8002f6c:	d1e0      	bne.n	8002f30 <__ssputs_r+0x5c>
 8002f6e:	4650      	mov	r0, sl
 8002f70:	6921      	ldr	r1, [r4, #16]
 8002f72:	f7ff feb9 	bl	8002ce8 <_free_r>
 8002f76:	230c      	movs	r3, #12
 8002f78:	f8ca 3000 	str.w	r3, [sl]
 8002f7c:	89a3      	ldrh	r3, [r4, #12]
 8002f7e:	f04f 30ff 	mov.w	r0, #4294967295
 8002f82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002f86:	81a3      	strh	r3, [r4, #12]
 8002f88:	e7e9      	b.n	8002f5e <__ssputs_r+0x8a>
	...

08002f8c <_svfiprintf_r>:
 8002f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f90:	4698      	mov	r8, r3
 8002f92:	898b      	ldrh	r3, [r1, #12]
 8002f94:	4607      	mov	r7, r0
 8002f96:	061b      	lsls	r3, r3, #24
 8002f98:	460d      	mov	r5, r1
 8002f9a:	4614      	mov	r4, r2
 8002f9c:	b09d      	sub	sp, #116	@ 0x74
 8002f9e:	d510      	bpl.n	8002fc2 <_svfiprintf_r+0x36>
 8002fa0:	690b      	ldr	r3, [r1, #16]
 8002fa2:	b973      	cbnz	r3, 8002fc2 <_svfiprintf_r+0x36>
 8002fa4:	2140      	movs	r1, #64	@ 0x40
 8002fa6:	f7ff ff09 	bl	8002dbc <_malloc_r>
 8002faa:	6028      	str	r0, [r5, #0]
 8002fac:	6128      	str	r0, [r5, #16]
 8002fae:	b930      	cbnz	r0, 8002fbe <_svfiprintf_r+0x32>
 8002fb0:	230c      	movs	r3, #12
 8002fb2:	603b      	str	r3, [r7, #0]
 8002fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8002fb8:	b01d      	add	sp, #116	@ 0x74
 8002fba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002fbe:	2340      	movs	r3, #64	@ 0x40
 8002fc0:	616b      	str	r3, [r5, #20]
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	9309      	str	r3, [sp, #36]	@ 0x24
 8002fc6:	2320      	movs	r3, #32
 8002fc8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002fcc:	2330      	movs	r3, #48	@ 0x30
 8002fce:	f04f 0901 	mov.w	r9, #1
 8002fd2:	f8cd 800c 	str.w	r8, [sp, #12]
 8002fd6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003170 <_svfiprintf_r+0x1e4>
 8002fda:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002fde:	4623      	mov	r3, r4
 8002fe0:	469a      	mov	sl, r3
 8002fe2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002fe6:	b10a      	cbz	r2, 8002fec <_svfiprintf_r+0x60>
 8002fe8:	2a25      	cmp	r2, #37	@ 0x25
 8002fea:	d1f9      	bne.n	8002fe0 <_svfiprintf_r+0x54>
 8002fec:	ebba 0b04 	subs.w	fp, sl, r4
 8002ff0:	d00b      	beq.n	800300a <_svfiprintf_r+0x7e>
 8002ff2:	465b      	mov	r3, fp
 8002ff4:	4622      	mov	r2, r4
 8002ff6:	4629      	mov	r1, r5
 8002ff8:	4638      	mov	r0, r7
 8002ffa:	f7ff ff6b 	bl	8002ed4 <__ssputs_r>
 8002ffe:	3001      	adds	r0, #1
 8003000:	f000 80a7 	beq.w	8003152 <_svfiprintf_r+0x1c6>
 8003004:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003006:	445a      	add	r2, fp
 8003008:	9209      	str	r2, [sp, #36]	@ 0x24
 800300a:	f89a 3000 	ldrb.w	r3, [sl]
 800300e:	2b00      	cmp	r3, #0
 8003010:	f000 809f 	beq.w	8003152 <_svfiprintf_r+0x1c6>
 8003014:	2300      	movs	r3, #0
 8003016:	f04f 32ff 	mov.w	r2, #4294967295
 800301a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800301e:	f10a 0a01 	add.w	sl, sl, #1
 8003022:	9304      	str	r3, [sp, #16]
 8003024:	9307      	str	r3, [sp, #28]
 8003026:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800302a:	931a      	str	r3, [sp, #104]	@ 0x68
 800302c:	4654      	mov	r4, sl
 800302e:	2205      	movs	r2, #5
 8003030:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003034:	484e      	ldr	r0, [pc, #312]	@ (8003170 <_svfiprintf_r+0x1e4>)
 8003036:	f000 fa61 	bl	80034fc <memchr>
 800303a:	9a04      	ldr	r2, [sp, #16]
 800303c:	b9d8      	cbnz	r0, 8003076 <_svfiprintf_r+0xea>
 800303e:	06d0      	lsls	r0, r2, #27
 8003040:	bf44      	itt	mi
 8003042:	2320      	movmi	r3, #32
 8003044:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003048:	0711      	lsls	r1, r2, #28
 800304a:	bf44      	itt	mi
 800304c:	232b      	movmi	r3, #43	@ 0x2b
 800304e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003052:	f89a 3000 	ldrb.w	r3, [sl]
 8003056:	2b2a      	cmp	r3, #42	@ 0x2a
 8003058:	d015      	beq.n	8003086 <_svfiprintf_r+0xfa>
 800305a:	4654      	mov	r4, sl
 800305c:	2000      	movs	r0, #0
 800305e:	f04f 0c0a 	mov.w	ip, #10
 8003062:	9a07      	ldr	r2, [sp, #28]
 8003064:	4621      	mov	r1, r4
 8003066:	f811 3b01 	ldrb.w	r3, [r1], #1
 800306a:	3b30      	subs	r3, #48	@ 0x30
 800306c:	2b09      	cmp	r3, #9
 800306e:	d94b      	bls.n	8003108 <_svfiprintf_r+0x17c>
 8003070:	b1b0      	cbz	r0, 80030a0 <_svfiprintf_r+0x114>
 8003072:	9207      	str	r2, [sp, #28]
 8003074:	e014      	b.n	80030a0 <_svfiprintf_r+0x114>
 8003076:	eba0 0308 	sub.w	r3, r0, r8
 800307a:	fa09 f303 	lsl.w	r3, r9, r3
 800307e:	4313      	orrs	r3, r2
 8003080:	46a2      	mov	sl, r4
 8003082:	9304      	str	r3, [sp, #16]
 8003084:	e7d2      	b.n	800302c <_svfiprintf_r+0xa0>
 8003086:	9b03      	ldr	r3, [sp, #12]
 8003088:	1d19      	adds	r1, r3, #4
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	9103      	str	r1, [sp, #12]
 800308e:	2b00      	cmp	r3, #0
 8003090:	bfbb      	ittet	lt
 8003092:	425b      	neglt	r3, r3
 8003094:	f042 0202 	orrlt.w	r2, r2, #2
 8003098:	9307      	strge	r3, [sp, #28]
 800309a:	9307      	strlt	r3, [sp, #28]
 800309c:	bfb8      	it	lt
 800309e:	9204      	strlt	r2, [sp, #16]
 80030a0:	7823      	ldrb	r3, [r4, #0]
 80030a2:	2b2e      	cmp	r3, #46	@ 0x2e
 80030a4:	d10a      	bne.n	80030bc <_svfiprintf_r+0x130>
 80030a6:	7863      	ldrb	r3, [r4, #1]
 80030a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80030aa:	d132      	bne.n	8003112 <_svfiprintf_r+0x186>
 80030ac:	9b03      	ldr	r3, [sp, #12]
 80030ae:	3402      	adds	r4, #2
 80030b0:	1d1a      	adds	r2, r3, #4
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	9203      	str	r2, [sp, #12]
 80030b6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80030ba:	9305      	str	r3, [sp, #20]
 80030bc:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003174 <_svfiprintf_r+0x1e8>
 80030c0:	2203      	movs	r2, #3
 80030c2:	4650      	mov	r0, sl
 80030c4:	7821      	ldrb	r1, [r4, #0]
 80030c6:	f000 fa19 	bl	80034fc <memchr>
 80030ca:	b138      	cbz	r0, 80030dc <_svfiprintf_r+0x150>
 80030cc:	2240      	movs	r2, #64	@ 0x40
 80030ce:	9b04      	ldr	r3, [sp, #16]
 80030d0:	eba0 000a 	sub.w	r0, r0, sl
 80030d4:	4082      	lsls	r2, r0
 80030d6:	4313      	orrs	r3, r2
 80030d8:	3401      	adds	r4, #1
 80030da:	9304      	str	r3, [sp, #16]
 80030dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80030e0:	2206      	movs	r2, #6
 80030e2:	4825      	ldr	r0, [pc, #148]	@ (8003178 <_svfiprintf_r+0x1ec>)
 80030e4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80030e8:	f000 fa08 	bl	80034fc <memchr>
 80030ec:	2800      	cmp	r0, #0
 80030ee:	d036      	beq.n	800315e <_svfiprintf_r+0x1d2>
 80030f0:	4b22      	ldr	r3, [pc, #136]	@ (800317c <_svfiprintf_r+0x1f0>)
 80030f2:	bb1b      	cbnz	r3, 800313c <_svfiprintf_r+0x1b0>
 80030f4:	9b03      	ldr	r3, [sp, #12]
 80030f6:	3307      	adds	r3, #7
 80030f8:	f023 0307 	bic.w	r3, r3, #7
 80030fc:	3308      	adds	r3, #8
 80030fe:	9303      	str	r3, [sp, #12]
 8003100:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003102:	4433      	add	r3, r6
 8003104:	9309      	str	r3, [sp, #36]	@ 0x24
 8003106:	e76a      	b.n	8002fde <_svfiprintf_r+0x52>
 8003108:	460c      	mov	r4, r1
 800310a:	2001      	movs	r0, #1
 800310c:	fb0c 3202 	mla	r2, ip, r2, r3
 8003110:	e7a8      	b.n	8003064 <_svfiprintf_r+0xd8>
 8003112:	2300      	movs	r3, #0
 8003114:	f04f 0c0a 	mov.w	ip, #10
 8003118:	4619      	mov	r1, r3
 800311a:	3401      	adds	r4, #1
 800311c:	9305      	str	r3, [sp, #20]
 800311e:	4620      	mov	r0, r4
 8003120:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003124:	3a30      	subs	r2, #48	@ 0x30
 8003126:	2a09      	cmp	r2, #9
 8003128:	d903      	bls.n	8003132 <_svfiprintf_r+0x1a6>
 800312a:	2b00      	cmp	r3, #0
 800312c:	d0c6      	beq.n	80030bc <_svfiprintf_r+0x130>
 800312e:	9105      	str	r1, [sp, #20]
 8003130:	e7c4      	b.n	80030bc <_svfiprintf_r+0x130>
 8003132:	4604      	mov	r4, r0
 8003134:	2301      	movs	r3, #1
 8003136:	fb0c 2101 	mla	r1, ip, r1, r2
 800313a:	e7f0      	b.n	800311e <_svfiprintf_r+0x192>
 800313c:	ab03      	add	r3, sp, #12
 800313e:	9300      	str	r3, [sp, #0]
 8003140:	462a      	mov	r2, r5
 8003142:	4638      	mov	r0, r7
 8003144:	4b0e      	ldr	r3, [pc, #56]	@ (8003180 <_svfiprintf_r+0x1f4>)
 8003146:	a904      	add	r1, sp, #16
 8003148:	f3af 8000 	nop.w
 800314c:	1c42      	adds	r2, r0, #1
 800314e:	4606      	mov	r6, r0
 8003150:	d1d6      	bne.n	8003100 <_svfiprintf_r+0x174>
 8003152:	89ab      	ldrh	r3, [r5, #12]
 8003154:	065b      	lsls	r3, r3, #25
 8003156:	f53f af2d 	bmi.w	8002fb4 <_svfiprintf_r+0x28>
 800315a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800315c:	e72c      	b.n	8002fb8 <_svfiprintf_r+0x2c>
 800315e:	ab03      	add	r3, sp, #12
 8003160:	9300      	str	r3, [sp, #0]
 8003162:	462a      	mov	r2, r5
 8003164:	4638      	mov	r0, r7
 8003166:	4b06      	ldr	r3, [pc, #24]	@ (8003180 <_svfiprintf_r+0x1f4>)
 8003168:	a904      	add	r1, sp, #16
 800316a:	f000 f87d 	bl	8003268 <_printf_i>
 800316e:	e7ed      	b.n	800314c <_svfiprintf_r+0x1c0>
 8003170:	080035f2 	.word	0x080035f2
 8003174:	080035f8 	.word	0x080035f8
 8003178:	080035fc 	.word	0x080035fc
 800317c:	00000000 	.word	0x00000000
 8003180:	08002ed5 	.word	0x08002ed5

08003184 <_printf_common>:
 8003184:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003188:	4616      	mov	r6, r2
 800318a:	4698      	mov	r8, r3
 800318c:	688a      	ldr	r2, [r1, #8]
 800318e:	690b      	ldr	r3, [r1, #16]
 8003190:	4607      	mov	r7, r0
 8003192:	4293      	cmp	r3, r2
 8003194:	bfb8      	it	lt
 8003196:	4613      	movlt	r3, r2
 8003198:	6033      	str	r3, [r6, #0]
 800319a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800319e:	460c      	mov	r4, r1
 80031a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80031a4:	b10a      	cbz	r2, 80031aa <_printf_common+0x26>
 80031a6:	3301      	adds	r3, #1
 80031a8:	6033      	str	r3, [r6, #0]
 80031aa:	6823      	ldr	r3, [r4, #0]
 80031ac:	0699      	lsls	r1, r3, #26
 80031ae:	bf42      	ittt	mi
 80031b0:	6833      	ldrmi	r3, [r6, #0]
 80031b2:	3302      	addmi	r3, #2
 80031b4:	6033      	strmi	r3, [r6, #0]
 80031b6:	6825      	ldr	r5, [r4, #0]
 80031b8:	f015 0506 	ands.w	r5, r5, #6
 80031bc:	d106      	bne.n	80031cc <_printf_common+0x48>
 80031be:	f104 0a19 	add.w	sl, r4, #25
 80031c2:	68e3      	ldr	r3, [r4, #12]
 80031c4:	6832      	ldr	r2, [r6, #0]
 80031c6:	1a9b      	subs	r3, r3, r2
 80031c8:	42ab      	cmp	r3, r5
 80031ca:	dc2b      	bgt.n	8003224 <_printf_common+0xa0>
 80031cc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80031d0:	6822      	ldr	r2, [r4, #0]
 80031d2:	3b00      	subs	r3, #0
 80031d4:	bf18      	it	ne
 80031d6:	2301      	movne	r3, #1
 80031d8:	0692      	lsls	r2, r2, #26
 80031da:	d430      	bmi.n	800323e <_printf_common+0xba>
 80031dc:	4641      	mov	r1, r8
 80031de:	4638      	mov	r0, r7
 80031e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80031e4:	47c8      	blx	r9
 80031e6:	3001      	adds	r0, #1
 80031e8:	d023      	beq.n	8003232 <_printf_common+0xae>
 80031ea:	6823      	ldr	r3, [r4, #0]
 80031ec:	6922      	ldr	r2, [r4, #16]
 80031ee:	f003 0306 	and.w	r3, r3, #6
 80031f2:	2b04      	cmp	r3, #4
 80031f4:	bf14      	ite	ne
 80031f6:	2500      	movne	r5, #0
 80031f8:	6833      	ldreq	r3, [r6, #0]
 80031fa:	f04f 0600 	mov.w	r6, #0
 80031fe:	bf08      	it	eq
 8003200:	68e5      	ldreq	r5, [r4, #12]
 8003202:	f104 041a 	add.w	r4, r4, #26
 8003206:	bf08      	it	eq
 8003208:	1aed      	subeq	r5, r5, r3
 800320a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800320e:	bf08      	it	eq
 8003210:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003214:	4293      	cmp	r3, r2
 8003216:	bfc4      	itt	gt
 8003218:	1a9b      	subgt	r3, r3, r2
 800321a:	18ed      	addgt	r5, r5, r3
 800321c:	42b5      	cmp	r5, r6
 800321e:	d11a      	bne.n	8003256 <_printf_common+0xd2>
 8003220:	2000      	movs	r0, #0
 8003222:	e008      	b.n	8003236 <_printf_common+0xb2>
 8003224:	2301      	movs	r3, #1
 8003226:	4652      	mov	r2, sl
 8003228:	4641      	mov	r1, r8
 800322a:	4638      	mov	r0, r7
 800322c:	47c8      	blx	r9
 800322e:	3001      	adds	r0, #1
 8003230:	d103      	bne.n	800323a <_printf_common+0xb6>
 8003232:	f04f 30ff 	mov.w	r0, #4294967295
 8003236:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800323a:	3501      	adds	r5, #1
 800323c:	e7c1      	b.n	80031c2 <_printf_common+0x3e>
 800323e:	2030      	movs	r0, #48	@ 0x30
 8003240:	18e1      	adds	r1, r4, r3
 8003242:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003246:	1c5a      	adds	r2, r3, #1
 8003248:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800324c:	4422      	add	r2, r4
 800324e:	3302      	adds	r3, #2
 8003250:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003254:	e7c2      	b.n	80031dc <_printf_common+0x58>
 8003256:	2301      	movs	r3, #1
 8003258:	4622      	mov	r2, r4
 800325a:	4641      	mov	r1, r8
 800325c:	4638      	mov	r0, r7
 800325e:	47c8      	blx	r9
 8003260:	3001      	adds	r0, #1
 8003262:	d0e6      	beq.n	8003232 <_printf_common+0xae>
 8003264:	3601      	adds	r6, #1
 8003266:	e7d9      	b.n	800321c <_printf_common+0x98>

08003268 <_printf_i>:
 8003268:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800326c:	7e0f      	ldrb	r7, [r1, #24]
 800326e:	4691      	mov	r9, r2
 8003270:	2f78      	cmp	r7, #120	@ 0x78
 8003272:	4680      	mov	r8, r0
 8003274:	460c      	mov	r4, r1
 8003276:	469a      	mov	sl, r3
 8003278:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800327a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800327e:	d807      	bhi.n	8003290 <_printf_i+0x28>
 8003280:	2f62      	cmp	r7, #98	@ 0x62
 8003282:	d80a      	bhi.n	800329a <_printf_i+0x32>
 8003284:	2f00      	cmp	r7, #0
 8003286:	f000 80d3 	beq.w	8003430 <_printf_i+0x1c8>
 800328a:	2f58      	cmp	r7, #88	@ 0x58
 800328c:	f000 80ba 	beq.w	8003404 <_printf_i+0x19c>
 8003290:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003294:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003298:	e03a      	b.n	8003310 <_printf_i+0xa8>
 800329a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800329e:	2b15      	cmp	r3, #21
 80032a0:	d8f6      	bhi.n	8003290 <_printf_i+0x28>
 80032a2:	a101      	add	r1, pc, #4	@ (adr r1, 80032a8 <_printf_i+0x40>)
 80032a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80032a8:	08003301 	.word	0x08003301
 80032ac:	08003315 	.word	0x08003315
 80032b0:	08003291 	.word	0x08003291
 80032b4:	08003291 	.word	0x08003291
 80032b8:	08003291 	.word	0x08003291
 80032bc:	08003291 	.word	0x08003291
 80032c0:	08003315 	.word	0x08003315
 80032c4:	08003291 	.word	0x08003291
 80032c8:	08003291 	.word	0x08003291
 80032cc:	08003291 	.word	0x08003291
 80032d0:	08003291 	.word	0x08003291
 80032d4:	08003417 	.word	0x08003417
 80032d8:	0800333f 	.word	0x0800333f
 80032dc:	080033d1 	.word	0x080033d1
 80032e0:	08003291 	.word	0x08003291
 80032e4:	08003291 	.word	0x08003291
 80032e8:	08003439 	.word	0x08003439
 80032ec:	08003291 	.word	0x08003291
 80032f0:	0800333f 	.word	0x0800333f
 80032f4:	08003291 	.word	0x08003291
 80032f8:	08003291 	.word	0x08003291
 80032fc:	080033d9 	.word	0x080033d9
 8003300:	6833      	ldr	r3, [r6, #0]
 8003302:	1d1a      	adds	r2, r3, #4
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	6032      	str	r2, [r6, #0]
 8003308:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800330c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003310:	2301      	movs	r3, #1
 8003312:	e09e      	b.n	8003452 <_printf_i+0x1ea>
 8003314:	6833      	ldr	r3, [r6, #0]
 8003316:	6820      	ldr	r0, [r4, #0]
 8003318:	1d19      	adds	r1, r3, #4
 800331a:	6031      	str	r1, [r6, #0]
 800331c:	0606      	lsls	r6, r0, #24
 800331e:	d501      	bpl.n	8003324 <_printf_i+0xbc>
 8003320:	681d      	ldr	r5, [r3, #0]
 8003322:	e003      	b.n	800332c <_printf_i+0xc4>
 8003324:	0645      	lsls	r5, r0, #25
 8003326:	d5fb      	bpl.n	8003320 <_printf_i+0xb8>
 8003328:	f9b3 5000 	ldrsh.w	r5, [r3]
 800332c:	2d00      	cmp	r5, #0
 800332e:	da03      	bge.n	8003338 <_printf_i+0xd0>
 8003330:	232d      	movs	r3, #45	@ 0x2d
 8003332:	426d      	negs	r5, r5
 8003334:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003338:	230a      	movs	r3, #10
 800333a:	4859      	ldr	r0, [pc, #356]	@ (80034a0 <_printf_i+0x238>)
 800333c:	e011      	b.n	8003362 <_printf_i+0xfa>
 800333e:	6821      	ldr	r1, [r4, #0]
 8003340:	6833      	ldr	r3, [r6, #0]
 8003342:	0608      	lsls	r0, r1, #24
 8003344:	f853 5b04 	ldr.w	r5, [r3], #4
 8003348:	d402      	bmi.n	8003350 <_printf_i+0xe8>
 800334a:	0649      	lsls	r1, r1, #25
 800334c:	bf48      	it	mi
 800334e:	b2ad      	uxthmi	r5, r5
 8003350:	2f6f      	cmp	r7, #111	@ 0x6f
 8003352:	6033      	str	r3, [r6, #0]
 8003354:	bf14      	ite	ne
 8003356:	230a      	movne	r3, #10
 8003358:	2308      	moveq	r3, #8
 800335a:	4851      	ldr	r0, [pc, #324]	@ (80034a0 <_printf_i+0x238>)
 800335c:	2100      	movs	r1, #0
 800335e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003362:	6866      	ldr	r6, [r4, #4]
 8003364:	2e00      	cmp	r6, #0
 8003366:	bfa8      	it	ge
 8003368:	6821      	ldrge	r1, [r4, #0]
 800336a:	60a6      	str	r6, [r4, #8]
 800336c:	bfa4      	itt	ge
 800336e:	f021 0104 	bicge.w	r1, r1, #4
 8003372:	6021      	strge	r1, [r4, #0]
 8003374:	b90d      	cbnz	r5, 800337a <_printf_i+0x112>
 8003376:	2e00      	cmp	r6, #0
 8003378:	d04b      	beq.n	8003412 <_printf_i+0x1aa>
 800337a:	4616      	mov	r6, r2
 800337c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003380:	fb03 5711 	mls	r7, r3, r1, r5
 8003384:	5dc7      	ldrb	r7, [r0, r7]
 8003386:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800338a:	462f      	mov	r7, r5
 800338c:	42bb      	cmp	r3, r7
 800338e:	460d      	mov	r5, r1
 8003390:	d9f4      	bls.n	800337c <_printf_i+0x114>
 8003392:	2b08      	cmp	r3, #8
 8003394:	d10b      	bne.n	80033ae <_printf_i+0x146>
 8003396:	6823      	ldr	r3, [r4, #0]
 8003398:	07df      	lsls	r7, r3, #31
 800339a:	d508      	bpl.n	80033ae <_printf_i+0x146>
 800339c:	6923      	ldr	r3, [r4, #16]
 800339e:	6861      	ldr	r1, [r4, #4]
 80033a0:	4299      	cmp	r1, r3
 80033a2:	bfde      	ittt	le
 80033a4:	2330      	movle	r3, #48	@ 0x30
 80033a6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80033aa:	f106 36ff 	addle.w	r6, r6, #4294967295
 80033ae:	1b92      	subs	r2, r2, r6
 80033b0:	6122      	str	r2, [r4, #16]
 80033b2:	464b      	mov	r3, r9
 80033b4:	4621      	mov	r1, r4
 80033b6:	4640      	mov	r0, r8
 80033b8:	f8cd a000 	str.w	sl, [sp]
 80033bc:	aa03      	add	r2, sp, #12
 80033be:	f7ff fee1 	bl	8003184 <_printf_common>
 80033c2:	3001      	adds	r0, #1
 80033c4:	d14a      	bne.n	800345c <_printf_i+0x1f4>
 80033c6:	f04f 30ff 	mov.w	r0, #4294967295
 80033ca:	b004      	add	sp, #16
 80033cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80033d0:	6823      	ldr	r3, [r4, #0]
 80033d2:	f043 0320 	orr.w	r3, r3, #32
 80033d6:	6023      	str	r3, [r4, #0]
 80033d8:	2778      	movs	r7, #120	@ 0x78
 80033da:	4832      	ldr	r0, [pc, #200]	@ (80034a4 <_printf_i+0x23c>)
 80033dc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80033e0:	6823      	ldr	r3, [r4, #0]
 80033e2:	6831      	ldr	r1, [r6, #0]
 80033e4:	061f      	lsls	r7, r3, #24
 80033e6:	f851 5b04 	ldr.w	r5, [r1], #4
 80033ea:	d402      	bmi.n	80033f2 <_printf_i+0x18a>
 80033ec:	065f      	lsls	r7, r3, #25
 80033ee:	bf48      	it	mi
 80033f0:	b2ad      	uxthmi	r5, r5
 80033f2:	6031      	str	r1, [r6, #0]
 80033f4:	07d9      	lsls	r1, r3, #31
 80033f6:	bf44      	itt	mi
 80033f8:	f043 0320 	orrmi.w	r3, r3, #32
 80033fc:	6023      	strmi	r3, [r4, #0]
 80033fe:	b11d      	cbz	r5, 8003408 <_printf_i+0x1a0>
 8003400:	2310      	movs	r3, #16
 8003402:	e7ab      	b.n	800335c <_printf_i+0xf4>
 8003404:	4826      	ldr	r0, [pc, #152]	@ (80034a0 <_printf_i+0x238>)
 8003406:	e7e9      	b.n	80033dc <_printf_i+0x174>
 8003408:	6823      	ldr	r3, [r4, #0]
 800340a:	f023 0320 	bic.w	r3, r3, #32
 800340e:	6023      	str	r3, [r4, #0]
 8003410:	e7f6      	b.n	8003400 <_printf_i+0x198>
 8003412:	4616      	mov	r6, r2
 8003414:	e7bd      	b.n	8003392 <_printf_i+0x12a>
 8003416:	6833      	ldr	r3, [r6, #0]
 8003418:	6825      	ldr	r5, [r4, #0]
 800341a:	1d18      	adds	r0, r3, #4
 800341c:	6961      	ldr	r1, [r4, #20]
 800341e:	6030      	str	r0, [r6, #0]
 8003420:	062e      	lsls	r6, r5, #24
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	d501      	bpl.n	800342a <_printf_i+0x1c2>
 8003426:	6019      	str	r1, [r3, #0]
 8003428:	e002      	b.n	8003430 <_printf_i+0x1c8>
 800342a:	0668      	lsls	r0, r5, #25
 800342c:	d5fb      	bpl.n	8003426 <_printf_i+0x1be>
 800342e:	8019      	strh	r1, [r3, #0]
 8003430:	2300      	movs	r3, #0
 8003432:	4616      	mov	r6, r2
 8003434:	6123      	str	r3, [r4, #16]
 8003436:	e7bc      	b.n	80033b2 <_printf_i+0x14a>
 8003438:	6833      	ldr	r3, [r6, #0]
 800343a:	2100      	movs	r1, #0
 800343c:	1d1a      	adds	r2, r3, #4
 800343e:	6032      	str	r2, [r6, #0]
 8003440:	681e      	ldr	r6, [r3, #0]
 8003442:	6862      	ldr	r2, [r4, #4]
 8003444:	4630      	mov	r0, r6
 8003446:	f000 f859 	bl	80034fc <memchr>
 800344a:	b108      	cbz	r0, 8003450 <_printf_i+0x1e8>
 800344c:	1b80      	subs	r0, r0, r6
 800344e:	6060      	str	r0, [r4, #4]
 8003450:	6863      	ldr	r3, [r4, #4]
 8003452:	6123      	str	r3, [r4, #16]
 8003454:	2300      	movs	r3, #0
 8003456:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800345a:	e7aa      	b.n	80033b2 <_printf_i+0x14a>
 800345c:	4632      	mov	r2, r6
 800345e:	4649      	mov	r1, r9
 8003460:	4640      	mov	r0, r8
 8003462:	6923      	ldr	r3, [r4, #16]
 8003464:	47d0      	blx	sl
 8003466:	3001      	adds	r0, #1
 8003468:	d0ad      	beq.n	80033c6 <_printf_i+0x15e>
 800346a:	6823      	ldr	r3, [r4, #0]
 800346c:	079b      	lsls	r3, r3, #30
 800346e:	d413      	bmi.n	8003498 <_printf_i+0x230>
 8003470:	68e0      	ldr	r0, [r4, #12]
 8003472:	9b03      	ldr	r3, [sp, #12]
 8003474:	4298      	cmp	r0, r3
 8003476:	bfb8      	it	lt
 8003478:	4618      	movlt	r0, r3
 800347a:	e7a6      	b.n	80033ca <_printf_i+0x162>
 800347c:	2301      	movs	r3, #1
 800347e:	4632      	mov	r2, r6
 8003480:	4649      	mov	r1, r9
 8003482:	4640      	mov	r0, r8
 8003484:	47d0      	blx	sl
 8003486:	3001      	adds	r0, #1
 8003488:	d09d      	beq.n	80033c6 <_printf_i+0x15e>
 800348a:	3501      	adds	r5, #1
 800348c:	68e3      	ldr	r3, [r4, #12]
 800348e:	9903      	ldr	r1, [sp, #12]
 8003490:	1a5b      	subs	r3, r3, r1
 8003492:	42ab      	cmp	r3, r5
 8003494:	dcf2      	bgt.n	800347c <_printf_i+0x214>
 8003496:	e7eb      	b.n	8003470 <_printf_i+0x208>
 8003498:	2500      	movs	r5, #0
 800349a:	f104 0619 	add.w	r6, r4, #25
 800349e:	e7f5      	b.n	800348c <_printf_i+0x224>
 80034a0:	08003603 	.word	0x08003603
 80034a4:	08003614 	.word	0x08003614

080034a8 <memmove>:
 80034a8:	4288      	cmp	r0, r1
 80034aa:	b510      	push	{r4, lr}
 80034ac:	eb01 0402 	add.w	r4, r1, r2
 80034b0:	d902      	bls.n	80034b8 <memmove+0x10>
 80034b2:	4284      	cmp	r4, r0
 80034b4:	4623      	mov	r3, r4
 80034b6:	d807      	bhi.n	80034c8 <memmove+0x20>
 80034b8:	1e43      	subs	r3, r0, #1
 80034ba:	42a1      	cmp	r1, r4
 80034bc:	d008      	beq.n	80034d0 <memmove+0x28>
 80034be:	f811 2b01 	ldrb.w	r2, [r1], #1
 80034c2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80034c6:	e7f8      	b.n	80034ba <memmove+0x12>
 80034c8:	4601      	mov	r1, r0
 80034ca:	4402      	add	r2, r0
 80034cc:	428a      	cmp	r2, r1
 80034ce:	d100      	bne.n	80034d2 <memmove+0x2a>
 80034d0:	bd10      	pop	{r4, pc}
 80034d2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80034d6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80034da:	e7f7      	b.n	80034cc <memmove+0x24>

080034dc <_sbrk_r>:
 80034dc:	b538      	push	{r3, r4, r5, lr}
 80034de:	2300      	movs	r3, #0
 80034e0:	4d05      	ldr	r5, [pc, #20]	@ (80034f8 <_sbrk_r+0x1c>)
 80034e2:	4604      	mov	r4, r0
 80034e4:	4608      	mov	r0, r1
 80034e6:	602b      	str	r3, [r5, #0]
 80034e8:	f7fd fa3e 	bl	8000968 <_sbrk>
 80034ec:	1c43      	adds	r3, r0, #1
 80034ee:	d102      	bne.n	80034f6 <_sbrk_r+0x1a>
 80034f0:	682b      	ldr	r3, [r5, #0]
 80034f2:	b103      	cbz	r3, 80034f6 <_sbrk_r+0x1a>
 80034f4:	6023      	str	r3, [r4, #0]
 80034f6:	bd38      	pop	{r3, r4, r5, pc}
 80034f8:	20000270 	.word	0x20000270

080034fc <memchr>:
 80034fc:	4603      	mov	r3, r0
 80034fe:	b510      	push	{r4, lr}
 8003500:	b2c9      	uxtb	r1, r1
 8003502:	4402      	add	r2, r0
 8003504:	4293      	cmp	r3, r2
 8003506:	4618      	mov	r0, r3
 8003508:	d101      	bne.n	800350e <memchr+0x12>
 800350a:	2000      	movs	r0, #0
 800350c:	e003      	b.n	8003516 <memchr+0x1a>
 800350e:	7804      	ldrb	r4, [r0, #0]
 8003510:	3301      	adds	r3, #1
 8003512:	428c      	cmp	r4, r1
 8003514:	d1f6      	bne.n	8003504 <memchr+0x8>
 8003516:	bd10      	pop	{r4, pc}

08003518 <memcpy>:
 8003518:	440a      	add	r2, r1
 800351a:	4291      	cmp	r1, r2
 800351c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003520:	d100      	bne.n	8003524 <memcpy+0xc>
 8003522:	4770      	bx	lr
 8003524:	b510      	push	{r4, lr}
 8003526:	f811 4b01 	ldrb.w	r4, [r1], #1
 800352a:	4291      	cmp	r1, r2
 800352c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003530:	d1f9      	bne.n	8003526 <memcpy+0xe>
 8003532:	bd10      	pop	{r4, pc}

08003534 <_realloc_r>:
 8003534:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003538:	4680      	mov	r8, r0
 800353a:	4615      	mov	r5, r2
 800353c:	460c      	mov	r4, r1
 800353e:	b921      	cbnz	r1, 800354a <_realloc_r+0x16>
 8003540:	4611      	mov	r1, r2
 8003542:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003546:	f7ff bc39 	b.w	8002dbc <_malloc_r>
 800354a:	b92a      	cbnz	r2, 8003558 <_realloc_r+0x24>
 800354c:	f7ff fbcc 	bl	8002ce8 <_free_r>
 8003550:	2400      	movs	r4, #0
 8003552:	4620      	mov	r0, r4
 8003554:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003558:	f000 f81a 	bl	8003590 <_malloc_usable_size_r>
 800355c:	4285      	cmp	r5, r0
 800355e:	4606      	mov	r6, r0
 8003560:	d802      	bhi.n	8003568 <_realloc_r+0x34>
 8003562:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003566:	d8f4      	bhi.n	8003552 <_realloc_r+0x1e>
 8003568:	4629      	mov	r1, r5
 800356a:	4640      	mov	r0, r8
 800356c:	f7ff fc26 	bl	8002dbc <_malloc_r>
 8003570:	4607      	mov	r7, r0
 8003572:	2800      	cmp	r0, #0
 8003574:	d0ec      	beq.n	8003550 <_realloc_r+0x1c>
 8003576:	42b5      	cmp	r5, r6
 8003578:	462a      	mov	r2, r5
 800357a:	4621      	mov	r1, r4
 800357c:	bf28      	it	cs
 800357e:	4632      	movcs	r2, r6
 8003580:	f7ff ffca 	bl	8003518 <memcpy>
 8003584:	4621      	mov	r1, r4
 8003586:	4640      	mov	r0, r8
 8003588:	f7ff fbae 	bl	8002ce8 <_free_r>
 800358c:	463c      	mov	r4, r7
 800358e:	e7e0      	b.n	8003552 <_realloc_r+0x1e>

08003590 <_malloc_usable_size_r>:
 8003590:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003594:	1f18      	subs	r0, r3, #4
 8003596:	2b00      	cmp	r3, #0
 8003598:	bfbc      	itt	lt
 800359a:	580b      	ldrlt	r3, [r1, r0]
 800359c:	18c0      	addlt	r0, r0, r3
 800359e:	4770      	bx	lr

080035a0 <_init>:
 80035a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035a2:	bf00      	nop
 80035a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035a6:	bc08      	pop	{r3}
 80035a8:	469e      	mov	lr, r3
 80035aa:	4770      	bx	lr

080035ac <_fini>:
 80035ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035ae:	bf00      	nop
 80035b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035b2:	bc08      	pop	{r3}
 80035b4:	469e      	mov	lr, r3
 80035b6:	4770      	bx	lr
