<module name="GPMC" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="GPMC_REVISION" acronym="GPMC_REVISION" offset="0x0" width="32" description="This register contains the IP revision code.">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="TI internal data" description="IP revision" range="" rwaccess="R"/>
  </register>
  <register id="GPMC_SYSCONFIG" acronym="GPMC_SYSCONFIG" offset="0x10" width="32" description="This register controls the various parameters of the Interconnect.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Write 0s for future compatibility. Reads return 0s." range="" rwaccess="RW"/>
    <bitfield id="SIDLEMODE" width="2" begin="4" end="3" resetval="0x0" description="0x0: Force-idle. An idle request is acknowledged unconditionally" range="" rwaccess="RW">
      <bitenum value="1" id="1" token="SIDLEMODE_1" description="No-idle. An idle request is never acknowledged"/>
      <bitenum value="2" id="2" token="SIDLEMODE_2" description="Smart-idle. Acknowledgment to an idle request is given based on the internal activity of the module"/>
      <bitenum value="3" id="3" token="SIDLEMODE_3" description="Do not use"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Write 0 for future compatibility Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="SOFTRESET" width="1" begin="1" end="1" resetval="0x0" description="Software reset. Set this bit to 1 triggers a module reset. This bit is automatically reset by hardware. During reads, it always returns 0." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SOFTRESET_0" description="Normal mode"/>
      <bitenum value="1" id="1" token="SOFTRESET_1" description="The module is reset"/>
    </bitfield>
    <bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="0x0" description="Internal Interface clock gating strategy" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AUTOIDLE_0" description="Interface clock is free-running"/>
      <bitenum value="1" id="1" token="AUTOIDLE_1" description="Automatic Interface clock gating strategy is applied, based on the Interconnect activity"/>
    </bitfield>
  </register>
  <register id="GPMC_SYSSTATUS" acronym="GPMC_SYSSTATUS" offset="0x14" width="32" description="This register provides status information about the module, excluding the interrupt status information">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reads returns 0" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="Reads returns 0 (reserved for Interconnect-socket status information)" range="" rwaccess="R"/>
    <bitfield id="RESETDONE" width="1" begin="0" end="0" resetval="0x-" description="Internal reset monitoring" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RESETDONE_0" description="Internal module reset in ongoing"/>
      <bitenum value="1" id="1" token="RESETDONE_1" description="Reset completed"/>
    </bitfield>
  </register>
  <register id="GPMC_IRQSTATUS" acronym="GPMC_IRQSTATUS" offset="0x18" width="32" description="This interrupt status register regroups all the status of the module internal events that can generate an interrupt.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WAIT2EDGEDETECTION_STATUS" width="1" begin="10" end="10" resetval="0x0" description="Status of the Wait2 Edge Detection interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAIT2EDGEDETECTION_STATUS_0_r" description="A transition on WAIT2 input pin has not been detected"/>
      <bitenum value="0" id="0" token="WAIT2EDGEDETECTION_STATUS_0_w" description="WAIT2EDGEDETECTIONSTATUS bit unchanged"/>
      <bitenum value="1" id="1" token="WAIT2EDGEDETECTION_STATUS_1_r" description="A transition on WAIT2 input pin has been detected"/>
      <bitenum value="1" id="1" token="WAIT2EDGEDETECTION_STATUS_1_w" description="WAIT2EDGEDETECTIONSTATUS bit is reset"/>
    </bitfield>
    <bitfield id="WAIT1EDGEDETECTION_STATUS" width="1" begin="9" end="9" resetval="0x0" description="Status of the Wait1 Edge Detection interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAIT1EDGEDETECTION_STATUS_0_r" description="A transition on WAIT1 input pin has not been detected"/>
      <bitenum value="0" id="0" token="WAIT1EDGEDETECTION_STATUS_0_w" description="WAIT1EDGEDETECTIONSTATUS bit unchanged"/>
      <bitenum value="1" id="1" token="WAIT1EDGEDETECTION_STATUS_1_r" description="A transition on WAIT1 input pin has been detected"/>
      <bitenum value="1" id="1" token="WAIT1EDGEDETECTION_STATUS_1_w" description="WAIT1EDGEDETECTIONSTATUS bit is reset"/>
    </bitfield>
    <bitfield id="WAIT0EDGEDETECTION_STATUS" width="1" begin="8" end="8" resetval="0x0" description="Status of the Wait0 Edge Detection interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAIT0EDGEDETECTION_STATUS_0_r" description="A transition on WAIT0 input pin has not been detected"/>
      <bitenum value="0" id="0" token="WAIT0EDGEDETECTION_STATUS_0_w" description="WAIT0EDGEDETECTIONSTATUS bit unchanged"/>
      <bitenum value="1" id="1" token="WAIT0EDGEDETECTION_STATUS_1_r" description="A transition on WAIT0 input pin has been detected"/>
      <bitenum value="1" id="1" token="WAIT0EDGEDETECTION_STATUS_1_w" description="WAIT0EDGEDETECTIONSTATUS bit is reset"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="TERMINALCOUNTSTATUS" width="1" begin="1" end="1" resetval="0x0" description="Status of the TerminalCountEvent interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TERMINALCOUNTSTATUS_0_r" description="Indicates that CountValue is greater than 0"/>
      <bitenum value="0" id="0" token="TERMINALCOUNTSTATUS_0_w" description="TERMINALCOUNTSTATUS bit unchanged"/>
      <bitenum value="1" id="1" token="TERMINALCOUNTSTATUS_1_r" description="Indicates that CountValue is equal to 0"/>
      <bitenum value="1" id="1" token="TERMINALCOUNTSTATUS_1_w" description="TERMINALCOUNTSTATUS bit is reset"/>
    </bitfield>
    <bitfield id="FIFOEVENTSTATUS" width="1" begin="0" end="0" resetval="0x0" description="Status of the FIFOEvent interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FIFOEVENTSTATUS_0_r" description="Indicates than less than[16] FIFOTHRESHOLDSTATUS bytes are available in prefetch mode and less than FIFOTHRESHOLD bytes free places are available in write-posting mode."/>
      <bitenum value="0" id="0" token="FIFOEVENTSTATUS_0_w" description="FIFOEVENTSTATUS bit unchanged"/>
      <bitenum value="1" id="1" token="FIFOEVENTSTATUS_1_r" description="Indicates than at least[16] FIFOTHRESHOLDSTATUS bytes are available in prefetch mode and at least FIFOTHRESHOLD bytes free places are available in write-posting mode."/>
      <bitenum value="1" id="1" token="FIFOEVENTSTATUS_1_w" description="FIFOEVENTSTATUS bit is reset"/>
    </bitfield>
  </register>
  <register id="GPMC_IRQENABLE" acronym="GPMC_IRQENABLE" offset="0x1C" width="32" description="The interrupt enable register allows to mask/unmask the module internal sources of interrupt, on a event-by-event basis.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WAIT2EDGEDETECTION_ENABLE" width="1" begin="10" end="10" resetval="0" description="Enables the Wait2 Edge Detection interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAIT2EDGEDETECTION_ENABLE_0" description="Wait2EdgeDetection interrupt is masked"/>
      <bitenum value="1" id="1" token="WAIT2EDGEDETECTION_ENABLE_1" description="Wait2EdgeDetection event generates an interrupt if occurs"/>
    </bitfield>
    <bitfield id="WAIT1EDGEDETECTION_ENABLE" width="1" begin="9" end="9" resetval="0x0" description="Enables the Wait1 Edge Detection interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAIT1EDGEDETECTION_ENABLE_0" description="Wait1EdgeDetection interrupt is masked"/>
      <bitenum value="1" id="1" token="WAIT1EDGEDETECTION_ENABLE_1" description="Wait1EdgeDetection event generates an interrupt if occurs"/>
    </bitfield>
    <bitfield id="WAIT0EDGEDETECTION_ENABLE" width="1" begin="8" end="8" resetval="0x0" description="Enables the Wait0 Edge Detection interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAIT0EDGEDETECTION_ENABLE_0" description="Wait0EdgeDetection interrupt is masked"/>
      <bitenum value="1" id="1" token="WAIT0EDGEDETECTION_ENABLE_1" description="Wait0EdgeDetection event generates an interrupt if occurs"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="TERMINALCOUNTEVENT_ENABLE" width="1" begin="1" end="1" resetval="0x0" description="Enables TerminalCountEvent interrupt issuing in prefetch or write-posting mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TERMINALCOUNTEVENT_ENABLE_0" description="TerminalCountEvent interrupt is masked"/>
      <bitenum value="1" id="1" token="TERMINALCOUNTEVENT_ENABLE_1" description="TerminalCountEvent interrupt is not masked"/>
    </bitfield>
    <bitfield id="FIFOEVENTENABLE" width="1" begin="0" end="0" resetval="0x0" description="Enables the FIFOEvent interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FIFOEVENTENABLE_0" description="FIFOEvent interrupt is masked"/>
      <bitenum value="1" id="1" token="FIFOEVENTENABLE_1" description="FIFOEvent interrupt is not masked"/>
    </bitfield>
  </register>
  <register id="GPMC_TIMEOUT_CONTROL" acronym="GPMC_TIMEOUT_CONTROL" offset="0x40" width="32" description="The register allows the user to set the start value of the timeout counter">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="TIMEOUTSTARTVALUE" width="9" begin="12" end="4" resetval="0x1FF" description="Start value of the time-out counter 0x000: Zero GPMC_FCLK cycle 0x001: One GPMC_FCLK cycle ... 0x1FF: 511 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="TIMEOUTENABLE" width="1" begin="0" end="0" resetval="0x0" description="Enable bit of the TimeOut feature" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TIMEOUTENABLE_0" description="TimeOut feature is disabled"/>
      <bitenum value="1" id="1" token="TIMEOUTENABLE_1" description="TimeOut feature is enabled"/>
    </bitfield>
  </register>
  <register id="GPMC_ERR_ADDRESS" acronym="GPMC_ERR_ADDRESS" offset="0x44" width="32" description="The register stores the address of the illegal access when an error occurs">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ILLEGALADD" width="31" begin="30" end="0" resetval="0x00000000" description="Address of illegal access A30: 0 for memory region, 1 for GPMC register region A29-A0: 1 GBytes max" range="" rwaccess="R"/>
  </register>
  <register id="GPMC_ERR_TYPE" acronym="GPMC_ERR_TYPE" offset="0x48" width="32" description="The register stores the type of error when an error occurs">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ILLEGALMCMD" width="3" begin="10" end="8" resetval="0x0" description="System Command of the transaction that caused the error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ERRORNOTSUPPADD" width="1" begin="4" end="4" resetval="0x0" description="Not supported Address error" range="" rwaccess="R">
      <bitenum value="0" id="0" token="ERRORNOTSUPPADD_0" description="No error occurs"/>
      <bitenum value="1" id="1" token="ERRORNOTSUPPADD_1" description="The error is due to a non supported Address"/>
    </bitfield>
    <bitfield id="ERRORNOTSUPPMCMD" width="1" begin="3" end="3" resetval="0x0" description="Not supported Command error" range="" rwaccess="R">
      <bitenum value="0" id="0" token="ERRORNOTSUPPMCMD_0" description="No error occurs"/>
      <bitenum value="1" id="1" token="ERRORNOTSUPPMCMD_1" description="The error is due to a non supported Command"/>
    </bitfield>
    <bitfield id="ERRORTIMEOUT" width="1" begin="2" end="2" resetval="0x0" description="Time-out error" range="" rwaccess="R">
      <bitenum value="0" id="0" token="ERRORTIMEOUT_0" description="No error occurs"/>
      <bitenum value="1" id="1" token="ERRORTIMEOUT_1" description="The error is due to a time out"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ERRORVALID" width="1" begin="0" end="0" resetval="0x0" description="Error validity status - Must be explicitly cleared with a write 1 transaction" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ERRORVALID_0" description="All error fields no longer valid"/>
      <bitenum value="1" id="1" token="ERRORVALID_1" description="Error detected and logged in the other error fields"/>
    </bitfield>
  </register>
  <register id="GPMC_CONFIG" acronym="GPMC_CONFIG" offset="0x50" width="32" description="The configuration register allows global configuration of the GPMC">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x1" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WAIT2PINPOLARITY" width="1" begin="10" end="10" resetval="0x0" description="Selects the polarity of input pin WAIT2" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAIT2PINPOLARITY_0" description="WAIT2 active low"/>
      <bitenum value="1" id="1" token="WAIT2PINPOLARITY_1" description="WAIT2 active high"/>
    </bitfield>
    <bitfield id="WAIT1PINPOLARITY" width="1" begin="9" end="9" resetval="0x1" description="Selects the polarity of input pin WAIT1" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAIT1PINPOLARITY_0" description="WAIT1 active low"/>
      <bitenum value="1" id="1" token="WAIT1PINPOLARITY_1" description="WAIT1 active high"/>
    </bitfield>
    <bitfield id="WAIT0PINPOLARITY" width="1" begin="8" end="8" resetval="0x0" description="Selects the polarity of input pin WAIT0" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAIT0PINPOLARITY_0" description="WAIT0 active low"/>
      <bitenum value="1" id="1" token="WAIT0PINPOLARITY_1" description="WAIT0 active high"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WRITEPROTECT" width="1" begin="4" end="4" resetval="0x0" description="Controls the WP output pin level" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITEPROTECT_0" description="WP output pin is low"/>
      <bitenum value="1" id="1" token="WRITEPROTECT_1" description="WP output pin is high"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="LIMITEDADDRESS" width="1" begin="1" end="1" resetval="0x0" description="Limited Address device support" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LIMITEDADDRESS_0" description="No effect"/>
      <bitenum value="1" id="1" token="LIMITEDADDRESS_1" description="A26-A11 are not modified during an external memory access."/>
    </bitfield>
    <bitfield id="NANDFORCEPOSTEDWRITE" width="1" begin="0" end="0" resetval="0x0" description="Enables the Force Posted Write feature to NAND Cmd/Add/Data location" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NANDFORCEPOSTEDWRITE_0" description="Disables Force Posted Write"/>
      <bitenum value="1" id="1" token="NANDFORCEPOSTEDWRITE_1" description="Enables Force Posted Write"/>
    </bitfield>
  </register>
  <register id="GPMC_STATUS" acronym="GPMC_STATUS" offset="0x54" width="32" description="The status register provides global status bits of the GPMC">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WAIT2STATUS" width="1" begin="10" end="10" resetval="0x-" description="Is a copy of input pin WAIT2. (Reset value is WAIT2 input pin sampled at IC reset)" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WAIT2STATUS_0" description="WAIT2 asserted (inactive state)"/>
      <bitenum value="1" id="1" token="WAIT2STATUS_1" description="WAIT2 deasserted"/>
    </bitfield>
    <bitfield id="WAIT1STATUS" width="1" begin="9" end="9" resetval="0x-" description="Is a copy of input pin WAIT1. (Reset value is WAIT1 input pin sampled at IC reset)" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WAIT1STATUS_0" description="WAIT1 asserted (inactive state)"/>
      <bitenum value="1" id="1" token="WAIT1STATUS_1" description="WAIT1 deasserted"/>
    </bitfield>
    <bitfield id="WAIT0STATUS" width="1" begin="8" end="8" resetval="0x-" description="Is a copy of input pin WAIT0. (Reset value is WAIT0 input pin sampled at IC reset)" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WAIT0STATUS_0" description="WAIT0 asserted (inactive state)"/>
      <bitenum value="1" id="1" token="WAIT0STATUS_1" description="WAIT0 deasserted"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="Write 0s for future compatibility. Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="EMPTYWRITEBUFFERSTATUS" width="1" begin="0" end="0" resetval="0x1" description="Stores the empty status of the write buffer" range="" rwaccess="R">
      <bitenum value="0" id="0" token="EMPTYWRITEBUFFERSTATUS_0" description="Write Buffer is not empty"/>
      <bitenum value="1" id="1" token="EMPTYWRITEBUFFERSTATUS_1" description="Write Buffer is empty"/>
    </bitfield>
  </register>
  <register id="GPMC_CONFIG1_i_0" acronym="GPMC_CONFIG1_i_0" offset="0x60" width="32" description="The configuration register 1 sets signal control parameters per chip-select">
    <bitfield id="WRAPBURST" width="1" begin="31" end="31" resetval="0x0" description="Enables the wrapping burst capability. Must be set if the attached device is configured in wrapping burst" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRAPBURST_0" description="Synchronous wrapping burst not supported"/>
      <bitenum value="1" id="1" token="WRAPBURST_1" description="Synchronous wrapping burst supported"/>
    </bitfield>
    <bitfield id="READMULTIPLE" width="1" begin="30" end="30" resetval="0x0" description="Selects the read single or multiple access" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READMULTIPLE_0" description="Single access"/>
      <bitenum value="1" id="1" token="READMULTIPLE_1" description="Multiple access (burst if synchronous, page if asynchronous)"/>
    </bitfield>
    <bitfield id="READTYPE" width="1" begin="29" end="29" resetval="0x0" description="Selects the read mode operation" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READTYPE_0" description="Read Asynchronous"/>
      <bitenum value="1" id="1" token="READTYPE_1" description="Read Synchronous"/>
    </bitfield>
    <bitfield id="WRITEMULTIPLE" width="1" begin="28" end="28" resetval="0x0" description="Selects the write single or multiple access" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITEMULTIPLE_0" description="Single access"/>
      <bitenum value="1" id="1" token="WRITEMULTIPLE_1" description="Multiple access (burst if synchronous, considered as single if asynchronous)"/>
    </bitfield>
    <bitfield id="WRITETYPE" width="1" begin="27" end="27" resetval="0x0" description="Selects the write mode operation" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITETYPE_0" description="Write Asynchronous"/>
      <bitenum value="1" id="1" token="WRITETYPE_1" description="Write Synchronous"/>
    </bitfield>
    <bitfield id="CLKACTIVATIONTIME" width="2" begin="26" end="25" resetval="0x0" description="Output GPMC_CLK activation time" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKACTIVATIONTIME_0" description="First rising edge of GPMC_CLK at start access time"/>
      <bitenum value="1" id="1" token="CLKACTIVATIONTIME_1" description="First rising edge of GPMC_CLK one GPMC_FCLK cycle after start access time"/>
      <bitenum value="2" id="2" token="CLKACTIVATIONTIME_2" description="First rising edge of GPMC_CLK two GPMC_FCLK cycles after start access time"/>
      <bitenum value="3" id="3" token="CLKACTIVATIONTIME_3" description="Reserved"/>
    </bitfield>
    <bitfield id="ATTACHEDDEVICEPAGE_LENGTH" width="2" begin="24" end="23" resetval="0x0" description="Specifies the attached device page (burst) length" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ATTACHEDDEVICEPAGE_LENGTH_0" description="4 Words"/>
      <bitenum value="1" id="1" token="ATTACHEDDEVICEPAGE_LENGTH_1" description="8 Words"/>
      <bitenum value="2" id="2" token="ATTACHEDDEVICEPAGE_LENGTH_2" description="16 Words"/>
      <bitenum value="3" id="3" token="ATTACHEDDEVICEPAGE_LENGTH_3" description="Reserved (1 Word = Interface size)"/>
    </bitfield>
    <bitfield id="WAITREADMONITORING" width="1" begin="22" end="22" resetval="0x-" description="Selects the Wait monitoring configuration for Read accesses (Reset value is input pin sampled at IC reset)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAITREADMONITORING_0" description="Wait pin is not monitored for read accesses"/>
      <bitenum value="1" id="1" token="WAITREADMONITORING_1" description="Wait pin is monitored for read accesses"/>
    </bitfield>
    <bitfield id="WAITWRITEMONITORING" width="1" begin="21" end="21" resetval="0x0" description="Selects the Wait monitoring configuration for Write accesses" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAITWRITEMONITORING_0" description="Wait pin is not monitored for write accesses"/>
      <bitenum value="1" id="1" token="WAITWRITEMONITORING_1" description="Wait pin is monitored for write accesses"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WAITMONITORINGTIME" width="2" begin="19" end="18" resetval="0x0" description="Selects input pin Wait monitoring time" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAITMONITORINGTIME_0" description="Wait pin is monitored with valid data"/>
      <bitenum value="1" id="1" token="WAITMONITORINGTIME_1" description="Wait pin is monitored one GPMC_CLK cycle before valid data"/>
      <bitenum value="2" id="2" token="WAITMONITORINGTIME_2" description="Wait pin is monitored two GPMC_CLK cycle before valid data"/>
      <bitenum value="3" id="3" token="WAITMONITORINGTIME_3" description="Reserved"/>
    </bitfield>
    <bitfield id="WAITPINSELECT" width="2" begin="17" end="16" resetval="0x-" description="Selects the input WAIT pin for this chip-select (Reset value is input pin sampled at IC reset for CS0 and 0 for CS1-7)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAITPINSELECT_0" description="Wait input pin is WAIT0"/>
      <bitenum value="1" id="1" token="WAITPINSELECT_1" description="Wait input pin is WAIT1"/>
      <bitenum value="2" id="2" token="WAITPINSELECT_2" description="Wait input pin is WAIT2"/>
      <bitenum value="3" id="3" token="WAITPINSELECT_3" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Write 0s for future compatibility. Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="DEVICESIZE" width="2" begin="13" end="12" resetval="0x-" description="Selects the device size attached (Reset value is input pin sampled at IC reset for CS0 and 0x1 for CS1 to CS7)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEVICESIZE_0" description="8 bit"/>
      <bitenum value="1" id="1" token="DEVICESIZE_1" description="16 bit"/>
      <bitenum value="2" id="2" token="DEVICESIZE_2" description="Reserved"/>
      <bitenum value="3" id="3" token="DEVICESIZE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="DEVICETYPE" width="2" begin="11" end="10" resetval="0x0" description="Selects the attached device type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEVICETYPE_0" description="NOR Flash like, asynchronous and synchronous devices"/>
      <bitenum value="1" id="1" token="DEVICETYPE_1" description="Reserved"/>
      <bitenum value="2" id="2" token="DEVICETYPE_2" description="NAND Flash like devices, stream mode"/>
      <bitenum value="3" id="3" token="DEVICETYPE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="MUXADDDATA" width="2" begin="9" end="8" resetval="0x-" description="Enables the address and data multiplexed protocol (Reset value is input pin sampled at IC reset for CS0 and 0 for CS1-CS7)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MUXADDDATA_0" description="Non-multiplexed attached device"/>
      <bitenum value="1" id="1" token="MUXADDDATA_1" description="AAD-mux protocol device"/>
      <bitenum value="2" id="2" token="MUXADDDATA_2" description="Address and data multiplexed attached device"/>
      <bitenum value="3" id="3" token="MUXADDDATA_3" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="TIMEPARAGRANULARITY" width="1" begin="4" end="4" resetval="0x0" description="Signals timing latencies scalar factor (RD/WRCYCLETIME, RD/WRACCESSTIME, PAGEBURSTACCESSTIME, CSONTIME, CSRD/WROFFTIME, ADVONTIME, ADVRD/WROFFTIME, OEONTIME, OEOFFTIME, WEONTIME, WEOFFTIME, CYCLE2CYCLEDELAY, BUSTURNAROUND, TIMEOUTSTARTVALUE, WRDATAONADMUXBUS)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TIMEPARAGRANULARITY_0" description="x1 latencies"/>
      <bitenum value="1" id="1" token="TIMEPARAGRANULARITY_1" description="x2 latencies"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="GPMCFCLKDIVIDER" width="2" begin="1" end="0" resetval="0x0" description="Divides the GPMC_FCLK clock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="GPMCFCLKDIVIDER_0" description="GPMC_CLK frequency = GPMC_FCLK frequency"/>
      <bitenum value="1" id="1" token="GPMCFCLKDIVIDER_1" description="GPMC_CLK frequency = GPMC_FCLK frequency / 2"/>
      <bitenum value="2" id="2" token="GPMCFCLKDIVIDER_2" description="GPMC_CLK frequency = GPMC_FCLK frequency / 3"/>
      <bitenum value="3" id="3" token="GPMCFCLKDIVIDER_3" description="GPMC_CLK frequency = GPMC_FCLK frequency /4"/>
    </bitfield>
  </register>
  <register id="GPMC_CONFIG1_i_1" acronym="GPMC_CONFIG1_i_1" offset="0x90" width="32" description="The configuration register 1 sets signal control parameters per chip-select">
    <bitfield id="WRAPBURST" width="1" begin="31" end="31" resetval="0x0" description="Enables the wrapping burst capability. Must be set if the attached device is configured in wrapping burst" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRAPBURST_0" description="Synchronous wrapping burst not supported"/>
      <bitenum value="1" id="1" token="WRAPBURST_1" description="Synchronous wrapping burst supported"/>
    </bitfield>
    <bitfield id="READMULTIPLE" width="1" begin="30" end="30" resetval="0x0" description="Selects the read single or multiple access" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READMULTIPLE_0" description="Single access"/>
      <bitenum value="1" id="1" token="READMULTIPLE_1" description="Multiple access (burst if synchronous, page if asynchronous)"/>
    </bitfield>
    <bitfield id="READTYPE" width="1" begin="29" end="29" resetval="0x0" description="Selects the read mode operation" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READTYPE_0" description="Read Asynchronous"/>
      <bitenum value="1" id="1" token="READTYPE_1" description="Read Synchronous"/>
    </bitfield>
    <bitfield id="WRITEMULTIPLE" width="1" begin="28" end="28" resetval="0x0" description="Selects the write single or multiple access" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITEMULTIPLE_0" description="Single access"/>
      <bitenum value="1" id="1" token="WRITEMULTIPLE_1" description="Multiple access (burst if synchronous, considered as single if asynchronous)"/>
    </bitfield>
    <bitfield id="WRITETYPE" width="1" begin="27" end="27" resetval="0x0" description="Selects the write mode operation" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITETYPE_0" description="Write Asynchronous"/>
      <bitenum value="1" id="1" token="WRITETYPE_1" description="Write Synchronous"/>
    </bitfield>
    <bitfield id="CLKACTIVATIONTIME" width="2" begin="26" end="25" resetval="0x0" description="Output GPMC_CLK activation time" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKACTIVATIONTIME_0" description="First rising edge of GPMC_CLK at start access time"/>
      <bitenum value="1" id="1" token="CLKACTIVATIONTIME_1" description="First rising edge of GPMC_CLK one GPMC_FCLK cycle after start access time"/>
      <bitenum value="2" id="2" token="CLKACTIVATIONTIME_2" description="First rising edge of GPMC_CLK two GPMC_FCLK cycles after start access time"/>
      <bitenum value="3" id="3" token="CLKACTIVATIONTIME_3" description="Reserved"/>
    </bitfield>
    <bitfield id="ATTACHEDDEVICEPAGE_LENGTH" width="2" begin="24" end="23" resetval="0x0" description="Specifies the attached device page (burst) length" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ATTACHEDDEVICEPAGE_LENGTH_0" description="4 Words"/>
      <bitenum value="1" id="1" token="ATTACHEDDEVICEPAGE_LENGTH_1" description="8 Words"/>
      <bitenum value="2" id="2" token="ATTACHEDDEVICEPAGE_LENGTH_2" description="16 Words"/>
      <bitenum value="3" id="3" token="ATTACHEDDEVICEPAGE_LENGTH_3" description="Reserved (1 Word = Interface size)"/>
    </bitfield>
    <bitfield id="WAITREADMONITORING" width="1" begin="22" end="22" resetval="0x-" description="Selects the Wait monitoring configuration for Read accesses (Reset value is input pin sampled at IC reset)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAITREADMONITORING_0" description="Wait pin is not monitored for read accesses"/>
      <bitenum value="1" id="1" token="WAITREADMONITORING_1" description="Wait pin is monitored for read accesses"/>
    </bitfield>
    <bitfield id="WAITWRITEMONITORING" width="1" begin="21" end="21" resetval="0x0" description="Selects the Wait monitoring configuration for Write accesses" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAITWRITEMONITORING_0" description="Wait pin is not monitored for write accesses"/>
      <bitenum value="1" id="1" token="WAITWRITEMONITORING_1" description="Wait pin is monitored for write accesses"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WAITMONITORINGTIME" width="2" begin="19" end="18" resetval="0x0" description="Selects input pin Wait monitoring time" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAITMONITORINGTIME_0" description="Wait pin is monitored with valid data"/>
      <bitenum value="1" id="1" token="WAITMONITORINGTIME_1" description="Wait pin is monitored one GPMC_CLK cycle before valid data"/>
      <bitenum value="2" id="2" token="WAITMONITORINGTIME_2" description="Wait pin is monitored two GPMC_CLK cycle before valid data"/>
      <bitenum value="3" id="3" token="WAITMONITORINGTIME_3" description="Reserved"/>
    </bitfield>
    <bitfield id="WAITPINSELECT" width="2" begin="17" end="16" resetval="0x-" description="Selects the input WAIT pin for this chip-select (Reset value is input pin sampled at IC reset for CS0 and 0 for CS1-7)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAITPINSELECT_0" description="Wait input pin is WAIT0"/>
      <bitenum value="1" id="1" token="WAITPINSELECT_1" description="Wait input pin is WAIT1"/>
      <bitenum value="2" id="2" token="WAITPINSELECT_2" description="Wait input pin is WAIT2"/>
      <bitenum value="3" id="3" token="WAITPINSELECT_3" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Write 0s for future compatibility. Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="DEVICESIZE" width="2" begin="13" end="12" resetval="0x-" description="Selects the device size attached (Reset value is input pin sampled at IC reset for CS0 and 0x1 for CS1 to CS7)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEVICESIZE_0" description="8 bit"/>
      <bitenum value="1" id="1" token="DEVICESIZE_1" description="16 bit"/>
      <bitenum value="2" id="2" token="DEVICESIZE_2" description="Reserved"/>
      <bitenum value="3" id="3" token="DEVICESIZE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="DEVICETYPE" width="2" begin="11" end="10" resetval="0x0" description="Selects the attached device type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEVICETYPE_0" description="NOR Flash like, asynchronous and synchronous devices"/>
      <bitenum value="1" id="1" token="DEVICETYPE_1" description="Reserved"/>
      <bitenum value="2" id="2" token="DEVICETYPE_2" description="NAND Flash like devices, stream mode"/>
      <bitenum value="3" id="3" token="DEVICETYPE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="MUXADDDATA" width="2" begin="9" end="8" resetval="0x-" description="Enables the address and data multiplexed protocol (Reset value is input pin sampled at IC reset for CS0 and 0 for CS1-CS7)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MUXADDDATA_0" description="Non-multiplexed attached device"/>
      <bitenum value="1" id="1" token="MUXADDDATA_1" description="AAD-mux protocol device"/>
      <bitenum value="2" id="2" token="MUXADDDATA_2" description="Address and data multiplexed attached device"/>
      <bitenum value="3" id="3" token="MUXADDDATA_3" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="TIMEPARAGRANULARITY" width="1" begin="4" end="4" resetval="0x0" description="Signals timing latencies scalar factor (RD/WRCYCLETIME, RD/WRACCESSTIME, PAGEBURSTACCESSTIME, CSONTIME, CSRD/WROFFTIME, ADVONTIME, ADVRD/WROFFTIME, OEONTIME, OEOFFTIME, WEONTIME, WEOFFTIME, CYCLE2CYCLEDELAY, BUSTURNAROUND, TIMEOUTSTARTVALUE, WRDATAONADMUXBUS)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TIMEPARAGRANULARITY_0" description="x1 latencies"/>
      <bitenum value="1" id="1" token="TIMEPARAGRANULARITY_1" description="x2 latencies"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="GPMCFCLKDIVIDER" width="2" begin="1" end="0" resetval="0x0" description="Divides the GPMC_FCLK clock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="GPMCFCLKDIVIDER_0" description="GPMC_CLK frequency = GPMC_FCLK frequency"/>
      <bitenum value="1" id="1" token="GPMCFCLKDIVIDER_1" description="GPMC_CLK frequency = GPMC_FCLK frequency / 2"/>
      <bitenum value="2" id="2" token="GPMCFCLKDIVIDER_2" description="GPMC_CLK frequency = GPMC_FCLK frequency / 3"/>
      <bitenum value="3" id="3" token="GPMCFCLKDIVIDER_3" description="GPMC_CLK frequency = GPMC_FCLK frequency /4"/>
    </bitfield>
  </register>
  <register id="GPMC_CONFIG1_i_2" acronym="GPMC_CONFIG1_i_2" offset="0xC0" width="32" description="The configuration register 1 sets signal control parameters per chip-select">
    <bitfield id="WRAPBURST" width="1" begin="31" end="31" resetval="0x0" description="Enables the wrapping burst capability. Must be set if the attached device is configured in wrapping burst" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRAPBURST_0" description="Synchronous wrapping burst not supported"/>
      <bitenum value="1" id="1" token="WRAPBURST_1" description="Synchronous wrapping burst supported"/>
    </bitfield>
    <bitfield id="READMULTIPLE" width="1" begin="30" end="30" resetval="0x0" description="Selects the read single or multiple access" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READMULTIPLE_0" description="Single access"/>
      <bitenum value="1" id="1" token="READMULTIPLE_1" description="Multiple access (burst if synchronous, page if asynchronous)"/>
    </bitfield>
    <bitfield id="READTYPE" width="1" begin="29" end="29" resetval="0x0" description="Selects the read mode operation" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READTYPE_0" description="Read Asynchronous"/>
      <bitenum value="1" id="1" token="READTYPE_1" description="Read Synchronous"/>
    </bitfield>
    <bitfield id="WRITEMULTIPLE" width="1" begin="28" end="28" resetval="0x0" description="Selects the write single or multiple access" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITEMULTIPLE_0" description="Single access"/>
      <bitenum value="1" id="1" token="WRITEMULTIPLE_1" description="Multiple access (burst if synchronous, considered as single if asynchronous)"/>
    </bitfield>
    <bitfield id="WRITETYPE" width="1" begin="27" end="27" resetval="0x0" description="Selects the write mode operation" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITETYPE_0" description="Write Asynchronous"/>
      <bitenum value="1" id="1" token="WRITETYPE_1" description="Write Synchronous"/>
    </bitfield>
    <bitfield id="CLKACTIVATIONTIME" width="2" begin="26" end="25" resetval="0x0" description="Output GPMC_CLK activation time" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKACTIVATIONTIME_0" description="First rising edge of GPMC_CLK at start access time"/>
      <bitenum value="1" id="1" token="CLKACTIVATIONTIME_1" description="First rising edge of GPMC_CLK one GPMC_FCLK cycle after start access time"/>
      <bitenum value="2" id="2" token="CLKACTIVATIONTIME_2" description="First rising edge of GPMC_CLK two GPMC_FCLK cycles after start access time"/>
      <bitenum value="3" id="3" token="CLKACTIVATIONTIME_3" description="Reserved"/>
    </bitfield>
    <bitfield id="ATTACHEDDEVICEPAGE_LENGTH" width="2" begin="24" end="23" resetval="0x0" description="Specifies the attached device page (burst) length" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ATTACHEDDEVICEPAGE_LENGTH_0" description="4 Words"/>
      <bitenum value="1" id="1" token="ATTACHEDDEVICEPAGE_LENGTH_1" description="8 Words"/>
      <bitenum value="2" id="2" token="ATTACHEDDEVICEPAGE_LENGTH_2" description="16 Words"/>
      <bitenum value="3" id="3" token="ATTACHEDDEVICEPAGE_LENGTH_3" description="Reserved (1 Word = Interface size)"/>
    </bitfield>
    <bitfield id="WAITREADMONITORING" width="1" begin="22" end="22" resetval="0x-" description="Selects the Wait monitoring configuration for Read accesses (Reset value is input pin sampled at IC reset)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAITREADMONITORING_0" description="Wait pin is not monitored for read accesses"/>
      <bitenum value="1" id="1" token="WAITREADMONITORING_1" description="Wait pin is monitored for read accesses"/>
    </bitfield>
    <bitfield id="WAITWRITEMONITORING" width="1" begin="21" end="21" resetval="0x0" description="Selects the Wait monitoring configuration for Write accesses" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAITWRITEMONITORING_0" description="Wait pin is not monitored for write accesses"/>
      <bitenum value="1" id="1" token="WAITWRITEMONITORING_1" description="Wait pin is monitored for write accesses"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WAITMONITORINGTIME" width="2" begin="19" end="18" resetval="0x0" description="Selects input pin Wait monitoring time" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAITMONITORINGTIME_0" description="Wait pin is monitored with valid data"/>
      <bitenum value="1" id="1" token="WAITMONITORINGTIME_1" description="Wait pin is monitored one GPMC_CLK cycle before valid data"/>
      <bitenum value="2" id="2" token="WAITMONITORINGTIME_2" description="Wait pin is monitored two GPMC_CLK cycle before valid data"/>
      <bitenum value="3" id="3" token="WAITMONITORINGTIME_3" description="Reserved"/>
    </bitfield>
    <bitfield id="WAITPINSELECT" width="2" begin="17" end="16" resetval="0x-" description="Selects the input WAIT pin for this chip-select (Reset value is input pin sampled at IC reset for CS0 and 0 for CS1-7)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAITPINSELECT_0" description="Wait input pin is WAIT0"/>
      <bitenum value="1" id="1" token="WAITPINSELECT_1" description="Wait input pin is WAIT1"/>
      <bitenum value="2" id="2" token="WAITPINSELECT_2" description="Wait input pin is WAIT2"/>
      <bitenum value="3" id="3" token="WAITPINSELECT_3" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Write 0s for future compatibility. Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="DEVICESIZE" width="2" begin="13" end="12" resetval="0x-" description="Selects the device size attached (Reset value is input pin sampled at IC reset for CS0 and 0x1 for CS1 to CS7)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEVICESIZE_0" description="8 bit"/>
      <bitenum value="1" id="1" token="DEVICESIZE_1" description="16 bit"/>
      <bitenum value="2" id="2" token="DEVICESIZE_2" description="Reserved"/>
      <bitenum value="3" id="3" token="DEVICESIZE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="DEVICETYPE" width="2" begin="11" end="10" resetval="0x0" description="Selects the attached device type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEVICETYPE_0" description="NOR Flash like, asynchronous and synchronous devices"/>
      <bitenum value="1" id="1" token="DEVICETYPE_1" description="Reserved"/>
      <bitenum value="2" id="2" token="DEVICETYPE_2" description="NAND Flash like devices, stream mode"/>
      <bitenum value="3" id="3" token="DEVICETYPE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="MUXADDDATA" width="2" begin="9" end="8" resetval="0x-" description="Enables the address and data multiplexed protocol (Reset value is input pin sampled at IC reset for CS0 and 0 for CS1-CS7)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MUXADDDATA_0" description="Non-multiplexed attached device"/>
      <bitenum value="1" id="1" token="MUXADDDATA_1" description="AAD-mux protocol device"/>
      <bitenum value="2" id="2" token="MUXADDDATA_2" description="Address and data multiplexed attached device"/>
      <bitenum value="3" id="3" token="MUXADDDATA_3" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="TIMEPARAGRANULARITY" width="1" begin="4" end="4" resetval="0x0" description="Signals timing latencies scalar factor (RD/WRCYCLETIME, RD/WRACCESSTIME, PAGEBURSTACCESSTIME, CSONTIME, CSRD/WROFFTIME, ADVONTIME, ADVRD/WROFFTIME, OEONTIME, OEOFFTIME, WEONTIME, WEOFFTIME, CYCLE2CYCLEDELAY, BUSTURNAROUND, TIMEOUTSTARTVALUE, WRDATAONADMUXBUS)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TIMEPARAGRANULARITY_0" description="x1 latencies"/>
      <bitenum value="1" id="1" token="TIMEPARAGRANULARITY_1" description="x2 latencies"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="GPMCFCLKDIVIDER" width="2" begin="1" end="0" resetval="0x0" description="Divides the GPMC_FCLK clock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="GPMCFCLKDIVIDER_0" description="GPMC_CLK frequency = GPMC_FCLK frequency"/>
      <bitenum value="1" id="1" token="GPMCFCLKDIVIDER_1" description="GPMC_CLK frequency = GPMC_FCLK frequency / 2"/>
      <bitenum value="2" id="2" token="GPMCFCLKDIVIDER_2" description="GPMC_CLK frequency = GPMC_FCLK frequency / 3"/>
      <bitenum value="3" id="3" token="GPMCFCLKDIVIDER_3" description="GPMC_CLK frequency = GPMC_FCLK frequency /4"/>
    </bitfield>
  </register>
  <register id="GPMC_CONFIG1_i_3" acronym="GPMC_CONFIG1_i_3" offset="0xF0" width="32" description="The configuration register 1 sets signal control parameters per chip-select">
    <bitfield id="WRAPBURST" width="1" begin="31" end="31" resetval="0x0" description="Enables the wrapping burst capability. Must be set if the attached device is configured in wrapping burst" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRAPBURST_0" description="Synchronous wrapping burst not supported"/>
      <bitenum value="1" id="1" token="WRAPBURST_1" description="Synchronous wrapping burst supported"/>
    </bitfield>
    <bitfield id="READMULTIPLE" width="1" begin="30" end="30" resetval="0x0" description="Selects the read single or multiple access" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READMULTIPLE_0" description="Single access"/>
      <bitenum value="1" id="1" token="READMULTIPLE_1" description="Multiple access (burst if synchronous, page if asynchronous)"/>
    </bitfield>
    <bitfield id="READTYPE" width="1" begin="29" end="29" resetval="0x0" description="Selects the read mode operation" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READTYPE_0" description="Read Asynchronous"/>
      <bitenum value="1" id="1" token="READTYPE_1" description="Read Synchronous"/>
    </bitfield>
    <bitfield id="WRITEMULTIPLE" width="1" begin="28" end="28" resetval="0x0" description="Selects the write single or multiple access" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITEMULTIPLE_0" description="Single access"/>
      <bitenum value="1" id="1" token="WRITEMULTIPLE_1" description="Multiple access (burst if synchronous, considered as single if asynchronous)"/>
    </bitfield>
    <bitfield id="WRITETYPE" width="1" begin="27" end="27" resetval="0x0" description="Selects the write mode operation" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITETYPE_0" description="Write Asynchronous"/>
      <bitenum value="1" id="1" token="WRITETYPE_1" description="Write Synchronous"/>
    </bitfield>
    <bitfield id="CLKACTIVATIONTIME" width="2" begin="26" end="25" resetval="0x0" description="Output GPMC_CLK activation time" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKACTIVATIONTIME_0" description="First rising edge of GPMC_CLK at start access time"/>
      <bitenum value="1" id="1" token="CLKACTIVATIONTIME_1" description="First rising edge of GPMC_CLK one GPMC_FCLK cycle after start access time"/>
      <bitenum value="2" id="2" token="CLKACTIVATIONTIME_2" description="First rising edge of GPMC_CLK two GPMC_FCLK cycles after start access time"/>
      <bitenum value="3" id="3" token="CLKACTIVATIONTIME_3" description="Reserved"/>
    </bitfield>
    <bitfield id="ATTACHEDDEVICEPAGE_LENGTH" width="2" begin="24" end="23" resetval="0x0" description="Specifies the attached device page (burst) length" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ATTACHEDDEVICEPAGE_LENGTH_0" description="4 Words"/>
      <bitenum value="1" id="1" token="ATTACHEDDEVICEPAGE_LENGTH_1" description="8 Words"/>
      <bitenum value="2" id="2" token="ATTACHEDDEVICEPAGE_LENGTH_2" description="16 Words"/>
      <bitenum value="3" id="3" token="ATTACHEDDEVICEPAGE_LENGTH_3" description="Reserved (1 Word = Interface size)"/>
    </bitfield>
    <bitfield id="WAITREADMONITORING" width="1" begin="22" end="22" resetval="0x-" description="Selects the Wait monitoring configuration for Read accesses (Reset value is input pin sampled at IC reset)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAITREADMONITORING_0" description="Wait pin is not monitored for read accesses"/>
      <bitenum value="1" id="1" token="WAITREADMONITORING_1" description="Wait pin is monitored for read accesses"/>
    </bitfield>
    <bitfield id="WAITWRITEMONITORING" width="1" begin="21" end="21" resetval="0x0" description="Selects the Wait monitoring configuration for Write accesses" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAITWRITEMONITORING_0" description="Wait pin is not monitored for write accesses"/>
      <bitenum value="1" id="1" token="WAITWRITEMONITORING_1" description="Wait pin is monitored for write accesses"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WAITMONITORINGTIME" width="2" begin="19" end="18" resetval="0x0" description="Selects input pin Wait monitoring time" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAITMONITORINGTIME_0" description="Wait pin is monitored with valid data"/>
      <bitenum value="1" id="1" token="WAITMONITORINGTIME_1" description="Wait pin is monitored one GPMC_CLK cycle before valid data"/>
      <bitenum value="2" id="2" token="WAITMONITORINGTIME_2" description="Wait pin is monitored two GPMC_CLK cycle before valid data"/>
      <bitenum value="3" id="3" token="WAITMONITORINGTIME_3" description="Reserved"/>
    </bitfield>
    <bitfield id="WAITPINSELECT" width="2" begin="17" end="16" resetval="0x-" description="Selects the input WAIT pin for this chip-select (Reset value is input pin sampled at IC reset for CS0 and 0 for CS1-7)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAITPINSELECT_0" description="Wait input pin is WAIT0"/>
      <bitenum value="1" id="1" token="WAITPINSELECT_1" description="Wait input pin is WAIT1"/>
      <bitenum value="2" id="2" token="WAITPINSELECT_2" description="Wait input pin is WAIT2"/>
      <bitenum value="3" id="3" token="WAITPINSELECT_3" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Write 0s for future compatibility. Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="DEVICESIZE" width="2" begin="13" end="12" resetval="0x-" description="Selects the device size attached (Reset value is input pin sampled at IC reset for CS0 and 0x1 for CS1 to CS7)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEVICESIZE_0" description="8 bit"/>
      <bitenum value="1" id="1" token="DEVICESIZE_1" description="16 bit"/>
      <bitenum value="2" id="2" token="DEVICESIZE_2" description="Reserved"/>
      <bitenum value="3" id="3" token="DEVICESIZE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="DEVICETYPE" width="2" begin="11" end="10" resetval="0x0" description="Selects the attached device type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEVICETYPE_0" description="NOR Flash like, asynchronous and synchronous devices"/>
      <bitenum value="1" id="1" token="DEVICETYPE_1" description="Reserved"/>
      <bitenum value="2" id="2" token="DEVICETYPE_2" description="NAND Flash like devices, stream mode"/>
      <bitenum value="3" id="3" token="DEVICETYPE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="MUXADDDATA" width="2" begin="9" end="8" resetval="0x-" description="Enables the address and data multiplexed protocol (Reset value is input pin sampled at IC reset for CS0 and 0 for CS1-CS7)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MUXADDDATA_0" description="Non-multiplexed attached device"/>
      <bitenum value="1" id="1" token="MUXADDDATA_1" description="AAD-mux protocol device"/>
      <bitenum value="2" id="2" token="MUXADDDATA_2" description="Address and data multiplexed attached device"/>
      <bitenum value="3" id="3" token="MUXADDDATA_3" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="TIMEPARAGRANULARITY" width="1" begin="4" end="4" resetval="0x0" description="Signals timing latencies scalar factor (RD/WRCYCLETIME, RD/WRACCESSTIME, PAGEBURSTACCESSTIME, CSONTIME, CSRD/WROFFTIME, ADVONTIME, ADVRD/WROFFTIME, OEONTIME, OEOFFTIME, WEONTIME, WEOFFTIME, CYCLE2CYCLEDELAY, BUSTURNAROUND, TIMEOUTSTARTVALUE, WRDATAONADMUXBUS)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TIMEPARAGRANULARITY_0" description="x1 latencies"/>
      <bitenum value="1" id="1" token="TIMEPARAGRANULARITY_1" description="x2 latencies"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="GPMCFCLKDIVIDER" width="2" begin="1" end="0" resetval="0x0" description="Divides the GPMC_FCLK clock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="GPMCFCLKDIVIDER_0" description="GPMC_CLK frequency = GPMC_FCLK frequency"/>
      <bitenum value="1" id="1" token="GPMCFCLKDIVIDER_1" description="GPMC_CLK frequency = GPMC_FCLK frequency / 2"/>
      <bitenum value="2" id="2" token="GPMCFCLKDIVIDER_2" description="GPMC_CLK frequency = GPMC_FCLK frequency / 3"/>
      <bitenum value="3" id="3" token="GPMCFCLKDIVIDER_3" description="GPMC_CLK frequency = GPMC_FCLK frequency /4"/>
    </bitfield>
  </register>
  <register id="GPMC_CONFIG1_i_4" acronym="GPMC_CONFIG1_i_4" offset="0x120" width="32" description="The configuration register 1 sets signal control parameters per chip-select">
    <bitfield id="WRAPBURST" width="1" begin="31" end="31" resetval="0x0" description="Enables the wrapping burst capability. Must be set if the attached device is configured in wrapping burst" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRAPBURST_0" description="Synchronous wrapping burst not supported"/>
      <bitenum value="1" id="1" token="WRAPBURST_1" description="Synchronous wrapping burst supported"/>
    </bitfield>
    <bitfield id="READMULTIPLE" width="1" begin="30" end="30" resetval="0x0" description="Selects the read single or multiple access" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READMULTIPLE_0" description="Single access"/>
      <bitenum value="1" id="1" token="READMULTIPLE_1" description="Multiple access (burst if synchronous, page if asynchronous)"/>
    </bitfield>
    <bitfield id="READTYPE" width="1" begin="29" end="29" resetval="0x0" description="Selects the read mode operation" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READTYPE_0" description="Read Asynchronous"/>
      <bitenum value="1" id="1" token="READTYPE_1" description="Read Synchronous"/>
    </bitfield>
    <bitfield id="WRITEMULTIPLE" width="1" begin="28" end="28" resetval="0x0" description="Selects the write single or multiple access" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITEMULTIPLE_0" description="Single access"/>
      <bitenum value="1" id="1" token="WRITEMULTIPLE_1" description="Multiple access (burst if synchronous, considered as single if asynchronous)"/>
    </bitfield>
    <bitfield id="WRITETYPE" width="1" begin="27" end="27" resetval="0x0" description="Selects the write mode operation" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITETYPE_0" description="Write Asynchronous"/>
      <bitenum value="1" id="1" token="WRITETYPE_1" description="Write Synchronous"/>
    </bitfield>
    <bitfield id="CLKACTIVATIONTIME" width="2" begin="26" end="25" resetval="0x0" description="Output GPMC_CLK activation time" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKACTIVATIONTIME_0" description="First rising edge of GPMC_CLK at start access time"/>
      <bitenum value="1" id="1" token="CLKACTIVATIONTIME_1" description="First rising edge of GPMC_CLK one GPMC_FCLK cycle after start access time"/>
      <bitenum value="2" id="2" token="CLKACTIVATIONTIME_2" description="First rising edge of GPMC_CLK two GPMC_FCLK cycles after start access time"/>
      <bitenum value="3" id="3" token="CLKACTIVATIONTIME_3" description="Reserved"/>
    </bitfield>
    <bitfield id="ATTACHEDDEVICEPAGE_LENGTH" width="2" begin="24" end="23" resetval="0x0" description="Specifies the attached device page (burst) length" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ATTACHEDDEVICEPAGE_LENGTH_0" description="4 Words"/>
      <bitenum value="1" id="1" token="ATTACHEDDEVICEPAGE_LENGTH_1" description="8 Words"/>
      <bitenum value="2" id="2" token="ATTACHEDDEVICEPAGE_LENGTH_2" description="16 Words"/>
      <bitenum value="3" id="3" token="ATTACHEDDEVICEPAGE_LENGTH_3" description="Reserved (1 Word = Interface size)"/>
    </bitfield>
    <bitfield id="WAITREADMONITORING" width="1" begin="22" end="22" resetval="0x-" description="Selects the Wait monitoring configuration for Read accesses (Reset value is input pin sampled at IC reset)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAITREADMONITORING_0" description="Wait pin is not monitored for read accesses"/>
      <bitenum value="1" id="1" token="WAITREADMONITORING_1" description="Wait pin is monitored for read accesses"/>
    </bitfield>
    <bitfield id="WAITWRITEMONITORING" width="1" begin="21" end="21" resetval="0x0" description="Selects the Wait monitoring configuration for Write accesses" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAITWRITEMONITORING_0" description="Wait pin is not monitored for write accesses"/>
      <bitenum value="1" id="1" token="WAITWRITEMONITORING_1" description="Wait pin is monitored for write accesses"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WAITMONITORINGTIME" width="2" begin="19" end="18" resetval="0x0" description="Selects input pin Wait monitoring time" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAITMONITORINGTIME_0" description="Wait pin is monitored with valid data"/>
      <bitenum value="1" id="1" token="WAITMONITORINGTIME_1" description="Wait pin is monitored one GPMC_CLK cycle before valid data"/>
      <bitenum value="2" id="2" token="WAITMONITORINGTIME_2" description="Wait pin is monitored two GPMC_CLK cycle before valid data"/>
      <bitenum value="3" id="3" token="WAITMONITORINGTIME_3" description="Reserved"/>
    </bitfield>
    <bitfield id="WAITPINSELECT" width="2" begin="17" end="16" resetval="0x-" description="Selects the input WAIT pin for this chip-select (Reset value is input pin sampled at IC reset for CS0 and 0 for CS1-7)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAITPINSELECT_0" description="Wait input pin is WAIT0"/>
      <bitenum value="1" id="1" token="WAITPINSELECT_1" description="Wait input pin is WAIT1"/>
      <bitenum value="2" id="2" token="WAITPINSELECT_2" description="Wait input pin is WAIT2"/>
      <bitenum value="3" id="3" token="WAITPINSELECT_3" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Write 0s for future compatibility. Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="DEVICESIZE" width="2" begin="13" end="12" resetval="0x-" description="Selects the device size attached (Reset value is input pin sampled at IC reset for CS0 and 0x1 for CS1 to CS7)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEVICESIZE_0" description="8 bit"/>
      <bitenum value="1" id="1" token="DEVICESIZE_1" description="16 bit"/>
      <bitenum value="2" id="2" token="DEVICESIZE_2" description="Reserved"/>
      <bitenum value="3" id="3" token="DEVICESIZE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="DEVICETYPE" width="2" begin="11" end="10" resetval="0x0" description="Selects the attached device type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEVICETYPE_0" description="NOR Flash like, asynchronous and synchronous devices"/>
      <bitenum value="1" id="1" token="DEVICETYPE_1" description="Reserved"/>
      <bitenum value="2" id="2" token="DEVICETYPE_2" description="NAND Flash like devices, stream mode"/>
      <bitenum value="3" id="3" token="DEVICETYPE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="MUXADDDATA" width="2" begin="9" end="8" resetval="0x-" description="Enables the address and data multiplexed protocol (Reset value is input pin sampled at IC reset for CS0 and 0 for CS1-CS7)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MUXADDDATA_0" description="Non-multiplexed attached device"/>
      <bitenum value="1" id="1" token="MUXADDDATA_1" description="AAD-mux protocol device"/>
      <bitenum value="2" id="2" token="MUXADDDATA_2" description="Address and data multiplexed attached device"/>
      <bitenum value="3" id="3" token="MUXADDDATA_3" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="TIMEPARAGRANULARITY" width="1" begin="4" end="4" resetval="0x0" description="Signals timing latencies scalar factor (RD/WRCYCLETIME, RD/WRACCESSTIME, PAGEBURSTACCESSTIME, CSONTIME, CSRD/WROFFTIME, ADVONTIME, ADVRD/WROFFTIME, OEONTIME, OEOFFTIME, WEONTIME, WEOFFTIME, CYCLE2CYCLEDELAY, BUSTURNAROUND, TIMEOUTSTARTVALUE, WRDATAONADMUXBUS)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TIMEPARAGRANULARITY_0" description="x1 latencies"/>
      <bitenum value="1" id="1" token="TIMEPARAGRANULARITY_1" description="x2 latencies"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="GPMCFCLKDIVIDER" width="2" begin="1" end="0" resetval="0x0" description="Divides the GPMC_FCLK clock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="GPMCFCLKDIVIDER_0" description="GPMC_CLK frequency = GPMC_FCLK frequency"/>
      <bitenum value="1" id="1" token="GPMCFCLKDIVIDER_1" description="GPMC_CLK frequency = GPMC_FCLK frequency / 2"/>
      <bitenum value="2" id="2" token="GPMCFCLKDIVIDER_2" description="GPMC_CLK frequency = GPMC_FCLK frequency / 3"/>
      <bitenum value="3" id="3" token="GPMCFCLKDIVIDER_3" description="GPMC_CLK frequency = GPMC_FCLK frequency /4"/>
    </bitfield>
  </register>
  <register id="GPMC_CONFIG1_i_5" acronym="GPMC_CONFIG1_i_5" offset="0x150" width="32" description="The configuration register 1 sets signal control parameters per chip-select">
    <bitfield id="WRAPBURST" width="1" begin="31" end="31" resetval="0x0" description="Enables the wrapping burst capability. Must be set if the attached device is configured in wrapping burst" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRAPBURST_0" description="Synchronous wrapping burst not supported"/>
      <bitenum value="1" id="1" token="WRAPBURST_1" description="Synchronous wrapping burst supported"/>
    </bitfield>
    <bitfield id="READMULTIPLE" width="1" begin="30" end="30" resetval="0x0" description="Selects the read single or multiple access" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READMULTIPLE_0" description="Single access"/>
      <bitenum value="1" id="1" token="READMULTIPLE_1" description="Multiple access (burst if synchronous, page if asynchronous)"/>
    </bitfield>
    <bitfield id="READTYPE" width="1" begin="29" end="29" resetval="0x0" description="Selects the read mode operation" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READTYPE_0" description="Read Asynchronous"/>
      <bitenum value="1" id="1" token="READTYPE_1" description="Read Synchronous"/>
    </bitfield>
    <bitfield id="WRITEMULTIPLE" width="1" begin="28" end="28" resetval="0x0" description="Selects the write single or multiple access" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITEMULTIPLE_0" description="Single access"/>
      <bitenum value="1" id="1" token="WRITEMULTIPLE_1" description="Multiple access (burst if synchronous, considered as single if asynchronous)"/>
    </bitfield>
    <bitfield id="WRITETYPE" width="1" begin="27" end="27" resetval="0x0" description="Selects the write mode operation" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITETYPE_0" description="Write Asynchronous"/>
      <bitenum value="1" id="1" token="WRITETYPE_1" description="Write Synchronous"/>
    </bitfield>
    <bitfield id="CLKACTIVATIONTIME" width="2" begin="26" end="25" resetval="0x0" description="Output GPMC_CLK activation time" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKACTIVATIONTIME_0" description="First rising edge of GPMC_CLK at start access time"/>
      <bitenum value="1" id="1" token="CLKACTIVATIONTIME_1" description="First rising edge of GPMC_CLK one GPMC_FCLK cycle after start access time"/>
      <bitenum value="2" id="2" token="CLKACTIVATIONTIME_2" description="First rising edge of GPMC_CLK two GPMC_FCLK cycles after start access time"/>
      <bitenum value="3" id="3" token="CLKACTIVATIONTIME_3" description="Reserved"/>
    </bitfield>
    <bitfield id="ATTACHEDDEVICEPAGE_LENGTH" width="2" begin="24" end="23" resetval="0x0" description="Specifies the attached device page (burst) length" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ATTACHEDDEVICEPAGE_LENGTH_0" description="4 Words"/>
      <bitenum value="1" id="1" token="ATTACHEDDEVICEPAGE_LENGTH_1" description="8 Words"/>
      <bitenum value="2" id="2" token="ATTACHEDDEVICEPAGE_LENGTH_2" description="16 Words"/>
      <bitenum value="3" id="3" token="ATTACHEDDEVICEPAGE_LENGTH_3" description="Reserved (1 Word = Interface size)"/>
    </bitfield>
    <bitfield id="WAITREADMONITORING" width="1" begin="22" end="22" resetval="0x-" description="Selects the Wait monitoring configuration for Read accesses (Reset value is input pin sampled at IC reset)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAITREADMONITORING_0" description="Wait pin is not monitored for read accesses"/>
      <bitenum value="1" id="1" token="WAITREADMONITORING_1" description="Wait pin is monitored for read accesses"/>
    </bitfield>
    <bitfield id="WAITWRITEMONITORING" width="1" begin="21" end="21" resetval="0x0" description="Selects the Wait monitoring configuration for Write accesses" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAITWRITEMONITORING_0" description="Wait pin is not monitored for write accesses"/>
      <bitenum value="1" id="1" token="WAITWRITEMONITORING_1" description="Wait pin is monitored for write accesses"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WAITMONITORINGTIME" width="2" begin="19" end="18" resetval="0x0" description="Selects input pin Wait monitoring time" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAITMONITORINGTIME_0" description="Wait pin is monitored with valid data"/>
      <bitenum value="1" id="1" token="WAITMONITORINGTIME_1" description="Wait pin is monitored one GPMC_CLK cycle before valid data"/>
      <bitenum value="2" id="2" token="WAITMONITORINGTIME_2" description="Wait pin is monitored two GPMC_CLK cycle before valid data"/>
      <bitenum value="3" id="3" token="WAITMONITORINGTIME_3" description="Reserved"/>
    </bitfield>
    <bitfield id="WAITPINSELECT" width="2" begin="17" end="16" resetval="0x-" description="Selects the input WAIT pin for this chip-select (Reset value is input pin sampled at IC reset for CS0 and 0 for CS1-7)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAITPINSELECT_0" description="Wait input pin is WAIT0"/>
      <bitenum value="1" id="1" token="WAITPINSELECT_1" description="Wait input pin is WAIT1"/>
      <bitenum value="2" id="2" token="WAITPINSELECT_2" description="Wait input pin is WAIT2"/>
      <bitenum value="3" id="3" token="WAITPINSELECT_3" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Write 0s for future compatibility. Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="DEVICESIZE" width="2" begin="13" end="12" resetval="0x-" description="Selects the device size attached (Reset value is input pin sampled at IC reset for CS0 and 0x1 for CS1 to CS7)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEVICESIZE_0" description="8 bit"/>
      <bitenum value="1" id="1" token="DEVICESIZE_1" description="16 bit"/>
      <bitenum value="2" id="2" token="DEVICESIZE_2" description="Reserved"/>
      <bitenum value="3" id="3" token="DEVICESIZE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="DEVICETYPE" width="2" begin="11" end="10" resetval="0x0" description="Selects the attached device type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEVICETYPE_0" description="NOR Flash like, asynchronous and synchronous devices"/>
      <bitenum value="1" id="1" token="DEVICETYPE_1" description="Reserved"/>
      <bitenum value="2" id="2" token="DEVICETYPE_2" description="NAND Flash like devices, stream mode"/>
      <bitenum value="3" id="3" token="DEVICETYPE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="MUXADDDATA" width="2" begin="9" end="8" resetval="0x-" description="Enables the address and data multiplexed protocol (Reset value is input pin sampled at IC reset for CS0 and 0 for CS1-CS7)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MUXADDDATA_0" description="Non-multiplexed attached device"/>
      <bitenum value="1" id="1" token="MUXADDDATA_1" description="AAD-mux protocol device"/>
      <bitenum value="2" id="2" token="MUXADDDATA_2" description="Address and data multiplexed attached device"/>
      <bitenum value="3" id="3" token="MUXADDDATA_3" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="TIMEPARAGRANULARITY" width="1" begin="4" end="4" resetval="0x0" description="Signals timing latencies scalar factor (RD/WRCYCLETIME, RD/WRACCESSTIME, PAGEBURSTACCESSTIME, CSONTIME, CSRD/WROFFTIME, ADVONTIME, ADVRD/WROFFTIME, OEONTIME, OEOFFTIME, WEONTIME, WEOFFTIME, CYCLE2CYCLEDELAY, BUSTURNAROUND, TIMEOUTSTARTVALUE, WRDATAONADMUXBUS)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TIMEPARAGRANULARITY_0" description="x1 latencies"/>
      <bitenum value="1" id="1" token="TIMEPARAGRANULARITY_1" description="x2 latencies"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="GPMCFCLKDIVIDER" width="2" begin="1" end="0" resetval="0x0" description="Divides the GPMC_FCLK clock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="GPMCFCLKDIVIDER_0" description="GPMC_CLK frequency = GPMC_FCLK frequency"/>
      <bitenum value="1" id="1" token="GPMCFCLKDIVIDER_1" description="GPMC_CLK frequency = GPMC_FCLK frequency / 2"/>
      <bitenum value="2" id="2" token="GPMCFCLKDIVIDER_2" description="GPMC_CLK frequency = GPMC_FCLK frequency / 3"/>
      <bitenum value="3" id="3" token="GPMCFCLKDIVIDER_3" description="GPMC_CLK frequency = GPMC_FCLK frequency /4"/>
    </bitfield>
  </register>
  <register id="GPMC_CONFIG1_i_6" acronym="GPMC_CONFIG1_i_6" offset="0x180" width="32" description="The configuration register 1 sets signal control parameters per chip-select">
    <bitfield id="WRAPBURST" width="1" begin="31" end="31" resetval="0x0" description="Enables the wrapping burst capability. Must be set if the attached device is configured in wrapping burst" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRAPBURST_0" description="Synchronous wrapping burst not supported"/>
      <bitenum value="1" id="1" token="WRAPBURST_1" description="Synchronous wrapping burst supported"/>
    </bitfield>
    <bitfield id="READMULTIPLE" width="1" begin="30" end="30" resetval="0x0" description="Selects the read single or multiple access" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READMULTIPLE_0" description="Single access"/>
      <bitenum value="1" id="1" token="READMULTIPLE_1" description="Multiple access (burst if synchronous, page if asynchronous)"/>
    </bitfield>
    <bitfield id="READTYPE" width="1" begin="29" end="29" resetval="0x0" description="Selects the read mode operation" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READTYPE_0" description="Read Asynchronous"/>
      <bitenum value="1" id="1" token="READTYPE_1" description="Read Synchronous"/>
    </bitfield>
    <bitfield id="WRITEMULTIPLE" width="1" begin="28" end="28" resetval="0x0" description="Selects the write single or multiple access" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITEMULTIPLE_0" description="Single access"/>
      <bitenum value="1" id="1" token="WRITEMULTIPLE_1" description="Multiple access (burst if synchronous, considered as single if asynchronous)"/>
    </bitfield>
    <bitfield id="WRITETYPE" width="1" begin="27" end="27" resetval="0x0" description="Selects the write mode operation" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITETYPE_0" description="Write Asynchronous"/>
      <bitenum value="1" id="1" token="WRITETYPE_1" description="Write Synchronous"/>
    </bitfield>
    <bitfield id="CLKACTIVATIONTIME" width="2" begin="26" end="25" resetval="0x0" description="Output GPMC_CLK activation time" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKACTIVATIONTIME_0" description="First rising edge of GPMC_CLK at start access time"/>
      <bitenum value="1" id="1" token="CLKACTIVATIONTIME_1" description="First rising edge of GPMC_CLK one GPMC_FCLK cycle after start access time"/>
      <bitenum value="2" id="2" token="CLKACTIVATIONTIME_2" description="First rising edge of GPMC_CLK two GPMC_FCLK cycles after start access time"/>
      <bitenum value="3" id="3" token="CLKACTIVATIONTIME_3" description="Reserved"/>
    </bitfield>
    <bitfield id="ATTACHEDDEVICEPAGE_LENGTH" width="2" begin="24" end="23" resetval="0x0" description="Specifies the attached device page (burst) length" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ATTACHEDDEVICEPAGE_LENGTH_0" description="4 Words"/>
      <bitenum value="1" id="1" token="ATTACHEDDEVICEPAGE_LENGTH_1" description="8 Words"/>
      <bitenum value="2" id="2" token="ATTACHEDDEVICEPAGE_LENGTH_2" description="16 Words"/>
      <bitenum value="3" id="3" token="ATTACHEDDEVICEPAGE_LENGTH_3" description="Reserved (1 Word = Interface size)"/>
    </bitfield>
    <bitfield id="WAITREADMONITORING" width="1" begin="22" end="22" resetval="0x-" description="Selects the Wait monitoring configuration for Read accesses (Reset value is input pin sampled at IC reset)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAITREADMONITORING_0" description="Wait pin is not monitored for read accesses"/>
      <bitenum value="1" id="1" token="WAITREADMONITORING_1" description="Wait pin is monitored for read accesses"/>
    </bitfield>
    <bitfield id="WAITWRITEMONITORING" width="1" begin="21" end="21" resetval="0x0" description="Selects the Wait monitoring configuration for Write accesses" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAITWRITEMONITORING_0" description="Wait pin is not monitored for write accesses"/>
      <bitenum value="1" id="1" token="WAITWRITEMONITORING_1" description="Wait pin is monitored for write accesses"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WAITMONITORINGTIME" width="2" begin="19" end="18" resetval="0x0" description="Selects input pin Wait monitoring time" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAITMONITORINGTIME_0" description="Wait pin is monitored with valid data"/>
      <bitenum value="1" id="1" token="WAITMONITORINGTIME_1" description="Wait pin is monitored one GPMC_CLK cycle before valid data"/>
      <bitenum value="2" id="2" token="WAITMONITORINGTIME_2" description="Wait pin is monitored two GPMC_CLK cycle before valid data"/>
      <bitenum value="3" id="3" token="WAITMONITORINGTIME_3" description="Reserved"/>
    </bitfield>
    <bitfield id="WAITPINSELECT" width="2" begin="17" end="16" resetval="0x-" description="Selects the input WAIT pin for this chip-select (Reset value is input pin sampled at IC reset for CS0 and 0 for CS1-7)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAITPINSELECT_0" description="Wait input pin is WAIT0"/>
      <bitenum value="1" id="1" token="WAITPINSELECT_1" description="Wait input pin is WAIT1"/>
      <bitenum value="2" id="2" token="WAITPINSELECT_2" description="Wait input pin is WAIT2"/>
      <bitenum value="3" id="3" token="WAITPINSELECT_3" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Write 0s for future compatibility. Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="DEVICESIZE" width="2" begin="13" end="12" resetval="0x-" description="Selects the device size attached (Reset value is input pin sampled at IC reset for CS0 and 0x1 for CS1 to CS7)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEVICESIZE_0" description="8 bit"/>
      <bitenum value="1" id="1" token="DEVICESIZE_1" description="16 bit"/>
      <bitenum value="2" id="2" token="DEVICESIZE_2" description="Reserved"/>
      <bitenum value="3" id="3" token="DEVICESIZE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="DEVICETYPE" width="2" begin="11" end="10" resetval="0x0" description="Selects the attached device type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEVICETYPE_0" description="NOR Flash like, asynchronous and synchronous devices"/>
      <bitenum value="1" id="1" token="DEVICETYPE_1" description="Reserved"/>
      <bitenum value="2" id="2" token="DEVICETYPE_2" description="NAND Flash like devices, stream mode"/>
      <bitenum value="3" id="3" token="DEVICETYPE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="MUXADDDATA" width="2" begin="9" end="8" resetval="0x-" description="Enables the address and data multiplexed protocol (Reset value is input pin sampled at IC reset for CS0 and 0 for CS1-CS7)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MUXADDDATA_0" description="Non-multiplexed attached device"/>
      <bitenum value="1" id="1" token="MUXADDDATA_1" description="AAD-mux protocol device"/>
      <bitenum value="2" id="2" token="MUXADDDATA_2" description="Address and data multiplexed attached device"/>
      <bitenum value="3" id="3" token="MUXADDDATA_3" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="TIMEPARAGRANULARITY" width="1" begin="4" end="4" resetval="0x0" description="Signals timing latencies scalar factor (RD/WRCYCLETIME, RD/WRACCESSTIME, PAGEBURSTACCESSTIME, CSONTIME, CSRD/WROFFTIME, ADVONTIME, ADVRD/WROFFTIME, OEONTIME, OEOFFTIME, WEONTIME, WEOFFTIME, CYCLE2CYCLEDELAY, BUSTURNAROUND, TIMEOUTSTARTVALUE, WRDATAONADMUXBUS)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TIMEPARAGRANULARITY_0" description="x1 latencies"/>
      <bitenum value="1" id="1" token="TIMEPARAGRANULARITY_1" description="x2 latencies"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="GPMCFCLKDIVIDER" width="2" begin="1" end="0" resetval="0x0" description="Divides the GPMC_FCLK clock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="GPMCFCLKDIVIDER_0" description="GPMC_CLK frequency = GPMC_FCLK frequency"/>
      <bitenum value="1" id="1" token="GPMCFCLKDIVIDER_1" description="GPMC_CLK frequency = GPMC_FCLK frequency / 2"/>
      <bitenum value="2" id="2" token="GPMCFCLKDIVIDER_2" description="GPMC_CLK frequency = GPMC_FCLK frequency / 3"/>
      <bitenum value="3" id="3" token="GPMCFCLKDIVIDER_3" description="GPMC_CLK frequency = GPMC_FCLK frequency /4"/>
    </bitfield>
  </register>
  <register id="GPMC_CONFIG1_i_7" acronym="GPMC_CONFIG1_i_7" offset="0x1B0" width="32" description="The configuration register 1 sets signal control parameters per chip-select">
    <bitfield id="WRAPBURST" width="1" begin="31" end="31" resetval="0x0" description="Enables the wrapping burst capability. Must be set if the attached device is configured in wrapping burst" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRAPBURST_0" description="Synchronous wrapping burst not supported"/>
      <bitenum value="1" id="1" token="WRAPBURST_1" description="Synchronous wrapping burst supported"/>
    </bitfield>
    <bitfield id="READMULTIPLE" width="1" begin="30" end="30" resetval="0x0" description="Selects the read single or multiple access" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READMULTIPLE_0" description="Single access"/>
      <bitenum value="1" id="1" token="READMULTIPLE_1" description="Multiple access (burst if synchronous, page if asynchronous)"/>
    </bitfield>
    <bitfield id="READTYPE" width="1" begin="29" end="29" resetval="0x0" description="Selects the read mode operation" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READTYPE_0" description="Read Asynchronous"/>
      <bitenum value="1" id="1" token="READTYPE_1" description="Read Synchronous"/>
    </bitfield>
    <bitfield id="WRITEMULTIPLE" width="1" begin="28" end="28" resetval="0x0" description="Selects the write single or multiple access" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITEMULTIPLE_0" description="Single access"/>
      <bitenum value="1" id="1" token="WRITEMULTIPLE_1" description="Multiple access (burst if synchronous, considered as single if asynchronous)"/>
    </bitfield>
    <bitfield id="WRITETYPE" width="1" begin="27" end="27" resetval="0x0" description="Selects the write mode operation" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITETYPE_0" description="Write Asynchronous"/>
      <bitenum value="1" id="1" token="WRITETYPE_1" description="Write Synchronous"/>
    </bitfield>
    <bitfield id="CLKACTIVATIONTIME" width="2" begin="26" end="25" resetval="0x0" description="Output GPMC_CLK activation time" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKACTIVATIONTIME_0" description="First rising edge of GPMC_CLK at start access time"/>
      <bitenum value="1" id="1" token="CLKACTIVATIONTIME_1" description="First rising edge of GPMC_CLK one GPMC_FCLK cycle after start access time"/>
      <bitenum value="2" id="2" token="CLKACTIVATIONTIME_2" description="First rising edge of GPMC_CLK two GPMC_FCLK cycles after start access time"/>
      <bitenum value="3" id="3" token="CLKACTIVATIONTIME_3" description="Reserved"/>
    </bitfield>
    <bitfield id="ATTACHEDDEVICEPAGE_LENGTH" width="2" begin="24" end="23" resetval="0x0" description="Specifies the attached device page (burst) length" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ATTACHEDDEVICEPAGE_LENGTH_0" description="4 Words"/>
      <bitenum value="1" id="1" token="ATTACHEDDEVICEPAGE_LENGTH_1" description="8 Words"/>
      <bitenum value="2" id="2" token="ATTACHEDDEVICEPAGE_LENGTH_2" description="16 Words"/>
      <bitenum value="3" id="3" token="ATTACHEDDEVICEPAGE_LENGTH_3" description="Reserved (1 Word = Interface size)"/>
    </bitfield>
    <bitfield id="WAITREADMONITORING" width="1" begin="22" end="22" resetval="0x-" description="Selects the Wait monitoring configuration for Read accesses (Reset value is input pin sampled at IC reset)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAITREADMONITORING_0" description="Wait pin is not monitored for read accesses"/>
      <bitenum value="1" id="1" token="WAITREADMONITORING_1" description="Wait pin is monitored for read accesses"/>
    </bitfield>
    <bitfield id="WAITWRITEMONITORING" width="1" begin="21" end="21" resetval="0x0" description="Selects the Wait monitoring configuration for Write accesses" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAITWRITEMONITORING_0" description="Wait pin is not monitored for write accesses"/>
      <bitenum value="1" id="1" token="WAITWRITEMONITORING_1" description="Wait pin is monitored for write accesses"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WAITMONITORINGTIME" width="2" begin="19" end="18" resetval="0x0" description="Selects input pin Wait monitoring time" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAITMONITORINGTIME_0" description="Wait pin is monitored with valid data"/>
      <bitenum value="1" id="1" token="WAITMONITORINGTIME_1" description="Wait pin is monitored one GPMC_CLK cycle before valid data"/>
      <bitenum value="2" id="2" token="WAITMONITORINGTIME_2" description="Wait pin is monitored two GPMC_CLK cycle before valid data"/>
      <bitenum value="3" id="3" token="WAITMONITORINGTIME_3" description="Reserved"/>
    </bitfield>
    <bitfield id="WAITPINSELECT" width="2" begin="17" end="16" resetval="0x-" description="Selects the input WAIT pin for this chip-select (Reset value is input pin sampled at IC reset for CS0 and 0 for CS1-7)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAITPINSELECT_0" description="Wait input pin is WAIT0"/>
      <bitenum value="1" id="1" token="WAITPINSELECT_1" description="Wait input pin is WAIT1"/>
      <bitenum value="2" id="2" token="WAITPINSELECT_2" description="Wait input pin is WAIT2"/>
      <bitenum value="3" id="3" token="WAITPINSELECT_3" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Write 0s for future compatibility. Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="DEVICESIZE" width="2" begin="13" end="12" resetval="0x-" description="Selects the device size attached (Reset value is input pin sampled at IC reset for CS0 and 0x1 for CS1 to CS7)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEVICESIZE_0" description="8 bit"/>
      <bitenum value="1" id="1" token="DEVICESIZE_1" description="16 bit"/>
      <bitenum value="2" id="2" token="DEVICESIZE_2" description="Reserved"/>
      <bitenum value="3" id="3" token="DEVICESIZE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="DEVICETYPE" width="2" begin="11" end="10" resetval="0x0" description="Selects the attached device type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEVICETYPE_0" description="NOR Flash like, asynchronous and synchronous devices"/>
      <bitenum value="1" id="1" token="DEVICETYPE_1" description="Reserved"/>
      <bitenum value="2" id="2" token="DEVICETYPE_2" description="NAND Flash like devices, stream mode"/>
      <bitenum value="3" id="3" token="DEVICETYPE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="MUXADDDATA" width="2" begin="9" end="8" resetval="0x-" description="Enables the address and data multiplexed protocol (Reset value is input pin sampled at IC reset for CS0 and 0 for CS1-CS7)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MUXADDDATA_0" description="Non-multiplexed attached device"/>
      <bitenum value="1" id="1" token="MUXADDDATA_1" description="AAD-mux protocol device"/>
      <bitenum value="2" id="2" token="MUXADDDATA_2" description="Address and data multiplexed attached device"/>
      <bitenum value="3" id="3" token="MUXADDDATA_3" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="TIMEPARAGRANULARITY" width="1" begin="4" end="4" resetval="0x0" description="Signals timing latencies scalar factor (RD/WRCYCLETIME, RD/WRACCESSTIME, PAGEBURSTACCESSTIME, CSONTIME, CSRD/WROFFTIME, ADVONTIME, ADVRD/WROFFTIME, OEONTIME, OEOFFTIME, WEONTIME, WEOFFTIME, CYCLE2CYCLEDELAY, BUSTURNAROUND, TIMEOUTSTARTVALUE, WRDATAONADMUXBUS)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TIMEPARAGRANULARITY_0" description="x1 latencies"/>
      <bitenum value="1" id="1" token="TIMEPARAGRANULARITY_1" description="x2 latencies"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="GPMCFCLKDIVIDER" width="2" begin="1" end="0" resetval="0x0" description="Divides the GPMC_FCLK clock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="GPMCFCLKDIVIDER_0" description="GPMC_CLK frequency = GPMC_FCLK frequency"/>
      <bitenum value="1" id="1" token="GPMCFCLKDIVIDER_1" description="GPMC_CLK frequency = GPMC_FCLK frequency / 2"/>
      <bitenum value="2" id="2" token="GPMCFCLKDIVIDER_2" description="GPMC_CLK frequency = GPMC_FCLK frequency / 3"/>
      <bitenum value="3" id="3" token="GPMCFCLKDIVIDER_3" description="GPMC_CLK frequency = GPMC_FCLK frequency /4"/>
    </bitfield>
  </register>
  <register id="GPMC_CONFIG2_i_0" acronym="GPMC_CONFIG2_i_0" offset="0x64" width="32" description="CS signal timing parameter configuration">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="Write 0s for future compatibility. Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="CSWROFFTIME" width="5" begin="20" end="16" resetval="0x10" description="CS i de-assertion time from start cycle time for write accesses 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="CSRDOFFTIME" width="5" begin="12" end="8" resetval="0x10" description="CS i de-assertion time from start cycle time for read accesses 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="CSEXTRADELAY" width="1" begin="7" end="7" resetval="0x0" description="CS i Add Extra Half GPMC_FCLK cycle" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CSEXTRADELAY_0" description="CS i Timing control signal is not delayed"/>
      <bitenum value="1" id="1" token="CSEXTRADELAY_1" description="CS i Timing control signal is delayed of half GPMC_FCLK clock cycle"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="6" end="4" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="CSONTIME" width="4" begin="3" end="0" resetval="0x1" description="CS i assertion time from start cycle time 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG2_i_1" acronym="GPMC_CONFIG2_i_1" offset="0x94" width="32" description="CS signal timing parameter configuration">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="Write 0s for future compatibility. Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="CSWROFFTIME" width="5" begin="20" end="16" resetval="0x10" description="CS i de-assertion time from start cycle time for write accesses 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="CSRDOFFTIME" width="5" begin="12" end="8" resetval="0x10" description="CS i de-assertion time from start cycle time for read accesses 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="CSEXTRADELAY" width="1" begin="7" end="7" resetval="0x0" description="CS i Add Extra Half GPMC_FCLK cycle" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CSEXTRADELAY_0" description="CS i Timing control signal is not delayed"/>
      <bitenum value="1" id="1" token="CSEXTRADELAY_1" description="CS i Timing control signal is delayed of half GPMC_FCLK clock cycle"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="6" end="4" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="CSONTIME" width="4" begin="3" end="0" resetval="0x1" description="CS i assertion time from start cycle time 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG2_i_2" acronym="GPMC_CONFIG2_i_2" offset="0xC4" width="32" description="CS signal timing parameter configuration">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="Write 0s for future compatibility. Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="CSWROFFTIME" width="5" begin="20" end="16" resetval="0x10" description="CS i de-assertion time from start cycle time for write accesses 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="CSRDOFFTIME" width="5" begin="12" end="8" resetval="0x10" description="CS i de-assertion time from start cycle time for read accesses 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="CSEXTRADELAY" width="1" begin="7" end="7" resetval="0x0" description="CS i Add Extra Half GPMC_FCLK cycle" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CSEXTRADELAY_0" description="CS i Timing control signal is not delayed"/>
      <bitenum value="1" id="1" token="CSEXTRADELAY_1" description="CS i Timing control signal is delayed of half GPMC_FCLK clock cycle"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="6" end="4" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="CSONTIME" width="4" begin="3" end="0" resetval="0x1" description="CS i assertion time from start cycle time 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG2_i_3" acronym="GPMC_CONFIG2_i_3" offset="0xF4" width="32" description="CS signal timing parameter configuration">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="Write 0s for future compatibility. Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="CSWROFFTIME" width="5" begin="20" end="16" resetval="0x10" description="CS i de-assertion time from start cycle time for write accesses 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="CSRDOFFTIME" width="5" begin="12" end="8" resetval="0x10" description="CS i de-assertion time from start cycle time for read accesses 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="CSEXTRADELAY" width="1" begin="7" end="7" resetval="0x0" description="CS i Add Extra Half GPMC_FCLK cycle" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CSEXTRADELAY_0" description="CS i Timing control signal is not delayed"/>
      <bitenum value="1" id="1" token="CSEXTRADELAY_1" description="CS i Timing control signal is delayed of half GPMC_FCLK clock cycle"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="6" end="4" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="CSONTIME" width="4" begin="3" end="0" resetval="0x1" description="CS i assertion time from start cycle time 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG2_i_4" acronym="GPMC_CONFIG2_i_4" offset="0x124" width="32" description="CS signal timing parameter configuration">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="Write 0s for future compatibility. Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="CSWROFFTIME" width="5" begin="20" end="16" resetval="0x10" description="CS i de-assertion time from start cycle time for write accesses 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="CSRDOFFTIME" width="5" begin="12" end="8" resetval="0x10" description="CS i de-assertion time from start cycle time for read accesses 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="CSEXTRADELAY" width="1" begin="7" end="7" resetval="0x0" description="CS i Add Extra Half GPMC_FCLK cycle" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CSEXTRADELAY_0" description="CS i Timing control signal is not delayed"/>
      <bitenum value="1" id="1" token="CSEXTRADELAY_1" description="CS i Timing control signal is delayed of half GPMC_FCLK clock cycle"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="6" end="4" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="CSONTIME" width="4" begin="3" end="0" resetval="0x1" description="CS i assertion time from start cycle time 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG2_i_5" acronym="GPMC_CONFIG2_i_5" offset="0x154" width="32" description="CS signal timing parameter configuration">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="Write 0s for future compatibility. Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="CSWROFFTIME" width="5" begin="20" end="16" resetval="0x10" description="CS i de-assertion time from start cycle time for write accesses 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="CSRDOFFTIME" width="5" begin="12" end="8" resetval="0x10" description="CS i de-assertion time from start cycle time for read accesses 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="CSEXTRADELAY" width="1" begin="7" end="7" resetval="0x0" description="CS i Add Extra Half GPMC_FCLK cycle" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CSEXTRADELAY_0" description="CS i Timing control signal is not delayed"/>
      <bitenum value="1" id="1" token="CSEXTRADELAY_1" description="CS i Timing control signal is delayed of half GPMC_FCLK clock cycle"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="6" end="4" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="CSONTIME" width="4" begin="3" end="0" resetval="0x1" description="CS i assertion time from start cycle time 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG2_i_6" acronym="GPMC_CONFIG2_i_6" offset="0x184" width="32" description="CS signal timing parameter configuration">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="Write 0s for future compatibility. Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="CSWROFFTIME" width="5" begin="20" end="16" resetval="0x10" description="CS i de-assertion time from start cycle time for write accesses 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="CSRDOFFTIME" width="5" begin="12" end="8" resetval="0x10" description="CS i de-assertion time from start cycle time for read accesses 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="CSEXTRADELAY" width="1" begin="7" end="7" resetval="0x0" description="CS i Add Extra Half GPMC_FCLK cycle" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CSEXTRADELAY_0" description="CS i Timing control signal is not delayed"/>
      <bitenum value="1" id="1" token="CSEXTRADELAY_1" description="CS i Timing control signal is delayed of half GPMC_FCLK clock cycle"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="6" end="4" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="CSONTIME" width="4" begin="3" end="0" resetval="0x1" description="CS i assertion time from start cycle time 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG2_i_7" acronym="GPMC_CONFIG2_i_7" offset="0x1B4" width="32" description="CS signal timing parameter configuration">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="Write 0s for future compatibility. Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="CSWROFFTIME" width="5" begin="20" end="16" resetval="0x10" description="CS i de-assertion time from start cycle time for write accesses 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="CSRDOFFTIME" width="5" begin="12" end="8" resetval="0x10" description="CS i de-assertion time from start cycle time for read accesses 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="CSEXTRADELAY" width="1" begin="7" end="7" resetval="0x0" description="CS i Add Extra Half GPMC_FCLK cycle" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CSEXTRADELAY_0" description="CS i Timing control signal is not delayed"/>
      <bitenum value="1" id="1" token="CSEXTRADELAY_1" description="CS i Timing control signal is delayed of half GPMC_FCLK clock cycle"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="6" end="4" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="CSONTIME" width="4" begin="3" end="0" resetval="0x1" description="CS i assertion time from start cycle time 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG3_i_0" acronym="GPMC_CONFIG3_i_0" offset="0x68" width="32" description="nADV signal timing parameter configuration">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ADVAADMUXWROFFTIME" width="3" begin="30" end="28" resetval="0x2" description="nADV de-assertion for first address phase when using the AAD-mux protocol 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ADVAADMUXRDOFFTIME" width="3" begin="26" end="24" resetval="0x2" description="nADV assertion for first address phase when using the AAD-mux protocol 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ADVWROFFTIME" width="5" begin="20" end="16" resetval="0x02" description="nADV de-assertion time from start cycle time for write accesses 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ADVRDOFFTIME" width="5" begin="12" end="8" resetval="0x02" description="nADV de-assertion time from start cycle time for read accesses 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="ADVEXTRADELAY" width="1" begin="7" end="7" resetval="0x0" description="nADV Add Extra Half GPMC_FCLK cycle" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ADVEXTRADELAY_0" description="nADV Timing control signal is not delayed"/>
      <bitenum value="1" id="1" token="ADVEXTRADELAY_1" description="nADV Timing control signal is delayed of half GPMC_FCLK clock cycle"/>
    </bitfield>
    <bitfield id="ADVAADMUXONTIME" width="3" begin="6" end="4" resetval="0x1" description="nADV assertion for first address phase when using the AAD-mux protocol 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="ADVONTIME" width="4" begin="3" end="0" resetval="0x1" description="nADV assertion time from start cycle time 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG3_i_1" acronym="GPMC_CONFIG3_i_1" offset="0x98" width="32" description="nADV signal timing parameter configuration">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ADVAADMUXWROFFTIME" width="3" begin="30" end="28" resetval="0x2" description="nADV de-assertion for first address phase when using the AAD-mux protocol 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ADVAADMUXRDOFFTIME" width="3" begin="26" end="24" resetval="0x2" description="nADV assertion for first address phase when using the AAD-mux protocol 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ADVWROFFTIME" width="5" begin="20" end="16" resetval="0x02" description="nADV de-assertion time from start cycle time for write accesses 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ADVRDOFFTIME" width="5" begin="12" end="8" resetval="0x02" description="nADV de-assertion time from start cycle time for read accesses 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="ADVEXTRADELAY" width="1" begin="7" end="7" resetval="0x0" description="nADV Add Extra Half GPMC_FCLK cycle" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ADVEXTRADELAY_0" description="nADV Timing control signal is not delayed"/>
      <bitenum value="1" id="1" token="ADVEXTRADELAY_1" description="nADV Timing control signal is delayed of half GPMC_FCLK clock cycle"/>
    </bitfield>
    <bitfield id="ADVAADMUXONTIME" width="3" begin="6" end="4" resetval="0x1" description="nADV assertion for first address phase when using the AAD-mux protocol 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="ADVONTIME" width="4" begin="3" end="0" resetval="0x1" description="nADV assertion time from start cycle time 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG3_i_2" acronym="GPMC_CONFIG3_i_2" offset="0xC8" width="32" description="nADV signal timing parameter configuration">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ADVAADMUXWROFFTIME" width="3" begin="30" end="28" resetval="0x2" description="nADV de-assertion for first address phase when using the AAD-mux protocol 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ADVAADMUXRDOFFTIME" width="3" begin="26" end="24" resetval="0x2" description="nADV assertion for first address phase when using the AAD-mux protocol 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ADVWROFFTIME" width="5" begin="20" end="16" resetval="0x02" description="nADV de-assertion time from start cycle time for write accesses 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ADVRDOFFTIME" width="5" begin="12" end="8" resetval="0x02" description="nADV de-assertion time from start cycle time for read accesses 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="ADVEXTRADELAY" width="1" begin="7" end="7" resetval="0x0" description="nADV Add Extra Half GPMC_FCLK cycle" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ADVEXTRADELAY_0" description="nADV Timing control signal is not delayed"/>
      <bitenum value="1" id="1" token="ADVEXTRADELAY_1" description="nADV Timing control signal is delayed of half GPMC_FCLK clock cycle"/>
    </bitfield>
    <bitfield id="ADVAADMUXONTIME" width="3" begin="6" end="4" resetval="0x1" description="nADV assertion for first address phase when using the AAD-mux protocol 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="ADVONTIME" width="4" begin="3" end="0" resetval="0x1" description="nADV assertion time from start cycle time 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG3_i_3" acronym="GPMC_CONFIG3_i_3" offset="0xF8" width="32" description="nADV signal timing parameter configuration">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ADVAADMUXWROFFTIME" width="3" begin="30" end="28" resetval="0x2" description="nADV de-assertion for first address phase when using the AAD-mux protocol 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ADVAADMUXRDOFFTIME" width="3" begin="26" end="24" resetval="0x2" description="nADV assertion for first address phase when using the AAD-mux protocol 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ADVWROFFTIME" width="5" begin="20" end="16" resetval="0x02" description="nADV de-assertion time from start cycle time for write accesses 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ADVRDOFFTIME" width="5" begin="12" end="8" resetval="0x02" description="nADV de-assertion time from start cycle time for read accesses 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="ADVEXTRADELAY" width="1" begin="7" end="7" resetval="0x0" description="nADV Add Extra Half GPMC_FCLK cycle" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ADVEXTRADELAY_0" description="nADV Timing control signal is not delayed"/>
      <bitenum value="1" id="1" token="ADVEXTRADELAY_1" description="nADV Timing control signal is delayed of half GPMC_FCLK clock cycle"/>
    </bitfield>
    <bitfield id="ADVAADMUXONTIME" width="3" begin="6" end="4" resetval="0x1" description="nADV assertion for first address phase when using the AAD-mux protocol 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="ADVONTIME" width="4" begin="3" end="0" resetval="0x1" description="nADV assertion time from start cycle time 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG3_i_4" acronym="GPMC_CONFIG3_i_4" offset="0x128" width="32" description="nADV signal timing parameter configuration">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ADVAADMUXWROFFTIME" width="3" begin="30" end="28" resetval="0x2" description="nADV de-assertion for first address phase when using the AAD-mux protocol 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ADVAADMUXRDOFFTIME" width="3" begin="26" end="24" resetval="0x2" description="nADV assertion for first address phase when using the AAD-mux protocol 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ADVWROFFTIME" width="5" begin="20" end="16" resetval="0x02" description="nADV de-assertion time from start cycle time for write accesses 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ADVRDOFFTIME" width="5" begin="12" end="8" resetval="0x02" description="nADV de-assertion time from start cycle time for read accesses 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="ADVEXTRADELAY" width="1" begin="7" end="7" resetval="0x0" description="nADV Add Extra Half GPMC_FCLK cycle" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ADVEXTRADELAY_0" description="nADV Timing control signal is not delayed"/>
      <bitenum value="1" id="1" token="ADVEXTRADELAY_1" description="nADV Timing control signal is delayed of half GPMC_FCLK clock cycle"/>
    </bitfield>
    <bitfield id="ADVAADMUXONTIME" width="3" begin="6" end="4" resetval="0x1" description="nADV assertion for first address phase when using the AAD-mux protocol 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="ADVONTIME" width="4" begin="3" end="0" resetval="0x1" description="nADV assertion time from start cycle time 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG3_i_5" acronym="GPMC_CONFIG3_i_5" offset="0x158" width="32" description="nADV signal timing parameter configuration">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ADVAADMUXWROFFTIME" width="3" begin="30" end="28" resetval="0x2" description="nADV de-assertion for first address phase when using the AAD-mux protocol 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ADVAADMUXRDOFFTIME" width="3" begin="26" end="24" resetval="0x2" description="nADV assertion for first address phase when using the AAD-mux protocol 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ADVWROFFTIME" width="5" begin="20" end="16" resetval="0x02" description="nADV de-assertion time from start cycle time for write accesses 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ADVRDOFFTIME" width="5" begin="12" end="8" resetval="0x02" description="nADV de-assertion time from start cycle time for read accesses 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="ADVEXTRADELAY" width="1" begin="7" end="7" resetval="0x0" description="nADV Add Extra Half GPMC_FCLK cycle" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ADVEXTRADELAY_0" description="nADV Timing control signal is not delayed"/>
      <bitenum value="1" id="1" token="ADVEXTRADELAY_1" description="nADV Timing control signal is delayed of half GPMC_FCLK clock cycle"/>
    </bitfield>
    <bitfield id="ADVAADMUXONTIME" width="3" begin="6" end="4" resetval="0x1" description="nADV assertion for first address phase when using the AAD-mux protocol 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="ADVONTIME" width="4" begin="3" end="0" resetval="0x1" description="nADV assertion time from start cycle time 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG3_i_6" acronym="GPMC_CONFIG3_i_6" offset="0x188" width="32" description="nADV signal timing parameter configuration">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ADVAADMUXWROFFTIME" width="3" begin="30" end="28" resetval="0x2" description="nADV de-assertion for first address phase when using the AAD-mux protocol 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ADVAADMUXRDOFFTIME" width="3" begin="26" end="24" resetval="0x2" description="nADV assertion for first address phase when using the AAD-mux protocol 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ADVWROFFTIME" width="5" begin="20" end="16" resetval="0x02" description="nADV de-assertion time from start cycle time for write accesses 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ADVRDOFFTIME" width="5" begin="12" end="8" resetval="0x02" description="nADV de-assertion time from start cycle time for read accesses 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="ADVEXTRADELAY" width="1" begin="7" end="7" resetval="0x0" description="nADV Add Extra Half GPMC_FCLK cycle" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ADVEXTRADELAY_0" description="nADV Timing control signal is not delayed"/>
      <bitenum value="1" id="1" token="ADVEXTRADELAY_1" description="nADV Timing control signal is delayed of half GPMC_FCLK clock cycle"/>
    </bitfield>
    <bitfield id="ADVAADMUXONTIME" width="3" begin="6" end="4" resetval="0x1" description="nADV assertion for first address phase when using the AAD-mux protocol 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="ADVONTIME" width="4" begin="3" end="0" resetval="0x1" description="nADV assertion time from start cycle time 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG3_i_7" acronym="GPMC_CONFIG3_i_7" offset="0x1B8" width="32" description="nADV signal timing parameter configuration">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ADVAADMUXWROFFTIME" width="3" begin="30" end="28" resetval="0x2" description="nADV de-assertion for first address phase when using the AAD-mux protocol 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ADVAADMUXRDOFFTIME" width="3" begin="26" end="24" resetval="0x2" description="nADV assertion for first address phase when using the AAD-mux protocol 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ADVWROFFTIME" width="5" begin="20" end="16" resetval="0x02" description="nADV de-assertion time from start cycle time for write accesses 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ADVRDOFFTIME" width="5" begin="12" end="8" resetval="0x02" description="nADV de-assertion time from start cycle time for read accesses 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="ADVEXTRADELAY" width="1" begin="7" end="7" resetval="0x0" description="nADV Add Extra Half GPMC_FCLK cycle" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ADVEXTRADELAY_0" description="nADV Timing control signal is not delayed"/>
      <bitenum value="1" id="1" token="ADVEXTRADELAY_1" description="nADV Timing control signal is delayed of half GPMC_FCLK clock cycle"/>
    </bitfield>
    <bitfield id="ADVAADMUXONTIME" width="3" begin="6" end="4" resetval="0x1" description="nADV assertion for first address phase when using the AAD-mux protocol 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="ADVONTIME" width="4" begin="3" end="0" resetval="0x1" description="nADV assertion time from start cycle time 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG4_i_0" acronym="GPMC_CONFIG4_i_0" offset="0x6C" width="32" description="nWE and nOE signals timing parameter configuration">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x3" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WEOFFTIME" width="5" begin="28" end="24" resetval="0x10" description="nWE de-assertion time from start cycle time 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="WEEXTRADELAY" width="1" begin="23" end="23" resetval="0x0" description="nWE Add Extra Half GPMC_FCLK cycle" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WEEXTRADELAY_0" description="nWE Timing control signal is not delayed"/>
      <bitenum value="1" id="1" token="WEEXTRADELAY_1" description="nWE Timing control signal is delayed of half GPMC_FCLK clock cycle"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="22" end="20" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WEONTIME" width="4" begin="19" end="16" resetval="0x5" description="nWE assertion time from start cycle time 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="OEAADMUX_OFFTIME" width="3" begin="15" end="13" resetval="0x3" description="nOE de-assertion time for the first address phase in an AAD-mux access 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="OEOFFTIME" width="5" begin="12" end="8" resetval="0x10" description="nOE de-assertion time from start cycle time 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="OEEXTRADELAY" width="1" begin="7" end="7" resetval="0x0" description="nOE Add Extra Half GPMC_FCLK cycle" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OEEXTRADELAY_0" description="nOE Timing control signal is not delayed"/>
      <bitenum value="1" id="1" token="OEEXTRADELAY_1" description="nOE Timing control signal is delayed of half GPMC_FCLK clock cycle"/>
    </bitfield>
    <bitfield id="OEAADMUX_ONTIME" width="3" begin="6" end="4" resetval="0x1" description="nOE assertion time for the first address phase in an AAD-mux access 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="OEONTIME" width="4" begin="3" end="0" resetval="0x6" description="nOE assertion time from start cycle time 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG4_i_1" acronym="GPMC_CONFIG4_i_1" offset="0x9C" width="32" description="nWE and nOE signals timing parameter configuration">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x3" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WEOFFTIME" width="5" begin="28" end="24" resetval="0x10" description="nWE de-assertion time from start cycle time 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="WEEXTRADELAY" width="1" begin="23" end="23" resetval="0x0" description="nWE Add Extra Half GPMC_FCLK cycle" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WEEXTRADELAY_0" description="nWE Timing control signal is not delayed"/>
      <bitenum value="1" id="1" token="WEEXTRADELAY_1" description="nWE Timing control signal is delayed of half GPMC_FCLK clock cycle"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="22" end="20" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WEONTIME" width="4" begin="19" end="16" resetval="0x5" description="nWE assertion time from start cycle time 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="OEAADMUX_OFFTIME" width="3" begin="15" end="13" resetval="0x3" description="nOE de-assertion time for the first address phase in an AAD-mux access 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="OEOFFTIME" width="5" begin="12" end="8" resetval="0x10" description="nOE de-assertion time from start cycle time 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="OEEXTRADELAY" width="1" begin="7" end="7" resetval="0x0" description="nOE Add Extra Half GPMC_FCLK cycle" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OEEXTRADELAY_0" description="nOE Timing control signal is not delayed"/>
      <bitenum value="1" id="1" token="OEEXTRADELAY_1" description="nOE Timing control signal is delayed of half GPMC_FCLK clock cycle"/>
    </bitfield>
    <bitfield id="OEAADMUX_ONTIME" width="3" begin="6" end="4" resetval="0x1" description="nOE assertion time for the first address phase in an AAD-mux access 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="OEONTIME" width="4" begin="3" end="0" resetval="0x6" description="nOE assertion time from start cycle time 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG4_i_2" acronym="GPMC_CONFIG4_i_2" offset="0xCC" width="32" description="nWE and nOE signals timing parameter configuration">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x3" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WEOFFTIME" width="5" begin="28" end="24" resetval="0x10" description="nWE de-assertion time from start cycle time 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="WEEXTRADELAY" width="1" begin="23" end="23" resetval="0x0" description="nWE Add Extra Half GPMC_FCLK cycle" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WEEXTRADELAY_0" description="nWE Timing control signal is not delayed"/>
      <bitenum value="1" id="1" token="WEEXTRADELAY_1" description="nWE Timing control signal is delayed of half GPMC_FCLK clock cycle"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="22" end="20" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WEONTIME" width="4" begin="19" end="16" resetval="0x5" description="nWE assertion time from start cycle time 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="OEAADMUX_OFFTIME" width="3" begin="15" end="13" resetval="0x3" description="nOE de-assertion time for the first address phase in an AAD-mux access 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="OEOFFTIME" width="5" begin="12" end="8" resetval="0x10" description="nOE de-assertion time from start cycle time 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="OEEXTRADELAY" width="1" begin="7" end="7" resetval="0x0" description="nOE Add Extra Half GPMC_FCLK cycle" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OEEXTRADELAY_0" description="nOE Timing control signal is not delayed"/>
      <bitenum value="1" id="1" token="OEEXTRADELAY_1" description="nOE Timing control signal is delayed of half GPMC_FCLK clock cycle"/>
    </bitfield>
    <bitfield id="OEAADMUX_ONTIME" width="3" begin="6" end="4" resetval="0x1" description="nOE assertion time for the first address phase in an AAD-mux access 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="OEONTIME" width="4" begin="3" end="0" resetval="0x6" description="nOE assertion time from start cycle time 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG4_i_3" acronym="GPMC_CONFIG4_i_3" offset="0xFC" width="32" description="nWE and nOE signals timing parameter configuration">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x3" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WEOFFTIME" width="5" begin="28" end="24" resetval="0x10" description="nWE de-assertion time from start cycle time 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="WEEXTRADELAY" width="1" begin="23" end="23" resetval="0x0" description="nWE Add Extra Half GPMC_FCLK cycle" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WEEXTRADELAY_0" description="nWE Timing control signal is not delayed"/>
      <bitenum value="1" id="1" token="WEEXTRADELAY_1" description="nWE Timing control signal is delayed of half GPMC_FCLK clock cycle"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="22" end="20" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WEONTIME" width="4" begin="19" end="16" resetval="0x5" description="nWE assertion time from start cycle time 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="OEAADMUX_OFFTIME" width="3" begin="15" end="13" resetval="0x3" description="nOE de-assertion time for the first address phase in an AAD-mux access 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="OEOFFTIME" width="5" begin="12" end="8" resetval="0x10" description="nOE de-assertion time from start cycle time 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="OEEXTRADELAY" width="1" begin="7" end="7" resetval="0x0" description="nOE Add Extra Half GPMC_FCLK cycle" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OEEXTRADELAY_0" description="nOE Timing control signal is not delayed"/>
      <bitenum value="1" id="1" token="OEEXTRADELAY_1" description="nOE Timing control signal is delayed of half GPMC_FCLK clock cycle"/>
    </bitfield>
    <bitfield id="OEAADMUX_ONTIME" width="3" begin="6" end="4" resetval="0x1" description="nOE assertion time for the first address phase in an AAD-mux access 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="OEONTIME" width="4" begin="3" end="0" resetval="0x6" description="nOE assertion time from start cycle time 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG4_i_4" acronym="GPMC_CONFIG4_i_4" offset="0x12C" width="32" description="nWE and nOE signals timing parameter configuration">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x3" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WEOFFTIME" width="5" begin="28" end="24" resetval="0x10" description="nWE de-assertion time from start cycle time 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="WEEXTRADELAY" width="1" begin="23" end="23" resetval="0x0" description="nWE Add Extra Half GPMC_FCLK cycle" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WEEXTRADELAY_0" description="nWE Timing control signal is not delayed"/>
      <bitenum value="1" id="1" token="WEEXTRADELAY_1" description="nWE Timing control signal is delayed of half GPMC_FCLK clock cycle"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="22" end="20" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WEONTIME" width="4" begin="19" end="16" resetval="0x5" description="nWE assertion time from start cycle time 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="OEAADMUX_OFFTIME" width="3" begin="15" end="13" resetval="0x3" description="nOE de-assertion time for the first address phase in an AAD-mux access 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="OEOFFTIME" width="5" begin="12" end="8" resetval="0x10" description="nOE de-assertion time from start cycle time 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="OEEXTRADELAY" width="1" begin="7" end="7" resetval="0x0" description="nOE Add Extra Half GPMC_FCLK cycle" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OEEXTRADELAY_0" description="nOE Timing control signal is not delayed"/>
      <bitenum value="1" id="1" token="OEEXTRADELAY_1" description="nOE Timing control signal is delayed of half GPMC_FCLK clock cycle"/>
    </bitfield>
    <bitfield id="OEAADMUX_ONTIME" width="3" begin="6" end="4" resetval="0x1" description="nOE assertion time for the first address phase in an AAD-mux access 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="OEONTIME" width="4" begin="3" end="0" resetval="0x6" description="nOE assertion time from start cycle time 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG4_i_5" acronym="GPMC_CONFIG4_i_5" offset="0x15C" width="32" description="nWE and nOE signals timing parameter configuration">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x3" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WEOFFTIME" width="5" begin="28" end="24" resetval="0x10" description="nWE de-assertion time from start cycle time 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="WEEXTRADELAY" width="1" begin="23" end="23" resetval="0x0" description="nWE Add Extra Half GPMC_FCLK cycle" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WEEXTRADELAY_0" description="nWE Timing control signal is not delayed"/>
      <bitenum value="1" id="1" token="WEEXTRADELAY_1" description="nWE Timing control signal is delayed of half GPMC_FCLK clock cycle"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="22" end="20" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WEONTIME" width="4" begin="19" end="16" resetval="0x5" description="nWE assertion time from start cycle time 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="OEAADMUX_OFFTIME" width="3" begin="15" end="13" resetval="0x3" description="nOE de-assertion time for the first address phase in an AAD-mux access 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="OEOFFTIME" width="5" begin="12" end="8" resetval="0x10" description="nOE de-assertion time from start cycle time 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="OEEXTRADELAY" width="1" begin="7" end="7" resetval="0x0" description="nOE Add Extra Half GPMC_FCLK cycle" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OEEXTRADELAY_0" description="nOE Timing control signal is not delayed"/>
      <bitenum value="1" id="1" token="OEEXTRADELAY_1" description="nOE Timing control signal is delayed of half GPMC_FCLK clock cycle"/>
    </bitfield>
    <bitfield id="OEAADMUX_ONTIME" width="3" begin="6" end="4" resetval="0x1" description="nOE assertion time for the first address phase in an AAD-mux access 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="OEONTIME" width="4" begin="3" end="0" resetval="0x6" description="nOE assertion time from start cycle time 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG4_i_6" acronym="GPMC_CONFIG4_i_6" offset="0x18C" width="32" description="nWE and nOE signals timing parameter configuration">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x3" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WEOFFTIME" width="5" begin="28" end="24" resetval="0x10" description="nWE de-assertion time from start cycle time 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="WEEXTRADELAY" width="1" begin="23" end="23" resetval="0x0" description="nWE Add Extra Half GPMC_FCLK cycle" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WEEXTRADELAY_0" description="nWE Timing control signal is not delayed"/>
      <bitenum value="1" id="1" token="WEEXTRADELAY_1" description="nWE Timing control signal is delayed of half GPMC_FCLK clock cycle"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="22" end="20" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WEONTIME" width="4" begin="19" end="16" resetval="0x5" description="nWE assertion time from start cycle time 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="OEAADMUX_OFFTIME" width="3" begin="15" end="13" resetval="0x3" description="nOE de-assertion time for the first address phase in an AAD-mux access 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="OEOFFTIME" width="5" begin="12" end="8" resetval="0x10" description="nOE de-assertion time from start cycle time 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="OEEXTRADELAY" width="1" begin="7" end="7" resetval="0x0" description="nOE Add Extra Half GPMC_FCLK cycle" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OEEXTRADELAY_0" description="nOE Timing control signal is not delayed"/>
      <bitenum value="1" id="1" token="OEEXTRADELAY_1" description="nOE Timing control signal is delayed of half GPMC_FCLK clock cycle"/>
    </bitfield>
    <bitfield id="OEAADMUX_ONTIME" width="3" begin="6" end="4" resetval="0x1" description="nOE assertion time for the first address phase in an AAD-mux access 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="OEONTIME" width="4" begin="3" end="0" resetval="0x6" description="nOE assertion time from start cycle time 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG4_i_7" acronym="GPMC_CONFIG4_i_7" offset="0x1BC" width="32" description="nWE and nOE signals timing parameter configuration">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x3" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WEOFFTIME" width="5" begin="28" end="24" resetval="0x10" description="nWE de-assertion time from start cycle time 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="WEEXTRADELAY" width="1" begin="23" end="23" resetval="0x0" description="nWE Add Extra Half GPMC_FCLK cycle" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WEEXTRADELAY_0" description="nWE Timing control signal is not delayed"/>
      <bitenum value="1" id="1" token="WEEXTRADELAY_1" description="nWE Timing control signal is delayed of half GPMC_FCLK clock cycle"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="22" end="20" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WEONTIME" width="4" begin="19" end="16" resetval="0x5" description="nWE assertion time from start cycle time 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="OEAADMUX_OFFTIME" width="3" begin="15" end="13" resetval="0x3" description="nOE de-assertion time for the first address phase in an AAD-mux access 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="OEOFFTIME" width="5" begin="12" end="8" resetval="0x10" description="nOE de-assertion time from start cycle time 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="OEEXTRADELAY" width="1" begin="7" end="7" resetval="0x0" description="nOE Add Extra Half GPMC_FCLK cycle" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OEEXTRADELAY_0" description="nOE Timing control signal is not delayed"/>
      <bitenum value="1" id="1" token="OEEXTRADELAY_1" description="nOE Timing control signal is delayed of half GPMC_FCLK clock cycle"/>
    </bitfield>
    <bitfield id="OEAADMUX_ONTIME" width="3" begin="6" end="4" resetval="0x1" description="nOE assertion time for the first address phase in an AAD-mux access 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="OEONTIME" width="4" begin="3" end="0" resetval="0x6" description="nOE assertion time from start cycle time 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG5_i_0" acronym="GPMC_CONFIG5_i_0" offset="0x70" width="32" description="RdAccessTime and CycleTime timing parameters configuration">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="PAGEBURSTACCESSTIME" width="4" begin="27" end="24" resetval="0x1" description="Delay between successive words in a multiple access 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="RDACCESSTIME" width="5" begin="20" end="16" resetval="0x0F" description="Delay between start cycle time and first data valid 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Write 0s for future compatibility. Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="WRCYCLETIME" width="5" begin="12" end="8" resetval="0x11" description="Total write cycle time 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="RDCYCLETIME" width="5" begin="4" end="0" resetval="0x11" description="Total read cycle time 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG5_i_1" acronym="GPMC_CONFIG5_i_1" offset="0xA0" width="32" description="RdAccessTime and CycleTime timing parameters configuration">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="PAGEBURSTACCESSTIME" width="4" begin="27" end="24" resetval="0x1" description="Delay between successive words in a multiple access 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="RDACCESSTIME" width="5" begin="20" end="16" resetval="0x0F" description="Delay between start cycle time and first data valid 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Write 0s for future compatibility. Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="WRCYCLETIME" width="5" begin="12" end="8" resetval="0x11" description="Total write cycle time 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="RDCYCLETIME" width="5" begin="4" end="0" resetval="0x11" description="Total read cycle time 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG5_i_2" acronym="GPMC_CONFIG5_i_2" offset="0xD0" width="32" description="RdAccessTime and CycleTime timing parameters configuration">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="PAGEBURSTACCESSTIME" width="4" begin="27" end="24" resetval="0x1" description="Delay between successive words in a multiple access 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="RDACCESSTIME" width="5" begin="20" end="16" resetval="0x0F" description="Delay between start cycle time and first data valid 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Write 0s for future compatibility. Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="WRCYCLETIME" width="5" begin="12" end="8" resetval="0x11" description="Total write cycle time 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="RDCYCLETIME" width="5" begin="4" end="0" resetval="0x11" description="Total read cycle time 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG5_i_3" acronym="GPMC_CONFIG5_i_3" offset="0x100" width="32" description="RdAccessTime and CycleTime timing parameters configuration">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="PAGEBURSTACCESSTIME" width="4" begin="27" end="24" resetval="0x1" description="Delay between successive words in a multiple access 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="RDACCESSTIME" width="5" begin="20" end="16" resetval="0x0F" description="Delay between start cycle time and first data valid 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Write 0s for future compatibility. Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="WRCYCLETIME" width="5" begin="12" end="8" resetval="0x11" description="Total write cycle time 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="RDCYCLETIME" width="5" begin="4" end="0" resetval="0x11" description="Total read cycle time 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG5_i_4" acronym="GPMC_CONFIG5_i_4" offset="0x130" width="32" description="RdAccessTime and CycleTime timing parameters configuration">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="PAGEBURSTACCESSTIME" width="4" begin="27" end="24" resetval="0x1" description="Delay between successive words in a multiple access 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="RDACCESSTIME" width="5" begin="20" end="16" resetval="0x0F" description="Delay between start cycle time and first data valid 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Write 0s for future compatibility. Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="WRCYCLETIME" width="5" begin="12" end="8" resetval="0x11" description="Total write cycle time 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="RDCYCLETIME" width="5" begin="4" end="0" resetval="0x11" description="Total read cycle time 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG5_i_5" acronym="GPMC_CONFIG5_i_5" offset="0x160" width="32" description="RdAccessTime and CycleTime timing parameters configuration">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="PAGEBURSTACCESSTIME" width="4" begin="27" end="24" resetval="0x1" description="Delay between successive words in a multiple access 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="RDACCESSTIME" width="5" begin="20" end="16" resetval="0x0F" description="Delay between start cycle time and first data valid 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Write 0s for future compatibility. Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="WRCYCLETIME" width="5" begin="12" end="8" resetval="0x11" description="Total write cycle time 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="RDCYCLETIME" width="5" begin="4" end="0" resetval="0x11" description="Total read cycle time 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG5_i_6" acronym="GPMC_CONFIG5_i_6" offset="0x190" width="32" description="RdAccessTime and CycleTime timing parameters configuration">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="PAGEBURSTACCESSTIME" width="4" begin="27" end="24" resetval="0x1" description="Delay between successive words in a multiple access 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="RDACCESSTIME" width="5" begin="20" end="16" resetval="0x0F" description="Delay between start cycle time and first data valid 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Write 0s for future compatibility. Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="WRCYCLETIME" width="5" begin="12" end="8" resetval="0x11" description="Total write cycle time 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="RDCYCLETIME" width="5" begin="4" end="0" resetval="0x11" description="Total read cycle time 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG5_i_7" acronym="GPMC_CONFIG5_i_7" offset="0x1C0" width="32" description="RdAccessTime and CycleTime timing parameters configuration">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="PAGEBURSTACCESSTIME" width="4" begin="27" end="24" resetval="0x1" description="Delay between successive words in a multiple access 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="RDACCESSTIME" width="5" begin="20" end="16" resetval="0x0F" description="Delay between start cycle time and first data valid 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Write 0s for future compatibility. Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="WRCYCLETIME" width="5" begin="12" end="8" resetval="0x11" description="Total write cycle time 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="RDCYCLETIME" width="5" begin="4" end="0" resetval="0x11" description="Total read cycle time 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG6_i_0" acronym="GPMC_CONFIG6_i_0" offset="0x74" width="32" description="WrAccessTime, WrDataOnADmuxBus, Cycle2Cycle and BusTurnAround parameters configuration">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x1" description="TI Internal use - Do not modify." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WRACCESSTIME" width="5" begin="28" end="24" resetval="0x0F" description="Delay from start access time to the GPMC_FCLK rising edge corresponding the the GPMC_CLK rising edge used by the attached memory for the first data capture 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WRDATAONADMUXBUS" width="4" begin="19" end="16" resetval="0x7" description="Specifies on which GPMC_FCLK rising edge the first data of the synchronous burst write is driven in the add/data mux bus" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="CYCLE2CYCLEDELAY" width="4" begin="11" end="8" resetval="0x0" description="Chip-select high pulse delay between successive accesses 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="CYCLE2CYCLESAMECSEN" width="1" begin="7" end="7" resetval="0x0" description="Add CYCLE2CYCLEDELAY between successive accesses to the same CS (any access type)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CYCLE2CYCLESAMECSEN_0" description="No delay between the two accesses"/>
      <bitenum value="1" id="1" token="CYCLE2CYCLESAMECSEN_1" description="Add CYCLE2CYCLEDELAY"/>
    </bitfield>
    <bitfield id="CYCLE2CYCLEDIFFCSEN" width="1" begin="6" end="6" resetval="0x0" description="Add CYCLE2CYCLEDELAY between successive accesses to a different CS (any access type)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CYCLE2CYCLEDIFFCSEN_0" description="No delay between the two accesses"/>
      <bitenum value="1" id="1" token="CYCLE2CYCLEDIFFCSEN_1" description="Add CYCLE2CYCLEDELAY"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description="Write 0s for future compatibility. Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="BUSTURNAROUND" width="4" begin="3" end="0" resetval="0x0" description="Bus turn around latency between successive accesses to the same CS (read to write) or to a different CS (read to read and read to write) 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG6_i_1" acronym="GPMC_CONFIG6_i_1" offset="0xA4" width="32" description="WrAccessTime, WrDataOnADmuxBus, Cycle2Cycle and BusTurnAround parameters configuration">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x1" description="TI Internal use - Do not modify." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WRACCESSTIME" width="5" begin="28" end="24" resetval="0x0F" description="Delay from start access time to the GPMC_FCLK rising edge corresponding the the GPMC_CLK rising edge used by the attached memory for the first data capture 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WRDATAONADMUXBUS" width="4" begin="19" end="16" resetval="0x7" description="Specifies on which GPMC_FCLK rising edge the first data of the synchronous burst write is driven in the add/data mux bus" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="CYCLE2CYCLEDELAY" width="4" begin="11" end="8" resetval="0x0" description="Chip-select high pulse delay between successive accesses 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="CYCLE2CYCLESAMECSEN" width="1" begin="7" end="7" resetval="0x0" description="Add CYCLE2CYCLEDELAY between successive accesses to the same CS (any access type)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CYCLE2CYCLESAMECSEN_0" description="No delay between the two accesses"/>
      <bitenum value="1" id="1" token="CYCLE2CYCLESAMECSEN_1" description="Add CYCLE2CYCLEDELAY"/>
    </bitfield>
    <bitfield id="CYCLE2CYCLEDIFFCSEN" width="1" begin="6" end="6" resetval="0x0" description="Add CYCLE2CYCLEDELAY between successive accesses to a different CS (any access type)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CYCLE2CYCLEDIFFCSEN_0" description="No delay between the two accesses"/>
      <bitenum value="1" id="1" token="CYCLE2CYCLEDIFFCSEN_1" description="Add CYCLE2CYCLEDELAY"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description="Write 0s for future compatibility. Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="BUSTURNAROUND" width="4" begin="3" end="0" resetval="0x0" description="Bus turn around latency between successive accesses to the same CS (read to write) or to a different CS (read to read and read to write) 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG6_i_2" acronym="GPMC_CONFIG6_i_2" offset="0xD4" width="32" description="WrAccessTime, WrDataOnADmuxBus, Cycle2Cycle and BusTurnAround parameters configuration">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x1" description="TI Internal use - Do not modify." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WRACCESSTIME" width="5" begin="28" end="24" resetval="0x0F" description="Delay from start access time to the GPMC_FCLK rising edge corresponding the the GPMC_CLK rising edge used by the attached memory for the first data capture 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WRDATAONADMUXBUS" width="4" begin="19" end="16" resetval="0x7" description="Specifies on which GPMC_FCLK rising edge the first data of the synchronous burst write is driven in the add/data mux bus" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="CYCLE2CYCLEDELAY" width="4" begin="11" end="8" resetval="0x0" description="Chip-select high pulse delay between successive accesses 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="CYCLE2CYCLESAMECSEN" width="1" begin="7" end="7" resetval="0x0" description="Add CYCLE2CYCLEDELAY between successive accesses to the same CS (any access type)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CYCLE2CYCLESAMECSEN_0" description="No delay between the two accesses"/>
      <bitenum value="1" id="1" token="CYCLE2CYCLESAMECSEN_1" description="Add CYCLE2CYCLEDELAY"/>
    </bitfield>
    <bitfield id="CYCLE2CYCLEDIFFCSEN" width="1" begin="6" end="6" resetval="0x0" description="Add CYCLE2CYCLEDELAY between successive accesses to a different CS (any access type)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CYCLE2CYCLEDIFFCSEN_0" description="No delay between the two accesses"/>
      <bitenum value="1" id="1" token="CYCLE2CYCLEDIFFCSEN_1" description="Add CYCLE2CYCLEDELAY"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description="Write 0s for future compatibility. Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="BUSTURNAROUND" width="4" begin="3" end="0" resetval="0x0" description="Bus turn around latency between successive accesses to the same CS (read to write) or to a different CS (read to read and read to write) 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG6_i_3" acronym="GPMC_CONFIG6_i_3" offset="0x104" width="32" description="WrAccessTime, WrDataOnADmuxBus, Cycle2Cycle and BusTurnAround parameters configuration">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x1" description="TI Internal use - Do not modify." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WRACCESSTIME" width="5" begin="28" end="24" resetval="0x0F" description="Delay from start access time to the GPMC_FCLK rising edge corresponding the the GPMC_CLK rising edge used by the attached memory for the first data capture 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WRDATAONADMUXBUS" width="4" begin="19" end="16" resetval="0x7" description="Specifies on which GPMC_FCLK rising edge the first data of the synchronous burst write is driven in the add/data mux bus" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="CYCLE2CYCLEDELAY" width="4" begin="11" end="8" resetval="0x0" description="Chip-select high pulse delay between successive accesses 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="CYCLE2CYCLESAMECSEN" width="1" begin="7" end="7" resetval="0x0" description="Add CYCLE2CYCLEDELAY between successive accesses to the same CS (any access type)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CYCLE2CYCLESAMECSEN_0" description="No delay between the two accesses"/>
      <bitenum value="1" id="1" token="CYCLE2CYCLESAMECSEN_1" description="Add CYCLE2CYCLEDELAY"/>
    </bitfield>
    <bitfield id="CYCLE2CYCLEDIFFCSEN" width="1" begin="6" end="6" resetval="0x0" description="Add CYCLE2CYCLEDELAY between successive accesses to a different CS (any access type)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CYCLE2CYCLEDIFFCSEN_0" description="No delay between the two accesses"/>
      <bitenum value="1" id="1" token="CYCLE2CYCLEDIFFCSEN_1" description="Add CYCLE2CYCLEDELAY"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description="Write 0s for future compatibility. Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="BUSTURNAROUND" width="4" begin="3" end="0" resetval="0x0" description="Bus turn around latency between successive accesses to the same CS (read to write) or to a different CS (read to read and read to write) 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG6_i_4" acronym="GPMC_CONFIG6_i_4" offset="0x134" width="32" description="WrAccessTime, WrDataOnADmuxBus, Cycle2Cycle and BusTurnAround parameters configuration">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x1" description="TI Internal use - Do not modify." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WRACCESSTIME" width="5" begin="28" end="24" resetval="0x0F" description="Delay from start access time to the GPMC_FCLK rising edge corresponding the the GPMC_CLK rising edge used by the attached memory for the first data capture 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WRDATAONADMUXBUS" width="4" begin="19" end="16" resetval="0x7" description="Specifies on which GPMC_FCLK rising edge the first data of the synchronous burst write is driven in the add/data mux bus" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="CYCLE2CYCLEDELAY" width="4" begin="11" end="8" resetval="0x0" description="Chip-select high pulse delay between successive accesses 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="CYCLE2CYCLESAMECSEN" width="1" begin="7" end="7" resetval="0x0" description="Add CYCLE2CYCLEDELAY between successive accesses to the same CS (any access type)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CYCLE2CYCLESAMECSEN_0" description="No delay between the two accesses"/>
      <bitenum value="1" id="1" token="CYCLE2CYCLESAMECSEN_1" description="Add CYCLE2CYCLEDELAY"/>
    </bitfield>
    <bitfield id="CYCLE2CYCLEDIFFCSEN" width="1" begin="6" end="6" resetval="0x0" description="Add CYCLE2CYCLEDELAY between successive accesses to a different CS (any access type)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CYCLE2CYCLEDIFFCSEN_0" description="No delay between the two accesses"/>
      <bitenum value="1" id="1" token="CYCLE2CYCLEDIFFCSEN_1" description="Add CYCLE2CYCLEDELAY"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description="Write 0s for future compatibility. Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="BUSTURNAROUND" width="4" begin="3" end="0" resetval="0x0" description="Bus turn around latency between successive accesses to the same CS (read to write) or to a different CS (read to read and read to write) 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG6_i_5" acronym="GPMC_CONFIG6_i_5" offset="0x164" width="32" description="WrAccessTime, WrDataOnADmuxBus, Cycle2Cycle and BusTurnAround parameters configuration">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x1" description="TI Internal use - Do not modify." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WRACCESSTIME" width="5" begin="28" end="24" resetval="0x0F" description="Delay from start access time to the GPMC_FCLK rising edge corresponding the the GPMC_CLK rising edge used by the attached memory for the first data capture 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WRDATAONADMUXBUS" width="4" begin="19" end="16" resetval="0x7" description="Specifies on which GPMC_FCLK rising edge the first data of the synchronous burst write is driven in the add/data mux bus" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="CYCLE2CYCLEDELAY" width="4" begin="11" end="8" resetval="0x0" description="Chip-select high pulse delay between successive accesses 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="CYCLE2CYCLESAMECSEN" width="1" begin="7" end="7" resetval="0x0" description="Add CYCLE2CYCLEDELAY between successive accesses to the same CS (any access type)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CYCLE2CYCLESAMECSEN_0" description="No delay between the two accesses"/>
      <bitenum value="1" id="1" token="CYCLE2CYCLESAMECSEN_1" description="Add CYCLE2CYCLEDELAY"/>
    </bitfield>
    <bitfield id="CYCLE2CYCLEDIFFCSEN" width="1" begin="6" end="6" resetval="0x0" description="Add CYCLE2CYCLEDELAY between successive accesses to a different CS (any access type)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CYCLE2CYCLEDIFFCSEN_0" description="No delay between the two accesses"/>
      <bitenum value="1" id="1" token="CYCLE2CYCLEDIFFCSEN_1" description="Add CYCLE2CYCLEDELAY"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description="Write 0s for future compatibility. Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="BUSTURNAROUND" width="4" begin="3" end="0" resetval="0x0" description="Bus turn around latency between successive accesses to the same CS (read to write) or to a different CS (read to read and read to write) 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG6_i_6" acronym="GPMC_CONFIG6_i_6" offset="0x194" width="32" description="WrAccessTime, WrDataOnADmuxBus, Cycle2Cycle and BusTurnAround parameters configuration">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x1" description="TI Internal use - Do not modify." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WRACCESSTIME" width="5" begin="28" end="24" resetval="0x0F" description="Delay from start access time to the GPMC_FCLK rising edge corresponding the the GPMC_CLK rising edge used by the attached memory for the first data capture 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WRDATAONADMUXBUS" width="4" begin="19" end="16" resetval="0x7" description="Specifies on which GPMC_FCLK rising edge the first data of the synchronous burst write is driven in the add/data mux bus" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="CYCLE2CYCLEDELAY" width="4" begin="11" end="8" resetval="0x0" description="Chip-select high pulse delay between successive accesses 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="CYCLE2CYCLESAMECSEN" width="1" begin="7" end="7" resetval="0x0" description="Add CYCLE2CYCLEDELAY between successive accesses to the same CS (any access type)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CYCLE2CYCLESAMECSEN_0" description="No delay between the two accesses"/>
      <bitenum value="1" id="1" token="CYCLE2CYCLESAMECSEN_1" description="Add CYCLE2CYCLEDELAY"/>
    </bitfield>
    <bitfield id="CYCLE2CYCLEDIFFCSEN" width="1" begin="6" end="6" resetval="0x0" description="Add CYCLE2CYCLEDELAY between successive accesses to a different CS (any access type)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CYCLE2CYCLEDIFFCSEN_0" description="No delay between the two accesses"/>
      <bitenum value="1" id="1" token="CYCLE2CYCLEDIFFCSEN_1" description="Add CYCLE2CYCLEDELAY"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description="Write 0s for future compatibility. Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="BUSTURNAROUND" width="4" begin="3" end="0" resetval="0x0" description="Bus turn around latency between successive accesses to the same CS (read to write) or to a different CS (read to read and read to write) 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG6_i_7" acronym="GPMC_CONFIG6_i_7" offset="0x1C4" width="32" description="WrAccessTime, WrDataOnADmuxBus, Cycle2Cycle and BusTurnAround parameters configuration">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x1" description="TI Internal use - Do not modify." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WRACCESSTIME" width="5" begin="28" end="24" resetval="0x0F" description="Delay from start access time to the GPMC_FCLK rising edge corresponding the the GPMC_CLK rising edge used by the attached memory for the first data capture 0x00: 0 GPMC_FCLK cycle 0x01: 1 GPMC_FCLK cycle ... 0x1F: 31 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="WRDATAONADMUXBUS" width="4" begin="19" end="16" resetval="0x7" description="Specifies on which GPMC_FCLK rising edge the first data of the synchronous burst write is driven in the add/data mux bus" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="CYCLE2CYCLEDELAY" width="4" begin="11" end="8" resetval="0x0" description="Chip-select high pulse delay between successive accesses 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="CYCLE2CYCLESAMECSEN" width="1" begin="7" end="7" resetval="0x0" description="Add CYCLE2CYCLEDELAY between successive accesses to the same CS (any access type)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CYCLE2CYCLESAMECSEN_0" description="No delay between the two accesses"/>
      <bitenum value="1" id="1" token="CYCLE2CYCLESAMECSEN_1" description="Add CYCLE2CYCLEDELAY"/>
    </bitfield>
    <bitfield id="CYCLE2CYCLEDIFFCSEN" width="1" begin="6" end="6" resetval="0x0" description="Add CYCLE2CYCLEDELAY between successive accesses to a different CS (any access type)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CYCLE2CYCLEDIFFCSEN_0" description="No delay between the two accesses"/>
      <bitenum value="1" id="1" token="CYCLE2CYCLEDIFFCSEN_1" description="Add CYCLE2CYCLEDELAY"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description="Write 0s for future compatibility. Reads returns 0" range="" rwaccess="RW"/>
    <bitfield id="BUSTURNAROUND" width="4" begin="3" end="0" resetval="0x0" description="Bus turn around latency between successive accesses to the same CS (read to write) or to a different CS (read to read and read to write) 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0xF: 15 GPMC_FCLK cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG7_i_0" acronym="GPMC_CONFIG7_i_0" offset="0x78" width="32" description="CS address mapping configuration">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="MASKADDRESS" width="4" begin="11" end="8" resetval="0xF" description="CS mask address. 0x1000: Chip-select size of 128 Mbytes 0x1100: Chip-select size of 64 Mbytes 0x1110: Chip-select size of 32 Mbytes 0x1111: Chip-select size of 16 Mbytes Other values must be avoided as they create holes in the chip-select address space." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CSVALID" width="1" begin="6" end="6" resetval="See" description="CS enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CSVALID_0" description="CS disabled"/>
      <bitenum value="1" id="1" token="CSVALID_1" description="CS enabled"/>
    </bitfield>
    <bitfield id="BASEADDRESS" width="6" begin="5" end="0" resetval="0x00" description="CSi base address where i = 0 to 7 (16M bytes minimum granularity) bits [5:0] corresponds to A29, A28, A27, A26, A25, and A24. See" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG7_i_1" acronym="GPMC_CONFIG7_i_1" offset="0xA8" width="32" description="CS address mapping configuration">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="MASKADDRESS" width="4" begin="11" end="8" resetval="0xF" description="CS mask address. 0x1000: Chip-select size of 128 Mbytes 0x1100: Chip-select size of 64 Mbytes 0x1110: Chip-select size of 32 Mbytes 0x1111: Chip-select size of 16 Mbytes Other values must be avoided as they create holes in the chip-select address space." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CSVALID" width="1" begin="6" end="6" resetval="See" description="CS enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CSVALID_0" description="CS disabled"/>
      <bitenum value="1" id="1" token="CSVALID_1" description="CS enabled"/>
    </bitfield>
    <bitfield id="BASEADDRESS" width="6" begin="5" end="0" resetval="0x00" description="CSi base address where i = 0 to 7 (16M bytes minimum granularity) bits [5:0] corresponds to A29, A28, A27, A26, A25, and A24. See" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG7_i_2" acronym="GPMC_CONFIG7_i_2" offset="0xD8" width="32" description="CS address mapping configuration">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="MASKADDRESS" width="4" begin="11" end="8" resetval="0xF" description="CS mask address. 0x1000: Chip-select size of 128 Mbytes 0x1100: Chip-select size of 64 Mbytes 0x1110: Chip-select size of 32 Mbytes 0x1111: Chip-select size of 16 Mbytes Other values must be avoided as they create holes in the chip-select address space." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CSVALID" width="1" begin="6" end="6" resetval="See" description="CS enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CSVALID_0" description="CS disabled"/>
      <bitenum value="1" id="1" token="CSVALID_1" description="CS enabled"/>
    </bitfield>
    <bitfield id="BASEADDRESS" width="6" begin="5" end="0" resetval="0x00" description="CSi base address where i = 0 to 7 (16M bytes minimum granularity) bits [5:0] corresponds to A29, A28, A27, A26, A25, and A24. See" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG7_i_3" acronym="GPMC_CONFIG7_i_3" offset="0x108" width="32" description="CS address mapping configuration">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="MASKADDRESS" width="4" begin="11" end="8" resetval="0xF" description="CS mask address. 0x1000: Chip-select size of 128 Mbytes 0x1100: Chip-select size of 64 Mbytes 0x1110: Chip-select size of 32 Mbytes 0x1111: Chip-select size of 16 Mbytes Other values must be avoided as they create holes in the chip-select address space." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CSVALID" width="1" begin="6" end="6" resetval="See" description="CS enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CSVALID_0" description="CS disabled"/>
      <bitenum value="1" id="1" token="CSVALID_1" description="CS enabled"/>
    </bitfield>
    <bitfield id="BASEADDRESS" width="6" begin="5" end="0" resetval="0x00" description="CSi base address where i = 0 to 7 (16M bytes minimum granularity) bits [5:0] corresponds to A29, A28, A27, A26, A25, and A24. See" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG7_i_4" acronym="GPMC_CONFIG7_i_4" offset="0x138" width="32" description="CS address mapping configuration">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="MASKADDRESS" width="4" begin="11" end="8" resetval="0xF" description="CS mask address. 0x1000: Chip-select size of 128 Mbytes 0x1100: Chip-select size of 64 Mbytes 0x1110: Chip-select size of 32 Mbytes 0x1111: Chip-select size of 16 Mbytes Other values must be avoided as they create holes in the chip-select address space." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CSVALID" width="1" begin="6" end="6" resetval="See" description="CS enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CSVALID_0" description="CS disabled"/>
      <bitenum value="1" id="1" token="CSVALID_1" description="CS enabled"/>
    </bitfield>
    <bitfield id="BASEADDRESS" width="6" begin="5" end="0" resetval="0x00" description="CSi base address where i = 0 to 7 (16M bytes minimum granularity) bits [5:0] corresponds to A29, A28, A27, A26, A25, and A24. See" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG7_i_5" acronym="GPMC_CONFIG7_i_5" offset="0x168" width="32" description="CS address mapping configuration">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="MASKADDRESS" width="4" begin="11" end="8" resetval="0xF" description="CS mask address. 0x1000: Chip-select size of 128 Mbytes 0x1100: Chip-select size of 64 Mbytes 0x1110: Chip-select size of 32 Mbytes 0x1111: Chip-select size of 16 Mbytes Other values must be avoided as they create holes in the chip-select address space." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CSVALID" width="1" begin="6" end="6" resetval="See" description="CS enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CSVALID_0" description="CS disabled"/>
      <bitenum value="1" id="1" token="CSVALID_1" description="CS enabled"/>
    </bitfield>
    <bitfield id="BASEADDRESS" width="6" begin="5" end="0" resetval="0x00" description="CSi base address where i = 0 to 7 (16M bytes minimum granularity) bits [5:0] corresponds to A29, A28, A27, A26, A25, and A24. See" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG7_i_6" acronym="GPMC_CONFIG7_i_6" offset="0x198" width="32" description="CS address mapping configuration">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="MASKADDRESS" width="4" begin="11" end="8" resetval="0xF" description="CS mask address. 0x1000: Chip-select size of 128 Mbytes 0x1100: Chip-select size of 64 Mbytes 0x1110: Chip-select size of 32 Mbytes 0x1111: Chip-select size of 16 Mbytes Other values must be avoided as they create holes in the chip-select address space." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CSVALID" width="1" begin="6" end="6" resetval="See" description="CS enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CSVALID_0" description="CS disabled"/>
      <bitenum value="1" id="1" token="CSVALID_1" description="CS enabled"/>
    </bitfield>
    <bitfield id="BASEADDRESS" width="6" begin="5" end="0" resetval="0x00" description="CSi base address where i = 0 to 7 (16M bytes minimum granularity) bits [5:0] corresponds to A29, A28, A27, A26, A25, and A24. See" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_CONFIG7_i_7" acronym="GPMC_CONFIG7_i_7" offset="0x1C8" width="32" description="CS address mapping configuration">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="MASKADDRESS" width="4" begin="11" end="8" resetval="0xF" description="CS mask address. 0x1000: Chip-select size of 128 Mbytes 0x1100: Chip-select size of 64 Mbytes 0x1110: Chip-select size of 32 Mbytes 0x1111: Chip-select size of 16 Mbytes Other values must be avoided as they create holes in the chip-select address space." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CSVALID" width="1" begin="6" end="6" resetval="See" description="CS enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CSVALID_0" description="CS disabled"/>
      <bitenum value="1" id="1" token="CSVALID_1" description="CS enabled"/>
    </bitfield>
    <bitfield id="BASEADDRESS" width="6" begin="5" end="0" resetval="0x00" description="CSi base address where i = 0 to 7 (16M bytes minimum granularity) bits [5:0] corresponds to A29, A28, A27, A26, A25, and A24. See" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_NAND_COMMAND_i_0" acronym="GPMC_NAND_COMMAND_i_0" offset="0x7C" width="32" description="This register is not a true register, just an address location.">
    <bitfield id="GPMC_NAND_COMMAND" width="32" begin="31" end="0" resetval="n/a" description="This register is not a true register, just an address location. Writing data at theGPMC_NAND_COMMAND_i location places the data as the NAND command value on the bus, using a regular asynchronous write access." range="" rwaccess="W"/>
  </register>
  <register id="GPMC_NAND_COMMAND_i_1" acronym="GPMC_NAND_COMMAND_i_1" offset="0xAC" width="32" description="This register is not a true register, just an address location.">
    <bitfield id="GPMC_NAND_COMMAND" width="32" begin="31" end="0" resetval="n/a" description="This register is not a true register, just an address location. Writing data at theGPMC_NAND_COMMAND_i location places the data as the NAND command value on the bus, using a regular asynchronous write access." range="" rwaccess="W"/>
  </register>
  <register id="GPMC_NAND_COMMAND_i_2" acronym="GPMC_NAND_COMMAND_i_2" offset="0xDC" width="32" description="This register is not a true register, just an address location.">
    <bitfield id="GPMC_NAND_COMMAND" width="32" begin="31" end="0" resetval="n/a" description="This register is not a true register, just an address location. Writing data at theGPMC_NAND_COMMAND_i location places the data as the NAND command value on the bus, using a regular asynchronous write access." range="" rwaccess="W"/>
  </register>
  <register id="GPMC_NAND_COMMAND_i_3" acronym="GPMC_NAND_COMMAND_i_3" offset="0x10C" width="32" description="This register is not a true register, just an address location.">
    <bitfield id="GPMC_NAND_COMMAND" width="32" begin="31" end="0" resetval="n/a" description="This register is not a true register, just an address location. Writing data at theGPMC_NAND_COMMAND_i location places the data as the NAND command value on the bus, using a regular asynchronous write access." range="" rwaccess="W"/>
  </register>
  <register id="GPMC_NAND_COMMAND_i_4" acronym="GPMC_NAND_COMMAND_i_4" offset="0x13C" width="32" description="This register is not a true register, just an address location.">
    <bitfield id="GPMC_NAND_COMMAND" width="32" begin="31" end="0" resetval="n/a" description="This register is not a true register, just an address location. Writing data at theGPMC_NAND_COMMAND_i location places the data as the NAND command value on the bus, using a regular asynchronous write access." range="" rwaccess="W"/>
  </register>
  <register id="GPMC_NAND_COMMAND_i_5" acronym="GPMC_NAND_COMMAND_i_5" offset="0x16C" width="32" description="This register is not a true register, just an address location.">
    <bitfield id="GPMC_NAND_COMMAND" width="32" begin="31" end="0" resetval="n/a" description="This register is not a true register, just an address location. Writing data at theGPMC_NAND_COMMAND_i location places the data as the NAND command value on the bus, using a regular asynchronous write access." range="" rwaccess="W"/>
  </register>
  <register id="GPMC_NAND_COMMAND_i_6" acronym="GPMC_NAND_COMMAND_i_6" offset="0x19C" width="32" description="This register is not a true register, just an address location.">
    <bitfield id="GPMC_NAND_COMMAND" width="32" begin="31" end="0" resetval="n/a" description="This register is not a true register, just an address location. Writing data at theGPMC_NAND_COMMAND_i location places the data as the NAND command value on the bus, using a regular asynchronous write access." range="" rwaccess="W"/>
  </register>
  <register id="GPMC_NAND_COMMAND_i_7" acronym="GPMC_NAND_COMMAND_i_7" offset="0x1CC" width="32" description="This register is not a true register, just an address location.">
    <bitfield id="GPMC_NAND_COMMAND" width="32" begin="31" end="0" resetval="n/a" description="This register is not a true register, just an address location. Writing data at theGPMC_NAND_COMMAND_i location places the data as the NAND command value on the bus, using a regular asynchronous write access." range="" rwaccess="W"/>
  </register>
  <register id="GPMC_NAND_ADDRESS_i_0" acronym="GPMC_NAND_ADDRESS_i_0" offset="0x80" width="32" description="This register is not a true register, just an address location.">
    <bitfield id="GPMC_NAND_ADDRESS" width="32" begin="31" end="0" resetval="n/a" description="This register is not a true register, just an address location. Writing data at theGPMC_NAND_ADDRESS_i location places the data as the NAND partial address value on the bus, using a regular asynchronous write access." range="" rwaccess="W"/>
  </register>
  <register id="GPMC_NAND_ADDRESS_i_1" acronym="GPMC_NAND_ADDRESS_i_1" offset="0xB0" width="32" description="This register is not a true register, just an address location.">
    <bitfield id="GPMC_NAND_ADDRESS" width="32" begin="31" end="0" resetval="n/a" description="This register is not a true register, just an address location. Writing data at theGPMC_NAND_ADDRESS_i location places the data as the NAND partial address value on the bus, using a regular asynchronous write access." range="" rwaccess="W"/>
  </register>
  <register id="GPMC_NAND_ADDRESS_i_2" acronym="GPMC_NAND_ADDRESS_i_2" offset="0xE0" width="32" description="This register is not a true register, just an address location.">
    <bitfield id="GPMC_NAND_ADDRESS" width="32" begin="31" end="0" resetval="n/a" description="This register is not a true register, just an address location. Writing data at theGPMC_NAND_ADDRESS_i location places the data as the NAND partial address value on the bus, using a regular asynchronous write access." range="" rwaccess="W"/>
  </register>
  <register id="GPMC_NAND_ADDRESS_i_3" acronym="GPMC_NAND_ADDRESS_i_3" offset="0x110" width="32" description="This register is not a true register, just an address location.">
    <bitfield id="GPMC_NAND_ADDRESS" width="32" begin="31" end="0" resetval="n/a" description="This register is not a true register, just an address location. Writing data at theGPMC_NAND_ADDRESS_i location places the data as the NAND partial address value on the bus, using a regular asynchronous write access." range="" rwaccess="W"/>
  </register>
  <register id="GPMC_NAND_ADDRESS_i_4" acronym="GPMC_NAND_ADDRESS_i_4" offset="0x140" width="32" description="This register is not a true register, just an address location.">
    <bitfield id="GPMC_NAND_ADDRESS" width="32" begin="31" end="0" resetval="n/a" description="This register is not a true register, just an address location. Writing data at theGPMC_NAND_ADDRESS_i location places the data as the NAND partial address value on the bus, using a regular asynchronous write access." range="" rwaccess="W"/>
  </register>
  <register id="GPMC_NAND_ADDRESS_i_5" acronym="GPMC_NAND_ADDRESS_i_5" offset="0x170" width="32" description="This register is not a true register, just an address location.">
    <bitfield id="GPMC_NAND_ADDRESS" width="32" begin="31" end="0" resetval="n/a" description="This register is not a true register, just an address location. Writing data at theGPMC_NAND_ADDRESS_i location places the data as the NAND partial address value on the bus, using a regular asynchronous write access." range="" rwaccess="W"/>
  </register>
  <register id="GPMC_NAND_ADDRESS_i_6" acronym="GPMC_NAND_ADDRESS_i_6" offset="0x1A0" width="32" description="This register is not a true register, just an address location.">
    <bitfield id="GPMC_NAND_ADDRESS" width="32" begin="31" end="0" resetval="n/a" description="This register is not a true register, just an address location. Writing data at theGPMC_NAND_ADDRESS_i location places the data as the NAND partial address value on the bus, using a regular asynchronous write access." range="" rwaccess="W"/>
  </register>
  <register id="GPMC_NAND_ADDRESS_i_7" acronym="GPMC_NAND_ADDRESS_i_7" offset="0x1D0" width="32" description="This register is not a true register, just an address location.">
    <bitfield id="GPMC_NAND_ADDRESS" width="32" begin="31" end="0" resetval="n/a" description="This register is not a true register, just an address location. Writing data at theGPMC_NAND_ADDRESS_i location places the data as the NAND partial address value on the bus, using a regular asynchronous write access." range="" rwaccess="W"/>
  </register>
  <register id="GPMC_NAND_DATA_i_0" acronym="GPMC_NAND_DATA_i_0" offset="0x84" width="32" description="This register is not a true register, just an address location.">
    <bitfield id="GPMC_NAND_DATA" width="32" begin="31" end="0" resetval="n/a" description="This register is not a true register, just an address location. Reading data from theGPMC_NAND_DATA_i location or from any location in the associated chip-select memory region activates an asynchronous read access." range="" rwaccess="W"/>
  </register>
  <register id="GPMC_NAND_DATA_i_1" acronym="GPMC_NAND_DATA_i_1" offset="0xB4" width="32" description="This register is not a true register, just an address location.">
    <bitfield id="GPMC_NAND_DATA" width="32" begin="31" end="0" resetval="n/a" description="This register is not a true register, just an address location. Reading data from theGPMC_NAND_DATA_i location or from any location in the associated chip-select memory region activates an asynchronous read access." range="" rwaccess="W"/>
  </register>
  <register id="GPMC_NAND_DATA_i_2" acronym="GPMC_NAND_DATA_i_2" offset="0xE4" width="32" description="This register is not a true register, just an address location.">
    <bitfield id="GPMC_NAND_DATA" width="32" begin="31" end="0" resetval="n/a" description="This register is not a true register, just an address location. Reading data from theGPMC_NAND_DATA_i location or from any location in the associated chip-select memory region activates an asynchronous read access." range="" rwaccess="W"/>
  </register>
  <register id="GPMC_NAND_DATA_i_3" acronym="GPMC_NAND_DATA_i_3" offset="0x114" width="32" description="This register is not a true register, just an address location.">
    <bitfield id="GPMC_NAND_DATA" width="32" begin="31" end="0" resetval="n/a" description="This register is not a true register, just an address location. Reading data from theGPMC_NAND_DATA_i location or from any location in the associated chip-select memory region activates an asynchronous read access." range="" rwaccess="W"/>
  </register>
  <register id="GPMC_NAND_DATA_i_4" acronym="GPMC_NAND_DATA_i_4" offset="0x144" width="32" description="This register is not a true register, just an address location.">
    <bitfield id="GPMC_NAND_DATA" width="32" begin="31" end="0" resetval="n/a" description="This register is not a true register, just an address location. Reading data from theGPMC_NAND_DATA_i location or from any location in the associated chip-select memory region activates an asynchronous read access." range="" rwaccess="W"/>
  </register>
  <register id="GPMC_NAND_DATA_i_5" acronym="GPMC_NAND_DATA_i_5" offset="0x174" width="32" description="This register is not a true register, just an address location.">
    <bitfield id="GPMC_NAND_DATA" width="32" begin="31" end="0" resetval="n/a" description="This register is not a true register, just an address location. Reading data from theGPMC_NAND_DATA_i location or from any location in the associated chip-select memory region activates an asynchronous read access." range="" rwaccess="W"/>
  </register>
  <register id="GPMC_NAND_DATA_i_6" acronym="GPMC_NAND_DATA_i_6" offset="0x1A4" width="32" description="This register is not a true register, just an address location.">
    <bitfield id="GPMC_NAND_DATA" width="32" begin="31" end="0" resetval="n/a" description="This register is not a true register, just an address location. Reading data from theGPMC_NAND_DATA_i location or from any location in the associated chip-select memory region activates an asynchronous read access." range="" rwaccess="W"/>
  </register>
  <register id="GPMC_NAND_DATA_i_7" acronym="GPMC_NAND_DATA_i_7" offset="0x1D4" width="32" description="This register is not a true register, just an address location.">
    <bitfield id="GPMC_NAND_DATA" width="32" begin="31" end="0" resetval="n/a" description="This register is not a true register, just an address location. Reading data from theGPMC_NAND_DATA_i location or from any location in the associated chip-select memory region activates an asynchronous read access." range="" rwaccess="W"/>
  </register>
  <register id="GPMC_PREFETCH_CONFIG1" acronym="GPMC_PREFETCH_CONFIG1" offset="0x1E0" width="32" description="Prefetch engine configuration 1">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CYCLEOPTIMIZATION" width="3" begin="30" end="28" resetval="0x0" description="Define the number of GPMC_FCLK cycles to be subtracted from RDCYCLETIME, WRCYCLETIME, ACCESSTIME, CSRDOFFTIME, CSWROFFTIME, ADVRDOFFTIME, ADVWROFFTIME, OEOFFTIME, WEOFFTIME 0x0: 0 GPMC_FCLK cycle 0x1: 1 GPMC_FCLK cycle ... 0x7: 7 GPMC_FCLK cycles" range="" rwaccess="RW"/>
    <bitfield id="ENABLEOPTIMIZEDACCESS" width="1" begin="27" end="27" resetval="0x0" description="Enables access cycle optimization" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLEOPTIMIZEDACCESS_0" description="Access cycle optimization is disabled"/>
      <bitenum value="1" id="1" token="ENABLEOPTIMIZEDACCESS_1" description="Access cycle optimization is enabled"/>
    </bitfield>
    <bitfield id="ENGINECSSELECTOR" width="3" begin="26" end="24" resetval="0x0" description="Selects the CS where Prefetch Postwrite engine is active 0x0: CS0 0x1: CS1 0x2: CS2 0x3: CS3 0x4: CS4 0x5: CS5 0x6: CS6 0x7: CS7" range="" rwaccess="RW"/>
    <bitfield id="PFPWENROUNDROBIN" width="1" begin="23" end="23" resetval="0x0" description="Enables the PFPW RoundRobin arbitration" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PFPWENROUNDROBIN_0" description="Prefetch Postwrite engine round robin arbitration is disabled"/>
      <bitenum value="1" id="1" token="PFPWENROUNDROBIN_1" description="Prefetch Postwrite engine round robin arbitration is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="22" end="20" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="PFPWWEIGHTEDPRIO" width="4" begin="19" end="16" resetval="0x0" description="When an arbitration occurs between a DMA and a PFPW engine access, the DMA is always serviced. If the PFPWEnRoundRobin is enabled, 0x0: the next access is granted to the PFPW engine, 0x1: the two next accesses are granted to the PFPW engine, ..., 0xF: the 16 next accesses are granted to the PFPW engine." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="FIFOTHRESHOLD" width="7" begin="14" end="8" resetval="0x40" description="Selects the maximum number of bytes read from the FIFO or written to the FIFO by the host on a DMA or interrupt request 0x00: 0 byte 0x01: 1 byte ... 0x40: 64 bytes" range="" rwaccess="RW"/>
    <bitfield id="ENABLEENGINE" width="1" begin="7" end="7" resetval="0x0" description="Enables the Prefetch Postwite engine" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLEENGINE_0" description="Prefetch Postwrite engine is disabled"/>
      <bitenum value="1" id="1" token="ENABLEENGINE_1" description="Prefetch Postwrite engine is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WAITPINSELECTOR" width="2" begin="5" end="4" resetval="0x0" description="Select which wait pin edge detector should start the engine in synchronized mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WAITPINSELECTOR_0" description="Selects Wait0 EdgeDetection"/>
      <bitenum value="1" id="1" token="WAITPINSELECTOR_1" description="Selects Wait1 EdgeDetection"/>
      <bitenum value="2" id="2" token="WAITPINSELECTOR_2" description="Selects Wait2 EdgeDetection"/>
      <bitenum value="3" id="3" token="WAITPINSELECTOR_3" description="Reserved"/>
    </bitfield>
    <bitfield id="SYNCHROMODE" width="1" begin="3" end="3" resetval="0x0" description="Selects when the engine starts the access to CS" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNCHROMODE_0" description="Engine starts the access to CS as soon as STARTENGINE is set"/>
      <bitenum value="1" id="1" token="SYNCHROMODE_1" description="Engine starts the access to CS as soon as STARTENGINE is set AND wait to non wait edge detection on the selected wait pin"/>
    </bitfield>
    <bitfield id="DMAMODE" width="1" begin="2" end="2" resetval="0x0" description="Selects interrupt synchronization or DMA request synchronization" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DMAMODE_0" description="Interrupt synchronization is enabled. Only interrupt line will be activated on FIFO threshold crossing."/>
      <bitenum value="1" id="1" token="DMAMODE_1" description="DMA request synchronization is enabled. A DMA request protocol is used."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ACCESSMODE" width="1" begin="0" end="0" resetval="0x0" description="Selects prefetch read or write-posting accesses" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ACCESSMODE_0" description="Prefetch read mode"/>
      <bitenum value="1" id="1" token="ACCESSMODE_1" description="Write-posting mode"/>
    </bitfield>
  </register>
  <register id="GPMC_PREFETCH_CONFIG2" acronym="GPMC_PREFETCH_CONFIG2" offset="0x1E4" width="32" description="Prefetch engine configuration 2">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="TRANSFERCOUNT" width="14" begin="13" end="0" resetval="0x0000" description="Selects the number of bytes to be read or written by the engine to the selected CS 0x0000: 0 byte 0x0001: 1 byte ... 0x2000: 8 Kbytes" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_PREFETCH_CONTROL" acronym="GPMC_PREFETCH_CONTROL" offset="0x1EC" width="32" description="Prefetch engine control">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="STARTENGINE" width="1" begin="0" end="0" resetval="0x0" description="Resets the FIFO pointer and starts the engineWrite 0x0 stops the engine . Write 0x1 resets the FIFO pointer to 0x0 in prefetch mode and 0x40 in postwrite mode and starts the engine ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="STARTENGINE_0_r" description="Engine is stopped"/>
      <bitenum value="1" id="1" token="STARTENGINE_1_r" description="Engine is running"/>
    </bitfield>
  </register>
  <register id="GPMC_PREFETCH_STATUS" acronym="GPMC_PREFETCH_STATUS" offset="0x1F0" width="32" description="Prefetch engine status">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="FIFOPOINTER" width="7" begin="30" end="24" resetval="0x00" description="Number of available bytes to be read or number of free empty byte places to be written 0x00: 0 byte available to be read or 0 free empty place to be written ... 0x40: 64 bytes available to be read or 64 empty places to be written" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0x00" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="FIFOTHRESHOLDSTATUS" width="1" begin="16" end="16" resetval="0x0" description="Set when FIFOPointer exceeds FIFOThreshold value" range="" rwaccess="R">
      <bitenum value="0" id="0" token="FIFOTHRESHOLDSTATUS_0" description="FIFOPointer smaller or equal to FIFOThreshold. Writing to this bit has no effect"/>
      <bitenum value="1" id="1" token="FIFOTHRESHOLDSTATUS_1" description="FIFOPointer greater than FIFOThreshold. Writing to this bit has no effect"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="COUNTVALUE" width="14" begin="13" end="0" resetval="0x0000" description="Number of remaining bytes to be read or to be written by the engine according to the TransferCount value 0x0000: 0 byte remaining to be read or to be written 0x0001: 1 byte remaining to be read or to be written ... 0x2000: 8 Kbytes remaining to be read or to be written" range="" rwaccess="R"/>
  </register>
  <register id="GPMC_ECC_CONFIG" acronym="GPMC_ECC_CONFIG" offset="0x1F4" width="32" description="ECC configuration">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ECCALGORITHM" width="1" begin="16" end="16" resetval="0x0" description="ECC algorithm used" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ECCALGORITHM_0" description="Hamming code"/>
      <bitenum value="1" id="1" token="ECCALGORITHM_1" description="BCH code"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ECCBCHTSEL" width="2" begin="13" end="12" resetval="0x1" description="Error correction capability used for BCH" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ECCBCHTSEL_0" description="Up to 4 bits error correction (t = 4)"/>
      <bitenum value="1" id="1" token="ECCBCHTSEL_1" description="Up to 8 bits error correction (t = 8)"/>
      <bitenum value="2" id="2" token="ECCBCHTSEL_2" description="Up to 16 bits error correction (t = 16)"/>
      <bitenum value="3" id="3" token="ECCBCHTSEL_3" description="Reserved"/>
    </bitfield>
    <bitfield id="ECCWRAPMODE" width="4" begin="11" end="8" resetval="0x0" description="Spare area organization definition for the BCH algorithm. See the BCH syndrome/parity calculator module functional specification for more details" range="" rwaccess="RW"/>
    <bitfield id="ECC16B" width="1" begin="7" end="7" resetval="0x0" description="Selects an ECC calculated on 16 columns" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ECC16B_0" description="ECC calculated on 8 columns"/>
      <bitenum value="1" id="1" token="ECC16B_1" description="ECC calculated on 16 columns"/>
    </bitfield>
    <bitfield id="ECCTOPSECTOR" width="3" begin="6" end="4" resetval="0x3" description="Number of sectors to process with the BCH algorithm 0x0: 1 sector (512kB page) 0x1: 2 sectors ... 0x3: 4 sectors (2kB page) ... 0x7: 8 sectors (4kB page)" range="" rwaccess="RW"/>
    <bitfield id="ECCCS" width="3" begin="3" end="1" resetval="0x0" description="Selects the CS where ECC is computedOther: Reserved ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ECCCS_0" description="Chip-select 0"/>
      <bitenum value="1" id="1" token="ECCCS_1" description="Chip-select 1"/>
      <bitenum value="2" id="2" token="ECCCS_2" description="Chip-select 2"/>
      <bitenum value="3" id="3" token="ECCCS_3" description="Chip-select 3"/>
    </bitfield>
    <bitfield id="ECCENABLE" width="1" begin="0" end="0" resetval="0x0" description="Enables the ECC feature" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ECCENABLE_0" description="ECC disabled"/>
      <bitenum value="1" id="1" token="ECCENABLE_1" description="ECC enabled"/>
    </bitfield>
  </register>
  <register id="GPMC_ECC_CONTROL" acronym="GPMC_ECC_CONTROL" offset="0x1F8" width="32" description="ECC control">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ECCCLEAR" width="1" begin="8" end="8" resetval="0x0" description="Clear all ECC result registers Reads returns 0 Write 0x1 to this field clear all ECC result registers Write 0x0 is ignored" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ECCPOINTER" width="4" begin="3" end="0" resetval="0x0" description="Selects ECC result register (Reads to this field give the dynamic position of the ECC pointer - Writes to this field select the ECC result register where the first ECC computation will be stored); Other enums: writing other values disables the ECC engine (ECCENABLE bit ofGPMC_ECC_CONFIG set to 0)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ECCPOINTER_0" description="Writing 0x0 disables the ECC engine (ECCENABLE bit of set to 0)"/>
      <bitenum value="1" id="1" token="ECCPOINTER_1" description="ECC result register 1 selected"/>
      <bitenum value="2" id="2" token="ECCPOINTER_2" description="ECC result register 2 selected"/>
      <bitenum value="3" id="3" token="ECCPOINTER_3" description="ECC result register 3 selected"/>
      <bitenum value="4" id="4" token="ECCPOINTER_4" description="ECC result register 4 selected"/>
      <bitenum value="5" id="5" token="ECCPOINTER_5" description="ECC result register 5 selected"/>
      <bitenum value="6" id="6" token="ECCPOINTER_6" description="ECC result register 6 selected"/>
      <bitenum value="7" id="7" token="ECCPOINTER_7" description="ECC result register 7 selected"/>
      <bitenum value="8" id="8" token="ECCPOINTER_8" description="ECC result register 8 selected"/>
      <bitenum value="9" id="9" token="ECCPOINTER_9" description="ECC result register 9 selected"/>
    </bitfield>
  </register>
  <register id="GPMC_ECC_SIZE_CONFIG" acronym="GPMC_ECC_SIZE_CONFIG" offset="0x1FC" width="32" description="ECC size">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ECCSIZE1" width="8" begin="29" end="22" resetval="0xFF" description="Defines Hamming code ECC size 1 in bytes 0x00: 2 Bytes 0x01: 4 Bytes 0x02: 6 Bytes 0x03: 8 Bytes ... 0xFF: 512 Bytes For BCH code ECC, the size 1 is programmed directly with the number of nibbles (see , )." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="21" end="20" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ECCSIZE0" width="8" begin="19" end="12" resetval="0xFF" description="Defines Hamming code ECC size 0 in bytes 0x00: 2 Bytes 0x01: 4 Bytes 0x02: 6 Bytes 0x03: 8 Bytes ... 0xFF: 512 Bytes For BCH code ECC, the size 0 is programmed directly with the number of nibbles (see , )." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="ECC9RESULTSIZE" width="1" begin="8" end="8" resetval="0x0" description="Selects ECC size for ECC 9 result register" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ECC9RESULTSIZE_0" description="ECCSIZE0 selected"/>
      <bitenum value="1" id="1" token="ECC9RESULTSIZE_1" description="ECCSIZE1 selected"/>
    </bitfield>
    <bitfield id="ECC8RESULTSIZE" width="1" begin="7" end="7" resetval="0x0" description="Selects ECC size for ECC 8 result register" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ECC8RESULTSIZE_0" description="ECCSIZE0 selected"/>
      <bitenum value="1" id="1" token="ECC8RESULTSIZE_1" description="ECCSIZE1 selected"/>
    </bitfield>
    <bitfield id="ECC7RESULTSIZE" width="1" begin="6" end="6" resetval="0x0" description="Selects ECC size for ECC 7 result register" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ECC7RESULTSIZE_0" description="ECCSIZE0 selected"/>
      <bitenum value="1" id="1" token="ECC7RESULTSIZE_1" description="ECCSIZE1 selected"/>
    </bitfield>
    <bitfield id="ECC6RESULTSIZE" width="1" begin="5" end="5" resetval="0x0" description="Selects ECC size for ECC 6 result register" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ECC6RESULTSIZE_0" description="ECCSIZE0 selected"/>
      <bitenum value="1" id="1" token="ECC6RESULTSIZE_1" description="ECCSIZE1 selected"/>
    </bitfield>
    <bitfield id="ECC5RESULTSIZE" width="1" begin="4" end="4" resetval="0x0" description="Selects ECC size for ECC 5 result register" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ECC5RESULTSIZE_0" description="ECCSIZE0 selected"/>
      <bitenum value="1" id="1" token="ECC5RESULTSIZE_1" description="ECCSIZE1 selected"/>
    </bitfield>
    <bitfield id="ECC4RESULTSIZE" width="1" begin="3" end="3" resetval="0x0" description="Selects ECC size for ECC 4 result register" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ECC4RESULTSIZE_0" description="ECCSIZE0 selected"/>
      <bitenum value="1" id="1" token="ECC4RESULTSIZE_1" description="ECCSIZE1 selected"/>
    </bitfield>
    <bitfield id="ECC3RESULTSIZE" width="1" begin="2" end="2" resetval="0x0" description="Selects ECC size for ECC 3 result register" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ECC3RESULTSIZE_0" description="ECCSIZE0 selected"/>
      <bitenum value="1" id="1" token="ECC3RESULTSIZE_1" description="ECCSIZE1 selected"/>
    </bitfield>
    <bitfield id="ECC2RESULTSIZE" width="1" begin="1" end="1" resetval="0x0" description="Selects ECC size for ECC 2 result register" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ECC2RESULTSIZE_0" description="ECCSIZE0 selected"/>
      <bitenum value="1" id="1" token="ECC2RESULTSIZE_1" description="ECCSIZE1 selected"/>
    </bitfield>
    <bitfield id="ECC1RESULTSIZE" width="1" begin="0" end="0" resetval="0x0" description="Selects ECC size for ECC 1 result register" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ECC1RESULTSIZE_0" description="ECCSIZE0 selected"/>
      <bitenum value="1" id="1" token="ECC1RESULTSIZE_1" description="ECCSIZE1 selected"/>
    </bitfield>
  </register>
  <register id="GPMC_ECCj_RESULT_0" acronym="GPMC_ECCj_RESULT_0" offset="0x200" width="32" description="ECC result register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="P2048o" width="1" begin="27" end="27" resetval="0x0" description="Odd row parity bit 2048, only used for ECC computed on 512 Bytes" range="" rwaccess="R"/>
    <bitfield id="P1024o" width="1" begin="26" end="26" resetval="0x0" description="Odd row parity bit 1024" range="" rwaccess="R"/>
    <bitfield id="P512o" width="1" begin="25" end="25" resetval="0x0" description="Odd row parity bit 512" range="" rwaccess="R"/>
    <bitfield id="P256o" width="1" begin="24" end="24" resetval="0x0" description="Odd row parity bit 256" range="" rwaccess="R"/>
    <bitfield id="P128o" width="1" begin="23" end="23" resetval="0x0" description="Odd row parity bit 128" range="" rwaccess="R"/>
    <bitfield id="P64o" width="1" begin="22" end="22" resetval="0x0" description="Odd row parity bit 64" range="" rwaccess="R"/>
    <bitfield id="P32o" width="1" begin="21" end="21" resetval="0x0" description="Odd row parity bit 32" range="" rwaccess="R"/>
    <bitfield id="P16o" width="1" begin="20" end="20" resetval="0x0" description="Odd row parity bit 16" range="" rwaccess="R"/>
    <bitfield id="P8o" width="1" begin="19" end="19" resetval="0x0" description="Odd row parity bit 8" range="" rwaccess="R"/>
    <bitfield id="P4o" width="1" begin="18" end="18" resetval="0x0" description="Odd Column Parity bit 4" range="" rwaccess="R"/>
    <bitfield id="P2o" width="1" begin="17" end="17" resetval="0x0" description="Odd Column Parity bit 2" range="" rwaccess="R"/>
    <bitfield id="P1o" width="1" begin="16" end="16" resetval="0x0" description="Odd Column Parity bit 1" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="P2048e" width="1" begin="11" end="11" resetval="0x0" description="Even row parity bit 2048, only used for ECC computed on 512 Bytes" range="" rwaccess="R"/>
    <bitfield id="P1024e" width="1" begin="10" end="10" resetval="0x0" description="Even row parity bit 1024" range="" rwaccess="R"/>
    <bitfield id="P512e" width="1" begin="9" end="9" resetval="0x0" description="Even row parity bit 512" range="" rwaccess="R"/>
    <bitfield id="P256e" width="1" begin="8" end="8" resetval="0x0" description="Even row parity bit 256" range="" rwaccess="R"/>
    <bitfield id="P128e" width="1" begin="7" end="7" resetval="0x0" description="Even row parity bit 128" range="" rwaccess="R"/>
    <bitfield id="P64e" width="1" begin="6" end="6" resetval="0x0" description="Even row parity bit 64" range="" rwaccess="R"/>
    <bitfield id="P32e" width="1" begin="5" end="5" resetval="0x0" description="Even row parity bit 32" range="" rwaccess="R"/>
    <bitfield id="P16e" width="1" begin="4" end="4" resetval="0x0" description="Even row parity bit 16" range="" rwaccess="R"/>
    <bitfield id="P8e" width="1" begin="3" end="3" resetval="0x0" description="Even row parity bit 8" range="" rwaccess="R"/>
    <bitfield id="P4e" width="1" begin="2" end="2" resetval="0x0" description="Even column parity bit 4" range="" rwaccess="R"/>
    <bitfield id="P2e" width="1" begin="1" end="1" resetval="0x0" description="Even column parity bit 2" range="" rwaccess="R"/>
    <bitfield id="P1e" width="1" begin="0" end="0" resetval="0x0" description="Even column parity bit 1" range="" rwaccess="R"/>
  </register>
  <register id="GPMC_ECCj_RESULT_1" acronym="GPMC_ECCj_RESULT_1" offset="0x204" width="32" description="ECC result register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="P2048o" width="1" begin="27" end="27" resetval="0x0" description="Odd row parity bit 2048, only used for ECC computed on 512 Bytes" range="" rwaccess="R"/>
    <bitfield id="P1024o" width="1" begin="26" end="26" resetval="0x0" description="Odd row parity bit 1024" range="" rwaccess="R"/>
    <bitfield id="P512o" width="1" begin="25" end="25" resetval="0x0" description="Odd row parity bit 512" range="" rwaccess="R"/>
    <bitfield id="P256o" width="1" begin="24" end="24" resetval="0x0" description="Odd row parity bit 256" range="" rwaccess="R"/>
    <bitfield id="P128o" width="1" begin="23" end="23" resetval="0x0" description="Odd row parity bit 128" range="" rwaccess="R"/>
    <bitfield id="P64o" width="1" begin="22" end="22" resetval="0x0" description="Odd row parity bit 64" range="" rwaccess="R"/>
    <bitfield id="P32o" width="1" begin="21" end="21" resetval="0x0" description="Odd row parity bit 32" range="" rwaccess="R"/>
    <bitfield id="P16o" width="1" begin="20" end="20" resetval="0x0" description="Odd row parity bit 16" range="" rwaccess="R"/>
    <bitfield id="P8o" width="1" begin="19" end="19" resetval="0x0" description="Odd row parity bit 8" range="" rwaccess="R"/>
    <bitfield id="P4o" width="1" begin="18" end="18" resetval="0x0" description="Odd Column Parity bit 4" range="" rwaccess="R"/>
    <bitfield id="P2o" width="1" begin="17" end="17" resetval="0x0" description="Odd Column Parity bit 2" range="" rwaccess="R"/>
    <bitfield id="P1o" width="1" begin="16" end="16" resetval="0x0" description="Odd Column Parity bit 1" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="P2048e" width="1" begin="11" end="11" resetval="0x0" description="Even row parity bit 2048, only used for ECC computed on 512 Bytes" range="" rwaccess="R"/>
    <bitfield id="P1024e" width="1" begin="10" end="10" resetval="0x0" description="Even row parity bit 1024" range="" rwaccess="R"/>
    <bitfield id="P512e" width="1" begin="9" end="9" resetval="0x0" description="Even row parity bit 512" range="" rwaccess="R"/>
    <bitfield id="P256e" width="1" begin="8" end="8" resetval="0x0" description="Even row parity bit 256" range="" rwaccess="R"/>
    <bitfield id="P128e" width="1" begin="7" end="7" resetval="0x0" description="Even row parity bit 128" range="" rwaccess="R"/>
    <bitfield id="P64e" width="1" begin="6" end="6" resetval="0x0" description="Even row parity bit 64" range="" rwaccess="R"/>
    <bitfield id="P32e" width="1" begin="5" end="5" resetval="0x0" description="Even row parity bit 32" range="" rwaccess="R"/>
    <bitfield id="P16e" width="1" begin="4" end="4" resetval="0x0" description="Even row parity bit 16" range="" rwaccess="R"/>
    <bitfield id="P8e" width="1" begin="3" end="3" resetval="0x0" description="Even row parity bit 8" range="" rwaccess="R"/>
    <bitfield id="P4e" width="1" begin="2" end="2" resetval="0x0" description="Even column parity bit 4" range="" rwaccess="R"/>
    <bitfield id="P2e" width="1" begin="1" end="1" resetval="0x0" description="Even column parity bit 2" range="" rwaccess="R"/>
    <bitfield id="P1e" width="1" begin="0" end="0" resetval="0x0" description="Even column parity bit 1" range="" rwaccess="R"/>
  </register>
  <register id="GPMC_ECCj_RESULT_2" acronym="GPMC_ECCj_RESULT_2" offset="0x208" width="32" description="ECC result register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="P2048o" width="1" begin="27" end="27" resetval="0x0" description="Odd row parity bit 2048, only used for ECC computed on 512 Bytes" range="" rwaccess="R"/>
    <bitfield id="P1024o" width="1" begin="26" end="26" resetval="0x0" description="Odd row parity bit 1024" range="" rwaccess="R"/>
    <bitfield id="P512o" width="1" begin="25" end="25" resetval="0x0" description="Odd row parity bit 512" range="" rwaccess="R"/>
    <bitfield id="P256o" width="1" begin="24" end="24" resetval="0x0" description="Odd row parity bit 256" range="" rwaccess="R"/>
    <bitfield id="P128o" width="1" begin="23" end="23" resetval="0x0" description="Odd row parity bit 128" range="" rwaccess="R"/>
    <bitfield id="P64o" width="1" begin="22" end="22" resetval="0x0" description="Odd row parity bit 64" range="" rwaccess="R"/>
    <bitfield id="P32o" width="1" begin="21" end="21" resetval="0x0" description="Odd row parity bit 32" range="" rwaccess="R"/>
    <bitfield id="P16o" width="1" begin="20" end="20" resetval="0x0" description="Odd row parity bit 16" range="" rwaccess="R"/>
    <bitfield id="P8o" width="1" begin="19" end="19" resetval="0x0" description="Odd row parity bit 8" range="" rwaccess="R"/>
    <bitfield id="P4o" width="1" begin="18" end="18" resetval="0x0" description="Odd Column Parity bit 4" range="" rwaccess="R"/>
    <bitfield id="P2o" width="1" begin="17" end="17" resetval="0x0" description="Odd Column Parity bit 2" range="" rwaccess="R"/>
    <bitfield id="P1o" width="1" begin="16" end="16" resetval="0x0" description="Odd Column Parity bit 1" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="P2048e" width="1" begin="11" end="11" resetval="0x0" description="Even row parity bit 2048, only used for ECC computed on 512 Bytes" range="" rwaccess="R"/>
    <bitfield id="P1024e" width="1" begin="10" end="10" resetval="0x0" description="Even row parity bit 1024" range="" rwaccess="R"/>
    <bitfield id="P512e" width="1" begin="9" end="9" resetval="0x0" description="Even row parity bit 512" range="" rwaccess="R"/>
    <bitfield id="P256e" width="1" begin="8" end="8" resetval="0x0" description="Even row parity bit 256" range="" rwaccess="R"/>
    <bitfield id="P128e" width="1" begin="7" end="7" resetval="0x0" description="Even row parity bit 128" range="" rwaccess="R"/>
    <bitfield id="P64e" width="1" begin="6" end="6" resetval="0x0" description="Even row parity bit 64" range="" rwaccess="R"/>
    <bitfield id="P32e" width="1" begin="5" end="5" resetval="0x0" description="Even row parity bit 32" range="" rwaccess="R"/>
    <bitfield id="P16e" width="1" begin="4" end="4" resetval="0x0" description="Even row parity bit 16" range="" rwaccess="R"/>
    <bitfield id="P8e" width="1" begin="3" end="3" resetval="0x0" description="Even row parity bit 8" range="" rwaccess="R"/>
    <bitfield id="P4e" width="1" begin="2" end="2" resetval="0x0" description="Even column parity bit 4" range="" rwaccess="R"/>
    <bitfield id="P2e" width="1" begin="1" end="1" resetval="0x0" description="Even column parity bit 2" range="" rwaccess="R"/>
    <bitfield id="P1e" width="1" begin="0" end="0" resetval="0x0" description="Even column parity bit 1" range="" rwaccess="R"/>
  </register>
  <register id="GPMC_ECCj_RESULT_3" acronym="GPMC_ECCj_RESULT_3" offset="0x20C" width="32" description="ECC result register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="P2048o" width="1" begin="27" end="27" resetval="0x0" description="Odd row parity bit 2048, only used for ECC computed on 512 Bytes" range="" rwaccess="R"/>
    <bitfield id="P1024o" width="1" begin="26" end="26" resetval="0x0" description="Odd row parity bit 1024" range="" rwaccess="R"/>
    <bitfield id="P512o" width="1" begin="25" end="25" resetval="0x0" description="Odd row parity bit 512" range="" rwaccess="R"/>
    <bitfield id="P256o" width="1" begin="24" end="24" resetval="0x0" description="Odd row parity bit 256" range="" rwaccess="R"/>
    <bitfield id="P128o" width="1" begin="23" end="23" resetval="0x0" description="Odd row parity bit 128" range="" rwaccess="R"/>
    <bitfield id="P64o" width="1" begin="22" end="22" resetval="0x0" description="Odd row parity bit 64" range="" rwaccess="R"/>
    <bitfield id="P32o" width="1" begin="21" end="21" resetval="0x0" description="Odd row parity bit 32" range="" rwaccess="R"/>
    <bitfield id="P16o" width="1" begin="20" end="20" resetval="0x0" description="Odd row parity bit 16" range="" rwaccess="R"/>
    <bitfield id="P8o" width="1" begin="19" end="19" resetval="0x0" description="Odd row parity bit 8" range="" rwaccess="R"/>
    <bitfield id="P4o" width="1" begin="18" end="18" resetval="0x0" description="Odd Column Parity bit 4" range="" rwaccess="R"/>
    <bitfield id="P2o" width="1" begin="17" end="17" resetval="0x0" description="Odd Column Parity bit 2" range="" rwaccess="R"/>
    <bitfield id="P1o" width="1" begin="16" end="16" resetval="0x0" description="Odd Column Parity bit 1" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="P2048e" width="1" begin="11" end="11" resetval="0x0" description="Even row parity bit 2048, only used for ECC computed on 512 Bytes" range="" rwaccess="R"/>
    <bitfield id="P1024e" width="1" begin="10" end="10" resetval="0x0" description="Even row parity bit 1024" range="" rwaccess="R"/>
    <bitfield id="P512e" width="1" begin="9" end="9" resetval="0x0" description="Even row parity bit 512" range="" rwaccess="R"/>
    <bitfield id="P256e" width="1" begin="8" end="8" resetval="0x0" description="Even row parity bit 256" range="" rwaccess="R"/>
    <bitfield id="P128e" width="1" begin="7" end="7" resetval="0x0" description="Even row parity bit 128" range="" rwaccess="R"/>
    <bitfield id="P64e" width="1" begin="6" end="6" resetval="0x0" description="Even row parity bit 64" range="" rwaccess="R"/>
    <bitfield id="P32e" width="1" begin="5" end="5" resetval="0x0" description="Even row parity bit 32" range="" rwaccess="R"/>
    <bitfield id="P16e" width="1" begin="4" end="4" resetval="0x0" description="Even row parity bit 16" range="" rwaccess="R"/>
    <bitfield id="P8e" width="1" begin="3" end="3" resetval="0x0" description="Even row parity bit 8" range="" rwaccess="R"/>
    <bitfield id="P4e" width="1" begin="2" end="2" resetval="0x0" description="Even column parity bit 4" range="" rwaccess="R"/>
    <bitfield id="P2e" width="1" begin="1" end="1" resetval="0x0" description="Even column parity bit 2" range="" rwaccess="R"/>
    <bitfield id="P1e" width="1" begin="0" end="0" resetval="0x0" description="Even column parity bit 1" range="" rwaccess="R"/>
  </register>
  <register id="GPMC_ECCj_RESULT_4" acronym="GPMC_ECCj_RESULT_4" offset="0x210" width="32" description="ECC result register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="P2048o" width="1" begin="27" end="27" resetval="0x0" description="Odd row parity bit 2048, only used for ECC computed on 512 Bytes" range="" rwaccess="R"/>
    <bitfield id="P1024o" width="1" begin="26" end="26" resetval="0x0" description="Odd row parity bit 1024" range="" rwaccess="R"/>
    <bitfield id="P512o" width="1" begin="25" end="25" resetval="0x0" description="Odd row parity bit 512" range="" rwaccess="R"/>
    <bitfield id="P256o" width="1" begin="24" end="24" resetval="0x0" description="Odd row parity bit 256" range="" rwaccess="R"/>
    <bitfield id="P128o" width="1" begin="23" end="23" resetval="0x0" description="Odd row parity bit 128" range="" rwaccess="R"/>
    <bitfield id="P64o" width="1" begin="22" end="22" resetval="0x0" description="Odd row parity bit 64" range="" rwaccess="R"/>
    <bitfield id="P32o" width="1" begin="21" end="21" resetval="0x0" description="Odd row parity bit 32" range="" rwaccess="R"/>
    <bitfield id="P16o" width="1" begin="20" end="20" resetval="0x0" description="Odd row parity bit 16" range="" rwaccess="R"/>
    <bitfield id="P8o" width="1" begin="19" end="19" resetval="0x0" description="Odd row parity bit 8" range="" rwaccess="R"/>
    <bitfield id="P4o" width="1" begin="18" end="18" resetval="0x0" description="Odd Column Parity bit 4" range="" rwaccess="R"/>
    <bitfield id="P2o" width="1" begin="17" end="17" resetval="0x0" description="Odd Column Parity bit 2" range="" rwaccess="R"/>
    <bitfield id="P1o" width="1" begin="16" end="16" resetval="0x0" description="Odd Column Parity bit 1" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="P2048e" width="1" begin="11" end="11" resetval="0x0" description="Even row parity bit 2048, only used for ECC computed on 512 Bytes" range="" rwaccess="R"/>
    <bitfield id="P1024e" width="1" begin="10" end="10" resetval="0x0" description="Even row parity bit 1024" range="" rwaccess="R"/>
    <bitfield id="P512e" width="1" begin="9" end="9" resetval="0x0" description="Even row parity bit 512" range="" rwaccess="R"/>
    <bitfield id="P256e" width="1" begin="8" end="8" resetval="0x0" description="Even row parity bit 256" range="" rwaccess="R"/>
    <bitfield id="P128e" width="1" begin="7" end="7" resetval="0x0" description="Even row parity bit 128" range="" rwaccess="R"/>
    <bitfield id="P64e" width="1" begin="6" end="6" resetval="0x0" description="Even row parity bit 64" range="" rwaccess="R"/>
    <bitfield id="P32e" width="1" begin="5" end="5" resetval="0x0" description="Even row parity bit 32" range="" rwaccess="R"/>
    <bitfield id="P16e" width="1" begin="4" end="4" resetval="0x0" description="Even row parity bit 16" range="" rwaccess="R"/>
    <bitfield id="P8e" width="1" begin="3" end="3" resetval="0x0" description="Even row parity bit 8" range="" rwaccess="R"/>
    <bitfield id="P4e" width="1" begin="2" end="2" resetval="0x0" description="Even column parity bit 4" range="" rwaccess="R"/>
    <bitfield id="P2e" width="1" begin="1" end="1" resetval="0x0" description="Even column parity bit 2" range="" rwaccess="R"/>
    <bitfield id="P1e" width="1" begin="0" end="0" resetval="0x0" description="Even column parity bit 1" range="" rwaccess="R"/>
  </register>
  <register id="GPMC_ECCj_RESULT_5" acronym="GPMC_ECCj_RESULT_5" offset="0x214" width="32" description="ECC result register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="P2048o" width="1" begin="27" end="27" resetval="0x0" description="Odd row parity bit 2048, only used for ECC computed on 512 Bytes" range="" rwaccess="R"/>
    <bitfield id="P1024o" width="1" begin="26" end="26" resetval="0x0" description="Odd row parity bit 1024" range="" rwaccess="R"/>
    <bitfield id="P512o" width="1" begin="25" end="25" resetval="0x0" description="Odd row parity bit 512" range="" rwaccess="R"/>
    <bitfield id="P256o" width="1" begin="24" end="24" resetval="0x0" description="Odd row parity bit 256" range="" rwaccess="R"/>
    <bitfield id="P128o" width="1" begin="23" end="23" resetval="0x0" description="Odd row parity bit 128" range="" rwaccess="R"/>
    <bitfield id="P64o" width="1" begin="22" end="22" resetval="0x0" description="Odd row parity bit 64" range="" rwaccess="R"/>
    <bitfield id="P32o" width="1" begin="21" end="21" resetval="0x0" description="Odd row parity bit 32" range="" rwaccess="R"/>
    <bitfield id="P16o" width="1" begin="20" end="20" resetval="0x0" description="Odd row parity bit 16" range="" rwaccess="R"/>
    <bitfield id="P8o" width="1" begin="19" end="19" resetval="0x0" description="Odd row parity bit 8" range="" rwaccess="R"/>
    <bitfield id="P4o" width="1" begin="18" end="18" resetval="0x0" description="Odd Column Parity bit 4" range="" rwaccess="R"/>
    <bitfield id="P2o" width="1" begin="17" end="17" resetval="0x0" description="Odd Column Parity bit 2" range="" rwaccess="R"/>
    <bitfield id="P1o" width="1" begin="16" end="16" resetval="0x0" description="Odd Column Parity bit 1" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="P2048e" width="1" begin="11" end="11" resetval="0x0" description="Even row parity bit 2048, only used for ECC computed on 512 Bytes" range="" rwaccess="R"/>
    <bitfield id="P1024e" width="1" begin="10" end="10" resetval="0x0" description="Even row parity bit 1024" range="" rwaccess="R"/>
    <bitfield id="P512e" width="1" begin="9" end="9" resetval="0x0" description="Even row parity bit 512" range="" rwaccess="R"/>
    <bitfield id="P256e" width="1" begin="8" end="8" resetval="0x0" description="Even row parity bit 256" range="" rwaccess="R"/>
    <bitfield id="P128e" width="1" begin="7" end="7" resetval="0x0" description="Even row parity bit 128" range="" rwaccess="R"/>
    <bitfield id="P64e" width="1" begin="6" end="6" resetval="0x0" description="Even row parity bit 64" range="" rwaccess="R"/>
    <bitfield id="P32e" width="1" begin="5" end="5" resetval="0x0" description="Even row parity bit 32" range="" rwaccess="R"/>
    <bitfield id="P16e" width="1" begin="4" end="4" resetval="0x0" description="Even row parity bit 16" range="" rwaccess="R"/>
    <bitfield id="P8e" width="1" begin="3" end="3" resetval="0x0" description="Even row parity bit 8" range="" rwaccess="R"/>
    <bitfield id="P4e" width="1" begin="2" end="2" resetval="0x0" description="Even column parity bit 4" range="" rwaccess="R"/>
    <bitfield id="P2e" width="1" begin="1" end="1" resetval="0x0" description="Even column parity bit 2" range="" rwaccess="R"/>
    <bitfield id="P1e" width="1" begin="0" end="0" resetval="0x0" description="Even column parity bit 1" range="" rwaccess="R"/>
  </register>
  <register id="GPMC_ECCj_RESULT_6" acronym="GPMC_ECCj_RESULT_6" offset="0x218" width="32" description="ECC result register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="P2048o" width="1" begin="27" end="27" resetval="0x0" description="Odd row parity bit 2048, only used for ECC computed on 512 Bytes" range="" rwaccess="R"/>
    <bitfield id="P1024o" width="1" begin="26" end="26" resetval="0x0" description="Odd row parity bit 1024" range="" rwaccess="R"/>
    <bitfield id="P512o" width="1" begin="25" end="25" resetval="0x0" description="Odd row parity bit 512" range="" rwaccess="R"/>
    <bitfield id="P256o" width="1" begin="24" end="24" resetval="0x0" description="Odd row parity bit 256" range="" rwaccess="R"/>
    <bitfield id="P128o" width="1" begin="23" end="23" resetval="0x0" description="Odd row parity bit 128" range="" rwaccess="R"/>
    <bitfield id="P64o" width="1" begin="22" end="22" resetval="0x0" description="Odd row parity bit 64" range="" rwaccess="R"/>
    <bitfield id="P32o" width="1" begin="21" end="21" resetval="0x0" description="Odd row parity bit 32" range="" rwaccess="R"/>
    <bitfield id="P16o" width="1" begin="20" end="20" resetval="0x0" description="Odd row parity bit 16" range="" rwaccess="R"/>
    <bitfield id="P8o" width="1" begin="19" end="19" resetval="0x0" description="Odd row parity bit 8" range="" rwaccess="R"/>
    <bitfield id="P4o" width="1" begin="18" end="18" resetval="0x0" description="Odd Column Parity bit 4" range="" rwaccess="R"/>
    <bitfield id="P2o" width="1" begin="17" end="17" resetval="0x0" description="Odd Column Parity bit 2" range="" rwaccess="R"/>
    <bitfield id="P1o" width="1" begin="16" end="16" resetval="0x0" description="Odd Column Parity bit 1" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="P2048e" width="1" begin="11" end="11" resetval="0x0" description="Even row parity bit 2048, only used for ECC computed on 512 Bytes" range="" rwaccess="R"/>
    <bitfield id="P1024e" width="1" begin="10" end="10" resetval="0x0" description="Even row parity bit 1024" range="" rwaccess="R"/>
    <bitfield id="P512e" width="1" begin="9" end="9" resetval="0x0" description="Even row parity bit 512" range="" rwaccess="R"/>
    <bitfield id="P256e" width="1" begin="8" end="8" resetval="0x0" description="Even row parity bit 256" range="" rwaccess="R"/>
    <bitfield id="P128e" width="1" begin="7" end="7" resetval="0x0" description="Even row parity bit 128" range="" rwaccess="R"/>
    <bitfield id="P64e" width="1" begin="6" end="6" resetval="0x0" description="Even row parity bit 64" range="" rwaccess="R"/>
    <bitfield id="P32e" width="1" begin="5" end="5" resetval="0x0" description="Even row parity bit 32" range="" rwaccess="R"/>
    <bitfield id="P16e" width="1" begin="4" end="4" resetval="0x0" description="Even row parity bit 16" range="" rwaccess="R"/>
    <bitfield id="P8e" width="1" begin="3" end="3" resetval="0x0" description="Even row parity bit 8" range="" rwaccess="R"/>
    <bitfield id="P4e" width="1" begin="2" end="2" resetval="0x0" description="Even column parity bit 4" range="" rwaccess="R"/>
    <bitfield id="P2e" width="1" begin="1" end="1" resetval="0x0" description="Even column parity bit 2" range="" rwaccess="R"/>
    <bitfield id="P1e" width="1" begin="0" end="0" resetval="0x0" description="Even column parity bit 1" range="" rwaccess="R"/>
  </register>
  <register id="GPMC_ECCj_RESULT_7" acronym="GPMC_ECCj_RESULT_7" offset="0x21C" width="32" description="ECC result register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="P2048o" width="1" begin="27" end="27" resetval="0x0" description="Odd row parity bit 2048, only used for ECC computed on 512 Bytes" range="" rwaccess="R"/>
    <bitfield id="P1024o" width="1" begin="26" end="26" resetval="0x0" description="Odd row parity bit 1024" range="" rwaccess="R"/>
    <bitfield id="P512o" width="1" begin="25" end="25" resetval="0x0" description="Odd row parity bit 512" range="" rwaccess="R"/>
    <bitfield id="P256o" width="1" begin="24" end="24" resetval="0x0" description="Odd row parity bit 256" range="" rwaccess="R"/>
    <bitfield id="P128o" width="1" begin="23" end="23" resetval="0x0" description="Odd row parity bit 128" range="" rwaccess="R"/>
    <bitfield id="P64o" width="1" begin="22" end="22" resetval="0x0" description="Odd row parity bit 64" range="" rwaccess="R"/>
    <bitfield id="P32o" width="1" begin="21" end="21" resetval="0x0" description="Odd row parity bit 32" range="" rwaccess="R"/>
    <bitfield id="P16o" width="1" begin="20" end="20" resetval="0x0" description="Odd row parity bit 16" range="" rwaccess="R"/>
    <bitfield id="P8o" width="1" begin="19" end="19" resetval="0x0" description="Odd row parity bit 8" range="" rwaccess="R"/>
    <bitfield id="P4o" width="1" begin="18" end="18" resetval="0x0" description="Odd Column Parity bit 4" range="" rwaccess="R"/>
    <bitfield id="P2o" width="1" begin="17" end="17" resetval="0x0" description="Odd Column Parity bit 2" range="" rwaccess="R"/>
    <bitfield id="P1o" width="1" begin="16" end="16" resetval="0x0" description="Odd Column Parity bit 1" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="P2048e" width="1" begin="11" end="11" resetval="0x0" description="Even row parity bit 2048, only used for ECC computed on 512 Bytes" range="" rwaccess="R"/>
    <bitfield id="P1024e" width="1" begin="10" end="10" resetval="0x0" description="Even row parity bit 1024" range="" rwaccess="R"/>
    <bitfield id="P512e" width="1" begin="9" end="9" resetval="0x0" description="Even row parity bit 512" range="" rwaccess="R"/>
    <bitfield id="P256e" width="1" begin="8" end="8" resetval="0x0" description="Even row parity bit 256" range="" rwaccess="R"/>
    <bitfield id="P128e" width="1" begin="7" end="7" resetval="0x0" description="Even row parity bit 128" range="" rwaccess="R"/>
    <bitfield id="P64e" width="1" begin="6" end="6" resetval="0x0" description="Even row parity bit 64" range="" rwaccess="R"/>
    <bitfield id="P32e" width="1" begin="5" end="5" resetval="0x0" description="Even row parity bit 32" range="" rwaccess="R"/>
    <bitfield id="P16e" width="1" begin="4" end="4" resetval="0x0" description="Even row parity bit 16" range="" rwaccess="R"/>
    <bitfield id="P8e" width="1" begin="3" end="3" resetval="0x0" description="Even row parity bit 8" range="" rwaccess="R"/>
    <bitfield id="P4e" width="1" begin="2" end="2" resetval="0x0" description="Even column parity bit 4" range="" rwaccess="R"/>
    <bitfield id="P2e" width="1" begin="1" end="1" resetval="0x0" description="Even column parity bit 2" range="" rwaccess="R"/>
    <bitfield id="P1e" width="1" begin="0" end="0" resetval="0x0" description="Even column parity bit 1" range="" rwaccess="R"/>
  </register>
  <register id="GPMC_ECCj_RESULT_8" acronym="GPMC_ECCj_RESULT_8" offset="0x220" width="32" description="ECC result register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="P2048o" width="1" begin="27" end="27" resetval="0x0" description="Odd row parity bit 2048, only used for ECC computed on 512 Bytes" range="" rwaccess="R"/>
    <bitfield id="P1024o" width="1" begin="26" end="26" resetval="0x0" description="Odd row parity bit 1024" range="" rwaccess="R"/>
    <bitfield id="P512o" width="1" begin="25" end="25" resetval="0x0" description="Odd row parity bit 512" range="" rwaccess="R"/>
    <bitfield id="P256o" width="1" begin="24" end="24" resetval="0x0" description="Odd row parity bit 256" range="" rwaccess="R"/>
    <bitfield id="P128o" width="1" begin="23" end="23" resetval="0x0" description="Odd row parity bit 128" range="" rwaccess="R"/>
    <bitfield id="P64o" width="1" begin="22" end="22" resetval="0x0" description="Odd row parity bit 64" range="" rwaccess="R"/>
    <bitfield id="P32o" width="1" begin="21" end="21" resetval="0x0" description="Odd row parity bit 32" range="" rwaccess="R"/>
    <bitfield id="P16o" width="1" begin="20" end="20" resetval="0x0" description="Odd row parity bit 16" range="" rwaccess="R"/>
    <bitfield id="P8o" width="1" begin="19" end="19" resetval="0x0" description="Odd row parity bit 8" range="" rwaccess="R"/>
    <bitfield id="P4o" width="1" begin="18" end="18" resetval="0x0" description="Odd Column Parity bit 4" range="" rwaccess="R"/>
    <bitfield id="P2o" width="1" begin="17" end="17" resetval="0x0" description="Odd Column Parity bit 2" range="" rwaccess="R"/>
    <bitfield id="P1o" width="1" begin="16" end="16" resetval="0x0" description="Odd Column Parity bit 1" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="RW"/>
    <bitfield id="P2048e" width="1" begin="11" end="11" resetval="0x0" description="Even row parity bit 2048, only used for ECC computed on 512 Bytes" range="" rwaccess="R"/>
    <bitfield id="P1024e" width="1" begin="10" end="10" resetval="0x0" description="Even row parity bit 1024" range="" rwaccess="R"/>
    <bitfield id="P512e" width="1" begin="9" end="9" resetval="0x0" description="Even row parity bit 512" range="" rwaccess="R"/>
    <bitfield id="P256e" width="1" begin="8" end="8" resetval="0x0" description="Even row parity bit 256" range="" rwaccess="R"/>
    <bitfield id="P128e" width="1" begin="7" end="7" resetval="0x0" description="Even row parity bit 128" range="" rwaccess="R"/>
    <bitfield id="P64e" width="1" begin="6" end="6" resetval="0x0" description="Even row parity bit 64" range="" rwaccess="R"/>
    <bitfield id="P32e" width="1" begin="5" end="5" resetval="0x0" description="Even row parity bit 32" range="" rwaccess="R"/>
    <bitfield id="P16e" width="1" begin="4" end="4" resetval="0x0" description="Even row parity bit 16" range="" rwaccess="R"/>
    <bitfield id="P8e" width="1" begin="3" end="3" resetval="0x0" description="Even row parity bit 8" range="" rwaccess="R"/>
    <bitfield id="P4e" width="1" begin="2" end="2" resetval="0x0" description="Even column parity bit 4" range="" rwaccess="R"/>
    <bitfield id="P2e" width="1" begin="1" end="1" resetval="0x0" description="Even column parity bit 2" range="" rwaccess="R"/>
    <bitfield id="P1e" width="1" begin="0" end="0" resetval="0x0" description="Even column parity bit 1" range="" rwaccess="R"/>
  </register>
  <register id="GPMC_BCH_RESULT0_i_0" acronym="GPMC_BCH_RESULT0_i_0" offset="0x240" width="32" description="BCH ECC result (bits 0 to 31)">
    <bitfield id="BCH_RESULT_0" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 0 to 31)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT0_i_1" acronym="GPMC_BCH_RESULT0_i_1" offset="0x250" width="32" description="BCH ECC result (bits 0 to 31)">
    <bitfield id="BCH_RESULT_0" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 0 to 31)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT0_i_2" acronym="GPMC_BCH_RESULT0_i_2" offset="0x260" width="32" description="BCH ECC result (bits 0 to 31)">
    <bitfield id="BCH_RESULT_0" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 0 to 31)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT0_i_3" acronym="GPMC_BCH_RESULT0_i_3" offset="0x270" width="32" description="BCH ECC result (bits 0 to 31)">
    <bitfield id="BCH_RESULT_0" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 0 to 31)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT0_i_4" acronym="GPMC_BCH_RESULT0_i_4" offset="0x280" width="32" description="BCH ECC result (bits 0 to 31)">
    <bitfield id="BCH_RESULT_0" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 0 to 31)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT0_i_5" acronym="GPMC_BCH_RESULT0_i_5" offset="0x290" width="32" description="BCH ECC result (bits 0 to 31)">
    <bitfield id="BCH_RESULT_0" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 0 to 31)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT0_i_6" acronym="GPMC_BCH_RESULT0_i_6" offset="0x2A0" width="32" description="BCH ECC result (bits 0 to 31)">
    <bitfield id="BCH_RESULT_0" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 0 to 31)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT0_i_7" acronym="GPMC_BCH_RESULT0_i_7" offset="0x2B0" width="32" description="BCH ECC result (bits 0 to 31)">
    <bitfield id="BCH_RESULT_0" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 0 to 31)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT1_i_0" acronym="GPMC_BCH_RESULT1_i_0" offset="0x244" width="32" description="BCH ECC result (bits 32 to 63)">
    <bitfield id="BCH_RESULT_1" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 32 to 63)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT1_i_1" acronym="GPMC_BCH_RESULT1_i_1" offset="0x254" width="32" description="BCH ECC result (bits 32 to 63)">
    <bitfield id="BCH_RESULT_1" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 32 to 63)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT1_i_2" acronym="GPMC_BCH_RESULT1_i_2" offset="0x264" width="32" description="BCH ECC result (bits 32 to 63)">
    <bitfield id="BCH_RESULT_1" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 32 to 63)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT1_i_3" acronym="GPMC_BCH_RESULT1_i_3" offset="0x274" width="32" description="BCH ECC result (bits 32 to 63)">
    <bitfield id="BCH_RESULT_1" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 32 to 63)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT1_i_4" acronym="GPMC_BCH_RESULT1_i_4" offset="0x284" width="32" description="BCH ECC result (bits 32 to 63)">
    <bitfield id="BCH_RESULT_1" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 32 to 63)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT1_i_5" acronym="GPMC_BCH_RESULT1_i_5" offset="0x294" width="32" description="BCH ECC result (bits 32 to 63)">
    <bitfield id="BCH_RESULT_1" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 32 to 63)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT1_i_6" acronym="GPMC_BCH_RESULT1_i_6" offset="0x2A4" width="32" description="BCH ECC result (bits 32 to 63)">
    <bitfield id="BCH_RESULT_1" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 32 to 63)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT1_i_7" acronym="GPMC_BCH_RESULT1_i_7" offset="0x2B4" width="32" description="BCH ECC result (bits 32 to 63)">
    <bitfield id="BCH_RESULT_1" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 32 to 63)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT2_i_0" acronym="GPMC_BCH_RESULT2_i_0" offset="0x248" width="32" description="BCH ECC result (bits 64 to 95)">
    <bitfield id="BCH_RESULT_2" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 64 to 95)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT2_i_1" acronym="GPMC_BCH_RESULT2_i_1" offset="0x258" width="32" description="BCH ECC result (bits 64 to 95)">
    <bitfield id="BCH_RESULT_2" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 64 to 95)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT2_i_2" acronym="GPMC_BCH_RESULT2_i_2" offset="0x268" width="32" description="BCH ECC result (bits 64 to 95)">
    <bitfield id="BCH_RESULT_2" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 64 to 95)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT2_i_3" acronym="GPMC_BCH_RESULT2_i_3" offset="0x278" width="32" description="BCH ECC result (bits 64 to 95)">
    <bitfield id="BCH_RESULT_2" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 64 to 95)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT2_i_4" acronym="GPMC_BCH_RESULT2_i_4" offset="0x288" width="32" description="BCH ECC result (bits 64 to 95)">
    <bitfield id="BCH_RESULT_2" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 64 to 95)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT2_i_5" acronym="GPMC_BCH_RESULT2_i_5" offset="0x298" width="32" description="BCH ECC result (bits 64 to 95)">
    <bitfield id="BCH_RESULT_2" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 64 to 95)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT2_i_6" acronym="GPMC_BCH_RESULT2_i_6" offset="0x2A8" width="32" description="BCH ECC result (bits 64 to 95)">
    <bitfield id="BCH_RESULT_2" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 64 to 95)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT2_i_7" acronym="GPMC_BCH_RESULT2_i_7" offset="0x2B8" width="32" description="BCH ECC result (bits 64 to 95)">
    <bitfield id="BCH_RESULT_2" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 64 to 95)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT3_i_0" acronym="GPMC_BCH_RESULT3_i_0" offset="0x24C" width="32" description="BCH ECC result (bits 96 to 127)">
    <bitfield id="BCH_RESULT_3" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 96 to 127)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT3_i_1" acronym="GPMC_BCH_RESULT3_i_1" offset="0x25C" width="32" description="BCH ECC result (bits 96 to 127)">
    <bitfield id="BCH_RESULT_3" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 96 to 127)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT3_i_2" acronym="GPMC_BCH_RESULT3_i_2" offset="0x26C" width="32" description="BCH ECC result (bits 96 to 127)">
    <bitfield id="BCH_RESULT_3" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 96 to 127)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT3_i_3" acronym="GPMC_BCH_RESULT3_i_3" offset="0x27C" width="32" description="BCH ECC result (bits 96 to 127)">
    <bitfield id="BCH_RESULT_3" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 96 to 127)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT3_i_4" acronym="GPMC_BCH_RESULT3_i_4" offset="0x28C" width="32" description="BCH ECC result (bits 96 to 127)">
    <bitfield id="BCH_RESULT_3" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 96 to 127)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT3_i_5" acronym="GPMC_BCH_RESULT3_i_5" offset="0x29C" width="32" description="BCH ECC result (bits 96 to 127)">
    <bitfield id="BCH_RESULT_3" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 96 to 127)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT3_i_6" acronym="GPMC_BCH_RESULT3_i_6" offset="0x2AC" width="32" description="BCH ECC result (bits 96 to 127)">
    <bitfield id="BCH_RESULT_3" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 96 to 127)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT3_i_7" acronym="GPMC_BCH_RESULT3_i_7" offset="0x2BC" width="32" description="BCH ECC result (bits 96 to 127)">
    <bitfield id="BCH_RESULT_3" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 96 to 127)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_SWDATA" acronym="GPMC_BCH_SWDATA" offset="0x2D0" width="32" description="This register is used to directly pass data to the BCH ECC calculator without accessing the actual NAND flash interface.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="R"/>
    <bitfield id="BCH_DATA" width="16" begin="15" end="0" resetval="0x0000" description="Data to be included in the BCH calculation. Only bits 0 to 7 are taken into account if the calculator is configured to use 8 bits data (GPMC_ECC_CONFIG[7] ECC16B = 0)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT4_i_0" acronym="GPMC_BCH_RESULT4_i_0" offset="0x300" width="32" description="BCH ECC result (bits 128 to 159)">
    <bitfield id="BCH_RESULT_4" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 128 to 159)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT4_i_1" acronym="GPMC_BCH_RESULT4_i_1" offset="0x310" width="32" description="BCH ECC result (bits 128 to 159)">
    <bitfield id="BCH_RESULT_4" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 128 to 159)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT4_i_2" acronym="GPMC_BCH_RESULT4_i_2" offset="0x320" width="32" description="BCH ECC result (bits 128 to 159)">
    <bitfield id="BCH_RESULT_4" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 128 to 159)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT4_i_3" acronym="GPMC_BCH_RESULT4_i_3" offset="0x330" width="32" description="BCH ECC result (bits 128 to 159)">
    <bitfield id="BCH_RESULT_4" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 128 to 159)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT4_i_4" acronym="GPMC_BCH_RESULT4_i_4" offset="0x340" width="32" description="BCH ECC result (bits 128 to 159)">
    <bitfield id="BCH_RESULT_4" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 128 to 159)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT4_i_5" acronym="GPMC_BCH_RESULT4_i_5" offset="0x350" width="32" description="BCH ECC result (bits 128 to 159)">
    <bitfield id="BCH_RESULT_4" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 128 to 159)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT4_i_6" acronym="GPMC_BCH_RESULT4_i_6" offset="0x360" width="32" description="BCH ECC result (bits 128 to 159)">
    <bitfield id="BCH_RESULT_4" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 128 to 159)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT4_i_7" acronym="GPMC_BCH_RESULT4_i_7" offset="0x370" width="32" description="BCH ECC result (bits 128 to 159)">
    <bitfield id="BCH_RESULT_4" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 128 to 159)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT5_i_0" acronym="GPMC_BCH_RESULT5_i_0" offset="0x304" width="32" description="BCH ECC result (bits 160 to 191)">
    <bitfield id="BCH_RESULT_5" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 160 to 191)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT5_i_1" acronym="GPMC_BCH_RESULT5_i_1" offset="0x314" width="32" description="BCH ECC result (bits 160 to 191)">
    <bitfield id="BCH_RESULT_5" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 160 to 191)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT5_i_2" acronym="GPMC_BCH_RESULT5_i_2" offset="0x324" width="32" description="BCH ECC result (bits 160 to 191)">
    <bitfield id="BCH_RESULT_5" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 160 to 191)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT5_i_3" acronym="GPMC_BCH_RESULT5_i_3" offset="0x334" width="32" description="BCH ECC result (bits 160 to 191)">
    <bitfield id="BCH_RESULT_5" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 160 to 191)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT5_i_4" acronym="GPMC_BCH_RESULT5_i_4" offset="0x344" width="32" description="BCH ECC result (bits 160 to 191)">
    <bitfield id="BCH_RESULT_5" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 160 to 191)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT5_i_5" acronym="GPMC_BCH_RESULT5_i_5" offset="0x354" width="32" description="BCH ECC result (bits 160 to 191)">
    <bitfield id="BCH_RESULT_5" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 160 to 191)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT5_i_6" acronym="GPMC_BCH_RESULT5_i_6" offset="0x364" width="32" description="BCH ECC result (bits 160 to 191)">
    <bitfield id="BCH_RESULT_5" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 160 to 191)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT5_i_7" acronym="GPMC_BCH_RESULT5_i_7" offset="0x374" width="32" description="BCH ECC result (bits 160 to 191)">
    <bitfield id="BCH_RESULT_5" width="32" begin="31" end="0" resetval="0x00000000" description="BCH ECC result (bits 160 to 191)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT6_i_0" acronym="GPMC_BCH_RESULT6_i_0" offset="0x308" width="32" description="BCH ECC result (bits 192 to 207)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="R"/>
    <bitfield id="BCH_RESULT_6" width="16" begin="15" end="0" resetval="0x0000" description="BCH ECC result (bits 192 to 207)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT6_i_1" acronym="GPMC_BCH_RESULT6_i_1" offset="0x318" width="32" description="BCH ECC result (bits 192 to 207)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="R"/>
    <bitfield id="BCH_RESULT_6" width="16" begin="15" end="0" resetval="0x0000" description="BCH ECC result (bits 192 to 207)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT6_i_2" acronym="GPMC_BCH_RESULT6_i_2" offset="0x328" width="32" description="BCH ECC result (bits 192 to 207)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="R"/>
    <bitfield id="BCH_RESULT_6" width="16" begin="15" end="0" resetval="0x0000" description="BCH ECC result (bits 192 to 207)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT6_i_3" acronym="GPMC_BCH_RESULT6_i_3" offset="0x338" width="32" description="BCH ECC result (bits 192 to 207)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="R"/>
    <bitfield id="BCH_RESULT_6" width="16" begin="15" end="0" resetval="0x0000" description="BCH ECC result (bits 192 to 207)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT6_i_4" acronym="GPMC_BCH_RESULT6_i_4" offset="0x348" width="32" description="BCH ECC result (bits 192 to 207)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="R"/>
    <bitfield id="BCH_RESULT_6" width="16" begin="15" end="0" resetval="0x0000" description="BCH ECC result (bits 192 to 207)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT6_i_5" acronym="GPMC_BCH_RESULT6_i_5" offset="0x358" width="32" description="BCH ECC result (bits 192 to 207)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="R"/>
    <bitfield id="BCH_RESULT_6" width="16" begin="15" end="0" resetval="0x0000" description="BCH ECC result (bits 192 to 207)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT6_i_6" acronym="GPMC_BCH_RESULT6_i_6" offset="0x368" width="32" description="BCH ECC result (bits 192 to 207)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="R"/>
    <bitfield id="BCH_RESULT_6" width="16" begin="15" end="0" resetval="0x0000" description="BCH ECC result (bits 192 to 207)" range="" rwaccess="RW"/>
  </register>
  <register id="GPMC_BCH_RESULT6_i_7" acronym="GPMC_BCH_RESULT6_i_7" offset="0x378" width="32" description="BCH ECC result (bits 192 to 207)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0s." range="" rwaccess="R"/>
    <bitfield id="BCH_RESULT_6" width="16" begin="15" end="0" resetval="0x0000" description="BCH ECC result (bits 192 to 207)" range="" rwaccess="RW"/>
  </register>
</module>
