-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity FFT_TOP_FFT_stage_spatial_unroll_3_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_0_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_1_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_2_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_2_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_3_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_3_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_4_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_4_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_5_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_5_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_6_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_6_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_7_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_7_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_0_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_1_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_2_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_2_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_3_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_3_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_4_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_4_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_5_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_5_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_6_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_6_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_7_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_7_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of FFT_TOP_FFT_stage_spatial_unroll_3_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_BF3504F3 : STD_LOGIC_VECTOR (31 downto 0) := "10111111001101010000010011110011";
    constant ap_const_lv32_3F3504F3 : STD_LOGIC_VECTOR (31 downto 0) := "00111111001101010000010011110011";
    constant ap_const_lv9_8 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal tmp_fu_914_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal zext_ln368_fu_830_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln368_reg_1224 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln368_reg_1224_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln368_reg_1224_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln368_reg_1224_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln368_reg_1224_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln368_reg_1224_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln368_reg_1224_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln368_reg_1224_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln368_reg_1224_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln368_reg_1224_pp0_iter9_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal d0_reg_1328 : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_reg_1328_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_reg_1328_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_reg_1328_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_reg_1328_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_8_reg_1336 : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_8_reg_1336_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_8_reg_1336_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_8_reg_1336_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_8_reg_1336_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_1344 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_1344_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_1344_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_1344_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_1344_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_25_reg_1352 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_25_reg_1352_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_25_reg_1352_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_25_reg_1352_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_25_reg_1352_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_reg_1360 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_reg_1360_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_reg_1360_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_reg_1360_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_reg_1360_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load_reg_1368 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load_reg_1368_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load_reg_1368_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load_reg_1368_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_reg_1376 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_reg_1376_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_reg_1376_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_reg_1376_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_reg_1376_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load_reg_1384 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load_reg_1384_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load_reg_1384_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load_reg_1384_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load_reg_1384_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_reg_1392 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_reg_1392_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_reg_1392_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_reg_1392_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_reg_1392_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_reg_1400 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_reg_1400_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_reg_1400_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_reg_1400_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_reg_1400_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load_reg_1408 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load_reg_1408_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load_reg_1408_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_reg_1416 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_reg_1416_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_reg_1416_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_reg_1416_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_reg_1416_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load_reg_1424 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load_reg_1424_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load_reg_1424_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load_reg_1424_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load_reg_1424_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_reg_1432 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_reg_1432_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_reg_1432_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_reg_1432_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_reg_1432_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ac_fu_768_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ac_reg_1440 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_fu_774_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_reg_1448 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_i_fu_780_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_i_reg_1456 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_i_fu_785_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_i_reg_1462 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_i_fu_798_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_i_reg_1468 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_i_fu_790_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_i_reg_1476 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_680_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_684_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal m189_fu_196 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal m_fu_814_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_m189_load : STD_LOGIC_VECTOR (8 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_0_we1_local : STD_LOGIC;
    signal grp_fu_688_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_4_we1_local : STD_LOGIC;
    signal grp_fu_698_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_4_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_1_we1_local : STD_LOGIC;
    signal grp_fu_708_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_5_we1_local : STD_LOGIC;
    signal grp_fu_718_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_5_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_2_we1_local : STD_LOGIC;
    signal grp_fu_738_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_2_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_6_we1_local : STD_LOGIC;
    signal grp_fu_743_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_6_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_3_we1_local : STD_LOGIC;
    signal grp_fu_748_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_3_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_7_we1_local : STD_LOGIC;
    signal grp_fu_758_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_7_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_0_we1_local : STD_LOGIC;
    signal grp_fu_693_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_4_we1_local : STD_LOGIC;
    signal grp_fu_703_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_4_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_1_we1_local : STD_LOGIC;
    signal grp_fu_713_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_5_we1_local : STD_LOGIC;
    signal grp_fu_723_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_5_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_2_we1_local : STD_LOGIC;
    signal grp_fu_728_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_2_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_6_we1_local : STD_LOGIC;
    signal grp_fu_733_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_6_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_3_we1_local : STD_LOGIC;
    signal grp_fu_753_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_3_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_7_we1_local : STD_LOGIC;
    signal grp_fu_763_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_7_ce1_local : STD_LOGIC;
    signal grp_fu_680_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_680_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_684_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_684_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_688_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_688_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_693_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_693_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_698_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_698_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_703_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_703_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_708_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_708_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_713_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_713_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_718_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_718_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_723_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_723_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_728_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_728_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_733_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_733_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_738_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_738_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_743_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_743_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_748_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_748_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_753_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_753_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_758_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_758_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_763_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_763_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln_fu_820_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_680_ce : STD_LOGIC;
    signal pre_grp_fu_680_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_680_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_684_ce : STD_LOGIC;
    signal pre_grp_fu_684_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_684_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_688_ce : STD_LOGIC;
    signal pre_grp_fu_688_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_688_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_693_ce : STD_LOGIC;
    signal pre_grp_fu_693_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_693_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_698_ce : STD_LOGIC;
    signal pre_grp_fu_698_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_698_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_703_ce : STD_LOGIC;
    signal pre_grp_fu_703_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_703_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_708_ce : STD_LOGIC;
    signal pre_grp_fu_708_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_708_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_713_ce : STD_LOGIC;
    signal pre_grp_fu_713_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_713_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_718_ce : STD_LOGIC;
    signal pre_grp_fu_718_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_718_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_723_ce : STD_LOGIC;
    signal pre_grp_fu_723_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_723_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_728_ce : STD_LOGIC;
    signal pre_grp_fu_728_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_728_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_733_ce : STD_LOGIC;
    signal pre_grp_fu_733_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_733_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_738_ce : STD_LOGIC;
    signal pre_grp_fu_738_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_738_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_743_ce : STD_LOGIC;
    signal pre_grp_fu_743_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_743_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_748_ce : STD_LOGIC;
    signal pre_grp_fu_748_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_748_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_753_ce : STD_LOGIC;
    signal pre_grp_fu_753_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_753_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_758_ce : STD_LOGIC;
    signal pre_grp_fu_758_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_758_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_763_ce : STD_LOGIC;
    signal pre_grp_fu_763_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_763_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_561 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    fsub_32ns_32ns_32_4_no_dsp_1_U58 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_680_p0,
        din1 => grp_fu_680_p1,
        ce => grp_fu_680_ce,
        dout => pre_grp_fu_680_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U59 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_684_p0,
        din1 => grp_fu_684_p1,
        ce => grp_fu_684_ce,
        dout => pre_grp_fu_684_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U60 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_688_p0,
        din1 => grp_fu_688_p1,
        ce => grp_fu_688_ce,
        dout => pre_grp_fu_688_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U61 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_693_p0,
        din1 => grp_fu_693_p1,
        ce => grp_fu_693_ce,
        dout => pre_grp_fu_693_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U62 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_698_p0,
        din1 => grp_fu_698_p1,
        ce => grp_fu_698_ce,
        dout => pre_grp_fu_698_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U63 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_703_p0,
        din1 => grp_fu_703_p1,
        ce => grp_fu_703_ce,
        dout => pre_grp_fu_703_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U64 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_708_p0,
        din1 => grp_fu_708_p1,
        ce => grp_fu_708_ce,
        dout => pre_grp_fu_708_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U65 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_713_p0,
        din1 => grp_fu_713_p1,
        ce => grp_fu_713_ce,
        dout => pre_grp_fu_713_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U66 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_718_p0,
        din1 => grp_fu_718_p1,
        ce => grp_fu_718_ce,
        dout => pre_grp_fu_718_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U67 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_723_p0,
        din1 => grp_fu_723_p1,
        ce => grp_fu_723_ce,
        dout => pre_grp_fu_723_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U68 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_728_p0,
        din1 => grp_fu_728_p1,
        ce => grp_fu_728_ce,
        dout => pre_grp_fu_728_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U69 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_733_p0,
        din1 => grp_fu_733_p1,
        ce => grp_fu_733_ce,
        dout => pre_grp_fu_733_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U70 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_738_p0,
        din1 => grp_fu_738_p1,
        ce => grp_fu_738_ce,
        dout => pre_grp_fu_738_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U71 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_743_p0,
        din1 => grp_fu_743_p1,
        ce => grp_fu_743_ce,
        dout => pre_grp_fu_743_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U72 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_748_p0,
        din1 => grp_fu_748_p1,
        ce => grp_fu_748_ce,
        dout => pre_grp_fu_748_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U73 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_753_p0,
        din1 => grp_fu_753_p1,
        ce => grp_fu_753_ce,
        dout => pre_grp_fu_753_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U74 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_758_p0,
        din1 => grp_fu_758_p1,
        ce => grp_fu_758_ce,
        dout => pre_grp_fu_758_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U75 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_763_p0,
        din1 => grp_fu_763_p1,
        ce => grp_fu_763_ce,
        dout => pre_grp_fu_763_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U76 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7_q0,
        din1 => ap_const_lv32_BF3504F3,
        dout => ac_fu_768_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U77 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7_q0,
        din1 => ap_const_lv32_BF3504F3,
        dout => bd_fu_774_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U78 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load_reg_1408_pp0_iter3_reg,
        din1 => ap_const_lv32_BF3504F3,
        dout => bd_i_fu_780_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U79 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load_reg_1408_pp0_iter3_reg,
        din1 => ap_const_lv32_3F3504F3,
        dout => bc_i_fu_785_p2);

    fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U80 : component FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load_reg_1368_pp0_iter4_reg,
        din2 => ap_const_lv32_BF3504F3,
        din3 => bc_i_reg_1462,
        dout => d1_imag_i_fu_790_p4);

    fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U81 : component FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load_reg_1368_pp0_iter4_reg,
        din2 => ap_const_lv32_3F3504F3,
        din3 => bd_i_reg_1456,
        dout => d1_real_i_fu_798_p4);

    flow_control_loop_pipe_U : component FFT_TOP_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter10_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter10_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                ap_loop_exit_ready_pp0_iter10_reg <= ap_const_logic_0;
            elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
            end if; 
        end if;
    end process;

    grp_fu_680_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_680_ce <= ap_const_logic_1;
            else 
                grp_fu_680_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_684_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_684_ce <= ap_const_logic_1;
            else 
                grp_fu_684_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_688_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_688_ce <= ap_const_logic_1;
            else 
                grp_fu_688_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_693_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_693_ce <= ap_const_logic_1;
            else 
                grp_fu_693_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_698_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_698_ce <= ap_const_logic_1;
            else 
                grp_fu_698_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_703_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_703_ce <= ap_const_logic_1;
            else 
                grp_fu_703_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_708_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_708_ce <= ap_const_logic_1;
            else 
                grp_fu_708_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_713_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_713_ce <= ap_const_logic_1;
            else 
                grp_fu_713_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_718_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_718_ce <= ap_const_logic_1;
            else 
                grp_fu_718_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_723_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_723_ce <= ap_const_logic_1;
            else 
                grp_fu_723_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_728_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_728_ce <= ap_const_logic_1;
            else 
                grp_fu_728_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_733_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_733_ce <= ap_const_logic_1;
            else 
                grp_fu_733_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_738_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_738_ce <= ap_const_logic_1;
            else 
                grp_fu_738_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_743_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_743_ce <= ap_const_logic_1;
            else 
                grp_fu_743_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_748_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_748_ce <= ap_const_logic_1;
            else 
                grp_fu_748_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_753_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_753_ce <= ap_const_logic_1;
            else 
                grp_fu_753_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_758_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_758_ce <= ap_const_logic_1;
            else 
                grp_fu_758_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_763_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_763_ce <= ap_const_logic_1;
            else 
                grp_fu_763_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    m189_fu_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_561)) then
                m189_fu_196 <= m_fu_814_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_reg_1360 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_q0;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_reg_1376 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_q0;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_reg_1392 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_q0;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load_reg_1368 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5_q0;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load_reg_1384 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6_q0;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_reg_1400 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_q0;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_reg_1416 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_q0;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_reg_1432 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_q0;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load_reg_1408 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5_q0;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load_reg_1424 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6_q0;
                ac_reg_1440 <= ac_fu_768_p2;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                bd_reg_1448 <= bd_fu_774_p2;
                d0_8_reg_1336 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_q0;
                d0_reg_1328 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_q0;
                d1_25_reg_1352 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4_q0;
                d1_reg_1344 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4_q0;
                    zext_ln368_reg_1224(4 downto 0) <= zext_ln368_fu_830_p1(4 downto 0);
                    zext_ln368_reg_1224_pp0_iter1_reg(4 downto 0) <= zext_ln368_reg_1224(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_reg_1360_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_reg_1360;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_reg_1360_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_reg_1360_pp0_iter2_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_reg_1360_pp0_iter4_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_reg_1360_pp0_iter3_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_reg_1360_pp0_iter5_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_reg_1360_pp0_iter4_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_reg_1376_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_reg_1376;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_reg_1376_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_reg_1376_pp0_iter2_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_reg_1376_pp0_iter4_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_reg_1376_pp0_iter3_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_reg_1376_pp0_iter5_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_reg_1376_pp0_iter4_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_reg_1392_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_reg_1392;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_reg_1392_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_reg_1392_pp0_iter2_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_reg_1392_pp0_iter4_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_reg_1392_pp0_iter3_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_reg_1392_pp0_iter5_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_reg_1392_pp0_iter4_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load_reg_1368_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load_reg_1368;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load_reg_1368_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load_reg_1368_pp0_iter2_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load_reg_1368_pp0_iter4_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load_reg_1368_pp0_iter3_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load_reg_1384_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load_reg_1384;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load_reg_1384_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load_reg_1384_pp0_iter2_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load_reg_1384_pp0_iter4_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load_reg_1384_pp0_iter3_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load_reg_1384_pp0_iter5_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load_reg_1384_pp0_iter4_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_reg_1400_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_reg_1400;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_reg_1400_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_reg_1400_pp0_iter2_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_reg_1400_pp0_iter4_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_reg_1400_pp0_iter3_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_reg_1400_pp0_iter5_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_reg_1400_pp0_iter4_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_reg_1416_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_reg_1416;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_reg_1416_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_reg_1416_pp0_iter2_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_reg_1416_pp0_iter4_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_reg_1416_pp0_iter3_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_reg_1416_pp0_iter5_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_reg_1416_pp0_iter4_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_reg_1432_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_reg_1432;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_reg_1432_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_reg_1432_pp0_iter2_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_reg_1432_pp0_iter4_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_reg_1432_pp0_iter3_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_reg_1432_pp0_iter5_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_reg_1432_pp0_iter4_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load_reg_1408_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load_reg_1408;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load_reg_1408_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load_reg_1408_pp0_iter2_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load_reg_1424_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load_reg_1424;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load_reg_1424_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load_reg_1424_pp0_iter2_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load_reg_1424_pp0_iter4_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load_reg_1424_pp0_iter3_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load_reg_1424_pp0_iter5_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load_reg_1424_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                bc_i_reg_1462 <= bc_i_fu_785_p2;
                bd_i_reg_1456 <= bd_i_fu_780_p2;
                d0_8_reg_1336_pp0_iter2_reg <= d0_8_reg_1336;
                d0_8_reg_1336_pp0_iter3_reg <= d0_8_reg_1336_pp0_iter2_reg;
                d0_8_reg_1336_pp0_iter4_reg <= d0_8_reg_1336_pp0_iter3_reg;
                d0_8_reg_1336_pp0_iter5_reg <= d0_8_reg_1336_pp0_iter4_reg;
                d0_reg_1328_pp0_iter2_reg <= d0_reg_1328;
                d0_reg_1328_pp0_iter3_reg <= d0_reg_1328_pp0_iter2_reg;
                d0_reg_1328_pp0_iter4_reg <= d0_reg_1328_pp0_iter3_reg;
                d0_reg_1328_pp0_iter5_reg <= d0_reg_1328_pp0_iter4_reg;
                d1_25_reg_1352_pp0_iter2_reg <= d1_25_reg_1352;
                d1_25_reg_1352_pp0_iter3_reg <= d1_25_reg_1352_pp0_iter2_reg;
                d1_25_reg_1352_pp0_iter4_reg <= d1_25_reg_1352_pp0_iter3_reg;
                d1_25_reg_1352_pp0_iter5_reg <= d1_25_reg_1352_pp0_iter4_reg;
                d1_imag_i_reg_1476 <= d1_imag_i_fu_790_p4;
                d1_real_i_reg_1468 <= d1_real_i_fu_798_p4;
                d1_reg_1344_pp0_iter2_reg <= d1_reg_1344;
                d1_reg_1344_pp0_iter3_reg <= d1_reg_1344_pp0_iter2_reg;
                d1_reg_1344_pp0_iter4_reg <= d1_reg_1344_pp0_iter3_reg;
                d1_reg_1344_pp0_iter5_reg <= d1_reg_1344_pp0_iter4_reg;
                    zext_ln368_reg_1224_pp0_iter2_reg(4 downto 0) <= zext_ln368_reg_1224_pp0_iter1_reg(4 downto 0);
                    zext_ln368_reg_1224_pp0_iter3_reg(4 downto 0) <= zext_ln368_reg_1224_pp0_iter2_reg(4 downto 0);
                    zext_ln368_reg_1224_pp0_iter4_reg(4 downto 0) <= zext_ln368_reg_1224_pp0_iter3_reg(4 downto 0);
                    zext_ln368_reg_1224_pp0_iter5_reg(4 downto 0) <= zext_ln368_reg_1224_pp0_iter4_reg(4 downto 0);
                    zext_ln368_reg_1224_pp0_iter6_reg(4 downto 0) <= zext_ln368_reg_1224_pp0_iter5_reg(4 downto 0);
                    zext_ln368_reg_1224_pp0_iter7_reg(4 downto 0) <= zext_ln368_reg_1224_pp0_iter6_reg(4 downto 0);
                    zext_ln368_reg_1224_pp0_iter8_reg(4 downto 0) <= zext_ln368_reg_1224_pp0_iter7_reg(4 downto 0);
                    zext_ln368_reg_1224_pp0_iter9_reg(4 downto 0) <= zext_ln368_reg_1224_pp0_iter8_reg(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                grp_fu_680_p0 <= ac_reg_1440;
                grp_fu_680_p1 <= bd_reg_1448;
                grp_fu_684_p0 <= ac_reg_1440;
                grp_fu_684_p1 <= bd_reg_1448;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                grp_fu_688_p0 <= d0_reg_1328_pp0_iter5_reg;
                grp_fu_688_p1 <= d1_reg_1344_pp0_iter5_reg;
                grp_fu_693_p0 <= d0_8_reg_1336_pp0_iter5_reg;
                grp_fu_693_p1 <= d1_25_reg_1352_pp0_iter5_reg;
                grp_fu_698_p0 <= d0_reg_1328_pp0_iter5_reg;
                grp_fu_698_p1 <= d1_reg_1344_pp0_iter5_reg;
                grp_fu_703_p0 <= d0_8_reg_1336_pp0_iter5_reg;
                grp_fu_703_p1 <= d1_25_reg_1352_pp0_iter5_reg;
                grp_fu_708_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_reg_1360_pp0_iter5_reg;
                grp_fu_708_p1 <= d1_real_i_reg_1468;
                grp_fu_713_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_reg_1400_pp0_iter5_reg;
                grp_fu_713_p1 <= d1_imag_i_reg_1476;
                grp_fu_718_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_reg_1360_pp0_iter5_reg;
                grp_fu_718_p1 <= d1_real_i_reg_1468;
                grp_fu_723_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_reg_1400_pp0_iter5_reg;
                grp_fu_723_p1 <= d1_imag_i_reg_1476;
                grp_fu_728_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_reg_1416_pp0_iter5_reg;
                grp_fu_728_p1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load_reg_1384_pp0_iter5_reg;
                grp_fu_733_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_reg_1416_pp0_iter5_reg;
                grp_fu_733_p1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load_reg_1384_pp0_iter5_reg;
                grp_fu_738_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_reg_1376_pp0_iter5_reg;
                grp_fu_738_p1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load_reg_1424_pp0_iter5_reg;
                grp_fu_743_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_reg_1376_pp0_iter5_reg;
                grp_fu_743_p1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load_reg_1424_pp0_iter5_reg;
                grp_fu_748_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_reg_1392_pp0_iter5_reg;
                grp_fu_748_p1 <= grp_fu_680_p2;
                grp_fu_753_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_reg_1432_pp0_iter5_reg;
                grp_fu_753_p1 <= grp_fu_684_p2;
                grp_fu_758_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_reg_1392_pp0_iter5_reg;
                grp_fu_758_p1 <= grp_fu_680_p2;
                grp_fu_763_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_reg_1432_pp0_iter5_reg;
                grp_fu_763_p1 <= grp_fu_684_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_680_ce = ap_const_logic_1)) then
                pre_grp_fu_680_p2_reg <= pre_grp_fu_680_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_684_ce = ap_const_logic_1)) then
                pre_grp_fu_684_p2_reg <= pre_grp_fu_684_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_688_ce = ap_const_logic_1)) then
                pre_grp_fu_688_p2_reg <= pre_grp_fu_688_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_693_ce = ap_const_logic_1)) then
                pre_grp_fu_693_p2_reg <= pre_grp_fu_693_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_698_ce = ap_const_logic_1)) then
                pre_grp_fu_698_p2_reg <= pre_grp_fu_698_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_703_ce = ap_const_logic_1)) then
                pre_grp_fu_703_p2_reg <= pre_grp_fu_703_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_708_ce = ap_const_logic_1)) then
                pre_grp_fu_708_p2_reg <= pre_grp_fu_708_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_713_ce = ap_const_logic_1)) then
                pre_grp_fu_713_p2_reg <= pre_grp_fu_713_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_718_ce = ap_const_logic_1)) then
                pre_grp_fu_718_p2_reg <= pre_grp_fu_718_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_723_ce = ap_const_logic_1)) then
                pre_grp_fu_723_p2_reg <= pre_grp_fu_723_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_728_ce = ap_const_logic_1)) then
                pre_grp_fu_728_p2_reg <= pre_grp_fu_728_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_733_ce = ap_const_logic_1)) then
                pre_grp_fu_733_p2_reg <= pre_grp_fu_733_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_738_ce = ap_const_logic_1)) then
                pre_grp_fu_738_p2_reg <= pre_grp_fu_738_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_743_ce = ap_const_logic_1)) then
                pre_grp_fu_743_p2_reg <= pre_grp_fu_743_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_748_ce = ap_const_logic_1)) then
                pre_grp_fu_748_p2_reg <= pre_grp_fu_748_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_753_ce = ap_const_logic_1)) then
                pre_grp_fu_753_p2_reg <= pre_grp_fu_753_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_758_ce = ap_const_logic_1)) then
                pre_grp_fu_758_p2_reg <= pre_grp_fu_758_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_763_ce = ap_const_logic_1)) then
                pre_grp_fu_763_p2_reg <= pre_grp_fu_763_p2;
            end if;
        end if;
    end process;
    zext_ln368_reg_1224(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln368_reg_1224_pp0_iter1_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln368_reg_1224_pp0_iter2_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln368_reg_1224_pp0_iter3_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln368_reg_1224_pp0_iter4_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln368_reg_1224_pp0_iter5_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln368_reg_1224_pp0_iter6_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln368_reg_1224_pp0_iter7_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln368_reg_1224_pp0_iter8_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln368_reg_1224_pp0_iter9_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_address0 <= zext_ln368_fu_830_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_address0 <= zext_ln368_fu_830_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_address0 <= zext_ln368_fu_830_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_address0 <= zext_ln368_fu_830_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4_address0 <= zext_ln368_fu_830_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5_address0 <= zext_ln368_fu_830_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6_address0 <= zext_ln368_fu_830_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7_address0 <= zext_ln368_fu_830_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_address0 <= zext_ln368_fu_830_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_address0 <= zext_ln368_fu_830_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_address0 <= zext_ln368_fu_830_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_address0 <= zext_ln368_fu_830_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4_address0 <= zext_ln368_fu_830_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5_address0 <= zext_ln368_fu_830_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6_address0 <= zext_ln368_fu_830_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7_address0 <= zext_ln368_fu_830_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_0_address1 <= zext_ln368_reg_1224_pp0_iter9_reg(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_0_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_0_d1 <= grp_fu_688_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_0_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_0_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_0_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_0_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_1_address1 <= zext_ln368_reg_1224_pp0_iter9_reg(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_1_d1 <= grp_fu_708_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_1_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_1_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_1_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_2_address1 <= zext_ln368_reg_1224_pp0_iter9_reg(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_2_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_2_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_2_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_2_d1 <= grp_fu_738_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_2_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_2_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_2_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_2_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_3_address1 <= zext_ln368_reg_1224_pp0_iter9_reg(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_3_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_3_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_3_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_3_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_3_d1 <= grp_fu_748_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_3_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_3_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_3_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_3_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_4_address1 <= zext_ln368_reg_1224_pp0_iter9_reg(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_4_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_4_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_4_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_4_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_4_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_4_d1 <= grp_fu_698_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_4_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_4_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_4_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_4_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_4_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_5_address1 <= zext_ln368_reg_1224_pp0_iter9_reg(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_5_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_5_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_5_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_5_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_5_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_5_d1 <= grp_fu_718_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_5_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_5_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_5_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_5_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_5_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_6_address1 <= zext_ln368_reg_1224_pp0_iter9_reg(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_6_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_6_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_6_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_6_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_6_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_6_d1 <= grp_fu_743_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_6_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_6_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_6_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_6_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_6_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_7_address1 <= zext_ln368_reg_1224_pp0_iter9_reg(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_7_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_7_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_7_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_7_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_7_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_7_d1 <= grp_fu_758_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_7_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_7_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_7_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_7_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_7_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_0_address1 <= zext_ln368_reg_1224_pp0_iter9_reg(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_0_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_0_d1 <= grp_fu_693_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_0_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_0_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_0_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_0_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_1_address1 <= zext_ln368_reg_1224_pp0_iter9_reg(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_1_d1 <= grp_fu_713_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_1_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_1_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_1_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_2_address1 <= zext_ln368_reg_1224_pp0_iter9_reg(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_2_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_2_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_2_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_2_d1 <= grp_fu_728_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_2_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_2_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_2_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_2_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_3_address1 <= zext_ln368_reg_1224_pp0_iter9_reg(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_3_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_3_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_3_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_3_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_3_d1 <= grp_fu_753_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_3_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_3_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_3_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_3_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_4_address1 <= zext_ln368_reg_1224_pp0_iter9_reg(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_4_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_4_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_4_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_4_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_4_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_4_d1 <= grp_fu_703_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_4_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_4_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_4_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_4_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_4_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_5_address1 <= zext_ln368_reg_1224_pp0_iter9_reg(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_5_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_5_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_5_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_5_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_5_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_5_d1 <= grp_fu_723_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_5_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_5_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_5_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_5_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_5_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_6_address1 <= zext_ln368_reg_1224_pp0_iter9_reg(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_6_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_6_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_6_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_6_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_6_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_6_d1 <= grp_fu_733_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_6_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_6_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_6_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_6_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_6_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_7_address1 <= zext_ln368_reg_1224_pp0_iter9_reg(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_7_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_7_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_7_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_7_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_7_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_7_d1 <= grp_fu_763_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_7_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_7_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_7_we1_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_7_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_7_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_condition_561_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_561 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, tmp_fu_914_p3, ap_start_int)
    begin
        if (((tmp_fu_914_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter10_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter10_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_m189_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, m189_fu_196, ap_loop_init, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_m189_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_m189_load <= m189_fu_196;
        end if; 
    end process;


    grp_fu_680_p2_assign_proc : process(grp_fu_680_ce, pre_grp_fu_680_p2, pre_grp_fu_680_p2_reg)
    begin
        if ((grp_fu_680_ce = ap_const_logic_1)) then 
            grp_fu_680_p2 <= pre_grp_fu_680_p2;
        else 
            grp_fu_680_p2 <= pre_grp_fu_680_p2_reg;
        end if; 
    end process;


    grp_fu_684_p2_assign_proc : process(grp_fu_684_ce, pre_grp_fu_684_p2, pre_grp_fu_684_p2_reg)
    begin
        if ((grp_fu_684_ce = ap_const_logic_1)) then 
            grp_fu_684_p2 <= pre_grp_fu_684_p2;
        else 
            grp_fu_684_p2 <= pre_grp_fu_684_p2_reg;
        end if; 
    end process;


    grp_fu_688_p2_assign_proc : process(grp_fu_688_ce, pre_grp_fu_688_p2, pre_grp_fu_688_p2_reg)
    begin
        if ((grp_fu_688_ce = ap_const_logic_1)) then 
            grp_fu_688_p2 <= pre_grp_fu_688_p2;
        else 
            grp_fu_688_p2 <= pre_grp_fu_688_p2_reg;
        end if; 
    end process;


    grp_fu_693_p2_assign_proc : process(grp_fu_693_ce, pre_grp_fu_693_p2, pre_grp_fu_693_p2_reg)
    begin
        if ((grp_fu_693_ce = ap_const_logic_1)) then 
            grp_fu_693_p2 <= pre_grp_fu_693_p2;
        else 
            grp_fu_693_p2 <= pre_grp_fu_693_p2_reg;
        end if; 
    end process;


    grp_fu_698_p2_assign_proc : process(grp_fu_698_ce, pre_grp_fu_698_p2, pre_grp_fu_698_p2_reg)
    begin
        if ((grp_fu_698_ce = ap_const_logic_1)) then 
            grp_fu_698_p2 <= pre_grp_fu_698_p2;
        else 
            grp_fu_698_p2 <= pre_grp_fu_698_p2_reg;
        end if; 
    end process;


    grp_fu_703_p2_assign_proc : process(grp_fu_703_ce, pre_grp_fu_703_p2, pre_grp_fu_703_p2_reg)
    begin
        if ((grp_fu_703_ce = ap_const_logic_1)) then 
            grp_fu_703_p2 <= pre_grp_fu_703_p2;
        else 
            grp_fu_703_p2 <= pre_grp_fu_703_p2_reg;
        end if; 
    end process;


    grp_fu_708_p2_assign_proc : process(grp_fu_708_ce, pre_grp_fu_708_p2, pre_grp_fu_708_p2_reg)
    begin
        if ((grp_fu_708_ce = ap_const_logic_1)) then 
            grp_fu_708_p2 <= pre_grp_fu_708_p2;
        else 
            grp_fu_708_p2 <= pre_grp_fu_708_p2_reg;
        end if; 
    end process;


    grp_fu_713_p2_assign_proc : process(grp_fu_713_ce, pre_grp_fu_713_p2, pre_grp_fu_713_p2_reg)
    begin
        if ((grp_fu_713_ce = ap_const_logic_1)) then 
            grp_fu_713_p2 <= pre_grp_fu_713_p2;
        else 
            grp_fu_713_p2 <= pre_grp_fu_713_p2_reg;
        end if; 
    end process;


    grp_fu_718_p2_assign_proc : process(grp_fu_718_ce, pre_grp_fu_718_p2, pre_grp_fu_718_p2_reg)
    begin
        if ((grp_fu_718_ce = ap_const_logic_1)) then 
            grp_fu_718_p2 <= pre_grp_fu_718_p2;
        else 
            grp_fu_718_p2 <= pre_grp_fu_718_p2_reg;
        end if; 
    end process;


    grp_fu_723_p2_assign_proc : process(grp_fu_723_ce, pre_grp_fu_723_p2, pre_grp_fu_723_p2_reg)
    begin
        if ((grp_fu_723_ce = ap_const_logic_1)) then 
            grp_fu_723_p2 <= pre_grp_fu_723_p2;
        else 
            grp_fu_723_p2 <= pre_grp_fu_723_p2_reg;
        end if; 
    end process;


    grp_fu_728_p2_assign_proc : process(grp_fu_728_ce, pre_grp_fu_728_p2, pre_grp_fu_728_p2_reg)
    begin
        if ((grp_fu_728_ce = ap_const_logic_1)) then 
            grp_fu_728_p2 <= pre_grp_fu_728_p2;
        else 
            grp_fu_728_p2 <= pre_grp_fu_728_p2_reg;
        end if; 
    end process;


    grp_fu_733_p2_assign_proc : process(grp_fu_733_ce, pre_grp_fu_733_p2, pre_grp_fu_733_p2_reg)
    begin
        if ((grp_fu_733_ce = ap_const_logic_1)) then 
            grp_fu_733_p2 <= pre_grp_fu_733_p2;
        else 
            grp_fu_733_p2 <= pre_grp_fu_733_p2_reg;
        end if; 
    end process;


    grp_fu_738_p2_assign_proc : process(grp_fu_738_ce, pre_grp_fu_738_p2, pre_grp_fu_738_p2_reg)
    begin
        if ((grp_fu_738_ce = ap_const_logic_1)) then 
            grp_fu_738_p2 <= pre_grp_fu_738_p2;
        else 
            grp_fu_738_p2 <= pre_grp_fu_738_p2_reg;
        end if; 
    end process;


    grp_fu_743_p2_assign_proc : process(grp_fu_743_ce, pre_grp_fu_743_p2, pre_grp_fu_743_p2_reg)
    begin
        if ((grp_fu_743_ce = ap_const_logic_1)) then 
            grp_fu_743_p2 <= pre_grp_fu_743_p2;
        else 
            grp_fu_743_p2 <= pre_grp_fu_743_p2_reg;
        end if; 
    end process;


    grp_fu_748_p2_assign_proc : process(grp_fu_748_ce, pre_grp_fu_748_p2, pre_grp_fu_748_p2_reg)
    begin
        if ((grp_fu_748_ce = ap_const_logic_1)) then 
            grp_fu_748_p2 <= pre_grp_fu_748_p2;
        else 
            grp_fu_748_p2 <= pre_grp_fu_748_p2_reg;
        end if; 
    end process;


    grp_fu_753_p2_assign_proc : process(grp_fu_753_ce, pre_grp_fu_753_p2, pre_grp_fu_753_p2_reg)
    begin
        if ((grp_fu_753_ce = ap_const_logic_1)) then 
            grp_fu_753_p2 <= pre_grp_fu_753_p2;
        else 
            grp_fu_753_p2 <= pre_grp_fu_753_p2_reg;
        end if; 
    end process;


    grp_fu_758_p2_assign_proc : process(grp_fu_758_ce, pre_grp_fu_758_p2, pre_grp_fu_758_p2_reg)
    begin
        if ((grp_fu_758_ce = ap_const_logic_1)) then 
            grp_fu_758_p2 <= pre_grp_fu_758_p2;
        else 
            grp_fu_758_p2 <= pre_grp_fu_758_p2_reg;
        end if; 
    end process;


    grp_fu_763_p2_assign_proc : process(grp_fu_763_ce, pre_grp_fu_763_p2, pre_grp_fu_763_p2_reg)
    begin
        if ((grp_fu_763_ce = ap_const_logic_1)) then 
            grp_fu_763_p2 <= pre_grp_fu_763_p2;
        else 
            grp_fu_763_p2 <= pre_grp_fu_763_p2_reg;
        end if; 
    end process;

    lshr_ln_fu_820_p4 <= ap_sig_allocacmp_m189_load(7 downto 3);
    m_fu_814_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_m189_load) + unsigned(ap_const_lv9_8));
    tmp_fu_914_p3 <= m_fu_814_p2(8 downto 8);
    zext_ln368_fu_830_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_820_p4),64));
end behav;
