$date
	Tue May 13 10:52:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # j $end
$var reg 1 $ k $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # j $end
$var wire 1 $ k $end
$var wire 1 ! q $end
$var wire 1 % rst $end
$var reg 1 & temp $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
x$
x#
0"
0!
$end
#5
1"
#7
0#
0$
1%
#10
0"
#15
1"
#17
1$
#20
0"
#24
1#
0$
#25
1!
1&
1"
#30
0"
#32
1$
#35
0!
0&
1"
#40
0"
#41
0$
#43
0%
#45
1"
#50
0"
#53
1%
#55
1!
1&
1$
1"
#60
0"
#65
0!
0&
1"
