
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119849                       # Number of seconds simulated
sim_ticks                                119849218629                       # Number of ticks simulated
final_tick                               1177708039942                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 129490                       # Simulator instruction rate (inst/s)
host_op_rate                                   166745                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3593550                       # Simulator tick rate (ticks/s)
host_mem_usage                               16939124                       # Number of bytes of host memory used
host_seconds                                 33351.21                       # Real time elapsed on the host
sim_insts                                  4318647165                       # Number of instructions simulated
sim_ops                                    5561140001                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1617792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1460736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2052992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       407936                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5545984                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1525120                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1525120                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12639                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11412                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        16039                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3187                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 43328                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11915                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11915                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10680                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13498561                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14952                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12188115                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        13884                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17129790                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14952                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      3403744                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                46274678                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10680                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14952                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        13884                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14952                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              54468                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12725323                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12725323                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12725323                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10680                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13498561                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14952                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12188115                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        13884                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17129790                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14952                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      3403744                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               59000001                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               143876614                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23180680                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19089953                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932731                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9472207                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8674224                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437214                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87821                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104506795                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128080036                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23180680                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11111438                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27197019                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6266251                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5166162                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12106808                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1572948                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141171387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.105122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.546858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113974368     80.73%     80.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2783669      1.97%     82.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2362918      1.67%     84.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380572      1.69%     86.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2271216      1.61%     87.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124953      0.80%     88.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          780057      0.55%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978708      1.40%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13514926      9.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141171387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.161115                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.890207                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103333651                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6584808                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26848346                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109607                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4294966                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731233                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6446                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154476352                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51020                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4294966                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103850131                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4032337                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1391055                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26431556                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1171334                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153025404                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2180                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        401703                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       625088                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        18480                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214083411                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713263796                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713263796                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45824186                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33709                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17687                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3811920                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15190320                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7904008                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309676                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1695737                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149158863                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33706                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139217880                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108519                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25192761                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57149053                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1662                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141171387                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.986162                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.583270                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83771754     59.34%     59.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23734855     16.81%     76.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11962537      8.47%     84.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7814454      5.54%     90.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6909498      4.89%     95.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2703143      1.91%     96.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3060694      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1118898      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95554      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141171387                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976372     74.82%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156311     11.98%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172243     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114978040     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013374      1.45%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14363733     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7846711      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139217880                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.967620                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1304926                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009373                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421020592                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174386002                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135107872                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140522806                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201468                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2978191                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1220                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          687                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       162338                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          587                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4294966                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3349848                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       252965                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149192569                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1163276                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15190320                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7904008                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17684                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        201458                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13123                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          687                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149900                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084980                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234880                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136847300                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14115599                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2370580                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21960744                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19295860                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7845145                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.951143                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135114271                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135107872                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81539134                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221183784                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.939054                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368649                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26779234                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957863                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136876421                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.894397                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.710761                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87773973     64.13%     64.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22505582     16.44%     80.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10812631      7.90%     88.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4817409      3.52%     91.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3765526      2.75%     94.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537448      1.12%     95.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1563194      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094927      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3005731      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136876421                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3005731                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283071840                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302697553                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56415                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2705227                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.438766                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.438766                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.695040                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.695040                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618417389                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186426953                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145860661                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               143876614                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21125585                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18513940                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1645939                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10477319                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10199685                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1470618                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51706                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    111402311                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117441020                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21125585                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11670303                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23888180                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5380827                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1941880                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12698030                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1038992                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140957636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.947451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.316549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117069456     83.05%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1200139      0.85%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2200552      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1843534      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3383486      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3659893      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          796952      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          625438      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10178186      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140957636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.146831                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.816262                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       110544936                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2980195                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23688487                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23664                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3720353                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2267289                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4918                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     132521854                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1325                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3720353                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       110987522                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1448019                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       750415                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23258280                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       793046                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     131591800                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         84146                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       475704                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    174754369                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    597067122                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    597067122                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    141006433                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33747930                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18777                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9394                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2525532                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21916894                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4251337                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        76857                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       944896                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         130055983                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18776                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        122192903                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        97899                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21547248                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46263964                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    140957636                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.866877                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.477960                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90100729     63.92%     63.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20711104     14.69%     78.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10392408      7.37%     85.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6829672      4.85%     90.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7110506      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3677943      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1648441      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       409082      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        77751      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140957636                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         305039     59.98%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        127093     24.99%     84.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76403     15.02%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     96445049     78.93%     78.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1023119      0.84%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9383      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20494349     16.77%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4221003      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     122192903                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.849290                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             508535                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004162                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    385949876                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    151622308                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    119429655                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     122701438                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       227787                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3957650                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          301                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       130596                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3720353                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         993404                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        48487                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    130074759                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        45053                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21916894                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4251337                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9394                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32046                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          183                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          301                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       796152                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       977634                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1773786                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    120880068                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20177424                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1312835                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24398240                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18619983                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4220816                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.840165                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             119537311                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            119429655                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         68985537                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        163756683                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.830084                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421269                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94746360                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    107618022                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22457601                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18764                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1650423                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137237283                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.784175                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.660235                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     97269024     70.88%     70.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15507535     11.30%     82.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11212894      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2507383      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2853355      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1011581      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4230427      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       852009      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1793075      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137237283                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94746360                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     107618022                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22079985                       # Number of memory references committed
system.switch_cpus1.commit.loads             17959244                       # Number of loads committed
system.switch_cpus1.commit.membars               9382                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16853394                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         93941753                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1453943                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1793075                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           265519831                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          263871677                       # The number of ROB writes
system.switch_cpus1.timesIdled                  37311                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2918978                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94746360                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            107618022                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94746360                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.518545                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.518545                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.658525                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.658525                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       559271039                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      156884256                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139036089                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18764                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               143876614                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23784345                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19274207                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2063324                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9555641                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9125685                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2543079                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        91414                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    103728160                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             130933839                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23784345                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11668764                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28607440                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6708964                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3193847                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12107021                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1666495                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    140129022                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.141076                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.555400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       111521582     79.58%     79.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2691175      1.92%     81.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2049453      1.46%     82.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5035856      3.59%     86.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1133832      0.81%     87.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1627351      1.16%     88.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1228349      0.88%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          773406      0.55%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14068018     10.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    140129022                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.165311                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.910043                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       102515029                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4777197                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28167083                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       112788                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4556916                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4105054                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42664                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     157989631                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        79325                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4556916                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       103382642                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1320788                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1985203                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27402727                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1480738                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156361234                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        19257                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        274515                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       610618                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       159060                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    219661775                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    728269970                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    728269970                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173235725                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46426046                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38295                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21514                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5051004                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15103711                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7361096                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       124311                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1636080                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153570082                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38269                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142576570                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       193331                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28139207                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     61062282                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4709                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    140129022                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.017466                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.564727                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     80419365     57.39%     57.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25082608     17.90%     75.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11726520      8.37%     83.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8600937      6.14%     89.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7646116      5.46%     95.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3033641      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3003974      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       465290      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       150571      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    140129022                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         573259     68.62%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        117783     14.10%     82.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       144370     17.28%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119670581     83.93%     83.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2142678      1.50%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16780      0.01%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13457196      9.44%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7289335      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142576570                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.990964                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             835412                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005859                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    426310905                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    181747984                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138989437                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143411982                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       350224                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3702617                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1078                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          426                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       230782                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4556916                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         815880                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        93489                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153608351                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        53804                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15103711                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7361096                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21489                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         81577                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          426                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1121263                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1179301                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2300564                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140009614                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12934153                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2566956                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20221676                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19883704                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7287523                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.973123                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139172655                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138989437                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83368124                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        231005981                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.966032                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360892                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101487730                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124636621                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28973485                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33560                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2066465                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    135572106                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.919338                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.692619                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84449282     62.29%     62.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23919813     17.64%     79.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10540134      7.77%     87.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5523733      4.07%     91.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4402659      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1581481      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1344382      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1003968      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2806654      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    135572106                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101487730                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124636621                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18531408                       # Number of memory references committed
system.switch_cpus2.commit.loads             11401094                       # Number of loads committed
system.switch_cpus2.commit.membars              16780                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17907938                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112302033                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2537376                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2806654                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           286375558                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          311777363                       # The number of ROB writes
system.switch_cpus2.timesIdled                  70374                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3747592                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101487730                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124636621                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101487730                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.417675                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.417675                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.705380                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.705380                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       631312087                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193595013                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147755939                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33560                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               143876614                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        24142394                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19575165                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2063045                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9717792                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9279712                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2595216                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        95664                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    105383801                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             132017138                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           24142394                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11874928                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             29037754                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6716335                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       2635536                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12310554                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1618629                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    141684093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.140300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.544433                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       112646339     79.51%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2038164      1.44%     80.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3737886      2.64%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3392087      2.39%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2159891      1.52%     87.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1772713      1.25%     88.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1026777      0.72%     89.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1073443      0.76%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13836793      9.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    141684093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.167799                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.917572                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       104315973                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4035973                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         28662634                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        48569                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4620938                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4176903                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         6068                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     159679767                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        47999                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4620938                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       105162452                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1100665                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1737914                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27845804                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1216314                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     157894995                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           32                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        231755                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       524796                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    223333496                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    735224477                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    735224477                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    176775911                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        46557545                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        34812                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17406                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4370365                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14961444                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7431324                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        83955                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1664278                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         154904866                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        143958992                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       162747                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     27179964                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     59584370                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    141684093                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.016056                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.561050                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     81392725     57.45%     57.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     24807609     17.51%     74.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13047627      9.21%     84.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7543335      5.32%     89.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8345962      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3098984      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2754234      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       526984      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       166633      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    141684093                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         576792     68.90%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        118342     14.14%     83.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       141953     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    121225456     84.21%     84.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2036836      1.41%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17406      0.01%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13286795      9.23%     94.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7392499      5.14%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     143958992                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.000573                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             837087                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.005815                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    430601909                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    182119856                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    140789700                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     144796079                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       278426                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3437382                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          214                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       130911                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4620938                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         711828                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       109397                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    154939678                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        62604                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14961444                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7431324                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17406                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         94766                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          214                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1147500                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1154344                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2301844                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    141581517                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12761745                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2377473                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20153888                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20147544                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7392143                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.984048                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             140919634                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            140789700                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         82147486                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        230719909                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.978545                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356049                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102953832                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    126766277                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     28173788                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2083090                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    137063155                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.924875                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.694738                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     84918675     61.96%     61.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24154496     17.62%     79.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     12000659      8.76%     88.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4081539      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      5026219      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1761461      1.29%     96.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1240569      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1026045      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2853492      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    137063155                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102953832                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     126766277                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18824471                       # Number of memory references committed
system.switch_cpus3.commit.loads             11524058                       # Number of loads committed
system.switch_cpus3.commit.membars              17406                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18297349                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        114206673                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2614536                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2853492                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           289149728                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          314501276                       # The number of ROB writes
system.switch_cpus3.timesIdled                  43651                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2192521                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102953832                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            126766277                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102953832                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.397487                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.397487                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.715570                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.715570                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       637473293                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      197066376                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      148850506                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34812                       # number of misc regfile writes
system.l20.replacements                         12649                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          790188                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29033                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.216891                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          356.597540                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.978102                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6071.143275                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             0.346728                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9946.934355                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.021765                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000548                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.370553                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000021                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.607113                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        84660                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  84660                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           22127                       # number of Writeback hits
system.l20.Writeback_hits::total                22127                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        84660                       # number of demand (read+write) hits
system.l20.demand_hits::total                   84660                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        84660                       # number of overall hits
system.l20.overall_hits::total                  84660                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12639                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12649                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12639                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12649                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12639                       # number of overall misses
system.l20.overall_misses::total                12649                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2737626                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3769637666                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3772375292                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2737626                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3769637666                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3772375292                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2737626                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3769637666                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3772375292                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97299                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97309                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        22127                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            22127                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97299                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97309                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97299                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97309                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.129899                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.129988                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.129899                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.129988                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.129899                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.129988                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 273762.600000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 298254.424084                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 298235.061428                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 273762.600000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 298254.424084                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 298235.061428                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 273762.600000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 298254.424084                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 298235.061428                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4112                       # number of writebacks
system.l20.writebacks::total                     4112                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12639                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12649                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12639                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12649                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12639                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12649                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2099005                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2962319026                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2964418031                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2099005                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2962319026                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2964418031                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2099005                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2962319026                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2964418031                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.129899                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.129988                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.129899                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.129988                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.129899                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.129988                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 209900.500000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 234379.225097                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 234359.872796                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 209900.500000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 234379.225097                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 234359.872796                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 209900.500000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 234379.225097                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 234359.872796                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         11426                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          218606                       # Total number of references to valid blocks.
system.l21.sampled_refs                         27810                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.860698                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          978.227414                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.444411                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5709.780075                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          9682.548100                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.059706                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000821                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.348497                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.590976                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        35452                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  35452                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10910                       # number of Writeback hits
system.l21.Writeback_hits::total                10910                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        35452                       # number of demand (read+write) hits
system.l21.demand_hits::total                   35452                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        35452                       # number of overall hits
system.l21.overall_hits::total                  35452                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        11412                       # number of ReadReq misses
system.l21.ReadReq_misses::total                11426                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        11412                       # number of demand (read+write) misses
system.l21.demand_misses::total                 11426                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        11412                       # number of overall misses
system.l21.overall_misses::total                11426                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4604630                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3730546541                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3735151171                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4604630                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3730546541                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3735151171                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4604630                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3730546541                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3735151171                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        46864                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              46878                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10910                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10910                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        46864                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               46878                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        46864                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              46878                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.243513                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.243739                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.243513                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.243739                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.243513                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.243739                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 328902.142857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 326896.822730                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 326899.279800                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 328902.142857                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 326896.822730                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 326899.279800                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 328902.142857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 326896.822730                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 326899.279800                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1952                       # number of writebacks
system.l21.writebacks::total                     1952                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        11412                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           11426                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        11412                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            11426                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        11412                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           11426                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3709660                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3000607155                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3004316815                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3709660                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3000607155                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3004316815                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3709660                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3000607155                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3004316815                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.243513                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.243739                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.243513                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.243739                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.243513                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.243739                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 264975.714286                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 262934.380915                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 262936.882111                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 264975.714286                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 262934.380915                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 262936.882111                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 264975.714286                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 262934.380915                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 262936.882111                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         16052                       # number of replacements
system.l22.tagsinuse                            16384                       # Cycle average of tags in use
system.l22.total_refs                          820088                       # Total number of references to valid blocks.
system.l22.sampled_refs                         32436                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.283266                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          858.556969                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    10.240376                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  4237.259912                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             0.250616                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         11277.692126                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.052402                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000625                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.258622                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000015                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.688336                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        58166                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  58166                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           21767                       # number of Writeback hits
system.l22.Writeback_hits::total                21767                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        58166                       # number of demand (read+write) hits
system.l22.demand_hits::total                   58166                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        58166                       # number of overall hits
system.l22.overall_hits::total                  58166                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        16039                       # number of ReadReq misses
system.l22.ReadReq_misses::total                16052                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        16039                       # number of demand (read+write) misses
system.l22.demand_misses::total                 16052                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        16039                       # number of overall misses
system.l22.overall_misses::total                16052                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3222309                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   4733134146                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     4736356455                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3222309                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   4733134146                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      4736356455                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3222309                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   4733134146                       # number of overall miss cycles
system.l22.overall_miss_latency::total     4736356455                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        74205                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              74218                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        21767                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            21767                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        74205                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               74218                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        74205                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              74218                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.216144                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.216282                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.216144                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.216282                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.216144                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.216282                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 247869.923077                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 295101.574038                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 295063.322639                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 247869.923077                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 295101.574038                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 295063.322639                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 247869.923077                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 295101.574038                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 295063.322639                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3260                       # number of writebacks
system.l22.writebacks::total                     3260                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        16039                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           16052                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        16039                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            16052                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        16039                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           16052                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2392211                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3708396592                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3710788803                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2392211                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3708396592                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3710788803                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2392211                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3708396592                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3710788803                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.216144                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.216282                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.216144                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.216282                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.216144                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.216282                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 184016.230769                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 231211.209676                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 231172.987977                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 184016.230769                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 231211.209676                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 231172.987977                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 184016.230769                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 231211.209676                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 231172.987977                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          3201                       # number of replacements
system.l23.tagsinuse                            16384                       # Cycle average of tags in use
system.l23.total_refs                          429827                       # Total number of references to valid blocks.
system.l23.sampled_refs                         19585                       # Sample count of references to valid blocks.
system.l23.avg_refs                         21.946745                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         1054.911476                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.996691                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1603.807160                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst             0.759711                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         13710.524962                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.064387                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000854                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.097889                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000046                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.836824                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        36905                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  36905                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           11015                       # number of Writeback hits
system.l23.Writeback_hits::total                11015                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        36905                       # number of demand (read+write) hits
system.l23.demand_hits::total                   36905                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        36905                       # number of overall hits
system.l23.overall_hits::total                  36905                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         3187                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 3201                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         3187                       # number of demand (read+write) misses
system.l23.demand_misses::total                  3201                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         3187                       # number of overall misses
system.l23.overall_misses::total                 3201                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      4499335                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1076144084                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1080643419                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      4499335                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1076144084                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1080643419                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      4499335                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1076144084                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1080643419                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        40092                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              40106                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        11015                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            11015                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        40092                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               40106                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        40092                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              40106                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.079492                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.079813                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.079492                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.079813                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.079492                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.079813                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 321381.071429                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 337666.797615                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 337595.569822                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 321381.071429                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 337666.797615                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 337595.569822                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 321381.071429                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 337666.797615                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 337595.569822                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2591                       # number of writebacks
system.l23.writebacks::total                     2591                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         3187                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            3201                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         3187                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             3201                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         3187                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            3201                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3603424                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    872455528                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    876058952                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3603424                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    872455528                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    876058952                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3603424                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    872455528                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    876058952                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.079492                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.079813                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.079492                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.079813                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.079492                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.079813                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 257387.428571                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 273754.480075                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 273682.896595                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 257387.428571                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 273754.480075                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 273682.896595                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 257387.428571                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 273754.480075                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 273682.896595                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.645386                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012114459                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840208.107273                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.645386                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015457                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.880842                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12106798                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12106798                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12106798                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12106798                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12106798                       # number of overall hits
system.cpu0.icache.overall_hits::total       12106798                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2925626                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2925626                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2925626                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2925626                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2925626                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2925626                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12106808                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12106808                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12106808                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12106808                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12106808                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12106808                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 292562.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 292562.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 292562.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 292562.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 292562.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 292562.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2820626                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2820626                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2820626                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2820626                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2820626                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2820626                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 282062.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 282062.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 282062.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 282062.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 282062.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 282062.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97299                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191230126                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97555                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1960.228856                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.502659                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.497341                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916026                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083974                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10965599                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10965599                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709435                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709435                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17248                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17248                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18675034                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18675034                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18675034                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18675034                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       404015                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       404015                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           90                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       404105                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        404105                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       404105                       # number of overall misses
system.cpu0.dcache.overall_misses::total       404105                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  41851782291                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  41851782291                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     13348977                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     13348977                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  41865131268                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  41865131268                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  41865131268                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  41865131268                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11369614                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11369614                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19079139                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19079139                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19079139                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19079139                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035535                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035535                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021180                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021180                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021180                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021180                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 103589.674371                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 103589.674371                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 148321.966667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 148321.966667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 103599.636896                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 103599.636896                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 103599.636896                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 103599.636896                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22127                       # number of writebacks
system.cpu0.dcache.writebacks::total            22127                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       306716                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       306716                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       306806                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       306806                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       306806                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       306806                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97299                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97299                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97299                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97299                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97299                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97299                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9505822267                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9505822267                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9505822267                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9505822267                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9505822267                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9505822267                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008558                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008558                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005100                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005100                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005100                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005100                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 97697.019157                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97697.019157                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 97697.019157                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97697.019157                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 97697.019157                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97697.019157                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.992635                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924164004                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708251.393715                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.992635                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022424                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866975                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12698014                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12698014                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12698014                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12698014                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12698014                       # number of overall hits
system.cpu1.icache.overall_hits::total       12698014                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5389881                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5389881                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5389881                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5389881                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5389881                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5389881                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12698030                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12698030                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12698030                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12698030                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12698030                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12698030                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 336867.562500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 336867.562500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 336867.562500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 336867.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 336867.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 336867.562500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4720830                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4720830                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4720830                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4720830                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4720830                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4720830                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 337202.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 337202.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 337202.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 337202.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 337202.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 337202.142857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 46864                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227351117                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47120                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4824.938816                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.308473                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.691527                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.825424                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.174576                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18261176                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18261176                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4101962                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4101962                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9393                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9393                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9382                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9382                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22363138                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22363138                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22363138                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22363138                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       171762                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       171762                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       171762                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        171762                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       171762                       # number of overall misses
system.cpu1.dcache.overall_misses::total       171762                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  28202292272                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  28202292272                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  28202292272                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  28202292272                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  28202292272                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  28202292272                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18432938                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18432938                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4101962                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4101962                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9382                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9382                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22534900                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22534900                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22534900                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22534900                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009318                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009318                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007622                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007622                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007622                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007622                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 164194.014229                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 164194.014229                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 164194.014229                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 164194.014229                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 164194.014229                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 164194.014229                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10910                       # number of writebacks
system.cpu1.dcache.writebacks::total            10910                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       124898                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       124898                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       124898                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       124898                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       124898                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       124898                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        46864                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        46864                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        46864                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        46864                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        46864                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        46864                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6134423176                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6134423176                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6134423176                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6134423176                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6134423176                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6134423176                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002080                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002080                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002080                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002080                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 130898.411915                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 130898.411915                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 130898.411915                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 130898.411915                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 130898.411915                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 130898.411915                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996215                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017187759                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2050781.772177                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996215                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020827                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12107004                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12107004                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12107004                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12107004                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12107004                       # number of overall hits
system.cpu2.icache.overall_hits::total       12107004                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4255282                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4255282                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4255282                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4255282                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4255282                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4255282                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12107021                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12107021                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12107021                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12107021                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12107021                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12107021                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 250310.705882                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 250310.705882                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 250310.705882                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 250310.705882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 250310.705882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 250310.705882                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3330209                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3330209                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3330209                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3330209                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3330209                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3330209                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 256169.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 256169.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 256169.923077                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 256169.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 256169.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 256169.923077                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 74205                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180605152                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 74461                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2425.499953                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.737525                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.262475                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901318                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098682                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9736847                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9736847                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7096754                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7096754                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21211                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21211                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16780                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16780                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16833601                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16833601                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16833601                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16833601                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       179868                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       179868                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       179868                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        179868                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       179868                       # number of overall misses
system.cpu2.dcache.overall_misses::total       179868                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  23359795453                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  23359795453                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  23359795453                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  23359795453                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  23359795453                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  23359795453                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9916715                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9916715                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7096754                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7096754                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21211                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21211                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16780                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16780                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17013469                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17013469                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17013469                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17013469                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018138                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018138                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010572                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010572                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010572                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010572                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 129871.880785                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 129871.880785                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 129871.880785                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 129871.880785                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 129871.880785                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 129871.880785                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21767                       # number of writebacks
system.cpu2.dcache.writebacks::total            21767                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       105663                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       105663                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       105663                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       105663                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       105663                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       105663                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        74205                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        74205                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        74205                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        74205                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        74205                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        74205                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   8669072698                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8669072698                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   8669072698                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   8669072698                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   8669072698                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   8669072698                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007483                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007483                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004362                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004362                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004362                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004362                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 116825.991483                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 116825.991483                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 116825.991483                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 116825.991483                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 116825.991483                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 116825.991483                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.996683                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015270411                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2192808.663067                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.996683                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          449                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022431                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.719551                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12310537                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12310537                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12310537                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12310537                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12310537                       # number of overall hits
system.cpu3.icache.overall_hits::total       12310537                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5766432                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5766432                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5766432                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5766432                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5766432                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5766432                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12310554                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12310554                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12310554                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12310554                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12310554                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12310554                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 339201.882353                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 339201.882353                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 339201.882353                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 339201.882353                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 339201.882353                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 339201.882353                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4618735                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4618735                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4618735                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4618735                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4618735                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4618735                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 329909.642857                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 329909.642857                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 329909.642857                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 329909.642857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 329909.642857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 329909.642857                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 40092                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               169000292                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 40348                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4188.566769                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.882913                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.117087                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.905793                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.094207                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9599544                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9599544                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7266172                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7266172                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17406                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17406                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17406                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17406                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16865716                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16865716                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16865716                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16865716                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       121261                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       121261                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       121261                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        121261                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       121261                       # number of overall misses
system.cpu3.dcache.overall_misses::total       121261                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  14015496045                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14015496045                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  14015496045                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  14015496045                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  14015496045                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  14015496045                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9720805                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9720805                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7266172                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7266172                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17406                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17406                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17406                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17406                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16986977                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16986977                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16986977                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16986977                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012474                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012474                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007138                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007138                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007138                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007138                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 115581.234239                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 115581.234239                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 115581.234239                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 115581.234239                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 115581.234239                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 115581.234239                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        11015                       # number of writebacks
system.cpu3.dcache.writebacks::total            11015                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        81169                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        81169                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        81169                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        81169                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        81169                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        81169                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        40092                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        40092                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        40092                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        40092                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        40092                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        40092                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3504329579                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3504329579                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3504329579                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3504329579                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3504329579                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3504329579                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004124                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004124                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002360                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002360                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 87407.202908                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 87407.202908                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 87407.202908                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 87407.202908                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 87407.202908                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 87407.202908                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
