// Seed: 1269735177
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    output id_1,
    input logic id_2,
    input reg id_3,
    input logic id_4
);
  logic id_5;
  reg   id_6 = id_3;
  reg   id_7;
  assign id_0 = id_4;
  task id_8(output id_9);
    logic id_10;
    logic id_11, id_12, id_13, id_14, id_15, id_16;
    id_6 <= id_7;
  endtask
  logic id_17;
  logic id_18;
  reg   id_19 = id_3#(.id_11(1));
endmodule
