# DSD-homework-in-Verilog
These codes are for the lesson Digital System Design (IS208@SJTU).
There are 18 little/sub- projects.
1.wave generator - wavegen.v
2.8x3 encoder -encoder8x3.v
  testbench -tb_encoder8x3.v
3.mul2x1.v -with bufif1s and invertor 
  mux4x1.v -with ands or and invertors
4.comb_dataflow.v 
  comb_behavior.v
  comb_prim.v 
  -3 implementation for a truth table
  & testbench:testbench_comb
5.BDC 2 Excess3: BCD2Excess3.v & tb
6.comb_y1 & comb_y2 (Sorry for no description for the requirement is not available now....)
7.counter -ones_count.v
  Summing up the how many ones are there.
8.comb_str_1.v (The requirement is not available either.)
9.Shift register -shift_register_4b.v with JK-FF
10.filter
11.frequency divider -freq_div3.v
12.decimal counter -dec_counter.v
13.a robust counter(. with an option for up and down
14.ALU 
15.shift counter
16.sram
17.fsm
18.decoder16b

