// Seed: 4019250388
module module_0 (
    input wand id_0,
    input uwire id_1,
    input wand id_2,
    input supply0 id_3,
    input wor id_4,
    input tri1 id_5,
    output uwire id_6,
    output tri1 id_7,
    output wand id_8,
    input tri id_9,
    input wand id_10,
    input tri1 id_11,
    output tri1 id_12,
    input wor id_13
);
  wire id_15;
  wire id_16;
  always @(negedge id_10) begin
    assert (id_0);
  end
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    input supply1 id_2,
    input wire id_3,
    input tri id_4,
    output wire id_5,
    input wand id_6,
    input tri0 id_7,
    output supply1 id_8
);
  wire id_10 = 1;
  assign id_10 = id_2;
  module_0(
      id_10, id_10, id_4, id_6, id_4, id_0, id_1, id_1, id_10, id_2, id_7, id_2, id_5, id_2
  );
endmodule
