Running: d:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/OUR_PROCESSOR/OUR_PROCESSOR/Top_module_isim_beh.exe -prj C:/OUR_PROCESSOR/OUR_PROCESSOR/Top_module_beh.prj work.Top_module work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/OUR_PROCESSOR/OUR_PROCESSOR/SM.v" into library work
Analyzing Verilog file "C:/OUR_PROCESSOR/OUR_PROCESSOR/sel_addr.v" into library work
Analyzing Verilog file "C:/OUR_PROCESSOR/OUR_PROCESSOR/register16.v" into library work
Analyzing Verilog file "C:/OUR_PROCESSOR/OUR_PROCESSOR/ipcore_dir/instruction_memory.v" into library work
Analyzing Verilog file "C:/OUR_PROCESSOR/OUR_PROCESSOR/instruction_reg.v" into library work
Analyzing Verilog file "C:/OUR_PROCESSOR/OUR_PROCESSOR/demux.v" into library work
Analyzing Verilog file "C:/OUR_PROCESSOR/OUR_PROCESSOR/alu.v" into library work
Analyzing Verilog file "C:/OUR_PROCESSOR/OUR_PROCESSOR/accumulator.v" into library work
Analyzing Verilog file "C:/OUR_PROCESSOR/OUR_PROCESSOR/Top_module.v" into library work
Analyzing Verilog file "d:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "C:/OUR_PROCESSOR/OUR_PROCESSOR/Top_module.v" Line 23: Target <finish> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "C:/OUR_PROCESSOR/OUR_PROCESSOR/Top_module.v" Line 44: Target <iram_addr> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:189 - "C:/OUR_PROCESSOR/OUR_PROCESSOR/Top_module.v" Line 23: Size mismatch in connection of port <IR>. Formal port size is 6-bit while actual signal size is 7-bit.
WARNING:HDLCompiler:189 - "C:/OUR_PROCESSOR/OUR_PROCESSOR/Top_module.v" Line 25: Size mismatch in connection of port <op>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/OUR_PROCESSOR/OUR_PROCESSOR/Top_module.v" Line 44: Size mismatch in connection of port <sm_op>. Formal port size is 2-bit while actual signal size is 1-bit.
Completed static elaboration
Fuse Memory Usage: 104876 KB
Fuse CPU Usage: 452 ms
Compiling module SM
Compiling module alu
Compiling module demux
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module instruction_memory
Compiling module accumulator
Compiling module register_16
Compiling module instruction_reg
Compiling module sel_addr
Compiling module Top_module
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 11 sub-compilation(s) to finish...
Compiled 14 Verilog Units
Built simulation executable C:/OUR_PROCESSOR/OUR_PROCESSOR/Top_module_isim_beh.exe
Fuse Memory Usage: 112220 KB
Fuse CPU Usage: 654 ms
