// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        l_invTranspBlkMatrixStream2_dout,
        l_invTranspBlkMatrixStream2_empty_n,
        l_invTranspBlkMatrixStream2_read,
        fftOutStrm_din,
        fftOutStrm_full_n,
        fftOutStrm_write,
        ap_ext_blocking_n,
        ap_str_blocking_n,
        ap_int_blocking_n
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_pp0_stage0 = 5'd2;
parameter    ap_ST_fsm_state4 = 5'd4;
parameter    ap_ST_fsm_pp1_stage0 = 5'd8;
parameter    ap_ST_fsm_state9 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [511:0] l_invTranspBlkMatrixStream2_dout;
input   l_invTranspBlkMatrixStream2_empty_n;
output   l_invTranspBlkMatrixStream2_read;
output  [511:0] fftOutStrm_din;
input   fftOutStrm_full_n;
output   fftOutStrm_write;
output   ap_ext_blocking_n;
output   ap_str_blocking_n;
output   ap_int_blocking_n;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg l_invTranspBlkMatrixStream2_read;
reg fftOutStrm_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    l_invTranspBlkMatrixStream2_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    fftOutStrm_blk_n;
reg    ap_enable_reg_pp1_iter3;
wire    ap_block_pp1_stage0;
reg   [4:0] add_ln268206_reg_531;
reg   [0:0] icmp_ln269205_reg_542;
reg   [1:0] j204_reg_553;
reg   [4:0] i203_reg_564;
reg   [4:0] indvar_flatten202_reg_575;
reg   [4:0] add_ln279201_reg_586;
reg   [0:0] icmp_ln280200_reg_597;
reg   [1:0] j_1199_reg_608;
reg   [4:0] i_3198_reg_619;
reg   [4:0] indvar_flatten6197_reg_630;
wire   [4:0] i_fu_649_p3;
reg   [4:0] i_reg_1924;
reg    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [4:0] empty_102_fu_821_p2;
reg   [4:0] empty_102_reg_1929;
wire   [31:0] tmp_fu_837_p10;
reg   [31:0] tmp_reg_1934;
wire   [31:0] tmp_s_fu_859_p10;
reg   [31:0] tmp_s_reg_1939;
wire   [31:0] tmp_1_fu_887_p10;
reg   [31:0] tmp_1_reg_1944;
wire   [31:0] tmp_2_fu_909_p10;
reg   [31:0] tmp_2_reg_1949;
wire   [31:0] tmp_3_fu_937_p10;
reg   [31:0] tmp_3_reg_1954;
wire   [31:0] tmp_4_fu_959_p10;
reg   [31:0] tmp_4_reg_1959;
wire   [31:0] tmp_5_fu_987_p10;
reg   [31:0] tmp_5_reg_1964;
wire   [31:0] tmp_6_fu_1009_p10;
reg   [31:0] tmp_6_reg_1969;
wire   [31:0] tmp_7_fu_1037_p10;
reg   [31:0] tmp_7_reg_1974;
wire   [31:0] tmp_8_fu_1059_p10;
reg   [31:0] tmp_8_reg_1979;
wire   [31:0] tmp_9_fu_1087_p10;
reg   [31:0] tmp_9_reg_1984;
wire   [31:0] tmp_10_fu_1109_p10;
reg   [31:0] tmp_10_reg_1989;
wire   [31:0] tmp_11_fu_1137_p10;
reg   [31:0] tmp_11_reg_1994;
wire   [31:0] tmp_12_fu_1159_p10;
reg   [31:0] tmp_12_reg_1999;
wire   [31:0] tmp_13_fu_1187_p10;
reg   [31:0] tmp_13_reg_2004;
wire   [31:0] tmp_14_fu_1209_p10;
reg   [31:0] tmp_14_reg_2009;
wire   [1:0] j_fu_1231_p2;
reg   [1:0] j_reg_2014;
wire   [4:0] add_ln268_1_fu_1237_p2;
reg   [4:0] add_ln268_1_reg_2019;
wire   [0:0] icmp_ln269_fu_1243_p2;
reg   [0:0] icmp_ln269_reg_2024;
wire   [4:0] add_ln268_fu_1249_p2;
reg   [4:0] add_ln268_reg_2029;
wire   [0:0] icmp_ln268_fu_1255_p2;
reg   [0:0] icmp_ln268_reg_2034;
wire   [4:0] i_1_fu_1288_p3;
reg   [4:0] i_1_reg_2038;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state5_pp1_stage0_iter0;
wire    ap_block_state6_pp1_stage0_iter1;
wire    ap_block_state7_pp1_stage0_iter2;
reg    ap_block_state8_pp1_stage0_iter3;
reg    ap_block_pp1_stage0_11001;
wire   [2:0] trunc_ln288_fu_1304_p1;
reg   [2:0] trunc_ln288_reg_2043;
reg   [2:0] trunc_ln288_reg_2043_pp1_iter1_reg;
wire   [1:0] j_1_fu_1488_p2;
reg   [1:0] j_1_reg_2136;
wire   [4:0] add_ln279_1_fu_1494_p2;
reg   [4:0] add_ln279_1_reg_2141;
wire   [0:0] icmp_ln280_fu_1500_p2;
reg   [0:0] icmp_ln280_reg_2146;
wire   [4:0] add_ln279_fu_1506_p2;
reg   [4:0] add_ln279_reg_2151;
wire   [0:0] icmp_ln279_fu_1512_p2;
reg   [0:0] icmp_ln279_reg_2156;
wire   [31:0] tmp_15_fu_1518_p10;
reg   [31:0] tmp_15_reg_2160;
wire   [31:0] tmp_16_fu_1539_p10;
reg   [31:0] tmp_16_reg_2165;
wire   [31:0] tmp_17_fu_1565_p10;
reg   [31:0] tmp_17_reg_2170;
wire   [31:0] tmp_18_fu_1587_p10;
reg   [31:0] tmp_18_reg_2175;
wire   [31:0] tmp_19_fu_1614_p10;
reg   [31:0] tmp_19_reg_2180;
wire   [31:0] tmp_20_fu_1636_p10;
reg   [31:0] tmp_20_reg_2185;
wire   [31:0] tmp_21_fu_1663_p10;
reg   [31:0] tmp_21_reg_2190;
wire   [31:0] tmp_22_fu_1685_p10;
reg   [31:0] tmp_22_reg_2195;
wire   [31:0] tmp_23_fu_1712_p10;
reg   [31:0] tmp_23_reg_2200;
wire   [31:0] tmp_24_fu_1734_p10;
reg   [31:0] tmp_24_reg_2205;
wire   [31:0] tmp_25_fu_1761_p10;
reg   [31:0] tmp_25_reg_2210;
wire   [31:0] tmp_26_fu_1783_p10;
reg   [31:0] tmp_26_reg_2215;
wire   [31:0] tmp_27_fu_1810_p10;
reg   [31:0] tmp_27_reg_2220;
wire   [31:0] tmp_28_fu_1832_p10;
reg   [31:0] tmp_28_reg_2225;
wire   [31:0] tmp_29_fu_1859_p10;
reg   [31:0] tmp_29_reg_2230;
wire   [31:0] tmp_30_fu_1881_p10;
reg   [31:0] tmp_30_reg_2235;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_flush_enable;
reg    ap_enable_reg_pp0_iter1;
wire    ap_CS_fsm_state4;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_flush_enable;
reg    ap_enable_reg_pp1_iter1;
reg    ap_enable_reg_pp1_iter2;
reg   [4:0] l_buf_M_real_V_0_address0;
reg    l_buf_M_real_V_0_ce0;
reg    l_buf_M_real_V_0_we0;
wire   [31:0] l_buf_M_real_V_0_q0;
reg   [4:0] l_buf_M_real_V_1_address0;
reg    l_buf_M_real_V_1_ce0;
reg    l_buf_M_real_V_1_we0;
wire   [31:0] l_buf_M_real_V_1_q0;
reg   [4:0] l_buf_M_real_V_2_address0;
reg    l_buf_M_real_V_2_ce0;
reg    l_buf_M_real_V_2_we0;
wire   [31:0] l_buf_M_real_V_2_q0;
reg   [4:0] l_buf_M_real_V_3_address0;
reg    l_buf_M_real_V_3_ce0;
reg    l_buf_M_real_V_3_we0;
wire   [31:0] l_buf_M_real_V_3_q0;
reg   [4:0] l_buf_M_real_V_4_address0;
reg    l_buf_M_real_V_4_ce0;
reg    l_buf_M_real_V_4_we0;
wire   [31:0] l_buf_M_real_V_4_q0;
reg   [4:0] l_buf_M_real_V_5_address0;
reg    l_buf_M_real_V_5_ce0;
reg    l_buf_M_real_V_5_we0;
wire   [31:0] l_buf_M_real_V_5_q0;
reg   [4:0] l_buf_M_real_V_6_address0;
reg    l_buf_M_real_V_6_ce0;
reg    l_buf_M_real_V_6_we0;
wire   [31:0] l_buf_M_real_V_6_q0;
reg   [4:0] l_buf_M_real_V_7_address0;
reg    l_buf_M_real_V_7_ce0;
reg    l_buf_M_real_V_7_we0;
wire   [31:0] l_buf_M_real_V_7_q0;
reg   [4:0] l_buf_M_imag_V_0_address0;
reg    l_buf_M_imag_V_0_ce0;
reg    l_buf_M_imag_V_0_we0;
wire   [31:0] l_buf_M_imag_V_0_q0;
reg   [4:0] l_buf_M_imag_V_1_address0;
reg    l_buf_M_imag_V_1_ce0;
reg    l_buf_M_imag_V_1_we0;
wire   [31:0] l_buf_M_imag_V_1_q0;
reg   [4:0] l_buf_M_imag_V_2_address0;
reg    l_buf_M_imag_V_2_ce0;
reg    l_buf_M_imag_V_2_we0;
wire   [31:0] l_buf_M_imag_V_2_q0;
reg   [4:0] l_buf_M_imag_V_3_address0;
reg    l_buf_M_imag_V_3_ce0;
reg    l_buf_M_imag_V_3_we0;
wire   [31:0] l_buf_M_imag_V_3_q0;
reg   [4:0] l_buf_M_imag_V_4_address0;
reg    l_buf_M_imag_V_4_ce0;
reg    l_buf_M_imag_V_4_we0;
wire   [31:0] l_buf_M_imag_V_4_q0;
reg   [4:0] l_buf_M_imag_V_5_address0;
reg    l_buf_M_imag_V_5_ce0;
reg    l_buf_M_imag_V_5_we0;
wire   [31:0] l_buf_M_imag_V_5_q0;
reg   [4:0] l_buf_M_imag_V_6_address0;
reg    l_buf_M_imag_V_6_ce0;
reg    l_buf_M_imag_V_6_we0;
wire   [31:0] l_buf_M_imag_V_6_q0;
reg   [4:0] l_buf_M_imag_V_7_address0;
reg    l_buf_M_imag_V_7_ce0;
reg    l_buf_M_imag_V_7_we0;
wire   [31:0] l_buf_M_imag_V_7_q0;
reg   [4:0] ap_phi_mux_add_ln268206_phi_fu_535_p4;
reg   [0:0] ap_phi_mux_icmp_ln269205_phi_fu_546_p4;
reg   [1:0] ap_phi_mux_j204_phi_fu_557_p4;
reg   [4:0] ap_phi_mux_i203_phi_fu_568_p4;
reg   [4:0] ap_phi_mux_indvar_flatten202_phi_fu_579_p4;
reg   [4:0] ap_phi_mux_add_ln279201_phi_fu_590_p4;
reg   [0:0] ap_phi_mux_icmp_ln280200_phi_fu_601_p4;
reg   [1:0] ap_phi_mux_j_1199_phi_fu_612_p4;
reg   [4:0] ap_phi_mux_i_3198_phi_fu_623_p4;
reg   [4:0] ap_phi_mux_indvar_flatten6197_phi_fu_634_p4;
wire   [63:0] zext_ln274_fu_1261_p1;
wire   [63:0] zext_ln287_fu_1328_p1;
wire   [63:0] zext_ln287_1_fu_1350_p1;
wire   [63:0] zext_ln287_2_fu_1372_p1;
wire   [63:0] zext_ln287_3_fu_1394_p1;
wire   [63:0] zext_ln287_4_fu_1416_p1;
wire   [63:0] zext_ln287_5_fu_1438_p1;
wire   [63:0] zext_ln287_6_fu_1460_p1;
wire   [63:0] zext_ln287_7_fu_1482_p1;
reg    ap_block_pp1_stage0_01001;
wire   [1:0] select_ln268_fu_641_p3;
wire   [4:0] shl_ln268_fu_657_p2;
wire   [4:0] zext_ln269_fu_663_p1;
wire   [2:0] trunc_ln274_fu_827_p1;
wire   [31:0] trunc_ln145_fu_667_p1;
wire   [31:0] tmp_fu_837_p2;
wire   [31:0] tmp_fu_837_p3;
wire   [31:0] tmp_fu_837_p4;
wire   [31:0] tmp_fu_837_p5;
wire   [31:0] tmp_fu_837_p6;
wire   [31:0] tmp_fu_837_p7;
wire   [31:0] tmp_fu_837_p8;
wire   [2:0] sub_ln274_fu_831_p2;
wire   [31:0] tmp_s_fu_859_p1;
wire   [31:0] tmp_s_fu_859_p2;
wire   [31:0] tmp_s_fu_859_p3;
wire   [31:0] tmp_s_fu_859_p4;
wire   [31:0] tmp_s_fu_859_p5;
wire   [31:0] tmp_s_fu_859_p6;
wire   [31:0] tmp_s_fu_859_p7;
wire   [31:0] tmp_s_fu_859_p8;
wire   [31:0] tmp_1_fu_887_p2;
wire   [31:0] tmp_1_fu_887_p3;
wire   [31:0] tmp_1_fu_887_p4;
wire   [31:0] tmp_1_fu_887_p5;
wire   [31:0] tmp_1_fu_887_p6;
wire   [31:0] tmp_1_fu_887_p7;
wire   [31:0] tmp_1_fu_887_p8;
wire   [2:0] sub_ln274_1_fu_881_p2;
wire   [31:0] tmp_2_fu_909_p1;
wire   [31:0] tmp_2_fu_909_p2;
wire   [31:0] tmp_2_fu_909_p3;
wire   [31:0] tmp_2_fu_909_p4;
wire   [31:0] tmp_2_fu_909_p5;
wire   [31:0] tmp_2_fu_909_p6;
wire   [31:0] tmp_2_fu_909_p7;
wire   [31:0] tmp_2_fu_909_p8;
wire   [31:0] tmp_3_fu_937_p2;
wire   [31:0] tmp_3_fu_937_p3;
wire   [31:0] tmp_3_fu_937_p4;
wire   [31:0] tmp_3_fu_937_p5;
wire   [31:0] tmp_3_fu_937_p6;
wire   [31:0] tmp_3_fu_937_p7;
wire   [31:0] tmp_3_fu_937_p8;
wire   [2:0] sub_ln274_2_fu_931_p2;
wire   [31:0] tmp_4_fu_959_p1;
wire   [31:0] tmp_4_fu_959_p2;
wire   [31:0] tmp_4_fu_959_p3;
wire   [31:0] tmp_4_fu_959_p4;
wire   [31:0] tmp_4_fu_959_p5;
wire   [31:0] tmp_4_fu_959_p6;
wire   [31:0] tmp_4_fu_959_p7;
wire   [31:0] tmp_4_fu_959_p8;
wire   [31:0] tmp_5_fu_987_p2;
wire   [31:0] tmp_5_fu_987_p3;
wire   [31:0] tmp_5_fu_987_p4;
wire   [31:0] tmp_5_fu_987_p5;
wire   [31:0] tmp_5_fu_987_p6;
wire   [31:0] tmp_5_fu_987_p7;
wire   [31:0] tmp_5_fu_987_p8;
wire   [2:0] sub_ln274_3_fu_981_p2;
wire   [31:0] tmp_6_fu_1009_p1;
wire   [31:0] tmp_6_fu_1009_p2;
wire   [31:0] tmp_6_fu_1009_p3;
wire   [31:0] tmp_6_fu_1009_p4;
wire   [31:0] tmp_6_fu_1009_p5;
wire   [31:0] tmp_6_fu_1009_p6;
wire   [31:0] tmp_6_fu_1009_p7;
wire   [31:0] tmp_6_fu_1009_p8;
wire   [31:0] tmp_7_fu_1037_p2;
wire   [31:0] tmp_7_fu_1037_p3;
wire   [31:0] tmp_7_fu_1037_p4;
wire   [31:0] tmp_7_fu_1037_p5;
wire   [31:0] tmp_7_fu_1037_p6;
wire   [31:0] tmp_7_fu_1037_p7;
wire   [31:0] tmp_7_fu_1037_p8;
wire   [2:0] sub_ln274_4_fu_1031_p2;
wire   [31:0] tmp_8_fu_1059_p1;
wire   [31:0] tmp_8_fu_1059_p2;
wire   [31:0] tmp_8_fu_1059_p3;
wire   [31:0] tmp_8_fu_1059_p4;
wire   [31:0] tmp_8_fu_1059_p5;
wire   [31:0] tmp_8_fu_1059_p6;
wire   [31:0] tmp_8_fu_1059_p7;
wire   [31:0] tmp_8_fu_1059_p8;
wire   [31:0] tmp_9_fu_1087_p2;
wire   [31:0] tmp_9_fu_1087_p3;
wire   [31:0] tmp_9_fu_1087_p4;
wire   [31:0] tmp_9_fu_1087_p5;
wire   [31:0] tmp_9_fu_1087_p6;
wire   [31:0] tmp_9_fu_1087_p7;
wire   [31:0] tmp_9_fu_1087_p8;
wire   [2:0] sub_ln274_5_fu_1081_p2;
wire   [31:0] tmp_10_fu_1109_p1;
wire   [31:0] tmp_10_fu_1109_p2;
wire   [31:0] tmp_10_fu_1109_p3;
wire   [31:0] tmp_10_fu_1109_p4;
wire   [31:0] tmp_10_fu_1109_p5;
wire   [31:0] tmp_10_fu_1109_p6;
wire   [31:0] tmp_10_fu_1109_p7;
wire   [31:0] tmp_10_fu_1109_p8;
wire   [31:0] tmp_11_fu_1137_p2;
wire   [31:0] tmp_11_fu_1137_p3;
wire   [31:0] tmp_11_fu_1137_p4;
wire   [31:0] tmp_11_fu_1137_p5;
wire   [31:0] tmp_11_fu_1137_p6;
wire   [31:0] tmp_11_fu_1137_p7;
wire   [31:0] tmp_11_fu_1137_p8;
wire   [2:0] sub_ln274_6_fu_1131_p2;
wire   [31:0] tmp_12_fu_1159_p1;
wire   [31:0] tmp_12_fu_1159_p2;
wire   [31:0] tmp_12_fu_1159_p3;
wire   [31:0] tmp_12_fu_1159_p4;
wire   [31:0] tmp_12_fu_1159_p5;
wire   [31:0] tmp_12_fu_1159_p6;
wire   [31:0] tmp_12_fu_1159_p7;
wire   [31:0] tmp_12_fu_1159_p8;
wire   [31:0] tmp_13_fu_1187_p2;
wire   [31:0] tmp_13_fu_1187_p3;
wire   [31:0] tmp_13_fu_1187_p4;
wire   [31:0] tmp_13_fu_1187_p5;
wire   [31:0] tmp_13_fu_1187_p6;
wire   [31:0] tmp_13_fu_1187_p7;
wire   [31:0] tmp_13_fu_1187_p8;
wire   [2:0] xor_ln274_fu_1181_p2;
wire   [31:0] tmp_14_fu_1209_p1;
wire   [31:0] tmp_14_fu_1209_p2;
wire   [31:0] tmp_14_fu_1209_p3;
wire   [31:0] tmp_14_fu_1209_p4;
wire   [31:0] tmp_14_fu_1209_p5;
wire   [31:0] tmp_14_fu_1209_p6;
wire   [31:0] tmp_14_fu_1209_p7;
wire   [31:0] tmp_14_fu_1209_p8;
wire   [1:0] select_ln279_fu_1280_p3;
wire   [0:0] empty_104_fu_1314_p1;
wire   [2:0] sub_ln288_fu_1308_p2;
wire   [0:0] tmp_32_fu_1296_p3;
wire   [4:0] or_ln_fu_1318_p4;
wire   [2:0] sub_ln288_1_fu_1334_p2;
wire   [4:0] or_ln287_1_fu_1340_p4;
wire   [2:0] sub_ln288_2_fu_1356_p2;
wire   [4:0] or_ln287_2_fu_1362_p4;
wire   [2:0] sub_ln288_3_fu_1378_p2;
wire   [4:0] or_ln287_3_fu_1384_p4;
wire   [2:0] sub_ln288_4_fu_1400_p2;
wire   [4:0] or_ln287_4_fu_1406_p4;
wire   [2:0] sub_ln288_5_fu_1422_p2;
wire   [4:0] or_ln287_5_fu_1428_p4;
wire   [2:0] sub_ln288_6_fu_1444_p2;
wire   [4:0] or_ln287_6_fu_1450_p4;
wire   [2:0] xor_ln288_fu_1466_p2;
wire   [4:0] or_ln287_7_fu_1472_p4;
wire   [2:0] add_ln291_fu_1560_p2;
wire   [2:0] add_ln291_1_fu_1609_p2;
wire   [2:0] add_ln291_2_fu_1658_p2;
wire   [2:0] xor_ln291_fu_1707_p2;
wire   [2:0] add_ln291_3_fu_1756_p2;
wire   [2:0] add_ln291_4_fu_1805_p2;
wire   [2:0] add_ln291_5_fu_1854_p2;
wire    ap_CS_fsm_state9;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_int_blocking_cur_n;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
end

fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s_l_buf_M_real_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
l_buf_M_real_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buf_M_real_V_0_address0),
    .ce0(l_buf_M_real_V_0_ce0),
    .we0(l_buf_M_real_V_0_we0),
    .d0(tmp_reg_1934),
    .q0(l_buf_M_real_V_0_q0)
);

fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s_l_buf_M_real_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
l_buf_M_real_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buf_M_real_V_1_address0),
    .ce0(l_buf_M_real_V_1_ce0),
    .we0(l_buf_M_real_V_1_we0),
    .d0(tmp_1_reg_1944),
    .q0(l_buf_M_real_V_1_q0)
);

fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s_l_buf_M_real_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
l_buf_M_real_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buf_M_real_V_2_address0),
    .ce0(l_buf_M_real_V_2_ce0),
    .we0(l_buf_M_real_V_2_we0),
    .d0(tmp_3_reg_1954),
    .q0(l_buf_M_real_V_2_q0)
);

fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s_l_buf_M_real_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
l_buf_M_real_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buf_M_real_V_3_address0),
    .ce0(l_buf_M_real_V_3_ce0),
    .we0(l_buf_M_real_V_3_we0),
    .d0(tmp_5_reg_1964),
    .q0(l_buf_M_real_V_3_q0)
);

fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s_l_buf_M_real_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
l_buf_M_real_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buf_M_real_V_4_address0),
    .ce0(l_buf_M_real_V_4_ce0),
    .we0(l_buf_M_real_V_4_we0),
    .d0(tmp_7_reg_1974),
    .q0(l_buf_M_real_V_4_q0)
);

fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s_l_buf_M_real_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
l_buf_M_real_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buf_M_real_V_5_address0),
    .ce0(l_buf_M_real_V_5_ce0),
    .we0(l_buf_M_real_V_5_we0),
    .d0(tmp_9_reg_1984),
    .q0(l_buf_M_real_V_5_q0)
);

fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s_l_buf_M_real_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
l_buf_M_real_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buf_M_real_V_6_address0),
    .ce0(l_buf_M_real_V_6_ce0),
    .we0(l_buf_M_real_V_6_we0),
    .d0(tmp_11_reg_1994),
    .q0(l_buf_M_real_V_6_q0)
);

fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s_l_buf_M_real_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
l_buf_M_real_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buf_M_real_V_7_address0),
    .ce0(l_buf_M_real_V_7_ce0),
    .we0(l_buf_M_real_V_7_we0),
    .d0(tmp_13_reg_2004),
    .q0(l_buf_M_real_V_7_q0)
);

fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s_l_buf_M_real_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
l_buf_M_imag_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buf_M_imag_V_0_address0),
    .ce0(l_buf_M_imag_V_0_ce0),
    .we0(l_buf_M_imag_V_0_we0),
    .d0(tmp_s_reg_1939),
    .q0(l_buf_M_imag_V_0_q0)
);

fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s_l_buf_M_real_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
l_buf_M_imag_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buf_M_imag_V_1_address0),
    .ce0(l_buf_M_imag_V_1_ce0),
    .we0(l_buf_M_imag_V_1_we0),
    .d0(tmp_2_reg_1949),
    .q0(l_buf_M_imag_V_1_q0)
);

fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s_l_buf_M_real_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
l_buf_M_imag_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buf_M_imag_V_2_address0),
    .ce0(l_buf_M_imag_V_2_ce0),
    .we0(l_buf_M_imag_V_2_we0),
    .d0(tmp_4_reg_1959),
    .q0(l_buf_M_imag_V_2_q0)
);

fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s_l_buf_M_real_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
l_buf_M_imag_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buf_M_imag_V_3_address0),
    .ce0(l_buf_M_imag_V_3_ce0),
    .we0(l_buf_M_imag_V_3_we0),
    .d0(tmp_6_reg_1969),
    .q0(l_buf_M_imag_V_3_q0)
);

fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s_l_buf_M_real_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
l_buf_M_imag_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buf_M_imag_V_4_address0),
    .ce0(l_buf_M_imag_V_4_ce0),
    .we0(l_buf_M_imag_V_4_we0),
    .d0(tmp_8_reg_1979),
    .q0(l_buf_M_imag_V_4_q0)
);

fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s_l_buf_M_real_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
l_buf_M_imag_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buf_M_imag_V_5_address0),
    .ce0(l_buf_M_imag_V_5_ce0),
    .we0(l_buf_M_imag_V_5_we0),
    .d0(tmp_10_reg_1989),
    .q0(l_buf_M_imag_V_5_q0)
);

fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s_l_buf_M_real_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
l_buf_M_imag_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buf_M_imag_V_6_address0),
    .ce0(l_buf_M_imag_V_6_ce0),
    .we0(l_buf_M_imag_V_6_we0),
    .d0(tmp_12_reg_1999),
    .q0(l_buf_M_imag_V_6_q0)
);

fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s_l_buf_M_real_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
l_buf_M_imag_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buf_M_imag_V_7_address0),
    .ce0(l_buf_M_imag_V_7_ce0),
    .we0(l_buf_M_imag_V_7_we0),
    .d0(tmp_14_reg_2009),
    .q0(l_buf_M_imag_V_7_q0)
);

fft2DKernel_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1764(
    .din0(trunc_ln145_fu_667_p1),
    .din1(tmp_fu_837_p2),
    .din2(tmp_fu_837_p3),
    .din3(tmp_fu_837_p4),
    .din4(tmp_fu_837_p5),
    .din5(tmp_fu_837_p6),
    .din6(tmp_fu_837_p7),
    .din7(tmp_fu_837_p8),
    .din8(sub_ln274_fu_831_p2),
    .dout(tmp_fu_837_p10)
);

fft2DKernel_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1765(
    .din0(tmp_s_fu_859_p1),
    .din1(tmp_s_fu_859_p2),
    .din2(tmp_s_fu_859_p3),
    .din3(tmp_s_fu_859_p4),
    .din4(tmp_s_fu_859_p5),
    .din5(tmp_s_fu_859_p6),
    .din6(tmp_s_fu_859_p7),
    .din7(tmp_s_fu_859_p8),
    .din8(sub_ln274_fu_831_p2),
    .dout(tmp_s_fu_859_p10)
);

fft2DKernel_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1766(
    .din0(trunc_ln145_fu_667_p1),
    .din1(tmp_1_fu_887_p2),
    .din2(tmp_1_fu_887_p3),
    .din3(tmp_1_fu_887_p4),
    .din4(tmp_1_fu_887_p5),
    .din5(tmp_1_fu_887_p6),
    .din6(tmp_1_fu_887_p7),
    .din7(tmp_1_fu_887_p8),
    .din8(sub_ln274_1_fu_881_p2),
    .dout(tmp_1_fu_887_p10)
);

fft2DKernel_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1767(
    .din0(tmp_2_fu_909_p1),
    .din1(tmp_2_fu_909_p2),
    .din2(tmp_2_fu_909_p3),
    .din3(tmp_2_fu_909_p4),
    .din4(tmp_2_fu_909_p5),
    .din5(tmp_2_fu_909_p6),
    .din6(tmp_2_fu_909_p7),
    .din7(tmp_2_fu_909_p8),
    .din8(sub_ln274_1_fu_881_p2),
    .dout(tmp_2_fu_909_p10)
);

fft2DKernel_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1768(
    .din0(trunc_ln145_fu_667_p1),
    .din1(tmp_3_fu_937_p2),
    .din2(tmp_3_fu_937_p3),
    .din3(tmp_3_fu_937_p4),
    .din4(tmp_3_fu_937_p5),
    .din5(tmp_3_fu_937_p6),
    .din6(tmp_3_fu_937_p7),
    .din7(tmp_3_fu_937_p8),
    .din8(sub_ln274_2_fu_931_p2),
    .dout(tmp_3_fu_937_p10)
);

fft2DKernel_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1769(
    .din0(tmp_4_fu_959_p1),
    .din1(tmp_4_fu_959_p2),
    .din2(tmp_4_fu_959_p3),
    .din3(tmp_4_fu_959_p4),
    .din4(tmp_4_fu_959_p5),
    .din5(tmp_4_fu_959_p6),
    .din6(tmp_4_fu_959_p7),
    .din7(tmp_4_fu_959_p8),
    .din8(sub_ln274_2_fu_931_p2),
    .dout(tmp_4_fu_959_p10)
);

fft2DKernel_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1770(
    .din0(trunc_ln145_fu_667_p1),
    .din1(tmp_5_fu_987_p2),
    .din2(tmp_5_fu_987_p3),
    .din3(tmp_5_fu_987_p4),
    .din4(tmp_5_fu_987_p5),
    .din5(tmp_5_fu_987_p6),
    .din6(tmp_5_fu_987_p7),
    .din7(tmp_5_fu_987_p8),
    .din8(sub_ln274_3_fu_981_p2),
    .dout(tmp_5_fu_987_p10)
);

fft2DKernel_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1771(
    .din0(tmp_6_fu_1009_p1),
    .din1(tmp_6_fu_1009_p2),
    .din2(tmp_6_fu_1009_p3),
    .din3(tmp_6_fu_1009_p4),
    .din4(tmp_6_fu_1009_p5),
    .din5(tmp_6_fu_1009_p6),
    .din6(tmp_6_fu_1009_p7),
    .din7(tmp_6_fu_1009_p8),
    .din8(sub_ln274_3_fu_981_p2),
    .dout(tmp_6_fu_1009_p10)
);

fft2DKernel_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1772(
    .din0(trunc_ln145_fu_667_p1),
    .din1(tmp_7_fu_1037_p2),
    .din2(tmp_7_fu_1037_p3),
    .din3(tmp_7_fu_1037_p4),
    .din4(tmp_7_fu_1037_p5),
    .din5(tmp_7_fu_1037_p6),
    .din6(tmp_7_fu_1037_p7),
    .din7(tmp_7_fu_1037_p8),
    .din8(sub_ln274_4_fu_1031_p2),
    .dout(tmp_7_fu_1037_p10)
);

fft2DKernel_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1773(
    .din0(tmp_8_fu_1059_p1),
    .din1(tmp_8_fu_1059_p2),
    .din2(tmp_8_fu_1059_p3),
    .din3(tmp_8_fu_1059_p4),
    .din4(tmp_8_fu_1059_p5),
    .din5(tmp_8_fu_1059_p6),
    .din6(tmp_8_fu_1059_p7),
    .din7(tmp_8_fu_1059_p8),
    .din8(sub_ln274_4_fu_1031_p2),
    .dout(tmp_8_fu_1059_p10)
);

fft2DKernel_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1774(
    .din0(trunc_ln145_fu_667_p1),
    .din1(tmp_9_fu_1087_p2),
    .din2(tmp_9_fu_1087_p3),
    .din3(tmp_9_fu_1087_p4),
    .din4(tmp_9_fu_1087_p5),
    .din5(tmp_9_fu_1087_p6),
    .din6(tmp_9_fu_1087_p7),
    .din7(tmp_9_fu_1087_p8),
    .din8(sub_ln274_5_fu_1081_p2),
    .dout(tmp_9_fu_1087_p10)
);

fft2DKernel_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1775(
    .din0(tmp_10_fu_1109_p1),
    .din1(tmp_10_fu_1109_p2),
    .din2(tmp_10_fu_1109_p3),
    .din3(tmp_10_fu_1109_p4),
    .din4(tmp_10_fu_1109_p5),
    .din5(tmp_10_fu_1109_p6),
    .din6(tmp_10_fu_1109_p7),
    .din7(tmp_10_fu_1109_p8),
    .din8(sub_ln274_5_fu_1081_p2),
    .dout(tmp_10_fu_1109_p10)
);

fft2DKernel_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1776(
    .din0(trunc_ln145_fu_667_p1),
    .din1(tmp_11_fu_1137_p2),
    .din2(tmp_11_fu_1137_p3),
    .din3(tmp_11_fu_1137_p4),
    .din4(tmp_11_fu_1137_p5),
    .din5(tmp_11_fu_1137_p6),
    .din6(tmp_11_fu_1137_p7),
    .din7(tmp_11_fu_1137_p8),
    .din8(sub_ln274_6_fu_1131_p2),
    .dout(tmp_11_fu_1137_p10)
);

fft2DKernel_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1777(
    .din0(tmp_12_fu_1159_p1),
    .din1(tmp_12_fu_1159_p2),
    .din2(tmp_12_fu_1159_p3),
    .din3(tmp_12_fu_1159_p4),
    .din4(tmp_12_fu_1159_p5),
    .din5(tmp_12_fu_1159_p6),
    .din6(tmp_12_fu_1159_p7),
    .din7(tmp_12_fu_1159_p8),
    .din8(sub_ln274_6_fu_1131_p2),
    .dout(tmp_12_fu_1159_p10)
);

fft2DKernel_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1778(
    .din0(trunc_ln145_fu_667_p1),
    .din1(tmp_13_fu_1187_p2),
    .din2(tmp_13_fu_1187_p3),
    .din3(tmp_13_fu_1187_p4),
    .din4(tmp_13_fu_1187_p5),
    .din5(tmp_13_fu_1187_p6),
    .din6(tmp_13_fu_1187_p7),
    .din7(tmp_13_fu_1187_p8),
    .din8(xor_ln274_fu_1181_p2),
    .dout(tmp_13_fu_1187_p10)
);

fft2DKernel_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1779(
    .din0(tmp_14_fu_1209_p1),
    .din1(tmp_14_fu_1209_p2),
    .din2(tmp_14_fu_1209_p3),
    .din3(tmp_14_fu_1209_p4),
    .din4(tmp_14_fu_1209_p5),
    .din5(tmp_14_fu_1209_p6),
    .din6(tmp_14_fu_1209_p7),
    .din7(tmp_14_fu_1209_p8),
    .din8(xor_ln274_fu_1181_p2),
    .dout(tmp_14_fu_1209_p10)
);

fft2DKernel_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1780(
    .din0(l_buf_M_real_V_0_q0),
    .din1(l_buf_M_real_V_1_q0),
    .din2(l_buf_M_real_V_2_q0),
    .din3(l_buf_M_real_V_3_q0),
    .din4(l_buf_M_real_V_4_q0),
    .din5(l_buf_M_real_V_5_q0),
    .din6(l_buf_M_real_V_6_q0),
    .din7(l_buf_M_real_V_7_q0),
    .din8(trunc_ln288_reg_2043_pp1_iter1_reg),
    .dout(tmp_15_fu_1518_p10)
);

fft2DKernel_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1781(
    .din0(l_buf_M_imag_V_0_q0),
    .din1(l_buf_M_imag_V_1_q0),
    .din2(l_buf_M_imag_V_2_q0),
    .din3(l_buf_M_imag_V_3_q0),
    .din4(l_buf_M_imag_V_4_q0),
    .din5(l_buf_M_imag_V_5_q0),
    .din6(l_buf_M_imag_V_6_q0),
    .din7(l_buf_M_imag_V_7_q0),
    .din8(trunc_ln288_reg_2043_pp1_iter1_reg),
    .dout(tmp_16_fu_1539_p10)
);

fft2DKernel_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1782(
    .din0(l_buf_M_real_V_0_q0),
    .din1(l_buf_M_real_V_1_q0),
    .din2(l_buf_M_real_V_2_q0),
    .din3(l_buf_M_real_V_3_q0),
    .din4(l_buf_M_real_V_4_q0),
    .din5(l_buf_M_real_V_5_q0),
    .din6(l_buf_M_real_V_6_q0),
    .din7(l_buf_M_real_V_7_q0),
    .din8(add_ln291_fu_1560_p2),
    .dout(tmp_17_fu_1565_p10)
);

fft2DKernel_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1783(
    .din0(l_buf_M_imag_V_0_q0),
    .din1(l_buf_M_imag_V_1_q0),
    .din2(l_buf_M_imag_V_2_q0),
    .din3(l_buf_M_imag_V_3_q0),
    .din4(l_buf_M_imag_V_4_q0),
    .din5(l_buf_M_imag_V_5_q0),
    .din6(l_buf_M_imag_V_6_q0),
    .din7(l_buf_M_imag_V_7_q0),
    .din8(add_ln291_fu_1560_p2),
    .dout(tmp_18_fu_1587_p10)
);

fft2DKernel_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1784(
    .din0(l_buf_M_real_V_0_q0),
    .din1(l_buf_M_real_V_1_q0),
    .din2(l_buf_M_real_V_2_q0),
    .din3(l_buf_M_real_V_3_q0),
    .din4(l_buf_M_real_V_4_q0),
    .din5(l_buf_M_real_V_5_q0),
    .din6(l_buf_M_real_V_6_q0),
    .din7(l_buf_M_real_V_7_q0),
    .din8(add_ln291_1_fu_1609_p2),
    .dout(tmp_19_fu_1614_p10)
);

fft2DKernel_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1785(
    .din0(l_buf_M_imag_V_0_q0),
    .din1(l_buf_M_imag_V_1_q0),
    .din2(l_buf_M_imag_V_2_q0),
    .din3(l_buf_M_imag_V_3_q0),
    .din4(l_buf_M_imag_V_4_q0),
    .din5(l_buf_M_imag_V_5_q0),
    .din6(l_buf_M_imag_V_6_q0),
    .din7(l_buf_M_imag_V_7_q0),
    .din8(add_ln291_1_fu_1609_p2),
    .dout(tmp_20_fu_1636_p10)
);

fft2DKernel_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1786(
    .din0(l_buf_M_real_V_0_q0),
    .din1(l_buf_M_real_V_1_q0),
    .din2(l_buf_M_real_V_2_q0),
    .din3(l_buf_M_real_V_3_q0),
    .din4(l_buf_M_real_V_4_q0),
    .din5(l_buf_M_real_V_5_q0),
    .din6(l_buf_M_real_V_6_q0),
    .din7(l_buf_M_real_V_7_q0),
    .din8(add_ln291_2_fu_1658_p2),
    .dout(tmp_21_fu_1663_p10)
);

fft2DKernel_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1787(
    .din0(l_buf_M_imag_V_0_q0),
    .din1(l_buf_M_imag_V_1_q0),
    .din2(l_buf_M_imag_V_2_q0),
    .din3(l_buf_M_imag_V_3_q0),
    .din4(l_buf_M_imag_V_4_q0),
    .din5(l_buf_M_imag_V_5_q0),
    .din6(l_buf_M_imag_V_6_q0),
    .din7(l_buf_M_imag_V_7_q0),
    .din8(add_ln291_2_fu_1658_p2),
    .dout(tmp_22_fu_1685_p10)
);

fft2DKernel_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1788(
    .din0(l_buf_M_real_V_0_q0),
    .din1(l_buf_M_real_V_1_q0),
    .din2(l_buf_M_real_V_2_q0),
    .din3(l_buf_M_real_V_3_q0),
    .din4(l_buf_M_real_V_4_q0),
    .din5(l_buf_M_real_V_5_q0),
    .din6(l_buf_M_real_V_6_q0),
    .din7(l_buf_M_real_V_7_q0),
    .din8(xor_ln291_fu_1707_p2),
    .dout(tmp_23_fu_1712_p10)
);

fft2DKernel_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1789(
    .din0(l_buf_M_imag_V_0_q0),
    .din1(l_buf_M_imag_V_1_q0),
    .din2(l_buf_M_imag_V_2_q0),
    .din3(l_buf_M_imag_V_3_q0),
    .din4(l_buf_M_imag_V_4_q0),
    .din5(l_buf_M_imag_V_5_q0),
    .din6(l_buf_M_imag_V_6_q0),
    .din7(l_buf_M_imag_V_7_q0),
    .din8(xor_ln291_fu_1707_p2),
    .dout(tmp_24_fu_1734_p10)
);

fft2DKernel_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1790(
    .din0(l_buf_M_real_V_0_q0),
    .din1(l_buf_M_real_V_1_q0),
    .din2(l_buf_M_real_V_2_q0),
    .din3(l_buf_M_real_V_3_q0),
    .din4(l_buf_M_real_V_4_q0),
    .din5(l_buf_M_real_V_5_q0),
    .din6(l_buf_M_real_V_6_q0),
    .din7(l_buf_M_real_V_7_q0),
    .din8(add_ln291_3_fu_1756_p2),
    .dout(tmp_25_fu_1761_p10)
);

fft2DKernel_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1791(
    .din0(l_buf_M_imag_V_0_q0),
    .din1(l_buf_M_imag_V_1_q0),
    .din2(l_buf_M_imag_V_2_q0),
    .din3(l_buf_M_imag_V_3_q0),
    .din4(l_buf_M_imag_V_4_q0),
    .din5(l_buf_M_imag_V_5_q0),
    .din6(l_buf_M_imag_V_6_q0),
    .din7(l_buf_M_imag_V_7_q0),
    .din8(add_ln291_3_fu_1756_p2),
    .dout(tmp_26_fu_1783_p10)
);

fft2DKernel_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1792(
    .din0(l_buf_M_real_V_0_q0),
    .din1(l_buf_M_real_V_1_q0),
    .din2(l_buf_M_real_V_2_q0),
    .din3(l_buf_M_real_V_3_q0),
    .din4(l_buf_M_real_V_4_q0),
    .din5(l_buf_M_real_V_5_q0),
    .din6(l_buf_M_real_V_6_q0),
    .din7(l_buf_M_real_V_7_q0),
    .din8(add_ln291_4_fu_1805_p2),
    .dout(tmp_27_fu_1810_p10)
);

fft2DKernel_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1793(
    .din0(l_buf_M_imag_V_0_q0),
    .din1(l_buf_M_imag_V_1_q0),
    .din2(l_buf_M_imag_V_2_q0),
    .din3(l_buf_M_imag_V_3_q0),
    .din4(l_buf_M_imag_V_4_q0),
    .din5(l_buf_M_imag_V_5_q0),
    .din6(l_buf_M_imag_V_6_q0),
    .din7(l_buf_M_imag_V_7_q0),
    .din8(add_ln291_4_fu_1805_p2),
    .dout(tmp_28_fu_1832_p10)
);

fft2DKernel_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1794(
    .din0(l_buf_M_real_V_0_q0),
    .din1(l_buf_M_real_V_1_q0),
    .din2(l_buf_M_real_V_2_q0),
    .din3(l_buf_M_real_V_3_q0),
    .din4(l_buf_M_real_V_4_q0),
    .din5(l_buf_M_real_V_5_q0),
    .din6(l_buf_M_real_V_6_q0),
    .din7(l_buf_M_real_V_7_q0),
    .din8(add_ln291_5_fu_1854_p2),
    .dout(tmp_29_fu_1859_p10)
);

fft2DKernel_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U1795(
    .din0(l_buf_M_imag_V_0_q0),
    .din1(l_buf_M_imag_V_1_q0),
    .din2(l_buf_M_imag_V_2_q0),
    .din3(l_buf_M_imag_V_3_q0),
    .din4(l_buf_M_imag_V_4_q0),
    .din5(l_buf_M_imag_V_5_q0),
    .din6(l_buf_M_imag_V_6_q0),
    .din7(l_buf_M_imag_V_7_q0),
    .din8(add_ln291_5_fu_1854_p2),
    .dout(tmp_30_fu_1881_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp0_flush_enable)) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp1_flush_enable)) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp1_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln268_reg_2034 == 1'd0))) begin
        add_ln268206_reg_531 <= add_ln268_reg_2029;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        add_ln268206_reg_531 <= 5'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln279201_reg_586 <= 5'd1;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln279_reg_2156 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        add_ln279201_reg_586 <= add_ln279_reg_2151;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln268_reg_2034 == 1'd0))) begin
        i203_reg_564 <= i_reg_1924;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i203_reg_564 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_3198_reg_619 <= 5'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln279_reg_2156 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i_3198_reg_619 <= i_1_reg_2038;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln268_reg_2034 == 1'd0))) begin
        icmp_ln269205_reg_542 <= icmp_ln269_reg_2024;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        icmp_ln269205_reg_542 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        icmp_ln280200_reg_597 <= 1'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln279_reg_2156 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln280200_reg_597 <= icmp_ln280_reg_2146;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln268_reg_2034 == 1'd0))) begin
        indvar_flatten202_reg_575 <= add_ln268_1_reg_2019;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten202_reg_575 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        indvar_flatten6197_reg_630 <= 5'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln279_reg_2156 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten6197_reg_630 <= add_ln279_1_reg_2141;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln268_reg_2034 == 1'd0))) begin
        j204_reg_553 <= j_reg_2014;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        j204_reg_553 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        j_1199_reg_608 <= 2'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln279_reg_2156 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        j_1199_reg_608 <= j_1_reg_2136;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln268_1_reg_2019 <= add_ln268_1_fu_1237_p2;
        add_ln268_reg_2029 <= add_ln268_fu_1249_p2;
        i_reg_1924 <= i_fu_649_p3;
        icmp_ln269_reg_2024 <= icmp_ln269_fu_1243_p2;
        j_reg_2014 <= j_fu_1231_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        add_ln279_1_reg_2141 <= add_ln279_1_fu_1494_p2;
        add_ln279_reg_2151 <= add_ln279_fu_1506_p2;
        i_1_reg_2038 <= i_1_fu_1288_p3;
        icmp_ln280_reg_2146 <= icmp_ln280_fu_1500_p2;
        j_1_reg_2136 <= j_1_fu_1488_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_102_reg_1929 <= empty_102_fu_821_p2;
        icmp_ln268_reg_2034 <= icmp_ln268_fu_1255_p2;
        tmp_10_reg_1989 <= tmp_10_fu_1109_p10;
        tmp_11_reg_1994 <= tmp_11_fu_1137_p10;
        tmp_12_reg_1999 <= tmp_12_fu_1159_p10;
        tmp_13_reg_2004 <= tmp_13_fu_1187_p10;
        tmp_14_reg_2009 <= tmp_14_fu_1209_p10;
        tmp_1_reg_1944 <= tmp_1_fu_887_p10;
        tmp_2_reg_1949 <= tmp_2_fu_909_p10;
        tmp_3_reg_1954 <= tmp_3_fu_937_p10;
        tmp_4_reg_1959 <= tmp_4_fu_959_p10;
        tmp_5_reg_1964 <= tmp_5_fu_987_p10;
        tmp_6_reg_1969 <= tmp_6_fu_1009_p10;
        tmp_7_reg_1974 <= tmp_7_fu_1037_p10;
        tmp_8_reg_1979 <= tmp_8_fu_1059_p10;
        tmp_9_reg_1984 <= tmp_9_fu_1087_p10;
        tmp_reg_1934 <= tmp_fu_837_p10;
        tmp_s_reg_1939 <= tmp_s_fu_859_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln279_reg_2156 <= icmp_ln279_fu_1512_p2;
        trunc_ln288_reg_2043 <= trunc_ln288_fu_1304_p1;
        trunc_ln288_reg_2043_pp1_iter1_reg <= trunc_ln288_reg_2043;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        tmp_15_reg_2160 <= tmp_15_fu_1518_p10;
        tmp_16_reg_2165 <= tmp_16_fu_1539_p10;
        tmp_17_reg_2170 <= tmp_17_fu_1565_p10;
        tmp_18_reg_2175 <= tmp_18_fu_1587_p10;
        tmp_19_reg_2180 <= tmp_19_fu_1614_p10;
        tmp_20_reg_2185 <= tmp_20_fu_1636_p10;
        tmp_21_reg_2190 <= tmp_21_fu_1663_p10;
        tmp_22_reg_2195 <= tmp_22_fu_1685_p10;
        tmp_23_reg_2200 <= tmp_23_fu_1712_p10;
        tmp_24_reg_2205 <= tmp_24_fu_1734_p10;
        tmp_25_reg_2210 <= tmp_25_fu_1761_p10;
        tmp_26_reg_2215 <= tmp_26_fu_1783_p10;
        tmp_27_reg_2220 <= tmp_27_fu_1810_p10;
        tmp_28_reg_2225 <= tmp_28_fu_1832_p10;
        tmp_29_reg_2230 <= tmp_29_fu_1859_p10;
        tmp_30_reg_2235 <= tmp_30_fu_1881_p10;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln268_fu_1255_p2 == 1'd1))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln279_fu_1512_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_condition_pp1_flush_enable = 1'b1;
    end else begin
        ap_condition_pp1_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln268_reg_2034 == 1'd0))) begin
        ap_phi_mux_add_ln268206_phi_fu_535_p4 = add_ln268_reg_2029;
    end else begin
        ap_phi_mux_add_ln268206_phi_fu_535_p4 = add_ln268206_reg_531;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln279_reg_2156 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_add_ln279201_phi_fu_590_p4 = add_ln279_reg_2151;
    end else begin
        ap_phi_mux_add_ln279201_phi_fu_590_p4 = add_ln279201_reg_586;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln268_reg_2034 == 1'd0))) begin
        ap_phi_mux_i203_phi_fu_568_p4 = i_reg_1924;
    end else begin
        ap_phi_mux_i203_phi_fu_568_p4 = i203_reg_564;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln279_reg_2156 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_i_3198_phi_fu_623_p4 = i_1_reg_2038;
    end else begin
        ap_phi_mux_i_3198_phi_fu_623_p4 = i_3198_reg_619;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln268_reg_2034 == 1'd0))) begin
        ap_phi_mux_icmp_ln269205_phi_fu_546_p4 = icmp_ln269_reg_2024;
    end else begin
        ap_phi_mux_icmp_ln269205_phi_fu_546_p4 = icmp_ln269205_reg_542;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln279_reg_2156 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_icmp_ln280200_phi_fu_601_p4 = icmp_ln280_reg_2146;
    end else begin
        ap_phi_mux_icmp_ln280200_phi_fu_601_p4 = icmp_ln280200_reg_597;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln268_reg_2034 == 1'd0))) begin
        ap_phi_mux_indvar_flatten202_phi_fu_579_p4 = add_ln268_1_reg_2019;
    end else begin
        ap_phi_mux_indvar_flatten202_phi_fu_579_p4 = indvar_flatten202_reg_575;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln279_reg_2156 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_indvar_flatten6197_phi_fu_634_p4 = add_ln279_1_reg_2141;
    end else begin
        ap_phi_mux_indvar_flatten6197_phi_fu_634_p4 = indvar_flatten6197_reg_630;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln268_reg_2034 == 1'd0))) begin
        ap_phi_mux_j204_phi_fu_557_p4 = j_reg_2014;
    end else begin
        ap_phi_mux_j204_phi_fu_557_p4 = j204_reg_553;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln279_reg_2156 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_j_1199_phi_fu_612_p4 = j_1_reg_2136;
    end else begin
        ap_phi_mux_j_1199_phi_fu_612_p4 = j_1199_reg_608;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        fftOutStrm_blk_n = fftOutStrm_full_n;
    end else begin
        fftOutStrm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        fftOutStrm_write = 1'b1;
    end else begin
        fftOutStrm_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_buf_M_imag_V_0_address0 = zext_ln287_fu_1328_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_imag_V_0_address0 = zext_ln274_fu_1261_p1;
    end else begin
        l_buf_M_imag_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_buf_M_imag_V_0_ce0 = 1'b1;
    end else begin
        l_buf_M_imag_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_imag_V_0_we0 = 1'b1;
    end else begin
        l_buf_M_imag_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_buf_M_imag_V_1_address0 = zext_ln287_1_fu_1350_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_imag_V_1_address0 = zext_ln274_fu_1261_p1;
    end else begin
        l_buf_M_imag_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_buf_M_imag_V_1_ce0 = 1'b1;
    end else begin
        l_buf_M_imag_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_imag_V_1_we0 = 1'b1;
    end else begin
        l_buf_M_imag_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_buf_M_imag_V_2_address0 = zext_ln287_2_fu_1372_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_imag_V_2_address0 = zext_ln274_fu_1261_p1;
    end else begin
        l_buf_M_imag_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_buf_M_imag_V_2_ce0 = 1'b1;
    end else begin
        l_buf_M_imag_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_imag_V_2_we0 = 1'b1;
    end else begin
        l_buf_M_imag_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_buf_M_imag_V_3_address0 = zext_ln287_3_fu_1394_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_imag_V_3_address0 = zext_ln274_fu_1261_p1;
    end else begin
        l_buf_M_imag_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_buf_M_imag_V_3_ce0 = 1'b1;
    end else begin
        l_buf_M_imag_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_imag_V_3_we0 = 1'b1;
    end else begin
        l_buf_M_imag_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_buf_M_imag_V_4_address0 = zext_ln287_4_fu_1416_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_imag_V_4_address0 = zext_ln274_fu_1261_p1;
    end else begin
        l_buf_M_imag_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_buf_M_imag_V_4_ce0 = 1'b1;
    end else begin
        l_buf_M_imag_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_imag_V_4_we0 = 1'b1;
    end else begin
        l_buf_M_imag_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_buf_M_imag_V_5_address0 = zext_ln287_5_fu_1438_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_imag_V_5_address0 = zext_ln274_fu_1261_p1;
    end else begin
        l_buf_M_imag_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_buf_M_imag_V_5_ce0 = 1'b1;
    end else begin
        l_buf_M_imag_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_imag_V_5_we0 = 1'b1;
    end else begin
        l_buf_M_imag_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_buf_M_imag_V_6_address0 = zext_ln287_6_fu_1460_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_imag_V_6_address0 = zext_ln274_fu_1261_p1;
    end else begin
        l_buf_M_imag_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_buf_M_imag_V_6_ce0 = 1'b1;
    end else begin
        l_buf_M_imag_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_imag_V_6_we0 = 1'b1;
    end else begin
        l_buf_M_imag_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_buf_M_imag_V_7_address0 = zext_ln287_7_fu_1482_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_imag_V_7_address0 = zext_ln274_fu_1261_p1;
    end else begin
        l_buf_M_imag_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_buf_M_imag_V_7_ce0 = 1'b1;
    end else begin
        l_buf_M_imag_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_imag_V_7_we0 = 1'b1;
    end else begin
        l_buf_M_imag_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_buf_M_real_V_0_address0 = zext_ln287_fu_1328_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_real_V_0_address0 = zext_ln274_fu_1261_p1;
    end else begin
        l_buf_M_real_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_buf_M_real_V_0_ce0 = 1'b1;
    end else begin
        l_buf_M_real_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_real_V_0_we0 = 1'b1;
    end else begin
        l_buf_M_real_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_buf_M_real_V_1_address0 = zext_ln287_1_fu_1350_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_real_V_1_address0 = zext_ln274_fu_1261_p1;
    end else begin
        l_buf_M_real_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_buf_M_real_V_1_ce0 = 1'b1;
    end else begin
        l_buf_M_real_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_real_V_1_we0 = 1'b1;
    end else begin
        l_buf_M_real_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_buf_M_real_V_2_address0 = zext_ln287_2_fu_1372_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_real_V_2_address0 = zext_ln274_fu_1261_p1;
    end else begin
        l_buf_M_real_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_buf_M_real_V_2_ce0 = 1'b1;
    end else begin
        l_buf_M_real_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_real_V_2_we0 = 1'b1;
    end else begin
        l_buf_M_real_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_buf_M_real_V_3_address0 = zext_ln287_3_fu_1394_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_real_V_3_address0 = zext_ln274_fu_1261_p1;
    end else begin
        l_buf_M_real_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_buf_M_real_V_3_ce0 = 1'b1;
    end else begin
        l_buf_M_real_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_real_V_3_we0 = 1'b1;
    end else begin
        l_buf_M_real_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_buf_M_real_V_4_address0 = zext_ln287_4_fu_1416_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_real_V_4_address0 = zext_ln274_fu_1261_p1;
    end else begin
        l_buf_M_real_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_buf_M_real_V_4_ce0 = 1'b1;
    end else begin
        l_buf_M_real_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_real_V_4_we0 = 1'b1;
    end else begin
        l_buf_M_real_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_buf_M_real_V_5_address0 = zext_ln287_5_fu_1438_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_real_V_5_address0 = zext_ln274_fu_1261_p1;
    end else begin
        l_buf_M_real_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_buf_M_real_V_5_ce0 = 1'b1;
    end else begin
        l_buf_M_real_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_real_V_5_we0 = 1'b1;
    end else begin
        l_buf_M_real_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_buf_M_real_V_6_address0 = zext_ln287_6_fu_1460_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_real_V_6_address0 = zext_ln274_fu_1261_p1;
    end else begin
        l_buf_M_real_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_buf_M_real_V_6_ce0 = 1'b1;
    end else begin
        l_buf_M_real_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_real_V_6_we0 = 1'b1;
    end else begin
        l_buf_M_real_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_buf_M_real_V_7_address0 = zext_ln287_7_fu_1482_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_real_V_7_address0 = zext_ln274_fu_1261_p1;
    end else begin
        l_buf_M_real_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_buf_M_real_V_7_ce0 = 1'b1;
    end else begin
        l_buf_M_real_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_real_V_7_we0 = 1'b1;
    end else begin
        l_buf_M_real_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_invTranspBlkMatrixStream2_blk_n = l_invTranspBlkMatrixStream2_empty_n;
    end else begin
        l_invTranspBlkMatrixStream2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_invTranspBlkMatrixStream2_read = 1'b1;
    end else begin
        l_invTranspBlkMatrixStream2_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln268_1_fu_1237_p2 = (ap_phi_mux_indvar_flatten202_phi_fu_579_p4 + 5'd1);

assign add_ln268_fu_1249_p2 = (i_fu_649_p3 + 5'd1);

assign add_ln279_1_fu_1494_p2 = (ap_phi_mux_indvar_flatten6197_phi_fu_634_p4 + 5'd1);

assign add_ln279_fu_1506_p2 = (i_1_fu_1288_p3 + 5'd1);

assign add_ln291_1_fu_1609_p2 = (trunc_ln288_reg_2043_pp1_iter1_reg + 3'd2);

assign add_ln291_2_fu_1658_p2 = (trunc_ln288_reg_2043_pp1_iter1_reg + 3'd3);

assign add_ln291_3_fu_1756_p2 = ($signed(trunc_ln288_reg_2043_pp1_iter1_reg) + $signed(3'd5));

assign add_ln291_4_fu_1805_p2 = ($signed(trunc_ln288_reg_2043_pp1_iter1_reg) + $signed(3'd6));

assign add_ln291_5_fu_1854_p2 = ($signed(trunc_ln288_reg_2043_pp1_iter1_reg) + $signed(3'd7));

assign add_ln291_fu_1560_p2 = (trunc_ln288_reg_2043_pp1_iter1_reg + 3'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (l_invTranspBlkMatrixStream2_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (l_invTranspBlkMatrixStream2_empty_n == 1'b0));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = ((ap_enable_reg_pp1_iter3 == 1'b1) & (fftOutStrm_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((ap_enable_reg_pp1_iter3 == 1'b1) & (fftOutStrm_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((ap_enable_reg_pp1_iter3 == 1'b1) & (fftOutStrm_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = (l_invTranspBlkMatrixStream2_empty_n == 1'b0);
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_pp1_stage0_iter3 = (fftOutStrm_full_n == 1'b0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_ext_blocking_n = (1'b1 & 1'b1);

assign ap_int_blocking_cur_n = (l_invTranspBlkMatrixStream2_blk_n & fftOutStrm_blk_n);

assign ap_int_blocking_n = (ap_int_blocking_cur_n & 1'b1);

assign ap_str_blocking_n = (1'b1 & 1'b1);

assign empty_102_fu_821_p2 = (shl_ln268_fu_657_p2 + zext_ln269_fu_663_p1);

assign empty_104_fu_1314_p1 = select_ln279_fu_1280_p3[0:0];

assign fftOutStrm_din = {{{{{{{{{{{{{{{{tmp_30_reg_2235}, {tmp_29_reg_2230}}, {tmp_28_reg_2225}}, {tmp_27_reg_2220}}, {tmp_26_reg_2215}}, {tmp_25_reg_2210}}, {tmp_24_reg_2205}}, {tmp_23_reg_2200}}, {tmp_22_reg_2195}}, {tmp_21_reg_2190}}, {tmp_20_reg_2185}}, {tmp_19_reg_2180}}, {tmp_18_reg_2175}}, {tmp_17_reg_2170}}, {tmp_16_reg_2165}}, {tmp_15_reg_2160}};

assign i_1_fu_1288_p3 = ((ap_phi_mux_icmp_ln280200_phi_fu_601_p4[0:0] == 1'b1) ? ap_phi_mux_add_ln279201_phi_fu_590_p4 : ap_phi_mux_i_3198_phi_fu_623_p4);

assign i_fu_649_p3 = ((ap_phi_mux_icmp_ln269205_phi_fu_546_p4[0:0] == 1'b1) ? ap_phi_mux_add_ln268206_phi_fu_535_p4 : ap_phi_mux_i203_phi_fu_568_p4);

assign icmp_ln268_fu_1255_p2 = ((ap_phi_mux_indvar_flatten202_phi_fu_579_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln269_fu_1243_p2 = ((j_fu_1231_p2 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln279_fu_1512_p2 = ((ap_phi_mux_indvar_flatten6197_phi_fu_634_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln280_fu_1500_p2 = ((j_1_fu_1488_p2 == 2'd2) ? 1'b1 : 1'b0);

assign j_1_fu_1488_p2 = (select_ln279_fu_1280_p3 + 2'd1);

assign j_fu_1231_p2 = (select_ln268_fu_641_p3 + 2'd1);

assign or_ln287_1_fu_1340_p4 = {{{empty_104_fu_1314_p1}, {sub_ln288_1_fu_1334_p2}}, {tmp_32_fu_1296_p3}};

assign or_ln287_2_fu_1362_p4 = {{{empty_104_fu_1314_p1}, {sub_ln288_2_fu_1356_p2}}, {tmp_32_fu_1296_p3}};

assign or_ln287_3_fu_1384_p4 = {{{empty_104_fu_1314_p1}, {sub_ln288_3_fu_1378_p2}}, {tmp_32_fu_1296_p3}};

assign or_ln287_4_fu_1406_p4 = {{{empty_104_fu_1314_p1}, {sub_ln288_4_fu_1400_p2}}, {tmp_32_fu_1296_p3}};

assign or_ln287_5_fu_1428_p4 = {{{empty_104_fu_1314_p1}, {sub_ln288_5_fu_1422_p2}}, {tmp_32_fu_1296_p3}};

assign or_ln287_6_fu_1450_p4 = {{{empty_104_fu_1314_p1}, {sub_ln288_6_fu_1444_p2}}, {tmp_32_fu_1296_p3}};

assign or_ln287_7_fu_1472_p4 = {{{empty_104_fu_1314_p1}, {xor_ln288_fu_1466_p2}}, {tmp_32_fu_1296_p3}};

assign or_ln_fu_1318_p4 = {{{empty_104_fu_1314_p1}, {sub_ln288_fu_1308_p2}}, {tmp_32_fu_1296_p3}};

assign select_ln268_fu_641_p3 = ((ap_phi_mux_icmp_ln269205_phi_fu_546_p4[0:0] == 1'b1) ? 2'd0 : ap_phi_mux_j204_phi_fu_557_p4);

assign select_ln279_fu_1280_p3 = ((ap_phi_mux_icmp_ln280200_phi_fu_601_p4[0:0] == 1'b1) ? 2'd0 : ap_phi_mux_j_1199_phi_fu_612_p4);

assign shl_ln268_fu_657_p2 = i_fu_649_p3 << 5'd1;

assign sub_ln274_1_fu_881_p2 = (3'd1 - trunc_ln274_fu_827_p1);

assign sub_ln274_2_fu_931_p2 = (3'd2 - trunc_ln274_fu_827_p1);

assign sub_ln274_3_fu_981_p2 = (3'd3 - trunc_ln274_fu_827_p1);

assign sub_ln274_4_fu_1031_p2 = ($signed(3'd4) - $signed(trunc_ln274_fu_827_p1));

assign sub_ln274_5_fu_1081_p2 = ($signed(3'd5) - $signed(trunc_ln274_fu_827_p1));

assign sub_ln274_6_fu_1131_p2 = ($signed(3'd6) - $signed(trunc_ln274_fu_827_p1));

assign sub_ln274_fu_831_p2 = (3'd0 - trunc_ln274_fu_827_p1);

assign sub_ln288_1_fu_1334_p2 = (3'd1 - trunc_ln288_fu_1304_p1);

assign sub_ln288_2_fu_1356_p2 = (3'd2 - trunc_ln288_fu_1304_p1);

assign sub_ln288_3_fu_1378_p2 = (3'd3 - trunc_ln288_fu_1304_p1);

assign sub_ln288_4_fu_1400_p2 = ($signed(3'd4) - $signed(trunc_ln288_fu_1304_p1));

assign sub_ln288_5_fu_1422_p2 = ($signed(3'd5) - $signed(trunc_ln288_fu_1304_p1));

assign sub_ln288_6_fu_1444_p2 = ($signed(3'd6) - $signed(trunc_ln288_fu_1304_p1));

assign sub_ln288_fu_1308_p2 = (3'd0 - trunc_ln288_fu_1304_p1);

assign tmp_10_fu_1109_p1 = {{l_invTranspBlkMatrixStream2_dout[63:32]}};

assign tmp_10_fu_1109_p2 = {{l_invTranspBlkMatrixStream2_dout[127:96]}};

assign tmp_10_fu_1109_p3 = {{l_invTranspBlkMatrixStream2_dout[191:160]}};

assign tmp_10_fu_1109_p4 = {{l_invTranspBlkMatrixStream2_dout[255:224]}};

assign tmp_10_fu_1109_p5 = {{l_invTranspBlkMatrixStream2_dout[319:288]}};

assign tmp_10_fu_1109_p6 = {{l_invTranspBlkMatrixStream2_dout[383:352]}};

assign tmp_10_fu_1109_p7 = {{l_invTranspBlkMatrixStream2_dout[447:416]}};

assign tmp_10_fu_1109_p8 = {{l_invTranspBlkMatrixStream2_dout[511:480]}};

assign tmp_11_fu_1137_p2 = {{l_invTranspBlkMatrixStream2_dout[95:64]}};

assign tmp_11_fu_1137_p3 = {{l_invTranspBlkMatrixStream2_dout[159:128]}};

assign tmp_11_fu_1137_p4 = {{l_invTranspBlkMatrixStream2_dout[223:192]}};

assign tmp_11_fu_1137_p5 = {{l_invTranspBlkMatrixStream2_dout[287:256]}};

assign tmp_11_fu_1137_p6 = {{l_invTranspBlkMatrixStream2_dout[351:320]}};

assign tmp_11_fu_1137_p7 = {{l_invTranspBlkMatrixStream2_dout[415:384]}};

assign tmp_11_fu_1137_p8 = {{l_invTranspBlkMatrixStream2_dout[479:448]}};

assign tmp_12_fu_1159_p1 = {{l_invTranspBlkMatrixStream2_dout[63:32]}};

assign tmp_12_fu_1159_p2 = {{l_invTranspBlkMatrixStream2_dout[127:96]}};

assign tmp_12_fu_1159_p3 = {{l_invTranspBlkMatrixStream2_dout[191:160]}};

assign tmp_12_fu_1159_p4 = {{l_invTranspBlkMatrixStream2_dout[255:224]}};

assign tmp_12_fu_1159_p5 = {{l_invTranspBlkMatrixStream2_dout[319:288]}};

assign tmp_12_fu_1159_p6 = {{l_invTranspBlkMatrixStream2_dout[383:352]}};

assign tmp_12_fu_1159_p7 = {{l_invTranspBlkMatrixStream2_dout[447:416]}};

assign tmp_12_fu_1159_p8 = {{l_invTranspBlkMatrixStream2_dout[511:480]}};

assign tmp_13_fu_1187_p2 = {{l_invTranspBlkMatrixStream2_dout[95:64]}};

assign tmp_13_fu_1187_p3 = {{l_invTranspBlkMatrixStream2_dout[159:128]}};

assign tmp_13_fu_1187_p4 = {{l_invTranspBlkMatrixStream2_dout[223:192]}};

assign tmp_13_fu_1187_p5 = {{l_invTranspBlkMatrixStream2_dout[287:256]}};

assign tmp_13_fu_1187_p6 = {{l_invTranspBlkMatrixStream2_dout[351:320]}};

assign tmp_13_fu_1187_p7 = {{l_invTranspBlkMatrixStream2_dout[415:384]}};

assign tmp_13_fu_1187_p8 = {{l_invTranspBlkMatrixStream2_dout[479:448]}};

assign tmp_14_fu_1209_p1 = {{l_invTranspBlkMatrixStream2_dout[63:32]}};

assign tmp_14_fu_1209_p2 = {{l_invTranspBlkMatrixStream2_dout[127:96]}};

assign tmp_14_fu_1209_p3 = {{l_invTranspBlkMatrixStream2_dout[191:160]}};

assign tmp_14_fu_1209_p4 = {{l_invTranspBlkMatrixStream2_dout[255:224]}};

assign tmp_14_fu_1209_p5 = {{l_invTranspBlkMatrixStream2_dout[319:288]}};

assign tmp_14_fu_1209_p6 = {{l_invTranspBlkMatrixStream2_dout[383:352]}};

assign tmp_14_fu_1209_p7 = {{l_invTranspBlkMatrixStream2_dout[447:416]}};

assign tmp_14_fu_1209_p8 = {{l_invTranspBlkMatrixStream2_dout[511:480]}};

assign tmp_1_fu_887_p2 = {{l_invTranspBlkMatrixStream2_dout[95:64]}};

assign tmp_1_fu_887_p3 = {{l_invTranspBlkMatrixStream2_dout[159:128]}};

assign tmp_1_fu_887_p4 = {{l_invTranspBlkMatrixStream2_dout[223:192]}};

assign tmp_1_fu_887_p5 = {{l_invTranspBlkMatrixStream2_dout[287:256]}};

assign tmp_1_fu_887_p6 = {{l_invTranspBlkMatrixStream2_dout[351:320]}};

assign tmp_1_fu_887_p7 = {{l_invTranspBlkMatrixStream2_dout[415:384]}};

assign tmp_1_fu_887_p8 = {{l_invTranspBlkMatrixStream2_dout[479:448]}};

assign tmp_2_fu_909_p1 = {{l_invTranspBlkMatrixStream2_dout[63:32]}};

assign tmp_2_fu_909_p2 = {{l_invTranspBlkMatrixStream2_dout[127:96]}};

assign tmp_2_fu_909_p3 = {{l_invTranspBlkMatrixStream2_dout[191:160]}};

assign tmp_2_fu_909_p4 = {{l_invTranspBlkMatrixStream2_dout[255:224]}};

assign tmp_2_fu_909_p5 = {{l_invTranspBlkMatrixStream2_dout[319:288]}};

assign tmp_2_fu_909_p6 = {{l_invTranspBlkMatrixStream2_dout[383:352]}};

assign tmp_2_fu_909_p7 = {{l_invTranspBlkMatrixStream2_dout[447:416]}};

assign tmp_2_fu_909_p8 = {{l_invTranspBlkMatrixStream2_dout[511:480]}};

assign tmp_32_fu_1296_p3 = i_1_fu_1288_p3[32'd3];

assign tmp_3_fu_937_p2 = {{l_invTranspBlkMatrixStream2_dout[95:64]}};

assign tmp_3_fu_937_p3 = {{l_invTranspBlkMatrixStream2_dout[159:128]}};

assign tmp_3_fu_937_p4 = {{l_invTranspBlkMatrixStream2_dout[223:192]}};

assign tmp_3_fu_937_p5 = {{l_invTranspBlkMatrixStream2_dout[287:256]}};

assign tmp_3_fu_937_p6 = {{l_invTranspBlkMatrixStream2_dout[351:320]}};

assign tmp_3_fu_937_p7 = {{l_invTranspBlkMatrixStream2_dout[415:384]}};

assign tmp_3_fu_937_p8 = {{l_invTranspBlkMatrixStream2_dout[479:448]}};

assign tmp_4_fu_959_p1 = {{l_invTranspBlkMatrixStream2_dout[63:32]}};

assign tmp_4_fu_959_p2 = {{l_invTranspBlkMatrixStream2_dout[127:96]}};

assign tmp_4_fu_959_p3 = {{l_invTranspBlkMatrixStream2_dout[191:160]}};

assign tmp_4_fu_959_p4 = {{l_invTranspBlkMatrixStream2_dout[255:224]}};

assign tmp_4_fu_959_p5 = {{l_invTranspBlkMatrixStream2_dout[319:288]}};

assign tmp_4_fu_959_p6 = {{l_invTranspBlkMatrixStream2_dout[383:352]}};

assign tmp_4_fu_959_p7 = {{l_invTranspBlkMatrixStream2_dout[447:416]}};

assign tmp_4_fu_959_p8 = {{l_invTranspBlkMatrixStream2_dout[511:480]}};

assign tmp_5_fu_987_p2 = {{l_invTranspBlkMatrixStream2_dout[95:64]}};

assign tmp_5_fu_987_p3 = {{l_invTranspBlkMatrixStream2_dout[159:128]}};

assign tmp_5_fu_987_p4 = {{l_invTranspBlkMatrixStream2_dout[223:192]}};

assign tmp_5_fu_987_p5 = {{l_invTranspBlkMatrixStream2_dout[287:256]}};

assign tmp_5_fu_987_p6 = {{l_invTranspBlkMatrixStream2_dout[351:320]}};

assign tmp_5_fu_987_p7 = {{l_invTranspBlkMatrixStream2_dout[415:384]}};

assign tmp_5_fu_987_p8 = {{l_invTranspBlkMatrixStream2_dout[479:448]}};

assign tmp_6_fu_1009_p1 = {{l_invTranspBlkMatrixStream2_dout[63:32]}};

assign tmp_6_fu_1009_p2 = {{l_invTranspBlkMatrixStream2_dout[127:96]}};

assign tmp_6_fu_1009_p3 = {{l_invTranspBlkMatrixStream2_dout[191:160]}};

assign tmp_6_fu_1009_p4 = {{l_invTranspBlkMatrixStream2_dout[255:224]}};

assign tmp_6_fu_1009_p5 = {{l_invTranspBlkMatrixStream2_dout[319:288]}};

assign tmp_6_fu_1009_p6 = {{l_invTranspBlkMatrixStream2_dout[383:352]}};

assign tmp_6_fu_1009_p7 = {{l_invTranspBlkMatrixStream2_dout[447:416]}};

assign tmp_6_fu_1009_p8 = {{l_invTranspBlkMatrixStream2_dout[511:480]}};

assign tmp_7_fu_1037_p2 = {{l_invTranspBlkMatrixStream2_dout[95:64]}};

assign tmp_7_fu_1037_p3 = {{l_invTranspBlkMatrixStream2_dout[159:128]}};

assign tmp_7_fu_1037_p4 = {{l_invTranspBlkMatrixStream2_dout[223:192]}};

assign tmp_7_fu_1037_p5 = {{l_invTranspBlkMatrixStream2_dout[287:256]}};

assign tmp_7_fu_1037_p6 = {{l_invTranspBlkMatrixStream2_dout[351:320]}};

assign tmp_7_fu_1037_p7 = {{l_invTranspBlkMatrixStream2_dout[415:384]}};

assign tmp_7_fu_1037_p8 = {{l_invTranspBlkMatrixStream2_dout[479:448]}};

assign tmp_8_fu_1059_p1 = {{l_invTranspBlkMatrixStream2_dout[63:32]}};

assign tmp_8_fu_1059_p2 = {{l_invTranspBlkMatrixStream2_dout[127:96]}};

assign tmp_8_fu_1059_p3 = {{l_invTranspBlkMatrixStream2_dout[191:160]}};

assign tmp_8_fu_1059_p4 = {{l_invTranspBlkMatrixStream2_dout[255:224]}};

assign tmp_8_fu_1059_p5 = {{l_invTranspBlkMatrixStream2_dout[319:288]}};

assign tmp_8_fu_1059_p6 = {{l_invTranspBlkMatrixStream2_dout[383:352]}};

assign tmp_8_fu_1059_p7 = {{l_invTranspBlkMatrixStream2_dout[447:416]}};

assign tmp_8_fu_1059_p8 = {{l_invTranspBlkMatrixStream2_dout[511:480]}};

assign tmp_9_fu_1087_p2 = {{l_invTranspBlkMatrixStream2_dout[95:64]}};

assign tmp_9_fu_1087_p3 = {{l_invTranspBlkMatrixStream2_dout[159:128]}};

assign tmp_9_fu_1087_p4 = {{l_invTranspBlkMatrixStream2_dout[223:192]}};

assign tmp_9_fu_1087_p5 = {{l_invTranspBlkMatrixStream2_dout[287:256]}};

assign tmp_9_fu_1087_p6 = {{l_invTranspBlkMatrixStream2_dout[351:320]}};

assign tmp_9_fu_1087_p7 = {{l_invTranspBlkMatrixStream2_dout[415:384]}};

assign tmp_9_fu_1087_p8 = {{l_invTranspBlkMatrixStream2_dout[479:448]}};

assign tmp_fu_837_p2 = {{l_invTranspBlkMatrixStream2_dout[95:64]}};

assign tmp_fu_837_p3 = {{l_invTranspBlkMatrixStream2_dout[159:128]}};

assign tmp_fu_837_p4 = {{l_invTranspBlkMatrixStream2_dout[223:192]}};

assign tmp_fu_837_p5 = {{l_invTranspBlkMatrixStream2_dout[287:256]}};

assign tmp_fu_837_p6 = {{l_invTranspBlkMatrixStream2_dout[351:320]}};

assign tmp_fu_837_p7 = {{l_invTranspBlkMatrixStream2_dout[415:384]}};

assign tmp_fu_837_p8 = {{l_invTranspBlkMatrixStream2_dout[479:448]}};

assign tmp_s_fu_859_p1 = {{l_invTranspBlkMatrixStream2_dout[63:32]}};

assign tmp_s_fu_859_p2 = {{l_invTranspBlkMatrixStream2_dout[127:96]}};

assign tmp_s_fu_859_p3 = {{l_invTranspBlkMatrixStream2_dout[191:160]}};

assign tmp_s_fu_859_p4 = {{l_invTranspBlkMatrixStream2_dout[255:224]}};

assign tmp_s_fu_859_p5 = {{l_invTranspBlkMatrixStream2_dout[319:288]}};

assign tmp_s_fu_859_p6 = {{l_invTranspBlkMatrixStream2_dout[383:352]}};

assign tmp_s_fu_859_p7 = {{l_invTranspBlkMatrixStream2_dout[447:416]}};

assign tmp_s_fu_859_p8 = {{l_invTranspBlkMatrixStream2_dout[511:480]}};

assign trunc_ln145_fu_667_p1 = l_invTranspBlkMatrixStream2_dout[31:0];

assign trunc_ln274_fu_827_p1 = i_fu_649_p3[2:0];

assign trunc_ln288_fu_1304_p1 = i_1_fu_1288_p3[2:0];

assign xor_ln274_fu_1181_p2 = (trunc_ln274_fu_827_p1 ^ 3'd7);

assign xor_ln288_fu_1466_p2 = (trunc_ln288_fu_1304_p1 ^ 3'd7);

assign xor_ln291_fu_1707_p2 = (trunc_ln288_reg_2043_pp1_iter1_reg ^ 3'd4);

assign zext_ln269_fu_663_p1 = select_ln268_fu_641_p3;

assign zext_ln274_fu_1261_p1 = empty_102_reg_1929;

assign zext_ln287_1_fu_1350_p1 = or_ln287_1_fu_1340_p4;

assign zext_ln287_2_fu_1372_p1 = or_ln287_2_fu_1362_p4;

assign zext_ln287_3_fu_1394_p1 = or_ln287_3_fu_1384_p4;

assign zext_ln287_4_fu_1416_p1 = or_ln287_4_fu_1406_p4;

assign zext_ln287_5_fu_1438_p1 = or_ln287_5_fu_1428_p4;

assign zext_ln287_6_fu_1460_p1 = or_ln287_6_fu_1450_p4;

assign zext_ln287_7_fu_1482_p1 = or_ln287_7_fu_1472_p4;

assign zext_ln287_fu_1328_p1 = or_ln_fu_1318_p4;

endmodule //fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s
