{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "sel", "type": "input port"}, {"id": 2, "content": "d0", "type": "input port"}, {"id": 3, "content": "d1", "type": "input port"}, {"id": 4, "content": "d2", "type": "input port"}, {"id": 5, "content": "data_out", "type": "output port"}, {"id": 6, "content": "mux0", "type": "submodule"}, {"id": 7, "content": "mux1", "type": "submodule"}, {"id": 8, "content": "mux2", "type": "submodule"}], "connectivity": [[1, 2, 0, 3, 1, 0, 1, 0, 4, 7, 6, 1, 8], [6, 6, 6, 7, 7, 7, 8, 8, 8, 5, 5, 5, 5]]}