
Sig_Gen_BLACK.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003190  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b8  0800329c  0800329c  0001329c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003454  08003454  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08003454  08003454  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003454  08003454  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003454  08003454  00013454  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003458  08003458  00013458  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800345c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001bc  200001dc  08003638  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000398  08003638  00020398  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a543  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001a0c  00000000  00000000  0002a748  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000b90  00000000  00000000  0002c158  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ab8  00000000  00000000  0002cce8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000146da  00000000  00000000  0002d7a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000081b2  00000000  00000000  00041e7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000720a9  00000000  00000000  0004a02c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000bc0d5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003510  00000000  00000000  000bc150  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200001dc 	.word	0x200001dc
 8000128:	00000000 	.word	0x00000000
 800012c:	08003284 	.word	0x08003284

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200001e0 	.word	0x200001e0
 8000148:	08003284 	.word	0x08003284

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <strlen>:
 8000160:	4603      	mov	r3, r0
 8000162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000166:	2a00      	cmp	r2, #0
 8000168:	d1fb      	bne.n	8000162 <strlen+0x2>
 800016a:	1a18      	subs	r0, r3, r0
 800016c:	3801      	subs	r0, #1
 800016e:	4770      	bx	lr

08000170 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000170:	b580      	push	{r7, lr}
 8000172:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000174:	4b08      	ldr	r3, [pc, #32]	; (8000198 <HAL_Init+0x28>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	4a07      	ldr	r2, [pc, #28]	; (8000198 <HAL_Init+0x28>)
 800017a:	f043 0310 	orr.w	r3, r3, #16
 800017e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000180:	2003      	movs	r0, #3
 8000182:	f000 f923 	bl	80003cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000186:	2000      	movs	r0, #0
 8000188:	f000 f808 	bl	800019c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800018c:	f002 f9ba 	bl	8002504 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000190:	2300      	movs	r3, #0
}
 8000192:	4618      	mov	r0, r3
 8000194:	bd80      	pop	{r7, pc}
 8000196:	bf00      	nop
 8000198:	40022000 	.word	0x40022000

0800019c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800019c:	b580      	push	{r7, lr}
 800019e:	b082      	sub	sp, #8
 80001a0:	af00      	add	r7, sp, #0
 80001a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80001a4:	4b12      	ldr	r3, [pc, #72]	; (80001f0 <HAL_InitTick+0x54>)
 80001a6:	681a      	ldr	r2, [r3, #0]
 80001a8:	4b12      	ldr	r3, [pc, #72]	; (80001f4 <HAL_InitTick+0x58>)
 80001aa:	781b      	ldrb	r3, [r3, #0]
 80001ac:	4619      	mov	r1, r3
 80001ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80001b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80001b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80001ba:	4618      	mov	r0, r3
 80001bc:	f000 f93b 	bl	8000436 <HAL_SYSTICK_Config>
 80001c0:	4603      	mov	r3, r0
 80001c2:	2b00      	cmp	r3, #0
 80001c4:	d001      	beq.n	80001ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80001c6:	2301      	movs	r3, #1
 80001c8:	e00e      	b.n	80001e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001ca:	687b      	ldr	r3, [r7, #4]
 80001cc:	2b0f      	cmp	r3, #15
 80001ce:	d80a      	bhi.n	80001e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001d0:	2200      	movs	r2, #0
 80001d2:	6879      	ldr	r1, [r7, #4]
 80001d4:	f04f 30ff 	mov.w	r0, #4294967295
 80001d8:	f000 f903 	bl	80003e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001dc:	4a06      	ldr	r2, [pc, #24]	; (80001f8 <HAL_InitTick+0x5c>)
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80001e2:	2300      	movs	r3, #0
 80001e4:	e000      	b.n	80001e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80001e6:	2301      	movs	r3, #1
}
 80001e8:	4618      	mov	r0, r3
 80001ea:	3708      	adds	r7, #8
 80001ec:	46bd      	mov	sp, r7
 80001ee:	bd80      	pop	{r7, pc}
 80001f0:	20000008 	.word	0x20000008
 80001f4:	20000004 	.word	0x20000004
 80001f8:	20000000 	.word	0x20000000

080001fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000200:	4b05      	ldr	r3, [pc, #20]	; (8000218 <HAL_IncTick+0x1c>)
 8000202:	781b      	ldrb	r3, [r3, #0]
 8000204:	461a      	mov	r2, r3
 8000206:	4b05      	ldr	r3, [pc, #20]	; (800021c <HAL_IncTick+0x20>)
 8000208:	681b      	ldr	r3, [r3, #0]
 800020a:	4413      	add	r3, r2
 800020c:	4a03      	ldr	r2, [pc, #12]	; (800021c <HAL_IncTick+0x20>)
 800020e:	6013      	str	r3, [r2, #0]
}
 8000210:	bf00      	nop
 8000212:	46bd      	mov	sp, r7
 8000214:	bc80      	pop	{r7}
 8000216:	4770      	bx	lr
 8000218:	20000004 	.word	0x20000004
 800021c:	200002d0 	.word	0x200002d0

08000220 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000220:	b480      	push	{r7}
 8000222:	af00      	add	r7, sp, #0
  return uwTick;
 8000224:	4b02      	ldr	r3, [pc, #8]	; (8000230 <HAL_GetTick+0x10>)
 8000226:	681b      	ldr	r3, [r3, #0]
}
 8000228:	4618      	mov	r0, r3
 800022a:	46bd      	mov	sp, r7
 800022c:	bc80      	pop	{r7}
 800022e:	4770      	bx	lr
 8000230:	200002d0 	.word	0x200002d0

08000234 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000234:	b480      	push	{r7}
 8000236:	b085      	sub	sp, #20
 8000238:	af00      	add	r7, sp, #0
 800023a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	f003 0307 	and.w	r3, r3, #7
 8000242:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000244:	4b0c      	ldr	r3, [pc, #48]	; (8000278 <__NVIC_SetPriorityGrouping+0x44>)
 8000246:	68db      	ldr	r3, [r3, #12]
 8000248:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800024a:	68ba      	ldr	r2, [r7, #8]
 800024c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000250:	4013      	ands	r3, r2
 8000252:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000254:	68fb      	ldr	r3, [r7, #12]
 8000256:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000258:	68bb      	ldr	r3, [r7, #8]
 800025a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800025c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000260:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000264:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000266:	4a04      	ldr	r2, [pc, #16]	; (8000278 <__NVIC_SetPriorityGrouping+0x44>)
 8000268:	68bb      	ldr	r3, [r7, #8]
 800026a:	60d3      	str	r3, [r2, #12]
}
 800026c:	bf00      	nop
 800026e:	3714      	adds	r7, #20
 8000270:	46bd      	mov	sp, r7
 8000272:	bc80      	pop	{r7}
 8000274:	4770      	bx	lr
 8000276:	bf00      	nop
 8000278:	e000ed00 	.word	0xe000ed00

0800027c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800027c:	b480      	push	{r7}
 800027e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000280:	4b04      	ldr	r3, [pc, #16]	; (8000294 <__NVIC_GetPriorityGrouping+0x18>)
 8000282:	68db      	ldr	r3, [r3, #12]
 8000284:	0a1b      	lsrs	r3, r3, #8
 8000286:	f003 0307 	and.w	r3, r3, #7
}
 800028a:	4618      	mov	r0, r3
 800028c:	46bd      	mov	sp, r7
 800028e:	bc80      	pop	{r7}
 8000290:	4770      	bx	lr
 8000292:	bf00      	nop
 8000294:	e000ed00 	.word	0xe000ed00

08000298 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000298:	b480      	push	{r7}
 800029a:	b083      	sub	sp, #12
 800029c:	af00      	add	r7, sp, #0
 800029e:	4603      	mov	r3, r0
 80002a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002a6:	2b00      	cmp	r3, #0
 80002a8:	db0b      	blt.n	80002c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80002aa:	79fb      	ldrb	r3, [r7, #7]
 80002ac:	f003 021f 	and.w	r2, r3, #31
 80002b0:	4906      	ldr	r1, [pc, #24]	; (80002cc <__NVIC_EnableIRQ+0x34>)
 80002b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002b6:	095b      	lsrs	r3, r3, #5
 80002b8:	2001      	movs	r0, #1
 80002ba:	fa00 f202 	lsl.w	r2, r0, r2
 80002be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80002c2:	bf00      	nop
 80002c4:	370c      	adds	r7, #12
 80002c6:	46bd      	mov	sp, r7
 80002c8:	bc80      	pop	{r7}
 80002ca:	4770      	bx	lr
 80002cc:	e000e100 	.word	0xe000e100

080002d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002d0:	b480      	push	{r7}
 80002d2:	b083      	sub	sp, #12
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	4603      	mov	r3, r0
 80002d8:	6039      	str	r1, [r7, #0]
 80002da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	db0a      	blt.n	80002fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002e4:	683b      	ldr	r3, [r7, #0]
 80002e6:	b2da      	uxtb	r2, r3
 80002e8:	490c      	ldr	r1, [pc, #48]	; (800031c <__NVIC_SetPriority+0x4c>)
 80002ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ee:	0112      	lsls	r2, r2, #4
 80002f0:	b2d2      	uxtb	r2, r2
 80002f2:	440b      	add	r3, r1
 80002f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002f8:	e00a      	b.n	8000310 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002fa:	683b      	ldr	r3, [r7, #0]
 80002fc:	b2da      	uxtb	r2, r3
 80002fe:	4908      	ldr	r1, [pc, #32]	; (8000320 <__NVIC_SetPriority+0x50>)
 8000300:	79fb      	ldrb	r3, [r7, #7]
 8000302:	f003 030f 	and.w	r3, r3, #15
 8000306:	3b04      	subs	r3, #4
 8000308:	0112      	lsls	r2, r2, #4
 800030a:	b2d2      	uxtb	r2, r2
 800030c:	440b      	add	r3, r1
 800030e:	761a      	strb	r2, [r3, #24]
}
 8000310:	bf00      	nop
 8000312:	370c      	adds	r7, #12
 8000314:	46bd      	mov	sp, r7
 8000316:	bc80      	pop	{r7}
 8000318:	4770      	bx	lr
 800031a:	bf00      	nop
 800031c:	e000e100 	.word	0xe000e100
 8000320:	e000ed00 	.word	0xe000ed00

08000324 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000324:	b480      	push	{r7}
 8000326:	b089      	sub	sp, #36	; 0x24
 8000328:	af00      	add	r7, sp, #0
 800032a:	60f8      	str	r0, [r7, #12]
 800032c:	60b9      	str	r1, [r7, #8]
 800032e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000330:	68fb      	ldr	r3, [r7, #12]
 8000332:	f003 0307 	and.w	r3, r3, #7
 8000336:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000338:	69fb      	ldr	r3, [r7, #28]
 800033a:	f1c3 0307 	rsb	r3, r3, #7
 800033e:	2b04      	cmp	r3, #4
 8000340:	bf28      	it	cs
 8000342:	2304      	movcs	r3, #4
 8000344:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000346:	69fb      	ldr	r3, [r7, #28]
 8000348:	3304      	adds	r3, #4
 800034a:	2b06      	cmp	r3, #6
 800034c:	d902      	bls.n	8000354 <NVIC_EncodePriority+0x30>
 800034e:	69fb      	ldr	r3, [r7, #28]
 8000350:	3b03      	subs	r3, #3
 8000352:	e000      	b.n	8000356 <NVIC_EncodePriority+0x32>
 8000354:	2300      	movs	r3, #0
 8000356:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000358:	f04f 32ff 	mov.w	r2, #4294967295
 800035c:	69bb      	ldr	r3, [r7, #24]
 800035e:	fa02 f303 	lsl.w	r3, r2, r3
 8000362:	43da      	mvns	r2, r3
 8000364:	68bb      	ldr	r3, [r7, #8]
 8000366:	401a      	ands	r2, r3
 8000368:	697b      	ldr	r3, [r7, #20]
 800036a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800036c:	f04f 31ff 	mov.w	r1, #4294967295
 8000370:	697b      	ldr	r3, [r7, #20]
 8000372:	fa01 f303 	lsl.w	r3, r1, r3
 8000376:	43d9      	mvns	r1, r3
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800037c:	4313      	orrs	r3, r2
         );
}
 800037e:	4618      	mov	r0, r3
 8000380:	3724      	adds	r7, #36	; 0x24
 8000382:	46bd      	mov	sp, r7
 8000384:	bc80      	pop	{r7}
 8000386:	4770      	bx	lr

08000388 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	b082      	sub	sp, #8
 800038c:	af00      	add	r7, sp, #0
 800038e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	3b01      	subs	r3, #1
 8000394:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000398:	d301      	bcc.n	800039e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800039a:	2301      	movs	r3, #1
 800039c:	e00f      	b.n	80003be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800039e:	4a0a      	ldr	r2, [pc, #40]	; (80003c8 <SysTick_Config+0x40>)
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	3b01      	subs	r3, #1
 80003a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80003a6:	210f      	movs	r1, #15
 80003a8:	f04f 30ff 	mov.w	r0, #4294967295
 80003ac:	f7ff ff90 	bl	80002d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80003b0:	4b05      	ldr	r3, [pc, #20]	; (80003c8 <SysTick_Config+0x40>)
 80003b2:	2200      	movs	r2, #0
 80003b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80003b6:	4b04      	ldr	r3, [pc, #16]	; (80003c8 <SysTick_Config+0x40>)
 80003b8:	2207      	movs	r2, #7
 80003ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80003bc:	2300      	movs	r3, #0
}
 80003be:	4618      	mov	r0, r3
 80003c0:	3708      	adds	r7, #8
 80003c2:	46bd      	mov	sp, r7
 80003c4:	bd80      	pop	{r7, pc}
 80003c6:	bf00      	nop
 80003c8:	e000e010 	.word	0xe000e010

080003cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b082      	sub	sp, #8
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80003d4:	6878      	ldr	r0, [r7, #4]
 80003d6:	f7ff ff2d 	bl	8000234 <__NVIC_SetPriorityGrouping>
}
 80003da:	bf00      	nop
 80003dc:	3708      	adds	r7, #8
 80003de:	46bd      	mov	sp, r7
 80003e0:	bd80      	pop	{r7, pc}

080003e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80003e2:	b580      	push	{r7, lr}
 80003e4:	b086      	sub	sp, #24
 80003e6:	af00      	add	r7, sp, #0
 80003e8:	4603      	mov	r3, r0
 80003ea:	60b9      	str	r1, [r7, #8]
 80003ec:	607a      	str	r2, [r7, #4]
 80003ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80003f0:	2300      	movs	r3, #0
 80003f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80003f4:	f7ff ff42 	bl	800027c <__NVIC_GetPriorityGrouping>
 80003f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80003fa:	687a      	ldr	r2, [r7, #4]
 80003fc:	68b9      	ldr	r1, [r7, #8]
 80003fe:	6978      	ldr	r0, [r7, #20]
 8000400:	f7ff ff90 	bl	8000324 <NVIC_EncodePriority>
 8000404:	4602      	mov	r2, r0
 8000406:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800040a:	4611      	mov	r1, r2
 800040c:	4618      	mov	r0, r3
 800040e:	f7ff ff5f 	bl	80002d0 <__NVIC_SetPriority>
}
 8000412:	bf00      	nop
 8000414:	3718      	adds	r7, #24
 8000416:	46bd      	mov	sp, r7
 8000418:	bd80      	pop	{r7, pc}

0800041a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800041a:	b580      	push	{r7, lr}
 800041c:	b082      	sub	sp, #8
 800041e:	af00      	add	r7, sp, #0
 8000420:	4603      	mov	r3, r0
 8000422:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000424:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000428:	4618      	mov	r0, r3
 800042a:	f7ff ff35 	bl	8000298 <__NVIC_EnableIRQ>
}
 800042e:	bf00      	nop
 8000430:	3708      	adds	r7, #8
 8000432:	46bd      	mov	sp, r7
 8000434:	bd80      	pop	{r7, pc}

08000436 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000436:	b580      	push	{r7, lr}
 8000438:	b082      	sub	sp, #8
 800043a:	af00      	add	r7, sp, #0
 800043c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800043e:	6878      	ldr	r0, [r7, #4]
 8000440:	f7ff ffa2 	bl	8000388 <SysTick_Config>
 8000444:	4603      	mov	r3, r0
}
 8000446:	4618      	mov	r0, r3
 8000448:	3708      	adds	r7, #8
 800044a:	46bd      	mov	sp, r7
 800044c:	bd80      	pop	{r7, pc}
	...

08000450 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000450:	b580      	push	{r7, lr}
 8000452:	b084      	sub	sp, #16
 8000454:	af00      	add	r7, sp, #0
 8000456:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000458:	2300      	movs	r3, #0
 800045a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000462:	2b02      	cmp	r3, #2
 8000464:	d005      	beq.n	8000472 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	2204      	movs	r2, #4
 800046a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800046c:	2301      	movs	r3, #1
 800046e:	73fb      	strb	r3, [r7, #15]
 8000470:	e051      	b.n	8000516 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	681a      	ldr	r2, [r3, #0]
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	f022 020e 	bic.w	r2, r2, #14
 8000480:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	681b      	ldr	r3, [r3, #0]
 8000486:	681a      	ldr	r2, [r3, #0]
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	f022 0201 	bic.w	r2, r2, #1
 8000490:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	681b      	ldr	r3, [r3, #0]
 8000496:	4a22      	ldr	r2, [pc, #136]	; (8000520 <HAL_DMA_Abort_IT+0xd0>)
 8000498:	4293      	cmp	r3, r2
 800049a:	d029      	beq.n	80004f0 <HAL_DMA_Abort_IT+0xa0>
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	4a20      	ldr	r2, [pc, #128]	; (8000524 <HAL_DMA_Abort_IT+0xd4>)
 80004a2:	4293      	cmp	r3, r2
 80004a4:	d022      	beq.n	80004ec <HAL_DMA_Abort_IT+0x9c>
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	4a1f      	ldr	r2, [pc, #124]	; (8000528 <HAL_DMA_Abort_IT+0xd8>)
 80004ac:	4293      	cmp	r3, r2
 80004ae:	d01a      	beq.n	80004e6 <HAL_DMA_Abort_IT+0x96>
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	4a1d      	ldr	r2, [pc, #116]	; (800052c <HAL_DMA_Abort_IT+0xdc>)
 80004b6:	4293      	cmp	r3, r2
 80004b8:	d012      	beq.n	80004e0 <HAL_DMA_Abort_IT+0x90>
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	681b      	ldr	r3, [r3, #0]
 80004be:	4a1c      	ldr	r2, [pc, #112]	; (8000530 <HAL_DMA_Abort_IT+0xe0>)
 80004c0:	4293      	cmp	r3, r2
 80004c2:	d00a      	beq.n	80004da <HAL_DMA_Abort_IT+0x8a>
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	4a1a      	ldr	r2, [pc, #104]	; (8000534 <HAL_DMA_Abort_IT+0xe4>)
 80004ca:	4293      	cmp	r3, r2
 80004cc:	d102      	bne.n	80004d4 <HAL_DMA_Abort_IT+0x84>
 80004ce:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80004d2:	e00e      	b.n	80004f2 <HAL_DMA_Abort_IT+0xa2>
 80004d4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80004d8:	e00b      	b.n	80004f2 <HAL_DMA_Abort_IT+0xa2>
 80004da:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80004de:	e008      	b.n	80004f2 <HAL_DMA_Abort_IT+0xa2>
 80004e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80004e4:	e005      	b.n	80004f2 <HAL_DMA_Abort_IT+0xa2>
 80004e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80004ea:	e002      	b.n	80004f2 <HAL_DMA_Abort_IT+0xa2>
 80004ec:	2310      	movs	r3, #16
 80004ee:	e000      	b.n	80004f2 <HAL_DMA_Abort_IT+0xa2>
 80004f0:	2301      	movs	r3, #1
 80004f2:	4a11      	ldr	r2, [pc, #68]	; (8000538 <HAL_DMA_Abort_IT+0xe8>)
 80004f4:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	2201      	movs	r2, #1
 80004fa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	2200      	movs	r2, #0
 8000502:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800050a:	2b00      	cmp	r3, #0
 800050c:	d003      	beq.n	8000516 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000512:	6878      	ldr	r0, [r7, #4]
 8000514:	4798      	blx	r3
    } 
  }
  return status;
 8000516:	7bfb      	ldrb	r3, [r7, #15]
}
 8000518:	4618      	mov	r0, r3
 800051a:	3710      	adds	r7, #16
 800051c:	46bd      	mov	sp, r7
 800051e:	bd80      	pop	{r7, pc}
 8000520:	40020008 	.word	0x40020008
 8000524:	4002001c 	.word	0x4002001c
 8000528:	40020030 	.word	0x40020030
 800052c:	40020044 	.word	0x40020044
 8000530:	40020058 	.word	0x40020058
 8000534:	4002006c 	.word	0x4002006c
 8000538:	40020000 	.word	0x40020000

0800053c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800053c:	b480      	push	{r7}
 800053e:	b08b      	sub	sp, #44	; 0x2c
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
 8000544:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000546:	2300      	movs	r3, #0
 8000548:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800054a:	2300      	movs	r3, #0
 800054c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800054e:	e127      	b.n	80007a0 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000550:	2201      	movs	r2, #1
 8000552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000554:	fa02 f303 	lsl.w	r3, r2, r3
 8000558:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800055a:	683b      	ldr	r3, [r7, #0]
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	69fa      	ldr	r2, [r7, #28]
 8000560:	4013      	ands	r3, r2
 8000562:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000564:	69ba      	ldr	r2, [r7, #24]
 8000566:	69fb      	ldr	r3, [r7, #28]
 8000568:	429a      	cmp	r2, r3
 800056a:	f040 8116 	bne.w	800079a <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800056e:	683b      	ldr	r3, [r7, #0]
 8000570:	685b      	ldr	r3, [r3, #4]
 8000572:	2b12      	cmp	r3, #18
 8000574:	d034      	beq.n	80005e0 <HAL_GPIO_Init+0xa4>
 8000576:	2b12      	cmp	r3, #18
 8000578:	d80d      	bhi.n	8000596 <HAL_GPIO_Init+0x5a>
 800057a:	2b02      	cmp	r3, #2
 800057c:	d02b      	beq.n	80005d6 <HAL_GPIO_Init+0x9a>
 800057e:	2b02      	cmp	r3, #2
 8000580:	d804      	bhi.n	800058c <HAL_GPIO_Init+0x50>
 8000582:	2b00      	cmp	r3, #0
 8000584:	d031      	beq.n	80005ea <HAL_GPIO_Init+0xae>
 8000586:	2b01      	cmp	r3, #1
 8000588:	d01c      	beq.n	80005c4 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800058a:	e048      	b.n	800061e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800058c:	2b03      	cmp	r3, #3
 800058e:	d043      	beq.n	8000618 <HAL_GPIO_Init+0xdc>
 8000590:	2b11      	cmp	r3, #17
 8000592:	d01b      	beq.n	80005cc <HAL_GPIO_Init+0x90>
          break;
 8000594:	e043      	b.n	800061e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000596:	4a89      	ldr	r2, [pc, #548]	; (80007bc <HAL_GPIO_Init+0x280>)
 8000598:	4293      	cmp	r3, r2
 800059a:	d026      	beq.n	80005ea <HAL_GPIO_Init+0xae>
 800059c:	4a87      	ldr	r2, [pc, #540]	; (80007bc <HAL_GPIO_Init+0x280>)
 800059e:	4293      	cmp	r3, r2
 80005a0:	d806      	bhi.n	80005b0 <HAL_GPIO_Init+0x74>
 80005a2:	4a87      	ldr	r2, [pc, #540]	; (80007c0 <HAL_GPIO_Init+0x284>)
 80005a4:	4293      	cmp	r3, r2
 80005a6:	d020      	beq.n	80005ea <HAL_GPIO_Init+0xae>
 80005a8:	4a86      	ldr	r2, [pc, #536]	; (80007c4 <HAL_GPIO_Init+0x288>)
 80005aa:	4293      	cmp	r3, r2
 80005ac:	d01d      	beq.n	80005ea <HAL_GPIO_Init+0xae>
          break;
 80005ae:	e036      	b.n	800061e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80005b0:	4a85      	ldr	r2, [pc, #532]	; (80007c8 <HAL_GPIO_Init+0x28c>)
 80005b2:	4293      	cmp	r3, r2
 80005b4:	d019      	beq.n	80005ea <HAL_GPIO_Init+0xae>
 80005b6:	4a85      	ldr	r2, [pc, #532]	; (80007cc <HAL_GPIO_Init+0x290>)
 80005b8:	4293      	cmp	r3, r2
 80005ba:	d016      	beq.n	80005ea <HAL_GPIO_Init+0xae>
 80005bc:	4a84      	ldr	r2, [pc, #528]	; (80007d0 <HAL_GPIO_Init+0x294>)
 80005be:	4293      	cmp	r3, r2
 80005c0:	d013      	beq.n	80005ea <HAL_GPIO_Init+0xae>
          break;
 80005c2:	e02c      	b.n	800061e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80005c4:	683b      	ldr	r3, [r7, #0]
 80005c6:	68db      	ldr	r3, [r3, #12]
 80005c8:	623b      	str	r3, [r7, #32]
          break;
 80005ca:	e028      	b.n	800061e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80005cc:	683b      	ldr	r3, [r7, #0]
 80005ce:	68db      	ldr	r3, [r3, #12]
 80005d0:	3304      	adds	r3, #4
 80005d2:	623b      	str	r3, [r7, #32]
          break;
 80005d4:	e023      	b.n	800061e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80005d6:	683b      	ldr	r3, [r7, #0]
 80005d8:	68db      	ldr	r3, [r3, #12]
 80005da:	3308      	adds	r3, #8
 80005dc:	623b      	str	r3, [r7, #32]
          break;
 80005de:	e01e      	b.n	800061e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80005e0:	683b      	ldr	r3, [r7, #0]
 80005e2:	68db      	ldr	r3, [r3, #12]
 80005e4:	330c      	adds	r3, #12
 80005e6:	623b      	str	r3, [r7, #32]
          break;
 80005e8:	e019      	b.n	800061e <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80005ea:	683b      	ldr	r3, [r7, #0]
 80005ec:	689b      	ldr	r3, [r3, #8]
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d102      	bne.n	80005f8 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80005f2:	2304      	movs	r3, #4
 80005f4:	623b      	str	r3, [r7, #32]
          break;
 80005f6:	e012      	b.n	800061e <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80005f8:	683b      	ldr	r3, [r7, #0]
 80005fa:	689b      	ldr	r3, [r3, #8]
 80005fc:	2b01      	cmp	r3, #1
 80005fe:	d105      	bne.n	800060c <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000600:	2308      	movs	r3, #8
 8000602:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	69fa      	ldr	r2, [r7, #28]
 8000608:	611a      	str	r2, [r3, #16]
          break;
 800060a:	e008      	b.n	800061e <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800060c:	2308      	movs	r3, #8
 800060e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	69fa      	ldr	r2, [r7, #28]
 8000614:	615a      	str	r2, [r3, #20]
          break;
 8000616:	e002      	b.n	800061e <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000618:	2300      	movs	r3, #0
 800061a:	623b      	str	r3, [r7, #32]
          break;
 800061c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800061e:	69bb      	ldr	r3, [r7, #24]
 8000620:	2bff      	cmp	r3, #255	; 0xff
 8000622:	d801      	bhi.n	8000628 <HAL_GPIO_Init+0xec>
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	e001      	b.n	800062c <HAL_GPIO_Init+0xf0>
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	3304      	adds	r3, #4
 800062c:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800062e:	69bb      	ldr	r3, [r7, #24]
 8000630:	2bff      	cmp	r3, #255	; 0xff
 8000632:	d802      	bhi.n	800063a <HAL_GPIO_Init+0xfe>
 8000634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000636:	009b      	lsls	r3, r3, #2
 8000638:	e002      	b.n	8000640 <HAL_GPIO_Init+0x104>
 800063a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800063c:	3b08      	subs	r3, #8
 800063e:	009b      	lsls	r3, r3, #2
 8000640:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000642:	697b      	ldr	r3, [r7, #20]
 8000644:	681a      	ldr	r2, [r3, #0]
 8000646:	210f      	movs	r1, #15
 8000648:	693b      	ldr	r3, [r7, #16]
 800064a:	fa01 f303 	lsl.w	r3, r1, r3
 800064e:	43db      	mvns	r3, r3
 8000650:	401a      	ands	r2, r3
 8000652:	6a39      	ldr	r1, [r7, #32]
 8000654:	693b      	ldr	r3, [r7, #16]
 8000656:	fa01 f303 	lsl.w	r3, r1, r3
 800065a:	431a      	orrs	r2, r3
 800065c:	697b      	ldr	r3, [r7, #20]
 800065e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000660:	683b      	ldr	r3, [r7, #0]
 8000662:	685b      	ldr	r3, [r3, #4]
 8000664:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000668:	2b00      	cmp	r3, #0
 800066a:	f000 8096 	beq.w	800079a <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800066e:	4b59      	ldr	r3, [pc, #356]	; (80007d4 <HAL_GPIO_Init+0x298>)
 8000670:	699b      	ldr	r3, [r3, #24]
 8000672:	4a58      	ldr	r2, [pc, #352]	; (80007d4 <HAL_GPIO_Init+0x298>)
 8000674:	f043 0301 	orr.w	r3, r3, #1
 8000678:	6193      	str	r3, [r2, #24]
 800067a:	4b56      	ldr	r3, [pc, #344]	; (80007d4 <HAL_GPIO_Init+0x298>)
 800067c:	699b      	ldr	r3, [r3, #24]
 800067e:	f003 0301 	and.w	r3, r3, #1
 8000682:	60bb      	str	r3, [r7, #8]
 8000684:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000686:	4a54      	ldr	r2, [pc, #336]	; (80007d8 <HAL_GPIO_Init+0x29c>)
 8000688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800068a:	089b      	lsrs	r3, r3, #2
 800068c:	3302      	adds	r3, #2
 800068e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000692:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000696:	f003 0303 	and.w	r3, r3, #3
 800069a:	009b      	lsls	r3, r3, #2
 800069c:	220f      	movs	r2, #15
 800069e:	fa02 f303 	lsl.w	r3, r2, r3
 80006a2:	43db      	mvns	r3, r3
 80006a4:	68fa      	ldr	r2, [r7, #12]
 80006a6:	4013      	ands	r3, r2
 80006a8:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	4a4b      	ldr	r2, [pc, #300]	; (80007dc <HAL_GPIO_Init+0x2a0>)
 80006ae:	4293      	cmp	r3, r2
 80006b0:	d013      	beq.n	80006da <HAL_GPIO_Init+0x19e>
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	4a4a      	ldr	r2, [pc, #296]	; (80007e0 <HAL_GPIO_Init+0x2a4>)
 80006b6:	4293      	cmp	r3, r2
 80006b8:	d00d      	beq.n	80006d6 <HAL_GPIO_Init+0x19a>
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	4a49      	ldr	r2, [pc, #292]	; (80007e4 <HAL_GPIO_Init+0x2a8>)
 80006be:	4293      	cmp	r3, r2
 80006c0:	d007      	beq.n	80006d2 <HAL_GPIO_Init+0x196>
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	4a48      	ldr	r2, [pc, #288]	; (80007e8 <HAL_GPIO_Init+0x2ac>)
 80006c6:	4293      	cmp	r3, r2
 80006c8:	d101      	bne.n	80006ce <HAL_GPIO_Init+0x192>
 80006ca:	2303      	movs	r3, #3
 80006cc:	e006      	b.n	80006dc <HAL_GPIO_Init+0x1a0>
 80006ce:	2304      	movs	r3, #4
 80006d0:	e004      	b.n	80006dc <HAL_GPIO_Init+0x1a0>
 80006d2:	2302      	movs	r3, #2
 80006d4:	e002      	b.n	80006dc <HAL_GPIO_Init+0x1a0>
 80006d6:	2301      	movs	r3, #1
 80006d8:	e000      	b.n	80006dc <HAL_GPIO_Init+0x1a0>
 80006da:	2300      	movs	r3, #0
 80006dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80006de:	f002 0203 	and.w	r2, r2, #3
 80006e2:	0092      	lsls	r2, r2, #2
 80006e4:	4093      	lsls	r3, r2
 80006e6:	68fa      	ldr	r2, [r7, #12]
 80006e8:	4313      	orrs	r3, r2
 80006ea:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80006ec:	493a      	ldr	r1, [pc, #232]	; (80007d8 <HAL_GPIO_Init+0x29c>)
 80006ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006f0:	089b      	lsrs	r3, r3, #2
 80006f2:	3302      	adds	r3, #2
 80006f4:	68fa      	ldr	r2, [r7, #12]
 80006f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80006fa:	683b      	ldr	r3, [r7, #0]
 80006fc:	685b      	ldr	r3, [r3, #4]
 80006fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000702:	2b00      	cmp	r3, #0
 8000704:	d006      	beq.n	8000714 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000706:	4b39      	ldr	r3, [pc, #228]	; (80007ec <HAL_GPIO_Init+0x2b0>)
 8000708:	681a      	ldr	r2, [r3, #0]
 800070a:	4938      	ldr	r1, [pc, #224]	; (80007ec <HAL_GPIO_Init+0x2b0>)
 800070c:	69bb      	ldr	r3, [r7, #24]
 800070e:	4313      	orrs	r3, r2
 8000710:	600b      	str	r3, [r1, #0]
 8000712:	e006      	b.n	8000722 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000714:	4b35      	ldr	r3, [pc, #212]	; (80007ec <HAL_GPIO_Init+0x2b0>)
 8000716:	681a      	ldr	r2, [r3, #0]
 8000718:	69bb      	ldr	r3, [r7, #24]
 800071a:	43db      	mvns	r3, r3
 800071c:	4933      	ldr	r1, [pc, #204]	; (80007ec <HAL_GPIO_Init+0x2b0>)
 800071e:	4013      	ands	r3, r2
 8000720:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000722:	683b      	ldr	r3, [r7, #0]
 8000724:	685b      	ldr	r3, [r3, #4]
 8000726:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800072a:	2b00      	cmp	r3, #0
 800072c:	d006      	beq.n	800073c <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800072e:	4b2f      	ldr	r3, [pc, #188]	; (80007ec <HAL_GPIO_Init+0x2b0>)
 8000730:	685a      	ldr	r2, [r3, #4]
 8000732:	492e      	ldr	r1, [pc, #184]	; (80007ec <HAL_GPIO_Init+0x2b0>)
 8000734:	69bb      	ldr	r3, [r7, #24]
 8000736:	4313      	orrs	r3, r2
 8000738:	604b      	str	r3, [r1, #4]
 800073a:	e006      	b.n	800074a <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800073c:	4b2b      	ldr	r3, [pc, #172]	; (80007ec <HAL_GPIO_Init+0x2b0>)
 800073e:	685a      	ldr	r2, [r3, #4]
 8000740:	69bb      	ldr	r3, [r7, #24]
 8000742:	43db      	mvns	r3, r3
 8000744:	4929      	ldr	r1, [pc, #164]	; (80007ec <HAL_GPIO_Init+0x2b0>)
 8000746:	4013      	ands	r3, r2
 8000748:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800074a:	683b      	ldr	r3, [r7, #0]
 800074c:	685b      	ldr	r3, [r3, #4]
 800074e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000752:	2b00      	cmp	r3, #0
 8000754:	d006      	beq.n	8000764 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000756:	4b25      	ldr	r3, [pc, #148]	; (80007ec <HAL_GPIO_Init+0x2b0>)
 8000758:	689a      	ldr	r2, [r3, #8]
 800075a:	4924      	ldr	r1, [pc, #144]	; (80007ec <HAL_GPIO_Init+0x2b0>)
 800075c:	69bb      	ldr	r3, [r7, #24]
 800075e:	4313      	orrs	r3, r2
 8000760:	608b      	str	r3, [r1, #8]
 8000762:	e006      	b.n	8000772 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000764:	4b21      	ldr	r3, [pc, #132]	; (80007ec <HAL_GPIO_Init+0x2b0>)
 8000766:	689a      	ldr	r2, [r3, #8]
 8000768:	69bb      	ldr	r3, [r7, #24]
 800076a:	43db      	mvns	r3, r3
 800076c:	491f      	ldr	r1, [pc, #124]	; (80007ec <HAL_GPIO_Init+0x2b0>)
 800076e:	4013      	ands	r3, r2
 8000770:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000772:	683b      	ldr	r3, [r7, #0]
 8000774:	685b      	ldr	r3, [r3, #4]
 8000776:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800077a:	2b00      	cmp	r3, #0
 800077c:	d006      	beq.n	800078c <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800077e:	4b1b      	ldr	r3, [pc, #108]	; (80007ec <HAL_GPIO_Init+0x2b0>)
 8000780:	68da      	ldr	r2, [r3, #12]
 8000782:	491a      	ldr	r1, [pc, #104]	; (80007ec <HAL_GPIO_Init+0x2b0>)
 8000784:	69bb      	ldr	r3, [r7, #24]
 8000786:	4313      	orrs	r3, r2
 8000788:	60cb      	str	r3, [r1, #12]
 800078a:	e006      	b.n	800079a <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800078c:	4b17      	ldr	r3, [pc, #92]	; (80007ec <HAL_GPIO_Init+0x2b0>)
 800078e:	68da      	ldr	r2, [r3, #12]
 8000790:	69bb      	ldr	r3, [r7, #24]
 8000792:	43db      	mvns	r3, r3
 8000794:	4915      	ldr	r1, [pc, #84]	; (80007ec <HAL_GPIO_Init+0x2b0>)
 8000796:	4013      	ands	r3, r2
 8000798:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800079a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800079c:	3301      	adds	r3, #1
 800079e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007a0:	683b      	ldr	r3, [r7, #0]
 80007a2:	681a      	ldr	r2, [r3, #0]
 80007a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007a6:	fa22 f303 	lsr.w	r3, r2, r3
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	f47f aed0 	bne.w	8000550 <HAL_GPIO_Init+0x14>
  }
}
 80007b0:	bf00      	nop
 80007b2:	372c      	adds	r7, #44	; 0x2c
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bc80      	pop	{r7}
 80007b8:	4770      	bx	lr
 80007ba:	bf00      	nop
 80007bc:	10210000 	.word	0x10210000
 80007c0:	10110000 	.word	0x10110000
 80007c4:	10120000 	.word	0x10120000
 80007c8:	10310000 	.word	0x10310000
 80007cc:	10320000 	.word	0x10320000
 80007d0:	10220000 	.word	0x10220000
 80007d4:	40021000 	.word	0x40021000
 80007d8:	40010000 	.word	0x40010000
 80007dc:	40010800 	.word	0x40010800
 80007e0:	40010c00 	.word	0x40010c00
 80007e4:	40011000 	.word	0x40011000
 80007e8:	40011400 	.word	0x40011400
 80007ec:	40010400 	.word	0x40010400

080007f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b086      	sub	sp, #24
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d101      	bne.n	8000802 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80007fe:	2301      	movs	r3, #1
 8000800:	e26c      	b.n	8000cdc <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	f003 0301 	and.w	r3, r3, #1
 800080a:	2b00      	cmp	r3, #0
 800080c:	f000 8087 	beq.w	800091e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000810:	4b92      	ldr	r3, [pc, #584]	; (8000a5c <HAL_RCC_OscConfig+0x26c>)
 8000812:	685b      	ldr	r3, [r3, #4]
 8000814:	f003 030c 	and.w	r3, r3, #12
 8000818:	2b04      	cmp	r3, #4
 800081a:	d00c      	beq.n	8000836 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800081c:	4b8f      	ldr	r3, [pc, #572]	; (8000a5c <HAL_RCC_OscConfig+0x26c>)
 800081e:	685b      	ldr	r3, [r3, #4]
 8000820:	f003 030c 	and.w	r3, r3, #12
 8000824:	2b08      	cmp	r3, #8
 8000826:	d112      	bne.n	800084e <HAL_RCC_OscConfig+0x5e>
 8000828:	4b8c      	ldr	r3, [pc, #560]	; (8000a5c <HAL_RCC_OscConfig+0x26c>)
 800082a:	685b      	ldr	r3, [r3, #4]
 800082c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000830:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000834:	d10b      	bne.n	800084e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000836:	4b89      	ldr	r3, [pc, #548]	; (8000a5c <HAL_RCC_OscConfig+0x26c>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800083e:	2b00      	cmp	r3, #0
 8000840:	d06c      	beq.n	800091c <HAL_RCC_OscConfig+0x12c>
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	685b      	ldr	r3, [r3, #4]
 8000846:	2b00      	cmp	r3, #0
 8000848:	d168      	bne.n	800091c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800084a:	2301      	movs	r3, #1
 800084c:	e246      	b.n	8000cdc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	685b      	ldr	r3, [r3, #4]
 8000852:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000856:	d106      	bne.n	8000866 <HAL_RCC_OscConfig+0x76>
 8000858:	4b80      	ldr	r3, [pc, #512]	; (8000a5c <HAL_RCC_OscConfig+0x26c>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	4a7f      	ldr	r2, [pc, #508]	; (8000a5c <HAL_RCC_OscConfig+0x26c>)
 800085e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000862:	6013      	str	r3, [r2, #0]
 8000864:	e02e      	b.n	80008c4 <HAL_RCC_OscConfig+0xd4>
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	685b      	ldr	r3, [r3, #4]
 800086a:	2b00      	cmp	r3, #0
 800086c:	d10c      	bne.n	8000888 <HAL_RCC_OscConfig+0x98>
 800086e:	4b7b      	ldr	r3, [pc, #492]	; (8000a5c <HAL_RCC_OscConfig+0x26c>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	4a7a      	ldr	r2, [pc, #488]	; (8000a5c <HAL_RCC_OscConfig+0x26c>)
 8000874:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000878:	6013      	str	r3, [r2, #0]
 800087a:	4b78      	ldr	r3, [pc, #480]	; (8000a5c <HAL_RCC_OscConfig+0x26c>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	4a77      	ldr	r2, [pc, #476]	; (8000a5c <HAL_RCC_OscConfig+0x26c>)
 8000880:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000884:	6013      	str	r3, [r2, #0]
 8000886:	e01d      	b.n	80008c4 <HAL_RCC_OscConfig+0xd4>
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	685b      	ldr	r3, [r3, #4]
 800088c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000890:	d10c      	bne.n	80008ac <HAL_RCC_OscConfig+0xbc>
 8000892:	4b72      	ldr	r3, [pc, #456]	; (8000a5c <HAL_RCC_OscConfig+0x26c>)
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	4a71      	ldr	r2, [pc, #452]	; (8000a5c <HAL_RCC_OscConfig+0x26c>)
 8000898:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800089c:	6013      	str	r3, [r2, #0]
 800089e:	4b6f      	ldr	r3, [pc, #444]	; (8000a5c <HAL_RCC_OscConfig+0x26c>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	4a6e      	ldr	r2, [pc, #440]	; (8000a5c <HAL_RCC_OscConfig+0x26c>)
 80008a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008a8:	6013      	str	r3, [r2, #0]
 80008aa:	e00b      	b.n	80008c4 <HAL_RCC_OscConfig+0xd4>
 80008ac:	4b6b      	ldr	r3, [pc, #428]	; (8000a5c <HAL_RCC_OscConfig+0x26c>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	4a6a      	ldr	r2, [pc, #424]	; (8000a5c <HAL_RCC_OscConfig+0x26c>)
 80008b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80008b6:	6013      	str	r3, [r2, #0]
 80008b8:	4b68      	ldr	r3, [pc, #416]	; (8000a5c <HAL_RCC_OscConfig+0x26c>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	4a67      	ldr	r2, [pc, #412]	; (8000a5c <HAL_RCC_OscConfig+0x26c>)
 80008be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80008c2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	685b      	ldr	r3, [r3, #4]
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d013      	beq.n	80008f4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008cc:	f7ff fca8 	bl	8000220 <HAL_GetTick>
 80008d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008d2:	e008      	b.n	80008e6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80008d4:	f7ff fca4 	bl	8000220 <HAL_GetTick>
 80008d8:	4602      	mov	r2, r0
 80008da:	693b      	ldr	r3, [r7, #16]
 80008dc:	1ad3      	subs	r3, r2, r3
 80008de:	2b64      	cmp	r3, #100	; 0x64
 80008e0:	d901      	bls.n	80008e6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80008e2:	2303      	movs	r3, #3
 80008e4:	e1fa      	b.n	8000cdc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008e6:	4b5d      	ldr	r3, [pc, #372]	; (8000a5c <HAL_RCC_OscConfig+0x26c>)
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d0f0      	beq.n	80008d4 <HAL_RCC_OscConfig+0xe4>
 80008f2:	e014      	b.n	800091e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008f4:	f7ff fc94 	bl	8000220 <HAL_GetTick>
 80008f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80008fa:	e008      	b.n	800090e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80008fc:	f7ff fc90 	bl	8000220 <HAL_GetTick>
 8000900:	4602      	mov	r2, r0
 8000902:	693b      	ldr	r3, [r7, #16]
 8000904:	1ad3      	subs	r3, r2, r3
 8000906:	2b64      	cmp	r3, #100	; 0x64
 8000908:	d901      	bls.n	800090e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800090a:	2303      	movs	r3, #3
 800090c:	e1e6      	b.n	8000cdc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800090e:	4b53      	ldr	r3, [pc, #332]	; (8000a5c <HAL_RCC_OscConfig+0x26c>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000916:	2b00      	cmp	r3, #0
 8000918:	d1f0      	bne.n	80008fc <HAL_RCC_OscConfig+0x10c>
 800091a:	e000      	b.n	800091e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800091c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	f003 0302 	and.w	r3, r3, #2
 8000926:	2b00      	cmp	r3, #0
 8000928:	d063      	beq.n	80009f2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800092a:	4b4c      	ldr	r3, [pc, #304]	; (8000a5c <HAL_RCC_OscConfig+0x26c>)
 800092c:	685b      	ldr	r3, [r3, #4]
 800092e:	f003 030c 	and.w	r3, r3, #12
 8000932:	2b00      	cmp	r3, #0
 8000934:	d00b      	beq.n	800094e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000936:	4b49      	ldr	r3, [pc, #292]	; (8000a5c <HAL_RCC_OscConfig+0x26c>)
 8000938:	685b      	ldr	r3, [r3, #4]
 800093a:	f003 030c 	and.w	r3, r3, #12
 800093e:	2b08      	cmp	r3, #8
 8000940:	d11c      	bne.n	800097c <HAL_RCC_OscConfig+0x18c>
 8000942:	4b46      	ldr	r3, [pc, #280]	; (8000a5c <HAL_RCC_OscConfig+0x26c>)
 8000944:	685b      	ldr	r3, [r3, #4]
 8000946:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800094a:	2b00      	cmp	r3, #0
 800094c:	d116      	bne.n	800097c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800094e:	4b43      	ldr	r3, [pc, #268]	; (8000a5c <HAL_RCC_OscConfig+0x26c>)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	f003 0302 	and.w	r3, r3, #2
 8000956:	2b00      	cmp	r3, #0
 8000958:	d005      	beq.n	8000966 <HAL_RCC_OscConfig+0x176>
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	691b      	ldr	r3, [r3, #16]
 800095e:	2b01      	cmp	r3, #1
 8000960:	d001      	beq.n	8000966 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000962:	2301      	movs	r3, #1
 8000964:	e1ba      	b.n	8000cdc <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000966:	4b3d      	ldr	r3, [pc, #244]	; (8000a5c <HAL_RCC_OscConfig+0x26c>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	695b      	ldr	r3, [r3, #20]
 8000972:	00db      	lsls	r3, r3, #3
 8000974:	4939      	ldr	r1, [pc, #228]	; (8000a5c <HAL_RCC_OscConfig+0x26c>)
 8000976:	4313      	orrs	r3, r2
 8000978:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800097a:	e03a      	b.n	80009f2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	691b      	ldr	r3, [r3, #16]
 8000980:	2b00      	cmp	r3, #0
 8000982:	d020      	beq.n	80009c6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000984:	4b36      	ldr	r3, [pc, #216]	; (8000a60 <HAL_RCC_OscConfig+0x270>)
 8000986:	2201      	movs	r2, #1
 8000988:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800098a:	f7ff fc49 	bl	8000220 <HAL_GetTick>
 800098e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000990:	e008      	b.n	80009a4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000992:	f7ff fc45 	bl	8000220 <HAL_GetTick>
 8000996:	4602      	mov	r2, r0
 8000998:	693b      	ldr	r3, [r7, #16]
 800099a:	1ad3      	subs	r3, r2, r3
 800099c:	2b02      	cmp	r3, #2
 800099e:	d901      	bls.n	80009a4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80009a0:	2303      	movs	r3, #3
 80009a2:	e19b      	b.n	8000cdc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009a4:	4b2d      	ldr	r3, [pc, #180]	; (8000a5c <HAL_RCC_OscConfig+0x26c>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	f003 0302 	and.w	r3, r3, #2
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d0f0      	beq.n	8000992 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009b0:	4b2a      	ldr	r3, [pc, #168]	; (8000a5c <HAL_RCC_OscConfig+0x26c>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	695b      	ldr	r3, [r3, #20]
 80009bc:	00db      	lsls	r3, r3, #3
 80009be:	4927      	ldr	r1, [pc, #156]	; (8000a5c <HAL_RCC_OscConfig+0x26c>)
 80009c0:	4313      	orrs	r3, r2
 80009c2:	600b      	str	r3, [r1, #0]
 80009c4:	e015      	b.n	80009f2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80009c6:	4b26      	ldr	r3, [pc, #152]	; (8000a60 <HAL_RCC_OscConfig+0x270>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80009cc:	f7ff fc28 	bl	8000220 <HAL_GetTick>
 80009d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80009d2:	e008      	b.n	80009e6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80009d4:	f7ff fc24 	bl	8000220 <HAL_GetTick>
 80009d8:	4602      	mov	r2, r0
 80009da:	693b      	ldr	r3, [r7, #16]
 80009dc:	1ad3      	subs	r3, r2, r3
 80009de:	2b02      	cmp	r3, #2
 80009e0:	d901      	bls.n	80009e6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80009e2:	2303      	movs	r3, #3
 80009e4:	e17a      	b.n	8000cdc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80009e6:	4b1d      	ldr	r3, [pc, #116]	; (8000a5c <HAL_RCC_OscConfig+0x26c>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	f003 0302 	and.w	r3, r3, #2
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d1f0      	bne.n	80009d4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	f003 0308 	and.w	r3, r3, #8
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d03a      	beq.n	8000a74 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	699b      	ldr	r3, [r3, #24]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d019      	beq.n	8000a3a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000a06:	4b17      	ldr	r3, [pc, #92]	; (8000a64 <HAL_RCC_OscConfig+0x274>)
 8000a08:	2201      	movs	r2, #1
 8000a0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a0c:	f7ff fc08 	bl	8000220 <HAL_GetTick>
 8000a10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a12:	e008      	b.n	8000a26 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000a14:	f7ff fc04 	bl	8000220 <HAL_GetTick>
 8000a18:	4602      	mov	r2, r0
 8000a1a:	693b      	ldr	r3, [r7, #16]
 8000a1c:	1ad3      	subs	r3, r2, r3
 8000a1e:	2b02      	cmp	r3, #2
 8000a20:	d901      	bls.n	8000a26 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000a22:	2303      	movs	r3, #3
 8000a24:	e15a      	b.n	8000cdc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a26:	4b0d      	ldr	r3, [pc, #52]	; (8000a5c <HAL_RCC_OscConfig+0x26c>)
 8000a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a2a:	f003 0302 	and.w	r3, r3, #2
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d0f0      	beq.n	8000a14 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000a32:	2001      	movs	r0, #1
 8000a34:	f000 fada 	bl	8000fec <RCC_Delay>
 8000a38:	e01c      	b.n	8000a74 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000a3a:	4b0a      	ldr	r3, [pc, #40]	; (8000a64 <HAL_RCC_OscConfig+0x274>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a40:	f7ff fbee 	bl	8000220 <HAL_GetTick>
 8000a44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a46:	e00f      	b.n	8000a68 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000a48:	f7ff fbea 	bl	8000220 <HAL_GetTick>
 8000a4c:	4602      	mov	r2, r0
 8000a4e:	693b      	ldr	r3, [r7, #16]
 8000a50:	1ad3      	subs	r3, r2, r3
 8000a52:	2b02      	cmp	r3, #2
 8000a54:	d908      	bls.n	8000a68 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000a56:	2303      	movs	r3, #3
 8000a58:	e140      	b.n	8000cdc <HAL_RCC_OscConfig+0x4ec>
 8000a5a:	bf00      	nop
 8000a5c:	40021000 	.word	0x40021000
 8000a60:	42420000 	.word	0x42420000
 8000a64:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a68:	4b9e      	ldr	r3, [pc, #632]	; (8000ce4 <HAL_RCC_OscConfig+0x4f4>)
 8000a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a6c:	f003 0302 	and.w	r3, r3, #2
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d1e9      	bne.n	8000a48 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	f003 0304 	and.w	r3, r3, #4
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	f000 80a6 	beq.w	8000bce <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000a82:	2300      	movs	r3, #0
 8000a84:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a86:	4b97      	ldr	r3, [pc, #604]	; (8000ce4 <HAL_RCC_OscConfig+0x4f4>)
 8000a88:	69db      	ldr	r3, [r3, #28]
 8000a8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d10d      	bne.n	8000aae <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000a92:	4b94      	ldr	r3, [pc, #592]	; (8000ce4 <HAL_RCC_OscConfig+0x4f4>)
 8000a94:	69db      	ldr	r3, [r3, #28]
 8000a96:	4a93      	ldr	r2, [pc, #588]	; (8000ce4 <HAL_RCC_OscConfig+0x4f4>)
 8000a98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a9c:	61d3      	str	r3, [r2, #28]
 8000a9e:	4b91      	ldr	r3, [pc, #580]	; (8000ce4 <HAL_RCC_OscConfig+0x4f4>)
 8000aa0:	69db      	ldr	r3, [r3, #28]
 8000aa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aa6:	60bb      	str	r3, [r7, #8]
 8000aa8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000aaa:	2301      	movs	r3, #1
 8000aac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000aae:	4b8e      	ldr	r3, [pc, #568]	; (8000ce8 <HAL_RCC_OscConfig+0x4f8>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d118      	bne.n	8000aec <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000aba:	4b8b      	ldr	r3, [pc, #556]	; (8000ce8 <HAL_RCC_OscConfig+0x4f8>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	4a8a      	ldr	r2, [pc, #552]	; (8000ce8 <HAL_RCC_OscConfig+0x4f8>)
 8000ac0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ac4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000ac6:	f7ff fbab 	bl	8000220 <HAL_GetTick>
 8000aca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000acc:	e008      	b.n	8000ae0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ace:	f7ff fba7 	bl	8000220 <HAL_GetTick>
 8000ad2:	4602      	mov	r2, r0
 8000ad4:	693b      	ldr	r3, [r7, #16]
 8000ad6:	1ad3      	subs	r3, r2, r3
 8000ad8:	2b64      	cmp	r3, #100	; 0x64
 8000ada:	d901      	bls.n	8000ae0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000adc:	2303      	movs	r3, #3
 8000ade:	e0fd      	b.n	8000cdc <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ae0:	4b81      	ldr	r3, [pc, #516]	; (8000ce8 <HAL_RCC_OscConfig+0x4f8>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d0f0      	beq.n	8000ace <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	68db      	ldr	r3, [r3, #12]
 8000af0:	2b01      	cmp	r3, #1
 8000af2:	d106      	bne.n	8000b02 <HAL_RCC_OscConfig+0x312>
 8000af4:	4b7b      	ldr	r3, [pc, #492]	; (8000ce4 <HAL_RCC_OscConfig+0x4f4>)
 8000af6:	6a1b      	ldr	r3, [r3, #32]
 8000af8:	4a7a      	ldr	r2, [pc, #488]	; (8000ce4 <HAL_RCC_OscConfig+0x4f4>)
 8000afa:	f043 0301 	orr.w	r3, r3, #1
 8000afe:	6213      	str	r3, [r2, #32]
 8000b00:	e02d      	b.n	8000b5e <HAL_RCC_OscConfig+0x36e>
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	68db      	ldr	r3, [r3, #12]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d10c      	bne.n	8000b24 <HAL_RCC_OscConfig+0x334>
 8000b0a:	4b76      	ldr	r3, [pc, #472]	; (8000ce4 <HAL_RCC_OscConfig+0x4f4>)
 8000b0c:	6a1b      	ldr	r3, [r3, #32]
 8000b0e:	4a75      	ldr	r2, [pc, #468]	; (8000ce4 <HAL_RCC_OscConfig+0x4f4>)
 8000b10:	f023 0301 	bic.w	r3, r3, #1
 8000b14:	6213      	str	r3, [r2, #32]
 8000b16:	4b73      	ldr	r3, [pc, #460]	; (8000ce4 <HAL_RCC_OscConfig+0x4f4>)
 8000b18:	6a1b      	ldr	r3, [r3, #32]
 8000b1a:	4a72      	ldr	r2, [pc, #456]	; (8000ce4 <HAL_RCC_OscConfig+0x4f4>)
 8000b1c:	f023 0304 	bic.w	r3, r3, #4
 8000b20:	6213      	str	r3, [r2, #32]
 8000b22:	e01c      	b.n	8000b5e <HAL_RCC_OscConfig+0x36e>
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	68db      	ldr	r3, [r3, #12]
 8000b28:	2b05      	cmp	r3, #5
 8000b2a:	d10c      	bne.n	8000b46 <HAL_RCC_OscConfig+0x356>
 8000b2c:	4b6d      	ldr	r3, [pc, #436]	; (8000ce4 <HAL_RCC_OscConfig+0x4f4>)
 8000b2e:	6a1b      	ldr	r3, [r3, #32]
 8000b30:	4a6c      	ldr	r2, [pc, #432]	; (8000ce4 <HAL_RCC_OscConfig+0x4f4>)
 8000b32:	f043 0304 	orr.w	r3, r3, #4
 8000b36:	6213      	str	r3, [r2, #32]
 8000b38:	4b6a      	ldr	r3, [pc, #424]	; (8000ce4 <HAL_RCC_OscConfig+0x4f4>)
 8000b3a:	6a1b      	ldr	r3, [r3, #32]
 8000b3c:	4a69      	ldr	r2, [pc, #420]	; (8000ce4 <HAL_RCC_OscConfig+0x4f4>)
 8000b3e:	f043 0301 	orr.w	r3, r3, #1
 8000b42:	6213      	str	r3, [r2, #32]
 8000b44:	e00b      	b.n	8000b5e <HAL_RCC_OscConfig+0x36e>
 8000b46:	4b67      	ldr	r3, [pc, #412]	; (8000ce4 <HAL_RCC_OscConfig+0x4f4>)
 8000b48:	6a1b      	ldr	r3, [r3, #32]
 8000b4a:	4a66      	ldr	r2, [pc, #408]	; (8000ce4 <HAL_RCC_OscConfig+0x4f4>)
 8000b4c:	f023 0301 	bic.w	r3, r3, #1
 8000b50:	6213      	str	r3, [r2, #32]
 8000b52:	4b64      	ldr	r3, [pc, #400]	; (8000ce4 <HAL_RCC_OscConfig+0x4f4>)
 8000b54:	6a1b      	ldr	r3, [r3, #32]
 8000b56:	4a63      	ldr	r2, [pc, #396]	; (8000ce4 <HAL_RCC_OscConfig+0x4f4>)
 8000b58:	f023 0304 	bic.w	r3, r3, #4
 8000b5c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	68db      	ldr	r3, [r3, #12]
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d015      	beq.n	8000b92 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b66:	f7ff fb5b 	bl	8000220 <HAL_GetTick>
 8000b6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b6c:	e00a      	b.n	8000b84 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000b6e:	f7ff fb57 	bl	8000220 <HAL_GetTick>
 8000b72:	4602      	mov	r2, r0
 8000b74:	693b      	ldr	r3, [r7, #16]
 8000b76:	1ad3      	subs	r3, r2, r3
 8000b78:	f241 3288 	movw	r2, #5000	; 0x1388
 8000b7c:	4293      	cmp	r3, r2
 8000b7e:	d901      	bls.n	8000b84 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000b80:	2303      	movs	r3, #3
 8000b82:	e0ab      	b.n	8000cdc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b84:	4b57      	ldr	r3, [pc, #348]	; (8000ce4 <HAL_RCC_OscConfig+0x4f4>)
 8000b86:	6a1b      	ldr	r3, [r3, #32]
 8000b88:	f003 0302 	and.w	r3, r3, #2
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d0ee      	beq.n	8000b6e <HAL_RCC_OscConfig+0x37e>
 8000b90:	e014      	b.n	8000bbc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b92:	f7ff fb45 	bl	8000220 <HAL_GetTick>
 8000b96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b98:	e00a      	b.n	8000bb0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000b9a:	f7ff fb41 	bl	8000220 <HAL_GetTick>
 8000b9e:	4602      	mov	r2, r0
 8000ba0:	693b      	ldr	r3, [r7, #16]
 8000ba2:	1ad3      	subs	r3, r2, r3
 8000ba4:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ba8:	4293      	cmp	r3, r2
 8000baa:	d901      	bls.n	8000bb0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000bac:	2303      	movs	r3, #3
 8000bae:	e095      	b.n	8000cdc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000bb0:	4b4c      	ldr	r3, [pc, #304]	; (8000ce4 <HAL_RCC_OscConfig+0x4f4>)
 8000bb2:	6a1b      	ldr	r3, [r3, #32]
 8000bb4:	f003 0302 	and.w	r3, r3, #2
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d1ee      	bne.n	8000b9a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000bbc:	7dfb      	ldrb	r3, [r7, #23]
 8000bbe:	2b01      	cmp	r3, #1
 8000bc0:	d105      	bne.n	8000bce <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000bc2:	4b48      	ldr	r3, [pc, #288]	; (8000ce4 <HAL_RCC_OscConfig+0x4f4>)
 8000bc4:	69db      	ldr	r3, [r3, #28]
 8000bc6:	4a47      	ldr	r2, [pc, #284]	; (8000ce4 <HAL_RCC_OscConfig+0x4f4>)
 8000bc8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000bcc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	69db      	ldr	r3, [r3, #28]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	f000 8081 	beq.w	8000cda <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000bd8:	4b42      	ldr	r3, [pc, #264]	; (8000ce4 <HAL_RCC_OscConfig+0x4f4>)
 8000bda:	685b      	ldr	r3, [r3, #4]
 8000bdc:	f003 030c 	and.w	r3, r3, #12
 8000be0:	2b08      	cmp	r3, #8
 8000be2:	d061      	beq.n	8000ca8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	69db      	ldr	r3, [r3, #28]
 8000be8:	2b02      	cmp	r3, #2
 8000bea:	d146      	bne.n	8000c7a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000bec:	4b3f      	ldr	r3, [pc, #252]	; (8000cec <HAL_RCC_OscConfig+0x4fc>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bf2:	f7ff fb15 	bl	8000220 <HAL_GetTick>
 8000bf6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000bf8:	e008      	b.n	8000c0c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000bfa:	f7ff fb11 	bl	8000220 <HAL_GetTick>
 8000bfe:	4602      	mov	r2, r0
 8000c00:	693b      	ldr	r3, [r7, #16]
 8000c02:	1ad3      	subs	r3, r2, r3
 8000c04:	2b02      	cmp	r3, #2
 8000c06:	d901      	bls.n	8000c0c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000c08:	2303      	movs	r3, #3
 8000c0a:	e067      	b.n	8000cdc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c0c:	4b35      	ldr	r3, [pc, #212]	; (8000ce4 <HAL_RCC_OscConfig+0x4f4>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d1f0      	bne.n	8000bfa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	6a1b      	ldr	r3, [r3, #32]
 8000c1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c20:	d108      	bne.n	8000c34 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000c22:	4b30      	ldr	r3, [pc, #192]	; (8000ce4 <HAL_RCC_OscConfig+0x4f4>)
 8000c24:	685b      	ldr	r3, [r3, #4]
 8000c26:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	689b      	ldr	r3, [r3, #8]
 8000c2e:	492d      	ldr	r1, [pc, #180]	; (8000ce4 <HAL_RCC_OscConfig+0x4f4>)
 8000c30:	4313      	orrs	r3, r2
 8000c32:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000c34:	4b2b      	ldr	r3, [pc, #172]	; (8000ce4 <HAL_RCC_OscConfig+0x4f4>)
 8000c36:	685b      	ldr	r3, [r3, #4]
 8000c38:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	6a19      	ldr	r1, [r3, #32]
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c44:	430b      	orrs	r3, r1
 8000c46:	4927      	ldr	r1, [pc, #156]	; (8000ce4 <HAL_RCC_OscConfig+0x4f4>)
 8000c48:	4313      	orrs	r3, r2
 8000c4a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000c4c:	4b27      	ldr	r3, [pc, #156]	; (8000cec <HAL_RCC_OscConfig+0x4fc>)
 8000c4e:	2201      	movs	r2, #1
 8000c50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c52:	f7ff fae5 	bl	8000220 <HAL_GetTick>
 8000c56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000c58:	e008      	b.n	8000c6c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000c5a:	f7ff fae1 	bl	8000220 <HAL_GetTick>
 8000c5e:	4602      	mov	r2, r0
 8000c60:	693b      	ldr	r3, [r7, #16]
 8000c62:	1ad3      	subs	r3, r2, r3
 8000c64:	2b02      	cmp	r3, #2
 8000c66:	d901      	bls.n	8000c6c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000c68:	2303      	movs	r3, #3
 8000c6a:	e037      	b.n	8000cdc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000c6c:	4b1d      	ldr	r3, [pc, #116]	; (8000ce4 <HAL_RCC_OscConfig+0x4f4>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d0f0      	beq.n	8000c5a <HAL_RCC_OscConfig+0x46a>
 8000c78:	e02f      	b.n	8000cda <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000c7a:	4b1c      	ldr	r3, [pc, #112]	; (8000cec <HAL_RCC_OscConfig+0x4fc>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c80:	f7ff face 	bl	8000220 <HAL_GetTick>
 8000c84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c86:	e008      	b.n	8000c9a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000c88:	f7ff faca 	bl	8000220 <HAL_GetTick>
 8000c8c:	4602      	mov	r2, r0
 8000c8e:	693b      	ldr	r3, [r7, #16]
 8000c90:	1ad3      	subs	r3, r2, r3
 8000c92:	2b02      	cmp	r3, #2
 8000c94:	d901      	bls.n	8000c9a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000c96:	2303      	movs	r3, #3
 8000c98:	e020      	b.n	8000cdc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c9a:	4b12      	ldr	r3, [pc, #72]	; (8000ce4 <HAL_RCC_OscConfig+0x4f4>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d1f0      	bne.n	8000c88 <HAL_RCC_OscConfig+0x498>
 8000ca6:	e018      	b.n	8000cda <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	69db      	ldr	r3, [r3, #28]
 8000cac:	2b01      	cmp	r3, #1
 8000cae:	d101      	bne.n	8000cb4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	e013      	b.n	8000cdc <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000cb4:	4b0b      	ldr	r3, [pc, #44]	; (8000ce4 <HAL_RCC_OscConfig+0x4f4>)
 8000cb6:	685b      	ldr	r3, [r3, #4]
 8000cb8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000cba:	68fb      	ldr	r3, [r7, #12]
 8000cbc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	6a1b      	ldr	r3, [r3, #32]
 8000cc4:	429a      	cmp	r2, r3
 8000cc6:	d106      	bne.n	8000cd6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d001      	beq.n	8000cda <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	e000      	b.n	8000cdc <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8000cda:	2300      	movs	r3, #0
}
 8000cdc:	4618      	mov	r0, r3
 8000cde:	3718      	adds	r7, #24
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	40021000 	.word	0x40021000
 8000ce8:	40007000 	.word	0x40007000
 8000cec:	42420060 	.word	0x42420060

08000cf0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b084      	sub	sp, #16
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
 8000cf8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d101      	bne.n	8000d04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000d00:	2301      	movs	r3, #1
 8000d02:	e0d0      	b.n	8000ea6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000d04:	4b6a      	ldr	r3, [pc, #424]	; (8000eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	f003 0307 	and.w	r3, r3, #7
 8000d0c:	683a      	ldr	r2, [r7, #0]
 8000d0e:	429a      	cmp	r2, r3
 8000d10:	d910      	bls.n	8000d34 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d12:	4b67      	ldr	r3, [pc, #412]	; (8000eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	f023 0207 	bic.w	r2, r3, #7
 8000d1a:	4965      	ldr	r1, [pc, #404]	; (8000eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	4313      	orrs	r3, r2
 8000d20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d22:	4b63      	ldr	r3, [pc, #396]	; (8000eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	f003 0307 	and.w	r3, r3, #7
 8000d2a:	683a      	ldr	r2, [r7, #0]
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	d001      	beq.n	8000d34 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000d30:	2301      	movs	r3, #1
 8000d32:	e0b8      	b.n	8000ea6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	f003 0302 	and.w	r3, r3, #2
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d020      	beq.n	8000d82 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	f003 0304 	and.w	r3, r3, #4
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d005      	beq.n	8000d58 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000d4c:	4b59      	ldr	r3, [pc, #356]	; (8000eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8000d4e:	685b      	ldr	r3, [r3, #4]
 8000d50:	4a58      	ldr	r2, [pc, #352]	; (8000eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8000d52:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000d56:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	f003 0308 	and.w	r3, r3, #8
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d005      	beq.n	8000d70 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000d64:	4b53      	ldr	r3, [pc, #332]	; (8000eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8000d66:	685b      	ldr	r3, [r3, #4]
 8000d68:	4a52      	ldr	r2, [pc, #328]	; (8000eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8000d6a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000d6e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000d70:	4b50      	ldr	r3, [pc, #320]	; (8000eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8000d72:	685b      	ldr	r3, [r3, #4]
 8000d74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	689b      	ldr	r3, [r3, #8]
 8000d7c:	494d      	ldr	r1, [pc, #308]	; (8000eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8000d7e:	4313      	orrs	r3, r2
 8000d80:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	f003 0301 	and.w	r3, r3, #1
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d040      	beq.n	8000e10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	685b      	ldr	r3, [r3, #4]
 8000d92:	2b01      	cmp	r3, #1
 8000d94:	d107      	bne.n	8000da6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d96:	4b47      	ldr	r3, [pc, #284]	; (8000eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d115      	bne.n	8000dce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000da2:	2301      	movs	r3, #1
 8000da4:	e07f      	b.n	8000ea6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	2b02      	cmp	r3, #2
 8000dac:	d107      	bne.n	8000dbe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000dae:	4b41      	ldr	r3, [pc, #260]	; (8000eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d109      	bne.n	8000dce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000dba:	2301      	movs	r3, #1
 8000dbc:	e073      	b.n	8000ea6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000dbe:	4b3d      	ldr	r3, [pc, #244]	; (8000eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	f003 0302 	and.w	r3, r3, #2
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d101      	bne.n	8000dce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000dca:	2301      	movs	r3, #1
 8000dcc:	e06b      	b.n	8000ea6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000dce:	4b39      	ldr	r3, [pc, #228]	; (8000eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	f023 0203 	bic.w	r2, r3, #3
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	685b      	ldr	r3, [r3, #4]
 8000dda:	4936      	ldr	r1, [pc, #216]	; (8000eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8000ddc:	4313      	orrs	r3, r2
 8000dde:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000de0:	f7ff fa1e 	bl	8000220 <HAL_GetTick>
 8000de4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000de6:	e00a      	b.n	8000dfe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000de8:	f7ff fa1a 	bl	8000220 <HAL_GetTick>
 8000dec:	4602      	mov	r2, r0
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	1ad3      	subs	r3, r2, r3
 8000df2:	f241 3288 	movw	r2, #5000	; 0x1388
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d901      	bls.n	8000dfe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000dfa:	2303      	movs	r3, #3
 8000dfc:	e053      	b.n	8000ea6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000dfe:	4b2d      	ldr	r3, [pc, #180]	; (8000eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8000e00:	685b      	ldr	r3, [r3, #4]
 8000e02:	f003 020c 	and.w	r2, r3, #12
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	009b      	lsls	r3, r3, #2
 8000e0c:	429a      	cmp	r2, r3
 8000e0e:	d1eb      	bne.n	8000de8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000e10:	4b27      	ldr	r3, [pc, #156]	; (8000eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	f003 0307 	and.w	r3, r3, #7
 8000e18:	683a      	ldr	r2, [r7, #0]
 8000e1a:	429a      	cmp	r2, r3
 8000e1c:	d210      	bcs.n	8000e40 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e1e:	4b24      	ldr	r3, [pc, #144]	; (8000eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	f023 0207 	bic.w	r2, r3, #7
 8000e26:	4922      	ldr	r1, [pc, #136]	; (8000eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	4313      	orrs	r3, r2
 8000e2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000e2e:	4b20      	ldr	r3, [pc, #128]	; (8000eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	f003 0307 	and.w	r3, r3, #7
 8000e36:	683a      	ldr	r2, [r7, #0]
 8000e38:	429a      	cmp	r2, r3
 8000e3a:	d001      	beq.n	8000e40 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8000e3c:	2301      	movs	r3, #1
 8000e3e:	e032      	b.n	8000ea6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	f003 0304 	and.w	r3, r3, #4
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d008      	beq.n	8000e5e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000e4c:	4b19      	ldr	r3, [pc, #100]	; (8000eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	68db      	ldr	r3, [r3, #12]
 8000e58:	4916      	ldr	r1, [pc, #88]	; (8000eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8000e5a:	4313      	orrs	r3, r2
 8000e5c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f003 0308 	and.w	r3, r3, #8
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d009      	beq.n	8000e7e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000e6a:	4b12      	ldr	r3, [pc, #72]	; (8000eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8000e6c:	685b      	ldr	r3, [r3, #4]
 8000e6e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	691b      	ldr	r3, [r3, #16]
 8000e76:	00db      	lsls	r3, r3, #3
 8000e78:	490e      	ldr	r1, [pc, #56]	; (8000eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8000e7a:	4313      	orrs	r3, r2
 8000e7c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000e7e:	f000 f821 	bl	8000ec4 <HAL_RCC_GetSysClockFreq>
 8000e82:	4601      	mov	r1, r0
 8000e84:	4b0b      	ldr	r3, [pc, #44]	; (8000eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	091b      	lsrs	r3, r3, #4
 8000e8a:	f003 030f 	and.w	r3, r3, #15
 8000e8e:	4a0a      	ldr	r2, [pc, #40]	; (8000eb8 <HAL_RCC_ClockConfig+0x1c8>)
 8000e90:	5cd3      	ldrb	r3, [r2, r3]
 8000e92:	fa21 f303 	lsr.w	r3, r1, r3
 8000e96:	4a09      	ldr	r2, [pc, #36]	; (8000ebc <HAL_RCC_ClockConfig+0x1cc>)
 8000e98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8000e9a:	4b09      	ldr	r3, [pc, #36]	; (8000ec0 <HAL_RCC_ClockConfig+0x1d0>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f7ff f97c 	bl	800019c <HAL_InitTick>

  return HAL_OK;
 8000ea4:	2300      	movs	r3, #0
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	3710      	adds	r7, #16
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	40022000 	.word	0x40022000
 8000eb4:	40021000 	.word	0x40021000
 8000eb8:	080032fc 	.word	0x080032fc
 8000ebc:	20000008 	.word	0x20000008
 8000ec0:	20000000 	.word	0x20000000

08000ec4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000ec4:	b490      	push	{r4, r7}
 8000ec6:	b08a      	sub	sp, #40	; 0x28
 8000ec8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000eca:	4b2a      	ldr	r3, [pc, #168]	; (8000f74 <HAL_RCC_GetSysClockFreq+0xb0>)
 8000ecc:	1d3c      	adds	r4, r7, #4
 8000ece:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ed0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000ed4:	4b28      	ldr	r3, [pc, #160]	; (8000f78 <HAL_RCC_GetSysClockFreq+0xb4>)
 8000ed6:	881b      	ldrh	r3, [r3, #0]
 8000ed8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000eda:	2300      	movs	r3, #0
 8000edc:	61fb      	str	r3, [r7, #28]
 8000ede:	2300      	movs	r3, #0
 8000ee0:	61bb      	str	r3, [r7, #24]
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	627b      	str	r3, [r7, #36]	; 0x24
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8000eea:	2300      	movs	r3, #0
 8000eec:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000eee:	4b23      	ldr	r3, [pc, #140]	; (8000f7c <HAL_RCC_GetSysClockFreq+0xb8>)
 8000ef0:	685b      	ldr	r3, [r3, #4]
 8000ef2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000ef4:	69fb      	ldr	r3, [r7, #28]
 8000ef6:	f003 030c 	and.w	r3, r3, #12
 8000efa:	2b04      	cmp	r3, #4
 8000efc:	d002      	beq.n	8000f04 <HAL_RCC_GetSysClockFreq+0x40>
 8000efe:	2b08      	cmp	r3, #8
 8000f00:	d003      	beq.n	8000f0a <HAL_RCC_GetSysClockFreq+0x46>
 8000f02:	e02d      	b.n	8000f60 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000f04:	4b1e      	ldr	r3, [pc, #120]	; (8000f80 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000f06:	623b      	str	r3, [r7, #32]
      break;
 8000f08:	e02d      	b.n	8000f66 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000f0a:	69fb      	ldr	r3, [r7, #28]
 8000f0c:	0c9b      	lsrs	r3, r3, #18
 8000f0e:	f003 030f 	and.w	r3, r3, #15
 8000f12:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000f16:	4413      	add	r3, r2
 8000f18:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8000f1c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000f1e:	69fb      	ldr	r3, [r7, #28]
 8000f20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d013      	beq.n	8000f50 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000f28:	4b14      	ldr	r3, [pc, #80]	; (8000f7c <HAL_RCC_GetSysClockFreq+0xb8>)
 8000f2a:	685b      	ldr	r3, [r3, #4]
 8000f2c:	0c5b      	lsrs	r3, r3, #17
 8000f2e:	f003 0301 	and.w	r3, r3, #1
 8000f32:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000f36:	4413      	add	r3, r2
 8000f38:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000f3c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	4a0f      	ldr	r2, [pc, #60]	; (8000f80 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000f42:	fb02 f203 	mul.w	r2, r2, r3
 8000f46:	69bb      	ldr	r3, [r7, #24]
 8000f48:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f4c:	627b      	str	r3, [r7, #36]	; 0x24
 8000f4e:	e004      	b.n	8000f5a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	4a0c      	ldr	r2, [pc, #48]	; (8000f84 <HAL_RCC_GetSysClockFreq+0xc0>)
 8000f54:	fb02 f303 	mul.w	r3, r2, r3
 8000f58:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8000f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f5c:	623b      	str	r3, [r7, #32]
      break;
 8000f5e:	e002      	b.n	8000f66 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000f60:	4b07      	ldr	r3, [pc, #28]	; (8000f80 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000f62:	623b      	str	r3, [r7, #32]
      break;
 8000f64:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000f66:	6a3b      	ldr	r3, [r7, #32]
}
 8000f68:	4618      	mov	r0, r3
 8000f6a:	3728      	adds	r7, #40	; 0x28
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bc90      	pop	{r4, r7}
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop
 8000f74:	0800329c 	.word	0x0800329c
 8000f78:	080032ac 	.word	0x080032ac
 8000f7c:	40021000 	.word	0x40021000
 8000f80:	007a1200 	.word	0x007a1200
 8000f84:	003d0900 	.word	0x003d0900

08000f88 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000f8c:	4b02      	ldr	r3, [pc, #8]	; (8000f98 <HAL_RCC_GetHCLKFreq+0x10>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
}
 8000f90:	4618      	mov	r0, r3
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bc80      	pop	{r7}
 8000f96:	4770      	bx	lr
 8000f98:	20000008 	.word	0x20000008

08000f9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000fa0:	f7ff fff2 	bl	8000f88 <HAL_RCC_GetHCLKFreq>
 8000fa4:	4601      	mov	r1, r0
 8000fa6:	4b05      	ldr	r3, [pc, #20]	; (8000fbc <HAL_RCC_GetPCLK1Freq+0x20>)
 8000fa8:	685b      	ldr	r3, [r3, #4]
 8000faa:	0a1b      	lsrs	r3, r3, #8
 8000fac:	f003 0307 	and.w	r3, r3, #7
 8000fb0:	4a03      	ldr	r2, [pc, #12]	; (8000fc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000fb2:	5cd3      	ldrb	r3, [r2, r3]
 8000fb4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	40021000 	.word	0x40021000
 8000fc0:	0800330c 	.word	0x0800330c

08000fc4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000fc8:	f7ff ffde 	bl	8000f88 <HAL_RCC_GetHCLKFreq>
 8000fcc:	4601      	mov	r1, r0
 8000fce:	4b05      	ldr	r3, [pc, #20]	; (8000fe4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	0adb      	lsrs	r3, r3, #11
 8000fd4:	f003 0307 	and.w	r3, r3, #7
 8000fd8:	4a03      	ldr	r2, [pc, #12]	; (8000fe8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000fda:	5cd3      	ldrb	r3, [r2, r3]
 8000fdc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	40021000 	.word	0x40021000
 8000fe8:	0800330c 	.word	0x0800330c

08000fec <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b085      	sub	sp, #20
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000ff4:	4b0a      	ldr	r3, [pc, #40]	; (8001020 <RCC_Delay+0x34>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4a0a      	ldr	r2, [pc, #40]	; (8001024 <RCC_Delay+0x38>)
 8000ffa:	fba2 2303 	umull	r2, r3, r2, r3
 8000ffe:	0a5b      	lsrs	r3, r3, #9
 8001000:	687a      	ldr	r2, [r7, #4]
 8001002:	fb02 f303 	mul.w	r3, r2, r3
 8001006:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001008:	bf00      	nop
  }
  while (Delay --);
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	1e5a      	subs	r2, r3, #1
 800100e:	60fa      	str	r2, [r7, #12]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d1f9      	bne.n	8001008 <RCC_Delay+0x1c>
}
 8001014:	bf00      	nop
 8001016:	3714      	adds	r7, #20
 8001018:	46bd      	mov	sp, r7
 800101a:	bc80      	pop	{r7}
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop
 8001020:	20000008 	.word	0x20000008
 8001024:	10624dd3 	.word	0x10624dd3

08001028 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d101      	bne.n	800103a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001036:	2301      	movs	r3, #1
 8001038:	e01d      	b.n	8001076 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001040:	b2db      	uxtb	r3, r3
 8001042:	2b00      	cmp	r3, #0
 8001044:	d106      	bne.n	8001054 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	2200      	movs	r2, #0
 800104a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800104e:	6878      	ldr	r0, [r7, #4]
 8001050:	f001 fa8a 	bl	8002568 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	2202      	movs	r2, #2
 8001058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681a      	ldr	r2, [r3, #0]
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	3304      	adds	r3, #4
 8001064:	4619      	mov	r1, r3
 8001066:	4610      	mov	r0, r2
 8001068:	f000 f902 	bl	8001270 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	2201      	movs	r2, #1
 8001070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001074:	2300      	movs	r3, #0
}
 8001076:	4618      	mov	r0, r3
 8001078:	3708      	adds	r7, #8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
	...

08001080 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b084      	sub	sp, #16
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
 8001088:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	2201      	movs	r2, #1
 8001090:	6839      	ldr	r1, [r7, #0]
 8001092:	4618      	mov	r0, r3
 8001094:	f000 fad6 	bl	8001644 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a10      	ldr	r2, [pc, #64]	; (80010e0 <HAL_TIM_PWM_Start+0x60>)
 800109e:	4293      	cmp	r3, r2
 80010a0:	d107      	bne.n	80010b2 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80010b0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	689b      	ldr	r3, [r3, #8]
 80010b8:	f003 0307 	and.w	r3, r3, #7
 80010bc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	2b06      	cmp	r3, #6
 80010c2:	d007      	beq.n	80010d4 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	681a      	ldr	r2, [r3, #0]
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f042 0201 	orr.w	r2, r2, #1
 80010d2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80010d4:	2300      	movs	r3, #0
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	3710      	adds	r7, #16
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	40012c00 	.word	0x40012c00

080010e4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	60f8      	str	r0, [r7, #12]
 80010ec:	60b9      	str	r1, [r7, #8]
 80010ee:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80010f6:	2b01      	cmp	r3, #1
 80010f8:	d101      	bne.n	80010fe <HAL_TIM_PWM_ConfigChannel+0x1a>
 80010fa:	2302      	movs	r3, #2
 80010fc:	e0b4      	b.n	8001268 <HAL_TIM_PWM_ConfigChannel+0x184>
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	2201      	movs	r2, #1
 8001102:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	2202      	movs	r2, #2
 800110a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	2b0c      	cmp	r3, #12
 8001112:	f200 809f 	bhi.w	8001254 <HAL_TIM_PWM_ConfigChannel+0x170>
 8001116:	a201      	add	r2, pc, #4	; (adr r2, 800111c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8001118:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800111c:	08001151 	.word	0x08001151
 8001120:	08001255 	.word	0x08001255
 8001124:	08001255 	.word	0x08001255
 8001128:	08001255 	.word	0x08001255
 800112c:	08001191 	.word	0x08001191
 8001130:	08001255 	.word	0x08001255
 8001134:	08001255 	.word	0x08001255
 8001138:	08001255 	.word	0x08001255
 800113c:	080011d3 	.word	0x080011d3
 8001140:	08001255 	.word	0x08001255
 8001144:	08001255 	.word	0x08001255
 8001148:	08001255 	.word	0x08001255
 800114c:	08001213 	.word	0x08001213
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	68b9      	ldr	r1, [r7, #8]
 8001156:	4618      	mov	r0, r3
 8001158:	f000 f8ec 	bl	8001334 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	699a      	ldr	r2, [r3, #24]
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f042 0208 	orr.w	r2, r2, #8
 800116a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	699a      	ldr	r2, [r3, #24]
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f022 0204 	bic.w	r2, r2, #4
 800117a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	6999      	ldr	r1, [r3, #24]
 8001182:	68bb      	ldr	r3, [r7, #8]
 8001184:	691a      	ldr	r2, [r3, #16]
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	430a      	orrs	r2, r1
 800118c:	619a      	str	r2, [r3, #24]
      break;
 800118e:	e062      	b.n	8001256 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	68b9      	ldr	r1, [r7, #8]
 8001196:	4618      	mov	r0, r3
 8001198:	f000 f932 	bl	8001400 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	699a      	ldr	r2, [r3, #24]
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80011aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	699a      	ldr	r2, [r3, #24]
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80011ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	6999      	ldr	r1, [r3, #24]
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	691b      	ldr	r3, [r3, #16]
 80011c6:	021a      	lsls	r2, r3, #8
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	430a      	orrs	r2, r1
 80011ce:	619a      	str	r2, [r3, #24]
      break;
 80011d0:	e041      	b.n	8001256 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	68b9      	ldr	r1, [r7, #8]
 80011d8:	4618      	mov	r0, r3
 80011da:	f000 f97b 	bl	80014d4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	69da      	ldr	r2, [r3, #28]
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f042 0208 	orr.w	r2, r2, #8
 80011ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	69da      	ldr	r2, [r3, #28]
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f022 0204 	bic.w	r2, r2, #4
 80011fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	69d9      	ldr	r1, [r3, #28]
 8001204:	68bb      	ldr	r3, [r7, #8]
 8001206:	691a      	ldr	r2, [r3, #16]
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	430a      	orrs	r2, r1
 800120e:	61da      	str	r2, [r3, #28]
      break;
 8001210:	e021      	b.n	8001256 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	68b9      	ldr	r1, [r7, #8]
 8001218:	4618      	mov	r0, r3
 800121a:	f000 f9c5 	bl	80015a8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	69da      	ldr	r2, [r3, #28]
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800122c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	69da      	ldr	r2, [r3, #28]
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800123c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	69d9      	ldr	r1, [r3, #28]
 8001244:	68bb      	ldr	r3, [r7, #8]
 8001246:	691b      	ldr	r3, [r3, #16]
 8001248:	021a      	lsls	r2, r3, #8
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	430a      	orrs	r2, r1
 8001250:	61da      	str	r2, [r3, #28]
      break;
 8001252:	e000      	b.n	8001256 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8001254:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	2201      	movs	r2, #1
 800125a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	2200      	movs	r2, #0
 8001262:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001266:	2300      	movs	r3, #0
}
 8001268:	4618      	mov	r0, r3
 800126a:	3710      	adds	r7, #16
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}

08001270 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001270:	b480      	push	{r7}
 8001272:	b085      	sub	sp, #20
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
 8001278:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	4a29      	ldr	r2, [pc, #164]	; (8001328 <TIM_Base_SetConfig+0xb8>)
 8001284:	4293      	cmp	r3, r2
 8001286:	d00b      	beq.n	80012a0 <TIM_Base_SetConfig+0x30>
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800128e:	d007      	beq.n	80012a0 <TIM_Base_SetConfig+0x30>
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	4a26      	ldr	r2, [pc, #152]	; (800132c <TIM_Base_SetConfig+0xbc>)
 8001294:	4293      	cmp	r3, r2
 8001296:	d003      	beq.n	80012a0 <TIM_Base_SetConfig+0x30>
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	4a25      	ldr	r2, [pc, #148]	; (8001330 <TIM_Base_SetConfig+0xc0>)
 800129c:	4293      	cmp	r3, r2
 800129e:	d108      	bne.n	80012b2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80012a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	68fa      	ldr	r2, [r7, #12]
 80012ae:	4313      	orrs	r3, r2
 80012b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	4a1c      	ldr	r2, [pc, #112]	; (8001328 <TIM_Base_SetConfig+0xb8>)
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d00b      	beq.n	80012d2 <TIM_Base_SetConfig+0x62>
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80012c0:	d007      	beq.n	80012d2 <TIM_Base_SetConfig+0x62>
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4a19      	ldr	r2, [pc, #100]	; (800132c <TIM_Base_SetConfig+0xbc>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d003      	beq.n	80012d2 <TIM_Base_SetConfig+0x62>
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	4a18      	ldr	r2, [pc, #96]	; (8001330 <TIM_Base_SetConfig+0xc0>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d108      	bne.n	80012e4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80012d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	68db      	ldr	r3, [r3, #12]
 80012de:	68fa      	ldr	r2, [r7, #12]
 80012e0:	4313      	orrs	r3, r2
 80012e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	695b      	ldr	r3, [r3, #20]
 80012ee:	4313      	orrs	r3, r2
 80012f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	68fa      	ldr	r2, [r7, #12]
 80012f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	689a      	ldr	r2, [r3, #8]
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	681a      	ldr	r2, [r3, #0]
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	4a07      	ldr	r2, [pc, #28]	; (8001328 <TIM_Base_SetConfig+0xb8>)
 800130c:	4293      	cmp	r3, r2
 800130e:	d103      	bne.n	8001318 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	691a      	ldr	r2, [r3, #16]
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2201      	movs	r2, #1
 800131c:	615a      	str	r2, [r3, #20]
}
 800131e:	bf00      	nop
 8001320:	3714      	adds	r7, #20
 8001322:	46bd      	mov	sp, r7
 8001324:	bc80      	pop	{r7}
 8001326:	4770      	bx	lr
 8001328:	40012c00 	.word	0x40012c00
 800132c:	40000400 	.word	0x40000400
 8001330:	40000800 	.word	0x40000800

08001334 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001334:	b480      	push	{r7}
 8001336:	b087      	sub	sp, #28
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
 800133c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	6a1b      	ldr	r3, [r3, #32]
 8001342:	f023 0201 	bic.w	r2, r3, #1
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6a1b      	ldr	r3, [r3, #32]
 800134e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	699b      	ldr	r3, [r3, #24]
 800135a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001362:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	f023 0303 	bic.w	r3, r3, #3
 800136a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	68fa      	ldr	r2, [r7, #12]
 8001372:	4313      	orrs	r3, r2
 8001374:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	f023 0302 	bic.w	r3, r3, #2
 800137c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	697a      	ldr	r2, [r7, #20]
 8001384:	4313      	orrs	r3, r2
 8001386:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	4a1c      	ldr	r2, [pc, #112]	; (80013fc <TIM_OC1_SetConfig+0xc8>)
 800138c:	4293      	cmp	r3, r2
 800138e:	d10c      	bne.n	80013aa <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	f023 0308 	bic.w	r3, r3, #8
 8001396:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	68db      	ldr	r3, [r3, #12]
 800139c:	697a      	ldr	r2, [r7, #20]
 800139e:	4313      	orrs	r3, r2
 80013a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	f023 0304 	bic.w	r3, r3, #4
 80013a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	4a13      	ldr	r2, [pc, #76]	; (80013fc <TIM_OC1_SetConfig+0xc8>)
 80013ae:	4293      	cmp	r3, r2
 80013b0:	d111      	bne.n	80013d6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80013b2:	693b      	ldr	r3, [r7, #16]
 80013b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80013b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80013ba:	693b      	ldr	r3, [r7, #16]
 80013bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80013c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	695b      	ldr	r3, [r3, #20]
 80013c6:	693a      	ldr	r2, [r7, #16]
 80013c8:	4313      	orrs	r3, r2
 80013ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	699b      	ldr	r3, [r3, #24]
 80013d0:	693a      	ldr	r2, [r7, #16]
 80013d2:	4313      	orrs	r3, r2
 80013d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	693a      	ldr	r2, [r7, #16]
 80013da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	68fa      	ldr	r2, [r7, #12]
 80013e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	685a      	ldr	r2, [r3, #4]
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	697a      	ldr	r2, [r7, #20]
 80013ee:	621a      	str	r2, [r3, #32]
}
 80013f0:	bf00      	nop
 80013f2:	371c      	adds	r7, #28
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bc80      	pop	{r7}
 80013f8:	4770      	bx	lr
 80013fa:	bf00      	nop
 80013fc:	40012c00 	.word	0x40012c00

08001400 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001400:	b480      	push	{r7}
 8001402:	b087      	sub	sp, #28
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	6a1b      	ldr	r3, [r3, #32]
 800140e:	f023 0210 	bic.w	r2, r3, #16
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6a1b      	ldr	r3, [r3, #32]
 800141a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	699b      	ldr	r3, [r3, #24]
 8001426:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800142e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001436:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	021b      	lsls	r3, r3, #8
 800143e:	68fa      	ldr	r2, [r7, #12]
 8001440:	4313      	orrs	r3, r2
 8001442:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	f023 0320 	bic.w	r3, r3, #32
 800144a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	689b      	ldr	r3, [r3, #8]
 8001450:	011b      	lsls	r3, r3, #4
 8001452:	697a      	ldr	r2, [r7, #20]
 8001454:	4313      	orrs	r3, r2
 8001456:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	4a1d      	ldr	r2, [pc, #116]	; (80014d0 <TIM_OC2_SetConfig+0xd0>)
 800145c:	4293      	cmp	r3, r2
 800145e:	d10d      	bne.n	800147c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001466:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	68db      	ldr	r3, [r3, #12]
 800146c:	011b      	lsls	r3, r3, #4
 800146e:	697a      	ldr	r2, [r7, #20]
 8001470:	4313      	orrs	r3, r2
 8001472:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800147a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	4a14      	ldr	r2, [pc, #80]	; (80014d0 <TIM_OC2_SetConfig+0xd0>)
 8001480:	4293      	cmp	r3, r2
 8001482:	d113      	bne.n	80014ac <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8001484:	693b      	ldr	r3, [r7, #16]
 8001486:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800148a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800148c:	693b      	ldr	r3, [r7, #16]
 800148e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001492:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	695b      	ldr	r3, [r3, #20]
 8001498:	009b      	lsls	r3, r3, #2
 800149a:	693a      	ldr	r2, [r7, #16]
 800149c:	4313      	orrs	r3, r2
 800149e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	699b      	ldr	r3, [r3, #24]
 80014a4:	009b      	lsls	r3, r3, #2
 80014a6:	693a      	ldr	r2, [r7, #16]
 80014a8:	4313      	orrs	r3, r2
 80014aa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	693a      	ldr	r2, [r7, #16]
 80014b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	68fa      	ldr	r2, [r7, #12]
 80014b6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	685a      	ldr	r2, [r3, #4]
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	697a      	ldr	r2, [r7, #20]
 80014c4:	621a      	str	r2, [r3, #32]
}
 80014c6:	bf00      	nop
 80014c8:	371c      	adds	r7, #28
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bc80      	pop	{r7}
 80014ce:	4770      	bx	lr
 80014d0:	40012c00 	.word	0x40012c00

080014d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b087      	sub	sp, #28
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
 80014dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6a1b      	ldr	r3, [r3, #32]
 80014e2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6a1b      	ldr	r3, [r3, #32]
 80014ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	69db      	ldr	r3, [r3, #28]
 80014fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001502:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	f023 0303 	bic.w	r3, r3, #3
 800150a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	68fa      	ldr	r2, [r7, #12]
 8001512:	4313      	orrs	r3, r2
 8001514:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800151c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	689b      	ldr	r3, [r3, #8]
 8001522:	021b      	lsls	r3, r3, #8
 8001524:	697a      	ldr	r2, [r7, #20]
 8001526:	4313      	orrs	r3, r2
 8001528:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	4a1d      	ldr	r2, [pc, #116]	; (80015a4 <TIM_OC3_SetConfig+0xd0>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d10d      	bne.n	800154e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8001532:	697b      	ldr	r3, [r7, #20]
 8001534:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001538:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	68db      	ldr	r3, [r3, #12]
 800153e:	021b      	lsls	r3, r3, #8
 8001540:	697a      	ldr	r2, [r7, #20]
 8001542:	4313      	orrs	r3, r2
 8001544:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800154c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	4a14      	ldr	r2, [pc, #80]	; (80015a4 <TIM_OC3_SetConfig+0xd0>)
 8001552:	4293      	cmp	r3, r2
 8001554:	d113      	bne.n	800157e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800155c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800155e:	693b      	ldr	r3, [r7, #16]
 8001560:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001564:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	695b      	ldr	r3, [r3, #20]
 800156a:	011b      	lsls	r3, r3, #4
 800156c:	693a      	ldr	r2, [r7, #16]
 800156e:	4313      	orrs	r3, r2
 8001570:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	699b      	ldr	r3, [r3, #24]
 8001576:	011b      	lsls	r3, r3, #4
 8001578:	693a      	ldr	r2, [r7, #16]
 800157a:	4313      	orrs	r3, r2
 800157c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	693a      	ldr	r2, [r7, #16]
 8001582:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	68fa      	ldr	r2, [r7, #12]
 8001588:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	685a      	ldr	r2, [r3, #4]
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	697a      	ldr	r2, [r7, #20]
 8001596:	621a      	str	r2, [r3, #32]
}
 8001598:	bf00      	nop
 800159a:	371c      	adds	r7, #28
 800159c:	46bd      	mov	sp, r7
 800159e:	bc80      	pop	{r7}
 80015a0:	4770      	bx	lr
 80015a2:	bf00      	nop
 80015a4:	40012c00 	.word	0x40012c00

080015a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b087      	sub	sp, #28
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
 80015b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6a1b      	ldr	r3, [r3, #32]
 80015b6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	6a1b      	ldr	r3, [r3, #32]
 80015c2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	69db      	ldr	r3, [r3, #28]
 80015ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80015d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80015de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	021b      	lsls	r3, r3, #8
 80015e6:	68fa      	ldr	r2, [r7, #12]
 80015e8:	4313      	orrs	r3, r2
 80015ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80015ec:	693b      	ldr	r3, [r7, #16]
 80015ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80015f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	689b      	ldr	r3, [r3, #8]
 80015f8:	031b      	lsls	r3, r3, #12
 80015fa:	693a      	ldr	r2, [r7, #16]
 80015fc:	4313      	orrs	r3, r2
 80015fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	4a0f      	ldr	r2, [pc, #60]	; (8001640 <TIM_OC4_SetConfig+0x98>)
 8001604:	4293      	cmp	r3, r2
 8001606:	d109      	bne.n	800161c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800160e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	695b      	ldr	r3, [r3, #20]
 8001614:	019b      	lsls	r3, r3, #6
 8001616:	697a      	ldr	r2, [r7, #20]
 8001618:	4313      	orrs	r3, r2
 800161a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	697a      	ldr	r2, [r7, #20]
 8001620:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	68fa      	ldr	r2, [r7, #12]
 8001626:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	685a      	ldr	r2, [r3, #4]
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	693a      	ldr	r2, [r7, #16]
 8001634:	621a      	str	r2, [r3, #32]
}
 8001636:	bf00      	nop
 8001638:	371c      	adds	r7, #28
 800163a:	46bd      	mov	sp, r7
 800163c:	bc80      	pop	{r7}
 800163e:	4770      	bx	lr
 8001640:	40012c00 	.word	0x40012c00

08001644 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001644:	b480      	push	{r7}
 8001646:	b087      	sub	sp, #28
 8001648:	af00      	add	r7, sp, #0
 800164a:	60f8      	str	r0, [r7, #12]
 800164c:	60b9      	str	r1, [r7, #8]
 800164e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	f003 031f 	and.w	r3, r3, #31
 8001656:	2201      	movs	r2, #1
 8001658:	fa02 f303 	lsl.w	r3, r2, r3
 800165c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	6a1a      	ldr	r2, [r3, #32]
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	43db      	mvns	r3, r3
 8001666:	401a      	ands	r2, r3
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	6a1a      	ldr	r2, [r3, #32]
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	f003 031f 	and.w	r3, r3, #31
 8001676:	6879      	ldr	r1, [r7, #4]
 8001678:	fa01 f303 	lsl.w	r3, r1, r3
 800167c:	431a      	orrs	r2, r3
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	621a      	str	r2, [r3, #32]
}
 8001682:	bf00      	nop
 8001684:	371c      	adds	r7, #28
 8001686:	46bd      	mov	sp, r7
 8001688:	bc80      	pop	{r7}
 800168a:	4770      	bx	lr

0800168c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800168c:	b480      	push	{r7}
 800168e:	b085      	sub	sp, #20
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
 8001694:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800169c:	2b01      	cmp	r3, #1
 800169e:	d101      	bne.n	80016a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80016a0:	2302      	movs	r3, #2
 80016a2:	e032      	b.n	800170a <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2201      	movs	r2, #1
 80016a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	2202      	movs	r2, #2
 80016b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	689b      	ldr	r3, [r3, #8]
 80016c2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80016ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	68fa      	ldr	r2, [r7, #12]
 80016d2:	4313      	orrs	r3, r2
 80016d4:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80016d6:	68bb      	ldr	r3, [r7, #8]
 80016d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80016dc:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	68ba      	ldr	r2, [r7, #8]
 80016e4:	4313      	orrs	r3, r2
 80016e6:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	68fa      	ldr	r2, [r7, #12]
 80016ee:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	68ba      	ldr	r2, [r7, #8]
 80016f6:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2201      	movs	r2, #1
 80016fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2200      	movs	r2, #0
 8001704:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001708:	2300      	movs	r3, #0
}
 800170a:	4618      	mov	r0, r3
 800170c:	3714      	adds	r7, #20
 800170e:	46bd      	mov	sp, r7
 8001710:	bc80      	pop	{r7}
 8001712:	4770      	bx	lr

08001714 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d101      	bne.n	8001726 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001722:	2301      	movs	r3, #1
 8001724:	e03f      	b.n	80017a6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800172c:	b2db      	uxtb	r3, r3
 800172e:	2b00      	cmp	r3, #0
 8001730:	d106      	bne.n	8001740 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	2200      	movs	r2, #0
 8001736:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800173a:	6878      	ldr	r0, [r7, #4]
 800173c:	f000 ff96 	bl	800266c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2224      	movs	r2, #36	; 0x24
 8001744:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	68da      	ldr	r2, [r3, #12]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001756:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001758:	6878      	ldr	r0, [r7, #4]
 800175a:	f000 faef 	bl	8001d3c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	691a      	ldr	r2, [r3, #16]
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800176c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	695a      	ldr	r2, [r3, #20]
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800177c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	68da      	ldr	r2, [r3, #12]
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800178c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	2200      	movs	r2, #0
 8001792:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2220      	movs	r2, #32
 8001798:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2220      	movs	r2, #32
 80017a0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80017a4:	2300      	movs	r3, #0
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	3708      	adds	r7, #8
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}

080017ae <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80017ae:	b480      	push	{r7}
 80017b0:	b085      	sub	sp, #20
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	60f8      	str	r0, [r7, #12]
 80017b6:	60b9      	str	r1, [r7, #8]
 80017b8:	4613      	mov	r3, r2
 80017ba:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80017c2:	b2db      	uxtb	r3, r3
 80017c4:	2b20      	cmp	r3, #32
 80017c6:	d130      	bne.n	800182a <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 80017c8:	68bb      	ldr	r3, [r7, #8]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d002      	beq.n	80017d4 <HAL_UART_Transmit_IT+0x26>
 80017ce:	88fb      	ldrh	r3, [r7, #6]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d101      	bne.n	80017d8 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80017d4:	2301      	movs	r3, #1
 80017d6:	e029      	b.n	800182c <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80017de:	2b01      	cmp	r3, #1
 80017e0:	d101      	bne.n	80017e6 <HAL_UART_Transmit_IT+0x38>
 80017e2:	2302      	movs	r3, #2
 80017e4:	e022      	b.n	800182c <HAL_UART_Transmit_IT+0x7e>
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	2201      	movs	r2, #1
 80017ea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	68ba      	ldr	r2, [r7, #8]
 80017f2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	88fa      	ldrh	r2, [r7, #6]
 80017f8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	88fa      	ldrh	r2, [r7, #6]
 80017fe:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	2200      	movs	r2, #0
 8001804:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	2221      	movs	r2, #33	; 0x21
 800180a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	2200      	movs	r2, #0
 8001812:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	68da      	ldr	r2, [r3, #12]
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001824:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8001826:	2300      	movs	r3, #0
 8001828:	e000      	b.n	800182c <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800182a:	2302      	movs	r3, #2
  }
}
 800182c:	4618      	mov	r0, r3
 800182e:	3714      	adds	r7, #20
 8001830:	46bd      	mov	sp, r7
 8001832:	bc80      	pop	{r7}
 8001834:	4770      	bx	lr

08001836 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001836:	b480      	push	{r7}
 8001838:	b085      	sub	sp, #20
 800183a:	af00      	add	r7, sp, #0
 800183c:	60f8      	str	r0, [r7, #12]
 800183e:	60b9      	str	r1, [r7, #8]
 8001840:	4613      	mov	r3, r2
 8001842:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800184a:	b2db      	uxtb	r3, r3
 800184c:	2b20      	cmp	r3, #32
 800184e:	d140      	bne.n	80018d2 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001850:	68bb      	ldr	r3, [r7, #8]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d002      	beq.n	800185c <HAL_UART_Receive_IT+0x26>
 8001856:	88fb      	ldrh	r3, [r7, #6]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d101      	bne.n	8001860 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800185c:	2301      	movs	r3, #1
 800185e:	e039      	b.n	80018d4 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001866:	2b01      	cmp	r3, #1
 8001868:	d101      	bne.n	800186e <HAL_UART_Receive_IT+0x38>
 800186a:	2302      	movs	r3, #2
 800186c:	e032      	b.n	80018d4 <HAL_UART_Receive_IT+0x9e>
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	2201      	movs	r2, #1
 8001872:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	68ba      	ldr	r2, [r7, #8]
 800187a:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	88fa      	ldrh	r2, [r7, #6]
 8001880:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	88fa      	ldrh	r2, [r7, #6]
 8001886:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	2200      	movs	r2, #0
 800188c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	2222      	movs	r2, #34	; 0x22
 8001892:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	2200      	movs	r2, #0
 800189a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	68da      	ldr	r2, [r3, #12]
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80018ac:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	695a      	ldr	r2, [r3, #20]
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f042 0201 	orr.w	r2, r2, #1
 80018bc:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	68da      	ldr	r2, [r3, #12]
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f042 0220 	orr.w	r2, r2, #32
 80018cc:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80018ce:	2300      	movs	r3, #0
 80018d0:	e000      	b.n	80018d4 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80018d2:	2302      	movs	r3, #2
  }
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	3714      	adds	r7, #20
 80018d8:	46bd      	mov	sp, r7
 80018da:	bc80      	pop	{r7}
 80018dc:	4770      	bx	lr
	...

080018e0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b088      	sub	sp, #32
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	68db      	ldr	r3, [r3, #12]
 80018f6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	695b      	ldr	r3, [r3, #20]
 80018fe:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8001900:	2300      	movs	r3, #0
 8001902:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8001904:	2300      	movs	r3, #0
 8001906:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001908:	69fb      	ldr	r3, [r7, #28]
 800190a:	f003 030f 	and.w	r3, r3, #15
 800190e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8001910:	693b      	ldr	r3, [r7, #16]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d10d      	bne.n	8001932 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001916:	69fb      	ldr	r3, [r7, #28]
 8001918:	f003 0320 	and.w	r3, r3, #32
 800191c:	2b00      	cmp	r3, #0
 800191e:	d008      	beq.n	8001932 <HAL_UART_IRQHandler+0x52>
 8001920:	69bb      	ldr	r3, [r7, #24]
 8001922:	f003 0320 	and.w	r3, r3, #32
 8001926:	2b00      	cmp	r3, #0
 8001928:	d003      	beq.n	8001932 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800192a:	6878      	ldr	r0, [r7, #4]
 800192c:	f000 f984 	bl	8001c38 <UART_Receive_IT>
      return;
 8001930:	e0cc      	b.n	8001acc <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001932:	693b      	ldr	r3, [r7, #16]
 8001934:	2b00      	cmp	r3, #0
 8001936:	f000 80ab 	beq.w	8001a90 <HAL_UART_IRQHandler+0x1b0>
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	f003 0301 	and.w	r3, r3, #1
 8001940:	2b00      	cmp	r3, #0
 8001942:	d105      	bne.n	8001950 <HAL_UART_IRQHandler+0x70>
 8001944:	69bb      	ldr	r3, [r7, #24]
 8001946:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800194a:	2b00      	cmp	r3, #0
 800194c:	f000 80a0 	beq.w	8001a90 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001950:	69fb      	ldr	r3, [r7, #28]
 8001952:	f003 0301 	and.w	r3, r3, #1
 8001956:	2b00      	cmp	r3, #0
 8001958:	d00a      	beq.n	8001970 <HAL_UART_IRQHandler+0x90>
 800195a:	69bb      	ldr	r3, [r7, #24]
 800195c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001960:	2b00      	cmp	r3, #0
 8001962:	d005      	beq.n	8001970 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001968:	f043 0201 	orr.w	r2, r3, #1
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001970:	69fb      	ldr	r3, [r7, #28]
 8001972:	f003 0304 	and.w	r3, r3, #4
 8001976:	2b00      	cmp	r3, #0
 8001978:	d00a      	beq.n	8001990 <HAL_UART_IRQHandler+0xb0>
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	f003 0301 	and.w	r3, r3, #1
 8001980:	2b00      	cmp	r3, #0
 8001982:	d005      	beq.n	8001990 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001988:	f043 0202 	orr.w	r2, r3, #2
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001990:	69fb      	ldr	r3, [r7, #28]
 8001992:	f003 0302 	and.w	r3, r3, #2
 8001996:	2b00      	cmp	r3, #0
 8001998:	d00a      	beq.n	80019b0 <HAL_UART_IRQHandler+0xd0>
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	f003 0301 	and.w	r3, r3, #1
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d005      	beq.n	80019b0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019a8:	f043 0204 	orr.w	r2, r3, #4
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80019b0:	69fb      	ldr	r3, [r7, #28]
 80019b2:	f003 0308 	and.w	r3, r3, #8
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d00a      	beq.n	80019d0 <HAL_UART_IRQHandler+0xf0>
 80019ba:	697b      	ldr	r3, [r7, #20]
 80019bc:	f003 0301 	and.w	r3, r3, #1
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d005      	beq.n	80019d0 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019c8:	f043 0208 	orr.w	r2, r3, #8
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d078      	beq.n	8001aca <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80019d8:	69fb      	ldr	r3, [r7, #28]
 80019da:	f003 0320 	and.w	r3, r3, #32
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d007      	beq.n	80019f2 <HAL_UART_IRQHandler+0x112>
 80019e2:	69bb      	ldr	r3, [r7, #24]
 80019e4:	f003 0320 	and.w	r3, r3, #32
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d002      	beq.n	80019f2 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80019ec:	6878      	ldr	r0, [r7, #4]
 80019ee:	f000 f923 	bl	8001c38 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	695b      	ldr	r3, [r3, #20]
 80019f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	bf14      	ite	ne
 8001a00:	2301      	movne	r3, #1
 8001a02:	2300      	moveq	r3, #0
 8001a04:	b2db      	uxtb	r3, r3
 8001a06:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a0c:	f003 0308 	and.w	r3, r3, #8
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d102      	bne.n	8001a1a <HAL_UART_IRQHandler+0x13a>
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d031      	beq.n	8001a7e <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001a1a:	6878      	ldr	r0, [r7, #4]
 8001a1c:	f000 f86e 	bl	8001afc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	695b      	ldr	r3, [r3, #20]
 8001a26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d023      	beq.n	8001a76 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	695a      	ldr	r2, [r3, #20]
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001a3c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d013      	beq.n	8001a6e <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a4a:	4a22      	ldr	r2, [pc, #136]	; (8001ad4 <HAL_UART_IRQHandler+0x1f4>)
 8001a4c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a52:	4618      	mov	r0, r3
 8001a54:	f7fe fcfc 	bl	8000450 <HAL_DMA_Abort_IT>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d016      	beq.n	8001a8c <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a64:	687a      	ldr	r2, [r7, #4]
 8001a66:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001a68:	4610      	mov	r0, r2
 8001a6a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001a6c:	e00e      	b.n	8001a8c <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001a6e:	6878      	ldr	r0, [r7, #4]
 8001a70:	f000 f83b 	bl	8001aea <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001a74:	e00a      	b.n	8001a8c <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001a76:	6878      	ldr	r0, [r7, #4]
 8001a78:	f000 f837 	bl	8001aea <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001a7c:	e006      	b.n	8001a8c <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001a7e:	6878      	ldr	r0, [r7, #4]
 8001a80:	f000 f833 	bl	8001aea <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2200      	movs	r2, #0
 8001a88:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8001a8a:	e01e      	b.n	8001aca <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001a8c:	bf00      	nop
    return;
 8001a8e:	e01c      	b.n	8001aca <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001a90:	69fb      	ldr	r3, [r7, #28]
 8001a92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d008      	beq.n	8001aac <HAL_UART_IRQHandler+0x1cc>
 8001a9a:	69bb      	ldr	r3, [r7, #24]
 8001a9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d003      	beq.n	8001aac <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8001aa4:	6878      	ldr	r0, [r7, #4]
 8001aa6:	f000 f85a 	bl	8001b5e <UART_Transmit_IT>
    return;
 8001aaa:	e00f      	b.n	8001acc <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001aac:	69fb      	ldr	r3, [r7, #28]
 8001aae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d00a      	beq.n	8001acc <HAL_UART_IRQHandler+0x1ec>
 8001ab6:	69bb      	ldr	r3, [r7, #24]
 8001ab8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d005      	beq.n	8001acc <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8001ac0:	6878      	ldr	r0, [r7, #4]
 8001ac2:	f000 f8a1 	bl	8001c08 <UART_EndTransmit_IT>
    return;
 8001ac6:	bf00      	nop
 8001ac8:	e000      	b.n	8001acc <HAL_UART_IRQHandler+0x1ec>
    return;
 8001aca:	bf00      	nop
  }
}
 8001acc:	3720      	adds	r7, #32
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	08001b37 	.word	0x08001b37

08001ad8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8001ae0:	bf00      	nop
 8001ae2:	370c      	adds	r7, #12
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bc80      	pop	{r7}
 8001ae8:	4770      	bx	lr

08001aea <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001aea:	b480      	push	{r7}
 8001aec:	b083      	sub	sp, #12
 8001aee:	af00      	add	r7, sp, #0
 8001af0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001af2:	bf00      	nop
 8001af4:	370c      	adds	r7, #12
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bc80      	pop	{r7}
 8001afa:	4770      	bx	lr

08001afc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b083      	sub	sp, #12
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	68da      	ldr	r2, [r3, #12]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001b12:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	695a      	ldr	r2, [r3, #20]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f022 0201 	bic.w	r2, r2, #1
 8001b22:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2220      	movs	r2, #32
 8001b28:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8001b2c:	bf00      	nop
 8001b2e:	370c      	adds	r7, #12
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bc80      	pop	{r7}
 8001b34:	4770      	bx	lr

08001b36 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001b36:	b580      	push	{r7, lr}
 8001b38:	b084      	sub	sp, #16
 8001b3a:	af00      	add	r7, sp, #0
 8001b3c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b42:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	2200      	movs	r2, #0
 8001b48:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8001b50:	68f8      	ldr	r0, [r7, #12]
 8001b52:	f7ff ffca 	bl	8001aea <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001b56:	bf00      	nop
 8001b58:	3710      	adds	r7, #16
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}

08001b5e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8001b5e:	b480      	push	{r7}
 8001b60:	b085      	sub	sp, #20
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001b6c:	b2db      	uxtb	r3, r3
 8001b6e:	2b21      	cmp	r3, #33	; 0x21
 8001b70:	d144      	bne.n	8001bfc <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	689b      	ldr	r3, [r3, #8]
 8001b76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b7a:	d11a      	bne.n	8001bb2 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6a1b      	ldr	r3, [r3, #32]
 8001b80:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	881b      	ldrh	r3, [r3, #0]
 8001b86:	461a      	mov	r2, r3
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001b90:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	691b      	ldr	r3, [r3, #16]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d105      	bne.n	8001ba6 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6a1b      	ldr	r3, [r3, #32]
 8001b9e:	1c9a      	adds	r2, r3, #2
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	621a      	str	r2, [r3, #32]
 8001ba4:	e00e      	b.n	8001bc4 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6a1b      	ldr	r3, [r3, #32]
 8001baa:	1c5a      	adds	r2, r3, #1
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	621a      	str	r2, [r3, #32]
 8001bb0:	e008      	b.n	8001bc4 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6a1b      	ldr	r3, [r3, #32]
 8001bb6:	1c59      	adds	r1, r3, #1
 8001bb8:	687a      	ldr	r2, [r7, #4]
 8001bba:	6211      	str	r1, [r2, #32]
 8001bbc:	781a      	ldrb	r2, [r3, #0]
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001bc8:	b29b      	uxth	r3, r3
 8001bca:	3b01      	subs	r3, #1
 8001bcc:	b29b      	uxth	r3, r3
 8001bce:	687a      	ldr	r2, [r7, #4]
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	84d1      	strh	r1, [r2, #38]	; 0x26
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d10f      	bne.n	8001bf8 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	68da      	ldr	r2, [r3, #12]
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001be6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	68da      	ldr	r2, [r3, #12]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001bf6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	e000      	b.n	8001bfe <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8001bfc:	2302      	movs	r3, #2
  }
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3714      	adds	r7, #20
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bc80      	pop	{r7}
 8001c06:	4770      	bx	lr

08001c08 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	68da      	ldr	r2, [r3, #12]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001c1e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2220      	movs	r2, #32
 8001c24:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8001c28:	6878      	ldr	r0, [r7, #4]
 8001c2a:	f7ff ff55 	bl	8001ad8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8001c2e:	2300      	movs	r3, #0
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3708      	adds	r7, #8
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}

08001c38 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b084      	sub	sp, #16
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001c46:	b2db      	uxtb	r3, r3
 8001c48:	2b22      	cmp	r3, #34	; 0x22
 8001c4a:	d171      	bne.n	8001d30 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c54:	d123      	bne.n	8001c9e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c5a:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	691b      	ldr	r3, [r3, #16]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d10e      	bne.n	8001c82 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	b29b      	uxth	r3, r3
 8001c6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c70:	b29a      	uxth	r2, r3
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c7a:	1c9a      	adds	r2, r3, #2
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	629a      	str	r2, [r3, #40]	; 0x28
 8001c80:	e029      	b.n	8001cd6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	b29b      	uxth	r3, r3
 8001c8a:	b2db      	uxtb	r3, r3
 8001c8c:	b29a      	uxth	r2, r3
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c96:	1c5a      	adds	r2, r3, #1
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	629a      	str	r2, [r3, #40]	; 0x28
 8001c9c:	e01b      	b.n	8001cd6 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	691b      	ldr	r3, [r3, #16]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d10a      	bne.n	8001cbc <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	6858      	ldr	r0, [r3, #4]
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cb0:	1c59      	adds	r1, r3, #1
 8001cb2:	687a      	ldr	r2, [r7, #4]
 8001cb4:	6291      	str	r1, [r2, #40]	; 0x28
 8001cb6:	b2c2      	uxtb	r2, r0
 8001cb8:	701a      	strb	r2, [r3, #0]
 8001cba:	e00c      	b.n	8001cd6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	b2da      	uxtb	r2, r3
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cc8:	1c58      	adds	r0, r3, #1
 8001cca:	6879      	ldr	r1, [r7, #4]
 8001ccc:	6288      	str	r0, [r1, #40]	; 0x28
 8001cce:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001cd2:	b2d2      	uxtb	r2, r2
 8001cd4:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001cda:	b29b      	uxth	r3, r3
 8001cdc:	3b01      	subs	r3, #1
 8001cde:	b29b      	uxth	r3, r3
 8001ce0:	687a      	ldr	r2, [r7, #4]
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d120      	bne.n	8001d2c <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	68da      	ldr	r2, [r3, #12]
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f022 0220 	bic.w	r2, r2, #32
 8001cf8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	68da      	ldr	r2, [r3, #12]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001d08:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	695a      	ldr	r2, [r3, #20]
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f022 0201 	bic.w	r2, r2, #1
 8001d18:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2220      	movs	r2, #32
 8001d1e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8001d22:	6878      	ldr	r0, [r7, #4]
 8001d24:	f000 fa66 	bl	80021f4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	e002      	b.n	8001d32 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	e000      	b.n	8001d32 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8001d30:	2302      	movs	r3, #2
  }
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3710      	adds	r7, #16
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
	...

08001d3c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b084      	sub	sp, #16
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	691b      	ldr	r3, [r3, #16]
 8001d4a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	68da      	ldr	r2, [r3, #12]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	430a      	orrs	r2, r1
 8001d58:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	689a      	ldr	r2, [r3, #8]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	691b      	ldr	r3, [r3, #16]
 8001d62:	431a      	orrs	r2, r3
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	695b      	ldr	r3, [r3, #20]
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	68db      	ldr	r3, [r3, #12]
 8001d72:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001d76:	f023 030c 	bic.w	r3, r3, #12
 8001d7a:	687a      	ldr	r2, [r7, #4]
 8001d7c:	6812      	ldr	r2, [r2, #0]
 8001d7e:	68f9      	ldr	r1, [r7, #12]
 8001d80:	430b      	orrs	r3, r1
 8001d82:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	695b      	ldr	r3, [r3, #20]
 8001d8a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	699a      	ldr	r2, [r3, #24]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	430a      	orrs	r2, r1
 8001d98:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a52      	ldr	r2, [pc, #328]	; (8001ee8 <UART_SetConfig+0x1ac>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d14e      	bne.n	8001e42 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001da4:	f7ff f90e 	bl	8000fc4 <HAL_RCC_GetPCLK2Freq>
 8001da8:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001daa:	68ba      	ldr	r2, [r7, #8]
 8001dac:	4613      	mov	r3, r2
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	4413      	add	r3, r2
 8001db2:	009a      	lsls	r2, r3, #2
 8001db4:	441a      	add	r2, r3
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	009b      	lsls	r3, r3, #2
 8001dbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dc0:	4a4a      	ldr	r2, [pc, #296]	; (8001eec <UART_SetConfig+0x1b0>)
 8001dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8001dc6:	095b      	lsrs	r3, r3, #5
 8001dc8:	0119      	lsls	r1, r3, #4
 8001dca:	68ba      	ldr	r2, [r7, #8]
 8001dcc:	4613      	mov	r3, r2
 8001dce:	009b      	lsls	r3, r3, #2
 8001dd0:	4413      	add	r3, r2
 8001dd2:	009a      	lsls	r2, r3, #2
 8001dd4:	441a      	add	r2, r3
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	009b      	lsls	r3, r3, #2
 8001ddc:	fbb2 f2f3 	udiv	r2, r2, r3
 8001de0:	4b42      	ldr	r3, [pc, #264]	; (8001eec <UART_SetConfig+0x1b0>)
 8001de2:	fba3 0302 	umull	r0, r3, r3, r2
 8001de6:	095b      	lsrs	r3, r3, #5
 8001de8:	2064      	movs	r0, #100	; 0x64
 8001dea:	fb00 f303 	mul.w	r3, r0, r3
 8001dee:	1ad3      	subs	r3, r2, r3
 8001df0:	011b      	lsls	r3, r3, #4
 8001df2:	3332      	adds	r3, #50	; 0x32
 8001df4:	4a3d      	ldr	r2, [pc, #244]	; (8001eec <UART_SetConfig+0x1b0>)
 8001df6:	fba2 2303 	umull	r2, r3, r2, r3
 8001dfa:	095b      	lsrs	r3, r3, #5
 8001dfc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e00:	4419      	add	r1, r3
 8001e02:	68ba      	ldr	r2, [r7, #8]
 8001e04:	4613      	mov	r3, r2
 8001e06:	009b      	lsls	r3, r3, #2
 8001e08:	4413      	add	r3, r2
 8001e0a:	009a      	lsls	r2, r3, #2
 8001e0c:	441a      	add	r2, r3
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	009b      	lsls	r3, r3, #2
 8001e14:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e18:	4b34      	ldr	r3, [pc, #208]	; (8001eec <UART_SetConfig+0x1b0>)
 8001e1a:	fba3 0302 	umull	r0, r3, r3, r2
 8001e1e:	095b      	lsrs	r3, r3, #5
 8001e20:	2064      	movs	r0, #100	; 0x64
 8001e22:	fb00 f303 	mul.w	r3, r0, r3
 8001e26:	1ad3      	subs	r3, r2, r3
 8001e28:	011b      	lsls	r3, r3, #4
 8001e2a:	3332      	adds	r3, #50	; 0x32
 8001e2c:	4a2f      	ldr	r2, [pc, #188]	; (8001eec <UART_SetConfig+0x1b0>)
 8001e2e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e32:	095b      	lsrs	r3, r3, #5
 8001e34:	f003 020f 	and.w	r2, r3, #15
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	440a      	add	r2, r1
 8001e3e:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8001e40:	e04d      	b.n	8001ede <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8001e42:	f7ff f8ab 	bl	8000f9c <HAL_RCC_GetPCLK1Freq>
 8001e46:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001e48:	68ba      	ldr	r2, [r7, #8]
 8001e4a:	4613      	mov	r3, r2
 8001e4c:	009b      	lsls	r3, r3, #2
 8001e4e:	4413      	add	r3, r2
 8001e50:	009a      	lsls	r2, r3, #2
 8001e52:	441a      	add	r2, r3
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	009b      	lsls	r3, r3, #2
 8001e5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e5e:	4a23      	ldr	r2, [pc, #140]	; (8001eec <UART_SetConfig+0x1b0>)
 8001e60:	fba2 2303 	umull	r2, r3, r2, r3
 8001e64:	095b      	lsrs	r3, r3, #5
 8001e66:	0119      	lsls	r1, r3, #4
 8001e68:	68ba      	ldr	r2, [r7, #8]
 8001e6a:	4613      	mov	r3, r2
 8001e6c:	009b      	lsls	r3, r3, #2
 8001e6e:	4413      	add	r3, r2
 8001e70:	009a      	lsls	r2, r3, #2
 8001e72:	441a      	add	r2, r3
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	009b      	lsls	r3, r3, #2
 8001e7a:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e7e:	4b1b      	ldr	r3, [pc, #108]	; (8001eec <UART_SetConfig+0x1b0>)
 8001e80:	fba3 0302 	umull	r0, r3, r3, r2
 8001e84:	095b      	lsrs	r3, r3, #5
 8001e86:	2064      	movs	r0, #100	; 0x64
 8001e88:	fb00 f303 	mul.w	r3, r0, r3
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	011b      	lsls	r3, r3, #4
 8001e90:	3332      	adds	r3, #50	; 0x32
 8001e92:	4a16      	ldr	r2, [pc, #88]	; (8001eec <UART_SetConfig+0x1b0>)
 8001e94:	fba2 2303 	umull	r2, r3, r2, r3
 8001e98:	095b      	lsrs	r3, r3, #5
 8001e9a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e9e:	4419      	add	r1, r3
 8001ea0:	68ba      	ldr	r2, [r7, #8]
 8001ea2:	4613      	mov	r3, r2
 8001ea4:	009b      	lsls	r3, r3, #2
 8001ea6:	4413      	add	r3, r2
 8001ea8:	009a      	lsls	r2, r3, #2
 8001eaa:	441a      	add	r2, r3
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	009b      	lsls	r3, r3, #2
 8001eb2:	fbb2 f2f3 	udiv	r2, r2, r3
 8001eb6:	4b0d      	ldr	r3, [pc, #52]	; (8001eec <UART_SetConfig+0x1b0>)
 8001eb8:	fba3 0302 	umull	r0, r3, r3, r2
 8001ebc:	095b      	lsrs	r3, r3, #5
 8001ebe:	2064      	movs	r0, #100	; 0x64
 8001ec0:	fb00 f303 	mul.w	r3, r0, r3
 8001ec4:	1ad3      	subs	r3, r2, r3
 8001ec6:	011b      	lsls	r3, r3, #4
 8001ec8:	3332      	adds	r3, #50	; 0x32
 8001eca:	4a08      	ldr	r2, [pc, #32]	; (8001eec <UART_SetConfig+0x1b0>)
 8001ecc:	fba2 2303 	umull	r2, r3, r2, r3
 8001ed0:	095b      	lsrs	r3, r3, #5
 8001ed2:	f003 020f 	and.w	r2, r3, #15
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	440a      	add	r2, r1
 8001edc:	609a      	str	r2, [r3, #8]
}
 8001ede:	bf00      	nop
 8001ee0:	3710      	adds	r7, #16
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	40013800 	.word	0x40013800
 8001eec:	51eb851f 	.word	0x51eb851f

08001ef0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ef4:	f7fe f93c 	bl	8000170 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ef8:	f000 f82a 	bl	8001f50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001efc:	f000 f94c 	bl	8002198 <MX_GPIO_Init>
  MX_TIM3_Init();
 8001f00:	f000 f8c6 	bl	8002090 <MX_TIM3_Init>
  MX_TIM2_Init();
 8001f04:	f000 f86a 	bl	8001fdc <MX_TIM2_Init>
  MX_USART3_UART_Init();
 8001f08:	f000 f91c 	bl	8002144 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001f0c:	2108      	movs	r1, #8
 8001f0e:	480b      	ldr	r0, [pc, #44]	; (8001f3c <main+0x4c>)
 8001f10:	f7ff f8b6 	bl	8001080 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8001f14:	210c      	movs	r1, #12
 8001f16:	480a      	ldr	r0, [pc, #40]	; (8001f40 <main+0x50>)
 8001f18:	f7ff f8b2 	bl	8001080 <HAL_TIM_PWM_Start>

  HAL_UART_Receive_IT(&UART_HANDLE, &receiveByte, 1);
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	4909      	ldr	r1, [pc, #36]	; (8001f44 <main+0x54>)
 8001f20:	4809      	ldr	r0, [pc, #36]	; (8001f48 <main+0x58>)
 8001f22:	f7ff fc88 	bl	8001836 <HAL_UART_Receive_IT>

  SPEED_TIM->PSC = 1000;
 8001f26:	4b09      	ldr	r3, [pc, #36]	; (8001f4c <main+0x5c>)
 8001f28:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f2c:	629a      	str	r2, [r3, #40]	; 0x28
  RPM_TIM->PSC = 1000;
 8001f2e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001f32:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f36:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001f38:	e7fe      	b.n	8001f38 <main+0x48>
 8001f3a:	bf00      	nop
 8001f3c:	20000314 	.word	0x20000314
 8001f40:	20000354 	.word	0x20000354
 8001f44:	200002c0 	.word	0x200002c0
 8001f48:	200002d4 	.word	0x200002d4
 8001f4c:	40000400 	.word	0x40000400

08001f50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b090      	sub	sp, #64	; 0x40
 8001f54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f56:	f107 0318 	add.w	r3, r7, #24
 8001f5a:	2228      	movs	r2, #40	; 0x28
 8001f5c:	2100      	movs	r1, #0
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f000 fcc0 	bl	80028e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f64:	1d3b      	adds	r3, r7, #4
 8001f66:	2200      	movs	r2, #0
 8001f68:	601a      	str	r2, [r3, #0]
 8001f6a:	605a      	str	r2, [r3, #4]
 8001f6c:	609a      	str	r2, [r3, #8]
 8001f6e:	60da      	str	r2, [r3, #12]
 8001f70:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001f72:	2301      	movs	r3, #1
 8001f74:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001f76:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f7a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f80:	2301      	movs	r3, #1
 8001f82:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f84:	2302      	movs	r3, #2
 8001f86:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001f88:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f8c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001f8e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001f92:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f94:	f107 0318 	add.w	r3, r7, #24
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f7fe fc29 	bl	80007f0 <HAL_RCC_OscConfig>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d001      	beq.n	8001fa8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001fa4:	f000 faa8 	bl	80024f8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fa8:	230f      	movs	r3, #15
 8001faa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fac:	2302      	movs	r3, #2
 8001fae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001fb4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001fb8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001fbe:	1d3b      	adds	r3, r7, #4
 8001fc0:	2102      	movs	r1, #2
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f7fe fe94 	bl	8000cf0 <HAL_RCC_ClockConfig>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d001      	beq.n	8001fd2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001fce:	f000 fa93 	bl	80024f8 <Error_Handler>
  }
}
 8001fd2:	bf00      	nop
 8001fd4:	3740      	adds	r7, #64	; 0x40
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
	...

08001fdc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b08a      	sub	sp, #40	; 0x28
 8001fe0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fe2:	f107 0320 	add.w	r3, r7, #32
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	601a      	str	r2, [r3, #0]
 8001fea:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fec:	1d3b      	adds	r3, r7, #4
 8001fee:	2200      	movs	r2, #0
 8001ff0:	601a      	str	r2, [r3, #0]
 8001ff2:	605a      	str	r2, [r3, #4]
 8001ff4:	609a      	str	r2, [r3, #8]
 8001ff6:	60da      	str	r2, [r3, #12]
 8001ff8:	611a      	str	r2, [r3, #16]
 8001ffa:	615a      	str	r2, [r3, #20]
 8001ffc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ffe:	4b23      	ldr	r3, [pc, #140]	; (800208c <MX_TIM2_Init+0xb0>)
 8002000:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002004:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002006:	4b21      	ldr	r3, [pc, #132]	; (800208c <MX_TIM2_Init+0xb0>)
 8002008:	2200      	movs	r2, #0
 800200a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800200c:	4b1f      	ldr	r3, [pc, #124]	; (800208c <MX_TIM2_Init+0xb0>)
 800200e:	2200      	movs	r2, #0
 8002010:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1427;
 8002012:	4b1e      	ldr	r3, [pc, #120]	; (800208c <MX_TIM2_Init+0xb0>)
 8002014:	f240 5293 	movw	r2, #1427	; 0x593
 8002018:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800201a:	4b1c      	ldr	r3, [pc, #112]	; (800208c <MX_TIM2_Init+0xb0>)
 800201c:	2200      	movs	r2, #0
 800201e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002020:	4b1a      	ldr	r3, [pc, #104]	; (800208c <MX_TIM2_Init+0xb0>)
 8002022:	2200      	movs	r2, #0
 8002024:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002026:	4819      	ldr	r0, [pc, #100]	; (800208c <MX_TIM2_Init+0xb0>)
 8002028:	f7fe fffe 	bl	8001028 <HAL_TIM_PWM_Init>
 800202c:	4603      	mov	r3, r0
 800202e:	2b00      	cmp	r3, #0
 8002030:	d001      	beq.n	8002036 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8002032:	f000 fa61 	bl	80024f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002036:	2300      	movs	r3, #0
 8002038:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800203a:	2300      	movs	r3, #0
 800203c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800203e:	f107 0320 	add.w	r3, r7, #32
 8002042:	4619      	mov	r1, r3
 8002044:	4811      	ldr	r0, [pc, #68]	; (800208c <MX_TIM2_Init+0xb0>)
 8002046:	f7ff fb21 	bl	800168c <HAL_TIMEx_MasterConfigSynchronization>
 800204a:	4603      	mov	r3, r0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d001      	beq.n	8002054 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8002050:	f000 fa52 	bl	80024f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002054:	2360      	movs	r3, #96	; 0x60
 8002056:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 714;
 8002058:	f240 23ca 	movw	r3, #714	; 0x2ca
 800205c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800205e:	2300      	movs	r3, #0
 8002060:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002062:	2300      	movs	r3, #0
 8002064:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002066:	1d3b      	adds	r3, r7, #4
 8002068:	220c      	movs	r2, #12
 800206a:	4619      	mov	r1, r3
 800206c:	4807      	ldr	r0, [pc, #28]	; (800208c <MX_TIM2_Init+0xb0>)
 800206e:	f7ff f839 	bl	80010e4 <HAL_TIM_PWM_ConfigChannel>
 8002072:	4603      	mov	r3, r0
 8002074:	2b00      	cmp	r3, #0
 8002076:	d001      	beq.n	800207c <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8002078:	f000 fa3e 	bl	80024f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800207c:	4803      	ldr	r0, [pc, #12]	; (800208c <MX_TIM2_Init+0xb0>)
 800207e:	f000 faa3 	bl	80025c8 <HAL_TIM_MspPostInit>

}
 8002082:	bf00      	nop
 8002084:	3728      	adds	r7, #40	; 0x28
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	20000354 	.word	0x20000354

08002090 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b08a      	sub	sp, #40	; 0x28
 8002094:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002096:	f107 0320 	add.w	r3, r7, #32
 800209a:	2200      	movs	r2, #0
 800209c:	601a      	str	r2, [r3, #0]
 800209e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020a0:	1d3b      	adds	r3, r7, #4
 80020a2:	2200      	movs	r2, #0
 80020a4:	601a      	str	r2, [r3, #0]
 80020a6:	605a      	str	r2, [r3, #4]
 80020a8:	609a      	str	r2, [r3, #8]
 80020aa:	60da      	str	r2, [r3, #12]
 80020ac:	611a      	str	r2, [r3, #16]
 80020ae:	615a      	str	r2, [r3, #20]
 80020b0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80020b2:	4b22      	ldr	r3, [pc, #136]	; (800213c <MX_TIM3_Init+0xac>)
 80020b4:	4a22      	ldr	r2, [pc, #136]	; (8002140 <MX_TIM3_Init+0xb0>)
 80020b6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80020b8:	4b20      	ldr	r3, [pc, #128]	; (800213c <MX_TIM3_Init+0xac>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020be:	4b1f      	ldr	r3, [pc, #124]	; (800213c <MX_TIM3_Init+0xac>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1427;
 80020c4:	4b1d      	ldr	r3, [pc, #116]	; (800213c <MX_TIM3_Init+0xac>)
 80020c6:	f240 5293 	movw	r2, #1427	; 0x593
 80020ca:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020cc:	4b1b      	ldr	r3, [pc, #108]	; (800213c <MX_TIM3_Init+0xac>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020d2:	4b1a      	ldr	r3, [pc, #104]	; (800213c <MX_TIM3_Init+0xac>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80020d8:	4818      	ldr	r0, [pc, #96]	; (800213c <MX_TIM3_Init+0xac>)
 80020da:	f7fe ffa5 	bl	8001028 <HAL_TIM_PWM_Init>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d001      	beq.n	80020e8 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80020e4:	f000 fa08 	bl	80024f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020e8:	2300      	movs	r3, #0
 80020ea:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020ec:	2300      	movs	r3, #0
 80020ee:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80020f0:	f107 0320 	add.w	r3, r7, #32
 80020f4:	4619      	mov	r1, r3
 80020f6:	4811      	ldr	r0, [pc, #68]	; (800213c <MX_TIM3_Init+0xac>)
 80020f8:	f7ff fac8 	bl	800168c <HAL_TIMEx_MasterConfigSynchronization>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8002102:	f000 f9f9 	bl	80024f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002106:	2360      	movs	r3, #96	; 0x60
 8002108:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 714;
 800210a:	f240 23ca 	movw	r3, #714	; 0x2ca
 800210e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002110:	2300      	movs	r3, #0
 8002112:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002114:	2300      	movs	r3, #0
 8002116:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002118:	1d3b      	adds	r3, r7, #4
 800211a:	2208      	movs	r2, #8
 800211c:	4619      	mov	r1, r3
 800211e:	4807      	ldr	r0, [pc, #28]	; (800213c <MX_TIM3_Init+0xac>)
 8002120:	f7fe ffe0 	bl	80010e4 <HAL_TIM_PWM_ConfigChannel>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d001      	beq.n	800212e <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 800212a:	f000 f9e5 	bl	80024f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800212e:	4803      	ldr	r0, [pc, #12]	; (800213c <MX_TIM3_Init+0xac>)
 8002130:	f000 fa4a 	bl	80025c8 <HAL_TIM_MspPostInit>

}
 8002134:	bf00      	nop
 8002136:	3728      	adds	r7, #40	; 0x28
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}
 800213c:	20000314 	.word	0x20000314
 8002140:	40000400 	.word	0x40000400

08002144 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002148:	4b11      	ldr	r3, [pc, #68]	; (8002190 <MX_USART3_UART_Init+0x4c>)
 800214a:	4a12      	ldr	r2, [pc, #72]	; (8002194 <MX_USART3_UART_Init+0x50>)
 800214c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800214e:	4b10      	ldr	r3, [pc, #64]	; (8002190 <MX_USART3_UART_Init+0x4c>)
 8002150:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002154:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002156:	4b0e      	ldr	r3, [pc, #56]	; (8002190 <MX_USART3_UART_Init+0x4c>)
 8002158:	2200      	movs	r2, #0
 800215a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800215c:	4b0c      	ldr	r3, [pc, #48]	; (8002190 <MX_USART3_UART_Init+0x4c>)
 800215e:	2200      	movs	r2, #0
 8002160:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002162:	4b0b      	ldr	r3, [pc, #44]	; (8002190 <MX_USART3_UART_Init+0x4c>)
 8002164:	2200      	movs	r2, #0
 8002166:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002168:	4b09      	ldr	r3, [pc, #36]	; (8002190 <MX_USART3_UART_Init+0x4c>)
 800216a:	220c      	movs	r2, #12
 800216c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800216e:	4b08      	ldr	r3, [pc, #32]	; (8002190 <MX_USART3_UART_Init+0x4c>)
 8002170:	2200      	movs	r2, #0
 8002172:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002174:	4b06      	ldr	r3, [pc, #24]	; (8002190 <MX_USART3_UART_Init+0x4c>)
 8002176:	2200      	movs	r2, #0
 8002178:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800217a:	4805      	ldr	r0, [pc, #20]	; (8002190 <MX_USART3_UART_Init+0x4c>)
 800217c:	f7ff faca 	bl	8001714 <HAL_UART_Init>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d001      	beq.n	800218a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002186:	f000 f9b7 	bl	80024f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800218a:	bf00      	nop
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	200002d4 	.word	0x200002d4
 8002194:	40004800 	.word	0x40004800

08002198 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002198:	b480      	push	{r7}
 800219a:	b085      	sub	sp, #20
 800219c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800219e:	4b14      	ldr	r3, [pc, #80]	; (80021f0 <MX_GPIO_Init+0x58>)
 80021a0:	699b      	ldr	r3, [r3, #24]
 80021a2:	4a13      	ldr	r2, [pc, #76]	; (80021f0 <MX_GPIO_Init+0x58>)
 80021a4:	f043 0320 	orr.w	r3, r3, #32
 80021a8:	6193      	str	r3, [r2, #24]
 80021aa:	4b11      	ldr	r3, [pc, #68]	; (80021f0 <MX_GPIO_Init+0x58>)
 80021ac:	699b      	ldr	r3, [r3, #24]
 80021ae:	f003 0320 	and.w	r3, r3, #32
 80021b2:	60fb      	str	r3, [r7, #12]
 80021b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021b6:	4b0e      	ldr	r3, [pc, #56]	; (80021f0 <MX_GPIO_Init+0x58>)
 80021b8:	699b      	ldr	r3, [r3, #24]
 80021ba:	4a0d      	ldr	r2, [pc, #52]	; (80021f0 <MX_GPIO_Init+0x58>)
 80021bc:	f043 0304 	orr.w	r3, r3, #4
 80021c0:	6193      	str	r3, [r2, #24]
 80021c2:	4b0b      	ldr	r3, [pc, #44]	; (80021f0 <MX_GPIO_Init+0x58>)
 80021c4:	699b      	ldr	r3, [r3, #24]
 80021c6:	f003 0304 	and.w	r3, r3, #4
 80021ca:	60bb      	str	r3, [r7, #8]
 80021cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021ce:	4b08      	ldr	r3, [pc, #32]	; (80021f0 <MX_GPIO_Init+0x58>)
 80021d0:	699b      	ldr	r3, [r3, #24]
 80021d2:	4a07      	ldr	r2, [pc, #28]	; (80021f0 <MX_GPIO_Init+0x58>)
 80021d4:	f043 0308 	orr.w	r3, r3, #8
 80021d8:	6193      	str	r3, [r2, #24]
 80021da:	4b05      	ldr	r3, [pc, #20]	; (80021f0 <MX_GPIO_Init+0x58>)
 80021dc:	699b      	ldr	r3, [r3, #24]
 80021de:	f003 0308 	and.w	r3, r3, #8
 80021e2:	607b      	str	r3, [r7, #4]
 80021e4:	687b      	ldr	r3, [r7, #4]

}
 80021e6:	bf00      	nop
 80021e8:	3714      	adds	r7, #20
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bc80      	pop	{r7}
 80021ee:	4770      	bx	lr
 80021f0:	40021000 	.word	0x40021000

080021f4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b084      	sub	sp, #16
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
	uint8_t error = 0;
 80021fc:	2300      	movs	r3, #0
 80021fe:	73fb      	strb	r3, [r7, #15]
	static uint16_t counter = 0;
	static uint8_t FLAG_needsCleaning = 0;
	uint16_t size = 0;
 8002200:	2300      	movs	r3, #0
 8002202:	81bb      	strh	r3, [r7, #12]

	if (1 == FLAG_needsCleaning)
 8002204:	4b32      	ldr	r3, [pc, #200]	; (80022d0 <HAL_UART_RxCpltCallback+0xdc>)
 8002206:	781b      	ldrb	r3, [r3, #0]
 8002208:	2b01      	cmp	r3, #1
 800220a:	d10c      	bne.n	8002226 <HAL_UART_RxCpltCallback+0x32>
	{
		memset(receive_buffer,'\0',(MAX_RECEIVE_BUFFER_SIZE*sizeof(receive_buffer[0])));
 800220c:	2264      	movs	r2, #100	; 0x64
 800220e:	2100      	movs	r1, #0
 8002210:	4830      	ldr	r0, [pc, #192]	; (80022d4 <HAL_UART_RxCpltCallback+0xe0>)
 8002212:	f000 fb67 	bl	80028e4 <memset>
		memset(send_buffer,'\0',(MAX_SEND_BUFFER_SIZE*sizeof(send_buffer[0])));
 8002216:	2264      	movs	r2, #100	; 0x64
 8002218:	2100      	movs	r1, #0
 800221a:	482f      	ldr	r0, [pc, #188]	; (80022d8 <HAL_UART_RxCpltCallback+0xe4>)
 800221c:	f000 fb62 	bl	80028e4 <memset>
//		memset(SCPI_buffer,'\0',(MAX_SCPI_ANSWER_BUFFER_SIZE*sizeof(SCPI_buffer[0])));
		FLAG_needsCleaning = 0;
 8002220:	4b2b      	ldr	r3, [pc, #172]	; (80022d0 <HAL_UART_RxCpltCallback+0xdc>)
 8002222:	2200      	movs	r2, #0
 8002224:	701a      	strb	r2, [r3, #0]
	}

	if ('\r' != receiveByte && '\n' != receiveByte)
 8002226:	4b2d      	ldr	r3, [pc, #180]	; (80022dc <HAL_UART_RxCpltCallback+0xe8>)
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	b2db      	uxtb	r3, r3
 800222c:	2b0d      	cmp	r3, #13
 800222e:	d01c      	beq.n	800226a <HAL_UART_RxCpltCallback+0x76>
 8002230:	4b2a      	ldr	r3, [pc, #168]	; (80022dc <HAL_UART_RxCpltCallback+0xe8>)
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	b2db      	uxtb	r3, r3
 8002236:	2b0a      	cmp	r3, #10
 8002238:	d017      	beq.n	800226a <HAL_UART_RxCpltCallback+0x76>
	{
		if (counter <= MAX_RECEIVE_BUFFER_SIZE)
 800223a:	4b29      	ldr	r3, [pc, #164]	; (80022e0 <HAL_UART_RxCpltCallback+0xec>)
 800223c:	881b      	ldrh	r3, [r3, #0]
 800223e:	2b64      	cmp	r3, #100	; 0x64
 8002240:	d807      	bhi.n	8002252 <HAL_UART_RxCpltCallback+0x5e>
		{
			receive_buffer[counter] = receiveByte;
 8002242:	4b27      	ldr	r3, [pc, #156]	; (80022e0 <HAL_UART_RxCpltCallback+0xec>)
 8002244:	881b      	ldrh	r3, [r3, #0]
 8002246:	461a      	mov	r2, r3
 8002248:	4b24      	ldr	r3, [pc, #144]	; (80022dc <HAL_UART_RxCpltCallback+0xe8>)
 800224a:	781b      	ldrb	r3, [r3, #0]
 800224c:	b2d9      	uxtb	r1, r3
 800224e:	4b21      	ldr	r3, [pc, #132]	; (80022d4 <HAL_UART_RxCpltCallback+0xe0>)
 8002250:	5499      	strb	r1, [r3, r2]
		}
		++counter;
 8002252:	4b23      	ldr	r3, [pc, #140]	; (80022e0 <HAL_UART_RxCpltCallback+0xec>)
 8002254:	881b      	ldrh	r3, [r3, #0]
 8002256:	3301      	adds	r3, #1
 8002258:	b29a      	uxth	r2, r3
 800225a:	4b21      	ldr	r3, [pc, #132]	; (80022e0 <HAL_UART_RxCpltCallback+0xec>)
 800225c:	801a      	strh	r2, [r3, #0]
		HAL_UART_Receive_IT(&UART_HANDLE, &receiveByte, 1);
 800225e:	2201      	movs	r2, #1
 8002260:	491e      	ldr	r1, [pc, #120]	; (80022dc <HAL_UART_RxCpltCallback+0xe8>)
 8002262:	4820      	ldr	r0, [pc, #128]	; (80022e4 <HAL_UART_RxCpltCallback+0xf0>)
 8002264:	f7ff fae7 	bl	8001836 <HAL_UART_Receive_IT>
 8002268:	e028      	b.n	80022bc <HAL_UART_RxCpltCallback+0xc8>
	}
	else
	{
		error = Process_Message(receive_buffer);
 800226a:	481a      	ldr	r0, [pc, #104]	; (80022d4 <HAL_UART_RxCpltCallback+0xe0>)
 800226c:	f000 f840 	bl	80022f0 <Process_Message>
 8002270:	4603      	mov	r3, r0
 8002272:	73fb      	strb	r3, [r7, #15]
		if (0 != error)
 8002274:	7bfb      	ldrb	r3, [r7, #15]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d00d      	beq.n	8002296 <HAL_UART_RxCpltCallback+0xa2>
		{
			size = sprintf(send_buffer, "!!Message incorrect!! \n\rReceived message: \"%s\"\n\r", receive_buffer);
 800227a:	4a16      	ldr	r2, [pc, #88]	; (80022d4 <HAL_UART_RxCpltCallback+0xe0>)
 800227c:	491a      	ldr	r1, [pc, #104]	; (80022e8 <HAL_UART_RxCpltCallback+0xf4>)
 800227e:	4816      	ldr	r0, [pc, #88]	; (80022d8 <HAL_UART_RxCpltCallback+0xe4>)
 8002280:	f000 fb38 	bl	80028f4 <siprintf>
 8002284:	4603      	mov	r3, r0
 8002286:	81bb      	strh	r3, [r7, #12]
			HAL_UART_Transmit_IT(&UART_HANDLE, send_buffer, size);
 8002288:	89bb      	ldrh	r3, [r7, #12]
 800228a:	461a      	mov	r2, r3
 800228c:	4912      	ldr	r1, [pc, #72]	; (80022d8 <HAL_UART_RxCpltCallback+0xe4>)
 800228e:	4815      	ldr	r0, [pc, #84]	; (80022e4 <HAL_UART_RxCpltCallback+0xf0>)
 8002290:	f7ff fa8d 	bl	80017ae <HAL_UART_Transmit_IT>
 8002294:	e00c      	b.n	80022b0 <HAL_UART_RxCpltCallback+0xbc>
		}
		else
		{
			size = sprintf(send_buffer, "Done! \"\n\r");
 8002296:	4b10      	ldr	r3, [pc, #64]	; (80022d8 <HAL_UART_RxCpltCallback+0xe4>)
 8002298:	4a14      	ldr	r2, [pc, #80]	; (80022ec <HAL_UART_RxCpltCallback+0xf8>)
 800229a:	ca07      	ldmia	r2, {r0, r1, r2}
 800229c:	c303      	stmia	r3!, {r0, r1}
 800229e:	801a      	strh	r2, [r3, #0]
 80022a0:	2309      	movs	r3, #9
 80022a2:	81bb      	strh	r3, [r7, #12]
			HAL_UART_Transmit_IT(&UART_HANDLE, send_buffer, size);
 80022a4:	89bb      	ldrh	r3, [r7, #12]
 80022a6:	461a      	mov	r2, r3
 80022a8:	490b      	ldr	r1, [pc, #44]	; (80022d8 <HAL_UART_RxCpltCallback+0xe4>)
 80022aa:	480e      	ldr	r0, [pc, #56]	; (80022e4 <HAL_UART_RxCpltCallback+0xf0>)
 80022ac:	f7ff fa7f 	bl	80017ae <HAL_UART_Transmit_IT>
		}

		counter = 0;
 80022b0:	4b0b      	ldr	r3, [pc, #44]	; (80022e0 <HAL_UART_RxCpltCallback+0xec>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	801a      	strh	r2, [r3, #0]
		FLAG_needsCleaning = 1;
 80022b6:	4b06      	ldr	r3, [pc, #24]	; (80022d0 <HAL_UART_RxCpltCallback+0xdc>)
 80022b8:	2201      	movs	r2, #1
 80022ba:	701a      	strb	r2, [r3, #0]
	}

	HAL_UART_Receive_IT(&UART_HANDLE, &receiveByte, 1);
 80022bc:	2201      	movs	r2, #1
 80022be:	4907      	ldr	r1, [pc, #28]	; (80022dc <HAL_UART_RxCpltCallback+0xe8>)
 80022c0:	4808      	ldr	r0, [pc, #32]	; (80022e4 <HAL_UART_RxCpltCallback+0xf0>)
 80022c2:	f7ff fab8 	bl	8001836 <HAL_UART_Receive_IT>
}
 80022c6:	bf00      	nop
 80022c8:	3710      	adds	r7, #16
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	200002c1 	.word	0x200002c1
 80022d4:	200001f8 	.word	0x200001f8
 80022d8:	2000025c 	.word	0x2000025c
 80022dc:	200002c0 	.word	0x200002c0
 80022e0:	200002c2 	.word	0x200002c2
 80022e4:	200002d4 	.word	0x200002d4
 80022e8:	080032b0 	.word	0x080032b0
 80022ec:	080032e4 	.word	0x080032e4

080022f0 <Process_Message>:

uint8_t Process_Message(char *MESSAGE)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b0b8      	sub	sp, #224	; 0xe0
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
	uint8_t error = 0;
 80022f8:	2300      	movs	r3, #0
 80022fa:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
	uint16_t i = 0;		/* out iterator for "for" loops and so on */
 80022fe:	2300      	movs	r3, #0
 8002300:	f8a7 30dc 	strh.w	r3, [r7, #220]	; 0xdc
	uint16_t j = 0;		/* out iterator for "for" loops and so on */
 8002304:	2300      	movs	r3, #0
 8002306:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
	uint16_t separatorIndex = 0;
 800230a:	2300      	movs	r3, #0
 800230c:	f8a7 30d8 	strh.w	r3, [r7, #216]	; 0xd8
	char Name[MAX_RECEIVE_BUFFER_SIZE] = {'\0'};
 8002310:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002314:	2264      	movs	r2, #100	; 0x64
 8002316:	2100      	movs	r1, #0
 8002318:	4618      	mov	r0, r3
 800231a:	f000 fae3 	bl	80028e4 <memset>
	char Value[MAX_RECEIVE_BUFFER_SIZE] = {'\0'};
 800231e:	f107 0308 	add.w	r3, r7, #8
 8002322:	2264      	movs	r2, #100	; 0x64
 8002324:	2100      	movs	r1, #0
 8002326:	4618      	mov	r0, r3
 8002328:	f000 fadc 	bl	80028e4 <memset>
	uint32_t value_int = 0;
 800232c:	2300      	movs	r3, #0
 800232e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

	uint16_t messageLength = strlen(MESSAGE);
 8002332:	6878      	ldr	r0, [r7, #4]
 8002334:	f7fd ff14 	bl	8000160 <strlen>
 8002338:	4603      	mov	r3, r0
 800233a:	f8a7 30d2 	strh.w	r3, [r7, #210]	; 0xd2

	if (0 == messageLength)
 800233e:	f8b7 30d2 	ldrh.w	r3, [r7, #210]	; 0xd2
 8002342:	2b00      	cmp	r3, #0
 8002344:	d102      	bne.n	800234c <Process_Message+0x5c>
		error = -1;
 8002346:	23ff      	movs	r3, #255	; 0xff
 8002348:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf

	if (0 == error)
 800234c:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002350:	2b00      	cmp	r3, #0
 8002352:	f040 8096 	bne.w	8002482 <Process_Message+0x192>
	{
		/* Here we set all the letters to be upper letters, so the message is case INsensitive :) */
		for (i = 0; i < messageLength; ++i)
 8002356:	2300      	movs	r3, #0
 8002358:	f8a7 30dc 	strh.w	r3, [r7, #220]	; 0xdc
 800235c:	e01e      	b.n	800239c <Process_Message+0xac>
		{
			if (MESSAGE[i] >= 97 && MESSAGE[i] <= 122)
 800235e:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 8002362:	687a      	ldr	r2, [r7, #4]
 8002364:	4413      	add	r3, r2
 8002366:	781b      	ldrb	r3, [r3, #0]
 8002368:	2b60      	cmp	r3, #96	; 0x60
 800236a:	d912      	bls.n	8002392 <Process_Message+0xa2>
 800236c:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 8002370:	687a      	ldr	r2, [r7, #4]
 8002372:	4413      	add	r3, r2
 8002374:	781b      	ldrb	r3, [r3, #0]
 8002376:	2b7a      	cmp	r3, #122	; 0x7a
 8002378:	d80b      	bhi.n	8002392 <Process_Message+0xa2>
			{
				MESSAGE[i] = MESSAGE[i] - 32;
 800237a:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 800237e:	687a      	ldr	r2, [r7, #4]
 8002380:	4413      	add	r3, r2
 8002382:	781a      	ldrb	r2, [r3, #0]
 8002384:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 8002388:	6879      	ldr	r1, [r7, #4]
 800238a:	440b      	add	r3, r1
 800238c:	3a20      	subs	r2, #32
 800238e:	b2d2      	uxtb	r2, r2
 8002390:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < messageLength; ++i)
 8002392:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 8002396:	3301      	adds	r3, #1
 8002398:	f8a7 30dc 	strh.w	r3, [r7, #220]	; 0xdc
 800239c:	f8b7 20dc 	ldrh.w	r2, [r7, #220]	; 0xdc
 80023a0:	f8b7 30d2 	ldrh.w	r3, [r7, #210]	; 0xd2
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d3da      	bcc.n	800235e <Process_Message+0x6e>
			}
		}//for

		for (i = 0; i < messageLength; ++i)
 80023a8:	2300      	movs	r3, #0
 80023aa:	f8a7 30dc 	strh.w	r3, [r7, #220]	; 0xdc
 80023ae:	e010      	b.n	80023d2 <Process_Message+0xe2>
		{
			if (';' == MESSAGE[i])
 80023b0:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 80023b4:	687a      	ldr	r2, [r7, #4]
 80023b6:	4413      	add	r3, r2
 80023b8:	781b      	ldrb	r3, [r3, #0]
 80023ba:	2b3b      	cmp	r3, #59	; 0x3b
 80023bc:	d104      	bne.n	80023c8 <Process_Message+0xd8>
			{
				separatorIndex = i;
 80023be:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 80023c2:	f8a7 30d8 	strh.w	r3, [r7, #216]	; 0xd8
				break;
 80023c6:	e00a      	b.n	80023de <Process_Message+0xee>
		for (i = 0; i < messageLength; ++i)
 80023c8:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 80023cc:	3301      	adds	r3, #1
 80023ce:	f8a7 30dc 	strh.w	r3, [r7, #220]	; 0xdc
 80023d2:	f8b7 20dc 	ldrh.w	r2, [r7, #220]	; 0xdc
 80023d6:	f8b7 30d2 	ldrh.w	r3, [r7, #210]	; 0xd2
 80023da:	429a      	cmp	r2, r3
 80023dc:	d3e8      	bcc.n	80023b0 <Process_Message+0xc0>
			}
		}//for

		for (i = 0; i < separatorIndex; ++i)
 80023de:	2300      	movs	r3, #0
 80023e0:	f8a7 30dc 	strh.w	r3, [r7, #220]	; 0xdc
 80023e4:	e010      	b.n	8002408 <Process_Message+0x118>
		{
			Name[i] = MESSAGE[i];
 80023e6:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 80023ea:	687a      	ldr	r2, [r7, #4]
 80023ec:	441a      	add	r2, r3
 80023ee:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 80023f2:	7812      	ldrb	r2, [r2, #0]
 80023f4:	f107 01e0 	add.w	r1, r7, #224	; 0xe0
 80023f8:	440b      	add	r3, r1
 80023fa:	f803 2c74 	strb.w	r2, [r3, #-116]
		for (i = 0; i < separatorIndex; ++i)
 80023fe:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 8002402:	3301      	adds	r3, #1
 8002404:	f8a7 30dc 	strh.w	r3, [r7, #220]	; 0xdc
 8002408:	f8b7 20dc 	ldrh.w	r2, [r7, #220]	; 0xdc
 800240c:	f8b7 30d8 	ldrh.w	r3, [r7, #216]	; 0xd8
 8002410:	429a      	cmp	r2, r3
 8002412:	d3e8      	bcc.n	80023e6 <Process_Message+0xf6>
		}//for

		j=0;
 8002414:	2300      	movs	r3, #0
 8002416:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
		for (i = separatorIndex+1; i < messageLength; ++i)
 800241a:	f8b7 30d8 	ldrh.w	r3, [r7, #216]	; 0xd8
 800241e:	3301      	adds	r3, #1
 8002420:	f8a7 30dc 	strh.w	r3, [r7, #220]	; 0xdc
 8002424:	e015      	b.n	8002452 <Process_Message+0x162>
		{
			Value[j] = MESSAGE[i];
 8002426:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 800242a:	687a      	ldr	r2, [r7, #4]
 800242c:	441a      	add	r2, r3
 800242e:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 8002432:	7812      	ldrb	r2, [r2, #0]
 8002434:	f107 01e0 	add.w	r1, r7, #224	; 0xe0
 8002438:	440b      	add	r3, r1
 800243a:	f803 2cd8 	strb.w	r2, [r3, #-216]
			++j;
 800243e:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 8002442:	3301      	adds	r3, #1
 8002444:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
		for (i = separatorIndex+1; i < messageLength; ++i)
 8002448:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 800244c:	3301      	adds	r3, #1
 800244e:	f8a7 30dc 	strh.w	r3, [r7, #220]	; 0xdc
 8002452:	f8b7 20dc 	ldrh.w	r2, [r7, #220]	; 0xdc
 8002456:	f8b7 30d2 	ldrh.w	r3, [r7, #210]	; 0xd2
 800245a:	429a      	cmp	r2, r3
 800245c:	d3e3      	bcc.n	8002426 <Process_Message+0x136>
		}//for

		value_int = (uint32_t)(atol(Value));
 800245e:	f107 0308 	add.w	r3, r7, #8
 8002462:	4618      	mov	r0, r3
 8002464:	f000 fa0f 	bl	8002886 <atol>
 8002468:	4603      	mov	r3, r0
 800246a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

		if (5000 < value_int)
 800246e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002472:	f241 3288 	movw	r2, #5000	; 0x1388
 8002476:	4293      	cmp	r3, r2
 8002478:	d903      	bls.n	8002482 <Process_Message+0x192>
			value_int = 5000;
 800247a:	f241 3388 	movw	r3, #5000	; 0x1388
 800247e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	}//if

	if (!(strcmp("RPM", Name)))		/* strcmp returns 0 if positive match, that's why we need "!" */
 8002482:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002486:	4619      	mov	r1, r3
 8002488:	4818      	ldr	r0, [pc, #96]	; (80024ec <Process_Message+0x1fc>)
 800248a:	f7fd fe5f 	bl	800014c <strcmp>
 800248e:	4603      	mov	r3, r0
 8002490:	2b00      	cmp	r3, #0
 8002492:	d10c      	bne.n	80024ae <Process_Message+0x1be>
		RPM_TIM->PSC = (uint16_t)(50455/value_int - 1);
 8002494:	f24c 5217 	movw	r2, #50455	; 0xc517
 8002498:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800249c:	fbb2 f3f3 	udiv	r3, r2, r3
 80024a0:	b29b      	uxth	r3, r3
 80024a2:	3b01      	subs	r3, #1
 80024a4:	b29a      	uxth	r2, r3
 80024a6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80024aa:	629a      	str	r2, [r3, #40]	; 0x28
 80024ac:	e017      	b.n	80024de <Process_Message+0x1ee>
	else
	{
		if (!(strcmp("SPEED", Name)))		/* strcmp returns 0 if positive match, that's why we need "!" */
 80024ae:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80024b2:	4619      	mov	r1, r3
 80024b4:	480e      	ldr	r0, [pc, #56]	; (80024f0 <Process_Message+0x200>)
 80024b6:	f7fd fe49 	bl	800014c <strcmp>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d10b      	bne.n	80024d8 <Process_Message+0x1e8>
			SPEED_TIM->PSC = (uint16_t)(50455/value_int - 1);
 80024c0:	f24c 5217 	movw	r2, #50455	; 0xc517
 80024c4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80024c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80024cc:	b29b      	uxth	r3, r3
 80024ce:	3b01      	subs	r3, #1
 80024d0:	b29a      	uxth	r2, r3
 80024d2:	4b08      	ldr	r3, [pc, #32]	; (80024f4 <Process_Message+0x204>)
 80024d4:	629a      	str	r2, [r3, #40]	; 0x28
 80024d6:	e002      	b.n	80024de <Process_Message+0x1ee>
		else
			error = -2;
 80024d8:	23fe      	movs	r3, #254	; 0xfe
 80024da:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
	}

	return error;
 80024de:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	37e0      	adds	r7, #224	; 0xe0
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	080032f0 	.word	0x080032f0
 80024f0:	080032f4 	.word	0x080032f4
 80024f4:	40000400 	.word	0x40000400

080024f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024f8:	b480      	push	{r7}
 80024fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80024fc:	bf00      	nop
 80024fe:	46bd      	mov	sp, r7
 8002500:	bc80      	pop	{r7}
 8002502:	4770      	bx	lr

08002504 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002504:	b480      	push	{r7}
 8002506:	b085      	sub	sp, #20
 8002508:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800250a:	4b15      	ldr	r3, [pc, #84]	; (8002560 <HAL_MspInit+0x5c>)
 800250c:	699b      	ldr	r3, [r3, #24]
 800250e:	4a14      	ldr	r2, [pc, #80]	; (8002560 <HAL_MspInit+0x5c>)
 8002510:	f043 0301 	orr.w	r3, r3, #1
 8002514:	6193      	str	r3, [r2, #24]
 8002516:	4b12      	ldr	r3, [pc, #72]	; (8002560 <HAL_MspInit+0x5c>)
 8002518:	699b      	ldr	r3, [r3, #24]
 800251a:	f003 0301 	and.w	r3, r3, #1
 800251e:	60bb      	str	r3, [r7, #8]
 8002520:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002522:	4b0f      	ldr	r3, [pc, #60]	; (8002560 <HAL_MspInit+0x5c>)
 8002524:	69db      	ldr	r3, [r3, #28]
 8002526:	4a0e      	ldr	r2, [pc, #56]	; (8002560 <HAL_MspInit+0x5c>)
 8002528:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800252c:	61d3      	str	r3, [r2, #28]
 800252e:	4b0c      	ldr	r3, [pc, #48]	; (8002560 <HAL_MspInit+0x5c>)
 8002530:	69db      	ldr	r3, [r3, #28]
 8002532:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002536:	607b      	str	r3, [r7, #4]
 8002538:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800253a:	4b0a      	ldr	r3, [pc, #40]	; (8002564 <HAL_MspInit+0x60>)
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	60fb      	str	r3, [r7, #12]
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002546:	60fb      	str	r3, [r7, #12]
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800254e:	60fb      	str	r3, [r7, #12]
 8002550:	4a04      	ldr	r2, [pc, #16]	; (8002564 <HAL_MspInit+0x60>)
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002556:	bf00      	nop
 8002558:	3714      	adds	r7, #20
 800255a:	46bd      	mov	sp, r7
 800255c:	bc80      	pop	{r7}
 800255e:	4770      	bx	lr
 8002560:	40021000 	.word	0x40021000
 8002564:	40010000 	.word	0x40010000

08002568 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002568:	b480      	push	{r7}
 800256a:	b085      	sub	sp, #20
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002578:	d10c      	bne.n	8002594 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800257a:	4b11      	ldr	r3, [pc, #68]	; (80025c0 <HAL_TIM_PWM_MspInit+0x58>)
 800257c:	69db      	ldr	r3, [r3, #28]
 800257e:	4a10      	ldr	r2, [pc, #64]	; (80025c0 <HAL_TIM_PWM_MspInit+0x58>)
 8002580:	f043 0301 	orr.w	r3, r3, #1
 8002584:	61d3      	str	r3, [r2, #28]
 8002586:	4b0e      	ldr	r3, [pc, #56]	; (80025c0 <HAL_TIM_PWM_MspInit+0x58>)
 8002588:	69db      	ldr	r3, [r3, #28]
 800258a:	f003 0301 	and.w	r3, r3, #1
 800258e:	60fb      	str	r3, [r7, #12]
 8002590:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002592:	e010      	b.n	80025b6 <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM3)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a0a      	ldr	r2, [pc, #40]	; (80025c4 <HAL_TIM_PWM_MspInit+0x5c>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d10b      	bne.n	80025b6 <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800259e:	4b08      	ldr	r3, [pc, #32]	; (80025c0 <HAL_TIM_PWM_MspInit+0x58>)
 80025a0:	69db      	ldr	r3, [r3, #28]
 80025a2:	4a07      	ldr	r2, [pc, #28]	; (80025c0 <HAL_TIM_PWM_MspInit+0x58>)
 80025a4:	f043 0302 	orr.w	r3, r3, #2
 80025a8:	61d3      	str	r3, [r2, #28]
 80025aa:	4b05      	ldr	r3, [pc, #20]	; (80025c0 <HAL_TIM_PWM_MspInit+0x58>)
 80025ac:	69db      	ldr	r3, [r3, #28]
 80025ae:	f003 0302 	and.w	r3, r3, #2
 80025b2:	60bb      	str	r3, [r7, #8]
 80025b4:	68bb      	ldr	r3, [r7, #8]
}
 80025b6:	bf00      	nop
 80025b8:	3714      	adds	r7, #20
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bc80      	pop	{r7}
 80025be:	4770      	bx	lr
 80025c0:	40021000 	.word	0x40021000
 80025c4:	40000400 	.word	0x40000400

080025c8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b088      	sub	sp, #32
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025d0:	f107 0310 	add.w	r3, r7, #16
 80025d4:	2200      	movs	r2, #0
 80025d6:	601a      	str	r2, [r3, #0]
 80025d8:	605a      	str	r2, [r3, #4]
 80025da:	609a      	str	r2, [r3, #8]
 80025dc:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025e6:	d118      	bne.n	800261a <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025e8:	4b1c      	ldr	r3, [pc, #112]	; (800265c <HAL_TIM_MspPostInit+0x94>)
 80025ea:	699b      	ldr	r3, [r3, #24]
 80025ec:	4a1b      	ldr	r2, [pc, #108]	; (800265c <HAL_TIM_MspPostInit+0x94>)
 80025ee:	f043 0304 	orr.w	r3, r3, #4
 80025f2:	6193      	str	r3, [r2, #24]
 80025f4:	4b19      	ldr	r3, [pc, #100]	; (800265c <HAL_TIM_MspPostInit+0x94>)
 80025f6:	699b      	ldr	r3, [r3, #24]
 80025f8:	f003 0304 	and.w	r3, r3, #4
 80025fc:	60fb      	str	r3, [r7, #12]
 80025fe:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration    
    PA3     ------> TIM2_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002600:	2308      	movs	r3, #8
 8002602:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002604:	2302      	movs	r3, #2
 8002606:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002608:	2302      	movs	r3, #2
 800260a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800260c:	f107 0310 	add.w	r3, r7, #16
 8002610:	4619      	mov	r1, r3
 8002612:	4813      	ldr	r0, [pc, #76]	; (8002660 <HAL_TIM_MspPostInit+0x98>)
 8002614:	f7fd ff92 	bl	800053c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002618:	e01c      	b.n	8002654 <HAL_TIM_MspPostInit+0x8c>
  else if(htim->Instance==TIM3)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a11      	ldr	r2, [pc, #68]	; (8002664 <HAL_TIM_MspPostInit+0x9c>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d117      	bne.n	8002654 <HAL_TIM_MspPostInit+0x8c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002624:	4b0d      	ldr	r3, [pc, #52]	; (800265c <HAL_TIM_MspPostInit+0x94>)
 8002626:	699b      	ldr	r3, [r3, #24]
 8002628:	4a0c      	ldr	r2, [pc, #48]	; (800265c <HAL_TIM_MspPostInit+0x94>)
 800262a:	f043 0308 	orr.w	r3, r3, #8
 800262e:	6193      	str	r3, [r2, #24]
 8002630:	4b0a      	ldr	r3, [pc, #40]	; (800265c <HAL_TIM_MspPostInit+0x94>)
 8002632:	699b      	ldr	r3, [r3, #24]
 8002634:	f003 0308 	and.w	r3, r3, #8
 8002638:	60bb      	str	r3, [r7, #8]
 800263a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800263c:	2301      	movs	r3, #1
 800263e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002640:	2302      	movs	r3, #2
 8002642:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002644:	2302      	movs	r3, #2
 8002646:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002648:	f107 0310 	add.w	r3, r7, #16
 800264c:	4619      	mov	r1, r3
 800264e:	4806      	ldr	r0, [pc, #24]	; (8002668 <HAL_TIM_MspPostInit+0xa0>)
 8002650:	f7fd ff74 	bl	800053c <HAL_GPIO_Init>
}
 8002654:	bf00      	nop
 8002656:	3720      	adds	r7, #32
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	40021000 	.word	0x40021000
 8002660:	40010800 	.word	0x40010800
 8002664:	40000400 	.word	0x40000400
 8002668:	40010c00 	.word	0x40010c00

0800266c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b088      	sub	sp, #32
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002674:	f107 0310 	add.w	r3, r7, #16
 8002678:	2200      	movs	r2, #0
 800267a:	601a      	str	r2, [r3, #0]
 800267c:	605a      	str	r2, [r3, #4]
 800267e:	609a      	str	r2, [r3, #8]
 8002680:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4a20      	ldr	r2, [pc, #128]	; (8002708 <HAL_UART_MspInit+0x9c>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d139      	bne.n	8002700 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800268c:	4b1f      	ldr	r3, [pc, #124]	; (800270c <HAL_UART_MspInit+0xa0>)
 800268e:	69db      	ldr	r3, [r3, #28]
 8002690:	4a1e      	ldr	r2, [pc, #120]	; (800270c <HAL_UART_MspInit+0xa0>)
 8002692:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002696:	61d3      	str	r3, [r2, #28]
 8002698:	4b1c      	ldr	r3, [pc, #112]	; (800270c <HAL_UART_MspInit+0xa0>)
 800269a:	69db      	ldr	r3, [r3, #28]
 800269c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80026a0:	60fb      	str	r3, [r7, #12]
 80026a2:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026a4:	4b19      	ldr	r3, [pc, #100]	; (800270c <HAL_UART_MspInit+0xa0>)
 80026a6:	699b      	ldr	r3, [r3, #24]
 80026a8:	4a18      	ldr	r2, [pc, #96]	; (800270c <HAL_UART_MspInit+0xa0>)
 80026aa:	f043 0308 	orr.w	r3, r3, #8
 80026ae:	6193      	str	r3, [r2, #24]
 80026b0:	4b16      	ldr	r3, [pc, #88]	; (800270c <HAL_UART_MspInit+0xa0>)
 80026b2:	699b      	ldr	r3, [r3, #24]
 80026b4:	f003 0308 	and.w	r3, r3, #8
 80026b8:	60bb      	str	r3, [r7, #8]
 80026ba:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration    
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80026bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026c0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026c2:	2302      	movs	r3, #2
 80026c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80026c6:	2303      	movs	r3, #3
 80026c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026ca:	f107 0310 	add.w	r3, r7, #16
 80026ce:	4619      	mov	r1, r3
 80026d0:	480f      	ldr	r0, [pc, #60]	; (8002710 <HAL_UART_MspInit+0xa4>)
 80026d2:	f7fd ff33 	bl	800053c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80026d6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80026da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026dc:	2300      	movs	r3, #0
 80026de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e0:	2300      	movs	r3, #0
 80026e2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026e4:	f107 0310 	add.w	r3, r7, #16
 80026e8:	4619      	mov	r1, r3
 80026ea:	4809      	ldr	r0, [pc, #36]	; (8002710 <HAL_UART_MspInit+0xa4>)
 80026ec:	f7fd ff26 	bl	800053c <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80026f0:	2200      	movs	r2, #0
 80026f2:	2100      	movs	r1, #0
 80026f4:	2027      	movs	r0, #39	; 0x27
 80026f6:	f7fd fe74 	bl	80003e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80026fa:	2027      	movs	r0, #39	; 0x27
 80026fc:	f7fd fe8d 	bl	800041a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002700:	bf00      	nop
 8002702:	3720      	adds	r7, #32
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}
 8002708:	40004800 	.word	0x40004800
 800270c:	40021000 	.word	0x40021000
 8002710:	40010c00 	.word	0x40010c00

08002714 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002714:	b480      	push	{r7}
 8002716:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002718:	bf00      	nop
 800271a:	46bd      	mov	sp, r7
 800271c:	bc80      	pop	{r7}
 800271e:	4770      	bx	lr

08002720 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002720:	b480      	push	{r7}
 8002722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002724:	e7fe      	b.n	8002724 <HardFault_Handler+0x4>

08002726 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002726:	b480      	push	{r7}
 8002728:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800272a:	e7fe      	b.n	800272a <MemManage_Handler+0x4>

0800272c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800272c:	b480      	push	{r7}
 800272e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002730:	e7fe      	b.n	8002730 <BusFault_Handler+0x4>

08002732 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002732:	b480      	push	{r7}
 8002734:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002736:	e7fe      	b.n	8002736 <UsageFault_Handler+0x4>

08002738 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002738:	b480      	push	{r7}
 800273a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800273c:	bf00      	nop
 800273e:	46bd      	mov	sp, r7
 8002740:	bc80      	pop	{r7}
 8002742:	4770      	bx	lr

08002744 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002744:	b480      	push	{r7}
 8002746:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002748:	bf00      	nop
 800274a:	46bd      	mov	sp, r7
 800274c:	bc80      	pop	{r7}
 800274e:	4770      	bx	lr

08002750 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002750:	b480      	push	{r7}
 8002752:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002754:	bf00      	nop
 8002756:	46bd      	mov	sp, r7
 8002758:	bc80      	pop	{r7}
 800275a:	4770      	bx	lr

0800275c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002760:	f7fd fd4c 	bl	80001fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002764:	bf00      	nop
 8002766:	bd80      	pop	{r7, pc}

08002768 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800276c:	4802      	ldr	r0, [pc, #8]	; (8002778 <USART3_IRQHandler+0x10>)
 800276e:	f7ff f8b7 	bl	80018e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002772:	bf00      	nop
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	200002d4 	.word	0x200002d4

0800277c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b084      	sub	sp, #16
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002784:	4b11      	ldr	r3, [pc, #68]	; (80027cc <_sbrk+0x50>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d102      	bne.n	8002792 <_sbrk+0x16>
		heap_end = &end;
 800278c:	4b0f      	ldr	r3, [pc, #60]	; (80027cc <_sbrk+0x50>)
 800278e:	4a10      	ldr	r2, [pc, #64]	; (80027d0 <_sbrk+0x54>)
 8002790:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002792:	4b0e      	ldr	r3, [pc, #56]	; (80027cc <_sbrk+0x50>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002798:	4b0c      	ldr	r3, [pc, #48]	; (80027cc <_sbrk+0x50>)
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	4413      	add	r3, r2
 80027a0:	466a      	mov	r2, sp
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d907      	bls.n	80027b6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80027a6:	f000 f873 	bl	8002890 <__errno>
 80027aa:	4602      	mov	r2, r0
 80027ac:	230c      	movs	r3, #12
 80027ae:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80027b0:	f04f 33ff 	mov.w	r3, #4294967295
 80027b4:	e006      	b.n	80027c4 <_sbrk+0x48>
	}

	heap_end += incr;
 80027b6:	4b05      	ldr	r3, [pc, #20]	; (80027cc <_sbrk+0x50>)
 80027b8:	681a      	ldr	r2, [r3, #0]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	4413      	add	r3, r2
 80027be:	4a03      	ldr	r2, [pc, #12]	; (80027cc <_sbrk+0x50>)
 80027c0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80027c2:	68fb      	ldr	r3, [r7, #12]
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	3710      	adds	r7, #16
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	200002c4 	.word	0x200002c4
 80027d0:	20000398 	.word	0x20000398

080027d4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80027d4:	b480      	push	{r7}
 80027d6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80027d8:	4b15      	ldr	r3, [pc, #84]	; (8002830 <SystemInit+0x5c>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a14      	ldr	r2, [pc, #80]	; (8002830 <SystemInit+0x5c>)
 80027de:	f043 0301 	orr.w	r3, r3, #1
 80027e2:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80027e4:	4b12      	ldr	r3, [pc, #72]	; (8002830 <SystemInit+0x5c>)
 80027e6:	685a      	ldr	r2, [r3, #4]
 80027e8:	4911      	ldr	r1, [pc, #68]	; (8002830 <SystemInit+0x5c>)
 80027ea:	4b12      	ldr	r3, [pc, #72]	; (8002834 <SystemInit+0x60>)
 80027ec:	4013      	ands	r3, r2
 80027ee:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80027f0:	4b0f      	ldr	r3, [pc, #60]	; (8002830 <SystemInit+0x5c>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a0e      	ldr	r2, [pc, #56]	; (8002830 <SystemInit+0x5c>)
 80027f6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80027fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027fe:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002800:	4b0b      	ldr	r3, [pc, #44]	; (8002830 <SystemInit+0x5c>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a0a      	ldr	r2, [pc, #40]	; (8002830 <SystemInit+0x5c>)
 8002806:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800280a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800280c:	4b08      	ldr	r3, [pc, #32]	; (8002830 <SystemInit+0x5c>)
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	4a07      	ldr	r2, [pc, #28]	; (8002830 <SystemInit+0x5c>)
 8002812:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002816:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8002818:	4b05      	ldr	r3, [pc, #20]	; (8002830 <SystemInit+0x5c>)
 800281a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800281e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002820:	4b05      	ldr	r3, [pc, #20]	; (8002838 <SystemInit+0x64>)
 8002822:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002826:	609a      	str	r2, [r3, #8]
#endif 
}
 8002828:	bf00      	nop
 800282a:	46bd      	mov	sp, r7
 800282c:	bc80      	pop	{r7}
 800282e:	4770      	bx	lr
 8002830:	40021000 	.word	0x40021000
 8002834:	f8ff0000 	.word	0xf8ff0000
 8002838:	e000ed00 	.word	0xe000ed00

0800283c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800283c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800283e:	e003      	b.n	8002848 <LoopCopyDataInit>

08002840 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002840:	4b0b      	ldr	r3, [pc, #44]	; (8002870 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002842:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002844:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002846:	3104      	adds	r1, #4

08002848 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002848:	480a      	ldr	r0, [pc, #40]	; (8002874 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800284a:	4b0b      	ldr	r3, [pc, #44]	; (8002878 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800284c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800284e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002850:	d3f6      	bcc.n	8002840 <CopyDataInit>
  ldr r2, =_sbss
 8002852:	4a0a      	ldr	r2, [pc, #40]	; (800287c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002854:	e002      	b.n	800285c <LoopFillZerobss>

08002856 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002856:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002858:	f842 3b04 	str.w	r3, [r2], #4

0800285c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800285c:	4b08      	ldr	r3, [pc, #32]	; (8002880 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800285e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002860:	d3f9      	bcc.n	8002856 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002862:	f7ff ffb7 	bl	80027d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002866:	f000 f819 	bl	800289c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800286a:	f7ff fb41 	bl	8001ef0 <main>
  bx lr
 800286e:	4770      	bx	lr
  ldr r3, =_sidata
 8002870:	0800345c 	.word	0x0800345c
  ldr r0, =_sdata
 8002874:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002878:	200001dc 	.word	0x200001dc
  ldr r2, =_sbss
 800287c:	200001dc 	.word	0x200001dc
  ldr r3, = _ebss
 8002880:	20000398 	.word	0x20000398

08002884 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002884:	e7fe      	b.n	8002884 <ADC1_2_IRQHandler>

08002886 <atol>:
 8002886:	220a      	movs	r2, #10
 8002888:	2100      	movs	r1, #0
 800288a:	f000 b8cf 	b.w	8002a2c <strtol>
	...

08002890 <__errno>:
 8002890:	4b01      	ldr	r3, [pc, #4]	; (8002898 <__errno+0x8>)
 8002892:	6818      	ldr	r0, [r3, #0]
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	2000000c 	.word	0x2000000c

0800289c <__libc_init_array>:
 800289c:	b570      	push	{r4, r5, r6, lr}
 800289e:	2500      	movs	r5, #0
 80028a0:	4e0c      	ldr	r6, [pc, #48]	; (80028d4 <__libc_init_array+0x38>)
 80028a2:	4c0d      	ldr	r4, [pc, #52]	; (80028d8 <__libc_init_array+0x3c>)
 80028a4:	1ba4      	subs	r4, r4, r6
 80028a6:	10a4      	asrs	r4, r4, #2
 80028a8:	42a5      	cmp	r5, r4
 80028aa:	d109      	bne.n	80028c0 <__libc_init_array+0x24>
 80028ac:	f000 fcea 	bl	8003284 <_init>
 80028b0:	2500      	movs	r5, #0
 80028b2:	4e0a      	ldr	r6, [pc, #40]	; (80028dc <__libc_init_array+0x40>)
 80028b4:	4c0a      	ldr	r4, [pc, #40]	; (80028e0 <__libc_init_array+0x44>)
 80028b6:	1ba4      	subs	r4, r4, r6
 80028b8:	10a4      	asrs	r4, r4, #2
 80028ba:	42a5      	cmp	r5, r4
 80028bc:	d105      	bne.n	80028ca <__libc_init_array+0x2e>
 80028be:	bd70      	pop	{r4, r5, r6, pc}
 80028c0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80028c4:	4798      	blx	r3
 80028c6:	3501      	adds	r5, #1
 80028c8:	e7ee      	b.n	80028a8 <__libc_init_array+0xc>
 80028ca:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80028ce:	4798      	blx	r3
 80028d0:	3501      	adds	r5, #1
 80028d2:	e7f2      	b.n	80028ba <__libc_init_array+0x1e>
 80028d4:	08003454 	.word	0x08003454
 80028d8:	08003454 	.word	0x08003454
 80028dc:	08003454 	.word	0x08003454
 80028e0:	08003458 	.word	0x08003458

080028e4 <memset>:
 80028e4:	4603      	mov	r3, r0
 80028e6:	4402      	add	r2, r0
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d100      	bne.n	80028ee <memset+0xa>
 80028ec:	4770      	bx	lr
 80028ee:	f803 1b01 	strb.w	r1, [r3], #1
 80028f2:	e7f9      	b.n	80028e8 <memset+0x4>

080028f4 <siprintf>:
 80028f4:	b40e      	push	{r1, r2, r3}
 80028f6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80028fa:	b500      	push	{lr}
 80028fc:	b09c      	sub	sp, #112	; 0x70
 80028fe:	ab1d      	add	r3, sp, #116	; 0x74
 8002900:	9002      	str	r0, [sp, #8]
 8002902:	9006      	str	r0, [sp, #24]
 8002904:	9107      	str	r1, [sp, #28]
 8002906:	9104      	str	r1, [sp, #16]
 8002908:	4808      	ldr	r0, [pc, #32]	; (800292c <siprintf+0x38>)
 800290a:	4909      	ldr	r1, [pc, #36]	; (8002930 <siprintf+0x3c>)
 800290c:	f853 2b04 	ldr.w	r2, [r3], #4
 8002910:	9105      	str	r1, [sp, #20]
 8002912:	6800      	ldr	r0, [r0, #0]
 8002914:	a902      	add	r1, sp, #8
 8002916:	9301      	str	r3, [sp, #4]
 8002918:	f000 f90e 	bl	8002b38 <_svfiprintf_r>
 800291c:	2200      	movs	r2, #0
 800291e:	9b02      	ldr	r3, [sp, #8]
 8002920:	701a      	strb	r2, [r3, #0]
 8002922:	b01c      	add	sp, #112	; 0x70
 8002924:	f85d eb04 	ldr.w	lr, [sp], #4
 8002928:	b003      	add	sp, #12
 800292a:	4770      	bx	lr
 800292c:	2000000c 	.word	0x2000000c
 8002930:	ffff0208 	.word	0xffff0208

08002934 <_strtol_l.isra.0>:
 8002934:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002938:	4680      	mov	r8, r0
 800293a:	4689      	mov	r9, r1
 800293c:	4692      	mov	sl, r2
 800293e:	461e      	mov	r6, r3
 8002940:	460f      	mov	r7, r1
 8002942:	463d      	mov	r5, r7
 8002944:	9808      	ldr	r0, [sp, #32]
 8002946:	f815 4b01 	ldrb.w	r4, [r5], #1
 800294a:	f000 f885 	bl	8002a58 <__locale_ctype_ptr_l>
 800294e:	4420      	add	r0, r4
 8002950:	7843      	ldrb	r3, [r0, #1]
 8002952:	f013 0308 	ands.w	r3, r3, #8
 8002956:	d132      	bne.n	80029be <_strtol_l.isra.0+0x8a>
 8002958:	2c2d      	cmp	r4, #45	; 0x2d
 800295a:	d132      	bne.n	80029c2 <_strtol_l.isra.0+0x8e>
 800295c:	2201      	movs	r2, #1
 800295e:	787c      	ldrb	r4, [r7, #1]
 8002960:	1cbd      	adds	r5, r7, #2
 8002962:	2e00      	cmp	r6, #0
 8002964:	d05d      	beq.n	8002a22 <_strtol_l.isra.0+0xee>
 8002966:	2e10      	cmp	r6, #16
 8002968:	d109      	bne.n	800297e <_strtol_l.isra.0+0x4a>
 800296a:	2c30      	cmp	r4, #48	; 0x30
 800296c:	d107      	bne.n	800297e <_strtol_l.isra.0+0x4a>
 800296e:	782b      	ldrb	r3, [r5, #0]
 8002970:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8002974:	2b58      	cmp	r3, #88	; 0x58
 8002976:	d14f      	bne.n	8002a18 <_strtol_l.isra.0+0xe4>
 8002978:	2610      	movs	r6, #16
 800297a:	786c      	ldrb	r4, [r5, #1]
 800297c:	3502      	adds	r5, #2
 800297e:	2a00      	cmp	r2, #0
 8002980:	bf14      	ite	ne
 8002982:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8002986:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800298a:	2700      	movs	r7, #0
 800298c:	fbb1 fcf6 	udiv	ip, r1, r6
 8002990:	4638      	mov	r0, r7
 8002992:	fb06 1e1c 	mls	lr, r6, ip, r1
 8002996:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800299a:	2b09      	cmp	r3, #9
 800299c:	d817      	bhi.n	80029ce <_strtol_l.isra.0+0x9a>
 800299e:	461c      	mov	r4, r3
 80029a0:	42a6      	cmp	r6, r4
 80029a2:	dd23      	ble.n	80029ec <_strtol_l.isra.0+0xb8>
 80029a4:	1c7b      	adds	r3, r7, #1
 80029a6:	d007      	beq.n	80029b8 <_strtol_l.isra.0+0x84>
 80029a8:	4584      	cmp	ip, r0
 80029aa:	d31c      	bcc.n	80029e6 <_strtol_l.isra.0+0xb2>
 80029ac:	d101      	bne.n	80029b2 <_strtol_l.isra.0+0x7e>
 80029ae:	45a6      	cmp	lr, r4
 80029b0:	db19      	blt.n	80029e6 <_strtol_l.isra.0+0xb2>
 80029b2:	2701      	movs	r7, #1
 80029b4:	fb00 4006 	mla	r0, r0, r6, r4
 80029b8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80029bc:	e7eb      	b.n	8002996 <_strtol_l.isra.0+0x62>
 80029be:	462f      	mov	r7, r5
 80029c0:	e7bf      	b.n	8002942 <_strtol_l.isra.0+0xe>
 80029c2:	2c2b      	cmp	r4, #43	; 0x2b
 80029c4:	bf04      	itt	eq
 80029c6:	1cbd      	addeq	r5, r7, #2
 80029c8:	787c      	ldrbeq	r4, [r7, #1]
 80029ca:	461a      	mov	r2, r3
 80029cc:	e7c9      	b.n	8002962 <_strtol_l.isra.0+0x2e>
 80029ce:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80029d2:	2b19      	cmp	r3, #25
 80029d4:	d801      	bhi.n	80029da <_strtol_l.isra.0+0xa6>
 80029d6:	3c37      	subs	r4, #55	; 0x37
 80029d8:	e7e2      	b.n	80029a0 <_strtol_l.isra.0+0x6c>
 80029da:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80029de:	2b19      	cmp	r3, #25
 80029e0:	d804      	bhi.n	80029ec <_strtol_l.isra.0+0xb8>
 80029e2:	3c57      	subs	r4, #87	; 0x57
 80029e4:	e7dc      	b.n	80029a0 <_strtol_l.isra.0+0x6c>
 80029e6:	f04f 37ff 	mov.w	r7, #4294967295
 80029ea:	e7e5      	b.n	80029b8 <_strtol_l.isra.0+0x84>
 80029ec:	1c7b      	adds	r3, r7, #1
 80029ee:	d108      	bne.n	8002a02 <_strtol_l.isra.0+0xce>
 80029f0:	2322      	movs	r3, #34	; 0x22
 80029f2:	4608      	mov	r0, r1
 80029f4:	f8c8 3000 	str.w	r3, [r8]
 80029f8:	f1ba 0f00 	cmp.w	sl, #0
 80029fc:	d107      	bne.n	8002a0e <_strtol_l.isra.0+0xda>
 80029fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a02:	b102      	cbz	r2, 8002a06 <_strtol_l.isra.0+0xd2>
 8002a04:	4240      	negs	r0, r0
 8002a06:	f1ba 0f00 	cmp.w	sl, #0
 8002a0a:	d0f8      	beq.n	80029fe <_strtol_l.isra.0+0xca>
 8002a0c:	b10f      	cbz	r7, 8002a12 <_strtol_l.isra.0+0xde>
 8002a0e:	f105 39ff 	add.w	r9, r5, #4294967295
 8002a12:	f8ca 9000 	str.w	r9, [sl]
 8002a16:	e7f2      	b.n	80029fe <_strtol_l.isra.0+0xca>
 8002a18:	2430      	movs	r4, #48	; 0x30
 8002a1a:	2e00      	cmp	r6, #0
 8002a1c:	d1af      	bne.n	800297e <_strtol_l.isra.0+0x4a>
 8002a1e:	2608      	movs	r6, #8
 8002a20:	e7ad      	b.n	800297e <_strtol_l.isra.0+0x4a>
 8002a22:	2c30      	cmp	r4, #48	; 0x30
 8002a24:	d0a3      	beq.n	800296e <_strtol_l.isra.0+0x3a>
 8002a26:	260a      	movs	r6, #10
 8002a28:	e7a9      	b.n	800297e <_strtol_l.isra.0+0x4a>
	...

08002a2c <strtol>:
 8002a2c:	4b08      	ldr	r3, [pc, #32]	; (8002a50 <strtol+0x24>)
 8002a2e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002a30:	681c      	ldr	r4, [r3, #0]
 8002a32:	4d08      	ldr	r5, [pc, #32]	; (8002a54 <strtol+0x28>)
 8002a34:	6a23      	ldr	r3, [r4, #32]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	bf08      	it	eq
 8002a3a:	462b      	moveq	r3, r5
 8002a3c:	9300      	str	r3, [sp, #0]
 8002a3e:	4613      	mov	r3, r2
 8002a40:	460a      	mov	r2, r1
 8002a42:	4601      	mov	r1, r0
 8002a44:	4620      	mov	r0, r4
 8002a46:	f7ff ff75 	bl	8002934 <_strtol_l.isra.0>
 8002a4a:	b003      	add	sp, #12
 8002a4c:	bd30      	pop	{r4, r5, pc}
 8002a4e:	bf00      	nop
 8002a50:	2000000c 	.word	0x2000000c
 8002a54:	20000070 	.word	0x20000070

08002a58 <__locale_ctype_ptr_l>:
 8002a58:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8002a5c:	4770      	bx	lr

08002a5e <__ascii_mbtowc>:
 8002a5e:	b082      	sub	sp, #8
 8002a60:	b901      	cbnz	r1, 8002a64 <__ascii_mbtowc+0x6>
 8002a62:	a901      	add	r1, sp, #4
 8002a64:	b142      	cbz	r2, 8002a78 <__ascii_mbtowc+0x1a>
 8002a66:	b14b      	cbz	r3, 8002a7c <__ascii_mbtowc+0x1e>
 8002a68:	7813      	ldrb	r3, [r2, #0]
 8002a6a:	600b      	str	r3, [r1, #0]
 8002a6c:	7812      	ldrb	r2, [r2, #0]
 8002a6e:	1c10      	adds	r0, r2, #0
 8002a70:	bf18      	it	ne
 8002a72:	2001      	movne	r0, #1
 8002a74:	b002      	add	sp, #8
 8002a76:	4770      	bx	lr
 8002a78:	4610      	mov	r0, r2
 8002a7a:	e7fb      	b.n	8002a74 <__ascii_mbtowc+0x16>
 8002a7c:	f06f 0001 	mvn.w	r0, #1
 8002a80:	e7f8      	b.n	8002a74 <__ascii_mbtowc+0x16>

08002a82 <__ssputs_r>:
 8002a82:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a86:	688e      	ldr	r6, [r1, #8]
 8002a88:	4682      	mov	sl, r0
 8002a8a:	429e      	cmp	r6, r3
 8002a8c:	460c      	mov	r4, r1
 8002a8e:	4690      	mov	r8, r2
 8002a90:	4699      	mov	r9, r3
 8002a92:	d837      	bhi.n	8002b04 <__ssputs_r+0x82>
 8002a94:	898a      	ldrh	r2, [r1, #12]
 8002a96:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002a9a:	d031      	beq.n	8002b00 <__ssputs_r+0x7e>
 8002a9c:	2302      	movs	r3, #2
 8002a9e:	6825      	ldr	r5, [r4, #0]
 8002aa0:	6909      	ldr	r1, [r1, #16]
 8002aa2:	1a6f      	subs	r7, r5, r1
 8002aa4:	6965      	ldr	r5, [r4, #20]
 8002aa6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002aaa:	fb95 f5f3 	sdiv	r5, r5, r3
 8002aae:	f109 0301 	add.w	r3, r9, #1
 8002ab2:	443b      	add	r3, r7
 8002ab4:	429d      	cmp	r5, r3
 8002ab6:	bf38      	it	cc
 8002ab8:	461d      	movcc	r5, r3
 8002aba:	0553      	lsls	r3, r2, #21
 8002abc:	d530      	bpl.n	8002b20 <__ssputs_r+0x9e>
 8002abe:	4629      	mov	r1, r5
 8002ac0:	f000 fb46 	bl	8003150 <_malloc_r>
 8002ac4:	4606      	mov	r6, r0
 8002ac6:	b950      	cbnz	r0, 8002ade <__ssputs_r+0x5c>
 8002ac8:	230c      	movs	r3, #12
 8002aca:	f04f 30ff 	mov.w	r0, #4294967295
 8002ace:	f8ca 3000 	str.w	r3, [sl]
 8002ad2:	89a3      	ldrh	r3, [r4, #12]
 8002ad4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ad8:	81a3      	strh	r3, [r4, #12]
 8002ada:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ade:	463a      	mov	r2, r7
 8002ae0:	6921      	ldr	r1, [r4, #16]
 8002ae2:	f000 fac4 	bl	800306e <memcpy>
 8002ae6:	89a3      	ldrh	r3, [r4, #12]
 8002ae8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002aec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002af0:	81a3      	strh	r3, [r4, #12]
 8002af2:	6126      	str	r6, [r4, #16]
 8002af4:	443e      	add	r6, r7
 8002af6:	6026      	str	r6, [r4, #0]
 8002af8:	464e      	mov	r6, r9
 8002afa:	6165      	str	r5, [r4, #20]
 8002afc:	1bed      	subs	r5, r5, r7
 8002afe:	60a5      	str	r5, [r4, #8]
 8002b00:	454e      	cmp	r6, r9
 8002b02:	d900      	bls.n	8002b06 <__ssputs_r+0x84>
 8002b04:	464e      	mov	r6, r9
 8002b06:	4632      	mov	r2, r6
 8002b08:	4641      	mov	r1, r8
 8002b0a:	6820      	ldr	r0, [r4, #0]
 8002b0c:	f000 faba 	bl	8003084 <memmove>
 8002b10:	68a3      	ldr	r3, [r4, #8]
 8002b12:	2000      	movs	r0, #0
 8002b14:	1b9b      	subs	r3, r3, r6
 8002b16:	60a3      	str	r3, [r4, #8]
 8002b18:	6823      	ldr	r3, [r4, #0]
 8002b1a:	441e      	add	r6, r3
 8002b1c:	6026      	str	r6, [r4, #0]
 8002b1e:	e7dc      	b.n	8002ada <__ssputs_r+0x58>
 8002b20:	462a      	mov	r2, r5
 8002b22:	f000 fb6f 	bl	8003204 <_realloc_r>
 8002b26:	4606      	mov	r6, r0
 8002b28:	2800      	cmp	r0, #0
 8002b2a:	d1e2      	bne.n	8002af2 <__ssputs_r+0x70>
 8002b2c:	6921      	ldr	r1, [r4, #16]
 8002b2e:	4650      	mov	r0, sl
 8002b30:	f000 fac2 	bl	80030b8 <_free_r>
 8002b34:	e7c8      	b.n	8002ac8 <__ssputs_r+0x46>
	...

08002b38 <_svfiprintf_r>:
 8002b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b3c:	461d      	mov	r5, r3
 8002b3e:	898b      	ldrh	r3, [r1, #12]
 8002b40:	b09d      	sub	sp, #116	; 0x74
 8002b42:	061f      	lsls	r7, r3, #24
 8002b44:	4680      	mov	r8, r0
 8002b46:	460c      	mov	r4, r1
 8002b48:	4616      	mov	r6, r2
 8002b4a:	d50f      	bpl.n	8002b6c <_svfiprintf_r+0x34>
 8002b4c:	690b      	ldr	r3, [r1, #16]
 8002b4e:	b96b      	cbnz	r3, 8002b6c <_svfiprintf_r+0x34>
 8002b50:	2140      	movs	r1, #64	; 0x40
 8002b52:	f000 fafd 	bl	8003150 <_malloc_r>
 8002b56:	6020      	str	r0, [r4, #0]
 8002b58:	6120      	str	r0, [r4, #16]
 8002b5a:	b928      	cbnz	r0, 8002b68 <_svfiprintf_r+0x30>
 8002b5c:	230c      	movs	r3, #12
 8002b5e:	f8c8 3000 	str.w	r3, [r8]
 8002b62:	f04f 30ff 	mov.w	r0, #4294967295
 8002b66:	e0c8      	b.n	8002cfa <_svfiprintf_r+0x1c2>
 8002b68:	2340      	movs	r3, #64	; 0x40
 8002b6a:	6163      	str	r3, [r4, #20]
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	9309      	str	r3, [sp, #36]	; 0x24
 8002b70:	2320      	movs	r3, #32
 8002b72:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002b76:	2330      	movs	r3, #48	; 0x30
 8002b78:	f04f 0b01 	mov.w	fp, #1
 8002b7c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002b80:	9503      	str	r5, [sp, #12]
 8002b82:	4637      	mov	r7, r6
 8002b84:	463d      	mov	r5, r7
 8002b86:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002b8a:	b10b      	cbz	r3, 8002b90 <_svfiprintf_r+0x58>
 8002b8c:	2b25      	cmp	r3, #37	; 0x25
 8002b8e:	d13e      	bne.n	8002c0e <_svfiprintf_r+0xd6>
 8002b90:	ebb7 0a06 	subs.w	sl, r7, r6
 8002b94:	d00b      	beq.n	8002bae <_svfiprintf_r+0x76>
 8002b96:	4653      	mov	r3, sl
 8002b98:	4632      	mov	r2, r6
 8002b9a:	4621      	mov	r1, r4
 8002b9c:	4640      	mov	r0, r8
 8002b9e:	f7ff ff70 	bl	8002a82 <__ssputs_r>
 8002ba2:	3001      	adds	r0, #1
 8002ba4:	f000 80a4 	beq.w	8002cf0 <_svfiprintf_r+0x1b8>
 8002ba8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002baa:	4453      	add	r3, sl
 8002bac:	9309      	str	r3, [sp, #36]	; 0x24
 8002bae:	783b      	ldrb	r3, [r7, #0]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	f000 809d 	beq.w	8002cf0 <_svfiprintf_r+0x1b8>
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	f04f 32ff 	mov.w	r2, #4294967295
 8002bbc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002bc0:	9304      	str	r3, [sp, #16]
 8002bc2:	9307      	str	r3, [sp, #28]
 8002bc4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002bc8:	931a      	str	r3, [sp, #104]	; 0x68
 8002bca:	462f      	mov	r7, r5
 8002bcc:	2205      	movs	r2, #5
 8002bce:	f817 1b01 	ldrb.w	r1, [r7], #1
 8002bd2:	4850      	ldr	r0, [pc, #320]	; (8002d14 <_svfiprintf_r+0x1dc>)
 8002bd4:	f000 fa3d 	bl	8003052 <memchr>
 8002bd8:	9b04      	ldr	r3, [sp, #16]
 8002bda:	b9d0      	cbnz	r0, 8002c12 <_svfiprintf_r+0xda>
 8002bdc:	06d9      	lsls	r1, r3, #27
 8002bde:	bf44      	itt	mi
 8002be0:	2220      	movmi	r2, #32
 8002be2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002be6:	071a      	lsls	r2, r3, #28
 8002be8:	bf44      	itt	mi
 8002bea:	222b      	movmi	r2, #43	; 0x2b
 8002bec:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002bf0:	782a      	ldrb	r2, [r5, #0]
 8002bf2:	2a2a      	cmp	r2, #42	; 0x2a
 8002bf4:	d015      	beq.n	8002c22 <_svfiprintf_r+0xea>
 8002bf6:	462f      	mov	r7, r5
 8002bf8:	2000      	movs	r0, #0
 8002bfa:	250a      	movs	r5, #10
 8002bfc:	9a07      	ldr	r2, [sp, #28]
 8002bfe:	4639      	mov	r1, r7
 8002c00:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002c04:	3b30      	subs	r3, #48	; 0x30
 8002c06:	2b09      	cmp	r3, #9
 8002c08:	d94d      	bls.n	8002ca6 <_svfiprintf_r+0x16e>
 8002c0a:	b1b8      	cbz	r0, 8002c3c <_svfiprintf_r+0x104>
 8002c0c:	e00f      	b.n	8002c2e <_svfiprintf_r+0xf6>
 8002c0e:	462f      	mov	r7, r5
 8002c10:	e7b8      	b.n	8002b84 <_svfiprintf_r+0x4c>
 8002c12:	4a40      	ldr	r2, [pc, #256]	; (8002d14 <_svfiprintf_r+0x1dc>)
 8002c14:	463d      	mov	r5, r7
 8002c16:	1a80      	subs	r0, r0, r2
 8002c18:	fa0b f000 	lsl.w	r0, fp, r0
 8002c1c:	4318      	orrs	r0, r3
 8002c1e:	9004      	str	r0, [sp, #16]
 8002c20:	e7d3      	b.n	8002bca <_svfiprintf_r+0x92>
 8002c22:	9a03      	ldr	r2, [sp, #12]
 8002c24:	1d11      	adds	r1, r2, #4
 8002c26:	6812      	ldr	r2, [r2, #0]
 8002c28:	9103      	str	r1, [sp, #12]
 8002c2a:	2a00      	cmp	r2, #0
 8002c2c:	db01      	blt.n	8002c32 <_svfiprintf_r+0xfa>
 8002c2e:	9207      	str	r2, [sp, #28]
 8002c30:	e004      	b.n	8002c3c <_svfiprintf_r+0x104>
 8002c32:	4252      	negs	r2, r2
 8002c34:	f043 0302 	orr.w	r3, r3, #2
 8002c38:	9207      	str	r2, [sp, #28]
 8002c3a:	9304      	str	r3, [sp, #16]
 8002c3c:	783b      	ldrb	r3, [r7, #0]
 8002c3e:	2b2e      	cmp	r3, #46	; 0x2e
 8002c40:	d10c      	bne.n	8002c5c <_svfiprintf_r+0x124>
 8002c42:	787b      	ldrb	r3, [r7, #1]
 8002c44:	2b2a      	cmp	r3, #42	; 0x2a
 8002c46:	d133      	bne.n	8002cb0 <_svfiprintf_r+0x178>
 8002c48:	9b03      	ldr	r3, [sp, #12]
 8002c4a:	3702      	adds	r7, #2
 8002c4c:	1d1a      	adds	r2, r3, #4
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	9203      	str	r2, [sp, #12]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	bfb8      	it	lt
 8002c56:	f04f 33ff 	movlt.w	r3, #4294967295
 8002c5a:	9305      	str	r3, [sp, #20]
 8002c5c:	4d2e      	ldr	r5, [pc, #184]	; (8002d18 <_svfiprintf_r+0x1e0>)
 8002c5e:	2203      	movs	r2, #3
 8002c60:	7839      	ldrb	r1, [r7, #0]
 8002c62:	4628      	mov	r0, r5
 8002c64:	f000 f9f5 	bl	8003052 <memchr>
 8002c68:	b138      	cbz	r0, 8002c7a <_svfiprintf_r+0x142>
 8002c6a:	2340      	movs	r3, #64	; 0x40
 8002c6c:	1b40      	subs	r0, r0, r5
 8002c6e:	fa03 f000 	lsl.w	r0, r3, r0
 8002c72:	9b04      	ldr	r3, [sp, #16]
 8002c74:	3701      	adds	r7, #1
 8002c76:	4303      	orrs	r3, r0
 8002c78:	9304      	str	r3, [sp, #16]
 8002c7a:	7839      	ldrb	r1, [r7, #0]
 8002c7c:	2206      	movs	r2, #6
 8002c7e:	4827      	ldr	r0, [pc, #156]	; (8002d1c <_svfiprintf_r+0x1e4>)
 8002c80:	1c7e      	adds	r6, r7, #1
 8002c82:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002c86:	f000 f9e4 	bl	8003052 <memchr>
 8002c8a:	2800      	cmp	r0, #0
 8002c8c:	d038      	beq.n	8002d00 <_svfiprintf_r+0x1c8>
 8002c8e:	4b24      	ldr	r3, [pc, #144]	; (8002d20 <_svfiprintf_r+0x1e8>)
 8002c90:	bb13      	cbnz	r3, 8002cd8 <_svfiprintf_r+0x1a0>
 8002c92:	9b03      	ldr	r3, [sp, #12]
 8002c94:	3307      	adds	r3, #7
 8002c96:	f023 0307 	bic.w	r3, r3, #7
 8002c9a:	3308      	adds	r3, #8
 8002c9c:	9303      	str	r3, [sp, #12]
 8002c9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002ca0:	444b      	add	r3, r9
 8002ca2:	9309      	str	r3, [sp, #36]	; 0x24
 8002ca4:	e76d      	b.n	8002b82 <_svfiprintf_r+0x4a>
 8002ca6:	fb05 3202 	mla	r2, r5, r2, r3
 8002caa:	2001      	movs	r0, #1
 8002cac:	460f      	mov	r7, r1
 8002cae:	e7a6      	b.n	8002bfe <_svfiprintf_r+0xc6>
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	250a      	movs	r5, #10
 8002cb4:	4619      	mov	r1, r3
 8002cb6:	3701      	adds	r7, #1
 8002cb8:	9305      	str	r3, [sp, #20]
 8002cba:	4638      	mov	r0, r7
 8002cbc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002cc0:	3a30      	subs	r2, #48	; 0x30
 8002cc2:	2a09      	cmp	r2, #9
 8002cc4:	d903      	bls.n	8002cce <_svfiprintf_r+0x196>
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d0c8      	beq.n	8002c5c <_svfiprintf_r+0x124>
 8002cca:	9105      	str	r1, [sp, #20]
 8002ccc:	e7c6      	b.n	8002c5c <_svfiprintf_r+0x124>
 8002cce:	fb05 2101 	mla	r1, r5, r1, r2
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	4607      	mov	r7, r0
 8002cd6:	e7f0      	b.n	8002cba <_svfiprintf_r+0x182>
 8002cd8:	ab03      	add	r3, sp, #12
 8002cda:	9300      	str	r3, [sp, #0]
 8002cdc:	4622      	mov	r2, r4
 8002cde:	4b11      	ldr	r3, [pc, #68]	; (8002d24 <_svfiprintf_r+0x1ec>)
 8002ce0:	a904      	add	r1, sp, #16
 8002ce2:	4640      	mov	r0, r8
 8002ce4:	f3af 8000 	nop.w
 8002ce8:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002cec:	4681      	mov	r9, r0
 8002cee:	d1d6      	bne.n	8002c9e <_svfiprintf_r+0x166>
 8002cf0:	89a3      	ldrh	r3, [r4, #12]
 8002cf2:	065b      	lsls	r3, r3, #25
 8002cf4:	f53f af35 	bmi.w	8002b62 <_svfiprintf_r+0x2a>
 8002cf8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002cfa:	b01d      	add	sp, #116	; 0x74
 8002cfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d00:	ab03      	add	r3, sp, #12
 8002d02:	9300      	str	r3, [sp, #0]
 8002d04:	4622      	mov	r2, r4
 8002d06:	4b07      	ldr	r3, [pc, #28]	; (8002d24 <_svfiprintf_r+0x1ec>)
 8002d08:	a904      	add	r1, sp, #16
 8002d0a:	4640      	mov	r0, r8
 8002d0c:	f000 f882 	bl	8002e14 <_printf_i>
 8002d10:	e7ea      	b.n	8002ce8 <_svfiprintf_r+0x1b0>
 8002d12:	bf00      	nop
 8002d14:	0800331e 	.word	0x0800331e
 8002d18:	08003324 	.word	0x08003324
 8002d1c:	08003328 	.word	0x08003328
 8002d20:	00000000 	.word	0x00000000
 8002d24:	08002a83 	.word	0x08002a83

08002d28 <_printf_common>:
 8002d28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002d2c:	4691      	mov	r9, r2
 8002d2e:	461f      	mov	r7, r3
 8002d30:	688a      	ldr	r2, [r1, #8]
 8002d32:	690b      	ldr	r3, [r1, #16]
 8002d34:	4606      	mov	r6, r0
 8002d36:	4293      	cmp	r3, r2
 8002d38:	bfb8      	it	lt
 8002d3a:	4613      	movlt	r3, r2
 8002d3c:	f8c9 3000 	str.w	r3, [r9]
 8002d40:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002d44:	460c      	mov	r4, r1
 8002d46:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002d4a:	b112      	cbz	r2, 8002d52 <_printf_common+0x2a>
 8002d4c:	3301      	adds	r3, #1
 8002d4e:	f8c9 3000 	str.w	r3, [r9]
 8002d52:	6823      	ldr	r3, [r4, #0]
 8002d54:	0699      	lsls	r1, r3, #26
 8002d56:	bf42      	ittt	mi
 8002d58:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002d5c:	3302      	addmi	r3, #2
 8002d5e:	f8c9 3000 	strmi.w	r3, [r9]
 8002d62:	6825      	ldr	r5, [r4, #0]
 8002d64:	f015 0506 	ands.w	r5, r5, #6
 8002d68:	d107      	bne.n	8002d7a <_printf_common+0x52>
 8002d6a:	f104 0a19 	add.w	sl, r4, #25
 8002d6e:	68e3      	ldr	r3, [r4, #12]
 8002d70:	f8d9 2000 	ldr.w	r2, [r9]
 8002d74:	1a9b      	subs	r3, r3, r2
 8002d76:	42ab      	cmp	r3, r5
 8002d78:	dc29      	bgt.n	8002dce <_printf_common+0xa6>
 8002d7a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002d7e:	6822      	ldr	r2, [r4, #0]
 8002d80:	3300      	adds	r3, #0
 8002d82:	bf18      	it	ne
 8002d84:	2301      	movne	r3, #1
 8002d86:	0692      	lsls	r2, r2, #26
 8002d88:	d42e      	bmi.n	8002de8 <_printf_common+0xc0>
 8002d8a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002d8e:	4639      	mov	r1, r7
 8002d90:	4630      	mov	r0, r6
 8002d92:	47c0      	blx	r8
 8002d94:	3001      	adds	r0, #1
 8002d96:	d021      	beq.n	8002ddc <_printf_common+0xb4>
 8002d98:	6823      	ldr	r3, [r4, #0]
 8002d9a:	68e5      	ldr	r5, [r4, #12]
 8002d9c:	f003 0306 	and.w	r3, r3, #6
 8002da0:	2b04      	cmp	r3, #4
 8002da2:	bf18      	it	ne
 8002da4:	2500      	movne	r5, #0
 8002da6:	f8d9 2000 	ldr.w	r2, [r9]
 8002daa:	f04f 0900 	mov.w	r9, #0
 8002dae:	bf08      	it	eq
 8002db0:	1aad      	subeq	r5, r5, r2
 8002db2:	68a3      	ldr	r3, [r4, #8]
 8002db4:	6922      	ldr	r2, [r4, #16]
 8002db6:	bf08      	it	eq
 8002db8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	bfc4      	itt	gt
 8002dc0:	1a9b      	subgt	r3, r3, r2
 8002dc2:	18ed      	addgt	r5, r5, r3
 8002dc4:	341a      	adds	r4, #26
 8002dc6:	454d      	cmp	r5, r9
 8002dc8:	d11a      	bne.n	8002e00 <_printf_common+0xd8>
 8002dca:	2000      	movs	r0, #0
 8002dcc:	e008      	b.n	8002de0 <_printf_common+0xb8>
 8002dce:	2301      	movs	r3, #1
 8002dd0:	4652      	mov	r2, sl
 8002dd2:	4639      	mov	r1, r7
 8002dd4:	4630      	mov	r0, r6
 8002dd6:	47c0      	blx	r8
 8002dd8:	3001      	adds	r0, #1
 8002dda:	d103      	bne.n	8002de4 <_printf_common+0xbc>
 8002ddc:	f04f 30ff 	mov.w	r0, #4294967295
 8002de0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002de4:	3501      	adds	r5, #1
 8002de6:	e7c2      	b.n	8002d6e <_printf_common+0x46>
 8002de8:	2030      	movs	r0, #48	; 0x30
 8002dea:	18e1      	adds	r1, r4, r3
 8002dec:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002df0:	1c5a      	adds	r2, r3, #1
 8002df2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002df6:	4422      	add	r2, r4
 8002df8:	3302      	adds	r3, #2
 8002dfa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002dfe:	e7c4      	b.n	8002d8a <_printf_common+0x62>
 8002e00:	2301      	movs	r3, #1
 8002e02:	4622      	mov	r2, r4
 8002e04:	4639      	mov	r1, r7
 8002e06:	4630      	mov	r0, r6
 8002e08:	47c0      	blx	r8
 8002e0a:	3001      	adds	r0, #1
 8002e0c:	d0e6      	beq.n	8002ddc <_printf_common+0xb4>
 8002e0e:	f109 0901 	add.w	r9, r9, #1
 8002e12:	e7d8      	b.n	8002dc6 <_printf_common+0x9e>

08002e14 <_printf_i>:
 8002e14:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002e18:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8002e1c:	460c      	mov	r4, r1
 8002e1e:	7e09      	ldrb	r1, [r1, #24]
 8002e20:	b085      	sub	sp, #20
 8002e22:	296e      	cmp	r1, #110	; 0x6e
 8002e24:	4617      	mov	r7, r2
 8002e26:	4606      	mov	r6, r0
 8002e28:	4698      	mov	r8, r3
 8002e2a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002e2c:	f000 80b3 	beq.w	8002f96 <_printf_i+0x182>
 8002e30:	d822      	bhi.n	8002e78 <_printf_i+0x64>
 8002e32:	2963      	cmp	r1, #99	; 0x63
 8002e34:	d036      	beq.n	8002ea4 <_printf_i+0x90>
 8002e36:	d80a      	bhi.n	8002e4e <_printf_i+0x3a>
 8002e38:	2900      	cmp	r1, #0
 8002e3a:	f000 80b9 	beq.w	8002fb0 <_printf_i+0x19c>
 8002e3e:	2958      	cmp	r1, #88	; 0x58
 8002e40:	f000 8083 	beq.w	8002f4a <_printf_i+0x136>
 8002e44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002e48:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8002e4c:	e032      	b.n	8002eb4 <_printf_i+0xa0>
 8002e4e:	2964      	cmp	r1, #100	; 0x64
 8002e50:	d001      	beq.n	8002e56 <_printf_i+0x42>
 8002e52:	2969      	cmp	r1, #105	; 0x69
 8002e54:	d1f6      	bne.n	8002e44 <_printf_i+0x30>
 8002e56:	6820      	ldr	r0, [r4, #0]
 8002e58:	6813      	ldr	r3, [r2, #0]
 8002e5a:	0605      	lsls	r5, r0, #24
 8002e5c:	f103 0104 	add.w	r1, r3, #4
 8002e60:	d52a      	bpl.n	8002eb8 <_printf_i+0xa4>
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	6011      	str	r1, [r2, #0]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	da03      	bge.n	8002e72 <_printf_i+0x5e>
 8002e6a:	222d      	movs	r2, #45	; 0x2d
 8002e6c:	425b      	negs	r3, r3
 8002e6e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002e72:	486f      	ldr	r0, [pc, #444]	; (8003030 <_printf_i+0x21c>)
 8002e74:	220a      	movs	r2, #10
 8002e76:	e039      	b.n	8002eec <_printf_i+0xd8>
 8002e78:	2973      	cmp	r1, #115	; 0x73
 8002e7a:	f000 809d 	beq.w	8002fb8 <_printf_i+0x1a4>
 8002e7e:	d808      	bhi.n	8002e92 <_printf_i+0x7e>
 8002e80:	296f      	cmp	r1, #111	; 0x6f
 8002e82:	d020      	beq.n	8002ec6 <_printf_i+0xb2>
 8002e84:	2970      	cmp	r1, #112	; 0x70
 8002e86:	d1dd      	bne.n	8002e44 <_printf_i+0x30>
 8002e88:	6823      	ldr	r3, [r4, #0]
 8002e8a:	f043 0320 	orr.w	r3, r3, #32
 8002e8e:	6023      	str	r3, [r4, #0]
 8002e90:	e003      	b.n	8002e9a <_printf_i+0x86>
 8002e92:	2975      	cmp	r1, #117	; 0x75
 8002e94:	d017      	beq.n	8002ec6 <_printf_i+0xb2>
 8002e96:	2978      	cmp	r1, #120	; 0x78
 8002e98:	d1d4      	bne.n	8002e44 <_printf_i+0x30>
 8002e9a:	2378      	movs	r3, #120	; 0x78
 8002e9c:	4865      	ldr	r0, [pc, #404]	; (8003034 <_printf_i+0x220>)
 8002e9e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002ea2:	e055      	b.n	8002f50 <_printf_i+0x13c>
 8002ea4:	6813      	ldr	r3, [r2, #0]
 8002ea6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002eaa:	1d19      	adds	r1, r3, #4
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	6011      	str	r1, [r2, #0]
 8002eb0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e08c      	b.n	8002fd2 <_printf_i+0x1be>
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002ebe:	6011      	str	r1, [r2, #0]
 8002ec0:	bf18      	it	ne
 8002ec2:	b21b      	sxthne	r3, r3
 8002ec4:	e7cf      	b.n	8002e66 <_printf_i+0x52>
 8002ec6:	6813      	ldr	r3, [r2, #0]
 8002ec8:	6825      	ldr	r5, [r4, #0]
 8002eca:	1d18      	adds	r0, r3, #4
 8002ecc:	6010      	str	r0, [r2, #0]
 8002ece:	0628      	lsls	r0, r5, #24
 8002ed0:	d501      	bpl.n	8002ed6 <_printf_i+0xc2>
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	e002      	b.n	8002edc <_printf_i+0xc8>
 8002ed6:	0668      	lsls	r0, r5, #25
 8002ed8:	d5fb      	bpl.n	8002ed2 <_printf_i+0xbe>
 8002eda:	881b      	ldrh	r3, [r3, #0]
 8002edc:	296f      	cmp	r1, #111	; 0x6f
 8002ede:	bf14      	ite	ne
 8002ee0:	220a      	movne	r2, #10
 8002ee2:	2208      	moveq	r2, #8
 8002ee4:	4852      	ldr	r0, [pc, #328]	; (8003030 <_printf_i+0x21c>)
 8002ee6:	2100      	movs	r1, #0
 8002ee8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002eec:	6865      	ldr	r5, [r4, #4]
 8002eee:	2d00      	cmp	r5, #0
 8002ef0:	60a5      	str	r5, [r4, #8]
 8002ef2:	f2c0 8095 	blt.w	8003020 <_printf_i+0x20c>
 8002ef6:	6821      	ldr	r1, [r4, #0]
 8002ef8:	f021 0104 	bic.w	r1, r1, #4
 8002efc:	6021      	str	r1, [r4, #0]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d13d      	bne.n	8002f7e <_printf_i+0x16a>
 8002f02:	2d00      	cmp	r5, #0
 8002f04:	f040 808e 	bne.w	8003024 <_printf_i+0x210>
 8002f08:	4665      	mov	r5, ip
 8002f0a:	2a08      	cmp	r2, #8
 8002f0c:	d10b      	bne.n	8002f26 <_printf_i+0x112>
 8002f0e:	6823      	ldr	r3, [r4, #0]
 8002f10:	07db      	lsls	r3, r3, #31
 8002f12:	d508      	bpl.n	8002f26 <_printf_i+0x112>
 8002f14:	6923      	ldr	r3, [r4, #16]
 8002f16:	6862      	ldr	r2, [r4, #4]
 8002f18:	429a      	cmp	r2, r3
 8002f1a:	bfde      	ittt	le
 8002f1c:	2330      	movle	r3, #48	; 0x30
 8002f1e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002f22:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002f26:	ebac 0305 	sub.w	r3, ip, r5
 8002f2a:	6123      	str	r3, [r4, #16]
 8002f2c:	f8cd 8000 	str.w	r8, [sp]
 8002f30:	463b      	mov	r3, r7
 8002f32:	aa03      	add	r2, sp, #12
 8002f34:	4621      	mov	r1, r4
 8002f36:	4630      	mov	r0, r6
 8002f38:	f7ff fef6 	bl	8002d28 <_printf_common>
 8002f3c:	3001      	adds	r0, #1
 8002f3e:	d14d      	bne.n	8002fdc <_printf_i+0x1c8>
 8002f40:	f04f 30ff 	mov.w	r0, #4294967295
 8002f44:	b005      	add	sp, #20
 8002f46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002f4a:	4839      	ldr	r0, [pc, #228]	; (8003030 <_printf_i+0x21c>)
 8002f4c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8002f50:	6813      	ldr	r3, [r2, #0]
 8002f52:	6821      	ldr	r1, [r4, #0]
 8002f54:	1d1d      	adds	r5, r3, #4
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	6015      	str	r5, [r2, #0]
 8002f5a:	060a      	lsls	r2, r1, #24
 8002f5c:	d50b      	bpl.n	8002f76 <_printf_i+0x162>
 8002f5e:	07ca      	lsls	r2, r1, #31
 8002f60:	bf44      	itt	mi
 8002f62:	f041 0120 	orrmi.w	r1, r1, #32
 8002f66:	6021      	strmi	r1, [r4, #0]
 8002f68:	b91b      	cbnz	r3, 8002f72 <_printf_i+0x15e>
 8002f6a:	6822      	ldr	r2, [r4, #0]
 8002f6c:	f022 0220 	bic.w	r2, r2, #32
 8002f70:	6022      	str	r2, [r4, #0]
 8002f72:	2210      	movs	r2, #16
 8002f74:	e7b7      	b.n	8002ee6 <_printf_i+0xd2>
 8002f76:	064d      	lsls	r5, r1, #25
 8002f78:	bf48      	it	mi
 8002f7a:	b29b      	uxthmi	r3, r3
 8002f7c:	e7ef      	b.n	8002f5e <_printf_i+0x14a>
 8002f7e:	4665      	mov	r5, ip
 8002f80:	fbb3 f1f2 	udiv	r1, r3, r2
 8002f84:	fb02 3311 	mls	r3, r2, r1, r3
 8002f88:	5cc3      	ldrb	r3, [r0, r3]
 8002f8a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002f8e:	460b      	mov	r3, r1
 8002f90:	2900      	cmp	r1, #0
 8002f92:	d1f5      	bne.n	8002f80 <_printf_i+0x16c>
 8002f94:	e7b9      	b.n	8002f0a <_printf_i+0xf6>
 8002f96:	6813      	ldr	r3, [r2, #0]
 8002f98:	6825      	ldr	r5, [r4, #0]
 8002f9a:	1d18      	adds	r0, r3, #4
 8002f9c:	6961      	ldr	r1, [r4, #20]
 8002f9e:	6010      	str	r0, [r2, #0]
 8002fa0:	0628      	lsls	r0, r5, #24
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	d501      	bpl.n	8002faa <_printf_i+0x196>
 8002fa6:	6019      	str	r1, [r3, #0]
 8002fa8:	e002      	b.n	8002fb0 <_printf_i+0x19c>
 8002faa:	066a      	lsls	r2, r5, #25
 8002fac:	d5fb      	bpl.n	8002fa6 <_printf_i+0x192>
 8002fae:	8019      	strh	r1, [r3, #0]
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	4665      	mov	r5, ip
 8002fb4:	6123      	str	r3, [r4, #16]
 8002fb6:	e7b9      	b.n	8002f2c <_printf_i+0x118>
 8002fb8:	6813      	ldr	r3, [r2, #0]
 8002fba:	1d19      	adds	r1, r3, #4
 8002fbc:	6011      	str	r1, [r2, #0]
 8002fbe:	681d      	ldr	r5, [r3, #0]
 8002fc0:	6862      	ldr	r2, [r4, #4]
 8002fc2:	2100      	movs	r1, #0
 8002fc4:	4628      	mov	r0, r5
 8002fc6:	f000 f844 	bl	8003052 <memchr>
 8002fca:	b108      	cbz	r0, 8002fd0 <_printf_i+0x1bc>
 8002fcc:	1b40      	subs	r0, r0, r5
 8002fce:	6060      	str	r0, [r4, #4]
 8002fd0:	6863      	ldr	r3, [r4, #4]
 8002fd2:	6123      	str	r3, [r4, #16]
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002fda:	e7a7      	b.n	8002f2c <_printf_i+0x118>
 8002fdc:	6923      	ldr	r3, [r4, #16]
 8002fde:	462a      	mov	r2, r5
 8002fe0:	4639      	mov	r1, r7
 8002fe2:	4630      	mov	r0, r6
 8002fe4:	47c0      	blx	r8
 8002fe6:	3001      	adds	r0, #1
 8002fe8:	d0aa      	beq.n	8002f40 <_printf_i+0x12c>
 8002fea:	6823      	ldr	r3, [r4, #0]
 8002fec:	079b      	lsls	r3, r3, #30
 8002fee:	d413      	bmi.n	8003018 <_printf_i+0x204>
 8002ff0:	68e0      	ldr	r0, [r4, #12]
 8002ff2:	9b03      	ldr	r3, [sp, #12]
 8002ff4:	4298      	cmp	r0, r3
 8002ff6:	bfb8      	it	lt
 8002ff8:	4618      	movlt	r0, r3
 8002ffa:	e7a3      	b.n	8002f44 <_printf_i+0x130>
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	464a      	mov	r2, r9
 8003000:	4639      	mov	r1, r7
 8003002:	4630      	mov	r0, r6
 8003004:	47c0      	blx	r8
 8003006:	3001      	adds	r0, #1
 8003008:	d09a      	beq.n	8002f40 <_printf_i+0x12c>
 800300a:	3501      	adds	r5, #1
 800300c:	68e3      	ldr	r3, [r4, #12]
 800300e:	9a03      	ldr	r2, [sp, #12]
 8003010:	1a9b      	subs	r3, r3, r2
 8003012:	42ab      	cmp	r3, r5
 8003014:	dcf2      	bgt.n	8002ffc <_printf_i+0x1e8>
 8003016:	e7eb      	b.n	8002ff0 <_printf_i+0x1dc>
 8003018:	2500      	movs	r5, #0
 800301a:	f104 0919 	add.w	r9, r4, #25
 800301e:	e7f5      	b.n	800300c <_printf_i+0x1f8>
 8003020:	2b00      	cmp	r3, #0
 8003022:	d1ac      	bne.n	8002f7e <_printf_i+0x16a>
 8003024:	7803      	ldrb	r3, [r0, #0]
 8003026:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800302a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800302e:	e76c      	b.n	8002f0a <_printf_i+0xf6>
 8003030:	0800332f 	.word	0x0800332f
 8003034:	08003340 	.word	0x08003340

08003038 <__ascii_wctomb>:
 8003038:	b149      	cbz	r1, 800304e <__ascii_wctomb+0x16>
 800303a:	2aff      	cmp	r2, #255	; 0xff
 800303c:	bf8b      	itete	hi
 800303e:	238a      	movhi	r3, #138	; 0x8a
 8003040:	700a      	strbls	r2, [r1, #0]
 8003042:	6003      	strhi	r3, [r0, #0]
 8003044:	2001      	movls	r0, #1
 8003046:	bf88      	it	hi
 8003048:	f04f 30ff 	movhi.w	r0, #4294967295
 800304c:	4770      	bx	lr
 800304e:	4608      	mov	r0, r1
 8003050:	4770      	bx	lr

08003052 <memchr>:
 8003052:	b510      	push	{r4, lr}
 8003054:	b2c9      	uxtb	r1, r1
 8003056:	4402      	add	r2, r0
 8003058:	4290      	cmp	r0, r2
 800305a:	4603      	mov	r3, r0
 800305c:	d101      	bne.n	8003062 <memchr+0x10>
 800305e:	2300      	movs	r3, #0
 8003060:	e003      	b.n	800306a <memchr+0x18>
 8003062:	781c      	ldrb	r4, [r3, #0]
 8003064:	3001      	adds	r0, #1
 8003066:	428c      	cmp	r4, r1
 8003068:	d1f6      	bne.n	8003058 <memchr+0x6>
 800306a:	4618      	mov	r0, r3
 800306c:	bd10      	pop	{r4, pc}

0800306e <memcpy>:
 800306e:	b510      	push	{r4, lr}
 8003070:	1e43      	subs	r3, r0, #1
 8003072:	440a      	add	r2, r1
 8003074:	4291      	cmp	r1, r2
 8003076:	d100      	bne.n	800307a <memcpy+0xc>
 8003078:	bd10      	pop	{r4, pc}
 800307a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800307e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003082:	e7f7      	b.n	8003074 <memcpy+0x6>

08003084 <memmove>:
 8003084:	4288      	cmp	r0, r1
 8003086:	b510      	push	{r4, lr}
 8003088:	eb01 0302 	add.w	r3, r1, r2
 800308c:	d807      	bhi.n	800309e <memmove+0x1a>
 800308e:	1e42      	subs	r2, r0, #1
 8003090:	4299      	cmp	r1, r3
 8003092:	d00a      	beq.n	80030aa <memmove+0x26>
 8003094:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003098:	f802 4f01 	strb.w	r4, [r2, #1]!
 800309c:	e7f8      	b.n	8003090 <memmove+0xc>
 800309e:	4283      	cmp	r3, r0
 80030a0:	d9f5      	bls.n	800308e <memmove+0xa>
 80030a2:	1881      	adds	r1, r0, r2
 80030a4:	1ad2      	subs	r2, r2, r3
 80030a6:	42d3      	cmn	r3, r2
 80030a8:	d100      	bne.n	80030ac <memmove+0x28>
 80030aa:	bd10      	pop	{r4, pc}
 80030ac:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80030b0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80030b4:	e7f7      	b.n	80030a6 <memmove+0x22>
	...

080030b8 <_free_r>:
 80030b8:	b538      	push	{r3, r4, r5, lr}
 80030ba:	4605      	mov	r5, r0
 80030bc:	2900      	cmp	r1, #0
 80030be:	d043      	beq.n	8003148 <_free_r+0x90>
 80030c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80030c4:	1f0c      	subs	r4, r1, #4
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	bfb8      	it	lt
 80030ca:	18e4      	addlt	r4, r4, r3
 80030cc:	f000 f8d0 	bl	8003270 <__malloc_lock>
 80030d0:	4a1e      	ldr	r2, [pc, #120]	; (800314c <_free_r+0x94>)
 80030d2:	6813      	ldr	r3, [r2, #0]
 80030d4:	4610      	mov	r0, r2
 80030d6:	b933      	cbnz	r3, 80030e6 <_free_r+0x2e>
 80030d8:	6063      	str	r3, [r4, #4]
 80030da:	6014      	str	r4, [r2, #0]
 80030dc:	4628      	mov	r0, r5
 80030de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80030e2:	f000 b8c6 	b.w	8003272 <__malloc_unlock>
 80030e6:	42a3      	cmp	r3, r4
 80030e8:	d90b      	bls.n	8003102 <_free_r+0x4a>
 80030ea:	6821      	ldr	r1, [r4, #0]
 80030ec:	1862      	adds	r2, r4, r1
 80030ee:	4293      	cmp	r3, r2
 80030f0:	bf01      	itttt	eq
 80030f2:	681a      	ldreq	r2, [r3, #0]
 80030f4:	685b      	ldreq	r3, [r3, #4]
 80030f6:	1852      	addeq	r2, r2, r1
 80030f8:	6022      	streq	r2, [r4, #0]
 80030fa:	6063      	str	r3, [r4, #4]
 80030fc:	6004      	str	r4, [r0, #0]
 80030fe:	e7ed      	b.n	80030dc <_free_r+0x24>
 8003100:	4613      	mov	r3, r2
 8003102:	685a      	ldr	r2, [r3, #4]
 8003104:	b10a      	cbz	r2, 800310a <_free_r+0x52>
 8003106:	42a2      	cmp	r2, r4
 8003108:	d9fa      	bls.n	8003100 <_free_r+0x48>
 800310a:	6819      	ldr	r1, [r3, #0]
 800310c:	1858      	adds	r0, r3, r1
 800310e:	42a0      	cmp	r0, r4
 8003110:	d10b      	bne.n	800312a <_free_r+0x72>
 8003112:	6820      	ldr	r0, [r4, #0]
 8003114:	4401      	add	r1, r0
 8003116:	1858      	adds	r0, r3, r1
 8003118:	4282      	cmp	r2, r0
 800311a:	6019      	str	r1, [r3, #0]
 800311c:	d1de      	bne.n	80030dc <_free_r+0x24>
 800311e:	6810      	ldr	r0, [r2, #0]
 8003120:	6852      	ldr	r2, [r2, #4]
 8003122:	4401      	add	r1, r0
 8003124:	6019      	str	r1, [r3, #0]
 8003126:	605a      	str	r2, [r3, #4]
 8003128:	e7d8      	b.n	80030dc <_free_r+0x24>
 800312a:	d902      	bls.n	8003132 <_free_r+0x7a>
 800312c:	230c      	movs	r3, #12
 800312e:	602b      	str	r3, [r5, #0]
 8003130:	e7d4      	b.n	80030dc <_free_r+0x24>
 8003132:	6820      	ldr	r0, [r4, #0]
 8003134:	1821      	adds	r1, r4, r0
 8003136:	428a      	cmp	r2, r1
 8003138:	bf01      	itttt	eq
 800313a:	6811      	ldreq	r1, [r2, #0]
 800313c:	6852      	ldreq	r2, [r2, #4]
 800313e:	1809      	addeq	r1, r1, r0
 8003140:	6021      	streq	r1, [r4, #0]
 8003142:	6062      	str	r2, [r4, #4]
 8003144:	605c      	str	r4, [r3, #4]
 8003146:	e7c9      	b.n	80030dc <_free_r+0x24>
 8003148:	bd38      	pop	{r3, r4, r5, pc}
 800314a:	bf00      	nop
 800314c:	200002c8 	.word	0x200002c8

08003150 <_malloc_r>:
 8003150:	b570      	push	{r4, r5, r6, lr}
 8003152:	1ccd      	adds	r5, r1, #3
 8003154:	f025 0503 	bic.w	r5, r5, #3
 8003158:	3508      	adds	r5, #8
 800315a:	2d0c      	cmp	r5, #12
 800315c:	bf38      	it	cc
 800315e:	250c      	movcc	r5, #12
 8003160:	2d00      	cmp	r5, #0
 8003162:	4606      	mov	r6, r0
 8003164:	db01      	blt.n	800316a <_malloc_r+0x1a>
 8003166:	42a9      	cmp	r1, r5
 8003168:	d903      	bls.n	8003172 <_malloc_r+0x22>
 800316a:	230c      	movs	r3, #12
 800316c:	6033      	str	r3, [r6, #0]
 800316e:	2000      	movs	r0, #0
 8003170:	bd70      	pop	{r4, r5, r6, pc}
 8003172:	f000 f87d 	bl	8003270 <__malloc_lock>
 8003176:	4a21      	ldr	r2, [pc, #132]	; (80031fc <_malloc_r+0xac>)
 8003178:	6814      	ldr	r4, [r2, #0]
 800317a:	4621      	mov	r1, r4
 800317c:	b991      	cbnz	r1, 80031a4 <_malloc_r+0x54>
 800317e:	4c20      	ldr	r4, [pc, #128]	; (8003200 <_malloc_r+0xb0>)
 8003180:	6823      	ldr	r3, [r4, #0]
 8003182:	b91b      	cbnz	r3, 800318c <_malloc_r+0x3c>
 8003184:	4630      	mov	r0, r6
 8003186:	f000 f863 	bl	8003250 <_sbrk_r>
 800318a:	6020      	str	r0, [r4, #0]
 800318c:	4629      	mov	r1, r5
 800318e:	4630      	mov	r0, r6
 8003190:	f000 f85e 	bl	8003250 <_sbrk_r>
 8003194:	1c43      	adds	r3, r0, #1
 8003196:	d124      	bne.n	80031e2 <_malloc_r+0x92>
 8003198:	230c      	movs	r3, #12
 800319a:	4630      	mov	r0, r6
 800319c:	6033      	str	r3, [r6, #0]
 800319e:	f000 f868 	bl	8003272 <__malloc_unlock>
 80031a2:	e7e4      	b.n	800316e <_malloc_r+0x1e>
 80031a4:	680b      	ldr	r3, [r1, #0]
 80031a6:	1b5b      	subs	r3, r3, r5
 80031a8:	d418      	bmi.n	80031dc <_malloc_r+0x8c>
 80031aa:	2b0b      	cmp	r3, #11
 80031ac:	d90f      	bls.n	80031ce <_malloc_r+0x7e>
 80031ae:	600b      	str	r3, [r1, #0]
 80031b0:	18cc      	adds	r4, r1, r3
 80031b2:	50cd      	str	r5, [r1, r3]
 80031b4:	4630      	mov	r0, r6
 80031b6:	f000 f85c 	bl	8003272 <__malloc_unlock>
 80031ba:	f104 000b 	add.w	r0, r4, #11
 80031be:	1d23      	adds	r3, r4, #4
 80031c0:	f020 0007 	bic.w	r0, r0, #7
 80031c4:	1ac3      	subs	r3, r0, r3
 80031c6:	d0d3      	beq.n	8003170 <_malloc_r+0x20>
 80031c8:	425a      	negs	r2, r3
 80031ca:	50e2      	str	r2, [r4, r3]
 80031cc:	e7d0      	b.n	8003170 <_malloc_r+0x20>
 80031ce:	684b      	ldr	r3, [r1, #4]
 80031d0:	428c      	cmp	r4, r1
 80031d2:	bf16      	itet	ne
 80031d4:	6063      	strne	r3, [r4, #4]
 80031d6:	6013      	streq	r3, [r2, #0]
 80031d8:	460c      	movne	r4, r1
 80031da:	e7eb      	b.n	80031b4 <_malloc_r+0x64>
 80031dc:	460c      	mov	r4, r1
 80031de:	6849      	ldr	r1, [r1, #4]
 80031e0:	e7cc      	b.n	800317c <_malloc_r+0x2c>
 80031e2:	1cc4      	adds	r4, r0, #3
 80031e4:	f024 0403 	bic.w	r4, r4, #3
 80031e8:	42a0      	cmp	r0, r4
 80031ea:	d005      	beq.n	80031f8 <_malloc_r+0xa8>
 80031ec:	1a21      	subs	r1, r4, r0
 80031ee:	4630      	mov	r0, r6
 80031f0:	f000 f82e 	bl	8003250 <_sbrk_r>
 80031f4:	3001      	adds	r0, #1
 80031f6:	d0cf      	beq.n	8003198 <_malloc_r+0x48>
 80031f8:	6025      	str	r5, [r4, #0]
 80031fa:	e7db      	b.n	80031b4 <_malloc_r+0x64>
 80031fc:	200002c8 	.word	0x200002c8
 8003200:	200002cc 	.word	0x200002cc

08003204 <_realloc_r>:
 8003204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003206:	4607      	mov	r7, r0
 8003208:	4614      	mov	r4, r2
 800320a:	460e      	mov	r6, r1
 800320c:	b921      	cbnz	r1, 8003218 <_realloc_r+0x14>
 800320e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003212:	4611      	mov	r1, r2
 8003214:	f7ff bf9c 	b.w	8003150 <_malloc_r>
 8003218:	b922      	cbnz	r2, 8003224 <_realloc_r+0x20>
 800321a:	f7ff ff4d 	bl	80030b8 <_free_r>
 800321e:	4625      	mov	r5, r4
 8003220:	4628      	mov	r0, r5
 8003222:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003224:	f000 f826 	bl	8003274 <_malloc_usable_size_r>
 8003228:	42a0      	cmp	r0, r4
 800322a:	d20f      	bcs.n	800324c <_realloc_r+0x48>
 800322c:	4621      	mov	r1, r4
 800322e:	4638      	mov	r0, r7
 8003230:	f7ff ff8e 	bl	8003150 <_malloc_r>
 8003234:	4605      	mov	r5, r0
 8003236:	2800      	cmp	r0, #0
 8003238:	d0f2      	beq.n	8003220 <_realloc_r+0x1c>
 800323a:	4631      	mov	r1, r6
 800323c:	4622      	mov	r2, r4
 800323e:	f7ff ff16 	bl	800306e <memcpy>
 8003242:	4631      	mov	r1, r6
 8003244:	4638      	mov	r0, r7
 8003246:	f7ff ff37 	bl	80030b8 <_free_r>
 800324a:	e7e9      	b.n	8003220 <_realloc_r+0x1c>
 800324c:	4635      	mov	r5, r6
 800324e:	e7e7      	b.n	8003220 <_realloc_r+0x1c>

08003250 <_sbrk_r>:
 8003250:	b538      	push	{r3, r4, r5, lr}
 8003252:	2300      	movs	r3, #0
 8003254:	4c05      	ldr	r4, [pc, #20]	; (800326c <_sbrk_r+0x1c>)
 8003256:	4605      	mov	r5, r0
 8003258:	4608      	mov	r0, r1
 800325a:	6023      	str	r3, [r4, #0]
 800325c:	f7ff fa8e 	bl	800277c <_sbrk>
 8003260:	1c43      	adds	r3, r0, #1
 8003262:	d102      	bne.n	800326a <_sbrk_r+0x1a>
 8003264:	6823      	ldr	r3, [r4, #0]
 8003266:	b103      	cbz	r3, 800326a <_sbrk_r+0x1a>
 8003268:	602b      	str	r3, [r5, #0]
 800326a:	bd38      	pop	{r3, r4, r5, pc}
 800326c:	20000394 	.word	0x20000394

08003270 <__malloc_lock>:
 8003270:	4770      	bx	lr

08003272 <__malloc_unlock>:
 8003272:	4770      	bx	lr

08003274 <_malloc_usable_size_r>:
 8003274:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003278:	1f18      	subs	r0, r3, #4
 800327a:	2b00      	cmp	r3, #0
 800327c:	bfbc      	itt	lt
 800327e:	580b      	ldrlt	r3, [r1, r0]
 8003280:	18c0      	addlt	r0, r0, r3
 8003282:	4770      	bx	lr

08003284 <_init>:
 8003284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003286:	bf00      	nop
 8003288:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800328a:	bc08      	pop	{r3}
 800328c:	469e      	mov	lr, r3
 800328e:	4770      	bx	lr

08003290 <_fini>:
 8003290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003292:	bf00      	nop
 8003294:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003296:	bc08      	pop	{r3}
 8003298:	469e      	mov	lr, r3
 800329a:	4770      	bx	lr
