0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/Shreyansh/FPGA_projects/bus/bus.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/Shreyansh/FPGA_projects/bus/bus.srcs/sources_1/new/bus.v,1709642589,verilog,,,,priority_encoder,,,,,,,,
