Running: C:\Xilinx\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/cal/Desktop/School/CST345/CST345_Lab02/test_Clock_Divider_isim_beh.exe -prj C:/Users/cal/Desktop/School/CST345/CST345_Lab02/test_Clock_Divider_beh.prj work.test_Clock_Divider work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/cal/Desktop/School/CST345/CST345_Lab02/Clock_Divider.v" into library work
Analyzing Verilog file "C:/Users/cal/Desktop/School/CST345/CST345_Lab02/test_Clock_Divider.v" into library work
Analyzing Verilog file "C:/Xilinx/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/cal/Desktop/School/CST345/CST345_Lab02/test_Clock_Divider.v" Line 40: Size mismatch in connection of port <i>. Formal port size is 18-bit while actual signal size is 16-bit.
Completed static elaboration
Compiling module Clock_Divider
Compiling module test_Clock_Divider
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/cal/Desktop/School/CST345/CST345_Lab02/test_Clock_Divider_isim_beh.exe
Fuse Memory Usage: 26176 KB
Fuse CPU Usage: 389 ms
