Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec  6 03:09:02 2023
| Host         : DESKTOP-917RS0J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 91 register/latch pins with no clock driven by root clock pin: PmodJSTK_Int/SerialClock/CLKOUT_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: display/DCLK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pg/x_ball_reg_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pg/x_ball_reg_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pg/x_ball_reg_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pg/x_ball_reg_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pg/x_ball_reg_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pg/x_ball_reg_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pg/x_ball_reg_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pg/x_ball_reg_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pg/x_ball_reg_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pg/y_ball_reg_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pg/y_ball_reg_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pg/y_ball_reg_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pg/y_ball_reg_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pg/y_ball_reg_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pg/y_ball_reg_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pg/y_ball_reg_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pg/y_ball_reg_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pg/y_ball_reg_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pg/y_pad_reg_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pg/y_pad_reg_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pg/y_pad_reg_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pg/y_pad_reg_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pg/y_pad_reg_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pg/y_pad_reg_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pg/y_pad_reg_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pg/y_pad_reg_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pg/y_pad_reg_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pg/y_pad_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 370 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.567        0.000                      0                  213        0.179        0.000                      0                  213        4.020        0.000                       0                   128  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.567        0.000                      0                  159        0.179        0.000                      0                  159        4.020        0.000                       0                   128  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.867        0.000                      0                   54        0.264        0.000                      0                   54  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.567ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.155ns  (logic 2.022ns (28.261%)  route 5.133ns (71.739%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.548     5.069    pg/clk_IBUF_BUFG
    SLICE_X31Y27         FDCE                                         r  pg/y_pad_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  pg/y_pad_reg_reg[0]/Q
                         net (fo=26, routed)          0.937     6.462    pg/y_pad_reg_reg[9]_0[0]
    SLICE_X36Y26         LUT2 (Prop_lut2_I1_O)        0.120     6.582 f  pg/y_pad_reg[9]_i_10/O
                         net (fo=4, routed)           0.484     7.066    pg/y_pad_reg[9]_i_10_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I3_O)        0.327     7.393 r  pg/i__carry__0_i_3/O
                         net (fo=4, routed)           0.507     7.900    pg/i__carry__0_i_3_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.024 r  pg/pad_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.330     8.354    pg/pad_on0_carry__0_i_1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.733 f  pg/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.428     9.161    vga/v_count_reg_reg[9]_0[0]
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.373     9.534 f  vga/rgb_reg[11]_i_7/O
                         net (fo=1, routed)           0.303     9.837    vga/rgb_reg[11]_i_7_n_0
    SLICE_X30Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.961 f  vga/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.590    10.551    vga/rgb_reg[11]_i_2_n_0
    SLICE_X28Y30         LUT3 (Prop_lut3_I2_O)        0.119    10.670 r  vga/rgb_reg[10]_i_1/O
                         net (fo=3, routed)           1.554    12.224    rgb_next[10]
    SLICE_X3Y36          FDRE                                         r  rgb_reg_reg[10]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  rgb_reg_reg[10]_lopt_replica_2/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X3Y36          FDRE (Setup_fdre_C_D)       -0.289    14.791    rgb_reg_reg[10]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -12.224    
  -------------------------------------------------------------------
                         slack                                  2.567    

Slack (MET) :             2.676ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.306ns  (logic 2.027ns (27.743%)  route 5.279ns (72.257%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.548     5.069    pg/clk_IBUF_BUFG
    SLICE_X31Y27         FDCE                                         r  pg/y_pad_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  pg/y_pad_reg_reg[0]/Q
                         net (fo=26, routed)          0.937     6.462    pg/y_pad_reg_reg[9]_0[0]
    SLICE_X36Y26         LUT2 (Prop_lut2_I1_O)        0.120     6.582 f  pg/y_pad_reg[9]_i_10/O
                         net (fo=4, routed)           0.484     7.066    pg/y_pad_reg[9]_i_10_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I3_O)        0.327     7.393 r  pg/i__carry__0_i_3/O
                         net (fo=4, routed)           0.507     7.900    pg/i__carry__0_i_3_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.024 r  pg/pad_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.330     8.354    pg/pad_on0_carry__0_i_1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.733 r  pg/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.428     9.161    vga/v_count_reg_reg[9]_0[0]
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.373     9.534 r  vga/rgb_reg[11]_i_7/O
                         net (fo=1, routed)           0.303     9.837    vga/rgb_reg[11]_i_7_n_0
    SLICE_X30Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.961 r  vga/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.590    10.551    vga/rgb_reg[11]_i_2_n_0
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.124    10.675 r  vga/rgb_reg[11]_i_1/O
                         net (fo=6, routed)           1.701    12.376    rgb_next[11]
    SLICE_X2Y36          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y36          FDRE (Setup_fdre_C_D)       -0.028    15.052    rgb_reg_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -12.376    
  -------------------------------------------------------------------
                         slack                                  2.676    

Slack (MET) :             2.680ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.300ns  (logic 2.027ns (27.768%)  route 5.273ns (72.232%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.548     5.069    pg/clk_IBUF_BUFG
    SLICE_X31Y27         FDCE                                         r  pg/y_pad_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  pg/y_pad_reg_reg[0]/Q
                         net (fo=26, routed)          0.937     6.462    pg/y_pad_reg_reg[9]_0[0]
    SLICE_X36Y26         LUT2 (Prop_lut2_I1_O)        0.120     6.582 f  pg/y_pad_reg[9]_i_10/O
                         net (fo=4, routed)           0.484     7.066    pg/y_pad_reg[9]_i_10_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I3_O)        0.327     7.393 r  pg/i__carry__0_i_3/O
                         net (fo=4, routed)           0.507     7.900    pg/i__carry__0_i_3_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.024 r  pg/pad_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.330     8.354    pg/pad_on0_carry__0_i_1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.733 r  pg/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.428     9.161    vga/v_count_reg_reg[9]_0[0]
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.373     9.534 r  vga/rgb_reg[11]_i_7/O
                         net (fo=1, routed)           0.303     9.837    vga/rgb_reg[11]_i_7_n_0
    SLICE_X30Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.961 r  vga/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.590    10.551    vga/rgb_reg[11]_i_2_n_0
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.124    10.675 r  vga/rgb_reg[11]_i_1/O
                         net (fo=6, routed)           1.694    12.369    rgb_next[11]
    SLICE_X2Y36          FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y36          FDRE (Setup_fdre_C_D)       -0.031    15.049    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                  2.680    

Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.009ns  (logic 2.022ns (28.851%)  route 4.987ns (71.149%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.548     5.069    pg/clk_IBUF_BUFG
    SLICE_X31Y27         FDCE                                         r  pg/y_pad_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  pg/y_pad_reg_reg[0]/Q
                         net (fo=26, routed)          0.937     6.462    pg/y_pad_reg_reg[9]_0[0]
    SLICE_X36Y26         LUT2 (Prop_lut2_I1_O)        0.120     6.582 f  pg/y_pad_reg[9]_i_10/O
                         net (fo=4, routed)           0.484     7.066    pg/y_pad_reg[9]_i_10_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I3_O)        0.327     7.393 r  pg/i__carry__0_i_3/O
                         net (fo=4, routed)           0.507     7.900    pg/i__carry__0_i_3_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.024 r  pg/pad_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.330     8.354    pg/pad_on0_carry__0_i_1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.733 f  pg/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.428     9.161    vga/v_count_reg_reg[9]_0[0]
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.373     9.534 f  vga/rgb_reg[11]_i_7/O
                         net (fo=1, routed)           0.303     9.837    vga/rgb_reg[11]_i_7_n_0
    SLICE_X30Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.961 f  vga/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.590    10.551    vga/rgb_reg[11]_i_2_n_0
    SLICE_X28Y30         LUT3 (Prop_lut3_I2_O)        0.119    10.670 r  vga/rgb_reg[10]_i_1/O
                         net (fo=3, routed)           1.408    12.078    rgb_next[10]
    SLICE_X3Y36          FDRE                                         r  rgb_reg_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  rgb_reg_reg[10]_lopt_replica/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X3Y36          FDRE (Setup_fdre_C_D)       -0.275    14.805    rgb_reg_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -12.078    
  -------------------------------------------------------------------
                         slack                                  2.727    

Slack (MET) :             2.731ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.251ns  (logic 2.027ns (27.953%)  route 5.224ns (72.047%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=5)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.548     5.069    pg/clk_IBUF_BUFG
    SLICE_X31Y27         FDCE                                         r  pg/y_pad_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  pg/y_pad_reg_reg[0]/Q
                         net (fo=26, routed)          0.937     6.462    pg/y_pad_reg_reg[9]_0[0]
    SLICE_X36Y26         LUT2 (Prop_lut2_I1_O)        0.120     6.582 f  pg/y_pad_reg[9]_i_10/O
                         net (fo=4, routed)           0.484     7.066    pg/y_pad_reg[9]_i_10_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I3_O)        0.327     7.393 r  pg/i__carry__0_i_3/O
                         net (fo=4, routed)           0.507     7.900    pg/i__carry__0_i_3_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.024 r  pg/pad_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.330     8.354    pg/pad_on0_carry__0_i_1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.733 f  pg/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.428     9.161    vga/v_count_reg_reg[9]_0[0]
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.373     9.534 f  vga/rgb_reg[11]_i_7/O
                         net (fo=1, routed)           0.303     9.837    vga/rgb_reg[11]_i_7_n_0
    SLICE_X30Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.961 f  vga/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.602    10.563    vga/rgb_reg[11]_i_2_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I0_O)        0.124    10.687 r  vga/rgb_reg[8]_i_1/O
                         net (fo=3, routed)           1.634    12.321    rgb_next[8]
    SLICE_X2Y36          FDRE                                         r  rgb_reg_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  rgb_reg_reg[8]_lopt_replica/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y36          FDRE (Setup_fdre_C_D)       -0.028    15.052    rgb_reg_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -12.321    
  -------------------------------------------------------------------
                         slack                                  2.731    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.994ns  (logic 2.022ns (28.911%)  route 4.972ns (71.089%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.548     5.069    pg/clk_IBUF_BUFG
    SLICE_X31Y27         FDCE                                         r  pg/y_pad_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  pg/y_pad_reg_reg[0]/Q
                         net (fo=26, routed)          0.937     6.462    pg/y_pad_reg_reg[9]_0[0]
    SLICE_X36Y26         LUT2 (Prop_lut2_I1_O)        0.120     6.582 f  pg/y_pad_reg[9]_i_10/O
                         net (fo=4, routed)           0.484     7.066    pg/y_pad_reg[9]_i_10_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I3_O)        0.327     7.393 r  pg/i__carry__0_i_3/O
                         net (fo=4, routed)           0.507     7.900    pg/i__carry__0_i_3_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.024 r  pg/pad_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.330     8.354    pg/pad_on0_carry__0_i_1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.733 f  pg/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.428     9.161    vga/v_count_reg_reg[9]_0[0]
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.373     9.534 f  vga/rgb_reg[11]_i_7/O
                         net (fo=1, routed)           0.303     9.837    vga/rgb_reg[11]_i_7_n_0
    SLICE_X30Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.961 f  vga/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.590    10.551    vga/rgb_reg[11]_i_2_n_0
    SLICE_X28Y30         LUT3 (Prop_lut3_I2_O)        0.119    10.670 r  vga/rgb_reg[10]_i_1/O
                         net (fo=3, routed)           1.393    12.063    rgb_next[10]
    SLICE_X2Y33          FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X2Y33          FDRE (Setup_fdre_C_D)       -0.239    14.839    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -12.063    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             2.848ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.117ns  (logic 2.027ns (28.481%)  route 5.090ns (71.519%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.548     5.069    pg/clk_IBUF_BUFG
    SLICE_X31Y27         FDCE                                         r  pg/y_pad_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  pg/y_pad_reg_reg[0]/Q
                         net (fo=26, routed)          0.937     6.462    pg/y_pad_reg_reg[9]_0[0]
    SLICE_X36Y26         LUT2 (Prop_lut2_I1_O)        0.120     6.582 f  pg/y_pad_reg[9]_i_10/O
                         net (fo=4, routed)           0.484     7.066    pg/y_pad_reg[9]_i_10_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I3_O)        0.327     7.393 r  pg/i__carry__0_i_3/O
                         net (fo=4, routed)           0.507     7.900    pg/i__carry__0_i_3_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.024 r  pg/pad_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.330     8.354    pg/pad_on0_carry__0_i_1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.733 r  pg/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.428     9.161    vga/v_count_reg_reg[9]_0[0]
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.373     9.534 r  vga/rgb_reg[11]_i_7/O
                         net (fo=1, routed)           0.303     9.837    vga/rgb_reg[11]_i_7_n_0
    SLICE_X30Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.961 r  vga/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.590    10.551    vga/rgb_reg[11]_i_2_n_0
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.124    10.675 r  vga/rgb_reg[11]_i_1/O
                         net (fo=6, routed)           1.511    12.186    rgb_next[11]
    SLICE_X2Y36          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y36          FDRE (Setup_fdre_C_D)       -0.045    15.035    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -12.186    
  -------------------------------------------------------------------
                         slack                                  2.848    

Slack (MET) :             2.853ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.112ns  (logic 2.027ns (28.500%)  route 5.085ns (71.500%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=5)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.548     5.069    pg/clk_IBUF_BUFG
    SLICE_X31Y27         FDCE                                         r  pg/y_pad_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  pg/y_pad_reg_reg[0]/Q
                         net (fo=26, routed)          0.937     6.462    pg/y_pad_reg_reg[9]_0[0]
    SLICE_X36Y26         LUT2 (Prop_lut2_I1_O)        0.120     6.582 f  pg/y_pad_reg[9]_i_10/O
                         net (fo=4, routed)           0.484     7.066    pg/y_pad_reg[9]_i_10_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I3_O)        0.327     7.393 r  pg/i__carry__0_i_3/O
                         net (fo=4, routed)           0.507     7.900    pg/i__carry__0_i_3_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.024 r  pg/pad_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.330     8.354    pg/pad_on0_carry__0_i_1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.733 f  pg/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.428     9.161    vga/v_count_reg_reg[9]_0[0]
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.373     9.534 f  vga/rgb_reg[11]_i_7/O
                         net (fo=1, routed)           0.303     9.837    vga/rgb_reg[11]_i_7_n_0
    SLICE_X30Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.961 f  vga/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.602    10.563    vga/rgb_reg[11]_i_2_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I0_O)        0.124    10.687 r  vga/rgb_reg[8]_i_1/O
                         net (fo=3, routed)           1.495    12.182    rgb_next[8]
    SLICE_X2Y35          FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y35          FDRE (Setup_fdre_C_D)       -0.045    15.035    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -12.182    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.968ns  (logic 2.027ns (29.092%)  route 4.941ns (70.908%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.548     5.069    pg/clk_IBUF_BUFG
    SLICE_X31Y27         FDCE                                         r  pg/y_pad_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  pg/y_pad_reg_reg[0]/Q
                         net (fo=26, routed)          0.937     6.462    pg/y_pad_reg_reg[9]_0[0]
    SLICE_X36Y26         LUT2 (Prop_lut2_I1_O)        0.120     6.582 f  pg/y_pad_reg[9]_i_10/O
                         net (fo=4, routed)           0.484     7.066    pg/y_pad_reg[9]_i_10_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I3_O)        0.327     7.393 r  pg/i__carry__0_i_3/O
                         net (fo=4, routed)           0.507     7.900    pg/i__carry__0_i_3_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.024 r  pg/pad_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.330     8.354    pg/pad_on0_carry__0_i_1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.733 r  pg/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.428     9.161    vga/v_count_reg_reg[9]_0[0]
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.373     9.534 r  vga/rgb_reg[11]_i_7/O
                         net (fo=1, routed)           0.303     9.837    vga/rgb_reg[11]_i_7_n_0
    SLICE_X30Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.961 r  vga/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.590    10.551    vga/rgb_reg[11]_i_2_n_0
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.124    10.675 r  vga/rgb_reg[11]_i_1/O
                         net (fo=6, routed)           1.362    12.037    rgb_next[11]
    SLICE_X2Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_5/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y35          FDRE (Setup_fdre_C_D)       -0.031    15.049    rgb_reg_reg[11]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -12.037    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.852ns  (logic 2.027ns (29.584%)  route 4.825ns (70.416%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.548     5.069    pg/clk_IBUF_BUFG
    SLICE_X31Y27         FDCE                                         r  pg/y_pad_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  pg/y_pad_reg_reg[0]/Q
                         net (fo=26, routed)          0.937     6.462    pg/y_pad_reg_reg[9]_0[0]
    SLICE_X36Y26         LUT2 (Prop_lut2_I1_O)        0.120     6.582 f  pg/y_pad_reg[9]_i_10/O
                         net (fo=4, routed)           0.484     7.066    pg/y_pad_reg[9]_i_10_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I3_O)        0.327     7.393 r  pg/i__carry__0_i_3/O
                         net (fo=4, routed)           0.507     7.900    pg/i__carry__0_i_3_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.024 r  pg/pad_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.330     8.354    pg/pad_on0_carry__0_i_1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.733 r  pg/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.428     9.161    vga/v_count_reg_reg[9]_0[0]
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.373     9.534 r  vga/rgb_reg[11]_i_7/O
                         net (fo=1, routed)           0.303     9.837    vga/rgb_reg[11]_i_7_n_0
    SLICE_X30Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.961 r  vga/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.590    10.551    vga/rgb_reg[11]_i_2_n_0
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.124    10.675 r  vga/rgb_reg[11]_i_1/O
                         net (fo=6, routed)           1.246    11.921    rgb_next[11]
    SLICE_X2Y31          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X2Y31          FDRE (Setup_fdre_C_D)       -0.031    15.044    rgb_reg_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -11.921    
  -------------------------------------------------------------------
                         slack                                  3.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 PmodJSTK_Int/SerialClock/clkCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodJSTK_Int/SerialClock/clkCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.590%)  route 0.134ns (41.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.558     1.441    PmodJSTK_Int/SerialClock/clk_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  PmodJSTK_Int/SerialClock/clkCount_reg[0]/Q
                         net (fo=11, routed)          0.134     1.716    PmodJSTK_Int/SerialClock/clkCount[0]
    SLICE_X34Y34         LUT3 (Prop_lut3_I2_O)        0.048     1.764 r  PmodJSTK_Int/SerialClock/clkCount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.764    PmodJSTK_Int/SerialClock/clkCount_0[1]
    SLICE_X34Y34         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.825     1.952    PmodJSTK_Int/SerialClock/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[1]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.131     1.585    PmodJSTK_Int/SerialClock/clkCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 pg/y_pad_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.963%)  route 0.346ns (65.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.553     1.436    pg/clk_IBUF_BUFG
    SLICE_X31Y27         FDCE                                         r  pg/y_pad_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  pg/y_pad_reg_reg[0]/Q
                         net (fo=26, routed)          0.346     1.923    pg/y_pad_reg_reg[9]_0[0]
    SLICE_X37Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.968 r  pg/y_pad_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.968    pg/y_pad_reg[4]_i_1_n_0
    SLICE_X37Y27         FDCE                                         r  pg/y_pad_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.819     1.946    pg/clk_IBUF_BUFG
    SLICE_X37Y27         FDCE                                         r  pg/y_pad_reg_reg[4]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X37Y27         FDCE (Hold_fdce_C_D)         0.092     1.789    pg/y_pad_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 btnD/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnD/r3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.553     1.436    btnD/clk_IBUF_BUFG
    SLICE_X31Y22         FDRE                                         r  btnD/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  btnD/r2_reg/Q
                         net (fo=1, routed)           0.116     1.693    btnD/r2_reg_n_0
    SLICE_X30Y22         FDRE                                         r  btnD/r3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.819     1.946    btnD/clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  btnD/r3_reg/C
                         clock pessimism             -0.497     1.449    
    SLICE_X30Y22         FDRE (Hold_fdre_C_D)         0.059     1.508    btnD/r3_reg
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 PmodJSTK_Int/SerialClock/clkCount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodJSTK_Int/SerialClock/clkCount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.740%)  route 0.148ns (44.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.557     1.440    PmodJSTK_Int/SerialClock/clk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  PmodJSTK_Int/SerialClock/clkCount_reg[5]/Q
                         net (fo=4, routed)           0.148     1.729    PmodJSTK_Int/SerialClock/clkCount[5]
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.774 r  PmodJSTK_Int/SerialClock/clkCount[6]_i_1/O
                         net (fo=1, routed)           0.000     1.774    PmodJSTK_Int/SerialClock/clkCount_0[6]
    SLICE_X34Y33         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.824     1.951    PmodJSTK_Int/SerialClock/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[6]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.121     1.574    PmodJSTK_Int/SerialClock/clkCount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 pg/y_pad_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.187ns (31.896%)  route 0.399ns (68.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.553     1.436    pg/clk_IBUF_BUFG
    SLICE_X31Y27         FDCE                                         r  pg/y_pad_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  pg/y_pad_reg_reg[0]/Q
                         net (fo=26, routed)          0.399     1.976    pg/y_pad_reg_reg[9]_0[0]
    SLICE_X36Y26         LUT5 (Prop_lut5_I3_O)        0.046     2.022 r  pg/y_pad_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.022    pg/y_pad_next[3]
    SLICE_X36Y26         FDCE                                         r  pg/y_pad_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.817     1.944    pg/clk_IBUF_BUFG
    SLICE_X36Y26         FDCE                                         r  pg/y_pad_reg_reg[3]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X36Y26         FDCE (Hold_fdce_C_D)         0.107     1.802    pg/y_pad_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 pg/y_pad_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.780%)  route 0.399ns (68.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.553     1.436    pg/clk_IBUF_BUFG
    SLICE_X31Y27         FDCE                                         r  pg/y_pad_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  pg/y_pad_reg_reg[0]/Q
                         net (fo=26, routed)          0.399     1.976    pg/y_pad_reg_reg[9]_0[0]
    SLICE_X36Y26         LUT4 (Prop_lut4_I2_O)        0.045     2.021 r  pg/y_pad_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.021    pg/y_pad_next[2]
    SLICE_X36Y26         FDCE                                         r  pg/y_pad_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.817     1.944    pg/clk_IBUF_BUFG
    SLICE_X36Y26         FDCE                                         r  pg/y_pad_reg_reg[2]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X36Y26         FDCE (Hold_fdce_C_D)         0.091     1.786    pg/y_pad_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 PmodJSTK_Int/SerialClock/clkCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodJSTK_Int/SerialClock/clkCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.070%)  route 0.185ns (49.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.557     1.440    PmodJSTK_Int/SerialClock/clk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  PmodJSTK_Int/SerialClock/clkCount_reg[4]/Q
                         net (fo=8, routed)           0.185     1.767    PmodJSTK_Int/SerialClock/clkCount[4]
    SLICE_X34Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.812 r  PmodJSTK_Int/SerialClock/clkCount[7]_i_1/O
                         net (fo=1, routed)           0.000     1.812    PmodJSTK_Int/SerialClock/clkCount_0[7]
    SLICE_X34Y34         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.825     1.952    PmodJSTK_Int/SerialClock/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[7]/C
                         clock pessimism             -0.497     1.455    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.121     1.576    PmodJSTK_Int/SerialClock/clkCount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 pg/y_pad_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.231ns (38.598%)  route 0.367ns (61.402%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.550     1.433    pg/clk_IBUF_BUFG
    SLICE_X35Y26         FDCE                                         r  pg/y_pad_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  pg/y_pad_reg_reg[1]/Q
                         net (fo=25, routed)          0.308     1.882    pg/y_pad_reg_reg[9]_0[1]
    SLICE_X36Y26         LUT5 (Prop_lut5_I3_O)        0.045     1.927 r  pg/y_pad_reg[5]_i_2/O
                         net (fo=1, routed)           0.059     1.987    pg/y_pad_reg[5]_i_2_n_0
    SLICE_X36Y26         LUT4 (Prop_lut4_I1_O)        0.045     2.032 r  pg/y_pad_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.032    pg/y_pad_reg[5]_i_1_n_0
    SLICE_X36Y26         FDCE                                         r  pg/y_pad_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.817     1.944    pg/clk_IBUF_BUFG
    SLICE_X36Y26         FDCE                                         r  pg/y_pad_reg_reg[5]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X36Y26         FDCE (Hold_fdce_C_D)         0.092     1.787    pg/y_pad_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 pg/y_ball_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_ball_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.553     1.436    pg/clk_IBUF_BUFG
    SLICE_X36Y28         FDCE                                         r  pg/y_ball_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  pg/y_ball_reg_reg[8]/Q
                         net (fo=13, routed)          0.082     1.659    pg/y_ball_reg_reg[9]_0[7]
    SLICE_X36Y28         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.786 r  pg/y_ball_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.786    pg/y_ball_reg0[9]
    SLICE_X36Y28         FDCE                                         r  pg/y_ball_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.820     1.947    pg/clk_IBUF_BUFG
    SLICE_X36Y28         FDCE                                         r  pg/y_ball_reg_reg[9]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X36Y28         FDCE (Hold_fdce_C_D)         0.105     1.541    pg/y_ball_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 btnD/r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnD/r2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.553     1.436    btnD/clk_IBUF_BUFG
    SLICE_X31Y22         FDRE                                         r  btnD/r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  btnD/r1_reg/Q
                         net (fo=1, routed)           0.170     1.747    btnD/r1_reg_n_0
    SLICE_X31Y22         FDRE                                         r  btnD/r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.819     1.946    btnD/clk_IBUF_BUFG
    SLICE_X31Y22         FDRE                                         r  btnD/r2_reg/C
                         clock pessimism             -0.510     1.436    
    SLICE_X31Y22         FDRE (Hold_fdre_C_D)         0.066     1.502    btnD/r2_reg
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y34   PmodJSTK_Int/SerialClock/clkCount_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y34   PmodJSTK_Int/SerialClock/clkCount_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y33   PmodJSTK_Int/SerialClock/clkCount_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y33   PmodJSTK_Int/SerialClock/clkCount_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y33   PmodJSTK_Int/SerialClock/clkCount_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y33   PmodJSTK_Int/SerialClock/clkCount_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y33   PmodJSTK_Int/SerialClock/clkCount_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y34   PmodJSTK_Int/SerialClock/clkCount_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y34   PmodJSTK_Int/SerialClock/clkCount_reg[8]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y32   btReset/r2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y32   btReset/r2_reg_srl2/CLK
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X32Y40   genSndRec/clkCount_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X30Y39   genSndRec/clkCount_reg[10]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X30Y39   genSndRec/clkCount_reg[11]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X30Y39   genSndRec/clkCount_reg[12]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X30Y39   genSndRec/clkCount_reg[13]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X30Y40   genSndRec/clkCount_reg[14]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X32Y40   genSndRec/clkCount_reg[15]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X32Y40   genSndRec/clkCount_reg[16]/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y32   btReset/r2_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y32   btReset/r2_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X35Y34   PmodJSTK_Int/SerialClock/clkCount_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X34Y34   PmodJSTK_Int/SerialClock/clkCount_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X34Y33   PmodJSTK_Int/SerialClock/clkCount_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X34Y33   PmodJSTK_Int/SerialClock/clkCount_reg[3]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X35Y33   PmodJSTK_Int/SerialClock/clkCount_reg[4]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X35Y33   PmodJSTK_Int/SerialClock/clkCount_reg[5]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X34Y33   PmodJSTK_Int/SerialClock/clkCount_reg[6]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X34Y34   PmodJSTK_Int/SerialClock/clkCount_reg[7]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.867ns  (required time - arrival time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.478ns (19.266%)  route 2.003ns (80.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.555     5.076    btReset/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.478     5.554 f  btReset/r3_reg/Q
                         net (fo=74, routed)          2.003     7.557    vga/AR[0]
    SLICE_X31Y30         FDCE                                         f  vga/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.434    14.775    vga/clk_IBUF_BUFG
    SLICE_X31Y30         FDCE                                         r  vga/h_count_reg_reg[2]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X31Y30         FDCE (Recov_fdce_C_CLR)     -0.576    14.424    vga/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.424    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                  6.867    

Slack (MET) :             6.867ns  (required time - arrival time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.478ns (19.266%)  route 2.003ns (80.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.555     5.076    btReset/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.478     5.554 f  btReset/r3_reg/Q
                         net (fo=74, routed)          2.003     7.557    vga/AR[0]
    SLICE_X31Y30         FDCE                                         f  vga/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.434    14.775    vga/clk_IBUF_BUFG
    SLICE_X31Y30         FDCE                                         r  vga/h_count_reg_reg[6]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X31Y30         FDCE (Recov_fdce_C_CLR)     -0.576    14.424    vga/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.424    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                  6.867    

Slack (MET) :             7.056ns  (required time - arrival time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.478ns (20.468%)  route 1.857ns (79.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.555     5.076    btReset/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.478     5.554 f  btReset/r3_reg/Q
                         net (fo=74, routed)          1.857     7.412    vga/AR[0]
    SLICE_X30Y29         FDCE                                         f  vga/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.434    14.775    vga/clk_IBUF_BUFG
    SLICE_X30Y29         FDCE                                         r  vga/h_count_reg_reg[3]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X30Y29         FDCE (Recov_fdce_C_CLR)     -0.532    14.468    vga/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                          -7.412    
  -------------------------------------------------------------------
                         slack                                  7.056    

Slack (MET) :             7.098ns  (required time - arrival time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_sync_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.478ns (20.468%)  route 1.857ns (79.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.555     5.076    btReset/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.478     5.554 f  btReset/r3_reg/Q
                         net (fo=74, routed)          1.857     7.412    vga/AR[0]
    SLICE_X30Y29         FDCE                                         f  vga/v_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.434    14.775    vga/clk_IBUF_BUFG
    SLICE_X30Y29         FDCE                                         r  vga/v_sync_reg_reg/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X30Y29         FDCE (Recov_fdce_C_CLR)     -0.490    14.510    vga/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                          -7.412    
  -------------------------------------------------------------------
                         slack                                  7.098    

Slack (MET) :             7.244ns  (required time - arrival time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_ball_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.478ns (23.558%)  route 1.551ns (76.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.555     5.076    btReset/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.478     5.554 f  btReset/r3_reg/Q
                         net (fo=74, routed)          1.551     7.105    pg/AR[0]
    SLICE_X36Y27         FDCE                                         f  pg/y_ball_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.431    14.772    pg/clk_IBUF_BUFG
    SLICE_X36Y27         FDCE                                         r  pg/y_ball_reg_reg[2]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X36Y27         FDCE (Recov_fdce_C_CLR)     -0.576    14.349    pg/y_ball_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                  7.244    

Slack (MET) :             7.244ns  (required time - arrival time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_ball_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.478ns (23.558%)  route 1.551ns (76.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.555     5.076    btReset/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.478     5.554 f  btReset/r3_reg/Q
                         net (fo=74, routed)          1.551     7.105    pg/AR[0]
    SLICE_X36Y27         FDCE                                         f  pg/y_ball_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.431    14.772    pg/clk_IBUF_BUFG
    SLICE_X36Y27         FDCE                                         r  pg/y_ball_reg_reg[3]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X36Y27         FDCE (Recov_fdce_C_CLR)     -0.576    14.349    pg/y_ball_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                  7.244    

Slack (MET) :             7.244ns  (required time - arrival time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_ball_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.478ns (23.558%)  route 1.551ns (76.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.555     5.076    btReset/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.478     5.554 f  btReset/r3_reg/Q
                         net (fo=74, routed)          1.551     7.105    pg/AR[0]
    SLICE_X36Y27         FDCE                                         f  pg/y_ball_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.431    14.772    pg/clk_IBUF_BUFG
    SLICE_X36Y27         FDCE                                         r  pg/y_ball_reg_reg[4]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X36Y27         FDCE (Recov_fdce_C_CLR)     -0.576    14.349    pg/y_ball_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                  7.244    

Slack (MET) :             7.244ns  (required time - arrival time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_ball_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.478ns (23.558%)  route 1.551ns (76.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.555     5.076    btReset/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.478     5.554 f  btReset/r3_reg/Q
                         net (fo=74, routed)          1.551     7.105    pg/AR[0]
    SLICE_X36Y27         FDCE                                         f  pg/y_ball_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.431    14.772    pg/clk_IBUF_BUFG
    SLICE_X36Y27         FDCE                                         r  pg/y_ball_reg_reg[5]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X36Y27         FDCE (Recov_fdce_C_CLR)     -0.576    14.349    pg/y_ball_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                  7.244    

Slack (MET) :             7.248ns  (required time - arrival time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.478ns (23.608%)  route 1.547ns (76.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.555     5.076    btReset/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.478     5.554 f  btReset/r3_reg/Q
                         net (fo=74, routed)          1.547     7.101    pg/AR[0]
    SLICE_X37Y27         FDCE                                         f  pg/y_pad_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.431    14.772    pg/clk_IBUF_BUFG
    SLICE_X37Y27         FDCE                                         r  pg/y_pad_reg_reg[4]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X37Y27         FDCE (Recov_fdce_C_CLR)     -0.576    14.349    pg/y_pad_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  7.248    

Slack (MET) :             7.248ns  (required time - arrival time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.478ns (23.608%)  route 1.547ns (76.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.555     5.076    btReset/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.478     5.554 f  btReset/r3_reg/Q
                         net (fo=74, routed)          1.547     7.101    pg/AR[0]
    SLICE_X37Y27         FDCE                                         f  pg/y_pad_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.431    14.772    pg/clk_IBUF_BUFG
    SLICE_X37Y27         FDCE                                         r  pg/y_pad_reg_reg[6]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X37Y27         FDCE (Recov_fdce_C_CLR)     -0.576    14.349    pg/y_pad_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  7.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_ball_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.148ns (39.104%)  route 0.230ns (60.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.556     1.439    btReset/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  btReset/r3_reg/Q
                         net (fo=74, routed)          0.230     1.818    pg/AR[0]
    SLICE_X36Y28         FDCE                                         f  pg/y_ball_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.820     1.947    pg/clk_IBUF_BUFG
    SLICE_X36Y28         FDCE                                         r  pg/y_ball_reg_reg[6]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X36Y28         FDCE (Remov_fdce_C_CLR)     -0.145     1.553    pg/y_ball_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_ball_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.148ns (39.104%)  route 0.230ns (60.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.556     1.439    btReset/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  btReset/r3_reg/Q
                         net (fo=74, routed)          0.230     1.818    pg/AR[0]
    SLICE_X36Y28         FDCE                                         f  pg/y_ball_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.820     1.947    pg/clk_IBUF_BUFG
    SLICE_X36Y28         FDCE                                         r  pg/y_ball_reg_reg[7]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X36Y28         FDCE (Remov_fdce_C_CLR)     -0.145     1.553    pg/y_ball_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_ball_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.148ns (39.104%)  route 0.230ns (60.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.556     1.439    btReset/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  btReset/r3_reg/Q
                         net (fo=74, routed)          0.230     1.818    pg/AR[0]
    SLICE_X36Y28         FDCE                                         f  pg/y_ball_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.820     1.947    pg/clk_IBUF_BUFG
    SLICE_X36Y28         FDCE                                         r  pg/y_ball_reg_reg[8]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X36Y28         FDCE (Remov_fdce_C_CLR)     -0.145     1.553    pg/y_ball_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_ball_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.148ns (39.104%)  route 0.230ns (60.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.556     1.439    btReset/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  btReset/r3_reg/Q
                         net (fo=74, routed)          0.230     1.818    pg/AR[0]
    SLICE_X36Y28         FDCE                                         f  pg/y_ball_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.820     1.947    pg/clk_IBUF_BUFG
    SLICE_X36Y28         FDCE                                         r  pg/y_ball_reg_reg[9]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X36Y28         FDCE (Remov_fdce_C_CLR)     -0.145     1.553    pg/y_ball_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_ball_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.148ns (25.301%)  route 0.437ns (74.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.556     1.439    btReset/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  btReset/r3_reg/Q
                         net (fo=74, routed)          0.437     2.024    pg/AR[0]
    SLICE_X36Y29         FDCE                                         f  pg/y_ball_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.821     1.948    pg/clk_IBUF_BUFG
    SLICE_X36Y29         FDCE                                         r  pg/y_ball_reg_reg[1]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X36Y29         FDCE (Remov_fdce_C_CLR)     -0.145     1.554    pg/y_ball_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.148ns (39.104%)  route 0.230ns (60.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.556     1.439    btReset/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  btReset/r3_reg/Q
                         net (fo=74, routed)          0.230     1.818    pg/AR[0]
    SLICE_X35Y26         FDCE                                         f  pg/y_pad_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.816     1.943    pg/clk_IBUF_BUFG
    SLICE_X35Y26         FDCE                                         r  pg/y_pad_reg_reg[1]/C
                         clock pessimism             -0.497     1.446    
    SLICE_X35Y26         FDCE (Remov_fdce_C_CLR)     -0.145     1.301    pg/y_pad_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.148ns (39.104%)  route 0.230ns (60.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.556     1.439    btReset/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  btReset/r3_reg/Q
                         net (fo=74, routed)          0.230     1.818    pg/AR[0]
    SLICE_X35Y26         FDCE                                         f  pg/y_pad_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.816     1.943    pg/clk_IBUF_BUFG
    SLICE_X35Y26         FDCE                                         r  pg/y_pad_reg_reg[9]/C
                         clock pessimism             -0.497     1.446    
    SLICE_X35Y26         FDCE (Remov_fdce_C_CLR)     -0.145     1.301    pg/y_pad_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/x_delta_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.148ns (35.331%)  route 0.271ns (64.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.556     1.439    btReset/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  btReset/r3_reg/Q
                         net (fo=74, routed)          0.271     1.858    pg/AR[0]
    SLICE_X34Y31         FDCE                                         f  pg/x_delta_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.822     1.949    pg/clk_IBUF_BUFG
    SLICE_X34Y31         FDCE                                         r  pg/x_delta_reg_reg[9]/C
                         clock pessimism             -0.497     1.452    
    SLICE_X34Y31         FDCE (Remov_fdce_C_CLR)     -0.120     1.332    pg/x_delta_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/x_ball_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.148ns (34.537%)  route 0.281ns (65.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.556     1.439    btReset/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  btReset/r3_reg/Q
                         net (fo=74, routed)          0.281     1.868    pg/AR[0]
    SLICE_X33Y31         FDCE                                         f  pg/x_ball_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.823     1.950    pg/clk_IBUF_BUFG
    SLICE_X33Y31         FDCE                                         r  pg/x_ball_reg_reg[2]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X33Y31         FDCE (Remov_fdce_C_CLR)     -0.145     1.327    pg/x_ball_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 btReset/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/x_ball_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.148ns (34.537%)  route 0.281ns (65.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.556     1.439    btReset/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  btReset/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  btReset/r3_reg/Q
                         net (fo=74, routed)          0.281     1.868    pg/AR[0]
    SLICE_X33Y31         FDCE                                         f  pg/x_ball_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.823     1.950    pg/clk_IBUF_BUFG
    SLICE_X33Y31         FDCE                                         r  pg/x_ball_reg_reg[3]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X33Y31         FDCE (Remov_fdce_C_CLR)     -0.145     1.327    pg/x_ball_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.541    





