(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2025-10-01T21:20:19Z")
 (DESIGN "PSOC5 Implement")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.4")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "PSOC5 Implement")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS410\:Sync\:genblk1\[0\]\:INST\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS410\:bSAR_SEQ\:bus_clk_nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_OEM\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_OEM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_OEM\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_RPI\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_RPI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_RPI\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_Debug\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_Debug\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS410\:bSAR_SEQ\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS410\:TempBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS410\:FinalBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS410\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Timer_Interrupt.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_DelSig\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_RPI\:BUART\:rx_load_fifo\\.main_8 (4.402:4.402:4.402))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_RPI\:BUART\:rx_state_0\\.main_11 (4.402:4.402:4.402))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_RPI\:BUART\:rx_state_2\\.main_10 (5.299:5.299:5.299))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_RPI\:BUART\:rx_state_3\\.main_8 (5.299:5.299:5.299))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_RPI\:BUART\:rx_load_fifo\\.main_7 (4.405:4.405:4.405))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_RPI\:BUART\:rx_state_0\\.main_10 (4.405:4.405:4.405))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_RPI\:BUART\:rx_state_2\\.main_9 (5.300:5.300:5.300))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_RPI\:BUART\:rx_state_3\\.main_7 (5.300:5.300:5.300))
    (INTERCONNECT MODIN3_0.q MODIN3_0.main_7 (4.397:4.397:4.397))
    (INTERCONNECT MODIN3_0.q MODIN3_1_split.main_8 (7.465:7.465:7.465))
    (INTERCONNECT MODIN3_0.q \\UART_OEM\:BUART\:rx_postpoll\\.main_2 (11.378:11.378:11.378))
    (INTERCONNECT MODIN3_0.q \\UART_OEM\:BUART\:rx_state_0\\.main_9 (6.588:6.588:6.588))
    (INTERCONNECT MODIN3_0.q \\UART_OEM\:BUART\:rx_status_3\\.main_8 (8.164:8.164:8.164))
    (INTERCONNECT MODIN3_1.q MODIN3_1.main_6 (5.622:5.622:5.622))
    (INTERCONNECT MODIN3_1.q MODIN3_1_split.main_7 (7.890:7.890:7.890))
    (INTERCONNECT MODIN3_1.q \\UART_OEM\:BUART\:rx_postpoll\\.main_1 (11.716:11.716:11.716))
    (INTERCONNECT MODIN3_1.q \\UART_OEM\:BUART\:rx_state_0\\.main_8 (6.534:6.534:6.534))
    (INTERCONNECT MODIN3_1.q \\UART_OEM\:BUART\:rx_status_3\\.main_7 (12.787:12.787:12.787))
    (INTERCONNECT MODIN3_1_split.q MODIN3_1.main_7 (6.206:6.206:6.206))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_OEM\:BUART\:rx_load_fifo\\.main_8 (6.997:6.997:6.997))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_OEM\:BUART\:rx_state_0\\.main_11 (6.997:6.997:6.997))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_OEM\:BUART\:rx_state_2\\.main_10 (6.974:6.974:6.974))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_OEM\:BUART\:rx_state_3\\.main_8 (6.974:6.974:6.974))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_OEM\:BUART\:rx_load_fifo\\.main_7 (6.736:6.736:6.736))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_OEM\:BUART\:rx_state_0\\.main_10 (6.736:6.736:6.736))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_OEM\:BUART\:rx_state_2\\.main_9 (6.744:6.744:6.744))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_OEM\:BUART\:rx_state_3\\.main_7 (6.744:6.744:6.744))
    (INTERCONNECT MODIN7_0.q MODIN7_0.main_7 (3.508:3.508:3.508))
    (INTERCONNECT MODIN7_0.q MODIN7_1_split.main_8 (4.468:4.468:4.468))
    (INTERCONNECT MODIN7_0.q \\UART_RPI\:BUART\:rx_postpoll\\.main_2 (3.918:3.918:3.918))
    (INTERCONNECT MODIN7_0.q \\UART_RPI\:BUART\:rx_state_0\\.main_9 (7.595:7.595:7.595))
    (INTERCONNECT MODIN7_0.q \\UART_RPI\:BUART\:rx_status_3\\.main_8 (7.029:7.029:7.029))
    (INTERCONNECT MODIN7_1.q MODIN7_1.main_6 (3.407:3.407:3.407))
    (INTERCONNECT MODIN7_1.q MODIN7_1_split.main_7 (3.829:3.829:3.829))
    (INTERCONNECT MODIN7_1.q \\UART_RPI\:BUART\:rx_postpoll\\.main_1 (3.410:3.410:3.410))
    (INTERCONNECT MODIN7_1.q \\UART_RPI\:BUART\:rx_state_0\\.main_8 (6.082:6.082:6.082))
    (INTERCONNECT MODIN7_1.q \\UART_RPI\:BUART\:rx_status_3\\.main_7 (6.071:6.071:6.071))
    (INTERCONNECT MODIN7_1_split.q MODIN7_1.main_7 (2.319:2.319:2.319))
    (INTERCONNECT Net_133.q TX_Debug\(0\).pin_input (5.737:5.737:5.737))
    (INTERCONNECT RST_UART_RPI\(0\).fb \\UART_RPI\:BUART\:reset_reg\\.main_0 (6.579:6.579:6.579))
    (INTERCONNECT RX_RPI\(0\).fb MODIN7_0.main_0 (7.523:7.523:7.523))
    (INTERCONNECT RX_RPI\(0\).fb MODIN7_1.main_0 (7.523:7.523:7.523))
    (INTERCONNECT RX_RPI\(0\).fb MODIN7_1_split.main_0 (7.504:7.504:7.504))
    (INTERCONNECT RX_RPI\(0\).fb \\UART_RPI\:BUART\:rx_last\\.main_0 (20.353:20.353:20.353))
    (INTERCONNECT RX_RPI\(0\).fb \\UART_RPI\:BUART\:rx_postpoll\\.main_0 (8.305:8.305:8.305))
    (INTERCONNECT RX_RPI\(0\).fb \\UART_RPI\:BUART\:rx_state_0\\.main_0 (12.909:12.909:12.909))
    (INTERCONNECT RX_RPI\(0\).fb \\UART_RPI\:BUART\:rx_state_2\\.main_0 (16.385:16.385:16.385))
    (INTERCONNECT RX_RPI\(0\).fb \\UART_RPI\:BUART\:rx_status_3\\.main_0 (13.462:13.462:13.462))
    (INTERCONNECT Net_158.q TX_RPI\(0\).pin_input (5.514:5.514:5.514))
    (INTERCONNECT RST_UART_OEM\(0\).fb \\UART_OEM\:BUART\:reset_reg\\.main_0 (5.966:5.966:5.966))
    (INTERCONNECT RX_OEM\(0\).fb MODIN3_0.main_0 (12.772:12.772:12.772))
    (INTERCONNECT RX_OEM\(0\).fb MODIN3_1.main_0 (12.772:12.772:12.772))
    (INTERCONNECT RX_OEM\(0\).fb MODIN3_1_split.main_0 (15.640:15.640:15.640))
    (INTERCONNECT RX_OEM\(0\).fb \\UART_OEM\:BUART\:rx_last\\.main_0 (8.834:8.834:8.834))
    (INTERCONNECT RX_OEM\(0\).fb \\UART_OEM\:BUART\:rx_postpoll\\.main_0 (5.707:5.707:5.707))
    (INTERCONNECT RX_OEM\(0\).fb \\UART_OEM\:BUART\:rx_state_0\\.main_0 (10.694:10.694:10.694))
    (INTERCONNECT RX_OEM\(0\).fb \\UART_OEM\:BUART\:rx_state_2\\.main_0 (11.252:11.252:11.252))
    (INTERCONNECT RX_OEM\(0\).fb \\UART_OEM\:BUART\:rx_status_3\\.main_0 (8.844:8.844:8.844))
    (INTERCONNECT Net_171.q TX_OEM\(0\).pin_input (7.344:7.344:7.344))
    (INTERCONNECT \\Timer_ISR\:TimerHW\\.irq Timer_Interrupt.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\ADC_TS410\:SAR\:ADC_SAR\\.next \\ADC_TS410\:bSAR_SEQ\:cnt_enable\\.main_0 (5.939:5.939:5.939))
    (INTERCONNECT Net_227.q \\ADC_TS410\:IRQ\\.interrupt (10.271:10.271:10.271))
    (INTERCONNECT Net_227.q \\ADC_TS410\:bSAR_SEQ\:EOCSts\\.status_0 (6.831:6.831:6.831))
    (INTERCONNECT Net_227.q \\ADC_TS410\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_2 (5.304:5.304:5.304))
    (INTERCONNECT \\ADC_DelSig\:DEC\\.interrupt \\ADC_DelSig\:IRQ\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT TX_Debug\(0\).pad_out TX_Debug\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT TX_OEM\(0\).pad_out TX_OEM\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT TX_RPI\(0\).pad_out TX_RPI\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_0 \\ADC_DelSig\:DSM\\.extclk_cp_udb (8.409:8.409:8.409))
    (INTERCONNECT \\ADC_DelSig\:DSM\\.dec_clock \\ADC_DelSig\:DEC\\.aclock (0.000:0.000:0.000))
    (INTERCONNECT \\ADC_DelSig\:DSM\\.mod_dat_0 \\ADC_DelSig\:DEC\\.mod_dat_0 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC_DelSig\:DSM\\.mod_dat_1 \\ADC_DelSig\:DEC\\.mod_dat_1 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC_DelSig\:DSM\\.mod_dat_2 \\ADC_DelSig\:DEC\\.mod_dat_2 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC_DelSig\:DSM\\.mod_dat_3 \\ADC_DelSig\:DEC\\.mod_dat_3 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC_DelSig\:DEC\\.modrst \\ADC_DelSig\:DSM\\.reset_dec (0.000:0.000:0.000))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_0\\.main_0 (9.267:9.267:9.267))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_10\\.main_0 (11.424:11.424:11.424))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_11\\.main_0 (3.898:3.898:3.898))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_12\\.main_0 (7.465:7.465:7.465))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_13\\.main_0 (7.736:7.736:7.736))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_14\\.main_0 (2.819:2.819:2.819))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_15\\.main_0 (3.885:3.885:3.885))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_16\\.main_0 (8.944:8.944:8.944))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_17\\.main_0 (11.424:11.424:11.424))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_18\\.main_0 (7.914:7.914:7.914))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_19\\.main_0 (2.822:2.822:2.822))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_1\\.main_0 (10.336:10.336:10.336))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_20\\.main_0 (10.345:10.345:10.345))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_21\\.main_0 (11.424:11.424:11.424))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_22\\.main_0 (7.603:7.603:7.603))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_23\\.main_0 (10.345:10.345:10.345))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_24\\.main_0 (2.822:2.822:2.822))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_25\\.main_0 (3.898:3.898:3.898))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_26\\.main_0 (8.820:8.820:8.820))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_27\\.main_0 (7.465:7.465:7.465))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_28\\.main_0 (7.465:7.465:7.465))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_29\\.main_0 (7.914:7.914:7.914))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_2\\.main_0 (8.382:8.382:8.382))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_30\\.main_0 (2.822:2.822:2.822))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_31\\.main_0 (7.603:7.603:7.603))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_32\\.main_0 (8.944:8.944:8.944))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_33\\.main_0 (4.799:4.799:4.799))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_34\\.main_0 (7.914:7.914:7.914))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_35\\.main_0 (7.736:7.736:7.736))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_36\\.main_0 (4.799:4.799:4.799))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_37\\.main_0 (8.959:8.959:8.959))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_38\\.main_0 (11.407:11.407:11.407))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_39\\.main_0 (7.914:7.914:7.914))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_3\\.main_0 (7.465:7.465:7.465))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_40\\.main_0 (8.382:8.382:8.382))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_41\\.main_0 (7.736:7.736:7.736))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_42\\.main_0 (8.957:8.957:8.957))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_43\\.main_0 (7.749:7.749:7.749))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_44\\.main_0 (9.267:9.267:9.267))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_45\\.main_0 (8.957:8.957:8.957))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_46\\.main_0 (10.336:10.336:10.336))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_47\\.main_0 (8.957:8.957:8.957))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_48\\.main_0 (8.944:8.944:8.944))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_49\\.main_0 (10.336:10.336:10.336))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_4\\.main_0 (8.957:8.957:8.957))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_50\\.main_0 (8.382:8.382:8.382))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_51\\.main_0 (11.407:11.407:11.407))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_52\\.main_0 (8.944:8.944:8.944))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_53\\.main_0 (10.336:10.336:10.336))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_54\\.main_0 (7.749:7.749:7.749))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_55\\.main_0 (8.382:8.382:8.382))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_56\\.main_0 (10.345:10.345:10.345))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_57\\.main_0 (7.749:7.749:7.749))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_58\\.main_0 (2.822:2.822:2.822))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_59\\.main_0 (2.819:2.819:2.819))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_5\\.main_0 (11.424:11.424:11.424))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_60\\.main_0 (3.885:3.885:3.885))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_61\\.main_0 (3.885:3.885:3.885))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_62\\.main_0 (9.267:9.267:9.267))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_63\\.main_0 (3.898:3.898:3.898))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_6\\.main_0 (3.885:3.885:3.885))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_7\\.main_0 (7.603:7.603:7.603))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_8\\.main_0 (10.345:10.345:10.345))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_9\\.main_0 (9.267:9.267:9.267))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_is_active_split\\.q \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.main_8 (6.002:6.002:6.002))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_is_active_split\\.main_10 (5.405:5.405:5.405))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_0\\.main_6 (19.930:19.930:19.930))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_10\\.main_6 (17.941:17.941:17.941))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_11\\.main_6 (9.614:9.614:9.614))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_12\\.main_6 (12.940:12.940:12.940))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_13\\.main_6 (7.145:7.145:7.145))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_14\\.main_6 (8.599:8.599:8.599))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_15\\.main_6 (9.600:9.600:9.600))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_16\\.main_6 (3.950:3.950:3.950))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_17\\.main_6 (17.941:17.941:17.941))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_18\\.main_6 (12.016:12.016:12.016))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_19\\.main_6 (8.591:8.591:8.591))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_1\\.main_6 (19.013:19.013:19.013))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_20\\.main_6 (19.004:19.004:19.004))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_21\\.main_6 (17.941:17.941:17.941))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_22\\.main_6 (7.147:7.147:7.147))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_23\\.main_6 (19.004:19.004:19.004))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_24\\.main_6 (8.591:8.591:8.591))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_25\\.main_6 (9.614:9.614:9.614))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_26\\.main_6 (10.710:10.710:10.710))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_27\\.main_6 (12.940:12.940:12.940))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_28\\.main_6 (12.940:12.940:12.940))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_29\\.main_6 (12.016:12.016:12.016))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_2\\.main_6 (14.487:14.487:14.487))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_30\\.main_6 (8.591:8.591:8.591))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_31\\.main_6 (7.147:7.147:7.147))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_32\\.main_6 (3.950:3.950:3.950))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_33\\.main_6 (10.415:10.415:10.415))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_34\\.main_6 (12.016:12.016:12.016))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_35\\.main_6 (7.145:7.145:7.145))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_36\\.main_6 (10.415:10.415:10.415))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_37\\.main_6 (4.992:4.992:4.992))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_38\\.main_6 (17.920:17.920:17.920))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_39\\.main_6 (12.016:12.016:12.016))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_3\\.main_6 (12.940:12.940:12.940))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_40\\.main_6 (14.487:14.487:14.487))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_41\\.main_6 (7.145:7.145:7.145))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_42\\.main_6 (5.938:5.938:5.938))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_43\\.main_6 (7.162:7.162:7.162))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_44\\.main_6 (19.930:19.930:19.930))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_45\\.main_6 (5.938:5.938:5.938))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_46\\.main_6 (19.013:19.013:19.013))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_47\\.main_6 (5.938:5.938:5.938))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_48\\.main_6 (3.950:3.950:3.950))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_49\\.main_6 (19.013:19.013:19.013))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_4\\.main_6 (5.938:5.938:5.938))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_50\\.main_6 (14.487:14.487:14.487))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_51\\.main_6 (17.920:17.920:17.920))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_52\\.main_6 (3.950:3.950:3.950))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_53\\.main_6 (19.013:19.013:19.013))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_54\\.main_6 (7.162:7.162:7.162))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_55\\.main_6 (14.487:14.487:14.487))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_56\\.main_6 (19.004:19.004:19.004))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_57\\.main_6 (7.162:7.162:7.162))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_58\\.main_6 (8.591:8.591:8.591))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_59\\.main_6 (8.599:8.599:8.599))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_5\\.main_6 (17.941:17.941:17.941))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_60\\.main_6 (9.600:9.600:9.600))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_61\\.main_6 (9.600:9.600:9.600))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_62\\.main_6 (19.930:19.930:19.930))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_63\\.main_6 (9.614:9.614:9.614))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_6\\.main_6 (9.600:9.600:9.600))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_7\\.main_6 (7.147:7.147:7.147))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_8\\.main_6 (19.004:19.004:19.004))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_9\\.main_6 (19.930:19.930:19.930))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_is_active_split\\.main_8 (3.268:3.268:3.268))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_0\\.main_5 (7.318:7.318:7.318))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_10\\.main_5 (17.747:17.747:17.747))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_11\\.main_5 (8.953:8.953:8.953))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_12\\.main_5 (11.915:11.915:11.915))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_13\\.main_5 (5.611:5.611:5.611))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_14\\.main_5 (9.980:9.980:9.980))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_15\\.main_5 (8.931:8.931:8.931))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_16\\.main_5 (3.275:3.275:3.275))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_17\\.main_5 (17.747:17.747:17.747))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_18\\.main_5 (11.977:11.977:11.977))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_19\\.main_5 (9.967:9.967:9.967))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_1\\.main_5 (20.595:20.595:20.595))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_20\\.main_5 (20.029:20.029:20.029))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_21\\.main_5 (17.747:17.747:17.747))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_22\\.main_5 (6.642:6.642:6.642))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_23\\.main_5 (20.029:20.029:20.029))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_24\\.main_5 (9.967:9.967:9.967))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_25\\.main_5 (8.953:8.953:8.953))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_26\\.main_5 (9.565:9.565:9.565))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_27\\.main_5 (11.915:11.915:11.915))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_28\\.main_5 (11.915:11.915:11.915))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_29\\.main_5 (11.977:11.977:11.977))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_2\\.main_5 (13.685:13.685:13.685))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_30\\.main_5 (9.967:9.967:9.967))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_31\\.main_5 (6.642:6.642:6.642))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_32\\.main_5 (3.275:3.275:3.275))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_33\\.main_5 (12.903:12.903:12.903))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_34\\.main_5 (11.977:11.977:11.977))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_35\\.main_5 (5.611:5.611:5.611))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_36\\.main_5 (12.903:12.903:12.903))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_37\\.main_5 (3.011:3.011:3.011))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_38\\.main_5 (17.489:17.489:17.489))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_39\\.main_5 (11.977:11.977:11.977))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_3\\.main_5 (11.915:11.915:11.915))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_40\\.main_5 (13.685:13.685:13.685))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_41\\.main_5 (5.611:5.611:5.611))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_42\\.main_5 (3.265:3.265:3.265))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_43\\.main_5 (6.085:6.085:6.085))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_44\\.main_5 (7.318:7.318:7.318))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_45\\.main_5 (3.265:3.265:3.265))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_46\\.main_5 (20.595:20.595:20.595))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_47\\.main_5 (3.265:3.265:3.265))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_48\\.main_5 (3.275:3.275:3.275))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_49\\.main_5 (20.595:20.595:20.595))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_4\\.main_5 (3.265:3.265:3.265))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_50\\.main_5 (13.685:13.685:13.685))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_51\\.main_5 (17.489:17.489:17.489))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_52\\.main_5 (3.275:3.275:3.275))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_53\\.main_5 (20.595:20.595:20.595))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_54\\.main_5 (6.085:6.085:6.085))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_55\\.main_5 (13.685:13.685:13.685))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_56\\.main_5 (20.029:20.029:20.029))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_57\\.main_5 (6.085:6.085:6.085))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_58\\.main_5 (9.967:9.967:9.967))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_59\\.main_5 (9.980:9.980:9.980))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_5\\.main_5 (17.747:17.747:17.747))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_60\\.main_5 (8.931:8.931:8.931))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_61\\.main_5 (8.931:8.931:8.931))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_62\\.main_5 (7.318:7.318:7.318))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_63\\.main_5 (8.953:8.953:8.953))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_6\\.main_5 (8.931:8.931:8.931))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_7\\.main_5 (6.642:6.642:6.642))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_8\\.main_5 (20.029:20.029:20.029))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_9\\.main_5 (7.318:7.318:7.318))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.main_6 (12.523:12.523:12.523))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_is_active_split\\.main_6 (8.332:8.332:8.332))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_0\\.main_4 (17.714:17.714:17.714))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_10\\.main_4 (15.732:15.732:15.732))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_11\\.main_4 (7.812:7.812:7.812))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_12\\.main_4 (11.018:11.018:11.018))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_13\\.main_4 (4.523:4.523:4.523))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_14\\.main_4 (12.523:12.523:12.523))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_15\\.main_4 (7.831:7.831:7.831))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_16\\.main_4 (7.801:7.801:7.801))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_17\\.main_4 (15.732:15.732:15.732))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_18\\.main_4 (10.095:10.095:10.095))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_19\\.main_4 (12.513:12.513:12.513))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_1\\.main_4 (16.801:16.801:16.801))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_20\\.main_4 (16.790:16.790:16.790))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_21\\.main_4 (15.732:15.732:15.732))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_22\\.main_4 (3.724:3.724:3.724))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_23\\.main_4 (16.790:16.790:16.790))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_24\\.main_4 (12.513:12.513:12.513))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_25\\.main_4 (7.812:7.812:7.812))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_26\\.main_4 (9.602:9.602:9.602))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_27\\.main_4 (11.018:11.018:11.018))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_28\\.main_4 (11.018:11.018:11.018))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_29\\.main_4 (10.095:10.095:10.095))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_2\\.main_4 (12.732:12.732:12.732))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_30\\.main_4 (12.513:12.513:12.513))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_31\\.main_4 (3.724:3.724:3.724))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_32\\.main_4 (7.801:7.801:7.801))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_33\\.main_4 (10.154:10.154:10.154))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_34\\.main_4 (10.095:10.095:10.095))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_35\\.main_4 (4.523:4.523:4.523))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_36\\.main_4 (10.154:10.154:10.154))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_37\\.main_4 (8.330:8.330:8.330))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_38\\.main_4 (15.722:15.722:15.722))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_39\\.main_4 (10.095:10.095:10.095))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_3\\.main_4 (11.018:11.018:11.018))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_40\\.main_4 (12.732:12.732:12.732))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_41\\.main_4 (4.523:4.523:4.523))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_42\\.main_4 (7.426:7.426:7.426))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_43\\.main_4 (4.548:4.548:4.548))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_44\\.main_4 (17.714:17.714:17.714))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_45\\.main_4 (7.426:7.426:7.426))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_46\\.main_4 (16.801:16.801:16.801))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_47\\.main_4 (7.426:7.426:7.426))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_48\\.main_4 (7.801:7.801:7.801))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_49\\.main_4 (16.801:16.801:16.801))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_4\\.main_4 (7.426:7.426:7.426))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_50\\.main_4 (12.732:12.732:12.732))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_51\\.main_4 (15.722:15.722:15.722))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_52\\.main_4 (7.801:7.801:7.801))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_53\\.main_4 (16.801:16.801:16.801))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_54\\.main_4 (4.548:4.548:4.548))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_55\\.main_4 (12.732:12.732:12.732))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_56\\.main_4 (16.790:16.790:16.790))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_57\\.main_4 (4.548:4.548:4.548))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_58\\.main_4 (12.513:12.513:12.513))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_59\\.main_4 (12.523:12.523:12.523))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_5\\.main_4 (15.732:15.732:15.732))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_60\\.main_4 (7.831:7.831:7.831))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_61\\.main_4 (7.831:7.831:7.831))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_62\\.main_4 (17.714:17.714:17.714))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_63\\.main_4 (7.812:7.812:7.812))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_6\\.main_4 (7.831:7.831:7.831))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_7\\.main_4 (3.724:3.724:3.724))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_8\\.main_4 (16.790:16.790:16.790))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_9\\.main_4 (17.714:17.714:17.714))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.main_4 (7.505:7.505:7.505))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_is_active_split\\.main_4 (10.353:10.353:10.353))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_0\\.main_3 (10.247:10.247:10.247))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_10\\.main_3 (13.306:13.306:13.306))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_11\\.main_3 (5.300:5.300:5.300))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_12\\.main_3 (8.202:8.202:8.202))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_13\\.main_3 (8.525:8.525:8.525))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_14\\.main_3 (7.505:7.505:7.505))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_15\\.main_3 (5.315:5.315:5.315))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_16\\.main_3 (10.898:10.898:10.898))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_17\\.main_3 (13.306:13.306:13.306))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_18\\.main_3 (7.280:7.280:7.280))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_19\\.main_3 (7.494:7.494:7.494))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_1\\.main_3 (14.242:14.242:14.242))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_20\\.main_3 (14.225:14.225:14.225))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_21\\.main_3 (13.306:13.306:13.306))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_22\\.main_3 (8.648:8.648:8.648))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_23\\.main_3 (14.225:14.225:14.225))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_24\\.main_3 (7.494:7.494:7.494))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_25\\.main_3 (5.300:5.300:5.300))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_26\\.main_3 (6.377:6.377:6.377))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_27\\.main_3 (8.202:8.202:8.202))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_28\\.main_3 (8.202:8.202:8.202))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_29\\.main_3 (7.280:7.280:7.280))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_2\\.main_3 (9.962:9.962:9.962))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_30\\.main_3 (7.494:7.494:7.494))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_31\\.main_3 (8.648:8.648:8.648))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_32\\.main_3 (10.898:10.898:10.898))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_33\\.main_3 (6.357:6.357:6.357))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_34\\.main_3 (7.280:7.280:7.280))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_35\\.main_3 (8.525:8.525:8.525))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_36\\.main_3 (6.357:6.357:6.357))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_37\\.main_3 (11.557:11.557:11.557))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_38\\.main_3 (13.315:13.315:13.315))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_39\\.main_3 (7.280:7.280:7.280))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_3\\.main_3 (8.202:8.202:8.202))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_40\\.main_3 (9.962:9.962:9.962))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_41\\.main_3 (8.525:8.525:8.525))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_42\\.main_3 (11.557:11.557:11.557))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_43\\.main_3 (8.643:8.643:8.643))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_44\\.main_3 (10.247:10.247:10.247))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_45\\.main_3 (11.557:11.557:11.557))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_46\\.main_3 (14.242:14.242:14.242))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_47\\.main_3 (11.557:11.557:11.557))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_48\\.main_3 (10.898:10.898:10.898))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_49\\.main_3 (14.242:14.242:14.242))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_4\\.main_3 (11.557:11.557:11.557))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_50\\.main_3 (9.962:9.962:9.962))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_51\\.main_3 (13.315:13.315:13.315))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_52\\.main_3 (10.898:10.898:10.898))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_53\\.main_3 (14.242:14.242:14.242))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_54\\.main_3 (8.643:8.643:8.643))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_55\\.main_3 (9.962:9.962:9.962))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_56\\.main_3 (14.225:14.225:14.225))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_57\\.main_3 (8.643:8.643:8.643))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_58\\.main_3 (7.494:7.494:7.494))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_59\\.main_3 (7.505:7.505:7.505))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_5\\.main_3 (13.306:13.306:13.306))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_60\\.main_3 (5.315:5.315:5.315))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_61\\.main_3 (5.315:5.315:5.315))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_62\\.main_3 (10.247:10.247:10.247))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_63\\.main_3 (5.300:5.300:5.300))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_6\\.main_3 (5.315:5.315:5.315))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_7\\.main_3 (8.648:8.648:8.648))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_8\\.main_3 (14.225:14.225:14.225))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_9\\.main_3 (10.247:10.247:10.247))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.main_2 (3.616:3.616:3.616))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_is_active_split\\.main_2 (8.697:8.697:8.697))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_0\\.main_2 (12.160:12.160:12.160))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_10\\.main_2 (17.981:17.981:17.981))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_11\\.main_2 (4.701:4.701:4.701))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_12\\.main_2 (20.423:20.423:20.423))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_13\\.main_2 (8.759:8.759:8.759))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_14\\.main_2 (3.616:3.616:3.616))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_15\\.main_2 (4.682:4.682:4.682))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_16\\.main_2 (8.458:8.458:8.458))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_17\\.main_2 (17.981:17.981:17.981))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_18\\.main_2 (21.761:21.761:21.761))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_19\\.main_2 (3.619:3.619:3.619))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_1\\.main_2 (16.475:16.475:16.475))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_20\\.main_2 (15.358:15.358:15.358))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_21\\.main_2 (17.981:17.981:17.981))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_22\\.main_2 (9.259:9.259:9.259))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_23\\.main_2 (15.358:15.358:15.358))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_24\\.main_2 (3.619:3.619:3.619))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_25\\.main_2 (4.701:4.701:4.701))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_26\\.main_2 (5.779:5.779:5.779))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_27\\.main_2 (20.423:20.423:20.423))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_28\\.main_2 (20.423:20.423:20.423))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_29\\.main_2 (21.761:21.761:21.761))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_2\\.main_2 (18.914:18.914:18.914))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_30\\.main_2 (3.619:3.619:3.619))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_31\\.main_2 (9.259:9.259:9.259))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_32\\.main_2 (8.458:8.458:8.458))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_33\\.main_2 (5.760:5.760:5.760))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_34\\.main_2 (21.761:21.761:21.761))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_35\\.main_2 (8.759:8.759:8.759))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_36\\.main_2 (5.760:5.760:5.760))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_37\\.main_2 (8.465:8.465:8.465))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_38\\.main_2 (17.966:17.966:17.966))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_39\\.main_2 (21.761:21.761:21.761))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_3\\.main_2 (20.423:20.423:20.423))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_40\\.main_2 (18.914:18.914:18.914))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_41\\.main_2 (8.759:8.759:8.759))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_42\\.main_2 (7.911:7.911:7.911))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_43\\.main_2 (9.992:9.992:9.992))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_44\\.main_2 (12.160:12.160:12.160))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_45\\.main_2 (7.911:7.911:7.911))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_46\\.main_2 (16.475:16.475:16.475))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_47\\.main_2 (7.911:7.911:7.911))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_48\\.main_2 (8.458:8.458:8.458))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_49\\.main_2 (16.475:16.475:16.475))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_4\\.main_2 (7.911:7.911:7.911))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_50\\.main_2 (18.914:18.914:18.914))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_51\\.main_2 (17.966:17.966:17.966))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_52\\.main_2 (8.458:8.458:8.458))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_53\\.main_2 (16.475:16.475:16.475))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_54\\.main_2 (9.992:9.992:9.992))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_55\\.main_2 (18.914:18.914:18.914))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_56\\.main_2 (15.358:15.358:15.358))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_57\\.main_2 (9.992:9.992:9.992))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_58\\.main_2 (3.619:3.619:3.619))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_59\\.main_2 (3.616:3.616:3.616))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_5\\.main_2 (17.981:17.981:17.981))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_60\\.main_2 (4.682:4.682:4.682))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_61\\.main_2 (4.682:4.682:4.682))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_62\\.main_2 (12.160:12.160:12.160))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_63\\.main_2 (4.701:4.701:4.701))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_6\\.main_2 (4.682:4.682:4.682))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_7\\.main_2 (9.259:9.259:9.259))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_8\\.main_2 (15.358:15.358:15.358))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_9\\.main_2 (12.160:12.160:12.160))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.main_0 (7.887:7.887:7.887))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_is_active_split\\.main_0 (3.778:3.778:3.778))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_0\\.main_1 (18.782:18.782:18.782))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_10\\.main_1 (17.068:17.068:17.068))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_11\\.main_1 (8.906:8.906:8.906))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_12\\.main_1 (11.809:11.809:11.809))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_13\\.main_1 (6.080:6.080:6.080))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_14\\.main_1 (7.887:7.887:7.887))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_15\\.main_1 (8.892:8.892:8.892))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_16\\.main_1 (4.788:4.788:4.788))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_17\\.main_1 (17.068:17.068:17.068))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_18\\.main_1 (10.881:10.881:10.881))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_19\\.main_1 (7.876:7.876:7.876))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_1\\.main_1 (17.866:17.866:17.866))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_20\\.main_1 (17.856:17.856:17.856))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_21\\.main_1 (17.068:17.068:17.068))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_22\\.main_1 (6.081:6.081:6.081))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_23\\.main_1 (17.856:17.856:17.856))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_24\\.main_1 (7.876:7.876:7.876))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_25\\.main_1 (8.906:8.906:8.906))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_26\\.main_1 (9.985:9.985:9.985))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_27\\.main_1 (11.809:11.809:11.809))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_28\\.main_1 (11.809:11.809:11.809))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_29\\.main_1 (10.881:10.881:10.881))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_2\\.main_1 (13.571:13.571:13.571))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_30\\.main_1 (7.876:7.876:7.876))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_31\\.main_1 (6.081:6.081:6.081))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_32\\.main_1 (4.788:4.788:4.788))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_33\\.main_1 (9.972:9.972:9.972))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_34\\.main_1 (10.881:10.881:10.881))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_35\\.main_1 (6.080:6.080:6.080))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_36\\.main_1 (9.972:9.972:9.972))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_37\\.main_1 (4.769:4.769:4.769))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_38\\.main_1 (17.081:17.081:17.081))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_39\\.main_1 (10.881:10.881:10.881))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_3\\.main_1 (11.809:11.809:11.809))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_40\\.main_1 (13.571:13.571:13.571))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_41\\.main_1 (6.080:6.080:6.080))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_42\\.main_1 (4.769:4.769:4.769))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_43\\.main_1 (6.096:6.096:6.096))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_44\\.main_1 (18.782:18.782:18.782))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_45\\.main_1 (4.769:4.769:4.769))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_46\\.main_1 (17.866:17.866:17.866))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_47\\.main_1 (4.769:4.769:4.769))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_48\\.main_1 (4.788:4.788:4.788))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_49\\.main_1 (17.866:17.866:17.866))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_4\\.main_1 (4.769:4.769:4.769))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_50\\.main_1 (13.571:13.571:13.571))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_51\\.main_1 (17.081:17.081:17.081))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_52\\.main_1 (4.788:4.788:4.788))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_53\\.main_1 (17.866:17.866:17.866))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_54\\.main_1 (6.096:6.096:6.096))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_55\\.main_1 (13.571:13.571:13.571))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_56\\.main_1 (17.856:17.856:17.856))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_57\\.main_1 (6.096:6.096:6.096))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_58\\.main_1 (7.876:7.876:7.876))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_59\\.main_1 (7.887:7.887:7.887))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_5\\.main_1 (17.068:17.068:17.068))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_60\\.main_1 (8.892:8.892:8.892))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_61\\.main_1 (8.892:8.892:8.892))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_62\\.main_1 (18.782:18.782:18.782))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_63\\.main_1 (8.906:8.906:8.906))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_6\\.main_1 (8.892:8.892:8.892))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_7\\.main_1 (6.081:6.081:6.081))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_8\\.main_1 (17.856:17.856:17.856))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_9\\.main_1 (18.782:18.782:18.782))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_0\\.q ADC_CH0\(0\).pin_input (7.514:7.514:7.514))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_1\\.q ADC_CH1\(0\).pin_input (7.112:7.112:7.112))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_2\\.q ADC_CH2\(0\).pin_input (6.480:6.480:6.480))
    (INTERCONNECT \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_3\\.q ADC_CH3\(0\).pin_input (5.540:5.540:5.540))
    (INTERCONNECT \\ADC_TS410\:TempBuf\\.termout \\ADC_TS410\:FinalBuf\\.dmareq (2.064:2.064:2.064))
    (INTERCONNECT \\ADC_TS410\:SAR\:ADC_SAR\\.eof_udb \\ADC_TS410\:TempBuf\\.dmareq (7.915:7.915:7.915))
    (INTERCONNECT \\ADC_TS410\:Sync\:genblk1\[0\]\:INST\\.out \\ADC_TS410\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_1 (7.228:7.228:7.228))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:bus_clk_nrq_reg\\.q Net_227.main_0 (2.778:2.778:2.778))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\ADC_TS410\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_0 (2.771:2.771:2.771))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\ADC_TS410\:bSAR_SEQ\:nrq_reg\\.main_0 (2.778:2.778:2.778))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:cnt_enable\\.q \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.enable (3.617:3.617:3.617))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:CtrlReg\\.control_0 Net_227.clk_en (2.924:2.924:2.924))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.clk_en (4.266:4.266:4.266))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_TS410\:bSAR_SEQ\:EOCSts\\.clk_en (2.925:2.925:2.925))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_TS410\:bSAR_SEQ\:nrq_reg\\.clk_en (2.924:2.924:2.924))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.load (4.119:4.119:4.119))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC_TS410\:bSAR_SEQ\:cnt_enable\\.main_1 (2.636:2.636:2.636))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:nrq_reg\\.q Net_227.main_1 (2.304:2.304:2.304))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.count_0 \\ADC_TS410\:AMuxHw_2_Decoder_is_active_split\\.main_11 (2.543:2.543:2.543))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.count_0 \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.main_0 (2.552:2.552:2.552))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.count_1 \\ADC_TS410\:AMuxHw_2_Decoder_is_active_split\\.main_9 (3.477:3.477:3.477))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.count_1 \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.main_0 (4.023:4.023:4.023))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.main_7 (6.834:6.834:6.834))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_TS410\:AMuxHw_2_Decoder_is_active_split\\.main_7 (3.611:3.611:3.611))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.main_0 (4.337:4.337:4.337))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.main_5 (6.375:6.375:6.375))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_TS410\:AMuxHw_2_Decoder_is_active_split\\.main_5 (3.703:3.703:3.703))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.main_0 (7.248:7.248:7.248))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.main_3 (6.409:6.409:6.409))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_TS410\:AMuxHw_2_Decoder_is_active_split\\.main_3 (3.188:3.188:3.188))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.main_0 (6.409:6.409:6.409))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_TS410\:AMuxHw_2_Decoder_is_active\\.main_1 (6.685:6.685:6.685))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_TS410\:AMuxHw_2_Decoder_is_active_split\\.main_1 (4.017:4.017:4.017))
    (INTERCONNECT \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.main_0 (4.028:4.028:4.028))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_227.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_old_id_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_old_id_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_old_id_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_old_id_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_old_id_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_old_id_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_10\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_11\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_12\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_13\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_14\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_15\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_16\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_17\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_18\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_19\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_20\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_21\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_22\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_23\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_24\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_25\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_26\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_27\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_28\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_29\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_30\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_31\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_32\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_33\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_34\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_35\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_36\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_37\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_38\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_39\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_40\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_41\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_42\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_43\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_44\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_45\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_46\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_47\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_48\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_49\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_50\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_51\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_52\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_53\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_54\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_55\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_56\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_57\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_58\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_59\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_60\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_61\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_62\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_63\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_6\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_7\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_8\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:AMuxHw_2_Decoder_one_hot_9\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:bSAR_SEQ\:ChannelCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:bSAR_SEQ\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:bSAR_SEQ\:EOCSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_TS410\:bSAR_SEQ\:nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_3 \\ADC_TS410\:SAR\:ADC_SAR\\.clk_udb (8.951:8.951:8.951))
    (INTERCONNECT \\ADC_TS410\:FinalBuf\\.termout \\ADC_TS410\:Sync\:genblk1\[0\]\:INST\\.in (8.625:8.625:8.625))
    (INTERCONNECT \\UART_Debug\:BUART\:counter_load_not\\.q \\UART_Debug\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.920:2.920:2.920))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_bitclk\\.q \\UART_Debug\:BUART\:tx_state_0\\.main_5 (2.557:2.557:2.557))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_bitclk\\.q \\UART_Debug\:BUART\:tx_state_1\\.main_5 (2.557:2.557:2.557))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_bitclk\\.q \\UART_Debug\:BUART\:tx_state_2\\.main_5 (2.557:2.557:2.557))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_bitclk\\.q \\UART_Debug\:BUART\:txn\\.main_6 (3.471:3.471:3.471))
    (INTERCONNECT \\UART_Debug\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_Debug\:BUART\:counter_load_not\\.main_2 (2.913:2.913:2.913))
    (INTERCONNECT \\UART_Debug\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_Debug\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (6.825:6.825:6.825))
    (INTERCONNECT \\UART_Debug\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_Debug\:BUART\:tx_bitclk\\.main_2 (7.355:7.355:7.355))
    (INTERCONNECT \\UART_Debug\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_Debug\:BUART\:tx_state_0\\.main_2 (5.521:5.521:5.521))
    (INTERCONNECT \\UART_Debug\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_Debug\:BUART\:tx_state_1\\.main_2 (7.355:7.355:7.355))
    (INTERCONNECT \\UART_Debug\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_Debug\:BUART\:tx_state_2\\.main_2 (7.355:7.355:7.355))
    (INTERCONNECT \\UART_Debug\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_Debug\:BUART\:tx_status_0\\.main_2 (5.521:5.521:5.521))
    (INTERCONNECT \\UART_Debug\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_Debug\:BUART\:tx_state_1\\.main_4 (3.818:3.818:3.818))
    (INTERCONNECT \\UART_Debug\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_Debug\:BUART\:tx_state_2\\.main_4 (3.818:3.818:3.818))
    (INTERCONNECT \\UART_Debug\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_Debug\:BUART\:txn\\.main_5 (2.928:2.928:2.928))
    (INTERCONNECT \\UART_Debug\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_Debug\:BUART\:sTX\:TxSts\\.status_1 (4.256:4.256:4.256))
    (INTERCONNECT \\UART_Debug\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_Debug\:BUART\:tx_state_0\\.main_3 (3.351:3.351:3.351))
    (INTERCONNECT \\UART_Debug\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_Debug\:BUART\:tx_status_0\\.main_3 (3.351:3.351:3.351))
    (INTERCONNECT \\UART_Debug\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_Debug\:BUART\:sTX\:TxSts\\.status_3 (4.003:4.003:4.003))
    (INTERCONNECT \\UART_Debug\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_Debug\:BUART\:tx_status_2\\.main_0 (3.979:3.979:3.979))
    (INTERCONNECT \\UART_Debug\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_Debug\:BUART\:txn\\.main_3 (2.851:2.851:2.851))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_0\\.q \\UART_Debug\:BUART\:counter_load_not\\.main_1 (3.771:3.771:3.771))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_0\\.q \\UART_Debug\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (2.988:2.988:2.988))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_0\\.q \\UART_Debug\:BUART\:tx_bitclk\\.main_1 (2.982:2.982:2.982))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_0\\.q \\UART_Debug\:BUART\:tx_state_0\\.main_1 (2.855:2.855:2.855))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_0\\.q \\UART_Debug\:BUART\:tx_state_1\\.main_1 (2.982:2.982:2.982))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_0\\.q \\UART_Debug\:BUART\:tx_state_2\\.main_1 (2.982:2.982:2.982))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_0\\.q \\UART_Debug\:BUART\:tx_status_0\\.main_1 (2.855:2.855:2.855))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_0\\.q \\UART_Debug\:BUART\:txn\\.main_2 (3.771:3.771:3.771))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_1\\.q \\UART_Debug\:BUART\:counter_load_not\\.main_0 (4.291:4.291:4.291))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_1\\.q \\UART_Debug\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.383:3.383:3.383))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_1\\.q \\UART_Debug\:BUART\:tx_bitclk\\.main_0 (4.279:4.279:4.279))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_1\\.q \\UART_Debug\:BUART\:tx_state_0\\.main_0 (3.759:3.759:3.759))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_1\\.q \\UART_Debug\:BUART\:tx_state_1\\.main_0 (4.279:4.279:4.279))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_1\\.q \\UART_Debug\:BUART\:tx_state_2\\.main_0 (4.279:4.279:4.279))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_1\\.q \\UART_Debug\:BUART\:tx_status_0\\.main_0 (3.759:3.759:3.759))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_1\\.q \\UART_Debug\:BUART\:txn\\.main_1 (4.291:4.291:4.291))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_2\\.q \\UART_Debug\:BUART\:counter_load_not\\.main_3 (3.600:3.600:3.600))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_2\\.q \\UART_Debug\:BUART\:tx_bitclk\\.main_3 (2.673:2.673:2.673))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_2\\.q \\UART_Debug\:BUART\:tx_state_0\\.main_4 (2.683:2.683:2.683))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_2\\.q \\UART_Debug\:BUART\:tx_state_1\\.main_3 (2.673:2.673:2.673))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_2\\.q \\UART_Debug\:BUART\:tx_state_2\\.main_3 (2.673:2.673:2.673))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_2\\.q \\UART_Debug\:BUART\:tx_status_0\\.main_4 (2.683:2.683:2.683))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_state_2\\.q \\UART_Debug\:BUART\:txn\\.main_4 (3.600:3.600:3.600))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_status_0\\.q \\UART_Debug\:BUART\:sTX\:TxSts\\.status_0 (2.266:2.266:2.266))
    (INTERCONNECT \\UART_Debug\:BUART\:tx_status_2\\.q \\UART_Debug\:BUART\:sTX\:TxSts\\.status_2 (2.861:2.861:2.861))
    (INTERCONNECT \\UART_Debug\:BUART\:txn\\.q Net_133.main_0 (6.592:6.592:6.592))
    (INTERCONNECT \\UART_Debug\:BUART\:txn\\.q \\UART_Debug\:BUART\:txn\\.main_0 (3.816:3.816:3.816))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_Debug\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_Debug\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_Debug\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_Debug\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_Debug\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_Debug\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_Debug\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_Debug\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\UART_OEM\:BUART\:counter_load_not\\.q \\UART_OEM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (6.196:6.196:6.196))
    (INTERCONNECT \\UART_OEM\:BUART\:reset_reg\\.q MODIN3_0.main_1 (11.510:11.510:11.510))
    (INTERCONNECT \\UART_OEM\:BUART\:reset_reg\\.q MODIN3_1.main_1 (11.510:11.510:11.510))
    (INTERCONNECT \\UART_OEM\:BUART\:reset_reg\\.q MODIN3_1_split.main_1 (10.632:10.632:10.632))
    (INTERCONNECT \\UART_OEM\:BUART\:reset_reg\\.q \\UART_OEM\:BUART\:rx_address_detected\\.main_0 (5.639:5.639:5.639))
    (INTERCONNECT \\UART_OEM\:BUART\:reset_reg\\.q \\UART_OEM\:BUART\:rx_count7_bit8_wire\\.main_0 (5.639:5.639:5.639))
    (INTERCONNECT \\UART_OEM\:BUART\:reset_reg\\.q \\UART_OEM\:BUART\:rx_last\\.main_1 (5.645:5.645:5.645))
    (INTERCONNECT \\UART_OEM\:BUART\:reset_reg\\.q \\UART_OEM\:BUART\:rx_load_fifo\\.main_0 (7.995:7.995:7.995))
    (INTERCONNECT \\UART_OEM\:BUART\:reset_reg\\.q \\UART_OEM\:BUART\:rx_state_0\\.main_1 (7.995:7.995:7.995))
    (INTERCONNECT \\UART_OEM\:BUART\:reset_reg\\.q \\UART_OEM\:BUART\:rx_state_1\\.main_0 (5.276:5.276:5.276))
    (INTERCONNECT \\UART_OEM\:BUART\:reset_reg\\.q \\UART_OEM\:BUART\:rx_state_2\\.main_1 (10.198:10.198:10.198))
    (INTERCONNECT \\UART_OEM\:BUART\:reset_reg\\.q \\UART_OEM\:BUART\:rx_state_3\\.main_0 (10.198:10.198:10.198))
    (INTERCONNECT \\UART_OEM\:BUART\:reset_reg\\.q \\UART_OEM\:BUART\:rx_status_3\\.main_1 (5.639:5.639:5.639))
    (INTERCONNECT \\UART_OEM\:BUART\:reset_reg\\.q \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.reset (8.795:8.795:8.795))
    (INTERCONNECT \\UART_OEM\:BUART\:reset_reg\\.q \\UART_OEM\:BUART\:sRX\:RxShifter\:u0\\.reset (8.795:8.795:8.795))
    (INTERCONNECT \\UART_OEM\:BUART\:reset_reg\\.q \\UART_OEM\:BUART\:sRX\:RxSts\\.reset (3.823:3.823:3.823))
    (INTERCONNECT \\UART_OEM\:BUART\:reset_reg\\.q \\UART_OEM\:BUART\:sTX\:TxShifter\:u0\\.reset (3.823:3.823:3.823))
    (INTERCONNECT \\UART_OEM\:BUART\:reset_reg\\.q \\UART_OEM\:BUART\:sTX\:TxSts\\.reset (9.722:9.722:9.722))
    (INTERCONNECT \\UART_OEM\:BUART\:reset_reg\\.q \\UART_OEM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.reset (7.697:7.697:7.697))
    (INTERCONNECT \\UART_OEM\:BUART\:reset_reg\\.q \\UART_OEM\:BUART\:tx_mark\\.main_0 (5.276:5.276:5.276))
    (INTERCONNECT \\UART_OEM\:BUART\:reset_reg\\.q \\UART_OEM\:BUART\:tx_state_0\\.main_0 (3.797:3.797:3.797))
    (INTERCONNECT \\UART_OEM\:BUART\:reset_reg\\.q \\UART_OEM\:BUART\:tx_state_1\\.main_0 (8.777:8.777:8.777))
    (INTERCONNECT \\UART_OEM\:BUART\:reset_reg\\.q \\UART_OEM\:BUART\:tx_state_2\\.main_0 (5.259:5.259:5.259))
    (INTERCONNECT \\UART_OEM\:BUART\:reset_reg\\.q \\UART_OEM\:BUART\:txn\\.main_0 (5.276:5.276:5.276))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_address_detected\\.q \\UART_OEM\:BUART\:rx_address_detected\\.main_1 (2.304:2.304:2.304))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_bitclk_enable\\.q \\UART_OEM\:BUART\:rx_load_fifo\\.main_3 (8.358:8.358:8.358))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_bitclk_enable\\.q \\UART_OEM\:BUART\:rx_state_0\\.main_4 (8.358:8.358:8.358))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_bitclk_enable\\.q \\UART_OEM\:BUART\:rx_state_2\\.main_4 (8.368:8.368:8.368))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_bitclk_enable\\.q \\UART_OEM\:BUART\:rx_state_3\\.main_3 (8.368:8.368:8.368))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_bitclk_enable\\.q \\UART_OEM\:BUART\:rx_status_3\\.main_4 (6.527:6.527:6.527))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_bitclk_enable\\.q \\UART_OEM\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (3.274:3.274:3.274))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_count7_bit8_wire\\.q MODIN3_0.main_6 (5.278:5.278:5.278))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_count7_bit8_wire\\.q MODIN3_1.main_5 (5.278:5.278:5.278))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_count7_bit8_wire\\.q MODIN3_1_split.main_6 (8.723:8.723:8.723))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_count7_bit8_wire\\.q \\UART_OEM\:BUART\:rx_bitclk_enable\\.main_4 (7.168:7.168:7.168))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_count7_bit8_wire\\.q \\UART_OEM\:BUART\:rx_count7_bit8_wire\\.main_6 (4.102:4.102:4.102))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_count7_bit8_wire\\.q \\UART_OEM\:BUART\:rx_load_fifo\\.main_6 (4.384:4.384:4.384))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_count7_bit8_wire\\.q \\UART_OEM\:BUART\:rx_state_0\\.main_7 (4.384:4.384:4.384))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_count7_bit8_wire\\.q \\UART_OEM\:BUART\:rx_state_2\\.main_7 (4.361:4.361:4.361))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_count7_bit8_wire\\.q \\UART_OEM\:BUART\:rx_state_3\\.main_6 (4.361:4.361:4.361))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.tc \\UART_OEM\:BUART\:rx_count7_bit8_wire\\.main_5 (6.379:6.379:6.379))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_0 MODIN3_0.main_5 (7.601:7.601:7.601))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_0 MODIN3_1_split.main_5 (4.785:4.785:4.785))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_OEM\:BUART\:rx_bitclk_enable\\.main_3 (2.319:2.319:2.319))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN3_0.main_4 (7.594:7.594:7.594))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN3_1.main_4 (7.594:7.594:7.594))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN3_1_split.main_4 (4.917:4.917:4.917))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_OEM\:BUART\:rx_bitclk_enable\\.main_2 (2.639:2.639:2.639))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN3_0.main_3 (7.655:7.655:7.655))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN3_1.main_3 (7.655:7.655:7.655))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN3_1_split.main_3 (4.928:4.928:4.928))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_OEM\:BUART\:rx_bitclk_enable\\.main_1 (2.637:2.637:2.637))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_3 MODIN3_0.main_2 (7.793:7.793:7.793))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_3 MODIN3_1.main_2 (7.793:7.793:7.793))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_3 MODIN3_1_split.main_2 (4.956:4.956:4.956))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.count_3 \\UART_OEM\:BUART\:rx_bitclk_enable\\.main_0 (2.659:2.659:2.659))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_counter_load\\.q \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.load (6.357:6.357:6.357))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_OEM\:BUART\:rx_status_4\\.main_1 (3.676:3.676:3.676))
    (INTERCONNECT \\UART_OEM\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_OEM\:BUART\:rx_status_5\\.main_0 (6.850:6.850:6.850))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_last\\.q \\UART_OEM\:BUART\:rx_state_2\\.main_8 (2.907:2.907:2.907))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_load_fifo\\.q \\UART_OEM\:BUART\:rx_status_4\\.main_0 (8.357:8.357:8.357))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_load_fifo\\.q \\UART_OEM\:BUART\:sRX\:RxShifter\:u0\\.f0_load (6.690:6.690:6.690))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_postpoll\\.q \\UART_OEM\:BUART\:sRX\:RxShifter\:u0\\.route_si (3.676:3.676:3.676))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_0\\.q \\UART_OEM\:BUART\:rx_count7_bit8_wire\\.main_2 (4.581:4.581:4.581))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_0\\.q \\UART_OEM\:BUART\:rx_counter_load\\.main_1 (4.581:4.581:4.581))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_0\\.q \\UART_OEM\:BUART\:rx_load_fifo\\.main_2 (2.801:2.801:2.801))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_0\\.q \\UART_OEM\:BUART\:rx_state_0\\.main_3 (2.801:2.801:2.801))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_0\\.q \\UART_OEM\:BUART\:rx_state_2\\.main_3 (2.787:2.787:2.787))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_0\\.q \\UART_OEM\:BUART\:rx_state_3\\.main_2 (2.787:2.787:2.787))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_0\\.q \\UART_OEM\:BUART\:rx_state_stop1_reg\\.main_1 (5.559:5.559:5.559))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_0\\.q \\UART_OEM\:BUART\:rx_status_3\\.main_3 (4.581:4.581:4.581))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_0\\.q \\UART_OEM\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (7.388:7.388:7.388))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_1\\.q \\UART_OEM\:BUART\:rx_count7_bit8_wire\\.main_1 (4.416:4.416:4.416))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_1\\.q \\UART_OEM\:BUART\:rx_counter_load\\.main_0 (4.416:4.416:4.416))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_1\\.q \\UART_OEM\:BUART\:rx_load_fifo\\.main_1 (5.563:5.563:5.563))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_1\\.q \\UART_OEM\:BUART\:rx_state_0\\.main_2 (5.563:5.563:5.563))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_1\\.q \\UART_OEM\:BUART\:rx_state_1\\.main_1 (2.929:2.929:2.929))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_1\\.q \\UART_OEM\:BUART\:rx_state_2\\.main_2 (5.549:5.549:5.549))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_1\\.q \\UART_OEM\:BUART\:rx_state_3\\.main_1 (5.549:5.549:5.549))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_1\\.q \\UART_OEM\:BUART\:rx_state_stop1_reg\\.main_0 (2.929:2.929:2.929))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_1\\.q \\UART_OEM\:BUART\:rx_status_3\\.main_2 (4.416:4.416:4.416))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_1\\.q \\UART_OEM\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (7.201:7.201:7.201))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_2\\.q \\UART_OEM\:BUART\:rx_count7_bit8_wire\\.main_4 (4.323:4.323:4.323))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_2\\.q \\UART_OEM\:BUART\:rx_counter_load\\.main_3 (4.323:4.323:4.323))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_2\\.q \\UART_OEM\:BUART\:rx_load_fifo\\.main_5 (2.769:2.769:2.769))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_2\\.q \\UART_OEM\:BUART\:rx_state_0\\.main_6 (2.769:2.769:2.769))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_2\\.q \\UART_OEM\:BUART\:rx_state_2\\.main_6 (2.776:2.776:2.776))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_2\\.q \\UART_OEM\:BUART\:rx_state_3\\.main_5 (2.776:2.776:2.776))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_2\\.q \\UART_OEM\:BUART\:rx_state_stop1_reg\\.main_3 (5.660:5.660:5.660))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_2\\.q \\UART_OEM\:BUART\:rx_status_3\\.main_6 (4.323:4.323:4.323))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_3\\.q \\UART_OEM\:BUART\:rx_count7_bit8_wire\\.main_3 (5.317:5.317:5.317))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_3\\.q \\UART_OEM\:BUART\:rx_counter_load\\.main_2 (5.317:5.317:5.317))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_3\\.q \\UART_OEM\:BUART\:rx_load_fifo\\.main_4 (4.367:4.367:4.367))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_3\\.q \\UART_OEM\:BUART\:rx_state_0\\.main_5 (4.367:4.367:4.367))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_3\\.q \\UART_OEM\:BUART\:rx_state_2\\.main_5 (5.770:5.770:5.770))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_3\\.q \\UART_OEM\:BUART\:rx_state_3\\.main_4 (5.770:5.770:5.770))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_3\\.q \\UART_OEM\:BUART\:rx_state_stop1_reg\\.main_2 (6.249:6.249:6.249))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_3\\.q \\UART_OEM\:BUART\:rx_status_3\\.main_5 (5.317:5.317:5.317))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_state_stop1_reg\\.q \\UART_OEM\:BUART\:rx_status_5\\.main_1 (2.320:2.320:2.320))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_status_3\\.q \\UART_OEM\:BUART\:sRX\:RxSts\\.status_3 (3.649:3.649:3.649))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_status_4\\.q \\UART_OEM\:BUART\:sRX\:RxSts\\.status_4 (6.317:6.317:6.317))
    (INTERCONNECT \\UART_OEM\:BUART\:rx_status_5\\.q \\UART_OEM\:BUART\:sRX\:RxSts\\.status_5 (2.888:2.888:2.888))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_bitclk\\.q \\UART_OEM\:BUART\:tx_state_0\\.main_6 (8.204:8.204:8.204))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_bitclk\\.q \\UART_OEM\:BUART\:tx_state_1\\.main_6 (3.254:3.254:3.254))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_bitclk\\.q \\UART_OEM\:BUART\:tx_state_2\\.main_6 (7.278:7.278:7.278))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_bitclk\\.q \\UART_OEM\:BUART\:txn\\.main_7 (7.269:7.269:7.269))
    (INTERCONNECT \\UART_OEM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_OEM\:BUART\:counter_load_not\\.main_2 (6.817:6.817:6.817))
    (INTERCONNECT \\UART_OEM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_OEM\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (7.738:7.738:7.738))
    (INTERCONNECT \\UART_OEM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_OEM\:BUART\:tx_bitclk\\.main_2 (3.880:3.880:3.880))
    (INTERCONNECT \\UART_OEM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_OEM\:BUART\:tx_state_0\\.main_3 (7.755:7.755:7.755))
    (INTERCONNECT \\UART_OEM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_OEM\:BUART\:tx_state_1\\.main_3 (3.880:3.880:3.880))
    (INTERCONNECT \\UART_OEM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_OEM\:BUART\:tx_state_2\\.main_3 (6.817:6.817:6.817))
    (INTERCONNECT \\UART_OEM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_OEM\:BUART\:tx_status_0\\.main_2 (3.880:3.880:3.880))
    (INTERCONNECT \\UART_OEM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_OEM\:BUART\:tx_state_1\\.main_5 (4.020:4.020:4.020))
    (INTERCONNECT \\UART_OEM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_OEM\:BUART\:tx_state_2\\.main_5 (6.924:6.924:6.924))
    (INTERCONNECT \\UART_OEM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_OEM\:BUART\:txn\\.main_6 (6.913:6.913:6.913))
    (INTERCONNECT \\UART_OEM\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_OEM\:BUART\:sTX\:TxSts\\.status_1 (11.701:11.701:11.701))
    (INTERCONNECT \\UART_OEM\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_OEM\:BUART\:tx_state_0\\.main_4 (2.649:2.649:2.649))
    (INTERCONNECT \\UART_OEM\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_OEM\:BUART\:tx_status_0\\.main_3 (8.026:8.026:8.026))
    (INTERCONNECT \\UART_OEM\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_OEM\:BUART\:sTX\:TxSts\\.status_3 (9.855:9.855:9.855))
    (INTERCONNECT \\UART_OEM\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_OEM\:BUART\:tx_status_2\\.main_0 (7.386:7.386:7.386))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_mark\\.q \\UART_OEM\:BUART\:tx_mark\\.main_1 (2.304:2.304:2.304))
    (INTERCONNECT \\UART_OEM\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_OEM\:BUART\:txn\\.main_4 (2.916:2.916:2.916))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_0\\.q \\UART_OEM\:BUART\:counter_load_not\\.main_1 (4.483:4.483:4.483))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_0\\.q \\UART_OEM\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (2.626:2.626:2.626))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_0\\.q \\UART_OEM\:BUART\:tx_bitclk\\.main_1 (7.963:7.963:7.963))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_0\\.q \\UART_OEM\:BUART\:tx_state_0\\.main_2 (2.618:2.618:2.618))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_0\\.q \\UART_OEM\:BUART\:tx_state_1\\.main_2 (7.963:7.963:7.963))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_0\\.q \\UART_OEM\:BUART\:tx_state_2\\.main_2 (4.483:4.483:4.483))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_0\\.q \\UART_OEM\:BUART\:tx_status_0\\.main_1 (7.963:7.963:7.963))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_0\\.q \\UART_OEM\:BUART\:txn\\.main_3 (4.543:4.543:4.543))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_1\\.q \\UART_OEM\:BUART\:counter_load_not\\.main_0 (8.696:8.696:8.696))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_1\\.q \\UART_OEM\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (10.184:10.184:10.184))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_1\\.q \\UART_OEM\:BUART\:tx_bitclk\\.main_0 (3.411:3.411:3.411))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_1\\.q \\UART_OEM\:BUART\:tx_state_0\\.main_1 (10.200:10.200:10.200))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_1\\.q \\UART_OEM\:BUART\:tx_state_1\\.main_1 (3.411:3.411:3.411))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_1\\.q \\UART_OEM\:BUART\:tx_state_2\\.main_1 (8.696:8.696:8.696))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_1\\.q \\UART_OEM\:BUART\:tx_status_0\\.main_0 (3.411:3.411:3.411))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_1\\.q \\UART_OEM\:BUART\:txn\\.main_2 (9.358:9.358:9.358))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_2\\.q \\UART_OEM\:BUART\:counter_load_not\\.main_3 (4.237:4.237:4.237))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_2\\.q \\UART_OEM\:BUART\:tx_bitclk\\.main_3 (7.663:7.663:7.663))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_2\\.q \\UART_OEM\:BUART\:tx_state_0\\.main_5 (5.164:5.164:5.164))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_2\\.q \\UART_OEM\:BUART\:tx_state_1\\.main_4 (7.663:7.663:7.663))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_2\\.q \\UART_OEM\:BUART\:tx_state_2\\.main_4 (4.237:4.237:4.237))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_2\\.q \\UART_OEM\:BUART\:tx_status_0\\.main_4 (7.663:7.663:7.663))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_state_2\\.q \\UART_OEM\:BUART\:txn\\.main_5 (3.571:3.571:3.571))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_status_0\\.q \\UART_OEM\:BUART\:sTX\:TxSts\\.status_0 (4.518:4.518:4.518))
    (INTERCONNECT \\UART_OEM\:BUART\:tx_status_2\\.q \\UART_OEM\:BUART\:sTX\:TxSts\\.status_2 (5.749:5.749:5.749))
    (INTERCONNECT \\UART_OEM\:BUART\:txn\\.q Net_171.main_0 (2.594:2.594:2.594))
    (INTERCONNECT \\UART_OEM\:BUART\:txn\\.q \\UART_OEM\:BUART\:txn\\.main_1 (2.601:2.601:2.601))
    (INTERCONNECT ClockBlock.dclk_glb_5 MODIN3_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 MODIN3_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:reset_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:rx_address_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:rx_count7_bit8_wire\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:rx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:tx_mark\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_OEM\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\UART_RPI\:BUART\:counter_load_not\\.q \\UART_RPI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.908:2.908:2.908))
    (INTERCONNECT \\UART_RPI\:BUART\:reset_reg\\.q MODIN7_0.main_1 (4.143:4.143:4.143))
    (INTERCONNECT \\UART_RPI\:BUART\:reset_reg\\.q MODIN7_1.main_1 (4.143:4.143:4.143))
    (INTERCONNECT \\UART_RPI\:BUART\:reset_reg\\.q MODIN7_1_split.main_1 (4.699:4.699:4.699))
    (INTERCONNECT \\UART_RPI\:BUART\:reset_reg\\.q \\UART_RPI\:BUART\:rx_address_detected\\.main_0 (12.058:12.058:12.058))
    (INTERCONNECT \\UART_RPI\:BUART\:reset_reg\\.q \\UART_RPI\:BUART\:rx_count7_bit8_wire\\.main_0 (8.578:8.578:8.578))
    (INTERCONNECT \\UART_RPI\:BUART\:reset_reg\\.q \\UART_RPI\:BUART\:rx_last\\.main_1 (12.045:12.045:12.045))
    (INTERCONNECT \\UART_RPI\:BUART\:reset_reg\\.q \\UART_RPI\:BUART\:rx_load_fifo\\.main_0 (9.134:9.134:9.134))
    (INTERCONNECT \\UART_RPI\:BUART\:reset_reg\\.q \\UART_RPI\:BUART\:rx_state_0\\.main_1 (9.134:9.134:9.134))
    (INTERCONNECT \\UART_RPI\:BUART\:reset_reg\\.q \\UART_RPI\:BUART\:rx_state_1\\.main_0 (12.045:12.045:12.045))
    (INTERCONNECT \\UART_RPI\:BUART\:reset_reg\\.q \\UART_RPI\:BUART\:rx_state_2\\.main_1 (10.071:10.071:10.071))
    (INTERCONNECT \\UART_RPI\:BUART\:reset_reg\\.q \\UART_RPI\:BUART\:rx_state_3\\.main_0 (10.071:10.071:10.071))
    (INTERCONNECT \\UART_RPI\:BUART\:reset_reg\\.q \\UART_RPI\:BUART\:rx_status_3\\.main_1 (8.578:8.578:8.578))
    (INTERCONNECT \\UART_RPI\:BUART\:reset_reg\\.q \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.reset (2.317:2.317:2.317))
    (INTERCONNECT \\UART_RPI\:BUART\:reset_reg\\.q \\UART_RPI\:BUART\:sRX\:RxShifter\:u0\\.reset (9.477:9.477:9.477))
    (INTERCONNECT \\UART_RPI\:BUART\:reset_reg\\.q \\UART_RPI\:BUART\:sRX\:RxSts\\.reset (9.477:9.477:9.477))
    (INTERCONNECT \\UART_RPI\:BUART\:reset_reg\\.q \\UART_RPI\:BUART\:sTX\:TxShifter\:u0\\.reset (12.086:12.086:12.086))
    (INTERCONNECT \\UART_RPI\:BUART\:reset_reg\\.q \\UART_RPI\:BUART\:sTX\:TxSts\\.reset (12.086:12.086:12.086))
    (INTERCONNECT \\UART_RPI\:BUART\:reset_reg\\.q \\UART_RPI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.reset (10.998:10.998:10.998))
    (INTERCONNECT \\UART_RPI\:BUART\:reset_reg\\.q \\UART_RPI\:BUART\:tx_mark\\.main_0 (4.631:4.631:4.631))
    (INTERCONNECT \\UART_RPI\:BUART\:reset_reg\\.q \\UART_RPI\:BUART\:tx_state_0\\.main_0 (11.035:11.035:11.035))
    (INTERCONNECT \\UART_RPI\:BUART\:reset_reg\\.q \\UART_RPI\:BUART\:tx_state_1\\.main_0 (12.058:12.058:12.058))
    (INTERCONNECT \\UART_RPI\:BUART\:reset_reg\\.q \\UART_RPI\:BUART\:tx_state_2\\.main_0 (12.045:12.045:12.045))
    (INTERCONNECT \\UART_RPI\:BUART\:reset_reg\\.q \\UART_RPI\:BUART\:txn\\.main_0 (12.122:12.122:12.122))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_address_detected\\.q \\UART_RPI\:BUART\:rx_address_detected\\.main_1 (2.303:2.303:2.303))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_bitclk_enable\\.q \\UART_RPI\:BUART\:rx_load_fifo\\.main_3 (6.878:6.878:6.878))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_bitclk_enable\\.q \\UART_RPI\:BUART\:rx_state_0\\.main_4 (6.878:6.878:6.878))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_bitclk_enable\\.q \\UART_RPI\:BUART\:rx_state_2\\.main_4 (6.527:6.527:6.527))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_bitclk_enable\\.q \\UART_RPI\:BUART\:rx_state_3\\.main_3 (6.527:6.527:6.527))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_bitclk_enable\\.q \\UART_RPI\:BUART\:rx_status_3\\.main_4 (6.874:6.874:6.874))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_bitclk_enable\\.q \\UART_RPI\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (6.556:6.556:6.556))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_count7_bit8_wire\\.q MODIN7_0.main_6 (8.648:8.648:8.648))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_count7_bit8_wire\\.q MODIN7_1.main_5 (8.648:8.648:8.648))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_count7_bit8_wire\\.q MODIN7_1_split.main_6 (9.850:9.850:9.850))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_count7_bit8_wire\\.q \\UART_RPI\:BUART\:rx_bitclk_enable\\.main_4 (13.097:13.097:13.097))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_count7_bit8_wire\\.q \\UART_RPI\:BUART\:rx_count7_bit8_wire\\.main_6 (5.401:5.401:5.401))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_count7_bit8_wire\\.q \\UART_RPI\:BUART\:rx_load_fifo\\.main_6 (4.156:4.156:4.156))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_count7_bit8_wire\\.q \\UART_RPI\:BUART\:rx_state_0\\.main_7 (4.156:4.156:4.156))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_count7_bit8_wire\\.q \\UART_RPI\:BUART\:rx_state_2\\.main_7 (6.152:6.152:6.152))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_count7_bit8_wire\\.q \\UART_RPI\:BUART\:rx_state_3\\.main_6 (6.152:6.152:6.152))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.tc \\UART_RPI\:BUART\:rx_count7_bit8_wire\\.main_5 (4.373:4.373:4.373))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_0 MODIN7_0.main_5 (3.359:3.359:3.359))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_0 MODIN7_1_split.main_5 (3.344:3.344:3.344))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_RPI\:BUART\:rx_bitclk_enable\\.main_3 (2.305:2.305:2.305))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN7_0.main_4 (4.851:4.851:4.851))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN7_1.main_4 (4.851:4.851:4.851))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN7_1_split.main_4 (4.290:4.290:4.290))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_RPI\:BUART\:rx_bitclk_enable\\.main_2 (2.627:2.627:2.627))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN7_0.main_3 (4.860:4.860:4.860))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN7_1.main_3 (4.860:4.860:4.860))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN7_1_split.main_3 (4.294:4.294:4.294))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_RPI\:BUART\:rx_bitclk_enable\\.main_1 (2.639:2.639:2.639))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_3 MODIN7_0.main_2 (3.532:3.532:3.532))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_3 MODIN7_1.main_2 (3.532:3.532:3.532))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_3 MODIN7_1_split.main_2 (3.512:3.512:3.512))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.count_3 \\UART_RPI\:BUART\:rx_bitclk_enable\\.main_0 (2.640:2.640:2.640))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_counter_load\\.q \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.load (5.574:5.574:5.574))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_RPI\:BUART\:rx_status_4\\.main_1 (6.114:6.114:6.114))
    (INTERCONNECT \\UART_RPI\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_RPI\:BUART\:rx_status_5\\.main_0 (4.434:4.434:4.434))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_last\\.q \\UART_RPI\:BUART\:rx_state_2\\.main_8 (6.250:6.250:6.250))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_load_fifo\\.q \\UART_RPI\:BUART\:rx_status_4\\.main_0 (6.645:6.645:6.645))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_load_fifo\\.q \\UART_RPI\:BUART\:sRX\:RxShifter\:u0\\.f0_load (4.091:4.091:4.091))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_postpoll\\.q \\UART_RPI\:BUART\:sRX\:RxShifter\:u0\\.route_si (4.422:4.422:4.422))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_0\\.q \\UART_RPI\:BUART\:rx_count7_bit8_wire\\.main_2 (3.132:3.132:3.132))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_0\\.q \\UART_RPI\:BUART\:rx_counter_load\\.main_1 (3.132:3.132:3.132))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_0\\.q \\UART_RPI\:BUART\:rx_load_fifo\\.main_2 (3.126:3.126:3.126))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_0\\.q \\UART_RPI\:BUART\:rx_state_0\\.main_3 (3.126:3.126:3.126))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_0\\.q \\UART_RPI\:BUART\:rx_state_2\\.main_3 (4.018:4.018:4.018))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_0\\.q \\UART_RPI\:BUART\:rx_state_3\\.main_2 (4.018:4.018:4.018))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_0\\.q \\UART_RPI\:BUART\:rx_state_stop1_reg\\.main_1 (3.132:3.132:3.132))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_0\\.q \\UART_RPI\:BUART\:rx_status_3\\.main_3 (3.132:3.132:3.132))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_0\\.q \\UART_RPI\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (4.036:4.036:4.036))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_1\\.q \\UART_RPI\:BUART\:rx_count7_bit8_wire\\.main_1 (8.055:8.055:8.055))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_1\\.q \\UART_RPI\:BUART\:rx_counter_load\\.main_0 (8.055:8.055:8.055))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_1\\.q \\UART_RPI\:BUART\:rx_load_fifo\\.main_1 (8.400:8.400:8.400))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_1\\.q \\UART_RPI\:BUART\:rx_state_0\\.main_2 (8.400:8.400:8.400))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_1\\.q \\UART_RPI\:BUART\:rx_state_1\\.main_1 (3.765:3.765:3.765))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_1\\.q \\UART_RPI\:BUART\:rx_state_2\\.main_2 (7.483:7.483:7.483))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_1\\.q \\UART_RPI\:BUART\:rx_state_3\\.main_1 (7.483:7.483:7.483))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_1\\.q \\UART_RPI\:BUART\:rx_state_stop1_reg\\.main_0 (8.055:8.055:8.055))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_1\\.q \\UART_RPI\:BUART\:rx_status_3\\.main_2 (8.055:8.055:8.055))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_1\\.q \\UART_RPI\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (7.467:7.467:7.467))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_2\\.q \\UART_RPI\:BUART\:rx_count7_bit8_wire\\.main_4 (3.904:3.904:3.904))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_2\\.q \\UART_RPI\:BUART\:rx_counter_load\\.main_3 (3.904:3.904:3.904))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_2\\.q \\UART_RPI\:BUART\:rx_load_fifo\\.main_5 (4.865:4.865:4.865))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_2\\.q \\UART_RPI\:BUART\:rx_state_0\\.main_6 (4.865:4.865:4.865))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_2\\.q \\UART_RPI\:BUART\:rx_state_2\\.main_6 (2.297:2.297:2.297))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_2\\.q \\UART_RPI\:BUART\:rx_state_3\\.main_5 (2.297:2.297:2.297))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_2\\.q \\UART_RPI\:BUART\:rx_state_stop1_reg\\.main_3 (3.904:3.904:3.904))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_2\\.q \\UART_RPI\:BUART\:rx_status_3\\.main_6 (3.904:3.904:3.904))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_3\\.q \\UART_RPI\:BUART\:rx_count7_bit8_wire\\.main_3 (3.397:3.397:3.397))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_3\\.q \\UART_RPI\:BUART\:rx_counter_load\\.main_2 (3.397:3.397:3.397))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_3\\.q \\UART_RPI\:BUART\:rx_load_fifo\\.main_4 (3.383:3.383:3.383))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_3\\.q \\UART_RPI\:BUART\:rx_state_0\\.main_5 (3.383:3.383:3.383))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_3\\.q \\UART_RPI\:BUART\:rx_state_2\\.main_5 (2.300:2.300:2.300))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_3\\.q \\UART_RPI\:BUART\:rx_state_3\\.main_4 (2.300:2.300:2.300))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_3\\.q \\UART_RPI\:BUART\:rx_state_stop1_reg\\.main_2 (3.397:3.397:3.397))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_3\\.q \\UART_RPI\:BUART\:rx_status_3\\.main_5 (3.397:3.397:3.397))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_state_stop1_reg\\.q \\UART_RPI\:BUART\:rx_status_5\\.main_1 (3.673:3.673:3.673))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_status_3\\.q \\UART_RPI\:BUART\:sRX\:RxSts\\.status_3 (5.439:5.439:5.439))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_status_4\\.q \\UART_RPI\:BUART\:sRX\:RxSts\\.status_4 (6.142:6.142:6.142))
    (INTERCONNECT \\UART_RPI\:BUART\:rx_status_5\\.q \\UART_RPI\:BUART\:sRX\:RxSts\\.status_5 (6.045:6.045:6.045))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_bitclk\\.q \\UART_RPI\:BUART\:tx_state_0\\.main_6 (3.208:3.208:3.208))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_bitclk\\.q \\UART_RPI\:BUART\:tx_state_1\\.main_6 (4.294:4.294:4.294))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_bitclk\\.q \\UART_RPI\:BUART\:tx_state_2\\.main_6 (4.278:4.278:4.278))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_bitclk\\.q \\UART_RPI\:BUART\:txn\\.main_7 (2.308:2.308:2.308))
    (INTERCONNECT \\UART_RPI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_RPI\:BUART\:counter_load_not\\.main_2 (3.698:3.698:3.698))
    (INTERCONNECT \\UART_RPI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_RPI\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (3.405:3.405:3.405))
    (INTERCONNECT \\UART_RPI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_RPI\:BUART\:tx_bitclk\\.main_2 (3.573:3.573:3.573))
    (INTERCONNECT \\UART_RPI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_RPI\:BUART\:tx_state_0\\.main_3 (2.647:2.647:2.647))
    (INTERCONNECT \\UART_RPI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_RPI\:BUART\:tx_state_1\\.main_3 (3.698:3.698:3.698))
    (INTERCONNECT \\UART_RPI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_RPI\:BUART\:tx_state_2\\.main_3 (3.688:3.688:3.688))
    (INTERCONNECT \\UART_RPI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_RPI\:BUART\:tx_status_0\\.main_2 (3.688:3.688:3.688))
    (INTERCONNECT \\UART_RPI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_RPI\:BUART\:tx_state_1\\.main_5 (3.074:3.074:3.074))
    (INTERCONNECT \\UART_RPI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_RPI\:BUART\:tx_state_2\\.main_5 (3.064:3.064:3.064))
    (INTERCONNECT \\UART_RPI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_RPI\:BUART\:txn\\.main_6 (2.939:2.939:2.939))
    (INTERCONNECT \\UART_RPI\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_RPI\:BUART\:sTX\:TxSts\\.status_1 (4.185:4.185:4.185))
    (INTERCONNECT \\UART_RPI\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_RPI\:BUART\:tx_state_0\\.main_4 (4.098:4.098:4.098))
    (INTERCONNECT \\UART_RPI\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_RPI\:BUART\:tx_status_0\\.main_3 (5.008:5.008:5.008))
    (INTERCONNECT \\UART_RPI\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_RPI\:BUART\:sTX\:TxSts\\.status_3 (4.198:4.198:4.198))
    (INTERCONNECT \\UART_RPI\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_RPI\:BUART\:tx_status_2\\.main_0 (4.097:4.097:4.097))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_mark\\.q \\UART_RPI\:BUART\:tx_mark\\.main_1 (2.300:2.300:2.300))
    (INTERCONNECT \\UART_RPI\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_RPI\:BUART\:txn\\.main_4 (2.307:2.307:2.307))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_0\\.q \\UART_RPI\:BUART\:counter_load_not\\.main_1 (4.396:4.396:4.396))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_0\\.q \\UART_RPI\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (4.648:4.648:4.648))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_0\\.q \\UART_RPI\:BUART\:tx_bitclk\\.main_1 (5.225:5.225:5.225))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_0\\.q \\UART_RPI\:BUART\:tx_state_0\\.main_2 (2.949:2.949:2.949))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_0\\.q \\UART_RPI\:BUART\:tx_state_1\\.main_2 (4.396:4.396:4.396))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_0\\.q \\UART_RPI\:BUART\:tx_state_2\\.main_2 (5.373:5.373:5.373))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_0\\.q \\UART_RPI\:BUART\:tx_status_0\\.main_1 (5.373:5.373:5.373))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_0\\.q \\UART_RPI\:BUART\:txn\\.main_3 (5.225:5.225:5.225))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_1\\.q \\UART_RPI\:BUART\:counter_load_not\\.main_0 (3.477:3.477:3.477))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_1\\.q \\UART_RPI\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (6.472:6.472:6.472))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_1\\.q \\UART_RPI\:BUART\:tx_bitclk\\.main_0 (7.036:7.036:7.036))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_1\\.q \\UART_RPI\:BUART\:tx_state_0\\.main_1 (4.122:4.122:4.122))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_1\\.q \\UART_RPI\:BUART\:tx_state_1\\.main_1 (3.477:3.477:3.477))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_1\\.q \\UART_RPI\:BUART\:tx_state_2\\.main_1 (3.196:3.196:3.196))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_1\\.q \\UART_RPI\:BUART\:tx_status_0\\.main_0 (3.196:3.196:3.196))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_1\\.q \\UART_RPI\:BUART\:txn\\.main_2 (7.036:7.036:7.036))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_2\\.q \\UART_RPI\:BUART\:counter_load_not\\.main_3 (2.783:2.783:2.783))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_2\\.q \\UART_RPI\:BUART\:tx_bitclk\\.main_3 (4.643:4.643:4.643))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_2\\.q \\UART_RPI\:BUART\:tx_state_0\\.main_5 (3.717:3.717:3.717))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_2\\.q \\UART_RPI\:BUART\:tx_state_1\\.main_4 (2.783:2.783:2.783))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_2\\.q \\UART_RPI\:BUART\:tx_state_2\\.main_4 (2.790:2.790:2.790))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_2\\.q \\UART_RPI\:BUART\:tx_status_0\\.main_4 (2.790:2.790:2.790))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_state_2\\.q \\UART_RPI\:BUART\:txn\\.main_5 (4.643:4.643:4.643))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_status_0\\.q \\UART_RPI\:BUART\:sTX\:TxSts\\.status_0 (5.290:5.290:5.290))
    (INTERCONNECT \\UART_RPI\:BUART\:tx_status_2\\.q \\UART_RPI\:BUART\:sTX\:TxSts\\.status_2 (2.904:2.904:2.904))
    (INTERCONNECT \\UART_RPI\:BUART\:txn\\.q Net_158.main_0 (6.648:6.648:6.648))
    (INTERCONNECT \\UART_RPI\:BUART\:txn\\.q \\UART_RPI\:BUART\:txn\\.main_1 (3.790:3.790:3.790))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN7_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN7_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:reset_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:rx_address_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:rx_count7_bit8_wire\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:rx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:tx_mark\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_RPI\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\ADC_DelSig\:DEC\\.ext_start (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Timer_ISR\:TimerHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_4 \\Timer_ISR\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.aclk_glb_ff_0 \\ADC_DelSig\:DSM\\.aclock (0.000:0.000:0.000))
    (INTERCONNECT TX_OEM\(0\).pad_out TX_OEM\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT TX_OEM\(0\)_PAD TX_OEM\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT USER_LED\(0\)_PAD USER_LED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT RX_OEM\(0\)_PAD RX_OEM\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT RX_RPI\(0\)_PAD RX_RPI\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT TX_RPI\(0\).pad_out TX_RPI\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT TX_RPI\(0\)_PAD TX_RPI\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT TX_Debug\(0\).pad_out TX_Debug\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT TX_Debug\(0\)_PAD TX_Debug\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT RST_UART_RPI\(0\)_PAD RST_UART_RPI\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT RST_UART_OEM\(0\)_PAD RST_UART_OEM\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Software_Reset_Signal\(0\)_PAD Software_Reset_Signal\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
