// Seed: 4162120130
module module_0 (
    input wire id_0,
    output wand id_1,
    output supply1 id_2
);
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output uwire id_0,
    input tri id_1,
    input uwire id_2,
    output wire id_3,
    output uwire id_4,
    output uwire id_5,
    input uwire id_6,
    output supply0 id_7,
    input wire id_8,
    output wand id_9,
    output logic id_10,
    input wand id_11
);
  wire id_13;
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_5
  );
  assign id_0 = 1 == id_6;
  always @* if (1 == 1'b0) id_10 <= 1'b0;
endmodule
