INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Edge_Detect_Pos_Or_Neg/Edge_Detect_Pos_Or_Neg.srcs/sources_1/new/Edge_Detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_Detect
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Edge_Detect_Pos_Or_Neg/Edge_Detect_Pos_Or_Neg.srcs/sim_1/new/Edge_Detect_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_Detect_tb
INFO: [VRFC 10-2458] undeclared symbol pe, assumed default net type wire [E:/FYP/FPGA_XILINX/Edge_Detect_Pos_Or_Neg/Edge_Detect_Pos_Or_Neg.srcs/sim_1/new/Edge_Detect_tb.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Edge_Detect_Pos_Or_Neg/Edge_Detect_Pos_Or_Neg.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
