// Seed: 357438629
module module_0 (
    output tri1 id_0,
    output wand id_1,
    output uwire id_2,
    input tri0 id_3,
    input wire id_4,
    input wire id_5,
    input wire id_6,
    input wire id_7,
    output supply0 id_8
    , id_10
);
  wire id_11;
  wire id_12;
  wire id_13 = id_11;
endmodule
module module_1 (
    output uwire id_0,
    output wand  id_1,
    output tri0  id_2,
    input  wand  id_3,
    output uwire id_4
    , id_7,
    output wire  id_5
);
  wire id_8;
  supply0 id_9;
  id_10 :
  assert property (@(posedge 1) 1'd0)
  else;
  assign id_9 = id_10;
  module_0(
      id_1, id_5, id_4, id_3, id_3, id_3, id_3, id_3, id_1
  );
endmodule
