// Seed: 1005800695
module module_0;
  always
  fork
    if (1) id_1 = id_1;
    else begin
      id_1 <= 1;
    end
  join
  assign id_1 = id_1;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input uwire id_2,
    input uwire id_3,
    input supply0 id_4,
    input tri id_5,
    input tri id_6,
    input wor id_7
);
  always @(posedge "" or posedge 1) id_9 <= 1;
  wire  id_10;
  module_0();
  wire  id_11;
  uwire id_12 = 1'b0;
  wire  id_13;
endmodule
