{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 44.424,
	"cts__clock__skew__setup__pre_repair": 0.160692,
	"cts__clock__skew__hold__pre_repair": 0.21369,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.0764367,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.0115243,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.485964,
	"cts__power__switching__total__pre_repair": 0.263283,
	"cts__power__leakage__total__pre_repair": 3.53587e-06,
	"cts__power__total__pre_repair": 0.749251,
	"cts__design__io__pre_repair": 388,
	"cts__design__die__area__pre_repair": 1.53749e+06,
	"cts__design__core__area__pre_repair": 1.5192e+06,
	"cts__design__instance__count__pre_repair": 17581,
	"cts__design__instance__area__pre_repair": 557308,
	"cts__design__instance__count__stdcell__pre_repair": 17581,
	"cts__design__instance__area__stdcell__pre_repair": 557308,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.366844,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.366844,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 44.424,
	"cts__clock__skew__setup__post_repair": 0.160692,
	"cts__clock__skew__hold__post_repair": 0.21369,
	"cts__timing__drv__max_slew_limit__post_repair": 0.0764367,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.0115243,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.485964,
	"cts__power__switching__total__post_repair": 0.263283,
	"cts__power__leakage__total__post_repair": 3.53587e-06,
	"cts__power__total__post_repair": 0.749251,
	"cts__design__io__post_repair": 388,
	"cts__design__die__area__post_repair": 1.53749e+06,
	"cts__design__core__area__post_repair": 1.5192e+06,
	"cts__design__instance__count__post_repair": 17581,
	"cts__design__instance__area__post_repair": 557308,
	"cts__design__instance__count__stdcell__post_repair": 17581,
	"cts__design__instance__area__stdcell__post_repair": 557308,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.366844,
	"cts__design__instance__utilization__stdcell__post_repair": 0.366844,
	"cts__design__instance__displacement__total": 403.75,
	"cts__design__instance__displacement__mean": 0.0225,
	"cts__design__instance__displacement__max": 20.6535,
	"cts__route__wirelength__estimated": 894279,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 0,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0,
	"cts__route__wirelength__estimated": 894279,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 44.4277,
	"cts__clock__skew__setup": 0.159713,
	"cts__clock__skew__hold": 0.212887,
	"cts__timing__drv__max_slew_limit": 0.0767993,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.0114686,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.48593,
	"cts__power__switching__total": 0.263372,
	"cts__power__leakage__total": 3.53587e-06,
	"cts__power__total": 0.749306,
	"cts__design__io": 388,
	"cts__design__die__area": 1.53749e+06,
	"cts__design__core__area": 1.5192e+06,
	"cts__design__instance__count": 17581,
	"cts__design__instance__area": 557308,
	"cts__design__instance__count__stdcell": 17581,
	"cts__design__instance__area__stdcell": 557308,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.366844,
	"cts__design__instance__utilization__stdcell": 0.366844
}