// Seed: 3305594637
module module_0 ();
  logic id_1;
  ;
  assign module_1.id_16 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    output wire id_2,
    input wor id_3,
    output supply1 id_4,
    input tri1 id_5,
    input tri0 id_6,
    output wire id_7,
    input wire id_8,
    output wand id_9,
    input uwire id_10,
    input wor id_11,
    input supply0 id_12,
    output tri id_13,
    output tri0 id_14
    , id_27,
    input wire id_15,
    output tri0 id_16,
    output wand id_17,
    input tri1 id_18,
    input tri1 id_19,
    output tri id_20,
    input tri0 id_21,
    output wor id_22,
    input wor id_23,
    input wor id_24,
    input supply1 id_25
);
  assign id_7 = id_11 >= -1'h0 - 1;
  wire id_28;
  wire id_29;
  module_0 modCall_1 ();
  wire [1 'b0 +  1 : 1] id_30;
  logic id_31;
  ;
endmodule
