Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Mar 30 07:46:12 2020
| Host         : rochor-Swift-SF315-51G running 64-bit Linux Mint 19.3 Tricia
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: ac/sclk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: bl/c1/cout_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk20k_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: ovd/clk6p25m_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sd/c200/cout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 313 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.981        0.000                      0                  334        0.211        0.000                      0                  334        4.500        0.000                       0                   171  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.981        0.000                      0                  334        0.211        0.000                      0                  334        4.500        0.000                       0                   171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 counter_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.014ns (22.382%)  route 3.516ns (77.618%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.614     5.135    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y80         FDSE                                         r  counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDSE (Prop_fdse_C_Q)         0.518     5.653 f  counter_1_reg[0]/Q
                         net (fo=3, routed)           1.116     6.769    counter_1[0]
    SLICE_X64Y80         LUT4 (Prop_lut4_I2_O)        0.124     6.893 f  counter_1[31]_i_13/O
                         net (fo=1, routed)           0.418     7.311    counter_1[31]_i_13_n_0
    SLICE_X64Y82         LUT5 (Prop_lut5_I4_O)        0.124     7.435 f  counter_1[31]_i_12/O
                         net (fo=1, routed)           0.447     7.882    counter_1[31]_i_12_n_0
    SLICE_X64Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.006 f  counter_1[31]_i_6/O
                         net (fo=1, routed)           0.551     8.557    counter_1[31]_i_6_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I5_O)        0.124     8.681 r  counter_1[31]_i_1/O
                         net (fo=32, routed)          0.984     9.665    counter_1[31]_i_1_n_0
    SLICE_X62Y80         FDSE                                         r  counter_1_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498    14.839    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y80         FDSE                                         r  counter_1_reg[1]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X62Y80         FDSE (Setup_fdse_C_S)       -0.429    14.647    counter_1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 counter_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.014ns (22.382%)  route 3.516ns (77.618%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.614     5.135    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y80         FDSE                                         r  counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDSE (Prop_fdse_C_Q)         0.518     5.653 f  counter_1_reg[0]/Q
                         net (fo=3, routed)           1.116     6.769    counter_1[0]
    SLICE_X64Y80         LUT4 (Prop_lut4_I2_O)        0.124     6.893 f  counter_1[31]_i_13/O
                         net (fo=1, routed)           0.418     7.311    counter_1[31]_i_13_n_0
    SLICE_X64Y82         LUT5 (Prop_lut5_I4_O)        0.124     7.435 f  counter_1[31]_i_12/O
                         net (fo=1, routed)           0.447     7.882    counter_1[31]_i_12_n_0
    SLICE_X64Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.006 f  counter_1[31]_i_6/O
                         net (fo=1, routed)           0.551     8.557    counter_1[31]_i_6_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I5_O)        0.124     8.681 r  counter_1[31]_i_1/O
                         net (fo=32, routed)          0.984     9.665    counter_1[31]_i_1_n_0
    SLICE_X62Y80         FDSE                                         r  counter_1_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498    14.839    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y80         FDSE                                         r  counter_1_reg[2]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X62Y80         FDSE (Setup_fdse_C_S)       -0.429    14.647    counter_1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 counter_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.014ns (22.382%)  route 3.516ns (77.618%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.614     5.135    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y80         FDSE                                         r  counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDSE (Prop_fdse_C_Q)         0.518     5.653 f  counter_1_reg[0]/Q
                         net (fo=3, routed)           1.116     6.769    counter_1[0]
    SLICE_X64Y80         LUT4 (Prop_lut4_I2_O)        0.124     6.893 f  counter_1[31]_i_13/O
                         net (fo=1, routed)           0.418     7.311    counter_1[31]_i_13_n_0
    SLICE_X64Y82         LUT5 (Prop_lut5_I4_O)        0.124     7.435 f  counter_1[31]_i_12/O
                         net (fo=1, routed)           0.447     7.882    counter_1[31]_i_12_n_0
    SLICE_X64Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.006 f  counter_1[31]_i_6/O
                         net (fo=1, routed)           0.551     8.557    counter_1[31]_i_6_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I5_O)        0.124     8.681 r  counter_1[31]_i_1/O
                         net (fo=32, routed)          0.984     9.665    counter_1[31]_i_1_n_0
    SLICE_X62Y80         FDRE                                         r  counter_1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498    14.839    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y80         FDRE                                         r  counter_1_reg[3]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X62Y80         FDRE (Setup_fdre_C_R)       -0.429    14.647    counter_1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 counter_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.014ns (22.382%)  route 3.516ns (77.618%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.614     5.135    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y80         FDSE                                         r  counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDSE (Prop_fdse_C_Q)         0.518     5.653 f  counter_1_reg[0]/Q
                         net (fo=3, routed)           1.116     6.769    counter_1[0]
    SLICE_X64Y80         LUT4 (Prop_lut4_I2_O)        0.124     6.893 f  counter_1[31]_i_13/O
                         net (fo=1, routed)           0.418     7.311    counter_1[31]_i_13_n_0
    SLICE_X64Y82         LUT5 (Prop_lut5_I4_O)        0.124     7.435 f  counter_1[31]_i_12/O
                         net (fo=1, routed)           0.447     7.882    counter_1[31]_i_12_n_0
    SLICE_X64Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.006 f  counter_1[31]_i_6/O
                         net (fo=1, routed)           0.551     8.557    counter_1[31]_i_6_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I5_O)        0.124     8.681 r  counter_1[31]_i_1/O
                         net (fo=32, routed)          0.984     9.665    counter_1[31]_i_1_n_0
    SLICE_X62Y80         FDRE                                         r  counter_1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498    14.839    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y80         FDRE                                         r  counter_1_reg[4]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X62Y80         FDRE (Setup_fdre_C_R)       -0.429    14.647    counter_1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 counter_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 1.014ns (23.068%)  route 3.382ns (76.932%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.614     5.135    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y80         FDSE                                         r  counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDSE (Prop_fdse_C_Q)         0.518     5.653 f  counter_1_reg[0]/Q
                         net (fo=3, routed)           1.116     6.769    counter_1[0]
    SLICE_X64Y80         LUT4 (Prop_lut4_I2_O)        0.124     6.893 f  counter_1[31]_i_13/O
                         net (fo=1, routed)           0.418     7.311    counter_1[31]_i_13_n_0
    SLICE_X64Y82         LUT5 (Prop_lut5_I4_O)        0.124     7.435 f  counter_1[31]_i_12/O
                         net (fo=1, routed)           0.447     7.882    counter_1[31]_i_12_n_0
    SLICE_X64Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.006 f  counter_1[31]_i_6/O
                         net (fo=1, routed)           0.551     8.557    counter_1[31]_i_6_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I5_O)        0.124     8.681 r  counter_1[31]_i_1/O
                         net (fo=32, routed)          0.850     9.531    counter_1[31]_i_1_n_0
    SLICE_X64Y80         FDSE                                         r  counter_1_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498    14.839    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y80         FDSE                                         r  counter_1_reg[0]/C
                         clock pessimism              0.296    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X64Y80         FDSE (Setup_fdse_C_S)       -0.524    14.576    counter_1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.123ns  (required time - arrival time)
  Source:                 counter_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 1.014ns (23.101%)  route 3.375ns (76.899%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.614     5.135    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y80         FDSE                                         r  counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDSE (Prop_fdse_C_Q)         0.518     5.653 f  counter_1_reg[0]/Q
                         net (fo=3, routed)           1.116     6.769    counter_1[0]
    SLICE_X64Y80         LUT4 (Prop_lut4_I2_O)        0.124     6.893 f  counter_1[31]_i_13/O
                         net (fo=1, routed)           0.418     7.311    counter_1[31]_i_13_n_0
    SLICE_X64Y82         LUT5 (Prop_lut5_I4_O)        0.124     7.435 f  counter_1[31]_i_12/O
                         net (fo=1, routed)           0.447     7.882    counter_1[31]_i_12_n_0
    SLICE_X64Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.006 f  counter_1[31]_i_6/O
                         net (fo=1, routed)           0.551     8.557    counter_1[31]_i_6_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I5_O)        0.124     8.681 r  counter_1[31]_i_1/O
                         net (fo=32, routed)          0.844     9.524    counter_1[31]_i_1_n_0
    SLICE_X62Y81         FDRE                                         r  counter_1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499    14.840    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y81         FDRE                                         r  counter_1_reg[5]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X62Y81         FDRE (Setup_fdre_C_R)       -0.429    14.648    counter_1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  5.123    

Slack (MET) :             5.123ns  (required time - arrival time)
  Source:                 counter_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 1.014ns (23.101%)  route 3.375ns (76.899%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.614     5.135    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y80         FDSE                                         r  counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDSE (Prop_fdse_C_Q)         0.518     5.653 f  counter_1_reg[0]/Q
                         net (fo=3, routed)           1.116     6.769    counter_1[0]
    SLICE_X64Y80         LUT4 (Prop_lut4_I2_O)        0.124     6.893 f  counter_1[31]_i_13/O
                         net (fo=1, routed)           0.418     7.311    counter_1[31]_i_13_n_0
    SLICE_X64Y82         LUT5 (Prop_lut5_I4_O)        0.124     7.435 f  counter_1[31]_i_12/O
                         net (fo=1, routed)           0.447     7.882    counter_1[31]_i_12_n_0
    SLICE_X64Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.006 f  counter_1[31]_i_6/O
                         net (fo=1, routed)           0.551     8.557    counter_1[31]_i_6_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I5_O)        0.124     8.681 r  counter_1[31]_i_1/O
                         net (fo=32, routed)          0.844     9.524    counter_1[31]_i_1_n_0
    SLICE_X62Y81         FDRE                                         r  counter_1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499    14.840    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y81         FDRE                                         r  counter_1_reg[6]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X62Y81         FDRE (Setup_fdre_C_R)       -0.429    14.648    counter_1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  5.123    

Slack (MET) :             5.123ns  (required time - arrival time)
  Source:                 counter_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 1.014ns (23.101%)  route 3.375ns (76.899%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.614     5.135    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y80         FDSE                                         r  counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDSE (Prop_fdse_C_Q)         0.518     5.653 f  counter_1_reg[0]/Q
                         net (fo=3, routed)           1.116     6.769    counter_1[0]
    SLICE_X64Y80         LUT4 (Prop_lut4_I2_O)        0.124     6.893 f  counter_1[31]_i_13/O
                         net (fo=1, routed)           0.418     7.311    counter_1[31]_i_13_n_0
    SLICE_X64Y82         LUT5 (Prop_lut5_I4_O)        0.124     7.435 f  counter_1[31]_i_12/O
                         net (fo=1, routed)           0.447     7.882    counter_1[31]_i_12_n_0
    SLICE_X64Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.006 f  counter_1[31]_i_6/O
                         net (fo=1, routed)           0.551     8.557    counter_1[31]_i_6_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I5_O)        0.124     8.681 r  counter_1[31]_i_1/O
                         net (fo=32, routed)          0.844     9.524    counter_1[31]_i_1_n_0
    SLICE_X62Y81         FDSE                                         r  counter_1_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499    14.840    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y81         FDSE                                         r  counter_1_reg[7]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X62Y81         FDSE (Setup_fdse_C_S)       -0.429    14.648    counter_1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  5.123    

Slack (MET) :             5.123ns  (required time - arrival time)
  Source:                 counter_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 1.014ns (23.101%)  route 3.375ns (76.899%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.614     5.135    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y80         FDSE                                         r  counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDSE (Prop_fdse_C_Q)         0.518     5.653 f  counter_1_reg[0]/Q
                         net (fo=3, routed)           1.116     6.769    counter_1[0]
    SLICE_X64Y80         LUT4 (Prop_lut4_I2_O)        0.124     6.893 f  counter_1[31]_i_13/O
                         net (fo=1, routed)           0.418     7.311    counter_1[31]_i_13_n_0
    SLICE_X64Y82         LUT5 (Prop_lut5_I4_O)        0.124     7.435 f  counter_1[31]_i_12/O
                         net (fo=1, routed)           0.447     7.882    counter_1[31]_i_12_n_0
    SLICE_X64Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.006 f  counter_1[31]_i_6/O
                         net (fo=1, routed)           0.551     8.557    counter_1[31]_i_6_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I5_O)        0.124     8.681 r  counter_1[31]_i_1/O
                         net (fo=32, routed)          0.844     9.524    counter_1[31]_i_1_n_0
    SLICE_X62Y81         FDSE                                         r  counter_1_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499    14.840    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y81         FDSE                                         r  counter_1_reg[8]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X62Y81         FDSE (Setup_fdse_C_S)       -0.429    14.648    counter_1_reg[8]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  5.123    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 counter_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 1.014ns (23.182%)  route 3.360ns (76.818%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.614     5.135    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y80         FDSE                                         r  counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDSE (Prop_fdse_C_Q)         0.518     5.653 f  counter_1_reg[0]/Q
                         net (fo=3, routed)           1.116     6.769    counter_1[0]
    SLICE_X64Y80         LUT4 (Prop_lut4_I2_O)        0.124     6.893 f  counter_1[31]_i_13/O
                         net (fo=1, routed)           0.418     7.311    counter_1[31]_i_13_n_0
    SLICE_X64Y82         LUT5 (Prop_lut5_I4_O)        0.124     7.435 f  counter_1[31]_i_12/O
                         net (fo=1, routed)           0.447     7.882    counter_1[31]_i_12_n_0
    SLICE_X64Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.006 f  counter_1[31]_i_6/O
                         net (fo=1, routed)           0.551     8.557    counter_1[31]_i_6_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I5_O)        0.124     8.681 r  counter_1[31]_i_1/O
                         net (fo=32, routed)          0.828     9.509    counter_1[31]_i_1_n_0
    SLICE_X62Y83         FDRE                                         r  counter_1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.502    14.843    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y83         FDRE                                         r  counter_1_reg[13]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X62Y83         FDRE (Setup_fdre_C_R)       -0.429    14.651    counter_1_reg[13]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  5.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vc/tmp_max_vol_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc/volume_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.563%)  route 0.121ns (42.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554     1.437    vc/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y78         FDRE                                         r  vc/tmp_max_vol_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y78         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  vc/tmp_max_vol_reg[8]/Q
                         net (fo=3, routed)           0.121     1.722    vc/tmp_max_vol_reg[0]_0[8]
    SLICE_X54Y79         FDRE                                         r  vc/volume_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.823     1.951    vc/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y79         FDRE                                         r  vc/volume_reg[1]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X54Y79         FDRE (Hold_fdre_C_D)         0.059     1.511    vc/volume_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 vc/tmp_max_vol_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc/volume_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.552     1.435    vc/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y76         FDRE                                         r  vc/tmp_max_vol_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  vc/tmp_max_vol_reg[7]/Q
                         net (fo=3, routed)           0.122     1.721    vc/tmp_max_vol_reg[0]_0[7]
    SLICE_X54Y75         FDRE                                         r  vc/volume_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.818     1.946    vc/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y75         FDRE                                         r  vc/volume_reg[0]/C
                         clock pessimism             -0.499     1.447    
    SLICE_X54Y75         FDRE (Hold_fdre_C_D)         0.059     1.506    vc/volume_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 bl/c1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bl/c1/cout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.247%)  route 0.139ns (42.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.560     1.443    bl/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y90         FDRE                                         r  bl/c1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  bl/c1/counter_reg[3]/Q
                         net (fo=3, routed)           0.139     1.723    bl/c1/counter[3]
    SLICE_X40Y92         LUT6 (Prop_lut6_I4_O)        0.045     1.768 r  bl/c1/cout_i_1/O
                         net (fo=1, routed)           0.000     1.768    bl/c1/cout_i_1_n_0
    SLICE_X40Y92         FDRE                                         r  bl/c1/cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830     1.957    bl/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y92         FDRE                                         r  bl/c1/cout_reg/C
                         clock pessimism             -0.498     1.459    
    SLICE_X40Y92         FDRE (Hold_fdre_C_D)         0.091     1.550    bl/c1/cout_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ovd/counter_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.592     1.475    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y53         FDSE                                         r  ovd/counter_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDSE (Prop_fdse_C_Q)         0.141     1.616 r  ovd/counter_2_reg[3]/Q
                         net (fo=5, routed)           0.082     1.698    ovd/counter_2[3]
    SLICE_X58Y53         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.825 r  ovd/counter_21_carry/O[3]
                         net (fo=1, routed)           0.000     1.825    ovd/data0[4]
    SLICE_X58Y53         FDRE                                         r  ovd/counter_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.861     1.989    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y53         FDRE                                         r  ovd/counter_2_reg[4]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X58Y53         FDRE (Hold_fdre_C_D)         0.105     1.580    ovd/counter_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ovd/counter_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.592     1.475    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  ovd/counter_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ovd/counter_2_reg[7]/Q
                         net (fo=4, routed)           0.082     1.698    ovd/counter_2[7]
    SLICE_X58Y54         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.825 r  ovd/counter_21_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.825    ovd/data0[8]
    SLICE_X58Y54         FDRE                                         r  ovd/counter_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.861     1.989    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  ovd/counter_2_reg[8]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X58Y54         FDRE (Hold_fdre_C_D)         0.105     1.580    ovd/counter_2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.268ns (74.262%)  route 0.093ns (25.738%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.589     1.472    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y84         FDRE                                         r  counter_1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  counter_1_reg[19]/Q
                         net (fo=4, routed)           0.093     1.706    counter_1[19]
    SLICE_X62Y84         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.833 r  counter_1_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    counter_1_reg[20]_i_1_n_4
    SLICE_X62Y84         FDRE                                         r  counter_1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.857     1.985    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y84         FDRE                                         r  counter_1_reg[20]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X62Y84         FDRE (Hold_fdre_C_D)         0.105     1.577    counter_1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ovd/counter_2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.268ns (74.219%)  route 0.093ns (25.781%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.591     1.474    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y59         FDRE                                         r  ovd/counter_2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  ovd/counter_2_reg[27]/Q
                         net (fo=4, routed)           0.093     1.708    ovd/counter_2[27]
    SLICE_X58Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.835 r  ovd/counter_21_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.835    ovd/data0[28]
    SLICE_X58Y59         FDRE                                         r  ovd/counter_2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.860     1.988    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y59         FDRE                                         r  ovd/counter_2_reg[28]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X58Y59         FDRE (Hold_fdre_C_D)         0.105     1.579    ovd/counter_2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.268ns (74.219%)  route 0.093ns (25.781%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.588     1.471    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y83         FDRE                                         r  counter_1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  counter_1_reg[15]/Q
                         net (fo=4, routed)           0.093     1.705    counter_1[15]
    SLICE_X62Y83         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.832 r  counter_1_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    counter_1_reg[16]_i_1_n_4
    SLICE_X62Y83         FDRE                                         r  counter_1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.856     1.984    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y83         FDRE                                         r  counter_1_reg[16]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.105     1.576    counter_1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.268ns (74.219%)  route 0.093ns (25.781%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.589     1.472    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  counter_1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  counter_1_reg[27]/Q
                         net (fo=4, routed)           0.093     1.706    counter_1[27]
    SLICE_X62Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.833 r  counter_1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    counter_1_reg[28]_i_1_n_4
    SLICE_X62Y86         FDRE                                         r  counter_1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.858     1.986    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  counter_1_reg[28]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X62Y86         FDRE (Hold_fdre_C_D)         0.105     1.577    counter_1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ovd/counter_2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.268ns (74.219%)  route 0.093ns (25.781%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.592     1.475    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  ovd/counter_2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ovd/counter_2_reg[15]/Q
                         net (fo=4, routed)           0.093     1.709    ovd/counter_2[15]
    SLICE_X58Y56         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.836 r  ovd/counter_21_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.836    ovd/data0[16]
    SLICE_X58Y56         FDRE                                         r  ovd/counter_2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.861     1.989    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  ovd/counter_2_reg[16]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X58Y56         FDRE (Hold_fdre_C_D)         0.105     1.580    ovd/counter_2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y81   ac/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y83   ac/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y83   ac/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y81   ac/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y81   ac/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y81   ac/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y82   ac/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y86   clk20k_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y86   counter_1_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   clk20k_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   counter_1_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   counter_1_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   counter_1_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   counter_1_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   counter_1_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   counter_1_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   counter_1_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   ovd/counter_2_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   ovd/counter_2_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y81   ac/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y81   ac/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y81   ac/count2_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y81   ac/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y81   ac/count2_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y81   ac/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y81   ac/count2_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y81   ac/count2_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y80   counter_1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y80   counter_1_reg[3]/C



