// Seed: 3252814873
module module_0 (
    output tri1 id_0,
    output supply1 id_1,
    output tri id_2,
    input tri0 id_3,
    output tri1 id_4,
    output wand id_5,
    input wand id_6,
    input wire id_7,
    input supply0 id_8,
    output wand id_9,
    output tri0 id_10,
    output wor id_11,
    input tri id_12,
    output wand id_13,
    input wire id_14,
    output wire id_15,
    output tri id_16,
    input uwire id_17,
    output tri1 id_18,
    output tri id_19,
    input uwire id_20,
    input supply0 id_21,
    output supply1 id_22,
    input supply0 id_23,
    input tri id_24,
    input tri0 id_25,
    input wire id_26,
    input wire id_27,
    input tri1 id_28,
    output tri id_29,
    output tri1 id_30,
    input tri id_31,
    output wire id_32
    , id_34
);
  assign id_13 = -1'b0;
endmodule
module module_0 #(
    parameter id_5 = 32'd47
) (
    output supply0 id_0,
    input wor id_1,
    input supply1 id_2,
    output supply0 id_3,
    input wor id_4,
    output tri0 _id_5,
    output uwire id_6,
    input tri1 id_7,
    inout supply1 id_8,
    input supply1 id_9,
    output wand id_10,
    input wand id_11,
    input wor module_1,
    output supply0 id_13,
    input tri0 id_14,
    output wand id_15
);
  always @(negedge -1 or posedge id_1) $signed(58);
  ;
  assign id_15 = 1;
  logic id_17;
  ;
  string id_18 = "";
  wire id_19[id_5 : 1];
  ;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_6,
      id_4,
      id_3,
      id_3,
      id_8,
      id_1,
      id_8,
      id_3,
      id_3,
      id_15,
      id_2,
      id_0,
      id_1,
      id_13,
      id_10,
      id_7,
      id_10,
      id_3,
      id_2,
      id_7,
      id_15,
      id_14,
      id_2,
      id_2,
      id_11,
      id_1,
      id_11,
      id_3,
      id_3,
      id_9,
      id_13
  );
endmodule
