// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _relu_1_HH_
#define _relu_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct relu_1 : public sc_module {
    // Port declarations 33
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > data_0_V_read;
    sc_in< sc_lv<16> > data_1_V_read;
    sc_in< sc_lv<16> > data_2_V_read;
    sc_in< sc_lv<16> > data_3_V_read;
    sc_in< sc_lv<16> > data_4_V_read;
    sc_in< sc_lv<16> > data_5_V_read;
    sc_in< sc_lv<16> > data_6_V_read;
    sc_in< sc_lv<16> > data_7_V_read;
    sc_in< sc_lv<16> > data_8_V_read;
    sc_in< sc_lv<16> > data_9_V_read;
    sc_in< sc_lv<16> > data_10_V_read;
    sc_in< sc_lv<16> > data_11_V_read;
    sc_in< sc_lv<16> > data_12_V_read;
    sc_in< sc_lv<16> > data_13_V_read;
    sc_in< sc_lv<16> > data_14_V_read;
    sc_in< sc_lv<16> > data_15_V_read;
    sc_out< sc_lv<13> > ap_return_0;
    sc_out< sc_lv<13> > ap_return_1;
    sc_out< sc_lv<13> > ap_return_2;
    sc_out< sc_lv<13> > ap_return_3;
    sc_out< sc_lv<13> > ap_return_4;
    sc_out< sc_lv<13> > ap_return_5;
    sc_out< sc_lv<13> > ap_return_6;
    sc_out< sc_lv<13> > ap_return_7;
    sc_out< sc_lv<13> > ap_return_8;
    sc_out< sc_lv<13> > ap_return_9;
    sc_out< sc_lv<13> > ap_return_10;
    sc_out< sc_lv<13> > ap_return_11;
    sc_out< sc_lv<13> > ap_return_12;
    sc_out< sc_lv<13> > ap_return_13;
    sc_out< sc_lv<13> > ap_return_14;
    sc_out< sc_lv<13> > ap_return_15;


    // Module declarations
    relu_1(sc_module_name name);
    SC_HAS_PROCESS(relu_1);

    ~relu_1();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<10> > trunc_ln746_fu_176_p1;
    sc_signal< sc_lv<5> > p_Result_6_fu_196_p4;
    sc_signal< sc_lv<1> > tmp_97_fu_188_p3;
    sc_signal< sc_lv<1> > icmp_ln785_fu_206_p2;
    sc_signal< sc_lv<1> > or_ln785_fu_212_p2;
    sc_signal< sc_lv<12> > trunc_ln_fu_180_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_fu_170_p2;
    sc_signal< sc_lv<12> > select_ln785_fu_218_p3;
    sc_signal< sc_lv<12> > select_ln1494_fu_226_p3;
    sc_signal< sc_lv<10> > trunc_ln746_95_fu_244_p1;
    sc_signal< sc_lv<5> > p_Result_6_1_fu_264_p4;
    sc_signal< sc_lv<1> > tmp_98_fu_256_p3;
    sc_signal< sc_lv<1> > icmp_ln785_1_fu_274_p2;
    sc_signal< sc_lv<1> > or_ln785_1_fu_280_p2;
    sc_signal< sc_lv<12> > trunc_ln746_1_fu_248_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_1_fu_238_p2;
    sc_signal< sc_lv<12> > select_ln785_1_fu_286_p3;
    sc_signal< sc_lv<12> > select_ln1494_95_fu_294_p3;
    sc_signal< sc_lv<10> > trunc_ln746_96_fu_312_p1;
    sc_signal< sc_lv<5> > p_Result_6_2_fu_332_p4;
    sc_signal< sc_lv<1> > tmp_99_fu_324_p3;
    sc_signal< sc_lv<1> > icmp_ln785_2_fu_342_p2;
    sc_signal< sc_lv<1> > or_ln785_2_fu_348_p2;
    sc_signal< sc_lv<12> > trunc_ln746_2_fu_316_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_2_fu_306_p2;
    sc_signal< sc_lv<12> > select_ln785_2_fu_354_p3;
    sc_signal< sc_lv<12> > select_ln1494_96_fu_362_p3;
    sc_signal< sc_lv<10> > trunc_ln746_97_fu_380_p1;
    sc_signal< sc_lv<5> > p_Result_6_3_fu_400_p4;
    sc_signal< sc_lv<1> > tmp_100_fu_392_p3;
    sc_signal< sc_lv<1> > icmp_ln785_3_fu_410_p2;
    sc_signal< sc_lv<1> > or_ln785_3_fu_416_p2;
    sc_signal< sc_lv<12> > trunc_ln746_3_fu_384_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_3_fu_374_p2;
    sc_signal< sc_lv<12> > select_ln785_3_fu_422_p3;
    sc_signal< sc_lv<12> > select_ln1494_97_fu_430_p3;
    sc_signal< sc_lv<10> > trunc_ln746_98_fu_448_p1;
    sc_signal< sc_lv<5> > p_Result_6_4_fu_468_p4;
    sc_signal< sc_lv<1> > tmp_101_fu_460_p3;
    sc_signal< sc_lv<1> > icmp_ln785_4_fu_478_p2;
    sc_signal< sc_lv<1> > or_ln785_4_fu_484_p2;
    sc_signal< sc_lv<12> > trunc_ln746_4_fu_452_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_4_fu_442_p2;
    sc_signal< sc_lv<12> > select_ln785_4_fu_490_p3;
    sc_signal< sc_lv<12> > select_ln1494_98_fu_498_p3;
    sc_signal< sc_lv<10> > trunc_ln746_99_fu_516_p1;
    sc_signal< sc_lv<5> > p_Result_6_5_fu_536_p4;
    sc_signal< sc_lv<1> > tmp_102_fu_528_p3;
    sc_signal< sc_lv<1> > icmp_ln785_5_fu_546_p2;
    sc_signal< sc_lv<1> > or_ln785_5_fu_552_p2;
    sc_signal< sc_lv<12> > trunc_ln746_5_fu_520_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_5_fu_510_p2;
    sc_signal< sc_lv<12> > select_ln785_5_fu_558_p3;
    sc_signal< sc_lv<12> > select_ln1494_99_fu_566_p3;
    sc_signal< sc_lv<10> > trunc_ln746_100_fu_584_p1;
    sc_signal< sc_lv<5> > p_Result_6_6_fu_604_p4;
    sc_signal< sc_lv<1> > tmp_103_fu_596_p3;
    sc_signal< sc_lv<1> > icmp_ln785_6_fu_614_p2;
    sc_signal< sc_lv<1> > or_ln785_6_fu_620_p2;
    sc_signal< sc_lv<12> > trunc_ln746_6_fu_588_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_6_fu_578_p2;
    sc_signal< sc_lv<12> > select_ln785_6_fu_626_p3;
    sc_signal< sc_lv<12> > select_ln1494_100_fu_634_p3;
    sc_signal< sc_lv<10> > trunc_ln746_101_fu_652_p1;
    sc_signal< sc_lv<5> > p_Result_6_7_fu_672_p4;
    sc_signal< sc_lv<1> > tmp_104_fu_664_p3;
    sc_signal< sc_lv<1> > icmp_ln785_7_fu_682_p2;
    sc_signal< sc_lv<1> > or_ln785_7_fu_688_p2;
    sc_signal< sc_lv<12> > trunc_ln746_7_fu_656_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_7_fu_646_p2;
    sc_signal< sc_lv<12> > select_ln785_7_fu_694_p3;
    sc_signal< sc_lv<12> > select_ln1494_101_fu_702_p3;
    sc_signal< sc_lv<10> > trunc_ln746_102_fu_720_p1;
    sc_signal< sc_lv<5> > p_Result_6_8_fu_740_p4;
    sc_signal< sc_lv<1> > tmp_105_fu_732_p3;
    sc_signal< sc_lv<1> > icmp_ln785_8_fu_750_p2;
    sc_signal< sc_lv<1> > or_ln785_8_fu_756_p2;
    sc_signal< sc_lv<12> > trunc_ln746_8_fu_724_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_8_fu_714_p2;
    sc_signal< sc_lv<12> > select_ln785_8_fu_762_p3;
    sc_signal< sc_lv<12> > select_ln1494_102_fu_770_p3;
    sc_signal< sc_lv<10> > trunc_ln746_103_fu_788_p1;
    sc_signal< sc_lv<5> > p_Result_6_9_fu_808_p4;
    sc_signal< sc_lv<1> > tmp_106_fu_800_p3;
    sc_signal< sc_lv<1> > icmp_ln785_9_fu_818_p2;
    sc_signal< sc_lv<1> > or_ln785_9_fu_824_p2;
    sc_signal< sc_lv<12> > trunc_ln746_9_fu_792_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_9_fu_782_p2;
    sc_signal< sc_lv<12> > select_ln785_9_fu_830_p3;
    sc_signal< sc_lv<12> > select_ln1494_103_fu_838_p3;
    sc_signal< sc_lv<10> > trunc_ln746_104_fu_856_p1;
    sc_signal< sc_lv<5> > p_Result_6_s_fu_876_p4;
    sc_signal< sc_lv<1> > tmp_107_fu_868_p3;
    sc_signal< sc_lv<1> > icmp_ln785_10_fu_886_p2;
    sc_signal< sc_lv<1> > or_ln785_10_fu_892_p2;
    sc_signal< sc_lv<12> > trunc_ln746_10_fu_860_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_10_fu_850_p2;
    sc_signal< sc_lv<12> > select_ln785_10_fu_898_p3;
    sc_signal< sc_lv<12> > select_ln1494_104_fu_906_p3;
    sc_signal< sc_lv<10> > trunc_ln746_105_fu_924_p1;
    sc_signal< sc_lv<5> > p_Result_6_10_fu_944_p4;
    sc_signal< sc_lv<1> > tmp_108_fu_936_p3;
    sc_signal< sc_lv<1> > icmp_ln785_11_fu_954_p2;
    sc_signal< sc_lv<1> > or_ln785_11_fu_960_p2;
    sc_signal< sc_lv<12> > trunc_ln746_11_fu_928_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_11_fu_918_p2;
    sc_signal< sc_lv<12> > select_ln785_11_fu_966_p3;
    sc_signal< sc_lv<12> > select_ln1494_105_fu_974_p3;
    sc_signal< sc_lv<10> > trunc_ln746_106_fu_992_p1;
    sc_signal< sc_lv<5> > p_Result_6_11_fu_1012_p4;
    sc_signal< sc_lv<1> > tmp_109_fu_1004_p3;
    sc_signal< sc_lv<1> > icmp_ln785_12_fu_1022_p2;
    sc_signal< sc_lv<1> > or_ln785_12_fu_1028_p2;
    sc_signal< sc_lv<12> > trunc_ln746_12_fu_996_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_12_fu_986_p2;
    sc_signal< sc_lv<12> > select_ln785_12_fu_1034_p3;
    sc_signal< sc_lv<12> > select_ln1494_106_fu_1042_p3;
    sc_signal< sc_lv<10> > trunc_ln746_107_fu_1060_p1;
    sc_signal< sc_lv<5> > p_Result_6_12_fu_1080_p4;
    sc_signal< sc_lv<1> > tmp_110_fu_1072_p3;
    sc_signal< sc_lv<1> > icmp_ln785_13_fu_1090_p2;
    sc_signal< sc_lv<1> > or_ln785_13_fu_1096_p2;
    sc_signal< sc_lv<12> > trunc_ln746_13_fu_1064_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_13_fu_1054_p2;
    sc_signal< sc_lv<12> > select_ln785_13_fu_1102_p3;
    sc_signal< sc_lv<12> > select_ln1494_107_fu_1110_p3;
    sc_signal< sc_lv<10> > trunc_ln746_108_fu_1128_p1;
    sc_signal< sc_lv<5> > p_Result_6_13_fu_1148_p4;
    sc_signal< sc_lv<1> > tmp_111_fu_1140_p3;
    sc_signal< sc_lv<1> > icmp_ln785_14_fu_1158_p2;
    sc_signal< sc_lv<1> > or_ln785_14_fu_1164_p2;
    sc_signal< sc_lv<12> > trunc_ln746_14_fu_1132_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_14_fu_1122_p2;
    sc_signal< sc_lv<12> > select_ln785_14_fu_1170_p3;
    sc_signal< sc_lv<12> > select_ln1494_108_fu_1178_p3;
    sc_signal< sc_lv<10> > trunc_ln746_109_fu_1196_p1;
    sc_signal< sc_lv<5> > p_Result_6_14_fu_1216_p4;
    sc_signal< sc_lv<1> > tmp_112_fu_1208_p3;
    sc_signal< sc_lv<1> > icmp_ln785_15_fu_1226_p2;
    sc_signal< sc_lv<1> > or_ln785_15_fu_1232_p2;
    sc_signal< sc_lv<12> > trunc_ln746_15_fu_1200_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_15_fu_1190_p2;
    sc_signal< sc_lv<12> > select_ln785_15_fu_1238_p3;
    sc_signal< sc_lv<12> > select_ln1494_109_fu_1246_p3;
    sc_signal< sc_lv<13> > zext_ln1494_fu_234_p1;
    sc_signal< sc_lv<13> > zext_ln1494_16_fu_302_p1;
    sc_signal< sc_lv<13> > zext_ln1494_17_fu_370_p1;
    sc_signal< sc_lv<13> > zext_ln1494_18_fu_438_p1;
    sc_signal< sc_lv<13> > zext_ln1494_19_fu_506_p1;
    sc_signal< sc_lv<13> > zext_ln1494_20_fu_574_p1;
    sc_signal< sc_lv<13> > zext_ln1494_21_fu_642_p1;
    sc_signal< sc_lv<13> > zext_ln1494_22_fu_710_p1;
    sc_signal< sc_lv<13> > zext_ln1494_23_fu_778_p1;
    sc_signal< sc_lv<13> > zext_ln1494_24_fu_846_p1;
    sc_signal< sc_lv<13> > zext_ln1494_25_fu_914_p1;
    sc_signal< sc_lv<13> > zext_ln1494_26_fu_982_p1;
    sc_signal< sc_lv<13> > zext_ln1494_27_fu_1050_p1;
    sc_signal< sc_lv<13> > zext_ln1494_28_fu_1118_p1;
    sc_signal< sc_lv<13> > zext_ln1494_29_fu_1186_p1;
    sc_signal< sc_lv<13> > zext_ln1494_30_fu_1254_p1;
    static const sc_logic ap_const_logic_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<12> ap_const_lv12_FFF;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_ap_ready();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_10();
    void thread_ap_return_11();
    void thread_ap_return_12();
    void thread_ap_return_13();
    void thread_ap_return_14();
    void thread_ap_return_15();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_ap_return_5();
    void thread_ap_return_6();
    void thread_ap_return_7();
    void thread_ap_return_8();
    void thread_ap_return_9();
    void thread_icmp_ln1494_10_fu_850_p2();
    void thread_icmp_ln1494_11_fu_918_p2();
    void thread_icmp_ln1494_12_fu_986_p2();
    void thread_icmp_ln1494_13_fu_1054_p2();
    void thread_icmp_ln1494_14_fu_1122_p2();
    void thread_icmp_ln1494_15_fu_1190_p2();
    void thread_icmp_ln1494_1_fu_238_p2();
    void thread_icmp_ln1494_2_fu_306_p2();
    void thread_icmp_ln1494_3_fu_374_p2();
    void thread_icmp_ln1494_4_fu_442_p2();
    void thread_icmp_ln1494_5_fu_510_p2();
    void thread_icmp_ln1494_6_fu_578_p2();
    void thread_icmp_ln1494_7_fu_646_p2();
    void thread_icmp_ln1494_8_fu_714_p2();
    void thread_icmp_ln1494_9_fu_782_p2();
    void thread_icmp_ln1494_fu_170_p2();
    void thread_icmp_ln785_10_fu_886_p2();
    void thread_icmp_ln785_11_fu_954_p2();
    void thread_icmp_ln785_12_fu_1022_p2();
    void thread_icmp_ln785_13_fu_1090_p2();
    void thread_icmp_ln785_14_fu_1158_p2();
    void thread_icmp_ln785_15_fu_1226_p2();
    void thread_icmp_ln785_1_fu_274_p2();
    void thread_icmp_ln785_2_fu_342_p2();
    void thread_icmp_ln785_3_fu_410_p2();
    void thread_icmp_ln785_4_fu_478_p2();
    void thread_icmp_ln785_5_fu_546_p2();
    void thread_icmp_ln785_6_fu_614_p2();
    void thread_icmp_ln785_7_fu_682_p2();
    void thread_icmp_ln785_8_fu_750_p2();
    void thread_icmp_ln785_9_fu_818_p2();
    void thread_icmp_ln785_fu_206_p2();
    void thread_or_ln785_10_fu_892_p2();
    void thread_or_ln785_11_fu_960_p2();
    void thread_or_ln785_12_fu_1028_p2();
    void thread_or_ln785_13_fu_1096_p2();
    void thread_or_ln785_14_fu_1164_p2();
    void thread_or_ln785_15_fu_1232_p2();
    void thread_or_ln785_1_fu_280_p2();
    void thread_or_ln785_2_fu_348_p2();
    void thread_or_ln785_3_fu_416_p2();
    void thread_or_ln785_4_fu_484_p2();
    void thread_or_ln785_5_fu_552_p2();
    void thread_or_ln785_6_fu_620_p2();
    void thread_or_ln785_7_fu_688_p2();
    void thread_or_ln785_8_fu_756_p2();
    void thread_or_ln785_9_fu_824_p2();
    void thread_or_ln785_fu_212_p2();
    void thread_p_Result_6_10_fu_944_p4();
    void thread_p_Result_6_11_fu_1012_p4();
    void thread_p_Result_6_12_fu_1080_p4();
    void thread_p_Result_6_13_fu_1148_p4();
    void thread_p_Result_6_14_fu_1216_p4();
    void thread_p_Result_6_1_fu_264_p4();
    void thread_p_Result_6_2_fu_332_p4();
    void thread_p_Result_6_3_fu_400_p4();
    void thread_p_Result_6_4_fu_468_p4();
    void thread_p_Result_6_5_fu_536_p4();
    void thread_p_Result_6_6_fu_604_p4();
    void thread_p_Result_6_7_fu_672_p4();
    void thread_p_Result_6_8_fu_740_p4();
    void thread_p_Result_6_9_fu_808_p4();
    void thread_p_Result_6_fu_196_p4();
    void thread_p_Result_6_s_fu_876_p4();
    void thread_select_ln1494_100_fu_634_p3();
    void thread_select_ln1494_101_fu_702_p3();
    void thread_select_ln1494_102_fu_770_p3();
    void thread_select_ln1494_103_fu_838_p3();
    void thread_select_ln1494_104_fu_906_p3();
    void thread_select_ln1494_105_fu_974_p3();
    void thread_select_ln1494_106_fu_1042_p3();
    void thread_select_ln1494_107_fu_1110_p3();
    void thread_select_ln1494_108_fu_1178_p3();
    void thread_select_ln1494_109_fu_1246_p3();
    void thread_select_ln1494_95_fu_294_p3();
    void thread_select_ln1494_96_fu_362_p3();
    void thread_select_ln1494_97_fu_430_p3();
    void thread_select_ln1494_98_fu_498_p3();
    void thread_select_ln1494_99_fu_566_p3();
    void thread_select_ln1494_fu_226_p3();
    void thread_select_ln785_10_fu_898_p3();
    void thread_select_ln785_11_fu_966_p3();
    void thread_select_ln785_12_fu_1034_p3();
    void thread_select_ln785_13_fu_1102_p3();
    void thread_select_ln785_14_fu_1170_p3();
    void thread_select_ln785_15_fu_1238_p3();
    void thread_select_ln785_1_fu_286_p3();
    void thread_select_ln785_2_fu_354_p3();
    void thread_select_ln785_3_fu_422_p3();
    void thread_select_ln785_4_fu_490_p3();
    void thread_select_ln785_5_fu_558_p3();
    void thread_select_ln785_6_fu_626_p3();
    void thread_select_ln785_7_fu_694_p3();
    void thread_select_ln785_8_fu_762_p3();
    void thread_select_ln785_9_fu_830_p3();
    void thread_select_ln785_fu_218_p3();
    void thread_tmp_100_fu_392_p3();
    void thread_tmp_101_fu_460_p3();
    void thread_tmp_102_fu_528_p3();
    void thread_tmp_103_fu_596_p3();
    void thread_tmp_104_fu_664_p3();
    void thread_tmp_105_fu_732_p3();
    void thread_tmp_106_fu_800_p3();
    void thread_tmp_107_fu_868_p3();
    void thread_tmp_108_fu_936_p3();
    void thread_tmp_109_fu_1004_p3();
    void thread_tmp_110_fu_1072_p3();
    void thread_tmp_111_fu_1140_p3();
    void thread_tmp_112_fu_1208_p3();
    void thread_tmp_97_fu_188_p3();
    void thread_tmp_98_fu_256_p3();
    void thread_tmp_99_fu_324_p3();
    void thread_trunc_ln746_100_fu_584_p1();
    void thread_trunc_ln746_101_fu_652_p1();
    void thread_trunc_ln746_102_fu_720_p1();
    void thread_trunc_ln746_103_fu_788_p1();
    void thread_trunc_ln746_104_fu_856_p1();
    void thread_trunc_ln746_105_fu_924_p1();
    void thread_trunc_ln746_106_fu_992_p1();
    void thread_trunc_ln746_107_fu_1060_p1();
    void thread_trunc_ln746_108_fu_1128_p1();
    void thread_trunc_ln746_109_fu_1196_p1();
    void thread_trunc_ln746_10_fu_860_p3();
    void thread_trunc_ln746_11_fu_928_p3();
    void thread_trunc_ln746_12_fu_996_p3();
    void thread_trunc_ln746_13_fu_1064_p3();
    void thread_trunc_ln746_14_fu_1132_p3();
    void thread_trunc_ln746_15_fu_1200_p3();
    void thread_trunc_ln746_1_fu_248_p3();
    void thread_trunc_ln746_2_fu_316_p3();
    void thread_trunc_ln746_3_fu_384_p3();
    void thread_trunc_ln746_4_fu_452_p3();
    void thread_trunc_ln746_5_fu_520_p3();
    void thread_trunc_ln746_6_fu_588_p3();
    void thread_trunc_ln746_7_fu_656_p3();
    void thread_trunc_ln746_8_fu_724_p3();
    void thread_trunc_ln746_95_fu_244_p1();
    void thread_trunc_ln746_96_fu_312_p1();
    void thread_trunc_ln746_97_fu_380_p1();
    void thread_trunc_ln746_98_fu_448_p1();
    void thread_trunc_ln746_99_fu_516_p1();
    void thread_trunc_ln746_9_fu_792_p3();
    void thread_trunc_ln746_fu_176_p1();
    void thread_trunc_ln_fu_180_p3();
    void thread_zext_ln1494_16_fu_302_p1();
    void thread_zext_ln1494_17_fu_370_p1();
    void thread_zext_ln1494_18_fu_438_p1();
    void thread_zext_ln1494_19_fu_506_p1();
    void thread_zext_ln1494_20_fu_574_p1();
    void thread_zext_ln1494_21_fu_642_p1();
    void thread_zext_ln1494_22_fu_710_p1();
    void thread_zext_ln1494_23_fu_778_p1();
    void thread_zext_ln1494_24_fu_846_p1();
    void thread_zext_ln1494_25_fu_914_p1();
    void thread_zext_ln1494_26_fu_982_p1();
    void thread_zext_ln1494_27_fu_1050_p1();
    void thread_zext_ln1494_28_fu_1118_p1();
    void thread_zext_ln1494_29_fu_1186_p1();
    void thread_zext_ln1494_30_fu_1254_p1();
    void thread_zext_ln1494_fu_234_p1();
};

}

using namespace ap_rtl;

#endif
