// Seed: 2306527558
module module_0;
  logic [7:0] id_2;
  assign module_1.id_5 = 0;
  logic [7:0] id_3;
  for (id_4 = 1; 1; id_3[1] = id_1) begin : LABEL_0
    always_comb begin : LABEL_0
      if (1'h0) begin : LABEL_0
        id_2[1 : 1] = 1;
        id_1 <= 1;
      end
    end
  end
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    input wor id_2,
    input uwire id_3
    , id_8,
    output supply1 id_4,
    input tri id_5,
    input uwire id_6
);
  module_0 modCall_1 ();
endmodule
