$date
	Sun Oct 23 05:34:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#130854
b10101 &
b10101 %
1$
b10101 !
1"
#130855
0"
#130858
b1000000 &
b1000000 %
#130862
b100000 &
b100000 %
#130866
b10000 &
b10000 %
#130870
b1000 &
b1000 %
#130874
b100 &
b100 %
#130878
b10 &
b10 %
#130882
b1 &
b1 %
1#
#130886
b0 &
0#
b0 %
0$
#1118124
b1 !
1"
#1118126
b1 &
b1 %
1$
#1118127
0"
#1118130
1#
#1118134
b0 &
0#
b0 %
0$
#2171168
b1100 !
1"
#2171170
b1100 &
b1100 %
1$
#2171171
0"
#2171174
b110 &
b110 %
#2171178
b11 &
b11 %
#2171182
b1010 &
b1010 %
#2171186
b101 &
b101 %
#2171190
b10000 &
b10000 %
#2171194
b1000 &
b1000 %
#2171198
b100 &
b100 %
#2171202
b10 &
b10 %
#2171206
b1 &
1#
b1 %
#2171210
b0 &
b0 %
0#
0$
#4500012
