netSpeedModels : 
{
  BUFGCE = "versal/data/timingdef/netspeedmodels/BUFGCE.v7.paspd";
  BUFGCE_DIV = "versal/data/timingdef/netspeedmodels/BUFGCE_DIV.v7.paspd";
  BUFGCTRL = "versal/data/timingdef/netspeedmodels/BUFGCTRL.v7.paspd";
  DSP58 = "versal/data/timingdef/netspeedmodels/DSP58.v7.paspd";
  DSP58_PRIMARY = "versal/data/timingdef/netspeedmodels/DSP58_PRIMARY.v7.paspd";
  DSPFP = "versal/data/timingdef/netspeedmodels/DSPFP.v7.paspd";
  HDIOLOGIC = "versal/data/timingdef/netspeedmodels/HDIOLOGIC.v7.paspd";
  IRI_QUAD_EVEN = "versal/data/timingdef/netspeedmodels/IRI_QUAD_EVEN.v7.paspd";
  IRI_QUAD_ODD = "versal/data/timingdef/netspeedmodels/IRI_QUAD_ODD.v7.paspd";
  RAMB18_L = "versal/data/timingdef/netspeedmodels/RAMB18_L.v7.paspd";
  RAMB18_U = "versal/data/timingdef/netspeedmodels/RAMB18_U.v7.paspd";
  RAMB36 = "versal/data/timingdef/netspeedmodels/RAMB36.v7.paspd";
  SLICEL = "versal/data/timingdef/netspeedmodels/SLICEL.v9.paspd";
  SLICEM = "versal/data/timingdef/netspeedmodels/SLICEM.v9.paspd";
  URAM288 = "versal/data/timingdef/netspeedmodels/URAM288.v7.paspd";
};
netTimingModels : 
{
  AIE2PS_ARRAYSWITCH = "versal/data/timingdef/arch/timing_model/sites/AIE2PS_ARRAYSWITCH.v1.netTimingModels";
  AIE2PS_CORE = "versal/data/timingdef/arch/timing_model/sites/AIE2PS_CORE.v1.netTimingModels";
  AIE2PS_INTF_A_TEST = "versal/data/timingdef/arch/timing_model/sites/AIE2PS_INTF_A_TEST.v1.netTimingModels";
  AIE2PS_INTF_C_TEST = "versal/data/timingdef/arch/timing_model/sites/AIE2PS_INTF_C_TEST.v1.netTimingModels";
  AIE2PS_MEMGRP = "versal/data/timingdef/arch/timing_model/sites/AIE2PS_MEMGRP.v1.netTimingModels";
  AIE2PS_MEM_ARRAYSWITCH = "versal/data/timingdef/arch/timing_model/sites/AIE2PS_MEM_ARRAYSWITCH.v1.netTimingModels";
  AIE2PS_MEM_MEMGRP = "versal/data/timingdef/arch/timing_model/sites/AIE2PS_MEM_MEMGRP.v1.netTimingModels";
  AIE2PS_NMU_ARBIT = "versal/data/timingdef/arch/timing_model/sites/AIE2PS_NMU_ARBIT.v1.netTimingModels";
  AIE2PS_NOC = "versal/data/timingdef/arch/timing_model/sites/AIE2PS_NOC.v1.netTimingModels";
  AIE2PS_PLL = "versal/data/timingdef/arch/timing_model/sites/AIE2PS_PLL.v1.netTimingModels";
  AIE2PS_SHIMSWITCH = "versal/data/timingdef/arch/timing_model/sites/AIE2PS_SHIMSWITCH.v1.netTimingModels";
  AIE2PS_SHIMTRACE = "versal/data/timingdef/arch/timing_model/sites/AIE2PS_SHIMTRACE.v1.netTimingModels";
  AIE2PS_SHIM_CNTRL = "versal/data/timingdef/arch/timing_model/sites/AIE2PS_SHIM_CNTRL.v1.netTimingModels";
  AIE2P_FIFO = "versal/data/timingdef/arch/timing_model/sites/AIE2P_FIFO.v1.netTimingModels";
  AIE2P_PL = "versal/data/timingdef/arch/timing_model/sites/AIE2P_PL.v1.netTimingModels";
  AIE2P_TILECTRL = "versal/data/timingdef/arch/timing_model/sites/AIE2P_TILECTRL.v1.netTimingModels";
  BLI_A_GRP0 = "versal/data/timingdef/arch/timing_model/sites/BLI_A_GRP0.v3.netTimingModels";
  BLI_A_GRP1 = "versal/data/timingdef/arch/timing_model/sites/BLI_A_GRP1.v3.netTimingModels";
  BLI_A_GRP2 = "versal/data/timingdef/arch/timing_model/sites/BLI_A_GRP2.v3.netTimingModels";
  BLI_B_GRP0 = "versal/data/timingdef/arch/timing_model/sites/BLI_B_GRP0.v3.netTimingModels";
  BLI_B_GRP1 = "versal/data/timingdef/arch/timing_model/sites/BLI_B_GRP1.v3.netTimingModels";
  BLI_B_GRP2 = "versal/data/timingdef/arch/timing_model/sites/BLI_B_GRP2.v3.netTimingModels";
  BLI_C_GRP0 = "versal/data/timingdef/arch/timing_model/sites/BLI_C_GRP0.v3.netTimingModels";
  BLI_C_GRP1 = "versal/data/timingdef/arch/timing_model/sites/BLI_C_GRP1.v3.netTimingModels";
  BLI_C_GRP2 = "versal/data/timingdef/arch/timing_model/sites/BLI_C_GRP2.v3.netTimingModels";
  BLI_D_GRP4 = "versal/data/timingdef/arch/timing_model/sites/BLI_D_GRP4.v3.netTimingModels";
  BLI_D_GRP5 = "versal/data/timingdef/arch/timing_model/sites/BLI_D_GRP5.v3.netTimingModels";
  BLI_D_GRP6 = "versal/data/timingdef/arch/timing_model/sites/BLI_D_GRP6.v3.netTimingModels";
  BLI_D_GRP7 = "versal/data/timingdef/arch/timing_model/sites/BLI_D_GRP7.v3.netTimingModels";
  BUFDIV_LEAF_ULVT = "versal/data/timingdef/arch/timing_model/sites/BUFDIV_LEAF_ULVT.v1.netTimingModels";
  BUFGCE = "versal/data/timingdef/arch/timing_model/sites/BUFGCE.v3.netTimingModels";
  BUFGCE_DIV = "versal/data/timingdef/arch/timing_model/sites/BUFGCE_DIV.v3.netTimingModels";
  BUFGCE_HDIO = "versal/data/timingdef/arch/timing_model/sites/BUFGCE_HDIO.v3.netTimingModels";
  BUFGCTRL = "versal/data/timingdef/arch/timing_model/sites/BUFGCTRL.v3.netTimingModels";
  BUFG_FABRIC_ULVT = "versal/data/timingdef/arch/timing_model/sites/BUFG_FABRIC_ULVT.v1.netTimingModels";
  BUFG_GT_SYNC = "versal/data/timingdef/arch/timing_model/sites/BUFG_GT_SYNC.v3.netTimingModels";
  BUFG_GT_ULVT = "versal/data/timingdef/arch/timing_model/sites/BUFG_GT_ULVT.v1.netTimingModels";
  BUFG_HSR_TEST = "versal/data/timingdef/arch/timing_model/sites/BUFG_HSR_TEST.v3.netTimingModels";
  BUFG_HSR_TEST_ULVT = "versal/data/timingdef/arch/timing_model/sites/BUFG_HSR_TEST_ULVT.v1.netTimingModels";
  BUFG_PS_ULVT = "versal/data/timingdef/arch/timing_model/sites/BUFG_PS_ULVT.v1.netTimingModels";
  CMPHY_DFX_HB = "versal/data/timingdef/arch/timing_model/sites/CMPHY_DFX_HB.v3.netTimingModels";
  CMPHY_OCTAD = "versal/data/timingdef/arch/timing_model/sites/CMPHY_OCTAD.v4.netTimingModels";
  DDRMC5E = "versal/data/timingdef/arch/timing_model/sites/DDRMC5E.v1.netTimingModels";
  DPLL = "versal/data/timingdef/arch/timing_model/sites/DPLL.v3.netTimingModels";
  DSP58 = "versal/data/timingdef/arch/timing_model/sites/DSP58.v4.netTimingModels";
  DSP58_CPLX = "versal/data/timingdef/arch/timing_model/sites/DSP58_CPLX.v3.netTimingModels";
  DSP58_PRIMARY = "versal/data/timingdef/arch/timing_model/sites/DSP58_PRIMARY.v4.netTimingModels";
  DSPFP = "versal/data/timingdef/arch/timing_model/sites/DSPFP.v4.netTimingModels";
  GCLK_DELAY_SSIT2 = "versal/data/timingdef/arch/timing_model/sites/GCLK_DELAY_SSIT2.v1.netTimingModels";
  GCLK_PD = "versal/data/timingdef/arch/timing_model/sites/GCLK_PD.v3.netTimingModels";
  GCLK_TAPS_DECODE_GT = "versal/data/timingdef/arch/timing_model/sites/GCLK_TAPS_DECODE_GT.v3.netTimingModels";
  GCLK_TAPS_DECODE_VNOC = "versal/data/timingdef/arch/timing_model/sites/GCLK_TAPS_DECODE_VNOC.v3.netTimingModels";
  GCLK_TAPS_DECODE_VNOC_PS = "versal/data/timingdef/arch/timing_model/sites/GCLK_TAPS_DECODE_VNOC_PS.v3.netTimingModels";
  GCLK_TEST = "versal/data/timingdef/arch/timing_model/sites/GCLK_TEST.v3.netTimingModels";
  GCLK_TEST_RING = "versal/data/timingdef/arch/timing_model/sites/GCLK_TEST_RING.v3.netTimingModels";
  GCLK_TEST_ULVT = "versal/data/timingdef/arch/timing_model/sites/GCLK_TEST_ULVT.v1.netTimingModels";
  GTYP_QUAD = "versal/data/timingdef/arch/timing_model/sites/GTYP_QUAD.v4.netTimingModels";
  GTYP_REFCLK = "versal/data/timingdef/arch/timing_model/sites/GTYP_REFCLK.v3.netTimingModels";
  HDIOB = "versal/data/timingdef/arch/timing_model/sites/HDIOB.v3.netTimingModels";
  HDIOLOGIC = "versal/data/timingdef/arch/timing_model/sites/HDIOLOGIC.v3.netTimingModels";
  HDLOGIC_APB = "versal/data/timingdef/arch/timing_model/sites/HDLOGIC_APB.v3.netTimingModels";
  IRI_QUAD_EVEN = "versal/data/timingdef/arch/timing_model/sites/IRI_QUAD_EVEN.v3.netTimingModels";
  IRI_QUAD_ODD = "versal/data/timingdef/arch/timing_model/sites/IRI_QUAD_ODD.v3.netTimingModels";
  ISP2 = "versal/data/timingdef/arch/timing_model/sites/ISP2.v1.netTimingModels";
  MISR = "versal/data/timingdef/arch/timing_model/sites/MISR.v3.netTimingModels";
  MMCM = "versal/data/timingdef/arch/timing_model/sites/MMCM.v3.netTimingModels";
  MMI = "versal/data/timingdef/arch/timing_model/sites/MMI.v1.netTimingModels";
  MRMAC = "versal/data/timingdef/arch/timing_model/sites/MRMAC.v4.netTimingModels";
  NOC2_NMU128 = "versal/data/timingdef/arch/timing_model/sites/NOC2_NMU128.v3.netTimingModels";
  NOC2_NMU512 = "versal/data/timingdef/arch/timing_model/sites/NOC2_NMU512.v4.netTimingModels";
  NOC2_NPS5555 = "versal/data/timingdef/arch/timing_model/sites/NOC2_NPS5555.v3.netTimingModels";
  NOC2_NPS6X = "versal/data/timingdef/arch/timing_model/sites/NOC2_NPS6X.v1.netTimingModels";
  NOC2_NSU128 = "versal/data/timingdef/arch/timing_model/sites/NOC2_NSU128.v3.netTimingModels";
  NOC2_NSU512 = "versal/data/timingdef/arch/timing_model/sites/NOC2_NSU512.v4.netTimingModels";
  NOC2_SCAN = "versal/data/timingdef/arch/timing_model/sites/NOC2_SCAN.v3.netTimingModels";
  NOC2_XBR4X2 = "versal/data/timingdef/arch/timing_model/sites/NOC2_XBR4X2.v3.netTimingModels";
  NOC_NCRB = "versal/data/timingdef/arch/timing_model/sites/NOC_NCRB.v1.netTimingModels";
  NPI_NIR = "versal/data/timingdef/arch/timing_model/sites/NPI_NIR.v3.netTimingModels";
  PCIE50 = "versal/data/timingdef/arch/timing_model/sites/PCIE50.v4.netTimingModels";
  PS11 = "versal/data/timingdef/arch/timing_model/sites/PS11.v1.netTimingModels";
  RAMB18_L = "versal/data/timingdef/arch/timing_model/sites/RAMB18_L.v3.netTimingModels";
  RAMB18_U = "versal/data/timingdef/arch/timing_model/sites/RAMB18_U.v3.netTimingModels";
  RAMB36 = "versal/data/timingdef/arch/timing_model/sites/RAMB36.v3.netTimingModels";
  RCLK_DFX_TEST = "versal/data/timingdef/arch/timing_model/sites/RCLK_DFX_TEST.v3.netTimingModels";
  RPI_HD_APB = "versal/data/timingdef/arch/timing_model/sites/RPI_HD_APB.v3.netTimingModels";
  SLICEL = "versal/data/timingdef/arch/timing_model/sites/SLICEL.v3.netTimingModels";
  SLICEM = "versal/data/timingdef/arch/timing_model/sites/SLICEM.v3.netTimingModels";
  SYSMON_SAT = "versal/data/timingdef/arch/timing_model/sites/SYSMON_SAT.v3.netTimingModels";
  URAM288 = "versal/data/timingdef/arch/timing_model/sites/URAM288.v4.netTimingModels";
  URAM_CAS_DLY = "versal/data/timingdef/arch/timing_model/sites/URAM_CAS_DLY.v4.netTimingModels";
  VCU2 = "versal/data/timingdef/arch/timing_model/sites/VCU2.v1.netTimingModels";
  X5PHIO_CMUIF = "versal/data/timingdef/arch/timing_model/sites/X5PHIO_CMUIF.v3.netTimingModels";
  X5PHIO_CMU_X32 = "versal/data/timingdef/arch/timing_model/sites/X5PHIO_CMU_X32.v3.netTimingModels";
  X5PHIO_DCCIBUF = "versal/data/timingdef/arch/timing_model/sites/X5PHIO_DCCIBUF.v3.netTimingModels";
  X5PHIO_HARD_INV = "versal/data/timingdef/arch/timing_model/sites/X5PHIO_HARD_INV.v3.netTimingModels";
  X5PHIO_XCVR = "versal/data/timingdef/arch/timing_model/sites/X5PHIO_XCVR.v3.netTimingModels";
  X5PLL = "versal/data/timingdef/arch/timing_model/sites/X5PLL.v3.netTimingModels";
  X5PLL_INTF = "versal/data/timingdef/arch/timing_model/sites/X5PLL_INTF.v3.netTimingModels";
  X5PLL_S2P = "versal/data/timingdef/arch/timing_model/sites/X5PLL_S2P.v3.netTimingModels";
};
netTimingSet : 
{
  AIE2PS_ARRAYSWITCH = "versal/data/timingdef/arch/timing_set/sites/AIE2PS_ARRAYSWITCH.v1.netTimingSetProto";
  AIE2PS_CORE = "versal/data/timingdef/arch/timing_set/sites/AIE2PS_CORE.v1.netTimingSetProto";
  AIE2PS_INTF_A_TEST = "versal/data/timingdef/arch/timing_set/sites/AIE2PS_INTF_A_TEST.v1.netTimingSetProto";
  AIE2PS_INTF_C_TEST = "versal/data/timingdef/arch/timing_set/sites/AIE2PS_INTF_C_TEST.v1.netTimingSetProto";
  AIE2PS_MEMGRP = "versal/data/timingdef/arch/timing_set/sites/AIE2PS_MEMGRP.v1.netTimingSetProto";
  AIE2PS_MEM_ARRAYSWITCH = "versal/data/timingdef/arch/timing_set/sites/AIE2PS_MEM_ARRAYSWITCH.v1.netTimingSetProto";
  AIE2PS_MEM_MEMGRP = "versal/data/timingdef/arch/timing_set/sites/AIE2PS_MEM_MEMGRP.v1.netTimingSetProto";
  AIE2PS_NMU_ARBIT = "versal/data/timingdef/arch/timing_set/sites/AIE2PS_NMU_ARBIT.v1.netTimingSetProto";
  AIE2PS_NOC = "versal/data/timingdef/arch/timing_set/sites/AIE2PS_NOC.v1.netTimingSetProto";
  AIE2PS_PLL = "versal/data/timingdef/arch/timing_set/sites/AIE2PS_PLL.v1.netTimingSetProto";
  AIE2PS_SHIMSWITCH = "versal/data/timingdef/arch/timing_set/sites/AIE2PS_SHIMSWITCH.v1.netTimingSetProto";
  AIE2PS_SHIMTRACE = "versal/data/timingdef/arch/timing_set/sites/AIE2PS_SHIMTRACE.v1.netTimingSetProto";
  AIE2PS_SHIM_CNTRL = "versal/data/timingdef/arch/timing_set/sites/AIE2PS_SHIM_CNTRL.v1.netTimingSetProto";
  AIE2P_FIFO = "versal/data/timingdef/arch/timing_set/sites/AIE2P_FIFO.v1.netTimingSetProto";
  AIE2P_PL = "versal/data/timingdef/arch/timing_set/sites/AIE2P_PL.v1.netTimingSetProto";
  AIE2P_TILECTRL = "versal/data/timingdef/arch/timing_set/sites/AIE2P_TILECTRL.v1.netTimingSetProto";
  BLI_A_GRP0 = "versal/data/timingdef/arch/timing_set/sites/BLI_A_GRP0.v1.netTimingSetProto";
  BLI_A_GRP1 = "versal/data/timingdef/arch/timing_set/sites/BLI_A_GRP1.v1.netTimingSetProto";
  BLI_A_GRP2 = "versal/data/timingdef/arch/timing_set/sites/BLI_A_GRP2.v1.netTimingSetProto";
  BLI_B_GRP0 = "versal/data/timingdef/arch/timing_set/sites/BLI_B_GRP0.v1.netTimingSetProto";
  BLI_B_GRP1 = "versal/data/timingdef/arch/timing_set/sites/BLI_B_GRP1.v1.netTimingSetProto";
  BLI_B_GRP2 = "versal/data/timingdef/arch/timing_set/sites/BLI_B_GRP2.v1.netTimingSetProto";
  BLI_C_GRP0 = "versal/data/timingdef/arch/timing_set/sites/BLI_C_GRP0.v1.netTimingSetProto";
  BLI_C_GRP1 = "versal/data/timingdef/arch/timing_set/sites/BLI_C_GRP1.v1.netTimingSetProto";
  BLI_C_GRP2 = "versal/data/timingdef/arch/timing_set/sites/BLI_C_GRP2.v1.netTimingSetProto";
  BLI_D_GRP4 = "versal/data/timingdef/arch/timing_set/sites/BLI_D_GRP4.v1.netTimingSetProto";
  BLI_D_GRP5 = "versal/data/timingdef/arch/timing_set/sites/BLI_D_GRP5.v1.netTimingSetProto";
  BLI_D_GRP6 = "versal/data/timingdef/arch/timing_set/sites/BLI_D_GRP6.v1.netTimingSetProto";
  BLI_D_GRP7 = "versal/data/timingdef/arch/timing_set/sites/BLI_D_GRP7.v1.netTimingSetProto";
  BUFDIV_LEAF_ULVT = "versal/data/timingdef/arch/timing_set/sites/BUFDIV_LEAF_ULVT.v1.netTimingSetProto";
  BUFGCE = "versal/data/timingdef/arch/timing_set/sites/BUFGCE.v1.netTimingSetProto";
  BUFGCE_DIV = "versal/data/timingdef/arch/timing_set/sites/BUFGCE_DIV.v1.netTimingSetProto";
  BUFGCE_HDIO = "versal/data/timingdef/arch/timing_set/sites/BUFGCE_HDIO.v1.netTimingSetProto";
  BUFGCTRL = "versal/data/timingdef/arch/timing_set/sites/BUFGCTRL.v1.netTimingSetProto";
  BUFG_FABRIC_ULVT = "versal/data/timingdef/arch/timing_set/sites/BUFG_FABRIC_ULVT.v1.netTimingSetProto";
  BUFG_GT_SYNC = "versal/data/timingdef/arch/timing_set/sites/BUFG_GT_SYNC.v1.netTimingSetProto";
  BUFG_GT_ULVT = "versal/data/timingdef/arch/timing_set/sites/BUFG_GT_ULVT.v1.netTimingSetProto";
  BUFG_HSR_TEST = "versal/data/timingdef/arch/timing_set/sites/BUFG_HSR_TEST.v1.netTimingSetProto";
  BUFG_HSR_TEST_ULVT = "versal/data/timingdef/arch/timing_set/sites/BUFG_HSR_TEST_ULVT.v1.netTimingSetProto";
  BUFG_PS_ULVT = "versal/data/timingdef/arch/timing_set/sites/BUFG_PS_ULVT.v1.netTimingSetProto";
  CMPHY_DFX_HB = "versal/data/timingdef/arch/timing_set/sites/CMPHY_DFX_HB.v1.netTimingSetProto";
  CMPHY_OCTAD = "versal/data/timingdef/arch/timing_set/sites/CMPHY_OCTAD.v1.netTimingSetProto";
  DDRMC5E = "versal/data/timingdef/arch/timing_set/sites/DDRMC5E.v1.netTimingSetProto";
  DPLL = "versal/data/timingdef/arch/timing_set/sites/DPLL.v1.netTimingSetProto";
  DSP58 = "versal/data/timingdef/arch/timing_set/sites/DSP58.v1.netTimingSetProto";
  DSP58_CPLX = "versal/data/timingdef/arch/timing_set/sites/DSP58_CPLX.v1.netTimingSetProto";
  DSP58_PRIMARY = "versal/data/timingdef/arch/timing_set/sites/DSP58_PRIMARY.v1.netTimingSetProto";
  DSPFP = "versal/data/timingdef/arch/timing_set/sites/DSPFP.v1.netTimingSetProto";
  GCLK_DELAY_SSIT2 = "versal/data/timingdef/arch/timing_set/sites/GCLK_DELAY_SSIT2.v1.netTimingSetProto";
  GCLK_PD = "versal/data/timingdef/arch/timing_set/sites/GCLK_PD.v1.netTimingSetProto";
  GCLK_TAPS_DECODE_GT = "versal/data/timingdef/arch/timing_set/sites/GCLK_TAPS_DECODE_GT.v1.netTimingSetProto";
  GCLK_TAPS_DECODE_VNOC = "versal/data/timingdef/arch/timing_set/sites/GCLK_TAPS_DECODE_VNOC.v1.netTimingSetProto";
  GCLK_TAPS_DECODE_VNOC_PS = "versal/data/timingdef/arch/timing_set/sites/GCLK_TAPS_DECODE_VNOC_PS.v1.netTimingSetProto";
  GCLK_TEST = "versal/data/timingdef/arch/timing_set/sites/GCLK_TEST.v1.netTimingSetProto";
  GCLK_TEST_RING = "versal/data/timingdef/arch/timing_set/sites/GCLK_TEST_RING.v1.netTimingSetProto";
  GCLK_TEST_ULVT = "versal/data/timingdef/arch/timing_set/sites/GCLK_TEST_ULVT.v1.netTimingSetProto";
  GTYP_QUAD = "versal/data/timingdef/arch/timing_set/sites/GTYP_QUAD.v1.netTimingSetProto";
  GTYP_REFCLK = "versal/data/timingdef/arch/timing_set/sites/GTYP_REFCLK.v1.netTimingSetProto";
  HDIOB = "versal/data/timingdef/arch/timing_set/sites/HDIOB.v1.netTimingSetProto";
  HDIOLOGIC = "versal/data/timingdef/arch/timing_set/sites/HDIOLOGIC.v1.netTimingSetProto";
  HDLOGIC_APB = "versal/data/timingdef/arch/timing_set/sites/HDLOGIC_APB.v1.netTimingSetProto";
  IRI_QUAD_EVEN = "versal/data/timingdef/arch/timing_set/sites/IRI_QUAD_EVEN.v1.netTimingSetProto";
  IRI_QUAD_ODD = "versal/data/timingdef/arch/timing_set/sites/IRI_QUAD_ODD.v1.netTimingSetProto";
  ISP2 = "versal/data/timingdef/arch/timing_set/sites/ISP2.v1.netTimingSetProto";
  MISR = "versal/data/timingdef/arch/timing_set/sites/MISR.v1.netTimingSetProto";
  MMCM = "versal/data/timingdef/arch/timing_set/sites/MMCM.v1.netTimingSetProto";
  MMI = "versal/data/timingdef/arch/timing_set/sites/MMI.v1.netTimingSetProto";
  MRMAC = "versal/data/timingdef/arch/timing_set/sites/MRMAC.v1.netTimingSetProto";
  NOC2_NMU128 = "versal/data/timingdef/arch/timing_set/sites/NOC2_NMU128.v1.netTimingSetProto";
  NOC2_NMU512 = "versal/data/timingdef/arch/timing_set/sites/NOC2_NMU512.v1.netTimingSetProto";
  NOC2_NPS5555 = "versal/data/timingdef/arch/timing_set/sites/NOC2_NPS5555.v1.netTimingSetProto";
  NOC2_NPS6X = "versal/data/timingdef/arch/timing_set/sites/NOC2_NPS6X.v1.netTimingSetProto";
  NOC2_NSU128 = "versal/data/timingdef/arch/timing_set/sites/NOC2_NSU128.v1.netTimingSetProto";
  NOC2_NSU512 = "versal/data/timingdef/arch/timing_set/sites/NOC2_NSU512.v1.netTimingSetProto";
  NOC2_SCAN = "versal/data/timingdef/arch/timing_set/sites/NOC2_SCAN.v1.netTimingSetProto";
  NOC2_XBR4X2 = "versal/data/timingdef/arch/timing_set/sites/NOC2_XBR4X2.v1.netTimingSetProto";
  NOC_NCRB = "versal/data/timingdef/arch/timing_set/sites/NOC_NCRB.v1.netTimingSetProto";
  NPI_NIR = "versal/data/timingdef/arch/timing_set/sites/NPI_NIR.v1.netTimingSetProto";
  PCIE50 = "versal/data/timingdef/arch/timing_set/sites/PCIE50.v1.netTimingSetProto";
  PS11 = "versal/data/timingdef/arch/timing_set/sites/PS11.v1.netTimingSetProto";
  RAMB18_L = "versal/data/timingdef/arch/timing_set/sites/RAMB18_L.v1.netTimingSetProto";
  RAMB18_U = "versal/data/timingdef/arch/timing_set/sites/RAMB18_U.v1.netTimingSetProto";
  RAMB36 = "versal/data/timingdef/arch/timing_set/sites/RAMB36.v1.netTimingSetProto";
  RCLK_DFX_TEST = "versal/data/timingdef/arch/timing_set/sites/RCLK_DFX_TEST.v1.netTimingSetProto";
  RPI_HD_APB = "versal/data/timingdef/arch/timing_set/sites/RPI_HD_APB.v1.netTimingSetProto";
  SLICEL = "versal/data/timingdef/arch/timing_set/sites/SLICEL.v1.netTimingSetProto";
  SLICEM = "versal/data/timingdef/arch/timing_set/sites/SLICEM.v1.netTimingSetProto";
  SYSMON_SAT = "versal/data/timingdef/arch/timing_set/sites/SYSMON_SAT.v1.netTimingSetProto";
  URAM288 = "versal/data/timingdef/arch/timing_set/sites/URAM288.v1.netTimingSetProto";
  URAM_CAS_DLY = "versal/data/timingdef/arch/timing_set/sites/URAM_CAS_DLY.v1.netTimingSetProto";
  VCU2 = "versal/data/timingdef/arch/timing_set/sites/VCU2.v1.netTimingSetProto";
  X5PHIO_CMUIF = "versal/data/timingdef/arch/timing_set/sites/X5PHIO_CMUIF.v1.netTimingSetProto";
  X5PHIO_CMU_X32 = "versal/data/timingdef/arch/timing_set/sites/X5PHIO_CMU_X32.v1.netTimingSetProto";
  X5PHIO_DCCIBUF = "versal/data/timingdef/arch/timing_set/sites/X5PHIO_DCCIBUF.v1.netTimingSetProto";
  X5PHIO_HARD_INV = "versal/data/timingdef/arch/timing_set/sites/X5PHIO_HARD_INV.v1.netTimingSetProto";
  X5PHIO_XCVR = "versal/data/timingdef/arch/timing_set/sites/X5PHIO_XCVR.v1.netTimingSetProto";
  X5PLL = "versal/data/timingdef/arch/timing_set/sites/X5PLL.v1.netTimingSetProto";
  X5PLL_INTF = "versal/data/timingdef/arch/timing_set/sites/X5PLL_INTF.v1.netTimingSetProto";
  X5PLL_S2P = "versal/data/timingdef/arch/timing_set/sites/X5PLL_S2P.v1.netTimingSetProto";
};
