#MPU6500 Register Configration sample
SLAVE,0x68
REG,0x00,1,0x0000,RW,SELF_TEST_X_GYRO
REG,0x01,1,0x0000,RW,SELF_TEST_Y_GYRO
REG,0x02,1,0x0000,RW,SELF_TEST_Z_GYRO
REG,0x0d,1,0x0000,RW,SELF_TEST_X_ACCEL
REG,0x0e,1,0x0000,RW,SELF_TEST_Y_ACCEL
REG,0x0f,1,0x0000,RW,SELF_TEST_Z_ACCEL
REG,0x13,1,0x0000,RW,XG_OFFSET_H
REG,0x14,1,0x0000,RW,XG_OFFSET_L
REG,0x15,1,0x0000,RW,YG_OFFSET_H
REG,0x16,1,0x0000,RW,YG_OFFSET_L
REG,0x17,1,0x0000,RW,ZG_OFFSET_L
REG,0x18,1,0x0000,RW,ZG_OFFSET_L
REG,0x19,1,0x0000,RW,SMPLRT_DIV
REG,0x1a,1,0x0000,RW,CONFIG
REG,0x1b,1,0x0000,RW,GYRO_CONFIG
REG,0x1c,1,0x0000,RW,ACCEL_CONFIG


