<!$Id: atmel-header.html 19278 2009-11-23 09:15:44Z sschneid $>
<html>
 <head>
  <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
  <title>AVR2025: IEEE 802.15.4 MAC Reference Manual</title>
  <link href="doxygen.css" rel="stylesheet" type="text/css">
</head>
<body>

<table width="100%" height="10%" bgcolor="#FFFFFF">
  <tr>
    <td colspan="2"><p><A href=http://www.atmel.com ><img src="../..//graphics//atmel.jpg"/ border=0></A></p><br /></td>
    <td colspan="2"> <strong><font face="Helvetica" color="#000000" size="+3">Microcontroller Wireless Solutions</font></strong></td>
    <td colspan="2"><p><A href=http://www.atmel.com/products/AVR><img src="../..//graphics//AVR_logo_blue.gif"/ border=0></A></p><br /></td>
  </tr>
  <tr>
    <td colspan="6" height="1" background="../..//graphics//blue.gif"></td>
  </tr>
</table>
<!-- Generated by Doxygen 1.5.6 -->
<h1>pal_trx_access.c</h1><a href="a00008.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00015"></a>00015 <span class="comment">/*</span>
<a name="l00016"></a>00016 <span class="comment"> * Copyright (c) 2009, Atmel Corporation All rights reserved.</span>
<a name="l00017"></a>00017 <span class="comment"> *</span>
<a name="l00018"></a>00018 <span class="comment"> * Licensed under Atmel's Limited License Agreement --&gt; EULA.txt</span>
<a name="l00019"></a>00019 <span class="comment"> */</span>
<a name="l00020"></a>00020 <span class="comment">/* === Includes ============================================================ */</span>
<a name="l00021"></a>00021 
<a name="l00022"></a>00022 <span class="preprocessor">#include &lt;stdint.h&gt;</span>
<a name="l00023"></a>00023 <span class="preprocessor">#include "<a class="code" href="a00002.html" title="PAL related APIs.">pal.h</a>"</span>
<a name="l00024"></a>00024 <span class="preprocessor">#include "<a class="code" href="a00009.html" title="Return values of APIs.">return_val.h</a>"</span>
<a name="l00025"></a>00025 
<a name="l00026"></a>00026 <span class="comment">/* === Macros ============================================================== */</span>
<a name="l00027"></a>00027 <span class="comment">/*</span>
<a name="l00028"></a>00028 <span class="comment"> * Write access command of the transceiver</span>
<a name="l00029"></a>00029 <span class="comment"> */</span>
<a name="l00030"></a>00030 <span class="preprocessor">#define WRITE_ACCESS_COMMAND            (0xC0)</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span>
<a name="l00032"></a>00032 <span class="comment">/*</span>
<a name="l00033"></a>00033 <span class="comment"> * Read access command to the tranceiver</span>
<a name="l00034"></a>00034 <span class="comment"> */</span>
<a name="l00035"></a>00035 <span class="preprocessor">#define READ_ACCESS_COMMAND             (0x80)</span>
<a name="l00036"></a>00036 <span class="preprocessor"></span>
<a name="l00037"></a>00037 <span class="comment">/*</span>
<a name="l00038"></a>00038 <span class="comment"> * Frame write command of transceiver</span>
<a name="l00039"></a>00039 <span class="comment"> */</span>
<a name="l00040"></a>00040 <span class="preprocessor">#define TRX_CMD_FW                      (0x60)</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span>
<a name="l00042"></a>00042 <span class="comment">/*</span>
<a name="l00043"></a>00043 <span class="comment"> * Frame read command of transceiver</span>
<a name="l00044"></a>00044 <span class="comment"> */</span>
<a name="l00045"></a>00045 <span class="preprocessor">#define TRX_CMD_FR                      (0x20)</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span>
<a name="l00047"></a>00047 <span class="comment">/*</span>
<a name="l00048"></a>00048 <span class="comment"> * SRAM write command of transceiver</span>
<a name="l00049"></a>00049 <span class="comment"> */</span>
<a name="l00050"></a>00050 <span class="preprocessor">#define TRX_CMD_SW                      (0x40)</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span>
<a name="l00052"></a>00052 <span class="comment">/*</span>
<a name="l00053"></a>00053 <span class="comment"> * SRAM read command of transceiver</span>
<a name="l00054"></a>00054 <span class="comment"> */</span>
<a name="l00055"></a>00055 <span class="preprocessor">#define TRX_CMD_SR                      (0x00)</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span>
<a name="l00057"></a>00057 <span class="comment">/* === Prototypes ========================================================== */</span>
<a name="l00058"></a>00058 
<a name="l00059"></a>00059 <span class="comment">/* === Implementation ====================================================== */</span>
<a name="l00060"></a>00060 
<a name="l00066"></a><a class="code" href="a00008.html#77bbb8f8a76c36305d693461ad862b46">00066</a> <span class="keywordtype">void</span> <a class="code" href="a00008.html#77bbb8f8a76c36305d693461ad862b46" title="Initializes the transceiver interface.">trx_interface_init</a>(<span class="keywordtype">void</span>)
<a name="l00067"></a>00067 {
<a name="l00068"></a>00068     TRX_INIT();
<a name="l00069"></a>00069 }
<a name="l00070"></a>00070 
<a name="l00071"></a>00071 
<a name="l00081"></a><a class="code" href="a00008.html#a3bf62e2394e1a9b52fcd492c28f50dc">00081</a> <span class="keywordtype">void</span> <a class="code" href="a00002.html#a3bf62e2394e1a9b52fcd492c28f50dc" title="Writes data into a transceiver register.">pal_trx_reg_write</a>(uint8_t addr, uint8_t data)
<a name="l00082"></a>00082 {
<a name="l00083"></a>00083     ENTER_TRX_REGION();
<a name="l00084"></a>00084 
<a name="l00085"></a>00085 <span class="preprocessor">#ifdef NON_BLOCKING_SPI</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span>    <span class="keywordflow">while</span> (spi_state != SPI_IDLE)
<a name="l00087"></a>00087     {
<a name="l00088"></a>00088         <span class="comment">/* wait until SPI gets available */</span>
<a name="l00089"></a>00089     }
<a name="l00090"></a>00090 <span class="preprocessor">#endif</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span>
<a name="l00092"></a>00092     <span class="comment">/* Prepare the command byte */</span>
<a name="l00093"></a>00093     addr |= WRITE_ACCESS_COMMAND;
<a name="l00094"></a>00094 
<a name="l00095"></a>00095     <span class="comment">/* Start SPI transaction by pulling SEL low */</span>
<a name="l00096"></a>00096     SS_LOW();
<a name="l00097"></a>00097 
<a name="l00098"></a>00098     <span class="comment">/* Send the Read command byte */</span>
<a name="l00099"></a>00099     SPI_DATA_REG = addr;
<a name="l00100"></a>00100     SPI_WAIT();
<a name="l00101"></a>00101 
<a name="l00102"></a>00102     <span class="comment">/* Write the byte in the transceiver data register */</span>
<a name="l00103"></a>00103     SPI_DATA_REG = data;
<a name="l00104"></a>00104     SPI_WAIT();
<a name="l00105"></a>00105 
<a name="l00106"></a>00106     <span class="comment">/* Stop the SPI transaction by setting SEL high */</span>
<a name="l00107"></a>00107     SS_HIGH();
<a name="l00108"></a>00108 
<a name="l00109"></a>00109     LEAVE_TRX_REGION();
<a name="l00110"></a>00110 }
<a name="l00111"></a>00111 
<a name="l00112"></a>00112 
<a name="l00123"></a><a class="code" href="a00008.html#3b0bf90d2d517ddc581401bef389591d">00123</a> uint8_t <a class="code" href="a00002.html#3b0bf90d2d517ddc581401bef389591d" title="Reads current value from a transceiver register.">pal_trx_reg_read</a>(uint8_t addr)
<a name="l00124"></a>00124 {
<a name="l00125"></a>00125     uint8_t register_value = 0;
<a name="l00126"></a>00126 
<a name="l00127"></a>00127     ENTER_TRX_REGION();
<a name="l00128"></a>00128 
<a name="l00129"></a>00129 <span class="preprocessor">#ifdef NON_BLOCKING_SPI</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span>    <span class="keywordflow">while</span> (spi_state != SPI_IDLE)
<a name="l00131"></a>00131     {
<a name="l00132"></a>00132         <span class="comment">/* wait until SPI gets available */</span>
<a name="l00133"></a>00133     }
<a name="l00134"></a>00134 <span class="preprocessor">#endif</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span>
<a name="l00136"></a>00136     <span class="comment">/* Prepare the command byte */</span>
<a name="l00137"></a>00137     addr |= READ_ACCESS_COMMAND;
<a name="l00138"></a>00138 
<a name="l00139"></a>00139     <span class="comment">/* Start SPI transaction by pulling SEL low */</span>
<a name="l00140"></a>00140     SS_LOW();
<a name="l00141"></a>00141 
<a name="l00142"></a>00142     <span class="comment">/* Send the Read command byte */</span>
<a name="l00143"></a>00143     SPI_DATA_REG = addr;
<a name="l00144"></a>00144     SPI_WAIT();
<a name="l00145"></a>00145 
<a name="l00146"></a>00146     <span class="comment">/* Do dummy read for initiating SPI read */</span>
<a name="l00147"></a>00147     SPI_DATA_REG = SPI_DUMMY_VALUE;
<a name="l00148"></a>00148     SPI_WAIT();
<a name="l00149"></a>00149 
<a name="l00150"></a>00150     <span class="comment">/* Read the byte received */</span>
<a name="l00151"></a>00151     register_value = SPI_DATA_REG;
<a name="l00152"></a>00152 
<a name="l00153"></a>00153     <span class="comment">/* Stop the SPI transaction by setting SEL high */</span>
<a name="l00154"></a>00154     SS_HIGH();
<a name="l00155"></a>00155 
<a name="l00156"></a>00156     LEAVE_TRX_REGION();
<a name="l00157"></a>00157 
<a name="l00158"></a>00158     <span class="keywordflow">return</span> register_value;
<a name="l00159"></a>00159 }
<a name="l00160"></a>00160 
<a name="l00161"></a>00161 
<a name="l00171"></a><a class="code" href="a00008.html#567fce74d2ddb73921f679c1a907cd2f">00171</a> <span class="keywordtype">void</span> <a class="code" href="a00002.html#567fce74d2ddb73921f679c1a907cd2f" title="Reads frame buffer of the transceiver.">pal_trx_frame_read</a>(uint8_t *data, uint8_t length)
<a name="l00172"></a>00172 {
<a name="l00173"></a>00173     <span class="comment">/* Assumption: This function is called within ISR. */</span>
<a name="l00174"></a>00174 
<a name="l00175"></a>00175     <span class="comment">/* Start SPI transaction by pulling SEL low */</span>
<a name="l00176"></a>00176     SS_LOW();
<a name="l00177"></a>00177 
<a name="l00178"></a>00178     <span class="comment">/* Send the command byte */</span>
<a name="l00179"></a>00179     SPI_DATA_REG = TRX_CMD_FR;
<a name="l00180"></a>00180     SPI_WAIT();
<a name="l00181"></a>00181     SPI_DATA_REG = SPI_DUMMY_VALUE;
<a name="l00182"></a>00182 
<a name="l00183"></a>00183     <span class="keywordflow">if</span> (length != 1)
<a name="l00184"></a>00184     {
<a name="l00185"></a>00185         <span class="keywordflow">do</span>
<a name="l00186"></a>00186         {
<a name="l00187"></a>00187             uint8_t temp;
<a name="l00188"></a>00188 
<a name="l00189"></a>00189             SPI_WAIT();
<a name="l00190"></a>00190             <span class="comment">/* Upload the received byte in the user provided location */</span>
<a name="l00191"></a>00191             temp = SPI_DATA_REG;
<a name="l00192"></a>00192             SPI_DATA_REG = SPI_DUMMY_VALUE; <span class="comment">/* Do dummy write for initiating SPI read */</span>
<a name="l00193"></a>00193             *data = temp;
<a name="l00194"></a>00194             data++;
<a name="l00195"></a>00195             length--;
<a name="l00196"></a>00196         } <span class="keywordflow">while</span> (length &gt; 1);
<a name="l00197"></a>00197     }
<a name="l00198"></a>00198 
<a name="l00199"></a>00199     SPI_WAIT(); <span class="comment">/* Wait until last bytes is transmitted. */</span>
<a name="l00200"></a>00200     *data = SPI_DATA_REG;
<a name="l00201"></a>00201 
<a name="l00202"></a>00202     <span class="comment">/* Stop the SPI transaction by setting SEL high */</span>
<a name="l00203"></a>00203     SS_HIGH();
<a name="l00204"></a>00204 }
<a name="l00205"></a>00205 
<a name="l00206"></a>00206 
<a name="l00215"></a><a class="code" href="a00008.html#89baa48c35c21c98b853f56ad42b9da6">00215</a> <span class="keywordtype">void</span> <a class="code" href="a00002.html#89baa48c35c21c98b853f56ad42b9da6" title="Writes data into frame buffer of the transceiver.">pal_trx_frame_write</a>(uint8_t *data, uint8_t length)
<a name="l00216"></a>00216 {
<a name="l00217"></a>00217 <span class="preprocessor">#ifndef NON_BLOCKING_SPI</span>
<a name="l00218"></a>00218 <span class="preprocessor"></span>
<a name="l00219"></a>00219     <span class="comment">/* Assumption: The TAL has already disabled the trx interrupt. */</span>
<a name="l00220"></a>00220 
<a name="l00221"></a>00221     <span class="comment">/* Start SPI transaction by pulling SEL low */</span>
<a name="l00222"></a>00222     SS_LOW();
<a name="l00223"></a>00223 
<a name="l00224"></a>00224     <span class="comment">/* Send the command byte */</span>
<a name="l00225"></a>00225     SPI_DATA_REG = TRX_CMD_FW;
<a name="l00226"></a>00226     SPI_WAIT();
<a name="l00227"></a>00227 
<a name="l00228"></a>00228     <span class="keywordflow">do</span>
<a name="l00229"></a>00229     {
<a name="l00230"></a>00230         uint8_t temp = *data;
<a name="l00231"></a>00231         data++;
<a name="l00232"></a>00232         length--;
<a name="l00233"></a>00233         SPI_WAIT();
<a name="l00234"></a>00234         SPI_DATA_REG = temp;
<a name="l00235"></a>00235     } <span class="keywordflow">while</span> (length &gt; 0);
<a name="l00236"></a>00236 
<a name="l00237"></a>00237     SPI_WAIT(); <span class="comment">/* Wait until last bytes is transmitted. */</span>
<a name="l00238"></a>00238 
<a name="l00239"></a>00239     <span class="comment">/* Stop the SPI transaction by setting SEL high */</span>
<a name="l00240"></a>00240     SS_HIGH();
<a name="l00241"></a>00241 
<a name="l00242"></a>00242 <span class="preprocessor">#else</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span>
<a name="l00244"></a>00244     spi_state = SPI_WRITE;
<a name="l00245"></a>00245     spi_remaining_bytes = length;
<a name="l00246"></a>00246     spi_data_ptr = data;
<a name="l00247"></a>00247     SPI_IRQ_ENABLE();
<a name="l00248"></a>00248 
<a name="l00249"></a>00249     <span class="comment">/* Start SPI transaction by pulling SEL low */</span>
<a name="l00250"></a>00250     SS_LOW();
<a name="l00251"></a>00251 
<a name="l00252"></a>00252     <span class="comment">/* Start SPI transfer by sending the command byte */</span>
<a name="l00253"></a>00253     SPDR = TRX_CMD_FW;
<a name="l00254"></a>00254 <span class="preprocessor">#endif</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span>}
<a name="l00256"></a>00256 
<a name="l00257"></a>00257 
<a name="l00264"></a>00264 <span class="preprocessor">#ifdef NON_BLOCKING_SPI</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><a class="code" href="a00006.html#0ca7a922fb8a225d08c8df138a654c1a" title="ISR for transceiver&amp;#39;s main interrupt.">ISR</a>(SPI_STC_vect)
<a name="l00266"></a>00266 {
<a name="l00267"></a>00267     <span class="keywordflow">if</span> (spi_remaining_bytes &gt; 0)
<a name="l00268"></a>00268     {
<a name="l00269"></a>00269         <span class="comment">/* Write the user provided data into the SPI data register */</span>
<a name="l00270"></a>00270         SPDR = *spi_data_ptr++;
<a name="l00271"></a>00271         spi_remaining_bytes--;
<a name="l00272"></a>00272     }
<a name="l00273"></a>00273     <span class="keywordflow">else</span>
<a name="l00274"></a>00274     {
<a name="l00275"></a>00275         <span class="comment">/* Complete the SPI transaction by setting SEL high */</span>
<a name="l00276"></a>00276         SS_HIGH();
<a name="l00277"></a>00277         SPI_IRQ_DISABLE();
<a name="l00278"></a>00278         spi_state = SPI_IDLE;
<a name="l00279"></a>00279         <span class="comment">/* avoid that the trx interrupts ongoing SPI transfer */</span>
<a name="l00280"></a>00280         <a class="code" href="a00002.html#4ddebb432b1aef8f295d63c239e8c607" title="Enables the transceiver interrupt.">pal_trx_irq_enable</a>(TRX_MAIN_IRQ_HDLR_IDX);
<a name="l00281"></a>00281     }
<a name="l00282"></a>00282 }
<a name="l00283"></a>00283 <span class="preprocessor">#endif  </span><span class="comment">/* #ifdef NON_BLOCKING_SPI */</span>
<a name="l00284"></a>00284 
<a name="l00285"></a>00285 
<a name="l00295"></a><a class="code" href="a00008.html#b06627709265af4e38e0eba63c6b59a9">00295</a> uint8_t <a class="code" href="a00002.html#b06627709265af4e38e0eba63c6b59a9" title="Subregister read.">pal_trx_bit_read</a>(uint8_t addr, uint8_t mask, uint8_t pos)
<a name="l00296"></a>00296 {
<a name="l00297"></a>00297     uint8_t ret;
<a name="l00298"></a>00298 
<a name="l00299"></a>00299     ret = <a class="code" href="a00002.html#3b0bf90d2d517ddc581401bef389591d" title="Reads current value from a transceiver register.">pal_trx_reg_read</a>(addr);
<a name="l00300"></a>00300     ret &amp;= mask;
<a name="l00301"></a>00301     ret &gt;&gt;= pos;
<a name="l00302"></a>00302 
<a name="l00303"></a>00303     <span class="keywordflow">return</span> ret;
<a name="l00304"></a>00304 }
<a name="l00305"></a>00305 
<a name="l00306"></a>00306 
<a name="l00315"></a><a class="code" href="a00008.html#bed0355d678d59c149f001310969044a">00315</a> <span class="keywordtype">void</span> <a class="code" href="a00002.html#bed0355d678d59c149f001310969044a" title="Subregister write.">pal_trx_bit_write</a>(uint8_t reg_addr, uint8_t mask, uint8_t pos, uint8_t new_value)
<a name="l00316"></a>00316 {
<a name="l00317"></a>00317     uint8_t current_reg_value;
<a name="l00318"></a>00318 
<a name="l00319"></a>00319     current_reg_value = <a class="code" href="a00002.html#3b0bf90d2d517ddc581401bef389591d" title="Reads current value from a transceiver register.">pal_trx_reg_read</a>(reg_addr);
<a name="l00320"></a>00320     current_reg_value &amp;= (uint8_t)~(uint16_t)mask;  <span class="comment">// Implicit casting required to avoid IAR Pa091.</span>
<a name="l00321"></a>00321     new_value &lt;&lt;= pos;
<a name="l00322"></a>00322     new_value &amp;= mask;
<a name="l00323"></a>00323     new_value |= current_reg_value;
<a name="l00324"></a>00324 
<a name="l00325"></a>00325     <a class="code" href="a00002.html#a3bf62e2394e1a9b52fcd492c28f50dc" title="Writes data into a transceiver register.">pal_trx_reg_write</a>(reg_addr, new_value);
<a name="l00326"></a>00326 }
<a name="l00327"></a>00327 
<a name="l00328"></a>00328 
<a name="l00329"></a>00329 
<a name="l00330"></a>00330 <span class="preprocessor">#if defined(ENABLE_TRX_SRAM) || defined(DOXYGEN)</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span>
<a name="l00340"></a><a class="code" href="a00008.html#cd0ec7338d4c138083371dbb2cd0b475">00340</a> <span class="keywordtype">void</span> <a class="code" href="a00002.html#cd0ec7338d4c138083371dbb2cd0b475" title="Writes data into SRAM of the transceiver.">pal_trx_sram_write</a>(uint8_t addr, uint8_t *data, uint8_t length)
<a name="l00341"></a>00341 {
<a name="l00342"></a>00342     ENTER_TRX_REGION();
<a name="l00343"></a>00343 
<a name="l00344"></a>00344 <span class="preprocessor">#ifdef NON_BLOCKING_SPI</span>
<a name="l00345"></a>00345 <span class="preprocessor"></span>    <span class="keywordflow">while</span> (spi_state != SPI_IDLE)
<a name="l00346"></a>00346     {
<a name="l00347"></a>00347         <span class="comment">/* wait until SPI gets available */</span>
<a name="l00348"></a>00348     }
<a name="l00349"></a>00349 <span class="preprocessor">#endif</span>
<a name="l00350"></a>00350 <span class="preprocessor"></span>
<a name="l00351"></a>00351     <span class="comment">/* Start SPI transaction by pulling SEL low */</span>
<a name="l00352"></a>00352     SS_LOW();
<a name="l00353"></a>00353 
<a name="l00354"></a>00354     <span class="comment">/* Send the command byte */</span>
<a name="l00355"></a>00355     SPI_DATA_REG = TRX_CMD_SW;
<a name="l00356"></a>00356     SPI_WAIT();
<a name="l00357"></a>00357 
<a name="l00358"></a>00358     <span class="comment">/* Send the address from which the write operation should start */</span>
<a name="l00359"></a>00359     SPI_DATA_REG = addr;
<a name="l00360"></a>00360     SPI_WAIT();
<a name="l00361"></a>00361 
<a name="l00362"></a>00362     <span class="keywordflow">do</span>
<a name="l00363"></a>00363     {
<a name="l00364"></a>00364         <span class="comment">/* Upload the user data to transceiver data register */</span>
<a name="l00365"></a>00365         SPI_DATA_REG = *data++;
<a name="l00366"></a>00366         SPI_WAIT();
<a name="l00367"></a>00367 
<a name="l00368"></a>00368     } <span class="keywordflow">while</span> (--length &gt; 0);
<a name="l00369"></a>00369 
<a name="l00370"></a>00370     <span class="comment">/* Stop the SPI transaction by setting SEL high */</span>
<a name="l00371"></a>00371     SS_HIGH();
<a name="l00372"></a>00372 
<a name="l00373"></a>00373     LEAVE_TRX_REGION();
<a name="l00374"></a>00374 }
<a name="l00375"></a>00375 <span class="preprocessor">#endif  </span><span class="comment">/* #if defined(ENABLE_TRX_SRAM) || defined(DOXYGEN) */</span>
<a name="l00376"></a>00376 
<a name="l00377"></a>00377 
<a name="l00378"></a>00378 <span class="preprocessor">#if defined(ENABLE_TRX_SRAM) || defined(DOXYGEN)</span>
<a name="l00379"></a>00379 <span class="preprocessor"></span>
<a name="l00388"></a><a class="code" href="a00008.html#899c7617e32527f31ead2ea40ecfe913">00388</a> <span class="keywordtype">void</span> <a class="code" href="a00002.html#899c7617e32527f31ead2ea40ecfe913" title="Reads data from SRAM of the transceiver.">pal_trx_sram_read</a>(uint8_t addr, uint8_t *data, uint8_t length)
<a name="l00389"></a>00389 {
<a name="l00390"></a>00390     PAL_WAIT_500_NS();
<a name="l00391"></a>00391 
<a name="l00392"></a>00392     ENTER_TRX_REGION();
<a name="l00393"></a>00393 
<a name="l00394"></a>00394 <span class="preprocessor">#ifdef NON_BLOCKING_SPI</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span>    <span class="keywordflow">while</span> (spi_state != SPI_IDLE)
<a name="l00396"></a>00396     {
<a name="l00397"></a>00397         <span class="comment">/* wait until SPI gets available */</span>
<a name="l00398"></a>00398     }
<a name="l00399"></a>00399 <span class="preprocessor">#endif</span>
<a name="l00400"></a>00400 <span class="preprocessor"></span>
<a name="l00401"></a>00401     <span class="comment">/* Start SPI transaction by pulling SEL low */</span>
<a name="l00402"></a>00402     SS_LOW();
<a name="l00403"></a>00403 
<a name="l00404"></a>00404     <span class="comment">/* Send the command byte */</span>
<a name="l00405"></a>00405     SPI_DATA_REG = TRX_CMD_SR;
<a name="l00406"></a>00406     SPI_WAIT();
<a name="l00407"></a>00407 
<a name="l00408"></a>00408     <span class="comment">/* Send the address from which the read operation should start */</span>
<a name="l00409"></a>00409     SPI_DATA_REG = addr;
<a name="l00410"></a>00410     SPI_WAIT();
<a name="l00411"></a>00411 
<a name="l00412"></a>00412     <span class="keywordflow">do</span>
<a name="l00413"></a>00413     {
<a name="l00414"></a>00414         SPI_DATA_REG = SPI_DUMMY_VALUE;
<a name="l00415"></a>00415         SPI_WAIT();
<a name="l00416"></a>00416 
<a name="l00417"></a>00417         <span class="comment">/* Upload the received byte in the user provided location */</span>
<a name="l00418"></a>00418         *data++ = SPI_DATA_REG;
<a name="l00419"></a>00419     } <span class="keywordflow">while</span> (--length &gt; 0);
<a name="l00420"></a>00420 
<a name="l00421"></a>00421     SS_HIGH();
<a name="l00422"></a>00422 
<a name="l00423"></a>00423     LEAVE_TRX_REGION();
<a name="l00424"></a>00424 }
<a name="l00425"></a>00425 <span class="preprocessor">#endif  </span><span class="comment">/* #if defined(ENABLE_TRX_SRAM) || defined(DOXYGEN) */</span>
<a name="l00426"></a>00426 
<a name="l00427"></a>00427 <span class="comment">/* EOF */</span>
</pre></div></div>
<!$Id: atmel-footer.html 19276 2009-11-23 09:04:48Z sschneid $>
<html>
 <head>
  <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
  <title>@DOC_TITLE@</title>
  <link href="doxygen.css" rel="stylesheet" type="text/css">
</head>
<body>

<table width="100%" height="10%" bgcolor="#FFFFFF">
  <tr>
    <td colspan="6" height="1" background="..//img//blue.gif"></td>
  </tr>

  <tr>
    <td colspan="6">
    <address style="align: right;"><small>
Generated on Wed Feb 10 14:33:25 2010 for Platform Reference Manual - Radio Extender board REB231 V4.0.1 with ATxmega128A1 and AT86RF231 on STK600 and REB to STK600 Adapter by <a href="http://www.doxygen.org/index.html"><img src="doxygen.png" alt="doxygen" align="middle" border=0></a> 1.5.6</small></address>
    </td>
  </tr>

</table>
