INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/deniz/lab_2/lab_2.srcs/sources_1/new/Half_Adder_Behavioral.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Half_Adder_Behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port S is not allowed [/home/deniz/lab_2/lab_2.srcs/sources_1/new/Half_Adder_Behavioral.sv:25]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/deniz/lab_2/lab_2.srcs/sim_1/new/Half_Adder_Behavioral_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Half_Adder_Behavioral_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/lab_2/lab_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
