OB_ID=4567

CAM_END=10100
CAM_START=6460
CAM_FILE='16-01-30-121227.ts'
CAM_SEEK=0 # optional
CAM_STREAM='https://stream-a.fosdem.org/'

PRES_END=10127
PRES_SEEK=0 #optional
PRES_FILE='16-01-30-121200.ts'
PRES_START=6487
PRES_STREAM='https://stream-a.fosdem.org/'

ROOM='aw1121'

TITLE='A Free and Open Source Verilog-to-Bitstream Flow for iCE40 FPGAs'
SPEAKERS='Clifford Wolf'

