Timing Violation Report Max Delay Analysis

SmartTime Version 
Microsemi Corporation - Microsemi Libero Software Release  (Version 12.700.0.21)
Date: Fri Sep 20 18:05:46 2019


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Operating Conditions: slow_lv_ht
Scenario for Timing Analysis: timing_analysis


Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_108/MSC_i_110/MSC_i_120/s1:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/gen_dc_level.ram_rd_valid_int:D
  Delay (ns):              3.428
  Slack (ns):              2.491
  Arrival (ns):            9.836
  Required (ns):          12.327

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[0]:EN
  Delay (ns):              3.253
  Slack (ns):              2.527
  Arrival (ns):            9.724
  Required (ns):          12.251

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[1]:EN
  Delay (ns):              3.253
  Slack (ns):              2.527
  Arrival (ns):            9.724
  Required (ns):          12.251

Path 4
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[2]:EN
  Delay (ns):              3.253
  Slack (ns):              2.527
  Arrival (ns):            9.724
  Required (ns):          12.251

Path 5
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_chip_cs[0]:EN
  Delay (ns):              3.253
  Slack (ns):              2.528
  Arrival (ns):            9.724
  Required (ns):          12.252

Path 6
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_209/rw_req_reg[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[0]:EN
  Delay (ns):              3.248
  Slack (ns):              2.565
  Arrival (ns):            9.736
  Required (ns):          12.301

Path 7
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_209/rw_req_reg[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[1]:EN
  Delay (ns):              3.248
  Slack (ns):              2.565
  Arrival (ns):            9.736
  Required (ns):          12.301

Path 8
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_209/rw_req_reg[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[2]:EN
  Delay (ns):              3.248
  Slack (ns):              2.565
  Arrival (ns):            9.736
  Required (ns):          12.301

Path 9
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_209/rw_req_reg[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_chip_cs[0]:EN
  Delay (ns):              3.248
  Slack (ns):              2.566
  Arrival (ns):            9.736
  Required (ns):          12.302

Path 10
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[0]:EN
  Delay (ns):              3.260
  Slack (ns):              2.580
  Arrival (ns):            9.709
  Required (ns):          12.289

Path 11
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[1]:EN
  Delay (ns):              3.260
  Slack (ns):              2.580
  Arrival (ns):            9.709
  Required (ns):          12.289

Path 12
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[2]:EN
  Delay (ns):              3.260
  Slack (ns):              2.580
  Arrival (ns):            9.709
  Required (ns):          12.289

Path 13
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_chip_cs[0]:EN
  Delay (ns):              3.260
  Slack (ns):              2.581
  Arrival (ns):            9.709
  Required (ns):          12.290

Path 14
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_107/wr_ready:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/gen_dc_level.ram_rd_valid_int:D
  Delay (ns):              3.326
  Slack (ns):              2.584
  Arrival (ns):            9.743
  Required (ns):          12.327

Path 15
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[0]:EN
  Delay (ns):              3.237
  Slack (ns):              2.603
  Arrival (ns):            9.686
  Required (ns):          12.289

Path 16
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[1]:EN
  Delay (ns):              3.237
  Slack (ns):              2.603
  Arrival (ns):            9.686
  Required (ns):          12.289

Path 17
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[2]:EN
  Delay (ns):              3.237
  Slack (ns):              2.603
  Arrival (ns):            9.686
  Required (ns):          12.289

Path 18
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_chip_cs[0]:EN
  Delay (ns):              3.237
  Slack (ns):              2.604
  Arrival (ns):            9.686
  Required (ns):          12.290

Path 19
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[0]:EN
  Delay (ns):              3.160
  Slack (ns):              2.620
  Arrival (ns):            9.631
  Required (ns):          12.251

Path 20
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[1]:EN
  Delay (ns):              3.160
  Slack (ns):              2.620
  Arrival (ns):            9.631
  Required (ns):          12.251

Path 21
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[2]:EN
  Delay (ns):              3.160
  Slack (ns):              2.620
  Arrival (ns):            9.631
  Required (ns):          12.251

Path 22
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_chip_cs[0]:EN
  Delay (ns):              3.160
  Slack (ns):              2.621
  Arrival (ns):            9.631
  Required (ns):          12.252

Path 23
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[0]:EN
  Delay (ns):              3.214
  Slack (ns):              2.626
  Arrival (ns):            9.663
  Required (ns):          12.289

Path 24
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[1]:EN
  Delay (ns):              3.214
  Slack (ns):              2.626
  Arrival (ns):            9.663
  Required (ns):          12.289

Path 25
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[2]:EN
  Delay (ns):              3.214
  Slack (ns):              2.626
  Arrival (ns):            9.663
  Required (ns):          12.289

Path 26
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_chip_cs[0]:EN
  Delay (ns):              3.214
  Slack (ns):              2.627
  Arrival (ns):            9.663
  Required (ns):          12.290

Path 27
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[0]:EN
  Delay (ns):              3.132
  Slack (ns):              2.645
  Arrival (ns):            9.606
  Required (ns):          12.251

Path 28
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[1]:EN
  Delay (ns):              3.132
  Slack (ns):              2.645
  Arrival (ns):            9.606
  Required (ns):          12.251

Path 29
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[2]:EN
  Delay (ns):              3.132
  Slack (ns):              2.645
  Arrival (ns):            9.606
  Required (ns):          12.251

Path 30
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_chip_cs[0]:EN
  Delay (ns):              3.132
  Slack (ns):              2.646
  Arrival (ns):            9.606
  Required (ns):          12.252

Path 31
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/mr_reload_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[0]:EN
  Delay (ns):              3.126
  Slack (ns):              2.649
  Arrival (ns):            9.602
  Required (ns):          12.251

Path 32
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/mr_reload_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[1]:EN
  Delay (ns):              3.126
  Slack (ns):              2.649
  Arrival (ns):            9.602
  Required (ns):          12.251

Path 33
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/mr_reload_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[2]:EN
  Delay (ns):              3.126
  Slack (ns):              2.649
  Arrival (ns):            9.602
  Required (ns):          12.251

Path 34
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/mr_reload_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_chip_cs[0]:EN
  Delay (ns):              3.126
  Slack (ns):              2.650
  Arrival (ns):            9.602
  Required (ns):          12.252

Path 35
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[0]:EN
  Delay (ns):              3.181
  Slack (ns):              2.659
  Arrival (ns):            9.630
  Required (ns):          12.289

Path 36
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[1]:EN
  Delay (ns):              3.181
  Slack (ns):              2.659
  Arrival (ns):            9.630
  Required (ns):          12.289

Path 37
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[2]:EN
  Delay (ns):              3.181
  Slack (ns):              2.659
  Arrival (ns):            9.630
  Required (ns):          12.289

Path 38
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_chip_cs[0]:EN
  Delay (ns):              3.181
  Slack (ns):              2.660
  Arrival (ns):            9.630
  Required (ns):          12.290

Path 39
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[0]:EN
  Delay (ns):              3.115
  Slack (ns):              2.665
  Arrival (ns):            9.586
  Required (ns):          12.251

Path 40
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[1]:EN
  Delay (ns):              3.115
  Slack (ns):              2.665
  Arrival (ns):            9.586
  Required (ns):          12.251

Path 41
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[2]:EN
  Delay (ns):              3.115
  Slack (ns):              2.665
  Arrival (ns):            9.586
  Required (ns):          12.251

Path 42
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_chip_cs[0]:EN
  Delay (ns):              3.115
  Slack (ns):              2.666
  Arrival (ns):            9.586
  Required (ns):          12.252

Path 43
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/wr_ack[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[0]:EN
  Delay (ns):              3.149
  Slack (ns):              2.669
  Arrival (ns):            9.620
  Required (ns):          12.289

Path 44
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/wr_ack[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[1]:EN
  Delay (ns):              3.149
  Slack (ns):              2.669
  Arrival (ns):            9.620
  Required (ns):          12.289

Path 45
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/wr_ack[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[2]:EN
  Delay (ns):              3.149
  Slack (ns):              2.669
  Arrival (ns):            9.620
  Required (ns):          12.289

Path 46
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/mpr_mode_reg:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[0]:EN
  Delay (ns):              3.097
  Slack (ns):              2.670
  Arrival (ns):            9.581
  Required (ns):          12.251

Path 47
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/mpr_mode_reg:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[1]:EN
  Delay (ns):              3.097
  Slack (ns):              2.670
  Arrival (ns):            9.581
  Required (ns):          12.251

Path 48
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/mpr_mode_reg:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[2]:EN
  Delay (ns):              3.097
  Slack (ns):              2.670
  Arrival (ns):            9.581
  Required (ns):          12.251

Path 49
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/wr_ack[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_chip_cs[0]:EN
  Delay (ns):              3.149
  Slack (ns):              2.670
  Arrival (ns):            9.620
  Required (ns):          12.290

Path 50
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/mpr_mode_reg:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_chip_cs[0]:EN
  Delay (ns):              3.097
  Slack (ns):              2.671
  Arrival (ns):            9.581
  Required (ns):          12.252

Path 51
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_209/rw_req_reg[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[0]:EN
  Delay (ns):              3.139
  Slack (ns):              2.675
  Arrival (ns):            9.626
  Required (ns):          12.301

Path 52
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_209/rw_req_reg[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[1]:EN
  Delay (ns):              3.139
  Slack (ns):              2.675
  Arrival (ns):            9.626
  Required (ns):          12.301

Path 53
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_209/rw_req_reg[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[2]:EN
  Delay (ns):              3.139
  Slack (ns):              2.675
  Arrival (ns):            9.626
  Required (ns):          12.301

Path 54
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_209/rw_req_reg[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_chip_cs[0]:EN
  Delay (ns):              3.139
  Slack (ns):              2.676
  Arrival (ns):            9.626
  Required (ns):          12.302

Path 55
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[0]:EN
  Delay (ns):              3.075
  Slack (ns):              2.708
  Arrival (ns):            9.543
  Required (ns):          12.251

Path 56
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[1]:EN
  Delay (ns):              3.075
  Slack (ns):              2.708
  Arrival (ns):            9.543
  Required (ns):          12.251

Path 57
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[2]:EN
  Delay (ns):              3.075
  Slack (ns):              2.708
  Arrival (ns):            9.543
  Required (ns):          12.251

Path 58
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_chip_cs[0]:EN
  Delay (ns):              3.075
  Slack (ns):              2.709
  Arrival (ns):            9.543
  Required (ns):          12.252

Path 59
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[0]:EN
  Delay (ns):              3.064
  Slack (ns):              2.716
  Arrival (ns):            9.535
  Required (ns):          12.251

Path 60
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[1]:EN
  Delay (ns):              3.064
  Slack (ns):              2.716
  Arrival (ns):            9.535
  Required (ns):          12.251

Path 61
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[2]:EN
  Delay (ns):              3.064
  Slack (ns):              2.716
  Arrival (ns):            9.535
  Required (ns):          12.251

Path 62
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_chip_cs[0]:EN
  Delay (ns):              3.064
  Slack (ns):              2.717
  Arrival (ns):            9.535
  Required (ns):          12.252

Path 63
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_init_mr_addr_1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[0]:EN
  Delay (ns):              3.044
  Slack (ns):              2.729
  Arrival (ns):            9.522
  Required (ns):          12.251

Path 64
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_init_mr_addr_1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[1]:EN
  Delay (ns):              3.044
  Slack (ns):              2.729
  Arrival (ns):            9.522
  Required (ns):          12.251

Path 65
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_init_mr_addr_1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[2]:EN
  Delay (ns):              3.044
  Slack (ns):              2.729
  Arrival (ns):            9.522
  Required (ns):          12.251

Path 66
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_205/rw_req_reg[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[0]:EN
  Delay (ns):              3.098
  Slack (ns):              2.729
  Arrival (ns):            9.572
  Required (ns):          12.301

Path 67
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_205/rw_req_reg[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[1]:EN
  Delay (ns):              3.098
  Slack (ns):              2.729
  Arrival (ns):            9.572
  Required (ns):          12.301

Path 68
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_205/rw_req_reg[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[2]:EN
  Delay (ns):              3.098
  Slack (ns):              2.729
  Arrival (ns):            9.572
  Required (ns):          12.301

Path 69
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_init_mr_addr_1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_chip_cs[0]:EN
  Delay (ns):              3.044
  Slack (ns):              2.730
  Arrival (ns):            9.522
  Required (ns):          12.252

Path 70
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_205/rw_req_reg[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_chip_cs[0]:EN
  Delay (ns):              3.098
  Slack (ns):              2.730
  Arrival (ns):            9.572
  Required (ns):          12.302

Path 71
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[13]:EN
  Delay (ns):              3.099
  Slack (ns):              2.736
  Arrival (ns):            9.548
  Required (ns):          12.284

Path 72
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_206/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[0]:EN
  Delay (ns):              3.069
  Slack (ns):              2.740
  Arrival (ns):            9.549
  Required (ns):          12.289

Path 73
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_206/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[1]:EN
  Delay (ns):              3.069
  Slack (ns):              2.740
  Arrival (ns):            9.549
  Required (ns):          12.289

Path 74
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_206/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[2]:EN
  Delay (ns):              3.069
  Slack (ns):              2.740
  Arrival (ns):            9.549
  Required (ns):          12.289

Path 75
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_206/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_chip_cs[0]:EN
  Delay (ns):              3.069
  Slack (ns):              2.741
  Arrival (ns):            9.549
  Required (ns):          12.290

Path 76
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[13]:EN
  Delay (ns):              3.027
  Slack (ns):              2.748
  Arrival (ns):            9.498
  Required (ns):          12.246

Path 77
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[13]:EN
  Delay (ns):              3.082
  Slack (ns):              2.753
  Arrival (ns):            9.531
  Required (ns):          12.284

Path 78
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_init_mr_addr_1[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[0]:EN
  Delay (ns):              3.010
  Slack (ns):              2.756
  Arrival (ns):            9.495
  Required (ns):          12.251

Path 79
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_init_mr_addr_1[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[1]:EN
  Delay (ns):              3.010
  Slack (ns):              2.756
  Arrival (ns):            9.495
  Required (ns):          12.251

Path 80
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_init_mr_addr_1[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[2]:EN
  Delay (ns):              3.010
  Slack (ns):              2.756
  Arrival (ns):            9.495
  Required (ns):          12.251

Path 81
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_init_mr_addr_1[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_chip_cs[0]:EN
  Delay (ns):              3.010
  Slack (ns):              2.757
  Arrival (ns):            9.495
  Required (ns):          12.252

Path 82
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_205/rw_req_reg[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[0]:EN
  Delay (ns):              3.052
  Slack (ns):              2.771
  Arrival (ns):            9.518
  Required (ns):          12.289

Path 83
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_205/rw_req_reg[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[1]:EN
  Delay (ns):              3.052
  Slack (ns):              2.771
  Arrival (ns):            9.518
  Required (ns):          12.289

Path 84
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_205/rw_req_reg[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[2]:EN
  Delay (ns):              3.052
  Slack (ns):              2.771
  Arrival (ns):            9.518
  Required (ns):          12.289

Path 85
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_205/rw_req_reg[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_chip_cs[0]:EN
  Delay (ns):              3.052
  Slack (ns):              2.772
  Arrival (ns):            9.518
  Required (ns):          12.290

Path 86
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_209/wr_sel_reg:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[0]:EN
  Delay (ns):              3.053
  Slack (ns):              2.774
  Arrival (ns):            9.527
  Required (ns):          12.301

Path 87
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_209/wr_sel_reg:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[1]:EN
  Delay (ns):              3.053
  Slack (ns):              2.774
  Arrival (ns):            9.527
  Required (ns):          12.301

Path 88
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_209/wr_sel_reg:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[2]:EN
  Delay (ns):              3.053
  Slack (ns):              2.774
  Arrival (ns):            9.527
  Required (ns):          12.301

Path 89
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_209/wr_sel_reg:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_chip_cs[0]:EN
  Delay (ns):              3.053
  Slack (ns):              2.775
  Arrival (ns):            9.527
  Required (ns):          12.302

Path 90
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[13]:EN
  Delay (ns):              3.059
  Slack (ns):              2.776
  Arrival (ns):            9.508
  Required (ns):          12.284

Path 91
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_108/MSC_i_110/MSC_i_113/s1:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/gen_dc_level.ram_rd_valid_int:D
  Delay (ns):              3.139
  Slack (ns):              2.781
  Arrival (ns):            9.546
  Required (ns):          12.327

Path 92
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_init_mr_addr_1[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[0]:EN
  Delay (ns):              2.984
  Slack (ns):              2.782
  Arrival (ns):            9.469
  Required (ns):          12.251

Path 93
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_init_mr_addr_1[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[1]:EN
  Delay (ns):              2.984
  Slack (ns):              2.782
  Arrival (ns):            9.469
  Required (ns):          12.251

Path 94
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_init_mr_addr_1[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[2]:EN
  Delay (ns):              2.984
  Slack (ns):              2.782
  Arrival (ns):            9.469
  Required (ns):          12.251

Path 95
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_209/rw_req_reg[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[13]:EN
  Delay (ns):              3.039
  Slack (ns):              2.782
  Arrival (ns):            9.527
  Required (ns):          12.309

Path 96
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_init_mr_addr_1[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_chip_cs[0]:EN
  Delay (ns):              2.984
  Slack (ns):              2.783
  Arrival (ns):            9.469
  Required (ns):          12.252

Path 97
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/user_pchall_req:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[0]:EN
  Delay (ns):              3.041
  Slack (ns):              2.784
  Arrival (ns):            9.505
  Required (ns):          12.289

Path 98
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/user_pchall_req:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[1]:EN
  Delay (ns):              3.041
  Slack (ns):              2.784
  Arrival (ns):            9.505
  Required (ns):          12.289

Path 99
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/user_pchall_req:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[2]:EN
  Delay (ns):              3.041
  Slack (ns):              2.784
  Arrival (ns):            9.505
  Required (ns):          12.289

Path 100
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_205/rw_req_reg[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[0]:EN
  Delay (ns):              3.055
  Slack (ns):              2.785
  Arrival (ns):            9.504
  Required (ns):          12.289

