

================================================================
== Vivado HLS Report for 'subconv_3x3_32_strid'
================================================================
* Date:           Fri Dec 21 19:43:43 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       try_single_function
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  394033|  394033|  394033|  394033|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  394032|  394032|     16418|          -|          -|    24|    no    |
        | + Loop 1.1              |   16416|   16416|      1026|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |    1024|    1024|        64|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |      60|      60|        20|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      18|      18|         6|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond5)
	2  / (exitcond5)
4 --> 
	5  / (!exitcond6)
	3  / (exitcond6)
5 --> 
	12  / (exitcond7)
	6  / (!exitcond7)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	6  / true
12 --> 
	13  / true
13 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_14 (28)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:342
:0  br label %.loopexit8


 <State 2>: 3.31ns
ST_2: co (30)  [1/1] 0.00ns
.loopexit8:0  %co = phi i5 [ 0, %0 ], [ %co_4, %.loopexit8.loopexit ]

ST_2: co_cast (31)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
.loopexit8:1  %co_cast = zext i5 %co to i32

ST_2: co_cast_cast (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
.loopexit8:2  %co_cast_cast = zext i5 %co to i8

ST_2: tmp_102 (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
.loopexit8:3  %tmp_102 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co, i2 0)

ST_2: p_shl2_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
.loopexit8:4  %p_shl2_cast = zext i7 %tmp_102 to i8

ST_2: tmp_103 (35)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:348
.loopexit8:5  %tmp_103 = sub i8 %p_shl2_cast, %co_cast_cast

ST_2: tmp_110_cast (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
.loopexit8:6  %tmp_110_cast = sext i8 %tmp_103 to i9

ST_2: tmp_104 (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
.loopexit8:7  %tmp_104 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co, i4 0)

ST_2: p_shl_cast (38)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
.loopexit8:8  %p_shl_cast = zext i9 %tmp_104 to i10

ST_2: tmp_105 (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
.loopexit8:9  %tmp_105 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

ST_2: p_shl1_cast (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:352
.loopexit8:10  %p_shl1_cast = zext i6 %tmp_105 to i10

ST_2: tmp_106 (41)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:352
.loopexit8:11  %tmp_106 = add i10 %p_shl1_cast, %p_shl_cast

ST_2: exitcond4 (42)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:342
.loopexit8:12  %exitcond4 = icmp eq i5 %co, -8

ST_2: empty (43)  [1/1] 0.00ns
.loopexit8:13  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: co_4 (44)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:342
.loopexit8:14  %co_4 = add i5 %co, 1

ST_2: StgValue_30 (45)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
.loopexit8:15  br i1 %exitcond4, label %2, label %.preheader47.preheader

ST_2: bias_V_addr (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:351
.preheader47.preheader:0  %bias_V_addr = getelementptr [24 x i8]* %bias_V, i32 0, i32 %co_cast

ST_2: StgValue_32 (48)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:343
.preheader47.preheader:1  br label %.preheader47

ST_2: StgValue_33 (230)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:381
:0  ret void


 <State 3>: 4.67ns
ST_3: h (50)  [1/1] 0.00ns
.preheader47:0  %h = phi i5 [ %h_4, %1 ], [ 1, %.preheader47.preheader ]

ST_3: h_cast9_cast (51)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:352
.preheader47:1  %h_cast9_cast = zext i5 %h to i10

ST_3: tmp_107 (52)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:352
.preheader47:2  %tmp_107 = add i10 %h_cast9_cast, %tmp_106

ST_3: p_shl3_cast (53)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:352
.preheader47:3  %p_shl3_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_107, i4 0)

ST_3: tmp_108 (54)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:352
.preheader47:4  %tmp_108 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_107, i1 false)

ST_3: p_shl4_cast (55)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:352
.preheader47:5  %p_shl4_cast = zext i11 %tmp_108 to i14

ST_3: tmp_109 (56)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:352
.preheader47:6  %tmp_109 = add i14 %p_shl3_cast, %p_shl4_cast

ST_3: exitcond5 (57)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:343
.preheader47:7  %exitcond5 = icmp eq i5 %h, -15

ST_3: empty_51 (58)  [1/1] 0.00ns
.preheader47:8  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: StgValue_43 (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:343
.preheader47:9  br i1 %exitcond5, label %.loopexit8.loopexit, label %.preheader46.preheader

ST_3: tmp (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
.preheader46.preheader:0  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h, i1 false)

ST_3: StgValue_45 (62)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:344
.preheader46.preheader:1  br label %.preheader46

ST_3: StgValue_46 (228)  [1/1] 0.00ns
.loopexit8.loopexit:0  br label %.loopexit8


 <State 4>: 3.31ns
ST_4: w (64)  [1/1] 0.00ns
.preheader46:0  %w = phi i5 [ %w_4, %_ifconv1 ], [ 1, %.preheader46.preheader ]

ST_4: w_cast8_cast (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:352
.preheader46:1  %w_cast8_cast = zext i5 %w to i14

ST_4: tmp_110 (66)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:352
.preheader46:2  %tmp_110 = add i14 %tmp_109, %w_cast8_cast

ST_4: tmp_118_cast (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:352
.preheader46:3  %tmp_118_cast = zext i14 %tmp_110 to i32

ST_4: output_V_addr (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:352
.preheader46:4  %output_V_addr = getelementptr [7776 x i8]* %output_V, i32 0, i32 %tmp_118_cast

ST_4: exitcond6 (69)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:344
.preheader46:5  %exitcond6 = icmp eq i5 %w, -15

ST_4: empty_52 (70)  [1/1] 0.00ns
.preheader46:6  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: StgValue_54 (71)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:344
.preheader46:7  br i1 %exitcond6, label %1, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

ST_4: tmp_s (73)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %w, i1 false)

ST_4: StgValue_56 (74)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:346
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  br label %.loopexit

ST_4: h_4 (225)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:343
:0  %h_4 = add i5 %h, 1

ST_4: StgValue_58 (226)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:343
:1  br label %.preheader47


 <State 5>: 4.64ns
ST_5: p_Val2_s (76)  [1/1] 0.00ns
.loopexit:0  %p_Val2_s = phi i8 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %p_Val2_28, %.loopexit.loopexit ]

ST_5: m (77)  [1/1] 0.00ns
.loopexit:1  %m = phi i2 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %m_4, %.loopexit.loopexit ]

ST_5: m_cast7_cast (78)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
.loopexit:2  %m_cast7_cast = zext i2 %m to i9

ST_5: tmp_111 (79)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:348
.loopexit:3  %tmp_111 = add i9 %m_cast7_cast, %tmp_110_cast

ST_5: tmp_112 (80)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348 (grouped into LUT with out node tmp_113)
.loopexit:4  %tmp_112 = shl i9 %tmp_111, 2

ST_5: tmp_113 (81)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:348 (out node of the LUT)
.loopexit:5  %tmp_113 = sub i9 %tmp_112, %tmp_111

ST_5: exitcond7 (82)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:346
.loopexit:6  %exitcond7 = icmp eq i2 %m, -1

ST_5: empty_53 (83)  [1/1] 0.00ns
.loopexit:7  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_4 (84)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:346
.loopexit:8  %m_4 = add i2 1, %m

ST_5: StgValue_68 (85)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:346
.loopexit:9  br i1 %exitcond7, label %_ifconv1, label %.preheader.preheader

ST_5: tmp2 (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348 (grouped into LUT with out node tmp_42)
.preheader.preheader:0  %tmp2 = xor i2 %m, -2

ST_5: tmp2_cast (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348 (grouped into LUT with out node tmp_42)
.preheader.preheader:1  %tmp2_cast = sext i2 %tmp2 to i6

ST_5: tmp_42 (89)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:348 (out node of the LUT)
.preheader.preheader:2  %tmp_42 = add i6 %tmp, %tmp2_cast

ST_5: tmp_114 (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
.preheader.preheader:3  %tmp_114 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_42, i5 0)

ST_5: p_shl6_cast (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
.preheader.preheader:4  %p_shl6_cast = zext i11 %tmp_114 to i12

ST_5: tmp_115 (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
.preheader.preheader:5  %tmp_115 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %tmp_42, i1 false)

ST_5: p_shl7_cast (93)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
.preheader.preheader:6  %p_shl7_cast = zext i7 %tmp_115 to i12

ST_5: tmp_116 (94)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:348
.preheader.preheader:7  %tmp_116 = add i12 %p_shl7_cast, %p_shl6_cast

ST_5: StgValue_77 (95)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:347
.preheader.preheader:8  br label %.preheader

ST_5: p_Val2_25 (207)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:351
_ifconv1:1  %p_Val2_25 = load i8* %bias_V_addr, align 1

ST_5: w_4 (222)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:344
_ifconv1:16  %w_4 = add i5 %w, 1


 <State 6>: 7.89ns
ST_6: p_Val2_28 (97)  [1/1] 0.00ns
.preheader:0  %p_Val2_28 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

ST_6: n (98)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ 0, %.preheader.preheader ], [ %n_4, %_ifconv ]

ST_6: n_cast6_cast (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
.preheader:2  %n_cast6_cast = zext i2 %n to i9

ST_6: tmp_117 (100)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:348
.preheader:3  %tmp_117 = add i9 %tmp_113, %n_cast6_cast

ST_6: tmp_125_cast (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
.preheader:4  %tmp_125_cast = zext i9 %tmp_117 to i32

ST_6: weight_V_addr (102)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
.preheader:5  %weight_V_addr = getelementptr [216 x i8]* %weight_V, i32 0, i32 %tmp_125_cast

ST_6: exitcond (103)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:347
.preheader:6  %exitcond = icmp eq i2 %n, -1

ST_6: empty_54 (104)  [1/1] 0.00ns
.preheader:7  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_6: n_4 (105)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:347
.preheader:8  %n_4 = add i2 %n, 1

ST_6: StgValue_89 (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:347
.preheader:9  br i1 %exitcond, label %.loopexit.loopexit, label %_ifconv

ST_6: tmp3 (108)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348 (grouped into LUT with out node tmp_43)
_ifconv:0  %tmp3 = xor i2 %n, -2

ST_6: tmp3_cast (109)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348 (grouped into LUT with out node tmp_43)
_ifconv:1  %tmp3_cast = sext i2 %tmp3 to i6

ST_6: tmp_43 (110)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:348 (out node of the LUT)
_ifconv:2  %tmp_43 = add i6 %tmp3_cast, %tmp_s

ST_6: tmp_60_cast_cast (111)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:3  %tmp_60_cast_cast = zext i6 %tmp_43 to i12

ST_6: tmp_118 (112)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:4  %tmp_118 = add i12 %tmp_60_cast_cast, %tmp_116

ST_6: tmp_126_cast (113)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:5  %tmp_126_cast = zext i12 %tmp_118 to i32

ST_6: input_0_V_addr (114)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:6  %input_0_V_addr = getelementptr [1156 x i8]* %input_0_V, i32 0, i32 %tmp_126_cast

ST_6: input_1_V_addr (115)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:7  %input_1_V_addr = getelementptr [1156 x i8]* %input_1_V, i32 0, i32 %tmp_126_cast

ST_6: input_2_V_addr (116)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:8  %input_2_V_addr = getelementptr [1156 x i8]* %input_2_V, i32 0, i32 %tmp_126_cast

ST_6: input_3_V_addr (117)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:9  %input_3_V_addr = getelementptr [1156 x i8]* %input_3_V, i32 0, i32 %tmp_126_cast

ST_6: input_4_V_addr (118)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:10  %input_4_V_addr = getelementptr [1156 x i8]* %input_4_V, i32 0, i32 %tmp_126_cast

ST_6: input_5_V_addr (119)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:11  %input_5_V_addr = getelementptr [1156 x i8]* %input_5_V, i32 0, i32 %tmp_126_cast

ST_6: input_6_V_addr (120)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:12  %input_6_V_addr = getelementptr [1156 x i8]* %input_6_V, i32 0, i32 %tmp_126_cast

ST_6: input_7_V_addr (121)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:13  %input_7_V_addr = getelementptr [1156 x i8]* %input_7_V, i32 0, i32 %tmp_126_cast

ST_6: input_8_V_addr (122)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:14  %input_8_V_addr = getelementptr [1156 x i8]* %input_8_V, i32 0, i32 %tmp_126_cast

ST_6: input_9_V_addr (123)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:15  %input_9_V_addr = getelementptr [1156 x i8]* %input_9_V, i32 0, i32 %tmp_126_cast

ST_6: input_10_V_addr (124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:16  %input_10_V_addr = getelementptr [1156 x i8]* %input_10_V, i32 0, i32 %tmp_126_cast

ST_6: input_11_V_addr (125)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:17  %input_11_V_addr = getelementptr [1156 x i8]* %input_11_V, i32 0, i32 %tmp_126_cast

ST_6: input_12_V_addr (126)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:18  %input_12_V_addr = getelementptr [1156 x i8]* %input_12_V, i32 0, i32 %tmp_126_cast

ST_6: input_13_V_addr (127)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:19  %input_13_V_addr = getelementptr [1156 x i8]* %input_13_V, i32 0, i32 %tmp_126_cast

ST_6: input_14_V_addr (128)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:20  %input_14_V_addr = getelementptr [1156 x i8]* %input_14_V, i32 0, i32 %tmp_126_cast

ST_6: input_15_V_addr (129)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:21  %input_15_V_addr = getelementptr [1156 x i8]* %input_15_V, i32 0, i32 %tmp_126_cast

ST_6: input_16_V_addr (130)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:22  %input_16_V_addr = getelementptr [1156 x i8]* %input_16_V, i32 0, i32 %tmp_126_cast

ST_6: input_17_V_addr (131)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:23  %input_17_V_addr = getelementptr [1156 x i8]* %input_17_V, i32 0, i32 %tmp_126_cast

ST_6: input_18_V_addr (132)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:24  %input_18_V_addr = getelementptr [1156 x i8]* %input_18_V, i32 0, i32 %tmp_126_cast

ST_6: input_19_V_addr (133)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:25  %input_19_V_addr = getelementptr [1156 x i8]* %input_19_V, i32 0, i32 %tmp_126_cast

ST_6: input_20_V_addr (134)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:26  %input_20_V_addr = getelementptr [1156 x i8]* %input_20_V, i32 0, i32 %tmp_126_cast

ST_6: input_21_V_addr (135)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:27  %input_21_V_addr = getelementptr [1156 x i8]* %input_21_V, i32 0, i32 %tmp_126_cast

ST_6: input_22_V_addr (136)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:28  %input_22_V_addr = getelementptr [1156 x i8]* %input_22_V, i32 0, i32 %tmp_126_cast

ST_6: input_23_V_addr (137)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:29  %input_23_V_addr = getelementptr [1156 x i8]* %input_23_V, i32 0, i32 %tmp_126_cast

ST_6: weight_V_load (138)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:30  %weight_V_load = load i8* %weight_V_addr, align 1

ST_6: input_0_V_load (140)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:32  %input_0_V_load = load i8* %input_0_V_addr, align 1

ST_6: input_1_V_load (141)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:33  %input_1_V_load = load i8* %input_1_V_addr, align 1

ST_6: input_2_V_load (142)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:34  %input_2_V_load = load i8* %input_2_V_addr, align 1

ST_6: input_3_V_load (143)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:35  %input_3_V_load = load i8* %input_3_V_addr, align 1

ST_6: input_4_V_load (144)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:36  %input_4_V_load = load i8* %input_4_V_addr, align 1

ST_6: input_5_V_load (145)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:37  %input_5_V_load = load i8* %input_5_V_addr, align 1

ST_6: input_6_V_load (146)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:38  %input_6_V_load = load i8* %input_6_V_addr, align 1

ST_6: input_7_V_load (147)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:39  %input_7_V_load = load i8* %input_7_V_addr, align 1

ST_6: input_8_V_load (148)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:40  %input_8_V_load = load i8* %input_8_V_addr, align 1

ST_6: input_9_V_load (149)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:41  %input_9_V_load = load i8* %input_9_V_addr, align 1

ST_6: input_10_V_load (150)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:42  %input_10_V_load = load i8* %input_10_V_addr, align 1

ST_6: input_11_V_load (151)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:43  %input_11_V_load = load i8* %input_11_V_addr, align 1

ST_6: input_12_V_load (152)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:44  %input_12_V_load = load i8* %input_12_V_addr, align 1

ST_6: input_13_V_load (153)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:45  %input_13_V_load = load i8* %input_13_V_addr, align 1

ST_6: input_14_V_load (154)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:46  %input_14_V_load = load i8* %input_14_V_addr, align 1

ST_6: input_15_V_load (155)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:47  %input_15_V_load = load i8* %input_15_V_addr, align 1

ST_6: input_16_V_load (156)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:48  %input_16_V_load = load i8* %input_16_V_addr, align 1

ST_6: input_17_V_load (157)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:49  %input_17_V_load = load i8* %input_17_V_addr, align 1

ST_6: input_18_V_load (158)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:50  %input_18_V_load = load i8* %input_18_V_addr, align 1

ST_6: input_19_V_load (159)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:51  %input_19_V_load = load i8* %input_19_V_addr, align 1

ST_6: input_20_V_load (160)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:52  %input_20_V_load = load i8* %input_20_V_addr, align 1

ST_6: input_21_V_load (161)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:53  %input_21_V_load = load i8* %input_21_V_addr, align 1

ST_6: input_22_V_load (162)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:54  %input_22_V_load = load i8* %input_22_V_addr, align 1

ST_6: input_23_V_load (163)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:55  %input_23_V_load = load i8* %input_23_V_addr, align 1

ST_6: StgValue_145 (204)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 7>: 6.46ns
ST_7: weight_V_load (138)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:30  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: input_0_V_load (140)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:32  %input_0_V_load = load i8* %input_0_V_addr, align 1

ST_7: input_1_V_load (141)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:33  %input_1_V_load = load i8* %input_1_V_addr, align 1

ST_7: input_2_V_load (142)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:34  %input_2_V_load = load i8* %input_2_V_addr, align 1

ST_7: input_3_V_load (143)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:35  %input_3_V_load = load i8* %input_3_V_addr, align 1

ST_7: input_4_V_load (144)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:36  %input_4_V_load = load i8* %input_4_V_addr, align 1

ST_7: input_5_V_load (145)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:37  %input_5_V_load = load i8* %input_5_V_addr, align 1

ST_7: input_6_V_load (146)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:38  %input_6_V_load = load i8* %input_6_V_addr, align 1

ST_7: input_7_V_load (147)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:39  %input_7_V_load = load i8* %input_7_V_addr, align 1

ST_7: input_8_V_load (148)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:40  %input_8_V_load = load i8* %input_8_V_addr, align 1

ST_7: input_9_V_load (149)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:41  %input_9_V_load = load i8* %input_9_V_addr, align 1

ST_7: input_10_V_load (150)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:42  %input_10_V_load = load i8* %input_10_V_addr, align 1

ST_7: input_11_V_load (151)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:43  %input_11_V_load = load i8* %input_11_V_addr, align 1

ST_7: input_12_V_load (152)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:44  %input_12_V_load = load i8* %input_12_V_addr, align 1

ST_7: input_13_V_load (153)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:45  %input_13_V_load = load i8* %input_13_V_addr, align 1

ST_7: input_14_V_load (154)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:46  %input_14_V_load = load i8* %input_14_V_addr, align 1

ST_7: input_15_V_load (155)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:47  %input_15_V_load = load i8* %input_15_V_addr, align 1

ST_7: input_16_V_load (156)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:48  %input_16_V_load = load i8* %input_16_V_addr, align 1

ST_7: input_17_V_load (157)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:49  %input_17_V_load = load i8* %input_17_V_addr, align 1

ST_7: input_18_V_load (158)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:50  %input_18_V_load = load i8* %input_18_V_addr, align 1

ST_7: input_19_V_load (159)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:51  %input_19_V_load = load i8* %input_19_V_addr, align 1

ST_7: input_20_V_load (160)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:52  %input_20_V_load = load i8* %input_20_V_addr, align 1

ST_7: input_21_V_load (161)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:53  %input_21_V_load = load i8* %input_21_V_addr, align 1

ST_7: input_22_V_load (162)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:54  %input_22_V_load = load i8* %input_22_V_addr, align 1

ST_7: input_23_V_load (163)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:55  %input_23_V_load = load i8* %input_23_V_addr, align 1

ST_7: tmp_38 (164)  [1/1] 3.20ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:56  %tmp_38 = call i8 @_ssdm_op_Mux.ap_auto.24i8.i5(i8 %input_0_V_load, i8 %input_1_V_load, i8 %input_2_V_load, i8 %input_3_V_load, i8 %input_4_V_load, i8 %input_5_V_load, i8 %input_6_V_load, i8 %input_7_V_load, i8 %input_8_V_load, i8 %input_9_V_load, i8 %input_10_V_load, i8 %input_11_V_load, i8 %input_12_V_load, i8 %input_13_V_load, i8 %input_14_V_load, i8 %input_15_V_load, i8 %input_16_V_load, i8 %input_17_V_load, i8 %input_18_V_load, i8 %input_19_V_load, i8 %input_20_V_load, i8 %input_21_V_load, i8 %input_22_V_load, i8 %input_23_V_load, i5 %co)


 <State 8>: 6.43ns
ST_8: OP1_V (139)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:31  %OP1_V = sext i8 %weight_V_load to i16

ST_8: OP2_V (165)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:57  %OP2_V = sext i8 %tmp_38 to i16

ST_8: p_Val2_3 (166)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:58  %p_Val2_3 = mul i16 %OP1_V, %OP2_V

ST_8: tmp_120 (172)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:64  %tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_3, i32 5)


 <State 9>: 6.78ns
ST_9: tmp_44 (167)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:59  %tmp_44 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_28, i6 0)

ST_9: tmp_62_cast (168)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:60  %tmp_62_cast = sext i14 %tmp_44 to i16

ST_9: p_Val2_29 (169)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:61  %p_Val2_29 = add i16 %tmp_62_cast, %p_Val2_3

ST_9: signbit (170)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:62  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_29, i32 15)

ST_9: p_Val2_30 (171)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:63  %p_Val2_30 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_29, i32 6, i32 13)

ST_9: tmp_45 (173)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:65  %tmp_45 = zext i1 %tmp_120 to i8

ST_9: tmp_121 (174)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348 (grouped into LUT with out node carry)
_ifconv:66  %tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_29, i32 13)

ST_9: p_Val2_31 (175)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:67  %p_Val2_31 = add i8 %p_Val2_30, %tmp_45

ST_9: newsignbit (176)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:68  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_31, i32 7)

ST_9: tmp_46 (177)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348 (grouped into LUT with out node carry)
_ifconv:69  %tmp_46 = xor i1 %newsignbit, true

ST_9: carry (178)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:348 (out node of the LUT)
_ifconv:70  %carry = and i1 %tmp_121, %tmp_46

ST_9: tmp_47 (180)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:72  %tmp_47 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_29, i32 14, i32 15)


 <State 10>: 8.28ns
ST_10: tmp_123 (179)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:71  %tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_29, i32 14)

ST_10: Range1_all_ones (181)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:73  %Range1_all_ones = icmp eq i2 %tmp_47, -1

ST_10: Range1_all_zeros (182)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:74  %Range1_all_zeros = icmp eq i2 %tmp_47, 0

ST_10: deleted_zeros (183)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:75  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_10: tmp_48 (184)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:76  %tmp_48 = xor i1 %tmp_123, true

ST_10: p_41_i_i (185)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:77  %p_41_i_i = and i1 %signbit, %tmp_48

ST_10: deleted_ones (186)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:78  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_10: p_38_i_i (187)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:79  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_10: p_not_i_i (188)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:80  %p_not_i_i = xor i1 %deleted_zeros, true

ST_10: brmerge_i_i4 (189)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:81  %brmerge_i_i4 = or i1 %newsignbit, %p_not_i_i

ST_10: tmp_49 (190)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:348
_ifconv:82  %tmp_49 = xor i1 %signbit, true

ST_10: overflow (191)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:83  %overflow = and i1 %brmerge_i_i4, %tmp_49

ST_10: brmerge40_demorgan_i (192)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:348 (out node of the LUT)
_ifconv:84  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_10: tmp4_demorgan (193)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348 (grouped into LUT with out node underflow)
_ifconv:85  %tmp4_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_10: tmp4 (194)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348 (grouped into LUT with out node underflow)
_ifconv:86  %tmp4 = xor i1 %tmp4_demorgan, true

ST_10: underflow (195)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:348 (out node of the LUT)
_ifconv:87  %underflow = and i1 %signbit, %tmp4

ST_10: brmerge_i_i_i (196)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:348 (out node of the LUT)
_ifconv:88  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 11>: 4.14ns
ST_11: tmp5 (197)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348 (grouped into LUT with out node sum_V)
_ifconv:89  %tmp5 = or i1 %brmerge40_demorgan_i, %tmp_49

ST_11: underflow_not (198)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348 (grouped into LUT with out node sum_V)
_ifconv:90  %underflow_not = or i1 %tmp5, %p_38_i_i

ST_11: p_Val2_32_mux (199)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:348 (out node of the LUT)
_ifconv:91  %p_Val2_32_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_31

ST_11: p_Val2_s_55 (200)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:348 (grouped into LUT with out node sum_V)
_ifconv:92  %p_Val2_s_55 = select i1 %underflow, i8 -128, i8 %p_Val2_31

ST_11: sum_V (201)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:348 (out node of the LUT)
_ifconv:93  %sum_V = select i1 %underflow_not, i8 %p_Val2_32_mux, i8 %p_Val2_s_55

ST_11: StgValue_210 (202)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:347
_ifconv:94  br label %.preheader


 <State 12>: 4.64ns
ST_12: tmp_39 (206)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:351
_ifconv1:0  %tmp_39 = sext i8 %p_Val2_s to i9

ST_12: p_Val2_25 (207)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:351
_ifconv1:1  %p_Val2_25 = load i8* %bias_V_addr, align 1

ST_12: tmp_40 (208)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:351
_ifconv1:2  %tmp_40 = sext i8 %p_Val2_25 to i9

ST_12: p_Val2_26 (209)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:351
_ifconv1:3  %p_Val2_26 = add i9 %tmp_40, %tmp_39

ST_12: isneg (210)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:351
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_26, i32 8)

ST_12: result_V (211)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:351
_ifconv1:5  %result_V = add i8 %p_Val2_25, %p_Val2_s

ST_12: newsignbit_5 (212)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:351
_ifconv1:6  %newsignbit_5 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)


 <State 13>: 7.39ns
ST_13: tmp_41 (213)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:351 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_41 = xor i1 %newsignbit_5, true

ST_13: underflow_5 (214)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:351 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_5 = and i1 %isneg, %tmp_41

ST_13: brmerge_i_i (215)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:351 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_5

ST_13: isneg_not (216)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:351 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_13: brmerge9 (217)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:351 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_5, %isneg_not

ST_13: result_V_mux (218)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:351 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_13: p_result_V (219)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:351 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_5, i8 -128, i8 %result_V

ST_13: result_1 (220)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:351 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_13: StgValue_226 (221)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:352
_ifconv1:15  store i8 %result_1, i8* %output_V_addr, align 1

ST_13: StgValue_227 (223)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:344
_ifconv1:17  br label %.preheader46



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_16_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_17_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_18_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_19_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_20_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_21_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_22_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_23_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_14          (br               ) [ 01111111111111]
co                   (phi              ) [ 00101111111111]
co_cast              (zext             ) [ 00000000000000]
co_cast_cast         (zext             ) [ 00000000000000]
tmp_102              (bitconcatenate   ) [ 00000000000000]
p_shl2_cast          (zext             ) [ 00000000000000]
tmp_103              (sub              ) [ 00000000000000]
tmp_110_cast         (sext             ) [ 00011111111111]
tmp_104              (bitconcatenate   ) [ 00000000000000]
p_shl_cast           (zext             ) [ 00000000000000]
tmp_105              (bitconcatenate   ) [ 00000000000000]
p_shl1_cast          (zext             ) [ 00000000000000]
tmp_106              (add              ) [ 00011111111111]
exitcond4            (icmp             ) [ 00111111111111]
empty                (speclooptripcount) [ 00000000000000]
co_4                 (add              ) [ 01111111111111]
StgValue_30          (br               ) [ 00000000000000]
bias_V_addr          (getelementptr    ) [ 00011111111111]
StgValue_32          (br               ) [ 00111111111111]
StgValue_33          (ret              ) [ 00000000000000]
h                    (phi              ) [ 00011111111111]
h_cast9_cast         (zext             ) [ 00000000000000]
tmp_107              (add              ) [ 00000000000000]
p_shl3_cast          (bitconcatenate   ) [ 00000000000000]
tmp_108              (bitconcatenate   ) [ 00000000000000]
p_shl4_cast          (zext             ) [ 00000000000000]
tmp_109              (add              ) [ 00001111111111]
exitcond5            (icmp             ) [ 00111111111111]
empty_51             (speclooptripcount) [ 00000000000000]
StgValue_43          (br               ) [ 00000000000000]
tmp                  (bitconcatenate   ) [ 00001111111111]
StgValue_45          (br               ) [ 00111111111111]
StgValue_46          (br               ) [ 01111111111111]
w                    (phi              ) [ 00001111111100]
w_cast8_cast         (zext             ) [ 00000000000000]
tmp_110              (add              ) [ 00000000000000]
tmp_118_cast         (zext             ) [ 00000000000000]
output_V_addr        (getelementptr    ) [ 00000111111111]
exitcond6            (icmp             ) [ 00111111111111]
empty_52             (speclooptripcount) [ 00000000000000]
StgValue_54          (br               ) [ 00000000000000]
tmp_s                (bitconcatenate   ) [ 00000111111100]
StgValue_56          (br               ) [ 00111111111111]
h_4                  (add              ) [ 00111111111111]
StgValue_58          (br               ) [ 00111111111111]
p_Val2_s             (phi              ) [ 00000111111110]
m                    (phi              ) [ 00000100000000]
m_cast7_cast         (zext             ) [ 00000000000000]
tmp_111              (add              ) [ 00000000000000]
tmp_112              (shl              ) [ 00000000000000]
tmp_113              (sub              ) [ 00000011111100]
exitcond7            (icmp             ) [ 00111111111111]
empty_53             (speclooptripcount) [ 00000000000000]
m_4                  (add              ) [ 00111111111111]
StgValue_68          (br               ) [ 00000000000000]
tmp2                 (xor              ) [ 00000000000000]
tmp2_cast            (sext             ) [ 00000000000000]
tmp_42               (add              ) [ 00000000000000]
tmp_114              (bitconcatenate   ) [ 00000000000000]
p_shl6_cast          (zext             ) [ 00000000000000]
tmp_115              (bitconcatenate   ) [ 00000000000000]
p_shl7_cast          (zext             ) [ 00000000000000]
tmp_116              (add              ) [ 00000011111100]
StgValue_77          (br               ) [ 00111111111111]
w_4                  (add              ) [ 00111000000011]
p_Val2_28            (phi              ) [ 00111111110011]
n                    (phi              ) [ 00000010000000]
n_cast6_cast         (zext             ) [ 00000000000000]
tmp_117              (add              ) [ 00000000000000]
tmp_125_cast         (zext             ) [ 00000000000000]
weight_V_addr        (getelementptr    ) [ 00000001000000]
exitcond             (icmp             ) [ 00111111111111]
empty_54             (speclooptripcount) [ 00000000000000]
n_4                  (add              ) [ 00111111111111]
StgValue_89          (br               ) [ 00000000000000]
tmp3                 (xor              ) [ 00000000000000]
tmp3_cast            (sext             ) [ 00000000000000]
tmp_43               (add              ) [ 00000000000000]
tmp_60_cast_cast     (zext             ) [ 00000000000000]
tmp_118              (add              ) [ 00000000000000]
tmp_126_cast         (zext             ) [ 00000000000000]
input_0_V_addr       (getelementptr    ) [ 00000001000000]
input_1_V_addr       (getelementptr    ) [ 00000001000000]
input_2_V_addr       (getelementptr    ) [ 00000001000000]
input_3_V_addr       (getelementptr    ) [ 00000001000000]
input_4_V_addr       (getelementptr    ) [ 00000001000000]
input_5_V_addr       (getelementptr    ) [ 00000001000000]
input_6_V_addr       (getelementptr    ) [ 00000001000000]
input_7_V_addr       (getelementptr    ) [ 00000001000000]
input_8_V_addr       (getelementptr    ) [ 00000001000000]
input_9_V_addr       (getelementptr    ) [ 00000001000000]
input_10_V_addr      (getelementptr    ) [ 00000001000000]
input_11_V_addr      (getelementptr    ) [ 00000001000000]
input_12_V_addr      (getelementptr    ) [ 00000001000000]
input_13_V_addr      (getelementptr    ) [ 00000001000000]
input_14_V_addr      (getelementptr    ) [ 00000001000000]
input_15_V_addr      (getelementptr    ) [ 00000001000000]
input_16_V_addr      (getelementptr    ) [ 00000001000000]
input_17_V_addr      (getelementptr    ) [ 00000001000000]
input_18_V_addr      (getelementptr    ) [ 00000001000000]
input_19_V_addr      (getelementptr    ) [ 00000001000000]
input_20_V_addr      (getelementptr    ) [ 00000001000000]
input_21_V_addr      (getelementptr    ) [ 00000001000000]
input_22_V_addr      (getelementptr    ) [ 00000001000000]
input_23_V_addr      (getelementptr    ) [ 00000001000000]
StgValue_145         (br               ) [ 00111111111111]
weight_V_load        (load             ) [ 00000000100000]
input_0_V_load       (load             ) [ 00000000000000]
input_1_V_load       (load             ) [ 00000000000000]
input_2_V_load       (load             ) [ 00000000000000]
input_3_V_load       (load             ) [ 00000000000000]
input_4_V_load       (load             ) [ 00000000000000]
input_5_V_load       (load             ) [ 00000000000000]
input_6_V_load       (load             ) [ 00000000000000]
input_7_V_load       (load             ) [ 00000000000000]
input_8_V_load       (load             ) [ 00000000000000]
input_9_V_load       (load             ) [ 00000000000000]
input_10_V_load      (load             ) [ 00000000000000]
input_11_V_load      (load             ) [ 00000000000000]
input_12_V_load      (load             ) [ 00000000000000]
input_13_V_load      (load             ) [ 00000000000000]
input_14_V_load      (load             ) [ 00000000000000]
input_15_V_load      (load             ) [ 00000000000000]
input_16_V_load      (load             ) [ 00000000000000]
input_17_V_load      (load             ) [ 00000000000000]
input_18_V_load      (load             ) [ 00000000000000]
input_19_V_load      (load             ) [ 00000000000000]
input_20_V_load      (load             ) [ 00000000000000]
input_21_V_load      (load             ) [ 00000000000000]
input_22_V_load      (load             ) [ 00000000000000]
input_23_V_load      (load             ) [ 00000000000000]
tmp_38               (mux              ) [ 00000000100000]
OP1_V                (sext             ) [ 00000000000000]
OP2_V                (sext             ) [ 00000000000000]
p_Val2_3             (mul              ) [ 00000000010000]
tmp_120              (bitselect        ) [ 00000000010000]
tmp_44               (bitconcatenate   ) [ 00000000000000]
tmp_62_cast          (sext             ) [ 00000000000000]
p_Val2_29            (add              ) [ 00000000001000]
signbit              (bitselect        ) [ 00000000001000]
p_Val2_30            (partselect       ) [ 00000000000000]
tmp_45               (zext             ) [ 00000000000000]
tmp_121              (bitselect        ) [ 00000000000000]
p_Val2_31            (add              ) [ 00000000001100]
newsignbit           (bitselect        ) [ 00000000001000]
tmp_46               (xor              ) [ 00000000000000]
carry                (and              ) [ 00000000001000]
tmp_47               (partselect       ) [ 00000000001000]
tmp_123              (bitselect        ) [ 00000000000000]
Range1_all_ones      (icmp             ) [ 00000000000000]
Range1_all_zeros     (icmp             ) [ 00000000000000]
deleted_zeros        (select           ) [ 00000000000000]
tmp_48               (xor              ) [ 00000000000000]
p_41_i_i             (and              ) [ 00000000000000]
deleted_ones         (select           ) [ 00000000000000]
p_38_i_i             (and              ) [ 00000000000100]
p_not_i_i            (xor              ) [ 00000000000000]
brmerge_i_i4         (or               ) [ 00000000000000]
tmp_49               (xor              ) [ 00000000000100]
overflow             (and              ) [ 00000000000000]
brmerge40_demorgan_i (and              ) [ 00000000000100]
tmp4_demorgan        (or               ) [ 00000000000000]
tmp4                 (xor              ) [ 00000000000000]
underflow            (and              ) [ 00000000000100]
brmerge_i_i_i        (or               ) [ 00000000000100]
tmp5                 (or               ) [ 00000000000000]
underflow_not        (or               ) [ 00000000000000]
p_Val2_32_mux        (select           ) [ 00000000000000]
p_Val2_s_55          (select           ) [ 00000000000000]
sum_V                (select           ) [ 00111111111111]
StgValue_210         (br               ) [ 00111111111111]
tmp_39               (sext             ) [ 00000000000000]
p_Val2_25            (load             ) [ 00000000000000]
tmp_40               (sext             ) [ 00000000000000]
p_Val2_26            (add              ) [ 00000000000000]
isneg                (bitselect        ) [ 00000000000001]
result_V             (add              ) [ 00000000000001]
newsignbit_5         (bitselect        ) [ 00000000000001]
tmp_41               (xor              ) [ 00000000000000]
underflow_5          (and              ) [ 00000000000000]
brmerge_i_i          (xor              ) [ 00000000000000]
isneg_not            (xor              ) [ 00000000000000]
brmerge9             (or               ) [ 00000000000000]
result_V_mux         (select           ) [ 00000000000000]
p_result_V           (select           ) [ 00000000000000]
result_1             (select           ) [ 00000000000000]
StgValue_226         (store            ) [ 00000000000000]
StgValue_227         (br               ) [ 00111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_4_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_5_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_6_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_7_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_8_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_9_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_10_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_10_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_11_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_11_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="input_12_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_12_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="input_13_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_13_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="input_14_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_14_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="input_15_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_15_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="input_16_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_16_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="input_17_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_17_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="input_18_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_18_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="input_19_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_19_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="input_20_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_20_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="input_21_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_21_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="input_22_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_22_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="input_23_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_23_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="weight_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="bias_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="output_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.24i8.i5"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="bias_V_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="5" slack="0"/>
<pin id="142" dir="1" index="3" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="output_V_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="14" slack="0"/>
<pin id="149" dir="1" index="3" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="3"/>
<pin id="154" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="155" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_25/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="weight_V_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="9" slack="0"/>
<pin id="160" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_addr/6 "/>
</bind>
</comp>

<comp id="163" class="1004" name="input_0_V_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="12" slack="0"/>
<pin id="167" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_V_addr/6 "/>
</bind>
</comp>

<comp id="170" class="1004" name="input_1_V_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="12" slack="0"/>
<pin id="174" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_V_addr/6 "/>
</bind>
</comp>

<comp id="177" class="1004" name="input_2_V_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="12" slack="0"/>
<pin id="181" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_V_addr/6 "/>
</bind>
</comp>

<comp id="184" class="1004" name="input_3_V_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="12" slack="0"/>
<pin id="188" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_3_V_addr/6 "/>
</bind>
</comp>

<comp id="191" class="1004" name="input_4_V_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="12" slack="0"/>
<pin id="195" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_4_V_addr/6 "/>
</bind>
</comp>

<comp id="198" class="1004" name="input_5_V_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="12" slack="0"/>
<pin id="202" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_5_V_addr/6 "/>
</bind>
</comp>

<comp id="205" class="1004" name="input_6_V_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="12" slack="0"/>
<pin id="209" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_6_V_addr/6 "/>
</bind>
</comp>

<comp id="212" class="1004" name="input_7_V_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="12" slack="0"/>
<pin id="216" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_7_V_addr/6 "/>
</bind>
</comp>

<comp id="219" class="1004" name="input_8_V_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="12" slack="0"/>
<pin id="223" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_8_V_addr/6 "/>
</bind>
</comp>

<comp id="226" class="1004" name="input_9_V_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="12" slack="0"/>
<pin id="230" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_9_V_addr/6 "/>
</bind>
</comp>

<comp id="233" class="1004" name="input_10_V_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="12" slack="0"/>
<pin id="237" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_10_V_addr/6 "/>
</bind>
</comp>

<comp id="240" class="1004" name="input_11_V_addr_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="12" slack="0"/>
<pin id="244" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_11_V_addr/6 "/>
</bind>
</comp>

<comp id="247" class="1004" name="input_12_V_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="12" slack="0"/>
<pin id="251" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_12_V_addr/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="input_13_V_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="12" slack="0"/>
<pin id="258" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_13_V_addr/6 "/>
</bind>
</comp>

<comp id="261" class="1004" name="input_14_V_addr_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="12" slack="0"/>
<pin id="265" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_14_V_addr/6 "/>
</bind>
</comp>

<comp id="268" class="1004" name="input_15_V_addr_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="12" slack="0"/>
<pin id="272" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_15_V_addr/6 "/>
</bind>
</comp>

<comp id="275" class="1004" name="input_16_V_addr_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="12" slack="0"/>
<pin id="279" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_16_V_addr/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="input_17_V_addr_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="12" slack="0"/>
<pin id="286" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_17_V_addr/6 "/>
</bind>
</comp>

<comp id="289" class="1004" name="input_18_V_addr_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="12" slack="0"/>
<pin id="293" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_18_V_addr/6 "/>
</bind>
</comp>

<comp id="296" class="1004" name="input_19_V_addr_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="12" slack="0"/>
<pin id="300" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_19_V_addr/6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="input_20_V_addr_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="12" slack="0"/>
<pin id="307" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_20_V_addr/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="input_21_V_addr_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="12" slack="0"/>
<pin id="314" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_21_V_addr/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="input_22_V_addr_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="12" slack="0"/>
<pin id="321" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_22_V_addr/6 "/>
</bind>
</comp>

<comp id="324" class="1004" name="input_23_V_addr_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="12" slack="0"/>
<pin id="328" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_23_V_addr/6 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_access_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="334" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_V_load/6 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="11" slack="0"/>
<pin id="338" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="339" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_V_load/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_access_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="11" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="344" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_V_load/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_access_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="11" slack="0"/>
<pin id="348" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="349" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_2_V_load/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_access_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="11" slack="0"/>
<pin id="353" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="354" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_3_V_load/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_access_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="11" slack="0"/>
<pin id="358" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="359" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_4_V_load/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_access_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="11" slack="0"/>
<pin id="363" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="364" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_5_V_load/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="11" slack="0"/>
<pin id="368" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="369" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_6_V_load/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_access_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="11" slack="0"/>
<pin id="373" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="374" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_7_V_load/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_access_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="11" slack="0"/>
<pin id="378" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="379" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_8_V_load/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_access_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="11" slack="0"/>
<pin id="383" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="384" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_9_V_load/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_access_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="11" slack="0"/>
<pin id="388" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="389" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_10_V_load/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_access_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="11" slack="0"/>
<pin id="393" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="394" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_11_V_load/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_access_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="11" slack="0"/>
<pin id="398" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="399" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_12_V_load/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_access_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="11" slack="0"/>
<pin id="403" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="404" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_13_V_load/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_access_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="11" slack="0"/>
<pin id="408" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="409" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_14_V_load/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_access_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="11" slack="0"/>
<pin id="413" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="414" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_15_V_load/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_access_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="11" slack="0"/>
<pin id="418" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="419" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_16_V_load/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="grp_access_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="11" slack="0"/>
<pin id="423" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="424" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_17_V_load/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_access_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="11" slack="0"/>
<pin id="428" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="429" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_18_V_load/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_access_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="11" slack="0"/>
<pin id="433" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="434" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_19_V_load/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_access_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="11" slack="0"/>
<pin id="438" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="439" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_20_V_load/6 "/>
</bind>
</comp>

<comp id="441" class="1004" name="grp_access_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="11" slack="0"/>
<pin id="443" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="444" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_21_V_load/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="grp_access_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="11" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="449" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_22_V_load/6 "/>
</bind>
</comp>

<comp id="451" class="1004" name="grp_access_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="11" slack="0"/>
<pin id="453" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="454" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_23_V_load/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="StgValue_226_access_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="13" slack="3"/>
<pin id="458" dir="0" index="1" bw="8" slack="0"/>
<pin id="459" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_226/13 "/>
</bind>
</comp>

<comp id="460" class="1005" name="co_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="5" slack="1"/>
<pin id="462" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="464" class="1004" name="co_phi_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="1"/>
<pin id="466" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="467" dir="0" index="2" bw="5" slack="0"/>
<pin id="468" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="469" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="472" class="1005" name="h_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="5" slack="1"/>
<pin id="474" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="476" class="1004" name="h_phi_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="5" slack="1"/>
<pin id="478" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="479" dir="0" index="2" bw="1" slack="1"/>
<pin id="480" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="481" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="484" class="1005" name="w_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="1"/>
<pin id="486" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="488" class="1004" name="w_phi_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="5" slack="1"/>
<pin id="490" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="491" dir="0" index="2" bw="1" slack="1"/>
<pin id="492" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="493" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="496" class="1005" name="p_Val2_s_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="1"/>
<pin id="498" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="500" class="1004" name="p_Val2_s_phi_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="503" dir="0" index="2" bw="8" slack="1"/>
<pin id="504" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="505" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="508" class="1005" name="m_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="2" slack="1"/>
<pin id="510" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="512" class="1004" name="m_phi_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="515" dir="0" index="2" bw="2" slack="0"/>
<pin id="516" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="517" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="519" class="1005" name="p_Val2_28_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="1"/>
<pin id="521" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_28 (phireg) "/>
</bind>
</comp>

<comp id="523" class="1004" name="p_Val2_28_phi_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="1"/>
<pin id="525" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="526" dir="0" index="2" bw="8" slack="1"/>
<pin id="527" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="528" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_28/6 "/>
</bind>
</comp>

<comp id="531" class="1005" name="n_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="2" slack="1"/>
<pin id="533" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="535" class="1004" name="n_phi_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="1"/>
<pin id="537" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="538" dir="0" index="2" bw="2" slack="0"/>
<pin id="539" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="540" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/6 "/>
</bind>
</comp>

<comp id="542" class="1004" name="co_cast_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="5" slack="0"/>
<pin id="544" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="co_cast_cast_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="5" slack="0"/>
<pin id="549" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast_cast/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_102_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="7" slack="0"/>
<pin id="553" dir="0" index="1" bw="5" slack="0"/>
<pin id="554" dir="0" index="2" bw="1" slack="0"/>
<pin id="555" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_102/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="p_shl2_cast_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="7" slack="0"/>
<pin id="561" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_103_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="7" slack="0"/>
<pin id="565" dir="0" index="1" bw="5" slack="0"/>
<pin id="566" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_103/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_110_cast_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="0"/>
<pin id="571" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_110_cast/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_104_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="9" slack="0"/>
<pin id="575" dir="0" index="1" bw="5" slack="0"/>
<pin id="576" dir="0" index="2" bw="1" slack="0"/>
<pin id="577" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_104/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="p_shl_cast_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="9" slack="0"/>
<pin id="583" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_105_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="6" slack="0"/>
<pin id="587" dir="0" index="1" bw="5" slack="0"/>
<pin id="588" dir="0" index="2" bw="1" slack="0"/>
<pin id="589" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_105/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="p_shl1_cast_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="6" slack="0"/>
<pin id="595" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_106_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="6" slack="0"/>
<pin id="599" dir="0" index="1" bw="9" slack="0"/>
<pin id="600" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_106/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="exitcond4_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="5" slack="0"/>
<pin id="605" dir="0" index="1" bw="4" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="co_4_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="5" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_4/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="h_cast9_cast_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="5" slack="0"/>
<pin id="617" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast9_cast/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_107_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="5" slack="0"/>
<pin id="621" dir="0" index="1" bw="10" slack="1"/>
<pin id="622" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_107/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="p_shl3_cast_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="14" slack="0"/>
<pin id="626" dir="0" index="1" bw="10" slack="0"/>
<pin id="627" dir="0" index="2" bw="1" slack="0"/>
<pin id="628" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_108_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="11" slack="0"/>
<pin id="634" dir="0" index="1" bw="10" slack="0"/>
<pin id="635" dir="0" index="2" bw="1" slack="0"/>
<pin id="636" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_108/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="p_shl4_cast_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="11" slack="0"/>
<pin id="642" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_109_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="14" slack="0"/>
<pin id="646" dir="0" index="1" bw="11" slack="0"/>
<pin id="647" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_109/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="exitcond5_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="5" slack="0"/>
<pin id="652" dir="0" index="1" bw="5" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="6" slack="0"/>
<pin id="658" dir="0" index="1" bw="5" slack="0"/>
<pin id="659" dir="0" index="2" bw="1" slack="0"/>
<pin id="660" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="w_cast8_cast_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="5" slack="0"/>
<pin id="666" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast8_cast/4 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_110_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="14" slack="1"/>
<pin id="670" dir="0" index="1" bw="5" slack="0"/>
<pin id="671" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_110/4 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_118_cast_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="14" slack="0"/>
<pin id="675" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_118_cast/4 "/>
</bind>
</comp>

<comp id="678" class="1004" name="exitcond6_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="5" slack="0"/>
<pin id="680" dir="0" index="1" bw="5" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_s_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="6" slack="0"/>
<pin id="686" dir="0" index="1" bw="5" slack="0"/>
<pin id="687" dir="0" index="2" bw="1" slack="0"/>
<pin id="688" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="h_4_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="5" slack="1"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_4/4 "/>
</bind>
</comp>

<comp id="698" class="1004" name="m_cast7_cast_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="2" slack="0"/>
<pin id="700" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast7_cast/5 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_111_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="2" slack="0"/>
<pin id="704" dir="0" index="1" bw="8" slack="3"/>
<pin id="705" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_111/5 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_112_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="9" slack="0"/>
<pin id="709" dir="0" index="1" bw="3" slack="0"/>
<pin id="710" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_112/5 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_113_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="9" slack="0"/>
<pin id="715" dir="0" index="1" bw="9" slack="0"/>
<pin id="716" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_113/5 "/>
</bind>
</comp>

<comp id="719" class="1004" name="exitcond7_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="2" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/5 "/>
</bind>
</comp>

<comp id="725" class="1004" name="m_4_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="2" slack="0"/>
<pin id="728" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_4/5 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp2_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="2" slack="0"/>
<pin id="733" dir="0" index="1" bw="2" slack="0"/>
<pin id="734" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp2_cast_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="2" slack="0"/>
<pin id="739" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/5 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_42_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="6" slack="2"/>
<pin id="743" dir="0" index="1" bw="2" slack="0"/>
<pin id="744" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_42/5 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_114_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="11" slack="0"/>
<pin id="748" dir="0" index="1" bw="6" slack="0"/>
<pin id="749" dir="0" index="2" bw="1" slack="0"/>
<pin id="750" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_114/5 "/>
</bind>
</comp>

<comp id="754" class="1004" name="p_shl6_cast_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="11" slack="0"/>
<pin id="756" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/5 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_115_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="7" slack="0"/>
<pin id="760" dir="0" index="1" bw="6" slack="0"/>
<pin id="761" dir="0" index="2" bw="1" slack="0"/>
<pin id="762" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_115/5 "/>
</bind>
</comp>

<comp id="766" class="1004" name="p_shl7_cast_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="7" slack="0"/>
<pin id="768" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/5 "/>
</bind>
</comp>

<comp id="770" class="1004" name="tmp_116_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="7" slack="0"/>
<pin id="772" dir="0" index="1" bw="11" slack="0"/>
<pin id="773" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_116/5 "/>
</bind>
</comp>

<comp id="776" class="1004" name="w_4_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="5" slack="1"/>
<pin id="778" dir="0" index="1" bw="1" slack="0"/>
<pin id="779" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_4/5 "/>
</bind>
</comp>

<comp id="782" class="1004" name="n_cast6_cast_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="2" slack="0"/>
<pin id="784" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast6_cast/6 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp_117_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="9" slack="1"/>
<pin id="788" dir="0" index="1" bw="2" slack="0"/>
<pin id="789" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_117/6 "/>
</bind>
</comp>

<comp id="791" class="1004" name="tmp_125_cast_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="9" slack="0"/>
<pin id="793" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_125_cast/6 "/>
</bind>
</comp>

<comp id="796" class="1004" name="exitcond_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="2" slack="0"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="802" class="1004" name="n_4_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="2" slack="0"/>
<pin id="804" dir="0" index="1" bw="1" slack="0"/>
<pin id="805" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_4/6 "/>
</bind>
</comp>

<comp id="808" class="1004" name="tmp3_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="2" slack="0"/>
<pin id="810" dir="0" index="1" bw="2" slack="0"/>
<pin id="811" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp3/6 "/>
</bind>
</comp>

<comp id="814" class="1004" name="tmp3_cast_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="2" slack="0"/>
<pin id="816" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/6 "/>
</bind>
</comp>

<comp id="818" class="1004" name="tmp_43_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="2" slack="0"/>
<pin id="820" dir="0" index="1" bw="6" slack="2"/>
<pin id="821" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_43/6 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_60_cast_cast_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="6" slack="0"/>
<pin id="825" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_60_cast_cast/6 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp_118_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="6" slack="0"/>
<pin id="829" dir="0" index="1" bw="12" slack="1"/>
<pin id="830" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_118/6 "/>
</bind>
</comp>

<comp id="832" class="1004" name="tmp_126_cast_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="12" slack="0"/>
<pin id="834" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_126_cast/6 "/>
</bind>
</comp>

<comp id="860" class="1004" name="tmp_38_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="8" slack="0"/>
<pin id="862" dir="0" index="1" bw="8" slack="0"/>
<pin id="863" dir="0" index="2" bw="8" slack="0"/>
<pin id="864" dir="0" index="3" bw="8" slack="0"/>
<pin id="865" dir="0" index="4" bw="8" slack="0"/>
<pin id="866" dir="0" index="5" bw="8" slack="0"/>
<pin id="867" dir="0" index="6" bw="8" slack="0"/>
<pin id="868" dir="0" index="7" bw="8" slack="0"/>
<pin id="869" dir="0" index="8" bw="8" slack="0"/>
<pin id="870" dir="0" index="9" bw="8" slack="0"/>
<pin id="871" dir="0" index="10" bw="8" slack="0"/>
<pin id="872" dir="0" index="11" bw="8" slack="0"/>
<pin id="873" dir="0" index="12" bw="8" slack="0"/>
<pin id="874" dir="0" index="13" bw="8" slack="0"/>
<pin id="875" dir="0" index="14" bw="8" slack="0"/>
<pin id="876" dir="0" index="15" bw="8" slack="0"/>
<pin id="877" dir="0" index="16" bw="8" slack="0"/>
<pin id="878" dir="0" index="17" bw="8" slack="0"/>
<pin id="879" dir="0" index="18" bw="8" slack="0"/>
<pin id="880" dir="0" index="19" bw="8" slack="0"/>
<pin id="881" dir="0" index="20" bw="8" slack="0"/>
<pin id="882" dir="0" index="21" bw="8" slack="0"/>
<pin id="883" dir="0" index="22" bw="8" slack="0"/>
<pin id="884" dir="0" index="23" bw="8" slack="0"/>
<pin id="885" dir="0" index="24" bw="8" slack="0"/>
<pin id="886" dir="0" index="25" bw="5" slack="5"/>
<pin id="887" dir="1" index="26" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_38/7 "/>
</bind>
</comp>

<comp id="914" class="1004" name="OP1_V_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="8" slack="1"/>
<pin id="916" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/8 "/>
</bind>
</comp>

<comp id="917" class="1004" name="OP2_V_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="8" slack="1"/>
<pin id="919" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/8 "/>
</bind>
</comp>

<comp id="920" class="1004" name="p_Val2_3_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="8" slack="0"/>
<pin id="922" dir="0" index="1" bw="8" slack="0"/>
<pin id="923" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/8 "/>
</bind>
</comp>

<comp id="926" class="1004" name="tmp_120_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="0"/>
<pin id="928" dir="0" index="1" bw="16" slack="0"/>
<pin id="929" dir="0" index="2" bw="4" slack="0"/>
<pin id="930" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_120/8 "/>
</bind>
</comp>

<comp id="934" class="1004" name="tmp_44_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="14" slack="0"/>
<pin id="936" dir="0" index="1" bw="8" slack="3"/>
<pin id="937" dir="0" index="2" bw="1" slack="0"/>
<pin id="938" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_44/9 "/>
</bind>
</comp>

<comp id="942" class="1004" name="tmp_62_cast_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="14" slack="0"/>
<pin id="944" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_62_cast/9 "/>
</bind>
</comp>

<comp id="946" class="1004" name="p_Val2_29_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="14" slack="0"/>
<pin id="948" dir="0" index="1" bw="16" slack="1"/>
<pin id="949" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_29/9 "/>
</bind>
</comp>

<comp id="951" class="1004" name="signbit_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="0"/>
<pin id="953" dir="0" index="1" bw="16" slack="0"/>
<pin id="954" dir="0" index="2" bw="5" slack="0"/>
<pin id="955" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/9 "/>
</bind>
</comp>

<comp id="959" class="1004" name="p_Val2_30_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="8" slack="0"/>
<pin id="961" dir="0" index="1" bw="16" slack="0"/>
<pin id="962" dir="0" index="2" bw="4" slack="0"/>
<pin id="963" dir="0" index="3" bw="5" slack="0"/>
<pin id="964" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_30/9 "/>
</bind>
</comp>

<comp id="969" class="1004" name="tmp_45_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="1"/>
<pin id="971" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_45/9 "/>
</bind>
</comp>

<comp id="972" class="1004" name="tmp_121_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="0"/>
<pin id="974" dir="0" index="1" bw="16" slack="0"/>
<pin id="975" dir="0" index="2" bw="5" slack="0"/>
<pin id="976" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_121/9 "/>
</bind>
</comp>

<comp id="980" class="1004" name="p_Val2_31_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="8" slack="0"/>
<pin id="982" dir="0" index="1" bw="1" slack="0"/>
<pin id="983" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_31/9 "/>
</bind>
</comp>

<comp id="986" class="1004" name="newsignbit_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="1" slack="0"/>
<pin id="988" dir="0" index="1" bw="8" slack="0"/>
<pin id="989" dir="0" index="2" bw="4" slack="0"/>
<pin id="990" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/9 "/>
</bind>
</comp>

<comp id="994" class="1004" name="tmp_46_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="1" slack="0"/>
<pin id="996" dir="0" index="1" bw="1" slack="0"/>
<pin id="997" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_46/9 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="carry_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="1" slack="0"/>
<pin id="1002" dir="0" index="1" bw="1" slack="0"/>
<pin id="1003" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry/9 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="tmp_47_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="2" slack="0"/>
<pin id="1008" dir="0" index="1" bw="16" slack="0"/>
<pin id="1009" dir="0" index="2" bw="5" slack="0"/>
<pin id="1010" dir="0" index="3" bw="5" slack="0"/>
<pin id="1011" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_47/9 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="tmp_123_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="0"/>
<pin id="1018" dir="0" index="1" bw="16" slack="1"/>
<pin id="1019" dir="0" index="2" bw="5" slack="0"/>
<pin id="1020" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_123/10 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="Range1_all_ones_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="2" slack="1"/>
<pin id="1025" dir="0" index="1" bw="1" slack="0"/>
<pin id="1026" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/10 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="Range1_all_zeros_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="2" slack="1"/>
<pin id="1030" dir="0" index="1" bw="1" slack="0"/>
<pin id="1031" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/10 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="deleted_zeros_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="1" slack="1"/>
<pin id="1035" dir="0" index="1" bw="1" slack="0"/>
<pin id="1036" dir="0" index="2" bw="1" slack="0"/>
<pin id="1037" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/10 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="tmp_48_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="0"/>
<pin id="1042" dir="0" index="1" bw="1" slack="0"/>
<pin id="1043" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_48/10 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="p_41_i_i_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="1"/>
<pin id="1048" dir="0" index="1" bw="1" slack="0"/>
<pin id="1049" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_41_i_i/10 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="deleted_ones_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="1" slack="1"/>
<pin id="1053" dir="0" index="1" bw="1" slack="0"/>
<pin id="1054" dir="0" index="2" bw="1" slack="0"/>
<pin id="1055" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/10 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="p_38_i_i_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="1" slack="1"/>
<pin id="1060" dir="0" index="1" bw="1" slack="0"/>
<pin id="1061" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i_i/10 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="p_not_i_i_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1" slack="0"/>
<pin id="1065" dir="0" index="1" bw="1" slack="0"/>
<pin id="1066" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i_i/10 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="brmerge_i_i4_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="1" slack="1"/>
<pin id="1071" dir="0" index="1" bw="1" slack="0"/>
<pin id="1072" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i4/10 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="tmp_49_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="1" slack="1"/>
<pin id="1076" dir="0" index="1" bw="1" slack="0"/>
<pin id="1077" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_49/10 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="overflow_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="0"/>
<pin id="1081" dir="0" index="1" bw="1" slack="0"/>
<pin id="1082" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/10 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="brmerge40_demorgan_i_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="1"/>
<pin id="1087" dir="0" index="1" bw="1" slack="0"/>
<pin id="1088" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i/10 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="tmp4_demorgan_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="0"/>
<pin id="1092" dir="0" index="1" bw="1" slack="0"/>
<pin id="1093" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp4_demorgan/10 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="tmp4_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="0"/>
<pin id="1098" dir="0" index="1" bw="1" slack="0"/>
<pin id="1099" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp4/10 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="underflow_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="1" slack="1"/>
<pin id="1104" dir="0" index="1" bw="1" slack="0"/>
<pin id="1105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/10 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="brmerge_i_i_i_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="0"/>
<pin id="1109" dir="0" index="1" bw="1" slack="0"/>
<pin id="1110" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i/10 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="tmp5_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="1" slack="1"/>
<pin id="1115" dir="0" index="1" bw="1" slack="1"/>
<pin id="1116" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5/11 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="underflow_not_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="1" slack="0"/>
<pin id="1119" dir="0" index="1" bw="1" slack="1"/>
<pin id="1120" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_not/11 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="p_Val2_32_mux_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="1" slack="1"/>
<pin id="1124" dir="0" index="1" bw="8" slack="0"/>
<pin id="1125" dir="0" index="2" bw="8" slack="2"/>
<pin id="1126" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_32_mux/11 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="p_Val2_s_55_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="1" slack="1"/>
<pin id="1130" dir="0" index="1" bw="8" slack="0"/>
<pin id="1131" dir="0" index="2" bw="8" slack="2"/>
<pin id="1132" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s_55/11 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="sum_V_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="0"/>
<pin id="1136" dir="0" index="1" bw="8" slack="0"/>
<pin id="1137" dir="0" index="2" bw="8" slack="0"/>
<pin id="1138" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_V/11 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="tmp_39_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="8" slack="1"/>
<pin id="1144" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_39/12 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="tmp_40_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="8" slack="0"/>
<pin id="1148" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_40/12 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="p_Val2_26_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="8" slack="0"/>
<pin id="1152" dir="0" index="1" bw="8" slack="0"/>
<pin id="1153" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_26/12 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="isneg_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="1" slack="0"/>
<pin id="1158" dir="0" index="1" bw="9" slack="0"/>
<pin id="1159" dir="0" index="2" bw="5" slack="0"/>
<pin id="1160" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/12 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="result_V_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="8" slack="0"/>
<pin id="1166" dir="0" index="1" bw="8" slack="1"/>
<pin id="1167" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V/12 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="newsignbit_5_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1" slack="0"/>
<pin id="1172" dir="0" index="1" bw="8" slack="0"/>
<pin id="1173" dir="0" index="2" bw="4" slack="0"/>
<pin id="1174" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_5/12 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="tmp_41_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="1"/>
<pin id="1180" dir="0" index="1" bw="1" slack="0"/>
<pin id="1181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_41/13 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="underflow_5_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="1" slack="1"/>
<pin id="1185" dir="0" index="1" bw="1" slack="0"/>
<pin id="1186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_5/13 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="brmerge_i_i_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="1" slack="1"/>
<pin id="1190" dir="0" index="1" bw="1" slack="1"/>
<pin id="1191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_i_i/13 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="isneg_not_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1" slack="1"/>
<pin id="1194" dir="0" index="1" bw="1" slack="0"/>
<pin id="1195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="isneg_not/13 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="brmerge9_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="1" slack="1"/>
<pin id="1199" dir="0" index="1" bw="1" slack="0"/>
<pin id="1200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge9/13 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="result_V_mux_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="1" slack="0"/>
<pin id="1204" dir="0" index="1" bw="8" slack="0"/>
<pin id="1205" dir="0" index="2" bw="8" slack="1"/>
<pin id="1206" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_mux/13 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="p_result_V_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="1" slack="0"/>
<pin id="1211" dir="0" index="1" bw="8" slack="0"/>
<pin id="1212" dir="0" index="2" bw="8" slack="1"/>
<pin id="1213" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_result_V/13 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="result_1_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="1" slack="0"/>
<pin id="1218" dir="0" index="1" bw="8" slack="0"/>
<pin id="1219" dir="0" index="2" bw="8" slack="0"/>
<pin id="1220" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_1/13 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="tmp_110_cast_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="9" slack="3"/>
<pin id="1227" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="tmp_110_cast "/>
</bind>
</comp>

<comp id="1230" class="1005" name="tmp_106_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="10" slack="1"/>
<pin id="1232" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_106 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="co_4_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="5" slack="0"/>
<pin id="1240" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="co_4 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="bias_V_addr_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="5" slack="3"/>
<pin id="1245" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="1248" class="1005" name="tmp_109_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="14" slack="1"/>
<pin id="1250" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_109 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="tmp_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="6" slack="2"/>
<pin id="1258" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1261" class="1005" name="output_V_addr_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="13" slack="3"/>
<pin id="1263" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="output_V_addr "/>
</bind>
</comp>

<comp id="1269" class="1005" name="tmp_s_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="6" slack="2"/>
<pin id="1271" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1274" class="1005" name="h_4_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="5" slack="1"/>
<pin id="1276" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h_4 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="tmp_113_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="9" slack="1"/>
<pin id="1281" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_113 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="m_4_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="2" slack="0"/>
<pin id="1289" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_4 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="tmp_116_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="12" slack="1"/>
<pin id="1294" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_116 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="w_4_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="5" slack="1"/>
<pin id="1299" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_4 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="weight_V_addr_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="8" slack="1"/>
<pin id="1304" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr "/>
</bind>
</comp>

<comp id="1310" class="1005" name="n_4_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="2" slack="0"/>
<pin id="1312" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_4 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="input_0_V_addr_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="11" slack="1"/>
<pin id="1317" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_0_V_addr "/>
</bind>
</comp>

<comp id="1320" class="1005" name="input_1_V_addr_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="11" slack="1"/>
<pin id="1322" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_1_V_addr "/>
</bind>
</comp>

<comp id="1325" class="1005" name="input_2_V_addr_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="11" slack="1"/>
<pin id="1327" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_2_V_addr "/>
</bind>
</comp>

<comp id="1330" class="1005" name="input_3_V_addr_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="11" slack="1"/>
<pin id="1332" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_3_V_addr "/>
</bind>
</comp>

<comp id="1335" class="1005" name="input_4_V_addr_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="11" slack="1"/>
<pin id="1337" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_4_V_addr "/>
</bind>
</comp>

<comp id="1340" class="1005" name="input_5_V_addr_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="11" slack="1"/>
<pin id="1342" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_5_V_addr "/>
</bind>
</comp>

<comp id="1345" class="1005" name="input_6_V_addr_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="11" slack="1"/>
<pin id="1347" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_6_V_addr "/>
</bind>
</comp>

<comp id="1350" class="1005" name="input_7_V_addr_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="11" slack="1"/>
<pin id="1352" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_7_V_addr "/>
</bind>
</comp>

<comp id="1355" class="1005" name="input_8_V_addr_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="11" slack="1"/>
<pin id="1357" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_8_V_addr "/>
</bind>
</comp>

<comp id="1360" class="1005" name="input_9_V_addr_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="11" slack="1"/>
<pin id="1362" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_9_V_addr "/>
</bind>
</comp>

<comp id="1365" class="1005" name="input_10_V_addr_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="11" slack="1"/>
<pin id="1367" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_10_V_addr "/>
</bind>
</comp>

<comp id="1370" class="1005" name="input_11_V_addr_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="11" slack="1"/>
<pin id="1372" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_11_V_addr "/>
</bind>
</comp>

<comp id="1375" class="1005" name="input_12_V_addr_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="11" slack="1"/>
<pin id="1377" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_12_V_addr "/>
</bind>
</comp>

<comp id="1380" class="1005" name="input_13_V_addr_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="11" slack="1"/>
<pin id="1382" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_13_V_addr "/>
</bind>
</comp>

<comp id="1385" class="1005" name="input_14_V_addr_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="11" slack="1"/>
<pin id="1387" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_14_V_addr "/>
</bind>
</comp>

<comp id="1390" class="1005" name="input_15_V_addr_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="11" slack="1"/>
<pin id="1392" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_15_V_addr "/>
</bind>
</comp>

<comp id="1395" class="1005" name="input_16_V_addr_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="11" slack="1"/>
<pin id="1397" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_16_V_addr "/>
</bind>
</comp>

<comp id="1400" class="1005" name="input_17_V_addr_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="11" slack="1"/>
<pin id="1402" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_17_V_addr "/>
</bind>
</comp>

<comp id="1405" class="1005" name="input_18_V_addr_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="11" slack="1"/>
<pin id="1407" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_18_V_addr "/>
</bind>
</comp>

<comp id="1410" class="1005" name="input_19_V_addr_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="11" slack="1"/>
<pin id="1412" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_19_V_addr "/>
</bind>
</comp>

<comp id="1415" class="1005" name="input_20_V_addr_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="11" slack="1"/>
<pin id="1417" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_20_V_addr "/>
</bind>
</comp>

<comp id="1420" class="1005" name="input_21_V_addr_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="11" slack="1"/>
<pin id="1422" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_21_V_addr "/>
</bind>
</comp>

<comp id="1425" class="1005" name="input_22_V_addr_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="11" slack="1"/>
<pin id="1427" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_22_V_addr "/>
</bind>
</comp>

<comp id="1430" class="1005" name="input_23_V_addr_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="11" slack="1"/>
<pin id="1432" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_23_V_addr "/>
</bind>
</comp>

<comp id="1435" class="1005" name="weight_V_load_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="8" slack="1"/>
<pin id="1437" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_load "/>
</bind>
</comp>

<comp id="1440" class="1005" name="tmp_38_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="8" slack="1"/>
<pin id="1442" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="p_Val2_3_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="16" slack="1"/>
<pin id="1447" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1450" class="1005" name="tmp_120_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="1" slack="1"/>
<pin id="1452" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_120 "/>
</bind>
</comp>

<comp id="1455" class="1005" name="p_Val2_29_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="16" slack="1"/>
<pin id="1457" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_29 "/>
</bind>
</comp>

<comp id="1460" class="1005" name="signbit_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="1" slack="1"/>
<pin id="1462" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit "/>
</bind>
</comp>

<comp id="1467" class="1005" name="p_Val2_31_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="8" slack="2"/>
<pin id="1469" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_31 "/>
</bind>
</comp>

<comp id="1473" class="1005" name="newsignbit_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="1" slack="1"/>
<pin id="1475" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit "/>
</bind>
</comp>

<comp id="1479" class="1005" name="carry_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="1" slack="1"/>
<pin id="1481" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry "/>
</bind>
</comp>

<comp id="1486" class="1005" name="tmp_47_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="2" slack="1"/>
<pin id="1488" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="p_38_i_i_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="1" slack="1"/>
<pin id="1494" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i_i "/>
</bind>
</comp>

<comp id="1497" class="1005" name="tmp_49_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="1" slack="1"/>
<pin id="1499" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="brmerge40_demorgan_i_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="1" slack="1"/>
<pin id="1504" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge40_demorgan_i "/>
</bind>
</comp>

<comp id="1507" class="1005" name="underflow_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="1" slack="1"/>
<pin id="1509" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="1512" class="1005" name="brmerge_i_i_i_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="1" slack="1"/>
<pin id="1514" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge_i_i_i "/>
</bind>
</comp>

<comp id="1517" class="1005" name="sum_V_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="8" slack="1"/>
<pin id="1519" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="1522" class="1005" name="isneg_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="1" slack="1"/>
<pin id="1524" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="1529" class="1005" name="result_V_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="8" slack="1"/>
<pin id="1531" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1535" class="1005" name="newsignbit_5_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="1" slack="1"/>
<pin id="1537" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="50" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="76" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="52" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="76" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="161"><net_src comp="48" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="76" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="0" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="76" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="2" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="76" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="76" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="6" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="76" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="8" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="76" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="10" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="76" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="12" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="76" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="14" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="76" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="16" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="76" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="18" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="76" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="20" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="76" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="22" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="76" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="24" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="76" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="26" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="76" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="28" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="76" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="30" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="76" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="32" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="76" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="34" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="76" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="36" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="76" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="38" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="76" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="40" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="76" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="42" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="76" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="44" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="76" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="46" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="76" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="156" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="163" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="170" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="177" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="184" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="191" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="198" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="205" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="212" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="219" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="226" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="233" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="240" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="247" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="254" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="261" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="268" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="275" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="282" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="289" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="296" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="303" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="310" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="317" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="324" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="463"><net_src comp="54" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="470"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="464" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="475"><net_src comp="74" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="482"><net_src comp="472" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="483"><net_src comp="476" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="487"><net_src comp="74" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="494"><net_src comp="484" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="495"><net_src comp="488" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="499"><net_src comp="86" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="506"><net_src comp="496" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="500" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="511"><net_src comp="58" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="518"><net_src comp="508" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="522"><net_src comp="519" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="529"><net_src comp="496" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="523" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="534"><net_src comp="58" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="541"><net_src comp="531" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="545"><net_src comp="464" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="550"><net_src comp="464" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="556"><net_src comp="56" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="464" pin="4"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="58" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="562"><net_src comp="551" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="559" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="547" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="572"><net_src comp="563" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="578"><net_src comp="60" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="464" pin="4"/><net_sink comp="573" pin=1"/></net>

<net id="580"><net_src comp="62" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="584"><net_src comp="573" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="590"><net_src comp="64" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="464" pin="4"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="66" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="596"><net_src comp="585" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="593" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="581" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="464" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="68" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="464" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="74" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="618"><net_src comp="476" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="623"><net_src comp="615" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="629"><net_src comp="78" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="619" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="62" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="637"><net_src comp="80" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="638"><net_src comp="619" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="639"><net_src comp="66" pin="0"/><net_sink comp="632" pin=2"/></net>

<net id="643"><net_src comp="632" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="648"><net_src comp="624" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="640" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="476" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="82" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="661"><net_src comp="64" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="476" pin="4"/><net_sink comp="656" pin=1"/></net>

<net id="663"><net_src comp="66" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="667"><net_src comp="488" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="664" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="676"><net_src comp="668" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="682"><net_src comp="488" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="82" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="689"><net_src comp="64" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="488" pin="4"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="66" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="696"><net_src comp="472" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="74" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="701"><net_src comp="512" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="706"><net_src comp="698" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="711"><net_src comp="702" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="88" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="707" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="702" pin="2"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="512" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="90" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="729"><net_src comp="94" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="512" pin="4"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="512" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="96" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="740"><net_src comp="731" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="745"><net_src comp="737" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="98" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="752"><net_src comp="741" pin="2"/><net_sink comp="746" pin=1"/></net>

<net id="753"><net_src comp="54" pin="0"/><net_sink comp="746" pin=2"/></net>

<net id="757"><net_src comp="746" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="763"><net_src comp="100" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="764"><net_src comp="741" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="765"><net_src comp="66" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="769"><net_src comp="758" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="774"><net_src comp="766" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="754" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="780"><net_src comp="484" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="74" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="785"><net_src comp="535" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="790"><net_src comp="782" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="794"><net_src comp="786" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="800"><net_src comp="535" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="90" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="806"><net_src comp="535" pin="4"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="94" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="535" pin="4"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="96" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="817"><net_src comp="808" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="822"><net_src comp="814" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="826"><net_src comp="818" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="831"><net_src comp="823" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="835"><net_src comp="827" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="838"><net_src comp="832" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="839"><net_src comp="832" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="840"><net_src comp="832" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="841"><net_src comp="832" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="842"><net_src comp="832" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="843"><net_src comp="832" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="844"><net_src comp="832" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="845"><net_src comp="832" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="846"><net_src comp="832" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="847"><net_src comp="832" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="848"><net_src comp="832" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="849"><net_src comp="832" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="850"><net_src comp="832" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="851"><net_src comp="832" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="852"><net_src comp="832" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="853"><net_src comp="832" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="854"><net_src comp="832" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="855"><net_src comp="832" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="856"><net_src comp="832" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="857"><net_src comp="832" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="858"><net_src comp="832" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="859"><net_src comp="832" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="888"><net_src comp="102" pin="0"/><net_sink comp="860" pin=0"/></net>

<net id="889"><net_src comp="336" pin="2"/><net_sink comp="860" pin=1"/></net>

<net id="890"><net_src comp="341" pin="2"/><net_sink comp="860" pin=2"/></net>

<net id="891"><net_src comp="346" pin="2"/><net_sink comp="860" pin=3"/></net>

<net id="892"><net_src comp="351" pin="2"/><net_sink comp="860" pin=4"/></net>

<net id="893"><net_src comp="356" pin="2"/><net_sink comp="860" pin=5"/></net>

<net id="894"><net_src comp="361" pin="2"/><net_sink comp="860" pin=6"/></net>

<net id="895"><net_src comp="366" pin="2"/><net_sink comp="860" pin=7"/></net>

<net id="896"><net_src comp="371" pin="2"/><net_sink comp="860" pin=8"/></net>

<net id="897"><net_src comp="376" pin="2"/><net_sink comp="860" pin=9"/></net>

<net id="898"><net_src comp="381" pin="2"/><net_sink comp="860" pin=10"/></net>

<net id="899"><net_src comp="386" pin="2"/><net_sink comp="860" pin=11"/></net>

<net id="900"><net_src comp="391" pin="2"/><net_sink comp="860" pin=12"/></net>

<net id="901"><net_src comp="396" pin="2"/><net_sink comp="860" pin=13"/></net>

<net id="902"><net_src comp="401" pin="2"/><net_sink comp="860" pin=14"/></net>

<net id="903"><net_src comp="406" pin="2"/><net_sink comp="860" pin=15"/></net>

<net id="904"><net_src comp="411" pin="2"/><net_sink comp="860" pin=16"/></net>

<net id="905"><net_src comp="416" pin="2"/><net_sink comp="860" pin=17"/></net>

<net id="906"><net_src comp="421" pin="2"/><net_sink comp="860" pin=18"/></net>

<net id="907"><net_src comp="426" pin="2"/><net_sink comp="860" pin=19"/></net>

<net id="908"><net_src comp="431" pin="2"/><net_sink comp="860" pin=20"/></net>

<net id="909"><net_src comp="436" pin="2"/><net_sink comp="860" pin=21"/></net>

<net id="910"><net_src comp="441" pin="2"/><net_sink comp="860" pin=22"/></net>

<net id="911"><net_src comp="446" pin="2"/><net_sink comp="860" pin=23"/></net>

<net id="912"><net_src comp="451" pin="2"/><net_sink comp="860" pin=24"/></net>

<net id="913"><net_src comp="460" pin="1"/><net_sink comp="860" pin=25"/></net>

<net id="924"><net_src comp="914" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="917" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="931"><net_src comp="104" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="932"><net_src comp="920" pin="2"/><net_sink comp="926" pin=1"/></net>

<net id="933"><net_src comp="106" pin="0"/><net_sink comp="926" pin=2"/></net>

<net id="939"><net_src comp="108" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="940"><net_src comp="519" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="941"><net_src comp="110" pin="0"/><net_sink comp="934" pin=2"/></net>

<net id="945"><net_src comp="934" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="950"><net_src comp="942" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="956"><net_src comp="104" pin="0"/><net_sink comp="951" pin=0"/></net>

<net id="957"><net_src comp="946" pin="2"/><net_sink comp="951" pin=1"/></net>

<net id="958"><net_src comp="112" pin="0"/><net_sink comp="951" pin=2"/></net>

<net id="965"><net_src comp="114" pin="0"/><net_sink comp="959" pin=0"/></net>

<net id="966"><net_src comp="946" pin="2"/><net_sink comp="959" pin=1"/></net>

<net id="967"><net_src comp="116" pin="0"/><net_sink comp="959" pin=2"/></net>

<net id="968"><net_src comp="118" pin="0"/><net_sink comp="959" pin=3"/></net>

<net id="977"><net_src comp="104" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="978"><net_src comp="946" pin="2"/><net_sink comp="972" pin=1"/></net>

<net id="979"><net_src comp="118" pin="0"/><net_sink comp="972" pin=2"/></net>

<net id="984"><net_src comp="959" pin="4"/><net_sink comp="980" pin=0"/></net>

<net id="985"><net_src comp="969" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="991"><net_src comp="120" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="992"><net_src comp="980" pin="2"/><net_sink comp="986" pin=1"/></net>

<net id="993"><net_src comp="122" pin="0"/><net_sink comp="986" pin=2"/></net>

<net id="998"><net_src comp="986" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="999"><net_src comp="124" pin="0"/><net_sink comp="994" pin=1"/></net>

<net id="1004"><net_src comp="972" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="994" pin="2"/><net_sink comp="1000" pin=1"/></net>

<net id="1012"><net_src comp="126" pin="0"/><net_sink comp="1006" pin=0"/></net>

<net id="1013"><net_src comp="946" pin="2"/><net_sink comp="1006" pin=1"/></net>

<net id="1014"><net_src comp="128" pin="0"/><net_sink comp="1006" pin=2"/></net>

<net id="1015"><net_src comp="112" pin="0"/><net_sink comp="1006" pin=3"/></net>

<net id="1021"><net_src comp="104" pin="0"/><net_sink comp="1016" pin=0"/></net>

<net id="1022"><net_src comp="128" pin="0"/><net_sink comp="1016" pin=2"/></net>

<net id="1027"><net_src comp="90" pin="0"/><net_sink comp="1023" pin=1"/></net>

<net id="1032"><net_src comp="58" pin="0"/><net_sink comp="1028" pin=1"/></net>

<net id="1038"><net_src comp="1023" pin="2"/><net_sink comp="1033" pin=1"/></net>

<net id="1039"><net_src comp="1028" pin="2"/><net_sink comp="1033" pin=2"/></net>

<net id="1044"><net_src comp="1016" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1045"><net_src comp="124" pin="0"/><net_sink comp="1040" pin=1"/></net>

<net id="1050"><net_src comp="1040" pin="2"/><net_sink comp="1046" pin=1"/></net>

<net id="1056"><net_src comp="1046" pin="2"/><net_sink comp="1051" pin=1"/></net>

<net id="1057"><net_src comp="1023" pin="2"/><net_sink comp="1051" pin=2"/></net>

<net id="1062"><net_src comp="1023" pin="2"/><net_sink comp="1058" pin=1"/></net>

<net id="1067"><net_src comp="1033" pin="3"/><net_sink comp="1063" pin=0"/></net>

<net id="1068"><net_src comp="124" pin="0"/><net_sink comp="1063" pin=1"/></net>

<net id="1073"><net_src comp="1063" pin="2"/><net_sink comp="1069" pin=1"/></net>

<net id="1078"><net_src comp="124" pin="0"/><net_sink comp="1074" pin=1"/></net>

<net id="1083"><net_src comp="1069" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1084"><net_src comp="1074" pin="2"/><net_sink comp="1079" pin=1"/></net>

<net id="1089"><net_src comp="1051" pin="3"/><net_sink comp="1085" pin=1"/></net>

<net id="1094"><net_src comp="1058" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1095"><net_src comp="1085" pin="2"/><net_sink comp="1090" pin=1"/></net>

<net id="1100"><net_src comp="1090" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1101"><net_src comp="124" pin="0"/><net_sink comp="1096" pin=1"/></net>

<net id="1106"><net_src comp="1096" pin="2"/><net_sink comp="1102" pin=1"/></net>

<net id="1111"><net_src comp="1102" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1112"><net_src comp="1079" pin="2"/><net_sink comp="1107" pin=1"/></net>

<net id="1121"><net_src comp="1113" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1127"><net_src comp="130" pin="0"/><net_sink comp="1122" pin=1"/></net>

<net id="1133"><net_src comp="132" pin="0"/><net_sink comp="1128" pin=1"/></net>

<net id="1139"><net_src comp="1117" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1140"><net_src comp="1122" pin="3"/><net_sink comp="1134" pin=1"/></net>

<net id="1141"><net_src comp="1128" pin="3"/><net_sink comp="1134" pin=2"/></net>

<net id="1145"><net_src comp="496" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1149"><net_src comp="152" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1154"><net_src comp="1146" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1155"><net_src comp="1142" pin="1"/><net_sink comp="1150" pin=1"/></net>

<net id="1161"><net_src comp="134" pin="0"/><net_sink comp="1156" pin=0"/></net>

<net id="1162"><net_src comp="1150" pin="2"/><net_sink comp="1156" pin=1"/></net>

<net id="1163"><net_src comp="136" pin="0"/><net_sink comp="1156" pin=2"/></net>

<net id="1168"><net_src comp="152" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1169"><net_src comp="496" pin="1"/><net_sink comp="1164" pin=1"/></net>

<net id="1175"><net_src comp="120" pin="0"/><net_sink comp="1170" pin=0"/></net>

<net id="1176"><net_src comp="1164" pin="2"/><net_sink comp="1170" pin=1"/></net>

<net id="1177"><net_src comp="122" pin="0"/><net_sink comp="1170" pin=2"/></net>

<net id="1182"><net_src comp="124" pin="0"/><net_sink comp="1178" pin=1"/></net>

<net id="1187"><net_src comp="1178" pin="2"/><net_sink comp="1183" pin=1"/></net>

<net id="1196"><net_src comp="124" pin="0"/><net_sink comp="1192" pin=1"/></net>

<net id="1201"><net_src comp="1192" pin="2"/><net_sink comp="1197" pin=1"/></net>

<net id="1207"><net_src comp="1188" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1208"><net_src comp="130" pin="0"/><net_sink comp="1202" pin=1"/></net>

<net id="1214"><net_src comp="1183" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1215"><net_src comp="132" pin="0"/><net_sink comp="1209" pin=1"/></net>

<net id="1221"><net_src comp="1197" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1222"><net_src comp="1202" pin="3"/><net_sink comp="1216" pin=1"/></net>

<net id="1223"><net_src comp="1209" pin="3"/><net_sink comp="1216" pin=2"/></net>

<net id="1224"><net_src comp="1216" pin="3"/><net_sink comp="456" pin=1"/></net>

<net id="1228"><net_src comp="569" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="1233"><net_src comp="597" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="1241"><net_src comp="609" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="1246"><net_src comp="138" pin="3"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="1251"><net_src comp="644" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="1259"><net_src comp="656" pin="3"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1264"><net_src comp="145" pin="3"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="1272"><net_src comp="684" pin="3"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="1277"><net_src comp="692" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1282"><net_src comp="713" pin="2"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1290"><net_src comp="725" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="1295"><net_src comp="770" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="1300"><net_src comp="776" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="1305"><net_src comp="156" pin="3"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="1313"><net_src comp="802" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="1318"><net_src comp="163" pin="3"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1323"><net_src comp="170" pin="3"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="1328"><net_src comp="177" pin="3"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1333"><net_src comp="184" pin="3"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="1338"><net_src comp="191" pin="3"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="1343"><net_src comp="198" pin="3"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="1348"><net_src comp="205" pin="3"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1353"><net_src comp="212" pin="3"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="1358"><net_src comp="219" pin="3"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="1363"><net_src comp="226" pin="3"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="1368"><net_src comp="233" pin="3"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1373"><net_src comp="240" pin="3"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="1378"><net_src comp="247" pin="3"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1383"><net_src comp="254" pin="3"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="1388"><net_src comp="261" pin="3"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="1393"><net_src comp="268" pin="3"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1398"><net_src comp="275" pin="3"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="1403"><net_src comp="282" pin="3"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="1408"><net_src comp="289" pin="3"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="1413"><net_src comp="296" pin="3"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="1418"><net_src comp="303" pin="3"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="1423"><net_src comp="310" pin="3"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="1428"><net_src comp="317" pin="3"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1433"><net_src comp="324" pin="3"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="1438"><net_src comp="331" pin="2"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1443"><net_src comp="860" pin="26"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="1448"><net_src comp="920" pin="2"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="1453"><net_src comp="926" pin="3"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="1458"><net_src comp="946" pin="2"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="1016" pin=1"/></net>

<net id="1463"><net_src comp="951" pin="3"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1465"><net_src comp="1460" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1466"><net_src comp="1460" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1470"><net_src comp="980" pin="2"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="1122" pin=2"/></net>

<net id="1472"><net_src comp="1467" pin="1"/><net_sink comp="1128" pin=2"/></net>

<net id="1476"><net_src comp="986" pin="3"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1478"><net_src comp="1473" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1482"><net_src comp="1000" pin="2"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1484"><net_src comp="1479" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1485"><net_src comp="1479" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1489"><net_src comp="1006" pin="4"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1491"><net_src comp="1486" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1495"><net_src comp="1058" pin="2"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="1117" pin=1"/></net>

<net id="1500"><net_src comp="1074" pin="2"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="1113" pin=1"/></net>

<net id="1505"><net_src comp="1085" pin="2"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1510"><net_src comp="1102" pin="2"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1515"><net_src comp="1107" pin="2"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1520"><net_src comp="1134" pin="3"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="1525"><net_src comp="1156" pin="3"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1527"><net_src comp="1522" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1528"><net_src comp="1522" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1532"><net_src comp="1164" pin="2"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="1202" pin=2"/></net>

<net id="1534"><net_src comp="1529" pin="1"/><net_sink comp="1209" pin=2"/></net>

<net id="1538"><net_src comp="1170" pin="3"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1540"><net_src comp="1535" pin="1"/><net_sink comp="1188" pin=1"/></net>

<net id="1541"><net_src comp="1535" pin="1"/><net_sink comp="1197" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {13 }
 - Input state : 
	Port: subconv_3x3_32_strid : input_0_V | {6 7 }
	Port: subconv_3x3_32_strid : input_1_V | {6 7 }
	Port: subconv_3x3_32_strid : input_2_V | {6 7 }
	Port: subconv_3x3_32_strid : input_3_V | {6 7 }
	Port: subconv_3x3_32_strid : input_4_V | {6 7 }
	Port: subconv_3x3_32_strid : input_5_V | {6 7 }
	Port: subconv_3x3_32_strid : input_6_V | {6 7 }
	Port: subconv_3x3_32_strid : input_7_V | {6 7 }
	Port: subconv_3x3_32_strid : input_8_V | {6 7 }
	Port: subconv_3x3_32_strid : input_9_V | {6 7 }
	Port: subconv_3x3_32_strid : input_10_V | {6 7 }
	Port: subconv_3x3_32_strid : input_11_V | {6 7 }
	Port: subconv_3x3_32_strid : input_12_V | {6 7 }
	Port: subconv_3x3_32_strid : input_13_V | {6 7 }
	Port: subconv_3x3_32_strid : input_14_V | {6 7 }
	Port: subconv_3x3_32_strid : input_15_V | {6 7 }
	Port: subconv_3x3_32_strid : input_16_V | {6 7 }
	Port: subconv_3x3_32_strid : input_17_V | {6 7 }
	Port: subconv_3x3_32_strid : input_18_V | {6 7 }
	Port: subconv_3x3_32_strid : input_19_V | {6 7 }
	Port: subconv_3x3_32_strid : input_20_V | {6 7 }
	Port: subconv_3x3_32_strid : input_21_V | {6 7 }
	Port: subconv_3x3_32_strid : input_22_V | {6 7 }
	Port: subconv_3x3_32_strid : input_23_V | {6 7 }
	Port: subconv_3x3_32_strid : weight_V | {6 7 }
	Port: subconv_3x3_32_strid : bias_V | {5 12 }
  - Chain level:
	State 1
	State 2
		co_cast : 1
		co_cast_cast : 1
		tmp_102 : 1
		p_shl2_cast : 2
		tmp_103 : 3
		tmp_110_cast : 4
		tmp_104 : 1
		p_shl_cast : 2
		tmp_105 : 1
		p_shl1_cast : 2
		tmp_106 : 3
		exitcond4 : 1
		co_4 : 1
		StgValue_30 : 2
		bias_V_addr : 2
	State 3
		h_cast9_cast : 1
		tmp_107 : 2
		p_shl3_cast : 3
		tmp_108 : 3
		p_shl4_cast : 4
		tmp_109 : 5
		exitcond5 : 1
		StgValue_43 : 2
		tmp : 1
	State 4
		w_cast8_cast : 1
		tmp_110 : 2
		tmp_118_cast : 3
		output_V_addr : 4
		exitcond6 : 1
		StgValue_54 : 2
		tmp_s : 1
	State 5
		m_cast7_cast : 1
		tmp_111 : 2
		tmp_112 : 3
		tmp_113 : 3
		exitcond7 : 1
		m_4 : 1
		StgValue_68 : 2
		tmp2 : 1
		tmp2_cast : 1
		tmp_42 : 2
		tmp_114 : 3
		p_shl6_cast : 4
		tmp_115 : 3
		p_shl7_cast : 4
		tmp_116 : 5
	State 6
		n_cast6_cast : 1
		tmp_117 : 2
		tmp_125_cast : 3
		weight_V_addr : 4
		exitcond : 1
		n_4 : 1
		StgValue_89 : 2
		tmp3 : 1
		tmp3_cast : 1
		tmp_43 : 2
		tmp_60_cast_cast : 3
		tmp_118 : 4
		tmp_126_cast : 5
		input_0_V_addr : 6
		input_1_V_addr : 6
		input_2_V_addr : 6
		input_3_V_addr : 6
		input_4_V_addr : 6
		input_5_V_addr : 6
		input_6_V_addr : 6
		input_7_V_addr : 6
		input_8_V_addr : 6
		input_9_V_addr : 6
		input_10_V_addr : 6
		input_11_V_addr : 6
		input_12_V_addr : 6
		input_13_V_addr : 6
		input_14_V_addr : 6
		input_15_V_addr : 6
		input_16_V_addr : 6
		input_17_V_addr : 6
		input_18_V_addr : 6
		input_19_V_addr : 6
		input_20_V_addr : 6
		input_21_V_addr : 6
		input_22_V_addr : 6
		input_23_V_addr : 6
		weight_V_load : 5
		input_0_V_load : 7
		input_1_V_load : 7
		input_2_V_load : 7
		input_3_V_load : 7
		input_4_V_load : 7
		input_5_V_load : 7
		input_6_V_load : 7
		input_7_V_load : 7
		input_8_V_load : 7
		input_9_V_load : 7
		input_10_V_load : 7
		input_11_V_load : 7
		input_12_V_load : 7
		input_13_V_load : 7
		input_14_V_load : 7
		input_15_V_load : 7
		input_16_V_load : 7
		input_17_V_load : 7
		input_18_V_load : 7
		input_19_V_load : 7
		input_20_V_load : 7
		input_21_V_load : 7
		input_22_V_load : 7
		input_23_V_load : 7
	State 7
		tmp_38 : 1
	State 8
		p_Val2_3 : 1
		tmp_120 : 2
	State 9
		tmp_62_cast : 1
		p_Val2_29 : 2
		signbit : 3
		p_Val2_30 : 3
		tmp_121 : 3
		p_Val2_31 : 4
		newsignbit : 5
		tmp_46 : 6
		carry : 6
		tmp_47 : 3
	State 10
		deleted_zeros : 1
		tmp_48 : 1
		p_41_i_i : 1
		deleted_ones : 1
		p_38_i_i : 1
		p_not_i_i : 2
		brmerge_i_i4 : 2
		overflow : 2
		brmerge40_demorgan_i : 2
		tmp4_demorgan : 2
		tmp4 : 2
		underflow : 2
		brmerge_i_i_i : 2
	State 11
	State 12
		tmp_40 : 1
		p_Val2_26 : 2
		isneg : 3
		result_V : 1
		newsignbit_5 : 2
	State 13
		result_1 : 1
		StgValue_226 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_106_fu_597        |    0    |    32   |    14   |
|          |          co_4_fu_609         |    0    |    20   |    10   |
|          |        tmp_107_fu_619        |    0    |    35   |    15   |
|          |        tmp_109_fu_644        |    0    |    47   |    19   |
|          |        tmp_110_fu_668        |    0    |    47   |    19   |
|          |          h_4_fu_692          |    0    |    20   |    10   |
|          |        tmp_111_fu_702        |    0    |    29   |    13   |
|          |          m_4_fu_725          |    0    |    11   |    8    |
|          |         tmp_42_fu_741        |    0    |    23   |    11   |
|    add   |        tmp_116_fu_770        |    0    |    38   |    16   |
|          |          w_4_fu_776          |    0    |    20   |    10   |
|          |        tmp_117_fu_786        |    0    |    32   |    14   |
|          |          n_4_fu_802          |    0    |    11   |    8    |
|          |         tmp_43_fu_818        |    0    |    23   |    11   |
|          |        tmp_118_fu_827        |    0    |    41   |    17   |
|          |       p_Val2_29_fu_946       |    0    |    53   |    21   |
|          |       p_Val2_31_fu_980       |    0    |    29   |    13   |
|          |       p_Val2_26_fu_1150      |    0    |    29   |    13   |
|          |       result_V_fu_1164       |    0    |    29   |    13   |
|----------|------------------------------|---------|---------|---------|
|    mux   |         tmp_38_fu_860        |    0    |   407   |   113   |
|----------|------------------------------|---------|---------|---------|
|    sub   |        tmp_103_fu_563        |    0    |    26   |    12   |
|          |        tmp_113_fu_713        |    0    |    32   |    14   |
|----------|------------------------------|---------|---------|---------|
|    mul   |        p_Val2_3_fu_920       |    0    |    0    |    62   |
|----------|------------------------------|---------|---------|---------|
|          |     deleted_zeros_fu_1033    |    0    |    0    |    2    |
|          |     deleted_ones_fu_1051     |    0    |    0    |    2    |
|          |     p_Val2_32_mux_fu_1122    |    0    |    0    |    8    |
|  select  |      p_Val2_s_55_fu_1128     |    0    |    0    |    8    |
|          |         sum_V_fu_1134        |    0    |    0    |    8    |
|          |     result_V_mux_fu_1202     |    0    |    0    |    8    |
|          |      p_result_V_fu_1209      |    0    |    0    |    8    |
|          |       result_1_fu_1216       |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp2_fu_731         |    0    |    0    |    2    |
|          |          tmp3_fu_808         |    0    |    0    |    2    |
|          |         tmp_46_fu_994        |    0    |    0    |    2    |
|          |        tmp_48_fu_1040        |    0    |    0    |    2    |
|    xor   |       p_not_i_i_fu_1063      |    0    |    0    |    2    |
|          |        tmp_49_fu_1074        |    0    |    0    |    2    |
|          |         tmp4_fu_1096         |    0    |    0    |    2    |
|          |        tmp_41_fu_1178        |    0    |    0    |    2    |
|          |      brmerge_i_i_fu_1188     |    0    |    0    |    2    |
|          |       isneg_not_fu_1192      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |         carry_fu_1000        |    0    |    0    |    2    |
|          |       p_41_i_i_fu_1046       |    0    |    0    |    2    |
|          |       p_38_i_i_fu_1058       |    0    |    0    |    2    |
|    and   |       overflow_fu_1079       |    0    |    0    |    2    |
|          | brmerge40_demorgan_i_fu_1085 |    0    |    0    |    2    |
|          |       underflow_fu_1102      |    0    |    0    |    2    |
|          |      underflow_5_fu_1183     |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |     brmerge_i_i4_fu_1069     |    0    |    0    |    2    |
|          |     tmp4_demorgan_fu_1090    |    0    |    0    |    2    |
|    or    |     brmerge_i_i_i_fu_1107    |    0    |    0    |    2    |
|          |         tmp5_fu_1113         |    0    |    0    |    2    |
|          |     underflow_not_fu_1117    |    0    |    0    |    2    |
|          |       brmerge9_fu_1197       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond4_fu_603       |    0    |    0    |    2    |
|          |       exitcond5_fu_650       |    0    |    0    |    2    |
|          |       exitcond6_fu_678       |    0    |    0    |    2    |
|   icmp   |       exitcond7_fu_719       |    0    |    0    |    1    |
|          |        exitcond_fu_796       |    0    |    0    |    1    |
|          |    Range1_all_ones_fu_1023   |    0    |    0    |    1    |
|          |   Range1_all_zeros_fu_1028   |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|          |        co_cast_fu_542        |    0    |    0    |    0    |
|          |      co_cast_cast_fu_547     |    0    |    0    |    0    |
|          |      p_shl2_cast_fu_559      |    0    |    0    |    0    |
|          |       p_shl_cast_fu_581      |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_593      |    0    |    0    |    0    |
|          |      h_cast9_cast_fu_615     |    0    |    0    |    0    |
|          |      p_shl4_cast_fu_640      |    0    |    0    |    0    |
|          |      w_cast8_cast_fu_664     |    0    |    0    |    0    |
|   zext   |      tmp_118_cast_fu_673     |    0    |    0    |    0    |
|          |      m_cast7_cast_fu_698     |    0    |    0    |    0    |
|          |      p_shl6_cast_fu_754      |    0    |    0    |    0    |
|          |      p_shl7_cast_fu_766      |    0    |    0    |    0    |
|          |      n_cast6_cast_fu_782     |    0    |    0    |    0    |
|          |      tmp_125_cast_fu_791     |    0    |    0    |    0    |
|          |    tmp_60_cast_cast_fu_823   |    0    |    0    |    0    |
|          |      tmp_126_cast_fu_832     |    0    |    0    |    0    |
|          |         tmp_45_fu_969        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_102_fu_551        |    0    |    0    |    0    |
|          |        tmp_104_fu_573        |    0    |    0    |    0    |
|          |        tmp_105_fu_585        |    0    |    0    |    0    |
|          |      p_shl3_cast_fu_624      |    0    |    0    |    0    |
|bitconcatenate|        tmp_108_fu_632        |    0    |    0    |    0    |
|          |          tmp_fu_656          |    0    |    0    |    0    |
|          |         tmp_s_fu_684         |    0    |    0    |    0    |
|          |        tmp_114_fu_746        |    0    |    0    |    0    |
|          |        tmp_115_fu_758        |    0    |    0    |    0    |
|          |         tmp_44_fu_934        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      tmp_110_cast_fu_569     |    0    |    0    |    0    |
|          |       tmp2_cast_fu_737       |    0    |    0    |    0    |
|          |       tmp3_cast_fu_814       |    0    |    0    |    0    |
|   sext   |         OP1_V_fu_914         |    0    |    0    |    0    |
|          |         OP2_V_fu_917         |    0    |    0    |    0    |
|          |      tmp_62_cast_fu_942      |    0    |    0    |    0    |
|          |        tmp_39_fu_1142        |    0    |    0    |    0    |
|          |        tmp_40_fu_1146        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    shl   |        tmp_112_fu_707        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_120_fu_926        |    0    |    0    |    0    |
|          |        signbit_fu_951        |    0    |    0    |    0    |
|          |        tmp_121_fu_972        |    0    |    0    |    0    |
| bitselect|       newsignbit_fu_986      |    0    |    0    |    0    |
|          |        tmp_123_fu_1016       |    0    |    0    |    0    |
|          |         isneg_fu_1156        |    0    |    0    |    0    |
|          |     newsignbit_5_fu_1170     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|       p_Val2_30_fu_959       |    0    |    0    |    0    |
|          |        tmp_47_fu_1006        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    0    |   1034  |   564   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     bias_V_addr_reg_1243    |    5   |
|brmerge40_demorgan_i_reg_1502|    1   |
|    brmerge_i_i_i_reg_1512   |    1   |
|        carry_reg_1479       |    1   |
|        co_4_reg_1238        |    5   |
|          co_reg_460         |    5   |
|         h_4_reg_1274        |    5   |
|          h_reg_472          |    5   |
|   input_0_V_addr_reg_1315   |   11   |
|   input_10_V_addr_reg_1365  |   11   |
|   input_11_V_addr_reg_1370  |   11   |
|   input_12_V_addr_reg_1375  |   11   |
|   input_13_V_addr_reg_1380  |   11   |
|   input_14_V_addr_reg_1385  |   11   |
|   input_15_V_addr_reg_1390  |   11   |
|   input_16_V_addr_reg_1395  |   11   |
|   input_17_V_addr_reg_1400  |   11   |
|   input_18_V_addr_reg_1405  |   11   |
|   input_19_V_addr_reg_1410  |   11   |
|   input_1_V_addr_reg_1320   |   11   |
|   input_20_V_addr_reg_1415  |   11   |
|   input_21_V_addr_reg_1420  |   11   |
|   input_22_V_addr_reg_1425  |   11   |
|   input_23_V_addr_reg_1430  |   11   |
|   input_2_V_addr_reg_1325   |   11   |
|   input_3_V_addr_reg_1330   |   11   |
|   input_4_V_addr_reg_1335   |   11   |
|   input_5_V_addr_reg_1340   |   11   |
|   input_6_V_addr_reg_1345   |   11   |
|   input_7_V_addr_reg_1350   |   11   |
|   input_8_V_addr_reg_1355   |   11   |
|   input_9_V_addr_reg_1360   |   11   |
|        isneg_reg_1522       |    1   |
|         m_4_reg_1287        |    2   |
|          m_reg_508          |    2   |
|         n_4_reg_1310        |    2   |
|          n_reg_531          |    2   |
|    newsignbit_5_reg_1535    |    1   |
|     newsignbit_reg_1473     |    1   |
|    output_V_addr_reg_1261   |   13   |
|      p_38_i_i_reg_1492      |    1   |
|      p_Val2_28_reg_519      |    8   |
|      p_Val2_29_reg_1455     |   16   |
|      p_Val2_31_reg_1467     |    8   |
|      p_Val2_3_reg_1445      |   16   |
|       p_Val2_s_reg_496      |    8   |
|      result_V_reg_1529      |    8   |
|       signbit_reg_1460      |    1   |
|        sum_V_reg_1517       |    8   |
|       tmp_106_reg_1230      |   10   |
|       tmp_109_reg_1248      |   14   |
|    tmp_110_cast_reg_1225    |    9   |
|       tmp_113_reg_1279      |    9   |
|       tmp_116_reg_1292      |   12   |
|       tmp_120_reg_1450      |    1   |
|       tmp_38_reg_1440       |    8   |
|       tmp_47_reg_1486       |    2   |
|       tmp_49_reg_1497       |    1   |
|         tmp_reg_1256        |    6   |
|        tmp_s_reg_1269       |    6   |
|      underflow_reg_1507     |    1   |
|         w_4_reg_1297        |    5   |
|          w_reg_484          |    5   |
|    weight_V_addr_reg_1302   |    8   |
|    weight_V_load_reg_1435   |    8   |
+-----------------------------+--------+
|            Total            |   495  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_331 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_336 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_341 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_346 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_351 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_356 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_361 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_366 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_371 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_376 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_381 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_386 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_391 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_396 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_401 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_406 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_411 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_416 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_421 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_426 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_431 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_436 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_441 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_446 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_451 |  p0  |   2  |  11  |   22   ||    9    |
|     co_reg_460    |  p0  |   2  |   5  |   10   ||    9    |
|     h_reg_472     |  p0  |   2  |   5  |   10   ||    9    |
|     w_reg_484     |  p0  |   2  |   5  |   10   ||    9    |
|  p_Val2_s_reg_496 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   590  ||  46.052 ||   261   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |  1034  |   564  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   46   |    -   |   261  |
|  Register |    -   |    -   |   495  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   46   |  1529  |   825  |
+-----------+--------+--------+--------+--------+
