Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /afs/athena.mit.edu/user/g/r/grosas/6.111/Final_Project/bodydrums/bodydrums/xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to /afs/athena.mit.edu/user/g/r/grosas/6.111/Final_Project/bodydrums/bodydrums/xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: lab3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab3.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab3"
Output Format                      : NGC
Target Device                      : xc2v6000-4-bf957

---- Source Options
Top Module Name                    : lab3
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : lab3.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "rectangle.v" in library work
Compiling verilog file "circle.v" in library work
Module <rectangle> compiled
Compiling verilog file "lab3.v" in library work
Module <circle> compiled
Module <debounce> compiled
Module <lab3> compiled
Module <xvga> compiled
Module <pong_game> compiled
No errors in compilation
Analysis of file <"lab3.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <lab3> in library <work>.

Analyzing hierarchy for module <debounce> in library <work>.

Analyzing hierarchy for module <xvga> in library <work>.

Analyzing hierarchy for module <pong_game> in library <work> with parameters.
	PUCK_WH = "00000000000000000000000001000000"
	SCRN_HEIGHT = "00000000000000000000001100000000"
	SCRN_WIDTH = "00000000000000000000010000000000"

Analyzing hierarchy for module <rectangle> in library <work> with parameters.
	COLOR = "111111111111111111111111"
	HEIGHT = "00000000000000000000000001000000"
	WIDTH = "00000000000000000000000001000000"

Analyzing hierarchy for module <circle> in library <work> with parameters.
	COLOR = "111111111111111111111111"
	RADIUS = "00000000000000000000000000100000"

WARNING:Xst:2591 - "lab3.v" line 331: attribute on instance <CLKFX_DIVIDE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "lab3.v" line 331: attribute on instance <CLKFX_MULTIPLY> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "lab3.v" line 331: attribute on instance <CLKIN_PERIOD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "lab3.v" line 331: attribute on instance <CLK_FEEDBACK> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <lab3>.
Module <lab3> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <vclk1> in unit <lab3>.
    Set user-defined property "CLKFX_DIVIDE =  10" for instance <vclk1> in unit <lab3>.
    Set user-defined property "CLKFX_MULTIPLY =  24" for instance <vclk1> in unit <lab3>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "CLKIN_PERIOD =  37.0000000000000000" for instance <vclk1> in unit <lab3>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "CLK_FEEDBACK =  NONE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <vclk1> in unit <lab3>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <vclk1> in unit <lab3>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <vclk1> in unit <lab3>.
    Set user-defined property "DSS_MODE =  NONE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "FACTORY_JF =  C080" for instance <vclk1> in unit <lab3>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <vclk1> in unit <lab3>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "INIT =  FFFF" for instance <reset_sr> in unit <lab3>.
Analyzing module <debounce> in library <work>.
Module <debounce> is correct for synthesis.
 
Analyzing module <xvga> in library <work>.
Module <xvga> is correct for synthesis.
 
Analyzing module <pong_game> in library <work>.
	PUCK_WH = 32'sb00000000000000000000000001000000
	SCRN_HEIGHT = 32'sb00000000000000000000001100000000
	SCRN_WIDTH = 32'sb00000000000000000000010000000000
Module <pong_game> is correct for synthesis.
 
Analyzing module <rectangle> in library <work>.
	COLOR = 24'b111111111111111111111111
	HEIGHT = 32'sb00000000000000000000000001000000
	WIDTH = 32'sb00000000000000000000000001000000
Module <rectangle> is correct for synthesis.
 
Analyzing module <circle> in library <work>.
	COLOR = 24'b111111111111111111111111
	RADIUS = 32'sb00000000000000000000000000100000
Module <circle> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <flash_data> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram0_data> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user2> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram1_data> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <daughtercard> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <systemace_data> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <tv_in_i2c_data> in unit <lab3> is removed.
INFO:Xst:2679 - Register <x_pos<0>> in unit <pong_game> has a constant value of 00111100000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <x_pos<6>> in unit <pong_game> has a constant value of 00011110000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <x_pos<1>> in unit <pong_game> has a constant value of 00111100000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <x_pos<7>> in unit <pong_game> has a constant value of 00011110000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <x_pos<2>> in unit <pong_game> has a constant value of 00111100000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <x_pos<8>> in unit <pong_game> has a constant value of 00011110000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <x_pos<3>> in unit <pong_game> has a constant value of 00111100000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <x_pos<9>> in unit <pong_game> has a constant value of 00011110000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <x_pos<4>> in unit <pong_game> has a constant value of 00111100000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <x_pos<10>> in unit <pong_game> has a constant value of 00011110000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <x_pos<5>> in unit <pong_game> has a constant value of 00111100000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <x_pos<11>> in unit <pong_game> has a constant value of 00011110000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <y_pos<11>> in unit <pong_game> has a constant value of 1010000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <direction> in unit <pong_game> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <is_running> in unit <pong_game> has a constant value of 1 during circuit operation. The register is replaced by logic.

Synthesizing Unit <debounce>.
    Related source file is "lab3.v".
    Found 1-bit register for signal <clean>.
    Found 20-bit up counter for signal <count>.
    Found 1-bit xor2 for signal <count$xor0000> created at line 15.
    Found 1-bit register for signal <new>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <xvga>.
    Related source file is "lab3.v".
    Found 10-bit up counter for signal <vcount>.
    Found 1-bit register for signal <vsync>.
    Found 11-bit up counter for signal <hcount>.
    Found 1-bit register for signal <blank>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <hblank>.
    Found 1-bit register for signal <vblank>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <xvga> synthesized.


Synthesizing Unit <rectangle>.
    Related source file is "rectangle.v".
    Found 11-bit adder carry out for signal <add0000$addsub0000> created at line 35.
    Found 10-bit adder carry out for signal <add0001$addsub0000> created at line 35.
    Found 11-bit comparator greatequal for signal <pixel$cmp_ge0000> created at line 35.
    Found 10-bit comparator greatequal for signal <pixel$cmp_ge0001> created at line 35.
    Found 12-bit comparator less for signal <pixel$cmp_lt0000> created at line 35.
    Found 11-bit comparator less for signal <pixel$cmp_lt0001> created at line 35.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <rectangle> synthesized.


Synthesizing Unit <circle>.
    Related source file is "circle.v".
WARNING:Xst:653 - Signal <radiussquared> is used but never assigned. This sourceless signal will be automatically connected to value 10000000000.
WARNING:Xst:643 - "circle.v" line 51: The result of a 11x11-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "circle.v" line 52: The result of a 10x10-bit multiplication is partially used. Only the 15 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 24-bit register for signal <pixel>.
    Found 16-bit adder for signal <add0000$add0000> created at line 54.
    Found 11-bit register for signal <deltax>.
    Found 11-bit adder carry out for signal <deltax$addsub0000> created at line 49.
    Found 12-bit comparator greater for signal <deltax$cmp_gt0000> created at line 49.
    Found 11-bit subtractor for signal <deltax$mux0000>.
    Found 16-bit register for signal <deltaxsquared>.
    Found 11x11-bit multiplier for signal <deltaxsquared$mult0001> created at line 51.
    Found 10-bit register for signal <deltay>.
    Found 10-bit adder carry out for signal <deltay$addsub0000> created at line 50.
    Found 11-bit comparator greater for signal <deltay$cmp_gt0000> created at line 50.
    Found 10-bit subtractor for signal <deltay$mux0000>.
    Found 15-bit register for signal <deltaysquared>.
    Found 10x10-bit multiplier for signal <deltaysquared$mult0001> created at line 52.
    Found 16-bit comparator lessequal for signal <pixel$cmp_le0000> created at line 54.
    Summary:
	inferred  76 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   3 Comparator(s).
Unit <circle> synthesized.


Synthesizing Unit <pong_game>.
    Related source file is "lab3.v".
WARNING:Xst:647 - Input <vclock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <down> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <switch_sync> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit up accumulator for signal <y_pos<10:0>>.
    Summary:
	inferred  11 Accumulator(s).
Unit <pong_game> synthesized.


Synthesizing Unit <lab3>.
    Related source file is "lab3.v".
WARNING:Xst:2565 - Inout <user3<28>> is never assigned.
WARNING:Xst:2565 - Inout <user3<4>> is never assigned.
WARNING:Xst:2565 - Inout <user3<29>> is never assigned.
WARNING:Xst:2565 - Inout <user3<5>> is never assigned.
WARNING:Xst:647 - Input <button0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<6>> is never assigned.
WARNING:Xst:2565 - Inout <user3<7>> is never assigned.
WARNING:Xst:2565 - Inout <user3<8>> is never assigned.
WARNING:Xst:2565 - Inout <user3<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<10>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<11>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<11>> is never assigned.
WARNING:Xst:647 - Input <clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<12>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<13>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<13>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aef> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<14>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<20>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<21>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<17>> is never assigned.
WARNING:Xst:647 - Input <systemace_irq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<18>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<23>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<0>> is never assigned.
WARNING:Xst:647 - Input <clock_feedback_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<24>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<1>> is never assigned.
WARNING:Xst:647 - Input <disp_data_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<25>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<30>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<31>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<26>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<32>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<27>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<33>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<28>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<0>> is never assigned.
WARNING:Xst:2565 - Inout <user2<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<34>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<29>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<1>> is never assigned.
WARNING:Xst:2565 - Inout <user2<15>> is never assigned.
WARNING:Xst:2565 - Inout <user2<20>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<40>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<35>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <user4<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<21>> is never assigned.
WARNING:Xst:2565 - Inout <user2<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<41>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<36>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<17>> is never assigned.
WARNING:Xst:2565 - Inout <user2<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<37>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<42>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<23>> is never assigned.
WARNING:Xst:2565 - Inout <user2<18>> is never assigned.
WARNING:Xst:647 - Input <keyboard_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<38>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<43>> is never assigned.
WARNING:Xst:2565 - Inout <user1<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<5>> is never assigned.
WARNING:Xst:2565 - Inout <user2<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<39>> is never assigned.
WARNING:Xst:2565 - Inout <user1<3>> is never assigned.
WARNING:Xst:2565 - Inout <tv_in_i2c_data> is never assigned.
WARNING:Xst:2565 - Inout <user4<6>> is never assigned.
WARNING:Xst:2565 - Inout <user2<30>> is never assigned.
WARNING:Xst:2565 - Inout <user2<25>> is never assigned.
WARNING:Xst:2565 - Inout <user1<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<7>> is never assigned.
WARNING:Xst:2565 - Inout <user2<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<31>> is never assigned.
WARNING:Xst:2565 - Inout <user1<5>> is never assigned.
WARNING:Xst:647 - Input <flash_sts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<8>> is never assigned.
WARNING:Xst:647 - Input <rs232_rxd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<27>> is never assigned.
WARNING:Xst:2565 - Inout <user1<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<28>> is never assigned.
WARNING:Xst:647 - Input <mouse_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user1<7>> is never assigned.
WARNING:Xst:647 - Input <rs232_cts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<29>> is never assigned.
WARNING:Xst:2565 - Inout <user1<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<1>> is never assigned.
WARNING:Xst:647 - Input <switch<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<20>> is never assigned.
WARNING:Xst:2565 - Inout <user4<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<16>> is never assigned.
WARNING:Xst:2565 - Inout <user4<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<22>> is never assigned.
WARNING:Xst:2565 - Inout <user4<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<23>> is never assigned.
WARNING:Xst:2565 - Inout <user4<18>> is never assigned.
WARNING:Xst:647 - Input <button_left> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<19>> is never assigned.
WARNING:Xst:2565 - Inout <user4<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<30>> is never assigned.
WARNING:Xst:2565 - Inout <user4<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<26>> is never assigned.
WARNING:Xst:2565 - Inout <user4<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<27>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<7>> is never assigned.
WARNING:Xst:647 - Input <tv_in_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<17>> is never assigned.
WARNING:Xst:647 - Input <tv_in_hff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<10>> is never assigned.
WARNING:Xst:2565 - Inout <user4<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<18>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<0>> is never assigned.
WARNING:Xst:2565 - Inout <user1<11>> is never assigned.
WARNING:Xst:647 - Input <tv_in_ycrcb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <user2<1>> is never assigned.
WARNING:Xst:2565 - Inout <user1<12>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <user1<13>> is never assigned.
WARNING:Xst:2565 - Inout <user2<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<3>> is never assigned.
WARNING:Xst:2565 - Inout <user1<14>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <user2<4>> is never assigned.
WARNING:Xst:2565 - Inout <user1<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<33>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user1<16>> is never assigned.
WARNING:Xst:2565 - Inout <user2<5>> is never assigned.
WARNING:Xst:2565 - Inout <user1<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<34>> is never assigned.
WARNING:Xst:647 - Input <keyboard_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user1<17>> is never assigned.
WARNING:Xst:2565 - Inout <user2<6>> is never assigned.
WARNING:Xst:2565 - Inout <user1<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<35>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user1<18>> is never assigned.
WARNING:Xst:2565 - Inout <user2<7>> is never assigned.
WARNING:Xst:2565 - Inout <user1<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <user1<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<18>> is never assigned.
WARNING:Xst:647 - Input <ac97_sdata_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <user1<25>> is never assigned.
WARNING:Xst:2565 - Inout <user2<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <user1<26>> is never assigned.
WARNING:Xst:2565 - Inout <user1<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <user1<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <user1<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<33>> is never assigned.
WARNING:Xst:647 - Input <systemace_mpbrdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<9>> is never assigned.
WARNING:Xst:647 - Input <button_right> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<34>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<35>> is never assigned.
WARNING:Xst:2565 - Inout <user3<10>> is never assigned.
WARNING:Xst:647 - Input <mouse_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<11>> is never assigned.
WARNING:Xst:2565 - Inout <user3<12>> is never assigned.
WARNING:Xst:2565 - Inout <user3<13>> is never assigned.
WARNING:Xst:647 - Input <ac97_bit_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<14>> is never assigned.
WARNING:Xst:2565 - Inout <user3<20>> is never assigned.
WARNING:Xst:2565 - Inout <user3<15>> is never assigned.
WARNING:Xst:2565 - Inout <user3<21>> is never assigned.
WARNING:Xst:2565 - Inout <user3<16>> is never assigned.
WARNING:Xst:2565 - Inout <user3<22>> is never assigned.
WARNING:Xst:2565 - Inout <user3<17>> is never assigned.
WARNING:Xst:2565 - Inout <user3<23>> is never assigned.
WARNING:Xst:2565 - Inout <user3<18>> is never assigned.
WARNING:Xst:2565 - Inout <user3<24>> is never assigned.
WARNING:Xst:2565 - Inout <user3<19>> is never assigned.
WARNING:Xst:2565 - Inout <user3<0>> is never assigned.
WARNING:Xst:2565 - Inout <user3<30>> is never assigned.
WARNING:Xst:2565 - Inout <user3<25>> is never assigned.
WARNING:Xst:2565 - Inout <user3<1>> is never assigned.
WARNING:Xst:2565 - Inout <user3<26>> is never assigned.
WARNING:Xst:2565 - Inout <user3<31>> is never assigned.
WARNING:Xst:2565 - Inout <user3<2>> is never assigned.
WARNING:Xst:2565 - Inout <user3<27>> is never assigned.
WARNING:Xst:2565 - Inout <user3<3>> is never assigned.
    Found 1-bit register for signal <b>.
    Found 1-bit 4-to-1 multiplexer for signal <b$mux0000>.
    Found 1-bit register for signal <hs>.
    Found 1-bit 4-to-1 multiplexer for signal <hs$mux0000>.
    Found 24-bit register for signal <rgb>.
    Found 24-bit 4-to-1 multiplexer for signal <rgb$mux0000>.
    Found 1-bit register for signal <vs>.
    Found 1-bit 4-to-1 multiplexer for signal <vs$mux0000>.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred  27 Multiplexer(s).
Unit <lab3> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 12
 10x10-bit multiplier                                  : 6
 11x11-bit multiplier                                  : 6
# Adders/Subtractors                                   : 42
 10-bit adder carry out                                : 12
 10-bit subtractor                                     : 6
 11-bit adder carry out                                : 12
 11-bit subtractor                                     : 6
 16-bit adder                                          : 6
# Counters                                             : 5
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 20-bit up counter                                     : 3
# Accumulators                                         : 11
 10-bit up accumulator                                 : 11
# Registers                                            : 45
 1-bit register                                        : 14
 10-bit register                                       : 6
 11-bit register                                       : 6
 15-bit register                                       : 6
 16-bit register                                       : 6
 24-bit register                                       : 7
# Comparators                                          : 42
 10-bit comparator greatequal                          : 6
 11-bit comparator greatequal                          : 6
 11-bit comparator greater                             : 6
 11-bit comparator less                                : 6
 12-bit comparator greater                             : 6
 12-bit comparator less                                : 6
 16-bit comparator lessequal                           : 6
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 3
 24-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '2v6000.nph' in environment /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE.

Synthesizing (advanced) Unit <circle>.
	Found pipelined multiplier on signal <deltaxsquared_mult0001>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <deltaysquared_mult0001>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <circle> synthesized (advanced).
INFO:Xst:2261 - The FF/Latch <pixel_0> in Unit <circle> is equivalent to the following 23 FFs/Latches, which will be removed : <pixel_1> <pixel_2> <pixel_3> <pixel_4> <pixel_5> <pixel_6> <pixel_7> <pixel_8> <pixel_9> <pixel_10> <pixel_11> <pixel_12> <pixel_13> <pixel_14> <pixel_15> <pixel_16> <pixel_17> <pixel_18> <pixel_19> <pixel_20> <pixel_21> <pixel_22> <pixel_23> 

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 12
 10x10-bit registered multiplier                       : 6
 11x11-bit registered multiplier                       : 6
# Adders/Subtractors                                   : 42
 10-bit adder carry out                                : 12
 10-bit subtractor                                     : 6
 11-bit adder carry out                                : 12
 11-bit subtractor                                     : 6
 16-bit adder                                          : 6
# Counters                                             : 5
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 20-bit up counter                                     : 3
# Accumulators                                         : 11
 10-bit up accumulator                                 : 11
# Registers                                            : 170
 Flip-Flops                                            : 170
# Comparators                                          : 42
 10-bit comparator greatequal                          : 6
 11-bit comparator greatequal                          : 6
 11-bit comparator greater                             : 6
 11-bit comparator less                                : 6
 12-bit comparator greater                             : 6
 12-bit comparator less                                : 6
 16-bit comparator lessequal                           : 6
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 3
 24-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2146 - In block <pong_game>, Accumulator <y_pos_0> <y_pos_6> are equivalent, XST will keep only <y_pos_0>.
INFO:Xst:2146 - In block <pong_game>, Accumulator <y_pos_1> <y_pos_7> are equivalent, XST will keep only <y_pos_1>.
INFO:Xst:2146 - In block <pong_game>, Accumulator <y_pos_2> <y_pos_8> are equivalent, XST will keep only <y_pos_2>.
INFO:Xst:2146 - In block <pong_game>, Accumulator <y_pos_9> <y_pos_3> are equivalent, XST will keep only <y_pos_9>.
INFO:Xst:2146 - In block <pong_game>, Accumulator <y_pos_4> <y_pos_10> are equivalent, XST will keep only <y_pos_4>.

Optimizing unit <lab3> ...

Optimizing unit <xvga> ...

Optimizing unit <circle> ...

Optimizing unit <pong_game> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <rgb_0> in Unit <lab3> is equivalent to the following 7 FFs/Latches, which will be removed : <rgb_1> <rgb_2> <rgb_3> <rgb_4> <rgb_5> <rgb_6> <rgb_7> 
INFO:Xst:2261 - The FF/Latch <rgb_16> in Unit <lab3> is equivalent to the following 7 FFs/Latches, which will be removed : <rgb_17> <rgb_18> <rgb_19> <rgb_20> <rgb_21> <rgb_22> <rgb_23> 
INFO:Xst:2261 - The FF/Latch <rgb_8> in Unit <lab3> is equivalent to the following 7 FFs/Latches, which will be removed : <rgb_9> <rgb_10> <rgb_11> <rgb_12> <rgb_13> <rgb_14> <rgb_15> 
Found area constraint ratio of 100 (+ 5) on block lab3, actual ratio is 1.
FlipFlop xvga1/hcount_0 has been replicated 2 time(s)
FlipFlop xvga1/hcount_1 has been replicated 2 time(s)
FlipFlop xvga1/hcount_10 has been replicated 1 time(s)
FlipFlop xvga1/hcount_2 has been replicated 2 time(s)
FlipFlop xvga1/hcount_3 has been replicated 1 time(s)
FlipFlop xvga1/hcount_4 has been replicated 2 time(s)
FlipFlop xvga1/hcount_5 has been replicated 1 time(s)
FlipFlop xvga1/hcount_6 has been replicated 1 time(s)
FlipFlop xvga1/hcount_7 has been replicated 1 time(s)
FlipFlop xvga1/hcount_8 has been replicated 1 time(s)
FlipFlop xvga1/hcount_9 has been replicated 1 time(s)
FlipFlop xvga1/vcount_3 has been replicated 3 time(s)
FlipFlop xvga1/vcount_4 has been replicated 2 time(s)
FlipFlop xvga1/vcount_6 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 311
 Flip-Flops                                            : 311

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lab3.ngr
Top Level Output File Name         : lab3
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 576

Cell Usage :
# BELS                             : 1919
#      GND                         : 1
#      INV                         : 150
#      LUT1                        : 148
#      LUT2                        : 384
#      LUT2_L                      : 2
#      LUT3                        : 87
#      LUT3_D                      : 4
#      LUT4                        : 115
#      LUT4_D                      : 7
#      LUT4_L                      : 6
#      MUXCY                       : 649
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 363
# FlipFlops/Latches                : 311
#      FD                          : 131
#      FDE                         : 6
#      FDR                         : 85
#      FDRE                        : 78
#      FDS                         : 11
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 250
#      IBUF                        : 9
#      IBUFG                       : 1
#      OBUF                        : 240
# DCMs                             : 1
#      DCM                         : 1
# MULTs                            : 12
#      MULT18X18S                  : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v6000bf957-4 

 Number of Slices:                      490  out of  33792     1%  
 Number of Slice Flip Flops:            311  out of  67584     0%  
 Number of 4 input LUTs:                904  out of  67584     1%  
    Number used as logic:               903
    Number used as Shift registers:       1
 Number of IOs:                         576
 Number of bonded IOBs:                 250  out of    684    36%  
 Number of MULT18X18s:                   12  out of    144     8%  
 Number of GCLKs:                         2  out of     16    12%  
 Number of DCMs:                          1  out of     12     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock_27mhz                        | vclk1:CLKFX            | 120   |
xvga1/vsync1                       | BUFG                   | 204   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-------------------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                             | Load  |
-----------------------------------+-------------------------------------------------------------+-------+
analyzer1_data_0_OBUF(XST_GND:G)   | NONE(pg/gen_circles[11].mycirc/Mmult_deltaysquared_mult0001)| 12    |
led_5_OBUF(XST_VCC:P)              | NONE(pg/gen_circles[11].mycirc/Mmult_deltaysquared_mult0001)| 12    |
-----------------------------------+-------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 19.006ns (Maximum Frequency: 52.615MHz)
   Minimum input arrival time before clock: 5.579ns
   Maximum output required time after clock: 9.289ns
   Maximum combinational path delay: 6.936ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_27mhz'
  Clock period: 17.706ns (frequency: 56.478MHz)
  Total number of paths / destination ports: 4404 / 306
-------------------------------------------------------------------------
Delay:               7.377ns (Levels of Logic = 15)
  Source:            xvga1/vcount_0 (FF)
  Destination:       rgb_0 (FF)
  Source Clock:      clock_27mhz rising 2.4X
  Destination Clock: clock_27mhz rising 2.4X

  Data Path: xvga1/vcount_0 to rgb_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            36   0.568   1.306  xvga1/vcount_0 (xvga1/vcount_0)
     LUT2:I1->O            1   0.439   0.000  pg/gen_rectangles[0].myrec/Mcompar_pixel_cmp_lt0001_lut<0> (pg/gen_rectangles[0].myrec/Mcompar_pixel_cmp_lt0001_lut<0>)
     MUXCY:S->O            1   0.298   0.000  pg/gen_rectangles[0].myrec/Mcompar_pixel_cmp_lt0001_cy<0> (pg/gen_rectangles[0].myrec/Mcompar_pixel_cmp_lt0001_cy<0>)
     MUXCY:CI->O           1   0.053   0.000  pg/gen_rectangles[0].myrec/Mcompar_pixel_cmp_lt0001_cy<1> (pg/gen_rectangles[0].myrec/Mcompar_pixel_cmp_lt0001_cy<1>)
     MUXCY:CI->O           1   0.053   0.000  pg/gen_rectangles[0].myrec/Mcompar_pixel_cmp_lt0001_cy<2> (pg/gen_rectangles[0].myrec/Mcompar_pixel_cmp_lt0001_cy<2>)
     MUXCY:CI->O           1   0.053   0.000  pg/gen_rectangles[0].myrec/Mcompar_pixel_cmp_lt0001_cy<3> (pg/gen_rectangles[0].myrec/Mcompar_pixel_cmp_lt0001_cy<3>)
     MUXCY:CI->O           1   0.053   0.000  pg/gen_rectangles[0].myrec/Mcompar_pixel_cmp_lt0001_cy<4> (pg/gen_rectangles[0].myrec/Mcompar_pixel_cmp_lt0001_cy<4>)
     MUXCY:CI->O           1   0.053   0.000  pg/gen_rectangles[0].myrec/Mcompar_pixel_cmp_lt0001_cy<5> (pg/gen_rectangles[0].myrec/Mcompar_pixel_cmp_lt0001_cy<5>)
     MUXCY:CI->O           1   0.053   0.000  pg/gen_rectangles[0].myrec/Mcompar_pixel_cmp_lt0001_cy<6> (pg/gen_rectangles[0].myrec/Mcompar_pixel_cmp_lt0001_cy<6>)
     MUXCY:CI->O           1   0.053   0.000  pg/gen_rectangles[0].myrec/Mcompar_pixel_cmp_lt0001_cy<7> (pg/gen_rectangles[0].myrec/Mcompar_pixel_cmp_lt0001_cy<7>)
     MUXCY:CI->O           1   0.053   0.000  pg/gen_rectangles[0].myrec/Mcompar_pixel_cmp_lt0001_cy<8> (pg/gen_rectangles[0].myrec/Mcompar_pixel_cmp_lt0001_cy<8>)
     MUXCY:CI->O           1   0.053   0.000  pg/gen_rectangles[0].myrec/Mcompar_pixel_cmp_lt0001_cy<9> (pg/gen_rectangles[0].myrec/Mcompar_pixel_cmp_lt0001_cy<9>)
     MUXCY:CI->O           1   0.942   0.552  pg/gen_rectangles[0].myrec/Mcompar_pixel_cmp_lt0001_cy<10> (pg/gen_rectangles[0].myrec/Mcompar_pixel_cmp_lt0001_cy<10>)
     LUT4:I2->O            1   0.439   0.551  pg/pixel<0>222_SW0 (N7)
     LUT4:I2->O            1   0.439   0.558  pg/pixel<0>222 (pg/pixel<0>222)
     LUT4:I3->O            3   0.439   0.000  Mmux_rgb_mux00001291 (Mmux_rgb_mux00001029)
     FDS:D                     0.370          rgb_0
    ----------------------------------------
    Total                      7.377ns (4.411ns logic, 2.966ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'xvga1/vsync1'
  Clock period: 19.006ns (frequency: 52.615MHz)
  Total number of paths / destination ports: 18433 / 368
-------------------------------------------------------------------------
Delay:               9.503ns (Levels of Logic = 17)
  Source:            pg/y_pos_0_7 (FF)
  Destination:       pg/gen_circles[6].mycirc/deltay_9 (FF)
  Source Clock:      xvga1/vsync1 falling
  Destination Clock: xvga1/vsync1 rising

  Data Path: pg/y_pos_0_7 to pg/gen_circles[6].mycirc/deltay_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.568   1.116  pg/y_pos_0_7 (pg/y_pos_0_7)
     LUT4:I1->O            3   0.439   0.932  pg/gen_circles[6].mycirc/Madd_deltay_addsub0000_xor<8>11 (pg/gen_circles[6].mycirc/deltay_addsub0000<8>)
     LUT2:I1->O            1   0.439   0.000  pg/gen_circles[6].mycirc/Mcompar_deltay_cmp_gt0000_lut<8> (pg/gen_circles[6].mycirc/Mcompar_deltay_cmp_gt0000_lut<8>)
     MUXCY:S->O            1   0.298   0.000  pg/gen_circles[6].mycirc/Mcompar_deltay_cmp_gt0000_cy<8> (pg/gen_circles[6].mycirc/Mcompar_deltay_cmp_gt0000_cy<8>)
     MUXCY:CI->O           1   0.053   0.000  pg/gen_circles[6].mycirc/Mcompar_deltay_cmp_gt0000_cy<9> (pg/gen_circles[6].mycirc/Mcompar_deltay_cmp_gt0000_cy<9>)
     MUXCY:CI->O          10   0.942   0.920  pg/gen_circles[6].mycirc/Mcompar_deltay_cmp_gt0000_cy<10> (pg/gen_circles[6].mycirc/Mcompar_deltay_cmp_gt0000_cy<10>)
     LUT3:I2->O            1   0.439   0.551  pg/gen_circles[6].mycirc/deltay_mux0001<0>1 (pg/gen_circles[6].mycirc/deltay_mux0001<0>)
     LUT4:I2->O            1   0.439   0.000  pg/gen_circles[6].mycirc/Msub_deltay_mux0000_lut<0> (pg/gen_circles[6].mycirc/Msub_deltay_mux0000_lut<0>)
     MUXCY:S->O            1   0.298   0.000  pg/gen_circles[6].mycirc/Msub_deltay_mux0000_cy<0> (pg/gen_circles[6].mycirc/Msub_deltay_mux0000_cy<0>)
     MUXCY:CI->O           1   0.053   0.000  pg/gen_circles[6].mycirc/Msub_deltay_mux0000_cy<1> (pg/gen_circles[6].mycirc/Msub_deltay_mux0000_cy<1>)
     MUXCY:CI->O           1   0.053   0.000  pg/gen_circles[6].mycirc/Msub_deltay_mux0000_cy<2> (pg/gen_circles[6].mycirc/Msub_deltay_mux0000_cy<2>)
     MUXCY:CI->O           1   0.053   0.000  pg/gen_circles[6].mycirc/Msub_deltay_mux0000_cy<3> (pg/gen_circles[6].mycirc/Msub_deltay_mux0000_cy<3>)
     MUXCY:CI->O           1   0.053   0.000  pg/gen_circles[6].mycirc/Msub_deltay_mux0000_cy<4> (pg/gen_circles[6].mycirc/Msub_deltay_mux0000_cy<4>)
     MUXCY:CI->O           1   0.053   0.000  pg/gen_circles[6].mycirc/Msub_deltay_mux0000_cy<5> (pg/gen_circles[6].mycirc/Msub_deltay_mux0000_cy<5>)
     MUXCY:CI->O           1   0.053   0.000  pg/gen_circles[6].mycirc/Msub_deltay_mux0000_cy<6> (pg/gen_circles[6].mycirc/Msub_deltay_mux0000_cy<6>)
     MUXCY:CI->O           1   0.053   0.000  pg/gen_circles[6].mycirc/Msub_deltay_mux0000_cy<7> (pg/gen_circles[6].mycirc/Msub_deltay_mux0000_cy<7>)
     MUXCY:CI->O           0   0.053   0.000  pg/gen_circles[6].mycirc/Msub_deltay_mux0000_cy<8> (pg/gen_circles[6].mycirc/Msub_deltay_mux0000_cy<8>)
     XORCY:CI->O           1   1.274   0.000  pg/gen_circles[6].mycirc/Msub_deltay_mux0000_xor<9> (pg/gen_circles[6].mycirc/deltay_mux0000<9>)
     FD:D                      0.370          pg/gen_circles[6].mycirc/deltay_9
    ----------------------------------------
    Total                      9.503ns (5.983ns logic, 3.520ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_27mhz'
  Total number of paths / destination ports: 90 / 78
-------------------------------------------------------------------------
Offset:              5.579ns (Levels of Logic = 4)
  Source:            switch<0> (PAD)
  Destination:       rgb_0 (FF)
  Destination Clock: clock_27mhz rising 2.4X

  Data Path: switch<0> to rgb_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.825   1.078  switch_0_IBUF (switch_0_IBUF)
     LUT2:I0->O            1   0.439   0.803  Mmux_rgb_mux0000110209 (Mmux_rgb_mux0000110209)
     LUT4:I0->O            3   0.439   0.758  Mmux_rgb_mux0000110213 (N1)
     LUT4:I2->O            1   0.439   0.518  Mmux_rgb_mux0000251 (N4)
     FDS:S                     0.280          rgb_8
    ----------------------------------------
    Total                      5.579ns (2.422ns logic, 3.157ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'xvga1/vsync1'
  Total number of paths / destination ports: 204 / 60
-------------------------------------------------------------------------
Offset:              4.631ns (Levels of Logic = 12)
  Source:            switch<4> (PAD)
  Destination:       pg/y_pos_5_9 (FF)
  Destination Clock: xvga1/vsync1 falling

  Data Path: switch<4> to pg/y_pos_5_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.825   1.002  switch_4_IBUF (switch_4_IBUF)
     LUT2:I1->O            1   0.439   0.000  pg/Maccum_y_pos_2_lut<0> (pg/Maccum_y_pos_2_lut<0>)
     MUXCY:S->O            1   0.298   0.000  pg/Maccum_y_pos_2_cy<0> (pg/Maccum_y_pos_2_cy<0>)
     MUXCY:CI->O           1   0.053   0.000  pg/Maccum_y_pos_2_cy<1> (pg/Maccum_y_pos_2_cy<1>)
     MUXCY:CI->O           1   0.053   0.000  pg/Maccum_y_pos_2_cy<2> (pg/Maccum_y_pos_2_cy<2>)
     MUXCY:CI->O           1   0.053   0.000  pg/Maccum_y_pos_2_cy<3> (pg/Maccum_y_pos_2_cy<3>)
     MUXCY:CI->O           1   0.053   0.000  pg/Maccum_y_pos_2_cy<4> (pg/Maccum_y_pos_2_cy<4>)
     MUXCY:CI->O           1   0.053   0.000  pg/Maccum_y_pos_2_cy<5> (pg/Maccum_y_pos_2_cy<5>)
     MUXCY:CI->O           1   0.053   0.000  pg/Maccum_y_pos_2_cy<6> (pg/Maccum_y_pos_2_cy<6>)
     MUXCY:CI->O           1   0.053   0.000  pg/Maccum_y_pos_2_cy<7> (pg/Maccum_y_pos_2_cy<7>)
     MUXCY:CI->O           0   0.053   0.000  pg/Maccum_y_pos_2_cy<8> (pg/Maccum_y_pos_2_cy<8>)
     XORCY:CI->O           1   1.274   0.000  pg/Maccum_y_pos_2_xor<9> (pg/Result<9>2)
     FDR:D                     0.370          pg/y_pos_2_9
    ----------------------------------------
    Total                      4.631ns (3.630ns logic, 1.002ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_27mhz'
  Total number of paths / destination ports: 31 / 30
-------------------------------------------------------------------------
Offset:              9.289ns (Levels of Logic = 2)
  Source:            reset_sr (FF)
  Destination:       led<2> (PAD)
  Source Clock:      clock_27mhz rising 2.4X

  Data Path: reset_sr to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16:CLK->Q          9   2.901   1.070  reset_sr (power_on_reset)
     LUT2:I1->O            1   0.439   0.517  led<2>1 (led_2_OBUF)
     OBUF:I->O                 4.361          led_2_OBUF (led<2>)
    ----------------------------------------
    Total                      9.289ns (7.701ns logic, 1.588ns route)
                                       (82.9% logic, 17.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               6.936ns (Levels of Logic = 3)
  Source:            switch<1> (PAD)
  Destination:       led<1> (PAD)

  Data Path: switch<1> to led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.825   0.793  switch_1_IBUF (switch_1_IBUF)
     INV:I->O              1   0.439   0.517  led<1>1_INV_0 (led_1_OBUF)
     OBUF:I->O                 4.361          led_1_OBUF (led<1>)
    ----------------------------------------
    Total                      6.936ns (5.625ns logic, 1.311ns route)
                                       (81.1% logic, 18.9% route)

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 13.18 secs
 
--> 


Total memory usage is 477144 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  317 (   0 filtered)
Number of infos    :   35 (   0 filtered)

