$date
	Sun Oct 23 06:17:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1025294
b1001 &
b1001 %
1$
b1001 !
1"
#1025295
0"
#1025298
b11100 &
b11100 %
#1025302
b1110 &
b1110 %
#1025306
b111 &
b111 %
#1025310
b10110 &
b10110 %
#1025314
b1011 &
b1011 %
#1025318
b100010 &
b100010 %
#1025322
b10001 &
b10001 %
#1025326
b110100 &
b110100 %
#1025330
b11010 &
b11010 %
#1025334
b1101 &
b1101 %
#1025338
b101000 &
b101000 %
#1025342
b10100 &
b10100 %
#1025346
b1010 &
b1010 %
#1025350
b101 &
b101 %
#1025354
b10000 &
b10000 %
#1025358
b1000 &
b1000 %
#1025362
b100 &
b100 %
#1025366
b10 &
b10 %
#1025370
b1 &
b1 %
1#
#1025374
b0 &
0#
b0 %
0$
#1992318
b110 &
b110 %
1$
b110 !
1"
#1992319
0"
#1992322
b11 &
b11 %
#1992326
b1010 &
b1010 %
#1992330
b101 &
b101 %
#1992334
b10000 &
b10000 %
#1992338
b1000 &
b1000 %
#1992342
b100 &
b100 %
#1992346
b10 &
b10 %
#1992350
b1 &
1#
b1 %
#1992354
b0 &
b0 %
0#
0$
#3056679
b10000 !
1"
#3056682
b10000 &
b10000 %
1$
#3056683
0"
#3056686
b1000 &
b1000 %
#3056690
b100 &
b100 %
#3056694
b10 &
b10 %
#3056698
b1 &
b1 %
1#
#3056702
b0 &
0#
b0 %
0$
#4500012
