// Seed: 2481189751
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output tri0 id_3;
  output wire id_2;
  inout uwire id_1;
  assign id_3 = -1;
  logic id_7;
  parameter id_8 = 1;
  assign id_1 = ("" == ~-1);
  logic id_9;
  wire id_10;
  tri0 [-1 : -1] id_11;
  wire [1 : 1] id_12;
  assign id_12 = -1'b0;
  assign id_11 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input uwire id_2,
    output tri1 id_3,
    input supply0 id_4,
    output uwire id_5,
    output wand id_6,
    output tri1 id_7
);
  assign id_3 = 1'b0;
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  assign modCall_1.id_1 = 0;
endmodule
