\begin{center} %%%\begin{singlespace}

\lstinputlisting[language=Verilog, firstline=34, xleftmargin=2cm]{design_files/addersubtractor2.v}
Figure 14.  Verilog code for the circuit in Figure 3 (Part {\it b}).
\end{center}
