module top
#(parameter param250 = (((8'hb9) > {(((8'ha3) ? (8'hac) : (8'hb4)) ? ((8'haf) ? (8'hab) : (8'hb2)) : {(8'haa), (8'h9e)}), (((7'h40) ? (8'hb9) : (8'ha1)) ? (~&(8'hb2)) : ((8'ha7) ? (8'h9f) : (8'haa)))}) | (({(!(8'ha3)), ((8'haf) == (7'h42))} >> ((8'hb4) ? ((8'haf) - (7'h44)) : ((8'h9f) >= (8'hb3)))) * (-((~(8'hb1)) ^~ ((8'ha1) != (8'hb5)))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h31f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hb):(1'h0)] wire3;
  input wire [(4'h9):(1'h0)] wire2;
  input wire [(5'h15):(1'h0)] wire1;
  input wire signed [(4'hf):(1'h0)] wire0;
  wire signed [(5'h10):(1'h0)] wire249;
  wire signed [(5'h14):(1'h0)] wire248;
  wire [(4'hb):(1'h0)] wire239;
  wire [(2'h2):(1'h0)] wire79;
  wire [(4'hb):(1'h0)] wire54;
  wire [(4'h9):(1'h0)] wire53;
  wire [(2'h3):(1'h0)] wire52;
  wire [(5'h13):(1'h0)] wire51;
  wire [(3'h5):(1'h0)] wire23;
  wire [(5'h12):(1'h0)] wire22;
  wire [(3'h7):(1'h0)] wire21;
  wire [(5'h10):(1'h0)] wire20;
  wire signed [(5'h15):(1'h0)] wire19;
  wire [(4'ha):(1'h0)] wire18;
  wire [(4'hf):(1'h0)] wire17;
  wire signed [(5'h12):(1'h0)] wire233;
  wire [(3'h4):(1'h0)] wire235;
  wire [(5'h14):(1'h0)] wire236;
  wire signed [(4'he):(1'h0)] wire237;
  reg [(4'hb):(1'h0)] reg247 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg246 = (1'h0);
  reg [(3'h5):(1'h0)] reg245 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg244 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg243 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg242 = (1'h0);
  reg [(2'h2):(1'h0)] reg241 = (1'h0);
  reg [(3'h6):(1'h0)] reg240 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg50 = (1'h0);
  reg [(4'h8):(1'h0)] reg49 = (1'h0);
  reg signed [(4'he):(1'h0)] reg48 = (1'h0);
  reg [(4'hd):(1'h0)] reg47 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg46 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg45 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg44 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg43 = (1'h0);
  reg [(5'h13):(1'h0)] reg42 = (1'h0);
  reg [(5'h11):(1'h0)] reg41 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg40 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg39 = (1'h0);
  reg [(5'h15):(1'h0)] reg38 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg37 = (1'h0);
  reg [(2'h2):(1'h0)] reg36 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg35 = (1'h0);
  reg [(4'hf):(1'h0)] reg34 = (1'h0);
  reg [(4'hd):(1'h0)] reg33 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg32 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg31 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg30 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg29 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg28 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg27 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg26 = (1'h0);
  reg [(4'hf):(1'h0)] reg25 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg24 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg16 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg15 = (1'h0);
  reg [(3'h7):(1'h0)] reg14 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg13 = (1'h0);
  reg [(4'h8):(1'h0)] reg12 = (1'h0);
  reg [(3'h4):(1'h0)] reg11 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg10 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg9 = (1'h0);
  reg [(5'h15):(1'h0)] reg8 = (1'h0);
  reg [(4'h8):(1'h0)] reg7 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg6 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg5 = (1'h0);
  reg [(5'h13):(1'h0)] reg4 = (1'h0);
  assign y = {wire249,
                 wire248,
                 wire239,
                 wire79,
                 wire54,
                 wire53,
                 wire52,
                 wire51,
                 wire23,
                 wire22,
                 wire21,
                 wire20,
                 wire19,
                 wire18,
                 wire17,
                 wire233,
                 wire235,
                 wire236,
                 wire237,
                 reg247,
                 reg246,
                 reg245,
                 reg244,
                 reg243,
                 reg242,
                 reg241,
                 reg240,
                 reg50,
                 reg49,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 reg6,
                 reg5,
                 reg4,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg4 <= ($signed(($unsigned(wire1[(3'h7):(1'h0)]) ?
          (~wire0) : ({wire3, wire0} ?
              (wire3 + wire3) : {wire0}))) | (({wire2[(1'h0):(1'h0)]} + $unsigned(wire1)) & $unsigned($unsigned(((8'hb9) << wire3)))));
      reg5 <= $signed(wire0[(2'h2):(1'h0)]);
      if ((~^$signed((+$signed((~&wire1))))))
        begin
          if ((reg5 * $signed(((~^wire1[(4'h8):(3'h5)]) << wire1))))
            begin
              reg6 <= {((~|(wire1 ?
                      (wire1 ?
                          reg5 : (8'hb5)) : (reg5 * wire1))) >= (($unsigned(wire1) ?
                          (reg5 ~^ reg5) : wire2) ?
                      $unsigned($signed(wire3)) : (^(^~reg5))))};
              reg7 <= {reg4};
              reg8 <= wire3;
              reg9 <= reg5[(1'h1):(1'h0)];
            end
          else
            begin
              reg6 <= (reg5[(1'h0):(1'h0)] ?
                  reg4 : $unsigned({{(wire3 ? wire2 : reg7), (~|(8'had))}}));
              reg7 <= wire0[(2'h2):(1'h1)];
              reg8 <= reg7;
            end
          reg10 <= (((~|wire0[(3'h7):(2'h2)]) >= ($unsigned($unsigned(reg7)) != (!$unsigned(wire3)))) < {({$unsigned(wire2),
                      (|wire0)} ?
                  (~$unsigned(reg6)) : (reg8 ?
                      wire1[(4'ha):(4'ha)] : (~|reg6))),
              (|((!reg8) ^~ (wire2 - reg8)))});
          reg11 <= wire2[(2'h2):(2'h2)];
          if ({{{(8'hba), ((8'hbc) ? {reg10, reg11} : $unsigned(reg8))},
                  reg5[(2'h2):(1'h0)]},
              (wire1[(2'h3):(2'h3)] == (^((reg10 ~^ reg6) ?
                  (reg10 <<< wire1) : reg10)))})
            begin
              reg12 <= $unsigned(reg8[(2'h3):(2'h2)]);
              reg13 <= $signed(($signed($signed(reg9[(3'h5):(1'h0)])) ?
                  (~&$unsigned(reg9[(4'h8):(3'h5)])) : ((((8'h9f) && reg12) + ((8'ha8) << reg6)) ?
                      (^wire0[(2'h3):(2'h3)]) : ({reg5, wire3} ?
                          (reg7 ? (8'h9e) : reg9) : (reg8 < reg7)))));
              reg14 <= (((reg10 ?
                          $signed((reg13 >> wire2)) : reg6[(5'h10):(2'h3)]) ?
                      reg12 : $signed(((^~reg5) ?
                          (reg8 != reg12) : (reg9 ? reg4 : reg5)))) ?
                  ((^~((^~reg4) | $unsigned((8'hb9)))) ?
                      reg7[(1'h1):(1'h1)] : reg5) : (-(~|$signed((reg11 ?
                      wire0 : (8'hb3))))));
              reg15 <= $signed($signed((+((~&(8'hb2)) ?
                  (8'hbe) : reg10[(4'hf):(4'ha)]))));
            end
          else
            begin
              reg12 <= wire0;
              reg13 <= ((reg15[(3'h4):(1'h1)] >>> reg11) ?
                  ($unsigned($signed(reg6)) >>> (reg4[(3'h6):(3'h4)] - {(^(8'haa)),
                      $unsigned(wire0)})) : ((^~reg13[(4'hb):(3'h7)]) ?
                      $signed({reg7}) : {(((8'hba) ? (8'h9d) : reg12) ?
                              reg7[(3'h6):(1'h0)] : $unsigned(reg11))}));
            end
          reg16 <= (($signed(((reg8 ? (8'ha4) : wire0) > (&reg6))) ?
              (8'hab) : $unsigned(((reg12 ^~ reg10) >= (reg4 ?
                  wire2 : reg15)))) | $signed((reg15[(2'h2):(2'h2)] <= $signed(reg7))));
        end
      else
        begin
          if ($unsigned(reg12[(2'h2):(2'h2)]))
            begin
              reg6 <= wire2;
              reg7 <= (+$signed(($unsigned(((8'ha9) ? reg8 : reg9)) ?
                  $signed(reg4[(3'h5):(2'h2)]) : reg5[(1'h1):(1'h0)])));
              reg8 <= (($signed(((+reg11) + (reg6 != reg10))) + $unsigned((+reg11))) <<< (~&(reg16[(4'hb):(2'h3)] ?
                  (reg11[(1'h1):(1'h0)] << reg12[(3'h5):(1'h1)]) : reg7[(2'h2):(1'h1)])));
              reg9 <= $signed(($unsigned((-wire1)) * reg12[(3'h6):(3'h6)]));
            end
          else
            begin
              reg6 <= (8'hb8);
              reg7 <= {{wire0[(3'h5):(2'h2)]}};
              reg8 <= (+$signed((~^reg15)));
              reg9 <= $signed(wire1[(4'h9):(3'h6)]);
            end
        end
    end
  assign wire17 = $unsigned(reg5);
  assign wire18 = (^~reg12);
  assign wire19 = (wire0 ?
                      $signed($unsigned(((reg16 ?
                          wire1 : wire18) | $unsigned(reg13)))) : {wire2[(1'h1):(1'h0)],
                          wire3[(2'h3):(2'h3)]});
  assign wire20 = (+reg10);
  assign wire21 = {(reg15[(4'h8):(3'h4)] ?
                          reg11[(1'h0):(1'h0)] : reg4[(3'h5):(3'h5)]),
                      (($signed($unsigned(reg8)) ?
                          ((8'hb7) && reg14) : reg10[(4'he):(4'hd)]) <<< reg9)};
  assign wire22 = ($unsigned(wire3[(2'h3):(2'h2)]) == $signed(wire2[(2'h3):(2'h2)]));
  assign wire23 = (+wire2[(2'h3):(2'h2)]);
  always
    @(posedge clk) begin
      reg24 <= (wire18[(4'ha):(2'h2)] ?
          ($signed($signed(reg9)) ?
              $unsigned(wire3) : ((+{reg8}) ?
                  $signed($signed((8'ha4))) : (|{wire23}))) : ({wire3, wire21} ?
              $unsigned(((reg12 < (8'ha7)) ?
                  (~&reg9) : wire0)) : {$signed($signed(reg16)),
                  $signed((wire18 ? wire0 : wire17))}));
      reg25 <= {(|{(wire18 ? (reg4 - reg13) : wire20)})};
      if ($unsigned(({$unsigned((&wire2))} ?
          $unsigned((^{wire22})) : (~&$unsigned((~^reg5))))))
        begin
          reg26 <= wire17;
        end
      else
        begin
          if (($unsigned($unsigned({(reg9 ^~ reg25),
              (!wire3)})) <= ($signed($unsigned($unsigned(reg9))) * $unsigned((((8'hb6) ?
                  (8'hbe) : (8'hab)) ?
              (8'hb8) : (reg11 >> (8'ha0)))))))
            begin
              reg26 <= (^wire0[(2'h3):(1'h0)]);
              reg27 <= ((reg4 >>> (reg5[(1'h1):(1'h1)] | reg16)) ?
                  $unsigned((|reg14)) : (|(wire17 ?
                      ({wire3, wire17} >> $signed(reg12)) : $signed((reg15 ?
                          (8'ha1) : reg12)))));
              reg28 <= (~(~wire20[(3'h5):(1'h0)]));
              reg29 <= $unsigned((~(~|{$unsigned(wire1), (8'hb7)})));
              reg30 <= reg10[(1'h1):(1'h0)];
            end
          else
            begin
              reg26 <= $signed($signed($signed((~&(&wire0)))));
              reg27 <= (((((reg28 ? reg10 : reg16) + reg9) && ((8'hb8) ?
                          reg11 : $unsigned(reg4))) ?
                      $signed((|(reg16 ?
                          reg9 : wire21))) : $unsigned((wire20 >= $signed(wire19)))) ?
                  $signed((($unsigned(reg16) ?
                      $unsigned(wire21) : wire19[(5'h13):(1'h1)]) ^~ reg10)) : (~(^~$signed(reg14[(3'h7):(3'h4)]))));
            end
          reg31 <= (((((reg7 >> wire17) ? (&reg11) : wire3) ?
                      (+$signed(reg11)) : $signed($signed(wire1))) ?
                  wire22[(1'h0):(1'h0)] : ($unsigned(((8'ha8) ?
                      (8'h9c) : reg7)) << reg11)) ?
              (&wire21) : reg27[(4'hb):(4'h8)]);
          reg32 <= reg29;
          if ((|({($signed((8'hb8)) > (~|wire21))} ?
              (wire23 ?
                  $signed((reg8 ?
                      wire17 : reg8)) : reg26) : wire17[(2'h2):(1'h0)])))
            begin
              reg33 <= $signed({({$unsigned(wire20), $signed(reg16)} ?
                      reg6[(3'h6):(3'h6)] : (+{reg9, reg31})),
                  reg7[(3'h7):(1'h1)]});
              reg34 <= ((reg27 * wire20[(2'h2):(1'h1)]) || $signed((-$unsigned((reg27 == reg31)))));
              reg35 <= ((8'hba) ^ reg32[(1'h1):(1'h0)]);
              reg36 <= (~{$signed((reg27[(3'h7):(1'h0)] <<< $signed(reg26)))});
              reg37 <= {(({{reg11}, (reg25 <<< reg11)} ?
                          ((wire1 <= (8'hbd)) ^~ (reg31 ?
                              (8'ha1) : wire21)) : (reg8 ~^ {(8'ha4),
                              wire18})) ?
                      $unsigned(($unsigned(reg25) ?
                          (~|reg31) : {reg24, wire20})) : reg28),
                  (+$signed({(8'h9e), $unsigned(reg5)}))};
            end
          else
            begin
              reg33 <= wire20[(4'h8):(4'h8)];
              reg34 <= $unsigned($signed($signed(((reg7 != (8'ha9)) ?
                  wire1[(1'h1):(1'h1)] : reg12[(3'h5):(2'h3)]))));
            end
          if ($unsigned($unsigned($signed(($unsigned(reg6) ~^ (reg16 ?
              reg37 : reg33))))))
            begin
              reg38 <= {(reg16 ^ reg31[(4'ha):(3'h6)])};
              reg39 <= (reg38[(4'hd):(4'ha)] || wire17[(3'h5):(1'h1)]);
              reg40 <= (^~$unsigned($unsigned(reg31)));
              reg41 <= reg33[(2'h2):(1'h1)];
              reg42 <= (~^(~|$unsigned((((8'hba) < reg33) & $signed(reg7)))));
            end
          else
            begin
              reg38 <= $unsigned({reg42[(4'ha):(2'h2)], reg35});
              reg39 <= reg11;
              reg40 <= $unsigned(reg8[(2'h2):(2'h2)]);
              reg41 <= (wire21 ? reg33 : {$signed($unsigned((~&reg36)))});
            end
        end
      if (((reg32 ?
          $unsigned(((8'haa) << $unsigned(wire23))) : reg5) <= (({(~|reg35),
          reg34[(4'hb):(2'h3)]} & (8'hb5)) >= reg24)))
        begin
          reg43 <= reg9;
          reg44 <= $signed($unsigned($signed({reg29[(4'he):(3'h6)],
              (reg34 ? reg13 : reg39)})));
          reg45 <= $unsigned((reg15[(3'h7):(3'h7)] <<< $signed($signed(wire17))));
          reg46 <= ($signed((~&(reg13 == reg26[(2'h2):(1'h0)]))) ?
              $signed({{((8'hb8) ? reg38 : reg28), $unsigned(reg15)},
                  reg31[(3'h7):(3'h4)]}) : $unsigned($signed(((reg4 >>> wire3) << reg39[(5'h12):(4'he)]))));
          if ($signed((+$signed((^~(reg34 ? reg41 : reg10))))))
            begin
              reg47 <= $unsigned((~^$unsigned(reg7[(3'h6):(1'h1)])));
              reg48 <= ($unsigned(($unsigned($signed(wire0)) ^~ ((~&wire21) | reg35[(1'h1):(1'h0)]))) ^~ reg15);
              reg49 <= (~(((~&(|reg28)) > wire3) ?
                  ($signed((+wire2)) >> ((~^reg26) & reg8)) : {(~|(-wire1)),
                      $signed((reg13 ? reg47 : reg39))}));
              reg50 <= $signed($signed(reg39[(4'h8):(3'h7)]));
            end
          else
            begin
              reg47 <= ({((~|(-reg37)) < $signed(reg29[(4'hc):(3'h7)]))} <<< ((8'h9f) ?
                  {reg49[(3'h6):(3'h4)]} : (reg13[(3'h6):(2'h3)] == $signed((^reg11)))));
              reg48 <= (reg34[(4'hc):(3'h6)] < reg10[(5'h12):(5'h12)]);
              reg49 <= ($unsigned({reg5[(1'h1):(1'h1)],
                  (reg32[(3'h4):(2'h3)] ?
                      (reg45 || reg27) : (reg35 ?
                          wire2 : (8'had)))}) && (wire3[(3'h5):(2'h3)] || (($signed(reg28) ?
                      reg27 : reg44) ?
                  $unsigned((wire19 ? (8'hac) : reg36)) : (~(+(8'hb8))))));
              reg50 <= (reg14[(3'h7):(3'h4)] ?
                  ({$unsigned($unsigned(wire17))} ?
                      reg42 : $unsigned({reg48})) : reg31[(2'h3):(2'h3)]);
            end
        end
      else
        begin
          reg43 <= (~|$unsigned((&reg50)));
          reg44 <= (reg25[(4'h8):(2'h3)] << wire20);
          reg45 <= {{(-reg31)},
              (wire2[(1'h0):(1'h0)] | (+(wire17[(2'h3):(1'h1)] ?
                  reg36 : (-reg48))))};
          reg46 <= {$unsigned((~&reg43)), wire0[(4'he):(3'h5)]};
        end
    end
  assign wire51 = $unsigned($unsigned($signed((reg28[(1'h0):(1'h0)] & (|reg36)))));
  assign wire52 = ($signed($unsigned(reg29[(3'h5):(3'h5)])) ?
                      reg43[(2'h3):(2'h2)] : (^~(+(reg14 != reg31))));
  assign wire53 = ($signed(reg38[(5'h12):(3'h7)]) ?
                      {(!$signed(reg37))} : ($signed(wire20[(4'hd):(1'h0)]) <= {$signed(wire51[(4'hd):(4'h9)]),
                          ($signed((8'hac)) << ((8'ha4) ? reg15 : (8'ha2)))}));
  assign wire54 = (~($unsigned((!(wire0 ? wire51 : reg26))) ?
                      wire23[(3'h4):(2'h3)] : ($unsigned($unsigned(wire23)) - ((~|reg14) <= (reg6 ?
                          (8'hae) : reg39)))));
  module55 #() modinst80 (wire79, clk, reg4, wire17, reg38, reg10);
  module81 #() modinst234 (wire233, clk, reg31, reg33, reg8, reg26);
  assign wire235 = wire52[(2'h2):(1'h1)];
  assign wire236 = reg28;
  module81 #() modinst238 (wire237, clk, reg30, reg47, wire1, reg34);
  assign wire239 = $signed({$unsigned($unsigned($unsigned(reg47)))});
  always
    @(posedge clk) begin
      reg240 <= (^~((+$unsigned({reg37, wire52})) ?
          reg44 : ($unsigned($signed(wire19)) <<< (~^$signed(reg13)))));
      reg241 <= (+reg43);
      reg242 <= $unsigned({(+($unsigned((8'hbc)) ?
              {wire0, reg11} : (wire54 ? (8'ha7) : wire1)))});
      if ({reg41[(4'ha):(3'h7)], wire17[(4'hd):(4'ha)]})
        begin
          reg243 <= (~|{$signed(reg16[(4'hb):(2'h3)]), (~^{reg240, (7'h44)})});
          reg244 <= $signed((reg26[(2'h2):(1'h1)] || reg32[(2'h3):(1'h0)]));
        end
      else
        begin
          reg243 <= reg6[(4'he):(4'hd)];
          reg244 <= reg14[(3'h6):(2'h2)];
        end
      reg245 <= $signed(($signed(reg10[(4'ha):(4'ha)]) ?
          (reg39[(3'h5):(1'h0)] ?
              $unsigned((reg13 ?
                  reg241 : reg28)) : reg25[(2'h3):(1'h0)]) : reg40));
    end
  always
    @(posedge clk) begin
      reg246 <= $unsigned(reg31);
      reg247 <= (reg34 ?
          (reg31 ?
              {($unsigned(reg44) ?
                      reg36 : (wire20 ? reg43 : wire18))} : $signed(({reg5,
                      wire53} ?
                  reg44 : (reg240 ? reg32 : (8'ha4))))) : {(8'hb4)});
    end
  assign wire248 = ((!((!$unsigned(reg13)) ?
                       reg38 : wire17)) * ($signed($signed(reg24)) ?
                       (&(8'hbb)) : reg241));
  assign wire249 = ({($signed(wire21) + $signed($signed((8'had))))} * $signed((^~$signed($unsigned(reg242)))));
endmodule

module module81  (y, clk, wire85, wire84, wire83, wire82);
  output wire [(32'h1bb):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h7):(1'h0)] wire85;
  input wire [(4'hd):(1'h0)] wire84;
  input wire [(5'h15):(1'h0)] wire83;
  input wire [(4'hf):(1'h0)] wire82;
  wire [(3'h7):(1'h0)] wire175;
  wire signed [(4'ha):(1'h0)] wire134;
  wire [(4'he):(1'h0)] wire133;
  wire [(4'ha):(1'h0)] wire122;
  wire [(5'h15):(1'h0)] wire121;
  wire [(5'h15):(1'h0)] wire117;
  wire [(5'h15):(1'h0)] wire115;
  wire [(3'h6):(1'h0)] wire205;
  wire signed [(4'hb):(1'h0)] wire207;
  wire [(5'h10):(1'h0)] wire210;
  wire [(4'hf):(1'h0)] wire211;
  wire signed [(4'h8):(1'h0)] wire224;
  reg signed [(5'h12):(1'h0)] reg232 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg231 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg230 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg229 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg228 = (1'h0);
  reg signed [(4'he):(1'h0)] reg227 = (1'h0);
  reg [(4'h8):(1'h0)] reg226 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg132 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg131 = (1'h0);
  reg [(3'h4):(1'h0)] reg130 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg129 = (1'h0);
  reg [(5'h15):(1'h0)] reg128 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg127 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg126 = (1'h0);
  reg [(4'ha):(1'h0)] reg125 = (1'h0);
  reg [(4'h8):(1'h0)] reg124 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg123 = (1'h0);
  reg [(4'hb):(1'h0)] reg120 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg119 = (1'h0);
  reg [(3'h6):(1'h0)] reg118 = (1'h0);
  reg [(5'h14):(1'h0)] reg208 = (1'h0);
  reg [(4'hc):(1'h0)] reg209 = (1'h0);
  assign y = {wire175,
                 wire134,
                 wire133,
                 wire122,
                 wire121,
                 wire117,
                 wire115,
                 wire205,
                 wire207,
                 wire210,
                 wire211,
                 wire224,
                 reg232,
                 reg231,
                 reg230,
                 reg229,
                 reg228,
                 reg227,
                 reg226,
                 reg132,
                 reg131,
                 reg130,
                 reg129,
                 reg128,
                 reg127,
                 reg126,
                 reg125,
                 reg124,
                 reg123,
                 reg120,
                 reg119,
                 reg118,
                 reg208,
                 reg209,
                 (1'h0)};
  module86 #() modinst116 (wire115, clk, wire83, wire85, wire82, wire84);
  assign wire117 = wire85[(3'h4):(1'h0)];
  always
    @(posedge clk) begin
      reg118 <= (^({wire83} ? $signed(wire84) : wire117[(5'h14):(5'h11)]));
      reg119 <= {$unsigned(({$unsigned(wire82), (~^(7'h42))} ?
              wire84[(4'hc):(4'ha)] : wire85[(2'h3):(2'h3)])),
          (wire84[(3'h4):(1'h0)] ^~ wire82[(4'ha):(4'ha)])};
      reg120 <= $unsigned($unsigned(wire83[(4'ha):(2'h2)]));
    end
  assign wire121 = $signed((($signed($signed(reg119)) ?
                       reg118 : (^~reg119)) <= (!(~(wire84 <= wire117)))));
  assign wire122 = (~^$signed((((^~wire83) ?
                       {wire117,
                           wire85} : $unsigned(wire117)) - wire85[(3'h5):(2'h3)])));
  always
    @(posedge clk) begin
      if ((($signed((((8'haa) >= wire83) ?
          (reg120 ~^ wire83) : wire85)) > (($unsigned(reg119) ?
          ((8'hbd) && wire117) : (reg118 ?
              wire84 : wire121)) <= $signed(wire85[(1'h1):(1'h0)]))) * (wire115[(4'he):(4'hc)] ?
          {((~(7'h40)) && (+wire84))} : $signed({(~^wire83), (-reg118)}))))
        begin
          reg123 <= ((((&wire121[(5'h15):(2'h2)]) ?
                  $signed(wire115) : (~|$signed(wire83))) <<< wire84) ?
              $signed(wire83) : (reg120[(4'h9):(4'h8)] ?
                  ((^{reg119}) != wire122) : ((+$signed(wire122)) >= ({wire117} == (reg119 ?
                      wire115 : wire82)))));
          if (({($signed({wire82, reg118}) & (wire117 + $signed(wire85)))} ?
              (wire82[(4'hd):(1'h0)] - $unsigned((-(~|wire85)))) : reg118[(1'h1):(1'h1)]))
            begin
              reg124 <= ($unsigned(reg120[(1'h0):(1'h0)]) ?
                  {(((wire83 ? wire82 : (8'h9d)) ?
                          (wire83 == (7'h41)) : (wire82 ?
                              reg119 : reg120)) << reg123[(4'h9):(3'h6)]),
                      wire122[(4'h9):(3'h7)]} : {$signed({(wire115 ?
                              reg119 : reg123)})});
            end
          else
            begin
              reg124 <= $unsigned($signed(({$signed(wire83),
                  (^wire85)} ~^ (7'h44))));
              reg125 <= (+(reg124[(3'h6):(2'h3)] ?
                  $signed($signed({reg123, reg119})) : reg124));
              reg126 <= ((wire84 ?
                      (~|$signed((-reg120))) : ($signed($unsigned((8'hae))) < reg123[(3'h7):(3'h6)])) ?
                  reg120 : ({wire85[(2'h2):(2'h2)],
                      $unsigned({wire115})} * {((wire82 >>> (8'ha4)) ?
                          wire121 : wire117[(4'hc):(4'h8)])}));
              reg127 <= $unsigned((($signed((wire85 ?
                  reg125 : reg124)) == $unsigned(wire121[(4'h9):(1'h1)])) >= $signed((&((8'hb8) ?
                  (7'h43) : wire84)))));
            end
          reg128 <= (+wire84);
          reg129 <= ($unsigned(wire85[(1'h1):(1'h0)]) ^~ (8'h9c));
          reg130 <= (!(~|reg127));
        end
      else
        begin
          reg123 <= wire83[(5'h15):(4'h8)];
          reg124 <= reg130[(1'h1):(1'h0)];
        end
      reg131 <= $unsigned(((((reg129 ?
                  wire122 : reg125) == ((7'h41) >>> reg130)) ?
              $signed(((8'had) >= wire115)) : $unsigned($signed((8'had)))) ?
          {reg127[(1'h0):(1'h0)], reg125} : $signed(({wire84, reg120} ?
              (wire82 >>> reg126) : (wire122 ? wire122 : wire83)))));
      reg132 <= $unsigned((^reg130));
    end
  assign wire133 = (^~{$unsigned(((wire115 > wire85) == (!(8'ha9))))});
  assign wire134 = (~reg130);
  module135 #() modinst176 (.wire138(reg120), .wire137(wire85), .wire140(wire82), .wire139(reg119), .clk(clk), .wire136(wire115), .y(wire175));
  module177 #() modinst206 (.wire180(wire83), .clk(clk), .wire179(reg126), .y(wire205), .wire178(wire175), .wire182(wire134), .wire181(wire84));
  assign wire207 = ((^~($signed((&reg124)) >= wire121[(4'hc):(4'h8)])) ?
                       (reg132[(3'h4):(2'h2)] >>> (^{{(8'hb0),
                               reg118}})) : wire133);
  always
    @(posedge clk) begin
      reg208 <= reg118;
      reg209 <= $unsigned({(wire134[(3'h6):(2'h2)] ?
              wire122 : (wire134[(1'h1):(1'h1)] ?
                  wire122[(1'h0):(1'h0)] : {reg126, wire85}))});
    end
  assign wire210 = $signed(reg120[(4'hb):(3'h4)]);
  assign wire211 = $unsigned((8'ha8));
  module212 #() modinst225 (.wire215(wire85), .y(wire224), .wire214(reg128), .clk(clk), .wire213(reg129), .wire216(reg208));
  always
    @(posedge clk) begin
      reg226 <= reg132[(4'hf):(4'hc)];
      if (({reg124,
          (reg119[(3'h7):(2'h2)] ?
              ((reg131 ?
                  reg127 : reg128) != (^~wire224)) : (wire175 <<< $signed((8'ha7))))} << (((|(reg127 + reg118)) > $unsigned((reg124 ?
          (8'hbb) : wire211))) <= $signed((!(wire210 ? reg131 : reg128))))))
        begin
          reg227 <= ((!$unsigned((~{(8'ha7),
              wire205}))) ^ ((((reg209 >= wire205) ?
                  wire85[(1'h0):(1'h0)] : (reg118 >> reg209)) ?
              (reg132 ?
                  (reg226 ?
                      wire84 : wire207) : $unsigned(wire84)) : ($unsigned(reg119) >>> $unsigned(reg132))) ^~ $unsigned((&reg131))));
        end
      else
        begin
          if ({$signed(reg118), $signed(reg130)})
            begin
              reg227 <= $unsigned((($unsigned({wire84}) == wire134[(3'h4):(1'h0)]) + ((((7'h44) >= reg227) << $unsigned(wire83)) >= $unsigned(reg227[(1'h1):(1'h1)]))));
              reg228 <= $signed($unsigned(((-((8'hb3) != wire207)) ?
                  wire82[(4'hb):(1'h1)] : ((wire205 ?
                      wire115 : reg125) < reg208))));
              reg229 <= wire134[(2'h3):(2'h3)];
              reg230 <= wire224[(3'h5):(1'h1)];
              reg231 <= (~&{(~({wire175} ? wire224 : (wire224 != wire133)))});
            end
          else
            begin
              reg227 <= (8'hb7);
            end
        end
      reg232 <= $signed((reg127[(1'h0):(1'h0)] <<< reg230));
    end
endmodule

module module55
#(parameter param78 = (8'h9c))
(y, clk, wire59, wire58, wire57, wire56);
  output wire [(32'hcb):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h13):(1'h0)] wire59;
  input wire signed [(4'hf):(1'h0)] wire58;
  input wire [(5'h13):(1'h0)] wire57;
  input wire signed [(4'h9):(1'h0)] wire56;
  wire signed [(4'he):(1'h0)] wire77;
  wire [(5'h11):(1'h0)] wire76;
  wire signed [(4'hd):(1'h0)] wire75;
  wire signed [(5'h14):(1'h0)] wire74;
  wire [(2'h2):(1'h0)] wire73;
  wire signed [(5'h13):(1'h0)] wire72;
  wire [(5'h14):(1'h0)] wire69;
  wire [(5'h12):(1'h0)] wire68;
  wire [(4'hd):(1'h0)] wire67;
  wire signed [(3'h6):(1'h0)] wire66;
  wire signed [(2'h3):(1'h0)] wire65;
  wire signed [(2'h2):(1'h0)] wire64;
  wire [(4'ha):(1'h0)] wire63;
  wire [(4'h8):(1'h0)] wire62;
  wire signed [(2'h2):(1'h0)] wire61;
  wire signed [(5'h11):(1'h0)] wire60;
  reg [(3'h4):(1'h0)] reg71 = (1'h0);
  reg signed [(4'he):(1'h0)] reg70 = (1'h0);
  assign y = {wire77,
                 wire76,
                 wire75,
                 wire74,
                 wire73,
                 wire72,
                 wire69,
                 wire68,
                 wire67,
                 wire66,
                 wire65,
                 wire64,
                 wire63,
                 wire62,
                 wire61,
                 wire60,
                 reg71,
                 reg70,
                 (1'h0)};
  assign wire60 = ($unsigned(wire57) ~^ $signed($unsigned($unsigned($unsigned(wire59)))));
  assign wire61 = ($signed($signed($signed((wire60 << (8'hbf))))) + (wire58[(3'h4):(3'h4)] <= (!$unsigned(wire57))));
  assign wire62 = (((((wire60 ? wire58 : wire58) * {wire57, wire56}) ?
                          ($signed(wire60) ?
                              (|wire57) : wire61) : $unsigned(((8'hb6) ?
                              wire58 : wire60))) ?
                      (wire59 > $signed({wire59, wire59})) : wire60) + (8'ha2));
  assign wire63 = (wire60[(4'hb):(4'ha)] != $unsigned(({wire59,
                          $signed(wire57)} ?
                      ((wire58 << wire58) >>> (wire58 << wire58)) : wire62)));
  assign wire64 = $signed(wire62[(3'h4):(1'h1)]);
  assign wire65 = $signed(((wire58 & (wire63 ?
                      (wire60 ?
                          wire61 : wire58) : (wire56 <= wire56))) + ($unsigned($signed(wire61)) ?
                      {(wire61 ? wire64 : wire64),
                          (~|wire61)} : $signed($signed(wire57)))));
  assign wire66 = $unsigned({(!$unsigned(wire62))});
  assign wire67 = {$signed(((^(-(8'hb0))) != wire62[(1'h0):(1'h0)]))};
  assign wire68 = wire61;
  assign wire69 = wire56;
  always
    @(posedge clk) begin
      reg70 <= (~^(&$signed($signed(((8'hab) ? wire59 : wire69)))));
      reg71 <= $signed($unsigned(wire61));
    end
  assign wire72 = (wire69 ?
                      wire59[(2'h3):(1'h0)] : (wire68 ?
                          (^(reg71[(2'h3):(1'h1)] != (^wire56))) : (^(8'ha1))));
  assign wire73 = ((-(8'hbd)) ?
                      ((~$signed(((8'ha8) ?
                          wire63 : wire63))) != ((wire60[(3'h5):(1'h0)] ?
                              ((7'h44) + wire57) : $unsigned(wire59)) ?
                          (&{wire60,
                              wire66}) : $unsigned($unsigned(wire66)))) : ((-(((8'hbc) ?
                                  (8'hae) : reg70) ?
                              (reg70 ?
                                  reg70 : wire69) : wire58[(1'h0):(1'h0)])) ?
                          (~^((wire66 ~^ wire69) < (-wire59))) : wire62[(4'h8):(3'h6)]));
  assign wire74 = $signed((wire65 ?
                      (wire69 | ((8'hb9) ?
                          $signed(wire67) : $unsigned((8'hab)))) : wire58[(1'h0):(1'h0)]));
  assign wire75 = (~&$signed($signed(wire64)));
  assign wire76 = $signed(wire66[(3'h5):(1'h1)]);
  assign wire77 = (~&wire66);
endmodule

module module212
#(parameter param222 = ((&(8'hb3)) ? {(~^(((8'ha6) <<< (8'ha2)) || (~(8'h9e)))), (({(8'haa), (8'h9c)} ? ((8'hae) << (8'ha6)) : {(8'hbe), (7'h44)}) << ({(8'ha8)} * {(8'hac), (8'ha2)}))} : (({(~|(8'hb9)), ((8'ha9) > (8'hb3))} ? (((8'haa) ? (8'hb0) : (7'h41)) >> (~^(8'hb6))) : {((8'ha3) ~^ (7'h43)), ((7'h42) - (8'had))}) ? (~&{{(8'ha3)}, (^(8'ha2))}) : ((8'ha2) <= (((8'hbb) ? (8'hb3) : (7'h42)) ? ((8'hb4) - (8'ha6)) : {(8'hb9), (8'haf)})))), 
parameter param223 = param222)
(y, clk, wire216, wire215, wire214, wire213);
  output wire [(32'h30):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h14):(1'h0)] wire216;
  input wire [(3'h6):(1'h0)] wire215;
  input wire [(4'hf):(1'h0)] wire214;
  input wire signed [(4'h8):(1'h0)] wire213;
  wire signed [(3'h4):(1'h0)] wire221;
  wire signed [(4'hf):(1'h0)] wire220;
  wire [(5'h15):(1'h0)] wire219;
  reg [(2'h3):(1'h0)] reg218 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg217 = (1'h0);
  assign y = {wire221, wire220, wire219, reg218, reg217, (1'h0)};
  always
    @(posedge clk) begin
      reg217 <= $signed(((~^(^$unsigned(wire214))) >> wire216[(5'h10):(4'hf)]));
      reg218 <= ((($unsigned(wire213[(3'h5):(2'h2)]) + $signed({reg217})) ?
          $signed($unsigned($unsigned(wire213))) : $unsigned(wire214[(3'h6):(3'h5)])) | (7'h41));
    end
  assign wire219 = (wire215 ?
                       $signed((((wire216 >> wire213) != reg217) ?
                           $signed({wire213,
                               reg217}) : $unsigned(wire213))) : $signed($unsigned((wire214[(3'h7):(2'h2)] ?
                           $unsigned(wire215) : wire213[(3'h6):(1'h1)]))));
  assign wire220 = (reg218[(1'h0):(1'h0)] >>> $unsigned(($signed((wire216 - reg217)) ?
                       {(|wire216),
                           (wire214 == wire219)} : wire214[(4'he):(2'h3)])));
  assign wire221 = {wire220[(4'h9):(3'h5)],
                       ($unsigned(wire214) ~^ reg218[(1'h0):(1'h0)])};
endmodule

module module177
#(parameter param203 = {(((-((8'ha4) ? (8'haf) : (8'haa))) >> ((&(8'hae)) > ((8'hba) >>> (8'ha9)))) ? ((^((8'haa) ? (8'ha9) : (8'h9f))) ? {((8'h9e) ? (7'h44) : (8'hb8)), ((8'hb6) ? (8'hb0) : (8'hbd))} : (-{(8'hb3), (8'haf)})) : ((~|{(8'hb0)}) || (|((7'h42) ? (8'ha4) : (8'h9e)))))}, 
parameter param204 = param203)
(y, clk, wire182, wire181, wire180, wire179, wire178);
  output wire [(32'he7):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h9):(1'h0)] wire182;
  input wire [(4'ha):(1'h0)] wire181;
  input wire signed [(4'h8):(1'h0)] wire180;
  input wire signed [(5'h10):(1'h0)] wire179;
  input wire signed [(3'h7):(1'h0)] wire178;
  wire [(5'h10):(1'h0)] wire202;
  wire [(4'h8):(1'h0)] wire201;
  wire signed [(5'h15):(1'h0)] wire185;
  wire [(4'hc):(1'h0)] wire184;
  wire [(3'h7):(1'h0)] wire183;
  reg signed [(5'h15):(1'h0)] reg200 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg199 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg198 = (1'h0);
  reg [(4'hd):(1'h0)] reg197 = (1'h0);
  reg [(4'ha):(1'h0)] reg196 = (1'h0);
  reg [(3'h4):(1'h0)] reg195 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg194 = (1'h0);
  reg signed [(4'he):(1'h0)] reg193 = (1'h0);
  reg [(4'hd):(1'h0)] reg192 = (1'h0);
  reg [(4'hf):(1'h0)] reg191 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg190 = (1'h0);
  reg [(4'hd):(1'h0)] reg189 = (1'h0);
  reg [(3'h6):(1'h0)] reg188 = (1'h0);
  reg [(4'hf):(1'h0)] reg187 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg186 = (1'h0);
  assign y = {wire202,
                 wire201,
                 wire185,
                 wire184,
                 wire183,
                 reg200,
                 reg199,
                 reg198,
                 reg197,
                 reg196,
                 reg195,
                 reg194,
                 reg193,
                 reg192,
                 reg191,
                 reg190,
                 reg189,
                 reg188,
                 reg187,
                 reg186,
                 (1'h0)};
  assign wire183 = (^(8'hab));
  assign wire184 = $unsigned(((({wire182, wire180} ?
                               (^wire182) : wire181[(4'h9):(3'h6)]) ?
                           ((wire182 << wire178) ?
                               (wire179 * wire182) : wire181[(4'ha):(4'h8)]) : $signed(wire181)) ?
                       (wire183[(3'h6):(2'h2)] - (~(wire182 ?
                           (8'hb7) : wire180))) : ($signed($unsigned(wire179)) ?
                           ($signed(wire182) != (wire182 != wire180)) : {(~wire179)})));
  assign wire185 = (wire183[(1'h1):(1'h1)] ? wire180 : $unsigned(wire182));
  always
    @(posedge clk) begin
      if ($signed(wire180[(4'h8):(4'h8)]))
        begin
          reg186 <= (($signed(wire185) * ($unsigned($signed(wire183)) ?
              (wire178 ^ $unsigned(wire182)) : $signed(wire182[(4'h8):(3'h6)]))) > $unsigned($signed($signed({(8'h9e)}))));
          reg187 <= $signed(wire181[(3'h4):(3'h4)]);
          if ($signed((~^$unsigned((!(~&(8'hba)))))))
            begin
              reg188 <= {wire181[(3'h6):(3'h4)]};
              reg189 <= ((($unsigned($unsigned(wire183)) <<< (~&(&wire185))) ?
                  ((wire178[(3'h7):(3'h6)] ?
                      {wire185} : (~(7'h44))) & $signed($unsigned(wire179))) : ($signed((reg188 == reg186)) ?
                      {reg186[(2'h2):(1'h0)]} : (8'hb2))) <<< $unsigned($unsigned((|(wire185 ?
                  reg186 : reg186)))));
              reg190 <= reg188;
              reg191 <= $unsigned(((wire179[(5'h10):(3'h5)] ^ (8'hb4)) ?
                  (!wire178[(3'h6):(1'h1)]) : wire178));
            end
          else
            begin
              reg188 <= (|reg189[(4'hb):(3'h4)]);
              reg189 <= $signed($signed($unsigned((((8'hbc) ?
                  reg190 : wire181) || (~(7'h42))))));
              reg190 <= wire183[(2'h3):(2'h3)];
            end
        end
      else
        begin
          if ($unsigned((((!(8'hbb)) ? reg186[(3'h5):(2'h3)] : reg187) ?
              (!wire181) : (reg189[(3'h5):(2'h3)] >> (^~(wire180 >= wire180))))))
            begin
              reg186 <= $signed((^~wire181[(4'h9):(2'h2)]));
              reg187 <= wire184[(3'h5):(2'h3)];
            end
          else
            begin
              reg186 <= {wire184};
              reg187 <= $unsigned($signed(reg188[(2'h2):(2'h2)]));
              reg188 <= (~|(((~wire183) && {wire178}) ?
                  $signed(reg186[(1'h0):(1'h0)]) : $unsigned((~|{wire178}))));
              reg189 <= {(|((!(wire181 ?
                      wire182 : wire180)) != ($unsigned(reg189) - {reg189,
                      reg191})))};
              reg190 <= (!wire183);
            end
        end
      reg192 <= ($unsigned(wire185) ?
          wire185 : {wire180[(1'h1):(1'h0)], (+reg187)});
      if ($unsigned(($unsigned($signed((wire181 - reg192))) < (reg188[(2'h3):(2'h2)] ?
          $unsigned((wire184 ? reg187 : wire178)) : ((8'hbc) || (^wire181))))))
        begin
          reg193 <= wire181[(4'h8):(1'h0)];
          if ({$unsigned(({(!wire182), wire181[(4'h9):(3'h5)]} >> (|wire179)))})
            begin
              reg194 <= (8'hb5);
            end
          else
            begin
              reg194 <= wire182[(1'h0):(1'h0)];
              reg195 <= ((8'had) + (^~reg194));
              reg196 <= (~$signed((($signed(wire185) < (wire181 || (8'hbb))) ~^ $unsigned((~&reg186)))));
              reg197 <= wire182;
              reg198 <= wire179[(2'h2):(1'h0)];
            end
        end
      else
        begin
          reg193 <= $signed(reg198[(1'h0):(1'h0)]);
          reg194 <= ((reg198 * wire183) <= $signed($unsigned($unsigned($unsigned(reg186)))));
          reg195 <= (~|{(reg197[(4'hd):(4'hb)] & reg188)});
        end
      reg199 <= (^$unsigned(reg196));
      reg200 <= reg189[(4'h9):(4'h9)];
    end
  assign wire201 = $signed((reg187 * reg189));
  assign wire202 = $signed(($unsigned((~|wire201)) ? reg187 : {reg190}));
endmodule

module module135  (y, clk, wire140, wire139, wire138, wire137, wire136);
  output wire [(32'h18a):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h9):(1'h0)] wire140;
  input wire [(4'hb):(1'h0)] wire139;
  input wire signed [(3'h5):(1'h0)] wire138;
  input wire signed [(3'h6):(1'h0)] wire137;
  input wire signed [(4'hc):(1'h0)] wire136;
  wire [(4'h8):(1'h0)] wire174;
  wire signed [(5'h11):(1'h0)] wire173;
  wire signed [(5'h10):(1'h0)] wire172;
  wire signed [(3'h7):(1'h0)] wire171;
  wire [(5'h15):(1'h0)] wire169;
  wire signed [(5'h15):(1'h0)] wire153;
  wire signed [(4'h8):(1'h0)] wire152;
  wire [(4'hc):(1'h0)] wire151;
  wire signed [(3'h7):(1'h0)] wire150;
  wire signed [(4'hf):(1'h0)] wire149;
  wire signed [(4'he):(1'h0)] wire148;
  wire [(5'h15):(1'h0)] wire147;
  wire [(3'h7):(1'h0)] wire146;
  wire signed [(3'h5):(1'h0)] wire145;
  wire [(4'hc):(1'h0)] wire144;
  wire [(4'ha):(1'h0)] wire143;
  wire signed [(5'h13):(1'h0)] wire142;
  wire [(3'h5):(1'h0)] wire141;
  reg [(5'h14):(1'h0)] reg170 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg168 = (1'h0);
  reg [(5'h12):(1'h0)] reg167 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg166 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg165 = (1'h0);
  reg [(5'h11):(1'h0)] reg164 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg163 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg162 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg161 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg160 = (1'h0);
  reg [(5'h10):(1'h0)] reg159 = (1'h0);
  reg [(4'h9):(1'h0)] reg158 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg157 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg156 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg155 = (1'h0);
  reg [(3'h6):(1'h0)] reg154 = (1'h0);
  assign y = {wire174,
                 wire173,
                 wire172,
                 wire171,
                 wire169,
                 wire153,
                 wire152,
                 wire151,
                 wire150,
                 wire149,
                 wire148,
                 wire147,
                 wire146,
                 wire145,
                 wire144,
                 wire143,
                 wire142,
                 wire141,
                 reg170,
                 reg168,
                 reg167,
                 reg166,
                 reg165,
                 reg164,
                 reg163,
                 reg162,
                 reg161,
                 reg160,
                 reg159,
                 reg158,
                 reg157,
                 reg156,
                 reg155,
                 reg154,
                 (1'h0)};
  assign wire141 = wire137[(2'h2):(2'h2)];
  assign wire142 = (|((+($unsigned(wire140) ^~ $signed((8'ha4)))) ?
                       wire136 : (7'h42)));
  assign wire143 = (8'hbe);
  assign wire144 = $unsigned(wire139);
  assign wire145 = (|(~|{$signed((|wire141)),
                       ($unsigned(wire139) ? (!(8'h9c)) : (8'hab))}));
  assign wire146 = (^$unsigned(wire143));
  assign wire147 = $unsigned(($unsigned($unsigned((~|wire138))) ?
                       wire143 : (~((+wire137) < {wire137, wire144}))));
  assign wire148 = (wire146 ^ (~|$unsigned((~(~wire147)))));
  assign wire149 = (~|wire144[(4'hb):(4'h8)]);
  assign wire150 = $unsigned($unsigned((((wire146 ?
                           wire137 : wire143) <<< $unsigned((8'hb0))) ?
                       ($unsigned(wire143) != wire137) : wire141)));
  assign wire151 = $unsigned(wire145[(3'h4):(1'h1)]);
  assign wire152 = wire141[(1'h0):(1'h0)];
  assign wire153 = wire151;
  always
    @(posedge clk) begin
      reg154 <= wire142;
    end
  always
    @(posedge clk) begin
      reg155 <= wire152;
      reg156 <= (~(-wire136));
      if (((|wire150[(3'h6):(3'h5)]) ?
          $unsigned(((&(wire142 ?
              wire153 : reg156)) > $unsigned(reg155[(2'h3):(1'h0)]))) : $unsigned((-$unsigned((wire143 >= reg155))))))
        begin
          reg157 <= {wire139[(3'h6):(3'h6)]};
          if ((((8'hb0) | $signed({(reg154 < wire136)})) - wire138[(2'h2):(2'h2)]))
            begin
              reg158 <= $unsigned((~^wire147[(2'h2):(2'h2)]));
              reg159 <= {{$unsigned({{wire148}, (wire148 ? wire136 : wire142)}),
                      wire144}};
              reg160 <= ($signed({(((8'ha0) | reg154) * $signed(wire150))}) ?
                  (8'h9c) : $signed(((wire140[(3'h4):(3'h4)] < $signed(wire145)) ?
                      (~^(+wire137)) : $unsigned($signed(wire138)))));
            end
          else
            begin
              reg158 <= {wire151,
                  {(((wire147 * wire150) < reg160[(1'h1):(1'h0)]) ?
                          wire143[(3'h4):(3'h4)] : $signed((~wire142)))}};
              reg159 <= wire146;
              reg160 <= ($signed(wire139[(3'h4):(3'h4)]) ?
                  wire144 : $unsigned(wire144));
              reg161 <= ((!wire140[(3'h5):(2'h3)]) ?
                  ((~|wire152[(3'h4):(2'h2)]) - (&wire143[(2'h2):(1'h1)])) : $unsigned((8'ha5)));
            end
          if (wire142[(5'h11):(1'h1)])
            begin
              reg162 <= (wire151[(1'h1):(1'h0)] - (wire136 >= (8'had)));
              reg163 <= (+$signed(wire150[(3'h5):(1'h1)]));
              reg164 <= wire151[(4'h9):(3'h4)];
              reg165 <= wire150;
            end
          else
            begin
              reg162 <= ((wire149[(4'hb):(3'h5)] ?
                      (^$signed(wire143)) : (~reg160)) ?
                  $unsigned((!(wire143 ^~ {(7'h44)}))) : (wire136[(3'h5):(1'h0)] || ($unsigned((~^wire152)) ?
                      $unsigned(reg159) : $signed($unsigned(wire149)))));
            end
          reg166 <= (~reg161[(1'h0):(1'h0)]);
        end
      else
        begin
          reg157 <= (($unsigned(($unsigned(wire139) >> $signed(reg161))) ?
              (~&((~&reg155) ?
                  reg164 : $signed(wire144))) : $signed(reg154[(3'h5):(1'h1)])) ^~ (wire145[(3'h4):(1'h0)] | wire147));
        end
      reg167 <= (($unsigned((reg156 ?
                  (wire153 ? wire148 : wire138) : (!reg164))) ?
              $unsigned(reg156[(1'h0):(1'h0)]) : $unsigned($unsigned($signed(wire139)))) ?
          {reg159[(4'ha):(3'h4)], $signed($signed(wire150))} : reg161);
      reg168 <= ((8'ha4) ? wire143 : wire153[(3'h6):(1'h0)]);
    end
  assign wire169 = {$signed(($unsigned({wire144}) > $signed((wire137 ?
                           (8'hb3) : wire153))))};
  always
    @(posedge clk) begin
      reg170 <= ((8'h9c) & ((wire152[(2'h2):(1'h0)] >= wire150[(3'h4):(3'h4)]) ~^ $unsigned(wire146)));
    end
  assign wire171 = reg166[(1'h0):(1'h0)];
  assign wire172 = $unsigned((((((8'hba) ? (7'h41) : wire138) ?
                           (^~wire153) : reg164[(5'h11):(5'h10)]) ?
                       (wire145 ?
                           (reg168 ? (7'h40) : reg154) : (wire143 ?
                               reg164 : reg158)) : wire147) + $unsigned($unsigned($signed(wire139)))));
  assign wire173 = (~|$signed({reg163[(1'h1):(1'h0)]}));
  assign wire174 = (((reg156 ?
                           $signed((reg164 ? wire136 : (8'ha5))) : {(wire146 ?
                                   reg157 : wire140)}) + (reg168[(3'h6):(3'h5)] >= (reg154 ?
                           (wire173 ? wire149 : (8'ha7)) : (~wire139)))) ?
                       {wire153,
                           $signed((wire171[(3'h6):(1'h1)] || $signed(wire145)))} : {($unsigned(wire142[(4'hd):(4'hc)]) ?
                               $signed((reg162 ?
                                   wire150 : wire141)) : ($unsigned(reg159) ?
                                   wire140[(3'h4):(2'h3)] : $signed(reg170))),
                           ((^~$unsigned(wire142)) ?
                               ((|wire145) >= (|reg163)) : ((reg160 == (8'hab)) ?
                                   reg170 : (-wire136)))});
endmodule

module module86
#(parameter param114 = ({((8'hae) || (((8'hb4) & (8'hbc)) ? {(7'h40)} : {(7'h44)}))} > {(({(8'hae)} ? {(7'h40)} : ((8'ha4) ? (8'hba) : (8'ha7))) | (((8'ha5) + (7'h44)) ~^ (!(8'ha0))))}))
(y, clk, wire90, wire89, wire88, wire87);
  output wire [(32'h10f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h10):(1'h0)] wire90;
  input wire signed [(3'h5):(1'h0)] wire89;
  input wire [(4'hf):(1'h0)] wire88;
  input wire [(4'hd):(1'h0)] wire87;
  wire signed [(4'hf):(1'h0)] wire113;
  wire signed [(5'h15):(1'h0)] wire112;
  wire [(3'h5):(1'h0)] wire103;
  wire signed [(4'h9):(1'h0)] wire102;
  wire signed [(4'hb):(1'h0)] wire101;
  wire [(5'h12):(1'h0)] wire100;
  wire signed [(4'h9):(1'h0)] wire99;
  wire signed [(4'hd):(1'h0)] wire98;
  wire [(5'h10):(1'h0)] wire97;
  wire [(4'he):(1'h0)] wire96;
  wire signed [(5'h10):(1'h0)] wire94;
  wire [(5'h15):(1'h0)] wire93;
  wire signed [(4'ha):(1'h0)] wire92;
  wire [(4'hc):(1'h0)] wire91;
  reg [(2'h2):(1'h0)] reg111 = (1'h0);
  reg [(4'h8):(1'h0)] reg110 = (1'h0);
  reg [(4'ha):(1'h0)] reg109 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg108 = (1'h0);
  reg [(3'h6):(1'h0)] reg107 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg106 = (1'h0);
  reg [(4'hc):(1'h0)] reg105 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg104 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg95 = (1'h0);
  assign y = {wire113,
                 wire112,
                 wire103,
                 wire102,
                 wire101,
                 wire100,
                 wire99,
                 wire98,
                 wire97,
                 wire96,
                 wire94,
                 wire93,
                 wire92,
                 wire91,
                 reg111,
                 reg110,
                 reg109,
                 reg108,
                 reg107,
                 reg106,
                 reg105,
                 reg104,
                 reg95,
                 (1'h0)};
  assign wire91 = (((((wire87 << wire90) ?
                          wire88 : wire88[(2'h2):(2'h2)]) != (8'ha0)) ?
                      (+(wire89 ?
                          wire89 : wire90)) : wire87[(3'h7):(1'h1)]) & $unsigned({$unsigned($unsigned(wire87))}));
  assign wire92 = {($unsigned((|((8'hb4) << wire87))) <= {{{wire90},
                              $signed(wire90)}})};
  assign wire93 = (~$unsigned(wire92));
  assign wire94 = $signed(wire92[(3'h7):(1'h0)]);
  always
    @(posedge clk) begin
      reg95 <= $signed(($unsigned((^wire88)) << (wire93[(2'h2):(1'h1)] << $signed((|wire91)))));
    end
  assign wire96 = wire90[(3'h7):(2'h3)];
  assign wire97 = ((wire93 ?
                          $unsigned({(reg95 | wire89),
                              (reg95 & wire93)}) : wire91) ?
                      (8'hb5) : wire93);
  assign wire98 = ((+(~&wire94[(4'h9):(3'h6)])) < wire93[(1'h0):(1'h0)]);
  assign wire99 = wire89;
  assign wire100 = ((wire88[(3'h5):(1'h1)] > $unsigned((^~wire93))) < ((-wire89) + wire93));
  assign wire101 = ((((+((8'hb1) ? wire88 : wire99)) <= $signed({wire92})) ?
                       ($unsigned((wire94 ? wire93 : wire89)) ?
                           ($signed(wire90) ?
                               wire96 : wire87) : ($signed(wire100) ?
                               (&wire96) : ((8'hb3) >> wire96))) : $signed($signed(wire91))) ~^ ((((~|wire96) + (wire91 ?
                           wire92 : wire90)) ?
                       ((wire96 >>> (8'hb9)) ?
                           (wire98 > wire93) : wire99) : $unsigned(wire89)) == ($signed($unsigned(wire99)) ?
                       (^(wire89 && (8'hb3))) : $unsigned({wire93, (8'ha2)}))));
  assign wire102 = (!(($signed((!wire98)) ?
                       ((wire93 & wire87) ?
                           $unsigned(wire87) : $unsigned(wire92)) : ($unsigned(wire99) >> (wire96 == wire97))) != $unsigned(($unsigned(wire90) || (8'ha5)))));
  assign wire103 = (wire87 - (wire97[(4'h9):(3'h6)] ?
                       (+wire93) : (wire96[(3'h6):(3'h4)] * $unsigned($signed((8'hb5))))));
  always
    @(posedge clk) begin
      if (wire94[(4'hb):(4'h8)])
        begin
          reg104 <= ($signed($signed(($signed(wire102) * $signed(wire88)))) ?
              (|$signed((!$unsigned((7'h43))))) : (($unsigned((wire100 + wire102)) ?
                  wire90 : $unsigned((wire92 ?
                      (8'h9c) : wire91))) + (({(7'h44)} > (wire93 >> wire103)) ?
                  $signed($unsigned(wire92)) : $signed((wire88 ?
                      wire90 : wire102)))));
        end
      else
        begin
          reg104 <= ({wire97,
                  (($unsigned(wire88) >= (wire99 ~^ wire92)) ?
                      (8'haf) : $signed((^wire90)))} ?
              wire102 : (8'hbe));
          reg105 <= wire91;
        end
      reg106 <= (~^wire102);
      if (wire98)
        begin
          reg107 <= reg95;
        end
      else
        begin
          if (((+wire89[(2'h2):(1'h1)]) ?
              $signed($unsigned(($signed(wire103) != (wire97 ?
                  wire102 : wire98)))) : $signed(wire96)))
            begin
              reg107 <= reg104;
              reg108 <= {(!wire100)};
            end
          else
            begin
              reg107 <= ($unsigned({reg104}) >= reg105);
              reg108 <= {$unsigned(wire98[(4'ha):(4'h8)])};
              reg109 <= $unsigned(((((~^reg107) ?
                          ((8'hab) != (8'ha7)) : {reg105, wire94}) ?
                      reg104[(1'h0):(1'h0)] : (wire92 ?
                          reg106[(3'h4):(1'h0)] : (wire88 ? wire92 : wire99))) ?
                  ((wire87 - (!wire94)) >> (~$unsigned(wire87))) : (((wire103 ?
                              (8'hb3) : reg108) ?
                          (wire92 ? reg107 : (8'had)) : (reg106 + wire96)) ?
                      ((wire87 ~^ wire96) ?
                          (wire92 < wire103) : (8'hba)) : wire97)));
            end
        end
      reg110 <= $signed({($signed(wire102[(1'h0):(1'h0)]) ~^ $unsigned((reg106 ^ wire90))),
          $signed(wire98[(2'h2):(2'h2)])});
      reg111 <= $signed((+(-wire99)));
    end
  assign wire112 = wire94[(4'h9):(4'h8)];
  assign wire113 = wire91;
endmodule
