--------------------------------------------------------------------------------
Release 13.1 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc5vlx50t,ff1136,-1 (PRODUCTION 1.72 2011-02-03, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.453ns.
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X13Y41.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD to Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.AQ      Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y48.D3      net (fanout=2)        0.623   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X20Y48.DMUX    Tilo                  0.224   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       lut71608_10155
    SLICE_X13Y41.CE      net (fanout=3)        0.871   lut71608_10155
    SLICE_X13Y41.CLK     Tceck                 0.229   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.418ns (0.924ns logic, 1.494ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X13Y41.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD to Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.AQ      Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y48.D3      net (fanout=2)        0.623   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X20Y48.DMUX    Tilo                  0.224   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       lut71608_10155
    SLICE_X13Y41.CE      net (fanout=3)        0.871   lut71608_10155
    SLICE_X13Y41.CLK     Tceck                 0.229   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.418ns (0.924ns logic, 1.494ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X13Y41.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD to Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.AQ      Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y48.D3      net (fanout=2)        0.623   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X20Y48.DMUX    Tilo                  0.224   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       lut71608_10155
    SLICE_X13Y41.CE      net (fanout=3)        0.871   lut71608_10155
    SLICE_X13Y41.CLK     Tceck                 0.229   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.418ns (0.924ns logic, 1.494ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X23Y48.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.488ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD to Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.AQ      Tcko                  0.433   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y48.A4      net (fanout=2)        0.357   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X20Y48.A       Tilo                  0.087   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       ][44968_10166_INV_0
    SLICE_X23Y48.SR      net (fanout=3)        0.404   ][44968_10166
    SLICE_X23Y48.CLK     Tcksr       (-Th)    -0.207   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.488ns (0.727ns logic, 0.761ns route)
                                                       (48.9% logic, 51.1% route)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X21Y48.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.489ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD to Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.AQ      Tcko                  0.433   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y48.A4      net (fanout=2)        0.357   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X20Y48.A       Tilo                  0.087   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       ][44968_10166_INV_0
    SLICE_X21Y48.SR      net (fanout=3)        0.404   ][44968_10166
    SLICE_X21Y48.CLK     Tcksr       (-Th)    -0.208   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iSYNC
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      1.489ns (0.728ns logic, 0.761ns route)
                                                       (48.9% logic, 51.1% route)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X23Y48.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.489ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD to Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.AQ      Tcko                  0.433   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y48.A4      net (fanout=2)        0.357   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X20Y48.A       Tilo                  0.087   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       ][44968_10166_INV_0
    SLICE_X23Y48.SR      net (fanout=3)        0.404   ][44968_10166
    SLICE_X23Y48.CLK     Tcksr       (-Th)    -0.208   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.489ns (0.728ns logic, 0.761ns route)
                                                       (48.9% logic, 51.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.901ns.
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (SLICE_X20Y48.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD to Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.AQ      Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y48.A4      net (fanout=2)        0.388   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X20Y48.CLK     Tas                   0.007   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       ][44968_10166_INV_0
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.478ns logic, 0.388ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (SLICE_X20Y48.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.571ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.571ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD to Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.AQ      Tcko                  0.433   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y48.A4      net (fanout=2)        0.357   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X20Y48.CLK     Tah         (-Th)     0.219   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       ][44968_10166_INV_0
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.571ns (0.214ns logic, 0.357ns route)
                                                       (37.5% logic, 62.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 120 paths analyzed, 63 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (SLICE_X4Y31.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.214ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Data Path Delay:      3.179ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y24.AMUX     Treg                  1.983   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X4Y31.SR       net (fanout=3)        0.655   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X4Y31.CLK      Tsrck                 0.541   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (2.524ns logic, 0.655ns route)
                                                       (79.4% logic, 20.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.213ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Data Path Delay:      3.178ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y24.AMUX     Treg                  1.982   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X4Y31.SR       net (fanout=3)        0.655   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X4Y31.CLK      Tsrck                 0.541   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.178ns (2.523ns logic, 0.655ns route)
                                                       (79.4% logic, 20.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (SLICE_X0Y18.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.101ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      3.066ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y24.AMUX     Treg                  1.983   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X0Y18.SR       net (fanout=3)        0.542   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X0Y18.CLK      Tsrck                 0.541   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.066ns (2.524ns logic, 0.542ns route)
                                                       (82.3% logic, 17.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.100ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      3.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y24.AMUX     Treg                  1.982   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X0Y18.SR       net (fanout=3)        0.542   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X0Y18.CLK      Tsrck                 0.541   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.065ns (2.523ns logic, 0.542ns route)
                                                       (82.3% logic, 17.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (SLICE_X0Y21.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.059ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (FF)
  Data Path Delay:      3.024ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y24.AMUX     Treg                  1.983   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X0Y21.SR       net (fanout=3)        0.500   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X0Y21.CLK      Tsrck                 0.541   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.024ns (2.524ns logic, 0.500ns route)
                                                       (83.5% logic, 16.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.058ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (FF)
  Data Path Delay:      3.023ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y24.AMUX     Treg                  1.982   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X0Y21.SR       net (fanout=3)        0.500   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X0Y21.CLK      Tsrck                 0.541   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.023ns (2.523ns logic, 0.500ns route)
                                                       (83.5% logic, 16.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (SLICE_X3Y25.B6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.474ns (datapath - clock path skew - uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (FF)
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.BQ       Tcko                  0.433   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    SLICE_X3Y25.B6       net (fanout=2)        0.272   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<6>
    SLICE_X3Y25.CLK      Tah         (-Th)     0.196   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR_MUX
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.237ns logic, 0.272ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR (SLICE_X4Y27.D6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.458ns (datapath - clock path skew - uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR (FF)
  Data Path Delay:      0.493ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y28.CQ       Tcko                  0.433   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL
    SLICE_X4Y27.D6       net (fanout=2)        0.276   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<11>
    SLICE_X4Y27.CLK      Tah         (-Th)     0.216   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<10>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR_MUX
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.217ns logic, 0.276ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (SLICE_X4Y27.C6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.463ns (datapath - clock path skew - uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (FF)
  Data Path Delay:      0.498ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y28.BQ       Tcko                  0.433   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL
    SLICE_X4Y27.C6       net (fanout=2)        0.282   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<10>
    SLICE_X4Y27.CLK      Tah         (-Th)     0.217   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<10>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR_MUX
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.498ns (0.216ns logic, 0.282ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 274 paths analyzed, 259 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X3Y31.D2), 8 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.064ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.029ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y26.DQ       Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ
    SLICE_X3Y29.A1       net (fanout=1)        1.089   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
    SLICE_X3Y29.AMUX     Tilo                  0.374   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X3Y31.D2       net (fanout=1)        0.932   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X3Y31.CLK      Tas                   0.184   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.029ns (1.008ns logic, 2.021ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.858ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.823ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y26.DQ       Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ
    SLICE_X3Y29.B2       net (fanout=1)        0.886   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
    SLICE_X3Y29.AMUX     Topba                 0.371   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X3Y31.D2       net (fanout=1)        0.932   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X3Y31.CLK      Tas                   0.184   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.823ns (1.005ns logic, 1.818ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.699ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.664ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y26.AQ       Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ
    SLICE_X3Y29.A3       net (fanout=1)        0.724   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<4>
    SLICE_X3Y29.AMUX     Tilo                  0.374   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X3Y31.D2       net (fanout=1)        0.932   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X3Y31.CLK      Tas                   0.184   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.664ns (1.008ns logic, 1.656ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X3Y31.D1), 5 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.918ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.883ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_FULL to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.DQ       Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_FULL
    SLICE_X7Y28.C2       net (fanout=2)        0.765   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X7Y28.CMUX     Tilo                  0.392   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X3Y31.D1       net (fanout=1)        1.092   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X3Y31.CLK      Tas                   0.184   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.883ns (1.026ns logic, 1.857ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.537ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.502ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y26.CQ       Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X7Y28.D5       net (fanout=2)        0.387   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X7Y28.CMUX     Topdc                 0.389   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X3Y31.D1       net (fanout=1)        1.092   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X3Y31.CLK      Tas                   0.184   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.502ns (1.023ns logic, 1.479ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.532ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STATE1 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.497ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STATE1 to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.BQ       Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STATE1
    SLICE_X7Y28.C5       net (fanout=1)        0.379   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
    SLICE_X7Y28.CMUX     Tilo                  0.392   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X3Y31.D1       net (fanout=1)        1.092   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X3Y31.CLK      Tas                   0.184   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.497ns (1.026ns logic, 1.471ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLB (SLICE_X32Y77.B2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.604ns (data path)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_INPUT_REG_NE0.G_GAND_DLY[100].U_GAND_IREG (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLB (FF)
  Data Path Delay:      2.604ns (Levels of Logic = 0)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_INPUT_REG_NE0.G_GAND_DLY[100].U_GAND_IREG to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y84.AQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/gand_dly<103>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_INPUT_REG_NE0.G_GAND_DLY[100].U_GAND_IREG
    SLICE_X32Y77.B2      net (fanout=1)        2.154   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/gand_dly<100>
    -------------------------------------------------  ---------------------------
    Total                                      2.604ns (0.450ns logic, 2.154ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;

 2948 paths analyzed, 558 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.362ns.
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg (SLICE_X12Y39.C6), 242 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAM)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.327ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 to Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y8.DOADOU6  Trcko_DOWA            2.180   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    SLICE_X6Y42.C1       net (fanout=1)        1.102   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<68>
    SLICE_X6Y42.C        Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_15
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_15
    SLICE_X8Y50.B1       net (fanout=1)        1.393   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_15
    SLICE_X8Y50.B        Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9/SRL16E6
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_10
    SLICE_X7Y40.C3       net (fanout=1)        1.194   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_10
    SLICE_X7Y40.CMUX     Tilo                  0.392   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_6
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X12Y39.D6      net (fanout=1)        0.622   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X12Y39.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X12Y39.C6      net (fanout=1)        0.153   Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<3>
    SLICE_X12Y39.CLK     Tas                   0.009   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO
                                                       lut71694_10186
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.327ns (2.863ns logic, 4.464ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAM)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.219ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 to Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y8.DOPADOPU0Trcko_DOPAW           2.180   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    SLICE_X6Y42.C2       net (fanout=1)        0.994   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<71>
    SLICE_X6Y42.C        Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_15
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_15
    SLICE_X8Y50.B1       net (fanout=1)        1.393   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_15
    SLICE_X8Y50.B        Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9/SRL16E6
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_10
    SLICE_X7Y40.C3       net (fanout=1)        1.194   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_10
    SLICE_X7Y40.CMUX     Tilo                  0.392   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_6
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X12Y39.D6      net (fanout=1)        0.622   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X12Y39.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X12Y39.C6      net (fanout=1)        0.153   Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<3>
    SLICE_X12Y39.CLK     Tas                   0.009   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO
                                                       lut71694_10186
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.219ns (2.863ns logic, 4.356ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 (RAM)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.180ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 to Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y9.DOADOL5  Trcko_DOWA            2.180   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
    SLICE_X8Y50.A3       net (fanout=1)        1.157   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<101>
    SLICE_X8Y50.A        Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9/SRL16E6
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_163
    SLICE_X7Y37.A1       net (fanout=1)        1.493   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_163
    SLICE_X7Y37.A        Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_111
    SLICE_X7Y40.C2       net (fanout=1)        0.892   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_111
    SLICE_X7Y40.CMUX     Tilo                  0.392   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_6
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X12Y39.D6      net (fanout=1)        0.622   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X12Y39.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X12Y39.C6      net (fanout=1)        0.153   Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<3>
    SLICE_X12Y39.CLK     Tas                   0.009   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO
                                                       lut71694_10186
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.180ns (2.863ns logic, 4.317ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (SLICE_X0Y20.DI), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.457ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.BQ      Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCOMMAND_GRP<1>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X14Y41.C1      net (fanout=3)        0.881   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X14Y41.C       Tilo                  0.094   Inst_SwitchDebouncer/counter2<3>
                                                       lut11646_362
    SLICE_X13Y41.D2      net (fanout=2)        0.763   lut11646_362
    SLICE_X13Y41.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/iTARGET<11>
                                                       lut11647_363
    SLICE_X4Y31.C5       net (fanout=4)        1.288   lut11647_363
    SLICE_X4Y31.CMUX     Tilo                  0.245   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       lut11683_378
    SLICE_X4Y31.D1       net (fanout=19)       0.927   lut11683_378
    SLICE_X4Y31.DMUX     Tilo                  0.242   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK0
    SLICE_X0Y20.DI       net (fanout=1)        1.117   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
    SLICE_X0Y20.CLK      Tds                   0.335   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                      6.457ns (1.481ns logic, 4.976ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.381ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.CQ      Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X13Y41.A1      net (fanout=3)        0.857   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<2>
    SLICE_X13Y41.A       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/iTARGET<11>
                                                       lut11644_360
    SLICE_X13Y41.D1      net (fanout=3)        0.711   lut11644_360
    SLICE_X13Y41.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/iTARGET<11>
                                                       lut11647_363
    SLICE_X4Y31.C5       net (fanout=4)        1.288   lut11647_363
    SLICE_X4Y31.CMUX     Tilo                  0.245   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       lut11683_378
    SLICE_X4Y31.D1       net (fanout=19)       0.927   lut11683_378
    SLICE_X4Y31.DMUX     Tilo                  0.242   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK0
    SLICE_X0Y20.DI       net (fanout=1)        1.117   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
    SLICE_X0Y20.CLK      Tds                   0.335   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                      6.381ns (1.481ns logic, 4.900ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.365ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.AQ      Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCOMMAND_GRP<1>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X14Y41.C2      net (fanout=2)        0.789   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X14Y41.C       Tilo                  0.094   Inst_SwitchDebouncer/counter2<3>
                                                       lut11646_362
    SLICE_X13Y41.D2      net (fanout=2)        0.763   lut11646_362
    SLICE_X13Y41.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/iTARGET<11>
                                                       lut11647_363
    SLICE_X4Y31.C5       net (fanout=4)        1.288   lut11647_363
    SLICE_X4Y31.CMUX     Tilo                  0.245   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       lut11683_378
    SLICE_X4Y31.D1       net (fanout=19)       0.927   lut11683_378
    SLICE_X4Y31.DMUX     Tilo                  0.242   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK0
    SLICE_X0Y20.DI       net (fanout=1)        1.117   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
    SLICE_X0Y20.CLK      Tds                   0.335   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                      6.365ns (1.481ns logic, 4.884ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE (SLICE_X2Y31.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.190ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.BQ      Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCOMMAND_GRP<1>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X14Y41.C1      net (fanout=3)        0.881   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X14Y41.C       Tilo                  0.094   Inst_SwitchDebouncer/counter2<3>
                                                       lut11646_362
    SLICE_X13Y41.D2      net (fanout=2)        0.763   lut11646_362
    SLICE_X13Y41.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/iTARGET<11>
                                                       lut11647_363
    SLICE_X6Y33.A1       net (fanout=4)        1.618   lut11647_363
    SLICE_X6Y33.A        Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_178
                                                       lut11677_375
    SLICE_X6Y33.B1       net (fanout=4)        0.880   lut11677_375
    SLICE_X6Y33.B        Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_178
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X2Y31.SR       net (fanout=3)        0.654   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X2Y31.CLK      Tsrck                 0.547   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.190ns (1.394ns logic, 4.796ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.114ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.CQ      Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X13Y41.A1      net (fanout=3)        0.857   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<2>
    SLICE_X13Y41.A       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/iTARGET<11>
                                                       lut11644_360
    SLICE_X13Y41.D1      net (fanout=3)        0.711   lut11644_360
    SLICE_X13Y41.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/iTARGET<11>
                                                       lut11647_363
    SLICE_X6Y33.A1       net (fanout=4)        1.618   lut11647_363
    SLICE_X6Y33.A        Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_178
                                                       lut11677_375
    SLICE_X6Y33.B1       net (fanout=4)        0.880   lut11677_375
    SLICE_X6Y33.B        Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_178
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X2Y31.SR       net (fanout=3)        0.654   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X2Y31.CLK      Tsrck                 0.547   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.114ns (1.394ns logic, 4.720ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.098ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.AQ      Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCOMMAND_GRP<1>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X14Y41.C2      net (fanout=2)        0.789   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X14Y41.C       Tilo                  0.094   Inst_SwitchDebouncer/counter2<3>
                                                       lut11646_362
    SLICE_X13Y41.D2      net (fanout=2)        0.763   lut11646_362
    SLICE_X13Y41.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/iTARGET<11>
                                                       lut11647_363
    SLICE_X6Y33.A1       net (fanout=4)        1.618   lut11647_363
    SLICE_X6Y33.A        Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_178
                                                       lut11677_375
    SLICE_X6Y33.B1       net (fanout=4)        0.880   lut11677_375
    SLICE_X6Y33.B        Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_178
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X2Y31.SR       net (fanout=3)        0.654   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X2Y31.CLK      Tsrck                 0.547   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.098ns (1.394ns logic, 4.704ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X4Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.324ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.324ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.BQ       Tcko                  0.414   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1
    SLICE_X4Y36.AX       net (fanout=1)        0.146   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
    SLICE_X4Y36.CLK      Tckdi       (-Th)     0.236   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.324ns (0.178ns logic, 0.146ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 (RAMB36_X0Y7.ADDRAL6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X6Y37.CQ         Tcko                  0.414   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>
                                                         Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE
    RAMB36_X0Y7.ADDRAL6    net (fanout=16)       0.317   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<2>
    RAMB36_X0Y7.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
                                                         Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.437ns (0.120ns logic, 0.317ns route)
                                                         (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 (RAMB36_X0Y7.ADDRAU6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X6Y37.CQ         Tcko                  0.414   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>
                                                         Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE
    RAMB36_X0Y7.ADDRAU6    net (fanout=16)       0.317   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<2>
    RAMB36_X0Y7.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
                                                         Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.437ns (0.120ns logic, 0.317ns route)
                                                         (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL
  Logical resource: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL
  Location pin: RAMB36_X0Y11.CLKARDCLKL
  Clock network: Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL
  Logical resource: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL
  Location pin: RAMB36_X0Y11.REGCLKARDRCLKL
  Clock network: Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Logical resource: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Location pin: RAMB36_X0Y5.CLKARDCLKL
  Clock network: Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_v5_emac_v1_5_clk_phy_rx0 = PERIOD TIMEGRP 
"v5_emac_v1_5_clk_phy_rx0" 7.5 ns         HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_v5_emac_v1_5_clk_phy_rx0 = PERIOD TIMEGRP "v5_emac_v1_5_clk_phy_rx0" 7.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.834ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: EMAC_0/bufg_phy_rx_0/I0
  Logical resource: EMAC_0/bufg_phy_rx_0/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: EMAC_0/gmii_rx_clk_0_delay
--------------------------------------------------------------------------------
Slack: 6.120ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.500ns
  High pulse: 3.750ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR
  Logical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR
  Location pin: ILOGIC_X2Y157.SR
  Clock network: ][48475_11
--------------------------------------------------------------------------------
Slack: 6.120ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.500ns
  High pulse: 3.750ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR
  Logical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR
  Location pin: ILOGIC_X2Y139.SR
  Clock network: ][48475_11
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"tx_metastable_0" 5 ns         DATAPATHONLY;

 172 paths analyzed, 83 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.881ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0 (SLICE_X46Y30.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.881ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y37.AQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X51Y38.D3      net (fanout=2)        0.586   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X51Y38.D       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe<0>
                                                       lut29820_3708
    SLICE_X50Y38.A5      net (fanout=1)        0.378   lut29820_3708
    SLICE_X50Y38.A       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       lut29821_3709
    SLICE_X51Y38.B4      net (fanout=2)        0.504   lut29821_3709
    SLICE_X51Y38.BMUX    Tilo                  0.239   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe<0>
                                                       lut31700_4148
    SLICE_X46Y32.C4      net (fanout=13)       0.871   lut31700_4148
    SLICE_X46Y32.C       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe<3>
                                                       lut31705_4151
    SLICE_X46Y30.CE      net (fanout=3)        0.342   ][30667_4152
    SLICE_X46Y30.CLK     Tceck                 0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      3.881ns (1.200ns logic, 2.681ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 (SLICE_X46Y30.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.881ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y37.AQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X51Y38.D3      net (fanout=2)        0.586   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X51Y38.D       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe<0>
                                                       lut29820_3708
    SLICE_X50Y38.A5      net (fanout=1)        0.378   lut29820_3708
    SLICE_X50Y38.A       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       lut29821_3709
    SLICE_X51Y38.B4      net (fanout=2)        0.504   lut29821_3709
    SLICE_X51Y38.BMUX    Tilo                  0.239   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe<0>
                                                       lut31700_4148
    SLICE_X46Y32.C4      net (fanout=13)       0.871   lut31700_4148
    SLICE_X46Y32.C       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe<3>
                                                       lut31705_4151
    SLICE_X46Y30.CE      net (fanout=3)        0.342   ][30667_4152
    SLICE_X46Y30.CLK     Tceck                 0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      3.881ns (1.200ns logic, 2.681ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2 (SLICE_X46Y30.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.881ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y37.AQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X51Y38.D3      net (fanout=2)        0.586   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X51Y38.D       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe<0>
                                                       lut29820_3708
    SLICE_X50Y38.A5      net (fanout=1)        0.378   lut29820_3708
    SLICE_X50Y38.A       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       lut29821_3709
    SLICE_X51Y38.B4      net (fanout=2)        0.504   lut29821_3709
    SLICE_X51Y38.BMUX    Tilo                  0.239   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe<0>
                                                       lut31700_4148
    SLICE_X46Y32.C4      net (fanout=13)       0.871   lut31700_4148
    SLICE_X46Y32.C       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe<3>
                                                       lut31705_4151
    SLICE_X46Y30.CE      net (fanout=3)        0.342   ][30667_4152
    SLICE_X46Y30.CLK     Tceck                 0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      3.881ns (1.200ns logic, 2.681ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Hold Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP "tx_metastable_0" 5 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_11 (SLICE_X46Y23.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.606ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y24.DQ      Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    SLICE_X46Y23.D6      net (fanout=1)        0.259   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
    SLICE_X46Y23.CLK     Tah         (-Th)     0.067   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff<11>
                                                       lut30475_3318
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_xor<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.347ns logic, 0.259ns route)
                                                       (57.3% logic, 42.7% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_8 (SLICE_X46Y23.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y24.AQ      Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8
    SLICE_X46Y23.A6      net (fanout=2)        0.268   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<8>
    SLICE_X46Y23.CLK     Tah         (-Th)     0.071   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut<8>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_xor<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_8
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.343ns logic, 0.268ns route)
                                                       (56.1% logic, 43.9% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync (SLICE_X49Y32.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.620ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.620ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y35.AQ      Tcko                  0.433   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    SLICE_X49Y32.AX      net (fanout=1)        0.416   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    SLICE_X49Y32.CLK     Tckdi       (-Th)     0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.620ns (0.204ns logic, 0.416ns route)
                                                       (32.9% logic, 67.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO 
TIMEGRP         "tx_addr_wr_0" 10 ns;

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.329ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (SLICE_X47Y23.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.264ns (Levels of Logic = 0)
  Clock Path Skew:      -0.030ns (0.148 - 0.178)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y25.DQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3
    SLICE_X47Y23.DX      net (fanout=1)        0.812   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
    SLICE_X47Y23.CLK     Tdick                 0.002   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      1.264ns (0.452ns logic, 0.812ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (SLICE_X47Y23.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.104ns (Levels of Logic = 0)
  Clock Path Skew:      -0.030ns (0.148 - 0.178)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y25.BQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1
    SLICE_X47Y23.BX      net (fanout=1)        0.665   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<1>
    SLICE_X47Y23.CLK     Tdick                -0.011   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      1.104ns (0.439ns logic, 0.665ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (SLICE_X46Y24.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.097ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.518 - 0.527)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y25.BQ      Tcko                  0.471   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5
    SLICE_X46Y24.BX      net (fanout=1)        0.637   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<5>
    SLICE_X46Y24.CLK     Tdick                -0.011   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      1.097ns (0.460ns logic, 0.637ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO TIMEGRP         "tx_addr_wr_0" 10 ns;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (SLICE_X46Y24.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.506ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.069ns (0.558 - 0.489)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y25.CQ      Tcko                  0.433   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6
    SLICE_X46Y24.CX      net (fanout=1)        0.291   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<6>
    SLICE_X46Y24.CLK     Tckdi       (-Th)     0.218   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      0.506ns (0.215ns logic, 0.291ns route)
                                                       (42.5% logic, 57.5% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7 (SLICE_X46Y24.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.506ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.069ns (0.558 - 0.489)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y25.DQ      Tcko                  0.433   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7
    SLICE_X46Y24.DX      net (fanout=1)        0.292   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
    SLICE_X46Y24.CLK     Tckdi       (-Th)     0.219   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      0.506ns (0.214ns logic, 0.292ns route)
                                                       (42.3% logic, 57.7% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (SLICE_X47Y24.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.020ns (0.156 - 0.136)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y26.DQ      Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11
    SLICE_X47Y24.DX      net (fanout=1)        0.286   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
    SLICE_X47Y24.CLK     Tckdi       (-Th)     0.219   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.195ns logic, 0.286ns route)
                                                       (40.5% logic, 59.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"rx_metastable_0" 5 ns;

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.000ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (SLICE_X50Y14.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.948ns (Levels of Logic = 0)
  Clock Path Skew:      -0.017ns (0.165 - 0.182)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y15.AQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    SLICE_X50Y14.AX      net (fanout=1)        0.506   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    SLICE_X50Y14.CLK     Tdick                -0.008   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.948ns (0.442ns logic, 0.506ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6 (SLICE_X52Y18.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.750ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.145 - 0.156)
  Source Clock:         EMAC_0/rx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/rx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y18.CQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6
    SLICE_X52Y18.CX      net (fanout=1)        0.305   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<6>
    SLICE_X52Y18.CLK     Tdick                -0.005   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6
    -------------------------------------------------  ---------------------------
    Total                                      0.750ns (0.445ns logic, 0.305ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7 (SLICE_X52Y18.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_7 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.750ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.145 - 0.156)
  Source Clock:         EMAC_0/rx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/rx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_7 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y18.DQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_7
    SLICE_X52Y18.DX      net (fanout=1)        0.305   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
    SLICE_X52Y18.CLK     Tdick                -0.005   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7
    -------------------------------------------------  ---------------------------
    Total                                      0.750ns (0.445ns logic, 0.305ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Hold Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP "rx_metastable_0" 5 ns;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5 (SLICE_X52Y18.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.455ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.011ns (0.156 - 0.145)
  Source Clock:         EMAC_0/rx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/rx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y18.BQ      Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5
    SLICE_X52Y18.BX      net (fanout=1)        0.283   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<5>
    SLICE_X52Y18.CLK     Tckdi       (-Th)     0.242   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5
    -------------------------------------------------  ---------------------------
    Total                                      0.455ns (0.172ns logic, 0.283ns route)
                                                       (37.8% logic, 62.2% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1 (SLICE_X52Y19.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.455ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.011ns (0.157 - 0.146)
  Source Clock:         EMAC_0/rx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/rx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y19.BQ      Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1
    SLICE_X52Y19.BX      net (fanout=1)        0.283   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<1>
    SLICE_X52Y19.CLK     Tckdi       (-Th)     0.242   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1
    -------------------------------------------------  ---------------------------
    Total                                      0.455ns (0.172ns logic, 0.283ns route)
                                                       (37.8% logic, 62.2% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X52Y20.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.010ns (0.154 - 0.144)
  Source Clock:         EMAC_0/rx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/rx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y20.BQ      Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9
    SLICE_X52Y20.BX      net (fanout=1)        0.282   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<9>
    SLICE_X52Y20.CLK     Tckdi       (-Th)     0.242   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.172ns logic, 0.282ns route)
                                                       (37.9% logic, 62.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_tx_clk0 = PERIOD TIMEGRP "fe_TEMAC_tx_clk0" 7.7 
ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP 
"fe_TEMAC_clk_phy_rx0" 7.5 ns HIGH         50%;

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.821ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_0 (FF)
  Destination:          EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      3.966ns (Levels of Logic = 0)
  Clock Path Skew:      0.180ns (0.768 - 0.588)
  Source Clock:         EMAC_0/rx_clk_0_i rising at 0.000ns
  Destination Clock:    EMAC_0/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_0 to EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X2Y152.Q1         Tickq                 0.517   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<0>
                                                           EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_0
    TEMAC_X0Y0.PHYEMAC0RXD0  net (fanout=1)        3.199   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<0>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          3.966ns (0.767ns logic, 3.199ns route)
                                                           (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_4 (FF)
  Destination:          EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      3.951ns (Levels of Logic = 0)
  Clock Path Skew:      0.177ns (0.768 - 0.591)
  Source Clock:         EMAC_0/rx_clk_0_i rising at 0.000ns
  Destination Clock:    EMAC_0/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_4 to EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X2Y156.Q1         Tickq                 0.517   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<4>
                                                           EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_4
    TEMAC_X0Y0.PHYEMAC0RXD4  net (fanout=1)        3.184   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<4>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          3.951ns (0.767ns logic, 3.184ns route)
                                                           (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_3 (FF)
  Destination:          EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      3.899ns (Levels of Logic = 0)
  Clock Path Skew:      0.189ns (0.768 - 0.579)
  Source Clock:         EMAC_0/rx_clk_0_i rising at 0.000ns
  Destination Clock:    EMAC_0/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_3 to EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X2Y144.Q1         Tickq                 0.517   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<3>
                                                           EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_3
    TEMAC_X0Y0.PHYEMAC0RXD3  net (fanout=1)        3.132   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<3>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          3.899ns (0.767ns logic, 3.132ns route)
                                                           (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP "fe_TEMAC_clk_phy_rx0" 7.5 ns HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXDV), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC (FF)
  Destination:          EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.300ns (Levels of Logic = 0)
  Clock Path Skew:      0.292ns (0.826 - 0.534)
  Source Clock:         EMAC_0/rx_clk_0_i rising at 7.500ns
  Destination Clock:    EMAC_0/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC to EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X2Y139.Q1         Tickq                 0.476   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC
                                                           EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXDV  net (fanout=1)        1.844   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacckd_VALID(-Th)     1.020   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          1.300ns (-0.544ns logic, 1.844ns route)
                                                           (-41.8% logic, 141.8% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_7 (FF)
  Destination:          EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.302ns (Levels of Logic = 0)
  Clock Path Skew:      0.292ns (0.826 - 0.534)
  Source Clock:         EMAC_0/rx_clk_0_i rising at 7.500ns
  Destination Clock:    EMAC_0/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_7 to EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X2Y140.Q1         Tickq                 0.476   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<7>
                                                           EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_7
    TEMAC_X0Y0.PHYEMAC0RXD7  net (fanout=1)        1.846   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<7>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacckd_RXD (-Th)     1.020   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          1.302ns (-0.544ns logic, 1.846ns route)
                                                           (-41.8% logic, 141.8% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_6 (FF)
  Destination:          EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.292ns (0.826 - 0.534)
  Source Clock:         EMAC_0/rx_clk_0_i rising at 7.500ns
  Destination Clock:    EMAC_0/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_6 to EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X2Y138.Q1         Tickq                 0.476   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<6>
                                                           EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_6
    TEMAC_X0Y0.PHYEMAC0RXD6  net (fanout=1)        1.848   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<6>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacckd_RXD (-Th)     1.020   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          1.304ns (-0.544ns logic, 1.848ns route)
                                                           (-41.7% logic, 141.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP "fe_TEMAC_clk_phy_rx0" 7.5 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 5.834ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: EMAC_0/bufg_phy_rx_0/I0
  Logical resource: EMAC_0/bufg_phy_rx_0/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: EMAC_0/gmii_rx_clk_0_delay
--------------------------------------------------------------------------------
Slack: 6.120ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.500ns
  High pulse: 3.750ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR
  Logical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR
  Location pin: ILOGIC_X2Y157.SR
  Clock network: ][48475_11
--------------------------------------------------------------------------------
Slack: 6.120ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.500ns
  High pulse: 3.750ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR
  Logical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR
  Location pin: ILOGIC_X2Y139.SR
  Clock network: ][48475_11
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_gtx_clk0 = PERIOD TIMEGRP "fe_TEMAC_gtx_clk0" 8 
ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP 
"v5_emac_v1_5_gtp_clk" 7.7 ns HIGH         50%;

 39880 paths analyzed, 8770 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.018ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/tx_data_4 (SLICE_X52Y38.B3), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/tx_data_4 (FF)
  Requirement:          7.700ns
  Data Path Delay:      6.682ns (Levels of Logic = 4)
  Clock Path Skew:      -0.301ns (1.256 - 1.557)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/tx_data_4
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    TEMAC_X0Y0.EMAC0CLIENTTXACK Tmaccko_ACK           1.550   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                              EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    SLICE_X55Y43.C6             net (fanout=3)        1.383   EMAC_0/v5_emac_ll/tx_ack_0_i
    SLICE_X55Y43.C              Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire
                                                              lut11263_337
    SLICE_X55Y43.D5             net (fanout=4)        0.226   lut11263_337
    SLICE_X55Y43.D              Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire
                                                              lut11264_338
    SLICE_X51Y38.B5             net (fanout=4)        2.319   ][29761_3722
    SLICE_X51Y38.B              Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe<0>
                                                              lut31526_4085
    SLICE_X52Y38.B3             net (fanout=8)        0.919   lut31526_4085
    SLICE_X52Y38.CLK            Tas                   0.003   EMAC_0/v5_emac_ll/tx_data_0_i<6>
                                                              lut31546_4099
                                                              EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/tx_data_4
    --------------------------------------------------------  ---------------------------
    Total                                             6.682ns (1.835ns logic, 4.847ns route)
                                                              (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/tx_data_4 (FF)
  Requirement:          7.700ns
  Data Path Delay:      6.104ns (Levels of Logic = 4)
  Clock Path Skew:      0.006ns (0.523 - 0.517)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/tx_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y33.AQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg
    SLICE_X55Y43.C4      net (fanout=5)        1.905   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg
    SLICE_X55Y43.C       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire
                                                       lut11263_337
    SLICE_X55Y43.D5      net (fanout=4)        0.226   lut11263_337
    SLICE_X55Y43.D       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire
                                                       lut11264_338
    SLICE_X51Y38.B5      net (fanout=4)        2.319   ][29761_3722
    SLICE_X51Y38.B       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe<0>
                                                       lut31526_4085
    SLICE_X52Y38.B3      net (fanout=8)        0.919   lut31526_4085
    SLICE_X52Y38.CLK     Tas                   0.003   EMAC_0/v5_emac_ll/tx_data_0_i<6>
                                                       lut31546_4099
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/tx_data_4
    -------------------------------------------------  ---------------------------
    Total                                      6.104ns (0.735ns logic, 5.369ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/tx_data_4 (FF)
  Requirement:          7.700ns
  Data Path Delay:      5.786ns (Levels of Logic = 3)
  Clock Path Skew:      0.006ns (0.523 - 0.517)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/tx_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y33.AQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg
    SLICE_X55Y43.D4      net (fanout=5)        1.907   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg
    SLICE_X55Y43.D       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire
                                                       lut11264_338
    SLICE_X51Y38.B5      net (fanout=4)        2.319   ][29761_3722
    SLICE_X51Y38.B       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe<0>
                                                       lut31526_4085
    SLICE_X52Y38.B3      net (fanout=8)        0.919   lut31526_4085
    SLICE_X52Y38.CLK     Tas                   0.003   EMAC_0/v5_emac_ll/tx_data_0_i<6>
                                                       lut31546_4099
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/tx_data_4
    -------------------------------------------------  ---------------------------
    Total                                      5.786ns (0.641ns logic, 5.145ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l (RAMB36_X1Y5.ENBU), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l (RAM)
  Requirement:          7.700ns
  Data Path Delay:      6.642ns (Levels of Logic = 3)
  Clock Path Skew:      -0.258ns (1.299 - 1.557)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    TEMAC_X0Y0.EMAC0CLIENTTXACK Tmaccko_ACK           1.550   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                              EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    SLICE_X55Y43.C6             net (fanout=3)        1.383   EMAC_0/v5_emac_ll/tx_ack_0_i
    SLICE_X55Y43.C              Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire
                                                              lut11263_337
    SLICE_X55Y43.D5             net (fanout=4)        0.226   lut11263_337
    SLICE_X55Y43.D              Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire
                                                              lut11264_338
    SLICE_X46Y32.D6             net (fanout=4)        1.868   ][29761_3722
    SLICE_X46Y32.D              Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe<3>
                                                              lut11265_339
    RAMB36_X1Y5.ENBU            net (fanout=16)       0.919   lut11265_339
    RAMB36_X1Y5.CLKBWRCLKU      Trcck_ENB             0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
                                                              EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l
    --------------------------------------------------------  ---------------------------
    Total                                             6.642ns (2.246ns logic, 4.396ns route)
                                                              (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l (RAM)
  Requirement:          7.700ns
  Data Path Delay:      6.064ns (Levels of Logic = 3)
  Clock Path Skew:      0.049ns (0.566 - 0.517)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X47Y33.AQ        Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg
                                                         EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg
    SLICE_X55Y43.C4        net (fanout=5)        1.905   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg
    SLICE_X55Y43.C         Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire
                                                         lut11263_337
    SLICE_X55Y43.D5        net (fanout=4)        0.226   lut11263_337
    SLICE_X55Y43.D         Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire
                                                         lut11264_338
    SLICE_X46Y32.D6        net (fanout=4)        1.868   ][29761_3722
    SLICE_X46Y32.D         Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe<3>
                                                         lut11265_339
    RAMB36_X1Y5.ENBU       net (fanout=16)       0.919   lut11265_339
    RAMB36_X1Y5.CLKBWRCLKU Trcck_ENB             0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
                                                         EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l
    ---------------------------------------------------  ---------------------------
    Total                                        6.064ns (1.146ns logic, 4.918ns route)
                                                         (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l (RAM)
  Requirement:          7.700ns
  Data Path Delay:      5.746ns (Levels of Logic = 2)
  Clock Path Skew:      0.049ns (0.566 - 0.517)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X47Y33.AQ        Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg
                                                         EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg
    SLICE_X55Y43.D4        net (fanout=5)        1.907   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg
    SLICE_X55Y43.D         Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire
                                                         lut11264_338
    SLICE_X46Y32.D6        net (fanout=4)        1.868   ][29761_3722
    SLICE_X46Y32.D         Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe<3>
                                                         lut11265_339
    RAMB36_X1Y5.ENBU       net (fanout=16)       0.919   lut11265_339
    RAMB36_X1Y5.CLKBWRCLKU Trcck_ENB             0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
                                                         EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l
    ---------------------------------------------------  ---------------------------
    Total                                        5.746ns (1.052ns logic, 4.694ns route)
                                                         (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u (RAMB36_X1Y5.ENBWRENL), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u (RAM)
  Requirement:          7.700ns
  Data Path Delay:      6.642ns (Levels of Logic = 3)
  Clock Path Skew:      -0.248ns (1.309 - 1.557)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    TEMAC_X0Y0.EMAC0CLIENTTXACK Tmaccko_ACK           1.550   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                              EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    SLICE_X55Y43.C6             net (fanout=3)        1.383   EMAC_0/v5_emac_ll/tx_ack_0_i
    SLICE_X55Y43.C              Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire
                                                              lut11263_337
    SLICE_X55Y43.D5             net (fanout=4)        0.226   lut11263_337
    SLICE_X55Y43.D              Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire
                                                              lut11264_338
    SLICE_X46Y32.D6             net (fanout=4)        1.868   ][29761_3722
    SLICE_X46Y32.D              Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe<3>
                                                              lut11265_339
    RAMB36_X1Y5.ENBWRENL        net (fanout=16)       0.919   lut11265_339
    RAMB36_X1Y5.CLKBWRCLKL      Trcck_ENB             0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
                                                              EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
    --------------------------------------------------------  ---------------------------
    Total                                             6.642ns (2.246ns logic, 4.396ns route)
                                                              (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u (RAM)
  Requirement:          7.700ns
  Data Path Delay:      6.064ns (Levels of Logic = 3)
  Clock Path Skew:      0.059ns (0.576 - 0.517)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X47Y33.AQ        Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg
                                                         EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg
    SLICE_X55Y43.C4        net (fanout=5)        1.905   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg
    SLICE_X55Y43.C         Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire
                                                         lut11263_337
    SLICE_X55Y43.D5        net (fanout=4)        0.226   lut11263_337
    SLICE_X55Y43.D         Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire
                                                         lut11264_338
    SLICE_X46Y32.D6        net (fanout=4)        1.868   ][29761_3722
    SLICE_X46Y32.D         Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe<3>
                                                         lut11265_339
    RAMB36_X1Y5.ENBWRENL   net (fanout=16)       0.919   lut11265_339
    RAMB36_X1Y5.CLKBWRCLKL Trcck_ENB             0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
                                                         EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
    ---------------------------------------------------  ---------------------------
    Total                                        6.064ns (1.146ns logic, 4.918ns route)
                                                         (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u (RAM)
  Requirement:          7.700ns
  Data Path Delay:      5.746ns (Levels of Logic = 2)
  Clock Path Skew:      0.059ns (0.576 - 0.517)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X47Y33.AQ        Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg
                                                         EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg
    SLICE_X55Y43.D4        net (fanout=5)        1.907   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg
    SLICE_X55Y43.D         Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire
                                                         lut11264_338
    SLICE_X46Y32.D6        net (fanout=4)        1.868   ][29761_3722
    SLICE_X46Y32.D         Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe<3>
                                                         lut11265_339
    RAMB36_X1Y5.ENBWRENL   net (fanout=16)       0.919   lut11265_339
    RAMB36_X1Y5.CLKBWRCLKL Trcck_ENB             0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
                                                         EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
    ---------------------------------------------------  ---------------------------
    Total                                        5.746ns (1.052ns logic, 4.694ns route)
                                                         (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP "v5_emac_v1_5_gtp_clk" 7.7 ns HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u (RAMB36_X1Y5.DIADIL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.283ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_0 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.620 - 0.469)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_0 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X42Y26.AQ        Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram<3>
                                                         EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_0
    RAMB36_X1Y5.DIADIL0    net (fanout=2)        0.306   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram<0>
    RAMB36_X1Y5.CLKARDCLKL Trckd_DIA   (-Th)     0.286   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
                                                         EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
    ---------------------------------------------------  ---------------------------
    Total                                        0.434ns (0.128ns logic, 0.306ns route)
                                                         (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAMB36_X2Y2.ADDRBU13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.287ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_9 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.701 - 0.550)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_9 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X58Y14.BQ        Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr<11>
                                                         EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_9
    RAMB36_X2Y2.ADDRBU13   net (fanout=6)        0.318   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr<9>
    RAMB36_X2Y2.CLKBWRCLKU Trckc_ADDRB (-Th)     0.294   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                         EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    ---------------------------------------------------  ---------------------------
    Total                                        0.438ns (0.120ns logic, 0.318ns route)
                                                         (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAMB36_X2Y2.ADDRBU6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.287ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_2 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Clock Path Skew:      0.159ns (0.701 - 0.542)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_2 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X58Y12.CQ        Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr<3>
                                                         EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_2
    RAMB36_X2Y2.ADDRBU6    net (fanout=6)        0.326   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr<2>
    RAMB36_X2Y2.CLKBWRCLKU Trckc_ADDRB (-Th)     0.294   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                         EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    ---------------------------------------------------  ---------------------------
    Total                                        0.446ns (0.120ns logic, 0.326ns route)
                                                         (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP "v5_emac_v1_5_gtp_clk" 7.7 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 5.478ns (period - min period limit)
  Period: 7.700ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u/CLKAL
  Logical resource: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X1Y5.CLKARDCLKL
  Clock network: EMAC_0/tx_client_clk_0
--------------------------------------------------------------------------------
Slack: 5.478ns (period - min period limit)
  Period: 7.700ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u/CLKBL
  Logical resource: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u/CLKBL
  Location pin: RAMB36_X1Y5.CLKBWRCLKL
  Clock network: EMAC_0/tx_client_clk_0
--------------------------------------------------------------------------------
Slack: 5.478ns (period - min period limit)
  Period: 7.700ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u/REGCLKAL
  Logical resource: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u/REGCLKAL
  Location pin: RAMB36_X1Y5.REGCLKARDRCLKL
  Clock network: EMAC_0/tx_client_clk_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_v5_emac_v1_5_clk_phy_rx1 = PERIOD TIMEGRP 
"v5_emac_v1_5_clk_phy_rx1" 7.5 ns         HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_v5_emac_v1_5_clk_phy_rx1 = PERIOD TIMEGRP "v5_emac_v1_5_clk_phy_rx1" 7.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X1Y10.CLKARDCLKL
  Clock network: Inst_TEMAC2_example_design/rx_clk_1_i
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL
  Location pin: RAMB36_X1Y10.REGCLKARDRCLKL
  Clock network: Inst_TEMAC2_example_design/rx_clk_1_i
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAU
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l/CLKAU
  Location pin: RAMB36_X1Y10.CLKARDCLKU
  Clock network: Inst_TEMAC2_example_design/rx_clk_1_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_tx_meta_protect_1 = MAXDELAY FROM TIMEGRP 
"tx_metastable_1" 5 ns         DATAPATHONLY;

 172 paths analyzed, 83 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.773ns.
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_0 (SLICE_X50Y44.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.773ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y51.BQ      Tcko                  0.450   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
    SLICE_X52Y51.A3      net (fanout=2)        0.625   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
    SLICE_X52Y51.A       Tilo                  0.094   Inst_TEMAC2_example_design/v5_emac_ll/tx_data_1_i<7>
                                                       lut40987_6254
    SLICE_X52Y53.C5      net (fanout=1)        0.527   lut40987_6254
    SLICE_X52Y53.C       Tilo                  0.094   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd9
                                                       lut40988_6255
    SLICE_X52Y51.C3      net (fanout=2)        0.617   lut40988_6255
    SLICE_X52Y51.CMUX    Tilo                  0.227   Inst_TEMAC2_example_design/v5_emac_ll/tx_data_1_i<7>
                                                       lut42871_6695
    SLICE_X51Y46.C4      net (fanout=13)       1.488   lut42871_6695
    SLICE_X51Y46.C       Tilo                  0.094   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_data_pipe<3>
                                                       lut42876_6698
    SLICE_X50Y44.CE      net (fanout=3)        0.328   ][35525_6699
    SLICE_X50Y44.CLK     Tceck                 0.229   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      4.773ns (1.188ns logic, 3.585ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_1 (SLICE_X50Y44.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.773ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y51.BQ      Tcko                  0.450   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
    SLICE_X52Y51.A3      net (fanout=2)        0.625   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
    SLICE_X52Y51.A       Tilo                  0.094   Inst_TEMAC2_example_design/v5_emac_ll/tx_data_1_i<7>
                                                       lut40987_6254
    SLICE_X52Y53.C5      net (fanout=1)        0.527   lut40987_6254
    SLICE_X52Y53.C       Tilo                  0.094   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd9
                                                       lut40988_6255
    SLICE_X52Y51.C3      net (fanout=2)        0.617   lut40988_6255
    SLICE_X52Y51.CMUX    Tilo                  0.227   Inst_TEMAC2_example_design/v5_emac_ll/tx_data_1_i<7>
                                                       lut42871_6695
    SLICE_X51Y46.C4      net (fanout=13)       1.488   lut42871_6695
    SLICE_X51Y46.C       Tilo                  0.094   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_data_pipe<3>
                                                       lut42876_6698
    SLICE_X50Y44.CE      net (fanout=3)        0.328   ][35525_6699
    SLICE_X50Y44.CLK     Tceck                 0.229   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      4.773ns (1.188ns logic, 3.585ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_2 (SLICE_X50Y44.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.773ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y51.BQ      Tcko                  0.450   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
    SLICE_X52Y51.A3      net (fanout=2)        0.625   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
    SLICE_X52Y51.A       Tilo                  0.094   Inst_TEMAC2_example_design/v5_emac_ll/tx_data_1_i<7>
                                                       lut40987_6254
    SLICE_X52Y53.C5      net (fanout=1)        0.527   lut40987_6254
    SLICE_X52Y53.C       Tilo                  0.094   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd9
                                                       lut40988_6255
    SLICE_X52Y51.C3      net (fanout=2)        0.617   lut40988_6255
    SLICE_X52Y51.CMUX    Tilo                  0.227   Inst_TEMAC2_example_design/v5_emac_ll/tx_data_1_i<7>
                                                       lut42871_6695
    SLICE_X51Y46.C4      net (fanout=13)       1.488   lut42871_6695
    SLICE_X51Y46.C       Tilo                  0.094   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_data_pipe<3>
                                                       lut42876_6698
    SLICE_X50Y44.CE      net (fanout=3)        0.328   ][35525_6699
    SLICE_X50Y44.CLK     Tceck                 0.229   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      4.773ns (1.188ns logic, 3.585ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Hold Paths: ts_tx_meta_protect_1 = MAXDELAY FROM TIMEGRP "tx_metastable_1" 5 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog_sync (SLICE_X52Y37.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.461ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y37.AQ      Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog
    SLICE_X52Y37.AX      net (fanout=1)        0.283   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog
    SLICE_X52Y37.CLK     Tckdi       (-Th)     0.236   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog_sync
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.461ns (0.178ns logic, 0.283ns route)
                                                       (38.6% logic, 61.4% route)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_11 (SLICE_X50Y35.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_11 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_11 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y36.DQ      Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_11
    SLICE_X50Y35.D6      net (fanout=1)        0.260   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<11>
    SLICE_X50Y35.CLK     Tah         (-Th)     0.067   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff<11>
                                                       lut41642_2881
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/Msub_wr_addr_diff_sub0000_xor<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.347ns logic, 0.260ns route)
                                                       (57.2% logic, 42.8% route)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_5 (SLICE_X50Y34.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.633ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_5 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.633ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_5 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y36.BQ      Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_5
    SLICE_X50Y34.B6      net (fanout=2)        0.282   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<5>
    SLICE_X50Y34.CLK     Tah         (-Th)     0.063   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut<5>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/Msub_wr_addr_diff_sub0000_cy<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_5
    -------------------------------------------------  ---------------------------
    Total                                      0.633ns (0.351ns logic, 0.282ns route)
                                                       (55.5% logic, 44.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr_1 = MAXDELAY FROM TIMEGRP "tx_addr_rd_1" TO 
TIMEGRP         "tx_addr_wr_1" 10 ns;

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.629ns.
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4 (SLICE_X51Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_4 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.510ns (Levels of Logic = 0)
  Clock Path Skew:      -0.084ns (0.491 - 0.575)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_4 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y39.AQ      Tcko                  0.471   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_4
    SLICE_X51Y36.AX      net (fanout=1)        1.047   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<4>
    SLICE_X51Y36.CLK     Tdick                -0.008   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      1.510ns (0.463ns logic, 1.047ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_6 (SLICE_X51Y36.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_6 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.389ns (Levels of Logic = 0)
  Clock Path Skew:      -0.084ns (0.491 - 0.575)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_6 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y39.CQ      Tcko                  0.471   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_6
    SLICE_X51Y36.CX      net (fanout=1)        0.914   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<6>
    SLICE_X51Y36.CLK     Tdick                 0.004   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      1.389ns (0.475ns logic, 0.914ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_5 (SLICE_X51Y36.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_5 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.378ns (Levels of Logic = 0)
  Clock Path Skew:      -0.084ns (0.491 - 0.575)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_5 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y39.BQ      Tcko                  0.471   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_5
    SLICE_X51Y36.BX      net (fanout=1)        0.918   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<5>
    SLICE_X51Y36.CLK     Tdick                -0.011   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      1.378ns (0.460ns logic, 0.918ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr_1 = MAXDELAY FROM TIMEGRP "tx_addr_rd_1" TO TIMEGRP         "tx_addr_wr_1" 10 ns;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_2 (SLICE_X51Y35.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_2 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.653ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.134ns (1.312 - 1.178)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_2 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y40.CQ      Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_2
    SLICE_X51Y35.CX      net (fanout=1)        0.457   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<2>
    SLICE_X51Y35.CLK     Tckdi       (-Th)     0.218   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.653ns (0.196ns logic, 0.457ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_3 (SLICE_X51Y35.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_3 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.653ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.134ns (1.312 - 1.178)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_3 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y40.DQ      Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_3
    SLICE_X51Y35.DX      net (fanout=1)        0.458   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<3>
    SLICE_X51Y35.CLK     Tckdi       (-Th)     0.219   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.653ns (0.195ns logic, 0.458ns route)
                                                       (29.9% logic, 70.1% route)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_11 (SLICE_X50Y36.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_11 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.661ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.139ns (1.342 - 1.203)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_11 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y40.DQ      Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_11
    SLICE_X50Y36.DX      net (fanout=1)        0.466   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<11>
    SLICE_X50Y36.CLK     Tckdi       (-Th)     0.219   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.661ns (0.195ns logic, 0.466ns route)
                                                       (29.5% logic, 70.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_rx_meta_protect_1 = MAXDELAY FROM TIMEGRP 
"rx_metastable_1" 5 ns;

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.303ns.
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_1 (SLICE_X40Y50.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_1 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.244ns (Levels of Logic = 0)
  Clock Path Skew:      -0.024ns (0.421 - 0.445)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_1 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y50.BQ      Tcko                  0.450   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_1
    SLICE_X40Y50.BX      net (fanout=1)        0.812   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<1>
    SLICE_X40Y50.CLK     Tdick                -0.018   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_1
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (0.432ns logic, 0.812ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_10 (SLICE_X46Y52.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_10 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.947ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.149 - 0.156)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_10 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y51.CQ      Tcko                  0.450   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_10
    SLICE_X46Y52.CX      net (fanout=1)        0.493   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<10>
    SLICE_X46Y52.CLK     Tdick                 0.004   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_10
    -------------------------------------------------  ---------------------------
    Total                                      0.947ns (0.454ns logic, 0.493ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_2 (SLICE_X40Y50.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_2 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      -0.024ns (0.421 - 0.445)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_2 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y50.CQ      Tcko                  0.450   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_2
    SLICE_X40Y50.CX      net (fanout=1)        0.482   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<2>
    SLICE_X40Y50.CLK     Tdick                -0.005   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_2
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.445ns logic, 0.482ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Hold Paths: ts_rx_meta_protect_1 = MAXDELAY FROM TIMEGRP "rx_metastable_1" 5 ns;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_0 (SLICE_X40Y50.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_0 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.452 - 0.414)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_0 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y50.AQ      Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_0
    SLICE_X40Y50.AX      net (fanout=1)        0.286   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<0>
    SLICE_X40Y50.CLK     Tckdi       (-Th)     0.236   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_0
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.178ns logic, 0.286ns route)
                                                       (38.4% logic, 61.6% route)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_3 (SLICE_X40Y50.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_3 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.452 - 0.414)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_3 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y50.DQ      Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_3
    SLICE_X40Y50.DX      net (fanout=1)        0.284   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<3>
    SLICE_X40Y50.CLK     Tckdi       (-Th)     0.230   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_3
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.184ns logic, 0.284ns route)
                                                       (39.3% logic, 60.7% route)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_8 (SLICE_X46Y52.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_8 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.016ns (0.161 - 0.145)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_8 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y51.AQ      Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_8
    SLICE_X46Y52.AX      net (fanout=1)        0.302   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<8>
    SLICE_X46Y52.CLK     Tckdi       (-Th)     0.229   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_8
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.185ns logic, 0.302ns route)
                                                       (38.0% logic, 62.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_tx_clk1 = PERIOD TIMEGRP "fe_TEMAC_tx_clk1" 7.7 
ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_clk_phy_rx1 = PERIOD TIMEGRP 
"fe_TEMAC_clk_phy_rx1" 7.5 ns HIGH         50%;

 2172 paths analyzed, 492 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.724ns.
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y1.PHYEMAC1RXD2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_2 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      6.733ns (Levels of Logic = 0)
  Clock Path Skew:      0.044ns (1.528 - 1.484)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_2 to Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y231.Q1         Tickq                 0.517   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC<2>
                                                           Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_2
    TEMAC_X0Y1.PHYEMAC1RXD2  net (fanout=1)        5.966   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC<2>
    TEMAC_X0Y1.PHYEMAC1RXCLK Tmacdck_RXD           0.250   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          6.733ns (0.767ns logic, 5.966ns route)
                                                           (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y1.PHYEMAC1RXD1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_1 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      5.856ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (1.528 - 1.488)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_1 to Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y234.Q1         Tickq                 0.517   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC<1>
                                                           Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_1
    TEMAC_X0Y1.PHYEMAC1RXD1  net (fanout=1)        5.089   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC<1>
    TEMAC_X0Y1.PHYEMAC1RXCLK Tmacdck_RXD           0.250   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          5.856ns (0.767ns logic, 5.089ns route)
                                                           (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y1.PHYEMAC1RXER), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      5.849ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (1.528 - 1.489)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC to Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y237.Q1         Tickq                 0.517   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC
                                                           Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC
    TEMAC_X0Y1.PHYEMAC1RXER  net (fanout=1)        5.082   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC
    TEMAC_X0Y1.PHYEMAC1RXCLK Tmacdck_ERROR         0.250   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          5.849ns (0.767ns logic, 5.082ns route)
                                                           (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_fe_TEMAC_clk_phy_rx1 = PERIOD TIMEGRP "fe_TEMAC_clk_phy_rx1" 7.5 ns HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l (RAMB36_X1Y10.ADDRAU8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr_4 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.539ns (Levels of Logic = 0)
  Clock Path Skew:      0.149ns (0.615 - 0.466)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr_4 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X44Y52.AQ         Tcko                  0.433   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr<7>
                                                          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr_4
    RAMB36_X1Y10.ADDRAU8    net (fanout=5)        0.400   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr<4>
    RAMB36_X1Y10.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u
                                                          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l
    ----------------------------------------------------  ---------------------------
    Total                                         0.539ns (0.139ns logic, 0.400ns route)
                                                          (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u (RAMB36_X1Y10.ADDRAL8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr_4 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.539ns (Levels of Logic = 0)
  Clock Path Skew:      0.139ns (0.605 - 0.466)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr_4 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X44Y52.AQ         Tcko                  0.433   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr<7>
                                                          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr_4
    RAMB36_X1Y10.ADDRAL8    net (fanout=5)        0.400   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr<4>
    RAMB36_X1Y10.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u
                                                          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.539ns (0.139ns logic, 0.400ns route)
                                                          (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/rx_pre_reset_1_i_1 (SLICE_X41Y49.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/rx_pre_reset_1_i_0 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/rx_pre_reset_1_i_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/rx_pre_reset_1_i_0 to Inst_TEMAC2_example_design/v5_emac_ll/rx_pre_reset_1_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y49.AQ      Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/rx_pre_reset_1_i<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/rx_pre_reset_1_i_0
    SLICE_X41Y49.BX      net (fanout=1)        0.285   Inst_TEMAC2_example_design/v5_emac_ll/rx_pre_reset_1_i<0>
    SLICE_X41Y49.CLK     Tckdi       (-Th)     0.231   Inst_TEMAC2_example_design/v5_emac_ll/rx_pre_reset_1_i<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/rx_pre_reset_1_i_1
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.183ns logic, 0.285ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fe_TEMAC_clk_phy_rx1 = PERIOD TIMEGRP "fe_TEMAC_clk_phy_rx1" 7.5 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X1Y10.CLKARDCLKL
  Clock network: Inst_TEMAC2_example_design/rx_clk_1_i
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL
  Location pin: RAMB36_X1Y10.REGCLKARDRCLKL
  Clock network: Inst_TEMAC2_example_design/rx_clk_1_i
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAU
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l/CLKAU
  Location pin: RAMB36_X1Y10.CLKARDCLKU
  Clock network: Inst_TEMAC2_example_design/rx_clk_1_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_gtx_clk1 = PERIOD TIMEGRP "fe_TEMAC_gtx_clk1" 8 
ns HIGH 50%;

 49579238 paths analyzed, 20692 endpoints analyzed, 133 failing endpoints
 133 timing errors detected. (133 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.656ns.
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_23 (SLICE_X35Y105.A3), 348988 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.544ns (Levels of Logic = 13)
  Clock Path Skew:      -0.077ns (1.214 - 1.291)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y92.AQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X31Y91.A4      net (fanout=15)       0.946   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
    SLICE_X31Y91.COUT    Topcya                0.509   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<2><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_lut<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<3>
    SLICE_X31Y92.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<3>
    SLICE_X31Y92.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<7>
    SLICE_X31Y93.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<7>
    SLICE_X31Y93.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/din_32b_fifo<20>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<11>
    SLICE_X31Y94.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<11>
    SLICE_X31Y94.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<15>
    SLICE_X31Y95.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<15>
    SLICE_X31Y95.BMUX    Tcinb                 0.335   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<19>
    SLICE_X29Y95.B5      net (fanout=1)        0.535   Inst_TEMAC2_example_design/inst_async_trigger/comp_2_3_addsub0000<17>
    SLICE_X29Y95.COUT    Topcyb                0.501   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><12>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_2_3_addsub0000<17>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<19>
    SLICE_X29Y96.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<19>
    SLICE_X29Y96.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<23>
    SLICE_X29Y97.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<23>
    SLICE_X29Y97.AMUX    Tcina                 0.271   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<27>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<27>
    SLICE_X28Y90.A2      net (fanout=1)        1.295   Inst_TEMAC2_example_design/inst_async_trigger/comp_2_3_addsub0001<24>
    SLICE_X28Y90.CMUX    Topac                 0.705   Inst_TEMAC2_example_design/inst_async_trigger/din_32b_fifo<12>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_2_3_cmp_lt0000_lut<4>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_2_3_cmp_lt0000_cy<6>
    SLICE_X31Y104.D5     net (fanout=3)        1.108   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_2_3_cmp_lt0000_cy<6>
    SLICE_X31Y104.DMUX   Tilo                  0.245   Inst_TEMAC2_example_design/inst_async_trigger/atrig_state_FSM_FFd1
                                                       Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_and00071
    SLICE_X32Y103.AX     net (fanout=37)       0.594   Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_and0007
    SLICE_X32Y103.AMUX   Taxa                  0.329   lut61109_8585
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_mux0016<0>368_f7
    SLICE_X33Y105.B6     net (fanout=32)       0.594   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_mux0016<0>368
    SLICE_X33Y105.B      Tilo                  0.094   lut61137_8605
                                                       lut61116_8590
    SLICE_X35Y105.A3     net (fanout=1)        0.591   lut61116_8590
    SLICE_X35Y105.CLK    Tas                   0.026   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<26>
                                                       ][39399_8592
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_23
    -------------------------------------------------  ---------------------------
    Total                                      9.544ns (3.881ns logic, 5.663ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.544ns (Levels of Logic = 13)
  Clock Path Skew:      -0.077ns (1.214 - 1.291)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y92.AQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X31Y91.A4      net (fanout=15)       0.946   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
    SLICE_X31Y91.COUT    Topcya                0.509   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<2><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_lut<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<3>
    SLICE_X31Y92.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<3>
    SLICE_X31Y92.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<7>
    SLICE_X31Y93.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<7>
    SLICE_X31Y93.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/din_32b_fifo<20>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<11>
    SLICE_X31Y94.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<11>
    SLICE_X31Y94.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<15>
    SLICE_X31Y95.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<15>
    SLICE_X31Y95.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<19>
    SLICE_X31Y96.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<19>
    SLICE_X31Y96.BMUX    Tcinb                 0.335   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<23>
    SLICE_X29Y96.B5      net (fanout=1)        0.535   Inst_TEMAC2_example_design/inst_async_trigger/comp_2_3_addsub0000<21>
    SLICE_X29Y96.COUT    Topcyb                0.501   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_2_3_addsub0000<21>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<23>
    SLICE_X29Y97.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<23>
    SLICE_X29Y97.AMUX    Tcina                 0.271   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<27>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<27>
    SLICE_X28Y90.A2      net (fanout=1)        1.295   Inst_TEMAC2_example_design/inst_async_trigger/comp_2_3_addsub0001<24>
    SLICE_X28Y90.CMUX    Topac                 0.705   Inst_TEMAC2_example_design/inst_async_trigger/din_32b_fifo<12>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_2_3_cmp_lt0000_lut<4>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_2_3_cmp_lt0000_cy<6>
    SLICE_X31Y104.D5     net (fanout=3)        1.108   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_2_3_cmp_lt0000_cy<6>
    SLICE_X31Y104.DMUX   Tilo                  0.245   Inst_TEMAC2_example_design/inst_async_trigger/atrig_state_FSM_FFd1
                                                       Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_and00071
    SLICE_X32Y103.AX     net (fanout=37)       0.594   Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_and0007
    SLICE_X32Y103.AMUX   Taxa                  0.329   lut61109_8585
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_mux0016<0>368_f7
    SLICE_X33Y105.B6     net (fanout=32)       0.594   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_mux0016<0>368
    SLICE_X33Y105.B      Tilo                  0.094   lut61137_8605
                                                       lut61116_8590
    SLICE_X35Y105.A3     net (fanout=1)        0.591   lut61116_8590
    SLICE_X35Y105.CLK    Tas                   0.026   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<26>
                                                       ][39399_8592
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_23
    -------------------------------------------------  ---------------------------
    Total                                      9.544ns (3.881ns logic, 5.663ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.544ns (Levels of Logic = 13)
  Clock Path Skew:      -0.077ns (1.214 - 1.291)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y92.AQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X31Y91.A4      net (fanout=15)       0.946   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
    SLICE_X31Y91.COUT    Topcya                0.509   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<2><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_lut<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<3>
    SLICE_X31Y92.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<3>
    SLICE_X31Y92.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<7>
    SLICE_X31Y93.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<7>
    SLICE_X31Y93.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/din_32b_fifo<20>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<11>
    SLICE_X31Y94.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<11>
    SLICE_X31Y94.BMUX    Tcinb                 0.335   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<15>
    SLICE_X29Y94.B5      net (fanout=1)        0.535   Inst_TEMAC2_example_design/inst_async_trigger/comp_2_3_addsub0000<13>
    SLICE_X29Y94.COUT    Topcyb                0.501   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><8>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_2_3_addsub0000<13>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<15>
    SLICE_X29Y95.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<15>
    SLICE_X29Y95.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><12>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<19>
    SLICE_X29Y96.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<19>
    SLICE_X29Y96.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<23>
    SLICE_X29Y97.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<23>
    SLICE_X29Y97.AMUX    Tcina                 0.271   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<27>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<27>
    SLICE_X28Y90.A2      net (fanout=1)        1.295   Inst_TEMAC2_example_design/inst_async_trigger/comp_2_3_addsub0001<24>
    SLICE_X28Y90.CMUX    Topac                 0.705   Inst_TEMAC2_example_design/inst_async_trigger/din_32b_fifo<12>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_2_3_cmp_lt0000_lut<4>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_2_3_cmp_lt0000_cy<6>
    SLICE_X31Y104.D5     net (fanout=3)        1.108   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_2_3_cmp_lt0000_cy<6>
    SLICE_X31Y104.DMUX   Tilo                  0.245   Inst_TEMAC2_example_design/inst_async_trigger/atrig_state_FSM_FFd1
                                                       Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_and00071
    SLICE_X32Y103.AX     net (fanout=37)       0.594   Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_and0007
    SLICE_X32Y103.AMUX   Taxa                  0.329   lut61109_8585
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_mux0016<0>368_f7
    SLICE_X33Y105.B6     net (fanout=32)       0.594   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_mux0016<0>368
    SLICE_X33Y105.B      Tilo                  0.094   lut61137_8605
                                                       lut61116_8590
    SLICE_X35Y105.A3     net (fanout=1)        0.591   lut61116_8590
    SLICE_X35Y105.CLK    Tas                   0.026   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<26>
                                                       ][39399_8592
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_23
    -------------------------------------------------  ---------------------------
    Total                                      9.544ns (3.881ns logic, 5.663ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_24 (SLICE_X35Y105.B3), 348988 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.541ns (Levels of Logic = 13)
  Clock Path Skew:      -0.077ns (1.214 - 1.291)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y92.AQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X31Y91.A4      net (fanout=15)       0.946   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
    SLICE_X31Y91.COUT    Topcya                0.509   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<2><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_lut<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<3>
    SLICE_X31Y92.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<3>
    SLICE_X31Y92.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<7>
    SLICE_X31Y93.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<7>
    SLICE_X31Y93.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/din_32b_fifo<20>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<11>
    SLICE_X31Y94.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<11>
    SLICE_X31Y94.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<15>
    SLICE_X31Y95.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<15>
    SLICE_X31Y95.BMUX    Tcinb                 0.335   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<19>
    SLICE_X29Y95.B5      net (fanout=1)        0.535   Inst_TEMAC2_example_design/inst_async_trigger/comp_2_3_addsub0000<17>
    SLICE_X29Y95.COUT    Topcyb                0.501   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><12>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_2_3_addsub0000<17>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<19>
    SLICE_X29Y96.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<19>
    SLICE_X29Y96.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<23>
    SLICE_X29Y97.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<23>
    SLICE_X29Y97.AMUX    Tcina                 0.271   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<27>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<27>
    SLICE_X28Y90.A2      net (fanout=1)        1.295   Inst_TEMAC2_example_design/inst_async_trigger/comp_2_3_addsub0001<24>
    SLICE_X28Y90.CMUX    Topac                 0.705   Inst_TEMAC2_example_design/inst_async_trigger/din_32b_fifo<12>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_2_3_cmp_lt0000_lut<4>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_2_3_cmp_lt0000_cy<6>
    SLICE_X31Y104.D5     net (fanout=3)        1.108   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_2_3_cmp_lt0000_cy<6>
    SLICE_X31Y104.DMUX   Tilo                  0.245   Inst_TEMAC2_example_design/inst_async_trigger/atrig_state_FSM_FFd1
                                                       Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_and00071
    SLICE_X32Y103.AX     net (fanout=37)       0.594   Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_and0007
    SLICE_X32Y103.AMUX   Taxa                  0.329   lut61109_8585
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_mux0016<0>368_f7
    SLICE_X33Y105.A6     net (fanout=32)       0.591   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_mux0016<0>368
    SLICE_X33Y105.A      Tilo                  0.094   lut61137_8605
                                                       lut61123_8595
    SLICE_X35Y105.B3     net (fanout=1)        0.590   lut61123_8595
    SLICE_X35Y105.CLK    Tas                   0.027   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<26>
                                                       ][39405_8597
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_24
    -------------------------------------------------  ---------------------------
    Total                                      9.541ns (3.882ns logic, 5.659ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.541ns (Levels of Logic = 13)
  Clock Path Skew:      -0.077ns (1.214 - 1.291)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y92.AQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X31Y91.A4      net (fanout=15)       0.946   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
    SLICE_X31Y91.COUT    Topcya                0.509   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<2><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_lut<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<3>
    SLICE_X31Y92.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<3>
    SLICE_X31Y92.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<7>
    SLICE_X31Y93.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<7>
    SLICE_X31Y93.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/din_32b_fifo<20>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<11>
    SLICE_X31Y94.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<11>
    SLICE_X31Y94.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<15>
    SLICE_X31Y95.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<15>
    SLICE_X31Y95.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<19>
    SLICE_X31Y96.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<19>
    SLICE_X31Y96.BMUX    Tcinb                 0.335   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<23>
    SLICE_X29Y96.B5      net (fanout=1)        0.535   Inst_TEMAC2_example_design/inst_async_trigger/comp_2_3_addsub0000<21>
    SLICE_X29Y96.COUT    Topcyb                0.501   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_2_3_addsub0000<21>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<23>
    SLICE_X29Y97.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<23>
    SLICE_X29Y97.AMUX    Tcina                 0.271   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<27>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<27>
    SLICE_X28Y90.A2      net (fanout=1)        1.295   Inst_TEMAC2_example_design/inst_async_trigger/comp_2_3_addsub0001<24>
    SLICE_X28Y90.CMUX    Topac                 0.705   Inst_TEMAC2_example_design/inst_async_trigger/din_32b_fifo<12>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_2_3_cmp_lt0000_lut<4>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_2_3_cmp_lt0000_cy<6>
    SLICE_X31Y104.D5     net (fanout=3)        1.108   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_2_3_cmp_lt0000_cy<6>
    SLICE_X31Y104.DMUX   Tilo                  0.245   Inst_TEMAC2_example_design/inst_async_trigger/atrig_state_FSM_FFd1
                                                       Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_and00071
    SLICE_X32Y103.AX     net (fanout=37)       0.594   Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_and0007
    SLICE_X32Y103.AMUX   Taxa                  0.329   lut61109_8585
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_mux0016<0>368_f7
    SLICE_X33Y105.A6     net (fanout=32)       0.591   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_mux0016<0>368
    SLICE_X33Y105.A      Tilo                  0.094   lut61137_8605
                                                       lut61123_8595
    SLICE_X35Y105.B3     net (fanout=1)        0.590   lut61123_8595
    SLICE_X35Y105.CLK    Tas                   0.027   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<26>
                                                       ][39405_8597
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_24
    -------------------------------------------------  ---------------------------
    Total                                      9.541ns (3.882ns logic, 5.659ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.541ns (Levels of Logic = 13)
  Clock Path Skew:      -0.077ns (1.214 - 1.291)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y92.AQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X31Y91.A4      net (fanout=15)       0.946   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
    SLICE_X31Y91.COUT    Topcya                0.509   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<2><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_lut<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<3>
    SLICE_X31Y92.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<3>
    SLICE_X31Y92.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<7>
    SLICE_X31Y93.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<7>
    SLICE_X31Y93.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/din_32b_fifo<20>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<11>
    SLICE_X31Y94.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<11>
    SLICE_X31Y94.BMUX    Tcinb                 0.335   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<15>
    SLICE_X29Y94.B5      net (fanout=1)        0.535   Inst_TEMAC2_example_design/inst_async_trigger/comp_2_3_addsub0000<13>
    SLICE_X29Y94.COUT    Topcyb                0.501   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><8>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_2_3_addsub0000<13>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<15>
    SLICE_X29Y95.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<15>
    SLICE_X29Y95.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><12>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<19>
    SLICE_X29Y96.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<19>
    SLICE_X29Y96.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<23>
    SLICE_X29Y97.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<23>
    SLICE_X29Y97.AMUX    Tcina                 0.271   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<27>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<27>
    SLICE_X28Y90.A2      net (fanout=1)        1.295   Inst_TEMAC2_example_design/inst_async_trigger/comp_2_3_addsub0001<24>
    SLICE_X28Y90.CMUX    Topac                 0.705   Inst_TEMAC2_example_design/inst_async_trigger/din_32b_fifo<12>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_2_3_cmp_lt0000_lut<4>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_2_3_cmp_lt0000_cy<6>
    SLICE_X31Y104.D5     net (fanout=3)        1.108   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_2_3_cmp_lt0000_cy<6>
    SLICE_X31Y104.DMUX   Tilo                  0.245   Inst_TEMAC2_example_design/inst_async_trigger/atrig_state_FSM_FFd1
                                                       Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_and00071
    SLICE_X32Y103.AX     net (fanout=37)       0.594   Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_and0007
    SLICE_X32Y103.AMUX   Taxa                  0.329   lut61109_8585
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_mux0016<0>368_f7
    SLICE_X33Y105.A6     net (fanout=32)       0.591   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_mux0016<0>368
    SLICE_X33Y105.A      Tilo                  0.094   lut61137_8605
                                                       lut61123_8595
    SLICE_X35Y105.B3     net (fanout=1)        0.590   lut61123_8595
    SLICE_X35Y105.CLK    Tas                   0.027   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<26>
                                                       ][39405_8597
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_24
    -------------------------------------------------  ---------------------------
    Total                                      9.541ns (3.882ns logic, 5.659ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_12 (SLICE_X34Y101.B4), 348988 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.575ns (Levels of Logic = 13)
  Clock Path Skew:      -0.040ns (1.251 - 1.291)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y92.AQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X31Y91.A4      net (fanout=15)       0.946   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
    SLICE_X31Y91.COUT    Topcya                0.509   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<2><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_lut<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<3>
    SLICE_X31Y92.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<3>
    SLICE_X31Y92.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<7>
    SLICE_X31Y93.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<7>
    SLICE_X31Y93.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/din_32b_fifo<20>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<11>
    SLICE_X31Y94.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<11>
    SLICE_X31Y94.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<15>
    SLICE_X31Y95.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<15>
    SLICE_X31Y95.BMUX    Tcinb                 0.335   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<19>
    SLICE_X29Y95.B5      net (fanout=1)        0.535   Inst_TEMAC2_example_design/inst_async_trigger/comp_2_3_addsub0000<17>
    SLICE_X29Y95.COUT    Topcyb                0.501   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><12>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_2_3_addsub0000<17>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<19>
    SLICE_X29Y96.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<19>
    SLICE_X29Y96.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<23>
    SLICE_X29Y97.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<23>
    SLICE_X29Y97.AMUX    Tcina                 0.271   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<27>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<27>
    SLICE_X28Y90.A2      net (fanout=1)        1.295   Inst_TEMAC2_example_design/inst_async_trigger/comp_2_3_addsub0001<24>
    SLICE_X28Y90.CMUX    Topac                 0.705   Inst_TEMAC2_example_design/inst_async_trigger/din_32b_fifo<12>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_2_3_cmp_lt0000_lut<4>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_2_3_cmp_lt0000_cy<6>
    SLICE_X31Y104.D5     net (fanout=3)        1.108   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_2_3_cmp_lt0000_cy<6>
    SLICE_X31Y104.DMUX   Tilo                  0.245   Inst_TEMAC2_example_design/inst_async_trigger/atrig_state_FSM_FFd1
                                                       Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_and00071
    SLICE_X32Y103.AX     net (fanout=37)       0.594   Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_and0007
    SLICE_X32Y103.AMUX   Taxa                  0.329   lut61109_8585
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_mux0016<0>368_f7
    SLICE_X33Y100.D5     net (fanout=32)       0.694   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_mux0016<0>368
    SLICE_X33Y100.D      Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<2><26>
                                                       lut61039_8535
    SLICE_X34Y101.B4     net (fanout=1)        0.521   lut61039_8535
    SLICE_X34Y101.CLK    Tas                   0.027   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<14>
                                                       ][39333_8537
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_12
    -------------------------------------------------  ---------------------------
    Total                                      9.575ns (3.882ns logic, 5.693ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.575ns (Levels of Logic = 13)
  Clock Path Skew:      -0.040ns (1.251 - 1.291)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y92.AQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X31Y91.A4      net (fanout=15)       0.946   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
    SLICE_X31Y91.COUT    Topcya                0.509   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<2><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_lut<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<3>
    SLICE_X31Y92.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<3>
    SLICE_X31Y92.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<7>
    SLICE_X31Y93.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<7>
    SLICE_X31Y93.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/din_32b_fifo<20>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<11>
    SLICE_X31Y94.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<11>
    SLICE_X31Y94.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<15>
    SLICE_X31Y95.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<15>
    SLICE_X31Y95.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<19>
    SLICE_X31Y96.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<19>
    SLICE_X31Y96.BMUX    Tcinb                 0.335   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<23>
    SLICE_X29Y96.B5      net (fanout=1)        0.535   Inst_TEMAC2_example_design/inst_async_trigger/comp_2_3_addsub0000<21>
    SLICE_X29Y96.COUT    Topcyb                0.501   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_2_3_addsub0000<21>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<23>
    SLICE_X29Y97.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<23>
    SLICE_X29Y97.AMUX    Tcina                 0.271   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<27>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<27>
    SLICE_X28Y90.A2      net (fanout=1)        1.295   Inst_TEMAC2_example_design/inst_async_trigger/comp_2_3_addsub0001<24>
    SLICE_X28Y90.CMUX    Topac                 0.705   Inst_TEMAC2_example_design/inst_async_trigger/din_32b_fifo<12>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_2_3_cmp_lt0000_lut<4>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_2_3_cmp_lt0000_cy<6>
    SLICE_X31Y104.D5     net (fanout=3)        1.108   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_2_3_cmp_lt0000_cy<6>
    SLICE_X31Y104.DMUX   Tilo                  0.245   Inst_TEMAC2_example_design/inst_async_trigger/atrig_state_FSM_FFd1
                                                       Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_and00071
    SLICE_X32Y103.AX     net (fanout=37)       0.594   Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_and0007
    SLICE_X32Y103.AMUX   Taxa                  0.329   lut61109_8585
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_mux0016<0>368_f7
    SLICE_X33Y100.D5     net (fanout=32)       0.694   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_mux0016<0>368
    SLICE_X33Y100.D      Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<2><26>
                                                       lut61039_8535
    SLICE_X34Y101.B4     net (fanout=1)        0.521   lut61039_8535
    SLICE_X34Y101.CLK    Tas                   0.027   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<14>
                                                       ][39333_8537
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_12
    -------------------------------------------------  ---------------------------
    Total                                      9.575ns (3.882ns logic, 5.693ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.575ns (Levels of Logic = 13)
  Clock Path Skew:      -0.040ns (1.251 - 1.291)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y92.AQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X31Y91.A4      net (fanout=15)       0.946   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
    SLICE_X31Y91.COUT    Topcya                0.509   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<2><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_lut<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<3>
    SLICE_X31Y92.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<3>
    SLICE_X31Y92.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<7>
    SLICE_X31Y93.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<7>
    SLICE_X31Y93.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/din_32b_fifo<20>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<11>
    SLICE_X31Y94.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<11>
    SLICE_X31Y94.BMUX    Tcinb                 0.335   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_2_3_addsub0000_cy<15>
    SLICE_X29Y94.B5      net (fanout=1)        0.535   Inst_TEMAC2_example_design/inst_async_trigger/comp_2_3_addsub0000<13>
    SLICE_X29Y94.COUT    Topcyb                0.501   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><8>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_2_3_addsub0000<13>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<15>
    SLICE_X29Y95.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<15>
    SLICE_X29Y95.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><12>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<19>
    SLICE_X29Y96.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<19>
    SLICE_X29Y96.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<23>
    SLICE_X29Y97.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<23>
    SLICE_X29Y97.AMUX    Tcina                 0.271   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<27>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_2_3_addsub0001_cy<27>
    SLICE_X28Y90.A2      net (fanout=1)        1.295   Inst_TEMAC2_example_design/inst_async_trigger/comp_2_3_addsub0001<24>
    SLICE_X28Y90.CMUX    Topac                 0.705   Inst_TEMAC2_example_design/inst_async_trigger/din_32b_fifo<12>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_2_3_cmp_lt0000_lut<4>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_2_3_cmp_lt0000_cy<6>
    SLICE_X31Y104.D5     net (fanout=3)        1.108   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_2_3_cmp_lt0000_cy<6>
    SLICE_X31Y104.DMUX   Tilo                  0.245   Inst_TEMAC2_example_design/inst_async_trigger/atrig_state_FSM_FFd1
                                                       Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_and00071
    SLICE_X32Y103.AX     net (fanout=37)       0.594   Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_and0007
    SLICE_X32Y103.AMUX   Taxa                  0.329   lut61109_8585
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_mux0016<0>368_f7
    SLICE_X33Y100.D5     net (fanout=32)       0.694   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_mux0016<0>368
    SLICE_X33Y100.D      Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<2><26>
                                                       lut61039_8535
    SLICE_X34Y101.B4     net (fanout=1)        0.521   lut61039_8535
    SLICE_X34Y101.CLK    Tas                   0.027   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<14>
                                                       ][39333_8537
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_12
    -------------------------------------------------  ---------------------------
    Total                                      9.575ns (3.882ns logic, 5.693ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_fe_TEMAC_gtx_clk1 = PERIOD TIMEGRP "fe_TEMAC_gtx_clk1" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X1Y15.DIADIL1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.235ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/din_32b_fifo_1 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 0)
  Clock Path Skew:      0.205ns (0.652 - 0.447)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/din_32b_fifo_1 to Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X43Y75.CQ         Tcko                  0.414   Inst_TEMAC2_example_design/inst_async_trigger/din_32b_fifo<0>
                                                          Inst_TEMAC2_example_design/inst_async_trigger/din_32b_fifo_1
    RAMB36_X1Y15.DIADIL1    net (fanout=5)        0.312   Inst_TEMAC2_example_design/inst_async_trigger/din_32b_fifo<1>
    RAMB36_X1Y15.CLKARDCLKL Trckd_DIA   (-Th)     0.286   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.440ns (0.128ns logic, 0.312ns route)
                                                          (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y17.ADDRBL7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.254ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_4 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 0)
  Clock Path Skew:      0.193ns (0.729 - 0.536)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_4 to Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X7Y88.DQ          Tcko                  0.414   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<4>
                                                          Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_4
    RAMB36_X0Y17.ADDRBL7    net (fanout=18)       0.327   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<4>
    RAMB36_X0Y17.CLKBWRCLKL Trckc_ADDRB (-Th)     0.294   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.447ns (0.120ns logic, 0.327ns route)
                                                          (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l (RAMB36_X1Y10.ADDRBU13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.256ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_addr_9 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 0)
  Clock Path Skew:      0.183ns (0.622 - 0.439)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_addr_9 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X43Y52.BQ         Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_addr<11>
                                                          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_addr_9
    RAMB36_X1Y10.ADDRBU13   net (fanout=6)        0.319   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_addr<9>
    RAMB36_X1Y10.CLKBWRCLKU Trckc_ADDRB (-Th)     0.294   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u
                                                          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l
    ----------------------------------------------------  ---------------------------
    Total                                         0.439ns (0.120ns logic, 0.319ns route)
                                                          (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fe_TEMAC_gtx_clk1 = PERIOD TIMEGRP "fe_TEMAC_gtx_clk1" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: GMII_TX_CLK_1_OBUF/SR
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/gmii_tx_clk_oddr/SR
  Location pin: OLOGIC_X0Y229.SR
  Clock network: ][48475_11
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_EN/SR
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_EN/SR
  Location pin: OLOGIC_X0Y207.SR
  Clock network: ][48475_11
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_ER/SR
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_ER/SR
  Location pin: OLOGIC_X0Y206.SR
  Clock network: ][48475_11
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FPGA100M = PERIOD TIMEGRP "FPGA100M" 10 ns HIGH 50%;

 1470 paths analyzed, 99 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.155ns.
--------------------------------------------------------------------------------

Paths for end point Inst_CRU/wait_counter_15 (SLICE_X22Y39.BX), 77 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_11 (FF)
  Destination:          Inst_CRU/wait_counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.122ns (Levels of Logic = 5)
  Clock Path Skew:      0.002ns (0.519 - 0.517)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_11 to Inst_CRU/wait_counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y38.DQ      Tcko                  0.450   Inst_CRU/wait_counter<11>
                                                       Inst_CRU/wait_counter_11
    SLICE_X22Y37.C1      net (fanout=2)        1.028   Inst_CRU/wait_counter<11>
    SLICE_X22Y37.C       Tilo                  0.094   Inst_CRU/wait_counter<3>
                                                       lut29224_3558
    SLICE_X23Y38.A2      net (fanout=2)        0.742   lut29224_3558
    SLICE_X23Y38.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd4
                                                       lut29309_3574
    SLICE_X23Y38.B5      net (fanout=1)        0.369   lut29309_3574
    SLICE_X23Y38.B       Tilo                  0.094   Inst_CRU/state_FSM_FFd4
                                                       lut29310_3575
    SLICE_X22Y38.A1      net (fanout=2)        0.880   lut29310_3575
    SLICE_X22Y38.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd9
                                                       lut29441_3595
    SLICE_X22Y38.B4      net (fanout=8)        0.556   lut29441_3595
    SLICE_X22Y38.B       Tilo                  0.094   Inst_CRU/state_FSM_FFd9
                                                       lut29442_3596
    SLICE_X22Y39.BX      net (fanout=1)        0.638   ][29471_3597
    SLICE_X22Y39.CLK     Tdick                -0.011   Inst_CRU/Madd_wait_counter_share0000_xor<15>_rt
                                                       Inst_CRU/wait_counter_15
    -------------------------------------------------  ---------------------------
    Total                                      5.122ns (0.909ns logic, 4.213ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_15 (FF)
  Destination:          Inst_CRU/wait_counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.924ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_15 to Inst_CRU/wait_counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y39.BQ      Tcko                  0.450   Inst_CRU/Madd_wait_counter_share0000_xor<15>_rt
                                                       Inst_CRU/wait_counter_15
    SLICE_X23Y38.D1      net (fanout=5)        0.869   Inst_CRU/Madd_wait_counter_share0000_xor<15>_rt
    SLICE_X23Y38.D       Tilo                  0.094   Inst_CRU/state_FSM_FFd4
                                                       lut29308_3573
    SLICE_X23Y38.A1      net (fanout=1)        0.703   lut29308_3573
    SLICE_X23Y38.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd4
                                                       lut29309_3574
    SLICE_X23Y38.B5      net (fanout=1)        0.369   lut29309_3574
    SLICE_X23Y38.B       Tilo                  0.094   Inst_CRU/state_FSM_FFd4
                                                       lut29310_3575
    SLICE_X22Y38.A1      net (fanout=2)        0.880   lut29310_3575
    SLICE_X22Y38.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd9
                                                       lut29441_3595
    SLICE_X22Y38.B4      net (fanout=8)        0.556   lut29441_3595
    SLICE_X22Y38.B       Tilo                  0.094   Inst_CRU/state_FSM_FFd9
                                                       lut29442_3596
    SLICE_X22Y39.BX      net (fanout=1)        0.638   ][29471_3597
    SLICE_X22Y39.CLK     Tdick                -0.011   Inst_CRU/Madd_wait_counter_share0000_xor<15>_rt
                                                       Inst_CRU/wait_counter_15
    -------------------------------------------------  ---------------------------
    Total                                      4.924ns (0.909ns logic, 4.015ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_0 (FF)
  Destination:          Inst_CRU/wait_counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.735ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.174 - 0.183)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_0 to Inst_CRU/wait_counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y37.AQ      Tcko                  0.450   Inst_CRU/wait_counter<3>
                                                       Inst_CRU/wait_counter_0
    SLICE_X22Y37.C2      net (fanout=2)        0.641   Inst_CRU/wait_counter<0>
    SLICE_X22Y37.C       Tilo                  0.094   Inst_CRU/wait_counter<3>
                                                       lut29224_3558
    SLICE_X23Y38.A2      net (fanout=2)        0.742   lut29224_3558
    SLICE_X23Y38.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd4
                                                       lut29309_3574
    SLICE_X23Y38.B5      net (fanout=1)        0.369   lut29309_3574
    SLICE_X23Y38.B       Tilo                  0.094   Inst_CRU/state_FSM_FFd4
                                                       lut29310_3575
    SLICE_X22Y38.A1      net (fanout=2)        0.880   lut29310_3575
    SLICE_X22Y38.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd9
                                                       lut29441_3595
    SLICE_X22Y38.B4      net (fanout=8)        0.556   lut29441_3595
    SLICE_X22Y38.B       Tilo                  0.094   Inst_CRU/state_FSM_FFd9
                                                       lut29442_3596
    SLICE_X22Y39.BX      net (fanout=1)        0.638   ][29471_3597
    SLICE_X22Y39.CLK     Tdick                -0.011   Inst_CRU/Madd_wait_counter_share0000_xor<15>_rt
                                                       Inst_CRU/wait_counter_15
    -------------------------------------------------  ---------------------------
    Total                                      4.735ns (0.909ns logic, 3.826ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/wait_counter_1 (SLICE_X22Y37.CX), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_11 (FF)
  Destination:          Inst_CRU/wait_counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.944ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.516 - 0.517)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_11 to Inst_CRU/wait_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y38.DQ      Tcko                  0.450   Inst_CRU/wait_counter<11>
                                                       Inst_CRU/wait_counter_11
    SLICE_X22Y37.C1      net (fanout=2)        1.028   Inst_CRU/wait_counter<11>
    SLICE_X22Y37.C       Tilo                  0.094   Inst_CRU/wait_counter<3>
                                                       lut29224_3558
    SLICE_X23Y38.A2      net (fanout=2)        0.742   lut29224_3558
    SLICE_X23Y38.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd4
                                                       lut29309_3574
    SLICE_X23Y38.B5      net (fanout=1)        0.369   lut29309_3574
    SLICE_X23Y38.B       Tilo                  0.094   Inst_CRU/state_FSM_FFd4
                                                       lut29310_3575
    SLICE_X22Y38.A1      net (fanout=2)        0.880   lut29310_3575
    SLICE_X22Y38.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd9
                                                       lut29441_3595
    SLICE_X22Y37.A4      net (fanout=8)        0.543   lut29441_3595
    SLICE_X22Y37.A       Tilo                  0.094   Inst_CRU/wait_counter<3>
                                                       lut29554_3638
    SLICE_X22Y37.CX      net (fanout=1)        0.458   ][29541_3639
    SLICE_X22Y37.CLK     Tdick                 0.004   Inst_CRU/wait_counter<3>
                                                       Inst_CRU/wait_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      4.944ns (0.924ns logic, 4.020ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_15 (FF)
  Destination:          Inst_CRU/wait_counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.746ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.171 - 0.187)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_15 to Inst_CRU/wait_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y39.BQ      Tcko                  0.450   Inst_CRU/Madd_wait_counter_share0000_xor<15>_rt
                                                       Inst_CRU/wait_counter_15
    SLICE_X23Y38.D1      net (fanout=5)        0.869   Inst_CRU/Madd_wait_counter_share0000_xor<15>_rt
    SLICE_X23Y38.D       Tilo                  0.094   Inst_CRU/state_FSM_FFd4
                                                       lut29308_3573
    SLICE_X23Y38.A1      net (fanout=1)        0.703   lut29308_3573
    SLICE_X23Y38.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd4
                                                       lut29309_3574
    SLICE_X23Y38.B5      net (fanout=1)        0.369   lut29309_3574
    SLICE_X23Y38.B       Tilo                  0.094   Inst_CRU/state_FSM_FFd4
                                                       lut29310_3575
    SLICE_X22Y38.A1      net (fanout=2)        0.880   lut29310_3575
    SLICE_X22Y38.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd9
                                                       lut29441_3595
    SLICE_X22Y37.A4      net (fanout=8)        0.543   lut29441_3595
    SLICE_X22Y37.A       Tilo                  0.094   Inst_CRU/wait_counter<3>
                                                       lut29554_3638
    SLICE_X22Y37.CX      net (fanout=1)        0.458   ][29541_3639
    SLICE_X22Y37.CLK     Tdick                 0.004   Inst_CRU/wait_counter<3>
                                                       Inst_CRU/wait_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      4.746ns (0.924ns logic, 3.822ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_9 (FF)
  Destination:          Inst_CRU/wait_counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.565ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.516 - 0.517)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_9 to Inst_CRU/wait_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y38.CQ      Tcko                  0.450   Inst_CRU/wait_counter<11>
                                                       Inst_CRU/wait_counter_9
    SLICE_X23Y38.D4      net (fanout=3)        0.688   Inst_CRU/wait_counter<9>
    SLICE_X23Y38.D       Tilo                  0.094   Inst_CRU/state_FSM_FFd4
                                                       lut29308_3573
    SLICE_X23Y38.A1      net (fanout=1)        0.703   lut29308_3573
    SLICE_X23Y38.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd4
                                                       lut29309_3574
    SLICE_X23Y38.B5      net (fanout=1)        0.369   lut29309_3574
    SLICE_X23Y38.B       Tilo                  0.094   Inst_CRU/state_FSM_FFd4
                                                       lut29310_3575
    SLICE_X22Y38.A1      net (fanout=2)        0.880   lut29310_3575
    SLICE_X22Y38.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd9
                                                       lut29441_3595
    SLICE_X22Y37.A4      net (fanout=8)        0.543   lut29441_3595
    SLICE_X22Y37.A       Tilo                  0.094   Inst_CRU/wait_counter<3>
                                                       lut29554_3638
    SLICE_X22Y37.CX      net (fanout=1)        0.458   ][29541_3639
    SLICE_X22Y37.CLK     Tdick                 0.004   Inst_CRU/wait_counter<3>
                                                       Inst_CRU/wait_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      4.565ns (0.924ns logic, 3.641ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/wait_counter_5 (SLICE_X25Y37.CX), 67 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_11 (FF)
  Destination:          Inst_CRU/wait_counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.923ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_11 to Inst_CRU/wait_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y38.DQ      Tcko                  0.450   Inst_CRU/wait_counter<11>
                                                       Inst_CRU/wait_counter_11
    SLICE_X22Y37.C1      net (fanout=2)        1.028   Inst_CRU/wait_counter<11>
    SLICE_X22Y37.C       Tilo                  0.094   Inst_CRU/wait_counter<3>
                                                       lut29224_3558
    SLICE_X23Y38.A2      net (fanout=2)        0.742   lut29224_3558
    SLICE_X23Y38.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd4
                                                       lut29309_3574
    SLICE_X23Y38.B5      net (fanout=1)        0.369   lut29309_3574
    SLICE_X23Y38.B       Tilo                  0.094   Inst_CRU/state_FSM_FFd4
                                                       lut29310_3575
    SLICE_X22Y38.A1      net (fanout=2)        0.880   lut29310_3575
    SLICE_X22Y38.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd9
                                                       lut29441_3595
    SLICE_X25Y37.A4      net (fanout=8)        0.538   lut29441_3595
    SLICE_X25Y37.A       Tilo                  0.094   Inst_CRU/wait_counter<7>
                                                       lut29522_3626
    SLICE_X25Y37.CX      net (fanout=1)        0.442   ][29521_3627
    SLICE_X25Y37.CLK     Tdick                 0.004   Inst_CRU/wait_counter<7>
                                                       Inst_CRU/wait_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      4.923ns (0.924ns logic, 3.999ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_15 (FF)
  Destination:          Inst_CRU/wait_counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.725ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.479 - 0.559)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_15 to Inst_CRU/wait_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y39.BQ      Tcko                  0.450   Inst_CRU/Madd_wait_counter_share0000_xor<15>_rt
                                                       Inst_CRU/wait_counter_15
    SLICE_X23Y38.D1      net (fanout=5)        0.869   Inst_CRU/Madd_wait_counter_share0000_xor<15>_rt
    SLICE_X23Y38.D       Tilo                  0.094   Inst_CRU/state_FSM_FFd4
                                                       lut29308_3573
    SLICE_X23Y38.A1      net (fanout=1)        0.703   lut29308_3573
    SLICE_X23Y38.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd4
                                                       lut29309_3574
    SLICE_X23Y38.B5      net (fanout=1)        0.369   lut29309_3574
    SLICE_X23Y38.B       Tilo                  0.094   Inst_CRU/state_FSM_FFd4
                                                       lut29310_3575
    SLICE_X22Y38.A1      net (fanout=2)        0.880   lut29310_3575
    SLICE_X22Y38.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd9
                                                       lut29441_3595
    SLICE_X25Y37.A4      net (fanout=8)        0.538   lut29441_3595
    SLICE_X25Y37.A       Tilo                  0.094   Inst_CRU/wait_counter<7>
                                                       lut29522_3626
    SLICE_X25Y37.CX      net (fanout=1)        0.442   ][29521_3627
    SLICE_X25Y37.CLK     Tdick                 0.004   Inst_CRU/wait_counter<7>
                                                       Inst_CRU/wait_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      4.725ns (0.924ns logic, 3.801ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_0 (FF)
  Destination:          Inst_CRU/wait_counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.536ns (Levels of Logic = 5)
  Clock Path Skew:      -0.076ns (0.479 - 0.555)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_0 to Inst_CRU/wait_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y37.AQ      Tcko                  0.450   Inst_CRU/wait_counter<3>
                                                       Inst_CRU/wait_counter_0
    SLICE_X22Y37.C2      net (fanout=2)        0.641   Inst_CRU/wait_counter<0>
    SLICE_X22Y37.C       Tilo                  0.094   Inst_CRU/wait_counter<3>
                                                       lut29224_3558
    SLICE_X23Y38.A2      net (fanout=2)        0.742   lut29224_3558
    SLICE_X23Y38.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd4
                                                       lut29309_3574
    SLICE_X23Y38.B5      net (fanout=1)        0.369   lut29309_3574
    SLICE_X23Y38.B       Tilo                  0.094   Inst_CRU/state_FSM_FFd4
                                                       lut29310_3575
    SLICE_X22Y38.A1      net (fanout=2)        0.880   lut29310_3575
    SLICE_X22Y38.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd9
                                                       lut29441_3595
    SLICE_X25Y37.A4      net (fanout=8)        0.538   lut29441_3595
    SLICE_X25Y37.A       Tilo                  0.094   Inst_CRU/wait_counter<7>
                                                       lut29522_3626
    SLICE_X25Y37.CX      net (fanout=1)        0.442   ][29521_3627
    SLICE_X25Y37.CLK     Tdick                 0.004   Inst_CRU/wait_counter<7>
                                                       Inst_CRU/wait_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      4.536ns (0.924ns logic, 3.612ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_FPGA100M = PERIOD TIMEGRP "FPGA100M" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_CRU/rst_counter_3 (SLICE_X21Y39.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/rst_counter_2 (FF)
  Destination:          Inst_CRU/rst_counter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.496ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_CRU/rst_counter_2 to Inst_CRU/rst_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y39.AQ      Tcko                  0.414   Inst_CRU/rst_counter<3>
                                                       Inst_CRU/rst_counter_2
    SLICE_X21Y39.D6      net (fanout=3)        0.277   Inst_CRU/rst_counter<2>
    SLICE_X21Y39.CLK     Tah         (-Th)     0.195   Inst_CRU/rst_counter<3>
                                                       lut29607_3669
                                                       Inst_CRU/rst_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      0.496ns (0.219ns logic, 0.277ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/wait_counter2_4 (SLICE_X23Y40.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.498ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/wait_counter2_4 (FF)
  Destination:          Inst_CRU/wait_counter2_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.498ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_CRU/wait_counter2_4 to Inst_CRU/wait_counter2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y40.AQ      Tcko                  0.414   Inst_CRU/wait_counter2<4>
                                                       Inst_CRU/wait_counter2_4
    SLICE_X23Y40.A6      net (fanout=3)        0.281   Inst_CRU/wait_counter2<4>
    SLICE_X23Y40.CLK     Tah         (-Th)     0.197   Inst_CRU/wait_counter2<4>
                                                       lut29574_3649
                                                       Inst_CRU/wait_counter2_4
    -------------------------------------------------  ---------------------------
    Total                                      0.498ns (0.217ns logic, 0.281ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/state_FSM_FFd3 (SLICE_X23Y38.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/state_FSM_FFd3 (FF)
  Destination:          Inst_CRU/state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.548ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_CRU/state_FSM_FFd3 to Inst_CRU/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y38.CQ      Tcko                  0.414   Inst_CRU/state_FSM_FFd4
                                                       Inst_CRU/state_FSM_FFd3
    SLICE_X23Y38.C4      net (fanout=1)        0.325   Inst_CRU/state_FSM_FFd3
    SLICE_X23Y38.CLK     Tah         (-Th)     0.191   Inst_CRU/state_FSM_FFd4
                                                       lut29323_3584
                                                       Inst_CRU/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.548ns (0.223ns logic, 0.325ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_FPGA100M = PERIOD TIMEGRP "FPGA100M" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKOUT3
  Logical resource: Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1
  Logical resource: Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: Inst_CRU/fpga_100m_clk_s
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1
  Logical resource: Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: Inst_CRU/fpga_100m_clk_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF = PERIOD TIMEGRP        
 "Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF" TS_FPGA100M HIGH 50%;

 5 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.050ns.
--------------------------------------------------------------------------------

Paths for end point Inst_CRU/MCLK_ODDR_OUT (OLOGIC_X2Y43.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/enable_diff_out_b (FF)
  Destination:          Inst_CRU/MCLK_ODDR_OUT (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.542ns (Levels of Logic = 0)
  Clock Path Skew:      3.204ns (4.856 - 1.652)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/mclk_s falling at 5.000ns
  Clock Uncertainty:    0.187ns

  Clock Uncertainty:          0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.101ns

  Maximum Data Path: Inst_CRU/enable_diff_out_b to Inst_CRU/MCLK_ODDR_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.DQ      Tcko                  0.450   Inst_CRU/enable_diff_out_b
                                                       Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.SR      net (fanout=2)        4.840   Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.CLK     Tosrck                1.252   Inst_CRU/mclk_o_ddr
                                                       Inst_CRU/MCLK_ODDR_OUT
    -------------------------------------------------  ---------------------------
    Total                                      6.542ns (1.702ns logic, 4.840ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/enable_diff_out_b (FF)
  Destination:          Inst_CRU/MCLK_ODDR_OUT (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.542ns (Levels of Logic = 0)
  Clock Path Skew:      3.204ns (4.856 - 1.652)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/mclk_s rising at 10.000ns
  Clock Uncertainty:    0.187ns

  Clock Uncertainty:          0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.101ns

  Maximum Data Path: Inst_CRU/enable_diff_out_b to Inst_CRU/MCLK_ODDR_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.DQ      Tcko                  0.450   Inst_CRU/enable_diff_out_b
                                                       Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.SR      net (fanout=2)        4.840   Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.CLK     Tosrck                1.252   Inst_CRU/mclk_o_ddr
                                                       Inst_CRU/MCLK_ODDR_OUT
    -------------------------------------------------  ---------------------------
    Total                                      6.542ns (1.702ns logic, 4.840ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/fe_rst_sync/d_1_1_1 (OLOGIC_X0Y228.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/fe_rst_sync/d_0 (FF)
  Destination:          Inst_CRU/fe_rst_sync/d_1_1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.670ns (Levels of Logic = 0)
  Clock Path Skew:      0.166ns (1.378 - 1.212)
  Source Clock:         Inst_CRU/mclk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/mclk_s rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/fe_rst_sync/d_0 to Inst_CRU/fe_rst_sync/d_1_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y68.DQ      Tcko                  0.450   Inst_CRU/fe_rst_sync/d<0>
                                                       Inst_CRU/fe_rst_sync/d_0
    OLOGIC_X0Y228.D1     net (fanout=3)        3.786   Inst_CRU/fe_rst_sync/d<0>
    OLOGIC_X0Y228.CLK    Todck                 0.434   Inst_CRU/fe_rst_sync/d_1_1_1
                                                       Inst_CRU/fe_rst_sync/d_1_1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.670ns (0.884ns logic, 3.786ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/fe_rst_sync/d_1 (OLOGIC_X2Y136.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/fe_rst_sync/d_0 (FF)
  Destination:          Inst_CRU/fe_rst_sync/d_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.694ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (1.206 - 1.212)
  Source Clock:         Inst_CRU/mclk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/mclk_s rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/fe_rst_sync/d_0 to Inst_CRU/fe_rst_sync/d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y68.DQ      Tcko                  0.450   Inst_CRU/fe_rst_sync/d<0>
                                                       Inst_CRU/fe_rst_sync/d_0
    OLOGIC_X2Y136.D1     net (fanout=3)        1.810   Inst_CRU/fe_rst_sync/d<0>
    OLOGIC_X2Y136.CLK    Todck                 0.434   Inst_CRU/fe_rst_sync/d<1>
                                                       Inst_CRU/fe_rst_sync/d_1
    -------------------------------------------------  ---------------------------
    Total                                      2.694ns (0.884ns logic, 1.810ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF = PERIOD TIMEGRP
        "Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF" TS_FPGA100M HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_CRU/fe_rst_sync/d_1_1 (SLICE_X27Y68.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/fe_rst_sync/d_0 (FF)
  Destination:          Inst_CRU/fe_rst_sync/d_1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.484 - 0.457)
  Source Clock:         Inst_CRU/mclk_s rising at 10.000ns
  Destination Clock:    Inst_CRU/mclk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_CRU/fe_rst_sync/d_0 to Inst_CRU/fe_rst_sync/d_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y68.DQ      Tcko                  0.414   Inst_CRU/fe_rst_sync/d<0>
                                                       Inst_CRU/fe_rst_sync/d_0
    SLICE_X27Y68.DX      net (fanout=3)        0.294   Inst_CRU/fe_rst_sync/d<0>
    SLICE_X27Y68.CLK     Tckdi       (-Th)     0.219   Inst_CRU/fe_rst_sync/d_1_1
                                                       Inst_CRU/fe_rst_sync/d_1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.195ns logic, 0.294ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/MCLK_ODDR_OUT (OLOGIC_X2Y43.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/enable_diff_out_b (FF)
  Destination:          Inst_CRU/MCLK_ODDR_OUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.204ns (Levels of Logic = 0)
  Clock Path Skew:      3.686ns (5.222 - 1.536)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Destination Clock:    Inst_CRU/mclk_s rising at 10.000ns
  Clock Uncertainty:    0.187ns

  Clock Uncertainty:          0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.101ns

  Minimum Data Path: Inst_CRU/enable_diff_out_b to Inst_CRU/MCLK_ODDR_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.DQ      Tcko                  0.414   Inst_CRU/enable_diff_out_b
                                                       Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.SR      net (fanout=2)        4.453   Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.CLK     Tocksr      (-Th)    -0.337   Inst_CRU/mclk_o_ddr
                                                       Inst_CRU/MCLK_ODDR_OUT
    -------------------------------------------------  ---------------------------
    Total                                      5.204ns (0.751ns logic, 4.453ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      6.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/enable_diff_out_b (FF)
  Destination:          Inst_CRU/MCLK_ODDR_OUT (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.204ns (Levels of Logic = 0)
  Clock Path Skew:      3.686ns (5.222 - 1.536)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/mclk_s falling at 5.000ns
  Clock Uncertainty:    0.187ns

  Clock Uncertainty:          0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.101ns

  Minimum Data Path: Inst_CRU/enable_diff_out_b to Inst_CRU/MCLK_ODDR_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.DQ      Tcko                  0.414   Inst_CRU/enable_diff_out_b
                                                       Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.SR      net (fanout=2)        4.453   Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.CLK     Tocksr      (-Th)    -0.337   Inst_CRU/mclk_o_ddr
                                                       Inst_CRU/MCLK_ODDR_OUT
    -------------------------------------------------  ---------------------------
    Total                                      5.204ns (0.751ns logic, 4.453ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/fe_rst_sync/d_1 (OLOGIC_X2Y136.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/fe_rst_sync/d_0 (FF)
  Destination:          Inst_CRU/fe_rst_sync/d_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.292ns (Levels of Logic = 0)
  Clock Path Skew:      0.169ns (1.297 - 1.128)
  Source Clock:         Inst_CRU/mclk_s rising at 10.000ns
  Destination Clock:    Inst_CRU/mclk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_CRU/fe_rst_sync/d_0 to Inst_CRU/fe_rst_sync/d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y68.DQ      Tcko                  0.414   Inst_CRU/fe_rst_sync/d<0>
                                                       Inst_CRU/fe_rst_sync/d_0
    OLOGIC_X2Y136.D1     net (fanout=3)        1.666   Inst_CRU/fe_rst_sync/d<0>
    OLOGIC_X2Y136.CLK    Tockd       (-Th)    -0.212   Inst_CRU/fe_rst_sync/d<1>
                                                       Inst_CRU/fe_rst_sync/d_1
    -------------------------------------------------  ---------------------------
    Total                                      2.292ns (0.626ns logic, 1.666ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF = PERIOD TIMEGRP
        "Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF" TS_FPGA100M HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: Inst_CRU/mclk_o_ddr/SR
  Logical resource: Inst_CRU/MCLK_ODDR_OUT/SR
  Location pin: OLOGIC_X2Y43.SR
  Clock network: Inst_CRU/enable_diff_out_b
--------------------------------------------------------------------------------
Slack: 7.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: Inst_CRU/fe_rst_sync/d<1>/SR
  Logical resource: Inst_CRU/fe_rst_sync/d_1/SR
  Location pin: OLOGIC_X2Y136.SR
  Clock network: ][IN_virtPIBox_5791_10726
--------------------------------------------------------------------------------
Slack: 7.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: Inst_CRU/fe_rst_sync/d_1_1_1/SR
  Logical resource: Inst_CRU/fe_rst_sync/d_1_1_1/SR
  Location pin: OLOGIC_X0Y228.SR
  Clock network: ][IN_virtPIBox_5791_10726
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF = PERIOD TIMEGRP        
 "Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF" TS_FPGA100M HIGH 50%;

 1581 paths analyzed, 285 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.793ns.
--------------------------------------------------------------------------------

Paths for end point trigled (OLOGIC_X1Y170.OCE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_rand_trigger/trigger_out_0 (FF)
  Destination:          trigled (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.572ns (Levels of Logic = 3)
  Clock Path Skew:      -0.136ns (1.205 - 1.341)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_rand_trigger/trigger_out_0 to trigled
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.BQ      Tcko                  0.450   Inst_rand_trigger/Madd_counter_addsub0000_xor<16>_rt
                                                       Inst_rand_trigger/trigger_out_0
    SLICE_X27Y32.A3      net (fanout=1)        0.905   Inst_rand_trigger/trigger_out<0>
    SLICE_X27Y32.A       Tilo                  0.094   EMAC_0/rate_counter_1/edge_detect_coincidence/s<1>
                                                       lut5468_1
    SLICE_X28Y32.C5      net (fanout=1)        0.673   ][33057_5582
    SLICE_X28Y32.C       Tilo                  0.094   trigled1
                                                       lut5469_2
    SLICE_X28Y32.B3      net (fanout=6)        0.465   ][48459_5
    SLICE_X28Y32.B       Tilo                  0.094   trigled1
                                                       lut5470_3
    OLOGIC_X1Y170.OCE    net (fanout=2)        2.574   lut5470_3
    OLOGIC_X1Y170.CLK    Tooceck               0.223   trigled
                                                       trigled
    -------------------------------------------------  ---------------------------
    Total                                      5.572ns (0.955ns logic, 4.617ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_trigger_1/trig_out_s_d_0 (FF)
  Destination:          trigled (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.628ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (1.205 - 1.251)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sync_trigger_1/trig_out_s_d_0 to trigled
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y25.AQ      Tcko                  0.450   sync_trigger_1/trig_out_s_d<3>
                                                       sync_trigger_1/trig_out_s_d_0
    SLICE_X27Y32.A6      net (fanout=1)        0.961   sync_trigger_1/trig_out_s_d<0>
    SLICE_X27Y32.A       Tilo                  0.094   EMAC_0/rate_counter_1/edge_detect_coincidence/s<1>
                                                       lut5468_1
    SLICE_X28Y32.C5      net (fanout=1)        0.673   ][33057_5582
    SLICE_X28Y32.C       Tilo                  0.094   trigled1
                                                       lut5469_2
    SLICE_X28Y32.B3      net (fanout=6)        0.465   ][48459_5
    SLICE_X28Y32.B       Tilo                  0.094   trigled1
                                                       lut5470_3
    OLOGIC_X1Y170.OCE    net (fanout=2)        2.574   lut5470_3
    OLOGIC_X1Y170.CLK    Tooceck               0.223   trigled
                                                       trigled
    -------------------------------------------------  ---------------------------
    Total                                      5.628ns (0.955ns logic, 4.673ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               en_rand_trig_1 (FF)
  Destination:          trigled (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.021ns (Levels of Logic = 3)
  Clock Path Skew:      -0.099ns (1.205 - 1.304)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: en_rand_trig_1 to trigled
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y32.BQ      Tcko                  0.450   en_rand_trig_1
                                                       en_rand_trig_1
    SLICE_X27Y32.A4      net (fanout=1)        0.354   en_rand_trig_1
    SLICE_X27Y32.A       Tilo                  0.094   EMAC_0/rate_counter_1/edge_detect_coincidence/s<1>
                                                       lut5468_1
    SLICE_X28Y32.C5      net (fanout=1)        0.673   ][33057_5582
    SLICE_X28Y32.C       Tilo                  0.094   trigled1
                                                       lut5469_2
    SLICE_X28Y32.B3      net (fanout=6)        0.465   ][48459_5
    SLICE_X28Y32.B       Tilo                  0.094   trigled1
                                                       lut5470_3
    OLOGIC_X1Y170.OCE    net (fanout=2)        2.574   lut5470_3
    OLOGIC_X1Y170.CLK    Tooceck               0.223   trigled
                                                       trigled
    -------------------------------------------------  ---------------------------
    Total                                      5.021ns (0.955ns logic, 4.066ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point trigled_1 (SLICE_X28Y59.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_rand_trigger/trigger_out_0 (FF)
  Destination:          trigled_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.825ns (Levels of Logic = 3)
  Clock Path Skew:      -0.248ns (1.093 - 1.341)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_rand_trigger/trigger_out_0 to trigled_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.BQ      Tcko                  0.450   Inst_rand_trigger/Madd_counter_addsub0000_xor<16>_rt
                                                       Inst_rand_trigger/trigger_out_0
    SLICE_X27Y32.A3      net (fanout=1)        0.905   Inst_rand_trigger/trigger_out<0>
    SLICE_X27Y32.A       Tilo                  0.094   EMAC_0/rate_counter_1/edge_detect_coincidence/s<1>
                                                       lut5468_1
    SLICE_X28Y32.C5      net (fanout=1)        0.673   ][33057_5582
    SLICE_X28Y32.C       Tilo                  0.094   trigled1
                                                       lut5469_2
    SLICE_X28Y32.B3      net (fanout=6)        0.465   ][48459_5
    SLICE_X28Y32.B       Tilo                  0.094   trigled1
                                                       lut5470_3
    SLICE_X28Y59.CE      net (fanout=2)        1.824   lut5470_3
    SLICE_X28Y59.CLK     Tceck                 0.226   trigled_1
                                                       trigled_1
    -------------------------------------------------  ---------------------------
    Total                                      4.825ns (0.958ns logic, 3.867ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_trigger_1/trig_out_s_d_0 (FF)
  Destination:          trigled_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.881ns (Levels of Logic = 3)
  Clock Path Skew:      -0.158ns (1.093 - 1.251)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sync_trigger_1/trig_out_s_d_0 to trigled_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y25.AQ      Tcko                  0.450   sync_trigger_1/trig_out_s_d<3>
                                                       sync_trigger_1/trig_out_s_d_0
    SLICE_X27Y32.A6      net (fanout=1)        0.961   sync_trigger_1/trig_out_s_d<0>
    SLICE_X27Y32.A       Tilo                  0.094   EMAC_0/rate_counter_1/edge_detect_coincidence/s<1>
                                                       lut5468_1
    SLICE_X28Y32.C5      net (fanout=1)        0.673   ][33057_5582
    SLICE_X28Y32.C       Tilo                  0.094   trigled1
                                                       lut5469_2
    SLICE_X28Y32.B3      net (fanout=6)        0.465   ][48459_5
    SLICE_X28Y32.B       Tilo                  0.094   trigled1
                                                       lut5470_3
    SLICE_X28Y59.CE      net (fanout=2)        1.824   lut5470_3
    SLICE_X28Y59.CLK     Tceck                 0.226   trigled_1
                                                       trigled_1
    -------------------------------------------------  ---------------------------
    Total                                      4.881ns (0.958ns logic, 3.923ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               en_rand_trig_1 (FF)
  Destination:          trigled_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.274ns (Levels of Logic = 3)
  Clock Path Skew:      -0.211ns (1.093 - 1.304)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: en_rand_trig_1 to trigled_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y32.BQ      Tcko                  0.450   en_rand_trig_1
                                                       en_rand_trig_1
    SLICE_X27Y32.A4      net (fanout=1)        0.354   en_rand_trig_1
    SLICE_X27Y32.A       Tilo                  0.094   EMAC_0/rate_counter_1/edge_detect_coincidence/s<1>
                                                       lut5468_1
    SLICE_X28Y32.C5      net (fanout=1)        0.673   ][33057_5582
    SLICE_X28Y32.C       Tilo                  0.094   trigled1
                                                       lut5469_2
    SLICE_X28Y32.B3      net (fanout=6)        0.465   ][48459_5
    SLICE_X28Y32.B       Tilo                  0.094   trigled1
                                                       lut5470_3
    SLICE_X28Y59.CE      net (fanout=2)        1.824   lut5470_3
    SLICE_X28Y59.CLK     Tceck                 0.226   trigled_1
                                                       trigled_1
    -------------------------------------------------  ---------------------------
    Total                                      4.274ns (0.958ns logic, 3.316ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point trigger_mask_0 (SLICE_X37Y18.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/fe_rst_sync/d_1_1 (FF)
  Destination:          trigger_mask_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.184ns (Levels of Logic = 0)
  Clock Path Skew:      -0.140ns (3.322 - 3.462)
  Source Clock:         Inst_CRU/mclk_s rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_CRU/fe_rst_sync/d_1_1 to trigger_mask_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y68.DQ      Tcko                  0.450   Inst_CRU/fe_rst_sync/d_1_1
                                                       Inst_CRU/fe_rst_sync/d_1_1
    SLICE_X37Y18.CE      net (fanout=8)        3.505   Inst_CRU/fe_rst_sync/d_1_1
    SLICE_X37Y18.CLK     Tceck                 0.229   trigger_mask<3>
                                                       trigger_mask_0
    -------------------------------------------------  ---------------------------
    Total                                      4.184ns (0.679ns logic, 3.505ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF = PERIOD TIMEGRP
        "Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF" TS_FPGA100M HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point module_mask_s_0 (SLICE_X35Y22.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.345ns (requirement - (clock path skew + uncertainty - data path))
  Source:               module_mask_s_buf_0 (FF)
  Destination:          module_mask_s_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.331ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.157 - 0.171)
  Source Clock:         mclk rising at 10.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: module_mask_s_buf_0 to module_mask_s_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y22.AQ      Tcko                  0.414   module_mask_s_buf<1>
                                                       module_mask_s_buf_0
    SLICE_X35Y22.BX      net (fanout=1)        0.148   module_mask_s_buf<0>
    SLICE_X35Y22.CLK     Tckdi       (-Th)     0.231   module_mask_s<1>
                                                       module_mask_s_0
    -------------------------------------------------  ---------------------------
    Total                                      0.331ns (0.183ns logic, 0.148ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Paths for end point trigger_mask_0 (SLICE_X37Y18.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trigger_mask_buf_0 (FF)
  Destination:          trigger_mask_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 0)
  Clock Path Skew:      0.046ns (0.477 - 0.431)
  Source Clock:         mclk rising at 10.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: trigger_mask_buf_0 to trigger_mask_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y18.AQ      Tcko                  0.414   trigger_mask_buf<3>
                                                       trigger_mask_buf_0
    SLICE_X37Y18.AX      net (fanout=1)        0.286   trigger_mask_buf<0>
    SLICE_X37Y18.CLK     Tckdi       (-Th)     0.229   trigger_mask<3>
                                                       trigger_mask_0
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.185ns logic, 0.286ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point trigger_mask_3 (SLICE_X37Y18.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trigger_mask_buf_3 (FF)
  Destination:          trigger_mask_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.483ns (Levels of Logic = 0)
  Clock Path Skew:      0.046ns (0.477 - 0.431)
  Source Clock:         mclk rising at 10.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: trigger_mask_buf_3 to trigger_mask_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y18.DQ      Tcko                  0.414   trigger_mask_buf<3>
                                                       trigger_mask_buf_3
    SLICE_X37Y18.DX      net (fanout=1)        0.288   trigger_mask_buf<3>
    SLICE_X37Y18.CLK     Tckdi       (-Th)     0.219   trigger_mask<3>
                                                       trigger_mask_3
    -------------------------------------------------  ---------------------------
    Total                                      0.483ns (0.195ns logic, 0.288ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF = PERIOD TIMEGRP
        "Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF" TS_FPGA100M HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: trigled/SR
  Logical resource: trigled/SR
  Location pin: OLOGIC_X1Y170.SR
  Clock network: ][48475_11
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: mrst_from_udp_b/CLK
  Logical resource: Mshreg_mrst_from_udp_b/CLK
  Location pin: SLICE_X36Y40.CLK
  Clock network: mclk
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: mrst_from_udp_b/CLK
  Logical resource: Mshreg_mrst_from_udp_b/CLK
  Location pin: SLICE_X36Y40.CLK
  Clock network: mclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF = PERIOD TIMEGRP        
 "Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF" TS_FPGA100M / 2 HIGH 50%;

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/idelayctrl_reset_0_r_3 (SLICE_X28Y61.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/idelayctrl_reset_0_r_2 (FF)
  Destination:          EMAC_0/idelayctrl_reset_0_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 0.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/idelayctrl_reset_0_r_2 to EMAC_0/idelayctrl_reset_0_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y61.BQ      Tcko                  0.471   EMAC_0/idelayctrl_reset_0_r<4>
                                                       EMAC_0/idelayctrl_reset_0_r_2
    SLICE_X28Y61.CX      net (fanout=1)        0.814   EMAC_0/idelayctrl_reset_0_r<2>
    SLICE_X28Y61.CLK     Tdick                -0.005   EMAC_0/idelayctrl_reset_0_r<4>
                                                       EMAC_0/idelayctrl_reset_0_r_3
    -------------------------------------------------  ---------------------------
    Total                                      1.280ns (0.466ns logic, 0.814ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/idelayctrl_reset_0_r_7 (SLICE_X28Y62.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/idelayctrl_reset_0_r_6 (FF)
  Destination:          EMAC_0/idelayctrl_reset_0_r_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 0.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/idelayctrl_reset_0_r_6 to EMAC_0/idelayctrl_reset_0_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y62.BQ      Tcko                  0.471   EMAC_0/idelayctrl_reset_0_r<8>
                                                       EMAC_0/idelayctrl_reset_0_r_6
    SLICE_X28Y62.CX      net (fanout=1)        0.814   EMAC_0/idelayctrl_reset_0_r<6>
    SLICE_X28Y62.CLK     Tdick                -0.005   EMAC_0/idelayctrl_reset_0_r<8>
                                                       EMAC_0/idelayctrl_reset_0_r_7
    -------------------------------------------------  ---------------------------
    Total                                      1.280ns (0.466ns logic, 0.814ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/idelayctrl_reset_0_r_9 (SLICE_X29Y63.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/idelayctrl_reset_0_r_8 (FF)
  Destination:          EMAC_0/idelayctrl_reset_0_r_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.942ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.139 - 0.152)
  Source Clock:         clk200 rising at 0.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/idelayctrl_reset_0_r_8 to EMAC_0/idelayctrl_reset_0_r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y62.DQ      Tcko                  0.471   EMAC_0/idelayctrl_reset_0_r<8>
                                                       EMAC_0/idelayctrl_reset_0_r_8
    SLICE_X29Y63.AX      net (fanout=1)        0.479   EMAC_0/idelayctrl_reset_0_r<8>
    SLICE_X29Y63.CLK     Tdick                -0.008   EMAC_0/idelayctrl_reset_0_r<12>
                                                       EMAC_0/idelayctrl_reset_0_r_9
    -------------------------------------------------  ---------------------------
    Total                                      0.942ns (0.463ns logic, 0.479ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF = PERIOD TIMEGRP
        "Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF" TS_FPGA100M / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/idelayctrl_reset_0_r_10 (SLICE_X29Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/idelayctrl_reset_0_r_9 (FF)
  Destination:          EMAC_0/idelayctrl_reset_0_r_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 5.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/idelayctrl_reset_0_r_9 to EMAC_0/idelayctrl_reset_0_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y63.AQ      Tcko                  0.414   EMAC_0/idelayctrl_reset_0_r<12>
                                                       EMAC_0/idelayctrl_reset_0_r_9
    SLICE_X29Y63.BX      net (fanout=1)        0.282   EMAC_0/idelayctrl_reset_0_r<9>
    SLICE_X29Y63.CLK     Tckdi       (-Th)     0.231   EMAC_0/idelayctrl_reset_0_r<12>
                                                       EMAC_0/idelayctrl_reset_0_r_10
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/idelayctrl_reset_0_r_12 (SLICE_X29Y63.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/idelayctrl_reset_0_r_11 (FF)
  Destination:          EMAC_0/idelayctrl_reset_0_r_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 5.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/idelayctrl_reset_0_r_11 to EMAC_0/idelayctrl_reset_0_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y63.CQ      Tcko                  0.414   EMAC_0/idelayctrl_reset_0_r<12>
                                                       EMAC_0/idelayctrl_reset_0_r_11
    SLICE_X29Y63.DX      net (fanout=1)        0.273   EMAC_0/idelayctrl_reset_0_r<11>
    SLICE_X29Y63.CLK     Tckdi       (-Th)     0.219   EMAC_0/idelayctrl_reset_0_r<12>
                                                       EMAC_0/idelayctrl_reset_0_r_12
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.195ns logic, 0.273ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/idelayctrl_reset_0_r_2 (SLICE_X28Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/idelayctrl_reset_0_r_1 (FF)
  Destination:          EMAC_0/idelayctrl_reset_0_r_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 5.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/idelayctrl_reset_0_r_1 to EMAC_0/idelayctrl_reset_0_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y61.AQ      Tcko                  0.433   EMAC_0/idelayctrl_reset_0_r<4>
                                                       EMAC_0/idelayctrl_reset_0_r_1
    SLICE_X28Y61.BX      net (fanout=1)        0.285   EMAC_0/idelayctrl_reset_0_r<1>
    SLICE_X28Y61.CLK     Tckdi       (-Th)     0.242   EMAC_0/idelayctrl_reset_0_r<4>
                                                       EMAC_0/idelayctrl_reset_0_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF = PERIOD TIMEGRP
        "Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF" TS_FPGA100M / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUFG_INST/I0
  Logical resource: Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUF
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: EMAC_0/idelayctrl_reset_0_r<12>/SR
  Logical resource: EMAC_0/idelayctrl_reset_0_r_9/SR
  Location pin: SLICE_X29Y63.SR
  Clock network: ][48475_11
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: EMAC_0/idelayctrl_reset_0_r<12>/SR
  Logical resource: EMAC_0/idelayctrl_reset_0_r_9/SR
  Location pin: SLICE_X29Y63.SR
  Clock network: ][48475_11
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_FPGA100M
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_FPGA100M                    |     10.000ns|      5.155ns|      7.050ns|            0|            0|         1470|         1597|
| TS_Inst_CRU_Inst_PLL_ALL_CLKOU|     10.000ns|      7.050ns|          N/A|            0|            0|            5|            0|
| T0_BUF                        |             |             |             |             |             |             |             |
| TS_Inst_CRU_Inst_PLL_ALL_CLKOU|     10.000ns|      5.793ns|          N/A|            0|            0|         1581|            0|
| T1_BUF                        |             |             |             |             |             |             |             |
| TS_Inst_CRU_Inst_PLL_ALL_CLKOU|      5.000ns|      1.666ns|          N/A|            0|            0|           11|            0|
| T3_BUF                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock FPGA100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FPGA100M       |    5.793|         |    3.525|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GMII_RX_CLK_0  |    3.821|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GMII_RX_CLK_1  |    6.724|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GTX_CLK_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GTX_CLK_1      |    9.656|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 133  Score: 168727  (Setup/Max: 168727, Hold: 0)

Constraints cover 49628122 paths, 0 nets, and 38549 connections

Design statistics:
   Minimum period:   9.656ns{1}   (Maximum frequency: 103.563MHz)
   Maximum path delay from/to any node:   4.773ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 12 13:44:54 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 593 MB



