// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1838\sampleModel1838_2_sub\Mysubsystem_18.v
// Created: 2024-08-14 17:11:36
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_18
// Source Path: sampleModel1838_2_sub/Subsystem/Mysubsystem_18
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_18
          (clk,
           reset,
           enb,
           In1,
           In2,
           Out1);


  input   clk;
  input   reset;
  input   enb;
  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  output  [7:0] Out1;  // uint8


  real cfblk155_out1;  // double
  wire [63:0] cfblk128_out1;  // ufix64
  real cfblk128_out1_double;  // double
  real cfblk35_out1;  // double
  real cfblk28_out1;  // double
  real cfblk155_reg [0:1];  // double [2]
  real cfblk155_reg_next [0:1];  // double [2]
  wire switch_compare_1;
  wire [7:0] cfblk133_out1;  // uint8


  cfblk128 u_cfblk128 (.In1($realtobits(cfblk155_out1)),  // double
                       .Out1(cfblk128_out1)  // double
                       );

  always @* cfblk128_out1_double = $bitstoreal(cfblk128_out1);

  always @* cfblk35_out1 = (cfblk128_out1_double < 0.0 ?  - (cfblk128_out1_double) :
              cfblk128_out1_double);



  always @* cfblk28_out1 = (cfblk35_out1 < 0.0 ?  - (cfblk35_out1) :
              cfblk35_out1);



  always @(posedge clk or posedge reset)
    begin : cfblk155_process
      if (reset == 1'b1) begin
        cfblk155_reg[0] <= 0.0;
        cfblk155_reg[1] <= 0.0;
      end
      else begin
        if (enb) begin
          cfblk155_reg[0] <= cfblk155_reg_next[0];
          cfblk155_reg[1] <= cfblk155_reg_next[1];
        end
      end
    end

  always @* cfblk155_out1 = cfblk155_reg[1];
  always @* cfblk155_reg_next[0] = cfblk28_out1;
  always @* cfblk155_reg_next[1] = cfblk155_reg[0];



  assign switch_compare_1 = cfblk155_out1 >= 0.0;



  assign cfblk133_out1 = (switch_compare_1 == 1'b0 ? In2 :
              In1);



  assign Out1 = cfblk133_out1;

endmodule  // Mysubsystem_18

