--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx_ISE_DS_14.7_1015_1\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe
-intstyle ise -o mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd
mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 111597 paths analyzed, 388 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.933ns.
--------------------------------------------------------------------------------
Slack:                  6.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/level/M_reg_q_0 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.867ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.683 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/level/M_reg_q_0 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.AMUX    Tshcko                0.518   M_myGame_wl
                                                       myGame/level/M_reg_q_0
    SLICE_X12Y32.C4      net (fanout=9)        1.516   M_myGame_lvl[0]
    SLICE_X12Y32.C       Tilo                  0.255   myGame/M_muxA_out[1]
                                                       myGame_myRom/Mram_out16
    SLICE_X13Y41.C2      net (fanout=12)       2.227   M_myRom_out[0]
    SLICE_X13Y41.C       Tilo                  0.259   M_state_q_FSM_FFd8
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y8.B13       net (fanout=12)       1.541   myGame/M_muxA_out[13]
    DSP48_X0Y8.M13       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y31.D1       net (fanout=1)        1.186   myGame/myalu/myAdd/n0029[13]
    SLICE_X9Y31.D        Tilo                  0.259   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z11
    SLICE_X9Y32.B3       net (fanout=4)        0.613   z10
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd22_1
                                                       M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CX      net (fanout=1)        1.226   M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CLK     Tdick                 0.114   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.867ns (5.558ns logic, 8.309ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  6.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/level/M_reg_q_0 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.864ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.683 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/level/M_reg_q_0 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.AMUX    Tshcko                0.518   M_myGame_wl
                                                       myGame/level/M_reg_q_0
    SLICE_X12Y32.C4      net (fanout=9)        1.516   M_myGame_lvl[0]
    SLICE_X12Y32.C       Tilo                  0.255   myGame/M_muxA_out[1]
                                                       myGame_myRom/Mram_out16
    SLICE_X13Y41.C2      net (fanout=12)       2.227   M_myRom_out[0]
    SLICE_X13Y41.C       Tilo                  0.259   M_state_q_FSM_FFd8
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y8.B13       net (fanout=12)       1.541   myGame/M_muxA_out[13]
    DSP48_X0Y8.M11       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y31.D2       net (fanout=1)        1.183   myGame/myalu/myAdd/n0029[11]
    SLICE_X9Y31.D        Tilo                  0.259   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z11
    SLICE_X9Y32.B3       net (fanout=4)        0.613   z10
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd22_1
                                                       M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CX      net (fanout=1)        1.226   M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CLK     Tdick                 0.114   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.864ns (5.558ns logic, 8.306ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  6.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/level/M_reg_q_0 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.851ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.683 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/level/M_reg_q_0 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.AMUX    Tshcko                0.518   M_myGame_wl
                                                       myGame/level/M_reg_q_0
    SLICE_X12Y32.C4      net (fanout=9)        1.516   M_myGame_lvl[0]
    SLICE_X12Y32.C       Tilo                  0.255   myGame/M_muxA_out[1]
                                                       myGame_myRom/Mram_out16
    SLICE_X13Y40.B5      net (fanout=12)       1.724   M_myRom_out[0]
    SLICE_X13Y40.B       Tilo                  0.259   M_state_q_FSM_FFd9
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y8.B7        net (fanout=14)       2.028   myGame/M_muxA_out[7]
    DSP48_X0Y8.M13       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y31.D1       net (fanout=1)        1.186   myGame/myalu/myAdd/n0029[13]
    SLICE_X9Y31.D        Tilo                  0.259   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z11
    SLICE_X9Y32.B3       net (fanout=4)        0.613   z10
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd22_1
                                                       M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CX      net (fanout=1)        1.226   M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CLK     Tdick                 0.114   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.851ns (5.558ns logic, 8.293ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  6.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/level/M_reg_q_0 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.848ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.683 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/level/M_reg_q_0 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.AMUX    Tshcko                0.518   M_myGame_wl
                                                       myGame/level/M_reg_q_0
    SLICE_X12Y32.C4      net (fanout=9)        1.516   M_myGame_lvl[0]
    SLICE_X12Y32.C       Tilo                  0.255   myGame/M_muxA_out[1]
                                                       myGame_myRom/Mram_out16
    SLICE_X13Y40.B5      net (fanout=12)       1.724   M_myRom_out[0]
    SLICE_X13Y40.B       Tilo                  0.259   M_state_q_FSM_FFd9
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y8.B7        net (fanout=14)       2.028   myGame/M_muxA_out[7]
    DSP48_X0Y8.M11       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y31.D2       net (fanout=1)        1.183   myGame/myalu/myAdd/n0029[11]
    SLICE_X9Y31.D        Tilo                  0.259   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z11
    SLICE_X9Y32.B3       net (fanout=4)        0.613   z10
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd22_1
                                                       M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CX      net (fanout=1)        1.226   M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CLK     Tdick                 0.114   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.848ns (5.558ns logic, 8.290ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  6.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_1 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.783ns (Levels of Logic = 5)
  Clock Path Skew:      -0.063ns (0.683 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_1 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.BQ       Tcko                  0.430   M_myGame_sqc[2]
                                                       myGame/sequence/M_reg_q_1
    SLICE_X12Y32.C2      net (fanout=12)       1.520   M_myGame_sqc[1]
    SLICE_X12Y32.C       Tilo                  0.255   myGame/M_muxA_out[1]
                                                       myGame_myRom/Mram_out16
    SLICE_X13Y41.C2      net (fanout=12)       2.227   M_myRom_out[0]
    SLICE_X13Y41.C       Tilo                  0.259   M_state_q_FSM_FFd8
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y8.B13       net (fanout=12)       1.541   myGame/M_muxA_out[13]
    DSP48_X0Y8.M13       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y31.D1       net (fanout=1)        1.186   myGame/myalu/myAdd/n0029[13]
    SLICE_X9Y31.D        Tilo                  0.259   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z11
    SLICE_X9Y32.B3       net (fanout=4)        0.613   z10
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd22_1
                                                       M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CX      net (fanout=1)        1.226   M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CLK     Tdick                 0.114   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.783ns (5.470ns logic, 8.313ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  6.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_1 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.780ns (Levels of Logic = 5)
  Clock Path Skew:      -0.063ns (0.683 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_1 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.BQ       Tcko                  0.430   M_myGame_sqc[2]
                                                       myGame/sequence/M_reg_q_1
    SLICE_X12Y32.C2      net (fanout=12)       1.520   M_myGame_sqc[1]
    SLICE_X12Y32.C       Tilo                  0.255   myGame/M_muxA_out[1]
                                                       myGame_myRom/Mram_out16
    SLICE_X13Y41.C2      net (fanout=12)       2.227   M_myRom_out[0]
    SLICE_X13Y41.C       Tilo                  0.259   M_state_q_FSM_FFd8
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y8.B13       net (fanout=12)       1.541   myGame/M_muxA_out[13]
    DSP48_X0Y8.M11       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y31.D2       net (fanout=1)        1.183   myGame/myalu/myAdd/n0029[11]
    SLICE_X9Y31.D        Tilo                  0.259   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z11
    SLICE_X9Y32.B3       net (fanout=4)        0.613   z10
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd22_1
                                                       M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CX      net (fanout=1)        1.226   M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CLK     Tdick                 0.114   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.780ns (5.470ns logic, 8.310ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  6.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_1 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.767ns (Levels of Logic = 5)
  Clock Path Skew:      -0.063ns (0.683 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_1 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.BQ       Tcko                  0.430   M_myGame_sqc[2]
                                                       myGame/sequence/M_reg_q_1
    SLICE_X12Y32.C2      net (fanout=12)       1.520   M_myGame_sqc[1]
    SLICE_X12Y32.C       Tilo                  0.255   myGame/M_muxA_out[1]
                                                       myGame_myRom/Mram_out16
    SLICE_X13Y40.B5      net (fanout=12)       1.724   M_myRom_out[0]
    SLICE_X13Y40.B       Tilo                  0.259   M_state_q_FSM_FFd9
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y8.B7        net (fanout=14)       2.028   myGame/M_muxA_out[7]
    DSP48_X0Y8.M13       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y31.D1       net (fanout=1)        1.186   myGame/myalu/myAdd/n0029[13]
    SLICE_X9Y31.D        Tilo                  0.259   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z11
    SLICE_X9Y32.B3       net (fanout=4)        0.613   z10
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd22_1
                                                       M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CX      net (fanout=1)        1.226   M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CLK     Tdick                 0.114   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.767ns (5.470ns logic, 8.297ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  6.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_1 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.764ns (Levels of Logic = 5)
  Clock Path Skew:      -0.063ns (0.683 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_1 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.BQ       Tcko                  0.430   M_myGame_sqc[2]
                                                       myGame/sequence/M_reg_q_1
    SLICE_X12Y32.C2      net (fanout=12)       1.520   M_myGame_sqc[1]
    SLICE_X12Y32.C       Tilo                  0.255   myGame/M_muxA_out[1]
                                                       myGame_myRom/Mram_out16
    SLICE_X13Y40.B5      net (fanout=12)       1.724   M_myRom_out[0]
    SLICE_X13Y40.B       Tilo                  0.259   M_state_q_FSM_FFd9
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y8.B7        net (fanout=14)       2.028   myGame/M_muxA_out[7]
    DSP48_X0Y8.M11       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y31.D2       net (fanout=1)        1.183   myGame/myalu/myAdd/n0029[11]
    SLICE_X9Y31.D        Tilo                  0.259   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z11
    SLICE_X9Y32.B3       net (fanout=4)        0.613   z10
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd22_1
                                                       M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CX      net (fanout=1)        1.226   M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CLK     Tdick                 0.114   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.764ns (5.470ns logic, 8.294ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  6.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/level/M_reg_q_0 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.780ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.683 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/level/M_reg_q_0 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.AMUX    Tshcko                0.518   M_myGame_wl
                                                       myGame/level/M_reg_q_0
    SLICE_X12Y32.C4      net (fanout=9)        1.516   M_myGame_lvl[0]
    SLICE_X12Y32.C       Tilo                  0.255   myGame/M_muxA_out[1]
                                                       myGame_myRom/Mram_out16
    SLICE_X13Y41.C2      net (fanout=12)       2.227   M_myRom_out[0]
    SLICE_X13Y41.C       Tilo                  0.259   M_state_q_FSM_FFd8
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y8.B13       net (fanout=12)       1.541   myGame/M_muxA_out[13]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y33.A2       net (fanout=1)        0.988   myGame/myalu/myAdd/n0029[4]
    SLICE_X9Y33.A        Tilo                  0.259   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X9Y32.B1       net (fanout=4)        0.724   z9
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd22_1
                                                       M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CX      net (fanout=1)        1.226   M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CLK     Tdick                 0.114   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.780ns (5.558ns logic, 8.222ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  6.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/level/M_reg_q_0 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.774ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.683 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/level/M_reg_q_0 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.AMUX    Tshcko                0.518   M_myGame_wl
                                                       myGame/level/M_reg_q_0
    SLICE_X12Y32.C4      net (fanout=9)        1.516   M_myGame_lvl[0]
    SLICE_X12Y32.C       Tilo                  0.255   myGame/M_muxA_out[1]
                                                       myGame_myRom/Mram_out16
    SLICE_X13Y41.C2      net (fanout=12)       2.227   M_myRom_out[0]
    SLICE_X13Y41.C       Tilo                  0.259   M_state_q_FSM_FFd8
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y8.B13       net (fanout=12)       1.541   myGame/M_muxA_out[13]
    DSP48_X0Y8.M3        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y33.A3       net (fanout=1)        0.982   myGame/myalu/myAdd/n0029[3]
    SLICE_X9Y33.A        Tilo                  0.259   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X9Y32.B1       net (fanout=4)        0.724   z9
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd22_1
                                                       M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CX      net (fanout=1)        1.226   M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CLK     Tdick                 0.114   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.774ns (5.558ns logic, 8.216ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack:                  6.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/level/M_reg_q_0 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.770ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.683 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/level/M_reg_q_0 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.AMUX    Tshcko                0.518   M_myGame_wl
                                                       myGame/level/M_reg_q_0
    SLICE_X12Y32.C4      net (fanout=9)        1.516   M_myGame_lvl[0]
    SLICE_X12Y32.C       Tilo                  0.255   myGame/M_muxA_out[1]
                                                       myGame_myRom/Mram_out16
    SLICE_X13Y41.C2      net (fanout=12)       2.227   M_myRom_out[0]
    SLICE_X13Y41.C       Tilo                  0.259   M_state_q_FSM_FFd8
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y8.B13       net (fanout=12)       1.541   myGame/M_muxA_out[13]
    DSP48_X0Y8.M15       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y33.A1       net (fanout=1)        0.978   myGame/myalu/myAdd/n0029[15]
    SLICE_X9Y33.A        Tilo                  0.259   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X9Y32.B1       net (fanout=4)        0.724   z9
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd22_1
                                                       M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CX      net (fanout=1)        1.226   M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CLK     Tdick                 0.114   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.770ns (5.558ns logic, 8.212ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack:                  6.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.791ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.290 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.DQ      Tcko                  0.525   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X10Y30.B2      net (fanout=15)       1.758   M_state_q_FSM_FFd2
    SLICE_X10Y30.B       Tilo                  0.235   myGame/M_muxA_out[3]
                                                       Mmux_M_counter_d101111_1
    SLICE_X13Y41.B5      net (fanout=11)       1.678   Mmux_M_counter_d101111
    SLICE_X13Y41.B       Tilo                  0.259   M_state_q_FSM_FFd8
                                                       myGame/muxA/Mmux_out41
    DSP48_X0Y8.B12       net (fanout=13)       1.785   myGame/M_muxA_out[12]
    DSP48_X0Y8.M13       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y31.D1       net (fanout=1)        1.186   myGame/myalu/myAdd/n0029[13]
    SLICE_X9Y31.D        Tilo                  0.259   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z11
    SLICE_X9Y32.B3       net (fanout=4)        0.613   z10
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd22_1
                                                       M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CX      net (fanout=1)        1.226   M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CLK     Tdick                 0.114   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.791ns (5.545ns logic, 8.246ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  6.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.788ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.290 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.DQ      Tcko                  0.525   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X10Y30.B2      net (fanout=15)       1.758   M_state_q_FSM_FFd2
    SLICE_X10Y30.B       Tilo                  0.235   myGame/M_muxA_out[3]
                                                       Mmux_M_counter_d101111_1
    SLICE_X13Y41.B5      net (fanout=11)       1.678   Mmux_M_counter_d101111
    SLICE_X13Y41.B       Tilo                  0.259   M_state_q_FSM_FFd8
                                                       myGame/muxA/Mmux_out41
    DSP48_X0Y8.B12       net (fanout=13)       1.785   myGame/M_muxA_out[12]
    DSP48_X0Y8.M11       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y31.D2       net (fanout=1)        1.183   myGame/myalu/myAdd/n0029[11]
    SLICE_X9Y31.D        Tilo                  0.259   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z11
    SLICE_X9Y32.B3       net (fanout=4)        0.613   z10
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd22_1
                                                       M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CX      net (fanout=1)        1.226   M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CLK     Tdick                 0.114   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.788ns (5.545ns logic, 8.243ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  6.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/level/M_reg_q_0 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.764ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.683 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/level/M_reg_q_0 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.AMUX    Tshcko                0.518   M_myGame_wl
                                                       myGame/level/M_reg_q_0
    SLICE_X12Y32.C4      net (fanout=9)        1.516   M_myGame_lvl[0]
    SLICE_X12Y32.C       Tilo                  0.255   myGame/M_muxA_out[1]
                                                       myGame_myRom/Mram_out16
    SLICE_X13Y40.B5      net (fanout=12)       1.724   M_myRom_out[0]
    SLICE_X13Y40.B       Tilo                  0.259   M_state_q_FSM_FFd9
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y8.B7        net (fanout=14)       2.028   myGame/M_muxA_out[7]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y33.A2       net (fanout=1)        0.988   myGame/myalu/myAdd/n0029[4]
    SLICE_X9Y33.A        Tilo                  0.259   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X9Y32.B1       net (fanout=4)        0.724   z9
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd22_1
                                                       M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CX      net (fanout=1)        1.226   M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CLK     Tdick                 0.114   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.764ns (5.558ns logic, 8.206ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack:                  6.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/level/M_reg_q_0 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.758ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.683 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/level/M_reg_q_0 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.AMUX    Tshcko                0.518   M_myGame_wl
                                                       myGame/level/M_reg_q_0
    SLICE_X12Y32.C4      net (fanout=9)        1.516   M_myGame_lvl[0]
    SLICE_X12Y32.C       Tilo                  0.255   myGame/M_muxA_out[1]
                                                       myGame_myRom/Mram_out16
    SLICE_X13Y40.B5      net (fanout=12)       1.724   M_myRom_out[0]
    SLICE_X13Y40.B       Tilo                  0.259   M_state_q_FSM_FFd9
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y8.B7        net (fanout=14)       2.028   myGame/M_muxA_out[7]
    DSP48_X0Y8.M3        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y33.A3       net (fanout=1)        0.982   myGame/myalu/myAdd/n0029[3]
    SLICE_X9Y33.A        Tilo                  0.259   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X9Y32.B1       net (fanout=4)        0.724   z9
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd22_1
                                                       M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CX      net (fanout=1)        1.226   M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CLK     Tdick                 0.114   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.758ns (5.558ns logic, 8.200ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack:                  6.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/level/M_reg_q_0 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.754ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.683 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/level/M_reg_q_0 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.AMUX    Tshcko                0.518   M_myGame_wl
                                                       myGame/level/M_reg_q_0
    SLICE_X12Y32.C4      net (fanout=9)        1.516   M_myGame_lvl[0]
    SLICE_X12Y32.C       Tilo                  0.255   myGame/M_muxA_out[1]
                                                       myGame_myRom/Mram_out16
    SLICE_X13Y40.B5      net (fanout=12)       1.724   M_myRom_out[0]
    SLICE_X13Y40.B       Tilo                  0.259   M_state_q_FSM_FFd9
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y8.B7        net (fanout=14)       2.028   myGame/M_muxA_out[7]
    DSP48_X0Y8.M15       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y33.A1       net (fanout=1)        0.978   myGame/myalu/myAdd/n0029[15]
    SLICE_X9Y33.A        Tilo                  0.259   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X9Y32.B1       net (fanout=4)        0.724   z9
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd22_1
                                                       M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CX      net (fanout=1)        1.226   M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CLK     Tdick                 0.114   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.754ns (5.558ns logic, 8.196ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack:                  6.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_1 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.696ns (Levels of Logic = 5)
  Clock Path Skew:      -0.063ns (0.683 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_1 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.BQ       Tcko                  0.430   M_myGame_sqc[2]
                                                       myGame/sequence/M_reg_q_1
    SLICE_X12Y32.C2      net (fanout=12)       1.520   M_myGame_sqc[1]
    SLICE_X12Y32.C       Tilo                  0.255   myGame/M_muxA_out[1]
                                                       myGame_myRom/Mram_out16
    SLICE_X13Y41.C2      net (fanout=12)       2.227   M_myRom_out[0]
    SLICE_X13Y41.C       Tilo                  0.259   M_state_q_FSM_FFd8
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y8.B13       net (fanout=12)       1.541   myGame/M_muxA_out[13]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y33.A2       net (fanout=1)        0.988   myGame/myalu/myAdd/n0029[4]
    SLICE_X9Y33.A        Tilo                  0.259   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X9Y32.B1       net (fanout=4)        0.724   z9
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd22_1
                                                       M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CX      net (fanout=1)        1.226   M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CLK     Tdick                 0.114   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.696ns (5.470ns logic, 8.226ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  6.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_1 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.690ns (Levels of Logic = 5)
  Clock Path Skew:      -0.063ns (0.683 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_1 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.BQ       Tcko                  0.430   M_myGame_sqc[2]
                                                       myGame/sequence/M_reg_q_1
    SLICE_X12Y32.C2      net (fanout=12)       1.520   M_myGame_sqc[1]
    SLICE_X12Y32.C       Tilo                  0.255   myGame/M_muxA_out[1]
                                                       myGame_myRom/Mram_out16
    SLICE_X13Y41.C2      net (fanout=12)       2.227   M_myRom_out[0]
    SLICE_X13Y41.C       Tilo                  0.259   M_state_q_FSM_FFd8
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y8.B13       net (fanout=12)       1.541   myGame/M_muxA_out[13]
    DSP48_X0Y8.M3        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y33.A3       net (fanout=1)        0.982   myGame/myalu/myAdd/n0029[3]
    SLICE_X9Y33.A        Tilo                  0.259   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X9Y32.B1       net (fanout=4)        0.724   z9
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd22_1
                                                       M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CX      net (fanout=1)        1.226   M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CLK     Tdick                 0.114   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.690ns (5.470ns logic, 8.220ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  6.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_1 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.686ns (Levels of Logic = 5)
  Clock Path Skew:      -0.063ns (0.683 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_1 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.BQ       Tcko                  0.430   M_myGame_sqc[2]
                                                       myGame/sequence/M_reg_q_1
    SLICE_X12Y32.C2      net (fanout=12)       1.520   M_myGame_sqc[1]
    SLICE_X12Y32.C       Tilo                  0.255   myGame/M_muxA_out[1]
                                                       myGame_myRom/Mram_out16
    SLICE_X13Y41.C2      net (fanout=12)       2.227   M_myRom_out[0]
    SLICE_X13Y41.C       Tilo                  0.259   M_state_q_FSM_FFd8
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y8.B13       net (fanout=12)       1.541   myGame/M_muxA_out[13]
    DSP48_X0Y8.M15       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y33.A1       net (fanout=1)        0.978   myGame/myalu/myAdd/n0029[15]
    SLICE_X9Y33.A        Tilo                  0.259   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X9Y32.B1       net (fanout=4)        0.724   z9
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd22_1
                                                       M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CX      net (fanout=1)        1.226   M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CLK     Tdick                 0.114   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.686ns (5.470ns logic, 8.216ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  6.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_1 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.680ns (Levels of Logic = 5)
  Clock Path Skew:      -0.063ns (0.683 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_1 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.BQ       Tcko                  0.430   M_myGame_sqc[2]
                                                       myGame/sequence/M_reg_q_1
    SLICE_X12Y32.C2      net (fanout=12)       1.520   M_myGame_sqc[1]
    SLICE_X12Y32.C       Tilo                  0.255   myGame/M_muxA_out[1]
                                                       myGame_myRom/Mram_out16
    SLICE_X13Y40.B5      net (fanout=12)       1.724   M_myRom_out[0]
    SLICE_X13Y40.B       Tilo                  0.259   M_state_q_FSM_FFd9
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y8.B7        net (fanout=14)       2.028   myGame/M_muxA_out[7]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y33.A2       net (fanout=1)        0.988   myGame/myalu/myAdd/n0029[4]
    SLICE_X9Y33.A        Tilo                  0.259   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X9Y32.B1       net (fanout=4)        0.724   z9
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd22_1
                                                       M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CX      net (fanout=1)        1.226   M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CLK     Tdick                 0.114   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.680ns (5.470ns logic, 8.210ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  6.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_1 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.674ns (Levels of Logic = 5)
  Clock Path Skew:      -0.063ns (0.683 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_1 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.BQ       Tcko                  0.430   M_myGame_sqc[2]
                                                       myGame/sequence/M_reg_q_1
    SLICE_X12Y32.C2      net (fanout=12)       1.520   M_myGame_sqc[1]
    SLICE_X12Y32.C       Tilo                  0.255   myGame/M_muxA_out[1]
                                                       myGame_myRom/Mram_out16
    SLICE_X13Y40.B5      net (fanout=12)       1.724   M_myRom_out[0]
    SLICE_X13Y40.B       Tilo                  0.259   M_state_q_FSM_FFd9
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y8.B7        net (fanout=14)       2.028   myGame/M_muxA_out[7]
    DSP48_X0Y8.M3        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y33.A3       net (fanout=1)        0.982   myGame/myalu/myAdd/n0029[3]
    SLICE_X9Y33.A        Tilo                  0.259   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X9Y32.B1       net (fanout=4)        0.724   z9
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd22_1
                                                       M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CX      net (fanout=1)        1.226   M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CLK     Tdick                 0.114   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.674ns (5.470ns logic, 8.204ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  6.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_1 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.670ns (Levels of Logic = 5)
  Clock Path Skew:      -0.063ns (0.683 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_1 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.BQ       Tcko                  0.430   M_myGame_sqc[2]
                                                       myGame/sequence/M_reg_q_1
    SLICE_X12Y32.C2      net (fanout=12)       1.520   M_myGame_sqc[1]
    SLICE_X12Y32.C       Tilo                  0.255   myGame/M_muxA_out[1]
                                                       myGame_myRom/Mram_out16
    SLICE_X13Y40.B5      net (fanout=12)       1.724   M_myRom_out[0]
    SLICE_X13Y40.B       Tilo                  0.259   M_state_q_FSM_FFd9
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y8.B7        net (fanout=14)       2.028   myGame/M_muxA_out[7]
    DSP48_X0Y8.M15       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y33.A1       net (fanout=1)        0.978   myGame/myalu/myAdd/n0029[15]
    SLICE_X9Y33.A        Tilo                  0.259   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X9Y32.B1       net (fanout=4)        0.724   z9
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd22_1
                                                       M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CX      net (fanout=1)        1.226   M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CLK     Tdick                 0.114   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.670ns (5.470ns logic, 8.200ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  6.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.704ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.290 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.DQ      Tcko                  0.525   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X10Y30.B2      net (fanout=15)       1.758   M_state_q_FSM_FFd2
    SLICE_X10Y30.B       Tilo                  0.235   myGame/M_muxA_out[3]
                                                       Mmux_M_counter_d101111_1
    SLICE_X13Y41.B5      net (fanout=11)       1.678   Mmux_M_counter_d101111
    SLICE_X13Y41.B       Tilo                  0.259   M_state_q_FSM_FFd8
                                                       myGame/muxA/Mmux_out41
    DSP48_X0Y8.B12       net (fanout=13)       1.785   myGame/M_muxA_out[12]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y33.A2       net (fanout=1)        0.988   myGame/myalu/myAdd/n0029[4]
    SLICE_X9Y33.A        Tilo                  0.259   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X9Y32.B1       net (fanout=4)        0.724   z9
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd22_1
                                                       M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CX      net (fanout=1)        1.226   M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CLK     Tdick                 0.114   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.704ns (5.545ns logic, 8.159ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  6.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.698ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.290 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.DQ      Tcko                  0.525   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X10Y30.B2      net (fanout=15)       1.758   M_state_q_FSM_FFd2
    SLICE_X10Y30.B       Tilo                  0.235   myGame/M_muxA_out[3]
                                                       Mmux_M_counter_d101111_1
    SLICE_X13Y41.B5      net (fanout=11)       1.678   Mmux_M_counter_d101111
    SLICE_X13Y41.B       Tilo                  0.259   M_state_q_FSM_FFd8
                                                       myGame/muxA/Mmux_out41
    DSP48_X0Y8.B12       net (fanout=13)       1.785   myGame/M_muxA_out[12]
    DSP48_X0Y8.M3        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y33.A3       net (fanout=1)        0.982   myGame/myalu/myAdd/n0029[3]
    SLICE_X9Y33.A        Tilo                  0.259   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X9Y32.B1       net (fanout=4)        0.724   z9
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd22_1
                                                       M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CX      net (fanout=1)        1.226   M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CLK     Tdick                 0.114   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.698ns (5.545ns logic, 8.153ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  6.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.694ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.290 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.DQ      Tcko                  0.525   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X10Y30.B2      net (fanout=15)       1.758   M_state_q_FSM_FFd2
    SLICE_X10Y30.B       Tilo                  0.235   myGame/M_muxA_out[3]
                                                       Mmux_M_counter_d101111_1
    SLICE_X13Y41.B5      net (fanout=11)       1.678   Mmux_M_counter_d101111
    SLICE_X13Y41.B       Tilo                  0.259   M_state_q_FSM_FFd8
                                                       myGame/muxA/Mmux_out41
    DSP48_X0Y8.B12       net (fanout=13)       1.785   myGame/M_muxA_out[12]
    DSP48_X0Y8.M15       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y33.A1       net (fanout=1)        0.978   myGame/myalu/myAdd/n0029[15]
    SLICE_X9Y33.A        Tilo                  0.259   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X9Y32.B1       net (fanout=4)        0.724   z9
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd22_1
                                                       M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CX      net (fanout=1)        1.226   M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CLK     Tdick                 0.114   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.694ns (5.545ns logic, 8.149ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  6.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/level/M_reg_q_0 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.647ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.683 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/level/M_reg_q_0 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.AMUX    Tshcko                0.518   M_myGame_wl
                                                       myGame/level/M_reg_q_0
    SLICE_X12Y32.C4      net (fanout=9)        1.516   M_myGame_lvl[0]
    SLICE_X12Y32.C       Tilo                  0.255   myGame/M_muxA_out[1]
                                                       myGame_myRom/Mram_out16
    SLICE_X13Y41.C2      net (fanout=12)       2.227   M_myRom_out[0]
    SLICE_X13Y41.C       Tilo                  0.259   M_state_q_FSM_FFd8
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y8.B13       net (fanout=12)       1.541   myGame/M_muxA_out[13]
    DSP48_X0Y8.M10       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y31.D4       net (fanout=1)        0.966   myGame/myalu/myAdd/n0029[10]
    SLICE_X9Y31.D        Tilo                  0.259   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z11
    SLICE_X9Y32.B3       net (fanout=4)        0.613   z10
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd22_1
                                                       M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CX      net (fanout=1)        1.226   M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CLK     Tdick                 0.114   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.647ns (5.558ns logic, 8.089ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  6.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/level/M_reg_q_0 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.631ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.683 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/level/M_reg_q_0 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.AMUX    Tshcko                0.518   M_myGame_wl
                                                       myGame/level/M_reg_q_0
    SLICE_X12Y32.C4      net (fanout=9)        1.516   M_myGame_lvl[0]
    SLICE_X12Y32.C       Tilo                  0.255   myGame/M_muxA_out[1]
                                                       myGame_myRom/Mram_out16
    SLICE_X13Y40.B5      net (fanout=12)       1.724   M_myRom_out[0]
    SLICE_X13Y40.B       Tilo                  0.259   M_state_q_FSM_FFd9
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y8.B7        net (fanout=14)       2.028   myGame/M_muxA_out[7]
    DSP48_X0Y8.M10       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y31.D4       net (fanout=1)        0.966   myGame/myalu/myAdd/n0029[10]
    SLICE_X9Y31.D        Tilo                  0.259   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z11
    SLICE_X9Y32.B3       net (fanout=4)        0.613   z10
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd22_1
                                                       M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CX      net (fanout=1)        1.226   M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CLK     Tdick                 0.114   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.631ns (5.558ns logic, 8.073ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  6.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/level/M_reg_q_0 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.596ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.683 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/level/M_reg_q_0 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.AMUX    Tshcko                0.518   M_myGame_wl
                                                       myGame/level/M_reg_q_0
    SLICE_X12Y32.C4      net (fanout=9)        1.516   M_myGame_lvl[0]
    SLICE_X12Y32.C       Tilo                  0.255   myGame/M_muxA_out[1]
                                                       myGame_myRom/Mram_out16
    SLICE_X13Y41.C2      net (fanout=12)       2.227   M_myRom_out[0]
    SLICE_X13Y41.C       Tilo                  0.259   M_state_q_FSM_FFd8
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y8.B13       net (fanout=12)       1.541   myGame/M_muxA_out[13]
    DSP48_X0Y8.M1        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y33.A6       net (fanout=1)        0.804   myGame/myalu/myAdd/n0029[1]
    SLICE_X9Y33.A        Tilo                  0.259   M_myGame_display[2]
                                                       myGame/myalu/myAdd/z10
    SLICE_X9Y32.B1       net (fanout=4)        0.724   z9
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd22_1
                                                       M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CX      net (fanout=1)        1.226   M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CLK     Tdick                 0.114   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.596ns (5.558ns logic, 8.038ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  6.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_1 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.563ns (Levels of Logic = 5)
  Clock Path Skew:      -0.063ns (0.683 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_1 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.BQ       Tcko                  0.430   M_myGame_sqc[2]
                                                       myGame/sequence/M_reg_q_1
    SLICE_X12Y32.C2      net (fanout=12)       1.520   M_myGame_sqc[1]
    SLICE_X12Y32.C       Tilo                  0.255   myGame/M_muxA_out[1]
                                                       myGame_myRom/Mram_out16
    SLICE_X13Y41.C2      net (fanout=12)       2.227   M_myRom_out[0]
    SLICE_X13Y41.C       Tilo                  0.259   M_state_q_FSM_FFd8
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y8.B13       net (fanout=12)       1.541   myGame/M_muxA_out[13]
    DSP48_X0Y8.M10       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y31.D4       net (fanout=1)        0.966   myGame/myalu/myAdd/n0029[10]
    SLICE_X9Y31.D        Tilo                  0.259   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z11
    SLICE_X9Y32.B3       net (fanout=4)        0.613   z10
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd22_1
                                                       M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CX      net (fanout=1)        1.226   M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CLK     Tdick                 0.114   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.563ns (5.470ns logic, 8.093ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  6.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/level/M_reg_q_0 (FF)
  Destination:          M_state_q_FSM_FFd22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.591ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.683 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/level/M_reg_q_0 to M_state_q_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.AMUX    Tshcko                0.518   M_myGame_wl
                                                       myGame/level/M_reg_q_0
    SLICE_X12Y32.C4      net (fanout=9)        1.516   M_myGame_lvl[0]
    SLICE_X12Y32.C       Tilo                  0.255   myGame/M_muxA_out[1]
                                                       myGame_myRom/Mram_out16
    SLICE_X13Y41.C2      net (fanout=12)       2.227   M_myRom_out[0]
    SLICE_X13Y41.C       Tilo                  0.259   M_state_q_FSM_FFd8
                                                       myGame/muxA/Mmux_out51
    DSP48_X0Y8.B13       net (fanout=12)       1.541   myGame/M_muxA_out[13]
    DSP48_X0Y8.M12       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y31.D5       net (fanout=1)        0.910   myGame/myalu/myAdd/n0029[12]
    SLICE_X9Y31.D        Tilo                  0.259   M_myGame_sqc[2]
                                                       myGame/myalu/myAdd/z11
    SLICE_X9Y32.B3       net (fanout=4)        0.613   z10
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd22_1
                                                       M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CX      net (fanout=1)        1.226   M_state_q_FSM_FFd22-In
    SLICE_X13Y36.CLK     Tdick                 0.114   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                     13.591ns (5.558ns logic, 8.033ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[11]/CLK
  Logical resource: myGame/board/M_reg_q_15/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_myGame_display[11]/SR
  Logical resource: myGame/board/M_reg_q_15/SR
  Location pin: SLICE_X8Y37.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[11]/CLK
  Logical resource: myGame/board/M_reg_q_11/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd16/CLK
  Logical resource: M_state_q_FSM_FFd16/CK
  Location pin: SLICE_X8Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd26/CLK
  Logical resource: M_state_q_FSM_FFd26/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd7/CLK
  Logical resource: M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_state_q_FSM_FFd7/SR
  Logical resource: M_state_q_FSM_FFd3/SR
  Location pin: SLICE_X12Y30.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd7/CLK
  Logical resource: M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd7/CLK
  Logical resource: M_state_q_FSM_FFd6/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd7/CLK
  Logical resource: M_state_q_FSM_FFd7/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[10]/CLK
  Logical resource: myGame/board/M_reg_q_5/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_myGame_display[10]/SR
  Logical resource: myGame/board/M_reg_q_5/SR
  Location pin: SLICE_X12Y38.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[10]/CLK
  Logical resource: myGame/board/M_reg_q_9/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[10]/CLK
  Logical resource: myGame/board/M_reg_q_10/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd10/CLK
  Logical resource: M_state_q_FSM_FFd10/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2/CLK
  Logical resource: M_state_q_FSM_FFd21/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_state_q_FSM_FFd2/SR
  Logical resource: M_state_q_FSM_FFd21/SR
  Location pin: SLICE_X12Y40.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2/CLK
  Logical resource: M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2/CLK
  Logical resource: M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: myGame/M_muxA_out[3]/SR
  Logical resource: M_state_q_FSM_FFd5/SR
  Location pin: SLICE_X10Y30.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X6Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X6Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X6Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myGame/M_muxA_out[3]/CLK
  Logical resource: M_state_q_FSM_FFd5/CK
  Location pin: SLICE_X10Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myGame/M_sequence_out[11]/CLK
  Logical resource: myGame/sequence/M_reg_q_8/CK
  Location pin: SLICE_X10Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myGame/M_sequence_out[11]/CLK
  Logical resource: myGame/sequence/M_reg_q_9/CK
  Location pin: SLICE_X10Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myGame/M_sequence_out[11]/CLK
  Logical resource: myGame/sequence/M_reg_q_10/CK
  Location pin: SLICE_X10Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myGame/M_sequence_out[11]/CLK
  Logical resource: myGame/sequence/M_reg_q_11/CK
  Location pin: SLICE_X10Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd13/CLK
  Logical resource: M_state_q_FSM_FFd13/CK
  Location pin: SLICE_X10Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.933|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 111597 paths, 0 nets, and 1646 connections

Design statistics:
   Minimum period:  13.933ns{1}   (Maximum frequency:  71.772MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 30 20:25:33 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



