Analysis & Synthesis report for processor
Fri Feb 21 04:50:36 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Physical Synthesis Netlist Optimizations
 14. Multiplexer Restructuring Statistics (No Restructuring Performed)
 15. Source assignments for InstructionMemory:IM|altsyncram:altsyncram_component|altsyncram_kr82:auto_generated
 16. Source assignments for DataMemory:DM|altsyncram:altsyncram_component|altsyncram_8qo2:auto_generated
 17. Parameter Settings for User Entity Instance: InstructionMemory:IM|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: mini_Control_Unit:mcu1
 19. Parameter Settings for User Entity Instance: mini_Control_Unit:mcu2
 20. Parameter Settings for User Entity Instance: Mux3to1:writeReg1D
 21. Parameter Settings for User Entity Instance: ControlUnit:CU_inst1
 22. Parameter Settings for User Entity Instance: ControlUnit:CU_inst2
 23. Parameter Settings for User Entity Instance: Mux5to1:Forward_A_inst1
 24. Parameter Settings for User Entity Instance: Mux5to1:Forward_B_inst1
 25. Parameter Settings for User Entity Instance: Mux5to1:Forward_A_inst2
 26. Parameter Settings for User Entity Instance: Mux5to1:Forward_B_inst2
 27. Parameter Settings for User Entity Instance: mux2to1:Final_Alu_inst1_B_Src
 28. Parameter Settings for User Entity Instance: mux2to1:Final_Alu_inst2_B_Src
 29. Parameter Settings for User Entity Instance: Mux3to1:regDstEMux_inst1
 30. Parameter Settings for User Entity Instance: Mux3to1:regDstEMux_inst2
 31. Parameter Settings for User Entity Instance: DataMemory:DM|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: Mux3to1:WRITE_BACK_MUX_INST1
 33. Parameter Settings for User Entity Instance: Mux3to1:WRITE_BACK_MUX_INST2
 34. altsyncram Parameter Settings by Entity Instance
 35. Port Connectivity Checks: "Mux3to1:WRITE_BACK_MUX_INST2"
 36. Port Connectivity Checks: "Mux3to1:WRITE_BACK_MUX_INST1"
 37. Port Connectivity Checks: "EX_MEM_inst2Pipe:EX_MEM_INST2_PIPE"
 38. Port Connectivity Checks: "Mux3to1:regDstEMux_inst2"
 39. Port Connectivity Checks: "Mux3to1:regDstEMux_inst1"
 40. Port Connectivity Checks: "ALU:ALU_2"
 41. Port Connectivity Checks: "ALU:ALU_1"
 42. Port Connectivity Checks: "Mux3to1:writeReg1D"
 43. Post-Synthesis Netlist Statistics for Top Partition
 44. Elapsed Time Per Partition
 45. Analysis & Synthesis Messages
 46. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Feb 21 04:50:36 2025       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; processor                                   ;
; Top-level Entity Name              ; dual_issue_processor                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 9,523                                       ;
;     Total combinational functions  ; 9,499                                       ;
;     Dedicated logic registers      ; 2,185                                       ;
; Total registers                    ; 2185                                        ;
; Total pins                         ; 10                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 139,264                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+------------------------------------------------------------------+----------------------+--------------------+
; Option                                                           ; Setting              ; Default Value      ;
+------------------------------------------------------------------+----------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G       ;                    ;
; Top-level entity name                                            ; dual_issue_processor ; processor          ;
; Family name                                                      ; MAX 10               ; Cyclone V          ;
; Restructure Multiplexers                                         ; Off                  ; Auto               ;
; Use smart compilation                                            ; Off                  ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                   ; On                 ;
; Enable compact report table                                      ; Off                  ; Off                ;
; Create Debugging Nodes for IP Cores                              ; Off                  ; Off                ;
; Preserve fewer node names                                        ; On                   ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable               ; Enable             ;
; Verilog Version                                                  ; Verilog_2001         ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993            ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                 ; Auto               ;
; Safe State Machine                                               ; Off                  ; Off                ;
; Extract Verilog State Machines                                   ; On                   ; On                 ;
; Extract VHDL State Machines                                      ; On                   ; On                 ;
; Ignore Verilog initial constructs                                ; Off                  ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                 ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                  ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                   ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                   ; On                 ;
; Parallel Synthesis                                               ; On                   ; On                 ;
; DSP Block Balancing                                              ; Auto                 ; Auto               ;
; NOT Gate Push-Back                                               ; On                   ; On                 ;
; Power-Up Don't Care                                              ; On                   ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                  ; Off                ;
; Remove Duplicate Registers                                       ; On                   ; On                 ;
; Ignore CARRY Buffers                                             ; Off                  ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                  ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                  ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                  ; Off                ;
; Ignore LCELL Buffers                                             ; Off                  ; Off                ;
; Ignore SOFT Buffers                                              ; On                   ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                  ; Off                ;
; Optimization Technique                                           ; Balanced             ; Balanced           ;
; Carry Chain Length                                               ; 70                   ; 70                 ;
; Auto Carry Chains                                                ; On                   ; On                 ;
; Auto Open-Drain Pins                                             ; On                   ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                  ; Off                ;
; Auto ROM Replacement                                             ; On                   ; On                 ;
; Auto RAM Replacement                                             ; On                   ; On                 ;
; Auto DSP Block Replacement                                       ; On                   ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                 ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                 ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                   ; On                 ;
; Strict RAM Replacement                                           ; Off                  ; Off                ;
; Allow Synchronous Control Signals                                ; On                   ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                  ; Off                ;
; Auto RAM Block Balancing                                         ; On                   ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                  ; Off                ;
; Auto Resource Sharing                                            ; Off                  ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                  ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                  ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                  ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                   ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                  ; Off                ;
; Timing-Driven Synthesis                                          ; On                   ; On                 ;
; Report Parameter Settings                                        ; On                   ; On                 ;
; Report Source Assignments                                        ; On                   ; On                 ;
; Report Connectivity Checks                                       ; On                   ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                  ; Off                ;
; Synchronization Register Chain Length                            ; 2                    ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation   ; Normal compilation ;
; HDL message level                                                ; Level2               ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                  ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                 ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                 ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                  ; 100                ;
; Clock MUX Protection                                             ; On                   ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                  ; Off                ;
; Block Design Naming                                              ; Auto                 ; Auto               ;
; SDC constraint protection                                        ; Off                  ; Off                ;
; Synthesis Effort                                                 ; Auto                 ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                   ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                  ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium               ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                 ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                   ; On                 ;
+------------------------------------------------------------------+----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
;     Processor 5            ;   0.2%      ;
;     Processor 6            ;   0.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                  ;
+-----------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                             ; Library ;
+-----------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+
; InstructionMemory.v                     ; yes             ; User Wizard-Generated File             ; C:/Users/Windows/Desktop/dual-old/dual_issue_git/InstructionMemory.v                     ;         ;
; DataMemory.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/Windows/Desktop/dual-old/dual_issue_git/DataMemory.v                            ;         ;
; XnorGate.v                              ; yes             ; User Verilog HDL File                  ; C:/Users/Windows/Desktop/dual-old/dual_issue_git/XnorGate.v                              ;         ;
; SignExtend.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/Windows/Desktop/dual-old/dual_issue_git/SignExtend.v                            ;         ;
; RegFile.v                               ; yes             ; User Verilog HDL File                  ; C:/Users/Windows/Desktop/dual-old/dual_issue_git/RegFile.v                               ;         ;
; Mux5to1.v                               ; yes             ; User Verilog HDL File                  ; C:/Users/Windows/Desktop/dual-old/dual_issue_git/Mux5to1.v                               ;         ;
; Mux3to1.v                               ; yes             ; User Verilog HDL File                  ; C:/Users/Windows/Desktop/dual-old/dual_issue_git/Mux3to1.v                               ;         ;
; mux2to1.v                               ; yes             ; User Verilog HDL File                  ; C:/Users/Windows/Desktop/dual-old/dual_issue_git/mux2to1.v                               ;         ;
; MEM_WB_inst2Pipe.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/Windows/Desktop/dual-old/dual_issue_git/MEM_WB_inst2Pipe.v                      ;         ;
; MEM_WB_inst1Pipe.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/Windows/Desktop/dual-old/dual_issue_git/MEM_WB_inst1Pipe.v                      ;         ;
; IF_ID1_Pipe.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/Windows/Desktop/dual-old/dual_issue_git/IF_ID1_Pipe.v                           ;         ;
; ID_EX_inst2Pipe.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/Windows/Desktop/dual-old/dual_issue_git/ID_EX_inst2Pipe.v                       ;         ;
; ID_EX_inst1Pipe.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/Windows/Desktop/dual-old/dual_issue_git/ID_EX_inst1Pipe.v                       ;         ;
; ForwardingUnit.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/Windows/Desktop/dual-old/dual_issue_git/ForwardingUnit.v                        ;         ;
; EX_MEM_inst2Pipe.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/Windows/Desktop/dual-old/dual_issue_git/EX_MEM_inst2Pipe.v                      ;         ;
; EX_MEM_inst1Pipe.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/Windows/Desktop/dual-old/dual_issue_git/EX_MEM_inst1Pipe.v                      ;         ;
; dual_issue_processor.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/Windows/Desktop/dual-old/dual_issue_git/dual_issue_processor.v                  ;         ;
; ControlUnit.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/Windows/Desktop/dual-old/dual_issue_git/ControlUnit.v                           ;         ;
; BranchCmpUnit.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/Windows/Desktop/dual-old/dual_issue_git/BranchCmpUnit.v                         ;         ;
; ANDGate.v                               ; yes             ; User Verilog HDL File                  ; C:/Users/Windows/Desktop/dual-old/dual_issue_git/ANDGate.v                               ;         ;
; ALU.v                                   ; yes             ; User Verilog HDL File                  ; C:/Users/Windows/Desktop/dual-old/dual_issue_git/ALU.v                                   ;         ;
; mini_Control_Unit.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/Windows/Desktop/dual-old/dual_issue_git/mini_Control_Unit.v                     ;         ;
; BPU.v                                   ; yes             ; User Verilog HDL File                  ; C:/Users/Windows/Desktop/dual-old/dual_issue_git/BPU.v                                   ;         ;
; altsyncram.tdf                          ; yes             ; Megafunction                           ; e:/quartusprime/quartus/libraries/megafunctions/altsyncram.tdf                           ;         ;
; stratix_ram_block.inc                   ; yes             ; Megafunction                           ; e:/quartusprime/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;         ;
; lpm_mux.inc                             ; yes             ; Megafunction                           ; e:/quartusprime/quartus/libraries/megafunctions/lpm_mux.inc                              ;         ;
; lpm_decode.inc                          ; yes             ; Megafunction                           ; e:/quartusprime/quartus/libraries/megafunctions/lpm_decode.inc                           ;         ;
; aglobal201.inc                          ; yes             ; Megafunction                           ; e:/quartusprime/quartus/libraries/megafunctions/aglobal201.inc                           ;         ;
; a_rdenreg.inc                           ; yes             ; Megafunction                           ; e:/quartusprime/quartus/libraries/megafunctions/a_rdenreg.inc                            ;         ;
; altrom.inc                              ; yes             ; Megafunction                           ; e:/quartusprime/quartus/libraries/megafunctions/altrom.inc                               ;         ;
; altram.inc                              ; yes             ; Megafunction                           ; e:/quartusprime/quartus/libraries/megafunctions/altram.inc                               ;         ;
; altdpram.inc                            ; yes             ; Megafunction                           ; e:/quartusprime/quartus/libraries/megafunctions/altdpram.inc                             ;         ;
; db/altsyncram_kr82.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Windows/Desktop/dual-old/dual_issue_git/db/altsyncram_kr82.tdf                  ;         ;
; instructionmemoryinitializationfile.mif ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Windows/Desktop/dual-old/dual_issue_git/instructionmemoryinitializationfile.mif ;         ;
; db/altsyncram_8qo2.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Windows/Desktop/dual-old/dual_issue_git/db/altsyncram_8qo2.tdf                  ;         ;
; datamemoryinitializationfile.mif        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Windows/Desktop/dual-old/dual_issue_git/datamemoryinitializationfile.mif        ;         ;
+-----------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 9,523     ;
;                                             ;           ;
; Total combinational functions               ; 9499      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 6186      ;
;     -- 3 input functions                    ; 3156      ;
;     -- <=2 input functions                  ; 157       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 9189      ;
;     -- arithmetic mode                      ; 310       ;
;                                             ;           ;
; Total registers                             ; 2185      ;
;     -- Dedicated logic registers            ; 2185      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 10        ;
; Total memory bits                           ; 139264    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 2249      ;
; Total fan-out                               ; 42938     ;
; Average fan-out                             ; 3.65      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                       ; Entity Name          ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |dual_issue_processor                     ; 9499 (247)          ; 2185 (9)                  ; 139264      ; 0          ; 0            ; 0       ; 0         ; 10   ; 0            ; 0          ; |dual_issue_processor                                                                                     ; dual_issue_processor ; work         ;
;    |ALU:ALU_1|                            ; 635 (635)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|ALU:ALU_1                                                                           ; ALU                  ; work         ;
;    |ALU:ALU_2|                            ; 463 (463)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|ALU:ALU_2                                                                           ; ALU                  ; work         ;
;    |ANDGate:branchAnd_1|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|ANDGate:branchAnd_1                                                                 ; ANDGate              ; work         ;
;    |ANDGate:branchAnd_2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|ANDGate:branchAnd_2                                                                 ; ANDGate              ; work         ;
;    |BPU:bpu|                              ; 2176 (2176)         ; 579 (579)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|BPU:bpu                                                                             ; BPU                  ; work         ;
;    |BranchCmpUnit:branch_unit_inst1|      ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|BranchCmpUnit:branch_unit_inst1                                                     ; BranchCmpUnit        ; work         ;
;    |BranchCmpUnit:branch_unit_inst2|      ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|BranchCmpUnit:branch_unit_inst2                                                     ; BranchCmpUnit        ; work         ;
;    |ControlUnit:CU_inst1|                 ; 35 (35)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|ControlUnit:CU_inst1                                                                ; ControlUnit          ; work         ;
;    |ControlUnit:CU_inst2|                 ; 38 (38)             ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|ControlUnit:CU_inst2                                                                ; ControlUnit          ; work         ;
;    |DataMemory:DM|                        ; 0 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|DataMemory:DM                                                                       ; DataMemory           ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|DataMemory:DM|altsyncram:altsyncram_component                                       ; altsyncram           ; work         ;
;          |altsyncram_8qo2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|DataMemory:DM|altsyncram:altsyncram_component|altsyncram_8qo2:auto_generated        ; altsyncram_8qo2      ; work         ;
;    |EX_MEM_inst1Pipe:EX_MEM_INST1_PIPE|   ; 0 (0)               ; 81 (81)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|EX_MEM_inst1Pipe:EX_MEM_INST1_PIPE                                                  ; EX_MEM_inst1Pipe     ; work         ;
;    |EX_MEM_inst2Pipe:EX_MEM_INST2_PIPE|   ; 239 (239)           ; 84 (84)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|EX_MEM_inst2Pipe:EX_MEM_INST2_PIPE                                                  ; EX_MEM_inst2Pipe     ; work         ;
;    |ForwardingUnit:FU|                    ; 83 (83)             ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|ForwardingUnit:FU                                                                   ; ForwardingUnit       ; work         ;
;    |ID_EX_inst1Pipe:ID_EX_INST1_PIPE|     ; 57 (57)             ; 115 (115)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|ID_EX_inst1Pipe:ID_EX_INST1_PIPE                                                    ; ID_EX_inst1Pipe      ; work         ;
;    |ID_EX_inst2Pipe:ID_EX_INST2_PIPE|     ; 56 (56)             ; 110 (110)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|ID_EX_inst2Pipe:ID_EX_INST2_PIPE                                                    ; ID_EX_inst2Pipe      ; work         ;
;    |IF_ID1_Pipe:FETCH_DECODE1_PIPE|       ; 98 (98)             ; 98 (98)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|IF_ID1_Pipe:FETCH_DECODE1_PIPE                                                      ; IF_ID1_Pipe          ; work         ;
;    |InstructionMemory:IM|                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|InstructionMemory:IM                                                                ; InstructionMemory    ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|InstructionMemory:IM|altsyncram:altsyncram_component                                ; altsyncram           ; work         ;
;          |altsyncram_kr82:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|InstructionMemory:IM|altsyncram:altsyncram_component|altsyncram_kr82:auto_generated ; altsyncram_kr82      ; work         ;
;    |MEM_WB_inst1Pipe:MEM_WB_INST1_PIPE|   ; 0 (0)               ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|MEM_WB_inst1Pipe:MEM_WB_INST1_PIPE                                                  ; MEM_WB_inst1Pipe     ; work         ;
;    |MEM_WB_inst2Pipe:MEM_WB_INST2_PIPE|   ; 0 (0)               ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|MEM_WB_inst2Pipe:MEM_WB_INST2_PIPE                                                  ; MEM_WB_inst2Pipe     ; work         ;
;    |Mux3to1:WRITE_BACK_MUX_INST1|         ; 40 (40)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|Mux3to1:WRITE_BACK_MUX_INST1                                                        ; Mux3to1              ; work         ;
;    |Mux3to1:WRITE_BACK_MUX_INST2|         ; 40 (40)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|Mux3to1:WRITE_BACK_MUX_INST2                                                        ; Mux3to1              ; work         ;
;    |Mux3to1:regDstEMux_inst1|             ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|Mux3to1:regDstEMux_inst1                                                            ; Mux3to1              ; work         ;
;    |Mux3to1:regDstEMux_inst2|             ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|Mux3to1:regDstEMux_inst2                                                            ; Mux3to1              ; work         ;
;    |Mux3to1:writeReg1D|                   ; 5 (5)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|Mux3to1:writeReg1D                                                                  ; Mux3to1              ; work         ;
;    |Mux5to1:Forward_A_inst1|              ; 96 (96)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|Mux5to1:Forward_A_inst1                                                             ; Mux5to1              ; work         ;
;    |Mux5to1:Forward_A_inst2|              ; 113 (113)           ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|Mux5to1:Forward_A_inst2                                                             ; Mux5to1              ; work         ;
;    |Mux5to1:Forward_B_inst1|              ; 96 (96)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|Mux5to1:Forward_B_inst1                                                             ; Mux5to1              ; work         ;
;    |Mux5to1:Forward_B_inst2|              ; 96 (96)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|Mux5to1:Forward_B_inst2                                                             ; Mux5to1              ; work         ;
;    |RegFile:RF|                           ; 4741 (4741)         ; 995 (995)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|RegFile:RF                                                                          ; RegFile              ; work         ;
;    |SignExtend:inst1_imm|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|SignExtend:inst1_imm                                                                ; SignExtend           ; work         ;
;    |SignExtend:inst2_imm|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|SignExtend:inst2_imm                                                                ; SignExtend           ; work         ;
;    |XnorGate:XnorBranch_2|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|XnorGate:XnorBranch_2                                                               ; XnorGate             ; work         ;
;    |mux2to1:Final_Alu_inst1_B_Src|        ; 43 (43)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|mux2to1:Final_Alu_inst1_B_Src                                                       ; mux2to1              ; work         ;
;    |mux2to1:Final_Alu_inst2_B_Src|        ; 43 (43)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |dual_issue_processor|mux2to1:Final_Alu_inst2_B_Src                                                       ; mux2to1              ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------+
; Name                                                                                           ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                     ;
+------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------+
; DataMemory:DM|altsyncram:altsyncram_component|altsyncram_8qo2:auto_generated|ALTSYNCRAM        ; M9K  ; True Dual Port ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; dataMemoryInitializationFile.mif        ;
; InstructionMemory:IM|altsyncram:altsyncram_component|altsyncram_kr82:auto_generated|ALTSYNCRAM ; M9K  ; True Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; instructionMemoryInitializationFile.mif ;
+------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+---------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                            ; IP Include File     ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+---------------------+
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |dual_issue_processor|DataMemory:DM        ; DataMemory.v        ;
; Altera ; ROM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |dual_issue_processor|InstructionMemory:IM ; InstructionMemory.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                            ;
+----------------------------------------------------------+--------------------------------------------------------------------+
; Register name                                            ; Reason for Removal                                                 ;
+----------------------------------------------------------+--------------------------------------------------------------------+
; ID_EX_inst2Pipe:ID_EX_INST2_PIPE|MemtoReg_inst2_EX[0]    ; Merged with ID_EX_inst2Pipe:ID_EX_INST2_PIPE|MemReadEn_inst2_EX    ;
; ID_EX_inst2Pipe:ID_EX_INST2_PIPE|RegDst_inst2_EX[1]      ; Merged with ID_EX_inst2Pipe:ID_EX_INST2_PIPE|MemtoReg_inst2_EX[1]  ;
; ID_EX_inst1Pipe:ID_EX_INST1_PIPE|RegDst_inst1_EX[1]      ; Merged with ID_EX_inst1Pipe:ID_EX_INST1_PIPE|MemtoReg_inst1_EX[1]  ;
; ID_EX_inst1Pipe:ID_EX_INST1_PIPE|MemtoReg_inst1_EX[0]    ; Merged with ID_EX_inst1Pipe:ID_EX_INST1_PIPE|MemReadEn_inst1_EX    ;
; ID_EX_inst2Pipe:ID_EX_INST2_PIPE|Imm_EX_inst2[17..31]    ; Merged with ID_EX_inst2Pipe:ID_EX_INST2_PIPE|Imm_EX_inst2[16]      ;
; ID_EX_inst1Pipe:ID_EX_INST1_PIPE|Imm_EX_inst1[17..31]    ; Merged with ID_EX_inst1Pipe:ID_EX_INST1_PIPE|Imm_EX_inst1[16]      ;
; EX_MEM_inst2Pipe:EX_MEM_INST2_PIPE|MemtoReg_inst2_Mem[0] ; Merged with EX_MEM_inst2Pipe:EX_MEM_INST2_PIPE|MemReadEn_inst2_Mem ;
; EX_MEM_inst1Pipe:EX_MEM_INST1_PIPE|MemtoReg_inst1_Mem[0] ; Merged with EX_MEM_inst1Pipe:EX_MEM_INST1_PIPE|MemReadEn_inst1_Mem ;
; ID_EX_inst1Pipe:ID_EX_INST1_PIPE|Rd_EX_inst1[4]          ; Merged with ID_EX_inst1Pipe:ID_EX_INST1_PIPE|Imm_EX_inst1[15]      ;
; ID_EX_inst1Pipe:ID_EX_INST1_PIPE|Rd_EX_inst1[3]          ; Merged with ID_EX_inst1Pipe:ID_EX_INST1_PIPE|Imm_EX_inst1[14]      ;
; ID_EX_inst1Pipe:ID_EX_INST1_PIPE|Rd_EX_inst1[2]          ; Merged with ID_EX_inst1Pipe:ID_EX_INST1_PIPE|Imm_EX_inst1[13]      ;
; ID_EX_inst1Pipe:ID_EX_INST1_PIPE|Rd_EX_inst1[1]          ; Merged with ID_EX_inst1Pipe:ID_EX_INST1_PIPE|Imm_EX_inst1[12]      ;
; ID_EX_inst1Pipe:ID_EX_INST1_PIPE|Rd_EX_inst1[0]          ; Merged with ID_EX_inst1Pipe:ID_EX_INST1_PIPE|Imm_EX_inst1[11]      ;
; ID_EX_inst2Pipe:ID_EX_INST2_PIPE|Rd_EX_inst2[4]          ; Merged with ID_EX_inst2Pipe:ID_EX_INST2_PIPE|Imm_EX_inst2[15]      ;
; ID_EX_inst2Pipe:ID_EX_INST2_PIPE|Rd_EX_inst2[3]          ; Merged with ID_EX_inst2Pipe:ID_EX_INST2_PIPE|Imm_EX_inst2[14]      ;
; ID_EX_inst2Pipe:ID_EX_INST2_PIPE|Rd_EX_inst2[2]          ; Merged with ID_EX_inst2Pipe:ID_EX_INST2_PIPE|Imm_EX_inst2[13]      ;
; ID_EX_inst2Pipe:ID_EX_INST2_PIPE|Rd_EX_inst2[1]          ; Merged with ID_EX_inst2Pipe:ID_EX_INST2_PIPE|Imm_EX_inst2[12]      ;
; ID_EX_inst2Pipe:ID_EX_INST2_PIPE|Rd_EX_inst2[0]          ; Merged with ID_EX_inst2Pipe:ID_EX_INST2_PIPE|Imm_EX_inst2[11]      ;
; ID_EX_inst2Pipe:ID_EX_INST2_PIPE|shamt_inst2_EX[4]       ; Merged with ID_EX_inst2Pipe:ID_EX_INST2_PIPE|Imm_EX_inst2[10]      ;
; ID_EX_inst2Pipe:ID_EX_INST2_PIPE|shamt_inst2_EX[3]       ; Merged with ID_EX_inst2Pipe:ID_EX_INST2_PIPE|Imm_EX_inst2[9]       ;
; ID_EX_inst2Pipe:ID_EX_INST2_PIPE|shamt_inst2_EX[2]       ; Merged with ID_EX_inst2Pipe:ID_EX_INST2_PIPE|Imm_EX_inst2[8]       ;
; ID_EX_inst2Pipe:ID_EX_INST2_PIPE|shamt_inst2_EX[1]       ; Merged with ID_EX_inst2Pipe:ID_EX_INST2_PIPE|Imm_EX_inst2[7]       ;
; ID_EX_inst2Pipe:ID_EX_INST2_PIPE|shamt_inst2_EX[0]       ; Merged with ID_EX_inst2Pipe:ID_EX_INST2_PIPE|Imm_EX_inst2[6]       ;
; ID_EX_inst1Pipe:ID_EX_INST1_PIPE|shamt_inst1_EX[0]       ; Merged with ID_EX_inst1Pipe:ID_EX_INST1_PIPE|Imm_EX_inst1[6]       ;
; ID_EX_inst1Pipe:ID_EX_INST1_PIPE|shamt_inst1_EX[1]       ; Merged with ID_EX_inst1Pipe:ID_EX_INST1_PIPE|Imm_EX_inst1[7]       ;
; ID_EX_inst1Pipe:ID_EX_INST1_PIPE|shamt_inst1_EX[4]       ; Merged with ID_EX_inst1Pipe:ID_EX_INST1_PIPE|Imm_EX_inst1[10]      ;
; ID_EX_inst1Pipe:ID_EX_INST1_PIPE|shamt_inst1_EX[3]       ; Merged with ID_EX_inst1Pipe:ID_EX_INST1_PIPE|Imm_EX_inst1[9]       ;
; ID_EX_inst1Pipe:ID_EX_INST1_PIPE|shamt_inst1_EX[2]       ; Merged with ID_EX_inst1Pipe:ID_EX_INST1_PIPE|Imm_EX_inst1[8]       ;
; RegFile:RF|registers[0][0]                               ; Stuck at GND due to stuck port data_in                             ;
; RegFile:RF|registers[0][1]                               ; Stuck at GND due to stuck port data_in                             ;
; RegFile:RF|registers[0][2]                               ; Stuck at GND due to stuck port data_in                             ;
; RegFile:RF|registers[0][3]                               ; Stuck at GND due to stuck port data_in                             ;
; RegFile:RF|registers[0][4]                               ; Stuck at GND due to stuck port data_in                             ;
; RegFile:RF|registers[0][5]                               ; Stuck at GND due to stuck port data_in                             ;
; RegFile:RF|registers[0][6]                               ; Stuck at GND due to stuck port data_in                             ;
; RegFile:RF|registers[0][7]                               ; Stuck at GND due to stuck port data_in                             ;
; RegFile:RF|registers[0][31]                              ; Stuck at GND due to stuck port data_in                             ;
; RegFile:RF|registers[0][30]                              ; Stuck at GND due to stuck port data_in                             ;
; RegFile:RF|registers[0][29]                              ; Stuck at GND due to stuck port data_in                             ;
; RegFile:RF|registers[0][28]                              ; Stuck at GND due to stuck port data_in                             ;
; RegFile:RF|registers[0][27]                              ; Stuck at GND due to stuck port data_in                             ;
; RegFile:RF|registers[0][26]                              ; Stuck at GND due to stuck port data_in                             ;
; RegFile:RF|registers[0][25]                              ; Stuck at GND due to stuck port data_in                             ;
; RegFile:RF|registers[0][24]                              ; Stuck at GND due to stuck port data_in                             ;
; RegFile:RF|registers[0][23]                              ; Stuck at GND due to stuck port data_in                             ;
; RegFile:RF|registers[0][22]                              ; Stuck at GND due to stuck port data_in                             ;
; RegFile:RF|registers[0][21]                              ; Stuck at GND due to stuck port data_in                             ;
; RegFile:RF|registers[0][20]                              ; Stuck at GND due to stuck port data_in                             ;
; RegFile:RF|registers[0][19]                              ; Stuck at GND due to stuck port data_in                             ;
; RegFile:RF|registers[0][18]                              ; Stuck at GND due to stuck port data_in                             ;
; RegFile:RF|registers[0][17]                              ; Stuck at GND due to stuck port data_in                             ;
; RegFile:RF|registers[0][16]                              ; Stuck at GND due to stuck port data_in                             ;
; RegFile:RF|registers[0][15]                              ; Stuck at GND due to stuck port data_in                             ;
; RegFile:RF|registers[0][14]                              ; Stuck at GND due to stuck port data_in                             ;
; RegFile:RF|registers[0][13]                              ; Stuck at GND due to stuck port data_in                             ;
; RegFile:RF|registers[0][12]                              ; Stuck at GND due to stuck port data_in                             ;
; RegFile:RF|registers[0][11]                              ; Stuck at GND due to stuck port data_in                             ;
; RegFile:RF|registers[0][10]                              ; Stuck at GND due to stuck port data_in                             ;
; RegFile:RF|registers[0][9]                               ; Stuck at GND due to stuck port data_in                             ;
; RegFile:RF|registers[0][8]                               ; Stuck at GND due to stuck port data_in                             ;
; Total Number of Removed Registers = 88                   ;                                                                    ;
+----------------------------------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2185  ;
; Number of registers using Synchronous Clear  ; 176   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 2185  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 110   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; pcF_inst1[1]                              ; 29      ;
; pcF_inst1[2]                              ; 43      ;
; pcF_inst1[3]                              ; 38      ;
; pcF_inst1[4]                              ; 44      ;
; pcF_inst1[5]                              ; 40      ;
; pcF_inst1[6]                              ; 35      ;
; pcF_inst1[7]                              ; 68      ;
; BPU:bpu|bht[15][0]                        ; 3       ;
; BPU:bpu|bht[75][0]                        ; 3       ;
; BPU:bpu|bht[11][0]                        ; 3       ;
; BPU:bpu|bht[79][0]                        ; 3       ;
; BPU:bpu|bht[29][0]                        ; 3       ;
; BPU:bpu|bht[89][0]                        ; 3       ;
; BPU:bpu|bht[25][0]                        ; 3       ;
; BPU:bpu|bht[93][0]                        ; 3       ;
; BPU:bpu|bht[13][0]                        ; 3       ;
; BPU:bpu|bht[73][0]                        ; 3       ;
; BPU:bpu|bht[9][0]                         ; 3       ;
; BPU:bpu|bht[77][0]                        ; 3       ;
; BPU:bpu|bht[31][0]                        ; 3       ;
; BPU:bpu|bht[91][0]                        ; 3       ;
; BPU:bpu|bht[27][0]                        ; 3       ;
; BPU:bpu|bht[95][0]                        ; 3       ;
; BPU:bpu|bht[106][0]                       ; 3       ;
; BPU:bpu|bht[58][0]                        ; 3       ;
; BPU:bpu|bht[42][0]                        ; 3       ;
; BPU:bpu|bht[122][0]                       ; 3       ;
; BPU:bpu|bht[108][0]                       ; 3       ;
; BPU:bpu|bht[60][0]                        ; 3       ;
; BPU:bpu|bht[44][0]                        ; 3       ;
; BPU:bpu|bht[124][0]                       ; 3       ;
; BPU:bpu|bht[104][0]                       ; 3       ;
; BPU:bpu|bht[56][0]                        ; 3       ;
; BPU:bpu|bht[40][0]                        ; 3       ;
; BPU:bpu|bht[120][0]                       ; 3       ;
; BPU:bpu|bht[110][0]                       ; 3       ;
; BPU:bpu|bht[62][0]                        ; 3       ;
; BPU:bpu|bht[46][0]                        ; 3       ;
; BPU:bpu|bht[126][0]                       ; 3       ;
; BPU:bpu|bht[76][0]                        ; 3       ;
; BPU:bpu|bht[28][0]                        ; 3       ;
; BPU:bpu|bht[12][0]                        ; 3       ;
; BPU:bpu|bht[92][0]                        ; 3       ;
; BPU:bpu|bht[74][0]                        ; 3       ;
; BPU:bpu|bht[26][0]                        ; 3       ;
; BPU:bpu|bht[10][0]                        ; 3       ;
; BPU:bpu|bht[90][0]                        ; 3       ;
; BPU:bpu|bht[72][0]                        ; 3       ;
; BPU:bpu|bht[24][0]                        ; 3       ;
; BPU:bpu|bht[8][0]                         ; 3       ;
; BPU:bpu|bht[88][0]                        ; 3       ;
; BPU:bpu|bht[78][0]                        ; 3       ;
; BPU:bpu|bht[30][0]                        ; 3       ;
; BPU:bpu|bht[14][0]                        ; 3       ;
; BPU:bpu|bht[94][0]                        ; 3       ;
; BPU:bpu|bht[47][0]                        ; 3       ;
; BPU:bpu|bht[109][0]                       ; 3       ;
; BPU:bpu|bht[45][0]                        ; 3       ;
; BPU:bpu|bht[111][0]                       ; 3       ;
; BPU:bpu|bht[59][0]                        ; 3       ;
; BPU:bpu|bht[121][0]                       ; 3       ;
; BPU:bpu|bht[57][0]                        ; 3       ;
; BPU:bpu|bht[123][0]                       ; 3       ;
; BPU:bpu|bht[43][0]                        ; 3       ;
; BPU:bpu|bht[105][0]                       ; 3       ;
; BPU:bpu|bht[41][0]                        ; 3       ;
; BPU:bpu|bht[107][0]                       ; 3       ;
; BPU:bpu|bht[63][0]                        ; 3       ;
; BPU:bpu|bht[125][0]                       ; 3       ;
; BPU:bpu|bht[61][0]                        ; 3       ;
; BPU:bpu|bht[127][0]                       ; 3       ;
; BPU:bpu|bht[163][0]                       ; 3       ;
; BPU:bpu|bht[195][0]                       ; 3       ;
; BPU:bpu|bht[131][0]                       ; 3       ;
; BPU:bpu|bht[227][0]                       ; 3       ;
; BPU:bpu|bht[166][0]                       ; 3       ;
; BPU:bpu|bht[198][0]                       ; 3       ;
; BPU:bpu|bht[134][0]                       ; 3       ;
; BPU:bpu|bht[230][0]                       ; 3       ;
; BPU:bpu|bht[162][0]                       ; 3       ;
; BPU:bpu|bht[194][0]                       ; 3       ;
; BPU:bpu|bht[130][0]                       ; 3       ;
; BPU:bpu|bht[226][0]                       ; 3       ;
; BPU:bpu|bht[167][0]                       ; 3       ;
; BPU:bpu|bht[199][0]                       ; 3       ;
; BPU:bpu|bht[135][0]                       ; 3       ;
; BPU:bpu|bht[231][0]                       ; 3       ;
; BPU:bpu|bht[177][0]                       ; 3       ;
; BPU:bpu|bht[209][0]                       ; 3       ;
; BPU:bpu|bht[145][0]                       ; 3       ;
; BPU:bpu|bht[241][0]                       ; 3       ;
; BPU:bpu|bht[212][0]                       ; 3       ;
; BPU:bpu|bht[180][0]                       ; 3       ;
; BPU:bpu|bht[148][0]                       ; 3       ;
; BPU:bpu|bht[244][0]                       ; 3       ;
; BPU:bpu|bht[176][0]                       ; 3       ;
; BPU:bpu|bht[208][0]                       ; 3       ;
; BPU:bpu|bht[144][0]                       ; 3       ;
; BPU:bpu|bht[240][0]                       ; 3       ;
; BPU:bpu|bht[181][0]                       ; 3       ;
; Total number of inverted registers = 263* ;         ;
+-------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+----------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                 ;
+-----------------------------------------------------------------+------------------+---------------------+
; Node                                                            ; Action           ; Reason              ;
+-----------------------------------------------------------------+------------------+---------------------+
; ALU:ALU_1|Add0~1                                                ; Modified         ; Timing optimization ;
; ALU:ALU_1|Add1~1                                                ; Modified         ; Timing optimization ;
; ALU:ALU_1|Mux31~2                                               ; Deleted          ; Timing optimization ;
; ALU:ALU_1|Mux31~3                                               ; Deleted          ; Timing optimization ;
; ALU:ALU_1|Mux31~4                                               ; Deleted          ; Timing optimization ;
; ALU:ALU_1|Mux31~5                                               ; Deleted          ; Timing optimization ;
; ALU:ALU_1|Mux31~6                                               ; Deleted          ; Timing optimization ;
; ALU:ALU_1|Mux31~7                                               ; Deleted          ; Timing optimization ;
; ALU:ALU_1|Mux31~8                                               ; Modified         ; Timing optimization ;
; ALU:ALU_1|Mux31~8_RESYN2674_BDD2675                             ; Created          ; Timing optimization ;
; ALU:ALU_1|Mux31~8_RESYN2676_BDD2677                             ; Created          ; Timing optimization ;
; ALU:ALU_1|Mux31~8_RESYN2678_BDD2679                             ; Created          ; Timing optimization ;
; ALU:ALU_1|Mux31~8_RESYN2680_BDD2681                             ; Created          ; Timing optimization ;
; ALU:ALU_1|Mux31~8_RESYN2682_BDD2683                             ; Created          ; Timing optimization ;
; ALU:ALU_1|Mux31~8_RESYN2684_BDD2685                             ; Created          ; Timing optimization ;
; ALU:ALU_2|Add1~1                                                ; Modified         ; Timing optimization ;
; Add5~1                                                          ; Modified         ; Timing optimization ;
; Add6~12                                                         ; Deleted          ; Timing optimization ;
; Add6~13                                                         ; Modified         ; Timing optimization ;
; Add6~14                                                         ; Deleted          ; Timing optimization ;
; Add6~15                                                         ; Deleted          ; Timing optimization ;
; Add6~16                                                         ; Deleted          ; Timing optimization ;
; Add6~17                                                         ; Modified         ; Timing optimization ;
; Add6~19                                                         ; Modified         ; Timing optimization ;
; Add6~20                                                         ; Modified         ; Timing optimization ;
; Add6~22                                                         ; Modified         ; Timing optimization ;
; Add6~22_RESYN2790_BDD2791                                       ; Created          ; Timing optimization ;
; Add6~22_RESYN2792_BDD2793                                       ; Created          ; Timing optimization ;
; Add6~22_RESYN2794_BDD2795                                       ; Created          ; Timing optimization ;
; Add6~22_RESYN2796_BDD2797                                       ; Created          ; Timing optimization ;
; Add6~22_RESYN2798_BDD2799                                       ; Created          ; Timing optimization ;
; Add6~32                                                         ; Deleted          ; Timing optimization ;
; Add6~33                                                         ; Modified         ; Timing optimization ;
; Add6~33_RESYN2672_BDD2673                                       ; Created          ; Timing optimization ;
; Add6~52                                                         ; Modified         ; Timing optimization ;
; Add6~52_RESYN2800_BDD2801                                       ; Created          ; Timing optimization ;
; Add6~89                                                         ; Modified         ; Timing optimization ;
; Add6~90                                                         ; Modified         ; Timing optimization ;
; Add6~93                                                         ; Modified         ; Timing optimization ;
; Add9~1                                                          ; Modified         ; Timing optimization ;
; Add10~1                                                         ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~10                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux0~10_RTM02277                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~10_RTM02277                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~11                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~11_OTERM2569                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~11_RTM02276                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~12                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux0~12_RTM0201                                         ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~12_RTM0201                                         ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~13                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~13_OTERM2421                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~13_RTM0200                                         ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~14                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux0~14_RTM0197                                         ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~14_RTM0197                                         ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~15                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~15_OTERM2419                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~15_RTM0196                                         ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~17                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux0~17_RTM02281                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~17_RTM02281                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~18                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~18_OTERM2571                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~18_RTM02280                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~31                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux0~31_RTM02285                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~31_RTM02285                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~32                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~32_OTERM2549                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~32_RTM02284                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~33                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux0~33_RTM02289                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~33_RTM02289                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~34                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~34_OTERM2551                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~34_RTM02288                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~35                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux0~35_RTM02293                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~35_RTM02293                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~36                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~36_OTERM2553                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~36_RTM02292                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~38                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux0~38_OTERM2295                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~38_RTM02297                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~38_RTM02297                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~39                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~39_RTM02296                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~137                                                ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux0~137_RTM02425                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~137_RTM02425                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~138                                                ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~138_OTERM2589                                      ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~138_RTM02424                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~139                                                ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux0~139_RTM02429                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~139_RTM02429                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~140                                                ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~140_OTERM2641                                      ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~140_RTM02428                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~141                                                ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux0~141_RTM02433                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~141_RTM02433                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~142                                                ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~142_OTERM2639                                      ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~142_RTM02432                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~144                                                ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux0~144_RTM02437                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~144_RTM02437                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~145                                                ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~145_OTERM2591                                      ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~145_RTM02436                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~147                                                ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux0~147_RTM02441                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~147_RTM02441                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~148                                                ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~148_OTERM2593                                      ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~148_RTM02440                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~149                                                ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux0~149_RTM02445                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~149_RTM02445                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~150                                                ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~150_OTERM2637                                      ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~150_RTM02444                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~151                                                ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux0~151_RTM02449                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~151_RTM02449                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~152                                                ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~152_OTERM2643                                      ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~152_RTM02448                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~154                                                ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux0~154_RTM02453                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~154_RTM02453                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~155                                                ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~155_OTERM2595                                      ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~155_RTM02452                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~158                                                ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux0~158_OTERM2455                                      ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~158_RTM02457                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~158_RTM02457                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~159                                                ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~159_RTM02456                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~160                                                ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux0~160_RTM02461                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~160_RTM02461                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~161                                                ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~161_OTERM2597                                      ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~161_RTM02460                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~162                                                ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux0~162_RTM02465                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~162_RTM02465                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~163                                                ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~163_OTERM2599                                      ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~163_RTM02464                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~165                                                ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux0~165_OTERM2579                                      ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~165_RTM02581                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~165_RTM02581                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux0~166                                                ; Modified         ; Timing optimization ;
; BPU:bpu|Mux0~166_RTM02580                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~0                                                  ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~0_OTERM2537                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~0_RTM02539                                         ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~0_RTM02539                                         ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~1                                                  ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~1_RTM02538                                         ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~2                                                  ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~2_OTERM2339                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~2_RTM02341                                         ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~2_RTM02341                                         ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~3                                                  ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~3_RTM02340                                         ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~4                                                  ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~4_OTERM2343                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~4_RTM02345                                         ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~4_RTM02345                                         ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~5                                                  ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~5_RTM02344                                         ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~10                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~10_OTERM2347                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~10_RTM02349                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~10_RTM02349                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~11                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~11_RTM02348                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~12                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~12_OTERM2351                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~12_RTM02353                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~12_RTM02353                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~13                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~13_RTM02352                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~14                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~14_RTM02357                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~14_RTM02357                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~15                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~15_OTERM2555                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~15_RTM02356                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~17                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~17_OTERM2541                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~17_RTM02543                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~17_RTM02543                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~18                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~18_RTM02542                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~20                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~20_OTERM2359                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~20_RTM02361                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~20_RTM02361                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~21                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~21_RTM02360                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~22                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~22_RTM02365                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~22_RTM02365                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~23                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~23_RTM02364                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~24                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~24_RTM02369                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~24_RTM02369                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~25                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~25_RTM02368                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~26                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~26_OTERM2601                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~26_RTM02603                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~26_RTM02603                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~27                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~27_OTERM2545                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~27_RTM02547                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~27_RTM02547                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~28                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~28_RTM02546                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~29                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~29_RTM02602                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~33                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~33_OTERM2503                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~33_RTM02505                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~33_RTM02505                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~34                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~34_RTM02504                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~35                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~35_OTERM2507                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~35_RTM02509                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~35_RTM02509                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~36                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~36_RTM02508                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~42                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~42_OTERM2371                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~42_RTM02373                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~42_RTM02373                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~43                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~43_RTM02372                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~44                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~44_RTM02377                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~44_RTM02377                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~45                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~45_RTM02376                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~46                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~46_RTM02381                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~46_RTM02381                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~47                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~47_RTM02380                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~48                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~48_OTERM2605                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~48_RTM02607                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~48_RTM02607                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~49                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~49_OTERM2561                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~49_RTM02563                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~49_RTM02563                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~50                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~50_RTM02562                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~51                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~51_RTM02606                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~52                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~52_RTM02385                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~52_RTM02385                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~53                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~53_OTERM2585                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~53_RTM02384                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~54                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~54_RTM02389                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~54_RTM02389                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~55                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~55_RTM02388                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~56                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~56_RTM0177                                         ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~56_RTM0177                                         ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~57                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~57_RTM0176                                         ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~58                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~58_OTERM2609                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~58_RTM02611                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~58_RTM02611                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~59                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~59_OTERM2391                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~59_RTM02393                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~59_RTM02393                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~60                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~60_RTM02392                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~61                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~61_RTM02610                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~62                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~62_RTM02397                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~62_RTM02397                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~63                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~63_OTERM2587                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~63_RTM02396                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~64                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~64_RTM02401                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~64_RTM02401                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~65                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~65_RTM02400                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~66                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~66_RTM0165                                         ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~66_RTM0165                                         ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~67                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~67_RTM0164                                         ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~68                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~68_OTERM2613                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~68_RTM02615                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~68_RTM02615                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~69                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~69_OTERM2403                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~69_RTM02405                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~69_RTM02405                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~70                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~70_RTM02404                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~71                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~71_RTM02614                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~73                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~73_OTERM2565                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~73_RTM02567                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~73_RTM02567                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~74                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~74_RTM02566                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~75                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~75_OTERM2407                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~75_RTM02409                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~75_RTM02409                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~76                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~76_RTM02408                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~77                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~77_OTERM2411                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~77_RTM02413                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~77_RTM02413                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~78                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~78_RTM02412                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~84                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~84_OTERM2299                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~84_RTM02301                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~84_RTM02301                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~85                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~85_RTM02300                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~86                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~86_RTM02305                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~86_RTM02305                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~87                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~87_OTERM2621                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~87_RTM02304                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~88                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~88_RTM0185                                         ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~88_RTM0185                                         ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~89                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~89_OTERM2617                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~89_RTM0184                                         ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~91                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~91_OTERM2511                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~91_RTM02513                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~91_RTM02513                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~92                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~92_RTM02512                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~94                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~94_RTM02309                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~94_RTM02309                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~95                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~95_OTERM2535                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~95_RTM02308                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~96                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~96_RTM0193                                         ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~96_RTM0193                                         ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~97                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~97_OTERM2473                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~97_RTM0192                                         ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~98                                                 ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~98_RTM0173                                         ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~98_RTM0173                                         ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~99                                                 ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~99_OTERM2469                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~99_RTM0172                                         ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~101                                                ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~101_OTERM2311                                      ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~101_RTM02313                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~101_RTM02313                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~102                                                ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~102_RTM02312                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~104                                                ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~104_RTM0205                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~104_RTM0205                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~105                                                ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~105_OTERM2619                                      ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~105_RTM0204                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~106                                                ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~106_RTM0189                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~106_RTM0189                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~107                                                ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~107_OTERM2471                                      ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~107_RTM0188                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~108                                                ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~108_RTM0169                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~108_RTM0169                                        ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~109                                                ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~109_OTERM2467                                      ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~109_RTM0168                                        ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~111                                                ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~111_OTERM2271                                      ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~111_RTM02273                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~111_RTM02273                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~112                                                ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~112_RTM02272                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~115                                                ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~115_OTERM2515                                      ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~115_RTM02517                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~115_RTM02517                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~116                                                ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~116_RTM02516                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~117                                                ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~117_OTERM2315                                      ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~117_RTM02317                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~117_RTM02317                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~118                                                ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~118_RTM02316                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~119                                                ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~119_OTERM2319                                      ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~119_RTM02321                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~119_RTM02321                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~120                                                ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~120_RTM02320                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~129                                                ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~129_OTERM2519                                      ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~129_RTM02521                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~129_RTM02521                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~130                                                ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~130_RTM02520                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~131                                                ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~131_OTERM2523                                      ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~131_RTM02525                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~131_RTM02525                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~132                                                ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~132_RTM02524                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~137                                                ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~137_OTERM2527                                      ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~137_RTM02529                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~137_RTM02529                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~138                                                ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~138_RTM02528                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~139                                                ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~139_OTERM2323                                      ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~139_RTM02325                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~139_RTM02325                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~140                                                ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~140_RTM02324                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~141                                                ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~141_OTERM2327                                      ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~141_RTM02329                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~141_RTM02329                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~142                                                ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~142_RTM02328                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~147                                                ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~147_OTERM2531                                      ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~147_RTM02533                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~147_RTM02533                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~148                                                ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~148_RTM02532                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~149                                                ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~149_OTERM2331                                      ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~149_RTM02333                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~149_RTM02333                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~150                                                ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~150_RTM02332                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~151                                                ; Deleted          ; Timing optimization ;
; BPU:bpu|Mux2~151_OTERM2335                                      ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~151_RTM02337                                       ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~151_RTM02337                                       ; Retimed Register ; Timing optimization ;
; BPU:bpu|Mux2~152                                                ; Modified         ; Timing optimization ;
; BPU:bpu|Mux2~152_RTM02336                                       ; Modified         ; Timing optimization ;
; BranchCmpUnit:branch_unit_inst2|Equal0~10                       ; Deleted          ; Timing optimization ;
; ControlUnit:CU_inst1|ALUOp[3]~1                                 ; Modified         ; Timing optimization ;
; ControlUnit:CU_inst1|Decoder0~0                                 ; Deleted          ; Timing optimization ;
; ControlUnit:CU_inst1|Decoder0~0_OTERM159                        ; Retimed Register ; Timing optimization ;
; ControlUnit:CU_inst1|Decoder0~0_RTM0161                         ; Modified         ; Timing optimization ;
; ControlUnit:CU_inst1|Decoder0~0_RTM0161                         ; Retimed Register ; Timing optimization ;
; ControlUnit:CU_inst1|Decoder0~1                                 ; Modified         ; Timing optimization ;
; ControlUnit:CU_inst1|Decoder0~1_OTERM2633                       ; Retimed Register ; Timing optimization ;
; ControlUnit:CU_inst1|Decoder0~1_RTM0160                         ; Modified         ; Timing optimization ;
; ControlUnit:CU_inst1|Decoder1~1                                 ; Modified         ; Timing optimization ;
; ControlUnit:CU_inst1|Decoder1~1_OTERM2485                       ; Retimed Register ; Timing optimization ;
; ControlUnit:CU_inst1|Decoder1~2                                 ; Deleted          ; Timing optimization ;
; ControlUnit:CU_inst1|Decoder1~2_OTERM2481                       ; Retimed Register ; Timing optimization ;
; ControlUnit:CU_inst1|Decoder1~2_RTM02483                        ; Modified         ; Timing optimization ;
; ControlUnit:CU_inst1|Decoder1~2_RTM02483                        ; Retimed Register ; Timing optimization ;
; ControlUnit:CU_inst1|JUMP~0                                     ; Deleted          ; Timing optimization ;
; ControlUnit:CU_inst1|JUMP~0_OTERM145                            ; Retimed Register ; Timing optimization ;
; ControlUnit:CU_inst1|JUMP~0_RTM0147                             ; Modified         ; Timing optimization ;
; ControlUnit:CU_inst1|JUMP~0_RTM0147                             ; Retimed Register ; Timing optimization ;
; ControlUnit:CU_inst1|JUMP~1                                     ; Modified         ; Timing optimization ;
; ControlUnit:CU_inst1|Selector0~2                                ; Modified         ; Timing optimization ;
; ControlUnit:CU_inst1|Selector1~2                                ; Modified         ; Timing optimization ;
; ControlUnit:CU_inst1|Selector2~0                                ; Modified         ; Timing optimization ;
; ControlUnit:CU_inst1|Selector2~1                                ; Modified         ; Timing optimization ;
; ControlUnit:CU_inst1|Selector3~0                                ; Modified         ; Timing optimization ;
; ControlUnit:CU_inst1|Selector3~0_OTERM2475                      ; Retimed Register ; Timing optimization ;
; ControlUnit:CU_inst1|Selector3~2                                ; Deleted          ; Timing optimization ;
; ControlUnit:CU_inst1|Selector3~2_OTERM2477                      ; Retimed Register ; Timing optimization ;
; ControlUnit:CU_inst1|Selector3~2_RTM02479                       ; Modified         ; Timing optimization ;
; ControlUnit:CU_inst1|Selector3~2_RTM02479                       ; Retimed Register ; Timing optimization ;
; ControlUnit:CU_inst1|Selector3~3                                ; Deleted          ; Timing optimization ;
; ControlUnit:CU_inst1|Selector3~3_OTERM2663                      ; Retimed Register ; Timing optimization ;
; ControlUnit:CU_inst1|Selector3~3_RTM02478                       ; Modified         ; Timing optimization ;
; ControlUnit:CU_inst1|Selector3~3_RTM02665                       ; Modified         ; Timing optimization ;
; ControlUnit:CU_inst1|Selector3~3_RTM02665                       ; Retimed Register ; Timing optimization ;
; ControlUnit:CU_inst1|Selector3~4                                ; Modified         ; Timing optimization ;
; ControlUnit:CU_inst1|Selector3~4_RTM02664                       ; Modified         ; Timing optimization ;
; ControlUnit:CU_inst1|Selector4~0                                ; Modified         ; Timing optimization ;
; ControlUnit:CU_inst1|Selector4~0_RTM0146                        ; Modified         ; Timing optimization ;
; ControlUnit:CU_inst1|WideOr1~1                                  ; Modified         ; Timing optimization ;
; ControlUnit:CU_inst2|Decoder0~1                                 ; Modified         ; Timing optimization ;
; ControlUnit:CU_inst2|Decoder0~1_RESYN2784_BDD2785               ; Created          ; Timing optimization ;
; ControlUnit:CU_inst2|Decoder1~0_OTERM179                        ; Retimed Register ; Timing optimization ;
; ControlUnit:CU_inst2|Decoder1~1                                 ; Deleted          ; Timing optimization ;
; ControlUnit:CU_inst2|JUMP~1                                     ; Modified         ; Timing optimization ;
; ControlUnit:CU_inst2|JUMP~1_RESYN2788_BDD2789                   ; Created          ; Timing optimization ;
; ControlUnit:CU_inst2|Selector4~0                                ; Modified         ; Timing optimization ;
; ControlUnit:CU_inst2|Selector4~0_RESYN2786_BDD2787              ; Created          ; Timing optimization ;
; ControlUnit:CU_inst2|WideOr9~1_OTERM2623                        ; Retimed Register ; Timing optimization ;
; EX_MEM_inst2Pipe:EX_MEM_INST2_PIPE|AluOutMem_inst2[0]           ; Deleted          ; Timing optimization ;
; EX_MEM_inst2Pipe:EX_MEM_INST2_PIPE|AluOutMem_inst2[0]_OTERM151  ; Retimed Register ; Timing optimization ;
; EX_MEM_inst2Pipe:EX_MEM_INST2_PIPE|AluOutMem_inst2[0]_OTERM153  ; Retimed Register ; Timing optimization ;
; EX_MEM_inst2Pipe:EX_MEM_INST2_PIPE|AluOutMem_inst2[0]_OTERM155  ; Retimed Register ; Timing optimization ;
; EX_MEM_inst2Pipe:EX_MEM_INST2_PIPE|AluOutMem_inst2[0]_OTERM157  ; Retimed Register ; Timing optimization ;
; EX_MEM_inst2Pipe:EX_MEM_INST2_PIPE|AluOutMem_inst2~32           ; Modified         ; Timing optimization ;
; EX_MEM_inst2Pipe:EX_MEM_INST2_PIPE|dest_reg_inst2_Mem~2         ; Modified         ; Timing optimization ;
; Equal0~2                                                        ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|Equal2~0                                      ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|Equal2~0_OTERM29                              ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|Equal2~0_RTM031                               ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|Equal2~0_RTM031                               ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~0                                     ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|always0~0_RTM0133                             ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~0_RTM0133                             ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~1                                     ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|always0~1_RTM0107                             ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~1_RTM0107                             ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~3                                     ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~4                                     ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~4_OTERM2269                           ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~4_RTM0106                             ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~4_RTM0132                             ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~5                                     ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|always0~5_RTM023                              ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~5_RTM023                              ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~6                                     ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|always0~6_RTM03                               ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~6_RTM03                               ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~7                                     ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~7_RTM06                               ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~8                                     ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~8_OTERM2265                           ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~8_RTM02                               ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~8_RTM022                              ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~9                                     ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|always0~9_RTM039                              ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~9_RTM039                              ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~10                                    ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~10_RTM030                             ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~10_RTM038                             ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~11                                    ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|always0~11_RTM055                             ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~11_RTM055                             ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~12                                    ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~12_RTM070                             ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~13                                    ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~13_OTERM2221                          ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~14                                    ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|always0~14_RTM043                             ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~14_RTM043                             ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~15                                    ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~15_RTM042                             ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~16                                    ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|always0~16_RTM059                             ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~16_RTM059                             ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~17                                    ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~17_OTERM2231                          ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~17_RTM058                             ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~18                                    ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|always0~18_RTM0125                            ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~18_RTM0125                            ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~19                                    ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~19_RTM0124                            ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~20                                    ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|always0~20_RTM0137                            ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~20_RTM0137                            ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~21                                    ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~21_OTERM2253                          ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~21_RTM0136                            ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~22                                    ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|always0~22_RTM011                             ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~22_RTM011                             ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~23                                    ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|always0~23_RTM027                             ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~23_RTM027                             ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~24                                    ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~25                                    ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~25_OTERM2267                          ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~25_RTM010                             ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~25_RTM026                             ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~26                                    ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|always0~26_RTM02197                           ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~26_RTM02197                           ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~27                                    ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~27_OTERM2497                          ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~27_RTM02196                           ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~28                                    ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|always0~28_RTM015                             ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~28_RTM015                             ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~29                                    ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|always0~29_OTERM2215                          ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~29_RTM014                             ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~29_RTM02217                           ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~29_RTM02217                           ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~30                                    ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|always0~30_RTM047                             ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~30_RTM047                             ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~31                                    ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~31_RTM046                             ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~32                                    ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|always0~32_RTM063                             ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~32_RTM063                             ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~33                                    ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~33_OTERM2233                          ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~33_RTM062                             ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~34                                    ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|always0~34_RTM0113                            ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~34_RTM0113                            ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~35                                    ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~35_RTM0112                            ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~36                                    ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|always0~36_RTM0117                            ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~36_RTM0117                            ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~37                                    ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~37_OTERM2251                          ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~37_RTM0116                            ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~38                                    ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|always0~38_RTM051                             ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~38_RTM051                             ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~39                                    ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~39_RTM050                             ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~40                                    ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|always0~40_RTM067                             ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~40_RTM067                             ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~41                                    ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~41_OTERM2235                          ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~41_RTM066                             ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~42                                    ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|always0~42_RTM0121                            ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~42_RTM0121                            ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~43                                    ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~43_RTM0120                            ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~44                                    ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|always0~44_RTM0141                            ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~44_RTM0141                            ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~45                                    ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~45_OTERM2255                          ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~45_RTM0140                            ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~46                                    ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|always0~46_RTM019                             ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~46_RTM019                             ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~47                                    ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~47_RTM018                             ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~48                                    ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|always0~48_RTM02193                           ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~48_RTM02193                           ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~49                                    ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~49_OTERM2499                          ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|always0~49_RTM02192                           ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst1[0]~6_OTERM2645                 ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst1[1]~7_OTERM2647                 ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst1[2]~0                           ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst1[2]~0_RTM02216                  ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst1~1                              ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst1~1_RTM083                       ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst1~1_RTM083                       ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst1~2                              ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst1~2_RTM082                       ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst1~3                              ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst1~3_RTM099                       ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst1~3_RTM099                       ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst1~4                              ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst1~4_RTM098                       ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst1~4_RTM02245                     ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst1~4_RTM02245                     ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst1~5                              ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst1~5_RTM02244                     ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst2[0]~0                           ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst2[0]~0_RTM054                    ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst2[0]~0_RTM02225                  ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst2[0]~0_RTM02225                  ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst2[0]~4                           ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst2[0]~4_RTM074                    ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst2[0]~5                           ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst2[0]~5_OTERM2661                 ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst2[0]~5_RTM02224                  ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst2~1                              ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst2~1_RTM075                       ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst2~1_RTM075                       ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst2~2                              ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst2~2_RTM091                       ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst2~2_RTM091                       ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst2~3                              ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst2~3_RTM090                       ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst2~3_RTM02259                     ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst2~3_RTM02259                     ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst2~6                              ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst2~6_OTERM2491                    ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|forwardA_inst2~6_RTM02258                     ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst1[0]~5_OTERM2655                 ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst1[1]~3                           ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst1[1]~3_RTM086                    ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst1[1]~3_RTM02248                  ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst1[1]~4_OTERM2653                 ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst1~0                              ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst1~0_RTM087                       ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst1~0_RTM087                       ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst1~1                              ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst1~1_RTM0103                      ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst1~1_RTM0103                      ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst1~2                              ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst1~2_RTM0102                      ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst1~2_RTM02249                     ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst1~2_RTM02249                     ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst2[0]~5                           ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst2[0]~5_RTM02229                  ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst2[0]~5_RTM02229                  ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst2[0]~6                           ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst2[0]~6_OTERM2659                 ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst2[0]~6_RTM02228                  ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst2[1]~3                           ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst2[1]~3_RTM078                    ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst2[1]~3_RTM02262                  ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst2[1]~4_OTERM2657                 ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst2~0                              ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst2~0_RTM079                       ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst2~0_RTM079                       ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst2~1                              ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst2~1_RTM095                       ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst2~1_RTM095                       ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst2~2                              ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst2~2_RTM094                       ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst2~2_RTM02263                     ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|forwardB_inst2~2_RTM02263                     ; Retimed Register ; Timing optimization ;
; ID_EX_inst1Pipe:ID_EX_INST1_PIPE|RegDst_inst1_EX~0              ; Modified         ; Timing optimization ;
; ID_EX_inst1Pipe:ID_EX_INST1_PIPE|Rs_EX_inst1[0]                 ; Deleted          ; Timing optimization ;
; ID_EX_inst1Pipe:ID_EX_INST1_PIPE|Rs_EX_inst1[1]                 ; Deleted          ; Timing optimization ;
; ID_EX_inst1Pipe:ID_EX_INST1_PIPE|Rs_EX_inst1[2]                 ; Deleted          ; Timing optimization ;
; ID_EX_inst1Pipe:ID_EX_INST1_PIPE|Rs_EX_inst1[3]                 ; Deleted          ; Timing optimization ;
; ID_EX_inst1Pipe:ID_EX_INST1_PIPE|Rs_EX_inst1[4]                 ; Deleted          ; Timing optimization ;
; ID_EX_inst2Pipe:ID_EX_INST2_PIPE|MemtoReg_inst2_EX[1]_OTERM2487 ; Retimed Register ; Timing optimization ;
; ID_EX_inst2Pipe:ID_EX_INST2_PIPE|Rs_EX_inst2[0]                 ; Deleted          ; Timing optimization ;
; ID_EX_inst2Pipe:ID_EX_INST2_PIPE|Rs_EX_inst2[1]                 ; Deleted          ; Timing optimization ;
; ID_EX_inst2Pipe:ID_EX_INST2_PIPE|Rs_EX_inst2[2]                 ; Deleted          ; Timing optimization ;
; ID_EX_inst2Pipe:ID_EX_INST2_PIPE|Rs_EX_inst2[3]                 ; Deleted          ; Timing optimization ;
; ID_EX_inst2Pipe:ID_EX_INST2_PIPE|Rs_EX_inst2[4]                 ; Deleted          ; Timing optimization ;
; ID_EX_inst2Pipe:ID_EX_INST2_PIPE|Rs_EX_inst2~4                  ; Modified         ; Timing optimization ;
; ID_EX_inst2Pipe:ID_EX_INST2_PIPE|Rt_EX_inst2[0]                 ; Deleted          ; Timing optimization ;
; ID_EX_inst2Pipe:ID_EX_INST2_PIPE|Rt_EX_inst2[1]                 ; Deleted          ; Timing optimization ;
; ID_EX_inst2Pipe:ID_EX_INST2_PIPE|Rt_EX_inst2[2]                 ; Deleted          ; Timing optimization ;
; ID_EX_inst2Pipe:ID_EX_INST2_PIPE|Rt_EX_inst2[3]                 ; Deleted          ; Timing optimization ;
; ID_EX_inst2Pipe:ID_EX_INST2_PIPE|readData1_EX_inst2[0]          ; Deleted          ; Timing optimization ;
; IF_ID1_Pipe:FETCH_DECODE1_PIPE|pcD_inst2~0                      ; Modified         ; Timing optimization ;
; Mux3to1:WRITE_BACK_MUX_INST1|Mux31~1                            ; Modified         ; Timing optimization ;
; Mux3to1:WRITE_BACK_MUX_INST2|Mux31~1                            ; Modified         ; Timing optimization ;
; Mux3to1:regDstEMux_inst2|Mux1~0_OTERM2631                       ; Retimed Register ; Timing optimization ;
; Mux3to1:regDstEMux_inst2|Mux2~0_OTERM2629                       ; Retimed Register ; Timing optimization ;
; Mux3to1:regDstEMux_inst2|Mux3~0_OTERM2627                       ; Retimed Register ; Timing optimization ;
; Mux3to1:regDstEMux_inst2|Mux4~0_OTERM2625                       ; Retimed Register ; Timing optimization ;
; Mux3to1:writeReg1D|Mux0~0                                       ; Modified         ; Timing optimization ;
; Mux3to1:writeReg1D|Mux1~0                                       ; Modified         ; Timing optimization ;
; Mux3to1:writeReg1D|Mux2~0                                       ; Modified         ; Timing optimization ;
; Mux3to1:writeReg1D|Mux3~0                                       ; Modified         ; Timing optimization ;
; Mux3to1:writeReg1D|Mux3~0_RTM02482                              ; Modified         ; Timing optimization ;
; Mux3to1:writeReg1D|Mux4~0                                       ; Modified         ; Timing optimization ;
; Mux3to1:writeReg1D|Mux4~0_OTERM2635                             ; Retimed Register ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux0~0                                  ; Deleted          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux0~1                                  ; Deleted          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux0~2                                  ; Modified         ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux0~2_RESYN2776_BDD2777                ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux0~2_RESYN2778_BDD2779                ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux0~2_RESYN2780_BDD2781                ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux2~0                                  ; Deleted          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux2~1                                  ; Deleted          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux2~2                                  ; Modified         ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux2~2_RESYN2770_BDD2771                ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux2~2_RESYN2772_BDD2773                ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux2~2_RESYN2774_BDD2775                ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux4~0                                  ; Deleted          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux4~1                                  ; Deleted          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux4~2                                  ; Modified         ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux4~2_RESYN2764_BDD2765                ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux4~2_RESYN2766_BDD2767                ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux4~2_RESYN2768_BDD2769                ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux6~0                                  ; Deleted          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux6~1                                  ; Deleted          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux6~2                                  ; Modified         ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux6~2_RESYN2758_BDD2759                ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux6~2_RESYN2760_BDD2761                ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux6~2_RESYN2762_BDD2763                ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux8~0                                  ; Deleted          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux8~1                                  ; Deleted          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux8~2                                  ; Modified         ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux8~2_RESYN2752_BDD2753                ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux8~2_RESYN2754_BDD2755                ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux8~2_RESYN2756_BDD2757                ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux10~0                                 ; Deleted          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux10~1                                 ; Deleted          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux10~2                                 ; Modified         ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux10~2_RESYN2746_BDD2747               ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux10~2_RESYN2748_BDD2749               ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux10~2_RESYN2750_BDD2751               ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux12~0                                 ; Deleted          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux12~1                                 ; Deleted          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux12~2                                 ; Modified         ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux12~2_RESYN2740_BDD2741               ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux12~2_RESYN2742_BDD2743               ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux12~2_RESYN2744_BDD2745               ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux14~0                                 ; Deleted          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux14~1                                 ; Deleted          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux14~2                                 ; Modified         ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux14~2_RESYN2734_BDD2735               ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux14~2_RESYN2736_BDD2737               ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux14~2_RESYN2738_BDD2739               ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux16~0                                 ; Deleted          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux16~1                                 ; Deleted          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux16~2                                 ; Modified         ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux16~2_RESYN2728_BDD2729               ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux16~2_RESYN2730_BDD2731               ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux16~2_RESYN2732_BDD2733               ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux18~0                                 ; Deleted          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux18~1                                 ; Deleted          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux18~2                                 ; Modified         ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux18~2_RESYN2722_BDD2723               ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux18~2_RESYN2724_BDD2725               ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux18~2_RESYN2726_BDD2727               ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux20~0                                 ; Deleted          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux20~1                                 ; Deleted          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux20~2                                 ; Modified         ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux20~2_RESYN2716_BDD2717               ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux20~2_RESYN2718_BDD2719               ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux20~2_RESYN2720_BDD2721               ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux22~0                                 ; Deleted          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux22~1                                 ; Deleted          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux22~2                                 ; Modified         ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux22~2_RESYN2710_BDD2711               ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux22~2_RESYN2712_BDD2713               ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux22~2_RESYN2714_BDD2715               ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux24~0                                 ; Deleted          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux24~1                                 ; Deleted          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux24~2                                 ; Modified         ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux24~2_RESYN2704_BDD2705               ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux24~2_RESYN2706_BDD2707               ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux24~2_RESYN2708_BDD2709               ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux26~0                                 ; Deleted          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux26~1                                 ; Deleted          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux26~2                                 ; Modified         ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux26~2_RESYN2698_BDD2699               ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux26~2_RESYN2700_BDD2701               ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux26~2_RESYN2702_BDD2703               ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux28~0                                 ; Deleted          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux28~1                                 ; Deleted          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux28~2                                 ; Modified         ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux28~2_RESYN2692_BDD2693               ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux28~2_RESYN2694_BDD2695               ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux28~2_RESYN2696_BDD2697               ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux30~0                                 ; Deleted          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux30~1                                 ; Deleted          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux30~2                                 ; Modified         ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux30~2_RESYN2686_BDD2687               ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux30~2_RESYN2688_BDD2689               ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux30~2_RESYN2690_BDD2691               ; Created          ; Timing optimization ;
; Mux5to1:Forward_A_inst2|Mux31~0_OTERM2667                       ; Retimed Register ; Timing optimization ;
; Mux5to1:Forward_B_inst2|Mux22~0                                 ; Deleted          ; Timing optimization ;
; Mux5to1:Forward_B_inst2|Mux22~1                                 ; Modified         ; Timing optimization ;
; Mux5to1:Forward_B_inst2|Mux22~1_RESYN2668_BDD2669               ; Created          ; Timing optimization ;
; NEWRegWriteEn_inst1~2                                           ; Modified         ; Timing optimization ;
; RAW_R~1                                                         ; Deleted          ; Timing optimization ;
; RAW_R~1_OTERM2649                                               ; Retimed Register ; Timing optimization ;
; RAW_R~1_RTM02651                                                ; Modified         ; Timing optimization ;
; RAW_R~1_RTM02651                                                ; Retimed Register ; Timing optimization ;
; RAW_R~2                                                         ; Modified         ; Timing optimization ;
; RAW_R~2_RTM02650                                                ; Modified         ; Timing optimization ;
; RegFile:RF|Decoder0~0                                           ; Deleted          ; Timing optimization ;
; RegFile:RF|Decoder0~0_OTERM5                                    ; Retimed Register ; Timing optimization ;
; RegFile:RF|Decoder0~0_OTERM33                                   ; Retimed Register ; Timing optimization ;
; RegFile:RF|Decoder0~0_RTM07                                     ; Modified         ; Timing optimization ;
; RegFile:RF|Decoder0~0_RTM07                                     ; Retimed Register ; Timing optimization ;
; RegFile:RF|Decoder0~0_RTM07_RTM034                              ; Modified         ; Timing optimization ;
; RegFile:RF|Decoder0~0_RTM035                                    ; Modified         ; Timing optimization ;
; RegFile:RF|Decoder0~0_RTM035                                    ; Retimed Register ; Timing optimization ;
; RegFile:RF|Decoder0~32                                          ; Modified         ; Timing optimization ;
; RegFile:RF|Decoder0~33                                          ; Modified         ; Timing optimization ;
; RegFile:RF|Decoder0~34                                          ; Modified         ; Timing optimization ;
; RegFile:RF|Decoder1~46                                          ; Deleted          ; Timing optimization ;
; RegFile:RF|Decoder1~46_OTERM127                                 ; Retimed Register ; Timing optimization ;
; RegFile:RF|Decoder1~46_RTM071                                   ; Modified         ; Timing optimization ;
; RegFile:RF|Decoder1~46_RTM071_RTM0128                           ; Modified         ; Timing optimization ;
; RegFile:RF|Decoder1~46_RTM0129                                  ; Modified         ; Timing optimization ;
; RegFile:RF|Decoder1~46_RTM0129                                  ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[1][0]_OTERM2139                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[1][1]_OTERM2077                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[1][2]_OTERM2015                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[1][3]_OTERM1953                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[1][4]_OTERM1891                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[1][5]_OTERM1829                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[1][6]_OTERM1767                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[1][7]_OTERM1705                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[1][8]_OTERM1643                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[1][9]_OTERM1581                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[1][10]_OTERM1519                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[1][11]_OTERM1457                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[1][12]_OTERM1395                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[1][13]_OTERM1333                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[1][14]_OTERM1271                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[1][15]_OTERM1209                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[1][16]_OTERM1147                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[1][17]_OTERM1085                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[1][18]_OTERM1023                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[1][19]_OTERM961                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[1][20]_OTERM899                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[1][21]_OTERM837                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[1][22]_OTERM775                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[1][23]_OTERM713                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[1][24]_OTERM651                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[1][25]_OTERM589                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[1][26]_OTERM527                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[1][27]_OTERM465                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[1][28]_OTERM403                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[1][29]_OTERM341                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[1][30]_OTERM279                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[1][31]_OTERM217                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[2][0]_OTERM2137                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[2][1]_OTERM2075                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[2][2]_OTERM2013                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[2][3]_OTERM1951                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[2][4]_OTERM1889                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[2][5]_OTERM1827                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[2][6]_OTERM1765                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[2][7]_OTERM1703                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[2][8]_OTERM1641                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[2][9]_OTERM1579                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[2][10]_OTERM1517                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[2][11]_OTERM1455                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[2][12]_OTERM1393                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[2][13]_OTERM1331                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[2][14]_OTERM1269                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[2][15]_OTERM1207                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[2][16]_OTERM1145                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[2][17]_OTERM1083                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[2][18]_OTERM1021                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[2][19]_OTERM959                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[2][20]_OTERM897                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[2][21]_OTERM835                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[2][22]_OTERM773                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[2][23]_OTERM711                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[2][24]_OTERM649                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[2][25]_OTERM587                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[2][26]_OTERM525                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[2][27]_OTERM463                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[2][28]_OTERM401                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[2][29]_OTERM339                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[2][30]_OTERM277                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[2][31]_OTERM215                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[3][0]_OTERM2141                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[3][1]_OTERM2079                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[3][2]_OTERM2017                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[3][3]_OTERM1955                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[3][4]_OTERM1893                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[3][5]_OTERM1831                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[3][6]_OTERM1769                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[3][7]_OTERM1707                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[3][8]_OTERM1645                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[3][9]_OTERM1583                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[3][10]_OTERM1521                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[3][11]_OTERM1459                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[3][12]_OTERM1397                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[3][13]_OTERM1335                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[3][14]_OTERM1273                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[3][15]_OTERM1211                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[3][16]_OTERM1149                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[3][17]_OTERM1087                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[3][18]_OTERM1025                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[3][19]_OTERM963                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[3][20]_OTERM901                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[3][21]_OTERM839                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[3][22]_OTERM777                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[3][23]_OTERM715                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[3][24]_OTERM653                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[3][25]_OTERM591                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[3][26]_OTERM529                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[3][27]_OTERM467                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[3][28]_OTERM405                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[3][29]_OTERM343                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[3][30]_OTERM281                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[3][31]_OTERM219                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[4][0]_OTERM2145                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[4][1]_OTERM2091                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[4][2]_OTERM2021                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[4][3]_OTERM1967                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[4][4]_OTERM1897                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[4][5]_OTERM1843                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[4][6]_OTERM1773                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[4][7]_OTERM1719                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[4][8]_OTERM1657                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[4][9]_OTERM1587                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[4][10]_OTERM1533                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[4][11]_OTERM1463                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[4][12]_OTERM1409                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[4][13]_OTERM1339                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[4][14]_OTERM1285                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[4][15]_OTERM1215                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[4][16]_OTERM1161                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[4][17]_OTERM1091                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[4][18]_OTERM1037                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[4][19]_OTERM967                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[4][20]_OTERM913                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[4][21]_OTERM843                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[4][22]_OTERM789                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[4][23]_OTERM719                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[4][24]_OTERM665                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[4][25]_OTERM595                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[4][26]_OTERM541                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[4][27]_OTERM471                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[4][28]_OTERM417                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[4][29]_OTERM347                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[4][30]_OTERM293                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[4][31]_OTERM223                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[5][0]_OTERM2147                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[5][1]_OTERM2093                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[5][2]_OTERM2023                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[5][3]_OTERM1969                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[5][4]_OTERM1899                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[5][5]_OTERM1845                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[5][6]_OTERM1775                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[5][7]_OTERM1721                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[5][8]_OTERM1659                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[5][9]_OTERM1589                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[5][10]_OTERM1535                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[5][11]_OTERM1465                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[5][12]_OTERM1411                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[5][13]_OTERM1341                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[5][14]_OTERM1287                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[5][15]_OTERM1217                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[5][16]_OTERM1163                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[5][17]_OTERM1093                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[5][18]_OTERM1039                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[5][19]_OTERM969                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[5][20]_OTERM915                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[5][21]_OTERM845                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[5][22]_OTERM791                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[5][23]_OTERM721                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[5][24]_OTERM667                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[5][25]_OTERM597                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[5][26]_OTERM543                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[5][27]_OTERM473                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[5][28]_OTERM419                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[5][29]_OTERM349                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[5][30]_OTERM295                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[5][31]_OTERM225                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[6][0]_OTERM2149                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[6][1]_OTERM2095                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[6][2]_OTERM2025                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[6][3]_OTERM1971                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[6][4]_OTERM1901                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[6][5]_OTERM1847                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[6][6]_OTERM1777                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[6][7]_OTERM1723                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[6][8]_OTERM1661                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[6][9]_OTERM1591                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[6][10]_OTERM1537                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[6][11]_OTERM1467                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[6][12]_OTERM1413                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[6][13]_OTERM1343                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[6][14]_OTERM1289                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[6][15]_OTERM1219                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[6][16]_OTERM1165                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[6][17]_OTERM1095                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[6][18]_OTERM1041                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[6][19]_OTERM971                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[6][20]_OTERM917                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[6][21]_OTERM847                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[6][22]_OTERM793                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[6][23]_OTERM723                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[6][24]_OTERM669                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[6][25]_OTERM599                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[6][26]_OTERM545                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[6][27]_OTERM475                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[6][28]_OTERM421                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[6][29]_OTERM351                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[6][30]_OTERM297                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[6][31]_OTERM227                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[7][0]_OTERM2143                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[7][1]_OTERM2089                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[7][2]_OTERM2019                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[7][3]_OTERM1965                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[7][4]_OTERM1895                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[7][5]_OTERM1841                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[7][6]_OTERM1771                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[7][7]_OTERM1717                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[7][8]_OTERM1655                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[7][9]_OTERM1585                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[7][10]_OTERM1531                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[7][11]_OTERM1461                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[7][12]_OTERM1407                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[7][13]_OTERM1337                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[7][14]_OTERM1283                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[7][15]_OTERM1213                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[7][16]_OTERM1159                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[7][17]_OTERM1089                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[7][18]_OTERM1035                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[7][19]_OTERM965                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[7][20]_OTERM911                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[7][21]_OTERM841                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[7][22]_OTERM787                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[7][23]_OTERM717                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[7][24]_OTERM663                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[7][25]_OTERM593                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[7][26]_OTERM539                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[7][27]_OTERM469                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[7][28]_OTERM415                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[7][29]_OTERM345                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[7][30]_OTERM291                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[7][31]_OTERM221                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[8][0]_OTERM2153                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[8][1]_OTERM2083                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[8][2]_OTERM2029                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[8][3]_OTERM1959                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[8][4]_OTERM1905                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[8][5]_OTERM1835                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[8][6]_OTERM1781                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[8][7]_OTERM1711                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[8][8]_OTERM1649                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[8][9]_OTERM1595                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[8][10]_OTERM1525                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[8][11]_OTERM1471                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[8][12]_OTERM1401                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[8][13]_OTERM1347                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[8][14]_OTERM1277                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[8][15]_OTERM1223                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[8][16]_OTERM1153                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[8][17]_OTERM1099                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[8][18]_OTERM1029                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[8][19]_OTERM975                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[8][20]_OTERM905                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[8][21]_OTERM851                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[8][22]_OTERM781                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[8][23]_OTERM727                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[8][24]_OTERM657                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[8][25]_OTERM603                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[8][26]_OTERM533                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[8][27]_OTERM479                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[8][28]_OTERM409                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[8][29]_OTERM355                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[8][30]_OTERM285                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[8][31]_OTERM231                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[9][0]_OTERM2157                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[9][1]_OTERM2087                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[9][2]_OTERM2033                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[9][3]_OTERM1963                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[9][4]_OTERM1909                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[9][5]_OTERM1839                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[9][6]_OTERM1785                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[9][7]_OTERM1715                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[9][8]_OTERM1653                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[9][9]_OTERM1599                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[9][10]_OTERM1529                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[9][11]_OTERM1475                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[9][12]_OTERM1405                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[9][13]_OTERM1351                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[9][14]_OTERM1281                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[9][15]_OTERM1227                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[9][16]_OTERM1157                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[9][17]_OTERM1103                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[9][18]_OTERM1033                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[9][19]_OTERM979                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[9][20]_OTERM909                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[9][21]_OTERM855                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[9][22]_OTERM785                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[9][23]_OTERM731                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[9][24]_OTERM661                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[9][25]_OTERM607                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[9][26]_OTERM537                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[9][27]_OTERM483                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[9][28]_OTERM413                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[9][29]_OTERM359                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[9][30]_OTERM289                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[9][31]_OTERM235                            ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[10][0]_OTERM2155                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[10][1]_OTERM2085                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[10][2]_OTERM2031                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[10][3]_OTERM1961                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[10][4]_OTERM1907                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[10][5]_OTERM1837                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[10][6]_OTERM1783                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[10][7]_OTERM1713                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[10][8]_OTERM1651                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[10][9]_OTERM1597                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[10][10]_OTERM1527                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[10][11]_OTERM1473                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[10][12]_OTERM1403                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[10][13]_OTERM1349                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[10][14]_OTERM1279                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[10][15]_OTERM1225                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[10][16]_OTERM1155                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[10][17]_OTERM1101                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[10][18]_OTERM1031                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[10][19]_OTERM977                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[10][20]_OTERM907                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[10][21]_OTERM853                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[10][22]_OTERM783                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[10][23]_OTERM729                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[10][24]_OTERM659                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[10][25]_OTERM605                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[10][26]_OTERM535                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[10][27]_OTERM481                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[10][28]_OTERM411                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[10][29]_OTERM357                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[10][30]_OTERM287                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[10][31]_OTERM233                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[11][0]_OTERM2151                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[11][1]_OTERM2081                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[11][2]_OTERM2027                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[11][3]_OTERM1957                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[11][4]_OTERM1903                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[11][5]_OTERM1833                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[11][6]_OTERM1779                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[11][7]_OTERM1709                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[11][8]_OTERM1647                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[11][9]_OTERM1593                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[11][10]_OTERM1523                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[11][11]_OTERM1469                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[11][12]_OTERM1399                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[11][13]_OTERM1345                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[11][14]_OTERM1275                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[11][15]_OTERM1221                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[11][16]_OTERM1151                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[11][17]_OTERM1097                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[11][18]_OTERM1027                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[11][19]_OTERM973                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[11][20]_OTERM903                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[11][21]_OTERM849                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[11][22]_OTERM779                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[11][23]_OTERM725                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[11][24]_OTERM655                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[11][25]_OTERM601                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[11][26]_OTERM531                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[11][27]_OTERM477                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[11][28]_OTERM407                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[11][29]_OTERM353                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[11][30]_OTERM283                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[11][31]_OTERM229                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[12][0]_OTERM2131                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[12][1]_OTERM2069                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[12][2]_OTERM2007                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[12][3]_OTERM1945                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[12][4]_OTERM1883                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[12][5]_OTERM1821                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[12][6]_OTERM1759                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[12][7]_OTERM1697                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[12][8]_OTERM1635                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[12][9]_OTERM1573                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[12][10]_OTERM1511                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[12][11]_OTERM1449                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[12][12]_OTERM1387                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[12][13]_OTERM1325                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[12][14]_OTERM1263                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[12][15]_OTERM1201                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[12][16]_OTERM1139                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[12][17]_OTERM1077                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[12][18]_OTERM1015                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[12][19]_OTERM953                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[12][20]_OTERM891                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[12][21]_OTERM829                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[12][22]_OTERM767                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[12][23]_OTERM705                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[12][24]_OTERM643                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[12][25]_OTERM581                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[12][26]_OTERM519                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[12][27]_OTERM457                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[12][28]_OTERM395                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[12][29]_OTERM333                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[12][30]_OTERM271                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[12][31]_OTERM209                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[13][0]_OTERM2133                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[13][1]_OTERM2071                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[13][2]_OTERM2009                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[13][3]_OTERM1947                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[13][4]_OTERM1885                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[13][5]_OTERM1823                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[13][6]_OTERM1761                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[13][7]_OTERM1699                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[13][8]_OTERM1637                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[13][9]_OTERM1575                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[13][10]_OTERM1513                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[13][11]_OTERM1451                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[13][12]_OTERM1389                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[13][13]_OTERM1327                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[13][14]_OTERM1265                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[13][15]_OTERM1203                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[13][16]_OTERM1141                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[13][17]_OTERM1079                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[13][18]_OTERM1017                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[13][19]_OTERM955                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[13][20]_OTERM893                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[13][21]_OTERM831                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[13][22]_OTERM769                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[13][23]_OTERM707                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[13][24]_OTERM645                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[13][25]_OTERM583                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[13][26]_OTERM521                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[13][27]_OTERM459                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[13][28]_OTERM397                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[13][29]_OTERM335                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[13][30]_OTERM273                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[13][31]_OTERM211                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[14][0]_OTERM2135                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[14][1]_OTERM2073                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[14][2]_OTERM2011                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[14][3]_OTERM1949                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[14][4]_OTERM1887                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[14][5]_OTERM1825                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[14][6]_OTERM1763                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[14][7]_OTERM1701                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[14][8]_OTERM1639                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[14][9]_OTERM1577                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[14][10]_OTERM1515                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[14][11]_OTERM1453                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[14][12]_OTERM1391                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[14][13]_OTERM1329                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[14][14]_OTERM1267                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[14][15]_OTERM1205                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[14][16]_OTERM1143                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[14][17]_OTERM1081                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[14][18]_OTERM1019                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[14][19]_OTERM957                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[14][20]_OTERM895                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[14][21]_OTERM833                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[14][22]_OTERM771                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[14][23]_OTERM709                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[14][24]_OTERM647                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[14][25]_OTERM585                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[14][26]_OTERM523                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[14][27]_OTERM461                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[14][28]_OTERM399                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[14][29]_OTERM337                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[14][30]_OTERM275                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[14][31]_OTERM213                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[15][0]_OTERM2129                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[15][1]_OTERM2067                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[15][2]_OTERM2005                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[15][3]_OTERM1943                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[15][4]_OTERM1881                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[15][5]_OTERM1819                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[15][6]_OTERM1757                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[15][7]_OTERM1695                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[15][8]_OTERM1633                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[15][9]_OTERM1571                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[15][10]_OTERM1509                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[15][11]_OTERM1447                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[15][12]_OTERM1385                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[15][13]_OTERM1323                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[15][14]_OTERM1261                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[15][15]_OTERM1199                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[15][16]_OTERM1137                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[15][17]_OTERM1075                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[15][18]_OTERM1013                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[15][19]_OTERM951                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[15][20]_OTERM889                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[15][21]_OTERM827                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[15][22]_OTERM765                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[15][23]_OTERM703                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[15][24]_OTERM641                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[15][25]_OTERM579                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[15][26]_OTERM517                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[15][27]_OTERM455                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[15][28]_OTERM393                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[15][29]_OTERM331                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[15][30]_OTERM269                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[15][31]_OTERM207                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[16][0]_OTERM2169                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[16][1]_OTERM2107                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[16][2]_OTERM2045                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[16][3]_OTERM1983                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[16][4]_OTERM1921                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[16][5]_OTERM1859                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[16][6]_OTERM1797                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[16][7]_OTERM1735                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[16][8]_OTERM1673                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[16][9]_OTERM1611                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[16][10]_OTERM1549                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[16][11]_OTERM1487                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[16][12]_OTERM1425                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[16][13]_OTERM1363                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[16][14]_OTERM1301                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[16][15]_OTERM1239                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[16][16]_OTERM1177                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[16][17]_OTERM1115                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[16][18]_OTERM1053                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[16][19]_OTERM991                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[16][20]_OTERM929                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[16][21]_OTERM867                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[16][22]_OTERM805                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[16][23]_OTERM743                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[16][24]_OTERM681                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[16][25]_OTERM619                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[16][26]_OTERM557                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[16][27]_OTERM495                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[16][28]_OTERM433                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[16][29]_OTERM371                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[16][30]_OTERM309                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[16][31]_OTERM247                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[17][0]_OTERM2185                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[17][1]_OTERM2123                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[17][2]_OTERM2061                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[17][3]_OTERM1999                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[17][4]_OTERM1937                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[17][5]_OTERM1875                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[17][6]_OTERM1813                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[17][7]_OTERM1751                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[17][8]_OTERM1689                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[17][9]_OTERM1627                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[17][10]_OTERM1565                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[17][11]_OTERM1503                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[17][12]_OTERM1441                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[17][13]_OTERM1379                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[17][14]_OTERM1317                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[17][15]_OTERM1255                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[17][16]_OTERM1193                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[17][17]_OTERM1131                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[17][18]_OTERM1069                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[17][19]_OTERM1007                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[17][20]_OTERM945                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[17][21]_OTERM883                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[17][22]_OTERM821                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[17][23]_OTERM759                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[17][24]_OTERM697                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[17][25]_OTERM635                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[17][26]_OTERM573                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[17][27]_OTERM511                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[17][28]_OTERM449                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[17][29]_OTERM387                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[17][30]_OTERM325                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[17][31]_OTERM263                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[18][0]_OTERM2177                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[18][1]_OTERM2115                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[18][2]_OTERM2053                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[18][3]_OTERM1991                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[18][4]_OTERM1929                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[18][5]_OTERM1867                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[18][6]_OTERM1805                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[18][7]_OTERM1743                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[18][8]_OTERM1681                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[18][9]_OTERM1619                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[18][10]_OTERM1557                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[18][11]_OTERM1495                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[18][12]_OTERM1433                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[18][13]_OTERM1371                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[18][14]_OTERM1309                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[18][15]_OTERM1247                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[18][16]_OTERM1185                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[18][17]_OTERM1123                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[18][18]_OTERM1061                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[18][19]_OTERM999                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[18][20]_OTERM937                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[18][21]_OTERM875                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[18][22]_OTERM813                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[18][23]_OTERM751                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[18][24]_OTERM689                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[18][25]_OTERM627                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[18][26]_OTERM565                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[18][27]_OTERM503                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[18][28]_OTERM441                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[18][29]_OTERM379                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[18][30]_OTERM317                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[18][31]_OTERM255                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[19][0]_OTERM2161                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[19][1]_OTERM2099                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[19][2]_OTERM2037                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[19][3]_OTERM1975                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[19][4]_OTERM1913                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[19][5]_OTERM1851                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[19][6]_OTERM1789                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[19][7]_OTERM1727                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[19][8]_OTERM1665                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[19][9]_OTERM1603                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[19][10]_OTERM1541                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[19][11]_OTERM1479                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[19][12]_OTERM1417                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[19][13]_OTERM1355                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[19][14]_OTERM1293                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[19][15]_OTERM1231                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[19][16]_OTERM1169                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[19][17]_OTERM1107                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[19][18]_OTERM1045                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[19][19]_OTERM983                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[19][20]_OTERM921                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[19][21]_OTERM859                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[19][22]_OTERM797                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[19][23]_OTERM735                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[19][24]_OTERM673                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[19][25]_OTERM611                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[19][26]_OTERM549                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[19][27]_OTERM487                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[19][28]_OTERM425                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[19][29]_OTERM363                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[19][30]_OTERM301                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[19][31]_OTERM239                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[20][0]_OTERM2173                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[20][1]_OTERM2109                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[20][2]_OTERM2049                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[20][3]_OTERM1985                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[20][4]_OTERM1925                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[20][5]_OTERM1861                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[20][6]_OTERM1801                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[20][7]_OTERM1737                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[20][8]_OTERM1675                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[20][9]_OTERM1615                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[20][10]_OTERM1551                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[20][11]_OTERM1491                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[20][12]_OTERM1427                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[20][13]_OTERM1367                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[20][14]_OTERM1303                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[20][15]_OTERM1243                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[20][16]_OTERM1179                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[20][17]_OTERM1119                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[20][18]_OTERM1055                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[20][19]_OTERM995                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[20][20]_OTERM931                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[20][21]_OTERM871                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[20][22]_OTERM807                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[20][23]_OTERM747                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[20][24]_OTERM683                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[20][25]_OTERM623                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[20][26]_OTERM559                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[20][27]_OTERM499                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[20][28]_OTERM435                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[20][29]_OTERM375                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[20][30]_OTERM311                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[20][31]_OTERM251                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[21][0]_OTERM2187                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[21][1]_OTERM2127                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[21][2]_OTERM2063                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[21][3]_OTERM2003                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[21][4]_OTERM1939                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[21][5]_OTERM1879                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[21][6]_OTERM1815                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[21][7]_OTERM1755                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[21][8]_OTERM1693                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[21][9]_OTERM1629                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[21][10]_OTERM1569                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[21][11]_OTERM1505                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[21][12]_OTERM1445                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[21][13]_OTERM1381                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[21][14]_OTERM1321                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[21][15]_OTERM1257                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[21][16]_OTERM1197                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[21][17]_OTERM1133                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[21][18]_OTERM1073                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[21][19]_OTERM1009                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[21][20]_OTERM949                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[21][21]_OTERM885                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[21][22]_OTERM825                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[21][23]_OTERM761                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[21][24]_OTERM701                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[21][25]_OTERM637                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[21][26]_OTERM577                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[21][27]_OTERM513                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[21][28]_OTERM453                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[21][29]_OTERM389                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[21][30]_OTERM329                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[21][31]_OTERM265                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[22][0]_OTERM2181                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[22][1]_OTERM2117                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[22][2]_OTERM2057                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[22][3]_OTERM1993                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[22][4]_OTERM1933                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[22][5]_OTERM1869                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[22][6]_OTERM1809                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[22][7]_OTERM1745                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[22][8]_OTERM1683                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[22][9]_OTERM1623                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[22][10]_OTERM1559                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[22][11]_OTERM1499                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[22][12]_OTERM1435                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[22][13]_OTERM1375                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[22][14]_OTERM1311                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[22][15]_OTERM1251                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[22][16]_OTERM1187                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[22][17]_OTERM1127                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[22][18]_OTERM1063                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[22][19]_OTERM1003                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[22][20]_OTERM939                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[22][21]_OTERM879                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[22][22]_OTERM815                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[22][23]_OTERM755                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[22][24]_OTERM691                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[22][25]_OTERM631                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[22][26]_OTERM567                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[22][27]_OTERM507                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[22][28]_OTERM443                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[22][29]_OTERM383                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[22][30]_OTERM319                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[22][31]_OTERM259                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[23][0]_OTERM2163                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[23][1]_OTERM2103                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[23][2]_OTERM2039                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[23][3]_OTERM1979                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[23][4]_OTERM1915                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[23][5]_OTERM1855                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[23][6]_OTERM1791                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[23][7]_OTERM1731                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[23][8]_OTERM1669                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[23][9]_OTERM1605                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[23][10]_OTERM1545                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[23][11]_OTERM1481                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[23][12]_OTERM1421                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[23][13]_OTERM1357                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[23][14]_OTERM1297                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[23][15]_OTERM1233                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[23][16]_OTERM1173                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[23][17]_OTERM1109                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[23][18]_OTERM1049                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[23][19]_OTERM985                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[23][20]_OTERM925                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[23][21]_OTERM861                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[23][22]_OTERM801                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[23][23]_OTERM737                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[23][24]_OTERM677                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[23][25]_OTERM613                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[23][26]_OTERM553                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[23][27]_OTERM489                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[23][28]_OTERM429                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[23][29]_OTERM365                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[23][30]_OTERM305                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[23][31]_OTERM241                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[24][0]_OTERM2171                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[24][1]_OTERM2111                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[24][2]_OTERM2047                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[24][3]_OTERM1987                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[24][4]_OTERM1923                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[24][5]_OTERM1863                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[24][6]_OTERM1799                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[24][7]_OTERM1739                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[24][8]_OTERM1677                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[24][9]_OTERM1613                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[24][10]_OTERM1553                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[24][11]_OTERM1489                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[24][12]_OTERM1429                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[24][13]_OTERM1365                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[24][14]_OTERM1305                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[24][15]_OTERM1241                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[24][16]_OTERM1181                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[24][17]_OTERM1117                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[24][18]_OTERM1057                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[24][19]_OTERM993                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[24][20]_OTERM933                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[24][21]_OTERM869                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[24][22]_OTERM809                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[24][23]_OTERM745                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[24][24]_OTERM685                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[24][25]_OTERM621                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[24][26]_OTERM561                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[24][27]_OTERM497                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[24][28]_OTERM437                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[24][29]_OTERM373                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[24][30]_OTERM313                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[24][31]_OTERM249                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[25][0]_OTERM2189                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[25][1]_OTERM2125                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[25][2]_OTERM2065                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[25][3]_OTERM2001                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[25][4]_OTERM1941                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[25][5]_OTERM1877                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[25][6]_OTERM1817                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[25][7]_OTERM1753                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[25][8]_OTERM1691                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[25][9]_OTERM1631                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[25][10]_OTERM1567                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[25][11]_OTERM1507                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[25][12]_OTERM1443                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[25][13]_OTERM1383                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[25][14]_OTERM1319                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[25][15]_OTERM1259                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[25][16]_OTERM1195                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[25][17]_OTERM1135                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[25][18]_OTERM1071                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[25][19]_OTERM1011                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[25][20]_OTERM947                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[25][21]_OTERM887                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[25][22]_OTERM823                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[25][23]_OTERM763                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[25][24]_OTERM699                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[25][25]_OTERM639                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[25][26]_OTERM575                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[25][27]_OTERM515                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[25][28]_OTERM451                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[25][29]_OTERM391                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[25][30]_OTERM327                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[25][31]_OTERM267                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[26][0]_OTERM2179                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[26][1]_OTERM2119                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[26][2]_OTERM2055                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[26][3]_OTERM1995                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[26][4]_OTERM1931                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[26][5]_OTERM1871                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[26][6]_OTERM1807                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[26][7]_OTERM1747                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[26][8]_OTERM1685                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[26][9]_OTERM1621                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[26][10]_OTERM1561                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[26][11]_OTERM1497                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[26][12]_OTERM1437                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[26][13]_OTERM1373                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[26][14]_OTERM1313                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[26][15]_OTERM1249                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[26][16]_OTERM1189                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[26][17]_OTERM1125                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[26][18]_OTERM1065                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[26][19]_OTERM1001                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[26][20]_OTERM941                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[26][21]_OTERM877                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[26][22]_OTERM817                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[26][23]_OTERM753                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[26][24]_OTERM693                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[26][25]_OTERM629                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[26][26]_OTERM569                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[26][27]_OTERM505                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[26][28]_OTERM445                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[26][29]_OTERM381                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[26][30]_OTERM321                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[26][31]_OTERM257                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[27][0]_OTERM2165                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[27][1]_OTERM2101                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[27][2]_OTERM2041                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[27][3]_OTERM1977                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[27][4]_OTERM1917                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[27][5]_OTERM1853                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[27][6]_OTERM1793                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[27][7]_OTERM1729                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[27][8]_OTERM1667                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[27][9]_OTERM1607                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[27][10]_OTERM1543                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[27][11]_OTERM1483                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[27][12]_OTERM1419                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[27][13]_OTERM1359                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[27][14]_OTERM1295                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[27][15]_OTERM1235                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[27][16]_OTERM1171                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[27][17]_OTERM1111                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[27][18]_OTERM1047                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[27][19]_OTERM987                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[27][20]_OTERM923                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[27][21]_OTERM863                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[27][22]_OTERM799                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[27][23]_OTERM739                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[27][24]_OTERM675                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[27][25]_OTERM615                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[27][26]_OTERM551                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[27][27]_OTERM491                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[27][28]_OTERM427                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[27][29]_OTERM367                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[27][30]_OTERM303                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[27][31]_OTERM243                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[28][0]_OTERM2167                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[28][1]_OTERM2105                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[28][2]_OTERM2043                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[28][3]_OTERM1981                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[28][4]_OTERM1919                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[28][5]_OTERM1857                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[28][6]_OTERM1795                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[28][7]_OTERM1733                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[28][8]_OTERM1671                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[28][9]_OTERM1609                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[28][10]_OTERM1547                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[28][11]_OTERM1485                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[28][12]_OTERM1423                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[28][13]_OTERM1361                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[28][14]_OTERM1299                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[28][15]_OTERM1237                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[28][16]_OTERM1175                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[28][17]_OTERM1113                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[28][18]_OTERM1051                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[28][19]_OTERM989                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[28][20]_OTERM927                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[28][21]_OTERM865                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[28][22]_OTERM803                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[28][23]_OTERM741                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[28][24]_OTERM679                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[28][25]_OTERM617                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[28][26]_OTERM555                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[28][27]_OTERM493                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[28][28]_OTERM431                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[28][29]_OTERM369                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[28][30]_OTERM307                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[28][31]_OTERM245                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[29][0]_OTERM2183                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[29][1]_OTERM2121                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[29][2]_OTERM2059                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[29][3]_OTERM1997                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[29][4]_OTERM1935                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[29][5]_OTERM1873                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[29][6]_OTERM1811                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[29][7]_OTERM1749                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[29][8]_OTERM1687                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[29][9]_OTERM1625                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[29][10]_OTERM1563                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[29][11]_OTERM1501                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[29][12]_OTERM1439                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[29][13]_OTERM1377                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[29][14]_OTERM1315                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[29][15]_OTERM1253                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[29][16]_OTERM1191                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[29][17]_OTERM1129                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[29][18]_OTERM1067                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[29][19]_OTERM1005                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[29][20]_OTERM943                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[29][21]_OTERM881                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[29][22]_OTERM819                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[29][23]_OTERM757                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[29][24]_OTERM695                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[29][25]_OTERM633                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[29][26]_OTERM571                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[29][27]_OTERM509                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[29][28]_OTERM447                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[29][29]_OTERM385                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[29][30]_OTERM323                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[29][31]_OTERM261                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[30][0]_OTERM2175                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[30][1]_OTERM2113                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[30][2]_OTERM2051                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[30][3]_OTERM1989                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[30][4]_OTERM1927                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[30][5]_OTERM1865                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[30][6]_OTERM1803                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[30][7]_OTERM1741                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[30][8]_OTERM1679                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[30][9]_OTERM1617                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[30][10]_OTERM1555                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[30][11]_OTERM1493                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[30][12]_OTERM1431                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[30][13]_OTERM1369                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[30][14]_OTERM1307                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[30][15]_OTERM1245                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[30][16]_OTERM1183                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[30][17]_OTERM1121                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[30][18]_OTERM1059                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[30][19]_OTERM997                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[30][20]_OTERM935                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[30][21]_OTERM873                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[30][22]_OTERM811                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[30][23]_OTERM749                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[30][24]_OTERM687                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[30][25]_OTERM625                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[30][26]_OTERM563                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[30][27]_OTERM501                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[30][28]_OTERM439                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[30][29]_OTERM377                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[30][30]_OTERM315                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[30][31]_OTERM253                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[31][0]_OTERM2159                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[31][1]_OTERM2097                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[31][2]_OTERM2035                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[31][3]_OTERM1973                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[31][4]_OTERM1911                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[31][5]_OTERM1849                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[31][6]_OTERM1787                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[31][7]_OTERM1725                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[31][8]_OTERM1663                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[31][9]_OTERM1601                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[31][10]_OTERM1539                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[31][11]_OTERM1477                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[31][12]_OTERM1415                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[31][13]_OTERM1353                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[31][14]_OTERM1291                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[31][15]_OTERM1229                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[31][16]_OTERM1167                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[31][17]_OTERM1105                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[31][18]_OTERM1043                          ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[31][19]_OTERM981                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[31][20]_OTERM919                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[31][21]_OTERM857                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[31][22]_OTERM795                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[31][23]_OTERM733                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[31][24]_OTERM671                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[31][25]_OTERM609                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[31][26]_OTERM547                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[31][27]_OTERM485                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[31][28]_OTERM423                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[31][29]_OTERM361                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[31][30]_OTERM299                           ; Retimed Register ; Timing optimization ;
; RegFile:RF|registers[31][31]_OTERM237                           ; Retimed Register ; Timing optimization ;
; SignExtend:inst1_imm|extendedImmediate[16]~1                    ; Modified         ; Timing optimization ;
; XnorGate:XnorBranch_2|out~0                                     ; Modified         ; Timing optimization ;
; XnorGate:XnorBranch_2|out~0_RESYN2782_BDD2783                   ; Created          ; Timing optimization ;
; flush_D_2~0                                                     ; Modified         ; Timing optimization ;
; flush_F_2~1                                                     ; Modified         ; Timing optimization ;
; next_addr~1                                                     ; Deleted          ; Timing optimization ;
; next_addr~8                                                     ; Modified         ; Timing optimization ;
; pcBranchF_inst2[0]~0                                            ; Modified         ; Timing optimization ;
; pcF_inst1[1]~0                                                  ; Modified         ; Timing optimization ;
; pcF_inst1[2]~1                                                  ; Modified         ; Timing optimization ;
; pcF_inst1[3]~2                                                  ; Modified         ; Timing optimization ;
; pcF_inst1[4]~3                                                  ; Modified         ; Timing optimization ;
; pcF_inst1[5]~4                                                  ; Modified         ; Timing optimization ;
; pcF_inst1[6]~5                                                  ; Modified         ; Timing optimization ;
; pcF_inst1[7]~6                                                  ; Modified         ; Timing optimization ;
; pcPlus1F[0]~0                                                   ; Modified         ; Timing optimization ;
; pcPlus2F[1]~0                                                   ; Modified         ; Timing optimization ;
+-----------------------------------------------------------------+------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; 3:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; Yes        ; |dual_issue_processor|IF_ID1_Pipe:FETCH_DECODE1_PIPE|pcD_inst2[3]               ;
; 3:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; Yes        ; |dual_issue_processor|IF_ID1_Pipe:FETCH_DECODE1_PIPE|inst1_Decode[21]           ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |dual_issue_processor|MEM_WB_inst2Pipe:MEM_WB_INST2_PIPE|writeData_inst2_WB[10] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |dual_issue_processor|MEM_WB_inst2Pipe:MEM_WB_INST2_PIPE|writeData_inst2_WB[3]  ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |dual_issue_processor|MEM_WB_inst1Pipe:MEM_WB_INST1_PIPE|writeData_inst1_WB[23] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |dual_issue_processor|MEM_WB_inst1Pipe:MEM_WB_INST1_PIPE|writeData_inst1_WB[1]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dual_issue_processor|RegFile:RF|registers[16][22]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dual_issue_processor|RegFile:RF|registers[8][20]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dual_issue_processor|RegFile:RF|registers[24][27]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dual_issue_processor|RegFile:RF|registers[4][11]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dual_issue_processor|RegFile:RF|registers[20][7]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dual_issue_processor|RegFile:RF|registers[12][13]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dual_issue_processor|RegFile:RF|registers[28][3]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dual_issue_processor|RegFile:RF|registers[2][18]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dual_issue_processor|RegFile:RF|registers[18][22]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dual_issue_processor|RegFile:RF|registers[10][17]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dual_issue_processor|RegFile:RF|registers[26][15]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dual_issue_processor|RegFile:RF|registers[6][30]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dual_issue_processor|RegFile:RF|registers[22][3]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dual_issue_processor|RegFile:RF|registers[14][20]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dual_issue_processor|RegFile:RF|registers[30][23]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dual_issue_processor|RegFile:RF|registers[1][7]                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dual_issue_processor|RegFile:RF|registers[17][16]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dual_issue_processor|RegFile:RF|registers[9][18]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dual_issue_processor|RegFile:RF|registers[25][12]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dual_issue_processor|RegFile:RF|registers[5][17]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dual_issue_processor|RegFile:RF|registers[21][20]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dual_issue_processor|RegFile:RF|registers[13][9]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dual_issue_processor|RegFile:RF|registers[29][5]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dual_issue_processor|RegFile:RF|registers[3][11]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dual_issue_processor|RegFile:RF|registers[19][18]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dual_issue_processor|RegFile:RF|registers[11][21]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dual_issue_processor|RegFile:RF|registers[27][5]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dual_issue_processor|RegFile:RF|registers[7][11]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dual_issue_processor|RegFile:RF|registers[23][16]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dual_issue_processor|RegFile:RF|registers[15][26]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dual_issue_processor|RegFile:RF|registers[31][30]                              ;
; 33:1               ; 24 bits   ; 528 LEs       ; 504 LEs              ; 24 LEs                 ; Yes        ; |dual_issue_processor|ID_EX_inst2Pipe:ID_EX_INST2_PIPE|readData1_EX_inst2[30]   ;
; 33:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; Yes        ; |dual_issue_processor|ID_EX_inst1Pipe:ID_EX_INST1_PIPE|readData2_EX_inst1[10]   ;
; 33:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; Yes        ; |dual_issue_processor|ID_EX_inst2Pipe:ID_EX_INST2_PIPE|readData2_EX_inst2[7]    ;
; 33:1               ; 24 bits   ; 528 LEs       ; 504 LEs              ; 24 LEs                 ; Yes        ; |dual_issue_processor|ID_EX_inst1Pipe:ID_EX_INST1_PIPE|readData1_EX_inst1[20]   ;
; 65:1               ; 3 bits    ; 129 LEs       ; 27 LEs               ; 102 LEs                ; Yes        ; |dual_issue_processor|ID_EX_inst1Pipe:ID_EX_INST1_PIPE|ALUOp_inst1_EX[1]        ;
; 65:1               ; 4 bits    ; 172 LEs       ; 52 LEs               ; 120 LEs                ; Yes        ; |dual_issue_processor|ID_EX_inst2Pipe:ID_EX_INST2_PIPE|ALUOp_inst2_EX[1]        ;
; 19:1               ; 8 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; Yes        ; |dual_issue_processor|EX_MEM_inst1Pipe:EX_MEM_INST1_PIPE|AluOutMem_inst1[14]    ;
; 19:1               ; 8 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; Yes        ; |dual_issue_processor|EX_MEM_inst1Pipe:EX_MEM_INST1_PIPE|AluOutMem_inst1[19]    ;
; 20:1               ; 8 bits    ; 104 LEs       ; 56 LEs               ; 48 LEs                 ; Yes        ; |dual_issue_processor|EX_MEM_inst2Pipe:EX_MEM_INST2_PIPE|AluOutMem_inst2[15]    ;
; 20:1               ; 8 bits    ; 104 LEs       ; 56 LEs               ; 48 LEs                 ; Yes        ; |dual_issue_processor|EX_MEM_inst2Pipe:EX_MEM_INST2_PIPE|AluOutMem_inst2[23]    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |dual_issue_processor|EX_MEM_inst1Pipe:EX_MEM_INST1_PIPE|AluOutMem_inst1[4]     ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |dual_issue_processor|EX_MEM_inst1Pipe:EX_MEM_INST1_PIPE|AluOutMem_inst1[25]    ;
; 21:1               ; 4 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |dual_issue_processor|EX_MEM_inst2Pipe:EX_MEM_INST2_PIPE|AluOutMem_inst2[4]     ;
; 21:1               ; 4 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |dual_issue_processor|EX_MEM_inst2Pipe:EX_MEM_INST2_PIPE|AluOutMem_inst2[25]    ;
; 21:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |dual_issue_processor|EX_MEM_inst1Pipe:EX_MEM_INST1_PIPE|AluOutMem_inst1[3]     ;
; 21:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; Yes        ; |dual_issue_processor|EX_MEM_inst1Pipe:EX_MEM_INST1_PIPE|AluOutMem_inst1[29]    ;
; 22:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; Yes        ; |dual_issue_processor|EX_MEM_inst2Pipe:EX_MEM_INST2_PIPE|AluOutMem_inst2[3]     ;
; 22:1               ; 2 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |dual_issue_processor|EX_MEM_inst2Pipe:EX_MEM_INST2_PIPE|AluOutMem_inst2[29]    ;
; 22:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |dual_issue_processor|EX_MEM_inst1Pipe:EX_MEM_INST1_PIPE|AluOutMem_inst1[31]    ;
; 23:1               ; 2 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; Yes        ; |dual_issue_processor|EX_MEM_inst2Pipe:EX_MEM_INST2_PIPE|AluOutMem_inst2[30]    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |dual_issue_processor|Mux3to1:writeReg1D|Mux1                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |dual_issue_processor|Mux3to1:regDstEMux_inst2|Mux3                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |dual_issue_processor|Mux3to1:regDstEMux_inst1|Mux0                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |dual_issue_processor|ForwardingUnit:FU|forwardA_inst2[2]                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |dual_issue_processor|ForwardingUnit:FU|forwardB_inst2[2]                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |dual_issue_processor|stallFinal                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |dual_issue_processor|ForwardingUnit:FU|forwardA_inst1[0]                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |dual_issue_processor|ForwardingUnit:FU|forwardB_inst1[2]                       ;
; 8:1                ; 32 bits   ; 160 LEs       ; 128 LEs              ; 32 LEs                 ; No         ; |dual_issue_processor|Mux5to1:Forward_A_inst2|Mux21                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 128 LEs              ; 32 LEs                 ; No         ; |dual_issue_processor|Mux5to1:Forward_B_inst2|Mux13                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 128 LEs              ; 32 LEs                 ; No         ; |dual_issue_processor|Mux5to1:Forward_A_inst1|Mux30                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 128 LEs              ; 32 LEs                 ; No         ; |dual_issue_processor|Mux5to1:Forward_B_inst1|Mux17                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |dual_issue_processor|switchy                                                   ;
; 32:1               ; 8 bits    ; 168 LEs       ; 160 LEs              ; 8 LEs                  ; No         ; |dual_issue_processor|RegFile:RF|Mux89                                          ;
; 32:1               ; 8 bits    ; 168 LEs       ; 160 LEs              ; 8 LEs                  ; No         ; |dual_issue_processor|RegFile:RF|Mux25                                          ;
; 64:1               ; 2 bits    ; 84 LEs        ; 20 LEs               ; 64 LEs                 ; No         ; |dual_issue_processor|ControlUnit:CU_inst1|Selector4                            ;
; 256:1              ; 2 bits    ; 340 LEs       ; 340 LEs              ; 0 LEs                  ; No         ; |dual_issue_processor|BPU:bpu|Mux2                                              ;
; 256:1              ; 2 bits    ; 340 LEs       ; 340 LEs              ; 0 LEs                  ; No         ; |dual_issue_processor|BPU:bpu|Mux8                                              ;
; 256:1              ; 2 bits    ; 340 LEs       ; 340 LEs              ; 0 LEs                  ; No         ; |dual_issue_processor|BPU:bpu|Mux4                                              ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |dual_issue_processor|next_addr[4]                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for InstructionMemory:IM|altsyncram:altsyncram_component|altsyncram_kr82:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for DataMemory:DM|altsyncram:altsyncram_component|altsyncram_8qo2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InstructionMemory:IM|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------+--------------------+
; Parameter Name                     ; Value                                   ; Type               ;
+------------------------------------+-----------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                         ; Untyped            ;
; WIDTH_A                            ; 32                                      ; Signed Integer     ;
; WIDTHAD_A                          ; 8                                       ; Signed Integer     ;
; NUMWORDS_A                         ; 256                                     ; Signed Integer     ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped            ;
; WIDTH_B                            ; 32                                      ; Signed Integer     ;
; WIDTHAD_B                          ; 8                                       ; Signed Integer     ;
; NUMWORDS_B                         ; 256                                     ; Signed Integer     ;
; INDATA_REG_B                       ; CLOCK0                                  ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                  ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK0                                  ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Signed Integer     ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Signed Integer     ;
; RAM_BLOCK_TYPE                     ; M9K                                     ; Untyped            ;
; BYTE_SIZE                          ; 8                                       ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped            ;
; INIT_FILE                          ; instructionMemoryInitializationFile.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                  ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                  ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                  ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                  ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped            ;
; DEVICE_FAMILY                      ; MAX 10                                  ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_kr82                         ; Untyped            ;
+------------------------------------+-----------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mini_Control_Unit:mcu1 ;
+----------------+--------+-------------------------------------------+
; Parameter Name ; Value  ; Type                                      ;
+----------------+--------+-------------------------------------------+
; OPCODE_BEQ     ; 000100 ; Unsigned Binary                           ;
; OPCODE_BNE     ; 000101 ; Unsigned Binary                           ;
+----------------+--------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mini_Control_Unit:mcu2 ;
+----------------+--------+-------------------------------------------+
; Parameter Name ; Value  ; Type                                      ;
+----------------+--------+-------------------------------------------+
; OPCODE_BEQ     ; 000100 ; Unsigned Binary                           ;
; OPCODE_BNE     ; 000101 ; Unsigned Binary                           ;
+----------------+--------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux3to1:writeReg1D ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; size           ; 5     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ControlUnit:CU_inst1 ;
+----------------+--------+-----------------------------------------+
; Parameter Name ; Value  ; Type                                    ;
+----------------+--------+-----------------------------------------+
; OPCODE_R_TYPE  ; 000000 ; Unsigned Binary                         ;
; FUNCT_ADD      ; 100000 ; Unsigned Binary                         ;
; FUNCT_SUB      ; 100010 ; Unsigned Binary                         ;
; FUNCT_AND      ; 100100 ; Unsigned Binary                         ;
; FUNCT_OR       ; 100101 ; Unsigned Binary                         ;
; FUNCT_XOR      ; 100110 ; Unsigned Binary                         ;
; FUNCT_NOR      ; 100111 ; Unsigned Binary                         ;
; FUNCT_SLT      ; 101010 ; Unsigned Binary                         ;
; FUNCT_JR       ; 001000 ; Unsigned Binary                         ;
; FUNCT_SLL      ; 000000 ; Unsigned Binary                         ;
; FUNCT_SRL      ; 000010 ; Unsigned Binary                         ;
; FUNCT_SGT      ; 101011 ; Unsigned Binary                         ;
; OPCODE_LW      ; 100011 ; Unsigned Binary                         ;
; OPCODE_SW      ; 101011 ; Unsigned Binary                         ;
; OPCODE_BEQ     ; 000100 ; Unsigned Binary                         ;
; OPCODE_BNE     ; 000101 ; Unsigned Binary                         ;
; OPCODE_ADDI    ; 001000 ; Unsigned Binary                         ;
; OPCODE_ORI     ; 001101 ; Unsigned Binary                         ;
; OPCODE_XORI    ; 001110 ; Unsigned Binary                         ;
; OPCODE_ANDI    ; 001100 ; Unsigned Binary                         ;
; OPCODE_SLTI    ; 001010 ; Unsigned Binary                         ;
; OPCODE_J       ; 000010 ; Unsigned Binary                         ;
; OPCODE_JAL     ; 000011 ; Unsigned Binary                         ;
+----------------+--------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ControlUnit:CU_inst2 ;
+----------------+--------+-----------------------------------------+
; Parameter Name ; Value  ; Type                                    ;
+----------------+--------+-----------------------------------------+
; OPCODE_R_TYPE  ; 000000 ; Unsigned Binary                         ;
; FUNCT_ADD      ; 100000 ; Unsigned Binary                         ;
; FUNCT_SUB      ; 100010 ; Unsigned Binary                         ;
; FUNCT_AND      ; 100100 ; Unsigned Binary                         ;
; FUNCT_OR       ; 100101 ; Unsigned Binary                         ;
; FUNCT_XOR      ; 100110 ; Unsigned Binary                         ;
; FUNCT_NOR      ; 100111 ; Unsigned Binary                         ;
; FUNCT_SLT      ; 101010 ; Unsigned Binary                         ;
; FUNCT_JR       ; 001000 ; Unsigned Binary                         ;
; FUNCT_SLL      ; 000000 ; Unsigned Binary                         ;
; FUNCT_SRL      ; 000010 ; Unsigned Binary                         ;
; FUNCT_SGT      ; 101011 ; Unsigned Binary                         ;
; OPCODE_LW      ; 100011 ; Unsigned Binary                         ;
; OPCODE_SW      ; 101011 ; Unsigned Binary                         ;
; OPCODE_BEQ     ; 000100 ; Unsigned Binary                         ;
; OPCODE_BNE     ; 000101 ; Unsigned Binary                         ;
; OPCODE_ADDI    ; 001000 ; Unsigned Binary                         ;
; OPCODE_ORI     ; 001101 ; Unsigned Binary                         ;
; OPCODE_XORI    ; 001110 ; Unsigned Binary                         ;
; OPCODE_ANDI    ; 001100 ; Unsigned Binary                         ;
; OPCODE_SLTI    ; 001010 ; Unsigned Binary                         ;
; OPCODE_J       ; 000010 ; Unsigned Binary                         ;
; OPCODE_JAL     ; 000011 ; Unsigned Binary                         ;
+----------------+--------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux5to1:Forward_A_inst1 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; size           ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux5to1:Forward_B_inst1 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; size           ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux5to1:Forward_A_inst2 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; size           ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux5to1:Forward_B_inst2 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; size           ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2to1:Final_Alu_inst1_B_Src ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; size           ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2to1:Final_Alu_inst2_B_Src ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; size           ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux3to1:regDstEMux_inst1 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; size           ; 5     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux3to1:regDstEMux_inst2 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; size           ; 5     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMemory:DM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+--------------------+
; Parameter Name                     ; Value                            ; Type               ;
+------------------------------------+----------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                  ; Untyped            ;
; WIDTH_A                            ; 32                               ; Signed Integer     ;
; WIDTHAD_A                          ; 12                               ; Signed Integer     ;
; NUMWORDS_A                         ; 4096                             ; Signed Integer     ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped            ;
; WIDTH_B                            ; 32                               ; Signed Integer     ;
; WIDTHAD_B                          ; 12                               ; Signed Integer     ;
; NUMWORDS_B                         ; 4096                             ; Signed Integer     ;
; INDATA_REG_B                       ; CLOCK0                           ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                           ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK0                           ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer     ;
; WIDTH_BYTEENA_B                    ; 1                                ; Signed Integer     ;
; RAM_BLOCK_TYPE                     ; M9K                              ; Untyped            ;
; BYTE_SIZE                          ; 8                                ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                         ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ           ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ           ; Untyped            ;
; INIT_FILE                          ; dataMemoryInitializationFile.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                           ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                           ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped            ;
; ENABLE_ECC                         ; FALSE                            ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped            ;
; DEVICE_FAMILY                      ; MAX 10                           ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_8qo2                  ; Untyped            ;
+------------------------------------+----------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux3to1:WRITE_BACK_MUX_INST1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; size           ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux3to1:WRITE_BACK_MUX_INST2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; size           ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 2                                                    ;
; Entity Instance                           ; InstructionMemory:IM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 32                                                   ;
;     -- NUMWORDS_A                         ; 256                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 32                                                   ;
;     -- NUMWORDS_B                         ; 256                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
; Entity Instance                           ; DataMemory:DM|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 32                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 32                                                   ;
;     -- NUMWORDS_B                         ; 4096                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                             ;
+-------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "Mux3to1:WRITE_BACK_MUX_INST2" ;
+------------+-------+----------+--------------------------+
; Port       ; Type  ; Severity ; Details                  ;
+------------+-------+----------+--------------------------+
; in3[31..8] ; Input ; Info     ; Stuck at GND             ;
+------------+-------+----------+--------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "Mux3to1:WRITE_BACK_MUX_INST1" ;
+------------+-------+----------+--------------------------+
; Port       ; Type  ; Severity ; Details                  ;
+------------+-------+----------+--------------------------+
; in3[31..8] ; Input ; Info     ; Stuck at GND             ;
+------------+-------+----------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM_inst2Pipe:EX_MEM_INST2_PIPE"                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; pcPlus2_Mem ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "Mux3to1:regDstEMux_inst2" ;
+------+-------+----------+----------------------------+
; Port ; Type  ; Severity ; Details                    ;
+------+-------+----------+----------------------------+
; in3  ; Input ; Info     ; Stuck at VCC               ;
+------+-------+----------+----------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "Mux3to1:regDstEMux_inst1" ;
+------+-------+----------+----------------------------+
; Port ; Type  ; Severity ; Details                    ;
+------+-------+----------+----------------------------+
; in3  ; Input ; Info     ; Stuck at VCC               ;
+------+-------+----------+----------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU_2"                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; OVF  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU_1"                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; OVF  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "Mux3to1:writeReg1D" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; in3  ; Input ; Info     ; Stuck at VCC         ;
+------+-------+----------+----------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 10                          ;
; cycloneiii_ff         ; 2185                        ;
;     CLR               ; 1899                        ;
;     CLR SCLR          ; 176                         ;
;     ENA CLR           ; 110                         ;
; cycloneiii_lcell_comb ; 9507                        ;
;     arith             ; 310                         ;
;         2 data inputs ; 48                          ;
;         3 data inputs ; 262                         ;
;     normal            ; 9197                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 94                          ;
;         3 data inputs ; 2894                        ;
;         4 data inputs ; 6186                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 18.00                       ;
; Average LUT depth     ; 8.10                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:23     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Feb 21 04:50:04 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemory.v
    Info (12023): Found entity 1: InstructionMemory File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/InstructionMemory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.v
    Info (12023): Found entity 1: DataMemory File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/DataMemory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file xnorgate.v
    Info (12023): Found entity 1: XnorGate File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/XnorGate.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file signextend.v
    Info (12023): Found entity 1: SignExtend File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/SignExtend.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: RegFile File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/RegFile.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux5to1.v
    Info (12023): Found entity 1: Mux5to1 File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/Mux5to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux3to1.v
    Info (12023): Found entity 1: Mux3to1 File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/Mux3to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1.v
    Info (12023): Found entity 1: mux2to1 File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/mux2to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_wb_inst2pipe.v
    Info (12023): Found entity 1: MEM_WB_inst2Pipe File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/MEM_WB_inst2Pipe.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_wb_inst1pipe.v
    Info (12023): Found entity 1: MEM_WB_inst1Pipe File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/MEM_WB_inst1Pipe.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file if_id1_pipe.v
    Info (12023): Found entity 1: IF_ID1_Pipe File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/IF_ID1_Pipe.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file id_ex_inst2pipe.v
    Info (12023): Found entity 1: ID_EX_inst2Pipe File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/ID_EX_inst2Pipe.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file id_ex_inst1pipe.v
    Info (12023): Found entity 1: ID_EX_inst1Pipe File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/ID_EX_inst1Pipe.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hazard_detection_unit.v
    Info (12023): Found entity 1: Hazard_Detection_Unit File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/Hazard_Detection_Unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gshare_branch_predictor.v
    Info (12023): Found entity 1: gshare_branch_predictor File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/gshare_branch_predictor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file forwardingunit.v
    Info (12023): Found entity 1: ForwardingUnit File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/ForwardingUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ex_mem_inst2pipe.v
    Info (12023): Found entity 1: EX_MEM_inst2Pipe File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/EX_MEM_inst2Pipe.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ex_mem_inst1pipe.v
    Info (12023): Found entity 1: EX_MEM_inst1Pipe File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/EX_MEM_inst1Pipe.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dual_issue_processor.v
    Info (12023): Found entity 1: dual_issue_processor File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/dual_issue_processor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.v
    Info (12023): Found entity 1: ControlUnit File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/ControlUnit.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file check_outer_dep.v
Info (12021): Found 1 design units, including 1 entities, in source file branchcmpunit.v
    Info (12023): Found entity 1: BranchCmpUnit File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/BranchCmpUnit.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file andgate.v
    Info (12023): Found entity 1: ANDGate File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/ANDGate.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: Adder File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/Adder.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: testbench File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/testbench.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mini_control_unit.v
    Info (12023): Found entity 1: mini_Control_Unit File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/mini_Control_Unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bpu.v
    Info (12023): Found entity 1: BPU File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/BPU.v Line: 1
Info (12127): Elaborating entity "dual_issue_processor" for the top level hierarchy
Info (12128): Elaborating entity "IF_ID1_Pipe" for hierarchy "IF_ID1_Pipe:FETCH_DECODE1_PIPE" File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/dual_issue_processor.v Line: 118
Info (12128): Elaborating entity "BPU" for hierarchy "BPU:bpu" File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/dual_issue_processor.v Line: 136
Info (12128): Elaborating entity "InstructionMemory" for hierarchy "InstructionMemory:IM" File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/dual_issue_processor.v Line: 140
Info (12128): Elaborating entity "altsyncram" for hierarchy "InstructionMemory:IM|altsyncram:altsyncram_component" File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/InstructionMemory.v Line: 100
Info (12130): Elaborated megafunction instantiation "InstructionMemory:IM|altsyncram:altsyncram_component" File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/InstructionMemory.v Line: 100
Info (12133): Instantiated megafunction "InstructionMemory:IM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/InstructionMemory.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "instructionMemoryInitializationFile.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kr82.tdf
    Info (12023): Found entity 1: altsyncram_kr82 File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/db/altsyncram_kr82.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_kr82" for hierarchy "InstructionMemory:IM|altsyncram:altsyncram_component|altsyncram_kr82:auto_generated" File: e:/quartusprime/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mini_Control_Unit" for hierarchy "mini_Control_Unit:mcu1" File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/dual_issue_processor.v Line: 143
Info (12128): Elaborating entity "Mux3to1" for hierarchy "Mux3to1:writeReg1D" File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/dual_issue_processor.v Line: 181
Info (12128): Elaborating entity "SignExtend" for hierarchy "SignExtend:inst1_imm" File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/dual_issue_processor.v Line: 390
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ControlUnit:CU_inst1" File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/dual_issue_processor.v Line: 397
Info (12128): Elaborating entity "RegFile" for hierarchy "RegFile:RF" File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/dual_issue_processor.v Line: 415
Info (12128): Elaborating entity "ID_EX_inst1Pipe" for hierarchy "ID_EX_inst1Pipe:ID_EX_INST1_PIPE" File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/dual_issue_processor.v Line: 457
Info (12128): Elaborating entity "ID_EX_inst2Pipe" for hierarchy "ID_EX_inst2Pipe:ID_EX_INST2_PIPE" File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/dual_issue_processor.v Line: 475
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU_1" File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/dual_issue_processor.v Line: 479
Info (12128): Elaborating entity "BranchCmpUnit" for hierarchy "BranchCmpUnit:branch_unit_inst1" File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/dual_issue_processor.v Line: 488
Info (12128): Elaborating entity "XnorGate" for hierarchy "XnorGate:XnorBranch_1" File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/dual_issue_processor.v Line: 493
Info (12128): Elaborating entity "ANDGate" for hierarchy "ANDGate:branchAnd_1" File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/dual_issue_processor.v Line: 495
Info (12128): Elaborating entity "ForwardingUnit" for hierarchy "ForwardingUnit:FU" File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/dual_issue_processor.v Line: 507
Info (12128): Elaborating entity "Mux5to1" for hierarchy "Mux5to1:Forward_A_inst1" File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/dual_issue_processor.v Line: 524
Info (12128): Elaborating entity "mux2to1" for hierarchy "mux2to1:Final_Alu_inst1_B_Src" File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/dual_issue_processor.v Line: 532
Info (12128): Elaborating entity "EX_MEM_inst1Pipe" for hierarchy "EX_MEM_inst1Pipe:EX_MEM_INST1_PIPE" File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/dual_issue_processor.v Line: 551
Info (12128): Elaborating entity "EX_MEM_inst2Pipe" for hierarchy "EX_MEM_inst2Pipe:EX_MEM_INST2_PIPE" File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/dual_issue_processor.v Line: 560
Info (12128): Elaborating entity "DataMemory" for hierarchy "DataMemory:DM" File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/dual_issue_processor.v Line: 566
Info (12128): Elaborating entity "altsyncram" for hierarchy "DataMemory:DM|altsyncram:altsyncram_component" File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/DataMemory.v Line: 104
Info (12130): Elaborated megafunction instantiation "DataMemory:DM|altsyncram:altsyncram_component" File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/DataMemory.v Line: 104
Info (12133): Instantiated megafunction "DataMemory:DM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/DataMemory.v Line: 104
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "dataMemoryInitializationFile.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8qo2.tdf
    Info (12023): Found entity 1: altsyncram_8qo2 File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/db/altsyncram_8qo2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8qo2" for hierarchy "DataMemory:DM|altsyncram:altsyncram_component|altsyncram_8qo2:auto_generated" File: e:/quartusprime/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Mux3to1" for hierarchy "Mux3to1:WRITE_BACK_MUX_INST1" File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/dual_issue_processor.v Line: 592
Info (12128): Elaborating entity "MEM_WB_inst1Pipe" for hierarchy "MEM_WB_inst1Pipe:MEM_WB_INST1_PIPE" File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/dual_issue_processor.v Line: 601
Info (12128): Elaborating entity "MEM_WB_inst2Pipe" for hierarchy "MEM_WB_inst2Pipe:MEM_WB_INST2_PIPE" File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/dual_issue_processor.v Line: 606
Info (13000): Registers with preset signals will power-up high File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/dual_issue_processor.v Line: 93
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (128000): Starting physical synthesis optimizations for speed
Critical Warning (332012): Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332128): Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info (332127): Assuming a default timing requirement
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    1.000          clk
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 748 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 42 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:07
Info (144001): Generated suppressed messages file C:/Users/Windows/Desktop/dual-old/dual_issue_git/output_files/processor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 9875 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 9801 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4993 megabytes
    Info: Processing ended: Fri Feb 21 04:50:36 2025
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:41


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Windows/Desktop/dual-old/dual_issue_git/output_files/processor.map.smsg.


