<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-mmp › pm-pxa910.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pm-pxa910.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * PXA910 Power Management Routines</span>
<span class="cm"> *</span>
<span class="cm"> * This software program is licensed subject to the GNU General Public License</span>
<span class="cm"> * (GPL).Version 2,June 1991, available at http://www.fsf.org/copyleft/gpl.html</span>
<span class="cm"> *</span>
<span class="cm"> * (C) Copyright 2009 Marvell International Ltd.</span>
<span class="cm"> * All Rights Reserved</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/time.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/suspend.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;asm/mach-types.h&gt;</span>
<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;mach/cputype.h&gt;</span>
<span class="cp">#include &lt;mach/addr-map.h&gt;</span>
<span class="cp">#include &lt;mach/pm-pxa910.h&gt;</span>
<span class="cp">#include &lt;mach/regs-icu.h&gt;</span>
<span class="cp">#include &lt;mach/irqs.h&gt;</span>

<span class="kt">int</span> <span class="nf">pxa910_set_wake</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">on</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="n">irq_to_desc</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="kt">uint32_t</span> <span class="n">awucrm</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">apcr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">irq</span> <span class="o">&gt;=</span> <span class="n">nr_irqs</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;IRQ nubmers are out of boundary!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">on</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">action</span><span class="p">)</span>
			<span class="n">desc</span><span class="o">-&gt;</span><span class="n">action</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">IRQF_NO_SUSPEND</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">action</span><span class="p">)</span>
			<span class="n">desc</span><span class="o">-&gt;</span><span class="n">action</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">IRQF_NO_SUSPEND</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* setting wakeup sources */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">irq</span><span class="p">)</span> <span class="p">{</span>
	<span class="cm">/* wakeup line 2 */</span>
	<span class="k">case</span> <span class="n">IRQ_PXA910_AP_GPIO</span>:
		<span class="n">awucrm</span> <span class="o">=</span> <span class="n">MPMU_AWUCRM_WAKEUP</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
		<span class="n">apcr</span> <span class="o">|=</span> <span class="n">MPMU_APCR_SLPWP2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="cm">/* wakeup line 3 */</span>
	<span class="k">case</span> <span class="n">IRQ_PXA910_KEYPAD</span>:
		<span class="n">awucrm</span> <span class="o">=</span> <span class="n">MPMU_AWUCRM_WAKEUP</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="o">|</span> <span class="n">MPMU_AWUCRM_KEYPRESS</span><span class="p">;</span>
		<span class="n">apcr</span> <span class="o">|=</span> <span class="n">MPMU_APCR_SLPWP3</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_PXA910_ROTARY</span>:
		<span class="n">awucrm</span> <span class="o">=</span> <span class="n">MPMU_AWUCRM_WAKEUP</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="o">|</span> <span class="n">MPMU_AWUCRM_NEWROTARY</span><span class="p">;</span>
		<span class="n">apcr</span> <span class="o">|=</span> <span class="n">MPMU_APCR_SLPWP3</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_PXA910_TRACKBALL</span>:
		<span class="n">awucrm</span> <span class="o">=</span> <span class="n">MPMU_AWUCRM_WAKEUP</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="o">|</span> <span class="n">MPMU_AWUCRM_TRACKBALL</span><span class="p">;</span>
		<span class="n">apcr</span> <span class="o">|=</span> <span class="n">MPMU_APCR_SLPWP3</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="cm">/* wakeup line 4 */</span>
	<span class="k">case</span> <span class="n">IRQ_PXA910_AP1_TIMER1</span>:
		<span class="n">awucrm</span> <span class="o">=</span> <span class="n">MPMU_AWUCRM_WAKEUP</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="o">|</span> <span class="n">MPMU_AWUCRM_AP1_TIMER_1</span><span class="p">;</span>
		<span class="n">apcr</span> <span class="o">|=</span> <span class="n">MPMU_APCR_SLPWP4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_PXA910_AP1_TIMER2</span>:
		<span class="n">awucrm</span> <span class="o">=</span> <span class="n">MPMU_AWUCRM_WAKEUP</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="o">|</span> <span class="n">MPMU_AWUCRM_AP1_TIMER_2</span><span class="p">;</span>
		<span class="n">apcr</span> <span class="o">|=</span> <span class="n">MPMU_APCR_SLPWP4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_PXA910_AP1_TIMER3</span>:
		<span class="n">awucrm</span> <span class="o">=</span> <span class="n">MPMU_AWUCRM_WAKEUP</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="o">|</span> <span class="n">MPMU_AWUCRM_AP1_TIMER_3</span><span class="p">;</span>
		<span class="n">apcr</span> <span class="o">|=</span> <span class="n">MPMU_APCR_SLPWP4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_PXA910_AP2_TIMER1</span>:
		<span class="n">awucrm</span> <span class="o">=</span> <span class="n">MPMU_AWUCRM_WAKEUP</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="o">|</span> <span class="n">MPMU_AWUCRM_AP2_TIMER_1</span><span class="p">;</span>
		<span class="n">apcr</span> <span class="o">|=</span> <span class="n">MPMU_APCR_SLPWP4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_PXA910_AP2_TIMER2</span>:
		<span class="n">awucrm</span> <span class="o">=</span> <span class="n">MPMU_AWUCRM_WAKEUP</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="o">|</span> <span class="n">MPMU_AWUCRM_AP2_TIMER_2</span><span class="p">;</span>
		<span class="n">apcr</span> <span class="o">|=</span> <span class="n">MPMU_APCR_SLPWP4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_PXA910_AP2_TIMER3</span>:
		<span class="n">awucrm</span> <span class="o">=</span> <span class="n">MPMU_AWUCRM_WAKEUP</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="o">|</span> <span class="n">MPMU_AWUCRM_AP2_TIMER_3</span><span class="p">;</span>
		<span class="n">apcr</span> <span class="o">|=</span> <span class="n">MPMU_APCR_SLPWP4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_PXA910_RTC_ALARM</span>:
		<span class="n">awucrm</span> <span class="o">=</span> <span class="n">MPMU_AWUCRM_WAKEUP</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="o">|</span> <span class="n">MPMU_AWUCRM_RTC_ALARM</span><span class="p">;</span>
		<span class="n">apcr</span> <span class="o">|=</span> <span class="n">MPMU_APCR_SLPWP4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="cm">/* wakeup line 5 */</span>
	<span class="k">case</span> <span class="n">IRQ_PXA910_USB1</span>:
	<span class="k">case</span> <span class="n">IRQ_PXA910_USB2</span>:
		<span class="n">awucrm</span> <span class="o">=</span> <span class="n">MPMU_AWUCRM_WAKEUP</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
		<span class="n">apcr</span> <span class="o">|=</span> <span class="n">MPMU_APCR_SLPWP5</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="cm">/* wakeup line 6 */</span>
	<span class="k">case</span> <span class="n">IRQ_PXA910_MMC</span>:
		<span class="n">awucrm</span> <span class="o">=</span> <span class="n">MPMU_AWUCRM_WAKEUP</span><span class="p">(</span><span class="mi">6</span><span class="p">)</span>
			<span class="o">|</span> <span class="n">MPMU_AWUCRM_SDH1</span>
			<span class="o">|</span> <span class="n">MPMU_AWUCRM_SDH2</span><span class="p">;</span>
		<span class="n">apcr</span> <span class="o">|=</span> <span class="n">MPMU_APCR_SLPWP6</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="cm">/* wakeup line 7 */</span>
	<span class="k">case</span> <span class="n">IRQ_PXA910_PMIC_INT</span>:
		<span class="n">awucrm</span> <span class="o">=</span> <span class="n">MPMU_AWUCRM_WAKEUP</span><span class="p">(</span><span class="mi">7</span><span class="p">);</span>
		<span class="n">apcr</span> <span class="o">|=</span> <span class="n">MPMU_APCR_SLPWP7</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&gt;=</span> <span class="n">IRQ_GPIO_START</span> <span class="o">&amp;&amp;</span> <span class="n">irq</span> <span class="o">&lt;</span> <span class="n">IRQ_BOARD_START</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">awucrm</span> <span class="o">=</span> <span class="n">MPMU_AWUCRM_WAKEUP</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
			<span class="n">apcr</span> <span class="o">|=</span> <span class="n">MPMU_APCR_SLPWP2</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Error: no defined wake up source irq: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">irq</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">on</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">awucrm</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">awucrm</span> <span class="o">|=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">MPMU_AWUCRM</span><span class="p">);</span>
			<span class="n">__raw_writel</span><span class="p">(</span><span class="n">awucrm</span><span class="p">,</span> <span class="n">MPMU_AWUCRM</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">apcr</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">apcr</span> <span class="o">=</span> <span class="o">~</span><span class="n">apcr</span> <span class="o">&amp;</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">MPMU_APCR</span><span class="p">);</span>
			<span class="n">__raw_writel</span><span class="p">(</span><span class="n">apcr</span><span class="p">,</span> <span class="n">MPMU_APCR</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">awucrm</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">awucrm</span> <span class="o">=</span> <span class="o">~</span><span class="n">awucrm</span> <span class="o">&amp;</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">MPMU_AWUCRM</span><span class="p">);</span>
			<span class="n">__raw_writel</span><span class="p">(</span><span class="n">awucrm</span><span class="p">,</span> <span class="n">MPMU_AWUCRM</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">apcr</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">apcr</span> <span class="o">|=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">MPMU_APCR</span><span class="p">);</span>
			<span class="n">__raw_writel</span><span class="p">(</span><span class="n">apcr</span><span class="p">,</span> <span class="n">MPMU_APCR</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">pxa910_pm_enter_lowpower_mode</span><span class="p">(</span><span class="kt">int</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">idle_cfg</span><span class="p">,</span> <span class="n">apcr</span><span class="p">;</span>

	<span class="n">idle_cfg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">APMU_MOH_IDLE_CFG</span><span class="p">);</span>
	<span class="n">apcr</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">MPMU_APCR</span><span class="p">);</span>

	<span class="n">apcr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">MPMU_APCR_DDRCORSD</span> <span class="o">|</span> <span class="n">MPMU_APCR_APBSD</span> <span class="o">|</span> <span class="n">MPMU_APCR_AXISD</span>
		<span class="o">|</span> <span class="n">MPMU_APCR_VCTCXOSD</span> <span class="o">|</span> <span class="n">MPMU_APCR_STBYEN</span><span class="p">);</span>
	<span class="n">idle_cfg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">APMU_MOH_IDLE_CFG_MOH_IDLE</span>
		<span class="o">|</span> <span class="n">APMU_MOH_IDLE_CFG_MOH_PWRDWN</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">state</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">POWER_MODE_UDR</span>:
		<span class="cm">/* only shutdown APB in UDR */</span>
		<span class="n">apcr</span> <span class="o">|=</span> <span class="n">MPMU_APCR_STBYEN</span> <span class="o">|</span> <span class="n">MPMU_APCR_APBSD</span><span class="p">;</span>
		<span class="cm">/* fall through */</span>
	<span class="k">case</span> <span class="n">POWER_MODE_SYS_SLEEP</span>:
		<span class="n">apcr</span> <span class="o">|=</span> <span class="n">MPMU_APCR_SLPEN</span><span class="p">;</span>		<span class="cm">/* set the SLPEN bit */</span>
		<span class="n">apcr</span> <span class="o">|=</span> <span class="n">MPMU_APCR_VCTCXOSD</span><span class="p">;</span>		<span class="cm">/* set VCTCXOSD */</span>
		<span class="cm">/* fall through */</span>
	<span class="k">case</span> <span class="n">POWER_MODE_APPS_SLEEP</span>:
		<span class="n">apcr</span> <span class="o">|=</span> <span class="n">MPMU_APCR_DDRCORSD</span><span class="p">;</span>		<span class="cm">/* set DDRCORSD */</span>
		<span class="cm">/* fall through */</span>
	<span class="k">case</span> <span class="n">POWER_MODE_APPS_IDLE</span>:
		<span class="n">apcr</span> <span class="o">|=</span> <span class="n">MPMU_APCR_AXISD</span><span class="p">;</span>		<span class="cm">/* set AXISDD bit */</span>
		<span class="cm">/* fall through */</span>
	<span class="k">case</span> <span class="n">POWER_MODE_CORE_EXTIDLE</span>:
		<span class="n">idle_cfg</span> <span class="o">|=</span> <span class="n">APMU_MOH_IDLE_CFG_MOH_IDLE</span><span class="p">;</span>
		<span class="n">idle_cfg</span> <span class="o">|=</span> <span class="n">APMU_MOH_IDLE_CFG_MOH_PWRDWN</span><span class="p">;</span>
		<span class="n">idle_cfg</span> <span class="o">|=</span> <span class="n">APMU_MOH_IDLE_CFG_MOH_PWR_SW</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span>
			<span class="o">|</span> <span class="n">APMU_MOH_IDLE_CFG_MOH_L2_PWR_SW</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
		<span class="cm">/* fall through */</span>
	<span class="k">case</span> <span class="n">POWER_MODE_CORE_INTIDLE</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* program the memory controller hardware sleep type and auto wakeup */</span>
	<span class="n">idle_cfg</span> <span class="o">|=</span> <span class="n">APMU_MOH_IDLE_CFG_MOH_DIS_MC_SW_REQ</span><span class="p">;</span>
	<span class="n">idle_cfg</span> <span class="o">|=</span> <span class="n">APMU_MOH_IDLE_CFG_MOH_MC_WAKE_EN</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">APMU_MC_HW_SLP_TYPE</span><span class="p">);</span>		<span class="cm">/* auto refresh */</span>

	<span class="cm">/* set DSPSD, DTCMSD, BBSD, MSASLPEN */</span>
	<span class="n">apcr</span> <span class="o">|=</span> <span class="n">MPMU_APCR_DSPSD</span> <span class="o">|</span> <span class="n">MPMU_APCR_DTCMSD</span> <span class="o">|</span> <span class="n">MPMU_APCR_BBSD</span>
		<span class="o">|</span> <span class="n">MPMU_APCR_MSASLPEN</span><span class="p">;</span>

	<span class="cm">/*always set SLEPEN bit mainly for MSA*/</span>
	<span class="n">apcr</span> <span class="o">|=</span> <span class="n">MPMU_APCR_SLPEN</span><span class="p">;</span>

	<span class="cm">/* finally write the registers back */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">idle_cfg</span><span class="p">,</span> <span class="n">APMU_MOH_IDLE_CFG</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">apcr</span><span class="p">,</span> <span class="n">MPMU_APCR</span><span class="p">);</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pxa910_pm_enter</span><span class="p">(</span><span class="n">suspend_state_t</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">idle_cfg</span><span class="p">,</span> <span class="n">reg</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*pmic thread not completed,exit;otherwise system can&#39;t be waked up*/</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">ICU_INT_CONF</span><span class="p">(</span><span class="n">IRQ_PXA910_PMIC_INT</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>

	<span class="n">idle_cfg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">APMU_MOH_IDLE_CFG</span><span class="p">);</span>
	<span class="n">idle_cfg</span> <span class="o">|=</span> <span class="n">APMU_MOH_IDLE_CFG_MOH_PWRDWN</span>
		<span class="o">|</span> <span class="n">APMU_MOH_IDLE_CFG_MOH_SRAM_PWRDWN</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">idle_cfg</span><span class="p">,</span> <span class="n">APMU_MOH_IDLE_CFG</span><span class="p">);</span>

	<span class="cm">/* disable L2 */</span>
	<span class="n">outer_disable</span><span class="p">();</span>
	<span class="cm">/* wait for l2 idle */</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">CIU_REG</span><span class="p">(</span><span class="mh">0x8</span><span class="p">))</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)))</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

	<span class="n">cpu_do_idle</span><span class="p">();</span>

	<span class="cm">/* enable L2 */</span>
	<span class="n">outer_resume</span><span class="p">();</span>
	<span class="cm">/* wait for l2 idle */</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">CIU_REG</span><span class="p">(</span><span class="mh">0x8</span><span class="p">))</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)))</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

	<span class="n">idle_cfg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">APMU_MOH_IDLE_CFG</span><span class="p">);</span>
	<span class="n">idle_cfg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">APMU_MOH_IDLE_CFG_MOH_PWRDWN</span>
		<span class="o">|</span> <span class="n">APMU_MOH_IDLE_CFG_MOH_SRAM_PWRDWN</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">idle_cfg</span><span class="p">,</span> <span class="n">APMU_MOH_IDLE_CFG</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Called after processes are frozen, but before we shut down devices.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">pxa910_pm_prepare</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pxa910_pm_enter_lowpower_mode</span><span class="p">(</span><span class="n">POWER_MODE_UDR</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Called after devices are re-setup, but before processes are thawed.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">pxa910_pm_finish</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pxa910_pm_enter_lowpower_mode</span><span class="p">(</span><span class="n">POWER_MODE_CORE_INTIDLE</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pxa910_pm_valid</span><span class="p">(</span><span class="n">suspend_state_t</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">((</span><span class="n">state</span> <span class="o">==</span> <span class="n">PM_SUSPEND_STANDBY</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">state</span> <span class="o">==</span> <span class="n">PM_SUSPEND_MEM</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">platform_suspend_ops</span> <span class="n">pxa910_pm_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">valid</span>		<span class="o">=</span> <span class="n">pxa910_pm_valid</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prepare</span>	<span class="o">=</span> <span class="n">pxa910_pm_prepare</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enter</span>		<span class="o">=</span> <span class="n">pxa910_pm_enter</span><span class="p">,</span>
	<span class="p">.</span><span class="n">finish</span>		<span class="o">=</span> <span class="n">pxa910_pm_finish</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">pxa910_pm_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">awucrm</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpu_is_pxa910</span><span class="p">())</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>

	<span class="n">suspend_set_ops</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pxa910_pm_ops</span><span class="p">);</span>

	<span class="cm">/* Set the following bits for MMP3 playback with VCTXO on */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">APMU_SQU_CLK_GATE_CTRL</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">30</span><span class="p">),</span>
		<span class="n">APMU_SQU_CLK_GATE_CTRL</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">MPMU_FCCR</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">),</span> <span class="n">MPMU_FCCR</span><span class="p">);</span>

	<span class="n">awucrm</span> <span class="o">|=</span> <span class="n">MPMU_AWUCRM_AP_ASYNC_INT</span> <span class="o">|</span> <span class="n">MPMU_AWUCRM_AP_FULL_IDLE</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">awucrm</span><span class="p">,</span> <span class="n">MPMU_AWUCRM</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">late_initcall</span><span class="p">(</span><span class="n">pxa910_pm_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
