{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 18 22:32:33 2025 " "Info: Processing started: Tue Nov 18 22:32:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mux2to1_rv32i -c mux2to1_rv32i " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mux2to1_rv32i -c mux2to1_rv32i" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_rv32i.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2to1_rv32i.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_rv32i " "Info: Found entity 1: mux2to1_rv32i" {  } { { "mux2to1_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_2_20251119_13223048/0_prelab/Tugas1/mux2to1_rv32i.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \"endmodule\" tb_mux2to1_rv32i.v(18) " "Error (10170): Verilog HDL syntax error at tb_mux2to1_rv32i.v(18) near text \".\";  expecting \"endmodule\"" {  } { { "tb_mux2to1_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_2_20251119_13223048/0_prelab/Tugas1/tb_mux2to1_rv32i.v" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \"(\" tb_mux2to1_rv32i.v(19) " "Error (10170): Verilog HDL syntax error at tb_mux2to1_rv32i.v(19) near text \".\";  expecting \"(\"" {  } { { "tb_mux2to1_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_2_20251119_13223048/0_prelab/Tugas1/tb_mux2to1_rv32i.v" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  tb_mux2to1_rv32i.v(22) " "Error (10170): Verilog HDL syntax error at tb_mux2to1_rv32i.v(22) near text \")\"; mismatched closing parenthesis " {  } { { "tb_mux2to1_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_2_20251119_13223048/0_prelab/Tugas1/tb_mux2to1_rv32i.v" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "tb_mux2to1_rv32i tb_mux2to1_rv32i.v(12) " "Error (10112): Ignored design unit \"tb_mux2to1_rv32i\" at tb_mux2to1_rv32i.v(12) due to previous errors" {  } { { "tb_mux2to1_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_2_20251119_13223048/0_prelab/Tugas1/tb_mux2to1_rv32i.v" 12 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux2to1_rv32i.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file tb_mux2to1_rv32i.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Error: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 18 22:32:33 2025 " "Error: Processing ended: Tue Nov 18 22:32:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
