// Seed: 1578156754
module module_0;
  assign id_1 = id_1;
  module_3 modCall_1 ();
  assign modCall_1.id_7 = 0;
  always id_2 = 1;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wor id_0
);
  wire id_2;
  nor primCall (id_0, id_2, id_4);
  id_4(
      -1, id_3[-1]
  );
  module_0 modCall_1 ();
endmodule
module module_3;
  wire id_1;
  id_2(
      .id_0(-1),
      .id_1(id_3),
      .id_2(1),
      .id_3(),
      .id_4(-1 + id_3 - id_3),
      .id_5(id_4),
      .id_6(id_3),
      .id_7(),
      .id_8(-1),
      .id_9(id_3),
      .id_10(-1),
      .id_11(id_5),
      .id_12(),
      .id_13(-1)
  );
  parameter id_6 = -1;
  for (id_7 = {1}; 1; id_4 = -1) wire id_8 = id_1;
  wire id_9;
  assign id_5 = id_2;
endmodule
