Analysis & Synthesis report for full_adder
Thu Aug 15 23:40:08 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Port Connectivity Checks: "num_to_deco_7_seg:negAdder"
 11. Port Connectivity Checks: "comparator_8bit:comparatorNegative"
 12. Port Connectivity Checks: "negative_to_positive_view:negative_to_positive|adder_4bit:adder"
 13. Port Connectivity Checks: "comparator_8bit:negative"
 14. Port Connectivity Checks: "num_to_deco_7_seg:posAdder|adder_4bit:adder"
 15. Port Connectivity Checks: "comparator_8bit:comparator29"
 16. Port Connectivity Checks: "comparator_8bit:comparator19"
 17. Port Connectivity Checks: "comparator_8bit:comparator9"
 18. Port Connectivity Checks: "adder_4bit:mainAdder"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Aug 15 23:40:08 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; full_adder                                  ;
; Top-level Entity Name           ; full_adder                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 25                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; full_adder         ; full_adder         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                    ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                             ; Library ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; deco_7.vhd                       ; yes             ; User VHDL File  ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/deco_7.vhd                    ;         ;
; adder_1bit.vhd                   ; yes             ; User VHDL File  ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/adder_1bit.vhd                ;         ;
; hex_7_seg.vhd                    ; yes             ; User VHDL File  ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/hex_7_seg.vhd                 ;         ;
; complement_a1.vhd                ; yes             ; User VHDL File  ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/complement_a1.vhd             ;         ;
; adder_4bit.vhd                   ; yes             ; User VHDL File  ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/adder_4bit.vhd                ;         ;
; comparator_8bit.vhd              ; yes             ; User VHDL File  ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/comparator_8bit.vhd           ;         ;
; mux_8bit.vhd                     ; yes             ; User VHDL File  ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/mux_8bit.vhd                  ;         ;
; format_7_seg.vhd                 ; yes             ; User VHDL File  ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/format_7_seg.vhd              ;         ;
; num_to_deco_7_seg.vhd            ; yes             ; User VHDL File  ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/num_to_deco_7_seg.vhd         ;         ;
; negative_bit_4.vhd               ; yes             ; User VHDL File  ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/negative_bit_4.vhd            ;         ;
; negative_to_positive_view.vhd    ; yes             ; User VHDL File  ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/negative_to_positive_view.vhd ;         ;
; full_adder.vhd                   ; yes             ; User VHDL File  ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/full_adder.vhd                ;         ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 29        ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 48        ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 9         ;
;     -- 5 input functions                    ; 25        ;
;     -- 4 input functions                    ; 7         ;
;     -- <=3 input functions                  ; 7         ;
;                                             ;           ;
; Dedicated logic registers                   ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 25        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; cin~input ;
; Maximum fan-out                             ; 20        ;
; Total fan-out                               ; 265       ;
; Average fan-out                             ; 2.70      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                     ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node        ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                     ; Entity Name       ; Library Name ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------+-------------------+--------------+
; |full_adder                       ; 48 (1)              ; 0 (0)                     ; 0                 ; 0          ; 25   ; 0            ; |full_adder                                                             ; full_adder        ; work         ;
;    |adder_4bit:mainAdder|         ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |full_adder|adder_4bit:mainAdder                                        ; adder_4bit        ; work         ;
;       |adder_1bit:bit0|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |full_adder|adder_4bit:mainAdder|adder_1bit:bit0                        ; adder_1bit        ; work         ;
;       |adder_1bit:bit1|           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |full_adder|adder_4bit:mainAdder|adder_1bit:bit1                        ; adder_1bit        ; work         ;
;       |adder_1bit:bit2|           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |full_adder|adder_4bit:mainAdder|adder_1bit:bit2                        ; adder_1bit        ; work         ;
;       |adder_1bit:bit3|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |full_adder|adder_4bit:mainAdder|adder_1bit:bit3                        ; adder_1bit        ; work         ;
;    |comparator_8bit:comparator19| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |full_adder|comparator_8bit:comparator19                                ; comparator_8bit   ; work         ;
;    |comparator_8bit:comparator29| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |full_adder|comparator_8bit:comparator29                                ; comparator_8bit   ; work         ;
;    |comparator_8bit:comparator9|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |full_adder|comparator_8bit:comparator9                                 ; comparator_8bit   ; work         ;
;    |comparator_8bit:negative|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |full_adder|comparator_8bit:negative                                    ; comparator_8bit   ; work         ;
;    |complement_a1:operationType|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |full_adder|complement_a1:operationType                                 ; complement_a1     ; work         ;
;    |hex_7_seg:displayDecoder1|    ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |full_adder|hex_7_seg:displayDecoder1                                   ; hex_7_seg         ; work         ;
;       |deco_7:decoder|            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |full_adder|hex_7_seg:displayDecoder1|deco_7:decoder                    ; deco_7            ; work         ;
;    |hex_7_seg:displayDecoder2|    ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |full_adder|hex_7_seg:displayDecoder2                                   ; hex_7_seg         ; work         ;
;       |deco_7:decoder|            ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |full_adder|hex_7_seg:displayDecoder2|deco_7:decoder                    ; deco_7            ; work         ;
;    |mux_8bit:selectOperation|     ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |full_adder|mux_8bit:selectOperation                                    ; mux_8bit          ; work         ;
;    |num_to_deco_7_seg:negAdder|   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |full_adder|num_to_deco_7_seg:negAdder                                  ; num_to_deco_7_seg ; work         ;
;       |adder_4bit:adder|          ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |full_adder|num_to_deco_7_seg:negAdder|adder_4bit:adder                 ; adder_4bit        ; work         ;
;          |adder_1bit:bit1|        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |full_adder|num_to_deco_7_seg:negAdder|adder_4bit:adder|adder_1bit:bit1 ; adder_1bit        ; work         ;
;          |adder_1bit:bit2|        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |full_adder|num_to_deco_7_seg:negAdder|adder_4bit:adder|adder_1bit:bit2 ; adder_1bit        ; work         ;
;    |num_to_deco_7_seg:posAdder|   ; 5 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |full_adder|num_to_deco_7_seg:posAdder                                  ; num_to_deco_7_seg ; work         ;
;       |adder_4bit:adder|          ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |full_adder|num_to_deco_7_seg:posAdder|adder_4bit:adder                 ; adder_4bit        ; work         ;
;          |adder_1bit:bit2|        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |full_adder|num_to_deco_7_seg:posAdder|adder_4bit:adder|adder_1bit:bit2 ; adder_1bit        ; work         ;
;          |adder_1bit:bit3|        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |full_adder|num_to_deco_7_seg:posAdder|adder_4bit:adder|adder_1bit:bit3 ; adder_1bit        ; work         ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |full_adder|mux_8bit:selectOperation|c[3] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "num_to_deco_7_seg:negAdder" ;
+---------+-------+----------+---------------------------+
; Port    ; Type  ; Severity ; Details                   ;
+---------+-------+----------+---------------------------+
; b[3..0] ; Input ; Info     ; Stuck at GND              ;
+---------+-------+----------+---------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "comparator_8bit:comparatorNegative" ;
+---------+-------+----------+-----------------------------------+
; Port    ; Type  ; Severity ; Details                           ;
+---------+-------+----------+-----------------------------------+
; b[7..4] ; Input ; Info     ; Stuck at GND                      ;
; b[2..1] ; Input ; Info     ; Stuck at GND                      ;
; b[3]    ; Input ; Info     ; Stuck at VCC                      ;
; b[0]    ; Input ; Info     ; Stuck at VCC                      ;
+---------+-------+----------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "negative_to_positive_view:negative_to_positive|adder_4bit:adder"                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; cin     ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "comparator_8bit:negative" ;
+---------+-------+----------+-------------------------+
; Port    ; Type  ; Severity ; Details                 ;
+---------+-------+----------+-------------------------+
; a[7..4] ; Input ; Info     ; Stuck at GND            ;
; b[7..4] ; Input ; Info     ; Stuck at GND            ;
+---------+-------+----------+-------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "num_to_deco_7_seg:posAdder|adder_4bit:adder"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; b[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "comparator_8bit:comparator29" ;
+---------+-------+----------+-----------------------------+
; Port    ; Type  ; Severity ; Details                     ;
+---------+-------+----------+-----------------------------+
; b[4..2] ; Input ; Info     ; Stuck at VCC                ;
; b[7..5] ; Input ; Info     ; Stuck at GND                ;
; b[1]    ; Input ; Info     ; Stuck at GND                ;
; b[0]    ; Input ; Info     ; Stuck at VCC                ;
+---------+-------+----------+-----------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "comparator_8bit:comparator19" ;
+---------+-------+----------+-----------------------------+
; Port    ; Type  ; Severity ; Details                     ;
+---------+-------+----------+-----------------------------+
; b[1..0] ; Input ; Info     ; Stuck at VCC                ;
; b[7..5] ; Input ; Info     ; Stuck at GND                ;
; b[3..2] ; Input ; Info     ; Stuck at GND                ;
; b[4]    ; Input ; Info     ; Stuck at VCC                ;
+---------+-------+----------+-----------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "comparator_8bit:comparator9" ;
+---------+-------+----------+----------------------------+
; Port    ; Type  ; Severity ; Details                    ;
+---------+-------+----------+----------------------------+
; b[7..4] ; Input ; Info     ; Stuck at GND               ;
; b[2..1] ; Input ; Info     ; Stuck at GND               ;
; b[3]    ; Input ; Info     ; Stuck at VCC               ;
; b[0]    ; Input ; Info     ; Stuck at VCC               ;
+---------+-------+----------+----------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_4bit:mainAdder"                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 51                          ;
;     normal            ; 51                          ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 4                           ;
;         4 data inputs ; 7                           ;
;         5 data inputs ; 25                          ;
;         6 data inputs ; 9                           ;
; boundary_port         ; 25                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 4.74                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Aug 15 23:39:53 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off full_adder -c full_adder
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file deco_7.vhd
    Info (12022): Found design unit 1: deco_7-deco_7_arch File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/deco_7.vhd Line: 11
    Info (12023): Found entity 1: deco_7 File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/deco_7.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file adder_1bit.vhd
    Info (12022): Found design unit 1: adder_1bit-adder_1bit_arch File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/adder_1bit.vhd Line: 10
    Info (12023): Found entity 1: adder_1bit File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/adder_1bit.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file hex_7_seg.vhd
    Info (12022): Found design unit 1: hex_7_seg-hex_7_seg_arch File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/hex_7_seg.vhd Line: 11
    Info (12023): Found entity 1: hex_7_seg File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/hex_7_seg.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file complement_a1.vhd
    Info (12022): Found design unit 1: complement_a1-complement_a1_arch File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/complement_a1.vhd Line: 11
    Info (12023): Found entity 1: complement_a1 File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/complement_a1.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file test.vhd
    Info (12022): Found design unit 1: test-test_arch File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/test.vhd Line: 7
    Info (12023): Found entity 1: test File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/test.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file adder_4bit.vhd
    Info (12022): Found design unit 1: adder_4bit-adder_4bit_arch File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/adder_4bit.vhd Line: 13
    Info (12023): Found entity 1: adder_4bit File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/adder_4bit.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file comparator_8bit.vhd
    Info (12022): Found design unit 1: comparator_8bit-comparator_8bit_arch File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/comparator_8bit.vhd Line: 12
    Info (12023): Found entity 1: comparator_8bit File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/comparator_8bit.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file mux_8bit.vhd
    Info (12022): Found design unit 1: mux_8bit-mux_8bit_arch File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/mux_8bit.vhd Line: 13
    Info (12023): Found entity 1: mux_8bit File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/mux_8bit.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file format_7_seg.vhd
    Info (12022): Found design unit 1: format_7_seg-format_7_seg_arch File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/format_7_seg.vhd Line: 12
    Info (12023): Found entity 1: format_7_seg File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/format_7_seg.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file num_to_deco_7_seg.vhd
    Info (12022): Found design unit 1: num_to_deco_7_seg-num_to_deco_7_seg_arch File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/num_to_deco_7_seg.vhd Line: 12
    Info (12023): Found entity 1: num_to_deco_7_seg File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/num_to_deco_7_seg.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file negative_bit_4.vhd
    Info (12022): Found design unit 1: negative_bit_4-negative_bit_4_arch File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/negative_bit_4.vhd Line: 11
    Info (12023): Found entity 1: negative_bit_4 File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/negative_bit_4.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file negative_to_positive_view.vhd
    Info (12022): Found design unit 1: negative_to_positive_view-negative_to_positive_view_arch File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/negative_to_positive_view.vhd Line: 12
    Info (12023): Found entity 1: negative_to_positive_view File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/negative_to_positive_view.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file full_adder.vhd
    Info (12022): Found design unit 1: full_adder-full_adder_arch File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/full_adder.vhd Line: 16
    Info (12023): Found entity 1: full_adder File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/full_adder.vhd Line: 3
Info (12127): Elaborating entity "full_adder" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at full_adder.vhd(19): object "cout" assigned a value but never read File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/full_adder.vhd Line: 19
Warning (10492): VHDL Process Statement warning at full_adder.vhd(164): signal "isNegative" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/full_adder.vhd Line: 164
Info (12128): Elaborating entity "complement_a1" for hierarchy "complement_a1:operationType" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/full_adder.vhd Line: 78
Info (12128): Elaborating entity "adder_4bit" for hierarchy "adder_4bit:mainAdder" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/full_adder.vhd Line: 83
Warning (10492): VHDL Process Statement warning at adder_4bit.vhd(60): signal "coutTemp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/adder_4bit.vhd Line: 60
Info (12128): Elaborating entity "adder_1bit" for hierarchy "adder_4bit:mainAdder|adder_1bit:bit0" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/adder_4bit.vhd Line: 33
Info (12128): Elaborating entity "comparator_8bit" for hierarchy "comparator_8bit:comparator9" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/full_adder.vhd Line: 92
Info (12128): Elaborating entity "num_to_deco_7_seg" for hierarchy "num_to_deco_7_seg:posAdder" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/full_adder.vhd Line: 107
Warning (10036): Verilog HDL or VHDL warning at num_to_deco_7_seg.vhd(16): object "cout" assigned a value but never read File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/num_to_deco_7_seg.vhd Line: 16
Info (12128): Elaborating entity "format_7_seg" for hierarchy "num_to_deco_7_seg:posAdder|format_7_seg:format" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/num_to_deco_7_seg.vhd Line: 41
Info (12128): Elaborating entity "negative_to_positive_view" for hierarchy "negative_to_positive_view:negative_to_positive" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/full_adder.vhd Line: 125
Warning (10036): Verilog HDL or VHDL warning at negative_to_positive_view.vhd(17): object "cout" assigned a value but never read File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/negative_to_positive_view.vhd Line: 17
Info (12128): Elaborating entity "negative_bit_4" for hierarchy "negative_to_positive_view:negative_to_positive|negative_bit_4:bit4" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/negative_to_positive_view.vhd Line: 52
Info (12128): Elaborating entity "mux_8bit" for hierarchy "mux_8bit:selectOperation" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/full_adder.vhd Line: 142
Info (12128): Elaborating entity "hex_7_seg" for hierarchy "hex_7_seg:displayDecoder1" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/full_adder.vhd Line: 150
Info (12128): Elaborating entity "deco_7" for hierarchy "hex_7_seg:displayDecoder1|deco_7:decoder" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/hex_7_seg.vhd Line: 20
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 73 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 15 output pins
    Info (21061): Implemented 48 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4879 megabytes
    Info: Processing ended: Thu Aug 15 23:40:08 2019
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:31


