C:\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Arquitectura\shiftLR\shiftRL0"   -part LCMXO2_7000HE  -package TG144C  -grade -5    -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Arquitectura\shiftLR\shiftRL0\synlog\report\shiftRL00_shiftRL0_fpga_mapper.xml"  -top_level_module  topshiftRL00  -flow mapping  -multisrs  -oedif  "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Arquitectura\shiftLR\shiftRL0\shiftRL00_shiftRL0.edi"   -freq 1.000   "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Arquitectura\shiftLR\shiftRL0\synwork\shiftRL00_shiftRL0_prem.srd"  -devicelib  C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Arquitectura\shiftLR\shiftRL0\syntmp\shiftRL00_shiftRL0.plg"  -osyn  "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Arquitectura\shiftLR\shiftRL0\shiftRL00_shiftRL0.srm"  -prjdir  "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Arquitectura\shiftLR\shiftRL0\"  -prjname  proj_1  -log  "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Arquitectura\shiftLR\shiftRL0\synlog\shiftRL00_shiftRL0_fpga_mapper.srr"  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Arquitectura\shiftLR\shiftRL0" -part LCMXO2_7000HE -package TG144C -grade -5 -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Arquitectura\shiftLR\shiftRL0\synlog\report\shiftRL00_shiftRL0_fpga_mapper.xml" -top_level_module topshiftRL00 -flow mapping -multisrs -oedif "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Arquitectura\shiftLR\shiftRL0\shiftRL00_shiftRL0.edi" -freq 1.000 "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Arquitectura\shiftLR\shiftRL0\synwork\shiftRL00_shiftRL0_prem.srd" -devicelib ..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v -devicelib ..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v -ologparam "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Arquitectura\shiftLR\shiftRL0\syntmp\shiftRL00_shiftRL0.plg" -osyn "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Arquitectura\shiftLR\shiftRL0\shiftRL00_shiftRL0.srm" -prjdir "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Arquitectura\shiftLR\shiftRL0\" -prjname proj_1 -log "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Arquitectura\shiftLR\shiftRL0\synlog\shiftRL00_shiftRL0_fpga_mapper.srr" -jobname "fpga_mapper"
rc:1 success:1 runtime:3
file:..\shiftRL00_shiftRL0.edi|io:o|time:1550856305|size:81311|exec:0|csum:
file:..\synwork\shiftRL00_shiftRL0_prem.srd|io:i|time:1550856302|size:9038|exec:0|csum:277232D77B643D64F7CDCFA64AFB31F9
file:..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v|io:i|time:1501917816|size:54295|exec:0|csum:D5667017EB528EBD3C317EFCC9D2C19B
file:..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1501917816|size:40584|exec:0|csum:530CC5906D70AB3C6A4AA0861AC94BDF
file:"C:\Users\Sergio Luna\Desktop\Sexto Semestre\Arquitectura\shiftLR\shiftRL0\syntmp\shiftRL00_shiftRL0.plg"|io:o|time:0|size:0|exec:0|csum:
file:..\shiftRL00_shiftRL0.srm|io:o|time:1550856305|size:8097|exec:0|csum:
file:..\synlog\shiftRL00_shiftRL0_fpga_mapper.srr|io:o|time:1550856306|size:23146|exec:0|csum:
file:..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe|io:i|time:1501920714|size:29299200|exec:1|csum:5C77397B47E7811864C32F4FC7D86D2F
