This is chapter 3 Verilog HDL topics covered source code