#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001396b73e1b0 .scope module, "tb_div" "tb_div" 2 4;
 .timescale -9 -9;
v000001396b731870_0 .var "A", 4 0;
v000001396b731230_0 .var "B", 4 0;
v000001396b731a50_0 .var "clk", 0 0;
v000001396b731b90_0 .net "error", 0 0, v000001396b72a570_0;  1 drivers
v000001396b7314b0_0 .var "load", 0 0;
v000001396b7312d0_0 .net "quotient", 4 0, v000001396b731370_0;  1 drivers
v000001396b731910_0 .net "reminder", 4 0, v000001396b731410_0;  1 drivers
v000001396b731690_0 .var "res", 0 0;
S_000001396b73e340 .scope module, "DUT" "div_new" 2 14, 3 1 0, S_000001396b73e1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A";
    .port_info 1 /INPUT 5 "B";
    .port_info 2 /OUTPUT 5 "quotient";
    .port_info 3 /OUTPUT 5 "reminder";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "res";
    .port_info 6 /INPUT 1 "load";
    .port_info 7 /OUTPUT 1 "error";
v000001396b89b8d0_0 .net "A", 4 0, v000001396b731870_0;  1 drivers
v000001396b73e4d0_0 .net "B", 4 0, v000001396b731230_0;  1 drivers
v000001396b73e570_0 .net *"_ivl_2", 31 0, L_000001396b7310f0;  1 drivers
L_000001396b79a038 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001396b72a070_0 .net *"_ivl_5", 27 0, L_000001396b79a038;  1 drivers
L_000001396b79a080 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001396b72a110_0 .net/2u *"_ivl_6", 31 0, L_000001396b79a080;  1 drivers
v000001396b72a1b0_0 .net "clk", 0 0, v000001396b731a50_0;  1 drivers
v000001396b72a250_0 .var "cnt", 3 0;
v000001396b72a2f0_0 .var "divider", 4 0;
v000001396b72a390_0 .var/s "divider_copy", 9 0;
v000001396b72a430_0 .var "divisible", 4 0;
v000001396b72a4d0_0 .var/s "divisible_copy", 9 0;
v000001396b72a570_0 .var "error", 0 0;
v000001396b72a610_0 .net "load", 0 0, v000001396b7314b0_0;  1 drivers
v000001396b731370_0 .var "quotient", 4 0;
v000001396b731190_0 .net "ready", 0 0, L_000001396b731550;  1 drivers
v000001396b731410_0 .var "reminder", 4 0;
v000001396b7319b0_0 .net "res", 0 0, v000001396b731690_0;  1 drivers
v000001396b731050_0 .net/s "w_diff", 9 0, L_000001396b731af0;  1 drivers
E_000001396b7249a0/0 .event negedge, v000001396b7319b0_0;
E_000001396b7249a0/1 .event posedge, v000001396b72a1b0_0;
E_000001396b7249a0 .event/or E_000001396b7249a0/0, E_000001396b7249a0/1;
L_000001396b731af0 .arith/sub 10, v000001396b72a4d0_0, v000001396b72a390_0;
L_000001396b7310f0 .concat [ 4 28 0 0], v000001396b72a250_0, L_000001396b79a038;
L_000001396b731550 .cmp/eq 32, L_000001396b7310f0, L_000001396b79a080;
    .scope S_000001396b73e340;
T_0 ;
    %wait E_000001396b7249a0;
    %load/vec4 v000001396b7319b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001396b72a4d0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001396b72a390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001396b72a570_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001396b72a250_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001396b731370_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001396b731410_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001396b72a430_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001396b72a2f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001396b72a610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001396b89b8d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001396b73e4d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001396b73e4d0_0;
    %load/vec4 v000001396b89b8d0_0;
    %cmp/u;
    %jmp/0xz  T_0.7, 5;
    %load/vec4 v000001396b89b8d0_0;
    %assign/vec4 v000001396b72a430_0, 0;
    %load/vec4 v000001396b73e4d0_0;
    %assign/vec4 v000001396b72a2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001396b72a570_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v000001396b89b8d0_0;
    %load/vec4 v000001396b73e4d0_0;
    %cmp/u;
    %jmp/0xz  T_0.9, 5;
    %load/vec4 v000001396b73e4d0_0;
    %assign/vec4 v000001396b72a430_0, 0;
    %load/vec4 v000001396b89b8d0_0;
    %assign/vec4 v000001396b72a2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001396b72a570_0, 0;
T_0.9 ;
T_0.8 ;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001396b731370_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001396b731410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001396b72a570_0, 0;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001396b731190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001396b72a250_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001396b731370_0, 0;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v000001396b72a430_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001396b72a4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001396b72a2f0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %assign/vec4 v000001396b72a390_0, 0;
    %load/vec4 v000001396b72a4d0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v000001396b731410_0, 0, 5;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v000001396b72a250_0;
    %subi 1, 0, 4;
    %assign/vec4 v000001396b72a250_0, 0;
    %load/vec4 v000001396b72a390_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000001396b72a390_0, 0;
    %load/vec4 v000001396b731050_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %load/vec4 v000001396b731050_0;
    %assign/vec4 v000001396b72a4d0_0, 0;
    %load/vec4 v000001396b731370_0;
    %parti/s 4, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v000001396b731370_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v000001396b731370_0;
    %parti/s 4, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000001396b731370_0, 0;
T_0.14 ;
T_0.12 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001396b73e1b0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001396b731a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001396b731690_0, 0, 1;
    %vpi_call 2 21 "$display", "Running testbench" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001396b73e1b0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v000001396b731a50_0;
    %nor/r;
    %store/vec4 v000001396b731a50_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001396b73e1b0;
T_3 ;
    %pushi/vec4 2, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 2, 0;
    %load/vec4 v000001396b731690_0;
    %inv;
    %store/vec4 v000001396b731690_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %end;
    .thread T_3;
    .scope S_000001396b73e1b0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001396b7314b0_0, 0, 1;
    %pushi/vec4 29, 0, 5;
    %store/vec4 v000001396b731870_0, 0, 5;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v000001396b731230_0, 0, 5;
    %delay 50, 0;
    %load/vec4 v000001396b7314b0_0;
    %inv;
    %store/vec4 v000001396b7314b0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001396b7314b0_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000001396b731870_0, 0, 5;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v000001396b731230_0, 0, 5;
    %delay 50, 0;
    %load/vec4 v000001396b7314b0_0;
    %inv;
    %store/vec4 v000001396b7314b0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001396b7314b0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001396b731870_0, 0, 5;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v000001396b731230_0, 0, 5;
    %delay 50, 0;
    %load/vec4 v000001396b7314b0_0;
    %inv;
    %store/vec4 v000001396b7314b0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001396b7314b0_0, 0, 1;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v000001396b731870_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001396b731230_0, 0, 5;
    %delay 50, 0;
    %load/vec4 v000001396b7314b0_0;
    %inv;
    %store/vec4 v000001396b7314b0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001396b7314b0_0, 0, 1;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v000001396b731870_0, 0, 5;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v000001396b731230_0, 0, 5;
    %delay 50, 0;
    %load/vec4 v000001396b7314b0_0;
    %inv;
    %store/vec4 v000001396b7314b0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001396b7314b0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001396b731870_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001396b731230_0, 0, 5;
    %delay 50, 0;
    %load/vec4 v000001396b7314b0_0;
    %inv;
    %store/vec4 v000001396b7314b0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001396b7314b0_0, 0, 1;
    %pushi/vec4 29, 0, 5;
    %store/vec4 v000001396b731870_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001396b731230_0, 0, 5;
    %delay 50, 0;
    %load/vec4 v000001396b7314b0_0;
    %inv;
    %store/vec4 v000001396b7314b0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000001396b73e1b0;
T_5 ;
    %vpi_call 2 70 "$monitor", "At time %t 'A'=%b and 'B'=%b and 'res'=%d  and 'out'=%b", $time, v000001396b731870_0, v000001396b731230_0, v000001396b731690_0, v000001396b7312d0_0 {0 0 0};
    %delay 1000, 0;
    %vpi_call 2 71 "$display", "Testbench is OK!" {0 0 0};
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001396b73e1b0;
T_6 ;
    %vpi_call 2 76 "$dumpfile", "qqq.vcd" {0 0 0};
    %vpi_call 2 77 "$dumpvars" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_top.v";
    "./div_new.v";
