#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5806825276a0 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale -9 -12;
P_0x58068253e5c0 .param/l "ALU_ADD" 0 2 13, C4<000>;
P_0x58068253e600 .param/l "ALU_AND" 0 2 15, C4<010>;
P_0x58068253e640 .param/l "ALU_NOT" 0 2 18, C4<101>;
P_0x58068253e680 .param/l "ALU_OR" 0 2 16, C4<011>;
P_0x58068253e6c0 .param/l "ALU_SHL" 0 2 19, C4<110>;
P_0x58068253e700 .param/l "ALU_SHR" 0 2 20, C4<111>;
P_0x58068253e740 .param/l "ALU_SUB" 0 2 14, C4<001>;
P_0x58068253e780 .param/l "ALU_XOR" 0 2 17, C4<100>;
v0x58068255f8f0_0 .var "a", 7 0;
v0x58068255f9d0_0 .var "b", 7 0;
v0x58068255faa0_0 .net "carry", 0 0, v0x58068255f2b0_0;  1 drivers
v0x58068255fba0_0 .net "negative", 0 0, v0x58068255f350_0;  1 drivers
v0x58068255fc70_0 .var "op", 2 0;
v0x58068255fd10_0 .net "overflow", 0 0, v0x58068255f540_0;  1 drivers
v0x58068255fde0_0 .net "result", 7 0, v0x58068255f600_0;  1 drivers
v0x58068255feb0_0 .net "zero", 0 0, v0x58068255f6e0_0;  1 drivers
S_0x5806825374f0 .scope module, "uut" "alu" 2 22, 3 1 0, S_0x5806825276a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op"
    .port_info 3 /OUTPUT 8 "result"
    .port_info 4 /OUTPUT 1 "zero"
    .port_info 5 /OUTPUT 1 "carry"
    .port_info 6 /OUTPUT 1 "negative"
    .port_info 7 /OUTPUT 1 "overflow"
P_0x580682537670 .param/l "ALU_ADD" 0 3 11, C4<000>;
P_0x5806825376b0 .param/l "ALU_AND" 0 3 13, C4<010>;
P_0x5806825376f0 .param/l "ALU_NOT" 0 3 16, C4<101>;
P_0x580682537730 .param/l "ALU_OR" 0 3 14, C4<011>;
P_0x580682537770 .param/l "ALU_SHL" 0 3 17, C4<110>;
P_0x5806825377b0 .param/l "ALU_SHR" 0 3 18, C4<111>;
P_0x5806825377f0 .param/l "ALU_SUB" 0 3 12, C4<001>;
P_0x580682537830 .param/l "ALU_XOR" 0 3 15, C4<100>;
v0x5806824fb3b0_0 .net "a", 7 0, v0x58068255f8f0_0;  1 drivers
v0x58068255f1d0_0 .net "b", 7 0, v0x58068255f9d0_0;  1 drivers
v0x58068255f2b0_0 .var "carry", 0 0;
v0x58068255f350_0 .var "negative", 0 0;
v0x58068255f410_0 .net "op", 2 0, v0x58068255fc70_0;  1 drivers
v0x58068255f540_0 .var "overflow", 0 0;
v0x58068255f600_0 .var "result", 7 0;
v0x58068255f6e0_0 .var "zero", 0 0;
E_0x580682531470 .event edge, v0x58068255f410_0, v0x5806824fb3b0_0, v0x58068255f1d0_0, v0x58068255f600_0;
    .scope S_0x5806825374f0;
T_0 ;
    %wait E_0x580682531470;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58068255f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58068255f540_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x58068255f600_0, 0, 8;
    %load/vec4 v0x58068255f410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x58068255f600_0, 0, 8;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x5806824fb3b0_0;
    %pad/u 9;
    %load/vec4 v0x58068255f1d0_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0x58068255f600_0, 0, 8;
    %store/vec4 v0x58068255f2b0_0, 0, 1;
    %load/vec4 v0x5806824fb3b0_0;
    %parti/s 1, 7, 4;
    %inv;
    %load/vec4 v0x58068255f1d0_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %load/vec4 v0x58068255f600_0;
    %parti/s 1, 7, 4;
    %and;
    %load/vec4 v0x5806824fb3b0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x58068255f1d0_0;
    %parti/s 1, 7, 4;
    %and;
    %load/vec4 v0x58068255f600_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %or;
    %store/vec4 v0x58068255f540_0, 0, 1;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x5806824fb3b0_0;
    %pad/u 9;
    %load/vec4 v0x58068255f1d0_0;
    %pad/u 9;
    %sub;
    %split/vec4 8;
    %store/vec4 v0x58068255f600_0, 0, 8;
    %store/vec4 v0x58068255f2b0_0, 0, 1;
    %load/vec4 v0x5806824fb3b0_0;
    %parti/s 1, 7, 4;
    %inv;
    %load/vec4 v0x58068255f1d0_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %load/vec4 v0x58068255f600_0;
    %parti/s 1, 7, 4;
    %and;
    %load/vec4 v0x5806824fb3b0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x58068255f1d0_0;
    %parti/s 1, 7, 4;
    %and;
    %load/vec4 v0x58068255f600_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %or;
    %store/vec4 v0x58068255f540_0, 0, 1;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x5806824fb3b0_0;
    %load/vec4 v0x58068255f1d0_0;
    %and;
    %store/vec4 v0x58068255f600_0, 0, 8;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x5806824fb3b0_0;
    %load/vec4 v0x58068255f1d0_0;
    %or;
    %store/vec4 v0x58068255f600_0, 0, 8;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0x5806824fb3b0_0;
    %load/vec4 v0x58068255f1d0_0;
    %xor;
    %store/vec4 v0x58068255f600_0, 0, 8;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x5806824fb3b0_0;
    %inv;
    %store/vec4 v0x58068255f600_0, 0, 8;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x5806824fb3b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x58068255f600_0, 0, 8;
    %load/vec4 v0x5806824fb3b0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x58068255f2b0_0, 0, 1;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x5806824fb3b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x58068255f600_0, 0, 8;
    %load/vec4 v0x5806824fb3b0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x58068255f2b0_0, 0, 1;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %load/vec4 v0x58068255f600_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x58068255f6e0_0, 0, 1;
    %load/vec4 v0x58068255f600_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x58068255f350_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5806825276a0;
T_1 ;
    %vpi_call 2 34 "$display", "Starting ALU Test..." {0 0 0};
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x58068255f8f0_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x58068255f9d0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x58068255fc70_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 39 "$display", "ADD: %d + %d = %d | z=%b n=%b c=%b v=%b", v0x58068255f8f0_0, v0x58068255f9d0_0, v0x58068255fde0_0, v0x58068255feb0_0, v0x58068255fba0_0, v0x58068255faa0_0, v0x58068255fd10_0 {0 0 0};
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x58068255f8f0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x58068255f9d0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x58068255fc70_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 44 "$display", "ADD Overflow (carry): %d + %d = %d | z=%b n=%b c=%b v=%b", v0x58068255f8f0_0, v0x58068255f9d0_0, v0x58068255fde0_0, v0x58068255feb0_0, v0x58068255fba0_0, v0x58068255faa0_0, v0x58068255fd10_0 {0 0 0};
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x58068255f8f0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x58068255f9d0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x58068255fc70_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 49 "$display", "ADD Overflow (signed): %d + %d = %d | z=%b n=%b c=%b v=%b", v0x58068255f8f0_0, v0x58068255f9d0_0, v0x58068255fde0_0, v0x58068255feb0_0, v0x58068255fba0_0, v0x58068255faa0_0, v0x58068255fd10_0 {0 0 0};
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x58068255f8f0_0, 0, 8;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x58068255f9d0_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x58068255fc70_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 54 "$display", "SUB: %d - %d = %d | z=%b n=%b c=%b v=%b", v0x58068255f8f0_0, v0x58068255f9d0_0, v0x58068255fde0_0, v0x58068255feb0_0, v0x58068255fba0_0, v0x58068255faa0_0, v0x58068255fd10_0 {0 0 0};
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x58068255f8f0_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x58068255f9d0_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x58068255fc70_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 59 "$display", "SUB Negative: %d - %d = %d | z=%b n=%b c=%b v=%b", v0x58068255f8f0_0, v0x58068255f9d0_0, v0x58068255fde0_0, v0x58068255feb0_0, v0x58068255fba0_0, v0x58068255faa0_0, v0x58068255fd10_0 {0 0 0};
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x58068255f8f0_0, 0, 8;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x58068255f9d0_0, 0, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x58068255fc70_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 64 "$display", "AND: %b & %b = %b", v0x58068255f8f0_0, v0x58068255f9d0_0, v0x58068255fde0_0 {0 0 0};
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x58068255f8f0_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x58068255f9d0_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x58068255fc70_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 69 "$display", "OR: %b | %b = %b", v0x58068255f8f0_0, v0x58068255f9d0_0, v0x58068255fde0_0 {0 0 0};
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x58068255f8f0_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x58068255f9d0_0, 0, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x58068255fc70_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 74 "$display", "XOR: %b ^ %b = %b", v0x58068255f8f0_0, v0x58068255f9d0_0, v0x58068255fde0_0 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x58068255f8f0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x58068255f9d0_0, 0, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x58068255fc70_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 79 "$display", "NOT: ~%b = %b", v0x58068255f8f0_0, v0x58068255fde0_0 {0 0 0};
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x58068255f8f0_0, 0, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x58068255fc70_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 83 "$display", "NOT: ~%b = %b", v0x58068255f8f0_0, v0x58068255fde0_0 {0 0 0};
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x58068255f8f0_0, 0, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x58068255fc70_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 88 "$display", "SHL: %b << 1 = %b", v0x58068255f8f0_0, v0x58068255fde0_0 {0 0 0};
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x58068255f8f0_0, 0, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x58068255fc70_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 92 "$display", "SHL with carry: %b << 1 = %b", v0x58068255f8f0_0, v0x58068255fde0_0 {0 0 0};
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x58068255f8f0_0, 0, 8;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x58068255fc70_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 97 "$display", "SHR: %b >> 1 = %b", v0x58068255f8f0_0, v0x58068255fde0_0 {0 0 0};
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x58068255f8f0_0, 0, 8;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x58068255fc70_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 101 "$display", "SHR with LSB loss: %b >> 1 = %b", v0x58068255f8f0_0, v0x58068255fde0_0 {0 0 0};
    %vpi_call 2 103 "$display", "ALU Test Completed." {0 0 0};
    %vpi_call 2 104 "$stop" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ALU_tb.v";
    "ALU.v";
