V 000051 55 1054          1562029163238 behavioral
(_unit VHDL(adder 0 5(behavioral 0 12))
	(_version vde)
	(_time 1562029163239 2019.07.01 21:59:23)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 326667373465622435372068623436343634373530)
	(_ent
		(_time 1562029163236)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int count 0 0 8(_ent(_out))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int c 1 0 15(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_alias((count)(c)))(_trgt(2))(_sens(3)))))
			(line__21(_arch 1 0 21(_prcs(_trgt(3))(_sens(0)(1)(3))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018)
	)
	(_model . behavioral 2 -1)
)
I 000055 55 1463          1562032744096 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562032744097 2019.07.01 22:59:04)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code ededeebeb8babafbe7e9f8b7b5ebeeebecebeeebe5)
	(_ent
		(_time 1562032744090)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
V 000045 55 4518          1562032744287 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562032744288 2019.07.01 22:59:04)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 99999e9795cecf8a9e9d8fc2cd9f9b9a989f9f9e9c)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_implicit)
			(_gen
				((TAM_END)((i 14)))
				((TAM_DADO)((i 32)))
				((tam_linha)((i 515)))
				((num_blocos)((i 256)))
			)
			(_port
				((data)(data))
				((doneM)(doneM))
				((endereco_in)(endereco_in))
				((reset)(reset))
				((R)(R))
				((endereco_outM)(endereco_outM))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000044 55 3166          1562032744209 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562032744210 2019.07.01 22:59:04)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 5a5b59590a0d5a4d5f094b005f5d585c5b5c0e5d58)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
I 000049 55 1333          1562032744397 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562032744398 2019.07.01 22:59:04)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 06070000025204100455125c530003010401020004)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000043 55 1544          1562032744337 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562032744338 2019.07.01 22:59:04)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code d7d6d285d283d5c1d7d2c68d85d1dfd1d2d1ded0d3)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
V 000049 55 917           1562029115649 behavior
(_unit VHDL(test_tb 0 4(behavior 0 7))
	(_version vde)
	(_time 1562029115650 2019.07.01 21:58:35)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 383f3f3d356e6f2f3d6e7e636d3e3a3f3c3e3d3f3b)
	(_ent
		(_time 1562028960900)
	)
	(_comp
		(test_tb
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
			)
		)
	)
	(_inst uut 0 18(_comp test_tb)
		(_port
			((clk)(clk))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 13(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 14(_arch((ns 4607182418800017408)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 1))))
		(_prcs
			(clk_process(_arch 0 0 21(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 2 -1)
)
V 000052 55 2963          1562032744448 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562032744449 2019.07.01 22:59:04)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 45444347451312524440501f1743444346434d4340)
	(_ent
		(_time 1562032744443)
	)
	(_comp
		(TB_CACHEI
			(_object
			)
		)
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst U1 0 57(_comp TB_CACHEI)
		(_use(_ent . TB_CACHEI)
		)
	)
	(_inst U2 0 59(_comp Fub1)
		(_port
			((Clock)(Dangling_Input_Signal))
			((Enable)(Dangling_Input_Signal))
			((enderecoIn(31))(Dangling_Input_Signal))
			((enderecoIn(30))(Dangling_Input_Signal))
			((enderecoIn(29))(Dangling_Input_Signal))
			((enderecoIn(28))(Dangling_Input_Signal))
			((enderecoIn(27))(Dangling_Input_Signal))
			((enderecoIn(26))(Dangling_Input_Signal))
			((enderecoIn(25))(Dangling_Input_Signal))
			((enderecoIn(24))(Dangling_Input_Signal))
			((enderecoIn(23))(Dangling_Input_Signal))
			((enderecoIn(22))(Dangling_Input_Signal))
			((enderecoIn(21))(Dangling_Input_Signal))
			((enderecoIn(20))(Dangling_Input_Signal))
			((enderecoIn(19))(Dangling_Input_Signal))
			((enderecoIn(18))(Dangling_Input_Signal))
			((enderecoIn(17))(Dangling_Input_Signal))
			((enderecoIn(16))(Dangling_Input_Signal))
			((enderecoIn(15))(Dangling_Input_Signal))
			((enderecoIn(14))(Dangling_Input_Signal))
			((enderecoIn(13))(Dangling_Input_Signal))
			((enderecoIn(12))(Dangling_Input_Signal))
			((enderecoIn(11))(Dangling_Input_Signal))
			((enderecoIn(10))(Dangling_Input_Signal))
			((enderecoIn(9))(Dangling_Input_Signal))
			((enderecoIn(8))(Dangling_Input_Signal))
			((enderecoIn(7))(Dangling_Input_Signal))
			((enderecoIn(6))(Dangling_Input_Signal))
			((enderecoIn(5))(Dangling_Input_Signal))
			((enderecoIn(4))(Dangling_Input_Signal))
			((enderecoIn(3))(Dangling_Input_Signal))
			((enderecoIn(2))(Dangling_Input_Signal))
			((enderecoIn(1))(Dangling_Input_Signal))
			((enderecoIn(0))(Dangling_Input_Signal))
			((reset)(Dangling_Input_Signal))
			((w)(Dangling_Input_Signal))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 48(_arch((i 4)))))
		(_sig(_int Dangling_Input_Signal -1 0 51(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeCacheI 1 -1)
)
I 000055 55 1463          1562032856958 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562032856959 2019.07.01 23:00:56)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code c8cfc29dc19f9fdec2ccdd9290cecbcec9cecbcec0)
	(_ent
		(_time 1562032744089)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562032857047 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562032857048 2019.07.01 23:00:57)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 16104511114116011345074c131114101710421114)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 2641          1562032857163 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562032857164 2019.07.01 23:00:57)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 9394c49d95c4c580969685c8c79591909295959496)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(Ram
			(_object
				(_gen(_int BE -2 0 43(_ent((i 16)))))
				(_gen(_int BP -2 0 44(_ent((i 8)))))
				(_type(_int ~STRING~13 0 45(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int NA 2 0 45(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -4 0 48(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -4 0 49(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -4 0 50(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -4 0 51(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 55(_ent (_in))))
				(_port(_int enable -1 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 57(_array -1((_dto c 0 i 0)))))
				(_port(_int ender 3 0 57(_ent (_in))))
				(_port(_int r -1 0 58(_ent (_in))))
				(_port(_int w -1 0 59(_ent (_in))))
				(_port(_int pronto -1 0 60(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 61(_array -1((_dto c 1 i 0)))))
				(_port(_int dado 4 0 61(_ent (_inout))))
			)
		)
	)
	(_inst U2 0 76(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 67(_arch(_uni))))
		(_sig(_int r -1 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 69(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 69(_arch(_uni))))
		(_sig(_int endereco 1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 2 -1)
)
I 000043 55 1544          1562032857278 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562032857279 2019.07.01 23:00:57)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code f1f7a4a1f2a5f3e7f1f4e0aba3f7f9f7f4f7f8f6f5)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562032857332 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562032857333 2019.07.01 23:00:57)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 30366635326432263263246a653635373237343632)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000052 55 2963          1562032857394 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562032857395 2019.07.01 23:00:57)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 7e78287f2e2829697f7b6b242c787f787d7876787b)
	(_ent
		(_time 1562032744442)
	)
	(_comp
		(TB_CACHEI
			(_object
			)
		)
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst U1 0 57(_comp TB_CACHEI)
		(_use(_ent . TB_CACHEI)
		)
	)
	(_inst U2 0 59(_comp Fub1)
		(_port
			((Clock)(Dangling_Input_Signal))
			((Enable)(Dangling_Input_Signal))
			((enderecoIn(31))(Dangling_Input_Signal))
			((enderecoIn(30))(Dangling_Input_Signal))
			((enderecoIn(29))(Dangling_Input_Signal))
			((enderecoIn(28))(Dangling_Input_Signal))
			((enderecoIn(27))(Dangling_Input_Signal))
			((enderecoIn(26))(Dangling_Input_Signal))
			((enderecoIn(25))(Dangling_Input_Signal))
			((enderecoIn(24))(Dangling_Input_Signal))
			((enderecoIn(23))(Dangling_Input_Signal))
			((enderecoIn(22))(Dangling_Input_Signal))
			((enderecoIn(21))(Dangling_Input_Signal))
			((enderecoIn(20))(Dangling_Input_Signal))
			((enderecoIn(19))(Dangling_Input_Signal))
			((enderecoIn(18))(Dangling_Input_Signal))
			((enderecoIn(17))(Dangling_Input_Signal))
			((enderecoIn(16))(Dangling_Input_Signal))
			((enderecoIn(15))(Dangling_Input_Signal))
			((enderecoIn(14))(Dangling_Input_Signal))
			((enderecoIn(13))(Dangling_Input_Signal))
			((enderecoIn(12))(Dangling_Input_Signal))
			((enderecoIn(11))(Dangling_Input_Signal))
			((enderecoIn(10))(Dangling_Input_Signal))
			((enderecoIn(9))(Dangling_Input_Signal))
			((enderecoIn(8))(Dangling_Input_Signal))
			((enderecoIn(7))(Dangling_Input_Signal))
			((enderecoIn(6))(Dangling_Input_Signal))
			((enderecoIn(5))(Dangling_Input_Signal))
			((enderecoIn(4))(Dangling_Input_Signal))
			((enderecoIn(3))(Dangling_Input_Signal))
			((enderecoIn(2))(Dangling_Input_Signal))
			((enderecoIn(1))(Dangling_Input_Signal))
			((enderecoIn(0))(Dangling_Input_Signal))
			((reset)(Dangling_Input_Signal))
			((w)(Dangling_Input_Signal))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 48(_arch((i 4)))))
		(_sig(_int Dangling_Input_Signal -1 0 51(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeCacheI 1 -1)
)
I 000055 55 1463          1562032891159 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562032891160 2019.07.01 23:01:31)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 545b0157510303425e50410e0c525752555257525c)
	(_ent
		(_time 1562032744089)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562032891287 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562032891288 2019.07.01 23:01:31)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code d1df8583d186d1c6d482c08bd4d6d3d7d0d785d6d3)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4518          1562032891365 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562032891366 2019.07.01 23:01:31)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 1f4819194c48490c181b09444b191d1c1e1919181a)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(cacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 54(_array -1((_dto c 1 i 0)))))
				(_port(_int data 4 0 54(_ent (_in))))
				(_port(_int doneM -1 0 55(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 56(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 56(_ent (_in))))
				(_port(_int reset -1 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_outM 6 0 59(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 64(_ent((i 16)))))
				(_gen(_int BP -4 0 65(_ent((i 8)))))
				(_type(_int ~STRING~13 0 66(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 66(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 69(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 70(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 72(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 76(_ent (_in))))
				(_port(_int enable -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 78(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 78(_ent (_in))))
				(_port(_int r -1 0 79(_ent (_in))))
				(_port(_int w -1 0 80(_ent (_in))))
				(_port(_int pronto -1 0 81(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 82(_ent (_inout))))
			)
		)
	)
	(_inst U1 0 97(_comp cacheI)
		(_port
			((data)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_implicit)
			(_gen
				((TAM_END)((i 14)))
				((TAM_DADO)((i 32)))
				((tam_linha)((i 515)))
				((num_blocos)((i 256)))
			)
			(_port
				((data)(data))
				((doneM)(doneM))
				((endereco_in)(endereco_in))
				((reset)(reset))
				((R)(R))
				((endereco_outM)(endereco_outM))
			)
		)
	)
	(_inst U2 0 107(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 88(_arch(_uni))))
		(_sig(_int r -1 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 90(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 90(_arch(_uni))))
		(_sig(_int endereco 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 103(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 97(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 100(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 97(_int(8(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 6 -1)
)
I 000043 55 1544          1562032891422 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562032891423 2019.07.01 23:01:31)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code 5d0b595e0b095f4b5d584c070f5b555b585b545a59)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562032891474 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562032891475 2019.07.01 23:01:31)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 8cda8882ddd88e9a8edf98d6d98a898b8e8b888a8e)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000052 55 2963          1562032891538 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562032891539 2019.07.01 23:01:31)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code cb9dcf9e9c9d9cdccacede9199cdcacdc8cdc3cdce)
	(_ent
		(_time 1562032744442)
	)
	(_comp
		(TB_CACHEI
			(_object
			)
		)
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst U1 0 57(_comp TB_CACHEI)
		(_use(_ent . TB_CACHEI)
		)
	)
	(_inst U2 0 59(_comp Fub1)
		(_port
			((Clock)(Dangling_Input_Signal))
			((Enable)(Dangling_Input_Signal))
			((enderecoIn(31))(Dangling_Input_Signal))
			((enderecoIn(30))(Dangling_Input_Signal))
			((enderecoIn(29))(Dangling_Input_Signal))
			((enderecoIn(28))(Dangling_Input_Signal))
			((enderecoIn(27))(Dangling_Input_Signal))
			((enderecoIn(26))(Dangling_Input_Signal))
			((enderecoIn(25))(Dangling_Input_Signal))
			((enderecoIn(24))(Dangling_Input_Signal))
			((enderecoIn(23))(Dangling_Input_Signal))
			((enderecoIn(22))(Dangling_Input_Signal))
			((enderecoIn(21))(Dangling_Input_Signal))
			((enderecoIn(20))(Dangling_Input_Signal))
			((enderecoIn(19))(Dangling_Input_Signal))
			((enderecoIn(18))(Dangling_Input_Signal))
			((enderecoIn(17))(Dangling_Input_Signal))
			((enderecoIn(16))(Dangling_Input_Signal))
			((enderecoIn(15))(Dangling_Input_Signal))
			((enderecoIn(14))(Dangling_Input_Signal))
			((enderecoIn(13))(Dangling_Input_Signal))
			((enderecoIn(12))(Dangling_Input_Signal))
			((enderecoIn(11))(Dangling_Input_Signal))
			((enderecoIn(10))(Dangling_Input_Signal))
			((enderecoIn(9))(Dangling_Input_Signal))
			((enderecoIn(8))(Dangling_Input_Signal))
			((enderecoIn(7))(Dangling_Input_Signal))
			((enderecoIn(6))(Dangling_Input_Signal))
			((enderecoIn(5))(Dangling_Input_Signal))
			((enderecoIn(4))(Dangling_Input_Signal))
			((enderecoIn(3))(Dangling_Input_Signal))
			((enderecoIn(2))(Dangling_Input_Signal))
			((enderecoIn(1))(Dangling_Input_Signal))
			((enderecoIn(0))(Dangling_Input_Signal))
			((reset)(Dangling_Input_Signal))
			((w)(Dangling_Input_Signal))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 48(_arch((i 4)))))
		(_sig(_int Dangling_Input_Signal -1 0 51(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeCacheI 1 -1)
)
I 000055 55 1463          1562032935004 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562032935005 2019.07.01 23:02:15)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code a7a5f5f0a1f0f0b1ada3b2fdffa1a4a1a6a1a4a1af)
	(_ent
		(_time 1562032744089)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562032935076 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562032935077 2019.07.01 23:02:15)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code e6e5b5b5e1b1e6f1e3b5f7bce3e1e4e0e7e0b2e1e4)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 2641          1562032935171 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562032935172 2019.07.01 23:02:15)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 434117404514155046465518174541404245454446)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(Ram
			(_object
				(_gen(_int BE -2 0 43(_ent((i 16)))))
				(_gen(_int BP -2 0 44(_ent((i 8)))))
				(_type(_int ~STRING~13 0 45(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int NA 2 0 45(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -4 0 48(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -4 0 49(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -4 0 50(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -4 0 51(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 55(_ent (_in))))
				(_port(_int enable -1 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 57(_array -1((_dto c 0 i 0)))))
				(_port(_int ender 3 0 57(_ent (_in))))
				(_port(_int r -1 0 58(_ent (_in))))
				(_port(_int w -1 0 59(_ent (_in))))
				(_port(_int pronto -1 0 60(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 61(_array -1((_dto c 1 i 0)))))
				(_port(_int dado 4 0 61(_ent (_inout))))
			)
		)
	)
	(_inst U2 0 76(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 67(_arch(_uni))))
		(_sig(_int r -1 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 69(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 69(_arch(_uni))))
		(_sig(_int endereco 1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 2 -1)
)
I 000043 55 1544          1562032935213 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562032935214 2019.07.01 23:02:15)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code 72712473722670647277632820747a7477747b7576)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562032935255 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562032935256 2019.07.01 23:02:15)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 9291c49d92c6908490c186c8c79497959095969490)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000052 55 2963          1562032935300 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562032935301 2019.07.01 23:02:15)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code c0c39695c59697d7c1c5d59a92c6c1c6c3c6c8c6c5)
	(_ent
		(_time 1562032744442)
	)
	(_comp
		(TB_CACHEI
			(_object
			)
		)
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst U1 0 57(_comp TB_CACHEI)
		(_use(_ent . TB_CACHEI)
		)
	)
	(_inst U2 0 59(_comp Fub1)
		(_port
			((Clock)(Dangling_Input_Signal))
			((Enable)(Dangling_Input_Signal))
			((enderecoIn(31))(Dangling_Input_Signal))
			((enderecoIn(30))(Dangling_Input_Signal))
			((enderecoIn(29))(Dangling_Input_Signal))
			((enderecoIn(28))(Dangling_Input_Signal))
			((enderecoIn(27))(Dangling_Input_Signal))
			((enderecoIn(26))(Dangling_Input_Signal))
			((enderecoIn(25))(Dangling_Input_Signal))
			((enderecoIn(24))(Dangling_Input_Signal))
			((enderecoIn(23))(Dangling_Input_Signal))
			((enderecoIn(22))(Dangling_Input_Signal))
			((enderecoIn(21))(Dangling_Input_Signal))
			((enderecoIn(20))(Dangling_Input_Signal))
			((enderecoIn(19))(Dangling_Input_Signal))
			((enderecoIn(18))(Dangling_Input_Signal))
			((enderecoIn(17))(Dangling_Input_Signal))
			((enderecoIn(16))(Dangling_Input_Signal))
			((enderecoIn(15))(Dangling_Input_Signal))
			((enderecoIn(14))(Dangling_Input_Signal))
			((enderecoIn(13))(Dangling_Input_Signal))
			((enderecoIn(12))(Dangling_Input_Signal))
			((enderecoIn(11))(Dangling_Input_Signal))
			((enderecoIn(10))(Dangling_Input_Signal))
			((enderecoIn(9))(Dangling_Input_Signal))
			((enderecoIn(8))(Dangling_Input_Signal))
			((enderecoIn(7))(Dangling_Input_Signal))
			((enderecoIn(6))(Dangling_Input_Signal))
			((enderecoIn(5))(Dangling_Input_Signal))
			((enderecoIn(4))(Dangling_Input_Signal))
			((enderecoIn(3))(Dangling_Input_Signal))
			((enderecoIn(2))(Dangling_Input_Signal))
			((enderecoIn(1))(Dangling_Input_Signal))
			((enderecoIn(0))(Dangling_Input_Signal))
			((reset)(Dangling_Input_Signal))
			((w)(Dangling_Input_Signal))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 48(_arch((i 4)))))
		(_sig(_int Dangling_Input_Signal -1 0 51(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeCacheI 1 -1)
)
I 000055 55 1463          1562033021190 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562033021191 2019.07.01 23:03:41)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 535c025051040445595746090b555055525550555b)
	(_ent
		(_time 1562032744089)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562033021279 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562033021280 2019.07.01 23:03:41)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code a1aff1f6a1f6a1b6a4f2b0fba4a6a3a7a0a7f5a6a3)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
I 000043 55 1544          1562033021404 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562033021405 2019.07.01 23:03:41)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code 1e104919494a1c081e1b0f444c1816181b1817191a)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562033021455 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562033021456 2019.07.01 23:03:41)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 4d431a4f1b194f5b4f1e5917184b484a4f4a494b4f)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000052 55 2963          1562033021505 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562033021506 2019.07.01 23:03:41)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 7c722b7d2a2a2b6b7d7969262e7a7d7a7f7a747a79)
	(_ent
		(_time 1562032744442)
	)
	(_comp
		(TB_CACHEI
			(_object
			)
		)
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst U1 0 57(_comp TB_CACHEI)
		(_use(_ent . TB_CACHEI)
		)
	)
	(_inst U2 0 59(_comp Fub1)
		(_port
			((Clock)(Dangling_Input_Signal))
			((Enable)(Dangling_Input_Signal))
			((enderecoIn(31))(Dangling_Input_Signal))
			((enderecoIn(30))(Dangling_Input_Signal))
			((enderecoIn(29))(Dangling_Input_Signal))
			((enderecoIn(28))(Dangling_Input_Signal))
			((enderecoIn(27))(Dangling_Input_Signal))
			((enderecoIn(26))(Dangling_Input_Signal))
			((enderecoIn(25))(Dangling_Input_Signal))
			((enderecoIn(24))(Dangling_Input_Signal))
			((enderecoIn(23))(Dangling_Input_Signal))
			((enderecoIn(22))(Dangling_Input_Signal))
			((enderecoIn(21))(Dangling_Input_Signal))
			((enderecoIn(20))(Dangling_Input_Signal))
			((enderecoIn(19))(Dangling_Input_Signal))
			((enderecoIn(18))(Dangling_Input_Signal))
			((enderecoIn(17))(Dangling_Input_Signal))
			((enderecoIn(16))(Dangling_Input_Signal))
			((enderecoIn(15))(Dangling_Input_Signal))
			((enderecoIn(14))(Dangling_Input_Signal))
			((enderecoIn(13))(Dangling_Input_Signal))
			((enderecoIn(12))(Dangling_Input_Signal))
			((enderecoIn(11))(Dangling_Input_Signal))
			((enderecoIn(10))(Dangling_Input_Signal))
			((enderecoIn(9))(Dangling_Input_Signal))
			((enderecoIn(8))(Dangling_Input_Signal))
			((enderecoIn(7))(Dangling_Input_Signal))
			((enderecoIn(6))(Dangling_Input_Signal))
			((enderecoIn(5))(Dangling_Input_Signal))
			((enderecoIn(4))(Dangling_Input_Signal))
			((enderecoIn(3))(Dangling_Input_Signal))
			((enderecoIn(2))(Dangling_Input_Signal))
			((enderecoIn(1))(Dangling_Input_Signal))
			((enderecoIn(0))(Dangling_Input_Signal))
			((reset)(Dangling_Input_Signal))
			((w)(Dangling_Input_Signal))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 48(_arch((i 4)))))
		(_sig(_int Dangling_Input_Signal -1 0 51(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeCacheI 1 -1)
)
I 000055 55 1463          1562033263592 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562033263593 2019.07.01 23:07:43)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 292b7f2d217e7e3f232d3c73712f2a2f282f2a2f21)
	(_ent
		(_time 1562032744089)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562033263703 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562033263704 2019.07.01 23:07:43)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 9794c09891c0978092c486cd929095919691c39095)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 2641          1562033263790 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562033263791 2019.07.01 23:07:43)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code f4f6a7a5f5a3a2e7f1f1e2afa0f2f6f7f5f2f2f3f1)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(Ram
			(_object
				(_gen(_int BE -2 0 43(_ent((i 16)))))
				(_gen(_int BP -2 0 44(_ent((i 8)))))
				(_type(_int ~STRING~13 0 45(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int NA 2 0 45(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -4 0 48(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -4 0 49(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -4 0 50(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -4 0 51(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 55(_ent (_in))))
				(_port(_int enable -1 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 57(_array -1((_dto c 0 i 0)))))
				(_port(_int ender 3 0 57(_ent (_in))))
				(_port(_int r -1 0 58(_ent (_in))))
				(_port(_int w -1 0 59(_ent (_in))))
				(_port(_int pronto -1 0 60(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 61(_array -1((_dto c 1 i 0)))))
				(_port(_int dado 4 0 61(_ent (_inout))))
			)
		)
	)
	(_inst U2 0 76(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 67(_arch(_uni))))
		(_sig(_int r -1 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 69(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 69(_arch(_uni))))
		(_sig(_int endereco 1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 2 -1)
)
I 000043 55 1544          1562033263839 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562033263840 2019.07.01 23:07:43)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code 23207127227721352326327971252b2526252a2427)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562033263894 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562033263895 2019.07.01 23:07:43)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 626130626236607460317638376467656065666460)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000052 55 2963          1562033263943 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562033263944 2019.07.01 23:07:43)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 9192c39e95c7c686909484cbc39790979297999794)
	(_ent
		(_time 1562032744442)
	)
	(_comp
		(TB_CACHEI
			(_object
			)
		)
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst U1 0 57(_comp TB_CACHEI)
		(_use(_ent . TB_CACHEI)
		)
	)
	(_inst U2 0 59(_comp Fub1)
		(_port
			((Clock)(Dangling_Input_Signal))
			((Enable)(Dangling_Input_Signal))
			((enderecoIn(31))(Dangling_Input_Signal))
			((enderecoIn(30))(Dangling_Input_Signal))
			((enderecoIn(29))(Dangling_Input_Signal))
			((enderecoIn(28))(Dangling_Input_Signal))
			((enderecoIn(27))(Dangling_Input_Signal))
			((enderecoIn(26))(Dangling_Input_Signal))
			((enderecoIn(25))(Dangling_Input_Signal))
			((enderecoIn(24))(Dangling_Input_Signal))
			((enderecoIn(23))(Dangling_Input_Signal))
			((enderecoIn(22))(Dangling_Input_Signal))
			((enderecoIn(21))(Dangling_Input_Signal))
			((enderecoIn(20))(Dangling_Input_Signal))
			((enderecoIn(19))(Dangling_Input_Signal))
			((enderecoIn(18))(Dangling_Input_Signal))
			((enderecoIn(17))(Dangling_Input_Signal))
			((enderecoIn(16))(Dangling_Input_Signal))
			((enderecoIn(15))(Dangling_Input_Signal))
			((enderecoIn(14))(Dangling_Input_Signal))
			((enderecoIn(13))(Dangling_Input_Signal))
			((enderecoIn(12))(Dangling_Input_Signal))
			((enderecoIn(11))(Dangling_Input_Signal))
			((enderecoIn(10))(Dangling_Input_Signal))
			((enderecoIn(9))(Dangling_Input_Signal))
			((enderecoIn(8))(Dangling_Input_Signal))
			((enderecoIn(7))(Dangling_Input_Signal))
			((enderecoIn(6))(Dangling_Input_Signal))
			((enderecoIn(5))(Dangling_Input_Signal))
			((enderecoIn(4))(Dangling_Input_Signal))
			((enderecoIn(3))(Dangling_Input_Signal))
			((enderecoIn(2))(Dangling_Input_Signal))
			((enderecoIn(1))(Dangling_Input_Signal))
			((enderecoIn(0))(Dangling_Input_Signal))
			((reset)(Dangling_Input_Signal))
			((w)(Dangling_Input_Signal))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 48(_arch((i 4)))))
		(_sig(_int Dangling_Input_Signal -1 0 51(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeCacheI 1 -1)
)
I 000055 55 1487          1562033263992 comportamental
(_unit VHDL(cachei 0 5(comportamental 1 25))
	(_version vde)
	(_time 1562033263993 2019.07.01 23:07:43)
	(_source(\./../src/cacheI.vhd\(\./../src/cacheI2.vhd\)))
	(_parameters tan)
	(_code c0c29595c19797d6cac4d59a98c6c3c6c1c6c3c6c8)
	(_ent
		(_time 1562032744089)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 1 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000055 55 1463          1562033391307 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562033391308 2019.07.01 23:09:51)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 10121217114747061a14054a481613161116131618)
	(_ent
		(_time 1562032744089)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562033391406 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562033391407 2019.07.01 23:09:51)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 6e6d6d6e3a396e796b3d7f346b696c686f683a696c)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 2641          1562033391483 Fub1
(_unit VHDL(fub1 0 27(fub1 0 37))
	(_version vde)
	(_time 1562033391484 2019.07.01 23:09:51)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code bcbebbe9eaebeaafb9b9aae7e8babebfbdbababbb9)
	(_ent
		(_time 1562017501988)
	)
	(_comp
		(Ram
			(_object
				(_gen(_int BE -2 0 43(_ent((i 16)))))
				(_gen(_int BP -2 0 44(_ent((i 8)))))
				(_type(_int ~STRING~13 0 45(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int NA 2 0 45(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -4 0 48(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -4 0 49(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -4 0 50(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -4 0 51(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 55(_ent (_in))))
				(_port(_int enable -1 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 57(_array -1((_dto c 0 i 0)))))
				(_port(_int ender 3 0 57(_ent (_in))))
				(_port(_int r -1 0 58(_ent (_in))))
				(_port(_int w -1 0 59(_ent (_in))))
				(_port(_int pronto -1 0 60(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 61(_array -1((_dto c 1 i 0)))))
				(_port(_int dado 4 0 61(_ent (_inout))))
			)
		)
	)
	(_inst U2 0 76(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_sig(_int done -1 0 67(_arch(_uni))))
		(_sig(_int r -1 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 69(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 69(_arch(_uni))))
		(_sig(_int endereco 1 0 70(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 2 -1)
)
I 000043 55 1544          1562033391536 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562033391537 2019.07.01 23:09:51)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code faf9ffaaa9aef8ecfaffeba0a8fcf2fcfffcf3fdfe)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562033391585 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562033391586 2019.07.01 23:09:51)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 1a191c1d494e180c18490e404f1c1f1d181d1e1c18)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000052 55 2963          1562033391643 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562033391644 2019.07.01 23:09:51)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 585b5e5b550e0f4f595d4d020a5e595e5b5e505e5d)
	(_ent
		(_time 1562032744442)
	)
	(_comp
		(TB_CACHEI
			(_object
			)
		)
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst U1 0 57(_comp TB_CACHEI)
		(_use(_ent . TB_CACHEI)
		)
	)
	(_inst U2 0 59(_comp Fub1)
		(_port
			((Clock)(Dangling_Input_Signal))
			((Enable)(Dangling_Input_Signal))
			((enderecoIn(31))(Dangling_Input_Signal))
			((enderecoIn(30))(Dangling_Input_Signal))
			((enderecoIn(29))(Dangling_Input_Signal))
			((enderecoIn(28))(Dangling_Input_Signal))
			((enderecoIn(27))(Dangling_Input_Signal))
			((enderecoIn(26))(Dangling_Input_Signal))
			((enderecoIn(25))(Dangling_Input_Signal))
			((enderecoIn(24))(Dangling_Input_Signal))
			((enderecoIn(23))(Dangling_Input_Signal))
			((enderecoIn(22))(Dangling_Input_Signal))
			((enderecoIn(21))(Dangling_Input_Signal))
			((enderecoIn(20))(Dangling_Input_Signal))
			((enderecoIn(19))(Dangling_Input_Signal))
			((enderecoIn(18))(Dangling_Input_Signal))
			((enderecoIn(17))(Dangling_Input_Signal))
			((enderecoIn(16))(Dangling_Input_Signal))
			((enderecoIn(15))(Dangling_Input_Signal))
			((enderecoIn(14))(Dangling_Input_Signal))
			((enderecoIn(13))(Dangling_Input_Signal))
			((enderecoIn(12))(Dangling_Input_Signal))
			((enderecoIn(11))(Dangling_Input_Signal))
			((enderecoIn(10))(Dangling_Input_Signal))
			((enderecoIn(9))(Dangling_Input_Signal))
			((enderecoIn(8))(Dangling_Input_Signal))
			((enderecoIn(7))(Dangling_Input_Signal))
			((enderecoIn(6))(Dangling_Input_Signal))
			((enderecoIn(5))(Dangling_Input_Signal))
			((enderecoIn(4))(Dangling_Input_Signal))
			((enderecoIn(3))(Dangling_Input_Signal))
			((enderecoIn(2))(Dangling_Input_Signal))
			((enderecoIn(1))(Dangling_Input_Signal))
			((enderecoIn(0))(Dangling_Input_Signal))
			((reset)(Dangling_Input_Signal))
			((w)(Dangling_Input_Signal))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 48(_arch((i 4)))))
		(_sig(_int Dangling_Input_Signal -1 0 51(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeCacheI 1 -1)
)
I 000055 55 1465          1562033391744 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562033391745 2019.07.01 23:09:51)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code c6c4c793c19191d0ccc2d39c9ec5c4c0c5c0c7c0c5)
	(_ent
		(_time 1562033391740)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000055 55 1463          1562033515602 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562033515603 2019.07.01 23:11:55)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 999d9c9691cece8f939d8cc3c19f9a9f989f9a9f91)
	(_ent
		(_time 1562032744089)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562033515725 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562033515726 2019.07.01 23:11:55)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 16131311114116011345074c131114101710421114)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
I 000043 55 1569          1562033515888 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562033515889 2019.07.01 23:11:55)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code b2b7b1e6b2e6b0a4b2b7a3e8e0b4bab4b7b4bbb5b6)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562033516029 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562033516030 2019.07.01 23:11:56)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 3f3a333a6b6b3d293d6c2b656a393a383d383b393d)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000052 55 2988          1562033516099 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562033516100 2019.07.01 23:11:56)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 7d78717c2c2b2a6a7c7868272f7b7c7b7e7b757b78)
	(_ent
		(_time 1562032744442)
	)
	(_comp
		(TB_CACHEI
			(_object
			)
		)
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst U1 0 57(_comp TB_CACHEI)
		(_use(_ent . TB_CACHEI)
		)
	)
	(_inst U2 0 59(_comp Fub1)
		(_port
			((Clock)(Dangling_Input_Signal))
			((Enable)(Dangling_Input_Signal))
			((enderecoIn(31))(Dangling_Input_Signal))
			((enderecoIn(30))(Dangling_Input_Signal))
			((enderecoIn(29))(Dangling_Input_Signal))
			((enderecoIn(28))(Dangling_Input_Signal))
			((enderecoIn(27))(Dangling_Input_Signal))
			((enderecoIn(26))(Dangling_Input_Signal))
			((enderecoIn(25))(Dangling_Input_Signal))
			((enderecoIn(24))(Dangling_Input_Signal))
			((enderecoIn(23))(Dangling_Input_Signal))
			((enderecoIn(22))(Dangling_Input_Signal))
			((enderecoIn(21))(Dangling_Input_Signal))
			((enderecoIn(20))(Dangling_Input_Signal))
			((enderecoIn(19))(Dangling_Input_Signal))
			((enderecoIn(18))(Dangling_Input_Signal))
			((enderecoIn(17))(Dangling_Input_Signal))
			((enderecoIn(16))(Dangling_Input_Signal))
			((enderecoIn(15))(Dangling_Input_Signal))
			((enderecoIn(14))(Dangling_Input_Signal))
			((enderecoIn(13))(Dangling_Input_Signal))
			((enderecoIn(12))(Dangling_Input_Signal))
			((enderecoIn(11))(Dangling_Input_Signal))
			((enderecoIn(10))(Dangling_Input_Signal))
			((enderecoIn(9))(Dangling_Input_Signal))
			((enderecoIn(8))(Dangling_Input_Signal))
			((enderecoIn(7))(Dangling_Input_Signal))
			((enderecoIn(6))(Dangling_Input_Signal))
			((enderecoIn(5))(Dangling_Input_Signal))
			((enderecoIn(4))(Dangling_Input_Signal))
			((enderecoIn(3))(Dangling_Input_Signal))
			((enderecoIn(2))(Dangling_Input_Signal))
			((enderecoIn(1))(Dangling_Input_Signal))
			((enderecoIn(0))(Dangling_Input_Signal))
			((reset)(Dangling_Input_Signal))
			((w)(Dangling_Input_Signal))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 48(_arch((i 4)))))
		(_sig(_int Dangling_Input_Signal -1 0 51(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeCacheI 1 -1)
)
I 000055 55 1465          1562033516161 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562033516162 2019.07.01 23:11:56)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code bcb8b7e8eeebebaab6b8a9e6e4bfbebabfbabdbabf)
	(_ent
		(_time 1562033391739)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000055 55 1463          1562033537811 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562033537812 2019.07.01 23:12:17)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 54550357510303425e50410e0c525752555257525c)
	(_ent
		(_time 1562032744089)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562033537896 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562033537897 2019.07.01 23:12:17)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code b2b2e4e6b1e5b2a5b7e1a3e8b7b5b0b4b3b4e6b5b0)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
I 000043 55 1569          1562033537994 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562033537995 2019.07.01 23:12:17)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code 10104117124412061015014a421618161516191714)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562033538055 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562033538056 2019.07.01 23:12:18)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 4e4e1f4c191a4c584c1d5a141b484b494c494a484c)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000052 55 2988          1562033538117 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562033538118 2019.07.01 23:12:18)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 8d8ddc83dcdbda9a8c8898d7df8b8c8b8e8b858b88)
	(_ent
		(_time 1562032744442)
	)
	(_comp
		(TB_CACHEI
			(_object
			)
		)
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst U1 0 57(_comp TB_CACHEI)
		(_use(_ent . TB_CACHEI)
		)
	)
	(_inst U2 0 59(_comp Fub1)
		(_port
			((Clock)(Dangling_Input_Signal))
			((Enable)(Dangling_Input_Signal))
			((enderecoIn(31))(Dangling_Input_Signal))
			((enderecoIn(30))(Dangling_Input_Signal))
			((enderecoIn(29))(Dangling_Input_Signal))
			((enderecoIn(28))(Dangling_Input_Signal))
			((enderecoIn(27))(Dangling_Input_Signal))
			((enderecoIn(26))(Dangling_Input_Signal))
			((enderecoIn(25))(Dangling_Input_Signal))
			((enderecoIn(24))(Dangling_Input_Signal))
			((enderecoIn(23))(Dangling_Input_Signal))
			((enderecoIn(22))(Dangling_Input_Signal))
			((enderecoIn(21))(Dangling_Input_Signal))
			((enderecoIn(20))(Dangling_Input_Signal))
			((enderecoIn(19))(Dangling_Input_Signal))
			((enderecoIn(18))(Dangling_Input_Signal))
			((enderecoIn(17))(Dangling_Input_Signal))
			((enderecoIn(16))(Dangling_Input_Signal))
			((enderecoIn(15))(Dangling_Input_Signal))
			((enderecoIn(14))(Dangling_Input_Signal))
			((enderecoIn(13))(Dangling_Input_Signal))
			((enderecoIn(12))(Dangling_Input_Signal))
			((enderecoIn(11))(Dangling_Input_Signal))
			((enderecoIn(10))(Dangling_Input_Signal))
			((enderecoIn(9))(Dangling_Input_Signal))
			((enderecoIn(8))(Dangling_Input_Signal))
			((enderecoIn(7))(Dangling_Input_Signal))
			((enderecoIn(6))(Dangling_Input_Signal))
			((enderecoIn(5))(Dangling_Input_Signal))
			((enderecoIn(4))(Dangling_Input_Signal))
			((enderecoIn(3))(Dangling_Input_Signal))
			((enderecoIn(2))(Dangling_Input_Signal))
			((enderecoIn(1))(Dangling_Input_Signal))
			((enderecoIn(0))(Dangling_Input_Signal))
			((reset)(Dangling_Input_Signal))
			((w)(Dangling_Input_Signal))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 48(_arch((i 4)))))
		(_sig(_int Dangling_Input_Signal -1 0 51(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeCacheI 1 -1)
)
I 000055 55 1465          1562033538164 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562033538165 2019.07.01 23:12:18)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code bbbaedefe8ececadb1bfaee1e3b8b9bdb8bdbabdb8)
	(_ent
		(_time 1562033391739)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000055 55 1463          1562033693082 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562033693083 2019.07.01 23:14:53)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code d6848784d18181c0dcd2c38c8ed0d5d0d7d0d5d0de)
	(_ent
		(_time 1562032744089)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562033693165 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562033693166 2019.07.01 23:14:53)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 24777520217324332177357e212326222522702326)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
I 000043 55 1569          1562033693288 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562033693289 2019.07.01 23:14:53)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code a1f2f6f6a2f5a3b7a1a4b0fbf3a7a9a7a4a7a8a6a5)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562033693340 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562033693341 2019.07.01 23:14:53)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code d0838782d284d2c6d283c48a85d6d5d7d2d7d4d6d2)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000052 55 2988          1562033693396 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562033693397 2019.07.01 23:14:53)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 0e5d5e085e5859190f0b1b545c080f080d0806080b)
	(_ent
		(_time 1562032744442)
	)
	(_comp
		(TB_CACHEI
			(_object
			)
		)
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst U1 0 57(_comp TB_CACHEI)
		(_use(_ent . TB_CACHEI)
		)
	)
	(_inst U2 0 59(_comp Fub1)
		(_port
			((Clock)(Dangling_Input_Signal))
			((Enable)(Dangling_Input_Signal))
			((enderecoIn(31))(Dangling_Input_Signal))
			((enderecoIn(30))(Dangling_Input_Signal))
			((enderecoIn(29))(Dangling_Input_Signal))
			((enderecoIn(28))(Dangling_Input_Signal))
			((enderecoIn(27))(Dangling_Input_Signal))
			((enderecoIn(26))(Dangling_Input_Signal))
			((enderecoIn(25))(Dangling_Input_Signal))
			((enderecoIn(24))(Dangling_Input_Signal))
			((enderecoIn(23))(Dangling_Input_Signal))
			((enderecoIn(22))(Dangling_Input_Signal))
			((enderecoIn(21))(Dangling_Input_Signal))
			((enderecoIn(20))(Dangling_Input_Signal))
			((enderecoIn(19))(Dangling_Input_Signal))
			((enderecoIn(18))(Dangling_Input_Signal))
			((enderecoIn(17))(Dangling_Input_Signal))
			((enderecoIn(16))(Dangling_Input_Signal))
			((enderecoIn(15))(Dangling_Input_Signal))
			((enderecoIn(14))(Dangling_Input_Signal))
			((enderecoIn(13))(Dangling_Input_Signal))
			((enderecoIn(12))(Dangling_Input_Signal))
			((enderecoIn(11))(Dangling_Input_Signal))
			((enderecoIn(10))(Dangling_Input_Signal))
			((enderecoIn(9))(Dangling_Input_Signal))
			((enderecoIn(8))(Dangling_Input_Signal))
			((enderecoIn(7))(Dangling_Input_Signal))
			((enderecoIn(6))(Dangling_Input_Signal))
			((enderecoIn(5))(Dangling_Input_Signal))
			((enderecoIn(4))(Dangling_Input_Signal))
			((enderecoIn(3))(Dangling_Input_Signal))
			((enderecoIn(2))(Dangling_Input_Signal))
			((enderecoIn(1))(Dangling_Input_Signal))
			((enderecoIn(0))(Dangling_Input_Signal))
			((reset)(Dangling_Input_Signal))
			((w)(Dangling_Input_Signal))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 48(_arch((i 4)))))
		(_sig(_int Dangling_Input_Signal -1 0 51(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeCacheI 1 -1)
)
I 000055 55 1465          1562033693442 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562033693443 2019.07.01 23:14:53)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code 3d6f6a38686a6a2b37392867653e3f3b3e3b3c3b3e)
	(_ent
		(_time 1562033391739)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000055 55 1463          1562033767471 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562033767472 2019.07.01 23:16:07)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 6c3c3a6c3e3b3b7a66687936346a6f6a6d6a6f6a64)
	(_ent
		(_time 1562032744089)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562033767548 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562033767549 2019.07.01 23:16:07)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code baebedeeeaedbaadbfe9abe0bfbdb8bcbbbceebdb8)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4664          1562033767627 Fub1
(_unit VHDL(fub1 0 27(fub1 0 38))
	(_version vde)
	(_time 1562033767628 2019.07.01 23:16:07)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 0959590e055e5f1a0e0a1f525d0f0b0a080f0f0e0c)
	(_ent
		(_time 1562033515827)
	)
	(_comp
		(cacheI2
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 4 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 57(_ent (_in))))
				(_port(_int reset -1 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 6 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 7 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 16)))))
				(_gen(_int BP -4 0 67(_ent((i 8)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_port(_int pronto -1 0 83(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 84(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 6 0 84(_ent (_inout))))
			)
		)
	)
	(_inst U11 0 99(_comp cacheI2)
		(_port
			((data_in)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((data_out)(data_out(d_31_0)))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI2)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_port(_int data_out 0 0 34(_ent(_out))))
		(_sig(_int done -1 0 90(_arch(_uni))))
		(_sig(_int r -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 92(_arch(_uni))))
		(_sig(_int endereco 1 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 99(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 99(_int(9(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 7 -1)
)
I 000043 55 1569          1562033767672 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562033767673 2019.07.01 23:16:07)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code 37666532326335213732266d65313f3132313e3033)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562033767715 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562033767716 2019.07.01 23:16:07)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 66373466623264706435723c336063616461626064)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000052 55 2988          1562033767761 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562033767762 2019.07.01 23:16:07)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 95c4c79a95c3c282949080cfc793949396939d9390)
	(_ent
		(_time 1562032744442)
	)
	(_comp
		(TB_CACHEI
			(_object
			)
		)
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst U1 0 57(_comp TB_CACHEI)
		(_use(_ent . TB_CACHEI)
		)
	)
	(_inst U2 0 59(_comp Fub1)
		(_port
			((Clock)(Dangling_Input_Signal))
			((Enable)(Dangling_Input_Signal))
			((enderecoIn(31))(Dangling_Input_Signal))
			((enderecoIn(30))(Dangling_Input_Signal))
			((enderecoIn(29))(Dangling_Input_Signal))
			((enderecoIn(28))(Dangling_Input_Signal))
			((enderecoIn(27))(Dangling_Input_Signal))
			((enderecoIn(26))(Dangling_Input_Signal))
			((enderecoIn(25))(Dangling_Input_Signal))
			((enderecoIn(24))(Dangling_Input_Signal))
			((enderecoIn(23))(Dangling_Input_Signal))
			((enderecoIn(22))(Dangling_Input_Signal))
			((enderecoIn(21))(Dangling_Input_Signal))
			((enderecoIn(20))(Dangling_Input_Signal))
			((enderecoIn(19))(Dangling_Input_Signal))
			((enderecoIn(18))(Dangling_Input_Signal))
			((enderecoIn(17))(Dangling_Input_Signal))
			((enderecoIn(16))(Dangling_Input_Signal))
			((enderecoIn(15))(Dangling_Input_Signal))
			((enderecoIn(14))(Dangling_Input_Signal))
			((enderecoIn(13))(Dangling_Input_Signal))
			((enderecoIn(12))(Dangling_Input_Signal))
			((enderecoIn(11))(Dangling_Input_Signal))
			((enderecoIn(10))(Dangling_Input_Signal))
			((enderecoIn(9))(Dangling_Input_Signal))
			((enderecoIn(8))(Dangling_Input_Signal))
			((enderecoIn(7))(Dangling_Input_Signal))
			((enderecoIn(6))(Dangling_Input_Signal))
			((enderecoIn(5))(Dangling_Input_Signal))
			((enderecoIn(4))(Dangling_Input_Signal))
			((enderecoIn(3))(Dangling_Input_Signal))
			((enderecoIn(2))(Dangling_Input_Signal))
			((enderecoIn(1))(Dangling_Input_Signal))
			((enderecoIn(0))(Dangling_Input_Signal))
			((reset)(Dangling_Input_Signal))
			((w)(Dangling_Input_Signal))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 48(_arch((i 4)))))
		(_sig(_int Dangling_Input_Signal -1 0 51(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeCacheI 1 -1)
)
I 000055 55 1465          1562033767800 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562033767801 2019.07.01 23:16:07)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code b4e4e1e0b1e3e3a2beb0a1eeecb7b6b2b7b2b5b2b7)
	(_ent
		(_time 1562033391739)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000055 55 1463          1562035537803 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562035537804 2019.07.01 23:45:37)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code d4d2d686d18383c2ded0c18e8cd2d7d2d5d2d7d2dc)
	(_ent
		(_time 1562032744089)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562035538046 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562035538047 2019.07.01 23:45:38)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code beb9beeaeae9bea9bbedafe4bbb9bcb8bfb8eab9bc)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4664          1562035538265 Fub1
(_unit VHDL(fub1 0 27(fub1 0 38))
	(_version vde)
	(_time 1562035538266 2019.07.01 23:45:38)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 999f9c9795cecf8a9e9a8fc2cd9f9b9a989f9f9e9c)
	(_ent
		(_time 1562033515827)
	)
	(_comp
		(cacheI2
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 4 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 57(_ent (_in))))
				(_port(_int reset -1 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 6 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 7 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 16)))))
				(_gen(_int BP -4 0 67(_ent((i 8)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_port(_int pronto -1 0 83(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 84(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 6 0 84(_ent (_inout))))
			)
		)
	)
	(_inst U11 0 99(_comp cacheI2)
		(_port
			((data_in)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((data_out)(data_out(d_31_0)))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI2)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_port(_int data_out 0 0 34(_ent(_out))))
		(_sig(_int done -1 0 90(_arch(_uni))))
		(_sig(_int r -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 92(_arch(_uni))))
		(_sig(_int endereco 1 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 99(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 99(_int(9(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 7 -1)
)
I 000043 55 1569          1562035538415 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562035538416 2019.07.01 23:45:38)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code 35323530326137233530246f67333d3330333c3231)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562035538596 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562035538597 2019.07.01 23:45:38)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code e1e6e1b2e2b5e3f7e3b2f5bbb4e7e4e6e3e6e5e7e3)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000052 55 2983          1562035538722 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562035538723 2019.07.01 23:45:38)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 6e696f6e3e3839796f6b7b343c686f686d6866686b)
	(_ent
		(_time 1562032744442)
	)
	(_comp
		(TB_CacheI2
			(_object
			)
		)
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst U1 0 57(_comp TB_CacheI2)
		(_use(_implicit)
		)
	)
	(_inst U2 0 59(_comp Fub1)
		(_port
			((Clock)(Dangling_Input_Signal))
			((Enable)(Dangling_Input_Signal))
			((enderecoIn(31))(Dangling_Input_Signal))
			((enderecoIn(30))(Dangling_Input_Signal))
			((enderecoIn(29))(Dangling_Input_Signal))
			((enderecoIn(28))(Dangling_Input_Signal))
			((enderecoIn(27))(Dangling_Input_Signal))
			((enderecoIn(26))(Dangling_Input_Signal))
			((enderecoIn(25))(Dangling_Input_Signal))
			((enderecoIn(24))(Dangling_Input_Signal))
			((enderecoIn(23))(Dangling_Input_Signal))
			((enderecoIn(22))(Dangling_Input_Signal))
			((enderecoIn(21))(Dangling_Input_Signal))
			((enderecoIn(20))(Dangling_Input_Signal))
			((enderecoIn(19))(Dangling_Input_Signal))
			((enderecoIn(18))(Dangling_Input_Signal))
			((enderecoIn(17))(Dangling_Input_Signal))
			((enderecoIn(16))(Dangling_Input_Signal))
			((enderecoIn(15))(Dangling_Input_Signal))
			((enderecoIn(14))(Dangling_Input_Signal))
			((enderecoIn(13))(Dangling_Input_Signal))
			((enderecoIn(12))(Dangling_Input_Signal))
			((enderecoIn(11))(Dangling_Input_Signal))
			((enderecoIn(10))(Dangling_Input_Signal))
			((enderecoIn(9))(Dangling_Input_Signal))
			((enderecoIn(8))(Dangling_Input_Signal))
			((enderecoIn(7))(Dangling_Input_Signal))
			((enderecoIn(6))(Dangling_Input_Signal))
			((enderecoIn(5))(Dangling_Input_Signal))
			((enderecoIn(4))(Dangling_Input_Signal))
			((enderecoIn(3))(Dangling_Input_Signal))
			((enderecoIn(2))(Dangling_Input_Signal))
			((enderecoIn(1))(Dangling_Input_Signal))
			((enderecoIn(0))(Dangling_Input_Signal))
			((reset)(Dangling_Input_Signal))
			((w)(Dangling_Input_Signal))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 48(_arch((i 4)))))
		(_sig(_int Dangling_Input_Signal -1 0 51(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeCacheI 1 -1)
)
I 000055 55 1465          1562035538821 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562035538822 2019.07.01 23:45:38)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code cccaca999e9b9bdac6c8d99694cfcecacfcacdcacf)
	(_ent
		(_time 1562033391739)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
V 000051 55 2906          1562035538972 TB_CacheI2
(_unit VHDL(tb_cachei2 0 27(tb_cachei2 0 38))
	(_version vde)
	(_time 1562035538973 2019.07.01 23:45:38)
	(_source(\./../compile/TB_CacheI2.vhd\))
	(_parameters tan)
	(_code 686f6a68623c6a7e683d79323a6e606e6d6e616b6a)
	(_ent
		(_time 1562035538965)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Data 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int Enable -1 0 31(_ent(_out))))
		(_port(_int reset -1 0 32(_ent(_out))))
		(_port(_int w -1 0 33(_ent(_out))))
		(_port(_int endereco_In 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput2 1 0 42(_arch(_uni))))
		(_sig(_int BusOutput1 1 0 43(_arch(_uni))))
		(_prcs
			(Process_1(_arch 0 0 49(_prcs(_simple))))
			(line__61(_arch 1 0 61(_assignment(_alias((BusInput2(0))(Data(24))))(_trgt(6(0)))(_sens(0(24))))))
			(line__62(_arch 2 0 62(_assignment(_alias((BusInput2(1))(Data(25))))(_trgt(6(1)))(_sens(0(25))))))
			(line__63(_arch 3 0 63(_assignment(_alias((BusInput2(2))(Data(26))))(_trgt(6(2)))(_sens(0(26))))))
			(line__64(_arch 4 0 64(_assignment(_alias((BusInput2(3))(Data(27))))(_trgt(6(3)))(_sens(0(27))))))
			(line__65(_arch 5 0 65(_assignment(_alias((BusInput2(4))(Data(28))))(_trgt(6(4)))(_sens(0(28))))))
			(line__66(_arch 6 0 66(_assignment(_alias((BusInput2(5))(Data(29))))(_trgt(6(5)))(_sens(0(29))))))
			(line__67(_arch 7 0 67(_assignment(_alias((BusInput2(6))(Data(30))))(_trgt(6(6)))(_sens(0(30))))))
			(line__68(_arch 8 0 68(_assignment(_alias((BusInput2(7))(Data(31))))(_trgt(6(7)))(_sens(0(31))))))
			(line__71(_arch 9 0 71(_assignment(_alias((endereco_In(24))(BusOutput1(0))))(_trgt(5(24)))(_sens(7(0))))))
			(line__72(_arch 10 0 72(_assignment(_alias((endereco_In(25))(BusOutput1(1))))(_trgt(5(25)))(_sens(7(1))))))
			(line__73(_arch 11 0 73(_assignment(_alias((endereco_In(26))(BusOutput1(2))))(_trgt(5(26)))(_sens(7(2))))))
			(line__74(_arch 12 0 74(_assignment(_alias((endereco_In(27))(BusOutput1(3))))(_trgt(5(27)))(_sens(7(3))))))
			(line__75(_arch 13 0 75(_assignment(_alias((endereco_In(28))(BusOutput1(4))))(_trgt(5(28)))(_sens(7(4))))))
			(line__76(_arch 14 0 76(_assignment(_alias((endereco_In(29))(BusOutput1(5))))(_trgt(5(29)))(_sens(7(5))))))
			(line__77(_arch 15 0 77(_assignment(_alias((endereco_In(30))(BusOutput1(6))))(_trgt(5(30)))(_sens(7(6))))))
			(line__78(_arch 16 0 78(_assignment(_alias((endereco_In(31))(BusOutput1(7))))(_trgt(5(31)))(_sens(7(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(24))(0(25))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(7(0))(7(1))(7(2))(7(3))(7(4))(7(5))(7(6))(7(7))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_CacheI2 17 -1)
)
I 000055 55 1463          1562036526049 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562036526050 2019.07.02 00:02:06)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 1e191b194a494908141a0b4446181d181f181d1816)
	(_ent
		(_time 1562032744089)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562036526146 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562036526147 2019.07.02 00:02:06)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 7c7a787d2e2b7c6b792f6d26797b7e7a7d7a287b7e)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4664          1562036526234 Fub1
(_unit VHDL(fub1 0 27(fub1 0 38))
	(_version vde)
	(_time 1562036526235 2019.07.02 00:02:06)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code daddda898e8d8cc9ddd9cc818edcd8d9dbdcdcdddf)
	(_ent
		(_time 1562033515827)
	)
	(_comp
		(cacheI2
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 4 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 57(_ent (_in))))
				(_port(_int reset -1 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 6 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 7 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 16)))))
				(_gen(_int BP -4 0 67(_ent((i 8)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_port(_int pronto -1 0 83(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 84(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 6 0 84(_ent (_inout))))
			)
		)
	)
	(_inst U11 0 99(_comp cacheI2)
		(_port
			((data_in)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((data_out)(data_out(d_31_0)))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI2)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_port(_int data_out 0 0 34(_ent(_out))))
		(_sig(_int done -1 0 90(_arch(_uni))))
		(_sig(_int r -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 92(_arch(_uni))))
		(_sig(_int endereco 1 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 99(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 99(_int(9(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 7 -1)
)
I 000043 55 1569          1562036526281 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562036526282 2019.07.02 00:02:06)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code 090f0a0f025d0b1f090c18535b0f010f0c0f000e0d)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562036526334 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562036526335 2019.07.02 00:02:06)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 47414445421345514514531d124142404540434145)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000052 55 2991          1562036526392 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562036526393 2019.07.02 00:02:06)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 76707577752021617773632c2470777075707e7073)
	(_ent
		(_time 1562032744442)
	)
	(_comp
		(TB_CacheI2
			(_object
			)
		)
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst U1 0 57(_comp TB_CacheI2)
		(_use(_ent . TB_CacheI2)
		)
	)
	(_inst U2 0 59(_comp Fub1)
		(_port
			((Clock)(Dangling_Input_Signal))
			((Enable)(Dangling_Input_Signal))
			((enderecoIn(31))(Dangling_Input_Signal))
			((enderecoIn(30))(Dangling_Input_Signal))
			((enderecoIn(29))(Dangling_Input_Signal))
			((enderecoIn(28))(Dangling_Input_Signal))
			((enderecoIn(27))(Dangling_Input_Signal))
			((enderecoIn(26))(Dangling_Input_Signal))
			((enderecoIn(25))(Dangling_Input_Signal))
			((enderecoIn(24))(Dangling_Input_Signal))
			((enderecoIn(23))(Dangling_Input_Signal))
			((enderecoIn(22))(Dangling_Input_Signal))
			((enderecoIn(21))(Dangling_Input_Signal))
			((enderecoIn(20))(Dangling_Input_Signal))
			((enderecoIn(19))(Dangling_Input_Signal))
			((enderecoIn(18))(Dangling_Input_Signal))
			((enderecoIn(17))(Dangling_Input_Signal))
			((enderecoIn(16))(Dangling_Input_Signal))
			((enderecoIn(15))(Dangling_Input_Signal))
			((enderecoIn(14))(Dangling_Input_Signal))
			((enderecoIn(13))(Dangling_Input_Signal))
			((enderecoIn(12))(Dangling_Input_Signal))
			((enderecoIn(11))(Dangling_Input_Signal))
			((enderecoIn(10))(Dangling_Input_Signal))
			((enderecoIn(9))(Dangling_Input_Signal))
			((enderecoIn(8))(Dangling_Input_Signal))
			((enderecoIn(7))(Dangling_Input_Signal))
			((enderecoIn(6))(Dangling_Input_Signal))
			((enderecoIn(5))(Dangling_Input_Signal))
			((enderecoIn(4))(Dangling_Input_Signal))
			((enderecoIn(3))(Dangling_Input_Signal))
			((enderecoIn(2))(Dangling_Input_Signal))
			((enderecoIn(1))(Dangling_Input_Signal))
			((enderecoIn(0))(Dangling_Input_Signal))
			((reset)(Dangling_Input_Signal))
			((w)(Dangling_Input_Signal))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 48(_arch((i 4)))))
		(_sig(_int Dangling_Input_Signal -1 0 51(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeCacheI 1 -1)
)
I 000055 55 1465          1562036526435 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562036526436 2019.07.02 00:02:06)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code a5a2a1f2a1f2f2b3afa1b0fffda6a7a3a6a3a4a3a6)
	(_ent
		(_time 1562033391739)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
V 000051 55 2906          1562036526484 TB_CacheI2
(_unit VHDL(tb_cachei2 0 27(tb_cachei2 0 38))
	(_version vde)
	(_time 1562036526485 2019.07.02 00:02:06)
	(_source(\./../compile/TB_CacheI2.vhd\))
	(_parameters tan)
	(_code d4d2d786d280d6c2d481c58e86d2dcd2d1d2ddd7d6)
	(_ent
		(_time 1562035538964)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Data 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int Enable -1 0 31(_ent(_out))))
		(_port(_int reset -1 0 32(_ent(_out))))
		(_port(_int w -1 0 33(_ent(_out))))
		(_port(_int endereco_In 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput2 1 0 42(_arch(_uni))))
		(_sig(_int BusOutput1 1 0 43(_arch(_uni))))
		(_prcs
			(Process_1(_arch 0 0 49(_prcs(_simple))))
			(line__61(_arch 1 0 61(_assignment(_alias((BusInput2(0))(Data(24))))(_trgt(6(0)))(_sens(0(24))))))
			(line__62(_arch 2 0 62(_assignment(_alias((BusInput2(1))(Data(25))))(_trgt(6(1)))(_sens(0(25))))))
			(line__63(_arch 3 0 63(_assignment(_alias((BusInput2(2))(Data(26))))(_trgt(6(2)))(_sens(0(26))))))
			(line__64(_arch 4 0 64(_assignment(_alias((BusInput2(3))(Data(27))))(_trgt(6(3)))(_sens(0(27))))))
			(line__65(_arch 5 0 65(_assignment(_alias((BusInput2(4))(Data(28))))(_trgt(6(4)))(_sens(0(28))))))
			(line__66(_arch 6 0 66(_assignment(_alias((BusInput2(5))(Data(29))))(_trgt(6(5)))(_sens(0(29))))))
			(line__67(_arch 7 0 67(_assignment(_alias((BusInput2(6))(Data(30))))(_trgt(6(6)))(_sens(0(30))))))
			(line__68(_arch 8 0 68(_assignment(_alias((BusInput2(7))(Data(31))))(_trgt(6(7)))(_sens(0(31))))))
			(line__71(_arch 9 0 71(_assignment(_alias((endereco_In(24))(BusOutput1(0))))(_trgt(5(24)))(_sens(7(0))))))
			(line__72(_arch 10 0 72(_assignment(_alias((endereco_In(25))(BusOutput1(1))))(_trgt(5(25)))(_sens(7(1))))))
			(line__73(_arch 11 0 73(_assignment(_alias((endereco_In(26))(BusOutput1(2))))(_trgt(5(26)))(_sens(7(2))))))
			(line__74(_arch 12 0 74(_assignment(_alias((endereco_In(27))(BusOutput1(3))))(_trgt(5(27)))(_sens(7(3))))))
			(line__75(_arch 13 0 75(_assignment(_alias((endereco_In(28))(BusOutput1(4))))(_trgt(5(28)))(_sens(7(4))))))
			(line__76(_arch 14 0 76(_assignment(_alias((endereco_In(29))(BusOutput1(5))))(_trgt(5(29)))(_sens(7(5))))))
			(line__77(_arch 15 0 77(_assignment(_alias((endereco_In(30))(BusOutput1(6))))(_trgt(5(30)))(_sens(7(6))))))
			(line__78(_arch 16 0 78(_assignment(_alias((endereco_In(31))(BusOutput1(7))))(_trgt(5(31)))(_sens(7(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(24))(0(25))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(7(0))(7(1))(7(2))(7(3))(7(4))(7(5))(7(6))(7(7))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_CacheI2 17 -1)
)
I 000055 55 1463          1562036712070 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562036712073 2019.07.02 00:05:12)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code ce9d9e9b9a9999d8c4cadb9496c8cdc8cfc8cdc8c6)
	(_ent
		(_time 1562032744089)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562036712235 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562036712236 2019.07.02 00:05:12)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 6a383c6a3a3d6a7d6f397b306f6d686c6b6c3e6d68)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4664          1562036712371 Fub1
(_unit VHDL(fub1 0 27(fub1 0 38))
	(_version vde)
	(_time 1562036712372 2019.07.02 00:05:12)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code f7a4a5a6f5a0a1e4f0f4e1aca3f1f5f4f6f1f1f0f2)
	(_ent
		(_time 1562033515827)
	)
	(_comp
		(cacheI2
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 4 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 57(_ent (_in))))
				(_port(_int reset -1 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 6 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 7 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 16)))))
				(_gen(_int BP -4 0 67(_ent((i 8)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_port(_int pronto -1 0 83(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 84(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 6 0 84(_ent (_inout))))
			)
		)
	)
	(_inst U11 0 99(_comp cacheI2)
		(_port
			((data_in)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((data_out)(data_out(d_31_0)))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI2)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_port(_int data_out 0 0 34(_ent(_out))))
		(_sig(_int done -1 0 90(_arch(_uni))))
		(_sig(_int r -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 92(_arch(_uni))))
		(_sig(_int endereco 1 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 99(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 99(_int(9(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 7 -1)
)
I 000043 55 1569          1562036712451 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562036712452 2019.07.02 00:05:12)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code 45171447421147534540541f17434d4340434c4241)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562036712550 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562036712551 2019.07.02 00:05:12)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code b2e0e3e6b2e6b0a4b0e1a6e8e7b4b7b5b0b5b6b4b0)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000055 55 1465          1562036712668 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562036712669 2019.07.02 00:05:12)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code 1f4c4a1848484809151b0a45471c1d191c191e191c)
	(_ent
		(_time 1562033391739)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
V 000051 55 2906          1562036712752 TB_CacheI2
(_unit VHDL(tb_cachei2 0 27(tb_cachei2 0 38))
	(_version vde)
	(_time 1562036712753 2019.07.02 00:05:12)
	(_source(\./../compile/TB_CacheI2.vhd\))
	(_parameters tan)
	(_code 6e3c3c6e393a6c786e3b7f343c6866686b68676d6c)
	(_ent
		(_time 1562035538964)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Data 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int Enable -1 0 31(_ent(_out))))
		(_port(_int reset -1 0 32(_ent(_out))))
		(_port(_int w -1 0 33(_ent(_out))))
		(_port(_int endereco_In 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput2 1 0 42(_arch(_uni))))
		(_sig(_int BusOutput1 1 0 43(_arch(_uni))))
		(_prcs
			(Process_1(_arch 0 0 49(_prcs(_simple))))
			(line__61(_arch 1 0 61(_assignment(_alias((BusInput2(0))(Data(24))))(_trgt(6(0)))(_sens(0(24))))))
			(line__62(_arch 2 0 62(_assignment(_alias((BusInput2(1))(Data(25))))(_trgt(6(1)))(_sens(0(25))))))
			(line__63(_arch 3 0 63(_assignment(_alias((BusInput2(2))(Data(26))))(_trgt(6(2)))(_sens(0(26))))))
			(line__64(_arch 4 0 64(_assignment(_alias((BusInput2(3))(Data(27))))(_trgt(6(3)))(_sens(0(27))))))
			(line__65(_arch 5 0 65(_assignment(_alias((BusInput2(4))(Data(28))))(_trgt(6(4)))(_sens(0(28))))))
			(line__66(_arch 6 0 66(_assignment(_alias((BusInput2(5))(Data(29))))(_trgt(6(5)))(_sens(0(29))))))
			(line__67(_arch 7 0 67(_assignment(_alias((BusInput2(6))(Data(30))))(_trgt(6(6)))(_sens(0(30))))))
			(line__68(_arch 8 0 68(_assignment(_alias((BusInput2(7))(Data(31))))(_trgt(6(7)))(_sens(0(31))))))
			(line__71(_arch 9 0 71(_assignment(_alias((endereco_In(24))(BusOutput1(0))))(_trgt(5(24)))(_sens(7(0))))))
			(line__72(_arch 10 0 72(_assignment(_alias((endereco_In(25))(BusOutput1(1))))(_trgt(5(25)))(_sens(7(1))))))
			(line__73(_arch 11 0 73(_assignment(_alias((endereco_In(26))(BusOutput1(2))))(_trgt(5(26)))(_sens(7(2))))))
			(line__74(_arch 12 0 74(_assignment(_alias((endereco_In(27))(BusOutput1(3))))(_trgt(5(27)))(_sens(7(3))))))
			(line__75(_arch 13 0 75(_assignment(_alias((endereco_In(28))(BusOutput1(4))))(_trgt(5(28)))(_sens(7(4))))))
			(line__76(_arch 14 0 76(_assignment(_alias((endereco_In(29))(BusOutput1(5))))(_trgt(5(29)))(_sens(7(5))))))
			(line__77(_arch 15 0 77(_assignment(_alias((endereco_In(30))(BusOutput1(6))))(_trgt(5(30)))(_sens(7(6))))))
			(line__78(_arch 16 0 78(_assignment(_alias((endereco_In(31))(BusOutput1(7))))(_trgt(5(31)))(_sens(7(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(24))(0(25))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(7(0))(7(1))(7(2))(7(3))(7(4))(7(5))(7(6))(7(7))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_CacheI2 17 -1)
)
I 000055 55 1463          1562036804311 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562036804312 2019.07.02 00:06:44)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 181b1e1f114f4f0e121c0d42401e1b1e191e1b1e10)
	(_ent
		(_time 1562032744089)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562036804422 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562036804423 2019.07.02 00:06:44)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 8587828b81d2859280d694df808287838483d18287)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4664          1562036804506 Fub1
(_unit VHDL(fub1 0 27(fub1 0 38))
	(_version vde)
	(_time 1562036804507 2019.07.02 00:06:44)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code e3e0e0b1e5b4b5f0e4e0f5b8b7e5e1e0e2e5e5e4e6)
	(_ent
		(_time 1562033515827)
	)
	(_comp
		(cacheI2
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 4 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 57(_ent (_in))))
				(_port(_int reset -1 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 6 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 7 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 16)))))
				(_gen(_int BP -4 0 67(_ent((i 8)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_port(_int pronto -1 0 83(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 84(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 6 0 84(_ent (_inout))))
			)
		)
	)
	(_inst U11 0 99(_comp cacheI2)
		(_port
			((data_in)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((data_out)(data_out(d_31_0)))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI2)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_port(_int data_out 0 0 34(_ent(_out))))
		(_sig(_int done -1 0 90(_arch(_uni))))
		(_sig(_int r -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 92(_arch(_uni))))
		(_sig(_int endereco 1 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 99(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 99(_int(9(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 7 -1)
)
I 000043 55 1569          1562036804567 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562036804568 2019.07.02 00:06:44)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code 22202026227620342227337870242a2427242b2526)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562036804622 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562036804623 2019.07.02 00:06:44)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 51535352520553475302450b045754565356555753)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000052 55 2362          1562036804682 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562036804683 2019.07.02 00:06:44)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 8f8d8d81dcd9d8988f8d9ad5dd898e898c8987898a)
	(_ent
		(_time 1562032744442)
	)
	(_comp
		(TB_CacheI2
			(_object
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int Enable -1 0 47(_ent (_out))))
				(_port(_int data_out 1 0 48(_ent (_out))))
				(_port(_int enderecoIn 1 0 49(_ent (_out))))
				(_port(_int reset -1 0 50(_ent (_out))))
				(_port(_int w -1 0 51(_ent (_out))))
			)
		)
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
				(_port(_int data_out 0 0 41(_ent (_out))))
			)
		)
	)
	(_inst U1 0 68(_comp TB_CacheI2)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((data_out)(data_out))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_implicit)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((data_out)(data_out))
				((enderecoIn)(enderecoIn))
				((reset)(reset))
				((w)(w))
			)
		)
	)
	(_inst U2 0 78(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 48(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 57(_arch(_uni))))
		(_sig(_int Enable -1 0 58(_arch(_uni))))
		(_sig(_int reset -1 0 59(_arch(_uni))))
		(_sig(_int w -1 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out 2 0 61(_arch(_uni))))
		(_sig(_int enderecoIn 2 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1465          1562036804724 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562036804725 2019.07.02 00:06:44)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code aeadabf9faf9f9b8a4aabbf4f6adaca8ada8afa8ad)
	(_ent
		(_time 1562033391739)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
V 000051 55 2906          1562036804782 TB_CacheI2
(_unit VHDL(tb_cachei2 0 27(tb_cachei2 0 38))
	(_version vde)
	(_time 1562036804783 2019.07.02 00:06:44)
	(_source(\./../compile/TB_CacheI2.vhd\))
	(_parameters tan)
	(_code edefefbebbb9effbedb8fcb7bfebe5ebe8ebe4eeef)
	(_ent
		(_time 1562035538964)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Data 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int Enable -1 0 31(_ent(_out))))
		(_port(_int reset -1 0 32(_ent(_out))))
		(_port(_int w -1 0 33(_ent(_out))))
		(_port(_int endereco_In 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput2 1 0 42(_arch(_uni))))
		(_sig(_int BusOutput1 1 0 43(_arch(_uni))))
		(_prcs
			(Process_1(_arch 0 0 49(_prcs(_simple))))
			(line__61(_arch 1 0 61(_assignment(_alias((BusInput2(0))(Data(24))))(_trgt(6(0)))(_sens(0(24))))))
			(line__62(_arch 2 0 62(_assignment(_alias((BusInput2(1))(Data(25))))(_trgt(6(1)))(_sens(0(25))))))
			(line__63(_arch 3 0 63(_assignment(_alias((BusInput2(2))(Data(26))))(_trgt(6(2)))(_sens(0(26))))))
			(line__64(_arch 4 0 64(_assignment(_alias((BusInput2(3))(Data(27))))(_trgt(6(3)))(_sens(0(27))))))
			(line__65(_arch 5 0 65(_assignment(_alias((BusInput2(4))(Data(28))))(_trgt(6(4)))(_sens(0(28))))))
			(line__66(_arch 6 0 66(_assignment(_alias((BusInput2(5))(Data(29))))(_trgt(6(5)))(_sens(0(29))))))
			(line__67(_arch 7 0 67(_assignment(_alias((BusInput2(6))(Data(30))))(_trgt(6(6)))(_sens(0(30))))))
			(line__68(_arch 8 0 68(_assignment(_alias((BusInput2(7))(Data(31))))(_trgt(6(7)))(_sens(0(31))))))
			(line__71(_arch 9 0 71(_assignment(_alias((endereco_In(24))(BusOutput1(0))))(_trgt(5(24)))(_sens(7(0))))))
			(line__72(_arch 10 0 72(_assignment(_alias((endereco_In(25))(BusOutput1(1))))(_trgt(5(25)))(_sens(7(1))))))
			(line__73(_arch 11 0 73(_assignment(_alias((endereco_In(26))(BusOutput1(2))))(_trgt(5(26)))(_sens(7(2))))))
			(line__74(_arch 12 0 74(_assignment(_alias((endereco_In(27))(BusOutput1(3))))(_trgt(5(27)))(_sens(7(3))))))
			(line__75(_arch 13 0 75(_assignment(_alias((endereco_In(28))(BusOutput1(4))))(_trgt(5(28)))(_sens(7(4))))))
			(line__76(_arch 14 0 76(_assignment(_alias((endereco_In(29))(BusOutput1(5))))(_trgt(5(29)))(_sens(7(5))))))
			(line__77(_arch 15 0 77(_assignment(_alias((endereco_In(30))(BusOutput1(6))))(_trgt(5(30)))(_sens(7(6))))))
			(line__78(_arch 16 0 78(_assignment(_alias((endereco_In(31))(BusOutput1(7))))(_trgt(5(31)))(_sens(7(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(24))(0(25))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(7(0))(7(1))(7(2))(7(3))(7(4))(7(5))(7(6))(7(7))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_CacheI2 17 -1)
)
I 000055 55 1463          1562036907791 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562036907792 2019.07.02 00:08:27)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 54075e57510303425e50410e0c525752555257525c)
	(_ent
		(_time 1562032744089)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562036907882 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562036907883 2019.07.02 00:08:27)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code b2e0b9e6b1e5b2a5b7e1a3e8b7b5b0b4b3b4e6b5b0)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4664          1562036907964 Fub1
(_unit VHDL(fub1 0 27(fub1 0 38))
	(_version vde)
	(_time 1562036907965 2019.07.02 00:08:27)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 00535707055756130703165b540602030106060705)
	(_ent
		(_time 1562033515827)
	)
	(_comp
		(cacheI2
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 4 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 57(_ent (_in))))
				(_port(_int reset -1 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 6 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 7 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 16)))))
				(_gen(_int BP -4 0 67(_ent((i 8)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_port(_int pronto -1 0 83(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 84(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 6 0 84(_ent (_inout))))
			)
		)
	)
	(_inst U11 0 99(_comp cacheI2)
		(_port
			((data_in)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((data_out)(data_out(d_31_0)))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI2)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_port(_int data_out 0 0 34(_ent(_out))))
		(_sig(_int done -1 0 90(_arch(_uni))))
		(_sig(_int r -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 92(_arch(_uni))))
		(_sig(_int endereco 1 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 99(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 99(_int(9(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 7 -1)
)
I 000043 55 1569          1562036908051 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562036908052 2019.07.02 00:08:28)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code 5e0c0b5d090a5c485e5b4f040c5856585b5857595a)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562036908106 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562036908107 2019.07.02 00:08:28)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 8ddfd883dbd98f9b8fde99d7d88b888a8f8a898b8f)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000052 55 2136          1562036908163 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562036908164 2019.07.02 00:08:28)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code bceee9e8eaeaebabbbeca9e6eebabdbabfbab4bab9)
	(_ent
		(_time 1562032744442)
	)
	(_comp
		(TB_CacheI2
			(_object
				(_port(_int Clock -1 0 45(_ent (_out))))
				(_port(_int Enable -1 0 46(_ent (_out))))
				(_port(_int enderecoIn 1 0 47(_ent (_out))))
				(_port(_int reset -1 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI2)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_implicit)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((enderecoIn)(enderecoIn))
				((reset)(reset))
				((w)(w))
			)
		)
	)
	(_inst U2 0 74(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int Enable -1 0 56(_arch(_uni))))
		(_sig(_int reset -1 0 57(_arch(_uni))))
		(_sig(_int w -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 2 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1465          1562036908190 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562036908191 2019.07.02 00:08:28)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code db888989888c8ccdd1dfce8183d8d9ddd8dddaddd8)
	(_ent
		(_time 1562033391739)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
V 000051 55 2942          1562036908244 TB_CacheI2
(_unit VHDL(tb_cachei2 0 27(tb_cachei2 0 38))
	(_version vde)
	(_time 1562036908245 2019.07.02 00:08:28)
	(_source(\./../compile/TB_CacheI2.vhd\))
	(_parameters tan)
	(_code 1a484c1d494e180c1a4f0b40481c121c1f1c131918)
	(_ent
		(_time 1562036908239)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int Enable -1 0 31(_ent(_out))))
		(_port(_int reset -1 0 32(_ent(_out))))
		(_port(_int w -1 0 33(_ent(_out))))
		(_port(_int endereco_In 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput2 1 0 42(_arch(_uni))))
		(_sig(_int BusOutput1 1 0 43(_arch(_uni))))
		(_prcs
			(Process_1(_arch 0 0 49(_prcs(_simple))))
			(line__61(_arch 1 0 61(_assignment(_alias((BusInput2(0))(data_out(24))))(_trgt(6(0)))(_sens(0(24))))))
			(line__62(_arch 2 0 62(_assignment(_alias((BusInput2(1))(data_out(25))))(_trgt(6(1)))(_sens(0(25))))))
			(line__63(_arch 3 0 63(_assignment(_alias((BusInput2(2))(data_out(26))))(_trgt(6(2)))(_sens(0(26))))))
			(line__64(_arch 4 0 64(_assignment(_alias((BusInput2(3))(data_out(27))))(_trgt(6(3)))(_sens(0(27))))))
			(line__65(_arch 5 0 65(_assignment(_alias((BusInput2(4))(data_out(28))))(_trgt(6(4)))(_sens(0(28))))))
			(line__66(_arch 6 0 66(_assignment(_alias((BusInput2(5))(data_out(29))))(_trgt(6(5)))(_sens(0(29))))))
			(line__67(_arch 7 0 67(_assignment(_alias((BusInput2(6))(data_out(30))))(_trgt(6(6)))(_sens(0(30))))))
			(line__68(_arch 8 0 68(_assignment(_alias((BusInput2(7))(data_out(31))))(_trgt(6(7)))(_sens(0(31))))))
			(line__71(_arch 9 0 71(_assignment(_alias((endereco_In(24))(BusOutput1(0))))(_trgt(5(24)))(_sens(7(0))))))
			(line__72(_arch 10 0 72(_assignment(_alias((endereco_In(25))(BusOutput1(1))))(_trgt(5(25)))(_sens(7(1))))))
			(line__73(_arch 11 0 73(_assignment(_alias((endereco_In(26))(BusOutput1(2))))(_trgt(5(26)))(_sens(7(2))))))
			(line__74(_arch 12 0 74(_assignment(_alias((endereco_In(27))(BusOutput1(3))))(_trgt(5(27)))(_sens(7(3))))))
			(line__75(_arch 13 0 75(_assignment(_alias((endereco_In(28))(BusOutput1(4))))(_trgt(5(28)))(_sens(7(4))))))
			(line__76(_arch 14 0 76(_assignment(_alias((endereco_In(29))(BusOutput1(5))))(_trgt(5(29)))(_sens(7(5))))))
			(line__77(_arch 15 0 77(_assignment(_alias((endereco_In(30))(BusOutput1(6))))(_trgt(5(30)))(_sens(7(6))))))
			(line__78(_arch 16 0 78(_assignment(_alias((endereco_In(31))(BusOutput1(7))))(_trgt(5(31)))(_sens(7(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(24))(0(25))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(7(0))(7(1))(7(2))(7(3))(7(4))(7(5))(7(6))(7(7))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_CacheI2 17 -1)
)
I 000055 55 1463          1562037114810 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562037114811 2019.07.02 00:11:54)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code fcfbfeacaeababeaf6f8e9a6a4fafffafdfafffaf4)
	(_ent
		(_time 1562032744089)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562037114903 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562037114904 2019.07.02 00:11:54)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 5a5c5a590a0d5a4d5f094b005f5d585c5b5c0e5d58)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4664          1562037114990 Fub1
(_unit VHDL(fub1 0 27(fub1 0 38))
	(_version vde)
	(_time 1562037114991 2019.07.02 00:11:54)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code b8bfbcedb5efeeabbfbbaee3ecbebabbb9bebebfbd)
	(_ent
		(_time 1562033515827)
	)
	(_comp
		(cacheI2
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 4 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 57(_ent (_in))))
				(_port(_int reset -1 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 6 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 7 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 16)))))
				(_gen(_int BP -4 0 67(_ent((i 8)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_port(_int pronto -1 0 83(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 84(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 6 0 84(_ent (_inout))))
			)
		)
	)
	(_inst U11 0 99(_comp cacheI2)
		(_port
			((data_in)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((data_out)(data_out(d_31_0)))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI2)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_port(_int data_out 0 0 34(_ent(_out))))
		(_sig(_int done -1 0 90(_arch(_uni))))
		(_sig(_int r -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 92(_arch(_uni))))
		(_sig(_int endereco 1 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 99(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 99(_int(9(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 7 -1)
)
I 000043 55 1569          1562037115061 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562037115062 2019.07.02 00:11:55)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code f6f0f0a6f2a2f4e0f6f3e7aca4f0fef0f3f0fff1f2)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562037115124 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562037115125 2019.07.02 00:11:55)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 35333230326137233766216f603330323732313337)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000052 55 2361          1562037115189 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562037115190 2019.07.02 00:11:55)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 7375747275252464737166292175727570757b7576)
	(_ent
		(_time 1562032744442)
	)
	(_comp
		(TB_CacheI2
			(_object
				(_port(_int data_out 1 0 46(_ent (_in))))
				(_port(_int Clock -1 0 47(_ent (_out))))
				(_port(_int Enable -1 0 48(_ent (_out))))
				(_port(_int enderecoIn 1 0 49(_ent (_out))))
				(_port(_int reset -1 0 50(_ent (_out))))
				(_port(_int w -1 0 51(_ent (_out))))
			)
		)
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
				(_port(_int data_out 0 0 41(_ent (_out))))
			)
		)
	)
	(_inst U1 0 68(_comp TB_CacheI2)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_implicit)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((Enable)(Enable))
				((enderecoIn)(enderecoIn))
				((reset)(reset))
				((w)(w))
			)
		)
	)
	(_inst U2 0 78(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 46(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 57(_arch(_uni))))
		(_sig(_int Enable -1 0 58(_arch(_uni))))
		(_sig(_int reset -1 0 59(_arch(_uni))))
		(_sig(_int w -1 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out 2 0 61(_arch(_uni))))
		(_sig(_int enderecoIn 2 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1465          1562037115216 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562037115217 2019.07.02 00:11:55)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code 9295929d91c5c584989687c8ca9190949194939491)
	(_ent
		(_time 1562033391739)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
V 000051 55 2942          1562037115277 TB_CacheI2
(_unit VHDL(tb_cachei2 0 27(tb_cachei2 0 38))
	(_version vde)
	(_time 1562037115278 2019.07.02 00:11:55)
	(_source(\./../compile/TB_CacheI2.vhd\))
	(_parameters tan)
	(_code d1d7d683d285d3c7d184c08b83d7d9d7d4d7d8d2d3)
	(_ent
		(_time 1562036908238)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int Enable -1 0 31(_ent(_out))))
		(_port(_int reset -1 0 32(_ent(_out))))
		(_port(_int w -1 0 33(_ent(_out))))
		(_port(_int endereco_In 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput2 1 0 42(_arch(_uni))))
		(_sig(_int BusOutput1 1 0 43(_arch(_uni))))
		(_prcs
			(Process_1(_arch 0 0 49(_prcs(_simple))))
			(line__61(_arch 1 0 61(_assignment(_alias((BusInput2(0))(data_out(24))))(_trgt(6(0)))(_sens(0(24))))))
			(line__62(_arch 2 0 62(_assignment(_alias((BusInput2(1))(data_out(25))))(_trgt(6(1)))(_sens(0(25))))))
			(line__63(_arch 3 0 63(_assignment(_alias((BusInput2(2))(data_out(26))))(_trgt(6(2)))(_sens(0(26))))))
			(line__64(_arch 4 0 64(_assignment(_alias((BusInput2(3))(data_out(27))))(_trgt(6(3)))(_sens(0(27))))))
			(line__65(_arch 5 0 65(_assignment(_alias((BusInput2(4))(data_out(28))))(_trgt(6(4)))(_sens(0(28))))))
			(line__66(_arch 6 0 66(_assignment(_alias((BusInput2(5))(data_out(29))))(_trgt(6(5)))(_sens(0(29))))))
			(line__67(_arch 7 0 67(_assignment(_alias((BusInput2(6))(data_out(30))))(_trgt(6(6)))(_sens(0(30))))))
			(line__68(_arch 8 0 68(_assignment(_alias((BusInput2(7))(data_out(31))))(_trgt(6(7)))(_sens(0(31))))))
			(line__71(_arch 9 0 71(_assignment(_alias((endereco_In(24))(BusOutput1(0))))(_trgt(5(24)))(_sens(7(0))))))
			(line__72(_arch 10 0 72(_assignment(_alias((endereco_In(25))(BusOutput1(1))))(_trgt(5(25)))(_sens(7(1))))))
			(line__73(_arch 11 0 73(_assignment(_alias((endereco_In(26))(BusOutput1(2))))(_trgt(5(26)))(_sens(7(2))))))
			(line__74(_arch 12 0 74(_assignment(_alias((endereco_In(27))(BusOutput1(3))))(_trgt(5(27)))(_sens(7(3))))))
			(line__75(_arch 13 0 75(_assignment(_alias((endereco_In(28))(BusOutput1(4))))(_trgt(5(28)))(_sens(7(4))))))
			(line__76(_arch 14 0 76(_assignment(_alias((endereco_In(29))(BusOutput1(5))))(_trgt(5(29)))(_sens(7(5))))))
			(line__77(_arch 15 0 77(_assignment(_alias((endereco_In(30))(BusOutput1(6))))(_trgt(5(30)))(_sens(7(6))))))
			(line__78(_arch 16 0 78(_assignment(_alias((endereco_In(31))(BusOutput1(7))))(_trgt(5(31)))(_sens(7(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(24))(0(25))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(7(0))(7(1))(7(2))(7(3))(7(4))(7(5))(7(6))(7(7))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_CacheI2 17 -1)
)
I 000055 55 1463          1562037241813 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562037241814 2019.07.02 00:14:01)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 14121513114343021e10014e4c121712151217121c)
	(_ent
		(_time 1562032744089)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562037241934 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562037241935 2019.07.02 00:14:01)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 9196919e91c6918694c280cb949693979097c59693)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4664          1562037242033 Fub1
(_unit VHDL(fub1 0 27(fub1 0 38))
	(_version vde)
	(_time 1562037242034 2019.07.02 00:14:02)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code efe9ebbdbcb8b9fce8ecf9b4bbe9edeceee9e9e8ea)
	(_ent
		(_time 1562033515827)
	)
	(_comp
		(cacheI2
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 4 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 57(_ent (_in))))
				(_port(_int reset -1 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 6 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 7 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 16)))))
				(_gen(_int BP -4 0 67(_ent((i 8)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_port(_int pronto -1 0 83(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 84(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 6 0 84(_ent (_inout))))
			)
		)
	)
	(_inst U11 0 99(_comp cacheI2)
		(_port
			((data_in)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((data_out)(data_out(d_31_0)))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI2)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_port(_int data_out 0 0 34(_ent(_out))))
		(_sig(_int done -1 0 90(_arch(_uni))))
		(_sig(_int r -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 92(_arch(_uni))))
		(_sig(_int endereco 1 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 99(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 99(_int(9(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 7 -1)
)
I 000043 55 1569          1562037242099 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562037242100 2019.07.02 00:14:02)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code 3d3a3a386b693f2b3d382c676f3b353b383b343a39)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562037242163 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562037242164 2019.07.02 00:14:02)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 7b7c7c7a2b2f796d79286f212e7d7e7c797c7f7d79)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000052 55 2361          1562037242233 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562037242234 2019.07.02 00:14:02)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code babdbdeeeeecedadbab8afe0e8bcbbbcb9bcb2bcbf)
	(_ent
		(_time 1562032744442)
	)
	(_comp
		(TB_CacheI2
			(_object
				(_port(_int data_out 1 0 46(_ent (_in))))
				(_port(_int Clock -1 0 47(_ent (_out))))
				(_port(_int Enable -1 0 48(_ent (_out))))
				(_port(_int enderecoIn 1 0 49(_ent (_out))))
				(_port(_int reset -1 0 50(_ent (_out))))
				(_port(_int w -1 0 51(_ent (_out))))
			)
		)
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
				(_port(_int data_out 0 0 41(_ent (_out))))
			)
		)
	)
	(_inst U1 0 68(_comp TB_CacheI2)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_implicit)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((Enable)(Enable))
				((enderecoIn)(enderecoIn))
				((reset)(reset))
				((w)(w))
			)
		)
	)
	(_inst U2 0 78(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 46(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 57(_arch(_uni))))
		(_sig(_int Enable -1 0 58(_arch(_uni))))
		(_sig(_int reset -1 0 59(_arch(_uni))))
		(_sig(_int w -1 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out 2 0 61(_arch(_uni))))
		(_sig(_int enderecoIn 2 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1465          1562037242264 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562037242265 2019.07.02 00:14:02)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code d9dfd98bd18e8ecfd3ddcc8381dadbdfdadfd8dfda)
	(_ent
		(_time 1562033391739)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
V 000051 55 2933          1562037242328 TB_CacheI2
(_unit VHDL(tb_cachei2 0 27(tb_cachei2 0 38))
	(_version vde)
	(_time 1562037242329 2019.07.02 00:14:02)
	(_source(\./../compile/TB_CacheI2.vhd\))
	(_parameters tan)
	(_code 181f181f124c1a0e184d09424a1e101e1d1e111b1a)
	(_ent
		(_time 1562037242322)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int Enable -1 0 31(_ent(_out))))
		(_port(_int reset -1 0 32(_ent(_out))))
		(_port(_int w -1 0 33(_ent(_out))))
		(_port(_int enderecoIn 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput2 1 0 42(_arch(_uni))))
		(_sig(_int BusOutput1 1 0 43(_arch(_uni))))
		(_prcs
			(Process_1(_arch 0 0 49(_prcs(_simple))))
			(line__61(_arch 1 0 61(_assignment(_alias((BusInput2(0))(data_out(24))))(_trgt(6(0)))(_sens(0(24))))))
			(line__62(_arch 2 0 62(_assignment(_alias((BusInput2(1))(data_out(25))))(_trgt(6(1)))(_sens(0(25))))))
			(line__63(_arch 3 0 63(_assignment(_alias((BusInput2(2))(data_out(26))))(_trgt(6(2)))(_sens(0(26))))))
			(line__64(_arch 4 0 64(_assignment(_alias((BusInput2(3))(data_out(27))))(_trgt(6(3)))(_sens(0(27))))))
			(line__65(_arch 5 0 65(_assignment(_alias((BusInput2(4))(data_out(28))))(_trgt(6(4)))(_sens(0(28))))))
			(line__66(_arch 6 0 66(_assignment(_alias((BusInput2(5))(data_out(29))))(_trgt(6(5)))(_sens(0(29))))))
			(line__67(_arch 7 0 67(_assignment(_alias((BusInput2(6))(data_out(30))))(_trgt(6(6)))(_sens(0(30))))))
			(line__68(_arch 8 0 68(_assignment(_alias((BusInput2(7))(data_out(31))))(_trgt(6(7)))(_sens(0(31))))))
			(line__71(_arch 9 0 71(_assignment(_alias((enderecoIn(24))(BusOutput1(0))))(_trgt(5(24)))(_sens(7(0))))))
			(line__72(_arch 10 0 72(_assignment(_alias((enderecoIn(25))(BusOutput1(1))))(_trgt(5(25)))(_sens(7(1))))))
			(line__73(_arch 11 0 73(_assignment(_alias((enderecoIn(26))(BusOutput1(2))))(_trgt(5(26)))(_sens(7(2))))))
			(line__74(_arch 12 0 74(_assignment(_alias((enderecoIn(27))(BusOutput1(3))))(_trgt(5(27)))(_sens(7(3))))))
			(line__75(_arch 13 0 75(_assignment(_alias((enderecoIn(28))(BusOutput1(4))))(_trgt(5(28)))(_sens(7(4))))))
			(line__76(_arch 14 0 76(_assignment(_alias((enderecoIn(29))(BusOutput1(5))))(_trgt(5(29)))(_sens(7(5))))))
			(line__77(_arch 15 0 77(_assignment(_alias((enderecoIn(30))(BusOutput1(6))))(_trgt(5(30)))(_sens(7(6))))))
			(line__78(_arch 16 0 78(_assignment(_alias((enderecoIn(31))(BusOutput1(7))))(_trgt(5(31)))(_sens(7(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(24))(0(25))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(7(0))(7(1))(7(2))(7(3))(7(4))(7(5))(7(6))(7(7))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_CacheI2 17 -1)
)
I 000055 55 1463          1562037417667 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562037417668 2019.07.02 00:16:57)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 07530501015050110d03125d5f010401060104010f)
	(_ent
		(_time 1562032744089)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562037417769 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562037417770 2019.07.02 00:16:57)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 75207674712275627026642f707277737473217277)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4664          1562037417842 Fub1
(_unit VHDL(fub1 0 27(fub1 0 38))
	(_version vde)
	(_time 1562037417843 2019.07.02 00:16:57)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code b3e7b4e6b5e4e5a0b4b0a5e8e7b5b1b0b2b5b5b4b6)
	(_ent
		(_time 1562033515827)
	)
	(_comp
		(cacheI2
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 4 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 57(_ent (_in))))
				(_port(_int reset -1 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 6 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 7 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 16)))))
				(_gen(_int BP -4 0 67(_ent((i 8)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_port(_int pronto -1 0 83(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 84(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 6 0 84(_ent (_inout))))
			)
		)
	)
	(_inst U11 0 99(_comp cacheI2)
		(_port
			((data_in)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((data_out)(data_out(d_31_0)))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI2)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_port(_int data_out 0 0 34(_ent(_out))))
		(_sig(_int done -1 0 90(_arch(_uni))))
		(_sig(_int r -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 92(_arch(_uni))))
		(_sig(_int endereco 1 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 99(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 99(_int(9(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 7 -1)
)
I 000043 55 1569          1562037417896 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562037417897 2019.07.02 00:16:57)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code e2b7e7b1e2b6e0f4e2e7f3b8b0e4eae4e7e4ebe5e6)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562037417943 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562037417944 2019.07.02 00:16:57)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 21742725227523372372357b742724262326252723)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000052 55 2369          1562037417991 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562037417992 2019.07.02 00:16:57)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 50055653550607475052450a025651565356585655)
	(_ent
		(_time 1562032744442)
	)
	(_comp
		(TB_CacheI2
			(_object
				(_port(_int data_out 1 0 46(_ent (_in))))
				(_port(_int Clock -1 0 47(_ent (_out))))
				(_port(_int Enable -1 0 48(_ent (_out))))
				(_port(_int enderecoIn 1 0 49(_ent (_out))))
				(_port(_int reset -1 0 50(_ent (_out))))
				(_port(_int w -1 0 51(_ent (_out))))
			)
		)
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
				(_port(_int data_out 0 0 41(_ent (_out))))
			)
		)
	)
	(_inst U1 0 68(_comp TB_CacheI2)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . TB_CacheI2)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 78(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 46(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 57(_arch(_uni))))
		(_sig(_int Enable -1 0 58(_arch(_uni))))
		(_sig(_int reset -1 0 59(_arch(_uni))))
		(_sig(_int w -1 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out 2 0 61(_arch(_uni))))
		(_sig(_int enderecoIn 2 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1465          1562037418010 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562037418011 2019.07.02 00:16:58)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code 5f0b5e5c08080849555b4a05075c5d595c595e595c)
	(_ent
		(_time 1562033391739)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
V 000051 55 896           1562037418054 TB_CacheI2
(_unit VHDL(tb_cachei2 0 27(tb_cachei2 0 38))
	(_version vde)
	(_time 1562037418055 2019.07.02 00:16:58)
	(_source(\./../compile/TB_CacheI2.vhd\))
	(_parameters tan)
	(_code 8edb8880d9da8c988f889fd4dc8886888b88878d8c)
	(_ent
		(_time 1562037242321)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int Enable -1 0 31(_ent(_out))))
		(_port(_int reset -1 0 32(_ent(_out))))
		(_port(_int w -1 0 33(_ent(_out))))
		(_port(_int enderecoIn 0 0 34(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 44(_prcs(_simple))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_CacheI2 1 -1)
)
I 000055 55 1463          1562037463236 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562037463237 2019.07.02 00:17:43)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 0202020401555514080617585a040104030401040a)
	(_ent
		(_time 1562032744089)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562037463329 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562037463330 2019.07.02 00:17:43)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 60616160613760776533713a656762666166346762)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4664          1562037463402 Fub1
(_unit VHDL(fub1 0 27(fub1 0 38))
	(_version vde)
	(_time 1562037463403 2019.07.02 00:17:43)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code aeaeabf8fef9f8bda9adb8f5faa8acadafa8a8a9ab)
	(_ent
		(_time 1562033515827)
	)
	(_comp
		(cacheI2
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 4 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 57(_ent (_in))))
				(_port(_int reset -1 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 6 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 7 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 16)))))
				(_gen(_int BP -4 0 67(_ent((i 8)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_port(_int pronto -1 0 83(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 84(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 6 0 84(_ent (_inout))))
			)
		)
	)
	(_inst U11 0 99(_comp cacheI2)
		(_port
			((data_in)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((data_out)(data_out(d_31_0)))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI2)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_port(_int data_out 0 0 34(_ent(_out))))
		(_sig(_int done -1 0 90(_arch(_uni))))
		(_sig(_int r -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 92(_arch(_uni))))
		(_sig(_int endereco 1 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 99(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 99(_int(9(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 7 -1)
)
I 000043 55 1569          1562037463456 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562037463457 2019.07.02 00:17:43)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code dddcda8f8b89dfcbddd8cc878fdbd5dbd8dbd4dad9)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562037463507 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562037463508 2019.07.02 00:17:43)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 1b1a1b1c4b4f190d19480f414e1d1e1c191c1f1d19)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000052 55 2369          1562037463560 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562037463561 2019.07.02 00:17:43)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 4a4b4a481e1c1d5d4a485f10184c4b4c494c424c4f)
	(_ent
		(_time 1562032744442)
	)
	(_comp
		(TB_CacheI2
			(_object
				(_port(_int data_out 1 0 46(_ent (_in))))
				(_port(_int Clock -1 0 47(_ent (_out))))
				(_port(_int Enable -1 0 48(_ent (_out))))
				(_port(_int enderecoIn 1 0 49(_ent (_out))))
				(_port(_int reset -1 0 50(_ent (_out))))
				(_port(_int w -1 0 51(_ent (_out))))
			)
		)
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
				(_port(_int data_out 0 0 41(_ent (_out))))
			)
		)
	)
	(_inst U1 0 68(_comp TB_CacheI2)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . TB_CacheI2)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 78(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 46(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 57(_arch(_uni))))
		(_sig(_int Enable -1 0 58(_arch(_uni))))
		(_sig(_int reset -1 0 59(_arch(_uni))))
		(_sig(_int w -1 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out 2 0 61(_arch(_uni))))
		(_sig(_int enderecoIn 2 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1465          1562037463577 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562037463578 2019.07.02 00:17:43)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code 5a5a5d590a0d0d4c505e4f000259585c595c5b5c59)
	(_ent
		(_time 1562033391739)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
V 000051 55 896           1562037463633 TB_CacheI2
(_unit VHDL(tb_cachei2 0 27(tb_cachei2 0 38))
	(_version vde)
	(_time 1562037463634 2019.07.02 00:17:43)
	(_source(\./../compile/TB_CacheI2.vhd\))
	(_parameters tan)
	(_code 9899989792cc9a8e999e89c2ca9e909e9d9e919b9a)
	(_ent
		(_time 1562037242321)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int Enable -1 0 31(_ent(_out))))
		(_port(_int reset -1 0 32(_ent(_out))))
		(_port(_int w -1 0 33(_ent(_out))))
		(_port(_int enderecoIn 0 0 34(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 44(_prcs(_simple))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_CacheI2 1 -1)
)
I 000055 55 1463          1562037477722 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562037477723 2019.07.02 00:17:57)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 9699c79991c1c1809c9283ccce909590979095909e)
	(_ent
		(_time 1562032744089)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562037477829 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562037477830 2019.07.02 00:17:57)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 040a5502015304130157155e010306020502500306)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4664          1562037477910 Fub1
(_unit VHDL(fub1 0 27(fub1 0 38))
	(_version vde)
	(_time 1562037477911 2019.07.02 00:17:57)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 525d07505505044155514409065450515354545557)
	(_ent
		(_time 1562033515827)
	)
	(_comp
		(cacheI2
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 4 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 57(_ent (_in))))
				(_port(_int reset -1 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 6 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 7 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 16)))))
				(_gen(_int BP -4 0 67(_ent((i 8)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_port(_int pronto -1 0 83(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 84(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 6 0 84(_ent (_inout))))
			)
		)
	)
	(_inst U11 0 99(_comp cacheI2)
		(_port
			((data_in)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((data_out)(data_out(d_31_0)))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI2)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_port(_int data_out 0 0 34(_ent(_out))))
		(_sig(_int done -1 0 90(_arch(_uni))))
		(_sig(_int r -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 92(_arch(_uni))))
		(_sig(_int endereco 1 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 99(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 99(_int(9(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 7 -1)
)
I 000043 55 1569          1562037477962 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562037477963 2019.07.02 00:17:57)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code 909ec79f92c49286909581cac29698969596999794)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562037478015 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562037478016 2019.07.02 00:17:58)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code bfb1e8ebebebbda9bdecabe5eab9bab8bdb8bbb9bd)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000052 55 2369          1562037478069 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562037478070 2019.07.02 00:17:58)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code eee0b9bdbeb8b9f9eeecfbb4bce8efe8ede8e6e8eb)
	(_ent
		(_time 1562032744442)
	)
	(_comp
		(TB_CacheI2
			(_object
				(_port(_int data_out 1 0 46(_ent (_in))))
				(_port(_int Clock -1 0 47(_ent (_out))))
				(_port(_int Enable -1 0 48(_ent (_out))))
				(_port(_int enderecoIn 1 0 49(_ent (_out))))
				(_port(_int reset -1 0 50(_ent (_out))))
				(_port(_int w -1 0 51(_ent (_out))))
			)
		)
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
				(_port(_int data_out 0 0 41(_ent (_out))))
			)
		)
	)
	(_inst U1 0 68(_comp TB_CacheI2)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . TB_CacheI2)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 78(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 46(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 57(_arch(_uni))))
		(_sig(_int Enable -1 0 58(_arch(_uni))))
		(_sig(_int reset -1 0 59(_arch(_uni))))
		(_sig(_int w -1 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out 2 0 61(_arch(_uni))))
		(_sig(_int enderecoIn 2 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1465          1562037478089 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562037478090 2019.07.02 00:17:58)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code 0d025a0b585a5a1b07091857550e0f0b0e0b0c0b0e)
	(_ent
		(_time 1562033391739)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
V 000051 55 896           1562037478137 TB_CacheI2
(_unit VHDL(tb_cachei2 0 27(tb_cachei2 0 38))
	(_version vde)
	(_time 1562037478138 2019.07.02 00:17:58)
	(_source(\./../compile/TB_CacheI2.vhd\))
	(_parameters tan)
	(_code 3c326c396d683e2a3d3a2d666e3a343a393a353f3e)
	(_ent
		(_time 1562037242321)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int Enable -1 0 31(_ent(_out))))
		(_port(_int reset -1 0 32(_ent(_out))))
		(_port(_int w -1 0 33(_ent(_out))))
		(_port(_int enderecoIn 0 0 34(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 44(_prcs(_simple))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_CacheI2 1 -1)
)
I 000055 55 1463          1562037617003 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562037617004 2019.07.02 00:20:17)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code b7e3e6e3b1e0e0a1bdb3a2edefb1b4b1b6b1b4b1bf)
	(_ent
		(_time 1562032744089)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562037617108 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562037617109 2019.07.02 00:20:17)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 15404412114215021046044f101217131413411217)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4664          1562037617195 Fub1
(_unit VHDL(fub1 0 27(fub1 0 38))
	(_version vde)
	(_time 1562037617196 2019.07.02 00:20:17)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 732726737524256074706528277571707275757476)
	(_ent
		(_time 1562033515827)
	)
	(_comp
		(cacheI2
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 4 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 57(_ent (_in))))
				(_port(_int reset -1 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 6 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 7 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 16)))))
				(_gen(_int BP -4 0 67(_ent((i 8)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_port(_int pronto -1 0 83(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 84(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 6 0 84(_ent (_inout))))
			)
		)
	)
	(_inst U11 0 99(_comp cacheI2)
		(_port
			((data_in)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((data_out)(data_out(d_31_0)))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI2)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_port(_int data_out 0 0 34(_ent(_out))))
		(_sig(_int done -1 0 90(_arch(_uni))))
		(_sig(_int r -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 92(_arch(_uni))))
		(_sig(_int endereco 1 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 99(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 99(_int(9(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 7 -1)
)
I 000043 55 1569          1562037617246 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562037617247 2019.07.02 00:20:17)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code a2f7f5f5a2f6a0b4a2a7b3f8f0a4aaa4a7a4aba5a6)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562037617294 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562037617295 2019.07.02 00:20:17)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code d0858782d284d2c6d283c48a85d6d5d7d2d7d4d6d2)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000052 55 2369          1562037617345 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562037617346 2019.07.02 00:20:17)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code ffaaa8afaca9a8e8fffdeaa5adf9fef9fcf9f7f9fa)
	(_ent
		(_time 1562032744442)
	)
	(_comp
		(TB_CacheI2
			(_object
				(_port(_int data_out 1 0 46(_ent (_in))))
				(_port(_int Clock -1 0 47(_ent (_out))))
				(_port(_int Enable -1 0 48(_ent (_out))))
				(_port(_int enderecoIn 1 0 49(_ent (_out))))
				(_port(_int reset -1 0 50(_ent (_out))))
				(_port(_int w -1 0 51(_ent (_out))))
			)
		)
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
				(_port(_int data_out 0 0 41(_ent (_out))))
			)
		)
	)
	(_inst U1 0 68(_comp TB_CacheI2)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . TB_CacheI2)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 78(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 46(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 57(_arch(_uni))))
		(_sig(_int Enable -1 0 58(_arch(_uni))))
		(_sig(_int reset -1 0 59(_arch(_uni))))
		(_sig(_int w -1 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out 2 0 61(_arch(_uni))))
		(_sig(_int enderecoIn 2 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1465          1562037617366 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562037617367 2019.07.02 00:20:17)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code 1f4b481848484809151b0a45471c1d191c191e191c)
	(_ent
		(_time 1562033391739)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
V 000051 55 896           1562037617423 TB_CacheI2
(_unit VHDL(tb_cachei2 0 27(tb_cachei2 0 38))
	(_version vde)
	(_time 1562037617424 2019.07.02 00:20:17)
	(_source(\./../compile/TB_CacheI2.vhd\))
	(_parameters tan)
	(_code 4d181d4f1b194f5b4c4b5c171f4b454b484b444e4f)
	(_ent
		(_time 1562037242321)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int Enable -1 0 31(_ent(_out))))
		(_port(_int reset -1 0 32(_ent(_out))))
		(_port(_int w -1 0 33(_ent(_out))))
		(_port(_int enderecoIn 0 0 34(_ent(_out))))
		(_prcs
			(Estimulos(_arch 0 0 44(_prcs(_simple))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_CacheI2 1 -1)
)
I 000055 55 1463          1562037768030 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562037768031 2019.07.02 00:22:48)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 9f999590c8c8c889959b8ac5c7999c999e999c9997)
	(_ent
		(_time 1562032744089)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562037768302 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562037768303 2019.07.02 00:22:48)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code b8bfebecb1efb8afbdeba9e2bdbfbabeb9beecbfba)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4664          1562037768479 Fub1
(_unit VHDL(fub1 0 27(fub1 0 38))
	(_version vde)
	(_time 1562037768480 2019.07.02 00:22:48)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 64623065653332776367723f306266676562626361)
	(_ent
		(_time 1562033515827)
	)
	(_comp
		(cacheI2
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 4 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 57(_ent (_in))))
				(_port(_int reset -1 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 6 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 7 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 16)))))
				(_gen(_int BP -4 0 67(_ent((i 8)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_port(_int pronto -1 0 83(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 84(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 6 0 84(_ent (_inout))))
			)
		)
	)
	(_inst U11 0 99(_comp cacheI2)
		(_port
			((data_in)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((data_out)(data_out(d_31_0)))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI2)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_port(_int data_out 0 0 34(_ent(_out))))
		(_sig(_int done -1 0 90(_arch(_uni))))
		(_sig(_int r -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 92(_arch(_uni))))
		(_sig(_int endereco 1 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 99(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 99(_int(9(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 7 -1)
)
I 000043 55 1569          1562037768575 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562037768576 2019.07.02 00:22:48)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code c2c59497c296c0d4c2c7d39890c4cac4c7c4cbc5c6)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562037768668 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562037768669 2019.07.02 00:22:48)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 1f1848184b4b1d091d4c0b454a191a181d181b191d)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000052 55 2369          1562037768787 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562037768788 2019.07.02 00:22:48)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 9c9bcb93cacacb8b9c9e89c6ce9a9d9a9f9a949a99)
	(_ent
		(_time 1562032744442)
	)
	(_comp
		(TB_CacheI2
			(_object
				(_port(_int data_out 1 0 46(_ent (_in))))
				(_port(_int Clock -1 0 47(_ent (_out))))
				(_port(_int Enable -1 0 48(_ent (_out))))
				(_port(_int enderecoIn 1 0 49(_ent (_out))))
				(_port(_int reset -1 0 50(_ent (_out))))
				(_port(_int w -1 0 51(_ent (_out))))
			)
		)
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
				(_port(_int data_out 0 0 41(_ent (_out))))
			)
		)
	)
	(_inst U1 0 68(_comp TB_CacheI2)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . TB_CacheI2)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 78(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 46(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 57(_arch(_uni))))
		(_sig(_int Enable -1 0 58(_arch(_uni))))
		(_sig(_int reset -1 0 59(_arch(_uni))))
		(_sig(_int w -1 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out 2 0 61(_arch(_uni))))
		(_sig(_int enderecoIn 2 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1465          1562037768831 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562037768834 2019.07.02 00:22:48)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code cbcd9b9e989c9cddc1cfde9193c8c9cdc8cdcacdc8)
	(_ent
		(_time 1562033391739)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
V 000051 55 896           1562037768915 TB_CacheI2
(_unit VHDL(tb_cachei2 0 27(tb_cachei2 0 38))
	(_version vde)
	(_time 1562037768916 2019.07.02 00:22:48)
	(_source(\./../compile/TB_CacheI2.vhd\))
	(_parameters tan)
	(_code 191e491e124d1b0f181f08434b1f111f1c1f101a1b)
	(_ent
		(_time 1562037242321)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int Enable -1 0 31(_ent(_out))))
		(_port(_int reset -1 0 32(_ent(_out))))
		(_port(_int w -1 0 33(_ent(_out))))
		(_port(_int enderecoIn 0 0 34(_ent(_out))))
		(_prcs
			(Estimulos(_arch 0 0 44(_prcs(_simple))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_CacheI2 1 -1)
)
I 000055 55 1463          1562037964883 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562037964884 2019.07.02 00:26:04)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 9a9cc895cacdcd8c909e8fc0c29c999c9b9c999c92)
	(_ent
		(_time 1562032744089)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562037964988 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562037964989 2019.07.02 00:26:04)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code f8ffaba8f1aff8effdabe9a2fdfffafef9feacfffa)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4664          1562037965102 Fub1
(_unit VHDL(fub1 0 27(fub1 0 38))
	(_version vde)
	(_time 1562037965103 2019.07.02 00:26:05)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 75732175752223667276632e217377767473737270)
	(_ent
		(_time 1562033515827)
	)
	(_comp
		(cacheI2
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 4 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 57(_ent (_in))))
				(_port(_int reset -1 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 6 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 7 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 16)))))
				(_gen(_int BP -4 0 67(_ent((i 8)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_port(_int pronto -1 0 83(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 84(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 6 0 84(_ent (_inout))))
			)
		)
	)
	(_inst U11 0 99(_comp cacheI2)
		(_port
			((data_in)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((data_out)(data_out(d_31_0)))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI2)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_port(_int data_out 0 0 34(_ent(_out))))
		(_sig(_int done -1 0 90(_arch(_uni))))
		(_sig(_int r -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 92(_arch(_uni))))
		(_sig(_int endereco 1 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 99(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 99(_int(9(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 7 -1)
)
I 000043 55 1569          1562037965160 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562037965161 2019.07.02 00:26:05)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code a4a3f2f3a2f0a6b2a4a1b5fef6a2aca2a1a2ada3a0)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562037965223 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562037965224 2019.07.02 00:26:05)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code f2f5a4a2f2a6f0e4f0a1e6a8a7f4f7f5f0f5f6f4f0)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000052 55 2369          1562037965285 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562037965286 2019.07.02 00:26:05)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 21267625257776362123347b732720272227292724)
	(_ent
		(_time 1562032744442)
	)
	(_comp
		(TB_CacheI2
			(_object
				(_port(_int data_out 1 0 46(_ent (_in))))
				(_port(_int Clock -1 0 47(_ent (_out))))
				(_port(_int Enable -1 0 48(_ent (_out))))
				(_port(_int enderecoIn 1 0 49(_ent (_out))))
				(_port(_int reset -1 0 50(_ent (_out))))
				(_port(_int w -1 0 51(_ent (_out))))
			)
		)
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
				(_port(_int data_out 0 0 41(_ent (_out))))
			)
		)
	)
	(_inst U1 0 68(_comp TB_CacheI2)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . TB_CacheI2)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 78(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 46(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 57(_arch(_uni))))
		(_sig(_int Enable -1 0 58(_arch(_uni))))
		(_sig(_int reset -1 0 59(_arch(_uni))))
		(_sig(_int w -1 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out 2 0 61(_arch(_uni))))
		(_sig(_int enderecoIn 2 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1465          1562037965307 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562037965308 2019.07.02 00:26:05)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code 40461042411717564a44551a184342464346414643)
	(_ent
		(_time 1562033391739)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000051 55 939           1562037965371 TB_CacheI2
(_unit VHDL(tb_cachei2 0 27(tb_cachei2 0 38))
	(_version vde)
	(_time 1562037965372 2019.07.02 00:26:05)
	(_source(\./../compile/TB_CacheI2.vhd\))
	(_parameters tan)
	(_code 7f78287e2b2b7d697e706e252d7977797a79767c7d)
	(_ent
		(_time 1562037242321)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int Enable -1 0 31(_ent(_out))))
		(_port(_int reset -1 0 32(_ent(_out))))
		(_port(_int w -1 0 33(_ent(_out))))
		(_port(_int enderecoIn 0 0 34(_ent(_out))))
		(_prcs
			(ClockP(_arch 0 0 44(_prcs(_simple))))
			(Estimulos(_arch 1 0 53(_prcs(_simple))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_CacheI2 2 -1)
)
V 000051 55 939           1562038760325 TB_CacheI2
(_unit VHDL(tb_cachei2 0 27(tb_cachei2 0 38))
	(_version vde)
	(_time 1562038760326 2019.07.02 00:39:20)
	(_source(\./../compile/TB_CacheI2.vhd\))
	(_parameters tan)
	(_code c8cd989dc29ccadec9c7d9929acec0cecdcec1cbca)
	(_ent
		(_time 1562037242321)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int Enable -1 0 31(_ent(_out))))
		(_port(_int reset -1 0 32(_ent(_out))))
		(_port(_int w -1 0 33(_ent(_out))))
		(_port(_int enderecoIn 0 0 34(_ent(_out))))
		(_prcs
			(ClockP(_arch 0 0 44(_prcs(_simple))))
			(Estimulos(_arch 1 0 53(_prcs(_simple))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_CacheI2 2 -1)
)
I 000055 55 1463          1562039136553 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562039136554 2019.07.02 00:45:36)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 7221237371252564787667282a747174737471747a)
	(_ent
		(_time 1562032744089)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562039136655 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562039136656 2019.07.02 00:45:36)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code d0828082d187d0c7d583c18ad5d7d2d6d1d684d7d2)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4664          1562039136746 Fub1
(_unit VHDL(fub1 0 27(fub1 0 38))
	(_version vde)
	(_time 1562039136747 2019.07.02 00:45:36)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 2e7d7b2b7e79783d292d38757a282c2d2f2828292b)
	(_ent
		(_time 1562033515827)
	)
	(_comp
		(cacheI2
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 4 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 57(_ent (_in))))
				(_port(_int reset -1 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 6 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 7 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 16)))))
				(_gen(_int BP -4 0 67(_ent((i 8)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_port(_int pronto -1 0 83(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 84(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 6 0 84(_ent (_inout))))
			)
		)
	)
	(_inst U11 0 99(_comp cacheI2)
		(_port
			((data_in)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((data_out)(data_out(d_31_0)))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI2)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_port(_int data_out 0 0 34(_ent(_out))))
		(_sig(_int done -1 0 90(_arch(_uni))))
		(_sig(_int r -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 92(_arch(_uni))))
		(_sig(_int endereco 1 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 99(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 99(_int(9(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 7 -1)
)
I 000043 55 1569          1562039136824 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562039136825 2019.07.02 00:45:36)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code 7c2e2b7d2d287e6a7c796d262e7a747a797a757b78)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562039136882 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562039136883 2019.07.02 00:45:36)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code bae8edeee9eeb8acb8e9aee0efbcbfbdb8bdbebcb8)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000052 55 2369          1562039136946 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562039136947 2019.07.02 00:45:36)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code f9abaea9f5afaeeef9fbeca3abfff8fffafff1fffc)
	(_ent
		(_time 1562032744442)
	)
	(_comp
		(TB_CacheI2
			(_object
				(_port(_int data_out 1 0 46(_ent (_in))))
				(_port(_int Clock -1 0 47(_ent (_out))))
				(_port(_int Enable -1 0 48(_ent (_out))))
				(_port(_int enderecoIn 1 0 49(_ent (_out))))
				(_port(_int reset -1 0 50(_ent (_out))))
				(_port(_int w -1 0 51(_ent (_out))))
			)
		)
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
				(_port(_int data_out 0 0 41(_ent (_out))))
			)
		)
	)
	(_inst U1 0 68(_comp TB_CacheI2)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . TB_CacheI2)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 78(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 46(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 57(_arch(_uni))))
		(_sig(_int Enable -1 0 58(_arch(_uni))))
		(_sig(_int reset -1 0 59(_arch(_uni))))
		(_sig(_int w -1 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out 2 0 61(_arch(_uni))))
		(_sig(_int enderecoIn 2 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1465          1562039136972 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562039136973 2019.07.02 00:45:36)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code 085b5f0e015f5f1e020c1d52500b0a0e0b0e090e0b)
	(_ent
		(_time 1562033391739)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000055 55 1463          1562039280001 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562039280002 2019.07.02 00:48:00)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code c0c79195c19797d6cac4d59a98c6c3c6c1c6c3c6c8)
	(_ent
		(_time 1562032744089)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562039280099 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562039280100 2019.07.02 00:48:00)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 2d2b7c29787a2d3a287e3c77282a2f2b2c2b792a2f)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4664          1562039280203 Fub1
(_unit VHDL(fub1 0 27(fub1 0 38))
	(_version vde)
	(_time 1562039280204 2019.07.02 00:48:00)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 8b8cde84dcdcdd988c889dd0df8d89888a8d8d8c8e)
	(_ent
		(_time 1562033515827)
	)
	(_comp
		(cacheI2
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 4 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 57(_ent (_in))))
				(_port(_int reset -1 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 6 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 7 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 16)))))
				(_gen(_int BP -4 0 67(_ent((i 8)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_port(_int pronto -1 0 83(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 84(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 6 0 84(_ent (_inout))))
			)
		)
	)
	(_inst U11 0 99(_comp cacheI2)
		(_port
			((data_in)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((data_out)(data_out(d_31_0)))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI2)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_port(_int data_out 0 0 34(_ent(_out))))
		(_sig(_int done -1 0 90(_arch(_uni))))
		(_sig(_int r -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 92(_arch(_uni))))
		(_sig(_int endereco 1 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 99(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 99(_int(9(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 7 -1)
)
I 000043 55 1569          1562039280268 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562039280269 2019.07.02 00:48:00)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code c9cf9e9cc29dcbdfc9ccd8939bcfc1cfcccfc0cecd)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562039280333 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562039280334 2019.07.02 00:48:00)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 17114710124315011544034d421112101510131115)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000052 55 2369          1562039280394 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562039280395 2019.07.02 00:48:00)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 46401644451011514644531c1440474045404e4043)
	(_ent
		(_time 1562032744442)
	)
	(_comp
		(TB_CacheI2
			(_object
				(_port(_int data_out 1 0 46(_ent (_in))))
				(_port(_int Clock -1 0 47(_ent (_out))))
				(_port(_int Enable -1 0 48(_ent (_out))))
				(_port(_int enderecoIn 1 0 49(_ent (_out))))
				(_port(_int reset -1 0 50(_ent (_out))))
				(_port(_int w -1 0 51(_ent (_out))))
			)
		)
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
				(_port(_int data_out 0 0 41(_ent (_out))))
			)
		)
	)
	(_inst U1 0 68(_comp TB_CacheI2)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . TB_CacheI2)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 78(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 46(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 57(_arch(_uni))))
		(_sig(_int Enable -1 0 58(_arch(_uni))))
		(_sig(_int reset -1 0 59(_arch(_uni))))
		(_sig(_int w -1 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out 2 0 61(_arch(_uni))))
		(_sig(_int enderecoIn 2 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1465          1562039280418 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562039280419 2019.07.02 00:48:00)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code 65623265613232736f61703f3d6667636663646366)
	(_ent
		(_time 1562033391739)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000055 55 1463          1562039328385 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562039328386 2019.07.02 00:48:48)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code c694cd93c19191d0ccc2d39c9ec0c5c0c7c0c5c0ce)
	(_ent
		(_time 1562032744089)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562039328478 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562039328479 2019.07.02 00:48:48)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 24772f20217324332177357e212326222522702326)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4664          1562039328561 Fub1
(_unit VHDL(fub1 0 27(fub1 0 38))
	(_version vde)
	(_time 1562039328562 2019.07.02 00:48:48)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 72207d727525246175716429267470717374747577)
	(_ent
		(_time 1562033515827)
	)
	(_comp
		(cacheI2
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 4 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 57(_ent (_in))))
				(_port(_int reset -1 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 6 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 7 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 16)))))
				(_gen(_int BP -4 0 67(_ent((i 8)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_port(_int pronto -1 0 83(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 84(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 6 0 84(_ent (_inout))))
			)
		)
	)
	(_inst U11 0 99(_comp cacheI2)
		(_port
			((data_in)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((data_out)(data_out(d_31_0)))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI2)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_port(_int data_out 0 0 34(_ent(_out))))
		(_sig(_int done -1 0 90(_arch(_uni))))
		(_sig(_int r -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 92(_arch(_uni))))
		(_sig(_int endereco 1 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 99(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 99(_int(9(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 7 -1)
)
I 000043 55 1569          1562039328622 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562039328623 2019.07.02 00:48:48)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code b1e2bce5b2e5b3a7b1b4a0ebe3b7b9b7b4b7b8b6b5)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562039328685 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562039328686 2019.07.02 00:48:48)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code efbce2bcbbbbedf9edbcfbb5bae9eae8ede8ebe9ed)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000052 55 2369          1562039328753 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562039328754 2019.07.02 00:48:48)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 2e7d7b2a7e7879392e2c3b747c282f282d2826282b)
	(_ent
		(_time 1562032744442)
	)
	(_comp
		(TB_CacheI2
			(_object
				(_port(_int data_out 1 0 46(_ent (_in))))
				(_port(_int Clock -1 0 47(_ent (_out))))
				(_port(_int Enable -1 0 48(_ent (_out))))
				(_port(_int enderecoIn 1 0 49(_ent (_out))))
				(_port(_int reset -1 0 50(_ent (_out))))
				(_port(_int w -1 0 51(_ent (_out))))
			)
		)
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
				(_port(_int data_out 0 0 41(_ent (_out))))
			)
		)
	)
	(_inst U1 0 68(_comp TB_CacheI2)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . TB_CacheI2)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 78(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 46(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 57(_arch(_uni))))
		(_sig(_int Enable -1 0 58(_arch(_uni))))
		(_sig(_int reset -1 0 59(_arch(_uni))))
		(_sig(_int w -1 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out 2 0 61(_arch(_uni))))
		(_sig(_int enderecoIn 2 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1465          1562039328780 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562039328781 2019.07.02 00:48:48)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code 4d1f1f4f181a1a5b47495817154e4f4b4e4b4c4b4e)
	(_ent
		(_time 1562033391739)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000055 55 1463          1562039371909 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562039371911 2019.07.02 00:49:31)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code c2ccc397c19595d4c8c6d7989ac4c1c4c3c4c1c4ca)
	(_ent
		(_time 1562032744089)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562039372040 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562039372041 2019.07.02 00:49:32)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 4e414f4c1a194e594b1d5f144b494c484f481a494c)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4664          1562039372143 Fub1
(_unit VHDL(fub1 0 27(fub1 0 38))
	(_version vde)
	(_time 1562039372144 2019.07.02 00:49:32)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code aca2a9fafafbfabfabafbaf7f8aaaeafadaaaaaba9)
	(_ent
		(_time 1562033515827)
	)
	(_comp
		(cacheI2
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 4 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 57(_ent (_in))))
				(_port(_int reset -1 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 6 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 7 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 16)))))
				(_gen(_int BP -4 0 67(_ent((i 8)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_port(_int pronto -1 0 83(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 84(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 6 0 84(_ent (_inout))))
			)
		)
	)
	(_inst U11 0 99(_comp cacheI2)
		(_port
			((data_in)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((data_out)(data_out(d_31_0)))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI2)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_port(_int data_out 0 0 34(_ent(_out))))
		(_sig(_int done -1 0 90(_arch(_uni))))
		(_sig(_int r -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 92(_arch(_uni))))
		(_sig(_int endereco 1 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 99(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 99(_int(9(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 7 -1)
)
I 000043 55 1569          1562039372208 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562039372209 2019.07.02 00:49:32)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code faf5fdaaa9aef8ecfaffeba0a8fcf2fcfffcf3fdfe)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562039372263 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562039372264 2019.07.02 00:49:32)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 2926292d227d2b3f2b7a3d737c2f2c2e2b2e2d2f2b)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000052 55 2369          1562039372323 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562039372324 2019.07.02 00:49:32)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 68676868653e3f7f686a7d323a6e696e6b6e606e6d)
	(_ent
		(_time 1562032744442)
	)
	(_comp
		(TB_CacheI2
			(_object
				(_port(_int data_out 1 0 46(_ent (_in))))
				(_port(_int Clock -1 0 47(_ent (_out))))
				(_port(_int Enable -1 0 48(_ent (_out))))
				(_port(_int enderecoIn 1 0 49(_ent (_out))))
				(_port(_int reset -1 0 50(_ent (_out))))
				(_port(_int w -1 0 51(_ent (_out))))
			)
		)
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
				(_port(_int data_out 0 0 41(_ent (_out))))
			)
		)
	)
	(_inst U1 0 68(_comp TB_CacheI2)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . TB_CacheI2)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 78(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 46(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 57(_arch(_uni))))
		(_sig(_int Enable -1 0 58(_arch(_uni))))
		(_sig(_int reset -1 0 59(_arch(_uni))))
		(_sig(_int w -1 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out 2 0 61(_arch(_uni))))
		(_sig(_int enderecoIn 2 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1465          1562039372355 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562039372356 2019.07.02 00:49:32)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code 8789808981d0d0918d8392dddf8485818481868184)
	(_ent
		(_time 1562033391739)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000055 55 1463          1562039465931 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562039465932 2019.07.02 00:51:05)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 11411016114646071b15044b491712171017121719)
	(_ent
		(_time 1562032744089)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562039466043 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562039466044 2019.07.02 00:51:06)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 7e2f7e7f2a297e697b2d6f247b797c787f782a797c)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4664          1562039466145 Fub1
(_unit VHDL(fub1 0 27(fub1 0 38))
	(_version vde)
	(_time 1562039466146 2019.07.02 00:51:06)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code dc8cd88f8a8b8acfdbdfca8788dadedfdddadadbd9)
	(_ent
		(_time 1562033515827)
	)
	(_comp
		(cacheI2
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 4 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 57(_ent (_in))))
				(_port(_int reset -1 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 6 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 7 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 16)))))
				(_gen(_int BP -4 0 67(_ent((i 8)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_port(_int pronto -1 0 83(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 84(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 6 0 84(_ent (_inout))))
			)
		)
	)
	(_inst U11 0 99(_comp cacheI2)
		(_port
			((data_in)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((data_out)(data_out(d_31_0)))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI2)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_port(_int data_out 0 0 34(_ent(_out))))
		(_sig(_int done -1 0 90(_arch(_uni))))
		(_sig(_int r -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 92(_arch(_uni))))
		(_sig(_int endereco 1 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 99(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 99(_int(9(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 7 -1)
)
I 000043 55 1569          1562039466213 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562039466214 2019.07.02 00:51:06)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code 2a7b2d2e797e283c2a2f3b70782c222c2f2c232d2e)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562039466269 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562039466270 2019.07.02 00:51:06)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 59085e5a520d5b4f5b0a4d030c5f5c5e5b5e5d5f5b)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000052 55 2369          1562039466331 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562039466332 2019.07.02 00:51:06)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 98c99f9795cecf8f989a8dc2ca9e999e9b9e909e9d)
	(_ent
		(_time 1562032744442)
	)
	(_comp
		(TB_CacheI2
			(_object
				(_port(_int data_out 1 0 46(_ent (_in))))
				(_port(_int Clock -1 0 47(_ent (_out))))
				(_port(_int Enable -1 0 48(_ent (_out))))
				(_port(_int enderecoIn 1 0 49(_ent (_out))))
				(_port(_int reset -1 0 50(_ent (_out))))
				(_port(_int w -1 0 51(_ent (_out))))
			)
		)
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
				(_port(_int data_out 0 0 41(_ent (_out))))
			)
		)
	)
	(_inst U1 0 68(_comp TB_CacheI2)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . TB_CacheI2)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 78(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 46(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 57(_arch(_uni))))
		(_sig(_int Enable -1 0 58(_arch(_uni))))
		(_sig(_int reset -1 0 59(_arch(_uni))))
		(_sig(_int w -1 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out 2 0 61(_arch(_uni))))
		(_sig(_int enderecoIn 2 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1465          1562039466356 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562039466357 2019.07.02 00:51:06)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code b7e7b7e3b1e0e0a1bdb3a2edefb4b5b1b4b1b6b1b4)
	(_ent
		(_time 1562033391739)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000055 55 1463          1562039507164 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562039507165 2019.07.02 00:51:47)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 232c232721747435292736797b252025222520252b)
	(_ent
		(_time 1562032744089)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562039507268 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562039507269 2019.07.02 00:51:47)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 818f808f81d6819684d290db848683878087d58683)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4664          1562039507353 Fub1
(_unit VHDL(fub1 0 27(fub1 0 38))
	(_version vde)
	(_time 1562039507354 2019.07.02 00:51:47)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code dfd0da8c8c8889ccd8dcc9848bd9dddcded9d9d8da)
	(_ent
		(_time 1562033515827)
	)
	(_comp
		(cacheI2
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 4 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 57(_ent (_in))))
				(_port(_int reset -1 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 6 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 7 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 16)))))
				(_gen(_int BP -4 0 67(_ent((i 8)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_port(_int pronto -1 0 83(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 84(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 6 0 84(_ent (_inout))))
			)
		)
	)
	(_inst U11 0 99(_comp cacheI2)
		(_port
			((data_in)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((data_out)(data_out(d_31_0)))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI2)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_port(_int data_out 0 0 34(_ent(_out))))
		(_sig(_int done -1 0 90(_arch(_uni))))
		(_sig(_int r -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 92(_arch(_uni))))
		(_sig(_int endereco 1 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 99(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 99(_int(9(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 7 -1)
)
I 000043 55 1569          1562039507414 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562039507415 2019.07.02 00:51:47)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code 1d131d1a4b491f0b1d180c474f1b151b181b141a19)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562039507515 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562039507516 2019.07.02 00:51:47)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 7b757b7a2b2f796d79286f212e7d7e7c797c7f7d79)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000052 55 2369          1562039507583 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562039507584 2019.07.02 00:51:47)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code bab4baeeeeecedadbab8afe0e8bcbbbcb9bcb2bcbf)
	(_ent
		(_time 1562032744442)
	)
	(_comp
		(TB_CacheI2
			(_object
				(_port(_int data_out 1 0 46(_ent (_in))))
				(_port(_int Clock -1 0 47(_ent (_out))))
				(_port(_int Enable -1 0 48(_ent (_out))))
				(_port(_int enderecoIn 1 0 49(_ent (_out))))
				(_port(_int reset -1 0 50(_ent (_out))))
				(_port(_int w -1 0 51(_ent (_out))))
			)
		)
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
				(_port(_int data_out 0 0 41(_ent (_out))))
			)
		)
	)
	(_inst U1 0 68(_comp TB_CacheI2)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . TB_CacheI2)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 78(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 46(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 57(_arch(_uni))))
		(_sig(_int Enable -1 0 58(_arch(_uni))))
		(_sig(_int reset -1 0 59(_arch(_uni))))
		(_sig(_int w -1 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out 2 0 61(_arch(_uni))))
		(_sig(_int enderecoIn 2 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1465          1562039507612 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562039507613 2019.07.02 00:51:47)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code d9d6de8bd18e8ecfd3ddcc8381dadbdfdadfd8dfda)
	(_ent
		(_time 1562033391739)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
V 000051 55 1279          1562039507683 TB_CacheI2
(_unit VHDL(tb_cachei2 0 27(tb_cachei2 0 38))
	(_version vde)
	(_time 1562039507684 2019.07.02 00:51:47)
	(_source(\./../compile/TB_CacheI2.vhd\))
	(_parameters tan)
	(_code 27292623227325312677367d75212f2122212e2425)
	(_ent
		(_time 1562037242321)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int Enable -1 0 31(_ent(_out))))
		(_port(_int reset -1 0 32(_ent(_out))))
		(_port(_int w -1 0 33(_ent(_out))))
		(_port(_int enderecoIn 0 0 34(_ent(_out))))
		(_cnst(_int PERIOD -2 0 60(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 61(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 44(_prcs(_wait_for)(_trgt(2)(3)(4)(5)))))
			(clockP(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB_CacheI2 3 -1)
)
I 000055 55 1463          1562040354676 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562040354678 2019.07.02 01:05:54)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code bfb1bdebe8e8e8a9b5bbaae5e7b9bcb9beb9bcb9b7)
	(_ent
		(_time 1562032744089)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562040354775 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562040354776 2019.07.02 01:05:54)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 1d121d1a484a1d0a184e0c47181a1f1b1c1b491a1f)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4664          1562040354852 Fub1
(_unit VHDL(fub1 0 27(fub1 0 38))
	(_version vde)
	(_time 1562040354853 2019.07.02 01:05:54)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 6b656f6a3c3c3d786c687d303f6d69686a6d6d6c6e)
	(_ent
		(_time 1562033515827)
	)
	(_comp
		(cacheI2
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 4 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 57(_ent (_in))))
				(_port(_int reset -1 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 6 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 7 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 16)))))
				(_gen(_int BP -4 0 67(_ent((i 8)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_port(_int pronto -1 0 83(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 84(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 6 0 84(_ent (_inout))))
			)
		)
	)
	(_inst U11 0 99(_comp cacheI2)
		(_port
			((data_in)(dado(d_31_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((data_out)(data_out(d_31_0)))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI2)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_31_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_port(_int data_out 0 0 34(_ent(_out))))
		(_sig(_int done -1 0 90(_arch(_uni))))
		(_sig(_int r -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado 1 0 92(_arch(_uni))))
		(_sig(_int endereco 1 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 2 0 99(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 3 0 99(_int(9(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 7 -1)
)
I 000043 55 1569          1562040354906 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562040354907 2019.07.02 01:05:54)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code 9a959c95c9ce988c9a9f8bc0c89c929c9f9c939d9e)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562040354958 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562040354959 2019.07.02 01:05:54)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code d8d7de8ad28cdaceda8bcc828ddedddfdadfdcdeda)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000052 55 2369          1562040355014 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562040355015 2019.07.02 01:05:55)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 07080001055150100705125d5501060104010f0102)
	(_ent
		(_time 1562032744442)
	)
	(_comp
		(TB_CacheI2
			(_object
				(_port(_int data_out 1 0 46(_ent (_in))))
				(_port(_int Clock -1 0 47(_ent (_out))))
				(_port(_int Enable -1 0 48(_ent (_out))))
				(_port(_int enderecoIn 1 0 49(_ent (_out))))
				(_port(_int reset -1 0 50(_ent (_out))))
				(_port(_int w -1 0 51(_ent (_out))))
			)
		)
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
				(_port(_int data_out 0 0 41(_ent (_out))))
			)
		)
	)
	(_inst U1 0 68(_comp TB_CacheI2)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . TB_CacheI2)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 78(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 46(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 57(_arch(_uni))))
		(_sig(_int Enable -1 0 58(_arch(_uni))))
		(_sig(_int reset -1 0 59(_arch(_uni))))
		(_sig(_int w -1 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out 2 0 61(_arch(_uni))))
		(_sig(_int enderecoIn 2 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1539          1562040355035 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562040355036 2019.07.02 01:05:55)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code 26282622217171302c23337c7e2524202520272025)
	(_ent
		(_time 1562033391739)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 4 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 5 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
			(line__30(_arch 1 0 30(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 6 -1)
)
V 000051 55 1279          1562040355089 TB_CacheI2
(_unit VHDL(tb_cachei2 0 27(tb_cachei2 0 38))
	(_version vde)
	(_time 1562040355090 2019.07.02 01:05:55)
	(_source(\./../compile/TB_CacheI2.vhd\))
	(_parameters tan)
	(_code 555a5256520157435405440f07535d5350535c5657)
	(_ent
		(_time 1562037242321)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int Enable -1 0 31(_ent(_out))))
		(_port(_int reset -1 0 32(_ent(_out))))
		(_port(_int w -1 0 33(_ent(_out))))
		(_port(_int enderecoIn 0 0 34(_ent(_out))))
		(_cnst(_int PERIOD -2 0 60(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 61(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 44(_prcs(_wait_for)(_trgt(2)(3)(4)(5)))))
			(clockP(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB_CacheI2 3 -1)
)
I 000055 55 1463          1562040737932 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562040737933 2019.07.02 01:12:17)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code d1d28383d18686c7dbd5c48b89d7d2d7d0d7d2d7d9)
	(_ent
		(_time 1562040737925)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562040738047 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562040738048 2019.07.02 01:12:18)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 3e3c6e3b6a693e293b6d2f643b393c383f386a393c)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4832          1562040738195 Fub1
(_unit VHDL(fub1 0 27(fub1 0 38))
	(_version vde)
	(_time 1562040738196 2019.07.02 01:12:18)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code dbd88f888c8c8dc8dcd8cd808fddd9d8dadddddcde)
	(_ent
		(_time 1562040738126)
	)
	(_comp
		(cacheI2
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int reset -1 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 16)))))
				(_gen(_int BP -4 0 67(_ent((i 8)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_port(_int pronto -1 0 83(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 84(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 8 0 84(_ent (_inout))))
			)
		)
	)
	(_inst U11 0 99(_comp cacheI2)
		(_port
			((data_in)(dado(d_15_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((data_out)(data_out(d_15_0)))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI2)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_15_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 34(_ent(_out))))
		(_sig(_int done -1 0 90(_arch(_uni))))
		(_sig(_int r -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int dado 2 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int endereco 3 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 4 0 99(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 5 0 99(_int(9(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 7 -1)
)
I 000043 55 1569          1562040738294 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562040738295 2019.07.02 01:12:18)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code 383a6f3d326c3a2e383d29626a3e303e3d3e313f3c)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562040738353 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562040738354 2019.07.02 01:12:18)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 77752076722375617524632d227172707570737175)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000055 55 1539          1562040738445 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562040738446 2019.07.02 01:12:18)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code d5d68587d18282c3dfd0c08f8dd6d7d3d6d3d4d3d6)
	(_ent
		(_time 1562033391739)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 4 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 5 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
			(line__30(_arch 1 0 30(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 6 -1)
)
V 000051 55 1279          1562040738510 TB_CacheI2
(_unit VHDL(tb_cachei2 0 27(tb_cachei2 0 38))
	(_version vde)
	(_time 1562040738511 2019.07.02 01:12:18)
	(_source(\./../compile/TB_CacheI2.vhd\))
	(_parameters tan)
	(_code 13114314124711051243024941151b1516151a1011)
	(_ent
		(_time 1562037242321)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int Enable -1 0 31(_ent(_out))))
		(_port(_int reset -1 0 32(_ent(_out))))
		(_port(_int w -1 0 33(_ent(_out))))
		(_port(_int enderecoIn 0 0 34(_ent(_out))))
		(_cnst(_int PERIOD -2 0 60(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 61(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 44(_prcs(_wait_for)(_trgt(2)(3)(4)(5)))))
			(clockP(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB_CacheI2 3 -1)
)
I 000055 55 1463          1562040810362 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562040810363 2019.07.02 01:13:30)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code c7c6c192c19090d1cdc3d29d9fc1c4c1c6c1c4c1cf)
	(_ent
		(_time 1562040737924)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562040810464 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562040810465 2019.07.02 01:13:30)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 24242020217324332177357e212326222522702326)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4832          1562040810565 Fub1
(_unit VHDL(fub1 0 27(fub1 0 38))
	(_version vde)
	(_time 1562040810566 2019.07.02 01:13:30)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 8283828d85d5d491858194d9d68480818384848587)
	(_ent
		(_time 1562040738125)
	)
	(_comp
		(cacheI2
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int reset -1 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 16)))))
				(_gen(_int BP -4 0 67(_ent((i 8)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_port(_int pronto -1 0 83(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 84(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 8 0 84(_ent (_inout))))
			)
		)
	)
	(_inst U11 0 99(_comp cacheI2)
		(_port
			((data_in)(dado(d_15_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((data_out)(data_out(d_15_0)))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI2)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_15_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 34(_ent(_out))))
		(_sig(_int done -1 0 90(_arch(_uni))))
		(_sig(_int r -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int dado 2 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int endereco 3 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 4 0 99(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 5 0 99(_int(9(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 7 -1)
)
I 000043 55 1569          1562040810625 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562040810626 2019.07.02 01:13:30)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code c1c1c394c295c3d7c1c4d09b93c7c9c7c4c7c8c6c5)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562040810694 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562040810695 2019.07.02 01:13:30)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 0f0f0c095b5b0d190d5c1b555a090a080d080b090d)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000055 55 1539          1562040810788 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562040810789 2019.07.02 01:13:30)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code 6c6d686c3e3b3b7a66697936346f6e6a6f6a6d6a6f)
	(_ent
		(_time 1562033391739)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 4 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 5 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
			(line__30(_arch 1 0 30(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 6 -1)
)
V 000051 55 1363          1562040810845 TB_CacheI2
(_unit VHDL(tb_cachei2 0 27(tb_cachei2 0 38))
	(_version vde)
	(_time 1562040810846 2019.07.02 01:13:30)
	(_source(\./../compile/TB_CacheI2.vhd\))
	(_parameters tan)
	(_code 9b9b9894cbcf998d9acb8ac1c99d939d9e9d929899)
	(_ent
		(_time 1562040810841)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int Enable -1 0 31(_ent(_out))))
		(_port(_int reset -1 0 32(_ent(_out))))
		(_port(_int w -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 1 0 34(_ent(_out))))
		(_cnst(_int PERIOD -2 0 60(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 61(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 44(_prcs(_wait_for)(_trgt(2)(3)(4)(5)))))
			(clockP(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB_CacheI2 3 -1)
)
I 000055 55 1463          1562040928916 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562040928917 2019.07.02 01:15:28)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code d9dbde8bd18e8ecfd3ddcc8381dfdadfd8dfdadfd1)
	(_ent
		(_time 1562040737924)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562040929023 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562040929024 2019.07.02 01:15:29)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 47444045411047504214561d424045414641134045)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4832          1562040929111 Fub1
(_unit VHDL(fub1 0 27(fub1 0 38))
	(_version vde)
	(_time 1562040929112 2019.07.02 01:15:29)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 9597969b95c2c386929683cec19397969493939290)
	(_ent
		(_time 1562040738125)
	)
	(_comp
		(cacheI2
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int reset -1 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 16)))))
				(_gen(_int BP -4 0 67(_ent((i 8)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_port(_int pronto -1 0 83(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 84(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 8 0 84(_ent (_inout))))
			)
		)
	)
	(_inst U11 0 99(_comp cacheI2)
		(_port
			((data_in)(dado(d_15_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((data_out)(data_out(d_15_0)))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI2)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_15_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 34(_ent(_out))))
		(_sig(_int done -1 0 90(_arch(_uni))))
		(_sig(_int r -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int dado 2 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int endereco 3 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 4 0 99(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 5 0 99(_int(9(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 7 -1)
)
I 000043 55 1569          1562040929175 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562040929176 2019.07.02 01:15:29)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code e3e0e2b0e2b7e1f5e3e6f2b9b1e5ebe5e6e5eae4e7)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562040929239 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562040929240 2019.07.02 01:15:29)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 222120262276203420713678772427252025262420)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000052 55 2623          1562040929302 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562040929303 2019.07.02 01:15:29)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 60636260653637776062753a326661666366686665)
	(_ent
		(_time 1562032744442)
	)
	(_comp
		(TB_CacheI2
			(_object
				(_port(_int data_out 2 0 46(_ent (_in))))
				(_port(_int Clock -1 0 47(_ent (_out))))
				(_port(_int Enable -1 0 48(_ent (_out))))
				(_port(_int enderecoIn 3 0 49(_ent (_out))))
				(_port(_int reset -1 0 50(_ent (_out))))
				(_port(_int w -1 0 51(_ent (_out))))
			)
		)
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
				(_port(_int data_out 1 0 41(_ent (_out))))
			)
		)
	)
	(_inst U1 0 68(_comp TB_CacheI2)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . TB_CacheI2)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 78(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 57(_arch(_uni))))
		(_sig(_int Enable -1 0 58(_arch(_uni))))
		(_sig(_int reset -1 0 59(_arch(_uni))))
		(_sig(_int w -1 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 61(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 4 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 5 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1539          1562040929332 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562040929333 2019.07.02 01:15:29)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code 7f7d7a7e28282869757a6a25277c7d797c797e797c)
	(_ent
		(_time 1562033391739)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 4 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 5 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
			(line__30(_arch 1 0 30(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 6 -1)
)
V 000051 55 1363          1562040929403 TB_CacheI2
(_unit VHDL(tb_cachei2 0 27(tb_cachei2 0 38))
	(_version vde)
	(_time 1562040929404 2019.07.02 01:15:29)
	(_source(\./../compile/TB_CacheI2.vhd\))
	(_parameters tan)
	(_code bebdbceae9eabca8bfeeafe4ecb8b6b8bbb8b7bdbc)
	(_ent
		(_time 1562040810840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int Enable -1 0 31(_ent(_out))))
		(_port(_int reset -1 0 32(_ent(_out))))
		(_port(_int w -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 1 0 34(_ent(_out))))
		(_cnst(_int PERIOD -2 0 60(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 61(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 44(_prcs(_wait_for)(_trgt(2)(3)(4)(5)))))
			(clockP(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB_CacheI2 3 -1)
)
V 000051 55 1363          1562041069484 TB_CacheI2
(_unit VHDL(tb_cachei2 0 27(tb_cachei2 0 38))
	(_version vde)
	(_time 1562041069485 2019.07.02 01:17:49)
	(_source(\./../compile/TB_CacheI2.vhd\))
	(_parameters tan)
	(_code ecede1bfbdb8eefaedbcfdb6beeae4eae9eae5efee)
	(_ent
		(_time 1562040810840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int Enable -1 0 31(_ent(_out))))
		(_port(_int reset -1 0 32(_ent(_out))))
		(_port(_int w -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 1 0 34(_ent(_out))))
		(_cnst(_int PERIOD -2 0 60(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 61(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 44(_prcs(_wait_for)(_trgt(2)(3)(4)(5)))))
			(clockP(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB_CacheI2 3 -1)
)
I 000055 55 1463          1562041228239 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562041228240 2019.07.02 01:20:28)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 1a481f1d4a4d4d0c101e0f40421c191c1b1c191c12)
	(_ent
		(_time 1562040737924)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562041228345 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562041228346 2019.07.02 01:20:28)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 77247376712077607224662d727075717671237075)
	(_ent
		(_time 1562024927307)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4832          1562041228427 Fub1
(_unit VHDL(fub1 0 27(fub1 0 38))
	(_version vde)
	(_time 1562041228428 2019.07.02 01:20:28)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code d587d586d58283c6d2d6c38e81d3d7d6d4d3d3d2d0)
	(_ent
		(_time 1562040738125)
	)
	(_comp
		(cacheI2
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int reset -1 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 16)))))
				(_gen(_int BP -4 0 67(_ent((i 8)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_port(_int pronto -1 0 83(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 84(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 8 0 84(_ent (_inout))))
			)
		)
	)
	(_inst U11 0 99(_comp cacheI2)
		(_port
			((data_in)(dado(d_15_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((data_out)(data_out(d_15_0)))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI2)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_15_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 34(_ent(_out))))
		(_sig(_int done -1 0 90(_arch(_uni))))
		(_sig(_int r -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int dado 2 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int endereco 3 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 4 0 99(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 5 0 99(_int(9(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 7 -1)
)
I 000043 55 1569          1562041228473 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562041228474 2019.07.02 01:20:28)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code f4a7f6a4f2a0f6e2f4f1e5aea6f2fcf2f1f2fdf3f0)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562041228521 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562041228522 2019.07.02 01:20:28)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 237020272277213521703779762526242124272521)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000052 55 2623          1562041228572 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562041228573 2019.07.02 01:20:28)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 6231616265343575626077383064636461646a6467)
	(_ent
		(_time 1562032744442)
	)
	(_comp
		(TB_CacheI2
			(_object
				(_port(_int data_out 2 0 46(_ent (_in))))
				(_port(_int Clock -1 0 47(_ent (_out))))
				(_port(_int Enable -1 0 48(_ent (_out))))
				(_port(_int enderecoIn 3 0 49(_ent (_out))))
				(_port(_int reset -1 0 50(_ent (_out))))
				(_port(_int w -1 0 51(_ent (_out))))
			)
		)
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
				(_port(_int data_out 1 0 41(_ent (_out))))
			)
		)
	)
	(_inst U1 0 68(_comp TB_CacheI2)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . TB_CacheI2)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 78(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 57(_arch(_uni))))
		(_sig(_int Enable -1 0 58(_arch(_uni))))
		(_sig(_int reset -1 0 59(_arch(_uni))))
		(_sig(_int w -1 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 61(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 4 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 5 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1542          1562041228591 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562041228592 2019.07.02 01:20:28)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code 71237570712626677b73642b297273777277707772)
	(_ent
		(_time 1562033391739)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 4 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 5 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
			(line__30(_arch 1 0 30(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 6 -1)
)
V 000051 55 1363          1562041228641 TB_CacheI2
(_unit VHDL(tb_cachei2 0 27(tb_cachei2 0 38))
	(_version vde)
	(_time 1562041228642 2019.07.02 01:20:28)
	(_source(\./../compile/TB_CacheI2.vhd\))
	(_parameters tan)
	(_code a0f3a3f7a2f4a2b6a1f0b1faf2a6a8a6a5a6a9a3a2)
	(_ent
		(_time 1562040810840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int Enable -1 0 31(_ent(_out))))
		(_port(_int reset -1 0 32(_ent(_out))))
		(_port(_int w -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 1 0 34(_ent(_out))))
		(_cnst(_int PERIOD -2 0 60(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 61(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 44(_prcs(_wait_for)(_trgt(2)(3)(4)(5)))))
			(clockP(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB_CacheI2 3 -1)
)
I 000044 55 3166          1562042283547 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562042283548 2019.07.02 01:38:03)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 5a0b58590a0d5a4d5f094b005f5d585c5b5c0e5d58)
	(_ent
		(_time 1562042283543)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(8)(0)(1)(4)(6))(_mon)(_read(7)(2)(3)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
I 000044 55 3166          1562042293858 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562042293859 2019.07.02 01:38:13)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code a3a5a9f4a1f4a3b4a6f0b2f9a6a4a1a5a2a5f7a4a1)
	(_ent
		(_time 1562042283542)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(8)(0)(1)(4)(6))(_mon)(_read(7)(2)(3)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
I 000044 55 3166          1562042331062 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562042331063 2019.07.02 01:38:51)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code f6a0fda6f1a1f6e1f3a5e7acf3f1f4f0f7f0a2f1f4)
	(_ent
		(_time 1562042331054)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(8)(0)(1)(4)(6))(_mon)(_read(7)(2)(3)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
I 000044 55 3166          1562043437298 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562043437299 2019.07.02 01:57:17)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 303f6035316730273563216a353732363136643732)
	(_ent
		(_time 1562042331053)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(8)(0)(1)(4)(6))(_mon)(_read(7)(2)(3)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
I 000055 55 1461          1562043546545 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562043546546 2019.07.02 01:59:06)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code f2f7f4a2f1a5a5e4f8f6e7a8aaf4f1f4f3f4f1f4fa)
	(_ent
		(_time 1562043546532)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \8\ (_ent gms((i 8)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562043546595 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562043546596 2019.07.02 01:59:06)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 21252525217621362472307b242623272027752623)
	(_ent
		(_time 1562042331053)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4832          1562043546632 Fub1
(_unit VHDL(fub1 0 27(fub1 0 38))
	(_version vde)
	(_time 1562043546633 2019.07.02 01:59:06)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 50555052550706435753460b045652535156565755)
	(_ent
		(_time 1562040738125)
	)
	(_comp
		(cacheI2
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int reset -1 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 16)))))
				(_gen(_int BP -4 0 67(_ent((i 8)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_port(_int pronto -1 0 83(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 84(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 8 0 84(_ent (_inout))))
			)
		)
	)
	(_inst U11 0 99(_comp cacheI2)
		(_port
			((data_in)(dado(d_15_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((data_out)(data_out(d_15_0)))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI2)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_15_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 34(_ent(_out))))
		(_sig(_int done -1 0 90(_arch(_uni))))
		(_sig(_int r -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int dado 2 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int endereco 3 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 4 0 99(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 5 0 99(_int(9(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 7 -1)
)
I 000043 55 1569          1562043546664 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562043546665 2019.07.02 01:59:06)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code 6f6b6d6f3b3b6d796f6a7e353d6967696a6966686b)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562043546694 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562043546695 2019.07.02 01:59:06)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 8f8b8d81dbdb8d998ddc9bd5da898a888d888b898d)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000055 55 1540          1562043546738 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562043546739 2019.07.02 01:59:06)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code aeababf9faf9f9b8a4acbbf4f6adaca8ada8afa8ad)
	(_ent
		(_time 1562043546736)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 4 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 5 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
			(line__30(_arch 1 0 30(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 6 -1)
)
I 000055 55 1461          1562043595389 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562043595390 2019.07.02 01:59:55)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code beeeb9eaeae9e9a8b4baabe4e6b8bdb8bfb8bdb8b6)
	(_ent
		(_time 1562043546531)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \8\ (_ent gms((i 8)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562043595435 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562043595436 2019.07.02 01:59:55)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code edbcebbeb8baedfae8befcb7e8eaefebecebb9eaef)
	(_ent
		(_time 1562042331053)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4873          1562043595479 Fub1
(_unit VHDL(fub1 0 27(fub1 0 38))
	(_version vde)
	(_time 1562043595480 2019.07.02 01:59:55)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 1c4c1f1a4a4b4a0f1b1f0a47481a1e1f1d1a1a1b19)
	(_ent
		(_time 1562040738125)
	)
	(_comp
		(cacheI2
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int reset -1 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 16)))))
				(_gen(_int BP -4 0 67(_ent((i 8)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_port(_int pronto -1 0 83(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 84(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 8 0 84(_ent (_inout))))
			)
		)
	)
	(_inst U11 0 99(_comp cacheI2)
		(_port
			((data_in)(dado(d_15_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((data_out)(data_out(d_15_0)))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI2)
			(_gen
				((TAM_END)((i 14)))
			)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_15_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 34(_ent(_out))))
		(_sig(_int done -1 0 90(_arch(_uni))))
		(_sig(_int r -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int dado 2 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int endereco 3 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 4 0 99(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 5 0 99(_int(9(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 7 -1)
)
I 000043 55 1569          1562043595510 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562043595511 2019.07.02 01:59:55)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code 3b6a3a3e6b6f392d3b3e2a61693d333d3e3d323c3f)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562043595537 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562043595538 2019.07.02 01:59:55)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 5a0b5b59090e584c58094e000f5c5f5d585d5e5c58)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000055 55 1540          1562043595592 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562043595593 2019.07.02 01:59:55)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code 89d98f8781dede9f838b9cd3d18a8b8f8a8f888f8a)
	(_ent
		(_time 1562043546735)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 4 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 5 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
			(line__30(_arch 1 0 30(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 6 -1)
)
I 000055 55 1461          1562043636361 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562043636362 2019.07.02 02:00:36)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code c7c8c092c19090d1cdc3d29d9fc1c4c1c6c1c4c1cf)
	(_ent
		(_time 1562043546531)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \8\ (_ent gms((i 8)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562043636406 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562043636407 2019.07.02 02:00:36)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code f6f8f0a6f1a1f6e1f3a5e7acf3f1f4f0f7f0a2f1f4)
	(_ent
		(_time 1562042331053)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4873          1562043636448 Fub1
(_unit VHDL(fub1 0 27(fub1 0 38))
	(_version vde)
	(_time 1562043636449 2019.07.02 02:00:36)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 252a2620257273362226337e712327262423232220)
	(_ent
		(_time 1562040738125)
	)
	(_comp
		(cacheI2
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int reset -1 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 16)))))
				(_gen(_int BP -4 0 67(_ent((i 8)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_port(_int pronto -1 0 83(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 84(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 8 0 84(_ent (_inout))))
			)
		)
	)
	(_inst U11 0 99(_comp cacheI2)
		(_port
			((data_in)(dado(d_15_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((data_out)(data_out(d_15_0)))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI2)
			(_gen
				((TAM_END)((i 14)))
			)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_15_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 34(_ent(_out))))
		(_sig(_int done -1 0 90(_arch(_uni))))
		(_sig(_int r -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int dado 2 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int endereco 3 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 4 0 99(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 5 0 99(_int(9(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 7 -1)
)
I 000043 55 1569          1562043636477 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562043636478 2019.07.02 02:00:36)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code 444a4546421046524441551e16424c4241424d4340)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562043636505 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562043636506 2019.07.02 02:00:36)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 636d62636237617561307739366566646164676561)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000055 55 1540          1562043636567 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562043636568 2019.07.02 02:00:36)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code a2ada4f5a1f5f5b4a8a0b7f8faa1a0a4a1a4a3a4a1)
	(_ent
		(_time 1562043546735)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 4 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 5 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
			(line__30(_arch 1 0 30(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 6 -1)
)
V 000051 55 1307          1562043636593 TB_CacheI2
(_unit VHDL(tb_cachei2 0 27(tb_cachei2 0 38))
	(_version vde)
	(_time 1562043636594 2019.07.02 02:00:36)
	(_source(\./../compile/TB_CacheI2.vhd\))
	(_parameters tan)
	(_code a2aca3f5a2f6a0b4a2a4b3f8f0a4aaa4a7a4aba1a0)
	(_ent
		(_time 1562043636591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int Enable -1 0 31(_ent(_out))))
		(_port(_int reset -1 0 32(_ent(_out))))
		(_port(_int w -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 34(_ent(_out))))
		(_cnst(_int PERIOD -2 0 61(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 62(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 44(_prcs(_wait_for)(_trgt(2)(3)(4)(5)))))
			(clockP(_arch 1 0 60(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI2 3 -1)
)
I 000055 55 1461          1562043664872 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562043664873 2019.07.02 02:01:04)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 2b2d2c2f787c7c3d212f3e71732d282d2a2d282d23)
	(_ent
		(_time 1562043546531)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \8\ (_ent gms((i 8)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562043664927 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562043664928 2019.07.02 02:01:04)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code 696e6f69613e697e6c3a78336c6e6b6f686f3d6e6b)
	(_ent
		(_time 1562042331053)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4873          1562043664970 Fub1
(_unit VHDL(fub1 0 27(fub1 0 38))
	(_version vde)
	(_time 1562043664971 2019.07.02 02:01:04)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code 888e8a8785dfde9b8f8b9ed3dc8e8a8b898e8e8f8d)
	(_ent
		(_time 1562040738125)
	)
	(_comp
		(cacheI2
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int reset -1 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 16)))))
				(_gen(_int BP -4 0 67(_ent((i 8)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_port(_int pronto -1 0 83(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 84(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 8 0 84(_ent (_inout))))
			)
		)
	)
	(_inst U11 0 99(_comp cacheI2)
		(_port
			((data_in)(dado(d_15_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((data_out)(data_out(d_15_0)))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI2)
			(_gen
				((TAM_END)((i 14)))
			)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_15_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 34(_ent(_out))))
		(_sig(_int done -1 0 90(_arch(_uni))))
		(_sig(_int r -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int dado 2 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int endereco 3 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 4 0 99(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 5 0 99(_int(9(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 7 -1)
)
I 000043 55 1569          1562043664997 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562043664998 2019.07.02 02:01:04)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code a8afa8ffa2fcaabea8adb9f2faaea0aeadaea1afac)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562043665022 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562043665023 2019.07.02 02:01:05)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code c7c0c792c293c5d1c594d39d92c1c2c0c5c0c3c1c5)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000055 55 1540          1562043665063 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562043665064 2019.07.02 02:01:05)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code e6e0e1b5e1b1b1f0ece4f3bcbee5e4e0e5e0e7e0e5)
	(_ent
		(_time 1562043546735)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 4 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 5 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
			(line__30(_arch 1 0 30(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 6 -1)
)
V 000051 55 1307          1562043665088 TB_CacheI2
(_unit VHDL(tb_cachei2 0 27(tb_cachei2 0 38))
	(_version vde)
	(_time 1562043665089 2019.07.02 02:01:05)
	(_source(\./../compile/TB_CacheI2.vhd\))
	(_parameters tan)
	(_code 05020403025107130503145f57030d0300030c0607)
	(_ent
		(_time 1562043636590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int Enable -1 0 31(_ent(_out))))
		(_port(_int reset -1 0 32(_ent(_out))))
		(_port(_int w -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 34(_ent(_out))))
		(_cnst(_int PERIOD -2 0 61(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 62(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 44(_prcs(_wait_for)(_trgt(2)(3)(4)(5)))))
			(clockP(_arch 1 0 60(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI2 3 -1)
)
I 000055 55 1461          1562043717176 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562043717177 2019.07.02 02:01:57)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 7321707271242465797766292b757075727570757b)
	(_ent
		(_time 1562043546531)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \8\ (_ent gms((i 8)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
I 000044 55 3166          1562043717217 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562043717218 2019.07.02 02:01:57)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code a2f1a0f5a1f5a2b5a7f1b3f8a7a5a0a4a3a4f6a5a0)
	(_ent
		(_time 1562042331053)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4870          1562043717250 Fub1
(_unit VHDL(fub1 0 27(fub1 0 38))
	(_version vde)
	(_time 1562043717251 2019.07.02 02:01:57)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code c290c496c59594d1c5c1d49996c4c0c1c3c4c4c5c7)
	(_ent
		(_time 1562043717247)
	)
	(_comp
		(cacheI2
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int reset -1 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 16)))))
				(_gen(_int BP -4 0 67(_ent((i 8)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_port(_int pronto -1 0 83(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 84(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 8 0 84(_ent (_inout))))
			)
		)
	)
	(_inst U11 0 99(_comp cacheI2)
		(_port
			((data_in)(dado(d_15_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{31~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((data_out)(data_out(d_7_0)))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI2)
			(_gen
				((TAM_END)((i 14)))
			)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_15_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int data_out 1 0 34(_ent(_out))))
		(_sig(_int done -1 0 90(_arch(_uni))))
		(_sig(_int r -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int dado 2 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int endereco 3 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~137 0 106(_array -1((_dto i 31 i 0)))))
		(_sig(_alias enderecoIn{31~downto~0}~0 4 0 99(_int(4(d_31_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 5 0 99(_int(9(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 7 -1)
)
V 000043 55 1569          1562043717271 TB
(_unit VHDL(tb_cachei 0 4(tb 0 7))
	(_version vde)
	(_time 1562043717272 2019.07.02 02:01:57)
	(_source(\./../src/tb_cache.vhd\))
	(_parameters tan)
	(_code e1b2e5b2e2b5e3f7e1e4f0bbb3e7e9e7e4e7e8e6e5)
	(_ent
		(_time 1562027587679)
	)
	(_comp
		(Fub1
			(_object
				(_port(_int Clock -1 0 11(_ent (_in))))
				(_port(_int Enable -1 0 12(_ent (_in))))
				(_port(_int w -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int enderecoIn 0 0 15(_ent (_in))))
			)
		)
	)
	(_inst dut 0 27(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((w)(w))
			((reset)(reset))
			((enderecoIn)(enderecoIn))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clock -1 0 20(_arch(_uni))))
		(_sig(_int Enable -1 0 21(_arch(_uni))))
		(_sig(_int w -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int enderecoIn 1 0 24(_arch(_uni))))
		(_prcs
			(simulation(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . TB 1 -1)
)
I 000049 55 1333          1562043717292 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562043717293 2019.07.02 02:01:57)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code f0a3f4a0f2a4f2e6f2a3e4aaa5f6f5f7f2f7f4f6f2)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000055 55 1540          1562043717321 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562043717322 2019.07.02 02:01:57)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code 10421217114747061a12054a481312161316111613)
	(_ent
		(_time 1562043546735)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 4 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 5 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
			(line__30(_arch 1 0 30(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 6 -1)
)
V 000051 55 1307          1562043717345 TB_CacheI2
(_unit VHDL(tb_cachei2 0 27(tb_cachei2 0 38))
	(_version vde)
	(_time 1562043717346 2019.07.02 02:01:57)
	(_source(\./../compile/TB_CacheI2.vhd\))
	(_parameters tan)
	(_code 1f4c1a184b4b1d091f190e454d1917191a19161c1d)
	(_ent
		(_time 1562043636590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int Enable -1 0 31(_ent(_out))))
		(_port(_int reset -1 0 32(_ent(_out))))
		(_port(_int w -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 34(_ent(_out))))
		(_cnst(_int PERIOD -2 0 61(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 62(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 44(_prcs(_wait_for)(_trgt(2)(3)(4)(5)))))
			(clockP(_arch 1 0 60(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI2 3 -1)
)
V 000055 55 1461          1562043841109 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562043841110 2019.07.02 02:04:01)
	(_source(\./../src/cacheI.vhd\))
	(_parameters tan)
	(_code 95c1929a91c2c2839f9180cfcd939693949396939d)
	(_ent
		(_time 1562043546531)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \14\ (_ent gms((i 14)))))
		(_gen(_int TAM_DADO -1 0 8 \8\ (_ent gms((i 8)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 5 -1)
)
V 000044 55 3166          1562043841147 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562043841148 2019.07.02 02:04:01)
	(_source(\./../src/ram.vhd\))
	(_parameters tan)
	(_code c491c291c193c4d3c197d59ec1c3c6c2c5c290c3c6)
	(_ent
		(_time 1562042331053)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent gms((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dado 2 0 47(_ent(_inout)(_lastevent))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(4)(6)(8))(_mon)(_read(2)(3)(7)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000045 55 4865          1562043841178 Fub1
(_unit VHDL(fub1 0 27(fub1 0 38))
	(_version vde)
	(_time 1562043841179 2019.07.02 02:04:01)
	(_source(\./../compile/Fub1.vhd\))
	(_parameters tan)
	(_code e3b7e1b1e5b4b5f0e4e0f5b8b7e5e1e0e2e5e5e4e6)
	(_ent
		(_time 1562043841174)
	)
	(_comp
		(cacheI2
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 14)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 256)))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int reset -1 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 16)))))
				(_gen(_int BP -4 0 67(_ent((i 8)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_port(_int pronto -1 0 83(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 84(_array -1((_dto c 6 i 0)))))
				(_port(_int dado 8 0 84(_ent (_inout))))
			)
		)
	)
	(_inst U11 0 99(_comp cacheI2)
		(_port
			((data_in)(dado(d_15_0)))
			((doneM)(done))
			((endereco_in)(enderecoIn{7~downto~0}~0))
			((reset)(reset))
			((R)(r))
			((data_out)(data_out(d_15_0)))
			((endereco_outM(_func 0))(endereco{31~downto~0}~0))
		)
		(_use(_ent . cacheI2)
			(_gen
				((TAM_END)((i 14)))
			)
			(_port
				((reset)(reset))
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(Enable))
			((ender)(endereco(d_31_0)))
			((r)(r))
			((w)(w))
			((pronto)(done))
			((dado)(dado(d_15_0)))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 16)))
				((BP)((i 8)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int Enable -1 0 30(_ent(_in))))
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 34(_ent(_out))))
		(_sig(_int done -1 0 90(_arch(_uni))))
		(_sig(_int r -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int dado 2 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int endereco 3 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias enderecoIn{7~downto~0}~0 4 0 99(_int(4(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 102(_array -1((_dto i 31 i 0)))))
		(_sig(_alias endereco{31~downto~0}~0 5 0 99(_int(9(d_31_0)))))
		(_subprogram
			(_int aldec_usn2slv32 0 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Fub1 7 -1)
)
V 000049 55 1333          1562043841215 behavior
(_unit VHDL(tb_adder 0 7(behavior 0 10))
	(_version vde)
	(_time 1562043841216 2019.07.02 02:04:01)
	(_source(\./../src/test.vhd\))
	(_parameters tan)
	(_code 025703040256001400511658570407050005060400)
	(_ent
		(_time 1562029285590)
	)
	(_comp
		(adder
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int count 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp adder)
		(_port
			((clk)(Clk))
			((reset)(reset))
			((count)(count))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int count 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000052 55 2617          1562043841237 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562043841238 2019.07.02 02:04:01)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 1247131515444505121007484014131411141a1417)
	(_ent
		(_time 1562032744442)
	)
	(_comp
		(TB_CacheI2
			(_object
				(_port(_int data_out 2 0 46(_ent (_in))))
				(_port(_int Clock -1 0 47(_ent (_out))))
				(_port(_int Enable -1 0 48(_ent (_out))))
				(_port(_int enderecoIn 3 0 49(_ent (_out))))
				(_port(_int reset -1 0 50(_ent (_out))))
				(_port(_int w -1 0 51(_ent (_out))))
			)
		)
		(Fub1
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int Enable -1 0 37(_ent (_in))))
				(_port(_int enderecoIn 0 0 38(_ent (_in))))
				(_port(_int reset -1 0 39(_ent (_in))))
				(_port(_int w -1 0 40(_ent (_in))))
				(_port(_int data_out 1 0 41(_ent (_out))))
			)
		)
	)
	(_inst U1 0 68(_comp TB_CacheI2)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
		)
		(_use(_ent . TB_CacheI2)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 78(_comp Fub1)
		(_port
			((Clock)(Clock))
			((Enable)(Enable))
			((enderecoIn)(enderecoIn))
			((reset)(reset))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . Fub1)
			(_port
				((Clock)(Clock))
				((Enable)(Enable))
				((reset)(reset))
				((w)(w))
				((enderecoIn)(enderecoIn))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 57(_arch(_uni))))
		(_sig(_int Enable -1 0 58(_arch(_uni))))
		(_sig(_int reset -1 0 59(_arch(_uni))))
		(_sig(_int w -1 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 61(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 4 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 62(_array -1((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 5 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000055 55 1540          1562043841247 comportamental
(_unit VHDL(cachei2 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562043841248 2019.07.02 02:04:01)
	(_source(\./../src/cacheI2.vhd\))
	(_parameters tan)
	(_code 2276242621757534282037787a2120242124232421)
	(_ent
		(_time 1562043546735)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_port(_int reset -2 0 14(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int endereco_in 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int data_in 1 0 16(_ent(_in))))
		(_port(_int doneM -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 4 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 5 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((R)(_string \"1"\)))(_trgt(6)))))
			(line__30(_arch 1 0 30(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 6 -1)
)
V 000051 55 1307          1562043841269 TB_CacheI2
(_unit VHDL(tb_cachei2 0 27(tb_cachei2 0 38))
	(_version vde)
	(_time 1562043841270 2019.07.02 02:04:01)
	(_source(\./../compile/TB_CacheI2.vhd\))
	(_parameters tan)
	(_code 31643034326533273137206b633739373437383233)
	(_ent
		(_time 1562043636590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int Enable -1 0 31(_ent(_out))))
		(_port(_int reset -1 0 32(_ent(_out))))
		(_port(_int w -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 34(_ent(_out))))
		(_cnst(_int PERIOD -2 0 61(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 62(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 44(_prcs(_wait_for)(_trgt(2)(3)(4)(5)))))
			(clockP(_arch 1 0 60(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI2 3 -1)
)
