// Generated by CIRCT 42e53322a
module original(	// test_outlining.cleaned.mlir:2:3
  input  [7:0] a,	// test_outlining.cleaned.mlir:2:26
               b,	// test_outlining.cleaned.mlir:2:38
               c,	// test_outlining.cleaned.mlir:2:50
  output [7:0] out	// test_outlining.cleaned.mlir:2:63
);

  original_extracted_0 inst_original_extracted_0 (	// test_outlining.cleaned.mlir:3:38
    .in_0 (c),
    .in_1 (b),
    .in_2 (a),
    .out  (out)
  );	// test_outlining.cleaned.mlir:3:38
endmodule

module original_extracted_0(	// test_outlining.cleaned.mlir:6:3
  input  [7:0] in_0,	// test_outlining.cleaned.mlir:6:38
               in_1,	// test_outlining.cleaned.mlir:6:53
               in_2,	// test_outlining.cleaned.mlir:6:68
  output [7:0] out	// test_outlining.cleaned.mlir:6:84
);

  assign out = in_2 + in_1 - in_0;	// test_outlining.cleaned.mlir:7:10, :8:10, :9:5
endmodule

module copy_original(	// test_outlining.cleaned.mlir:11:3
  input  [7:0] x,	// test_outlining.cleaned.mlir:11:31
               y,	// test_outlining.cleaned.mlir:11:43
               z,	// test_outlining.cleaned.mlir:11:55
  output [7:0] res	// test_outlining.cleaned.mlir:11:68
);

  copy_original_extracted_0 inst_copy_original_extracted_0 (	// test_outlining.cleaned.mlir:12:43
    .in_0 (z),
    .in_1 (y),
    .in_2 (x),
    .out  (res)
  );	// test_outlining.cleaned.mlir:12:43
endmodule

module copy_original_extracted_0(	// test_outlining.cleaned.mlir:15:3
  input  [7:0] in_0,	// test_outlining.cleaned.mlir:15:43
               in_1,	// test_outlining.cleaned.mlir:15:58
               in_2,	// test_outlining.cleaned.mlir:15:73
  output [7:0] out	// test_outlining.cleaned.mlir:15:89
);

  assign out = in_2 + in_1 - in_0;	// test_outlining.cleaned.mlir:16:10, :17:10, :18:5
endmodule

module different_logic(	// test_outlining.cleaned.mlir:20:3
  input  [7:0] i,	// test_outlining.cleaned.mlir:20:33
               j,	// test_outlining.cleaned.mlir:20:45
               k,	// test_outlining.cleaned.mlir:20:57
  output [7:0] val	// test_outlining.cleaned.mlir:20:70
);

  different_logic_extracted_0 inst_different_logic_extracted_0 (	// test_outlining.cleaned.mlir:21:45
    .in_0 (k),
    .in_1 (j),
    .in_2 (i),
    .out  (val)
  );	// test_outlining.cleaned.mlir:21:45
endmodule

module different_logic_extracted_0(	// test_outlining.cleaned.mlir:24:3
  input  [7:0] in_0,	// test_outlining.cleaned.mlir:24:45
               in_1,	// test_outlining.cleaned.mlir:24:60
               in_2,	// test_outlining.cleaned.mlir:24:75
  output [7:0] out	// test_outlining.cleaned.mlir:24:91
);

  assign out = in_2 - in_1 + in_0;	// test_outlining.cleaned.mlir:25:10, :26:10, :27:5
endmodule

