

================================================================
== Vitis HLS Report for 'MultiPixStream2AXIvideo'
================================================================
* Date:           Thu Jun 13 17:31:31 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.39 ns|  2.045 ns|     0.92 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |        2|  8305202|  6.780 ns|  28.155 ms|    2|  8305202|       no|
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_256_1  |        0|  8305200|  5 ~ 3845|          -|          -|  0 ~ 2160|        no|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.82>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_13"   --->   Operation 6 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %height, void "   --->   Operation 7 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %width, void "   --->   Operation 8 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgGamma, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_video_V_dest_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_user_V, i3 %m_axis_video_V_strb_V, i3 %m_axis_video_V_keep_V, i24 %m_axis_video_V_data_V, void @empty_11, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%rows = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %height" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:249]   --->   Operation 11 'read' 'rows' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln249 = trunc i16 %rows" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:249]   --->   Operation 12 'trunc' 'trunc_ln249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cols = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %width" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:250]   --->   Operation 13 'read' 'cols' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln250 = trunc i16 %cols" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:250]   --->   Operation 14 'trunc' 'trunc_ln250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = trunc i16 %cols" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:250]   --->   Operation 15 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.82ns)   --->   "%sub_i_i = add i13 %empty, i13 8191" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:250]   --->   Operation 16 'add' 'sub_i_i' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.80ns)   --->   "%icmp_ln256 = icmp_eq  i12 %trunc_ln250, i12 0" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256]   --->   Operation 17 'icmp' 'icmp_ln256' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln256 = store i12 0, i12 %i" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256]   --->   Operation 18 'store' 'store_ln256' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%br_ln256 = br void %VITIS_LOOP_258_2" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256]   --->   Operation 19 'br' 'br_ln256' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.04>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sof = phi i1 1, void %entry, i1 %and_ln256, void %VITIS_LOOP_258_2.split" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256]   --->   Operation 20 'phi' 'sof' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_1 = load i12 %i" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256]   --->   Operation 21 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.80ns)   --->   "%icmp_ln256_1 = icmp_eq  i12 %i_1, i12 %trunc_ln249" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256]   --->   Operation 22 'icmp' 'icmp_ln256_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2160, i64 0"   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.80ns)   --->   "%i_2 = add i12 %i_1, i12 1" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256]   --->   Operation 24 'add' 'i_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln256 = br i1 %icmp_ln256_1, void %VITIS_LOOP_258_2.split, void %for.end47.loopexit" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256]   --->   Operation 25 'br' 'br_ln256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty_46 = wait i32 @_ssdm_op_Wait"   --->   Operation 26 'wait' 'empty_46' <Predicate = (!icmp_ln256_1)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.23ns)   --->   "%call_ln256 = call void @MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_258_2, i1 %sof, i12 %trunc_ln250, i13 %sub_i_i, i24 %imgGamma, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256]   --->   Operation 27 'call' 'call_ln256' <Predicate = (!icmp_ln256_1)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 28 [1/1] (0.28ns)   --->   "%and_ln256 = and i1 %icmp_ln256, i1 %sof" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256]   --->   Operation 28 'and' 'and_ln256' <Predicate = (!icmp_ln256_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln256 = store i12 %i_2, i12 %i" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256]   --->   Operation 29 'store' 'store_ln256' <Predicate = (!icmp_ln256_1)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.71>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln256 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256]   --->   Operation 30 'specloopname' 'specloopname_ln256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (1.71ns)   --->   "%call_ln256 = call void @MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_258_2, i1 %sof, i12 %trunc_ln250, i13 %sub_i_i, i24 %imgGamma, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256]   --->   Operation 31 'call' 'call_ln256' <Predicate = true> <Delay = 1.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln256 = br void %VITIS_LOOP_258_2" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256]   --->   Operation 32 'br' 'br_ln256' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.390ns, clock uncertainty: 0.915ns.

 <State 1>: 0.820ns
The critical path consists of the following:
	wire read operation ('cols', F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:250) on port 'width' (F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:250) [19]  (0.000 ns)
	'add' operation 13 bit ('sub_i_i', F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:250) [22]  (0.820 ns)

 <State 2>: 2.045ns
The critical path consists of the following:
	'load' operation 12 bit ('i', F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256) on local variable 'i', F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256 [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln256_1', F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256) [29]  (0.809 ns)
	'call' operation 0 bit ('call_ln256', F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256) to 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_258_2' [36]  (1.236 ns)

 <State 3>: 1.712ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln256', F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256) to 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_258_2' [36]  (1.712 ns)

 <State 4>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
