Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Apr 29 18:44:42 2023
| Host         : NORMANDI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.527        0.000                      0                   16        0.337        0.000                      0                   16        4.500        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.527        0.000                      0                   16        0.337        0.000                      0                   16        4.500        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.337ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.527ns  (required time - arrival time)
  Source:                 counter_sixteen/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_sixteen/counter_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 1.692ns (68.463%)  route 0.779ns (31.537%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.720     5.323    counter_sixteen/clk
    SLICE_X0Y64          FDRE                                         r  counter_sixteen/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  counter_sixteen/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.779     6.558    counter_sixteen/out[1]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.232 r  counter_sixteen/counter_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.232    counter_sixteen/counter_reg_reg[0]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  counter_sixteen/counter_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    counter_sixteen/counter_reg_reg[4]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  counter_sixteen/counter_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.460    counter_sixteen/counter_reg_reg[8]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.794 r  counter_sixteen/counter_reg_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.794    counter_sixteen/counter_reg_reg[12]_i_1_n_6
    SLICE_X0Y67          FDRE                                         r  counter_sixteen/counter_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.597    15.020    counter_sixteen/clk
    SLICE_X0Y67          FDRE                                         r  counter_sixteen/counter_reg_reg[13]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y67          FDRE (Setup_fdre_C_D)        0.062    15.321    counter_sixteen/counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -7.794    
  -------------------------------------------------------------------
                         slack                                  7.527    

Slack (MET) :             7.548ns  (required time - arrival time)
  Source:                 counter_sixteen/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_sixteen/counter_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 1.671ns (68.193%)  route 0.779ns (31.807%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.720     5.323    counter_sixteen/clk
    SLICE_X0Y64          FDRE                                         r  counter_sixteen/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  counter_sixteen/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.779     6.558    counter_sixteen/out[1]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.232 r  counter_sixteen/counter_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.232    counter_sixteen/counter_reg_reg[0]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  counter_sixteen/counter_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    counter_sixteen/counter_reg_reg[4]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  counter_sixteen/counter_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.460    counter_sixteen/counter_reg_reg[8]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.773 r  counter_sixteen/counter_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.773    counter_sixteen/counter_reg_reg[12]_i_1_n_4
    SLICE_X0Y67          FDRE                                         r  counter_sixteen/counter_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.597    15.020    counter_sixteen/clk
    SLICE_X0Y67          FDRE                                         r  counter_sixteen/counter_reg_reg[15]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y67          FDRE (Setup_fdre_C_D)        0.062    15.321    counter_sixteen/counter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  7.548    

Slack (MET) :             7.622ns  (required time - arrival time)
  Source:                 counter_sixteen/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_sixteen/counter_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 1.597ns (67.202%)  route 0.779ns (32.798%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.720     5.323    counter_sixteen/clk
    SLICE_X0Y64          FDRE                                         r  counter_sixteen/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  counter_sixteen/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.779     6.558    counter_sixteen/out[1]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.232 r  counter_sixteen/counter_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.232    counter_sixteen/counter_reg_reg[0]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  counter_sixteen/counter_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    counter_sixteen/counter_reg_reg[4]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  counter_sixteen/counter_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.460    counter_sixteen/counter_reg_reg[8]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.699 r  counter_sixteen/counter_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.699    counter_sixteen/counter_reg_reg[12]_i_1_n_5
    SLICE_X0Y67          FDRE                                         r  counter_sixteen/counter_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.597    15.020    counter_sixteen/clk
    SLICE_X0Y67          FDRE                                         r  counter_sixteen/counter_reg_reg[14]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y67          FDRE (Setup_fdre_C_D)        0.062    15.321    counter_sixteen/counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -7.699    
  -------------------------------------------------------------------
                         slack                                  7.622    

Slack (MET) :             7.638ns  (required time - arrival time)
  Source:                 counter_sixteen/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_sixteen/counter_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 1.581ns (66.980%)  route 0.779ns (33.020%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.720     5.323    counter_sixteen/clk
    SLICE_X0Y64          FDRE                                         r  counter_sixteen/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  counter_sixteen/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.779     6.558    counter_sixteen/out[1]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.232 r  counter_sixteen/counter_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.232    counter_sixteen/counter_reg_reg[0]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  counter_sixteen/counter_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    counter_sixteen/counter_reg_reg[4]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  counter_sixteen/counter_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.460    counter_sixteen/counter_reg_reg[8]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.683 r  counter_sixteen/counter_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.683    counter_sixteen/counter_reg_reg[12]_i_1_n_7
    SLICE_X0Y67          FDRE                                         r  counter_sixteen/counter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.597    15.020    counter_sixteen/clk
    SLICE_X0Y67          FDRE                                         r  counter_sixteen/counter_reg_reg[12]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y67          FDRE (Setup_fdre_C_D)        0.062    15.321    counter_sixteen/counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                  7.638    

Slack (MET) :             7.642ns  (required time - arrival time)
  Source:                 counter_sixteen/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_sixteen/counter_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 1.578ns (66.938%)  route 0.779ns (33.062%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.720     5.323    counter_sixteen/clk
    SLICE_X0Y64          FDRE                                         r  counter_sixteen/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  counter_sixteen/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.779     6.558    counter_sixteen/out[1]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.232 r  counter_sixteen/counter_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.232    counter_sixteen/counter_reg_reg[0]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  counter_sixteen/counter_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    counter_sixteen/counter_reg_reg[4]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.680 r  counter_sixteen/counter_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.680    counter_sixteen/counter_reg_reg[8]_i_1_n_6
    SLICE_X0Y66          FDRE                                         r  counter_sixteen/counter_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.598    15.021    counter_sixteen/clk
    SLICE_X0Y66          FDRE                                         r  counter_sixteen/counter_reg_reg[9]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y66          FDRE (Setup_fdre_C_D)        0.062    15.322    counter_sixteen/counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -7.680    
  -------------------------------------------------------------------
                         slack                                  7.642    

Slack (MET) :             7.663ns  (required time - arrival time)
  Source:                 counter_sixteen/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_sixteen/counter_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 1.557ns (66.641%)  route 0.779ns (33.359%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.720     5.323    counter_sixteen/clk
    SLICE_X0Y64          FDRE                                         r  counter_sixteen/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  counter_sixteen/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.779     6.558    counter_sixteen/out[1]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.232 r  counter_sixteen/counter_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.232    counter_sixteen/counter_reg_reg[0]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  counter_sixteen/counter_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    counter_sixteen/counter_reg_reg[4]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.659 r  counter_sixteen/counter_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.659    counter_sixteen/counter_reg_reg[8]_i_1_n_4
    SLICE_X0Y66          FDRE                                         r  counter_sixteen/counter_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.598    15.021    counter_sixteen/clk
    SLICE_X0Y66          FDRE                                         r  counter_sixteen/counter_reg_reg[11]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y66          FDRE (Setup_fdre_C_D)        0.062    15.322    counter_sixteen/counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                  7.663    

Slack (MET) :             7.737ns  (required time - arrival time)
  Source:                 counter_sixteen/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_sixteen/counter_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 1.483ns (65.550%)  route 0.779ns (34.450%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.720     5.323    counter_sixteen/clk
    SLICE_X0Y64          FDRE                                         r  counter_sixteen/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  counter_sixteen/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.779     6.558    counter_sixteen/out[1]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.232 r  counter_sixteen/counter_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.232    counter_sixteen/counter_reg_reg[0]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  counter_sixteen/counter_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    counter_sixteen/counter_reg_reg[4]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.585 r  counter_sixteen/counter_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.585    counter_sixteen/counter_reg_reg[8]_i_1_n_5
    SLICE_X0Y66          FDRE                                         r  counter_sixteen/counter_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.598    15.021    counter_sixteen/clk
    SLICE_X0Y66          FDRE                                         r  counter_sixteen/counter_reg_reg[10]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y66          FDRE (Setup_fdre_C_D)        0.062    15.322    counter_sixteen/counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                  7.737    

Slack (MET) :             7.753ns  (required time - arrival time)
  Source:                 counter_sixteen/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_sixteen/counter_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 1.467ns (65.304%)  route 0.779ns (34.696%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.720     5.323    counter_sixteen/clk
    SLICE_X0Y64          FDRE                                         r  counter_sixteen/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  counter_sixteen/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.779     6.558    counter_sixteen/out[1]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.232 r  counter_sixteen/counter_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.232    counter_sixteen/counter_reg_reg[0]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  counter_sixteen/counter_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    counter_sixteen/counter_reg_reg[4]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.569 r  counter_sixteen/counter_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.569    counter_sixteen/counter_reg_reg[8]_i_1_n_7
    SLICE_X0Y66          FDRE                                         r  counter_sixteen/counter_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.598    15.021    counter_sixteen/clk
    SLICE_X0Y66          FDRE                                         r  counter_sixteen/counter_reg_reg[8]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y66          FDRE (Setup_fdre_C_D)        0.062    15.322    counter_sixteen/counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -7.569    
  -------------------------------------------------------------------
                         slack                                  7.753    

Slack (MET) :             7.757ns  (required time - arrival time)
  Source:                 counter_sixteen/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_sixteen/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 1.464ns (65.258%)  route 0.779ns (34.742%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.720     5.323    counter_sixteen/clk
    SLICE_X0Y64          FDRE                                         r  counter_sixteen/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  counter_sixteen/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.779     6.558    counter_sixteen/out[1]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.232 r  counter_sixteen/counter_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.232    counter_sixteen/counter_reg_reg[0]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.566 r  counter_sixteen/counter_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.566    counter_sixteen/counter_reg_reg[4]_i_1_n_6
    SLICE_X0Y65          FDRE                                         r  counter_sixteen/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.599    15.022    counter_sixteen/clk
    SLICE_X0Y65          FDRE                                         r  counter_sixteen/counter_reg_reg[5]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)        0.062    15.323    counter_sixteen/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                  7.757    

Slack (MET) :             7.778ns  (required time - arrival time)
  Source:                 counter_sixteen/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_sixteen/counter_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 1.443ns (64.930%)  route 0.779ns (35.070%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.720     5.323    counter_sixteen/clk
    SLICE_X0Y64          FDRE                                         r  counter_sixteen/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  counter_sixteen/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.779     6.558    counter_sixteen/out[1]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.232 r  counter_sixteen/counter_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.232    counter_sixteen/counter_reg_reg[0]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.545 r  counter_sixteen/counter_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.545    counter_sixteen/counter_reg_reg[4]_i_1_n_4
    SLICE_X0Y65          FDRE                                         r  counter_sixteen/counter_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.599    15.022    counter_sixteen/clk
    SLICE_X0Y65          FDRE                                         r  counter_sixteen/counter_reg_reg[7]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)        0.062    15.323    counter_sixteen/counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                  7.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 counter_sixteen/counter_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_sixteen/counter_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.256ns (57.877%)  route 0.186ns (42.123%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.598     1.517    counter_sixteen/clk
    SLICE_X0Y67          FDRE                                         r  counter_sixteen/counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  counter_sixteen/counter_reg_reg[12]/Q
                         net (fo=2, routed)           0.186     1.845    counter_sixteen/out[12]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.960 r  counter_sixteen/counter_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.960    counter_sixteen/counter_reg_reg[12]_i_1_n_7
    SLICE_X0Y67          FDRE                                         r  counter_sixteen/counter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.869     2.034    counter_sixteen/clk
    SLICE_X0Y67          FDRE                                         r  counter_sixteen/counter_reg_reg[12]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.105     1.622    counter_sixteen/counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 counter_sixteen/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_sixteen/counter_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.256ns (57.877%)  route 0.186ns (42.123%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.599     1.518    counter_sixteen/clk
    SLICE_X0Y66          FDRE                                         r  counter_sixteen/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  counter_sixteen/counter_reg_reg[8]/Q
                         net (fo=2, routed)           0.186     1.846    counter_sixteen/out[8]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.961 r  counter_sixteen/counter_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.961    counter_sixteen/counter_reg_reg[8]_i_1_n_7
    SLICE_X0Y66          FDRE                                         r  counter_sixteen/counter_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.870     2.035    counter_sixteen/clk
    SLICE_X0Y66          FDRE                                         r  counter_sixteen/counter_reg_reg[8]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.105     1.623    counter_sixteen/counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 counter_sixteen/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_sixteen/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.256ns (57.792%)  route 0.187ns (42.208%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.600     1.519    counter_sixteen/clk
    SLICE_X0Y64          FDRE                                         r  counter_sixteen/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  counter_sixteen/counter_reg_reg[0]/Q
                         net (fo=2, routed)           0.187     1.847    counter_sixteen/out[0]
    SLICE_X0Y64          LUT1 (Prop_lut1_I0_O)        0.045     1.892 r  counter_sixteen/counter_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.892    counter_sixteen/counter_reg[0]_i_2_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.962 r  counter_sixteen/counter_reg_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.962    counter_sixteen/counter_reg_reg[0]_i_1_n_7
    SLICE_X0Y64          FDRE                                         r  counter_sixteen/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.872     2.037    counter_sixteen/clk
    SLICE_X0Y64          FDRE                                         r  counter_sixteen/counter_reg_reg[0]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y64          FDRE (Hold_fdre_C_D)         0.105     1.624    counter_sixteen/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 counter_sixteen/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_sixteen/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.256ns (57.295%)  route 0.191ns (42.705%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.600     1.519    counter_sixteen/clk
    SLICE_X0Y65          FDRE                                         r  counter_sixteen/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  counter_sixteen/counter_reg_reg[4]/Q
                         net (fo=2, routed)           0.191     1.851    counter_sixteen/out[4]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.966 r  counter_sixteen/counter_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.966    counter_sixteen/counter_reg_reg[4]_i_1_n_7
    SLICE_X0Y65          FDRE                                         r  counter_sixteen/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.871     2.036    counter_sixteen/clk
    SLICE_X0Y65          FDRE                                         r  counter_sixteen/counter_reg_reg[4]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.105     1.624    counter_sixteen/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 counter_sixteen/counter_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_sixteen/counter_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.292ns (61.047%)  route 0.186ns (38.953%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.598     1.517    counter_sixteen/clk
    SLICE_X0Y67          FDRE                                         r  counter_sixteen/counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  counter_sixteen/counter_reg_reg[12]/Q
                         net (fo=2, routed)           0.186     1.845    counter_sixteen/out[12]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.996 r  counter_sixteen/counter_reg_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.996    counter_sixteen/counter_reg_reg[12]_i_1_n_6
    SLICE_X0Y67          FDRE                                         r  counter_sixteen/counter_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.869     2.034    counter_sixteen/clk
    SLICE_X0Y67          FDRE                                         r  counter_sixteen/counter_reg_reg[13]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.105     1.622    counter_sixteen/counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 counter_sixteen/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_sixteen/counter_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.292ns (61.047%)  route 0.186ns (38.953%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.599     1.518    counter_sixteen/clk
    SLICE_X0Y66          FDRE                                         r  counter_sixteen/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  counter_sixteen/counter_reg_reg[8]/Q
                         net (fo=2, routed)           0.186     1.846    counter_sixteen/out[8]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.997 r  counter_sixteen/counter_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.997    counter_sixteen/counter_reg_reg[8]_i_1_n_6
    SLICE_X0Y66          FDRE                                         r  counter_sixteen/counter_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.870     2.035    counter_sixteen/clk
    SLICE_X0Y66          FDRE                                         r  counter_sixteen/counter_reg_reg[9]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.105     1.623    counter_sixteen/counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 counter_sixteen/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_sixteen/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.292ns (60.965%)  route 0.187ns (39.035%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.600     1.519    counter_sixteen/clk
    SLICE_X0Y64          FDRE                                         r  counter_sixteen/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  counter_sixteen/counter_reg_reg[0]/Q
                         net (fo=2, routed)           0.187     1.847    counter_sixteen/out[0]
    SLICE_X0Y64          LUT1 (Prop_lut1_I0_O)        0.045     1.892 r  counter_sixteen/counter_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.892    counter_sixteen/counter_reg[0]_i_2_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.998 r  counter_sixteen/counter_reg_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.998    counter_sixteen/counter_reg_reg[0]_i_1_n_6
    SLICE_X0Y64          FDRE                                         r  counter_sixteen/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.872     2.037    counter_sixteen/clk
    SLICE_X0Y64          FDRE                                         r  counter_sixteen/counter_reg_reg[1]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y64          FDRE (Hold_fdre_C_D)         0.105     1.624    counter_sixteen/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 counter_sixteen/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_sixteen/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.292ns (60.479%)  route 0.191ns (39.521%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.600     1.519    counter_sixteen/clk
    SLICE_X0Y65          FDRE                                         r  counter_sixteen/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  counter_sixteen/counter_reg_reg[4]/Q
                         net (fo=2, routed)           0.191     1.851    counter_sixteen/out[4]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.002 r  counter_sixteen/counter_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.002    counter_sixteen/counter_reg_reg[4]_i_1_n_6
    SLICE_X0Y65          FDRE                                         r  counter_sixteen/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.871     2.036    counter_sixteen/clk
    SLICE_X0Y65          FDRE                                         r  counter_sixteen/counter_reg_reg[5]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.105     1.624    counter_sixteen/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 counter_sixteen/counter_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_sixteen/counter_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.332ns (64.053%)  route 0.186ns (35.947%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.598     1.517    counter_sixteen/clk
    SLICE_X0Y67          FDRE                                         r  counter_sixteen/counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  counter_sixteen/counter_reg_reg[12]/Q
                         net (fo=2, routed)           0.186     1.845    counter_sixteen/out[12]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     2.036 r  counter_sixteen/counter_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.036    counter_sixteen/counter_reg_reg[12]_i_1_n_5
    SLICE_X0Y67          FDRE                                         r  counter_sixteen/counter_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.869     2.034    counter_sixteen/clk
    SLICE_X0Y67          FDRE                                         r  counter_sixteen/counter_reg_reg[14]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.105     1.622    counter_sixteen/counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 counter_sixteen/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_sixteen/counter_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.332ns (64.053%)  route 0.186ns (35.947%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.599     1.518    counter_sixteen/clk
    SLICE_X0Y66          FDRE                                         r  counter_sixteen/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  counter_sixteen/counter_reg_reg[8]/Q
                         net (fo=2, routed)           0.186     1.846    counter_sixteen/out[8]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     2.037 r  counter_sixteen/counter_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.037    counter_sixteen/counter_reg_reg[8]_i_1_n_5
    SLICE_X0Y66          FDRE                                         r  counter_sixteen/counter_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.870     2.035    counter_sixteen/clk
    SLICE_X0Y66          FDRE                                         r  counter_sixteen/counter_reg_reg[10]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.105     1.623    counter_sixteen/counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.413    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y64     counter_sixteen/counter_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y66     counter_sixteen/counter_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y66     counter_sixteen/counter_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67     counter_sixteen/counter_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67     counter_sixteen/counter_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67     counter_sixteen/counter_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67     counter_sixteen/counter_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y64     counter_sixteen/counter_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y64     counter_sixteen/counter_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     counter_sixteen/counter_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     counter_sixteen/counter_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     counter_sixteen/counter_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     counter_sixteen/counter_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     counter_sixteen/counter_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     counter_sixteen/counter_reg_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     counter_sixteen/counter_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     counter_sixteen/counter_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     counter_sixteen/counter_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     counter_sixteen/counter_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     counter_sixteen/counter_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     counter_sixteen/counter_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     counter_sixteen/counter_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     counter_sixteen/counter_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     counter_sixteen/counter_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     counter_sixteen/counter_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     counter_sixteen/counter_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     counter_sixteen/counter_reg_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64     counter_sixteen/counter_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64     counter_sixteen/counter_reg_reg[0]/C



