

================================================================
== Vivado HLS Report for 'skipprefetch_Nelem'
================================================================
* Date:           Mon Aug 17 20:13:42 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        skipprefetch_Nelem
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     13.90|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----------+----------+-----------+-----------+--------------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  |     Trip     |          |
        |  Loop Name  | min |    max    |  Latency |  achieved |   target  |     Count    | Pipelined|
        +-------------+-----+-----------+----------+-----------+-----------+--------------+----------+
        |- Loop 1     |    0|  472446392|        11|          -|          -| 0 ~ 42949672 |    no    |
        |- Loop 2     |    ?|          ?|         ?|          -|          -|            49|    no    |
        | + Loop 2.1  |    ?|          ?|        17|          9|          1|             ?|    yes   |
        +-------------+-----+-----------+----------+-----------+-----------+--------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 54
* Pipeline: 1
  Pipeline-0: II = 9, D = 17, States = { 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / (tmp)
	28  / (!tmp)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	17  / true
28 --> 
	29  / (!exitcond)
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	54  / (!tmp_6) | (tmp_6 & !tmp_7)
	46  / (tmp_6 & tmp_7)
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	37  / true
54 --> 
	28  / true
* FSM state operations: 

 <State 1>: 1.00ns
ST_1: vb_read (6)  [1/1] 1.00ns
:0  %vb_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %vb)

ST_1: n_read (7)  [1/1] 1.00ns
:1  %n_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %n)

ST_1: a_read (8)  [1/1] 1.00ns
:2  %a_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a)

ST_1: vb5 (9)  [1/1] 0.00ns
:3  %vb5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %vb_read, i32 2, i32 31)

ST_1: n3 (12)  [1/1] 0.00ns
:6  %n3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %n_read, i32 2, i32 31)

ST_1: a1 (15)  [1/1] 0.00ns
:9  %a1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %a_read, i32 3, i32 31)

ST_1: buff (20)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:27
:14  %buff = alloca [10000 x i32], align 4

ST_1: sz (21)  [1/1] 0.00ns
:15  %sz = alloca i32, align 4


 <State 2>: 8.75ns
ST_2: tmp_12 (13)  [1/1] 0.00ns
:7  %tmp_12 = zext i30 %n3 to i32

ST_2: PREF_WINDOW_addr_1 (14)  [1/1] 0.00ns
:8  %PREF_WINDOW_addr_1 = getelementptr i32* %PREF_WINDOW, i32 %tmp_12

ST_2: sz_1_req (28)  [7/7] 8.75ns  loc: skipprefetch_Nelem.cpp:28
:22  %sz_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr_1, i32 1)


 <State 3>: 8.75ns
ST_3: sz_1_req (28)  [6/7] 8.75ns  loc: skipprefetch_Nelem.cpp:28
:22  %sz_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr_1, i32 1)


 <State 4>: 8.75ns
ST_4: sz_1_req (28)  [5/7] 8.75ns  loc: skipprefetch_Nelem.cpp:28
:22  %sz_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr_1, i32 1)


 <State 5>: 8.75ns
ST_5: sz_1_req (28)  [4/7] 8.75ns  loc: skipprefetch_Nelem.cpp:28
:22  %sz_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr_1, i32 1)


 <State 6>: 8.75ns
ST_6: sz_1_req (28)  [3/7] 8.75ns  loc: skipprefetch_Nelem.cpp:28
:22  %sz_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr_1, i32 1)


 <State 7>: 8.75ns
ST_7: sz_1_req (28)  [2/7] 8.75ns  loc: skipprefetch_Nelem.cpp:28
:22  %sz_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr_1, i32 1)


 <State 8>: 8.75ns
ST_8: sz_1_req (28)  [1/7] 8.75ns  loc: skipprefetch_Nelem.cpp:28
:22  %sz_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr_1, i32 1)


 <State 9>: 8.75ns
ST_9: sz_1 (29)  [1/1] 8.75ns  loc: skipprefetch_Nelem.cpp:28
:23  %sz_1 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %PREF_WINDOW_addr_1)

ST_9: StgValue_73 (30)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:28
:24  store volatile i32 %sz_1, i32* %sz, align 4


 <State 10>: 6.08ns
ST_10: sz_load (31)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:29
:25  %sz_load = load volatile i32* %sz, align 4

ST_10: sext_cast (32)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:29
:26  %sext_cast = sext i32 %sz_load to i65

ST_10: mul (33)  [6/6] 6.08ns  loc: skipprefetch_Nelem.cpp:29
:27  %mul = mul i65 5497558139, %sext_cast

ST_10: tmp_17 (35)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:29
:29  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sz_load, i32 31)


 <State 11>: 6.08ns
ST_11: mul (33)  [5/6] 6.08ns  loc: skipprefetch_Nelem.cpp:29
:27  %mul = mul i65 5497558139, %sext_cast


 <State 12>: 6.08ns
ST_12: mul (33)  [4/6] 6.08ns  loc: skipprefetch_Nelem.cpp:29
:27  %mul = mul i65 5497558139, %sext_cast


 <State 13>: 6.08ns
ST_13: mul (33)  [3/6] 6.08ns  loc: skipprefetch_Nelem.cpp:29
:27  %mul = mul i65 5497558139, %sext_cast


 <State 14>: 6.08ns
ST_14: mul (33)  [2/6] 6.08ns  loc: skipprefetch_Nelem.cpp:29
:27  %mul = mul i65 5497558139, %sext_cast


 <State 15>: 6.08ns
ST_15: mul (33)  [1/6] 6.08ns  loc: skipprefetch_Nelem.cpp:29
:27  %mul = mul i65 5497558139, %sext_cast

ST_15: tmp_19 (38)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:29
:32  %tmp_19 = call i27 @_ssdm_op_PartSelect.i27.i65.i32.i32(i65 %mul, i32 38, i32 64)


 <State 16>: 7.21ns
ST_16: tmp_11 (10)  [1/1] 0.00ns
:4  %tmp_11 = zext i30 %vb5 to i32

ST_16: PREF_WINDOW_addr (11)  [1/1] 0.00ns
:5  %PREF_WINDOW_addr = getelementptr i32* %PREF_WINDOW, i32 %tmp_11

ST_16: tmp_13 (16)  [1/1] 0.00ns
:10  %tmp_13 = zext i29 %a1 to i32

ST_16: StgValue_87 (17)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i32* %PREF_WINDOW), !map !25

ST_16: StgValue_88 (18)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i64* %A_BUS), !map !30

ST_16: StgValue_89 (19)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @skipprefetch_Nelem_s) nounwind

ST_16: StgValue_90 (22)  [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecInterface(i64* %A_BUS, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str3, [6 x i8]* @p_str4, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_16: StgValue_91 (23)  [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecInterface(i32 %a, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str4, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_16: StgValue_92 (24)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:21
:18  call void (...)* @_ssdm_op_SpecInterface(i32* %PREF_WINDOW, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [12 x i8]* @p_str5, [6 x i8]* @p_str4, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_16: StgValue_93 (25)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:21
:19  call void (...)* @_ssdm_op_SpecInterface(i32 %n, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle2, [6 x i8]* @p_str4, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_16: StgValue_94 (26)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:22
:20  call void (...)* @_ssdm_op_SpecInterface(i32 %vb, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle4, [6 x i8]* @p_str4, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_16: StgValue_95 (27)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:23
:21  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [4 x i8]* @p_str7, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_16: neg_mul (34)  [1/1] 3.52ns  loc: skipprefetch_Nelem.cpp:29
:28  %neg_mul = sub i65 0, %mul

ST_16: tmp_18 (36)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:29 (grouped into LUT with out node neg_ti)
:30  %tmp_18 = call i27 @_ssdm_op_PartSelect.i27.i65.i32.i32(i65 %neg_mul, i32 38, i32 64)

ST_16: tmp_14 (37)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:29 (grouped into LUT with out node neg_ti)
:31  %tmp_14 = sext i27 %tmp_18 to i32

ST_16: tmp_15 (39)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:29
:33  %tmp_15 = sext i27 %tmp_19 to i32

ST_16: tmp_16 (40)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:29 (grouped into LUT with out node neg_ti)
:34  %tmp_16 = select i1 %tmp_17, i32 %tmp_14, i32 %tmp_15

ST_16: neg_ti (41)  [1/1] 2.32ns  loc: skipprefetch_Nelem.cpp:29 (out node of the LUT)
:35  %neg_ti = sub i32 0, %tmp_16

ST_16: buff_len (42)  [1/1] 1.37ns  loc: skipprefetch_Nelem.cpp:29
:36  %buff_len = select i1 %tmp_17, i32 %neg_ti, i32 %tmp_15

ST_16: tmp_20 (43)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:29
:37  %tmp_20 = trunc i32 %buff_len to i27

ST_16: StgValue_104 (44)  [1/1] 1.57ns  loc: skipprefetch_Nelem.cpp:33
:38  br label %1


 <State 17>: 3.81ns
ST_17: cum_offs (46)  [1/1] 0.00ns
:0  %cum_offs = phi i32 [ 0, %0 ], [ %cum_offs_1, %2 ]

ST_17: i (47)  [1/1] 0.00ns
:1  %i = phi i26 [ 0, %0 ], [ %i_1, %2 ]

ST_17: i_cast1 (48)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:33
:2  %i_cast1 = zext i26 %i to i32

ST_17: i_cast (49)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:33
:3  %i_cast = zext i26 %i to i27

ST_17: tmp (50)  [1/1] 2.44ns  loc: skipprefetch_Nelem.cpp:33
:4  %tmp = icmp slt i27 %i_cast, %tmp_20

ST_17: empty (51)  [1/1] 0.00ns
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 42949672, i64 0)

ST_17: i_1 (52)  [1/1] 2.32ns  loc: skipprefetch_Nelem.cpp:33
:6  %i_1 = add i26 %i, 1

ST_17: StgValue_112 (53)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:33
:7  br i1 %tmp, label %2, label %.preheader.preheader

ST_17: a2_sum7 (55)  [1/1] 2.44ns  loc: skipprefetch_Nelem.cpp:36
:0  %a2_sum7 = add i32 %tmp_13, %cum_offs

ST_17: StgValue_114 (71)  [1/1] 1.57ns  loc: skipprefetch_Nelem.cpp:40
.preheader.preheader:0  br label %.preheader


 <State 18>: 8.75ns
ST_18: A_BUS_addr (56)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:36
:1  %A_BUS_addr = getelementptr i64* %A_BUS, i32 %a2_sum7

ST_18: A_BUS_load_req (57)  [7/7] 8.75ns  loc: skipprefetch_Nelem.cpp:36
:2  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 19>: 8.75ns
ST_19: A_BUS_load_req (57)  [6/7] 8.75ns  loc: skipprefetch_Nelem.cpp:36
:2  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

ST_19: A_BUS_load_1_req (64)  [7/7] 8.75ns  loc: skipprefetch_Nelem.cpp:37
:9  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 20>: 8.75ns
ST_20: A_BUS_load_req (57)  [5/7] 8.75ns  loc: skipprefetch_Nelem.cpp:36
:2  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

ST_20: A_BUS_load_1_req (64)  [6/7] 8.75ns  loc: skipprefetch_Nelem.cpp:37
:9  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 21>: 8.75ns
ST_21: A_BUS_load_req (57)  [4/7] 8.75ns  loc: skipprefetch_Nelem.cpp:36
:2  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

ST_21: A_BUS_load_1_req (64)  [5/7] 8.75ns  loc: skipprefetch_Nelem.cpp:37
:9  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 22>: 8.75ns
ST_22: A_BUS_load_req (57)  [3/7] 8.75ns  loc: skipprefetch_Nelem.cpp:36
:2  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

ST_22: A_BUS_load_1_req (64)  [4/7] 8.75ns  loc: skipprefetch_Nelem.cpp:37
:9  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 23>: 8.75ns
ST_23: A_BUS_load_req (57)  [2/7] 8.75ns  loc: skipprefetch_Nelem.cpp:36
:2  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

ST_23: A_BUS_load_1_req (64)  [3/7] 8.75ns  loc: skipprefetch_Nelem.cpp:37
:9  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 24>: 8.75ns
ST_24: A_BUS_load_req (57)  [1/7] 8.75ns  loc: skipprefetch_Nelem.cpp:36
:2  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

ST_24: A_BUS_load_1_req (64)  [2/7] 8.75ns  loc: skipprefetch_Nelem.cpp:37
:9  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 25>: 8.75ns
ST_25: A_BUS_addr_read (58)  [1/1] 8.75ns  loc: skipprefetch_Nelem.cpp:36
:3  %A_BUS_addr_read = call i64 @_ssdm_op_Read.m_axi.volatile.i64P(i64* %A_BUS_addr)

ST_25: tmp_4 (59)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:36
:4  %tmp_4 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %A_BUS_addr_read, i32 32, i32 47)

ST_25: A_BUS_load_1_req (64)  [1/7] 8.75ns  loc: skipprefetch_Nelem.cpp:37
:9  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 26>: 8.75ns
ST_26: tmp_1 (60)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:36
:5  %tmp_1 = sext i16 %tmp_4 to i32

ST_26: tmp_2 (61)  [1/1] 2.44ns  loc: skipprefetch_Nelem.cpp:36
:6  %tmp_2 = add nsw i32 %cum_offs, %tmp_1

ST_26: buff_addr (62)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:36
:7  %buff_addr = getelementptr inbounds [10000 x i32]* %buff, i32 0, i32 %i_cast1

ST_26: StgValue_135 (63)  [1/1] 2.71ns  loc: skipprefetch_Nelem.cpp:36
:8  store i32 %tmp_2, i32* %buff_addr, align 4

ST_26: A_BUS_addr_read_1 (65)  [1/1] 8.75ns  loc: skipprefetch_Nelem.cpp:37
:10  %A_BUS_addr_read_1 = call i64 @_ssdm_op_Read.m_axi.volatile.i64P(i64* %A_BUS_addr)

ST_26: tmp_5 (66)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:37
:11  %tmp_5 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %A_BUS_addr_read_1, i32 48, i32 63)


 <State 27>: 2.44ns
ST_27: tmp_3 (67)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:37
:12  %tmp_3 = sext i16 %tmp_5 to i32

ST_27: cum_offs_1 (68)  [1/1] 2.44ns  loc: skipprefetch_Nelem.cpp:37
:13  %cum_offs_1 = add nsw i32 %tmp_3, %cum_offs

ST_27: StgValue_140 (69)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:33
:14  br label %1


 <State 28>: 8.75ns
ST_28: j (73)  [1/1] 0.00ns
.preheader:0  %j = phi i6 [ %j_1, %.loopexit ], [ 0, %.preheader.preheader ]

ST_28: exitcond (74)  [1/1] 1.94ns  loc: skipprefetch_Nelem.cpp:40
.preheader:1  %exitcond = icmp eq i6 %j, -15

ST_28: j_1 (75)  [1/1] 1.72ns  loc: skipprefetch_Nelem.cpp:40
.preheader:2  %j_1 = add i6 %j, 1

ST_28: StgValue_144 (76)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:40
.preheader:3  br i1 %exitcond, label %7, label %3

ST_28: i_2_req (79)  [7/7] 8.75ns  loc: skipprefetch_Nelem.cpp:41
:1  %i_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr, i32 1)

ST_28: StgValue_146 (110)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:54
:0  ret void


 <State 29>: 8.75ns
ST_29: i_2_req (79)  [6/7] 8.75ns  loc: skipprefetch_Nelem.cpp:41
:1  %i_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr, i32 1)


 <State 30>: 8.75ns
ST_30: i_2_req (79)  [5/7] 8.75ns  loc: skipprefetch_Nelem.cpp:41
:1  %i_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr, i32 1)


 <State 31>: 8.75ns
ST_31: i_2_req (79)  [4/7] 8.75ns  loc: skipprefetch_Nelem.cpp:41
:1  %i_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr, i32 1)


 <State 32>: 8.75ns
ST_32: i_2_req (79)  [3/7] 8.75ns  loc: skipprefetch_Nelem.cpp:41
:1  %i_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr, i32 1)


 <State 33>: 8.75ns
ST_33: i_2_req (79)  [2/7] 8.75ns  loc: skipprefetch_Nelem.cpp:41
:1  %i_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr, i32 1)


 <State 34>: 8.75ns
ST_34: i_2_req (79)  [1/7] 8.75ns  loc: skipprefetch_Nelem.cpp:41
:1  %i_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr, i32 1)


 <State 35>: 8.75ns
ST_35: i_2 (80)  [1/1] 8.75ns  loc: skipprefetch_Nelem.cpp:41
:2  %i_2 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %PREF_WINDOW_addr)


 <State 36>: 1.57ns
ST_36: empty_9 (78)  [1/1] 0.00ns
:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)

ST_36: StgValue_155 (81)  [1/1] 1.57ns  loc: skipprefetch_Nelem.cpp:41
:3  br label %4


 <State 37>: 8.75ns
ST_37: PREF_WINDOW_load_req (84)  [7/7] 8.75ns  loc: skipprefetch_Nelem.cpp:41
:1  %PREF_WINDOW_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr_1, i32 1)


 <State 38>: 8.75ns
ST_38: PREF_WINDOW_load_req (84)  [6/7] 8.75ns  loc: skipprefetch_Nelem.cpp:41
:1  %PREF_WINDOW_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr_1, i32 1)


 <State 39>: 8.75ns
ST_39: PREF_WINDOW_load_req (84)  [5/7] 8.75ns  loc: skipprefetch_Nelem.cpp:41
:1  %PREF_WINDOW_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr_1, i32 1)


 <State 40>: 8.75ns
ST_40: PREF_WINDOW_load_req (84)  [4/7] 8.75ns  loc: skipprefetch_Nelem.cpp:41
:1  %PREF_WINDOW_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr_1, i32 1)


 <State 41>: 8.75ns
ST_41: PREF_WINDOW_load_req (84)  [3/7] 8.75ns  loc: skipprefetch_Nelem.cpp:41
:1  %PREF_WINDOW_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr_1, i32 1)


 <State 42>: 8.75ns
ST_42: PREF_WINDOW_load_req (84)  [2/7] 8.75ns  loc: skipprefetch_Nelem.cpp:41
:1  %PREF_WINDOW_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr_1, i32 1)


 <State 43>: 8.75ns
ST_43: PREF_WINDOW_load_req (84)  [1/7] 8.75ns  loc: skipprefetch_Nelem.cpp:41
:1  %PREF_WINDOW_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr_1, i32 1)


 <State 44>: 8.75ns
ST_44: PREF_WINDOW_addr_1_r (85)  [1/1] 8.75ns  loc: skipprefetch_Nelem.cpp:41
:2  %PREF_WINDOW_addr_1_r = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %PREF_WINDOW_addr_1)


 <State 45>: 5.26ns
ST_45: i1 (83)  [1/1] 0.00ns
:0  %i1 = phi i32 [ %i_2, %3 ], [ %i_3, %6 ]

ST_45: tmp_6 (86)  [1/1] 2.52ns  loc: skipprefetch_Nelem.cpp:41
:3  %tmp_6 = icmp slt i32 %i1, %PREF_WINDOW_addr_1_r

ST_45: StgValue_166 (87)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:41
:4  br i1 %tmp_6, label %5, label %.loopexit

ST_45: tmp_8 (89)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:41
:0  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

ST_45: StgValue_168 (90)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:42
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_45: tmp_7 (91)  [1/1] 2.52ns  loc: skipprefetch_Nelem.cpp:43
:2  %tmp_7 = icmp slt i32 %i1, %buff_len

ST_45: StgValue_170 (92)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:43
:3  br i1 %tmp_7, label %6, label %.loopexit

ST_45: buff_addr_1 (94)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:46
:0  %buff_addr_1 = getelementptr inbounds [10000 x i32]* %buff, i32 0, i32 %i1

ST_45: buff_load (95)  [2/2] 2.71ns  loc: skipprefetch_Nelem.cpp:46
:1  %buff_load = load i32* %buff_addr_1, align 4

ST_45: i_3 (105)  [1/1] 2.44ns  loc: skipprefetch_Nelem.cpp:41
:11  %i_3 = add nsw i32 %i1, 1


 <State 46>: 13.90ns
ST_46: buff_load (95)  [1/2] 2.71ns  loc: skipprefetch_Nelem.cpp:46
:1  %buff_load = load i32* %buff_addr_1, align 4

ST_46: a2_sum (96)  [1/1] 2.44ns  loc: skipprefetch_Nelem.cpp:46
:2  %a2_sum = add i32 %tmp_13, %buff_load

ST_46: A_BUS_addr_1 (97)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:46
:3  %A_BUS_addr_1 = getelementptr i64* %A_BUS, i32 %a2_sum

ST_46: A_BUS_load_2_req (98)  [7/7] 8.75ns  loc: skipprefetch_Nelem.cpp:46
:4  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 47>: 8.75ns
ST_47: A_BUS_load_2_req (98)  [6/7] 8.75ns  loc: skipprefetch_Nelem.cpp:46
:4  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 48>: 8.75ns
ST_48: A_BUS_load_2_req (98)  [5/7] 8.75ns  loc: skipprefetch_Nelem.cpp:46
:4  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 49>: 8.75ns
ST_49: A_BUS_load_2_req (98)  [4/7] 8.75ns  loc: skipprefetch_Nelem.cpp:46
:4  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 50>: 8.75ns
ST_50: A_BUS_load_2_req (98)  [3/7] 8.75ns  loc: skipprefetch_Nelem.cpp:46
:4  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 51>: 8.75ns
ST_51: A_BUS_load_2_req (98)  [2/7] 8.75ns  loc: skipprefetch_Nelem.cpp:46
:4  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 52>: 8.75ns
ST_52: A_BUS_load_2_req (98)  [1/7] 8.75ns  loc: skipprefetch_Nelem.cpp:46
:4  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 53>: 13.90ns
ST_53: A_BUS_addr_1_read (99)  [1/1] 8.75ns  loc: skipprefetch_Nelem.cpp:46
:5  %A_BUS_addr_1_read = call i64 @_ssdm_op_Read.m_axi.volatile.i64P(i64* %A_BUS_addr_1)

ST_53: tmp_10 (100)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:46
:6  %tmp_10 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %A_BUS_addr_1_read, i32 32, i32 47)

ST_53: tmp_9 (101)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:46
:7  %tmp_9 = sext i16 %tmp_10 to i32

ST_53: tmp_s (102)  [1/1] 2.44ns  loc: skipprefetch_Nelem.cpp:46
:8  %tmp_s = add nsw i32 %buff_load, %tmp_9

ST_53: StgValue_188 (103)  [1/1] 2.71ns  loc: skipprefetch_Nelem.cpp:46
:9  store i32 %tmp_s, i32* %buff_addr_1, align 4

ST_53: empty_10 (104)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:52
:10  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_8)

ST_53: StgValue_190 (106)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:41
:12  br label %4


 <State 54>: 0.00ns
ST_54: StgValue_191 (108)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:40
.loopexit:0  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'vb' [6]  (1 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('PREF_WINDOW_addr_1') [14]  (0 ns)
	bus request on port 'PREF_WINDOW' (skipprefetch_Nelem.cpp:28) [28]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'PREF_WINDOW' (skipprefetch_Nelem.cpp:28) [28]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'PREF_WINDOW' (skipprefetch_Nelem.cpp:28) [28]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'PREF_WINDOW' (skipprefetch_Nelem.cpp:28) [28]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'PREF_WINDOW' (skipprefetch_Nelem.cpp:28) [28]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'PREF_WINDOW' (skipprefetch_Nelem.cpp:28) [28]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'PREF_WINDOW' (skipprefetch_Nelem.cpp:28) [28]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus read on port 'PREF_WINDOW' (skipprefetch_Nelem.cpp:28) [29]  (8.75 ns)

 <State 10>: 6.08ns
The critical path consists of the following:
	'load' operation ('sz_load', skipprefetch_Nelem.cpp:29) on local variable 'sz' [31]  (0 ns)
	'mul' operation ('mul', skipprefetch_Nelem.cpp:29) [33]  (6.08 ns)

 <State 11>: 6.08ns
The critical path consists of the following:
	'mul' operation ('mul', skipprefetch_Nelem.cpp:29) [33]  (6.08 ns)

 <State 12>: 6.08ns
The critical path consists of the following:
	'mul' operation ('mul', skipprefetch_Nelem.cpp:29) [33]  (6.08 ns)

 <State 13>: 6.08ns
The critical path consists of the following:
	'mul' operation ('mul', skipprefetch_Nelem.cpp:29) [33]  (6.08 ns)

 <State 14>: 6.08ns
The critical path consists of the following:
	'mul' operation ('mul', skipprefetch_Nelem.cpp:29) [33]  (6.08 ns)

 <State 15>: 6.08ns
The critical path consists of the following:
	'mul' operation ('mul', skipprefetch_Nelem.cpp:29) [33]  (6.08 ns)

 <State 16>: 7.21ns
The critical path consists of the following:
	'sub' operation ('neg_mul', skipprefetch_Nelem.cpp:29) [34]  (3.52 ns)
	'select' operation ('tmp_16', skipprefetch_Nelem.cpp:29) [40]  (0 ns)
	'sub' operation ('neg_ti', skipprefetch_Nelem.cpp:29) [41]  (2.32 ns)
	'select' operation ('buff_len', skipprefetch_Nelem.cpp:29) [42]  (1.37 ns)

 <State 17>: 3.81ns
The critical path consists of the following:
	'icmp' operation ('tmp', skipprefetch_Nelem.cpp:33) [50]  (2.44 ns)
	blocking operation 1.37 ns on control path)

 <State 18>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('A_BUS_addr', skipprefetch_Nelem.cpp:36) [56]  (0 ns)
	bus request on port 'A_BUS' (skipprefetch_Nelem.cpp:36) [57]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (skipprefetch_Nelem.cpp:36) [57]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (skipprefetch_Nelem.cpp:36) [57]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (skipprefetch_Nelem.cpp:36) [57]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (skipprefetch_Nelem.cpp:36) [57]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (skipprefetch_Nelem.cpp:36) [57]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (skipprefetch_Nelem.cpp:36) [57]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus read on port 'A_BUS' (skipprefetch_Nelem.cpp:36) [58]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus read on port 'A_BUS' (skipprefetch_Nelem.cpp:37) [65]  (8.75 ns)

 <State 27>: 2.44ns
The critical path consists of the following:
	'add' operation ('cum_offs', skipprefetch_Nelem.cpp:37) [68]  (2.44 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus request on port 'PREF_WINDOW' (skipprefetch_Nelem.cpp:41) [79]  (8.75 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	bus request on port 'PREF_WINDOW' (skipprefetch_Nelem.cpp:41) [79]  (8.75 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	bus request on port 'PREF_WINDOW' (skipprefetch_Nelem.cpp:41) [79]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	bus request on port 'PREF_WINDOW' (skipprefetch_Nelem.cpp:41) [79]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus request on port 'PREF_WINDOW' (skipprefetch_Nelem.cpp:41) [79]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus request on port 'PREF_WINDOW' (skipprefetch_Nelem.cpp:41) [79]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	bus request on port 'PREF_WINDOW' (skipprefetch_Nelem.cpp:41) [79]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus read on port 'PREF_WINDOW' (skipprefetch_Nelem.cpp:41) [80]  (8.75 ns)

 <State 36>: 1.57ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', skipprefetch_Nelem.cpp:41) [83]  (1.57 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	bus request on port 'PREF_WINDOW' (skipprefetch_Nelem.cpp:41) [84]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	bus request on port 'PREF_WINDOW' (skipprefetch_Nelem.cpp:41) [84]  (8.75 ns)

 <State 39>: 8.75ns
The critical path consists of the following:
	bus request on port 'PREF_WINDOW' (skipprefetch_Nelem.cpp:41) [84]  (8.75 ns)

 <State 40>: 8.75ns
The critical path consists of the following:
	bus request on port 'PREF_WINDOW' (skipprefetch_Nelem.cpp:41) [84]  (8.75 ns)

 <State 41>: 8.75ns
The critical path consists of the following:
	bus request on port 'PREF_WINDOW' (skipprefetch_Nelem.cpp:41) [84]  (8.75 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	bus request on port 'PREF_WINDOW' (skipprefetch_Nelem.cpp:41) [84]  (8.75 ns)

 <State 43>: 8.75ns
The critical path consists of the following:
	bus request on port 'PREF_WINDOW' (skipprefetch_Nelem.cpp:41) [84]  (8.75 ns)

 <State 44>: 8.75ns
The critical path consists of the following:
	bus read on port 'PREF_WINDOW' (skipprefetch_Nelem.cpp:41) [85]  (8.75 ns)

 <State 45>: 5.26ns
The critical path consists of the following:
	'icmp' operation ('tmp_6', skipprefetch_Nelem.cpp:41) [86]  (2.52 ns)
	blocking operation 2.74 ns on control path)

 <State 46>: 13.9ns
The critical path consists of the following:
	'load' operation ('buff_load', skipprefetch_Nelem.cpp:46) on array 'buff', skipprefetch_Nelem.cpp:27 [95]  (2.71 ns)
	'add' operation ('a2_sum', skipprefetch_Nelem.cpp:46) [96]  (2.44 ns)
	'getelementptr' operation ('A_BUS_addr_1', skipprefetch_Nelem.cpp:46) [97]  (0 ns)
	bus request on port 'A_BUS' (skipprefetch_Nelem.cpp:46) [98]  (8.75 ns)

 <State 47>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (skipprefetch_Nelem.cpp:46) [98]  (8.75 ns)

 <State 48>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (skipprefetch_Nelem.cpp:46) [98]  (8.75 ns)

 <State 49>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (skipprefetch_Nelem.cpp:46) [98]  (8.75 ns)

 <State 50>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (skipprefetch_Nelem.cpp:46) [98]  (8.75 ns)

 <State 51>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (skipprefetch_Nelem.cpp:46) [98]  (8.75 ns)

 <State 52>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (skipprefetch_Nelem.cpp:46) [98]  (8.75 ns)

 <State 53>: 13.9ns
The critical path consists of the following:
	bus read on port 'A_BUS' (skipprefetch_Nelem.cpp:46) [99]  (8.75 ns)
	'add' operation ('tmp_s', skipprefetch_Nelem.cpp:46) [102]  (2.44 ns)
	'store' operation (skipprefetch_Nelem.cpp:46) of variable 'tmp_s', skipprefetch_Nelem.cpp:46 on array 'buff', skipprefetch_Nelem.cpp:27 [103]  (2.71 ns)

 <State 54>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
