* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * date : mon , 13 nov 1995 15 : 56 : 40 -0700 to : avalanche @ jensen from : sroberts @ cs ( susan roberts ) subject : research pages for the dept. of computer science i am working on the department computer science web pages and am in the process of putting standardized headings and footings on all of the department pages. you can look at the pages at http : //www.cs.utah.edu/outreach/ as an example. bill thompson has requested that i ask you to place these standardized headings and footings on your research page. all you need to do is copy the following header and place it directly at the top of the page , above the logo : university of utah department of computer science * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * the goal of the avalanche project is to enable the construction of usable and truly scalable parallel computing platforms that are not exorbitantly expensive , yet are still capable of achieving peta-op performance levels . low communication latency is the key to achieving performance scalability for both of the common parallel computation models , namely message passing and distributed shared memory . toward this end , we are developing a memory architecture that tightly integrates the processor , the entire memory hierarchy , and the interconnect fabric . the core of the effort is the development of a new cache and communication controller unit ( cccu ) for the hewlett-packard pa 8000 cpu and the myrinet network fabric ( from myricom inc ) . the cccu will inject incoming data traffic into the " appropriate level " of the memory hierarchy to minimize message latency and cache miss penalties. furthermore , it supports a flexible suite of cache coherence protocols for dsm applications in order to achieve reasonable cost it is necessary to adopt an approach that takes advantage of the significant performance advantages and momentum already provided by commercial microprocessor and interconnect fabric development efforts . the target for the project is a 64 processing element prototype which will be constructed in the final year of the arpa ( csto ) / spawar supported project duration . ---------------------------------------------------------------- [ status reports | publications | personnel | facilities | related sites ] * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * for the footer , you can insert the following at the very bottom of the page : feedback to : avalanche @ jensen.cs.utah.edu i have created " buttons " in the form of gifs , which are located at /afs/cs.utah.edu/www/htdocs/projects/icons/ the button dept_cs_button.gif is used to linked to the dept. of cs home page ( at /afs/cs.utah.edu/www/htdocs/projects/ ) the button research_cs_button.gif is used to link to the dept of cs research groups and projects page ( at /afs/cs.utah.edu/www/htdocs/projects/ ) if you have any questions , please let me know. thank you , susan * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * last modified around november 13 , 1995 . ---------------------------------------------------------------- this work was sponsored by the space and naval warfare systems command ( spawar ) and advanced research projects agency ( arpa ) , communication and memory architectures for scalable parallel computing , arpa order # b990 under spawar contract # n00039-95-c-0018 . $ date : 1996/01/24 06 : 01 : 42 $ gmt copyright 1995 computer science laboratory department of computer science , university of utah all rights reserved .
