==49572== Cachegrind, a cache and branch-prediction profiler
==49572== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==49572== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==49572== Command: ./stitch .
==49572== 
--49572-- warning: L3 cache found, using its data for the LL simulation.
--49572-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--49572-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==49572== brk segment overflow in thread #1: can't grow to 0x4a37000
==49572== (see section Limitations in user manual)
==49572== NOTE: further instances of this message will not be shown
==49572== 
==49572== I   refs:      253,517,705,710
==49572== I1  misses:              1,697
==49572== LLi misses:              1,693
==49572== I1  miss rate:            0.00%
==49572== LLi miss rate:            0.00%
==49572== 
==49572== D   refs:       68,980,624,510  (45,322,620,961 rd   + 23,658,003,549 wr)
==49572== D1  misses:         11,982,104  (     7,146,834 rd   +      4,835,270 wr)
==49572== LLd misses:          7,659,040  (     4,553,384 rd   +      3,105,656 wr)
==49572== D1  miss rate:             0.0% (           0.0%     +            0.0%  )
==49572== LLd miss rate:             0.0% (           0.0%     +            0.0%  )
==49572== 
==49572== LL refs:            11,983,801  (     7,148,531 rd   +      4,835,270 wr)
==49572== LL misses:           7,660,733  (     4,555,077 rd   +      3,105,656 wr)
==49572== LL miss rate:              0.0% (           0.0%     +            0.0%  )
