;redcode
;assert 1
	SPL 0, <336
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ 1, 20
	SLT 580, 0
	SUB <0, @2
	JMZ 710, -3
	MOV <-30, 9
	MOV <-30, 9
	SPL 0, <336
	SPL 0, <336
	JMZ <700, -3
	SUB @0, @2
	ADD 10, 7
	ADD 210, 30
	SUB 12, @10
	JMN 300, 90
	MOV <-30, 9
	DAT #0, <2
	CMP @121, 106
	MOV -1, <-20
	ADD 10, 7
	MOV -1, <-20
	SUB 1, <-1
	JMZ 710, -3
	SUB 1, <-1
	JMN 300, 90
	SUB 12, @10
	JMN 300, 90
	SUB @127, 106
	SUB @127, 106
	SPL 0, <336
	ADD 10, 7
	ADD 210, 70
	SUB @127, 106
	SUB @121, -107
	SUB @127, 106
	SLT 580, 0
	ADD 103, @220
	SPL 0, <336
	SPL 0, <336
	MOV -1, <-20
	MOV -1, <-20
	ADD 10, 7
	MOV -7, <-20
	JMN 123, #220
	CMP -207, <-120
	SUB @21, 3
	CMP -207, <-120
	MOV <-30, 9
	ADD 10, 7
	JMN 300, 90
	ADD 210, 30
