Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Nov  4 12:04:46 2024
| Host         : archlinux running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Lab7I2Cphase2fall2024JJS_timing_summary_routed.rpt -pb Lab7I2Cphase2fall2024JJS_timing_summary_routed.pb -rpx Lab7I2Cphase2fall2024JJS_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab7I2Cphase2fall2024JJS
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.791        0.000                      0                  219        0.100        0.000                      0                  219        3.000        0.000                       0                   150  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
Clock                      {0.000 5.000}      10.000          100.000         
  clk_out80MHz_Clock80MHz  {0.000 6.250}      12.500          80.000          
  clkfbout_Clock80MHz      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clock                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out80MHz_Clock80MHz        3.791        0.000                      0                  219        0.100        0.000                      0                  219        5.750        0.000                       0                   146  
  clkfbout_Clock80MHz                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock               
----------               ----------               --------               
(none)                   clk_out80MHz_Clock80MHz                           
(none)                   clkfbout_Clock80MHz                               
(none)                                            clk_out80MHz_Clock80MHz  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clock
  To Clock:  Clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  SystemClockUnit/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  SystemClockUnit/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  SystemClockUnit/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  SystemClockUnit/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  SystemClockUnit/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  SystemClockUnit/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out80MHz_Clock80MHz
  To Clock:  clk_out80MHz_Clock80MHz

Setup :            0  Failing Endpoints,  Worst Slack        3.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.791ns  (required time - arrival time)
  Source:                 Temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SevenSegUnit/DisplayInput/Digit2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out80MHz_Clock80MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out80MHz_Clock80MHz rise@12.500ns - clk_out80MHz_Clock80MHz rise@0.000ns)
  Data Path Delay:        8.558ns  (logic 2.481ns (28.990%)  route 6.077ns (71.010%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 11.091 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.714    -0.826    clock80MHz
    SLICE_X85Y103        FDRE                                         r  Temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  Temperature_reg[2]/Q
                         net (fo=18, routed)          0.589     0.219    ConvertUnit/Q[2]
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.856 r  ConvertUnit/Digit2_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.856    ConvertUnit/Digit2_reg[7]_i_11_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.095 r  ConvertUnit/Digit2_reg[7]_i_22/O[2]
                         net (fo=5, routed)           0.843     1.938    ConvertUnit/First12[9]
    SLICE_X85Y102        LUT5 (Prop_lut5_I0_O)        0.301     2.239 r  ConvertUnit/Digit2[7]_i_32/O
                         net (fo=5, routed)           0.990     3.230    ConvertUnit/First11__305[7]
    SLICE_X88Y102        LUT6 (Prop_lut6_I1_O)        0.124     3.354 r  ConvertUnit/Digit2[7]_i_30/O
                         net (fo=4, routed)           0.875     4.229    ConvertUnit/Digit2[7]_i_30_n_0
    SLICE_X88Y102        LUT6 (Prop_lut6_I3_O)        0.124     4.353 r  ConvertUnit/Digit2[7]_i_14/O
                         net (fo=5, routed)           0.836     5.188    ConvertUnit/Digit2[7]_i_14_n_0
    SLICE_X84Y100        LUT6 (Prop_lut6_I3_O)        0.124     5.312 r  ConvertUnit/Digit2[7]_i_4/O
                         net (fo=12, routed)          0.748     6.061    ConvertUnit/Digit2[7]_i_4_n_0
    SLICE_X85Y100        LUT3 (Prop_lut3_I2_O)        0.150     6.211 r  ConvertUnit/Digit2[6]_i_3/O
                         net (fo=7, routed)           1.196     7.406    ConvertUnit/Digit2[6]_i_3_n_0
    SLICE_X85Y99         LUT6 (Prop_lut6_I0_O)        0.326     7.732 r  ConvertUnit/Digit2[0]_i_1/O
                         net (fo=1, routed)           0.000     7.732    SevenSegUnit/DisplayInput/D[0]
    SLICE_X85Y99         FDRE                                         r  SevenSegUnit/DisplayInput/Digit2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  Clock (IN)
                         net (fo=0)                   0.000    12.500    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.611    11.091    SevenSegUnit/DisplayInput/clk_out80MHz
    SLICE_X85Y99         FDRE                                         r  SevenSegUnit/DisplayInput/Digit2_reg[0]/C
                         clock pessimism              0.480    11.571    
                         clock uncertainty           -0.077    11.494    
    SLICE_X85Y99         FDRE (Setup_fdre_C_D)        0.029    11.523    SevenSegUnit/DisplayInput/Digit2_reg[0]
  -------------------------------------------------------------------
                         required time                         11.523    
                         arrival time                          -7.732    
  -------------------------------------------------------------------
                         slack                                  3.791    

Slack (MET) :             4.010ns  (required time - arrival time)
  Source:                 Temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SevenSegUnit/DisplayInput/Digit2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out80MHz_Clock80MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out80MHz_Clock80MHz rise@12.500ns - clk_out80MHz_Clock80MHz rise@0.000ns)
  Data Path Delay:        8.340ns  (logic 2.481ns (29.749%)  route 5.859ns (70.251%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 11.091 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.714    -0.826    clock80MHz
    SLICE_X85Y103        FDRE                                         r  Temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  Temperature_reg[2]/Q
                         net (fo=18, routed)          0.589     0.219    ConvertUnit/Q[2]
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.856 r  ConvertUnit/Digit2_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.856    ConvertUnit/Digit2_reg[7]_i_11_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.095 r  ConvertUnit/Digit2_reg[7]_i_22/O[2]
                         net (fo=5, routed)           0.843     1.938    ConvertUnit/First12[9]
    SLICE_X85Y102        LUT5 (Prop_lut5_I0_O)        0.301     2.239 r  ConvertUnit/Digit2[7]_i_32/O
                         net (fo=5, routed)           0.990     3.230    ConvertUnit/First11__305[7]
    SLICE_X88Y102        LUT6 (Prop_lut6_I1_O)        0.124     3.354 r  ConvertUnit/Digit2[7]_i_30/O
                         net (fo=4, routed)           0.875     4.229    ConvertUnit/Digit2[7]_i_30_n_0
    SLICE_X88Y102        LUT6 (Prop_lut6_I3_O)        0.124     4.353 r  ConvertUnit/Digit2[7]_i_14/O
                         net (fo=5, routed)           0.836     5.188    ConvertUnit/Digit2[7]_i_14_n_0
    SLICE_X84Y100        LUT6 (Prop_lut6_I3_O)        0.124     5.312 r  ConvertUnit/Digit2[7]_i_4/O
                         net (fo=12, routed)          0.748     6.061    ConvertUnit/Digit2[7]_i_4_n_0
    SLICE_X85Y100        LUT3 (Prop_lut3_I2_O)        0.150     6.211 r  ConvertUnit/Digit2[6]_i_3/O
                         net (fo=7, routed)           0.977     7.188    ConvertUnit/Digit2[6]_i_3_n_0
    SLICE_X85Y98         LUT6 (Prop_lut6_I0_O)        0.326     7.514 r  ConvertUnit/Digit2[4]_i_1/O
                         net (fo=1, routed)           0.000     7.514    SevenSegUnit/DisplayInput/D[4]
    SLICE_X85Y98         FDRE                                         r  SevenSegUnit/DisplayInput/Digit2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  Clock (IN)
                         net (fo=0)                   0.000    12.500    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.611    11.091    SevenSegUnit/DisplayInput/clk_out80MHz
    SLICE_X85Y98         FDRE                                         r  SevenSegUnit/DisplayInput/Digit2_reg[4]/C
                         clock pessimism              0.480    11.571    
                         clock uncertainty           -0.077    11.494    
    SLICE_X85Y98         FDRE (Setup_fdre_C_D)        0.029    11.523    SevenSegUnit/DisplayInput/Digit2_reg[4]
  -------------------------------------------------------------------
                         required time                         11.523    
                         arrival time                          -7.514    
  -------------------------------------------------------------------
                         slack                                  4.010    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 Temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SevenSegUnit/DisplayInput/Digit2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out80MHz_Clock80MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out80MHz_Clock80MHz rise@12.500ns - clk_out80MHz_Clock80MHz rise@0.000ns)
  Data Path Delay:        8.277ns  (logic 2.481ns (29.976%)  route 5.796ns (70.024%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 11.091 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.714    -0.826    clock80MHz
    SLICE_X85Y103        FDRE                                         r  Temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  Temperature_reg[2]/Q
                         net (fo=18, routed)          0.589     0.219    ConvertUnit/Q[2]
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.856 r  ConvertUnit/Digit2_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.856    ConvertUnit/Digit2_reg[7]_i_11_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.095 r  ConvertUnit/Digit2_reg[7]_i_22/O[2]
                         net (fo=5, routed)           0.843     1.938    ConvertUnit/First12[9]
    SLICE_X85Y102        LUT5 (Prop_lut5_I0_O)        0.301     2.239 r  ConvertUnit/Digit2[7]_i_32/O
                         net (fo=5, routed)           0.990     3.230    ConvertUnit/First11__305[7]
    SLICE_X88Y102        LUT6 (Prop_lut6_I1_O)        0.124     3.354 r  ConvertUnit/Digit2[7]_i_30/O
                         net (fo=4, routed)           0.875     4.229    ConvertUnit/Digit2[7]_i_30_n_0
    SLICE_X88Y102        LUT6 (Prop_lut6_I3_O)        0.124     4.353 r  ConvertUnit/Digit2[7]_i_14/O
                         net (fo=5, routed)           0.836     5.188    ConvertUnit/Digit2[7]_i_14_n_0
    SLICE_X84Y100        LUT6 (Prop_lut6_I3_O)        0.124     5.312 r  ConvertUnit/Digit2[7]_i_4/O
                         net (fo=12, routed)          0.748     6.061    ConvertUnit/Digit2[7]_i_4_n_0
    SLICE_X85Y100        LUT3 (Prop_lut3_I2_O)        0.150     6.211 r  ConvertUnit/Digit2[6]_i_3/O
                         net (fo=7, routed)           0.914     7.125    ConvertUnit/Digit2[6]_i_3_n_0
    SLICE_X83Y98         LUT6 (Prop_lut6_I2_O)        0.326     7.451 r  ConvertUnit/Digit2[6]_i_1/O
                         net (fo=1, routed)           0.000     7.451    SevenSegUnit/DisplayInput/D[6]
    SLICE_X83Y98         FDRE                                         r  SevenSegUnit/DisplayInput/Digit2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  Clock (IN)
                         net (fo=0)                   0.000    12.500    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.611    11.091    SevenSegUnit/DisplayInput/clk_out80MHz
    SLICE_X83Y98         FDRE                                         r  SevenSegUnit/DisplayInput/Digit2_reg[6]/C
                         clock pessimism              0.480    11.571    
                         clock uncertainty           -0.077    11.494    
    SLICE_X83Y98         FDRE (Setup_fdre_C_D)        0.031    11.525    SevenSegUnit/DisplayInput/Digit2_reg[6]
  -------------------------------------------------------------------
                         required time                         11.525    
                         arrival time                          -7.451    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.114ns  (required time - arrival time)
  Source:                 Temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SevenSegUnit/DisplayInput/Digit2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out80MHz_Clock80MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out80MHz_Clock80MHz rise@12.500ns - clk_out80MHz_Clock80MHz rise@0.000ns)
  Data Path Delay:        8.235ns  (logic 2.481ns (30.127%)  route 5.754ns (69.873%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 11.091 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.714    -0.826    clock80MHz
    SLICE_X85Y103        FDRE                                         r  Temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  Temperature_reg[2]/Q
                         net (fo=18, routed)          0.589     0.219    ConvertUnit/Q[2]
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.856 r  ConvertUnit/Digit2_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.856    ConvertUnit/Digit2_reg[7]_i_11_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.095 r  ConvertUnit/Digit2_reg[7]_i_22/O[2]
                         net (fo=5, routed)           0.843     1.938    ConvertUnit/First12[9]
    SLICE_X85Y102        LUT5 (Prop_lut5_I0_O)        0.301     2.239 r  ConvertUnit/Digit2[7]_i_32/O
                         net (fo=5, routed)           0.990     3.230    ConvertUnit/First11__305[7]
    SLICE_X88Y102        LUT6 (Prop_lut6_I1_O)        0.124     3.354 r  ConvertUnit/Digit2[7]_i_30/O
                         net (fo=4, routed)           0.875     4.229    ConvertUnit/Digit2[7]_i_30_n_0
    SLICE_X88Y102        LUT6 (Prop_lut6_I3_O)        0.124     4.353 r  ConvertUnit/Digit2[7]_i_14/O
                         net (fo=5, routed)           0.836     5.188    ConvertUnit/Digit2[7]_i_14_n_0
    SLICE_X84Y100        LUT6 (Prop_lut6_I3_O)        0.124     5.312 r  ConvertUnit/Digit2[7]_i_4/O
                         net (fo=12, routed)          0.748     6.061    ConvertUnit/Digit2[7]_i_4_n_0
    SLICE_X85Y100        LUT3 (Prop_lut3_I2_O)        0.150     6.211 r  ConvertUnit/Digit2[6]_i_3/O
                         net (fo=7, routed)           0.873     7.083    ConvertUnit/Digit2[6]_i_3_n_0
    SLICE_X83Y99         LUT6 (Prop_lut6_I1_O)        0.326     7.409 r  ConvertUnit/Digit2[2]_i_1/O
                         net (fo=1, routed)           0.000     7.409    SevenSegUnit/DisplayInput/D[2]
    SLICE_X83Y99         FDRE                                         r  SevenSegUnit/DisplayInput/Digit2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  Clock (IN)
                         net (fo=0)                   0.000    12.500    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.611    11.091    SevenSegUnit/DisplayInput/clk_out80MHz
    SLICE_X83Y99         FDRE                                         r  SevenSegUnit/DisplayInput/Digit2_reg[2]/C
                         clock pessimism              0.480    11.571    
                         clock uncertainty           -0.077    11.494    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)        0.029    11.523    SevenSegUnit/DisplayInput/Digit2_reg[2]
  -------------------------------------------------------------------
                         required time                         11.523    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                  4.114    

Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 Temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SevenSegUnit/DisplayInput/Digit2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out80MHz_Clock80MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out80MHz_Clock80MHz rise@12.500ns - clk_out80MHz_Clock80MHz rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 2.481ns (30.496%)  route 5.655ns (69.504%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 11.091 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.714    -0.826    clock80MHz
    SLICE_X85Y103        FDRE                                         r  Temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  Temperature_reg[2]/Q
                         net (fo=18, routed)          0.589     0.219    ConvertUnit/Q[2]
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.856 r  ConvertUnit/Digit2_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.856    ConvertUnit/Digit2_reg[7]_i_11_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.095 r  ConvertUnit/Digit2_reg[7]_i_22/O[2]
                         net (fo=5, routed)           0.843     1.938    ConvertUnit/First12[9]
    SLICE_X85Y102        LUT5 (Prop_lut5_I0_O)        0.301     2.239 r  ConvertUnit/Digit2[7]_i_32/O
                         net (fo=5, routed)           0.990     3.230    ConvertUnit/First11__305[7]
    SLICE_X88Y102        LUT6 (Prop_lut6_I1_O)        0.124     3.354 r  ConvertUnit/Digit2[7]_i_30/O
                         net (fo=4, routed)           0.875     4.229    ConvertUnit/Digit2[7]_i_30_n_0
    SLICE_X88Y102        LUT6 (Prop_lut6_I3_O)        0.124     4.353 r  ConvertUnit/Digit2[7]_i_14/O
                         net (fo=5, routed)           0.836     5.188    ConvertUnit/Digit2[7]_i_14_n_0
    SLICE_X84Y100        LUT6 (Prop_lut6_I3_O)        0.124     5.312 r  ConvertUnit/Digit2[7]_i_4/O
                         net (fo=12, routed)          0.748     6.061    ConvertUnit/Digit2[7]_i_4_n_0
    SLICE_X85Y100        LUT3 (Prop_lut3_I2_O)        0.150     6.211 r  ConvertUnit/Digit2[6]_i_3/O
                         net (fo=7, routed)           0.773     6.983    ConvertUnit/Digit2[6]_i_3_n_0
    SLICE_X85Y99         LUT6 (Prop_lut6_I4_O)        0.326     7.309 r  ConvertUnit/Digit2[5]_i_1/O
                         net (fo=1, routed)           0.000     7.309    SevenSegUnit/DisplayInput/D[5]
    SLICE_X85Y99         FDRE                                         r  SevenSegUnit/DisplayInput/Digit2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  Clock (IN)
                         net (fo=0)                   0.000    12.500    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.611    11.091    SevenSegUnit/DisplayInput/clk_out80MHz
    SLICE_X85Y99         FDRE                                         r  SevenSegUnit/DisplayInput/Digit2_reg[5]/C
                         clock pessimism              0.480    11.571    
                         clock uncertainty           -0.077    11.494    
    SLICE_X85Y99         FDRE (Setup_fdre_C_D)        0.031    11.525    SevenSegUnit/DisplayInput/Digit2_reg[5]
  -------------------------------------------------------------------
                         required time                         11.525    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 Temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SevenSegUnit/DisplayInput/Digit2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out80MHz_Clock80MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out80MHz_Clock80MHz rise@12.500ns - clk_out80MHz_Clock80MHz rise@0.000ns)
  Data Path Delay:        7.921ns  (logic 2.481ns (31.322%)  route 5.440ns (68.678%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 11.091 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.714    -0.826    clock80MHz
    SLICE_X85Y103        FDRE                                         r  Temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  Temperature_reg[2]/Q
                         net (fo=18, routed)          0.589     0.219    ConvertUnit/Q[2]
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.856 r  ConvertUnit/Digit2_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.856    ConvertUnit/Digit2_reg[7]_i_11_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.095 r  ConvertUnit/Digit2_reg[7]_i_22/O[2]
                         net (fo=5, routed)           0.843     1.938    ConvertUnit/First12[9]
    SLICE_X85Y102        LUT5 (Prop_lut5_I0_O)        0.301     2.239 r  ConvertUnit/Digit2[7]_i_32/O
                         net (fo=5, routed)           0.990     3.230    ConvertUnit/First11__305[7]
    SLICE_X88Y102        LUT6 (Prop_lut6_I1_O)        0.124     3.354 r  ConvertUnit/Digit2[7]_i_30/O
                         net (fo=4, routed)           0.875     4.229    ConvertUnit/Digit2[7]_i_30_n_0
    SLICE_X88Y102        LUT6 (Prop_lut6_I3_O)        0.124     4.353 r  ConvertUnit/Digit2[7]_i_14/O
                         net (fo=5, routed)           0.836     5.188    ConvertUnit/Digit2[7]_i_14_n_0
    SLICE_X84Y100        LUT6 (Prop_lut6_I3_O)        0.124     5.312 r  ConvertUnit/Digit2[7]_i_4/O
                         net (fo=12, routed)          0.748     6.061    ConvertUnit/Digit2[7]_i_4_n_0
    SLICE_X85Y100        LUT3 (Prop_lut3_I2_O)        0.150     6.211 r  ConvertUnit/Digit2[6]_i_3/O
                         net (fo=7, routed)           0.558     6.769    ConvertUnit/Digit2[6]_i_3_n_0
    SLICE_X82Y99         LUT6 (Prop_lut6_I5_O)        0.326     7.095 r  ConvertUnit/Digit2[3]_i_1/O
                         net (fo=1, routed)           0.000     7.095    SevenSegUnit/DisplayInput/D[3]
    SLICE_X82Y99         FDRE                                         r  SevenSegUnit/DisplayInput/Digit2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  Clock (IN)
                         net (fo=0)                   0.000    12.500    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.611    11.091    SevenSegUnit/DisplayInput/clk_out80MHz
    SLICE_X82Y99         FDRE                                         r  SevenSegUnit/DisplayInput/Digit2_reg[3]/C
                         clock pessimism              0.480    11.571    
                         clock uncertainty           -0.077    11.494    
    SLICE_X82Y99         FDRE (Setup_fdre_C_D)        0.029    11.523    SevenSegUnit/DisplayInput/Digit2_reg[3]
  -------------------------------------------------------------------
                         required time                         11.523    
                         arrival time                          -7.095    
  -------------------------------------------------------------------
                         slack                                  4.428    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 Temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SevenSegUnit/DisplayInput/Digit3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out80MHz_Clock80MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out80MHz_Clock80MHz rise@12.500ns - clk_out80MHz_Clock80MHz rise@0.000ns)
  Data Path Delay:        7.893ns  (logic 2.253ns (28.546%)  route 5.640ns (71.454%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 11.091 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.714    -0.826    clock80MHz
    SLICE_X85Y103        FDRE                                         r  Temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  Temperature_reg[2]/Q
                         net (fo=18, routed)          0.589     0.219    ConvertUnit/Q[2]
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.856 r  ConvertUnit/Digit2_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.856    ConvertUnit/Digit2_reg[7]_i_11_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.095 r  ConvertUnit/Digit2_reg[7]_i_22/O[2]
                         net (fo=5, routed)           0.843     1.938    ConvertUnit/First12[9]
    SLICE_X85Y102        LUT5 (Prop_lut5_I0_O)        0.301     2.239 r  ConvertUnit/Digit2[7]_i_32/O
                         net (fo=5, routed)           0.990     3.230    ConvertUnit/First11__305[7]
    SLICE_X88Y102        LUT6 (Prop_lut6_I1_O)        0.124     3.354 r  ConvertUnit/Digit2[7]_i_30/O
                         net (fo=4, routed)           0.875     4.229    ConvertUnit/Digit2[7]_i_30_n_0
    SLICE_X88Y102        LUT6 (Prop_lut6_I3_O)        0.124     4.353 r  ConvertUnit/Digit2[7]_i_14/O
                         net (fo=5, routed)           0.849     5.201    ConvertUnit/Digit2[7]_i_14_n_0
    SLICE_X82Y101        LUT6 (Prop_lut6_I4_O)        0.124     5.325 r  ConvertUnit/Digit2[7]_i_19/O
                         net (fo=1, routed)           0.646     5.972    ConvertUnit/Digit2[7]_i_19_n_0
    SLICE_X82Y100        LUT6 (Prop_lut6_I0_O)        0.124     6.096 r  ConvertUnit/Digit2[7]_i_7/O
                         net (fo=15, routed)          0.847     6.942    ConvertUnit/Digit2[7]_i_7_n_0
    SLICE_X85Y98         LUT4 (Prop_lut4_I1_O)        0.124     7.066 r  ConvertUnit/Digit3[0]_i_1/O
                         net (fo=1, routed)           0.000     7.066    SevenSegUnit/DisplayInput/Digit3_reg[7]_0[0]
    SLICE_X85Y98         FDRE                                         r  SevenSegUnit/DisplayInput/Digit3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  Clock (IN)
                         net (fo=0)                   0.000    12.500    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.611    11.091    SevenSegUnit/DisplayInput/clk_out80MHz
    SLICE_X85Y98         FDRE                                         r  SevenSegUnit/DisplayInput/Digit3_reg[0]/C
                         clock pessimism              0.480    11.571    
                         clock uncertainty           -0.077    11.494    
    SLICE_X85Y98         FDRE (Setup_fdre_C_D)        0.031    11.525    SevenSegUnit/DisplayInput/Digit3_reg[0]
  -------------------------------------------------------------------
                         required time                         11.525    
                         arrival time                          -7.066    
  -------------------------------------------------------------------
                         slack                                  4.459    

Slack (MET) :             4.475ns  (required time - arrival time)
  Source:                 Temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SevenSegUnit/DisplayInput/Digit3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out80MHz_Clock80MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out80MHz_Clock80MHz rise@12.500ns - clk_out80MHz_Clock80MHz rise@0.000ns)
  Data Path Delay:        7.921ns  (logic 2.281ns (28.799%)  route 5.640ns (71.201%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 11.091 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.714    -0.826    clock80MHz
    SLICE_X85Y103        FDRE                                         r  Temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  Temperature_reg[2]/Q
                         net (fo=18, routed)          0.589     0.219    ConvertUnit/Q[2]
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.856 r  ConvertUnit/Digit2_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.856    ConvertUnit/Digit2_reg[7]_i_11_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.095 r  ConvertUnit/Digit2_reg[7]_i_22/O[2]
                         net (fo=5, routed)           0.843     1.938    ConvertUnit/First12[9]
    SLICE_X85Y102        LUT5 (Prop_lut5_I0_O)        0.301     2.239 r  ConvertUnit/Digit2[7]_i_32/O
                         net (fo=5, routed)           0.990     3.230    ConvertUnit/First11__305[7]
    SLICE_X88Y102        LUT6 (Prop_lut6_I1_O)        0.124     3.354 r  ConvertUnit/Digit2[7]_i_30/O
                         net (fo=4, routed)           0.875     4.229    ConvertUnit/Digit2[7]_i_30_n_0
    SLICE_X88Y102        LUT6 (Prop_lut6_I3_O)        0.124     4.353 r  ConvertUnit/Digit2[7]_i_14/O
                         net (fo=5, routed)           0.849     5.201    ConvertUnit/Digit2[7]_i_14_n_0
    SLICE_X82Y101        LUT6 (Prop_lut6_I4_O)        0.124     5.325 r  ConvertUnit/Digit2[7]_i_19/O
                         net (fo=1, routed)           0.646     5.972    ConvertUnit/Digit2[7]_i_19_n_0
    SLICE_X82Y100        LUT6 (Prop_lut6_I0_O)        0.124     6.096 r  ConvertUnit/Digit2[7]_i_7/O
                         net (fo=15, routed)          0.847     6.942    ConvertUnit/Digit2[7]_i_7_n_0
    SLICE_X85Y98         LUT4 (Prop_lut4_I1_O)        0.152     7.094 r  ConvertUnit/Digit3[4]_i_1/O
                         net (fo=1, routed)           0.000     7.094    SevenSegUnit/DisplayInput/Digit3_reg[7]_0[4]
    SLICE_X85Y98         FDRE                                         r  SevenSegUnit/DisplayInput/Digit3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  Clock (IN)
                         net (fo=0)                   0.000    12.500    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.611    11.091    SevenSegUnit/DisplayInput/clk_out80MHz
    SLICE_X85Y98         FDRE                                         r  SevenSegUnit/DisplayInput/Digit3_reg[4]/C
                         clock pessimism              0.480    11.571    
                         clock uncertainty           -0.077    11.494    
    SLICE_X85Y98         FDRE (Setup_fdre_C_D)        0.075    11.569    SevenSegUnit/DisplayInput/Digit3_reg[4]
  -------------------------------------------------------------------
                         required time                         11.569    
                         arrival time                          -7.094    
  -------------------------------------------------------------------
                         slack                                  4.475    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 Temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SevenSegUnit/DisplayInput/Digit2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out80MHz_Clock80MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out80MHz_Clock80MHz rise@12.500ns - clk_out80MHz_Clock80MHz rise@0.000ns)
  Data Path Delay:        7.864ns  (logic 2.481ns (31.548%)  route 5.383ns (68.452%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 11.091 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.714    -0.826    clock80MHz
    SLICE_X85Y103        FDRE                                         r  Temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  Temperature_reg[2]/Q
                         net (fo=18, routed)          0.589     0.219    ConvertUnit/Q[2]
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.856 r  ConvertUnit/Digit2_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.856    ConvertUnit/Digit2_reg[7]_i_11_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.095 r  ConvertUnit/Digit2_reg[7]_i_22/O[2]
                         net (fo=5, routed)           0.843     1.938    ConvertUnit/First12[9]
    SLICE_X85Y102        LUT5 (Prop_lut5_I0_O)        0.301     2.239 r  ConvertUnit/Digit2[7]_i_32/O
                         net (fo=5, routed)           0.990     3.230    ConvertUnit/First11__305[7]
    SLICE_X88Y102        LUT6 (Prop_lut6_I1_O)        0.124     3.354 r  ConvertUnit/Digit2[7]_i_30/O
                         net (fo=4, routed)           0.875     4.229    ConvertUnit/Digit2[7]_i_30_n_0
    SLICE_X88Y102        LUT6 (Prop_lut6_I3_O)        0.124     4.353 r  ConvertUnit/Digit2[7]_i_14/O
                         net (fo=5, routed)           0.836     5.188    ConvertUnit/Digit2[7]_i_14_n_0
    SLICE_X84Y100        LUT6 (Prop_lut6_I3_O)        0.124     5.312 r  ConvertUnit/Digit2[7]_i_4/O
                         net (fo=12, routed)          0.748     6.061    ConvertUnit/Digit2[7]_i_4_n_0
    SLICE_X85Y100        LUT3 (Prop_lut3_I2_O)        0.150     6.211 r  ConvertUnit/Digit2[6]_i_3/O
                         net (fo=7, routed)           0.502     6.712    ConvertUnit/Digit2[6]_i_3_n_0
    SLICE_X83Y98         LUT6 (Prop_lut6_I4_O)        0.326     7.038 r  ConvertUnit/Digit2[1]_i_1/O
                         net (fo=1, routed)           0.000     7.038    SevenSegUnit/DisplayInput/D[1]
    SLICE_X83Y98         FDRE                                         r  SevenSegUnit/DisplayInput/Digit2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  Clock (IN)
                         net (fo=0)                   0.000    12.500    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.611    11.091    SevenSegUnit/DisplayInput/clk_out80MHz
    SLICE_X83Y98         FDRE                                         r  SevenSegUnit/DisplayInput/Digit2_reg[1]/C
                         clock pessimism              0.480    11.571    
                         clock uncertainty           -0.077    11.494    
    SLICE_X83Y98         FDRE (Setup_fdre_C_D)        0.029    11.523    SevenSegUnit/DisplayInput/Digit2_reg[1]
  -------------------------------------------------------------------
                         required time                         11.523    
                         arrival time                          -7.038    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 Temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SevenSegUnit/DisplayInput/Digit3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out80MHz_Clock80MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out80MHz_Clock80MHz rise@12.500ns - clk_out80MHz_Clock80MHz rise@0.000ns)
  Data Path Delay:        7.843ns  (logic 2.253ns (28.727%)  route 5.590ns (71.273%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 11.091 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.714    -0.826    clock80MHz
    SLICE_X85Y103        FDRE                                         r  Temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  Temperature_reg[2]/Q
                         net (fo=18, routed)          0.589     0.219    ConvertUnit/Q[2]
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.856 r  ConvertUnit/Digit2_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.856    ConvertUnit/Digit2_reg[7]_i_11_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.095 r  ConvertUnit/Digit2_reg[7]_i_22/O[2]
                         net (fo=5, routed)           0.843     1.938    ConvertUnit/First12[9]
    SLICE_X85Y102        LUT5 (Prop_lut5_I0_O)        0.301     2.239 r  ConvertUnit/Digit2[7]_i_32/O
                         net (fo=5, routed)           0.990     3.230    ConvertUnit/First11__305[7]
    SLICE_X88Y102        LUT6 (Prop_lut6_I1_O)        0.124     3.354 r  ConvertUnit/Digit2[7]_i_30/O
                         net (fo=4, routed)           0.875     4.229    ConvertUnit/Digit2[7]_i_30_n_0
    SLICE_X88Y102        LUT6 (Prop_lut6_I3_O)        0.124     4.353 r  ConvertUnit/Digit2[7]_i_14/O
                         net (fo=5, routed)           0.849     5.201    ConvertUnit/Digit2[7]_i_14_n_0
    SLICE_X82Y101        LUT6 (Prop_lut6_I4_O)        0.124     5.325 r  ConvertUnit/Digit2[7]_i_19/O
                         net (fo=1, routed)           0.646     5.972    ConvertUnit/Digit2[7]_i_19_n_0
    SLICE_X82Y100        LUT6 (Prop_lut6_I0_O)        0.124     6.096 r  ConvertUnit/Digit2[7]_i_7/O
                         net (fo=15, routed)          0.797     6.893    ConvertUnit/Digit2[7]_i_7_n_0
    SLICE_X85Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.017 r  ConvertUnit/Digit3[5]_i_1/O
                         net (fo=1, routed)           0.000     7.017    SevenSegUnit/DisplayInput/Digit3_reg[7]_0[5]
    SLICE_X85Y98         FDRE                                         r  SevenSegUnit/DisplayInput/Digit3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  Clock (IN)
                         net (fo=0)                   0.000    12.500    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.611    11.091    SevenSegUnit/DisplayInput/clk_out80MHz
    SLICE_X85Y98         FDRE                                         r  SevenSegUnit/DisplayInput/Digit3_reg[5]/C
                         clock pessimism              0.480    11.571    
                         clock uncertainty           -0.077    11.494    
    SLICE_X85Y98         FDRE (Setup_fdre_C_D)        0.031    11.525    SevenSegUnit/DisplayInput/Digit3_reg[5]
  -------------------------------------------------------------------
                         required time                         11.525    
                         arrival time                          -7.017    
  -------------------------------------------------------------------
                         slack                                  4.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 SevenSegUnit/Update/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SevenSegUnit/Update/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out80MHz_Clock80MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out80MHz_Clock80MHz rise@0.000ns - clk_out80MHz_Clock80MHz rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.603    -0.561    SevenSegUnit/Update/clk_out80MHz
    SLICE_X80Y99         FDRE                                         r  SevenSegUnit/Update/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  SevenSegUnit/Update/count_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.271    SevenSegUnit/Update/count_reg[2]
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.115 r  SevenSegUnit/Update/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.114    SevenSegUnit/Update/count_reg[0]_i_2_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.061 r  SevenSegUnit/Update/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.061    SevenSegUnit/Update/count_reg[4]_i_1_n_7
    SLICE_X80Y100        FDRE                                         r  SevenSegUnit/Update/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.868    -0.804    SevenSegUnit/Update/clk_out80MHz
    SLICE_X80Y100        FDRE                                         r  SevenSegUnit/Update/count_reg[4]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X80Y100        FDRE (Hold_fdre_C_D)         0.134    -0.161    SevenSegUnit/Update/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 Temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SevenSegUnit/DisplayInput/Digit1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out80MHz_Clock80MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out80MHz_Clock80MHz rise@0.000ns - clk_out80MHz_Clock80MHz rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.695%)  route 0.321ns (63.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.600    -0.564    clock80MHz
    SLICE_X85Y103        FDRE                                         r  Temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.423 f  Temperature_reg[2]/Q
                         net (fo=18, routed)          0.321    -0.102    SevenSegUnit/DisplayInput/Q[2]
    SLICE_X84Y99         LUT6 (Prop_lut6_I1_O)        0.045    -0.057 r  SevenSegUnit/DisplayInput/Digit1[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.057    SevenSegUnit/DisplayInput/D1[7]
    SLICE_X84Y99         FDRE                                         r  SevenSegUnit/DisplayInput/Digit1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.879    -0.794    SevenSegUnit/DisplayInput/clk_out80MHz
    SLICE_X84Y99         FDRE                                         r  SevenSegUnit/DisplayInput/Digit1_reg[7]/C
                         clock pessimism              0.509    -0.285    
    SLICE_X84Y99         FDRE (Hold_fdre_C_D)         0.121    -0.164    SevenSegUnit/DisplayInput/Digit1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 SevenSegUnit/Update/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SevenSegUnit/Update/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out80MHz_Clock80MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out80MHz_Clock80MHz rise@0.000ns - clk_out80MHz_Clock80MHz rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.603    -0.561    SevenSegUnit/Update/clk_out80MHz
    SLICE_X80Y99         FDRE                                         r  SevenSegUnit/Update/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  SevenSegUnit/Update/count_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.271    SevenSegUnit/Update/count_reg[2]
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.115 r  SevenSegUnit/Update/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.114    SevenSegUnit/Update/count_reg[0]_i_2_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.048 r  SevenSegUnit/Update/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.048    SevenSegUnit/Update/count_reg[4]_i_1_n_5
    SLICE_X80Y100        FDRE                                         r  SevenSegUnit/Update/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.868    -0.804    SevenSegUnit/Update/clk_out80MHz
    SLICE_X80Y100        FDRE                                         r  SevenSegUnit/Update/count_reg[6]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X80Y100        FDRE (Hold_fdre_C_D)         0.134    -0.161    SevenSegUnit/Update/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SevenSegUnit/DisplayInput/Digit0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out80MHz_Clock80MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out80MHz_Clock80MHz rise@0.000ns - clk_out80MHz_Clock80MHz rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.624%)  route 0.308ns (62.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.601    -0.563    clock80MHz
    SLICE_X85Y101        FDRE                                         r  Temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  Temperature_reg[0]/Q
                         net (fo=10, routed)          0.308    -0.114    SevenSegUnit/DisplayInput/Q[0]
    SLICE_X85Y96         LUT6 (Prop_lut6_I0_O)        0.045    -0.069 r  SevenSegUnit/DisplayInput/Digit0[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.069    SevenSegUnit/DisplayInput/D0[4]
    SLICE_X85Y96         FDRE                                         r  SevenSegUnit/DisplayInput/Digit0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.878    -0.795    SevenSegUnit/DisplayInput/clk_out80MHz
    SLICE_X85Y96         FDRE                                         r  SevenSegUnit/DisplayInput/Digit0_reg[4]/C
                         clock pessimism              0.509    -0.286    
    SLICE_X85Y96         FDRE (Hold_fdre_C_D)         0.091    -0.195    SevenSegUnit/DisplayInput/Digit0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SevenSegUnit/DisplayInput/Digit0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out80MHz_Clock80MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out80MHz_Clock80MHz rise@0.000ns - clk_out80MHz_Clock80MHz rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.548%)  route 0.309ns (62.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.601    -0.563    clock80MHz
    SLICE_X85Y101        FDRE                                         r  Temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  Temperature_reg[0]/Q
                         net (fo=10, routed)          0.309    -0.113    SevenSegUnit/DisplayInput/Q[0]
    SLICE_X85Y96         LUT6 (Prop_lut6_I4_O)        0.045    -0.068 r  SevenSegUnit/DisplayInput/Digit0[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.068    SevenSegUnit/DisplayInput/D0[5]
    SLICE_X85Y96         FDRE                                         r  SevenSegUnit/DisplayInput/Digit0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.878    -0.795    SevenSegUnit/DisplayInput/clk_out80MHz
    SLICE_X85Y96         FDRE                                         r  SevenSegUnit/DisplayInput/Digit0_reg[5]/C
                         clock pessimism              0.509    -0.286    
    SLICE_X85Y96         FDRE (Hold_fdre_C_D)         0.092    -0.194    SevenSegUnit/DisplayInput/Digit0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 SevenSegUnit/Update/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SevenSegUnit/Update/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out80MHz_Clock80MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out80MHz_Clock80MHz rise@0.000ns - clk_out80MHz_Clock80MHz rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.603    -0.561    SevenSegUnit/Update/clk_out80MHz
    SLICE_X80Y99         FDRE                                         r  SevenSegUnit/Update/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  SevenSegUnit/Update/count_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.271    SevenSegUnit/Update/count_reg[2]
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.115 r  SevenSegUnit/Update/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.114    SevenSegUnit/Update/count_reg[0]_i_2_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.025 r  SevenSegUnit/Update/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.025    SevenSegUnit/Update/count_reg[4]_i_1_n_6
    SLICE_X80Y100        FDRE                                         r  SevenSegUnit/Update/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.868    -0.804    SevenSegUnit/Update/clk_out80MHz
    SLICE_X80Y100        FDRE                                         r  SevenSegUnit/Update/count_reg[5]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X80Y100        FDRE (Hold_fdre_C_D)         0.134    -0.161    SevenSegUnit/Update/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 SevenSegUnit/Update/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SevenSegUnit/Update/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out80MHz_Clock80MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out80MHz_Clock80MHz rise@0.000ns - clk_out80MHz_Clock80MHz rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.603    -0.561    SevenSegUnit/Update/clk_out80MHz
    SLICE_X80Y99         FDRE                                         r  SevenSegUnit/Update/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  SevenSegUnit/Update/count_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.271    SevenSegUnit/Update/count_reg[2]
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.115 r  SevenSegUnit/Update/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.114    SevenSegUnit/Update/count_reg[0]_i_2_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.023 r  SevenSegUnit/Update/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.023    SevenSegUnit/Update/count_reg[4]_i_1_n_4
    SLICE_X80Y100        FDRE                                         r  SevenSegUnit/Update/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.868    -0.804    SevenSegUnit/Update/clk_out80MHz
    SLICE_X80Y100        FDRE                                         r  SevenSegUnit/Update/count_reg[7]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X80Y100        FDRE (Hold_fdre_C_D)         0.134    -0.161    SevenSegUnit/Update/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 SevenSegUnit/Update/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SevenSegUnit/Update/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out80MHz_Clock80MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out80MHz_Clock80MHz rise@0.000ns - clk_out80MHz_Clock80MHz rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.603    -0.561    SevenSegUnit/Update/clk_out80MHz
    SLICE_X80Y99         FDRE                                         r  SevenSegUnit/Update/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  SevenSegUnit/Update/count_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.271    SevenSegUnit/Update/count_reg[2]
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.115 r  SevenSegUnit/Update/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.114    SevenSegUnit/Update/count_reg[0]_i_2_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.074 r  SevenSegUnit/Update/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.074    SevenSegUnit/Update/count_reg[4]_i_1_n_0
    SLICE_X80Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.021 r  SevenSegUnit/Update/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.021    SevenSegUnit/Update/count_reg[8]_i_1_n_7
    SLICE_X80Y101        FDRE                                         r  SevenSegUnit/Update/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.868    -0.804    SevenSegUnit/Update/clk_out80MHz
    SLICE_X80Y101        FDRE                                         r  SevenSegUnit/Update/count_reg[8]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X80Y101        FDRE (Hold_fdre_C_D)         0.134    -0.161    SevenSegUnit/Update/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SevenSegUnit/DisplayInput/Digit0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out80MHz_Clock80MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out80MHz_Clock80MHz rise@0.000ns - clk_out80MHz_Clock80MHz rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.643%)  route 0.367ns (66.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.600    -0.564    clock80MHz
    SLICE_X85Y103        FDRE                                         r  Temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  Temperature_reg[2]/Q
                         net (fo=18, routed)          0.367    -0.056    SevenSegUnit/DisplayInput/Q[2]
    SLICE_X84Y98         LUT6 (Prop_lut6_I2_O)        0.045    -0.011 r  SevenSegUnit/DisplayInput/Digit0[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.011    SevenSegUnit/DisplayInput/D0[1]
    SLICE_X84Y98         FDRE                                         r  SevenSegUnit/DisplayInput/Digit0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.879    -0.794    SevenSegUnit/DisplayInput/clk_out80MHz
    SLICE_X84Y98         FDRE                                         r  SevenSegUnit/DisplayInput/Digit0_reg[1]/C
                         clock pessimism              0.509    -0.285    
    SLICE_X84Y98         FDRE (Hold_fdre_C_D)         0.121    -0.164    SevenSegUnit/DisplayInput/Digit0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 SevenSegUnit/Update/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SevenSegUnit/Update/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out80MHz_Clock80MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out80MHz_Clock80MHz rise@0.000ns - clk_out80MHz_Clock80MHz rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.603    -0.561    SevenSegUnit/Update/clk_out80MHz
    SLICE_X80Y99         FDRE                                         r  SevenSegUnit/Update/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  SevenSegUnit/Update/count_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.271    SevenSegUnit/Update/count_reg[2]
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.115 r  SevenSegUnit/Update/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.114    SevenSegUnit/Update/count_reg[0]_i_2_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.074 r  SevenSegUnit/Update/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.074    SevenSegUnit/Update/count_reg[4]_i_1_n_0
    SLICE_X80Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.008 r  SevenSegUnit/Update/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.008    SevenSegUnit/Update/count_reg[8]_i_1_n_5
    SLICE_X80Y101        FDRE                                         r  SevenSegUnit/Update/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.868    -0.804    SevenSegUnit/Update/clk_out80MHz
    SLICE_X80Y101        FDRE                                         r  SevenSegUnit/Update/count_reg[10]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X80Y101        FDRE (Hold_fdre_C_D)         0.134    -0.161    SevenSegUnit/Update/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out80MHz_Clock80MHz
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y16   SystemClockUnit/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X85Y101    Temperature_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X85Y102    Temperature_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X85Y103    Temperature_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X85Y101    Temperature_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X85Y102    Temperature_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X85Y102    Temperature_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X85Y102    Temperature_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X85Y102    Temperature_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X85Y101    Temperature_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X85Y101    Temperature_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X85Y102    Temperature_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X85Y102    Temperature_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X85Y103    Temperature_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X85Y103    Temperature_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X85Y101    Temperature_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X85Y101    Temperature_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X85Y102    Temperature_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X85Y102    Temperature_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X85Y101    Temperature_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X85Y101    Temperature_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X85Y102    Temperature_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X85Y102    Temperature_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X85Y103    Temperature_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X85Y103    Temperature_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X85Y101    Temperature_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X85Y101    Temperature_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X85Y102    Temperature_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X85Y102    Temperature_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Clock80MHz
  To Clock:  clkfbout_Clock80MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Clock80MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SystemClockUnit/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   SystemClockUnit/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  SystemClockUnit/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  SystemClockUnit/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  SystemClockUnit/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  SystemClockUnit/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out80MHz_Clock80MHz
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSegUnit/Update/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.769ns  (logic 4.281ns (36.374%)  route 7.488ns (63.626%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.725    -0.815    SevenSegUnit/Update/clk_out80MHz
    SLICE_X81Y99         FDRE                                         r  SevenSegUnit/Update/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  SevenSegUnit/Update/Q_reg[0]/Q
                         net (fo=26, routed)          1.753     1.394    SevenSegUnit/DisplayInput/Q_0[0]
    SLICE_X85Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.518 r  SevenSegUnit/DisplayInput/Display_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.530     2.048    SevenSegUnit/DisplayInput/Display_OBUF[0]_inst_i_2_n_0
    SLICE_X80Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.172 r  SevenSegUnit/DisplayInput/Display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.206     7.378    Display_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    10.955 r  Display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.955    Display[0]
    T10                                                               r  Display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegUnit/Update/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.611ns  (logic 4.259ns (36.686%)  route 7.351ns (63.314%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.725    -0.815    SevenSegUnit/Update/clk_out80MHz
    SLICE_X81Y99         FDRE                                         r  SevenSegUnit/Update/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  SevenSegUnit/Update/Q_reg[1]/Q
                         net (fo=25, routed)          0.950     0.591    SevenSegUnit/DisplayInput/Q_0[1]
    SLICE_X84Y98         LUT6 (Prop_lut6_I2_O)        0.124     0.715 r  SevenSegUnit/DisplayInput/Display_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.076     1.791    SevenSegUnit/DisplayInput/Display_OBUF[1]_inst_i_2_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I5_O)        0.124     1.915 r  SevenSegUnit/DisplayInput/Display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.325     7.240    Display_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    10.796 r  Display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.796    Display[1]
    R10                                                               r  Display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegUnit/Update/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.482ns  (logic 4.265ns (37.142%)  route 7.217ns (62.858%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.725    -0.815    SevenSegUnit/Update/clk_out80MHz
    SLICE_X81Y99         FDRE                                         r  SevenSegUnit/Update/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  SevenSegUnit/Update/Q_reg[1]/Q
                         net (fo=25, routed)          1.468     1.109    SevenSegUnit/DisplayInput/Q_0[1]
    SLICE_X85Y97         LUT6 (Prop_lut6_I2_O)        0.124     1.233 r  SevenSegUnit/DisplayInput/Display_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.783     2.016    SevenSegUnit/DisplayInput/Display_OBUF[5]_inst_i_2_n_0
    SLICE_X80Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.140 r  SevenSegUnit/DisplayInput/Display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.967     7.107    Display_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    10.667 r  Display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.667    Display[5]
    T11                                                               r  Display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegUnit/Update/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Transistors[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.048ns  (logic 4.501ns (40.744%)  route 6.546ns (59.256%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.725    -0.815    SevenSegUnit/Update/clk_out80MHz
    SLICE_X81Y99         FDRE                                         r  SevenSegUnit/Update/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.396 f  SevenSegUnit/Update/Q_reg[2]/Q
                         net (fo=17, routed)          1.213     0.817    SevenSegUnit/Update/Q_0[2]
    SLICE_X78Y96         LUT3 (Prop_lut3_I2_O)        0.325     1.142 r  SevenSegUnit/Update/Transistors_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           5.334     6.476    Transistors_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.757    10.233 r  Transistors_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.233    Transistors[7]
    U13                                                               r  Transistors[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegUnit/Update/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.639ns  (logic 4.254ns (39.988%)  route 6.385ns (60.012%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.725    -0.815    SevenSegUnit/Update/clk_out80MHz
    SLICE_X81Y99         FDRE                                         r  SevenSegUnit/Update/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  SevenSegUnit/Update/Q_reg[0]/Q
                         net (fo=26, routed)          1.484     1.125    SevenSegUnit/DisplayInput/Q_0[0]
    SLICE_X84Y97         LUT6 (Prop_lut6_I4_O)        0.124     1.249 r  SevenSegUnit/DisplayInput/Display_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.534     1.783    SevenSegUnit/DisplayInput/Display_OBUF[3]_inst_i_2_n_0
    SLICE_X80Y97         LUT6 (Prop_lut6_I5_O)        0.124     1.907 r  SevenSegUnit/DisplayInput/Display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.367     6.274    Display_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     9.824 r  Display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.824    Display[3]
    K13                                                               r  Display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegUnit/Update/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Transistors[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.636ns  (logic 4.292ns (40.359%)  route 6.343ns (59.641%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.725    -0.815    SevenSegUnit/Update/clk_out80MHz
    SLICE_X81Y99         FDRE                                         r  SevenSegUnit/Update/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.396 r  SevenSegUnit/Update/Q_reg[2]/Q
                         net (fo=17, routed)          1.063     0.667    SevenSegUnit/Update/Q_0[2]
    SLICE_X78Y97         LUT3 (Prop_lut3_I2_O)        0.299     0.966 r  SevenSegUnit/Update/Transistors_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.280     6.246    Transistors_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     9.821 r  Transistors_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.821    Transistors[2]
    T9                                                                r  Transistors[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegUnit/Update/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.403ns  (logic 4.241ns (40.771%)  route 6.162ns (59.229%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.725    -0.815    SevenSegUnit/Update/clk_out80MHz
    SLICE_X81Y99         FDRE                                         r  SevenSegUnit/Update/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  SevenSegUnit/Update/Q_reg[0]/Q
                         net (fo=26, routed)          1.446     1.088    SevenSegUnit/DisplayInput/Q_0[0]
    SLICE_X84Y97         LUT6 (Prop_lut6_I4_O)        0.124     1.212 r  SevenSegUnit/DisplayInput/Display_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.670     1.881    SevenSegUnit/DisplayInput/Display_OBUF[6]_inst_i_2_n_0
    SLICE_X78Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.005 r  SevenSegUnit/DisplayInput/Display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.046     6.051    Display_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537     9.588 r  Display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.588    Display[6]
    L18                                                               r  Display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegUnit/Update/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Transistors[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.171ns  (logic 4.270ns (41.979%)  route 5.901ns (58.021%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.725    -0.815    SevenSegUnit/Update/clk_out80MHz
    SLICE_X81Y99         FDRE                                         r  SevenSegUnit/Update/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.396 f  SevenSegUnit/Update/Q_reg[2]/Q
                         net (fo=17, routed)          1.213     0.817    SevenSegUnit/Update/Q_0[2]
    SLICE_X78Y96         LUT3 (Prop_lut3_I2_O)        0.299     1.116 r  SevenSegUnit/Update/Transistors_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.688     5.805    Transistors_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552     9.356 r  Transistors_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.356    Transistors[5]
    T14                                                               r  Transistors[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegUnit/Update/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.161ns  (logic 4.238ns (41.705%)  route 5.923ns (58.295%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.725    -0.815    SevenSegUnit/Update/clk_out80MHz
    SLICE_X81Y99         FDRE                                         r  SevenSegUnit/Update/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  SevenSegUnit/Update/Q_reg[0]/Q
                         net (fo=26, routed)          1.385     1.026    SevenSegUnit/DisplayInput/Q_0[0]
    SLICE_X85Y97         LUT6 (Prop_lut6_I4_O)        0.124     1.150 r  SevenSegUnit/DisplayInput/Display_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.849     1.999    SevenSegUnit/DisplayInput/Display_OBUF[4]_inst_i_2_n_0
    SLICE_X80Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.123 r  SevenSegUnit/DisplayInput/Display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.689     5.813    Display_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     9.346 r  Display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.346    Display[4]
    P15                                                               r  Display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegUnit/DisplayInput/Digit1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Display[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.137ns  (logic 4.305ns (42.468%)  route 5.832ns (57.532%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.731    -0.809    SevenSegUnit/DisplayInput/clk_out80MHz
    SLICE_X84Y99         FDRE                                         r  SevenSegUnit/DisplayInput/Digit1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.291 r  SevenSegUnit/DisplayInput/Digit1_reg[7]/Q
                         net (fo=1, routed)           1.127     0.836    SevenSegUnit/DisplayInput/Digit1[7]
    SLICE_X82Y99         LUT6 (Prop_lut6_I3_O)        0.124     0.960 r  SevenSegUnit/DisplayInput/Display_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.544     1.505    SevenSegUnit/DisplayInput/Display_OBUF[7]_inst_i_2_n_0
    SLICE_X78Y99         LUT3 (Prop_lut3_I2_O)        0.124     1.629 r  SevenSegUnit/DisplayInput/Display_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.160     5.789    Display_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         3.539     9.328 r  Display_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.328    Display[7]
    H15                                                               r  Display[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ReadUnit/BaudRateUnit/SCL_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.725ns  (logic 1.357ns (78.691%)  route 0.367ns (21.309%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.601    -0.563    ReadUnit/BaudRateUnit/clk_out80MHz
    SLICE_X86Y105        FDRE                                         r  ReadUnit/BaudRateUnit/SCL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  ReadUnit/BaudRateUnit/SCL_reg/Q
                         net (fo=7, routed)           0.367    -0.055    SCL_OBUF
    J2                   OBUF (Prop_obuf_I_O)         1.216     1.161 r  SCL_OBUF_inst/O
                         net (fo=0)                   0.000     1.161    SCL
    J2                                                                r  SCL (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ReadUnit/ControlUnit/ReadorWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 1.006ns (56.433%)  route 0.777ns (43.567%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.602    -0.562    ReadUnit/ControlUnit/clk_out80MHz
    SLICE_X87Y102        FDRE                                         r  ReadUnit/ControlUnit/ReadorWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y102        FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  ReadUnit/ControlUnit/ReadorWrite_reg/Q
                         net (fo=2, routed)           0.777     0.342    SDA_IOBUF_inst/T
    G6                   OBUFT (TriStatD_obuft_T_O)
                                                      0.878     1.220 r  SDA_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.220    SDA
    G6                                                                r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegUnit/Update/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Transistors[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.279ns  (logic 1.472ns (64.573%)  route 0.807ns (35.427%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.603    -0.561    SevenSegUnit/Update/clk_out80MHz
    SLICE_X81Y99         FDRE                                         r  SevenSegUnit/Update/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  SevenSegUnit/Update/Q_reg[1]/Q
                         net (fo=25, routed)          0.247    -0.173    SevenSegUnit/Update/Q_0[1]
    SLICE_X78Y99         LUT3 (Prop_lut3_I0_O)        0.046    -0.127 r  SevenSegUnit/Update/Transistors_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.560     0.433    Transistors_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         1.285     1.718 r  Transistors_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.718    Transistors[6]
    K2                                                                r  Transistors[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ReadUnit/DataUnit/ShiftUnit/ShiftRegister_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ReceivedData[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.879ns  (logic 1.377ns (47.839%)  route 1.502ns (52.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.601    -0.563    ReadUnit/DataUnit/ShiftUnit/clk_out80MHz
    SLICE_X82Y102        FDRE                                         r  ReadUnit/DataUnit/ShiftUnit/ShiftRegister_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  ReadUnit/DataUnit/ShiftUnit/ShiftRegister_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.502     1.079    lopt_2
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.315 r  ReceivedData_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.315    ReceivedData[1]
    K15                                                               r  ReceivedData[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegUnit/DisplayInput/Digit7_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.883ns  (logic 1.481ns (51.390%)  route 1.401ns (48.610%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.602    -0.562    SevenSegUnit/DisplayInput/clk_out80MHz
    SLICE_X80Y96         FDRE                                         r  SevenSegUnit/DisplayInput/Digit7_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y96         FDRE (Prop_fdre_C_Q)         0.148    -0.414 r  SevenSegUnit/DisplayInput/Digit7_reg[7]/Q
                         net (fo=8, routed)           0.116    -0.298    SevenSegUnit/DisplayInput/Digit7[7]
    SLICE_X80Y96         LUT6 (Prop_lut6_I3_O)        0.099    -0.199 r  SevenSegUnit/DisplayInput/Display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.285     1.086    Display_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.320 r  Display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.320    Display[4]
    P15                                                               r  Display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegUnit/Update/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.014ns  (logic 1.380ns (45.792%)  route 1.634ns (54.208%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.603    -0.561    SevenSegUnit/Update/clk_out80MHz
    SLICE_X81Y99         FDRE                                         r  SevenSegUnit/Update/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  SevenSegUnit/Update/Q_reg[0]/Q
                         net (fo=26, routed)          0.207    -0.213    SevenSegUnit/DisplayInput/Q_0[0]
    SLICE_X78Y99         LUT6 (Prop_lut6_I1_O)        0.045    -0.168 r  SevenSegUnit/DisplayInput/Display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.427     1.259    Display_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.453 r  Display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.453    Display[2]
    K16                                                               r  Display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ReadUnit/DataUnit/ShiftUnit/ShiftRegister_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ReceivedData[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.055ns  (logic 1.393ns (45.614%)  route 1.661ns (54.386%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.597    -0.567    ReadUnit/DataUnit/ShiftUnit/clk_out80MHz
    SLICE_X81Y102        FDRE                                         r  ReadUnit/DataUnit/ShiftUnit/ShiftRegister_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ReadUnit/DataUnit/ShiftUnit/ShiftRegister_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.661     1.235    lopt_5
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.488 r  ReceivedData_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.488    ReceivedData[4]
    R18                                                               r  ReceivedData[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ReadUnit/DataUnit/ShiftUnit/ShiftRegister_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ReceivedData[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.055ns  (logic 1.394ns (45.634%)  route 1.661ns (54.366%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.600    -0.564    ReadUnit/DataUnit/ShiftUnit/clk_out80MHz
    SLICE_X82Y104        FDRE                                         r  ReadUnit/DataUnit/ShiftUnit/ShiftRegister_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  ReadUnit/DataUnit/ShiftUnit/ShiftRegister_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.661     1.238    lopt_3
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.491 r  ReceivedData_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.491    ReceivedData[2]
    J13                                                               r  ReceivedData[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegUnit/Update/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Transistors[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.088ns  (logic 1.422ns (46.065%)  route 1.665ns (53.935%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.603    -0.561    SevenSegUnit/Update/clk_out80MHz
    SLICE_X81Y99         FDRE                                         r  SevenSegUnit/Update/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  SevenSegUnit/Update/Q_reg[1]/Q
                         net (fo=25, routed)          0.247    -0.173    SevenSegUnit/Update/Q_0[1]
    SLICE_X78Y99         LUT3 (Prop_lut3_I1_O)        0.045    -0.128 r  SevenSegUnit/Update/Transistors_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.418     1.290    Transistors_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     2.527 r  Transistors_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.527    Transistors[1]
    J18                                                               r  Transistors[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ReadUnit/DataUnit/ShiftUnit/ShiftRegister_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ReceivedData[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.096ns  (logic 1.385ns (44.744%)  route 1.711ns (55.256%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.600    -0.564    ReadUnit/DataUnit/ShiftUnit/clk_out80MHz
    SLICE_X84Y104        FDRE                                         r  ReadUnit/DataUnit/ShiftUnit/ShiftRegister_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  ReadUnit/DataUnit/ShiftUnit/ShiftRegister_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.711     1.311    lopt_1
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.532 r  ReceivedData_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.532    ReceivedData[0]
    H17                                                               r  ReceivedData[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_Clock80MHz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SystemClockUnit/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Clock80MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemClockUnit/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Clock80MHz fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  SystemClockUnit/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    SystemClockUnit/inst/clkfbout_Clock80MHz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  SystemClockUnit/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    SystemClockUnit/inst/clkfbout_buf_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  SystemClockUnit/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SystemClockUnit/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Clock80MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemClockUnit/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  SystemClockUnit/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    SystemClockUnit/inst/clkfbout_Clock80MHz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  SystemClockUnit/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    SystemClockUnit/inst/clkfbout_buf_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  SystemClockUnit/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out80MHz_Clock80MHz

Max Delay           156 Endpoints
Min Delay           156 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            ReadUnit/BaudRateUnit/baud_count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.002ns  (logic 1.604ns (17.818%)  route 7.398ns (82.182%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Reset_IBUF_inst/O
                         net (fo=86, routed)          5.847     7.327    ReadUnit/BaudRateUnit/Reset_IBUF
    SLICE_X86Y105        LUT3 (Prop_lut3_I1_O)        0.124     7.451 r  ReadUnit/BaudRateUnit/baud_count[0]_i_1/O
                         net (fo=30, routed)          1.551     9.002    ReadUnit/BaudRateUnit/baud_count[0]_i_1_n_0
    SLICE_X85Y113        FDRE                                         r  ReadUnit/BaudRateUnit/baud_count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.589    -1.432    ReadUnit/BaudRateUnit/clk_out80MHz
    SLICE_X85Y113        FDRE                                         r  ReadUnit/BaudRateUnit/baud_count_reg[28]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            ReadUnit/BaudRateUnit/baud_count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.002ns  (logic 1.604ns (17.818%)  route 7.398ns (82.182%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Reset_IBUF_inst/O
                         net (fo=86, routed)          5.847     7.327    ReadUnit/BaudRateUnit/Reset_IBUF
    SLICE_X86Y105        LUT3 (Prop_lut3_I1_O)        0.124     7.451 r  ReadUnit/BaudRateUnit/baud_count[0]_i_1/O
                         net (fo=30, routed)          1.551     9.002    ReadUnit/BaudRateUnit/baud_count[0]_i_1_n_0
    SLICE_X85Y113        FDRE                                         r  ReadUnit/BaudRateUnit/baud_count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.589    -1.432    ReadUnit/BaudRateUnit/clk_out80MHz
    SLICE_X85Y113        FDRE                                         r  ReadUnit/BaudRateUnit/baud_count_reg[29]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            ReadUnit/BaudRateUnit/baud_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.860ns  (logic 1.604ns (18.103%)  route 7.256ns (81.897%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Reset_IBUF_inst/O
                         net (fo=86, routed)          5.847     7.327    ReadUnit/BaudRateUnit/Reset_IBUF
    SLICE_X86Y105        LUT3 (Prop_lut3_I1_O)        0.124     7.451 r  ReadUnit/BaudRateUnit/baud_count[0]_i_1/O
                         net (fo=30, routed)          1.409     8.860    ReadUnit/BaudRateUnit/baud_count[0]_i_1_n_0
    SLICE_X85Y112        FDRE                                         r  ReadUnit/BaudRateUnit/baud_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.590    -1.431    ReadUnit/BaudRateUnit/clk_out80MHz
    SLICE_X85Y112        FDRE                                         r  ReadUnit/BaudRateUnit/baud_count_reg[24]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            ReadUnit/BaudRateUnit/baud_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.860ns  (logic 1.604ns (18.103%)  route 7.256ns (81.897%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Reset_IBUF_inst/O
                         net (fo=86, routed)          5.847     7.327    ReadUnit/BaudRateUnit/Reset_IBUF
    SLICE_X86Y105        LUT3 (Prop_lut3_I1_O)        0.124     7.451 r  ReadUnit/BaudRateUnit/baud_count[0]_i_1/O
                         net (fo=30, routed)          1.409     8.860    ReadUnit/BaudRateUnit/baud_count[0]_i_1_n_0
    SLICE_X85Y112        FDRE                                         r  ReadUnit/BaudRateUnit/baud_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.590    -1.431    ReadUnit/BaudRateUnit/clk_out80MHz
    SLICE_X85Y112        FDRE                                         r  ReadUnit/BaudRateUnit/baud_count_reg[25]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            ReadUnit/BaudRateUnit/baud_count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.860ns  (logic 1.604ns (18.103%)  route 7.256ns (81.897%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Reset_IBUF_inst/O
                         net (fo=86, routed)          5.847     7.327    ReadUnit/BaudRateUnit/Reset_IBUF
    SLICE_X86Y105        LUT3 (Prop_lut3_I1_O)        0.124     7.451 r  ReadUnit/BaudRateUnit/baud_count[0]_i_1/O
                         net (fo=30, routed)          1.409     8.860    ReadUnit/BaudRateUnit/baud_count[0]_i_1_n_0
    SLICE_X85Y112        FDRE                                         r  ReadUnit/BaudRateUnit/baud_count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.590    -1.431    ReadUnit/BaudRateUnit/clk_out80MHz
    SLICE_X85Y112        FDRE                                         r  ReadUnit/BaudRateUnit/baud_count_reg[26]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            ReadUnit/BaudRateUnit/baud_count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.860ns  (logic 1.604ns (18.103%)  route 7.256ns (81.897%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Reset_IBUF_inst/O
                         net (fo=86, routed)          5.847     7.327    ReadUnit/BaudRateUnit/Reset_IBUF
    SLICE_X86Y105        LUT3 (Prop_lut3_I1_O)        0.124     7.451 r  ReadUnit/BaudRateUnit/baud_count[0]_i_1/O
                         net (fo=30, routed)          1.409     8.860    ReadUnit/BaudRateUnit/baud_count[0]_i_1_n_0
    SLICE_X85Y112        FDRE                                         r  ReadUnit/BaudRateUnit/baud_count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.590    -1.431    ReadUnit/BaudRateUnit/clk_out80MHz
    SLICE_X85Y112        FDRE                                         r  ReadUnit/BaudRateUnit/baud_count_reg[27]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            ReadUnit/BaudRateUnit/baud_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.708ns  (logic 1.604ns (18.419%)  route 7.104ns (81.581%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Reset_IBUF_inst/O
                         net (fo=86, routed)          5.847     7.327    ReadUnit/BaudRateUnit/Reset_IBUF
    SLICE_X86Y105        LUT3 (Prop_lut3_I1_O)        0.124     7.451 r  ReadUnit/BaudRateUnit/baud_count[0]_i_1/O
                         net (fo=30, routed)          1.257     8.708    ReadUnit/BaudRateUnit/baud_count[0]_i_1_n_0
    SLICE_X85Y111        FDRE                                         r  ReadUnit/BaudRateUnit/baud_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.591    -1.430    ReadUnit/BaudRateUnit/clk_out80MHz
    SLICE_X85Y111        FDRE                                         r  ReadUnit/BaudRateUnit/baud_count_reg[20]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            ReadUnit/BaudRateUnit/baud_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.708ns  (logic 1.604ns (18.419%)  route 7.104ns (81.581%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Reset_IBUF_inst/O
                         net (fo=86, routed)          5.847     7.327    ReadUnit/BaudRateUnit/Reset_IBUF
    SLICE_X86Y105        LUT3 (Prop_lut3_I1_O)        0.124     7.451 r  ReadUnit/BaudRateUnit/baud_count[0]_i_1/O
                         net (fo=30, routed)          1.257     8.708    ReadUnit/BaudRateUnit/baud_count[0]_i_1_n_0
    SLICE_X85Y111        FDRE                                         r  ReadUnit/BaudRateUnit/baud_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.591    -1.430    ReadUnit/BaudRateUnit/clk_out80MHz
    SLICE_X85Y111        FDRE                                         r  ReadUnit/BaudRateUnit/baud_count_reg[21]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            ReadUnit/BaudRateUnit/baud_count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.708ns  (logic 1.604ns (18.419%)  route 7.104ns (81.581%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Reset_IBUF_inst/O
                         net (fo=86, routed)          5.847     7.327    ReadUnit/BaudRateUnit/Reset_IBUF
    SLICE_X86Y105        LUT3 (Prop_lut3_I1_O)        0.124     7.451 r  ReadUnit/BaudRateUnit/baud_count[0]_i_1/O
                         net (fo=30, routed)          1.257     8.708    ReadUnit/BaudRateUnit/baud_count[0]_i_1_n_0
    SLICE_X85Y111        FDRE                                         r  ReadUnit/BaudRateUnit/baud_count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.591    -1.430    ReadUnit/BaudRateUnit/clk_out80MHz
    SLICE_X85Y111        FDRE                                         r  ReadUnit/BaudRateUnit/baud_count_reg[22]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            ReadUnit/BaudRateUnit/baud_count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.708ns  (logic 1.604ns (18.419%)  route 7.104ns (81.581%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Reset_IBUF_inst/O
                         net (fo=86, routed)          5.847     7.327    ReadUnit/BaudRateUnit/Reset_IBUF
    SLICE_X86Y105        LUT3 (Prop_lut3_I1_O)        0.124     7.451 r  ReadUnit/BaudRateUnit/baud_count[0]_i_1/O
                         net (fo=30, routed)          1.257     8.708    ReadUnit/BaudRateUnit/baud_count[0]_i_1_n_0
    SLICE_X85Y111        FDRE                                         r  ReadUnit/BaudRateUnit/baud_count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         1.591    -1.430    ReadUnit/BaudRateUnit/clk_out80MHz
    SLICE_X85Y111        FDRE                                         r  ReadUnit/BaudRateUnit/baud_count_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            ReadUnit/DataUnit/ShiftUnit/ShiftRegister_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.300ns (35.995%)  route 0.534ns (64.005%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    G6                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.534     0.789    ReadUnit/ControlUnit/SDA_IBUF
    SLICE_X84Y104        LUT2 (Prop_lut2_I1_O)        0.045     0.834 r  ReadUnit/ControlUnit/ShiftRegister[0]_i_1/O
                         net (fo=2, routed)           0.000     0.834    ReadUnit/DataUnit/ShiftUnit/D[0]
    SLICE_X84Y104        FDRE                                         r  ReadUnit/DataUnit/ShiftUnit/ShiftRegister_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.871    -0.801    ReadUnit/DataUnit/ShiftUnit/clk_out80MHz
    SLICE_X84Y104        FDRE                                         r  ReadUnit/DataUnit/ShiftUnit/ShiftRegister_reg[0]_lopt_replica/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            ReadUnit/DataUnit/ShiftUnit/ShiftRegister_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.950ns  (logic 0.300ns (31.598%)  route 0.650ns (68.402%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    G6                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.534     0.789    ReadUnit/ControlUnit/SDA_IBUF
    SLICE_X84Y104        LUT2 (Prop_lut2_I1_O)        0.045     0.834 r  ReadUnit/ControlUnit/ShiftRegister[0]_i_1/O
                         net (fo=2, routed)           0.116     0.950    ReadUnit/DataUnit/ShiftUnit/D[0]
    SLICE_X84Y104        FDRE                                         r  ReadUnit/DataUnit/ShiftUnit/ShiftRegister_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.871    -0.801    ReadUnit/DataUnit/ShiftUnit/clk_out80MHz
    SLICE_X84Y104        FDRE                                         r  ReadUnit/DataUnit/ShiftUnit/ShiftRegister_reg[0]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            ReadUnit/ControlUnit/FSM_onehot_State_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.345ns (32.659%)  route 0.712ns (67.341%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 f  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    G6                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  SDA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.577     0.832    ReadUnit/ControlUnit/SDA_IBUF
    SLICE_X87Y103        LUT2 (Prop_lut2_I1_O)        0.045     0.877 r  ReadUnit/ControlUnit/FSM_onehot_State[6]_i_2/O
                         net (fo=1, routed)           0.135     1.012    ReadUnit/ControlUnit/FSM_onehot_State[6]_i_2_n_0
    SLICE_X87Y103        LUT6 (Prop_lut6_I5_O)        0.045     1.057 r  ReadUnit/ControlUnit/FSM_onehot_State[6]_i_1/O
                         net (fo=1, routed)           0.000     1.057    ReadUnit/ControlUnit/FSM_onehot_State[6]_i_1_n_0
    SLICE_X87Y103        FDRE                                         r  ReadUnit/ControlUnit/FSM_onehot_State_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.872    -0.800    ReadUnit/ControlUnit/clk_out80MHz
    SLICE_X87Y103        FDRE                                         r  ReadUnit/ControlUnit/FSM_onehot_State_reg[6]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            ReadUnit/ControlUnit/FSM_onehot_State_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.410ns (32.712%)  route 0.844ns (67.288%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    G6                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.577     0.832    ReadUnit/ControlUnit/SDA_IBUF
    SLICE_X87Y103        LUT2 (Prop_lut2_I1_O)        0.043     0.875 r  ReadUnit/ControlUnit/FSM_onehot_State[0]_i_2/O
                         net (fo=1, routed)           0.267     1.142    ReadUnit/ControlUnit/DelayUnit/FSM_onehot_State_reg[0]_1
    SLICE_X87Y101        LUT6 (Prop_lut6_I2_O)        0.112     1.254 r  ReadUnit/ControlUnit/DelayUnit/FSM_onehot_State[0]_i_1/O
                         net (fo=1, routed)           0.000     1.254    ReadUnit/ControlUnit/DelayUnit_n_5
    SLICE_X87Y101        FDSE                                         r  ReadUnit/ControlUnit/FSM_onehot_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.873    -0.799    ReadUnit/ControlUnit/clk_out80MHz
    SLICE_X87Y101        FDSE                                         r  ReadUnit/ControlUnit/FSM_onehot_State_reg[0]/C

Slack:                    inf
  Source:                 ChipSelect[0]
                            (input port)
  Destination:            SevenSegUnit/DisplayInput/Digit7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.839ns  (logic 0.292ns (15.897%)  route 1.547ns (84.103%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  ChipSelect[0] (IN)
                         net (fo=0)                   0.000     0.000    ChipSelect[0]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  ChipSelect_IBUF[0]_inst/O
                         net (fo=8, routed)           1.547     1.794    SevenSegUnit/DisplayInput/ChipSelect_IBUF[0]
    SLICE_X78Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.839 r  SevenSegUnit/DisplayInput/Digit7[2]_i_1/O
                         net (fo=1, routed)           0.000     1.839    SevenSegUnit/DisplayInput/D7[2]
    SLICE_X78Y98         FDRE                                         r  SevenSegUnit/DisplayInput/Digit7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.873    -0.800    SevenSegUnit/DisplayInput/clk_out80MHz
    SLICE_X78Y98         FDRE                                         r  SevenSegUnit/DisplayInput/Digit7_reg[2]/C

Slack:                    inf
  Source:                 ChipSelect[0]
                            (input port)
  Destination:            SevenSegUnit/DisplayInput/Digit7_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.842ns  (logic 0.295ns (16.034%)  route 1.547ns (83.966%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  ChipSelect[0] (IN)
                         net (fo=0)                   0.000     0.000    ChipSelect[0]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ChipSelect_IBUF[0]_inst/O
                         net (fo=8, routed)           1.547     1.794    SevenSegUnit/DisplayInput/ChipSelect_IBUF[0]
    SLICE_X78Y98         LUT3 (Prop_lut3_I0_O)        0.048     1.842 r  SevenSegUnit/DisplayInput/Digit7[6]_i_1/O
                         net (fo=1, routed)           0.000     1.842    SevenSegUnit/DisplayInput/D7[6]
    SLICE_X78Y98         FDRE                                         r  SevenSegUnit/DisplayInput/Digit7_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.873    -0.800    SevenSegUnit/DisplayInput/clk_out80MHz
    SLICE_X78Y98         FDRE                                         r  SevenSegUnit/DisplayInput/Digit7_reg[6]/C

Slack:                    inf
  Source:                 ChipSelect[0]
                            (input port)
  Destination:            SevenSegUnit/DisplayInput/Digit7_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.946ns  (logic 0.292ns (15.028%)  route 1.653ns (84.972%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  ChipSelect[0] (IN)
                         net (fo=0)                   0.000     0.000    ChipSelect[0]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ChipSelect_IBUF[0]_inst/O
                         net (fo=8, routed)           1.653     1.901    SevenSegUnit/DisplayInput/ChipSelect_IBUF[0]
    SLICE_X80Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.946 r  SevenSegUnit/DisplayInput/Digit7[4]_i_1/O
                         net (fo=1, routed)           0.000     1.946    SevenSegUnit/DisplayInput/D7[4]
    SLICE_X80Y96         FDRE                                         r  SevenSegUnit/DisplayInput/Digit7_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.874    -0.799    SevenSegUnit/DisplayInput/clk_out80MHz
    SLICE_X80Y96         FDRE                                         r  SevenSegUnit/DisplayInput/Digit7_reg[4]/C

Slack:                    inf
  Source:                 ChipSelect[0]
                            (input port)
  Destination:            SevenSegUnit/DisplayInput/Digit7_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.963ns  (logic 0.292ns (14.894%)  route 1.671ns (85.106%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  ChipSelect[0] (IN)
                         net (fo=0)                   0.000     0.000    ChipSelect[0]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ChipSelect_IBUF[0]_inst/O
                         net (fo=8, routed)           1.671     1.918    SevenSegUnit/DisplayInput/ChipSelect_IBUF[0]
    SLICE_X80Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.963 r  SevenSegUnit/DisplayInput/Digit7[1]_i_1/O
                         net (fo=1, routed)           0.000     1.963    SevenSegUnit/DisplayInput/D7[1]
    SLICE_X80Y98         FDRE                                         r  SevenSegUnit/DisplayInput/Digit7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.875    -0.798    SevenSegUnit/DisplayInput/clk_out80MHz
    SLICE_X80Y98         FDRE                                         r  SevenSegUnit/DisplayInput/Digit7_reg[1]/C

Slack:                    inf
  Source:                 ChipSelect[1]
                            (input port)
  Destination:            SevenSegUnit/DisplayInput/Digit7_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.964ns  (logic 0.296ns (15.067%)  route 1.668ns (84.933%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  ChipSelect[1] (IN)
                         net (fo=0)                   0.000     0.000    ChipSelect[1]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  ChipSelect_IBUF[1]_inst/O
                         net (fo=8, routed)           1.668     1.921    SevenSegUnit/DisplayInput/ChipSelect_IBUF[1]
    SLICE_X80Y96         LUT3 (Prop_lut3_I1_O)        0.043     1.964 r  SevenSegUnit/DisplayInput/Digit7[3]_i_1/O
                         net (fo=1, routed)           0.000     1.964    SevenSegUnit/DisplayInput/D7[3]
    SLICE_X80Y96         FDRE                                         r  SevenSegUnit/DisplayInput/Digit7_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.874    -0.799    SevenSegUnit/DisplayInput/clk_out80MHz
    SLICE_X80Y96         FDRE                                         r  SevenSegUnit/DisplayInput/Digit7_reg[3]/C

Slack:                    inf
  Source:                 ChipSelect[0]
                            (input port)
  Destination:            SevenSegUnit/DisplayInput/Digit7_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out80MHz_Clock80MHz  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.964ns  (logic 0.293ns (14.937%)  route 1.671ns (85.063%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  ChipSelect[0] (IN)
                         net (fo=0)                   0.000     0.000    ChipSelect[0]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ChipSelect_IBUF[0]_inst/O
                         net (fo=8, routed)           1.671     1.918    SevenSegUnit/DisplayInput/ChipSelect_IBUF[0]
    SLICE_X80Y98         LUT3 (Prop_lut3_I0_O)        0.046     1.964 r  SevenSegUnit/DisplayInput/Digit7[5]_i_1/O
                         net (fo=1, routed)           0.000     1.964    SevenSegUnit/DisplayInput/D7[5]
    SLICE_X80Y98         FDRE                                         r  SevenSegUnit/DisplayInput/Digit7_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out80MHz_Clock80MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100MHz_Clock80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out80MHz_Clock80MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=144, routed)         0.875    -0.798    SevenSegUnit/DisplayInput/clk_out80MHz
    SLICE_X80Y98         FDRE                                         r  SevenSegUnit/DisplayInput/Digit7_reg[5]/C





