$date
	Sun Oct 23 03:38:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#409040
b11 !
1"
#409042
b11 &
b11 %
1$
#409043
0"
#409046
b1010 &
b1010 %
#409050
b101 &
b101 %
#409054
b10000 &
b10000 %
#409058
b1000 &
b1000 %
#409062
b100 &
b100 %
#409066
b10 &
b10 %
#409070
b1 &
1#
b1 %
#409074
b0 &
b0 %
0#
0$
#1425708
b1010 !
1"
#1425710
b1010 &
b1010 %
1$
#1425711
0"
#1425714
b101 &
b101 %
#1425718
b10000 &
b10000 %
#1425722
b1000 &
b1000 %
#1425726
b100 &
b100 %
#1425730
b10 &
b10 %
#1425734
b1 &
1#
b1 %
#1425738
b0 &
b0 %
0#
0$
#2358449
b1001 !
1"
#2358450
b1001 &
b1001 %
1$
#2358451
0"
#2358454
b11100 &
b11100 %
#2358458
b1110 &
b1110 %
#2358462
b111 &
b111 %
#2358466
b10110 &
b10110 %
#2358470
b1011 &
b1011 %
#2358474
b100010 &
b100010 %
#2358478
b10001 &
b10001 %
#2358482
b110100 &
b110100 %
#2358486
b11010 &
b11010 %
#2358490
b1101 &
b1101 %
#2358494
b101000 &
b101000 %
#2358498
b10100 &
b10100 %
#2358502
b1010 &
b1010 %
#2358506
b101 &
b101 %
#2358510
b10000 &
b10000 %
#2358514
b1000 &
b1000 %
#2358518
b100 &
b100 %
#2358522
b10 &
b10 %
#2358526
b1 &
1#
b1 %
#2358530
b0 &
b0 %
0#
0$
#4500012
