// Seed: 2802615585
module module_0 (
    output wand id_0,
    input wire id_1,
    input uwire id_2,
    input tri0 id_3,
    input tri0 id_4,
    output supply1 id_5,
    input wor id_6,
    input supply1 id_7,
    input wor id_8
);
  wire id_10 = 1;
  wire id_11;
  always @* id_0 = 1;
  supply1 id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  assign id_18 = 1'd0 - id_10;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input wand id_2,
    input tri id_3,
    input supply1 id_4,
    input tri1 id_5,
    input wire id_6,
    input tri1 id_7,
    input wire id_8,
    input tri1 id_9
);
  assign id_11 = id_3;
  module_0(
      id_11, id_7, id_1, id_9, id_7, id_11, id_11, id_8, id_3
  );
  wire id_12;
  assign id_12 = id_4;
  wire id_13;
endmodule
