Archive Project report for a10s
Mon Dec 16 18:03:00 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Archive Project Summary
  3. Archive Project Messages
  4. Files Archived



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------+
; Archive Project Summary                                        ;
+------------------------+---------------------------------------+
; Archive Project Status ; Successful - Mon Dec 16 18:03:00 2019 ;
; Revision Name          ; a10s                                  ;
; Top-level Entity Name  ; a10s                                  ;
; Family                 ; Arria 10                              ;
+------------------------+---------------------------------------+


+--------------------------+
; Archive Project Messages ;
+--------------------------+
Info: File Set 'Source control' contains:
    Info: Project source and settings files
    Info: Automatically detected source files
Warning: Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver
Info: Archive will store files relative to the closest common parent directory
Info (13213): Using common directory D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated archive 'D:/Tresorit/Robin/Studium/12_Semester/M_A/HAN_Quartus/a10s_ghrd/HAN_A10rsyocto.qar'
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated report 'a10s.archive.rpt'
Info (23030): Evaluation of Tcl script c:/intelfpga/18.1/quartus/common/tcl/apps/qpm/qar.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 86 warnings
    Info: Peak virtual memory: 4898 megabytes
    Info: Processing ended: Mon Dec 16 18:03:00 2019
    Info: Elapsed time: 00:01:10
    Info: Total CPU time (on all processors): 00:01:32


+--------------------------------------------------------------------------------------------------------------------+
; Files Archived                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------+
; a10s.qpf                                                                                                           ;
; a10s.qsf                                                                                                           ;
; a10s.sdc                                                                                                           ;
; a10s.v                                                                                                             ;
; a10s_ghrd.qsys                                                                                                     ;
; a10s_ghrd.sopcinfo                                                                                                 ;
; a10s_ghrd/../a10s_ghrd.qsys                                                                                        ;
; a10s_ghrd/../a10s_ghrd.sopcinfo                                                                                    ;
; a10s_ghrd/a10s_ghrd.bsf                                                                                            ;
; a10s_ghrd/a10s_ghrd.cmp                                                                                            ;
; a10s_ghrd/a10s_ghrd.debuginfo                                                                                      ;
; a10s_ghrd/a10s_ghrd.html                                                                                           ;
; a10s_ghrd/a10s_ghrd.qip                                                                                            ;
; a10s_ghrd/a10s_ghrd.regmap                                                                                         ;
; a10s_ghrd/a10s_ghrd.xml                                                                                            ;
; a10s_ghrd/a10s_ghrd_arria10_hps_hps.svd                                                                            ;
; a10s_ghrd/a10s_ghrd_bb.v                                                                                           ;
; a10s_ghrd/a10s_ghrd_generation.rpt                                                                                 ;
; a10s_ghrd/a10s_ghrd_generation_previous.rpt                                                                        ;
; a10s_ghrd/a10s_ghrd_inst.v                                                                                         ;
; a10s_ghrd/a10s_ghrd_inst.vhd                                                                                       ;
; a10s_ghrd/altera_arria10_hps_181/synth/a10s_ghrd_altera_arria10_hps_181_paoasmy.v                                  ;
; a10s_ghrd/altera_arria10_hps_181/synth/a10s_ghrd_altera_arria10_hps_181_paoasmy_cfg.v                              ;
; a10s_ghrd/altera_arria10_hps_io_181/synth/a10s_ghrd_altera_arria10_hps_io_181_vma6nca.v                            ;
; a10s_ghrd/altera_arria10_hps_io_181/synth/a10s_ghrd_altera_arria10_hps_io_181_vma6nca_cfg.v                        ;
; a10s_ghrd/altera_arria10_interface_generator_140/synth/a10s_ghrd_altera_arria10_interface_generator_140_lkc7nyi.sv ;
; a10s_ghrd/altera_arria10_interface_generator_140/synth/a10s_ghrd_altera_arria10_interface_generator_140_q66yweq.sv ;
; a10s_ghrd/altera_arria10_interface_generator_140/synth/hps.pre.xml                                                 ;
; a10s_ghrd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v                                               ;
; a10s_ghrd/altera_avalon_mm_bridge_181/synth/altera_avalon_mm_bridge.v                                              ;
; a10s_ghrd/altera_avalon_mm_clock_crossing_bridge_181/synth/altera_avalon_dc_fifo.sdc                               ;
; a10s_ghrd/altera_avalon_mm_clock_crossing_bridge_181/synth/altera_avalon_dc_fifo.v                                 ;
; a10s_ghrd/altera_avalon_mm_clock_crossing_bridge_181/synth/altera_avalon_mm_clock_crossing_bridge.v                ;
; a10s_ghrd/altera_avalon_mm_clock_crossing_bridge_181/synth/altera_dcfifo_synchronizer_bundle.v                     ;
; a10s_ghrd/altera_avalon_mm_clock_crossing_bridge_181/synth/altera_std_synchronizer_nocut.v                         ;
; a10s_ghrd/altera_avalon_onchip_memory2_181/synth/a10s_ghrd_altera_avalon_onchip_memory2_181_7kzxmpa.v              ;
; a10s_ghrd/altera_avalon_onchip_memory2_181/synth/a10s_ghrd_onchip_memory2.hex                                      ;
; a10s_ghrd/altera_avalon_packets_to_master_181/synth/altera_avalon_packets_to_master.v                              ;
; a10s_ghrd/altera_avalon_pio_181/synth/a10s_ghrd_altera_avalon_pio_181_b3m6h3q.v                                    ;
; a10s_ghrd/altera_avalon_pio_181/synth/a10s_ghrd_altera_avalon_pio_181_na6njny.v                                    ;
; a10s_ghrd/altera_avalon_pio_181/synth/a10s_ghrd_altera_avalon_pio_181_u6z2bzq.v                                    ;
; a10s_ghrd/altera_avalon_sc_fifo_181/synth/altera_avalon_sc_fifo.v                                                  ;
; a10s_ghrd/altera_avalon_st_adapter_181/synth/a10s_ghrd_altera_avalon_st_adapter_181_bbfziwi.v                      ;
; a10s_ghrd/altera_avalon_st_adapter_181/synth/a10s_ghrd_altera_avalon_st_adapter_181_bbfziwi_cfg.v                  ;
; a10s_ghrd/altera_avalon_st_adapter_181/synth/a10s_ghrd_altera_avalon_st_adapter_181_sc7osri.v                      ;
; a10s_ghrd/altera_avalon_st_adapter_181/synth/a10s_ghrd_altera_avalon_st_adapter_181_sc7osri_cfg.v                  ;
; a10s_ghrd/altera_avalon_st_bytes_to_packets_181/synth/altera_avalon_st_bytes_to_packets.v                          ;
; a10s_ghrd/altera_avalon_st_handshake_clock_crosser_181/synth/altera_avalon_st_clock_crosser.v                      ;
; a10s_ghrd/altera_avalon_st_handshake_clock_crosser_181/synth/altera_avalon_st_handshake_clock_crosser.sdc          ;
; a10s_ghrd/altera_avalon_st_handshake_clock_crosser_181/synth/altera_avalon_st_handshake_clock_crosser.v            ;
; a10s_ghrd/altera_avalon_st_handshake_clock_crosser_181/synth/altera_avalon_st_pipeline_base.v                      ;
; a10s_ghrd/altera_avalon_st_handshake_clock_crosser_181/synth/altera_std_synchronizer_nocut.v                       ;
; a10s_ghrd/altera_avalon_st_packets_to_bytes_181/synth/altera_avalon_st_packets_to_bytes.v                          ;
; a10s_ghrd/altera_avalon_sysid_qsys_181/synth/a10s_ghrd_altera_avalon_sysid_qsys_181_d2s6oxq.v                      ;
; a10s_ghrd/altera_avalon_sysid_qsys_181/synth/a10s_ghrd_altera_avalon_sysid_qsys_181_egruyfy.v                      ;
; a10s_ghrd/altera_emif_a10_hps_181/synth/a10s_ghrd_altera_emif_a10_hps_181_oeawlci.v                                ;
; a10s_ghrd/altera_emif_a10_hps_181/synth/a10s_ghrd_altera_emif_a10_hps_181_oeawlci_cfg.v                            ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/a10s_ghrd_altera_emif_arch_nf_181_ccplvsq.sdc                              ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/a10s_ghrd_altera_emif_arch_nf_181_ccplvsq.sv                               ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_io_aux.sv                        ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_ip_parameters.tcl                ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_parameters.tcl                   ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_pin_map.tcl                      ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_readme.txt                       ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_report_io_timing.tcl             ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_report_timing.tcl                ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_report_timing_core.tcl           ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_seq_cal.hex                      ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_seq_params_sim.hex               ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_seq_params_sim.txt               ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_seq_params_synth.hex             ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_seq_params_synth.txt             ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_top.sv                           ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/a10s_ghrd_altera_emif_arch_nf_181_ccplvsq_utils.tcl                        ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_abphy_mux.sv                                           ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_afi_if.sv                                              ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_bdir_df.sv                                         ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_bdir_se.sv                                         ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_cp_i.sv                                       ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_df_i.sv                                       ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_df_o.sv                                       ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_se_i.sv                                       ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_se_o.sv                                       ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_unused.sv                                          ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_bufs.sv                                                ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_core_clks_rsts.sv                                      ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_amm_data_if.sv                                     ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_ast_data_if.sv                                     ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_avl_if.sv                                          ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_mmr_if.sv                                          ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_sideband_if.sv                                     ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hps_clks_rsts.sv                                       ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles.sv                                            ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles_abphy.sv                                      ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles_wrap.sv                                       ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_oct.sv                                                 ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_pll.sv                                                 ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_pll_extra_clks.sv                                      ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_pll_fast_sim.sv                                        ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_regs.sv                                                ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_seq_if.sv                                              ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/altera_oct.sv                                                              ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/altera_oct_um_fsm.sv                                                       ;
; a10s_ghrd/altera_emif_arch_nf_181/synth/emif.pre.xml                                                               ;
; a10s_ghrd/altera_in_system_sources_probes_181/synth/altsource_probe_top.v                                          ;
; a10s_ghrd/altera_irq_mapper_181/synth/a10s_ghrd_altera_irq_mapper_181_4ipexzi.sv                                   ;
; a10s_ghrd/altera_irq_mapper_181/synth/a10s_ghrd_altera_irq_mapper_181_acw3b6a.sv                                   ;
; a10s_ghrd/altera_irq_mapper_181/synth/a10s_ghrd_altera_irq_mapper_181_s3yuekq.sv                                   ;
; a10s_ghrd/altera_jtag_avalon_master_181/synth/a10s_ghrd_altera_jtag_avalon_master_181_winiqja.v                    ;
; a10s_ghrd/altera_jtag_avalon_master_181/synth/a10s_ghrd_altera_jtag_avalon_master_181_winiqja_cfg.v                ;
; a10s_ghrd/altera_jtag_dc_streaming_181/synth/altera_avalon_st_clock_crosser.v                                      ;
; a10s_ghrd/altera_jtag_dc_streaming_181/synth/altera_avalon_st_idle_inserter.v                                      ;
; a10s_ghrd/altera_jtag_dc_streaming_181/synth/altera_avalon_st_idle_remover.v                                       ;
; a10s_ghrd/altera_jtag_dc_streaming_181/synth/altera_avalon_st_jtag_interface.sdc                                   ;
; a10s_ghrd/altera_jtag_dc_streaming_181/synth/altera_avalon_st_jtag_interface.v                                     ;
; a10s_ghrd/altera_jtag_dc_streaming_181/synth/altera_avalon_st_pipeline_base.v                                      ;
; a10s_ghrd/altera_jtag_dc_streaming_181/synth/altera_avalon_st_pipeline_stage.sv                                    ;
; a10s_ghrd/altera_jtag_dc_streaming_181/synth/altera_jtag_dc_streaming.v                                            ;
; a10s_ghrd/altera_jtag_dc_streaming_181/synth/altera_jtag_sld_node.v                                                ;
; a10s_ghrd/altera_jtag_dc_streaming_181/synth/altera_jtag_streaming.v                                               ;
; a10s_ghrd/altera_jtag_dc_streaming_181/synth/altera_std_synchronizer_nocut.v                                       ;
; a10s_ghrd/altera_merlin_axi_master_ni_181/synth/altera_merlin_address_alignment.sv                                 ;
; a10s_ghrd/altera_merlin_axi_master_ni_181/synth/altera_merlin_axi_master_ni.sv                                     ;
; a10s_ghrd/altera_merlin_axi_slave_ni_181/synth/altera_avalon_sc_fifo.v                                             ;
; a10s_ghrd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_address_alignment.sv                                  ;
; a10s_ghrd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv                                       ;
; a10s_ghrd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_burst_uncompressor.sv                                 ;
; a10s_ghrd/altera_merlin_burst_adapter_181/synth/altera_avalon_st_pipeline_base.v                                   ;
; a10s_ghrd/altera_merlin_burst_adapter_181/synth/altera_avalon_st_pipeline_stage.sv                                 ;
; a10s_ghrd/altera_merlin_burst_adapter_181/synth/altera_default_burst_converter.sv                                  ;
; a10s_ghrd/altera_merlin_burst_adapter_181/synth/altera_incr_burst_converter.sv                                     ;
; a10s_ghrd/altera_merlin_burst_adapter_181/synth/altera_merlin_address_alignment.sv                                 ;
; a10s_ghrd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter.sv                                     ;
; a10s_ghrd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_13_1.sv                                ;
; a10s_ghrd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_new.sv                                 ;
; a10s_ghrd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_uncmpr.sv                              ;
; a10s_ghrd/altera_merlin_burst_adapter_181/synth/altera_wrap_burst_converter.sv                                     ;
; a10s_ghrd/altera_merlin_demultiplexer_181/synth/a10s_ghrd_altera_merlin_demultiplexer_181_5zwuytq.sv               ;
; a10s_ghrd/altera_merlin_demultiplexer_181/synth/a10s_ghrd_altera_merlin_demultiplexer_181_477p4fa.sv               ;
; a10s_ghrd/altera_merlin_demultiplexer_181/synth/a10s_ghrd_altera_merlin_demultiplexer_181_edscloq.sv               ;
; a10s_ghrd/altera_merlin_demultiplexer_181/synth/a10s_ghrd_altera_merlin_demultiplexer_181_jei7voi.sv               ;
; a10s_ghrd/altera_merlin_demultiplexer_181/synth/a10s_ghrd_altera_merlin_demultiplexer_181_m2pcxaa.sv               ;
; a10s_ghrd/altera_merlin_demultiplexer_181/synth/a10s_ghrd_altera_merlin_demultiplexer_181_obrwnpa.sv               ;
; a10s_ghrd/altera_merlin_demultiplexer_181/synth/a10s_ghrd_altera_merlin_demultiplexer_181_obzeixi.sv               ;
; a10s_ghrd/altera_merlin_demultiplexer_181/synth/a10s_ghrd_altera_merlin_demultiplexer_181_tdxkbly.sv               ;
; a10s_ghrd/altera_merlin_demultiplexer_181/synth/a10s_ghrd_altera_merlin_demultiplexer_181_uhus3qi.sv               ;
; a10s_ghrd/altera_merlin_demultiplexer_181/synth/a10s_ghrd_altera_merlin_demultiplexer_181_unziy3i.sv               ;
; a10s_ghrd/altera_merlin_demultiplexer_181/synth/a10s_ghrd_altera_merlin_demultiplexer_181_xwdj4sq.sv               ;
; a10s_ghrd/altera_merlin_demultiplexer_181/synth/a10s_ghrd_altera_merlin_demultiplexer_181_yfxh77q.sv               ;
; a10s_ghrd/altera_merlin_master_agent_181/synth/altera_merlin_master_agent.sv                                       ;
; a10s_ghrd/altera_merlin_master_translator_181/synth/altera_merlin_master_translator.sv                             ;
; a10s_ghrd/altera_merlin_multiplexer_181/synth/a10s_ghrd_altera_merlin_multiplexer_181_3zqjrja.sv                   ;
; a10s_ghrd/altera_merlin_multiplexer_181/synth/a10s_ghrd_altera_merlin_multiplexer_181_3zss3fq.sv                   ;
; a10s_ghrd/altera_merlin_multiplexer_181/synth/a10s_ghrd_altera_merlin_multiplexer_181_7bdlmwy.sv                   ;
; a10s_ghrd/altera_merlin_multiplexer_181/synth/a10s_ghrd_altera_merlin_multiplexer_181_nzjnjka.sv                   ;
; a10s_ghrd/altera_merlin_multiplexer_181/synth/a10s_ghrd_altera_merlin_multiplexer_181_owhafhq.sv                   ;
; a10s_ghrd/altera_merlin_multiplexer_181/synth/a10s_ghrd_altera_merlin_multiplexer_181_q7pijiy.sv                   ;
; a10s_ghrd/altera_merlin_multiplexer_181/synth/a10s_ghrd_altera_merlin_multiplexer_181_qhf4euq.sv                   ;
; a10s_ghrd/altera_merlin_multiplexer_181/synth/a10s_ghrd_altera_merlin_multiplexer_181_qn4gn4i.sv                   ;
; a10s_ghrd/altera_merlin_multiplexer_181/synth/a10s_ghrd_altera_merlin_multiplexer_181_sgkkm3y.sv                   ;
; a10s_ghrd/altera_merlin_multiplexer_181/synth/a10s_ghrd_altera_merlin_multiplexer_181_vfnb4aq.sv                   ;
; a10s_ghrd/altera_merlin_multiplexer_181/synth/a10s_ghrd_altera_merlin_multiplexer_181_zoswswa.sv                   ;
; a10s_ghrd/altera_merlin_multiplexer_181/synth/altera_merlin_arbitrator.sv                                          ;
; a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_4abqbui.sv                             ;
; a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_6b3wcra.sv                             ;
; a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_45pxmci.sv                             ;
; a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_a35vlui.sv                             ;
; a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_dpsqb6i.sv                             ;
; a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_f3wfhna.sv                             ;
; a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_jalzaga.sv                             ;
; a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_kb2i2hi.sv                             ;
; a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_p6yk37i.sv                             ;
; a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_raxibmi.sv                             ;
; a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_yloihfq.sv                             ;
; a10s_ghrd/altera_merlin_router_181/synth/a10s_ghrd_altera_merlin_router_181_zkknbwi.sv                             ;
; a10s_ghrd/altera_merlin_slave_agent_181/synth/altera_merlin_burst_uncompressor.sv                                  ;
; a10s_ghrd/altera_merlin_slave_agent_181/synth/altera_merlin_slave_agent.sv                                         ;
; a10s_ghrd/altera_merlin_slave_translator_181/synth/altera_merlin_slave_translator.sv                               ;
; a10s_ghrd/altera_merlin_traffic_limiter_181/synth/altera_avalon_sc_fifo.v                                          ;
; a10s_ghrd/altera_merlin_traffic_limiter_181/synth/altera_avalon_st_pipeline_base.v                                 ;
; a10s_ghrd/altera_merlin_traffic_limiter_181/synth/altera_merlin_reorder_memory.sv                                  ;
; a10s_ghrd/altera_merlin_traffic_limiter_181/synth/altera_merlin_traffic_limiter.sv                                 ;
; a10s_ghrd/altera_merlin_width_adapter_181/synth/altera_merlin_address_alignment.sv                                 ;
; a10s_ghrd/altera_merlin_width_adapter_181/synth/altera_merlin_burst_uncompressor.sv                                ;
; a10s_ghrd/altera_merlin_width_adapter_181/synth/altera_merlin_width_adapter.sv                                     ;
; a10s_ghrd/altera_mm_interconnect_181/synth/a10s_ghrd_altera_mm_interconnect_181_2w3xhoq.v                          ;
; a10s_ghrd/altera_mm_interconnect_181/synth/a10s_ghrd_altera_mm_interconnect_181_2w3xhoq_cfg.v                      ;
; a10s_ghrd/altera_mm_interconnect_181/synth/a10s_ghrd_altera_mm_interconnect_181_6tzbopq.v                          ;
; a10s_ghrd/altera_mm_interconnect_181/synth/a10s_ghrd_altera_mm_interconnect_181_6tzbopq_cfg.v                      ;
; a10s_ghrd/altera_mm_interconnect_181/synth/a10s_ghrd_altera_mm_interconnect_181_72qrvsa.v                          ;
; a10s_ghrd/altera_mm_interconnect_181/synth/a10s_ghrd_altera_mm_interconnect_181_72qrvsa_cfg.v                      ;
; a10s_ghrd/altera_mm_interconnect_181/synth/a10s_ghrd_altera_mm_interconnect_181_gwzlhmy.v                          ;
; a10s_ghrd/altera_mm_interconnect_181/synth/a10s_ghrd_altera_mm_interconnect_181_gwzlhmy_cfg.v                      ;
; a10s_ghrd/altera_mm_interconnect_181/synth/a10s_ghrd_altera_mm_interconnect_181_opfju6i.v                          ;
; a10s_ghrd/altera_mm_interconnect_181/synth/a10s_ghrd_altera_mm_interconnect_181_opfju6i_cfg.v                      ;
; a10s_ghrd/altera_mm_interconnect_181/synth/a10s_ghrd_altera_mm_interconnect_181_ss6apia.v                          ;
; a10s_ghrd/altera_mm_interconnect_181/synth/a10s_ghrd_altera_mm_interconnect_181_ss6apia_cfg.v                      ;
; a10s_ghrd/altera_mm_interconnect_181/synth/a10s_ghrd_altera_mm_interconnect_181_u7e5kea.v                          ;
; a10s_ghrd/altera_mm_interconnect_181/synth/a10s_ghrd_altera_mm_interconnect_181_u7e5kea_cfg.v                      ;
; a10s_ghrd/altera_reset_controller_181/synth/altera_reset_controller.sdc                                            ;
; a10s_ghrd/altera_reset_controller_181/synth/altera_reset_controller.v                                              ;
; a10s_ghrd/altera_reset_controller_181/synth/altera_reset_synchronizer.v                                            ;
; a10s_ghrd/channel_adapter_181/synth/a10s_ghrd_channel_adapter_181_arrjpdi.sv                                       ;
; a10s_ghrd/channel_adapter_181/synth/a10s_ghrd_channel_adapter_181_xiycpqq.sv                                       ;
; a10s_ghrd/error_adapter_181/synth/a10s_ghrd_error_adapter_181_6bjmpii.sv                                           ;
; a10s_ghrd/error_adapter_181/synth/a10s_ghrd_error_adapter_181_rr5nq7i.sv                                           ;
; a10s_ghrd/HAN_FanControll_10/synth/HAN_FanTempControll.sv                                                          ;
; a10s_ghrd/interrupt_latency_counter_181/synth/interrupt_latency_counter.v                                          ;
; a10s_ghrd/interrupt_latency_counter_181/synth/irq_detector.v                                                       ;
; a10s_ghrd/interrupt_latency_counter_181/synth/state_machine_counter.v                                              ;
; a10s_ghrd/SevenSigmentDisplay_10/synth/sevenSigDispaly.sv                                                          ;
; a10s_ghrd/synth/a10s_ghrd.qicache                                                                                  ;
; a10s_ghrd/synth/a10s_ghrd.v                                                                                        ;
; a10s_ghrd/synth/a10s_ghrd_cfg.v                                                                                    ;
; a10s_ghrd/timing_adapter_181/synth/a10s_ghrd_timing_adapter_181_v2af63i.sv                                         ;
; c:/intelfpga/18.1/quartus/bin64/assignment_defaults.qdf                                                            ;
; HAN_FanControll_hw.tcl                                                                                             ;
; IP/autofan/CLOCKMEM.v                                                                                              ;
; IP/autofan/FAN_ONOFF.v                                                                                             ;
; IP/autofan/FAN_TEMP_CORE.v                                                                                         ;
; IP/autofan/FAN_TEMP_I2C.v                                                                                          ;
; IP/autofan/I2C_READ_BYTE.v                                                                                         ;
; IP/autofan/I2C_READ_DATA.v                                                                                         ;
; IP/autofan/I2C_WRITE_BYTE.v                                                                                        ;
; IP/autofan/I2C_WRITE_POINTER.v                                                                                     ;
; IP/autofan/RESET_DELY.v                                                                                            ;
; IP/autofan/SEG7_LUT_V.v                                                                                            ;
; IP/autofan/TEMP_FAN_LOOP.v                                                                                         ;
; IP/debounce/debounce.v                                                                                             ;
; IP/edge_detect/altera_edge_detector.v                                                                              ;
; SevenSigmentDisplay_hw.tcl                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------+


