==============================================================
File generated on Sun May 10 08:15:38 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hls_02_fpga_fir_filter_ip/hls_02_fpga_fir_filter_ip.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 102.719 ; gain = 17.895
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 102.719 ; gain = 17.895
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.633 ; gain = 18.809
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 104.148 ; gain = 19.324
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 125.277 ; gain = 40.453
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 125.277 ; gain = 40.453
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_02_fpga_fir_filter_ip' ...
WARNING: [SYN 201-107] Renaming port name 'hls_02_fpga_fir_filter_ip/input' to 'hls_02_fpga_fir_filter_ip/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'hls_02_fpga_fir_filter_ip/output' to 'hls_02_fpga_fir_filter_ip/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_02_fpga_fir_filter_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.061 seconds; current allocated memory: 76.533 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 76.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_02_fpga_fir_filter_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_02_fpga_fir_filter_ip/input_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_02_fpga_fir_filter_ip/fir_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_02_fpga_fir_filter_ip/output_r' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'output_r' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_02_fpga_fir_filter_ip/result_valid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'result_valid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_02_fpga_fir_filter_ip' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'filter_ptr' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'hls_02_fpga_fir_filter_ip_buffer_in' to 'hls_02_fpga_fir_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'result_valid_flag' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'hls_02_fpga_fir_filter_ip_udiv_40ns_8ns_32_44_seq_1' to 'hls_02_fpga_fir_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hls_02_fpga_fir_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_02_fpga_fir_filter_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 77.523 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'hls_02_fpga_fir_fcud_div'
INFO: [RTMG 210-278] Implementing memory 'hls_02_fpga_fir_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 126.004 ; gain = 41.180
INFO: [SYSC 207-301] Generating SystemC RTL for hls_02_fpga_fir_filter_ip.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_02_fpga_fir_filter_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_02_fpga_fir_filter_ip.
INFO: [HLS 200-112] Total elapsed time: 12.096 seconds; peak allocated memory: 77.523 MB.
==============================================================
File generated on Sun May 10 08:16:45 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 10 08:19:32 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 10 08:20:41 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 10 08:43:37 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hls_02_fpga_fir_filter_ip/hls_02_fpga_fir_filter_ip.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 102.613 ; gain = 18.012
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 102.613 ; gain = 18.012
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 103.863 ; gain = 19.262
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 104.117 ; gain = 19.516
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 125.184 ; gain = 40.582
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 125.184 ; gain = 40.582
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_02_fpga_fir_filter_ip' ...
WARNING: [SYN 201-107] Renaming port name 'hls_02_fpga_fir_filter_ip/input' to 'hls_02_fpga_fir_filter_ip/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'hls_02_fpga_fir_filter_ip/output' to 'hls_02_fpga_fir_filter_ip/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_02_fpga_fir_filter_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.51 seconds; current allocated memory: 76.495 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 76.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_02_fpga_fir_filter_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_02_fpga_fir_filter_ip/input_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_02_fpga_fir_filter_ip/fir_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_02_fpga_fir_filter_ip/output_r' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'output_r' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_02_fpga_fir_filter_ip/result_valid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'result_valid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_02_fpga_fir_filter_ip' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'filter_ptr' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'hls_02_fpga_fir_filter_ip_buffer_in' to 'hls_02_fpga_fir_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'result_valid_flag' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'hls_02_fpga_fir_filter_ip_udiv_40ns_8ns_32_44_seq_1' to 'hls_02_fpga_fir_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hls_02_fpga_fir_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_02_fpga_fir_filter_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 77.532 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'hls_02_fpga_fir_fcud_div'
INFO: [RTMG 210-278] Implementing memory 'hls_02_fpga_fir_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 125.980 ; gain = 41.379
INFO: [SYSC 207-301] Generating SystemC RTL for hls_02_fpga_fir_filter_ip.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_02_fpga_fir_filter_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_02_fpga_fir_filter_ip.
INFO: [HLS 200-112] Total elapsed time: 10.644 seconds; peak allocated memory: 77.532 MB.
==============================================================
File generated on Sun May 10 08:46:39 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 10 08:51:49 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hls_02_fpga_fir_filter_ip/hls_02_fpga_fir_filter_ip.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 102.730 ; gain = 17.848
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 102.730 ; gain = 17.848
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 103.684 ; gain = 18.801
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 103.941 ; gain = 19.059
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 124.785 ; gain = 39.902
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 124.785 ; gain = 39.902
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_02_fpga_fir_filter_ip' ...
WARNING: [SYN 201-107] Renaming port name 'hls_02_fpga_fir_filter_ip/input' to 'hls_02_fpga_fir_filter_ip/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'hls_02_fpga_fir_filter_ip/output' to 'hls_02_fpga_fir_filter_ip/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_02_fpga_fir_filter_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.342 seconds; current allocated memory: 76.480 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 76.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_02_fpga_fir_filter_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_02_fpga_fir_filter_ip/input_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_02_fpga_fir_filter_ip/fir_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_02_fpga_fir_filter_ip/output_r' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'output_r' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_02_fpga_fir_filter_ip/result_valid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'result_valid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_02_fpga_fir_filter_ip' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'filter_ptr' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'hls_02_fpga_fir_filter_ip_buffer_in' to 'hls_02_fpga_fir_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'result_valid_flag' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'hls_02_fpga_fir_filter_ip_udiv_40ns_8ns_32_44_seq_1' to 'hls_02_fpga_fir_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hls_02_fpga_fir_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_02_fpga_fir_filter_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 77.517 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'hls_02_fpga_fir_fcud_div'
INFO: [RTMG 210-278] Implementing memory 'hls_02_fpga_fir_fbkb_ram (RAM)' using block RAMs with power-on initialization.
ERROR: [HLS 200-446] Unexpected problem deleting file from disk: "C:/Users/Administrator/Desktop/hls_02_fpga_fir_filter_ip/solution1/impl": file already exists
INFO: [HLS 200-112] Total elapsed time: 9.88 seconds; peak allocated memory: 77.517 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 185.879 ; gain = 96.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 185.879 ; gain = 96.281
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'hls_02_fpga_fir_filter_ip' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 186.988 ; gain = 96.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 186.988 ; gain = 96.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 186.988 ; gain = 96.770
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 186.988 ; gain = 96.770
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 186.988 ; gain = 96.770
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_in' (k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:27:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 186.988 ; gain = 96.770
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'k732_hls_fir_filter_ip' ...
WARNING: [SYN 201-107] Renaming port name 'k732_hls_fir_filter_ip/input' to 'k732_hls_fir_filter_ip/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'k732_hls_fir_filter_ip/output' to 'k732_hls_fir_filter_ip/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k732_hls_fir_filter_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.853 seconds; current allocated memory: 101.615 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 101.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k732_hls_fir_filter_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'k732_hls_fir_filter_ip/input_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k732_hls_fir_filter_ip/fir_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k732_hls_fir_filter_ip/output_r' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'output_r' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'k732_hls_fir_filter_ip/result_valid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'result_valid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'k732_hls_fir_filter_ip' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'filter_ptr' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'k732_hls_fir_filter_ip_buffer_in' to 'k732_hls_fir_filtbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'result_valid_flag' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'k732_hls_fir_filter_ip_udiv_40ns_8ns_32_44_seq_1' to 'k732_hls_fir_filtcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'k732_hls_fir_filtcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k732_hls_fir_filter_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 102.514 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 147.19 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'k732_hls_fir_filtcud_div'
INFO: [RTMG 210-278] Implementing memory 'k732_hls_fir_filtbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 186.988 ; gain = 96.770
INFO: [VHDL 208-304] Generating VHDL RTL for k732_hls_fir_filter_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for k732_hls_fir_filter_ip.
INFO: [HLS 200-112] Total elapsed time: 13.165 seconds; peak allocated memory: 102.514 MB.
