MFD_SYSCON: y => no
      Direct dependencies: HAS_IOMEM [=y]
      Reverse dependencies: PCIE_ROCKCHIP_HOST [=n] && PCI [=y] && (ARCH_ROCKCHIP [=y] || COMPILE_TEST [=y]) && OF [=y] && PCI_MSI_IRQ_DOMAIN [=y] || PCIE_ROCKCHIP_EP [=n] && PCI [=y] && (ARCH_ROCKCHIP [=y] || COMPILE_TEST [=y]) && OF [=y] && PCI_ENDPOINT [=n] || PCI_LAYERSCAPE [=n] && PCI [=y] && OF [=y] && (ARM || ARCH_LAYERSCAPE [=y] || COMPILE_TEST [=y]) && PCI_MSI_IRQ_DOMAIN [=y] || BT1_AXI [=n] && (MIPS_BAIKAL_T1 || COMPILE_TEST [=y]) || INTEL_IXP4XX_EB [=y] && HAS_IOMEM [=y] && (ARCH_IXP4XX || COMPILE_TEST [=y]) || MTD_NAND_STM32_FMC2 [=n] && MTD [=n] && MTD_RAW_NAND [=n] && (MACH_STM32MP157 || COMPILE_TEST [=y]) || MTD_NAND_MESON [=n] && MTD [=n] && MTD_RAW_NAND [=n] && (ARCH_MESON [=y] || COMPILE_TEST [=y]) || AHCI_MTK [=n] && ATA [=n] && HAS_DMA [=y] && ARCH_MEDIATEK [=y] || HIP04_ETH [=y] && NETDEVICES [=y] && ETHERNET [=y] && NET_VENDOR_HISILICON [=y] && HAS_IOMEM [=y] || SNI_AVE [=n] && NETDEVICES [=y] && ETHERNET [=y] && NET_VENDOR_SOCIONEXT [=n] && (ARCH_UNIPHIER [=y] || COMPILE_TEST [=y]) && OF [=y] && HAS_IOMEM [=y] || STMMAC_PLATFORM [=m] && NETDEVICES [=y] && ETHERNET [=y] && NET_VENDOR_STMICRO [=y] && STMMAC_ETH [=y] || DWMAC_INGENIC [=m] && NETDEVICES [=y] && ETHERNET [=y] && NET_VENDOR_STMICRO [=y] && STMMAC_ETH [=y] && STMMAC_PLATFORM [=m] && OF [=y] && HAS_IOMEM [=y] && (MACH_INGENIC || COMPILE_TEST [=y]) || DWMAC_IPQ806X [=m] && NETDEVICES [=y] && ETHERNET [=y] && NET_VENDOR_STMICRO [=y] && STMMAC_ETH [=y] && STMMAC_PLATFORM [=m] && OF [=y] && (ARCH_QCOM [=n] || COMPILE_TEST [=y]) || DWMAC_LPC18XX [=n] && NETDEVICES [=y] && ETHERNET [=y] && NET_VENDOR_STMICRO [=y] && STMMAC_ETH [=y] && STMMAC_PLATFORM [=m] && OF [=y] && (ARCH_LPC18XX || COMPILE_TEST [=y]) || DWMAC_OXNAS [=n] && NETDEVICES [=y] && ETHERNET [=y] && NET_VENDOR_STMICRO [=y] && STMMAC_ETH [=y] && STMMAC_PLATFORM [=m] && OF [=y] && COMMON_CLK [=y] && (ARCH_OXNAS || COMPILE_TEST [=y]) || DWMAC_ROCKCHIP [=m] && NETDEVICES [=y] && ETHERNET [=y] && NET_VENDOR_STMICRO [=y] && STMMAC_ETH [=y] && STMMAC_PLATFORM [=m] && OF [=y] && (ARCH_ROCKCHIP [=y] || COMPILE_TEST [=y]) || DWMAC_SOCFPGA [=m] && NETDEVICES [=y] && ETHERNET [=y] && NET_VENDOR_STMICRO [=y] && STMMAC_ETH [=y] && STMMAC_PLATFORM [=m] && OF [=y] && (ARCH_INTEL_SOCFPGA [=y] || COMPILE_TEST [=y]) || DWMAC_STI [=m] && NETDEVICES [=y] && ETHERNET [=y] && NET_VENDOR_STMICRO [=y] && STMMAC_ETH [=y] && STMMAC_PLATFORM [=m] && OF [=y] && (ARCH_STI || COMPILE_TEST [=y]) || DWMAC_STM32 [=m] && NETDEVICES [=y] && ETHERNET [=y] && NET_VENDOR_STMICRO [=y] && STMMAC_ETH [=y] && STMMAC_PLATFORM [=m] && OF [=y] && HAS_IOMEM [=y] && (ARCH_STM32 || COMPILE_TEST [=y]) || DWMAC_IMX8 [=m] && NETDEVICES [=y] && ETHERNET [=y] && NET_VENDOR_STMICRO [=y] && STMMAC_ETH [=y] && STMMAC_PLATFORM [=m] && OF [=y] && (ARCH_MXC [=y] || COMPILE_TEST [=y]) || TI_CPSW [=n] && NETDEVICES [=y] && ETHERNET [=y] && NET_VENDOR_TI [=y] && (ARCH_DAVINCI || ARCH_OMAP2PLUS || COMPILE_TEST [=y]) && (TI_CPTS [=n] || !TI_CPTS [=n]) || TI_CPSW_SWITCHDEV [=y] && NETDEVICES [=y] && ETHERNET [=y] && NET_VENDOR_TI [=y] && (ARCH_DAVINCI || ARCH_OMAP2PLUS || COMPILE_TEST [=y]) && NET_SWITCHDEV [=y] && (TI_CPTS [=n] || !TI_CPTS [=n]) || TOUCHSCREEN_TS4800 [=n] && INPUT [=n] && INPUT_TOUCHSCREEN [=n] && HAS_IOMEM [=y] && OF [=y] && (SOC_IMX51 || COMPILE_TEST [=y]) || I2C_DESIGNWARE_PLATFORM [=m] && I2C [=y] && HAS_IOMEM [=y] && (ACPI [=n] && COMMON_CLK [=y] || !ACPI [=n]) && MIPS_BAIKAL_T1 || PINCTRL_GEMINI [=n] && PINCTRL [=y] && ARCH_GEMINI || PINCTRL_OXNAS [=n] && PINCTRL [=y] && OF [=y] || PINCTRL_ROCKCHIP [=m] && PINCTRL [=y] && (ARCH_ROCKCHIP [=y] || COMPILE_TEST [=y]) && OF [=y] || PINCTRL_DOVE [=n] && PINCTRL [=y] || PINCTRL_ARMADA_37XX [=y] && PINCTRL [=y] || PINCTRL_STM32 [=y] && PINCTRL [=y] && (ARCH_STM32 || COMPILE_TEST [=y]) && OF [=y] || POWER_RESET_OCELOT_RESET [=n] && POWER_RESET [=y] && (MSCC_OCELOT || ARCH_SPARX5 [=y] || COMPILE_TEST [=y]) || POWER_RESET_KEYSTONE [=n] && POWER_RESET [=y] && (ARCH_KEYSTONE || COMPILE_TEST [=y]) && HAS_IOMEM [=y] || POWER_RESET_SYSCON [=n] && POWER_RESET [=y] && OF [=y] && HAS_IOMEM [=y] || POWER_RESET_SYSCON_POWEROFF [=y] && POWER_RESET [=y] && OF [=y] && HAS_IOMEM [=y] || ARMADA_37XX_WATCHDOG [=n] && WATCHDOG [=n] && (ARCH_MVEBU [=y] || COMPILE_TEST [=y]) && HAS_IOMEM [=y] || S3C2410_WATCHDOG [=n] && WATCHDOG [=n] && (ARCH_S3C24XX || ARCH_S3C64XX || ARCH_S5PV210 || ARCH_EXYNOS [=y] || COMPILE_TEST [=y]) && ARCH_EXYNOS [=y] || TS4800_WATCHDOG [=n] && WATCHDOG [=n] && HAS_IOMEM [=y] && OF [=y] && (SOC_IMX51 || COMPILE_TEST [=y]) || JZ4740_WDT [=n] && WATCHDOG [=n] && MIPS && COMMON_CLK [=y] || MFD_ALTERA_SYSMGR [=n] && HAS_IOMEM [=y] && ARCH_INTEL_SOCFPGA [=y] && OF [=y] || MFD_ATMEL_SMC [=y] && HAS_IOMEM [=y] || MFD_VEXPRESS_SYSREG [=m] && HAS_IOMEM [=y] && VEXPRESS_CONFIG [=y] && GPIOLIB [=y] || VIDEO_OMAP3 [=n] && MEDIA_SUPPORT [=y] && MEDIA_PLATFORM_SUPPORT [=y] && V4L_PLATFORM_DRIVERS [=n] && VIDEO_V4L2 [=y] && I2C [=y] && (ARCH_OMAP3 && OMAP_IOMMU [=n] || COMPILE_TEST [=y]) && COMMON_CLK [=y] && OF [=y] || VIDEO_S5P_FIMC [=n] && MEDIA_SUPPORT [=y] && MEDIA_PLATFORM_SUPPORT [=y] && V4L_PLATFORM_DRIVERS [=n] && VIDEO_SAMSUNG_EXYNOS4_IS [=n] && I2C [=y] && HAS_DMA [=y] || DRM_ASPEED_GFX [=n] && HAS_IOMEM [=y] && DRM [=y] && OF [=y] && (COMPILE_TEST [=y] || ARCH_ASPEED) && MMU [=y] || DRM_MCDE [=n] && HAS_IOMEM [=y] && DRM [=y] && CMA [=n] && (ARM || COMPILE_TEST [=y]) && OF [=y] && COMMON_CLK [=y] || DRM_EXYNOS_FIMD [=n] && HAS_IOMEM [=y] && DRM_EXYNOS [=n] && !FB_S3C [=n] || DRM_NWL_MIPI_DSI [=n] && DRM_BRIDGE [=y] && DRM [=y] && COMMON_CLK [=y] && OF [=y] && HAS_IOMEM [=y] || SND_SOC_MT8195 [=n] && SOUND [=n] && !UML && SND [=n] && SND_SOC [=n] && (ARCH_MEDIATEK [=y] || COMPILE_TEST [=y]) && COMMON_CLK [=y] && SND_SOC_MT6359 [=n] || USB_XHCI_MTK [=n] && USB_SUPPORT [=n] && USB [=n] && USB_XHCI_HCD [=n] && (MIPS && SOC_MT7621 || ARCH_MEDIATEK [=y] || COMPILE_TEST [=y]) || RTC_DRV_AT91SAM9 [=n] && RTC_CLASS [=y] && (ARCH_AT91 || COMPILE_TEST [=y]) && OF [=y] && HAS_IOMEM [=y] || LPC18XX_DMAMUX [=y] && DMADEVICES [=y] && (ARCH_LPC18XX || COMPILE_TEST [=y]) && OF [=y] && AMBA_PL08X [=y] || IMG_ASCII_LCD [=m] && AUXDISPLAY [=y] && HAS_IOMEM [=y] || VIDEO_OMAP4 [=n] && STAGING [=n] && STAGING_MEDIA [=n] && MEDIA_SUPPORT [=y] && VIDEO_V4L2 [=y] && I2C [=y] && (ARCH_OMAP4 || COMPILE_TEST [=y]) || COMMON_CLK_GEMINI [=n] && COMMON_CLK [=y] && (ARCH_GEMINI || COMPILE_TEST [=y]) || COMMON_CLK_ASPEED [=y] && COMMON_CLK [=y] && (ARCH_ASPEED || COMPILE_TEST [=y]) || COMMON_CLK_NXP [=n] && COMMON_CLK [=y] && ARCH_LPC18XX || COMMON_CLK_OXNAS [=y] && COMMON_CLK [=y] && (ARCH_OXNAS || COMPILE_TEST [=y]) || COMMON_CLK_BOSTON [=n] && COMMON_CLK [=y] && (MIPS || COMPILE_TEST [=y]) || CLK_MT7621 [=n] && COMMON_CLK [=y] && (SOC_MT7621 || COMPILE_TEST [=y]) || CLK_BT1_CCU_PLL [=y] && COMMON_CLK [=y] && CLK_BAIKAL_T1 [=y] || CLK_BT1_CCU_DIV [=n] && COMMON_CLK [=y] && CLK_BAIKAL_T1 [=y] || INGENIC_TCU_CLK [=n] && COMMON_CLK [=y] && (MIPS || COMPILE_TEST [=y]) || COMMON_CLK_MESON8B [=n] && COMMON_CLK [=y] && (ARCH_MESON [=y] || COMPILE_TEST [=y]) && ARM || COMMON_CLK_GXBB [=m] && COMMON_CLK [=y] && (ARCH_MESON [=y] || COMPILE_TEST [=y]) && ARM64 [=y] || COMMON_CLK_AXG [=n] && COMMON_CLK [=y] && (ARCH_MESON [=y] || COMPILE_TEST [=y]) && ARM64 [=y] || COMMON_CLK_G12A [=y] && COMMON_CLK [=y] && (ARCH_MESON [=y] || COMPILE_TEST [=y]) && ARM64 [=y] || HWSPINLOCK_QCOM [=m] && HWSPINLOCK [=y] && (ARCH_QCOM [=n] || COMPILE_TEST [=y]) || FTTMR010_TIMER [=n] && GENERIC_CLOCKEVENTS [=y] && HAS_IOMEM [=y] || ATMEL_ST [=y] && GENERIC_CLOCKEVENTS [=y] && HAS_IOMEM [=y] || INGENIC_TIMER [=y] && GENERIC_CLOCKEVENTS [=y] && (MIPS || COMPILE_TEST [=y]) && COMMON_CLK [=y] || INGENIC_SYSOST [=n] && GENERIC_CLOCKEVENTS [=y] && (MIPS || COMPILE_TEST [=y]) && COMMON_CLK [=y] || INGENIC_OST [=n] && GENERIC_CLOCKEVENTS [=y] && (MIPS || COMPILE_TEST [=y]) && COMMON_CLK [=y] || QCOM_Q6V5_ADSP [=n] && REMOTEPROC [=n] && OF [=y] && ARCH_QCOM [=n] && QCOM_SMEM [=n] && (RPMSG_QCOM_SMD [=n] || RPMSG_QCOM_SMD [=n]=n) && (RPMSG_QCOM_GLINK_SMEM [=n] || RPMSG_QCOM_GLINK_SMEM [=n]=n) && (QCOM_SYSMON [=n] || QCOM_SYSMON [=n]=n) && (RPMSG_QCOM_GLINK [=y] || RPMSG_QCOM_GLINK [=y]=n) || QCOM_Q6V5_MSS [=n] && REMOTEPROC [=n] && OF [=y] && ARCH_QCOM [=n] && QCOM_SMEM [=n] && (RPMSG_QCOM_SMD [=n] || RPMSG_QCOM_SMD [=n]=n) && (RPMSG_QCOM_GLINK_SMEM [=n] || RPMSG_QCOM_GLINK_SMEM [=n]=n) && (QCOM_SYSMON [=n] || QCOM_SYSMON [=n]=n) && (RPMSG_QCOM_GLINK [=y] || RPMSG_QCOM_GLINK [=y]=n) || QCOM_Q6V5_PAS [=n] && REMOTEPROC [=n] && OF [=y] && ARCH_QCOM [=n] && QCOM_SMEM [=n] && (RPMSG_QCOM_SMD [=n] || RPMSG_QCOM_SMD [=n]=n) && (RPMSG_QCOM_GLINK_SMEM [=n] || RPMSG_QCOM_GLINK_SMEM [=n]=n) && (QCOM_SYSMON [=n] || QCOM_SYSMON [=n]=n) && (RPMSG_QCOM_GLINK [=y] || RPMSG_QCOM_GLINK [=y]=n) || QCOM_Q6V5_WCSS [=n] && REMOTEPROC [=n] && OF [=y] && ARCH_QCOM [=n] && QCOM_SMEM [=n] && (RPMSG_QCOM_SMD [=n] || RPMSG_QCOM_SMD [=n]=n) && (RPMSG_QCOM_GLINK_SMEM [=n] || RPMSG_QCOM_GLINK_SMEM [=n]=n) && (QCOM_SYSMON [=n] || QCOM_SYSMON [=n]=n) && (RPMSG_QCOM_GLINK [=y] || RPMSG_QCOM_GLINK [=y]=n) || SOC_K210_SYSCTL [=n] && RISCV && SOC_CANAAN && OF [=y] || ASPEED_LPC_CTRL [=n] && (ARCH_ASPEED || COMPILE_TEST [=y]) || ASPEED_LPC_SNOOP [=n] && (ARCH_ASPEED || COMPILE_TEST [=y]) || ASPEED_UART_ROUTING [=n] && (ARCH_ASPEED || COMPILE_TEST [=y]) || ASPEED_P2A_CTRL [=m] && (ARCH_ASPEED || COMPILE_TEST [=y]) || QCOM_GSBI [=n] && (ARCH_QCOM [=n] || COMPILE_TEST [=y]) || EXYNOS_CHIPID [=m] && SOC_SAMSUNG [=y] && (ARCH_EXYNOS [=y] || COMPILE_TEST [=y]) || TI_K3_SOCINFO [=n] && SOC_TI [=y] && (ARCH_K3 [=n] || COMPILE_TEST [=y]) || TI_PRUSS [=n] && SOC_TI [=y] && (SOC_AM33XX || SOC_AM43XX || SOC_DRA7XX || ARCH_KEYSTONE || ARCH_K3 [=n]) || ATMEL_EBI [=y] && MEMORY [=y] && (ARCH_AT91 || COMPILE_TEST [=y]) && OF [=y] || BT1_L2_CTL [=n] && MEMORY [=y] && (MIPS_BAIKAL_T1 || COMPILE_TEST [=y]) || STM32_FMC2_EBI [=m] && MEMORY [=y] && (MACH_STM32MP157 || COMPILE_TEST [=y]) || PWM_JZ4740 [=n] && PWM [=y] && (MIPS || COMPILE_TEST [=y]) && COMMON_CLK [=y] || ST_IRQCHIP [=n] || INGENIC_TCU_IRQ [=y] && (MIPS || COMPILE_TEST [=y]) || LS_EXTIRQ [=y] || RESET_IMX7 [=m] && RESET_CONTROLLER [=y] && HAS_IOMEM [=y] && (SOC_IMX7D || ARM64 [=y] && ARCH_MXC [=y] || COMPILE_TEST [=y]) || RESET_K210 [=y] && RESET_CONTROLLER [=y] && (SOC_CANAAN || COMPILE_TEST [=y]) && OF [=y] || RESET_MCHP_SPARX5 [=y] && RESET_CONTROLLER [=y] && (ARCH_SPARX5 [=y] || SOC_LAN966 || COMPILE_TEST [=y]) || RESET_TI_SYSCON [=m] && RESET_CONTROLLER [=y] && HAS_IOMEM [=y] || PHY_HI6220_USB [=m] && (ARCH_HISI [=n] && ARM64 [=y] || COMPILE_TEST [=y]) && HAS_IOMEM [=y] || PHY_HI3660_USB [=m] && (ARCH_HISI [=n] && ARM64 [=y] || COMPILE_TEST [=y]) || PHY_HI3670_USB [=n] && (ARCH_HISI [=n] && ARM64 [=y] || COMPILE_TEST [=y]) || PHY_HI3670_PCIE [=m] && (ARCH_HISI [=n] && ARM64 [=y] || COMPILE_TEST [=y]) || PHY_HISTB_COMBPHY [=m] && (ARCH_HISI [=n] && ARM64 [=y] || COMPILE_TEST [=y]) || PHY_HISI_INNO_USB2 [=m] && (ARCH_HISI [=n] && ARM64 [=y] || COMPILE_TEST [=y]) || PHY_HIX5HD2_SATA [=n] && ARCH_HIX5HD2 && OF [=y] && HAS_IOMEM [=y] || PHY_RALINK_USB [=y] && (RALINK || COMPILE_TEST [=y]) && HAS_IOMEM [=y] || PHY_ROCKCHIP_PCIE [=m] && (ARCH_ROCKCHIP [=y] && OF [=y] || COMPILE_TEST [=y]) && HAS_IOMEM [=y] || PHY_SAMSUNG_USB2 [=m] && HAS_IOMEM [=y] && (USB_EHCI_EXYNOS [=n] || USB_OHCI_EXYNOS [=n] || USB_DWC2 [=n] || COMPILE_TEST [=y]) || PHY_EXYNOS5_USBDRD [=n] && (ARCH_EXYNOS [=y] && OF [=y] || COMPILE_TEST [=y]) && HAS_IOMEM [=y] && USB_DWC3_EXYNOS [=n] || PHY_EXYNOS5250_SATA [=n] && SOC_EXYNOS5250 && HAS_IOMEM [=y] && OF [=y] || PHY_UNIPHIER_USB2 [=m] && (ARCH_UNIPHIER [=y] || COMPILE_TEST [=y]) && OF [=y] && HAS_IOMEM [=y] || PHY_DA8XX_USB [=m] && (ARCH_DAVINCI_DA8XX || COMPILE_TEST [=y]) || PHY_INTEL_LGM_COMBO [=n] && (X86 || COMPILE_TEST [=y]) && OF [=y] && HAS_IOMEM [=y] || PHY_BCM_SR_PCIE [=m] && OF [=y] && (ARCH_BCM_IPROC [=y] || COMPILE_TEST [=y])

FB_W100: m => yes
      Direct dependencies: FB [=m] && HAS_IOMEM [=y] && (ARCH_PXA || COMPILE_TEST [=y])

CPU_BIG_ENDIAN: y => no
      Direct dependencies: <choice> && (!LD_IS_LLD [=n] || LLD_VERSION [=0]>=130000)

DRM_RCAR_CMM: m => yes
      Direct dependencies: HAS_IOMEM [=y] && DRM [=y] && OF [=y] && DRM_RCAR_DU [=m]

SCSI_PMCRAID: m => yes
      Direct dependencies: SCSI_LOWLEVEL [=y] && PCI [=y] && SCSI [=m] && NET [=y]

REGULATOR_LM363X: m => yes
      Direct dependencies: REGULATOR [=y] && MFD_TI_LMU [=m]

CRYPTO_HMAC: y => mod
      Direct dependencies: CRYPTO [=y]
      Reverse dependencies: CEPH_LIB [=n] && NET [=y] && INET [=y] || IP_SCTP [=m] && NET [=y] && INET [=y] && (IPV6 [=y] || IPV6 [=y]=n) || XFRM_AH [=y] && NET [=y] && INET [=y] || XFRM_ESP [=m] && NET [=y] && INET [=y] || IPV6_SEG6_HMAC [=y] && NET [=y] && INET [=y] && IPV6 [=y] || SCTP_COOKIE_HMAC_MD5 [=y] && NET [=y] && IP_SCTP [=m] && SCTP_COOKIE_HMAC_MD5 [=y] || SCTP_COOKIE_HMAC_SHA1 [=n] && NET [=y] && IP_SCTP [=m] && SCTP_COOKIE_HMAC_SHA1 [=n] || UBIFS_FS_AUTHENTICATION [=n] && MISC_FILESYSTEMS [=y] && UBIFS_FS [=n] || CIFS [=y] && NETWORK_FILESYSTEMS [=y] && INET [=y] || SMB_SERVER [=n] && NETWORK_FILESYSTEMS [=y] && INET [=y] && MULTIUSER [=n] && FILE_LOCKING [=y] || TRUSTED_KEYS [=m] && KEYS [=y] && TCG_TPM [=m] || ENCRYPTED_KEYS [=n] && KEYS [=y] || IMA [=n] && INTEGRITY [=n] || EVM [=n] && INTEGRITY [=n] || CRYPTO_DRBG_HMAC [=y] && CRYPTO [=y] && CRYPTO_DRBG_MENU [=y] || CRYPTO_DEV_QAT [=n] && CRYPTO [=y] && CRYPTO_HW [=n] || CRYPTO_DEV_SAFEXCEL [=n] && CRYPTO [=y] && CRYPTO_HW [=n] && (OF [=y] || PCI [=y] || COMPILE_TEST [=y]) && HAS_IOMEM [=y] || CRYPTO_DEV_CCREE [=n] && CRYPTO [=y] && CRYPTO_HW [=n] && OF [=y] && HAS_DMA [=y] || CRYPTO_DEV_HISI_SEC2 [=n] && CRYPTO [=y] && CRYPTO_HW [=n] && PCI [=y] && PCI_MSI [=y] && (UACCE [=y] || UACCE [=y]=n) && (ARM64 [=y] || COMPILE_TEST [=y] && 64BIT [=y]) && ACPI [=n] || CRYPTO_DEV_OMAP_SHAM [=n] && CRYPTO [=y] && CRYPTO_HW [=n] && CRYPTO_DEV_OMAP [=n] && ARCH_OMAP2PLUS || ASYMMETRIC_TPM_KEY_SUBTYPE [=n] && CRYPTO [=y] && ASYMMETRIC_KEY_TYPE [=y] && TCG_TPM [=m] && TRUSTED_KEYS [=m]

IRQ_POLL: y => no
      Direct dependencies: y
      Reverse dependencies: INFINIBAND [=m] && HAS_IOMEM [=y] && HAS_DMA [=y] && NET [=y] && INET [=y] && (m && MODULES [=y] || IPV6 [=y]!=m) && !ALPHA || BE2ISCSI [=n] && SCSI_LOWLEVEL [=y] && PCI [=y] && SCSI [=m] && NET [=y] || CXLFLASH [=n] && SCSI_LOWLEVEL [=y] && PCI [=y] && SCSI [=m] && (CXL [=n] || OCXL [=n]) && EEH || MEGARAID_SAS [=m] && SCSI_LOWLEVEL [=y] && PCI [=y] && SCSI [=m] || SCSI_MPT3SAS [=m] && SCSI_LOWLEVEL [=y] && PCI [=y] && SCSI [=m] || SCSI_IPR [=n] && SCSI_LOWLEVEL [=y] && PCI [=y] && SCSI [=m] && ATA [=n] || SCSI_LPFC [=m] && SCSI_LOWLEVEL [=y] && PCI [=y] && SCSI [=m] && CPU_FREQ [=y] && SCSI_FC_ATTRS [=m] && (NVME_TARGET_FC [=m] || NVME_TARGET_FC [=m]=n) && (NVME_FC [=m] || NVME_FC [=m]=n)

