#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fd2d0507d80 .scope module, "main" "main" 2 1;
 .timescale 0 0;
L_0x7fd2d031a8f0 .functor OR 1, L_0x7fd2d031a780, v0x7fd2d0304420_0, C4<0>, C4<0>;
L_0x7fd2d031a960 .functor NOT 1, L_0x7fd2d031a8f0, C4<0>, C4<0>, C4<0>;
v0x7fd2d0316a90_0 .net "Reset", 0 0, v0x7fd2d0104d40_0;  1 drivers
v0x7fd2d0316b70_0 .net "ResultadoEndMaisSalto", 7 0, v0x7fd2d0314100_0;  1 drivers
v0x7fd2d0316c40_0 .net *"_ivl_32", 0 0, L_0x7fd2d031a8f0;  1 drivers
v0x7fd2d0316cd0_0 .net *"_ivl_5", 1 0, L_0x7fd2d0318bb0;  1 drivers
v0x7fd2d0316d60_0 .net *"_ivl_7", 2 0, L_0x7fd2d0318c50;  1 drivers
v0x7fd2d0316e40_0 .net *"_ivl_8", 4 0, L_0x7fd2d0318d70;  1 drivers
v0x7fd2d0316ef0_0 .net "beq", 0 0, v0x7fd2d0104dd0_0;  1 drivers
v0x7fd2d0316fc0_0 .var "clk", 0 0;
v0x7fd2d0317050_0 .net "comando", 7 0, L_0x7fd2d0318b00;  1 drivers
v0x7fd2d0317180_0 .net "dadoMem", 7 0, v0x7fd2d0310ae0_0;  1 drivers
v0x7fd2d0317210_0 .net "dado_escrito", 7 0, v0x7fd2d0312c20_0;  1 drivers
v0x7fd2d03172e0_0 .net "decideRegSalto", 1 0, v0x7fd2d0104ef0_0;  1 drivers
v0x7fd2d03173b0_0 .net "endSaltoFim", 7 0, v0x7fd2d03120f0_0;  1 drivers
L_0x7fd2d0663008 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd2d0632cc8 .resolv tri, v0x7fd2d0312670_0, L_0x7fd2d0663008;
v0x7fd2d0317480_0 .net8 "enderecoFinal", 7 0, RS_0x7fd2d0632cc8;  2 drivers
L_0x7fd2d0663050 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd2d0632a28 .resolv tri, L_0x7fd2d0663050, v0x7fd2d0314c00_0;
v0x7fd2d0317550_0 .net8 "endereco_atual", 7 0, RS_0x7fd2d0632a28;  2 drivers
o0x7fd2d06326c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd2d03175e0_0 .net "escreveMem", 0 0, o0x7fd2d06326c8;  0 drivers
v0x7fd2d0317670_0 .net "escreve_mem", 0 0, v0x7fd2d0107490_0;  1 drivers
v0x7fd2d0317800_0 .net "funct", 3 0, L_0x7fd2d0318e90;  1 drivers
v0x7fd2d0317890_0 .net "hl", 0 0, v0x7fd2d0107520_0;  1 drivers
v0x7fd2d0317920_0 .net "jump", 0 0, v0x7fd2d0304420_0;  1 drivers
o0x7fd2d06326f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd2d03179b0_0 .net "leMem", 0 0, o0x7fd2d06326f8;  0 drivers
v0x7fd2d0317a40_0 .net "le_mem", 0 0, v0x7fd2d03044b0_0;  1 drivers
v0x7fd2d0317ad0_0 .net "mem_reg", 0 0, v0x7fd2d03101a0_0;  1 drivers
v0x7fd2d0317ba0_0 .net "norJumpBeq", 0 0, L_0x7fd2d031a960;  1 drivers
v0x7fd2d0317c30_0 .net "opAlu", 0 0, v0x7fd2d0310230_0;  1 drivers
RS_0x7fd2d0632008 .resolv tri, L_0x7fd2d031a380, L_0x7fd2d031a4c0, L_0x7fd2d031a6e0;
v0x7fd2d0317d00_0 .net8 "operation_saida", 0 0, RS_0x7fd2d0632008;  3 drivers
v0x7fd2d0317e10_0 .net "origem", 0 0, v0x7fd2d0310350_0;  1 drivers
v0x7fd2d0317ea0_0 .net "pulo", 0 0, v0x7fd2d03103e0_0;  1 drivers
v0x7fd2d0317f70_0 .net "regEscreve", 0 0, v0x7fd2d0310470_0;  1 drivers
o0x7fd2d0633778 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd2d0318000_0 .net "regWrite", 0 0, o0x7fd2d0633778;  0 drivers
o0x7fd2d0632728 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd2d0318090_0 .net "reset", 0 0, o0x7fd2d0632728;  0 drivers
v0x7fd2d0318120_0 .net "result", 7 0, v0x7fd2d0313970_0;  1 drivers
v0x7fd2d03181f0_0 .net "resultadoEnd", 7 0, v0x7fd2d0314810_0;  1 drivers
v0x7fd2d0317700_0 .net "saidaAndBeq", 0 0, L_0x7fd2d031a780;  1 drivers
v0x7fd2d0318480_0 .net "saidaExtensor", 7 0, L_0x7fd2d0319f80;  1 drivers
v0x7fd2d0318510_0 .net "saidaMuxRegSalto", 2 0, v0x7fd2d0316940_0;  1 drivers
v0x7fd2d03185e0_0 .net "saidaMuxUla", 7 0, v0x7fd2d0313210_0;  1 drivers
v0x7fd2d03186b0_0 .net "valorEndSalto", 7 0, L_0x7fd2d0319b10;  1 drivers
v0x7fd2d0318740_0 .net "valor_dado1", 7 0, L_0x7fd2d0319520;  1 drivers
v0x7fd2d0318850_0 .net "valor_dado2", 7 0, L_0x7fd2d03197c0;  1 drivers
v0x7fd2d03188e0_0 .net "valor_regd", 7 0, L_0x7fd2d0319230;  1 drivers
L_0x7fd2d0318bb0 .part L_0x7fd2d0318b00, 6, 2;
L_0x7fd2d0318c50 .part L_0x7fd2d0318b00, 0, 3;
L_0x7fd2d0318d70 .concat [ 3 2 0 0], L_0x7fd2d0318c50, L_0x7fd2d0318bb0;
L_0x7fd2d0318e90 .part L_0x7fd2d0318d70, 0, 4;
L_0x7fd2d0319c00 .part L_0x7fd2d0318b00, 3, 3;
L_0x7fd2d0319ca0 .part L_0x7fd2d0318b00, 0, 3;
L_0x7fd2d0319d80 .part L_0x7fd2d0318b00, 3, 3;
L_0x7fd2d031a0a0 .part L_0x7fd2d0318b00, 0, 3;
S_0x7fd2d03098d0 .scope module, "andEnd" "AND" 2 75, 2 299 0, S_0x7fd2d0507d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "entrada1";
    .port_info 1 /INPUT 1 "entrada2";
    .port_info 2 /OUTPUT 1 "saida";
L_0x7fd2d031a780 .functor AND 1, RS_0x7fd2d0632008, v0x7fd2d0104dd0_0, C4<1>, C4<1>;
v0x7fd2d030c6e0_0 .net8 "entrada1", 0 0, RS_0x7fd2d0632008;  alias, 3 drivers
v0x7fd2d0704080_0 .net "entrada2", 0 0, v0x7fd2d0104dd0_0;  alias, 1 drivers
v0x7fd2d0704110_0 .net "saida", 0 0, L_0x7fd2d031a780;  alias, 1 drivers
S_0x7fd2d07041a0 .scope module, "controle" "unidadecontrole" 2 53, 2 173 0, S_0x7fd2d0507d80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "le_mem";
    .port_info 2 /OUTPUT 1 "escreve_mem";
    .port_info 3 /OUTPUT 1 "jump";
    .port_info 4 /OUTPUT 1 "beq";
    .port_info 5 /OUTPUT 1 "pulo";
    .port_info 6 /OUTPUT 1 "mem_reg";
    .port_info 7 /OUTPUT 1 "hl";
    .port_info 8 /OUTPUT 1 "origem";
    .port_info 9 /OUTPUT 1 "opAlu";
    .port_info 10 /OUTPUT 1 "regEscreve";
    .port_info 11 /OUTPUT 2 "decideRegSalto";
    .port_info 12 /INPUT 1 "clock";
    .port_info 13 /OUTPUT 1 "Reset";
v0x7fd2d0104d40_0 .var "Reset", 0 0;
v0x7fd2d0104dd0_0 .var "beq", 0 0;
v0x7fd2d0104e60_0 .net "clock", 0 0, v0x7fd2d0316fc0_0;  1 drivers
v0x7fd2d0104ef0_0 .var "decideRegSalto", 1 0;
v0x7fd2d0107490_0 .var "escreve_mem", 0 0;
v0x7fd2d0107520_0 .var "hl", 0 0;
v0x7fd2d0304420_0 .var "jump", 0 0;
v0x7fd2d03044b0_0 .var "le_mem", 0 0;
v0x7fd2d03101a0_0 .var "mem_reg", 0 0;
v0x7fd2d0310230_0 .var "opAlu", 0 0;
v0x7fd2d03102c0_0 .net "opcode", 3 0, L_0x7fd2d0318e90;  alias, 1 drivers
v0x7fd2d0310350_0 .var "origem", 0 0;
v0x7fd2d03103e0_0 .var "pulo", 0 0;
v0x7fd2d0310470_0 .var "regEscreve", 0 0;
E_0x7fd2d0104fc0 .event posedge, v0x7fd2d0104e60_0;
S_0x7fd2d0310650 .scope module, "dados" "memoria_dado" 2 65, 2 278 0, S_0x7fd2d0507d80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "endMem";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /INPUT 1 "leMem";
    .port_info 5 /INPUT 1 "escreveMem";
    .port_info 6 /OUTPUT 8 "data_out";
v0x7fd2d0310970_0 .net "clock", 0 0, v0x7fd2d0316fc0_0;  alias, 1 drivers
v0x7fd2d0310a30_0 .net "data_in", 7 0, L_0x7fd2d0319520;  alias, 1 drivers
v0x7fd2d0310ae0_0 .var "data_out", 7 0;
v0x7fd2d0310ba0_0 .net "endMem", 7 0, L_0x7fd2d0319b10;  alias, 1 drivers
v0x7fd2d0310c50_0 .net "escreveMem", 0 0, o0x7fd2d06326c8;  alias, 0 drivers
v0x7fd2d0310d30_0 .net "leMem", 0 0, o0x7fd2d06326f8;  alias, 0 drivers
v0x7fd2d0310dd0 .array "memory", 0 50, 7 0;
v0x7fd2d0310e70_0 .net "reset", 0 0, o0x7fd2d0632728;  alias, 0 drivers
E_0x7fd2d0310920 .event edge, v0x7fd2d0104e60_0;
S_0x7fd2d0310fc0 .scope module, "extende" "extensorSinal" 2 59, 2 251 0, S_0x7fd2d0507d80;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "entrada1";
    .port_info 1 /OUTPUT 8 "saida";
L_0x7fd2d0663290 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fd2d03111b0_0 .net/2u *"_ivl_0", 3 0, L_0x7fd2d0663290;  1 drivers
v0x7fd2d0311260_0 .net *"_ivl_2", 6 0, L_0x7fd2d0319ea0;  1 drivers
L_0x7fd2d06632d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd2d0311300_0 .net *"_ivl_7", 0 0, L_0x7fd2d06632d8;  1 drivers
v0x7fd2d0311390_0 .net "entrada1", 2 0, L_0x7fd2d031a0a0;  1 drivers
v0x7fd2d0311440_0 .net "saida", 7 0, L_0x7fd2d0319f80;  alias, 1 drivers
L_0x7fd2d0319ea0 .concat [ 3 4 0 0], L_0x7fd2d031a0a0, L_0x7fd2d0663290;
L_0x7fd2d0319f80 .concat [ 7 1 0 0], L_0x7fd2d0319ea0, L_0x7fd2d06632d8;
S_0x7fd2d0311560 .scope module, "instrucao" "memoria_instrucoes" 2 49, 2 91 0, S_0x7fd2d0507d80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "counter";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /OUTPUT 8 "instrucao_saida";
    .port_info 3 /INPUT 1 "reset";
L_0x7fd2d0318b00 .functor BUFZ 8, L_0x7fd2d0318a60, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fd2d03117c0_0 .net *"_ivl_0", 7 0, L_0x7fd2d0318a60;  1 drivers
v0x7fd2d0311850_0 .net "clock", 0 0, v0x7fd2d0316fc0_0;  alias, 1 drivers
v0x7fd2d0311930_0 .net8 "counter", 7 0, RS_0x7fd2d0632a28;  alias, 2 drivers
v0x7fd2d03119c0_0 .net "instrucao_saida", 7 0, L_0x7fd2d0318b00;  alias, 1 drivers
v0x7fd2d0311a70 .array "memoria_instrucoes", 0 60, 7 0;
v0x7fd2d0311b50_0 .net "reset", 0 0, v0x7fd2d0104d40_0;  alias, 1 drivers
L_0x7fd2d0318a60 .array/port v0x7fd2d0311a70, RS_0x7fd2d0632a28;
S_0x7fd2d0311c40 .scope module, "muxDecideEndSalto" "mux2Entradas" 2 69, 2 158 0, S_0x7fd2d0507d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "comando";
    .port_info 1 /INPUT 8 "entrada1";
    .port_info 2 /INPUT 8 "entrada2";
    .port_info 3 /OUTPUT 8 "saida";
v0x7fd2d0311eb0_0 .net "comando", 0 0, v0x7fd2d03103e0_0;  alias, 1 drivers
v0x7fd2d0311f70_0 .net "entrada1", 7 0, L_0x7fd2d0319b10;  alias, 1 drivers
v0x7fd2d0312020_0 .net "entrada2", 7 0, L_0x7fd2d0319520;  alias, 1 drivers
v0x7fd2d03120f0_0 .var "saida", 7 0;
E_0x7fd2d0311e60 .event edge, v0x7fd2d03103e0_0;
S_0x7fd2d03121e0 .scope module, "muxDecideJumpBeq" "mux2Entradas" 2 79, 2 158 0, S_0x7fd2d0507d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "comando";
    .port_info 1 /INPUT 8 "entrada1";
    .port_info 2 /INPUT 8 "entrada2";
    .port_info 3 /OUTPUT 8 "saida";
v0x7fd2d0312450_0 .net "comando", 0 0, L_0x7fd2d031a960;  alias, 1 drivers
v0x7fd2d0312500_0 .net "entrada1", 7 0, v0x7fd2d0314810_0;  alias, 1 drivers
v0x7fd2d03125b0_0 .net "entrada2", 7 0, v0x7fd2d0314100_0;  alias, 1 drivers
v0x7fd2d0312670_0 .var "saida", 7 0;
E_0x7fd2d0312400 .event edge, v0x7fd2d0312450_0;
S_0x7fd2d0312780 .scope module, "muxDecideMemUla" "mux2Entradas" 2 67, 2 158 0, S_0x7fd2d0507d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "comando";
    .port_info 1 /INPUT 8 "entrada1";
    .port_info 2 /INPUT 8 "entrada2";
    .port_info 3 /OUTPUT 8 "saida";
v0x7fd2d03129f0_0 .net "comando", 0 0, v0x7fd2d03101a0_0;  alias, 1 drivers
v0x7fd2d0312ab0_0 .net "entrada1", 7 0, v0x7fd2d0313970_0;  alias, 1 drivers
v0x7fd2d0312b50_0 .net "entrada2", 7 0, v0x7fd2d0310ae0_0;  alias, 1 drivers
v0x7fd2d0312c20_0 .var "saida", 7 0;
E_0x7fd2d03129a0 .event edge, v0x7fd2d03101a0_0;
S_0x7fd2d0312d20 .scope module, "muxUla" "mux2Entradas" 2 61, 2 158 0, S_0x7fd2d0507d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "comando";
    .port_info 1 /INPUT 8 "entrada1";
    .port_info 2 /INPUT 8 "entrada2";
    .port_info 3 /OUTPUT 8 "saida";
v0x7fd2d0313010_0 .net "comando", 0 0, v0x7fd2d0310350_0;  alias, 1 drivers
v0x7fd2d03130d0_0 .net "entrada1", 7 0, L_0x7fd2d03197c0;  alias, 1 drivers
v0x7fd2d0313160_0 .net "entrada2", 7 0, L_0x7fd2d0319f80;  alias, 1 drivers
v0x7fd2d0313210_0 .var "saida", 7 0;
E_0x7fd2d0312fc0 .event edge, v0x7fd2d0310350_0;
S_0x7fd2d0313300 .scope module, "operacaoDados1_mux" "ULA" 2 63, 2 258 0, S_0x7fd2d0507d80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "number1";
    .port_info 1 /INPUT 8 "number2";
    .port_info 2 /INPUT 1 "operation";
    .port_info 3 /OUTPUT 1 "operation_saida";
    .port_info 4 /OUTPUT 8 "result";
v0x7fd2d03135c0_0 .net *"_ivl_0", 7 0, L_0x7fd2d031a280;  1 drivers
v0x7fd2d0313680_0 .net "number1", 7 0, L_0x7fd2d0319520;  alias, 1 drivers
v0x7fd2d0313760_0 .net "number2", 7 0, v0x7fd2d0313210_0;  alias, 1 drivers
v0x7fd2d03137f0_0 .net "operation", 0 0, v0x7fd2d0310230_0;  alias, 1 drivers
v0x7fd2d03138a0_0 .net8 "operation_saida", 0 0, RS_0x7fd2d0632008;  alias, 3 drivers
v0x7fd2d0313970_0 .var "result", 7 0;
E_0x7fd2d0313570 .event edge, v0x7fd2d0310230_0;
L_0x7fd2d031a280 .arith/sub 8, L_0x7fd2d0319520, v0x7fd2d0313210_0;
L_0x7fd2d031a380 .part L_0x7fd2d031a280, 0, 1;
S_0x7fd2d0313a80 .scope module, "operacaoEnderecoAtualMaisMux" "ULA" 2 73, 2 258 0, S_0x7fd2d0507d80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "number1";
    .port_info 1 /INPUT 8 "number2";
    .port_info 2 /INPUT 1 "operation";
    .port_info 3 /OUTPUT 1 "operation_saida";
    .port_info 4 /OUTPUT 8 "result";
v0x7fd2d0313d10_0 .net *"_ivl_0", 7 0, L_0x7fd2d031a560;  1 drivers
v0x7fd2d0313dd0_0 .net "number1", 7 0, v0x7fd2d0314810_0;  alias, 1 drivers
v0x7fd2d0313e90_0 .net "number2", 7 0, v0x7fd2d03120f0_0;  alias, 1 drivers
L_0x7fd2d06633b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd2d0313f60_0 .net "operation", 0 0, L_0x7fd2d06633b0;  1 drivers
v0x7fd2d0313ff0_0 .net8 "operation_saida", 0 0, RS_0x7fd2d0632008;  alias, 3 drivers
v0x7fd2d0314100_0 .var "result", 7 0;
E_0x7fd2d0313cc0 .event edge, v0x7fd2d0313f60_0;
L_0x7fd2d031a560 .arith/sub 8, v0x7fd2d0314810_0, v0x7fd2d03120f0_0;
L_0x7fd2d031a6e0 .part L_0x7fd2d031a560, 0, 1;
S_0x7fd2d03141e0 .scope module, "operacaoEnderecoAtualMaisUM" "ULA" 2 71, 2 258 0, S_0x7fd2d0507d80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "number1";
    .port_info 1 /INPUT 8 "number2";
    .port_info 2 /INPUT 1 "operation";
    .port_info 3 /OUTPUT 1 "operation_saida";
    .port_info 4 /OUTPUT 8 "result";
v0x7fd2d0314470_0 .net *"_ivl_0", 7 0, L_0x7fd2d031a420;  1 drivers
v0x7fd2d0314530_0 .net8 "number1", 7 0, RS_0x7fd2d0632a28;  alias, 2 drivers
L_0x7fd2d0663320 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x7fd2d03145f0_0 .net "number2", 7 0, L_0x7fd2d0663320;  1 drivers
L_0x7fd2d0663368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd2d03146a0_0 .net "operation", 0 0, L_0x7fd2d0663368;  1 drivers
v0x7fd2d0314740_0 .net8 "operation_saida", 0 0, RS_0x7fd2d0632008;  alias, 3 drivers
v0x7fd2d0314810_0 .var "result", 7 0;
E_0x7fd2d0314420 .event edge, v0x7fd2d03146a0_0;
L_0x7fd2d031a420 .arith/sub 8, RS_0x7fd2d0632a28, L_0x7fd2d0663320;
L_0x7fd2d031a4c0 .part L_0x7fd2d031a420, 0, 1;
S_0x7fd2d0314950 .scope module, "pcContador" "pc_counter" 2 47, 2 119 0, S_0x7fd2d0507d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 8 "endereco_atual";
    .port_info 2 /OUTPUT 8 "endereco";
v0x7fd2d0314b60_0 .net "clock", 0 0, v0x7fd2d0316fc0_0;  alias, 1 drivers
v0x7fd2d0314c00_0 .var "counter", 7 0;
v0x7fd2d0314ca0_0 .net8 "endereco", 7 0, RS_0x7fd2d0632a28;  alias, 2 drivers
v0x7fd2d0314d70_0 .net8 "endereco_atual", 7 0, RS_0x7fd2d0632cc8;  alias, 2 drivers
S_0x7fd2d0314e50 .scope module, "regs" "banco_registradores" 2 57, 2 220 0, S_0x7fd2d0507d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 3 "reg_endSalto";
    .port_info 2 /INPUT 3 "endereco_regd";
    .port_info 3 /INPUT 3 "endereco_reg1";
    .port_info 4 /INPUT 3 "endereco_reg2";
    .port_info 5 /INPUT 8 "dado_escrito";
    .port_info 6 /INPUT 1 "regWrite";
    .port_info 7 /OUTPUT 8 "valor_regd";
    .port_info 8 /OUTPUT 8 "valor_reg1";
    .port_info 9 /OUTPUT 8 "valor_reg2";
    .port_info 10 /OUTPUT 8 "valor_endSalto";
L_0x7fd2d0319230 .functor BUFZ 8, L_0x7fd2d0319010, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fd2d0319520 .functor BUFZ 8, L_0x7fd2d0319320, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fd2d03197c0 .functor BUFZ 8, L_0x7fd2d03195d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fd2d0319b10 .functor BUFZ 8, L_0x7fd2d0319870, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fd2d0315180_0 .net *"_ivl_0", 7 0, L_0x7fd2d0319010;  1 drivers
v0x7fd2d0315240_0 .net *"_ivl_10", 4 0, L_0x7fd2d03193c0;  1 drivers
L_0x7fd2d06631b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd2d03152e0_0 .net *"_ivl_13", 1 0, L_0x7fd2d06631b8;  1 drivers
v0x7fd2d0315390_0 .net *"_ivl_16", 7 0, L_0x7fd2d03195d0;  1 drivers
v0x7fd2d0315440_0 .net *"_ivl_18", 4 0, L_0x7fd2d03196a0;  1 drivers
v0x7fd2d0315530_0 .net *"_ivl_2", 4 0, L_0x7fd2d03190d0;  1 drivers
L_0x7fd2d0663200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd2d03155e0_0 .net *"_ivl_21", 1 0, L_0x7fd2d0663200;  1 drivers
v0x7fd2d0315690_0 .net *"_ivl_24", 7 0, L_0x7fd2d0319870;  1 drivers
v0x7fd2d0315740_0 .net *"_ivl_26", 4 0, L_0x7fd2d0319950;  1 drivers
L_0x7fd2d0663248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd2d0315850_0 .net *"_ivl_29", 1 0, L_0x7fd2d0663248;  1 drivers
L_0x7fd2d0663170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd2d0315900_0 .net *"_ivl_5", 1 0, L_0x7fd2d0663170;  1 drivers
v0x7fd2d03159b0_0 .net *"_ivl_8", 7 0, L_0x7fd2d0319320;  1 drivers
v0x7fd2d0315a60_0 .net "clock", 0 0, v0x7fd2d0316fc0_0;  alias, 1 drivers
v0x7fd2d0315b70_0 .net "dado_escrito", 7 0, v0x7fd2d0312c20_0;  alias, 1 drivers
v0x7fd2d0315c00_0 .net "endereco_reg1", 2 0, L_0x7fd2d0319ca0;  1 drivers
v0x7fd2d0315c90_0 .net "endereco_reg2", 2 0, L_0x7fd2d0319d80;  1 drivers
v0x7fd2d0315d20_0 .net "endereco_regd", 2 0, L_0x7fd2d0319c00;  1 drivers
v0x7fd2d0315eb0_0 .net "regWrite", 0 0, o0x7fd2d0633778;  alias, 0 drivers
v0x7fd2d0315f50_0 .net "reg_endSalto", 2 0, v0x7fd2d0316940_0;  alias, 1 drivers
v0x7fd2d0316000 .array "registradores", 0 7, 7 0;
v0x7fd2d03160a0_0 .net "valor_endSalto", 7 0, L_0x7fd2d0319b10;  alias, 1 drivers
v0x7fd2d0316180_0 .net "valor_reg1", 7 0, L_0x7fd2d0319520;  alias, 1 drivers
v0x7fd2d0316210_0 .net "valor_reg2", 7 0, L_0x7fd2d03197c0;  alias, 1 drivers
v0x7fd2d03162a0_0 .net "valor_regd", 7 0, L_0x7fd2d0319230;  alias, 1 drivers
L_0x7fd2d0319010 .array/port v0x7fd2d0316000, L_0x7fd2d03190d0;
L_0x7fd2d03190d0 .concat [ 3 2 0 0], L_0x7fd2d0319c00, L_0x7fd2d0663170;
L_0x7fd2d0319320 .array/port v0x7fd2d0316000, L_0x7fd2d03193c0;
L_0x7fd2d03193c0 .concat [ 3 2 0 0], L_0x7fd2d0319ca0, L_0x7fd2d06631b8;
L_0x7fd2d03195d0 .array/port v0x7fd2d0316000, L_0x7fd2d03196a0;
L_0x7fd2d03196a0 .concat [ 3 2 0 0], L_0x7fd2d0319d80, L_0x7fd2d0663200;
L_0x7fd2d0319870 .array/port v0x7fd2d0316000, L_0x7fd2d0319950;
L_0x7fd2d0319950 .concat [ 3 2 0 0], v0x7fd2d0316940_0, L_0x7fd2d0663248;
S_0x7fd2d03163f0 .scope module, "salto" "mux3Entradas" 2 55, 2 137 0, S_0x7fd2d0507d80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "comando";
    .port_info 1 /INPUT 3 "entrada1";
    .port_info 2 /INPUT 3 "entrada2";
    .port_info 3 /INPUT 3 "entrada3";
    .port_info 4 /OUTPUT 3 "saida";
v0x7fd2d03166b0_0 .net "comando", 1 0, v0x7fd2d0104ef0_0;  alias, 1 drivers
L_0x7fd2d0663098 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fd2d0316780_0 .net "entrada1", 2 0, L_0x7fd2d0663098;  1 drivers
L_0x7fd2d06630e0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fd2d0316820_0 .net "entrada2", 2 0, L_0x7fd2d06630e0;  1 drivers
L_0x7fd2d0663128 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fd2d03168b0_0 .net "entrada3", 2 0, L_0x7fd2d0663128;  1 drivers
v0x7fd2d0316940_0 .var "saida", 2 0;
E_0x7fd2d0316660 .event edge, v0x7fd2d0104ef0_0;
    .scope S_0x7fd2d0314950;
T_0 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd2d0314c00_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0x7fd2d0314950;
T_1 ;
    %wait E_0x7fd2d0104fc0;
    %load/vec4 v0x7fd2d0314d70_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fd2d0314c00_0, 0, 8;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fd2d0311560;
T_2 ;
    %wait E_0x7fd2d0104fc0;
    %load/vec4 v0x7fd2d0311b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fd2d0311930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %pushi/vec4 195, 0, 8;
    %ix/getv 3, v0x7fd2d0311930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd2d0311a70, 0, 4;
    %jmp T_2.15;
T_2.2 ;
    %pushi/vec4 152, 0, 8;
    %ix/getv 3, v0x7fd2d0311930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd2d0311a70, 0, 4;
    %jmp T_2.15;
T_2.3 ;
    %pushi/vec4 232, 0, 8;
    %ix/getv 3, v0x7fd2d0311930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd2d0311a70, 0, 4;
    %jmp T_2.15;
T_2.4 ;
    %pushi/vec4 153, 0, 8;
    %ix/getv 3, v0x7fd2d0311930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd2d0311a70, 0, 4;
    %jmp T_2.15;
T_2.5 ;
    %pushi/vec4 200, 0, 8;
    %ix/getv 3, v0x7fd2d0311930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd2d0311a70, 0, 4;
    %jmp T_2.15;
T_2.6 ;
    %pushi/vec4 153, 0, 8;
    %ix/getv 3, v0x7fd2d0311930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd2d0311a70, 0, 4;
    %jmp T_2.15;
T_2.7 ;
    %pushi/vec4 248, 0, 8;
    %ix/getv 3, v0x7fd2d0311930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd2d0311a70, 0, 4;
    %jmp T_2.15;
T_2.8 ;
    %pushi/vec4 177, 0, 8;
    %ix/getv 3, v0x7fd2d0311930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd2d0311a70, 0, 4;
    %jmp T_2.15;
T_2.9 ;
    %pushi/vec4 40, 0, 8;
    %ix/getv 3, v0x7fd2d0311930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd2d0311a70, 0, 4;
    %jmp T_2.15;
T_2.10 ;
    %pushi/vec4 46, 0, 8;
    %ix/getv 3, v0x7fd2d0311930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd2d0311a70, 0, 4;
    %jmp T_2.15;
T_2.11 ;
    %pushi/vec4 174, 0, 8;
    %ix/getv 3, v0x7fd2d0311930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd2d0311a70, 0, 4;
    %jmp T_2.15;
T_2.12 ;
    %pushi/vec4 250, 0, 8;
    %ix/getv 3, v0x7fd2d0311930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd2d0311a70, 0, 4;
    %jmp T_2.15;
T_2.13 ;
    %pushi/vec4 195, 0, 8;
    %ix/getv 3, v0x7fd2d0311930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd2d0311a70, 0, 4;
    %jmp T_2.15;
T_2.15 ;
    %pop/vec4 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fd2d07041a0;
T_3 ;
    %wait E_0x7fd2d0104fc0;
    %load/vec4 v0x7fd2d03102c0_0;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/z;
    %jmp/1 T_3.0, 4;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/z;
    %jmp/1 T_3.1, 4;
    %dup/vec4;
    %pushi/vec4 0, 3, 4;
    %cmp/z;
    %jmp/1 T_3.2, 4;
    %dup/vec4;
    %pushi/vec4 8, 3, 4;
    %cmp/z;
    %jmp/1 T_3.3, 4;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/z;
    %jmp/1 T_3.4, 4;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/z;
    %jmp/1 T_3.5, 4;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd2d03044b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0107490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0310350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd2d0310470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0304420_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd2d0104ef0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd2d03103e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd2d0310470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0104dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0310230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd2d0104d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0107520_0, 0, 1;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d03044b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd2d0107490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd2d0310350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0310470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0304420_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd2d0104ef0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d03103e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0310470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0104dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0310230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd2d0104d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0107520_0, 0, 1;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d03044b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0107490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0310350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0310470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0304420_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fd2d0104ef0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd2d03103e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0310470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd2d0104dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0310230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd2d0104d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0107520_0, 0, 1;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d03044b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0107490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd2d0310350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd2d0310470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0304420_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd2d0104ef0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d03103e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd2d0310470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0104dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd2d0310230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd2d0104d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0107520_0, 0, 1;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d03044b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0107490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0310350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0310470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd2d0304420_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd2d0104ef0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd2d03103e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0310470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0104dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0310230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd2d0104d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0107520_0, 0, 1;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d03044b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0107490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0310350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0310470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0304420_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd2d0104ef0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d03103e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0310470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0104dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0310230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0104d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd2d0107520_0, 0, 1;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fd2d03163f0;
T_4 ;
    %wait E_0x7fd2d0316660;
    %load/vec4 v0x7fd2d03166b0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7fd2d0316780_0;
    %store/vec4 v0x7fd2d0316940_0, 0, 3;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fd2d03166b0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x7fd2d0316820_0;
    %store/vec4 v0x7fd2d0316940_0, 0, 3;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7fd2d03166b0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x7fd2d03168b0_0;
    %store/vec4 v0x7fd2d0316940_0, 0, 3;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fd2d0314e50;
T_5 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd2d0316000, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd2d0316000, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x7fd2d0314e50;
T_6 ;
    %wait E_0x7fd2d0104fc0;
    %load/vec4 v0x7fd2d0315eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fd2d0315b70_0;
    %load/vec4 v0x7fd2d0315d20_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd2d0316000, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fd2d0312d20;
T_7 ;
    %wait E_0x7fd2d0312fc0;
    %load/vec4 v0x7fd2d0313010_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x7fd2d03130d0_0;
    %store/vec4 v0x7fd2d0313210_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fd2d0313160_0;
    %store/vec4 v0x7fd2d0313210_0, 0, 8;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fd2d0313300;
T_8 ;
    %wait E_0x7fd2d0313570;
    %load/vec4 v0x7fd2d03137f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x7fd2d0313680_0;
    %load/vec4 v0x7fd2d0313760_0;
    %add;
    %store/vec4 v0x7fd2d0313970_0, 0, 8;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fd2d0313680_0;
    %load/vec4 v0x7fd2d0313760_0;
    %sub;
    %store/vec4 v0x7fd2d0313970_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fd2d0310650;
T_9 ;
    %wait E_0x7fd2d0104fc0;
    %load/vec4 v0x7fd2d0310d30_0;
    %load/vec4 v0x7fd2d0310e70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %ix/getv 4, v0x7fd2d0310ba0_0;
    %load/vec4a v0x7fd2d0310dd0, 4;
    %assign/vec4 v0x7fd2d0310ae0_0, 0;
T_9.0 ;
    %load/vec4 v0x7fd2d0310c50_0;
    %load/vec4 v0x7fd2d0310e70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7fd2d0310a30_0;
    %ix/getv 3, v0x7fd2d0310ba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd2d0310dd0, 0, 4;
T_9.2 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fd2d0310650;
T_10 ;
    %wait E_0x7fd2d0310920;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fd2d0312780;
T_11 ;
    %wait E_0x7fd2d03129a0;
    %load/vec4 v0x7fd2d03129f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x7fd2d0312ab0_0;
    %store/vec4 v0x7fd2d0312c20_0, 0, 8;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fd2d0312b50_0;
    %store/vec4 v0x7fd2d0312c20_0, 0, 8;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fd2d0311c40;
T_12 ;
    %wait E_0x7fd2d0311e60;
    %load/vec4 v0x7fd2d0311eb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x7fd2d0311f70_0;
    %store/vec4 v0x7fd2d03120f0_0, 0, 8;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fd2d0312020_0;
    %store/vec4 v0x7fd2d03120f0_0, 0, 8;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fd2d03141e0;
T_13 ;
    %wait E_0x7fd2d0314420;
    %load/vec4 v0x7fd2d03146a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x7fd2d0314530_0;
    %load/vec4 v0x7fd2d03145f0_0;
    %add;
    %store/vec4 v0x7fd2d0314810_0, 0, 8;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fd2d0314530_0;
    %load/vec4 v0x7fd2d03145f0_0;
    %sub;
    %store/vec4 v0x7fd2d0314810_0, 0, 8;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fd2d0313a80;
T_14 ;
    %wait E_0x7fd2d0313cc0;
    %load/vec4 v0x7fd2d0313f60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x7fd2d0313dd0_0;
    %load/vec4 v0x7fd2d0313e90_0;
    %add;
    %store/vec4 v0x7fd2d0314100_0, 0, 8;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7fd2d0313dd0_0;
    %load/vec4 v0x7fd2d0313e90_0;
    %sub;
    %store/vec4 v0x7fd2d0314100_0, 0, 8;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fd2d03121e0;
T_15 ;
    %wait E_0x7fd2d0312400;
    %load/vec4 v0x7fd2d0312450_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x7fd2d0312500_0;
    %store/vec4 v0x7fd2d0312670_0, 0, 8;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fd2d03125b0_0;
    %store/vec4 v0x7fd2d0312670_0, 0, 8;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fd2d0507d80;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2d0316fc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd2d0314c00_0, 0, 8;
    %end;
    .thread T_16;
    .scope S_0x7fd2d0507d80;
T_17 ;
    %delay 1, 0;
    %load/vec4 v0x7fd2d0316fc0_0;
    %inv;
    %store/vec4 v0x7fd2d0316fc0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fd2d0507d80;
T_18 ;
T_18.0 ;
    %vpi_call 2 27 "$display", "Status do processador" {0 0 0};
    %vpi_call 2 28 "$display", "PC=%d", v0x7fd2d0317550_0 {0 0 0};
    %vpi_call 2 29 "$display", "PC-1=%d", v0x7fd2d0317480_0 {0 0 0};
    %vpi_call 2 30 "$display", "Clock = %d", v0x7fd2d0316fc0_0 {0 0 0};
    %vpi_call 2 31 "$display", "Estagio : %d", v0x7fd2d0314c00_0 {0 0 0};
    %vpi_call 2 32 "$display", "Memoria 1: %d", v0x7fd2d0318740_0 {0 0 0};
    %vpi_call 2 33 "$display", "Memoria 2: %d", v0x7fd2d0318850_0 {0 0 0};
    %vpi_call 2 34 "$display", "Instru\303\247\303\243o processada: %d", v0x7fd2d0317050_0 {0 0 0};
    %vpi_call 2 35 "$display", "-------------------------------------------------" {0 0 0};
    %delay 1, 0;
    %jmp T_18.0;
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "projeto.v";
