v1
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,ddlctrlr:inst|$00002,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,PLL0:inst44|altpll:altpll_component|_clk1,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,PLL0:inst44|altpll:altpll_component|_clk2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,PLL0:inst44|altpll:altpll_component|_clk3,foCLK,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,PLL0:inst44|altpll:altpll_component|_clk3,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,PLL0:inst44|altpll:altpll_component|_clk4,Dual-Regional Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DDL_SOFT_RESET_MODULE:inst7|TTC_RESETn_int,inst11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DDL_SOFT_RESET_MODULE:inst7|TTC_RESETn_int,inst18,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,DDL_SOFT_RESET_MODULE:inst7|TTC_RESETn_int,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst85,TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst85,TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst85,TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst85,TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst85,TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst85,TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst85,TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst85,TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst85,TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst85,TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst85,TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst85,TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst85,TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst85,TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst85,TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst85,TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst85,TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst85,TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst85,TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst85,TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst85,TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst85,TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst85,TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst85,TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst85,TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst85,TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst85,TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst85,TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst85,TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst85,TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst85,TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst85,TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[13],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,inst85,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|FE_REG[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|FE_REG[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|FE_REG[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|FE_REG[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|FE_REG[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|FE_REG[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|FE_REG[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|FE_REG[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|FE_REG[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|ID_CODE[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|ID_CODE[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|ANALOG_READOUT_SR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|ZERO_SUPP_MEMO,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|ID_CODE[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|ID_CODE[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|RCB_STATUS[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|RCB_STATUS[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|RCB_END_LOOP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|FE_REG[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|FE_REG[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|FE_REG[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|FE_REG[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|FE_REG[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|FE_REG[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|FE_REG[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|FE_REG[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|DDL_SOFT_BUSY_RESET,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|RCB_STATUS[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|RCB_STATUS[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|WAIT_FOR_CLEAR_BUSY,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|BLOCK_READ_WAIT3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|READ_PULSE_fbTEN,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|ZERO_SUPP_ON_6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|ZERO_SUPP_ON_10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|SEG_SEL_ANTONIO_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|END_LOOP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|ZERO_SUPP_ON_3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|READ_EOB1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|SEG_SEL_ANTONIO_2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|CHECK_ANALOG_READOUT,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|BLOCK_READ_END,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|ZERO_SUPP_ON_11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|ZERO_SUPP_ON_7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|ZERO_SUPP_ON_4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|END_ALL,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|ZERO_SUPP_ON_8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|READ_WAITFORHEADER,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|READ_DATA_STATE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|SEND_LAST_SEGMENT_WORD_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|STRD_WAIT_STATE2a,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|ZERO_SUPP_ON_5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|SEND_LAST_SEGMENT_WORD_2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|RCB_STATUS_LOOP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|READ_SEQ_ERROR_FLAG,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|BLOCK_READ_START,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|BLOCK_READ_WAIT1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|TTC_RESET_STATE2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|BLOCK_EOBTR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|BUSY_RESET_STATE3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|BUSY_RESET_STATE4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|SET_L1A_LATENCY_STATE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|STRD_DIR_WAIT,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|TTC_RESET_STATE1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|TTC_RESET_STATE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|BUSY_RESET_STATE2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|BUSY_RESET_STATE1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|SEG_SEL_ANTONIO,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|READ_EOB,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|READ_HEADER_START,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|ZERO_SUPP_ON_9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|ZERO_SUPP_ON_2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|ZERO_SUPP_ON_12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|ZERO_SUPP_ON_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|READ_DATA_TRANSFER,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|ENA_L2LOOP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|READ_L2A_WAITING,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|CONFIG_REG[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|CONFIG_REG[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|CONFIG_REG[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|CONFIG_REG[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|BLOCK_READ_WAIT2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|READ_DIR_WAIT,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|READ_BEN_WAIT,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|IDLE_RCB,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|BLOCK_WRITE_END,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|WAIT_STATE1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|READ_WAIT_FOR_EOBTR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|SET_L0_DELAY_STATE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|CLEAR_BUSY_STATE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|READ_PEDLOOP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|BLOCK_READ_STATE1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|BLOCK_WRITE_START,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|BLOCK_WRITE_FIFO,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|FE_REG[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|FE_REG[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|FE_REG[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|STRD_WAIT_STATE2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|STATE_CHANGE2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|FE_REG[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|FE_REG[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|DATA_CONF,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|FE_REG[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|FE_REG[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|FE_REG[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|LOCAL_START,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|LOC_DATA_LOOP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|SEG_SEL_SR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|ZERO_SUPP_ON_SR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|CLMN_READ_END,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|READ_STATUS,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|FE_REG[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|LOOP_DATA,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|LOOP_DATA_2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|OPEN_DATA_2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|OPEN_DATA_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|CLMN_READ_STATUS_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|CLMN_READ_STATUS_2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|CLMN_READ_STATUS,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|STATUS_READ2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|STATUS_READ1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|DATA_CONF2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|DATA_CONF1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|FE_REG[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|SEL_SEG_1b,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|SEL_SEG_1a,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|SEL_SEG_1c,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|DATA_WR2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|DATA_WR1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|DATA_WR3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|DATA_LOOP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|DATA_LOOP_END,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|STATEWR_2A,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|STATEWR_2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|STATEWR_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|LOC_ZERO_SUPP_ON_2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|LOC_ZERO_SUPP_ON_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|LOC_ZERO_SUPP_ON_3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|BLOCK_WRITE_LOOP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|END_SEL_SEG,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|SEND_END1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|LOC_ZERO_SUPP_ON_7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|SEL_SEG_1e,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|SEL_SEG_1d,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|SEL_FUNCTION,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|SEL_COLUMN,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|IDLE_LOCAL,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|DATA_CONF3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|STATEWR_2B,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|STATE_CHANGE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|SEND_END,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|STATE_CHANGE1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|LOC_ZERO_SUPP_ON_4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|LOC_ZERO_SUPP_ON_5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|LOC_ZERO_SUPP_ON_6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst64,ddlctrlr:inst|LOOP_DATA_1,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,inst64,Off,
GLOBAL_SIGNAL_MSG_SOURCE_NAME_MAY_CHANGE,inst21~2,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst21~2,DDL_SOFT_RESET_MODULE:inst7|IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst21~2,DDL_SOFT_RESET_MODULE:inst7|FINAL_STATE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst21~2,DDL_SOFT_RESET_MODULE:inst7|LOAD_TTC_RESET_LENGHT_REG,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst21~2,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_LENGHT_REG[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst21~2,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_LENGHT_REG[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst21~2,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_LENGHT_REG[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst21~2,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_LENGHT_REG[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst21~2,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_LENGHT_REG[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst21~2,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_LENGHT_REG[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst21~2,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_LENGHT_REG[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst21~2,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_LENGHT_REG[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst21~2,DDL_SOFT_RESET_MODULE:inst7|LOAD_TTC_RESET_LENGHT_REG1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst21~2,DDL_SOFT_RESET_MODULE:inst7|WELL_STATE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst21~2,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_STATE,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,inst21~2,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2r_HEADER_2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2a_WORD3_WAIT,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2a_WORD7_WAIT,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_DISCRIMINATION,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2a_WORD5_WAIT,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2a_WORD4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,header:inst15|HEADER_WRD5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2a_WORD8_WAIT,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2a_WORD2_WAIT,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2a_WORD6_WAIT,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|IDLE_DECODER,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2a_WORD3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2a_WORD7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2a_WORD4_WAIT,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2a_SEND_1a,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|SEND_L2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2a_WORD5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L1_HEADER,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,header:inst15|HEADER_WRD3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,header:inst15|HEADER_WRD6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2a_WORD8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2a_WORD2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2a_WORD6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,header:inst15|NOSTRA_WRD4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,header:inst15|HEADER_WRD9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,L0_DELAY:inst68|END_STATE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2a_SEND_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2r_HEADER_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2a_HEADER,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L0_FLAG,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|IDLE_SEQ_CONTROLLER~0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|IDLE_SEQ_CONTROLLER~2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|IDLE_SEQ_CONTROLLER~1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L0_MISSING,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L1_TIME_VIOLATION,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_2_LOW[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|BUNCH_CROSSING[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_B[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_2_LOW[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|BUNCH_CROSSING[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_B[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_2_LOW[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|BUNCH_CROSSING[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,header:inst15|NOSTRA_WRD0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_B[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_2_LOW[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|BUNCH_CROSSING[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_B[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_2_LOW[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|BUNCH_CROSSING[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_C[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_2_LOW[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|BUNCH_CROSSING[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_C[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_2_LOW[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|BUNCH_CROSSING[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_B[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_B[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_2_LOW[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|BUNCH_CROSSING[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_B[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_2_LOW[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|BUNCH_CROSSING[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_B[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_2_LOW[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|BUNCH_CROSSING[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_B[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_D[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_2_LOW[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|BUNCH_CROSSING[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_C[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_C[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_C[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_C[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_C[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_C[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_C[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|SEQ_ERROR_FLAG,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_B[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_D[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_2_LOW[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|BUNCH_CROSSING[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_C[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_2_HIGH[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_C[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_2_HIGH[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_C[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2a_SEND_2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2a_SEND_3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_2_HIGH[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L1_TRIG_MESSAGE[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_D[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_A[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_2_HIGH[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L1_TRIG_MESSAGE[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_D[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_A[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_2_HIGH[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L1_TRIG_MESSAGE[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_D[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_A[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_2_HIGH[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,header:inst15|HEADER_WRD1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L1_TRIG_MESSAGE[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_D[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_2_HIGH[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L1_TRIG_MESSAGE[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_D[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_2_HIGH[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L1_TRIG_MESSAGE[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_D[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_A[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_2_HIGH[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L1_TRIG_MESSAGE[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_D[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_2_HIGH[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L1_TRIG_MESSAGE[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_D[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,header:inst15|NOSTRA_WRD3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,header:inst15|NOSTRA_WRD2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,header:inst15|HEADER_END,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,header:inst15|IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,header:inst15|HEADER_WRD0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,L0_DELAY:inst68|IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,L0_TO_COLUMN_GEN:inst74|FINAL_STATE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_D[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_2_HIGH[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_B[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,header:inst15|NOSTRA_WRD1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|ERROR_BIT_13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,header:inst15|HEADER_WRD4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,header:inst15|HEADER_WRD7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_D[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,header:inst15|HEADER_WRD2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|EVENT_ID_2_HIGH[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,header:inst15|HEADER_WRD8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_B[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2r_FLAG,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2_WAITING,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2_TIMEOUT_VIOLATION,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L1_MISSING,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L0_L1_MISSING~1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L0_L1_MISSING~0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2a_FLAG,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L1_FLAG,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L1_WAITING,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|ERROR_BIT_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|ERROR_BIT_0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|ERROR_BIT_9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|ERROR_BIT_10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2_MISSING_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,alt_remote:inst3|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component|dffe6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,alt_remote:inst3|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component|dffe7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,alt_remote:inst3|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component|dffe5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,L0_TO_COLUMN_GEN:inst74|WAIT_STATE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,L0_TO_COLUMN_GEN:inst74|IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,L0_DELAY:inst68|L0_OUT,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,L0_TO_COLUMN_GEN:inst74|FINAL_STATE_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2r_SEND_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L1_TIMEOUT_REJECT_2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L1_TIMEOUT_REJECT_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2r_SEND_2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2r_SEND_3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2r_SEND_2a,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2_MISSING_3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2r_SEND_4a,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2_MISSING_2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,TTC_COMMUNICATION:inst13|L2r_SEND_3a,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,alt_remote:inst3|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component|dffe18,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,alt_remote:inst3|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component|dffe19a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,alt_remote:inst3|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component|dffe19a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,alt_remote:inst3|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component|dffe19a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,alt_remote:inst3|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component|dffe10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,alt_remote:inst3|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component|dffe9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,alt_remote:inst3|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component|dffe8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,L0_TO_COLUMN_GEN:inst74|L0_UP_2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,inst20,L0_TO_COLUMN_GEN:inst74|L0_UP_1,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,inst20,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,ddlctrlr:inst|FIFO_CLK,Global Clock,
GLOBAL_SIGNAL_MSG_SOURCE_NAME_MAY_CHANGE,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_COUNTER[26]~0,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_COUNTER[26]~0,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,inst63,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,inst63,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|FINAL_STATE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|LOAD_TTC_RESET_LENGHT_REG,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_COUNTER[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_COUNTER[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_COUNTER[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_COUNTER[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_COUNTER[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_COUNTER[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_COUNTER[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_COUNTER[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_COUNTER[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_COUNTER[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_COUNTER[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_COUNTER[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_COUNTER[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_COUNTER[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_COUNTER[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_COUNTER[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_COUNTER[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_COUNTER[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_COUNTER[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_COUNTER[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_COUNTER[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_COUNTER[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_COUNTER[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_COUNTER[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_COUNTER[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_COUNTER[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_COUNTER[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_LENGHT_REG[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_LENGHT_REG[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_LENGHT_REG[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_LENGHT_REG[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_LENGHT_REG[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_LENGHT_REG[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_LENGHT_REG[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_LENGHT_REG[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|LOAD_TTC_RESET_LENGHT_REG1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|WELL_STATE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_STATE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,inst60,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,Generatore_Clock:inst19|inst60,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,CLK40DES1,Global Clock,
RAM_PACKING,0,M4K,4,4,SimpleDual,0,2,11110010,ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|q_b[13],
RAM_PACKING,0,M4K,4,4,SimpleDual,0,3,11110010,ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|q_b[12],
RAM_PACKING,0,M4K,4,4,SimpleDual,0,1,11110010,ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|q_b[14],
RAM_PACKING,0,M4K,4,4,SimpleDual,0,0,11110010,ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|q_b[16],
RAM_PACKING,1,M4K,4,4,SimpleDual,0,3,11110010,ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|q_b[15],
RAM_PACKING,1,M4K,4,4,SimpleDual,0,1,11110010,ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|q_b[20],
RAM_PACKING,1,M4K,4,4,SimpleDual,0,2,11110010,ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|q_b[21],
RAM_PACKING,1,M4K,4,4,SimpleDual,0,0,11110010,ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|q_b[17],
RAM_PACKING,2,M4K,4,4,SimpleDual,0,0,11110010,ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|q_b[19],
RAM_PACKING,2,M4K,4,4,SimpleDual,0,3,11110010,ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|q_b[18],
RAM_PACKING,2,M4K,4,4,SimpleDual,0,2,11110010,ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|q_b[31],
RAM_PACKING,2,M4K,4,4,SimpleDual,0,1,11110010,ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|q_b[30],
RAM_PACKING,3,M4K,4,4,SimpleDual,0,2,11110010,ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|q_b[29],
RAM_PACKING,3,M4K,4,4,SimpleDual,0,1,11110010,ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|q_b[28],
RAM_PACKING,3,M4K,4,4,SimpleDual,0,0,11110010,ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|q_b[27],
RAM_PACKING,3,M4K,4,4,SimpleDual,0,3,11110010,ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|q_b[26],
RAM_PACKING,4,M4K,4,4,SimpleDual,0,3,11110010,ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|q_b[25],
RAM_PACKING,4,M4K,4,4,SimpleDual,0,0,11110010,ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|q_b[24],
RAM_PACKING,4,M4K,4,4,SimpleDual,0,1,11110010,ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|q_b[23],
RAM_PACKING,4,M4K,4,4,SimpleDual,0,2,11110010,ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|q_b[22],
RAM_PACKING,5,M4K,4,4,SimpleDual,0,1,11110010,ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|q_b[11],
RAM_PACKING,5,M4K,4,4,SimpleDual,0,0,11110010,ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|q_b[10],
RAM_PACKING,5,M4K,4,4,SimpleDual,0,2,11110010,ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|q_b[9],
RAM_PACKING,5,M4K,4,4,SimpleDual,0,3,11110010,ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|q_b[8],
RAM_PACKING,6,M4K,4,4,SimpleDual,0,3,11110010,ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|q_b[7],
RAM_PACKING,6,M4K,4,4,SimpleDual,0,1,11110010,ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|q_b[6],
RAM_PACKING,6,M4K,4,4,SimpleDual,0,2,11110010,ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|q_b[5],
RAM_PACKING,6,M4K,4,4,SimpleDual,0,0,11110010,ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|q_b[4],
RAM_PACKING,7,M4K,4,4,SimpleDual,0,1,11110010,ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|q_b[3],
RAM_PACKING,7,M4K,4,4,SimpleDual,0,2,11110010,ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|q_b[2],
RAM_PACKING,7,M4K,4,4,SimpleDual,0,0,11110010,ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|q_b[1],
RAM_PACKING,7,M4K,4,4,SimpleDual,0,3,11110010,ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|q_b[0],
IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,INAPPLICABLE,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,No Global Signal assignments found.,,I/O,,
IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,INAPPLICABLE,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_UNAVAILABLE_LOC,PASS,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_OCT_VALUE,INAPPLICABLE,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,INAPPLICABLE,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,No PCI I/O assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OCT_VALUE,INAPPLICABLE,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,INAPPLICABLE,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,No PCI I/O assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,PASS,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,INAPPLICABLE,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,No Current Strength or Termination assignments found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_REG_AND_SERDES_NOT_USED_AT_SAME_XY_LOC,INAPPLICABLE,IO_000032,I/O Properties Checks for Multiple I/Os,I/O registers and SERDES should not be used at the same XY location.,Critical,No I/O Registers or Differential I/O Standard assignments found.,,I/O,,
IO_RULES,CURRENT_DENSITY_FOR_CONSECUTIVE_IO_NOT_EXCEED_CURRENT_VALUE,PASS,IO_000033,Electromigration Checks,Current density for consecutive I/Os should not exceed 250mA for row I/Os and 250mA for column I/Os.,Critical,0 such failures found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,INAPPLICABLE,IO_000034,SI Related Distance Checks,Single-ended outputs should be 1 LAB row(s) away from a differential I/O.,High,No Differential I/O Standard assignments found.,,I/O,,
IO_RULES,SINGLE_ENDED_IO_AND_DIFF_IO_NOT_COEXIST_IN_PLL_OUTPUT_IO_BANK,INAPPLICABLE,IO_000037,SI Related Distance Checks,Single-ended I/O and differential I/O should not coexist in a PLL output I/O bank.,High,No Differential I/O Standard assignments found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_AND_LVDS_NOT_COEXIST_IN_IO_BANK,INAPPLICABLE,IO_000038,SI Related SSO Limit Checks,Single-ended outputs and High-speed LVDS should not coexist in an I/O bank.,High,No High-speed LVDS found.,,I/O,,
IO_RULES,MAX_20_OUTPUTS_ALLOWED_IN_VREFGROUP,INAPPLICABLE,IO_000042,SI Related SSO Limit Checks,No more than 20 outputs are allowed in a VREF group when VREF is being read from.,High,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,TOTAL_DRIVE_STRENGTH_FOR_SINGLE_ENDED_OUTPUTS_IN_DPA_NOT_EXCEED_CURRENT_VALUE,INAPPLICABLE,IO_000040,SI Related SSO Limit Checks,The total drive strength of single ended outputs in a DPA bank should not exceed 120mA.,High,No DPA found.,,I/O,,
IO_RULES_MATRIX,Pin/Rules,IO_000001;IO_000002;IO_000003;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000009;IO_000010;IO_000011;IO_000012;IO_000013;IO_000014;IO_000015;IO_000018;IO_000019;IO_000020;IO_000021;IO_000022;IO_000023;IO_000024;IO_000026;IO_000027;IO_000032;IO_000033;IO_000034;IO_000037;IO_000038;IO_000042;IO_000040,
IO_RULES_MATRIX,Total Pass,137;0;137;0;0;144;137;0;144;144;0;0;0;0;0;0;0;0;0;0;5;0;0;0;0;144;0;0;0;0;0,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Inapplicable,7;144;7;144;144;0;7;144;0;0;144;144;144;144;144;144;144;144;144;144;139;144;144;144;144;0;144;144;144;144;144,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,DATABUS_ADD[12],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DATABUS_ADD[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DATABUS_ADD[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DATABUS_ADD[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DATABUS_ADD[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbCTRLn,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbTENn,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbD[31],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbD[30],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbD[29],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbD[28],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbD[27],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbD[26],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbD[25],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbD[24],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbD[23],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbD[22],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbD[21],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbD[20],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbD[19],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbD[18],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbD[17],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbD[16],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbD[15],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbD[14],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbD[13],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbD[12],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbD[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbD[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbD[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbD[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbD[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbD[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbD[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbD[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbD[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbD[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbD[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fbD[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SEG_CLOCK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,foCLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LOC_CSn,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SEG_TRIG,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,BUSY,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SPARE_LVDS,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,G_SPARE1,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,G_SPARE2,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,TRIG_LED,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ACCESS_LED,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,foBSYn,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LOC_Rn/W,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Aout,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Bout,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Cout,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Dout,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,RESETn_to_TTCRX,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,RESETn_to_SEGMENT,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DATABUS_ADD[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DATABUS_ADD[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DATABUS_ADD[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DATABUS_ADD[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DATABUS_ADD[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DATABUS_ADD[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DATABUS_ADD[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DATABUS_ADD[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pgm_out[2],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pgm_out[1],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pgm_out[0],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,BCNTRES,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,EVCNTHStr,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,EVCNTLStr,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDA,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SCL,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,EVCNTRES,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,CLK_L1A,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,BRCSTSTR2,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,L1_EXT,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,G_BUSY,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DBLERRStr,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SINERRStr,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,CLK40DES2,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,BRCSTSTR1,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,CLK40DES1_1,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,CLK40DES1_2,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,CLK40DES1_3,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,CLK40DES2_1,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SPARE1_TTL,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SPARE2_TTL,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,IN_RESETn_from_TTCRX,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,BRCST[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,BRCST[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,BRCST[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,BRCST[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,BRCST[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,BRCST[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,L0_EXT_NIM,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,L2_EXT,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,EXT_RESET,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,CLK40DES1,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,CLK40,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,TTC_READY,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fiBENn,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,param[0],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,read_param,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,param[2],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,param[1],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fiLFn,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fiDIR,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,L0_EXT_LVDS,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SA[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SA[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DQ[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DQ[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DQ[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,D_Str,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DQ[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SA[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SA[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,L1A,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SA[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,D[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,D[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SA[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,D[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,D[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,D[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,D[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,D[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SA[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SA[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,D[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,BCNT[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,BCNTSTR,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,BCNT[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,BCNT[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,BCNT[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,BCNT[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,BCNT[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,BCNT[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,BCNT[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,BCNT[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,BCNT[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,BCNT[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_MATRIX,BCNT[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable,
IO_RULES_SUMMARY,Total I/O Rules,31,
IO_RULES_SUMMARY,Number of I/O Rules Passed,8,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,23,
