{"vcs1":{"timestamp_begin":1729939764.372832747, "rt":1.69, "ut":0.36, "st":0.29}}
{"vcselab":{"timestamp_begin":1729939766.158492157, "rt":1.60, "ut":0.26, "st":0.18}}
{"link":{"timestamp_begin":1729939767.844300814, "rt":0.37, "ut":0.14, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729939763.651294552}
{"VCS_COMP_START_TIME": 1729939763.651294552}
{"VCS_COMP_END_TIME": 1729939769.675639501}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329940}}
{"stitch_vcselab": {"peak_mem": 215152}}
