// Seed: 3608768223
module module_0 (
    input wand id_0,
    input tri0 id_1,
    input tri1 id_2,
    output wire id_3,
    output tri1 id_4,
    output tri0 id_5,
    output supply0 id_6,
    input supply1 id_7,
    output supply1 id_8,
    output supply1 id_9,
    input wand id_10,
    input wire id_11
);
  wire  id_13;
  uwire id_14 = id_2;
  id_15(
      1, id_7 < 1
  );
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    input wand id_2,
    output tri1 id_3,
    input wor id_4,
    input wand id_5,
    output tri id_6,
    input tri1 id_7
);
  assign id_6 = 1;
  module_0(
      id_2, id_5, id_5, id_0, id_6, id_6, id_6, id_5, id_3, id_3, id_4, id_7
  );
endmodule
