Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Aug  1 20:28:36 2025
| Host         : DESKTOP-E57T4BO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/sha384Accel_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : xa7s6-cpga196
| Speed File   : -2I  PRODUCTION 1.16 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  521         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (132)
6. checking no_output_delay (389)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (132)
--------------------------------
 There are 132 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (389)
---------------------------------
 There are 389 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.774        0.000                      0                11201        0.096        0.000                      0                11201        3.870        0.000                       0                  4027  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.774        0.000                      0                11201        0.096        0.000                      0                11201        3.870        0.000                       0                  4027  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.252ns  (logic 4.065ns (49.259%)  route 4.187ns (50.741%))
  Logic Levels:           33  (CARRY4=31 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y25         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg_reg/Q
                         net (fo=7, routed)           0.384     1.550    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.105     1.655 f  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[0]_i_4/O
                         net (fo=132, routed)         3.795     5.450    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/ap_loop_init
    SLICE_X34Y1          LUT2 (Prop_lut2_I1_O)        0.105     5.555 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[4]_i_2/O
                         net (fo=1, routed)           0.000     5.555    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[4]_i_2_n_3
    SLICE_X34Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.869 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.869    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[4]_i_1_n_3
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.969 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.969    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[8]_i_1_n_3
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.069 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.069    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[12]_i_1_n_3
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.169 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.169    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[16]_i_1_n_3
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.269 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.269    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[20]_i_1_n_3
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.369 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.369    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[24]_i_1_n_3
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.469 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.469    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[28]_i_1_n_3
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.569 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.569    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[32]_i_1_n_3
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.669 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.669    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[36]_i_1_n_3
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.769 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.769    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[40]_i_1_n_3
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.869 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.869    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[44]_i_1_n_3
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.969 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.969    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[48]_i_1_n_3
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.069 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[52]_i_1_n_3
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.169 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[56]_i_1_n_3
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.269 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[60]_i_1_n_3
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.369 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.369    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[64]_i_1_n_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.469 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.469    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[68]_i_1_n_3
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.569 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.569    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[72]_i_1_n_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.669 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.669    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[76]_i_1_n_3
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.769 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.769    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[80]_i_1_n_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.869 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.869    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[84]_i_1_n_3
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.969 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.969    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[88]_i_1_n_3
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.069 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.069    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[92]_i_1_n_3
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.169 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.177    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[96]_i_1_n_3
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.277 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.277    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[100]_i_1_n_3
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.377 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[104]_i_1_n_3
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.477 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.477    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[108]_i_1_n_3
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.577 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.577    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[112]_i_1_n_3
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.677 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.677    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[116]_i_1_n_3
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.777 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.777    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[120]_i_1_n_3
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.039 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[124]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.039    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U_n_134
    SLICE_X34Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.748    10.748    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ap_clk
    SLICE_X34Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[127]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X34Y31         FDRE (Setup_fdre_C_D)        0.101    10.813    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[127]
  -------------------------------------------------------------------
                         required time                         10.813    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  1.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_4_reg_342_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add5625_fu_114_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.333%)  route 0.051ns (21.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.390     0.390    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/ap_clk
    SLICE_X11Y4          FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_4_reg_342_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_4_reg_342_reg[21]/Q
                         net (fo=1, routed)           0.051     0.583    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/thr_add5625_fu_114_reg[63]_0[21]
    SLICE_X10Y4          LUT4 (Prop_lut4_I3_O)        0.045     0.628 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/thr_add5625_fu_114[21]_i_1/O
                         net (fo=1, routed)           0.000     0.628    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U_n_175
    SLICE_X10Y4          FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add5625_fu_114_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.411     0.411    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/ap_clk
    SLICE_X10Y4          FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add5625_fu_114_reg[21]/C
                         clock pessimism              0.000     0.411    
    SLICE_X10Y4          FDRE (Hold_fdre_C_D)         0.121     0.532    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add5625_fu_114_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y1   bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_U/ram_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X28Y20  bd_0_i/hls_inst/inst/buffer_10_U/ram_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X28Y20  bd_0_i/hls_inst/inst/buffer_10_U/ram_reg_0_31_0_0/DP/CLK



