{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697731401626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697731401632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 21:33:21 2023 " "Processing started: Thu Oct 19 21:33:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697731401632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697731401632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off External_connection -c External_connection " "Command: quartus_map --read_settings_files=on --write_settings_files=off External_connection -c External_connection" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697731401632 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697731401924 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697731401924 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BURST_SIZE burst_size master_out_port.sv(1) " "Verilog HDL Declaration information at master_out_port.sv(1): object \"BURST_SIZE\" differs only in case from object \"burst_size\" in the same scope" {  } { { "../System Bus design/Serial-Bus/Source Code/Master/master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_out_port.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697731410626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_req BUS_REQ master_out_port.sv(45) " "Verilog HDL Declaration information at master_out_port.sv(45): object \"bus_req\" differs only in case from object \"BUS_REQ\" in the same scope" {  } { { "../System Bus design/Serial-Bus/Source Code/Master/master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_out_port.sv" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697731410626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/academics/sem7/ads/system bus design/serial-bus/source code/master/master_out_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file /academics/sem7/ads/system bus design/serial-bus/source code/master/master_out_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_out_port " "Found entity 1: master_out_port" {  } { { "../System Bus design/Serial-Bus/Source Code/Master/master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_out_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697731410626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697731410626 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "master_in_port.sv(61) " "Verilog HDL information at master_in_port.sv(61): always construct contains both blocking and non-blocking assignments" {  } { { "../System Bus design/Serial-Bus/Source Code/Master/master_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_in_port.sv" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697731410626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BURST_SIZE burst_size master_in_port.sv(21) " "Verilog HDL Declaration information at master_in_port.sv(21): object \"BURST_SIZE\" differs only in case from object \"burst_size\" in the same scope" {  } { { "../System Bus design/Serial-Bus/Source Code/Master/master_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_in_port.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697731410626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/academics/sem7/ads/system bus design/serial-bus/source code/master/master_in_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file /academics/sem7/ads/system bus design/serial-bus/source code/master/master_in_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_in_port " "Found entity 1: master_in_port" {  } { { "../System Bus design/Serial-Bus/Source Code/Master/master_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_in_port.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697731410626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697731410626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/academics/sem7/ads/system bus design/serial-bus/source code/slave/slave_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /academics/sem7/ads/system bus design/serial-bus/source code/slave/slave_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave_wrapper " "Found entity 1: slave_wrapper" {  } { { "../System Bus design/Serial-Bus/Source Code/Slave/slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697731410633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697731410633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/academics/sem7/ads/system bus design/serial-bus/source code/slave/slave_out_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file /academics/sem7/ads/system bus design/serial-bus/source code/slave/slave_out_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave_out_port " "Found entity 1: slave_out_port" {  } { { "../System Bus design/Serial-Bus/Source Code/Slave/slave_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_out_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697731410639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697731410639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/academics/sem7/ads/system bus design/serial-bus/source code/slave/slave_in_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file /academics/sem7/ads/system bus design/serial-bus/source code/slave/slave_in_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave_in_port " "Found entity 1: slave_in_port" {  } { { "../System Bus design/Serial-Bus/Source Code/Slave/slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_in_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697731410653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697731410653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/academics/sem7/ads/system bus design/serial-bus/source code/slave/bram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /academics/sem7/ads/system bus design/serial-bus/source code/slave/bram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM " "Found entity 1: BRAM" {  } { { "../System Bus design/Serial-Bus/Source Code/Slave/BRAM.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/BRAM.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697731410653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697731410653 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BURST_SIZE burst_size master_port.sv(1) " "Verilog HDL Declaration information at master_port.sv(1): object \"BURST_SIZE\" differs only in case from object \"burst_size\" in the same scope" {  } { { "../System Bus design/Serial-Bus/Source Code/Master/master_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_port.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697731410653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/academics/sem7/ads/system bus design/serial-bus/source code/master/master_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file /academics/sem7/ads/system bus design/serial-bus/source code/master/master_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_port " "Found entity 1: master_port" {  } { { "../System Bus design/Serial-Bus/Source Code/Master/master_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697731410660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697731410660 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "slave_port.sv(86) " "Verilog HDL information at slave_port.sv(86): always construct contains both blocking and non-blocking assignments" {  } { { "../System Bus design/Serial-Bus/Source Code/Slave/slave_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_port.sv" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697731410660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/academics/sem7/ads/system bus design/serial-bus/source code/slave/slave_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file /academics/sem7/ads/system bus design/serial-bus/source code/slave/slave_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port " "Found entity 1: slave_port" {  } { { "../System Bus design/Serial-Bus/Source Code/Slave/slave_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697731410660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697731410660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file bridge_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bridge_module " "Found entity 1: bridge_module" {  } { { "bridge_module.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/External/bridge_module.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697731410660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697731410660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_bridge " "Found entity 1: uart_bridge" {  } { { "uart_bridge.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/External/uart_bridge.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697731410660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697731410660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx .sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx .sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx .sv" "" { Text "D:/ACADEMICS/Sem7/ADS/External/uart_tx .sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697731410660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697731410660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx .sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx .sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx .sv" "" { Text "D:/ACADEMICS/Sem7/ADS/External/uart_rx .sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697731410667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697731410667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_port " "Found entity 1: uart_port" {  } { { "uart_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/External/uart_port.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697731410667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697731410667 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "handshake slave_out_port.sv(15) " "Verilog HDL Implicit Net warning at slave_out_port.sv(15): created implicit net for \"handshake\"" {  } { { "../System Bus design/Serial-Bus/Source Code/Slave/slave_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_out_port.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697731410667 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "handshake slave_in_port.sv(26) " "Verilog HDL Implicit Net warning at slave_in_port.sv(26): created implicit net for \"handshake\"" {  } { { "../System Bus design/Serial-Bus/Source Code/Slave/slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_in_port.sv" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697731410667 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "master_out_port master_out_port.sv(59) " "Verilog HDL Parameter Declaration warning at master_out_port.sv(59): Parameter Declaration in module \"master_out_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../System Bus design/Serial-Bus/Source Code/Master/master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_out_port.sv" 59 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1697731410667 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "master_out_port master_out_port.sv(60) " "Verilog HDL Parameter Declaration warning at master_out_port.sv(60): Parameter Declaration in module \"master_out_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../System Bus design/Serial-Bus/Source Code/Master/master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_out_port.sv" 60 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1697731410667 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "master_in_port master_in_port.sv(56) " "Verilog HDL Parameter Declaration warning at master_in_port.sv(56): Parameter Declaration in module \"master_in_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../System Bus design/Serial-Bus/Source Code/Master/master_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_in_port.sv" 56 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1697731410667 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx .sv(22) " "Verilog HDL Parameter Declaration warning at uart_tx .sv(22): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx .sv" "" { Text "D:/ACADEMICS/Sem7/ADS/External/uart_tx .sv" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1697731410674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx .sv(19) " "Verilog HDL Parameter Declaration warning at uart_rx .sv(19): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx .sv" "" { Text "D:/ACADEMICS/Sem7/ADS/External/uart_rx .sv" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1697731410674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_bridge uart_bridge.sv(41) " "Verilog HDL Parameter Declaration warning at uart_bridge.sv(41): Parameter Declaration in module \"uart_bridge\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_bridge.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/External/uart_bridge.sv" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1697731410674 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_bridge uart_bridge.sv(44) " "Verilog HDL Parameter Declaration warning at uart_bridge.sv(44): Parameter Declaration in module \"uart_bridge\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_bridge.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/External/uart_bridge.sv" 44 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1697731410674 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bridge_module " "Elaborating entity \"bridge_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697731410695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_port uart_port:UART_PORT " "Elaborating entity \"uart_port\" for hierarchy \"uart_port:UART_PORT\"" {  } { { "bridge_module.sv" "UART_PORT" { Text "D:/ACADEMICS/Sem7/ADS/External/bridge_module.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697731410702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_port:UART_PORT\|uart_tx:UART_TX " "Elaborating entity \"uart_tx\" for hierarchy \"uart_port:UART_PORT\|uart_tx:UART_TX\"" {  } { { "uart_port.sv" "UART_TX" { Text "D:/ACADEMICS/Sem7/ADS/External/uart_port.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697731410702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_port:UART_PORT\|uart_rx:UART_RX " "Elaborating entity \"uart_rx\" for hierarchy \"uart_port:UART_PORT\|uart_rx:UART_RX\"" {  } { { "uart_port.sv" "UART_RX" { Text "D:/ACADEMICS/Sem7/ADS/External/uart_port.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697731410705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port slave_port:SLAVE_PORT " "Elaborating entity \"slave_port\" for hierarchy \"slave_port:SLAVE_PORT\"" {  } { { "bridge_module.sv" "SLAVE_PORT" { Text "D:/ACADEMICS/Sem7/ADS/External/bridge_module.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697731410705 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_port.sv(88) " "Verilog HDL Case Statement information at slave_port.sv(88): all case item expressions in this case statement are onehot" {  } { { "../System Bus design/Serial-Bus/Source Code/Slave/slave_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_port.sv" 88 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1697731410709 "|bridge_module|slave_port:SLAVE_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_port.sv(217) " "Verilog HDL assignment warning at slave_port.sv(217): truncated value with size 32 to match size of target (5)" {  } { { "../System Bus design/Serial-Bus/Source Code/Slave/slave_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_port.sv" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697731410709 "|bridge_module|slave_port:SLAVE_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_port.sv(230) " "Verilog HDL assignment warning at slave_port.sv(230): truncated value with size 32 to match size of target (5)" {  } { { "../System Bus design/Serial-Bus/Source Code/Slave/slave_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_port.sv" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697731410709 "|bridge_module|slave_port:SLAVE_PORT"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_port.sv(210) " "Verilog HDL Case Statement information at slave_port.sv(210): all case item expressions in this case statement are onehot" {  } { { "../System Bus design/Serial-Bus/Source Code/Slave/slave_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_port.sv" 210 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1697731410709 "|bridge_module|slave_port:SLAVE_PORT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_in_port slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT " "Elaborating entity \"slave_in_port\" for hierarchy \"slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\"" {  } { { "../System Bus design/Serial-Bus/Source Code/Slave/slave_port.sv" "SLAVE_IN_PORT" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_port.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697731410709 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 slave_in_port.sv(108) " "Verilog HDL assignment warning at slave_in_port.sv(108): truncated value with size 32 to match size of target (12)" {  } { { "../System Bus design/Serial-Bus/Source Code/Slave/slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_in_port.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697731410709 "|bridge_module|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_in_port.sv(121) " "Verilog HDL assignment warning at slave_in_port.sv(121): truncated value with size 32 to match size of target (8)" {  } { { "../System Bus design/Serial-Bus/Source Code/Slave/slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_in_port.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697731410709 "|bridge_module|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_in_port.sv(128) " "Verilog HDL assignment warning at slave_in_port.sv(128): truncated value with size 32 to match size of target (8)" {  } { { "../System Bus design/Serial-Bus/Source Code/Slave/slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_in_port.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697731410709 "|bridge_module|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 slave_in_port.sv(180) " "Verilog HDL assignment warning at slave_in_port.sv(180): truncated value with size 32 to match size of target (12)" {  } { { "../System Bus design/Serial-Bus/Source Code/Slave/slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_in_port.sv" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697731410709 "|bridge_module|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 slave_in_port.sv(181) " "Verilog HDL assignment warning at slave_in_port.sv(181): truncated value with size 32 to match size of target (12)" {  } { { "../System Bus design/Serial-Bus/Source Code/Slave/slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_in_port.sv" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697731410709 "|bridge_module|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 slave_in_port.sv(189) " "Verilog HDL assignment warning at slave_in_port.sv(189): truncated value with size 32 to match size of target (12)" {  } { { "../System Bus design/Serial-Bus/Source Code/Slave/slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_in_port.sv" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697731410709 "|bridge_module|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 slave_in_port.sv(190) " "Verilog HDL assignment warning at slave_in_port.sv(190): truncated value with size 32 to match size of target (12)" {  } { { "../System Bus design/Serial-Bus/Source Code/Slave/slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_in_port.sv" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697731410709 "|bridge_module|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_in_port.sv(273) " "Verilog HDL assignment warning at slave_in_port.sv(273): truncated value with size 32 to match size of target (4)" {  } { { "../System Bus design/Serial-Bus/Source Code/Slave/slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_in_port.sv" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697731410709 "|bridge_module|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_out_port slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT " "Elaborating entity \"slave_out_port\" for hierarchy \"slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\"" {  } { { "../System Bus design/Serial-Bus/Source Code/Slave/slave_port.sv" "SLAVE_OUT_PORT" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_port.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697731410730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_port master_port:MASTER_PORT " "Elaborating entity \"master_port\" for hierarchy \"master_port:MASTER_PORT\"" {  } { { "bridge_module.sv" "MASTER_PORT" { Text "D:/ACADEMICS/Sem7/ADS/External/bridge_module.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697731410737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_in_port master_port:MASTER_PORT\|master_in_port:master_in_port_inst_1 " "Elaborating entity \"master_in_port\" for hierarchy \"master_port:MASTER_PORT\|master_in_port:master_in_port_inst_1\"" {  } { { "../System Bus design/Serial-Bus/Source Code/Master/master_port.sv" "master_in_port_inst_1" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_port.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697731410737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_out_port master_port:MASTER_PORT\|master_out_port:master_out_port_inst_1 " "Elaborating entity \"master_out_port\" for hierarchy \"master_port:MASTER_PORT\|master_out_port:master_out_port_inst_1\"" {  } { { "../System Bus design/Serial-Bus/Source Code/Master/master_port.sv" "master_out_port_inst_1" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_port.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697731410757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_bridge uart_bridge:BRIDGE " "Elaborating entity \"uart_bridge\" for hierarchy \"uart_bridge:BRIDGE\"" {  } { { "bridge_module.sv" "BRIDGE" { Text "D:/ACADEMICS/Sem7/ADS/External/bridge_module.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697731410799 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_bridge.sv(53) " "Verilog HDL assignment warning at uart_bridge.sv(53): truncated value with size 32 to match size of target (1)" {  } { { "uart_bridge.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/External/uart_bridge.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697731410805 "|bridge_module|uart_bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_bridge.sv(75) " "Verilog HDL assignment warning at uart_bridge.sv(75): truncated value with size 32 to match size of target (1)" {  } { { "uart_bridge.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/External/uart_bridge.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697731410805 "|bridge_module|uart_bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_bridge.sv(84) " "Verilog HDL assignment warning at uart_bridge.sv(84): truncated value with size 32 to match size of target (1)" {  } { { "uart_bridge.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/External/uart_bridge.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697731410805 "|bridge_module|uart_bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_bridge.sv(97) " "Verilog HDL assignment warning at uart_bridge.sv(97): truncated value with size 32 to match size of target (1)" {  } { { "uart_bridge.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/External/uart_bridge.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697731410805 "|bridge_module|uart_bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_bridge.sv(102) " "Verilog HDL assignment warning at uart_bridge.sv(102): truncated value with size 32 to match size of target (1)" {  } { { "uart_bridge.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/External/uart_bridge.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697731410805 "|bridge_module|uart_bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_bridge.sv(113) " "Verilog HDL assignment warning at uart_bridge.sv(113): truncated value with size 32 to match size of target (1)" {  } { { "uart_bridge.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/External/uart_bridge.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697731410805 "|bridge_module|uart_bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s_datain uart_bridge.sv(29) " "Output port \"s_datain\" at uart_bridge.sv(29) has no driver" {  } { { "uart_bridge.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/External/uart_bridge.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697731410805 "|bridge_module|uart_bridge:BRIDGE"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "approval_grant MASTER_PORT " "Port \"approval_grant\" does not exist in macrofunction \"MASTER_PORT\"" {  } { { "bridge_module.sv" "MASTER_PORT" { Text "D:/ACADEMICS/Sem7/ADS/External/bridge_module.sv" 157 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697731410848 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "arbitor_busy MASTER_PORT " "Port \"arbitor_busy\" does not exist in macrofunction \"MASTER_PORT\"" {  } { { "bridge_module.sv" "MASTER_PORT" { Text "D:/ACADEMICS/Sem7/ADS/External/bridge_module.sv" 157 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697731410848 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "bus_busy MASTER_PORT " "Port \"bus_busy\" does not exist in macrofunction \"MASTER_PORT\"" {  } { { "bridge_module.sv" "MASTER_PORT" { Text "D:/ACADEMICS/Sem7/ADS/External/bridge_module.sv" 157 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697731410848 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data_in MASTER_PORT " "Port \"data_in\" does not exist in macrofunction \"MASTER_PORT\"" {  } { { "bridge_module.sv" "MASTER_PORT" { Text "D:/ACADEMICS/Sem7/ADS/External/bridge_module.sv" 157 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697731410848 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "new_rx MASTER_PORT " "Port \"new_rx\" does not exist in macrofunction \"MASTER_PORT\"" {  } { { "bridge_module.sv" "MASTER_PORT" { Text "D:/ACADEMICS/Sem7/ADS/External/bridge_module.sv" 157 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697731410848 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "slave_ready MASTER_PORT " "Port \"slave_ready\" does not exist in macrofunction \"MASTER_PORT\"" {  } { { "bridge_module.sv" "MASTER_PORT" { Text "D:/ACADEMICS/Sem7/ADS/External/bridge_module.sv" 157 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697731410848 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "trans_done MASTER_PORT " "Port \"trans_done\" does not exist in macrofunction \"MASTER_PORT\"" {  } { { "bridge_module.sv" "MASTER_PORT" { Text "D:/ACADEMICS/Sem7/ADS/External/bridge_module.sv" 157 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697731410848 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "tx_slave_select MASTER_PORT " "Port \"tx_slave_select\" does not exist in macrofunction \"MASTER_PORT\"" {  } { { "bridge_module.sv" "MASTER_PORT" { Text "D:/ACADEMICS/Sem7/ADS/External/bridge_module.sv" 157 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697731410848 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "receive_sig UART_PORT " "Port \"receive_sig\" does not exist in macrofunction \"UART_PORT\"" {  } { { "bridge_module.sv" "UART_PORT" { Text "D:/ACADEMICS/Sem7/ADS/External/bridge_module.sv" 96 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697731410848 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "send_sig UART_PORT " "Port \"send_sig\" does not exist in macrofunction \"UART_PORT\"" {  } { { "bridge_module.sv" "UART_PORT" { Text "D:/ACADEMICS/Sem7/ADS/External/bridge_module.sv" 96 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697731410848 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1697731410855 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ACADEMICS/Sem7/ADS/External/output_files/External_connection.map.smsg " "Generated suppressed messages file D:/ACADEMICS/Sem7/ADS/External/output_files/External_connection.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697731410883 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 28 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697731410959 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 19 21:33:30 2023 " "Processing ended: Thu Oct 19 21:33:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697731410959 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697731410959 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697731410959 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697731410959 ""}
