Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Nov 16 18:26:30 2019
| Host         : LAPTOP-SR0LD7J6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Color_Detection_timing_summary_routed.rpt -pb Color_Detection_timing_summary_routed.pb -rpx Color_Detection_timing_summary_routed.rpx -warn_on_violation
| Design       : Color_Detection
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.718     -498.762                    185                 1028        0.105        0.000                      0                 1028        4.500        0.000                       0                   524  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clock_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock_pin       -9.718     -498.762                    185                 1028        0.105        0.000                      0                 1028        4.500        0.000                       0                   524  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock_pin
  To Clock:  sys_clock_pin

Setup :          185  Failing Endpoints,  Worst Slack       -9.718ns,  Total Violation     -498.762ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.718ns  (required time - arrival time)
  Source:                 inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        19.682ns  (logic 9.001ns (45.733%)  route 10.681ns (54.267%))
  Logic Levels:           22  (CARRY4=6 DSP48E1=1 LUT2=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.547     5.068    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y26         FDRE                                         r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_psbram/Q
                         net (fo=1, routed)           1.100     6.687    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_4[3]
    SLICE_X41Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.811 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.811    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_n_0
    SLICE_X41Y26         MUXF7 (Prop_muxf7_I1_O)      0.245     7.056 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.804     7.859    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I0_O)        0.298     8.157 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=23, routed)          0.598     8.755    out[3]
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.879 f  red[3]_i_3/O
                         net (fo=6, routed)           0.908     9.788    red[3]_i_3_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.912 f  addr2_i_19/O
                         net (fo=1, routed)           0.860    10.772    addr2_i_19_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.896 f  addr2_i_17/O
                         net (fo=55, routed)          0.360    11.256    addr2_i_17_n_0
    SLICE_X42Y23         LUT4 (Prop_lut4_I3_O)        0.124    11.380 f  top_most_rgb[2]_i_3/O
                         net (fo=220, routed)         0.563    11.943    top_most_rgb[2]_i_3_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.067 f  redmedium[2]_i_3/O
                         net (fo=18, routed)          0.631    12.698    redmedium[2]_i_3_n_0
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124    12.822 r  flag_i_23/O
                         net (fo=4, routed)           0.443    13.265    flag_i_23_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I3_O)        0.124    13.389 r  column[0]_i_12/O
                         net (fo=1, routed)           0.472    13.860    column[0]_i_12_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.256 r  column_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.256    column_reg[0]_i_3_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.373 r  column_reg[0]_i_2/CO[3]
                         net (fo=52, routed)          1.210    15.583    column_reg[0]_i_2_n_0
    SLICE_X52Y21         LUT5 (Prop_lut5_I3_O)        0.124    15.707 r  addr2_i_10/O
                         net (fo=1, routed)           0.400    16.107    A[6]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[6]_P[4])
                                                      3.841    19.948 r  addr2/P[4]
                         net (fo=4, routed)           1.037    20.985    addr2_n_101
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124    21.109 r  addr[11]_i_36/O
                         net (fo=1, routed)           0.000    21.109    addr[11]_i_36_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.659 r  addr_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.659    addr_reg[11]_i_21_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.972 r  addr_reg[15]_i_21/O[3]
                         net (fo=2, routed)           0.541    22.513    addr_reg[15]_i_21_n_4
    SLICE_X50Y23         LUT6 (Prop_lut6_I3_O)        0.306    22.819 r  addr[15]_i_15/O
                         net (fo=2, routed)           0.453    23.272    addr[15]_i_15_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124    23.396 r  addr[15]_i_19/O
                         net (fo=1, routed)           0.000    23.396    addr[15]_i_19_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.928 r  addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.928    addr_reg[15]_i_3_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.150 r  addr_reg[16]_i_6/O[0]
                         net (fo=1, routed)           0.301    24.451    addr[16]
    SLICE_X53Y24         LUT6 (Prop_lut6_I4_O)        0.299    24.750 r  addr[16]_i_2/O
                         net (fo=1, routed)           0.000    24.750    addr[16]_i_2_n_0
    SLICE_X53Y24         FDRE                                         r  addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.435    14.776    clock_IBUF_BUFG
    SLICE_X53Y24         FDRE                                         r  addr_reg[16]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X53Y24         FDRE (Setup_fdre_C_D)        0.031    15.032    addr_reg[16]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -24.750    
  -------------------------------------------------------------------
                         slack                                 -9.718    

Slack (VIOLATED) :        -9.666ns  (required time - arrival time)
  Source:                 inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        19.632ns  (logic 9.037ns (46.032%)  route 10.595ns (53.968%))
  Logic Levels:           23  (CARRY4=7 DSP48E1=1 LUT2=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.547     5.068    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y26         FDRE                                         r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_psbram/Q
                         net (fo=1, routed)           1.100     6.687    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_4[3]
    SLICE_X41Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.811 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.811    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_n_0
    SLICE_X41Y26         MUXF7 (Prop_muxf7_I1_O)      0.245     7.056 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.804     7.859    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I0_O)        0.298     8.157 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=23, routed)          0.598     8.755    out[3]
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.879 f  red[3]_i_3/O
                         net (fo=6, routed)           0.908     9.788    red[3]_i_3_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.912 f  addr2_i_19/O
                         net (fo=1, routed)           0.860    10.772    addr2_i_19_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.896 f  addr2_i_17/O
                         net (fo=55, routed)          0.360    11.256    addr2_i_17_n_0
    SLICE_X42Y23         LUT4 (Prop_lut4_I3_O)        0.124    11.380 f  top_most_rgb[2]_i_3/O
                         net (fo=220, routed)         0.563    11.943    top_most_rgb[2]_i_3_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.067 f  redmedium[2]_i_3/O
                         net (fo=18, routed)          0.631    12.698    redmedium[2]_i_3_n_0
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124    12.822 r  flag_i_23/O
                         net (fo=4, routed)           0.443    13.265    flag_i_23_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I3_O)        0.124    13.389 r  column[0]_i_12/O
                         net (fo=1, routed)           0.472    13.860    column[0]_i_12_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.256 r  column_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.256    column_reg[0]_i_3_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.373 r  column_reg[0]_i_2/CO[3]
                         net (fo=52, routed)          1.210    15.583    column_reg[0]_i_2_n_0
    SLICE_X52Y21         LUT5 (Prop_lut5_I3_O)        0.124    15.707 r  addr2_i_10/O
                         net (fo=1, routed)           0.400    16.107    A[6]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841    19.948 r  addr2/P[0]
                         net (fo=2, routed)           0.897    20.846    addr2_n_105
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.124    20.970 r  addr[7]_i_36/O
                         net (fo=1, routed)           0.000    20.970    addr[7]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.502 r  addr_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.502    addr_reg[7]_i_21_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.724 r  addr_reg[11]_i_21/O[0]
                         net (fo=2, routed)           0.487    22.210    addr_reg[11]_i_21_n_7
    SLICE_X50Y21         LUT6 (Prop_lut6_I3_O)        0.299    22.509 r  addr[7]_i_14/O
                         net (fo=2, routed)           0.442    22.952    addr[7]_i_14_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.124    23.076 r  addr[7]_i_18/O
                         net (fo=1, routed)           0.000    23.076    addr[7]_i_18_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.626 r  addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.626    addr_reg[7]_i_3_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.740 r  addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.740    addr_reg[11]_i_3_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.979 r  addr_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.420    24.398    addr[14]
    SLICE_X53Y23         LUT6 (Prop_lut6_I4_O)        0.302    24.700 r  addr[14]_i_1/O
                         net (fo=1, routed)           0.000    24.700    addr[14]_i_1_n_0
    SLICE_X53Y23         FDRE                                         r  addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.437    14.778    clock_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  addr_reg[14]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X53Y23         FDRE (Setup_fdre_C_D)        0.031    15.034    addr_reg[14]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -24.700    
  -------------------------------------------------------------------
                         slack                                 -9.666    

Slack (VIOLATED) :        -9.634ns  (required time - arrival time)
  Source:                 inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        19.650ns  (logic 9.019ns (45.899%)  route 10.631ns (54.101%))
  Logic Levels:           22  (CARRY4=6 DSP48E1=1 LUT2=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.547     5.068    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y26         FDRE                                         r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_psbram/Q
                         net (fo=1, routed)           1.100     6.687    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_4[3]
    SLICE_X41Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.811 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.811    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_n_0
    SLICE_X41Y26         MUXF7 (Prop_muxf7_I1_O)      0.245     7.056 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.804     7.859    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I0_O)        0.298     8.157 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=23, routed)          0.598     8.755    out[3]
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.879 f  red[3]_i_3/O
                         net (fo=6, routed)           0.908     9.788    red[3]_i_3_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.912 f  addr2_i_19/O
                         net (fo=1, routed)           0.860    10.772    addr2_i_19_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.896 f  addr2_i_17/O
                         net (fo=55, routed)          0.360    11.256    addr2_i_17_n_0
    SLICE_X42Y23         LUT4 (Prop_lut4_I3_O)        0.124    11.380 f  top_most_rgb[2]_i_3/O
                         net (fo=220, routed)         0.563    11.943    top_most_rgb[2]_i_3_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.067 f  redmedium[2]_i_3/O
                         net (fo=18, routed)          0.631    12.698    redmedium[2]_i_3_n_0
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124    12.822 r  flag_i_23/O
                         net (fo=4, routed)           0.443    13.265    flag_i_23_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I3_O)        0.124    13.389 r  column[0]_i_12/O
                         net (fo=1, routed)           0.472    13.860    column[0]_i_12_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.256 r  column_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.256    column_reg[0]_i_3_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.373 r  column_reg[0]_i_2/CO[3]
                         net (fo=52, routed)          1.210    15.583    column_reg[0]_i_2_n_0
    SLICE_X52Y21         LUT5 (Prop_lut5_I3_O)        0.124    15.707 r  addr2_i_10/O
                         net (fo=1, routed)           0.400    16.107    A[6]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841    19.948 r  addr2/P[0]
                         net (fo=2, routed)           0.897    20.846    addr2_n_105
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.124    20.970 r  addr[7]_i_36/O
                         net (fo=1, routed)           0.000    20.970    addr[7]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.502 r  addr_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.502    addr_reg[7]_i_21_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.724 r  addr_reg[11]_i_21/O[0]
                         net (fo=2, routed)           0.487    22.210    addr_reg[11]_i_21_n_7
    SLICE_X50Y21         LUT6 (Prop_lut6_I3_O)        0.299    22.509 r  addr[7]_i_14/O
                         net (fo=2, routed)           0.442    22.952    addr[7]_i_14_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.124    23.076 r  addr[7]_i_18/O
                         net (fo=1, routed)           0.000    23.076    addr[7]_i_18_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.626 r  addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.626    addr_reg[7]_i_3_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.960 r  addr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.455    24.415    addr[9]
    SLICE_X52Y23         LUT6 (Prop_lut6_I4_O)        0.303    24.718 r  addr[9]_i_1/O
                         net (fo=1, routed)           0.000    24.718    addr[9]_i_1_n_0
    SLICE_X52Y23         FDRE                                         r  addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.437    14.778    clock_IBUF_BUFG
    SLICE_X52Y23         FDRE                                         r  addr_reg[9]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X52Y23         FDRE (Setup_fdre_C_D)        0.081    15.084    addr_reg[9]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -24.718    
  -------------------------------------------------------------------
                         slack                                 -9.634    

Slack (VIOLATED) :        -9.617ns  (required time - arrival time)
  Source:                 inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        19.629ns  (logic 9.133ns (46.529%)  route 10.496ns (53.471%))
  Logic Levels:           23  (CARRY4=7 DSP48E1=1 LUT2=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.547     5.068    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y26         FDRE                                         r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_psbram/Q
                         net (fo=1, routed)           1.100     6.687    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_4[3]
    SLICE_X41Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.811 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.811    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_n_0
    SLICE_X41Y26         MUXF7 (Prop_muxf7_I1_O)      0.245     7.056 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.804     7.859    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I0_O)        0.298     8.157 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=23, routed)          0.598     8.755    out[3]
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.879 f  red[3]_i_3/O
                         net (fo=6, routed)           0.908     9.788    red[3]_i_3_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.912 f  addr2_i_19/O
                         net (fo=1, routed)           0.860    10.772    addr2_i_19_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.896 f  addr2_i_17/O
                         net (fo=55, routed)          0.360    11.256    addr2_i_17_n_0
    SLICE_X42Y23         LUT4 (Prop_lut4_I3_O)        0.124    11.380 f  top_most_rgb[2]_i_3/O
                         net (fo=220, routed)         0.563    11.943    top_most_rgb[2]_i_3_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.067 f  redmedium[2]_i_3/O
                         net (fo=18, routed)          0.631    12.698    redmedium[2]_i_3_n_0
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124    12.822 r  flag_i_23/O
                         net (fo=4, routed)           0.443    13.265    flag_i_23_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I3_O)        0.124    13.389 r  column[0]_i_12/O
                         net (fo=1, routed)           0.472    13.860    column[0]_i_12_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.256 r  column_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.256    column_reg[0]_i_3_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.373 r  column_reg[0]_i_2/CO[3]
                         net (fo=52, routed)          1.210    15.583    column_reg[0]_i_2_n_0
    SLICE_X52Y21         LUT5 (Prop_lut5_I3_O)        0.124    15.707 r  addr2_i_10/O
                         net (fo=1, routed)           0.400    16.107    A[6]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841    19.948 r  addr2/P[0]
                         net (fo=2, routed)           0.897    20.846    addr2_n_105
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.124    20.970 r  addr[7]_i_36/O
                         net (fo=1, routed)           0.000    20.970    addr[7]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.502 r  addr_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.502    addr_reg[7]_i_21_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.724 r  addr_reg[11]_i_21/O[0]
                         net (fo=2, routed)           0.487    22.210    addr_reg[11]_i_21_n_7
    SLICE_X50Y21         LUT6 (Prop_lut6_I3_O)        0.299    22.509 r  addr[7]_i_14/O
                         net (fo=2, routed)           0.442    22.952    addr[7]_i_14_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.124    23.076 r  addr[7]_i_18/O
                         net (fo=1, routed)           0.000    23.076    addr[7]_i_18_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.626 r  addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.626    addr_reg[7]_i_3_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.740 r  addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.740    addr_reg[11]_i_3_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.074 r  addr_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.320    24.394    addr[13]
    SLICE_X50Y23         LUT6 (Prop_lut6_I4_O)        0.303    24.697 r  addr[13]_i_1/O
                         net (fo=1, routed)           0.000    24.697    addr[13]_i_1_n_0
    SLICE_X50Y23         FDRE                                         r  addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.437    14.778    clock_IBUF_BUFG
    SLICE_X50Y23         FDRE                                         r  addr_reg[13]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X50Y23         FDRE (Setup_fdre_C_D)        0.077    15.080    addr_reg[13]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -24.697    
  -------------------------------------------------------------------
                         slack                                 -9.617    

Slack (VIOLATED) :        -9.617ns  (required time - arrival time)
  Source:                 inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        19.632ns  (logic 9.115ns (46.430%)  route 10.517ns (53.570%))
  Logic Levels:           23  (CARRY4=7 DSP48E1=1 LUT2=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.547     5.068    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y26         FDRE                                         r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_psbram/Q
                         net (fo=1, routed)           1.100     6.687    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_4[3]
    SLICE_X41Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.811 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.811    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_n_0
    SLICE_X41Y26         MUXF7 (Prop_muxf7_I1_O)      0.245     7.056 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.804     7.859    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I0_O)        0.298     8.157 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=23, routed)          0.598     8.755    out[3]
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.879 f  red[3]_i_3/O
                         net (fo=6, routed)           0.908     9.788    red[3]_i_3_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.912 f  addr2_i_19/O
                         net (fo=1, routed)           0.860    10.772    addr2_i_19_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.896 f  addr2_i_17/O
                         net (fo=55, routed)          0.360    11.256    addr2_i_17_n_0
    SLICE_X42Y23         LUT4 (Prop_lut4_I3_O)        0.124    11.380 f  top_most_rgb[2]_i_3/O
                         net (fo=220, routed)         0.563    11.943    top_most_rgb[2]_i_3_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.067 f  redmedium[2]_i_3/O
                         net (fo=18, routed)          0.631    12.698    redmedium[2]_i_3_n_0
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124    12.822 r  flag_i_23/O
                         net (fo=4, routed)           0.443    13.265    flag_i_23_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I3_O)        0.124    13.389 r  column[0]_i_12/O
                         net (fo=1, routed)           0.472    13.860    column[0]_i_12_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.256 r  column_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.256    column_reg[0]_i_3_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.373 r  column_reg[0]_i_2/CO[3]
                         net (fo=52, routed)          1.210    15.583    column_reg[0]_i_2_n_0
    SLICE_X52Y21         LUT5 (Prop_lut5_I3_O)        0.124    15.707 r  addr2_i_10/O
                         net (fo=1, routed)           0.400    16.107    A[6]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841    19.948 r  addr2/P[0]
                         net (fo=2, routed)           0.897    20.846    addr2_n_105
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.124    20.970 r  addr[7]_i_36/O
                         net (fo=1, routed)           0.000    20.970    addr[7]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.502 r  addr_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.502    addr_reg[7]_i_21_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.724 r  addr_reg[11]_i_21/O[0]
                         net (fo=2, routed)           0.487    22.210    addr_reg[11]_i_21_n_7
    SLICE_X50Y21         LUT6 (Prop_lut6_I3_O)        0.299    22.509 r  addr[7]_i_14/O
                         net (fo=2, routed)           0.442    22.952    addr[7]_i_14_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.124    23.076 r  addr[7]_i_18/O
                         net (fo=1, routed)           0.000    23.076    addr[7]_i_18_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.626 r  addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.626    addr_reg[7]_i_3_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.740 r  addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.740    addr_reg[11]_i_3_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.053 r  addr_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.341    24.394    addr[15]
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.306    24.700 r  addr[15]_i_1/O
                         net (fo=1, routed)           0.000    24.700    addr[15]_i_1_n_0
    SLICE_X50Y22         FDRE                                         r  addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.438    14.779    clock_IBUF_BUFG
    SLICE_X50Y22         FDRE                                         r  addr_reg[15]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X50Y22         FDRE (Setup_fdre_C_D)        0.079    15.083    addr_reg[15]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -24.700    
  -------------------------------------------------------------------
                         slack                                 -9.617    

Slack (VIOLATED) :        -9.600ns  (required time - arrival time)
  Source:                 inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        19.616ns  (logic 9.001ns (45.885%)  route 10.615ns (54.115%))
  Logic Levels:           22  (CARRY4=6 DSP48E1=1 LUT2=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.547     5.068    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y26         FDRE                                         r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_psbram/Q
                         net (fo=1, routed)           1.100     6.687    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_4[3]
    SLICE_X41Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.811 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.811    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_n_0
    SLICE_X41Y26         MUXF7 (Prop_muxf7_I1_O)      0.245     7.056 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.804     7.859    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I0_O)        0.298     8.157 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=23, routed)          0.598     8.755    out[3]
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.879 f  red[3]_i_3/O
                         net (fo=6, routed)           0.908     9.788    red[3]_i_3_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.912 f  addr2_i_19/O
                         net (fo=1, routed)           0.860    10.772    addr2_i_19_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.896 f  addr2_i_17/O
                         net (fo=55, routed)          0.360    11.256    addr2_i_17_n_0
    SLICE_X42Y23         LUT4 (Prop_lut4_I3_O)        0.124    11.380 f  top_most_rgb[2]_i_3/O
                         net (fo=220, routed)         0.563    11.943    top_most_rgb[2]_i_3_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.067 f  redmedium[2]_i_3/O
                         net (fo=18, routed)          0.631    12.698    redmedium[2]_i_3_n_0
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124    12.822 r  flag_i_23/O
                         net (fo=4, routed)           0.443    13.265    flag_i_23_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I3_O)        0.124    13.389 r  column[0]_i_12/O
                         net (fo=1, routed)           0.472    13.860    column[0]_i_12_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.256 r  column_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.256    column_reg[0]_i_3_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.373 r  column_reg[0]_i_2/CO[3]
                         net (fo=52, routed)          1.210    15.583    column_reg[0]_i_2_n_0
    SLICE_X52Y21         LUT5 (Prop_lut5_I3_O)        0.124    15.707 r  addr2_i_10/O
                         net (fo=1, routed)           0.400    16.107    A[6]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841    19.948 r  addr2/P[0]
                         net (fo=2, routed)           0.897    20.846    addr2_n_105
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.124    20.970 r  addr[7]_i_36/O
                         net (fo=1, routed)           0.000    20.970    addr[7]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.502 r  addr_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.502    addr_reg[7]_i_21_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.724 r  addr_reg[11]_i_21/O[0]
                         net (fo=2, routed)           0.487    22.210    addr_reg[11]_i_21_n_7
    SLICE_X50Y21         LUT6 (Prop_lut6_I3_O)        0.299    22.509 r  addr[7]_i_14/O
                         net (fo=2, routed)           0.442    22.952    addr[7]_i_14_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.124    23.076 r  addr[7]_i_18/O
                         net (fo=1, routed)           0.000    23.076    addr[7]_i_18_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.626 r  addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.626    addr_reg[7]_i_3_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.939 r  addr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.440    24.379    addr[11]
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.306    24.685 r  addr[11]_i_1/O
                         net (fo=1, routed)           0.000    24.685    addr[11]_i_1_n_0
    SLICE_X50Y22         FDRE                                         r  addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.438    14.779    clock_IBUF_BUFG
    SLICE_X50Y22         FDRE                                         r  addr_reg[11]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X50Y22         FDRE (Setup_fdre_C_D)        0.081    15.085    addr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -24.685    
  -------------------------------------------------------------------
                         slack                                 -9.600    

Slack (VIOLATED) :        -9.567ns  (required time - arrival time)
  Source:                 inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        19.530ns  (logic 9.017ns (46.169%)  route 10.513ns (53.831%))
  Logic Levels:           23  (CARRY4=7 DSP48E1=1 LUT2=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.547     5.068    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y26         FDRE                                         r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_psbram/Q
                         net (fo=1, routed)           1.100     6.687    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_4[3]
    SLICE_X41Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.811 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.811    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_n_0
    SLICE_X41Y26         MUXF7 (Prop_muxf7_I1_O)      0.245     7.056 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.804     7.859    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I0_O)        0.298     8.157 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=23, routed)          0.598     8.755    out[3]
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.879 f  red[3]_i_3/O
                         net (fo=6, routed)           0.908     9.788    red[3]_i_3_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.912 f  addr2_i_19/O
                         net (fo=1, routed)           0.860    10.772    addr2_i_19_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.896 f  addr2_i_17/O
                         net (fo=55, routed)          0.360    11.256    addr2_i_17_n_0
    SLICE_X42Y23         LUT4 (Prop_lut4_I3_O)        0.124    11.380 f  top_most_rgb[2]_i_3/O
                         net (fo=220, routed)         0.563    11.943    top_most_rgb[2]_i_3_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.067 f  redmedium[2]_i_3/O
                         net (fo=18, routed)          0.631    12.698    redmedium[2]_i_3_n_0
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124    12.822 r  flag_i_23/O
                         net (fo=4, routed)           0.443    13.265    flag_i_23_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I3_O)        0.124    13.389 r  column[0]_i_12/O
                         net (fo=1, routed)           0.472    13.860    column[0]_i_12_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.256 r  column_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.256    column_reg[0]_i_3_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.373 r  column_reg[0]_i_2/CO[3]
                         net (fo=52, routed)          1.210    15.583    column_reg[0]_i_2_n_0
    SLICE_X52Y21         LUT5 (Prop_lut5_I3_O)        0.124    15.707 r  addr2_i_10/O
                         net (fo=1, routed)           0.400    16.107    A[6]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841    19.948 r  addr2/P[0]
                         net (fo=2, routed)           0.897    20.846    addr2_n_105
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.124    20.970 r  addr[7]_i_36/O
                         net (fo=1, routed)           0.000    20.970    addr[7]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.502 r  addr_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.502    addr_reg[7]_i_21_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.724 r  addr_reg[11]_i_21/O[0]
                         net (fo=2, routed)           0.487    22.210    addr_reg[11]_i_21_n_7
    SLICE_X50Y21         LUT6 (Prop_lut6_I3_O)        0.299    22.509 r  addr[7]_i_14/O
                         net (fo=2, routed)           0.442    22.952    addr[7]_i_14_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.124    23.076 r  addr[7]_i_18/O
                         net (fo=1, routed)           0.000    23.076    addr[7]_i_18_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.626 r  addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.626    addr_reg[7]_i_3_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.740 r  addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.740    addr_reg[11]_i_3_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.962 r  addr_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.338    24.300    addr[12]
    SLICE_X48Y25         LUT6 (Prop_lut6_I4_O)        0.299    24.599 r  addr[12]_i_1/O
                         net (fo=1, routed)           0.000    24.599    addr[12]_i_1_n_0
    SLICE_X48Y25         FDRE                                         r  addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.434    14.775    clock_IBUF_BUFG
    SLICE_X48Y25         FDRE                                         r  addr_reg[12]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X48Y25         FDRE (Setup_fdre_C_D)        0.032    15.032    addr_reg[12]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -24.599    
  -------------------------------------------------------------------
                         slack                                 -9.567    

Slack (VIOLATED) :        -9.405ns  (required time - arrival time)
  Source:                 inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        19.418ns  (logic 8.923ns (45.953%)  route 10.495ns (54.047%))
  Logic Levels:           22  (CARRY4=6 DSP48E1=1 LUT2=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.547     5.068    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y26         FDRE                                         r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_psbram/Q
                         net (fo=1, routed)           1.100     6.687    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_4[3]
    SLICE_X41Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.811 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.811    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_n_0
    SLICE_X41Y26         MUXF7 (Prop_muxf7_I1_O)      0.245     7.056 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.804     7.859    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I0_O)        0.298     8.157 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=23, routed)          0.598     8.755    out[3]
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.879 f  red[3]_i_3/O
                         net (fo=6, routed)           0.908     9.788    red[3]_i_3_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.912 f  addr2_i_19/O
                         net (fo=1, routed)           0.860    10.772    addr2_i_19_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.896 f  addr2_i_17/O
                         net (fo=55, routed)          0.360    11.256    addr2_i_17_n_0
    SLICE_X42Y23         LUT4 (Prop_lut4_I3_O)        0.124    11.380 f  top_most_rgb[2]_i_3/O
                         net (fo=220, routed)         0.563    11.943    top_most_rgb[2]_i_3_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.067 f  redmedium[2]_i_3/O
                         net (fo=18, routed)          0.631    12.698    redmedium[2]_i_3_n_0
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124    12.822 r  flag_i_23/O
                         net (fo=4, routed)           0.443    13.265    flag_i_23_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I3_O)        0.124    13.389 r  column[0]_i_12/O
                         net (fo=1, routed)           0.472    13.860    column[0]_i_12_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.256 r  column_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.256    column_reg[0]_i_3_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.373 r  column_reg[0]_i_2/CO[3]
                         net (fo=52, routed)          1.210    15.583    column_reg[0]_i_2_n_0
    SLICE_X52Y21         LUT5 (Prop_lut5_I3_O)        0.124    15.707 r  addr2_i_10/O
                         net (fo=1, routed)           0.400    16.107    A[6]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841    19.948 r  addr2/P[0]
                         net (fo=2, routed)           0.897    20.846    addr2_n_105
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.124    20.970 r  addr[7]_i_36/O
                         net (fo=1, routed)           0.000    20.970    addr[7]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.502 r  addr_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.502    addr_reg[7]_i_21_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.724 r  addr_reg[11]_i_21/O[0]
                         net (fo=2, routed)           0.487    22.210    addr_reg[11]_i_21_n_7
    SLICE_X50Y21         LUT6 (Prop_lut6_I3_O)        0.299    22.509 r  addr[7]_i_14/O
                         net (fo=2, routed)           0.442    22.952    addr[7]_i_14_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.124    23.076 r  addr[7]_i_18/O
                         net (fo=1, routed)           0.000    23.076    addr[7]_i_18_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.626 r  addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.626    addr_reg[7]_i_3_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.865 r  addr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.319    24.184    addr[10]
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.302    24.486 r  addr[10]_i_1/O
                         net (fo=1, routed)           0.000    24.486    addr[10]_i_1_n_0
    SLICE_X50Y22         FDRE                                         r  addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.438    14.779    clock_IBUF_BUFG
    SLICE_X50Y22         FDRE                                         r  addr_reg[10]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X50Y22         FDRE (Setup_fdre_C_D)        0.077    15.081    addr_reg[10]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -24.486    
  -------------------------------------------------------------------
                         slack                                 -9.405    

Slack (VIOLATED) :        -9.381ns  (required time - arrival time)
  Source:                 inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        19.393ns  (logic 8.903ns (45.908%)  route 10.490ns (54.092%))
  Logic Levels:           22  (CARRY4=6 DSP48E1=1 LUT2=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.547     5.068    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y26         FDRE                                         r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_psbram/Q
                         net (fo=1, routed)           1.100     6.687    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_4[3]
    SLICE_X41Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.811 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.811    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_n_0
    SLICE_X41Y26         MUXF7 (Prop_muxf7_I1_O)      0.245     7.056 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.804     7.859    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I0_O)        0.298     8.157 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=23, routed)          0.598     8.755    out[3]
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.879 f  red[3]_i_3/O
                         net (fo=6, routed)           0.908     9.788    red[3]_i_3_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.912 f  addr2_i_19/O
                         net (fo=1, routed)           0.860    10.772    addr2_i_19_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.896 f  addr2_i_17/O
                         net (fo=55, routed)          0.360    11.256    addr2_i_17_n_0
    SLICE_X42Y23         LUT4 (Prop_lut4_I3_O)        0.124    11.380 f  top_most_rgb[2]_i_3/O
                         net (fo=220, routed)         0.563    11.943    top_most_rgb[2]_i_3_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.067 f  redmedium[2]_i_3/O
                         net (fo=18, routed)          0.631    12.698    redmedium[2]_i_3_n_0
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124    12.822 r  flag_i_23/O
                         net (fo=4, routed)           0.443    13.265    flag_i_23_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I3_O)        0.124    13.389 r  column[0]_i_12/O
                         net (fo=1, routed)           0.472    13.860    column[0]_i_12_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.256 r  column_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.256    column_reg[0]_i_3_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.373 r  column_reg[0]_i_2/CO[3]
                         net (fo=52, routed)          1.210    15.583    column_reg[0]_i_2_n_0
    SLICE_X52Y21         LUT5 (Prop_lut5_I3_O)        0.124    15.707 r  addr2_i_10/O
                         net (fo=1, routed)           0.400    16.107    A[6]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841    19.948 r  addr2/P[0]
                         net (fo=2, routed)           0.897    20.846    addr2_n_105
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.124    20.970 r  addr[7]_i_36/O
                         net (fo=1, routed)           0.000    20.970    addr[7]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.502 r  addr_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.502    addr_reg[7]_i_21_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.724 r  addr_reg[11]_i_21/O[0]
                         net (fo=2, routed)           0.487    22.210    addr_reg[11]_i_21_n_7
    SLICE_X50Y21         LUT6 (Prop_lut6_I3_O)        0.299    22.509 r  addr[7]_i_14/O
                         net (fo=2, routed)           0.442    22.952    addr[7]_i_14_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.124    23.076 r  addr[7]_i_18/O
                         net (fo=1, routed)           0.000    23.076    addr[7]_i_18_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.626 r  addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.626    addr_reg[7]_i_3_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.848 r  addr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.315    24.163    addr[8]
    SLICE_X52Y22         LUT6 (Prop_lut6_I4_O)        0.299    24.462 r  addr[8]_i_1/O
                         net (fo=1, routed)           0.000    24.462    addr[8]_i_1_n_0
    SLICE_X52Y22         FDRE                                         r  addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.438    14.779    clock_IBUF_BUFG
    SLICE_X52Y22         FDRE                                         r  addr_reg[8]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X52Y22         FDRE (Setup_fdre_C_D)        0.077    15.081    addr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -24.462    
  -------------------------------------------------------------------
                         slack                                 -9.381    

Slack (VIOLATED) :        -9.340ns  (required time - arrival time)
  Source:                 inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        19.356ns  (logic 8.714ns (45.020%)  route 10.642ns (54.980%))
  Logic Levels:           21  (CARRY4=5 DSP48E1=1 LUT2=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.547     5.068    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y26         FDRE                                         r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_psbram/Q
                         net (fo=1, routed)           1.100     6.687    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_4[3]
    SLICE_X41Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.811 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.811    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_n_0
    SLICE_X41Y26         MUXF7 (Prop_muxf7_I1_O)      0.245     7.056 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.804     7.859    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I0_O)        0.298     8.157 r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=23, routed)          0.598     8.755    out[3]
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.879 f  red[3]_i_3/O
                         net (fo=6, routed)           0.908     9.788    red[3]_i_3_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.912 f  addr2_i_19/O
                         net (fo=1, routed)           0.860    10.772    addr2_i_19_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.896 f  addr2_i_17/O
                         net (fo=55, routed)          0.360    11.256    addr2_i_17_n_0
    SLICE_X42Y23         LUT4 (Prop_lut4_I3_O)        0.124    11.380 f  top_most_rgb[2]_i_3/O
                         net (fo=220, routed)         0.563    11.943    top_most_rgb[2]_i_3_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.067 f  redmedium[2]_i_3/O
                         net (fo=18, routed)          0.631    12.698    redmedium[2]_i_3_n_0
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124    12.822 r  flag_i_23/O
                         net (fo=4, routed)           0.443    13.265    flag_i_23_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I3_O)        0.124    13.389 r  column[0]_i_12/O
                         net (fo=1, routed)           0.472    13.860    column[0]_i_12_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.256 r  column_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.256    column_reg[0]_i_3_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.373 r  column_reg[0]_i_2/CO[3]
                         net (fo=52, routed)          1.210    15.583    column_reg[0]_i_2_n_0
    SLICE_X52Y21         LUT5 (Prop_lut5_I3_O)        0.124    15.707 r  addr2_i_10/O
                         net (fo=1, routed)           0.400    16.107    A[6]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841    19.948 r  addr2/P[0]
                         net (fo=2, routed)           0.897    20.846    addr2_n_105
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.124    20.970 r  addr[7]_i_36/O
                         net (fo=1, routed)           0.000    20.970    addr[7]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.502 r  addr_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.502    addr_reg[7]_i_21_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.724 r  addr_reg[11]_i_21/O[0]
                         net (fo=2, routed)           0.487    22.210    addr_reg[11]_i_21_n_7
    SLICE_X50Y21         LUT6 (Prop_lut6_I3_O)        0.299    22.509 r  addr[7]_i_14/O
                         net (fo=2, routed)           0.442    22.952    addr[7]_i_14_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.124    23.076 r  addr[7]_i_18/O
                         net (fo=1, routed)           0.000    23.076    addr[7]_i_18_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.656 r  addr_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.467    24.122    addr[6]
    SLICE_X52Y20         LUT6 (Prop_lut6_I4_O)        0.302    24.424 r  addr[6]_i_1/O
                         net (fo=1, routed)           0.000    24.424    addr[6]_i_1_n_0
    SLICE_X52Y20         FDRE                                         r  addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.441    14.782    clock_IBUF_BUFG
    SLICE_X52Y20         FDRE                                         r  addr_reg[6]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X52Y20         FDRE (Setup_fdre_C_D)        0.077    15.084    addr_reg[6]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -24.424    
  -------------------------------------------------------------------
                         slack                                 -9.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 fuchsiamedium_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fuchsiamedium_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.605%)  route 0.272ns (59.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.558     1.441    clock_IBUF_BUFG
    SLICE_X35Y13         FDRE                                         r  fuchsiamedium_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  fuchsiamedium_reg[0]/Q
                         net (fo=4, routed)           0.272     1.854    fuchsiamedium_reg_n_0_[0]
    SLICE_X40Y17         LUT6 (Prop_lut6_I0_O)        0.045     1.899 r  fuchsiamedium[1]_i_1/O
                         net (fo=1, routed)           0.000     1.899    fuchsiamedium[1]_i_1_n_0
    SLICE_X40Y17         FDRE                                         r  fuchsiamedium_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.825     1.952    clock_IBUF_BUFG
    SLICE_X40Y17         FDRE                                         r  fuchsiamedium_reg[1]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X40Y17         FDRE (Hold_fdre_C_D)         0.091     1.794    fuchsiamedium_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 greenlarge_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            greenlarge_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.158%)  route 0.289ns (60.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.558     1.441    clock_IBUF_BUFG
    SLICE_X35Y14         FDRE                                         r  greenlarge_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  greenlarge_reg[0]/Q
                         net (fo=4, routed)           0.289     1.871    greenlarge_reg_n_0_[0]
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.045     1.916 r  greenlarge[2]_i_1/O
                         net (fo=1, routed)           0.000     1.916    greenlarge[2]_i_1_n_0
    SLICE_X37Y12         FDRE                                         r  greenlarge_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.828     1.955    clock_IBUF_BUFG
    SLICE_X37Y12         FDRE                                         r  greenlarge_reg[2]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X37Y12         FDRE (Hold_fdre_C_D)         0.092     1.798    greenlarge_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 greenlarge_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            greenlarge_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.076%)  route 0.290ns (60.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.558     1.441    clock_IBUF_BUFG
    SLICE_X35Y14         FDRE                                         r  greenlarge_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  greenlarge_reg[0]/Q
                         net (fo=4, routed)           0.290     1.872    greenlarge_reg_n_0_[0]
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.045     1.917 r  greenlarge[1]_i_1/O
                         net (fo=1, routed)           0.000     1.917    greenlarge[1]_i_1_n_0
    SLICE_X37Y12         FDRE                                         r  greenlarge_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.828     1.955    clock_IBUF_BUFG
    SLICE_X37Y12         FDRE                                         r  greenlarge_reg[1]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X37Y12         FDRE (Hold_fdre_C_D)         0.092     1.798    greenlarge_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.451%)  route 0.355ns (71.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.553     1.436    clock_IBUF_BUFG
    SLICE_X36Y21         FDRE                                         r  in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  in_reg[2]/Q
                         net (fo=21, routed)          0.355     1.932    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y4          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.863     1.991    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.513    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.809    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 background_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.638%)  route 0.295ns (61.362%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.552     1.435    clock_IBUF_BUFG
    SLICE_X35Y22         FDRE                                         r  background_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  background_reg[1]/Q
                         net (fo=3, routed)           0.295     1.872    background_reg_n_0_[1]
    SLICE_X36Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.917 r  in[1]_i_1/O
                         net (fo=1, routed)           0.000     1.917    in[1]_i_1_n_0
    SLICE_X36Y23         FDRE                                         r  in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.817     1.944    clock_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  in_reg[1]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X36Y23         FDRE (Hold_fdre_C_D)         0.092     1.787    in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 silverlarge_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            silverlarge_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.918%)  route 0.305ns (62.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.560     1.443    clock_IBUF_BUFG
    SLICE_X33Y12         FDRE                                         r  silverlarge_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  silverlarge_reg[1]/Q
                         net (fo=3, routed)           0.305     1.889    silverlarge_reg_n_0_[1]
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.045     1.934 r  silverlarge[2]_i_1/O
                         net (fo=1, routed)           0.000     1.934    silverlarge[2]_i_1_n_0
    SLICE_X41Y15         FDRE                                         r  silverlarge_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.827     1.954    clock_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  silverlarge_reg[2]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X41Y15         FDRE (Hold_fdre_C_D)         0.092     1.797    silverlarge_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.585%)  route 0.618ns (81.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.553     1.436    clock_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  in_reg[4]/Q
                         net (fo=21, routed)          0.618     2.195    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y3          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.869     1.997    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.249     1.748    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.044    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 navymedium_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            navymedium_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.009%)  route 0.361ns (65.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.555     1.438    clock_IBUF_BUFG
    SLICE_X43Y19         FDRE                                         r  navymedium_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  navymedium_reg[1]/Q
                         net (fo=3, routed)           0.361     1.940    navymedium_reg_n_0_[1]
    SLICE_X34Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.985 r  navymedium[2]_i_1/O
                         net (fo=1, routed)           0.000     1.985    navymedium[2]_i_1_n_0
    SLICE_X34Y14         FDRE                                         r  navymedium_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.826     1.953    clock_IBUF_BUFG
    SLICE_X34Y14         FDRE                                         r  navymedium_reg[2]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X34Y14         FDRE (Hold_fdre_C_D)         0.121     1.825    navymedium_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.123%)  route 0.255ns (60.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.556     1.439    clock_IBUF_BUFG
    SLICE_X50Y22         FDRE                                         r  addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  addr_reg[10]/Q
                         net (fo=27, routed)          0.255     1.858    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y4          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.864     1.992    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.514    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.697    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.141ns (26.005%)  route 0.401ns (73.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.553     1.436    clock_IBUF_BUFG
    SLICE_X36Y21         FDRE                                         r  in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  in_reg[2]/Q
                         net (fo=21, routed)          0.401     1.978    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y3          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.869     1.997    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.519    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.815    inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4   inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4   inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0   inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0   inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y8   fuchsia_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y8   fuchsia_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y8   fuchsia_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y8   fuchsia_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y8   green_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y8   green_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y8   green_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y24  in_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y25  inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y9   lime_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y16  limemedium_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y11  limemedium_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y11  limemedium_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y16  limesmall_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y17  maroonlarge_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y10  maroonmedium_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y10  maroonmedium_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y16  navylarge_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y15  navylarge_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y14  navylarge_reg[2]/C



