
Lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000284c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  08002958  08002958  00012958  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800298c  0800298c  0002003c  2**0
                  CONTENTS
  4 .ARM          00000000  0800298c  0800298c  0002003c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800298c  0800298c  0002003c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800298c  0800298c  0001298c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002990  08002990  00012990  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000003c  20000000  08002994  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b0  2000003c  080029d0  0002003c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000ec  080029d0  000200ec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009e81  00000000  00000000  00020065  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d69  00000000  00000000  00029ee6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ac8  00000000  00000000  0002bc50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000998  00000000  00000000  0002c718  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017004  00000000  00000000  0002d0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000daa5  00000000  00000000  000440b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000826b2  00000000  00000000  00051b59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d420b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000029d0  00000000  00000000  000d4260  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000003c 	.word	0x2000003c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002940 	.word	0x08002940

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000040 	.word	0x20000040
 8000148:	08002940 	.word	0x08002940

0800014c <fsm_automatic>:
#include "fsm_automatic.h"
#include "timer.h"
#include "led_display.h"


void fsm_automatic(void){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	if(check_flag(1) && state == NORMAL){
 8000150:	2001      	movs	r0, #1
 8000152:	f001 f869 	bl	8001228 <check_flag>
 8000156:	4603      	mov	r3, r0
 8000158:	2b00      	cmp	r3, #0
 800015a:	f000 8083 	beq.w	8000264 <fsm_automatic+0x118>
 800015e:	4b42      	ldr	r3, [pc, #264]	; (8000268 <fsm_automatic+0x11c>)
 8000160:	681b      	ldr	r3, [r3, #0]
 8000162:	2b01      	cmp	r3, #1
 8000164:	d17e      	bne.n	8000264 <fsm_automatic+0x118>
	    updateLEDBuffer1(counter_rgy1--);
 8000166:	4b41      	ldr	r3, [pc, #260]	; (800026c <fsm_automatic+0x120>)
 8000168:	681b      	ldr	r3, [r3, #0]
 800016a:	1e5a      	subs	r2, r3, #1
 800016c:	493f      	ldr	r1, [pc, #252]	; (800026c <fsm_automatic+0x120>)
 800016e:	600a      	str	r2, [r1, #0]
 8000170:	4618      	mov	r0, r3
 8000172:	f000 fe15 	bl	8000da0 <updateLEDBuffer1>
	    updateLEDBuffer2(counter_rgy2--);
 8000176:	4b3e      	ldr	r3, [pc, #248]	; (8000270 <fsm_automatic+0x124>)
 8000178:	681b      	ldr	r3, [r3, #0]
 800017a:	1e5a      	subs	r2, r3, #1
 800017c:	493c      	ldr	r1, [pc, #240]	; (8000270 <fsm_automatic+0x124>)
 800017e:	600a      	str	r2, [r1, #0]
 8000180:	4618      	mov	r0, r3
 8000182:	f000 fe55 	bl	8000e30 <updateLEDBuffer2>

		switch(traffic_state){
 8000186:	4b3b      	ldr	r3, [pc, #236]	; (8000274 <fsm_automatic+0x128>)
 8000188:	681b      	ldr	r3, [r3, #0]
 800018a:	3b07      	subs	r3, #7
 800018c:	2b03      	cmp	r3, #3
 800018e:	d85b      	bhi.n	8000248 <fsm_automatic+0xfc>
 8000190:	a201      	add	r2, pc, #4	; (adr r2, 8000198 <fsm_automatic+0x4c>)
 8000192:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000196:	bf00      	nop
 8000198:	080001a9 	.word	0x080001a9
 800019c:	080001cd 	.word	0x080001cd
 80001a0:	080001f9 	.word	0x080001f9
 80001a4:	0800021d 	.word	0x0800021d
		case RED1_GREEN2:
            set_rgy1(0b011);
 80001a8:	2003      	movs	r0, #3
 80001aa:	f000 fc53 	bl	8000a54 <set_rgy1>
            set_rgy2(0b101);
 80001ae:	2005      	movs	r0, #5
 80001b0:	f000 fc7e 	bl	8000ab0 <set_rgy2>
            if(counter_rgy2 == 0){
 80001b4:	4b2e      	ldr	r3, [pc, #184]	; (8000270 <fsm_automatic+0x124>)
 80001b6:	681b      	ldr	r3, [r3, #0]
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d147      	bne.n	800024c <fsm_automatic+0x100>
				counter_rgy2 = time_amber;
 80001bc:	4b2e      	ldr	r3, [pc, #184]	; (8000278 <fsm_automatic+0x12c>)
 80001be:	681b      	ldr	r3, [r3, #0]
 80001c0:	4a2b      	ldr	r2, [pc, #172]	; (8000270 <fsm_automatic+0x124>)
 80001c2:	6013      	str	r3, [r2, #0]
				traffic_state = RED1_AMBER2;
 80001c4:	4b2b      	ldr	r3, [pc, #172]	; (8000274 <fsm_automatic+0x128>)
 80001c6:	2208      	movs	r2, #8
 80001c8:	601a      	str	r2, [r3, #0]
			}
			break;
 80001ca:	e03f      	b.n	800024c <fsm_automatic+0x100>

		case RED1_AMBER2:
			set_rgy1(0b011);
 80001cc:	2003      	movs	r0, #3
 80001ce:	f000 fc41 	bl	8000a54 <set_rgy1>
            set_rgy2(0b110);
 80001d2:	2006      	movs	r0, #6
 80001d4:	f000 fc6c 	bl	8000ab0 <set_rgy2>
            if(counter_rgy2 == 0){
 80001d8:	4b25      	ldr	r3, [pc, #148]	; (8000270 <fsm_automatic+0x124>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	2b00      	cmp	r3, #0
 80001de:	d137      	bne.n	8000250 <fsm_automatic+0x104>
				counter_rgy1 = time_green;
 80001e0:	4b26      	ldr	r3, [pc, #152]	; (800027c <fsm_automatic+0x130>)
 80001e2:	681b      	ldr	r3, [r3, #0]
 80001e4:	4a21      	ldr	r2, [pc, #132]	; (800026c <fsm_automatic+0x120>)
 80001e6:	6013      	str	r3, [r2, #0]
				counter_rgy2 = time_red;
 80001e8:	4b25      	ldr	r3, [pc, #148]	; (8000280 <fsm_automatic+0x134>)
 80001ea:	681b      	ldr	r3, [r3, #0]
 80001ec:	4a20      	ldr	r2, [pc, #128]	; (8000270 <fsm_automatic+0x124>)
 80001ee:	6013      	str	r3, [r2, #0]
				traffic_state = GREEN1_RED2;
 80001f0:	4b20      	ldr	r3, [pc, #128]	; (8000274 <fsm_automatic+0x128>)
 80001f2:	2209      	movs	r2, #9
 80001f4:	601a      	str	r2, [r3, #0]
			}
			break;
 80001f6:	e02b      	b.n	8000250 <fsm_automatic+0x104>

		case GREEN1_RED2:
			set_rgy1(0b101);
 80001f8:	2005      	movs	r0, #5
 80001fa:	f000 fc2b 	bl	8000a54 <set_rgy1>
			set_rgy2(0b011);
 80001fe:	2003      	movs	r0, #3
 8000200:	f000 fc56 	bl	8000ab0 <set_rgy2>
			if(counter_rgy1 == 0){
 8000204:	4b19      	ldr	r3, [pc, #100]	; (800026c <fsm_automatic+0x120>)
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	2b00      	cmp	r3, #0
 800020a:	d123      	bne.n	8000254 <fsm_automatic+0x108>
				counter_rgy1 = time_amber;
 800020c:	4b1a      	ldr	r3, [pc, #104]	; (8000278 <fsm_automatic+0x12c>)
 800020e:	681b      	ldr	r3, [r3, #0]
 8000210:	4a16      	ldr	r2, [pc, #88]	; (800026c <fsm_automatic+0x120>)
 8000212:	6013      	str	r3, [r2, #0]
				traffic_state = AMBER1_RED2;
 8000214:	4b17      	ldr	r3, [pc, #92]	; (8000274 <fsm_automatic+0x128>)
 8000216:	220a      	movs	r2, #10
 8000218:	601a      	str	r2, [r3, #0]
			}
			break;
 800021a:	e01b      	b.n	8000254 <fsm_automatic+0x108>

		case AMBER1_RED2:
			set_rgy1(0b110);
 800021c:	2006      	movs	r0, #6
 800021e:	f000 fc19 	bl	8000a54 <set_rgy1>
			set_rgy2(0b011);
 8000222:	2003      	movs	r0, #3
 8000224:	f000 fc44 	bl	8000ab0 <set_rgy2>
			if(counter_rgy1 == 0){
 8000228:	4b10      	ldr	r3, [pc, #64]	; (800026c <fsm_automatic+0x120>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	2b00      	cmp	r3, #0
 800022e:	d113      	bne.n	8000258 <fsm_automatic+0x10c>
				counter_rgy1 = time_red;
 8000230:	4b13      	ldr	r3, [pc, #76]	; (8000280 <fsm_automatic+0x134>)
 8000232:	681b      	ldr	r3, [r3, #0]
 8000234:	4a0d      	ldr	r2, [pc, #52]	; (800026c <fsm_automatic+0x120>)
 8000236:	6013      	str	r3, [r2, #0]
				counter_rgy2 = time_green;
 8000238:	4b10      	ldr	r3, [pc, #64]	; (800027c <fsm_automatic+0x130>)
 800023a:	681b      	ldr	r3, [r3, #0]
 800023c:	4a0c      	ldr	r2, [pc, #48]	; (8000270 <fsm_automatic+0x124>)
 800023e:	6013      	str	r3, [r2, #0]
				traffic_state = RED1_GREEN2;
 8000240:	4b0c      	ldr	r3, [pc, #48]	; (8000274 <fsm_automatic+0x128>)
 8000242:	2207      	movs	r2, #7
 8000244:	601a      	str	r2, [r3, #0]
			}
			break;
 8000246:	e007      	b.n	8000258 <fsm_automatic+0x10c>

		default:
			break;
 8000248:	bf00      	nop
 800024a:	e006      	b.n	800025a <fsm_automatic+0x10e>
			break;
 800024c:	bf00      	nop
 800024e:	e004      	b.n	800025a <fsm_automatic+0x10e>
			break;
 8000250:	bf00      	nop
 8000252:	e002      	b.n	800025a <fsm_automatic+0x10e>
			break;
 8000254:	bf00      	nop
 8000256:	e000      	b.n	800025a <fsm_automatic+0x10e>
			break;
 8000258:	bf00      	nop
		}

	    setTimer(1, 1000);
 800025a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800025e:	2001      	movs	r0, #1
 8000260:	f000 ffc2 	bl	80011e8 <setTimer>
	}
}
 8000264:	bf00      	nop
 8000266:	bd80      	pop	{r7, pc}
 8000268:	20000058 	.word	0x20000058
 800026c:	2000006c 	.word	0x2000006c
 8000270:	20000070 	.word	0x20000070
 8000274:	20000000 	.word	0x20000000
 8000278:	20000010 	.word	0x20000010
 800027c:	20000014 	.word	0x20000014
 8000280:	2000000c 	.word	0x2000000c

08000284 <fsm_config>:
#include "timer.h"
#include "led_display.h"



void fsm_config(void){
 8000284:	b580      	push	{r7, lr}
 8000286:	af00      	add	r7, sp, #0
	if(state != SET_RED && state != SET_AMBER && state != SET_GREEN) return;
 8000288:	4b2b      	ldr	r3, [pc, #172]	; (8000338 <fsm_config+0xb4>)
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	2b02      	cmp	r3, #2
 800028e:	d007      	beq.n	80002a0 <fsm_config+0x1c>
 8000290:	4b29      	ldr	r3, [pc, #164]	; (8000338 <fsm_config+0xb4>)
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	2b03      	cmp	r3, #3
 8000296:	d003      	beq.n	80002a0 <fsm_config+0x1c>
 8000298:	4b27      	ldr	r3, [pc, #156]	; (8000338 <fsm_config+0xb4>)
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	2b04      	cmp	r3, #4
 800029e:	d143      	bne.n	8000328 <fsm_config+0xa4>

	switch(config_state){
 80002a0:	4b26      	ldr	r3, [pc, #152]	; (800033c <fsm_config+0xb8>)
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	3b0b      	subs	r3, #11
 80002a6:	2b03      	cmp	r3, #3
 80002a8:	d840      	bhi.n	800032c <fsm_config+0xa8>
 80002aa:	a201      	add	r2, pc, #4	; (adr r2, 80002b0 <fsm_config+0x2c>)
 80002ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002b0:	0800032d 	.word	0x0800032d
 80002b4:	080002c1 	.word	0x080002c1
 80002b8:	080002e1 	.word	0x080002e1
 80002bc:	08000315 	.word	0x08000315
	case WAITING:
		break;

	case SINGLE_INCREMENT:
        ++new_time;
 80002c0:	4b1f      	ldr	r3, [pc, #124]	; (8000340 <fsm_config+0xbc>)
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	3301      	adds	r3, #1
 80002c6:	4a1e      	ldr	r2, [pc, #120]	; (8000340 <fsm_config+0xbc>)
 80002c8:	6013      	str	r3, [r2, #0]
        if(new_time > 99)  new_time = 1;
 80002ca:	4b1d      	ldr	r3, [pc, #116]	; (8000340 <fsm_config+0xbc>)
 80002cc:	681b      	ldr	r3, [r3, #0]
 80002ce:	2b63      	cmp	r3, #99	; 0x63
 80002d0:	dd02      	ble.n	80002d8 <fsm_config+0x54>
 80002d2:	4b1b      	ldr	r3, [pc, #108]	; (8000340 <fsm_config+0xbc>)
 80002d4:	2201      	movs	r2, #1
 80002d6:	601a      	str	r2, [r3, #0]
        config_state = WAITING;
 80002d8:	4b18      	ldr	r3, [pc, #96]	; (800033c <fsm_config+0xb8>)
 80002da:	220b      	movs	r2, #11
 80002dc:	601a      	str	r2, [r3, #0]
		break;
 80002de:	e02a      	b.n	8000336 <fsm_config+0xb2>

	case CONTINUOUS_INCREMENT:
	    if(check_flag(1)){
 80002e0:	2001      	movs	r0, #1
 80002e2:	f000 ffa1 	bl	8001228 <check_flag>
 80002e6:	4603      	mov	r3, r0
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d021      	beq.n	8000330 <fsm_config+0xac>
	    	++new_time;
 80002ec:	4b14      	ldr	r3, [pc, #80]	; (8000340 <fsm_config+0xbc>)
 80002ee:	681b      	ldr	r3, [r3, #0]
 80002f0:	3301      	adds	r3, #1
 80002f2:	4a13      	ldr	r2, [pc, #76]	; (8000340 <fsm_config+0xbc>)
 80002f4:	6013      	str	r3, [r2, #0]
	    	if(new_time > 99)  new_time = 1;
 80002f6:	4b12      	ldr	r3, [pc, #72]	; (8000340 <fsm_config+0xbc>)
 80002f8:	681b      	ldr	r3, [r3, #0]
 80002fa:	2b63      	cmp	r3, #99	; 0x63
 80002fc:	dd02      	ble.n	8000304 <fsm_config+0x80>
 80002fe:	4b10      	ldr	r3, [pc, #64]	; (8000340 <fsm_config+0xbc>)
 8000300:	2201      	movs	r2, #1
 8000302:	601a      	str	r2, [r3, #0]
	    	config_state = WAITING;
 8000304:	4b0d      	ldr	r3, [pc, #52]	; (800033c <fsm_config+0xb8>)
 8000306:	220b      	movs	r2, #11
 8000308:	601a      	str	r2, [r3, #0]
	    	setTimer(1, 100);
 800030a:	2164      	movs	r1, #100	; 0x64
 800030c:	2001      	movs	r0, #1
 800030e:	f000 ff6b 	bl	80011e8 <setTimer>
	    }
		break;
 8000312:	e00d      	b.n	8000330 <fsm_config+0xac>

	case ACCEPT:
	    if(check_flag(2)){
 8000314:	2002      	movs	r0, #2
 8000316:	f000 ff87 	bl	8001228 <check_flag>
 800031a:	4603      	mov	r3, r0
 800031c:	2b00      	cmp	r3, #0
 800031e:	d009      	beq.n	8000334 <fsm_config+0xb0>
	    	config_state = WAITING;
 8000320:	4b06      	ldr	r3, [pc, #24]	; (800033c <fsm_config+0xb8>)
 8000322:	220b      	movs	r2, #11
 8000324:	601a      	str	r2, [r3, #0]
	    	return;
 8000326:	e006      	b.n	8000336 <fsm_config+0xb2>
	if(state != SET_RED && state != SET_AMBER && state != SET_GREEN) return;
 8000328:	bf00      	nop
 800032a:	e004      	b.n	8000336 <fsm_config+0xb2>
	    }
		break;

	default:
		break;
 800032c:	bf00      	nop
 800032e:	e002      	b.n	8000336 <fsm_config+0xb2>
		break;
 8000330:	bf00      	nop
 8000332:	e000      	b.n	8000336 <fsm_config+0xb2>
		break;
 8000334:	bf00      	nop
	}


}
 8000336:	bd80      	pop	{r7, pc}
 8000338:	20000058 	.word	0x20000058
 800033c:	20000004 	.word	0x20000004
 8000340:	20000008 	.word	0x20000008

08000344 <fsm_manual>:
#include "global.h"
#include "fsm_manual.h"
#include "timer.h"
#include "led_display.h"

void fsm_manual(void){
 8000344:	b580      	push	{r7, lr}
 8000346:	af00      	add	r7, sp, #0
	if(!check_flag(0)) return;
 8000348:	2000      	movs	r0, #0
 800034a:	f000 ff6d 	bl	8001228 <check_flag>
 800034e:	4603      	mov	r3, r0
 8000350:	2b00      	cmp	r3, #0
 8000352:	d040      	beq.n	80003d6 <fsm_manual+0x92>

    switch(state){
 8000354:	4b21      	ldr	r3, [pc, #132]	; (80003dc <fsm_manual+0x98>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	2b06      	cmp	r3, #6
 800035a:	d823      	bhi.n	80003a4 <fsm_manual+0x60>
 800035c:	a201      	add	r2, pc, #4	; (adr r2, 8000364 <fsm_manual+0x20>)
 800035e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000362:	bf00      	nop
 8000364:	08000381 	.word	0x08000381
 8000368:	080003a5 	.word	0x080003a5
 800036c:	08000387 	.word	0x08000387
 8000370:	0800038d 	.word	0x0800038d
 8000374:	08000393 	.word	0x08000393
 8000378:	08000399 	.word	0x08000399
 800037c:	0800039f 	.word	0x0800039f
    case INIT:
    	init_handler();
 8000380:	f000 f830 	bl	80003e4 <init_handler>
    	break;
 8000384:	e00f      	b.n	80003a6 <fsm_manual+0x62>

    case NORMAL:
    	break;

    case SET_RED:
    	red_handler();
 8000386:	f000 f83b 	bl	8000400 <red_handler>
    	break;
 800038a:	e00c      	b.n	80003a6 <fsm_manual+0x62>

    case SET_AMBER:
    	amber_handler();
 800038c:	f000 f852 	bl	8000434 <amber_handler>
    	break;
 8000390:	e009      	b.n	80003a6 <fsm_manual+0x62>

    case SET_GREEN:
    	green_handler();
 8000392:	f000 f869 	bl	8000468 <green_handler>
    	break;
 8000396:	e006      	b.n	80003a6 <fsm_manual+0x62>

    case ERROR_G:
    	errorG_handler();
 8000398:	f000 f880 	bl	800049c <errorG_handler>
    	break;
 800039c:	e003      	b.n	80003a6 <fsm_manual+0x62>

    case ERROR_RY:
    	errorRY_handler();
 800039e:	f000 f884 	bl	80004aa <errorRY_handler>
    	break;
 80003a2:	e000      	b.n	80003a6 <fsm_manual+0x62>

    default:
    	break;
 80003a4:	bf00      	nop
    }

    if(state != INIT){
 80003a6:	4b0d      	ldr	r3, [pc, #52]	; (80003dc <fsm_manual+0x98>)
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	d014      	beq.n	80003d8 <fsm_manual+0x94>
        if(led_idx == 4) led_idx = 0;
 80003ae:	4b0c      	ldr	r3, [pc, #48]	; (80003e0 <fsm_manual+0x9c>)
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	2b04      	cmp	r3, #4
 80003b4:	d102      	bne.n	80003bc <fsm_manual+0x78>
 80003b6:	4b0a      	ldr	r3, [pc, #40]	; (80003e0 <fsm_manual+0x9c>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	601a      	str	r2, [r3, #0]
        update7SEG(led_idx++);
 80003bc:	4b08      	ldr	r3, [pc, #32]	; (80003e0 <fsm_manual+0x9c>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	1c5a      	adds	r2, r3, #1
 80003c2:	4907      	ldr	r1, [pc, #28]	; (80003e0 <fsm_manual+0x9c>)
 80003c4:	600a      	str	r2, [r1, #0]
 80003c6:	4618      	mov	r0, r3
 80003c8:	f000 fc40 	bl	8000c4c <update7SEG>
        setTimer(0, 250);
 80003cc:	21fa      	movs	r1, #250	; 0xfa
 80003ce:	2000      	movs	r0, #0
 80003d0:	f000 ff0a 	bl	80011e8 <setTimer>
 80003d4:	e000      	b.n	80003d8 <fsm_manual+0x94>
	if(!check_flag(0)) return;
 80003d6:	bf00      	nop
    }
}
 80003d8:	bd80      	pop	{r7, pc}
 80003da:	bf00      	nop
 80003dc:	20000058 	.word	0x20000058
 80003e0:	2000005c 	.word	0x2000005c

080003e4 <init_handler>:

void init_handler(){
 80003e4:	b580      	push	{r7, lr}
 80003e6:	af00      	add	r7, sp, #0
	set_rgy1( 0b000 );
 80003e8:	2000      	movs	r0, #0
 80003ea:	f000 fb33 	bl	8000a54 <set_rgy1>
	set_rgy2( 0b000 );
 80003ee:	2000      	movs	r0, #0
 80003f0:	f000 fb5e 	bl	8000ab0 <set_rgy2>

	update7SEG(-1);
 80003f4:	f04f 30ff 	mov.w	r0, #4294967295
 80003f8:	f000 fc28 	bl	8000c4c <update7SEG>
}
 80003fc:	bf00      	nop
 80003fe:	bd80      	pop	{r7, pc}

08000400 <red_handler>:

void red_handler(){
 8000400:	b580      	push	{r7, lr}
 8000402:	af00      	add	r7, sp, #0
	if(config_state == ACCEPT)
 8000404:	4b09      	ldr	r3, [pc, #36]	; (800042c <red_handler+0x2c>)
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	2b0e      	cmp	r3, #14
 800040a:	d104      	bne.n	8000416 <red_handler+0x16>
		updateLEDBuffer2(-1);
 800040c:	f04f 30ff 	mov.w	r0, #4294967295
 8000410:	f000 fd0e 	bl	8000e30 <updateLEDBuffer2>
 8000414:	e004      	b.n	8000420 <red_handler+0x20>
	else
		updateLEDBuffer2(new_time);
 8000416:	4b06      	ldr	r3, [pc, #24]	; (8000430 <red_handler+0x30>)
 8000418:	681b      	ldr	r3, [r3, #0]
 800041a:	4618      	mov	r0, r3
 800041c:	f000 fd08 	bl	8000e30 <updateLEDBuffer2>

	toggle_rgy(0b011);
 8000420:	2003      	movs	r0, #3
 8000422:	f000 fb73 	bl	8000b0c <toggle_rgy>
}
 8000426:	bf00      	nop
 8000428:	bd80      	pop	{r7, pc}
 800042a:	bf00      	nop
 800042c:	20000004 	.word	0x20000004
 8000430:	20000008 	.word	0x20000008

08000434 <amber_handler>:

void amber_handler(){
 8000434:	b580      	push	{r7, lr}
 8000436:	af00      	add	r7, sp, #0
	if(config_state == ACCEPT)
 8000438:	4b09      	ldr	r3, [pc, #36]	; (8000460 <amber_handler+0x2c>)
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	2b0e      	cmp	r3, #14
 800043e:	d104      	bne.n	800044a <amber_handler+0x16>
		updateLEDBuffer2(-1);
 8000440:	f04f 30ff 	mov.w	r0, #4294967295
 8000444:	f000 fcf4 	bl	8000e30 <updateLEDBuffer2>
 8000448:	e004      	b.n	8000454 <amber_handler+0x20>
	else
		updateLEDBuffer2(new_time);
 800044a:	4b06      	ldr	r3, [pc, #24]	; (8000464 <amber_handler+0x30>)
 800044c:	681b      	ldr	r3, [r3, #0]
 800044e:	4618      	mov	r0, r3
 8000450:	f000 fcee 	bl	8000e30 <updateLEDBuffer2>

	toggle_rgy(0b110);
 8000454:	2006      	movs	r0, #6
 8000456:	f000 fb59 	bl	8000b0c <toggle_rgy>
}
 800045a:	bf00      	nop
 800045c:	bd80      	pop	{r7, pc}
 800045e:	bf00      	nop
 8000460:	20000004 	.word	0x20000004
 8000464:	20000008 	.word	0x20000008

08000468 <green_handler>:

void green_handler(){
 8000468:	b580      	push	{r7, lr}
 800046a:	af00      	add	r7, sp, #0
	if(config_state == ACCEPT)
 800046c:	4b09      	ldr	r3, [pc, #36]	; (8000494 <green_handler+0x2c>)
 800046e:	681b      	ldr	r3, [r3, #0]
 8000470:	2b0e      	cmp	r3, #14
 8000472:	d104      	bne.n	800047e <green_handler+0x16>
		updateLEDBuffer2(-1);
 8000474:	f04f 30ff 	mov.w	r0, #4294967295
 8000478:	f000 fcda 	bl	8000e30 <updateLEDBuffer2>
 800047c:	e004      	b.n	8000488 <green_handler+0x20>
	else
		updateLEDBuffer2(new_time);
 800047e:	4b06      	ldr	r3, [pc, #24]	; (8000498 <green_handler+0x30>)
 8000480:	681b      	ldr	r3, [r3, #0]
 8000482:	4618      	mov	r0, r3
 8000484:	f000 fcd4 	bl	8000e30 <updateLEDBuffer2>

	toggle_rgy(0b101);
 8000488:	2005      	movs	r0, #5
 800048a:	f000 fb3f 	bl	8000b0c <toggle_rgy>
}
 800048e:	bf00      	nop
 8000490:	bd80      	pop	{r7, pc}
 8000492:	bf00      	nop
 8000494:	20000004 	.word	0x20000004
 8000498:	20000008 	.word	0x20000008

0800049c <errorG_handler>:


void errorG_handler(){
 800049c:	b580      	push	{r7, lr}
 800049e:	af00      	add	r7, sp, #0
	toggle_rgy(0b101);
 80004a0:	2005      	movs	r0, #5
 80004a2:	f000 fb33 	bl	8000b0c <toggle_rgy>
}
 80004a6:	bf00      	nop
 80004a8:	bd80      	pop	{r7, pc}

080004aa <errorRY_handler>:

void errorRY_handler(){
 80004aa:	b580      	push	{r7, lr}
 80004ac:	af00      	add	r7, sp, #0
	toggle_rgy(0b010);
 80004ae:	2002      	movs	r0, #2
 80004b0:	f000 fb2c 	bl	8000b0c <toggle_rgy>
}
 80004b4:	bf00      	nop
 80004b6:	bd80      	pop	{r7, pc}

080004b8 <button_processing>:
#include "input_processing.h"

enum ButtonState {BUTTON_RELEASED, BUTTON_PRESSED, BUTTON_PRESSED_MORE_THAN_1_SECOND};
enum ButtonState buttonState[3] = {BUTTON_RELEASED, BUTTON_RELEASED, BUTTON_RELEASED};

void button_processing(void){
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b082      	sub	sp, #8
 80004bc:	af00      	add	r7, sp, #0
	for (int i = 0; i < 3; ++i) {
 80004be:	2300      	movs	r3, #0
 80004c0:	607b      	str	r3, [r7, #4]
 80004c2:	e053      	b.n	800056c <button_processing+0xb4>
		switch(buttonState[i]){
 80004c4:	4a2d      	ldr	r2, [pc, #180]	; (800057c <button_processing+0xc4>)
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	4413      	add	r3, r2
 80004ca:	781b      	ldrb	r3, [r3, #0]
 80004cc:	2b02      	cmp	r3, #2
 80004ce:	d036      	beq.n	800053e <button_processing+0x86>
 80004d0:	2b02      	cmp	r3, #2
 80004d2:	dc48      	bgt.n	8000566 <button_processing+0xae>
 80004d4:	2b00      	cmp	r3, #0
 80004d6:	d002      	beq.n	80004de <button_processing+0x26>
 80004d8:	2b01      	cmp	r3, #1
 80004da:	d011      	beq.n	8000500 <button_processing+0x48>
 80004dc:	e043      	b.n	8000566 <button_processing+0xae>
			case BUTTON_RELEASED:
				if(is_button_pressed(i)){
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	b2db      	uxtb	r3, r3
 80004e2:	4618      	mov	r0, r3
 80004e4:	f000 fa82 	bl	80009ec <is_button_pressed>
 80004e8:	4603      	mov	r3, r0
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d038      	beq.n	8000560 <button_processing+0xa8>
					buttonState[i] = BUTTON_PRESSED;
 80004ee:	4a23      	ldr	r2, [pc, #140]	; (800057c <button_processing+0xc4>)
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	4413      	add	r3, r2
 80004f4:	2201      	movs	r2, #1
 80004f6:	701a      	strb	r2, [r3, #0]
					immediately_press_handler(i);
 80004f8:	6878      	ldr	r0, [r7, #4]
 80004fa:	f000 f8f1 	bl	80006e0 <immediately_press_handler>
				}
				break;
 80004fe:	e02f      	b.n	8000560 <button_processing+0xa8>

			case BUTTON_PRESSED:
				if(!is_button_pressed(i)){
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	b2db      	uxtb	r3, r3
 8000504:	4618      	mov	r0, r3
 8000506:	f000 fa71 	bl	80009ec <is_button_pressed>
 800050a:	4603      	mov	r3, r0
 800050c:	2b00      	cmp	r3, #0
 800050e:	d105      	bne.n	800051c <button_processing+0x64>
					buttonState[i] = BUTTON_RELEASED;
 8000510:	4a1a      	ldr	r2, [pc, #104]	; (800057c <button_processing+0xc4>)
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	4413      	add	r3, r2
 8000516:	2200      	movs	r2, #0
 8000518:	701a      	strb	r2, [r3, #0]
						buttonState[i] = BUTTON_PRESSED_MORE_THAN_1_SECOND;
						//immediately_1s_press
						immediately_1s_press(i);
					}
				}
				break;
 800051a:	e023      	b.n	8000564 <button_processing+0xac>
					if(is_button_pressed_1s(i)){
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	b2db      	uxtb	r3, r3
 8000520:	4618      	mov	r0, r3
 8000522:	f000 fa7d 	bl	8000a20 <is_button_pressed_1s>
 8000526:	4603      	mov	r3, r0
 8000528:	2b00      	cmp	r3, #0
 800052a:	d01b      	beq.n	8000564 <button_processing+0xac>
						buttonState[i] = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 800052c:	4a13      	ldr	r2, [pc, #76]	; (800057c <button_processing+0xc4>)
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	4413      	add	r3, r2
 8000532:	2202      	movs	r2, #2
 8000534:	701a      	strb	r2, [r3, #0]
						immediately_1s_press(i);
 8000536:	6878      	ldr	r0, [r7, #4]
 8000538:	f000 f9ac 	bl	8000894 <immediately_1s_press>
				break;
 800053c:	e012      	b.n	8000564 <button_processing+0xac>

			case BUTTON_PRESSED_MORE_THAN_1_SECOND:
				if(!is_button_pressed(i)){
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	b2db      	uxtb	r3, r3
 8000542:	4618      	mov	r0, r3
 8000544:	f000 fa52 	bl	80009ec <is_button_pressed>
 8000548:	4603      	mov	r3, r0
 800054a:	2b00      	cmp	r3, #0
 800054c:	d104      	bne.n	8000558 <button_processing+0xa0>
					buttonState[i] = BUTTON_RELEASED;
 800054e:	4a0b      	ldr	r2, [pc, #44]	; (800057c <button_processing+0xc4>)
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	4413      	add	r3, r2
 8000554:	2200      	movs	r2, #0
 8000556:	701a      	strb	r2, [r3, #0]
					// after_long_press
				}
				// liên tục kích
				continuously_press_handler(i);
 8000558:	6878      	ldr	r0, [r7, #4]
 800055a:	f000 f9ab 	bl	80008b4 <continuously_press_handler>
				break;
 800055e:	e002      	b.n	8000566 <button_processing+0xae>
				break;
 8000560:	bf00      	nop
 8000562:	e000      	b.n	8000566 <button_processing+0xae>
				break;
 8000564:	bf00      	nop
	for (int i = 0; i < 3; ++i) {
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	3301      	adds	r3, #1
 800056a:	607b      	str	r3, [r7, #4]
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	2b02      	cmp	r3, #2
 8000570:	dda8      	ble.n	80004c4 <button_processing+0xc>
		}
	}
}
 8000572:	bf00      	nop
 8000574:	bf00      	nop
 8000576:	3708      	adds	r7, #8
 8000578:	46bd      	mov	sp, r7
 800057a:	bd80      	pop	{r7, pc}
 800057c:	20000074 	.word	0x20000074

08000580 <setup_newstate>:

void setup_newstate(){
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
	led_idx = 0;
 8000584:	4b49      	ldr	r3, [pc, #292]	; (80006ac <setup_newstate+0x12c>)
 8000586:	2200      	movs	r2, #0
 8000588:	601a      	str	r2, [r3, #0]
	set_rgy1( 0b111 );
 800058a:	2007      	movs	r0, #7
 800058c:	f000 fa62 	bl	8000a54 <set_rgy1>
	set_rgy2( 0b111 );
 8000590:	2007      	movs	r0, #7
 8000592:	f000 fa8d 	bl	8000ab0 <set_rgy2>

	setTimer(0, 100);
 8000596:	2164      	movs	r1, #100	; 0x64
 8000598:	2000      	movs	r0, #0
 800059a:	f000 fe25 	bl	80011e8 <setTimer>
	setTimer(1, 100);
 800059e:	2164      	movs	r1, #100	; 0x64
 80005a0:	2001      	movs	r0, #1
 80005a2:	f000 fe21 	bl	80011e8 <setTimer>
	setTimer(2, 0);
 80005a6:	2100      	movs	r1, #0
 80005a8:	2002      	movs	r0, #2
 80005aa:	f000 fe1d 	bl	80011e8 <setTimer>

	switch(state){
 80005ae:	4b40      	ldr	r3, [pc, #256]	; (80006b0 <setup_newstate+0x130>)
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	3b01      	subs	r3, #1
 80005b4:	2b05      	cmp	r3, #5
 80005b6:	d876      	bhi.n	80006a6 <setup_newstate+0x126>
 80005b8:	a201      	add	r2, pc, #4	; (adr r2, 80005c0 <setup_newstate+0x40>)
 80005ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005be:	bf00      	nop
 80005c0:	080005d9 	.word	0x080005d9
 80005c4:	08000633 	.word	0x08000633
 80005c8:	08000647 	.word	0x08000647
 80005cc:	0800065b 	.word	0x0800065b
 80005d0:	0800068d 	.word	0x0800068d
 80005d4:	0800066f 	.word	0x0800066f
	case NORMAL:
		if(new_red && new_green && new_amber){
 80005d8:	4b36      	ldr	r3, [pc, #216]	; (80006b4 <setup_newstate+0x134>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d013      	beq.n	8000608 <setup_newstate+0x88>
 80005e0:	4b35      	ldr	r3, [pc, #212]	; (80006b8 <setup_newstate+0x138>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d00f      	beq.n	8000608 <setup_newstate+0x88>
 80005e8:	4b34      	ldr	r3, [pc, #208]	; (80006bc <setup_newstate+0x13c>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d00b      	beq.n	8000608 <setup_newstate+0x88>
			time_red = new_red;
 80005f0:	4b30      	ldr	r3, [pc, #192]	; (80006b4 <setup_newstate+0x134>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	4a32      	ldr	r2, [pc, #200]	; (80006c0 <setup_newstate+0x140>)
 80005f6:	6013      	str	r3, [r2, #0]
			time_green = new_green;
 80005f8:	4b2f      	ldr	r3, [pc, #188]	; (80006b8 <setup_newstate+0x138>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	4a31      	ldr	r2, [pc, #196]	; (80006c4 <setup_newstate+0x144>)
 80005fe:	6013      	str	r3, [r2, #0]
			time_amber = new_amber;
 8000600:	4b2e      	ldr	r3, [pc, #184]	; (80006bc <setup_newstate+0x13c>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	4a30      	ldr	r2, [pc, #192]	; (80006c8 <setup_newstate+0x148>)
 8000606:	6013      	str	r3, [r2, #0]
		}

		new_red = 0;
 8000608:	4b2a      	ldr	r3, [pc, #168]	; (80006b4 <setup_newstate+0x134>)
 800060a:	2200      	movs	r2, #0
 800060c:	601a      	str	r2, [r3, #0]
		new_green = 0;
 800060e:	4b2a      	ldr	r3, [pc, #168]	; (80006b8 <setup_newstate+0x138>)
 8000610:	2200      	movs	r2, #0
 8000612:	601a      	str	r2, [r3, #0]
		new_amber = 0;
 8000614:	4b29      	ldr	r3, [pc, #164]	; (80006bc <setup_newstate+0x13c>)
 8000616:	2200      	movs	r2, #0
 8000618:	601a      	str	r2, [r3, #0]

		counter_rgy1 = time_red;
 800061a:	4b29      	ldr	r3, [pc, #164]	; (80006c0 <setup_newstate+0x140>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	4a2b      	ldr	r2, [pc, #172]	; (80006cc <setup_newstate+0x14c>)
 8000620:	6013      	str	r3, [r2, #0]
		counter_rgy2 = time_green;
 8000622:	4b28      	ldr	r3, [pc, #160]	; (80006c4 <setup_newstate+0x144>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	4a2a      	ldr	r2, [pc, #168]	; (80006d0 <setup_newstate+0x150>)
 8000628:	6013      	str	r3, [r2, #0]
		traffic_state = RED1_GREEN2;
 800062a:	4b2a      	ldr	r3, [pc, #168]	; (80006d4 <setup_newstate+0x154>)
 800062c:	2207      	movs	r2, #7
 800062e:	601a      	str	r2, [r3, #0]
		break;
 8000630:	e03a      	b.n	80006a8 <setup_newstate+0x128>

	case SET_RED:
		config_state = WAITING;
 8000632:	4b29      	ldr	r3, [pc, #164]	; (80006d8 <setup_newstate+0x158>)
 8000634:	220b      	movs	r2, #11
 8000636:	601a      	str	r2, [r3, #0]
		updateLEDBuffer1(2);
 8000638:	2002      	movs	r0, #2
 800063a:	f000 fbb1 	bl	8000da0 <updateLEDBuffer1>
		new_time = 1;
 800063e:	4b27      	ldr	r3, [pc, #156]	; (80006dc <setup_newstate+0x15c>)
 8000640:	2201      	movs	r2, #1
 8000642:	601a      	str	r2, [r3, #0]
		break;
 8000644:	e030      	b.n	80006a8 <setup_newstate+0x128>

	case SET_AMBER:
		config_state = WAITING;
 8000646:	4b24      	ldr	r3, [pc, #144]	; (80006d8 <setup_newstate+0x158>)
 8000648:	220b      	movs	r2, #11
 800064a:	601a      	str	r2, [r3, #0]
		updateLEDBuffer1(3);
 800064c:	2003      	movs	r0, #3
 800064e:	f000 fba7 	bl	8000da0 <updateLEDBuffer1>
		new_time = 1;
 8000652:	4b22      	ldr	r3, [pc, #136]	; (80006dc <setup_newstate+0x15c>)
 8000654:	2201      	movs	r2, #1
 8000656:	601a      	str	r2, [r3, #0]
		break;
 8000658:	e026      	b.n	80006a8 <setup_newstate+0x128>

	case SET_GREEN:
		config_state = WAITING;
 800065a:	4b1f      	ldr	r3, [pc, #124]	; (80006d8 <setup_newstate+0x158>)
 800065c:	220b      	movs	r2, #11
 800065e:	601a      	str	r2, [r3, #0]
		updateLEDBuffer1(4);
 8000660:	2004      	movs	r0, #4
 8000662:	f000 fb9d 	bl	8000da0 <updateLEDBuffer1>
		new_time = 1;
 8000666:	4b1d      	ldr	r3, [pc, #116]	; (80006dc <setup_newstate+0x15c>)
 8000668:	2201      	movs	r2, #1
 800066a:	601a      	str	r2, [r3, #0]
		break;
 800066c:	e01c      	b.n	80006a8 <setup_newstate+0x128>

	case ERROR_RY:
		set_rgy1( 0b110 );
 800066e:	2006      	movs	r0, #6
 8000670:	f000 f9f0 	bl	8000a54 <set_rgy1>
		set_rgy2( 0b110 );
 8000674:	2006      	movs	r0, #6
 8000676:	f000 fa1b 	bl	8000ab0 <set_rgy2>

		updateLEDBuffer1(-2);
 800067a:	f06f 0001 	mvn.w	r0, #1
 800067e:	f000 fb8f 	bl	8000da0 <updateLEDBuffer1>
		updateLEDBuffer2(-3);
 8000682:	f06f 0002 	mvn.w	r0, #2
 8000686:	f000 fbd3 	bl	8000e30 <updateLEDBuffer2>
		break;
 800068a:	e00d      	b.n	80006a8 <setup_newstate+0x128>

	case ERROR_G:
		updateLEDBuffer1(-2);
 800068c:	f06f 0001 	mvn.w	r0, #1
 8000690:	f000 fb86 	bl	8000da0 <updateLEDBuffer1>
		updateLEDBuffer2(new_red - new_amber);
 8000694:	4b07      	ldr	r3, [pc, #28]	; (80006b4 <setup_newstate+0x134>)
 8000696:	681a      	ldr	r2, [r3, #0]
 8000698:	4b08      	ldr	r3, [pc, #32]	; (80006bc <setup_newstate+0x13c>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	1ad3      	subs	r3, r2, r3
 800069e:	4618      	mov	r0, r3
 80006a0:	f000 fbc6 	bl	8000e30 <updateLEDBuffer2>
		return;
 80006a4:	e000      	b.n	80006a8 <setup_newstate+0x128>
		break;

	default:
		break;
 80006a6:	bf00      	nop
	}
}
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	2000005c 	.word	0x2000005c
 80006b0:	20000058 	.word	0x20000058
 80006b4:	20000060 	.word	0x20000060
 80006b8:	20000064 	.word	0x20000064
 80006bc:	20000068 	.word	0x20000068
 80006c0:	2000000c 	.word	0x2000000c
 80006c4:	20000014 	.word	0x20000014
 80006c8:	20000010 	.word	0x20000010
 80006cc:	2000006c 	.word	0x2000006c
 80006d0:	20000070 	.word	0x20000070
 80006d4:	20000000 	.word	0x20000000
 80006d8:	20000004 	.word	0x20000004
 80006dc:	20000008 	.word	0x20000008

080006e0 <immediately_press_handler>:

void immediately_press_handler(int idx){
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b082      	sub	sp, #8
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
	toggle_rgy(0b111);
 80006e8:	2007      	movs	r0, #7
 80006ea:	f000 fa0f 	bl	8000b0c <toggle_rgy>

	switch(idx){
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	2b02      	cmp	r3, #2
 80006f2:	d04f      	beq.n	8000794 <immediately_press_handler+0xb4>
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	2b02      	cmp	r3, #2
 80006f8:	f300 80bc 	bgt.w	8000874 <immediately_press_handler+0x194>
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d003      	beq.n	800070a <immediately_press_handler+0x2a>
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	2b01      	cmp	r3, #1
 8000706:	d035      	beq.n	8000774 <immediately_press_handler+0x94>
		default:
			break;
		}
	}

}
 8000708:	e0b4      	b.n	8000874 <immediately_press_handler+0x194>
		switch(state){
 800070a:	4b5c      	ldr	r3, [pc, #368]	; (800087c <immediately_press_handler+0x19c>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	2b06      	cmp	r3, #6
 8000710:	d82c      	bhi.n	800076c <immediately_press_handler+0x8c>
 8000712:	a201      	add	r2, pc, #4	; (adr r2, 8000718 <immediately_press_handler+0x38>)
 8000714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000718:	08000735 	.word	0x08000735
 800071c:	0800073d 	.word	0x0800073d
 8000720:	08000745 	.word	0x08000745
 8000724:	0800074d 	.word	0x0800074d
 8000728:	08000755 	.word	0x08000755
 800072c:	0800075d 	.word	0x0800075d
 8000730:	08000765 	.word	0x08000765
			state = NORMAL;
 8000734:	4b51      	ldr	r3, [pc, #324]	; (800087c <immediately_press_handler+0x19c>)
 8000736:	2201      	movs	r2, #1
 8000738:	601a      	str	r2, [r3, #0]
			break;
 800073a:	e018      	b.n	800076e <immediately_press_handler+0x8e>
			state = SET_RED;
 800073c:	4b4f      	ldr	r3, [pc, #316]	; (800087c <immediately_press_handler+0x19c>)
 800073e:	2202      	movs	r2, #2
 8000740:	601a      	str	r2, [r3, #0]
			break;
 8000742:	e014      	b.n	800076e <immediately_press_handler+0x8e>
			state = SET_AMBER;
 8000744:	4b4d      	ldr	r3, [pc, #308]	; (800087c <immediately_press_handler+0x19c>)
 8000746:	2203      	movs	r2, #3
 8000748:	601a      	str	r2, [r3, #0]
			break;
 800074a:	e010      	b.n	800076e <immediately_press_handler+0x8e>
			state = SET_GREEN;
 800074c:	4b4b      	ldr	r3, [pc, #300]	; (800087c <immediately_press_handler+0x19c>)
 800074e:	2204      	movs	r2, #4
 8000750:	601a      	str	r2, [r3, #0]
			break;
 8000752:	e00c      	b.n	800076e <immediately_press_handler+0x8e>
			state = NORMAL;
 8000754:	4b49      	ldr	r3, [pc, #292]	; (800087c <immediately_press_handler+0x19c>)
 8000756:	2201      	movs	r2, #1
 8000758:	601a      	str	r2, [r3, #0]
			break;
 800075a:	e008      	b.n	800076e <immediately_press_handler+0x8e>
			state = SET_RED;
 800075c:	4b47      	ldr	r3, [pc, #284]	; (800087c <immediately_press_handler+0x19c>)
 800075e:	2202      	movs	r2, #2
 8000760:	601a      	str	r2, [r3, #0]
			break;
 8000762:	e004      	b.n	800076e <immediately_press_handler+0x8e>
			state = SET_RED;
 8000764:	4b45      	ldr	r3, [pc, #276]	; (800087c <immediately_press_handler+0x19c>)
 8000766:	2202      	movs	r2, #2
 8000768:	601a      	str	r2, [r3, #0]
			break;
 800076a:	e000      	b.n	800076e <immediately_press_handler+0x8e>
			break;
 800076c:	bf00      	nop
		setup_newstate();
 800076e:	f7ff ff07 	bl	8000580 <setup_newstate>
		break;
 8000772:	e07f      	b.n	8000874 <immediately_press_handler+0x194>
		if(state == SET_RED || state == SET_GREEN || state == SET_AMBER){
 8000774:	4b41      	ldr	r3, [pc, #260]	; (800087c <immediately_press_handler+0x19c>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	2b02      	cmp	r3, #2
 800077a:	d007      	beq.n	800078c <immediately_press_handler+0xac>
 800077c:	4b3f      	ldr	r3, [pc, #252]	; (800087c <immediately_press_handler+0x19c>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	2b04      	cmp	r3, #4
 8000782:	d003      	beq.n	800078c <immediately_press_handler+0xac>
 8000784:	4b3d      	ldr	r3, [pc, #244]	; (800087c <immediately_press_handler+0x19c>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	2b03      	cmp	r3, #3
 800078a:	d170      	bne.n	800086e <immediately_press_handler+0x18e>
			config_state = SINGLE_INCREMENT;
 800078c:	4b3c      	ldr	r3, [pc, #240]	; (8000880 <immediately_press_handler+0x1a0>)
 800078e:	220c      	movs	r2, #12
 8000790:	601a      	str	r2, [r3, #0]
		break;
 8000792:	e06c      	b.n	800086e <immediately_press_handler+0x18e>
		switch(state){
 8000794:	4b39      	ldr	r3, [pc, #228]	; (800087c <immediately_press_handler+0x19c>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	3b02      	subs	r3, #2
 800079a:	2b04      	cmp	r3, #4
 800079c:	d869      	bhi.n	8000872 <immediately_press_handler+0x192>
 800079e:	a201      	add	r2, pc, #4	; (adr r2, 80007a4 <immediately_press_handler+0xc4>)
 80007a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007a4:	080007b9 	.word	0x080007b9
 80007a8:	080007d3 	.word	0x080007d3
 80007ac:	0800080d 	.word	0x0800080d
 80007b0:	08000855 	.word	0x08000855
 80007b4:	08000873 	.word	0x08000873
			setTimer(2, 2000);
 80007b8:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80007bc:	2002      	movs	r0, #2
 80007be:	f000 fd13 	bl	80011e8 <setTimer>
			new_red = new_time;
 80007c2:	4b30      	ldr	r3, [pc, #192]	; (8000884 <immediately_press_handler+0x1a4>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	4a30      	ldr	r2, [pc, #192]	; (8000888 <immediately_press_handler+0x1a8>)
 80007c8:	6013      	str	r3, [r2, #0]
			config_state = ACCEPT;
 80007ca:	4b2d      	ldr	r3, [pc, #180]	; (8000880 <immediately_press_handler+0x1a0>)
 80007cc:	220e      	movs	r2, #14
 80007ce:	601a      	str	r2, [r3, #0]
			break;
 80007d0:	e050      	b.n	8000874 <immediately_press_handler+0x194>
			if(new_time < new_red || new_red == 0){
 80007d2:	4b2c      	ldr	r3, [pc, #176]	; (8000884 <immediately_press_handler+0x1a4>)
 80007d4:	681a      	ldr	r2, [r3, #0]
 80007d6:	4b2c      	ldr	r3, [pc, #176]	; (8000888 <immediately_press_handler+0x1a8>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	429a      	cmp	r2, r3
 80007dc:	db03      	blt.n	80007e6 <immediately_press_handler+0x106>
 80007de:	4b2a      	ldr	r3, [pc, #168]	; (8000888 <immediately_press_handler+0x1a8>)
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d10c      	bne.n	8000800 <immediately_press_handler+0x120>
				setTimer(2, 2000);
 80007e6:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80007ea:	2002      	movs	r0, #2
 80007ec:	f000 fcfc 	bl	80011e8 <setTimer>
				new_amber = new_time;
 80007f0:	4b24      	ldr	r3, [pc, #144]	; (8000884 <immediately_press_handler+0x1a4>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	4a25      	ldr	r2, [pc, #148]	; (800088c <immediately_press_handler+0x1ac>)
 80007f6:	6013      	str	r3, [r2, #0]
				config_state = ACCEPT;
 80007f8:	4b21      	ldr	r3, [pc, #132]	; (8000880 <immediately_press_handler+0x1a0>)
 80007fa:	220e      	movs	r2, #14
 80007fc:	601a      	str	r2, [r3, #0]
			break;
 80007fe:	e039      	b.n	8000874 <immediately_press_handler+0x194>
				state = ERROR_RY;
 8000800:	4b1e      	ldr	r3, [pc, #120]	; (800087c <immediately_press_handler+0x19c>)
 8000802:	2206      	movs	r2, #6
 8000804:	601a      	str	r2, [r3, #0]
				setup_newstate();
 8000806:	f7ff febb 	bl	8000580 <setup_newstate>
			break;
 800080a:	e033      	b.n	8000874 <immediately_press_handler+0x194>
			if(new_time == new_red - new_amber || new_red == 0 || new_amber == 0){
 800080c:	4b1e      	ldr	r3, [pc, #120]	; (8000888 <immediately_press_handler+0x1a8>)
 800080e:	681a      	ldr	r2, [r3, #0]
 8000810:	4b1e      	ldr	r3, [pc, #120]	; (800088c <immediately_press_handler+0x1ac>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	1ad2      	subs	r2, r2, r3
 8000816:	4b1b      	ldr	r3, [pc, #108]	; (8000884 <immediately_press_handler+0x1a4>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	429a      	cmp	r2, r3
 800081c:	d007      	beq.n	800082e <immediately_press_handler+0x14e>
 800081e:	4b1a      	ldr	r3, [pc, #104]	; (8000888 <immediately_press_handler+0x1a8>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	2b00      	cmp	r3, #0
 8000824:	d003      	beq.n	800082e <immediately_press_handler+0x14e>
 8000826:	4b19      	ldr	r3, [pc, #100]	; (800088c <immediately_press_handler+0x1ac>)
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	2b00      	cmp	r3, #0
 800082c:	d10c      	bne.n	8000848 <immediately_press_handler+0x168>
				setTimer(2, 2000);
 800082e:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8000832:	2002      	movs	r0, #2
 8000834:	f000 fcd8 	bl	80011e8 <setTimer>
				new_green = new_time;
 8000838:	4b12      	ldr	r3, [pc, #72]	; (8000884 <immediately_press_handler+0x1a4>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	4a14      	ldr	r2, [pc, #80]	; (8000890 <immediately_press_handler+0x1b0>)
 800083e:	6013      	str	r3, [r2, #0]
				config_state = ACCEPT;
 8000840:	4b0f      	ldr	r3, [pc, #60]	; (8000880 <immediately_press_handler+0x1a0>)
 8000842:	220e      	movs	r2, #14
 8000844:	601a      	str	r2, [r3, #0]
			break;
 8000846:	e015      	b.n	8000874 <immediately_press_handler+0x194>
				state = ERROR_G;
 8000848:	4b0c      	ldr	r3, [pc, #48]	; (800087c <immediately_press_handler+0x19c>)
 800084a:	2205      	movs	r2, #5
 800084c:	601a      	str	r2, [r3, #0]
				setup_newstate();
 800084e:	f7ff fe97 	bl	8000580 <setup_newstate>
			break;
 8000852:	e00f      	b.n	8000874 <immediately_press_handler+0x194>
			new_green = new_red - new_amber;
 8000854:	4b0c      	ldr	r3, [pc, #48]	; (8000888 <immediately_press_handler+0x1a8>)
 8000856:	681a      	ldr	r2, [r3, #0]
 8000858:	4b0c      	ldr	r3, [pc, #48]	; (800088c <immediately_press_handler+0x1ac>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	1ad3      	subs	r3, r2, r3
 800085e:	4a0c      	ldr	r2, [pc, #48]	; (8000890 <immediately_press_handler+0x1b0>)
 8000860:	6013      	str	r3, [r2, #0]
			state = NORMAL;
 8000862:	4b06      	ldr	r3, [pc, #24]	; (800087c <immediately_press_handler+0x19c>)
 8000864:	2201      	movs	r2, #1
 8000866:	601a      	str	r2, [r3, #0]
			setup_newstate();
 8000868:	f7ff fe8a 	bl	8000580 <setup_newstate>
			break;
 800086c:	e002      	b.n	8000874 <immediately_press_handler+0x194>
		break;
 800086e:	bf00      	nop
 8000870:	e000      	b.n	8000874 <immediately_press_handler+0x194>
			break;
 8000872:	bf00      	nop
}
 8000874:	bf00      	nop
 8000876:	3708      	adds	r7, #8
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}
 800087c:	20000058 	.word	0x20000058
 8000880:	20000004 	.word	0x20000004
 8000884:	20000008 	.word	0x20000008
 8000888:	20000060 	.word	0x20000060
 800088c:	20000068 	.word	0x20000068
 8000890:	20000064 	.word	0x20000064

08000894 <immediately_1s_press>:
void immediately_1s_press(int idx){
 8000894:	b580      	push	{r7, lr}
 8000896:	b082      	sub	sp, #8
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
	if(idx != 1) return;
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	2b01      	cmp	r3, #1
 80008a0:	d104      	bne.n	80008ac <immediately_1s_press+0x18>
	setTimer(1, 100);
 80008a2:	2164      	movs	r1, #100	; 0x64
 80008a4:	2001      	movs	r0, #1
 80008a6:	f000 fc9f 	bl	80011e8 <setTimer>
 80008aa:	e000      	b.n	80008ae <immediately_1s_press+0x1a>
	if(idx != 1) return;
 80008ac:	bf00      	nop
}
 80008ae:	3708      	adds	r7, #8
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}

080008b4 <continuously_press_handler>:

void continuously_press_handler(int idx){
 80008b4:	b480      	push	{r7}
 80008b6:	b083      	sub	sp, #12
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
	if(idx != 1) return;
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	2b01      	cmp	r3, #1
 80008c0:	d103      	bne.n	80008ca <continuously_press_handler+0x16>
	config_state = CONTINUOUS_INCREMENT;
 80008c2:	4b04      	ldr	r3, [pc, #16]	; (80008d4 <continuously_press_handler+0x20>)
 80008c4:	220d      	movs	r2, #13
 80008c6:	601a      	str	r2, [r3, #0]
 80008c8:	e000      	b.n	80008cc <continuously_press_handler+0x18>
	if(idx != 1) return;
 80008ca:	bf00      	nop
}
 80008cc:	370c      	adds	r7, #12
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bc80      	pop	{r7}
 80008d2:	4770      	bx	lr
 80008d4:	20000004 	.word	0x20000004

080008d8 <button_reading>:
static uint8_t flagForButtonPress1s[N0_OF_BUTTONS];
//we define counter for automatically increasing the value
//after the button is pressed more than 1 second.
static uint16_t counterForButtonPress1s[N0_OF_BUTTONS];

void button_reading(void){
 80008d8:	b580      	push	{r7, lr}
 80008da:	b082      	sub	sp, #8
 80008dc:	af00      	add	r7, sp, #0
    for(int i = 0; i < N0_OF_BUTTONS; i ++){
 80008de:	2300      	movs	r3, #0
 80008e0:	607b      	str	r3, [r7, #4]
 80008e2:	e06f      	b.n	80009c4 <button_reading+0xec>

        GPIO_PinState current_pin_state;
        switch(i) {
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	2b02      	cmp	r3, #2
 80008e8:	d017      	beq.n	800091a <button_reading+0x42>
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	2b02      	cmp	r3, #2
 80008ee:	dc1b      	bgt.n	8000928 <button_reading+0x50>
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d003      	beq.n	80008fe <button_reading+0x26>
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	2b01      	cmp	r3, #1
 80008fa:	d007      	beq.n	800090c <button_reading+0x34>
 80008fc:	e014      	b.n	8000928 <button_reading+0x50>
            case 0: // BUTTON1
                current_pin_state = HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);
 80008fe:	2104      	movs	r1, #4
 8000900:	4834      	ldr	r0, [pc, #208]	; (80009d4 <button_reading+0xfc>)
 8000902:	f000 fff1 	bl	80018e8 <HAL_GPIO_ReadPin>
 8000906:	4603      	mov	r3, r0
 8000908:	70fb      	strb	r3, [r7, #3]
                break;
 800090a:	e010      	b.n	800092e <button_reading+0x56>
            case 1: // BUTTON2
                current_pin_state = HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);
 800090c:	2108      	movs	r1, #8
 800090e:	4831      	ldr	r0, [pc, #196]	; (80009d4 <button_reading+0xfc>)
 8000910:	f000 ffea 	bl	80018e8 <HAL_GPIO_ReadPin>
 8000914:	4603      	mov	r3, r0
 8000916:	70fb      	strb	r3, [r7, #3]
                break;
 8000918:	e009      	b.n	800092e <button_reading+0x56>
            case 2: // BUTTON3
                current_pin_state = HAL_GPIO_ReadPin(BUTTON3_GPIO_Port, BUTTON3_Pin);
 800091a:	2110      	movs	r1, #16
 800091c:	482d      	ldr	r0, [pc, #180]	; (80009d4 <button_reading+0xfc>)
 800091e:	f000 ffe3 	bl	80018e8 <HAL_GPIO_ReadPin>
 8000922:	4603      	mov	r3, r0
 8000924:	70fb      	strb	r3, [r7, #3]
                break;
 8000926:	e002      	b.n	800092e <button_reading+0x56>
            default:
                current_pin_state = BUTTON_IS_RELEASED;
 8000928:	2301      	movs	r3, #1
 800092a:	70fb      	strb	r3, [r7, #3]
                break;
 800092c:	bf00      	nop

        }


        debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 800092e:	4a2a      	ldr	r2, [pc, #168]	; (80009d8 <button_reading+0x100>)
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	4413      	add	r3, r2
 8000934:	7819      	ldrb	r1, [r3, #0]
 8000936:	4a29      	ldr	r2, [pc, #164]	; (80009dc <button_reading+0x104>)
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	4413      	add	r3, r2
 800093c:	460a      	mov	r2, r1
 800093e:	701a      	strb	r2, [r3, #0]
        debounceButtonBuffer1[i] = current_pin_state;
 8000940:	4a25      	ldr	r2, [pc, #148]	; (80009d8 <button_reading+0x100>)
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	4413      	add	r3, r2
 8000946:	78fa      	ldrb	r2, [r7, #3]
 8000948:	701a      	strb	r2, [r3, #0]


        if(debounceButtonBuffer1[i] == debounceButtonBuffer2[i])
 800094a:	4a23      	ldr	r2, [pc, #140]	; (80009d8 <button_reading+0x100>)
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	4413      	add	r3, r2
 8000950:	781a      	ldrb	r2, [r3, #0]
 8000952:	4922      	ldr	r1, [pc, #136]	; (80009dc <button_reading+0x104>)
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	440b      	add	r3, r1
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	429a      	cmp	r2, r3
 800095c:	d108      	bne.n	8000970 <button_reading+0x98>
            buttonBuffer[i] = debounceButtonBuffer1[i];
 800095e:	4a1e      	ldr	r2, [pc, #120]	; (80009d8 <button_reading+0x100>)
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	4413      	add	r3, r2
 8000964:	7819      	ldrb	r1, [r3, #0]
 8000966:	4a1e      	ldr	r2, [pc, #120]	; (80009e0 <button_reading+0x108>)
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	4413      	add	r3, r2
 800096c:	460a      	mov	r2, r1
 800096e:	701a      	strb	r2, [r3, #0]

        if(buttonBuffer[i] == BUTTON_IS_PRESSED){
 8000970:	4a1b      	ldr	r2, [pc, #108]	; (80009e0 <button_reading+0x108>)
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	4413      	add	r3, r2
 8000976:	781b      	ldrb	r3, [r3, #0]
 8000978:	2b00      	cmp	r3, #0
 800097a:	d116      	bne.n	80009aa <button_reading+0xd2>
            //if a button is pressed, we start counting
            if(counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING){
 800097c:	4a19      	ldr	r2, [pc, #100]	; (80009e4 <button_reading+0x10c>)
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000984:	2b63      	cmp	r3, #99	; 0x63
 8000986:	d80a      	bhi.n	800099e <button_reading+0xc6>
                counterForButtonPress1s[i]++;
 8000988:	4a16      	ldr	r2, [pc, #88]	; (80009e4 <button_reading+0x10c>)
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000990:	3301      	adds	r3, #1
 8000992:	b299      	uxth	r1, r3
 8000994:	4a13      	ldr	r2, [pc, #76]	; (80009e4 <button_reading+0x10c>)
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800099c:	e00f      	b.n	80009be <button_reading+0xe6>
            } else {
                //the flag is turned on when 1 second has passed
                //since the button is pressed.
                flagForButtonPress1s[i] = 1;
 800099e:	4a12      	ldr	r2, [pc, #72]	; (80009e8 <button_reading+0x110>)
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	4413      	add	r3, r2
 80009a4:	2201      	movs	r2, #1
 80009a6:	701a      	strb	r2, [r3, #0]
 80009a8:	e009      	b.n	80009be <button_reading+0xe6>
                //todo
            }
        } else {
            counterForButtonPress1s[i] = 0;
 80009aa:	4a0e      	ldr	r2, [pc, #56]	; (80009e4 <button_reading+0x10c>)
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	2100      	movs	r1, #0
 80009b0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            flagForButtonPress1s[i] = 0;
 80009b4:	4a0c      	ldr	r2, [pc, #48]	; (80009e8 <button_reading+0x110>)
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	4413      	add	r3, r2
 80009ba:	2200      	movs	r2, #0
 80009bc:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < N0_OF_BUTTONS; i ++){
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	3301      	adds	r3, #1
 80009c2:	607b      	str	r3, [r7, #4]
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	2b02      	cmp	r3, #2
 80009c8:	dd8c      	ble.n	80008e4 <button_reading+0xc>
        }
    }
}
 80009ca:	bf00      	nop
 80009cc:	bf00      	nop
 80009ce:	3708      	adds	r7, #8
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	40010800 	.word	0x40010800
 80009d8:	2000001c 	.word	0x2000001c
 80009dc:	20000020 	.word	0x20000020
 80009e0:	20000018 	.word	0x20000018
 80009e4:	2000007c 	.word	0x2000007c
 80009e8:	20000078 	.word	0x20000078

080009ec <is_button_pressed>:


unsigned char is_button_pressed(uint8_t index){
 80009ec:	b480      	push	{r7}
 80009ee:	b083      	sub	sp, #12
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	4603      	mov	r3, r0
 80009f4:	71fb      	strb	r3, [r7, #7]
    if(index >= N0_OF_BUTTONS) return 0;
 80009f6:	79fb      	ldrb	r3, [r7, #7]
 80009f8:	2b02      	cmp	r3, #2
 80009fa:	d901      	bls.n	8000a00 <is_button_pressed+0x14>
 80009fc:	2300      	movs	r3, #0
 80009fe:	e007      	b.n	8000a10 <is_button_pressed+0x24>
    return (buttonBuffer[index] == BUTTON_IS_PRESSED);
 8000a00:	79fb      	ldrb	r3, [r7, #7]
 8000a02:	4a06      	ldr	r2, [pc, #24]	; (8000a1c <is_button_pressed+0x30>)
 8000a04:	5cd3      	ldrb	r3, [r2, r3]
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	bf0c      	ite	eq
 8000a0a:	2301      	moveq	r3, #1
 8000a0c:	2300      	movne	r3, #0
 8000a0e:	b2db      	uxtb	r3, r3
}
 8000a10:	4618      	mov	r0, r3
 8000a12:	370c      	adds	r7, #12
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bc80      	pop	{r7}
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop
 8000a1c:	20000018 	.word	0x20000018

08000a20 <is_button_pressed_1s>:

// Program 1.3: Checking if a button is pressed for more than 1 second
unsigned char is_button_pressed_1s(unsigned char index){
 8000a20:	b480      	push	{r7}
 8000a22:	b083      	sub	sp, #12
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	4603      	mov	r3, r0
 8000a28:	71fb      	strb	r3, [r7, #7]
    if(index >= N0_OF_BUTTONS) return 0xff;
 8000a2a:	79fb      	ldrb	r3, [r7, #7]
 8000a2c:	2b02      	cmp	r3, #2
 8000a2e:	d901      	bls.n	8000a34 <is_button_pressed_1s+0x14>
 8000a30:	23ff      	movs	r3, #255	; 0xff
 8000a32:	e007      	b.n	8000a44 <is_button_pressed_1s+0x24>
    return (flagForButtonPress1s[index] == 1);
 8000a34:	79fb      	ldrb	r3, [r7, #7]
 8000a36:	4a06      	ldr	r2, [pc, #24]	; (8000a50 <is_button_pressed_1s+0x30>)
 8000a38:	5cd3      	ldrb	r3, [r2, r3]
 8000a3a:	2b01      	cmp	r3, #1
 8000a3c:	bf0c      	ite	eq
 8000a3e:	2301      	moveq	r3, #1
 8000a40:	2300      	movne	r3, #0
 8000a42:	b2db      	uxtb	r3, r3
}
 8000a44:	4618      	mov	r0, r3
 8000a46:	370c      	adds	r7, #12
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bc80      	pop	{r7}
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop
 8000a50:	20000078 	.word	0x20000078

08000a54 <set_rgy1>:
#include "main.h"

int led_buffer[4] = {0, 0, 0, 0};
static const uint8_t SEG_TABLE[15] = {0x40, 0x79, 0x24, 0x30, 0x19, 0x12, 0x02, 0x78, 0x00, 0x10, 0x08, 0x46, 0x06, 0x4E, 0x48};

void set_rgy1(uint8_t n) {
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(RED_1_LED_GPIO_Port, RED_1_LED_Pin, (n >> 2) & 1);
 8000a5e:	79fb      	ldrb	r3, [r7, #7]
 8000a60:	089b      	lsrs	r3, r3, #2
 8000a62:	b2db      	uxtb	r3, r3
 8000a64:	f003 0301 	and.w	r3, r3, #1
 8000a68:	b2db      	uxtb	r3, r3
 8000a6a:	461a      	mov	r2, r3
 8000a6c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a70:	480e      	ldr	r0, [pc, #56]	; (8000aac <set_rgy1+0x58>)
 8000a72:	f000 ff50 	bl	8001916 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GREEN_1_LED_GPIO_Port, GREEN_1_LED_Pin, (n >> 1) & 1);
 8000a76:	79fb      	ldrb	r3, [r7, #7]
 8000a78:	085b      	lsrs	r3, r3, #1
 8000a7a:	b2db      	uxtb	r3, r3
 8000a7c:	f003 0301 	and.w	r3, r3, #1
 8000a80:	b2db      	uxtb	r3, r3
 8000a82:	461a      	mov	r2, r3
 8000a84:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a88:	4808      	ldr	r0, [pc, #32]	; (8000aac <set_rgy1+0x58>)
 8000a8a:	f000 ff44 	bl	8001916 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(YELLOW_1_LED_GPIO_Port, YELLOW_1_LED_Pin, n & 1);
 8000a8e:	79fb      	ldrb	r3, [r7, #7]
 8000a90:	f003 0301 	and.w	r3, r3, #1
 8000a94:	b2db      	uxtb	r3, r3
 8000a96:	461a      	mov	r2, r3
 8000a98:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a9c:	4803      	ldr	r0, [pc, #12]	; (8000aac <set_rgy1+0x58>)
 8000a9e:	f000 ff3a 	bl	8001916 <HAL_GPIO_WritePin>
}
 8000aa2:	bf00      	nop
 8000aa4:	3708      	adds	r7, #8
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	40010800 	.word	0x40010800

08000ab0 <set_rgy2>:
void set_rgy2(uint8_t n) {
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(RED_2_LED_GPIO_Port, RED_2_LED_Pin, (n >> 2) & 1);
 8000aba:	79fb      	ldrb	r3, [r7, #7]
 8000abc:	089b      	lsrs	r3, r3, #2
 8000abe:	b2db      	uxtb	r3, r3
 8000ac0:	f003 0301 	and.w	r3, r3, #1
 8000ac4:	b2db      	uxtb	r3, r3
 8000ac6:	461a      	mov	r2, r3
 8000ac8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000acc:	480e      	ldr	r0, [pc, #56]	; (8000b08 <set_rgy2+0x58>)
 8000ace:	f000 ff22 	bl	8001916 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GREEN_2_LED_GPIO_Port, GREEN_2_LED_Pin, (n >> 1) & 1);
 8000ad2:	79fb      	ldrb	r3, [r7, #7]
 8000ad4:	085b      	lsrs	r3, r3, #1
 8000ad6:	b2db      	uxtb	r3, r3
 8000ad8:	f003 0301 	and.w	r3, r3, #1
 8000adc:	b2db      	uxtb	r3, r3
 8000ade:	461a      	mov	r2, r3
 8000ae0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ae4:	4808      	ldr	r0, [pc, #32]	; (8000b08 <set_rgy2+0x58>)
 8000ae6:	f000 ff16 	bl	8001916 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(YELLOW_2_LED_GPIO_Port, YELLOW_2_LED_Pin, n & 1);
 8000aea:	79fb      	ldrb	r3, [r7, #7]
 8000aec:	f003 0301 	and.w	r3, r3, #1
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	461a      	mov	r2, r3
 8000af4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000af8:	4803      	ldr	r0, [pc, #12]	; (8000b08 <set_rgy2+0x58>)
 8000afa:	f000 ff0c 	bl	8001916 <HAL_GPIO_WritePin>
}
 8000afe:	bf00      	nop
 8000b00:	3708      	adds	r7, #8
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	40010800 	.word	0x40010800

08000b0c <toggle_rgy>:

void toggle_rgy(uint8_t n){
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	4603      	mov	r3, r0
 8000b14:	71fb      	strb	r3, [r7, #7]
	if(n == 0b111) HAL_GPIO_TogglePin ( RED_LED_GPIO_Port , RED_LED_Pin );
 8000b16:	79fb      	ldrb	r3, [r7, #7]
 8000b18:	2b07      	cmp	r3, #7
 8000b1a:	d103      	bne.n	8000b24 <toggle_rgy+0x18>
 8000b1c:	2120      	movs	r1, #32
 8000b1e:	481c      	ldr	r0, [pc, #112]	; (8000b90 <toggle_rgy+0x84>)
 8000b20:	f000 ff11 	bl	8001946 <HAL_GPIO_TogglePin>

	if( !((n >> 2) & 1) ){
 8000b24:	79fb      	ldrb	r3, [r7, #7]
 8000b26:	089b      	lsrs	r3, r3, #2
 8000b28:	b2db      	uxtb	r3, r3
 8000b2a:	f003 0301 	and.w	r3, r3, #1
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d109      	bne.n	8000b46 <toggle_rgy+0x3a>
		HAL_GPIO_TogglePin ( RED_1_LED_GPIO_Port , RED_1_LED_Pin );
 8000b32:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b36:	4816      	ldr	r0, [pc, #88]	; (8000b90 <toggle_rgy+0x84>)
 8000b38:	f000 ff05 	bl	8001946 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin ( RED_2_LED_GPIO_Port , RED_2_LED_Pin );
 8000b3c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b40:	4813      	ldr	r0, [pc, #76]	; (8000b90 <toggle_rgy+0x84>)
 8000b42:	f000 ff00 	bl	8001946 <HAL_GPIO_TogglePin>
	}

	if( !((n >> 1) & 1) ){
 8000b46:	79fb      	ldrb	r3, [r7, #7]
 8000b48:	085b      	lsrs	r3, r3, #1
 8000b4a:	b2db      	uxtb	r3, r3
 8000b4c:	f003 0301 	and.w	r3, r3, #1
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d109      	bne.n	8000b68 <toggle_rgy+0x5c>
		HAL_GPIO_TogglePin ( GREEN_1_LED_GPIO_Port , GREEN_1_LED_Pin );
 8000b54:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b58:	480d      	ldr	r0, [pc, #52]	; (8000b90 <toggle_rgy+0x84>)
 8000b5a:	f000 fef4 	bl	8001946 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin ( GREEN_2_LED_GPIO_Port , GREEN_2_LED_Pin );
 8000b5e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b62:	480b      	ldr	r0, [pc, #44]	; (8000b90 <toggle_rgy+0x84>)
 8000b64:	f000 feef 	bl	8001946 <HAL_GPIO_TogglePin>
	}

	if( !((n >> 0) & 1) ){
 8000b68:	79fb      	ldrb	r3, [r7, #7]
 8000b6a:	f003 0301 	and.w	r3, r3, #1
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d109      	bne.n	8000b86 <toggle_rgy+0x7a>
		HAL_GPIO_TogglePin ( YELLOW_1_LED_GPIO_Port , YELLOW_1_LED_Pin );
 8000b72:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b76:	4806      	ldr	r0, [pc, #24]	; (8000b90 <toggle_rgy+0x84>)
 8000b78:	f000 fee5 	bl	8001946 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin ( YELLOW_2_LED_GPIO_Port , YELLOW_2_LED_Pin );
 8000b7c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b80:	4803      	ldr	r0, [pc, #12]	; (8000b90 <toggle_rgy+0x84>)
 8000b82:	f000 fee0 	bl	8001946 <HAL_GPIO_TogglePin>
	}
}
 8000b86:	bf00      	nop
 8000b88:	3708      	adds	r7, #8
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	40010800 	.word	0x40010800

08000b94 <display7SEG>:

void display7SEG(int num){
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b084      	sub	sp, #16
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]


    uint8_t seg = SEG_TABLE[num];
 8000b9c:	4a29      	ldr	r2, [pc, #164]	; (8000c44 <display7SEG+0xb0>)
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	4413      	add	r3, r2
 8000ba2:	781b      	ldrb	r3, [r3, #0]
 8000ba4:	73fb      	strb	r3, [r7, #15]

    HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, (seg >> 0) & 1);
 8000ba6:	7bfb      	ldrb	r3, [r7, #15]
 8000ba8:	f003 0301 	and.w	r3, r3, #1
 8000bac:	b2db      	uxtb	r3, r3
 8000bae:	461a      	mov	r2, r3
 8000bb0:	2101      	movs	r1, #1
 8000bb2:	4825      	ldr	r0, [pc, #148]	; (8000c48 <display7SEG+0xb4>)
 8000bb4:	f000 feaf 	bl	8001916 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, (seg >> 1) & 1);
 8000bb8:	7bfb      	ldrb	r3, [r7, #15]
 8000bba:	085b      	lsrs	r3, r3, #1
 8000bbc:	b2db      	uxtb	r3, r3
 8000bbe:	f003 0301 	and.w	r3, r3, #1
 8000bc2:	b2db      	uxtb	r3, r3
 8000bc4:	461a      	mov	r2, r3
 8000bc6:	2102      	movs	r1, #2
 8000bc8:	481f      	ldr	r0, [pc, #124]	; (8000c48 <display7SEG+0xb4>)
 8000bca:	f000 fea4 	bl	8001916 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, (seg >> 2) & 1);
 8000bce:	7bfb      	ldrb	r3, [r7, #15]
 8000bd0:	089b      	lsrs	r3, r3, #2
 8000bd2:	b2db      	uxtb	r3, r3
 8000bd4:	f003 0301 	and.w	r3, r3, #1
 8000bd8:	b2db      	uxtb	r3, r3
 8000bda:	461a      	mov	r2, r3
 8000bdc:	2104      	movs	r1, #4
 8000bde:	481a      	ldr	r0, [pc, #104]	; (8000c48 <display7SEG+0xb4>)
 8000be0:	f000 fe99 	bl	8001916 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, (seg >> 3) & 1);
 8000be4:	7bfb      	ldrb	r3, [r7, #15]
 8000be6:	08db      	lsrs	r3, r3, #3
 8000be8:	b2db      	uxtb	r3, r3
 8000bea:	f003 0301 	and.w	r3, r3, #1
 8000bee:	b2db      	uxtb	r3, r3
 8000bf0:	461a      	mov	r2, r3
 8000bf2:	2108      	movs	r1, #8
 8000bf4:	4814      	ldr	r0, [pc, #80]	; (8000c48 <display7SEG+0xb4>)
 8000bf6:	f000 fe8e 	bl	8001916 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, (seg >> 4) & 1);
 8000bfa:	7bfb      	ldrb	r3, [r7, #15]
 8000bfc:	091b      	lsrs	r3, r3, #4
 8000bfe:	b2db      	uxtb	r3, r3
 8000c00:	f003 0301 	and.w	r3, r3, #1
 8000c04:	b2db      	uxtb	r3, r3
 8000c06:	461a      	mov	r2, r3
 8000c08:	2110      	movs	r1, #16
 8000c0a:	480f      	ldr	r0, [pc, #60]	; (8000c48 <display7SEG+0xb4>)
 8000c0c:	f000 fe83 	bl	8001916 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, (seg >> 5) & 1);
 8000c10:	7bfb      	ldrb	r3, [r7, #15]
 8000c12:	095b      	lsrs	r3, r3, #5
 8000c14:	b2db      	uxtb	r3, r3
 8000c16:	f003 0301 	and.w	r3, r3, #1
 8000c1a:	b2db      	uxtb	r3, r3
 8000c1c:	461a      	mov	r2, r3
 8000c1e:	2120      	movs	r1, #32
 8000c20:	4809      	ldr	r0, [pc, #36]	; (8000c48 <display7SEG+0xb4>)
 8000c22:	f000 fe78 	bl	8001916 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, (seg >> 6) & 1);
 8000c26:	7bfb      	ldrb	r3, [r7, #15]
 8000c28:	099b      	lsrs	r3, r3, #6
 8000c2a:	b2db      	uxtb	r3, r3
 8000c2c:	f003 0301 	and.w	r3, r3, #1
 8000c30:	b2db      	uxtb	r3, r3
 8000c32:	461a      	mov	r2, r3
 8000c34:	2140      	movs	r1, #64	; 0x40
 8000c36:	4804      	ldr	r0, [pc, #16]	; (8000c48 <display7SEG+0xb4>)
 8000c38:	f000 fe6d 	bl	8001916 <HAL_GPIO_WritePin>

}
 8000c3c:	bf00      	nop
 8000c3e:	3710      	adds	r7, #16
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	08002958 	.word	0x08002958
 8000c48:	40010c00 	.word	0x40010c00

08000c4c <update7SEG>:
void update7SEG(int index){
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	3301      	adds	r3, #1
 8000c58:	2b04      	cmp	r3, #4
 8000c5a:	f200 8097 	bhi.w	8000d8c <update7SEG+0x140>
 8000c5e:	a201      	add	r2, pc, #4	; (adr r2, 8000c64 <update7SEG+0x18>)
 8000c60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c64:	08000c79 	.word	0x08000c79
 8000c68:	08000cad 	.word	0x08000cad
 8000c6c:	08000ce5 	.word	0x08000ce5
 8000c70:	08000d1d 	.word	0x08000d1d
 8000c74:	08000d55 	.word	0x08000d55
	switch (index){
	case -1:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 0);
 8000c78:	2200      	movs	r2, #0
 8000c7a:	2140      	movs	r1, #64	; 0x40
 8000c7c:	4846      	ldr	r0, [pc, #280]	; (8000d98 <update7SEG+0x14c>)
 8000c7e:	f000 fe4a 	bl	8001916 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 0);
 8000c82:	2200      	movs	r2, #0
 8000c84:	2180      	movs	r1, #128	; 0x80
 8000c86:	4844      	ldr	r0, [pc, #272]	; (8000d98 <update7SEG+0x14c>)
 8000c88:	f000 fe45 	bl	8001916 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 0);
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c92:	4841      	ldr	r0, [pc, #260]	; (8000d98 <update7SEG+0x14c>)
 8000c94:	f000 fe3f 	bl	8001916 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 0);
 8000c98:	2200      	movs	r2, #0
 8000c9a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c9e:	483e      	ldr	r0, [pc, #248]	; (8000d98 <update7SEG+0x14c>)
 8000ca0:	f000 fe39 	bl	8001916 <HAL_GPIO_WritePin>
		display7SEG(8);
 8000ca4:	2008      	movs	r0, #8
 8000ca6:	f7ff ff75 	bl	8000b94 <display7SEG>
		break;
 8000caa:	e070      	b.n	8000d8e <update7SEG+0x142>
	case 0:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 0);
 8000cac:	2200      	movs	r2, #0
 8000cae:	2140      	movs	r1, #64	; 0x40
 8000cb0:	4839      	ldr	r0, [pc, #228]	; (8000d98 <update7SEG+0x14c>)
 8000cb2:	f000 fe30 	bl	8001916 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 1);
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	2180      	movs	r1, #128	; 0x80
 8000cba:	4837      	ldr	r0, [pc, #220]	; (8000d98 <update7SEG+0x14c>)
 8000cbc:	f000 fe2b 	bl	8001916 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 1);
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cc6:	4834      	ldr	r0, [pc, #208]	; (8000d98 <update7SEG+0x14c>)
 8000cc8:	f000 fe25 	bl	8001916 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 1);
 8000ccc:	2201      	movs	r2, #1
 8000cce:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cd2:	4831      	ldr	r0, [pc, #196]	; (8000d98 <update7SEG+0x14c>)
 8000cd4:	f000 fe1f 	bl	8001916 <HAL_GPIO_WritePin>
		display7SEG(led_buffer[0]);
 8000cd8:	4b30      	ldr	r3, [pc, #192]	; (8000d9c <update7SEG+0x150>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f7ff ff59 	bl	8000b94 <display7SEG>
		break;
 8000ce2:	e054      	b.n	8000d8e <update7SEG+0x142>
	case 1:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 1);
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	2140      	movs	r1, #64	; 0x40
 8000ce8:	482b      	ldr	r0, [pc, #172]	; (8000d98 <update7SEG+0x14c>)
 8000cea:	f000 fe14 	bl	8001916 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 0);
 8000cee:	2200      	movs	r2, #0
 8000cf0:	2180      	movs	r1, #128	; 0x80
 8000cf2:	4829      	ldr	r0, [pc, #164]	; (8000d98 <update7SEG+0x14c>)
 8000cf4:	f000 fe0f 	bl	8001916 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 1);
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cfe:	4826      	ldr	r0, [pc, #152]	; (8000d98 <update7SEG+0x14c>)
 8000d00:	f000 fe09 	bl	8001916 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 1);
 8000d04:	2201      	movs	r2, #1
 8000d06:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d0a:	4823      	ldr	r0, [pc, #140]	; (8000d98 <update7SEG+0x14c>)
 8000d0c:	f000 fe03 	bl	8001916 <HAL_GPIO_WritePin>
		display7SEG(led_buffer[1]);
 8000d10:	4b22      	ldr	r3, [pc, #136]	; (8000d9c <update7SEG+0x150>)
 8000d12:	685b      	ldr	r3, [r3, #4]
 8000d14:	4618      	mov	r0, r3
 8000d16:	f7ff ff3d 	bl	8000b94 <display7SEG>
		break;
 8000d1a:	e038      	b.n	8000d8e <update7SEG+0x142>
	case 2:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 1);
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	2140      	movs	r1, #64	; 0x40
 8000d20:	481d      	ldr	r0, [pc, #116]	; (8000d98 <update7SEG+0x14c>)
 8000d22:	f000 fdf8 	bl	8001916 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 1);
 8000d26:	2201      	movs	r2, #1
 8000d28:	2180      	movs	r1, #128	; 0x80
 8000d2a:	481b      	ldr	r0, [pc, #108]	; (8000d98 <update7SEG+0x14c>)
 8000d2c:	f000 fdf3 	bl	8001916 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 0);
 8000d30:	2200      	movs	r2, #0
 8000d32:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d36:	4818      	ldr	r0, [pc, #96]	; (8000d98 <update7SEG+0x14c>)
 8000d38:	f000 fded 	bl	8001916 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 1);
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d42:	4815      	ldr	r0, [pc, #84]	; (8000d98 <update7SEG+0x14c>)
 8000d44:	f000 fde7 	bl	8001916 <HAL_GPIO_WritePin>
		display7SEG(led_buffer[2]);
 8000d48:	4b14      	ldr	r3, [pc, #80]	; (8000d9c <update7SEG+0x150>)
 8000d4a:	689b      	ldr	r3, [r3, #8]
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	f7ff ff21 	bl	8000b94 <display7SEG>
		break;
 8000d52:	e01c      	b.n	8000d8e <update7SEG+0x142>
	case 3:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 1);
 8000d54:	2201      	movs	r2, #1
 8000d56:	2140      	movs	r1, #64	; 0x40
 8000d58:	480f      	ldr	r0, [pc, #60]	; (8000d98 <update7SEG+0x14c>)
 8000d5a:	f000 fddc 	bl	8001916 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 1);
 8000d5e:	2201      	movs	r2, #1
 8000d60:	2180      	movs	r1, #128	; 0x80
 8000d62:	480d      	ldr	r0, [pc, #52]	; (8000d98 <update7SEG+0x14c>)
 8000d64:	f000 fdd7 	bl	8001916 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 1);
 8000d68:	2201      	movs	r2, #1
 8000d6a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d6e:	480a      	ldr	r0, [pc, #40]	; (8000d98 <update7SEG+0x14c>)
 8000d70:	f000 fdd1 	bl	8001916 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 0);
 8000d74:	2200      	movs	r2, #0
 8000d76:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d7a:	4807      	ldr	r0, [pc, #28]	; (8000d98 <update7SEG+0x14c>)
 8000d7c:	f000 fdcb 	bl	8001916 <HAL_GPIO_WritePin>
		display7SEG(led_buffer[3]);
 8000d80:	4b06      	ldr	r3, [pc, #24]	; (8000d9c <update7SEG+0x150>)
 8000d82:	68db      	ldr	r3, [r3, #12]
 8000d84:	4618      	mov	r0, r3
 8000d86:	f7ff ff05 	bl	8000b94 <display7SEG>
		break;
 8000d8a:	e000      	b.n	8000d8e <update7SEG+0x142>
	default:
		break;
 8000d8c:	bf00      	nop
	}
}
 8000d8e:	bf00      	nop
 8000d90:	3708      	adds	r7, #8
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	40010800 	.word	0x40010800
 8000d9c:	20000084 	.word	0x20000084

08000da0 <updateLEDBuffer1>:
void updateLEDBuffer1(int num){
 8000da0:	b480      	push	{r7}
 8000da2:	b083      	sub	sp, #12
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
	if(num > -1){
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	db17      	blt.n	8000dde <updateLEDBuffer1+0x3e>
		led_buffer[0] = num/10;
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	4a1d      	ldr	r2, [pc, #116]	; (8000e28 <updateLEDBuffer1+0x88>)
 8000db2:	fb82 1203 	smull	r1, r2, r2, r3
 8000db6:	1092      	asrs	r2, r2, #2
 8000db8:	17db      	asrs	r3, r3, #31
 8000dba:	1ad3      	subs	r3, r2, r3
 8000dbc:	4a1b      	ldr	r2, [pc, #108]	; (8000e2c <updateLEDBuffer1+0x8c>)
 8000dbe:	6013      	str	r3, [r2, #0]
		led_buffer[1] = num%10;
 8000dc0:	6879      	ldr	r1, [r7, #4]
 8000dc2:	4b19      	ldr	r3, [pc, #100]	; (8000e28 <updateLEDBuffer1+0x88>)
 8000dc4:	fb83 2301 	smull	r2, r3, r3, r1
 8000dc8:	109a      	asrs	r2, r3, #2
 8000dca:	17cb      	asrs	r3, r1, #31
 8000dcc:	1ad2      	subs	r2, r2, r3
 8000dce:	4613      	mov	r3, r2
 8000dd0:	009b      	lsls	r3, r3, #2
 8000dd2:	4413      	add	r3, r2
 8000dd4:	005b      	lsls	r3, r3, #1
 8000dd6:	1aca      	subs	r2, r1, r3
 8000dd8:	4b14      	ldr	r3, [pc, #80]	; (8000e2c <updateLEDBuffer1+0x8c>)
 8000dda:	605a      	str	r2, [r3, #4]
		return;
 8000ddc:	e020      	b.n	8000e20 <updateLEDBuffer1+0x80>
	}
	if(num == -1){
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000de4:	d106      	bne.n	8000df4 <updateLEDBuffer1+0x54>
		led_buffer[0] = 10;
 8000de6:	4b11      	ldr	r3, [pc, #68]	; (8000e2c <updateLEDBuffer1+0x8c>)
 8000de8:	220a      	movs	r2, #10
 8000dea:	601a      	str	r2, [r3, #0]
		led_buffer[1] = 11;
 8000dec:	4b0f      	ldr	r3, [pc, #60]	; (8000e2c <updateLEDBuffer1+0x8c>)
 8000dee:	220b      	movs	r2, #11
 8000df0:	605a      	str	r2, [r3, #4]
		return;
 8000df2:	e015      	b.n	8000e20 <updateLEDBuffer1+0x80>
	}
	if(num == -2){
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	f113 0f02 	cmn.w	r3, #2
 8000dfa:	d106      	bne.n	8000e0a <updateLEDBuffer1+0x6a>
		led_buffer[0] = 12;
 8000dfc:	4b0b      	ldr	r3, [pc, #44]	; (8000e2c <updateLEDBuffer1+0x8c>)
 8000dfe:	220c      	movs	r2, #12
 8000e00:	601a      	str	r2, [r3, #0]
		led_buffer[1] = 13;
 8000e02:	4b0a      	ldr	r3, [pc, #40]	; (8000e2c <updateLEDBuffer1+0x8c>)
 8000e04:	220d      	movs	r2, #13
 8000e06:	605a      	str	r2, [r3, #4]
		return;
 8000e08:	e00a      	b.n	8000e20 <updateLEDBuffer1+0x80>
	}
	if(num == -3){
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	f113 0f03 	cmn.w	r3, #3
 8000e10:	d106      	bne.n	8000e20 <updateLEDBuffer1+0x80>
		led_buffer[0] = 14;
 8000e12:	4b06      	ldr	r3, [pc, #24]	; (8000e2c <updateLEDBuffer1+0x8c>)
 8000e14:	220e      	movs	r2, #14
 8000e16:	601a      	str	r2, [r3, #0]
		led_buffer[1] = 10;
 8000e18:	4b04      	ldr	r3, [pc, #16]	; (8000e2c <updateLEDBuffer1+0x8c>)
 8000e1a:	220a      	movs	r2, #10
 8000e1c:	605a      	str	r2, [r3, #4]
		return;
 8000e1e:	bf00      	nop
	}
}
 8000e20:	370c      	adds	r7, #12
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bc80      	pop	{r7}
 8000e26:	4770      	bx	lr
 8000e28:	66666667 	.word	0x66666667
 8000e2c:	20000084 	.word	0x20000084

08000e30 <updateLEDBuffer2>:
void updateLEDBuffer2(int num){
 8000e30:	b480      	push	{r7}
 8000e32:	b083      	sub	sp, #12
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
	if(num > -1){
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	db17      	blt.n	8000e6e <updateLEDBuffer2+0x3e>
		led_buffer[2] = num/10;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	4a1d      	ldr	r2, [pc, #116]	; (8000eb8 <updateLEDBuffer2+0x88>)
 8000e42:	fb82 1203 	smull	r1, r2, r2, r3
 8000e46:	1092      	asrs	r2, r2, #2
 8000e48:	17db      	asrs	r3, r3, #31
 8000e4a:	1ad3      	subs	r3, r2, r3
 8000e4c:	4a1b      	ldr	r2, [pc, #108]	; (8000ebc <updateLEDBuffer2+0x8c>)
 8000e4e:	6093      	str	r3, [r2, #8]
		led_buffer[3] = num%10;
 8000e50:	6879      	ldr	r1, [r7, #4]
 8000e52:	4b19      	ldr	r3, [pc, #100]	; (8000eb8 <updateLEDBuffer2+0x88>)
 8000e54:	fb83 2301 	smull	r2, r3, r3, r1
 8000e58:	109a      	asrs	r2, r3, #2
 8000e5a:	17cb      	asrs	r3, r1, #31
 8000e5c:	1ad2      	subs	r2, r2, r3
 8000e5e:	4613      	mov	r3, r2
 8000e60:	009b      	lsls	r3, r3, #2
 8000e62:	4413      	add	r3, r2
 8000e64:	005b      	lsls	r3, r3, #1
 8000e66:	1aca      	subs	r2, r1, r3
 8000e68:	4b14      	ldr	r3, [pc, #80]	; (8000ebc <updateLEDBuffer2+0x8c>)
 8000e6a:	60da      	str	r2, [r3, #12]
		return;
 8000e6c:	e020      	b.n	8000eb0 <updateLEDBuffer2+0x80>
	}

	if(num == -1){
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e74:	d106      	bne.n	8000e84 <updateLEDBuffer2+0x54>
		led_buffer[2] = 10;
 8000e76:	4b11      	ldr	r3, [pc, #68]	; (8000ebc <updateLEDBuffer2+0x8c>)
 8000e78:	220a      	movs	r2, #10
 8000e7a:	609a      	str	r2, [r3, #8]
		led_buffer[3] = 11;
 8000e7c:	4b0f      	ldr	r3, [pc, #60]	; (8000ebc <updateLEDBuffer2+0x8c>)
 8000e7e:	220b      	movs	r2, #11
 8000e80:	60da      	str	r2, [r3, #12]
		return;
 8000e82:	e015      	b.n	8000eb0 <updateLEDBuffer2+0x80>
	}
	if(num == -2){
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	f113 0f02 	cmn.w	r3, #2
 8000e8a:	d106      	bne.n	8000e9a <updateLEDBuffer2+0x6a>
		led_buffer[2] = 12;
 8000e8c:	4b0b      	ldr	r3, [pc, #44]	; (8000ebc <updateLEDBuffer2+0x8c>)
 8000e8e:	220c      	movs	r2, #12
 8000e90:	609a      	str	r2, [r3, #8]
		led_buffer[3] = 13;
 8000e92:	4b0a      	ldr	r3, [pc, #40]	; (8000ebc <updateLEDBuffer2+0x8c>)
 8000e94:	220d      	movs	r2, #13
 8000e96:	60da      	str	r2, [r3, #12]
		return;
 8000e98:	e00a      	b.n	8000eb0 <updateLEDBuffer2+0x80>
	}
	if(num == -3){
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	f113 0f03 	cmn.w	r3, #3
 8000ea0:	d106      	bne.n	8000eb0 <updateLEDBuffer2+0x80>
		led_buffer[2] = 14;
 8000ea2:	4b06      	ldr	r3, [pc, #24]	; (8000ebc <updateLEDBuffer2+0x8c>)
 8000ea4:	220e      	movs	r2, #14
 8000ea6:	609a      	str	r2, [r3, #8]
		led_buffer[3] = 10;
 8000ea8:	4b04      	ldr	r3, [pc, #16]	; (8000ebc <updateLEDBuffer2+0x8c>)
 8000eaa:	220a      	movs	r2, #10
 8000eac:	60da      	str	r2, [r3, #12]
		return;
 8000eae:	bf00      	nop
	}

}
 8000eb0:	370c      	adds	r7, #12
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bc80      	pop	{r7}
 8000eb6:	4770      	bx	lr
 8000eb8:	66666667 	.word	0x66666667
 8000ebc:	20000084 	.word	0x20000084

08000ec0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ec4:	f000 fa26 	bl	8001314 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ec8:	f000 f812 	bl	8000ef0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ecc:	f000 f898 	bl	8001000 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000ed0:	f000 f84a 	bl	8000f68 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000ed4:	4805      	ldr	r0, [pc, #20]	; (8000eec <main+0x2c>)
 8000ed6:	f001 f97b 	bl	80021d0 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  button_processing();
 8000eda:	f7ff faed 	bl	80004b8 <button_processing>
	  fsm_automatic();
 8000ede:	f7ff f935 	bl	800014c <fsm_automatic>
	  fsm_config();
 8000ee2:	f7ff f9cf 	bl	8000284 <fsm_config>
	  fsm_manual();
 8000ee6:	f7ff fa2d 	bl	8000344 <fsm_manual>
	  button_processing();
 8000eea:	e7f6      	b.n	8000eda <main+0x1a>
 8000eec:	200000a0 	.word	0x200000a0

08000ef0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b090      	sub	sp, #64	; 0x40
 8000ef4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ef6:	f107 0318 	add.w	r3, r7, #24
 8000efa:	2228      	movs	r2, #40	; 0x28
 8000efc:	2100      	movs	r1, #0
 8000efe:	4618      	mov	r0, r3
 8000f00:	f001 fd16 	bl	8002930 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f04:	1d3b      	adds	r3, r7, #4
 8000f06:	2200      	movs	r2, #0
 8000f08:	601a      	str	r2, [r3, #0]
 8000f0a:	605a      	str	r2, [r3, #4]
 8000f0c:	609a      	str	r2, [r3, #8]
 8000f0e:	60da      	str	r2, [r3, #12]
 8000f10:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f12:	2302      	movs	r3, #2
 8000f14:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f16:	2301      	movs	r3, #1
 8000f18:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f1a:	2310      	movs	r3, #16
 8000f1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f22:	f107 0318 	add.w	r3, r7, #24
 8000f26:	4618      	mov	r0, r3
 8000f28:	f000 fd26 	bl	8001978 <HAL_RCC_OscConfig>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d001      	beq.n	8000f36 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000f32:	f000 f8c5 	bl	80010c0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f36:	230f      	movs	r3, #15
 8000f38:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f42:	2300      	movs	r3, #0
 8000f44:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f46:	2300      	movs	r3, #0
 8000f48:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f4a:	1d3b      	adds	r3, r7, #4
 8000f4c:	2100      	movs	r1, #0
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f000 ff92 	bl	8001e78 <HAL_RCC_ClockConfig>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d001      	beq.n	8000f5e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000f5a:	f000 f8b1 	bl	80010c0 <Error_Handler>
  }
}
 8000f5e:	bf00      	nop
 8000f60:	3740      	adds	r7, #64	; 0x40
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
	...

08000f68 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b086      	sub	sp, #24
 8000f6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f6e:	f107 0308 	add.w	r3, r7, #8
 8000f72:	2200      	movs	r2, #0
 8000f74:	601a      	str	r2, [r3, #0]
 8000f76:	605a      	str	r2, [r3, #4]
 8000f78:	609a      	str	r2, [r3, #8]
 8000f7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f7c:	463b      	mov	r3, r7
 8000f7e:	2200      	movs	r2, #0
 8000f80:	601a      	str	r2, [r3, #0]
 8000f82:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f84:	4b1d      	ldr	r3, [pc, #116]	; (8000ffc <MX_TIM2_Init+0x94>)
 8000f86:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f8a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000f8c:	4b1b      	ldr	r3, [pc, #108]	; (8000ffc <MX_TIM2_Init+0x94>)
 8000f8e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000f92:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f94:	4b19      	ldr	r3, [pc, #100]	; (8000ffc <MX_TIM2_Init+0x94>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000f9a:	4b18      	ldr	r3, [pc, #96]	; (8000ffc <MX_TIM2_Init+0x94>)
 8000f9c:	2209      	movs	r2, #9
 8000f9e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fa0:	4b16      	ldr	r3, [pc, #88]	; (8000ffc <MX_TIM2_Init+0x94>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fa6:	4b15      	ldr	r3, [pc, #84]	; (8000ffc <MX_TIM2_Init+0x94>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000fac:	4813      	ldr	r0, [pc, #76]	; (8000ffc <MX_TIM2_Init+0x94>)
 8000fae:	f001 f8bf 	bl	8002130 <HAL_TIM_Base_Init>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d001      	beq.n	8000fbc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000fb8:	f000 f882 	bl	80010c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fbc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fc0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000fc2:	f107 0308 	add.w	r3, r7, #8
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	480c      	ldr	r0, [pc, #48]	; (8000ffc <MX_TIM2_Init+0x94>)
 8000fca:	f001 fa3d 	bl	8002448 <HAL_TIM_ConfigClockSource>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d001      	beq.n	8000fd8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000fd4:	f000 f874 	bl	80010c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000fe0:	463b      	mov	r3, r7
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	4805      	ldr	r0, [pc, #20]	; (8000ffc <MX_TIM2_Init+0x94>)
 8000fe6:	f001 fc15 	bl	8002814 <HAL_TIMEx_MasterConfigSynchronization>
 8000fea:	4603      	mov	r3, r0
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d001      	beq.n	8000ff4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000ff0:	f000 f866 	bl	80010c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000ff4:	bf00      	nop
 8000ff6:	3718      	adds	r7, #24
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	200000a0 	.word	0x200000a0

08001000 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b086      	sub	sp, #24
 8001004:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001006:	f107 0308 	add.w	r3, r7, #8
 800100a:	2200      	movs	r2, #0
 800100c:	601a      	str	r2, [r3, #0]
 800100e:	605a      	str	r2, [r3, #4]
 8001010:	609a      	str	r2, [r3, #8]
 8001012:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001014:	4b27      	ldr	r3, [pc, #156]	; (80010b4 <MX_GPIO_Init+0xb4>)
 8001016:	699b      	ldr	r3, [r3, #24]
 8001018:	4a26      	ldr	r2, [pc, #152]	; (80010b4 <MX_GPIO_Init+0xb4>)
 800101a:	f043 0304 	orr.w	r3, r3, #4
 800101e:	6193      	str	r3, [r2, #24]
 8001020:	4b24      	ldr	r3, [pc, #144]	; (80010b4 <MX_GPIO_Init+0xb4>)
 8001022:	699b      	ldr	r3, [r3, #24]
 8001024:	f003 0304 	and.w	r3, r3, #4
 8001028:	607b      	str	r3, [r7, #4]
 800102a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800102c:	4b21      	ldr	r3, [pc, #132]	; (80010b4 <MX_GPIO_Init+0xb4>)
 800102e:	699b      	ldr	r3, [r3, #24]
 8001030:	4a20      	ldr	r2, [pc, #128]	; (80010b4 <MX_GPIO_Init+0xb4>)
 8001032:	f043 0308 	orr.w	r3, r3, #8
 8001036:	6193      	str	r3, [r2, #24]
 8001038:	4b1e      	ldr	r3, [pc, #120]	; (80010b4 <MX_GPIO_Init+0xb4>)
 800103a:	699b      	ldr	r3, [r3, #24]
 800103c:	f003 0308 	and.w	r3, r3, #8
 8001040:	603b      	str	r3, [r7, #0]
 8001042:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED_LED_Pin|EN0_Pin|EN1_Pin|EN2_Pin
 8001044:	2200      	movs	r2, #0
 8001046:	f64f 71e0 	movw	r1, #65504	; 0xffe0
 800104a:	481b      	ldr	r0, [pc, #108]	; (80010b8 <MX_GPIO_Init+0xb8>)
 800104c:	f000 fc63 	bl	8001916 <HAL_GPIO_WritePin>
                          |EN3_Pin|RED_1_LED_Pin|GREEN_1_LED_Pin|YELLOW_1_LED_Pin
                          |RED_2_LED_Pin|GREEN_2_LED_Pin|YELLOW_2_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 8001050:	2200      	movs	r2, #0
 8001052:	217f      	movs	r1, #127	; 0x7f
 8001054:	4819      	ldr	r0, [pc, #100]	; (80010bc <MX_GPIO_Init+0xbc>)
 8001056:	f000 fc5e 	bl	8001916 <HAL_GPIO_WritePin>
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin BUTTON3_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin|BUTTON3_Pin;
 800105a:	231c      	movs	r3, #28
 800105c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800105e:	2300      	movs	r3, #0
 8001060:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001062:	2300      	movs	r3, #0
 8001064:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001066:	f107 0308 	add.w	r3, r7, #8
 800106a:	4619      	mov	r1, r3
 800106c:	4812      	ldr	r0, [pc, #72]	; (80010b8 <MX_GPIO_Init+0xb8>)
 800106e:	f000 fac1 	bl	80015f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RED_LED_Pin EN0_Pin EN1_Pin EN2_Pin
                           EN3_Pin RED_1_LED_Pin GREEN_1_LED_Pin YELLOW_1_LED_Pin
                           RED_2_LED_Pin GREEN_2_LED_Pin YELLOW_2_LED_Pin */
  GPIO_InitStruct.Pin = RED_LED_Pin|EN0_Pin|EN1_Pin|EN2_Pin
 8001072:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001076:	60bb      	str	r3, [r7, #8]
                          |EN3_Pin|RED_1_LED_Pin|GREEN_1_LED_Pin|YELLOW_1_LED_Pin
                          |RED_2_LED_Pin|GREEN_2_LED_Pin|YELLOW_2_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001078:	2301      	movs	r3, #1
 800107a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800107c:	2300      	movs	r3, #0
 800107e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001080:	2302      	movs	r3, #2
 8001082:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001084:	f107 0308 	add.w	r3, r7, #8
 8001088:	4619      	mov	r1, r3
 800108a:	480b      	ldr	r0, [pc, #44]	; (80010b8 <MX_GPIO_Init+0xb8>)
 800108c:	f000 fab2 	bl	80015f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin SEG3_Pin
                           SEG4_Pin SEG5_Pin SEG6_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 8001090:	237f      	movs	r3, #127	; 0x7f
 8001092:	60bb      	str	r3, [r7, #8]
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001094:	2301      	movs	r3, #1
 8001096:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001098:	2300      	movs	r3, #0
 800109a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800109c:	2302      	movs	r3, #2
 800109e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010a0:	f107 0308 	add.w	r3, r7, #8
 80010a4:	4619      	mov	r1, r3
 80010a6:	4805      	ldr	r0, [pc, #20]	; (80010bc <MX_GPIO_Init+0xbc>)
 80010a8:	f000 faa4 	bl	80015f4 <HAL_GPIO_Init>

}
 80010ac:	bf00      	nop
 80010ae:	3718      	adds	r7, #24
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	40021000 	.word	0x40021000
 80010b8:	40010800 	.word	0x40010800
 80010bc:	40010c00 	.word	0x40010c00

080010c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010c4:	b672      	cpsid	i
}
 80010c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010c8:	e7fe      	b.n	80010c8 <Error_Handler+0x8>
	...

080010cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	b085      	sub	sp, #20
 80010d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80010d2:	4b15      	ldr	r3, [pc, #84]	; (8001128 <HAL_MspInit+0x5c>)
 80010d4:	699b      	ldr	r3, [r3, #24]
 80010d6:	4a14      	ldr	r2, [pc, #80]	; (8001128 <HAL_MspInit+0x5c>)
 80010d8:	f043 0301 	orr.w	r3, r3, #1
 80010dc:	6193      	str	r3, [r2, #24]
 80010de:	4b12      	ldr	r3, [pc, #72]	; (8001128 <HAL_MspInit+0x5c>)
 80010e0:	699b      	ldr	r3, [r3, #24]
 80010e2:	f003 0301 	and.w	r3, r3, #1
 80010e6:	60bb      	str	r3, [r7, #8]
 80010e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010ea:	4b0f      	ldr	r3, [pc, #60]	; (8001128 <HAL_MspInit+0x5c>)
 80010ec:	69db      	ldr	r3, [r3, #28]
 80010ee:	4a0e      	ldr	r2, [pc, #56]	; (8001128 <HAL_MspInit+0x5c>)
 80010f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010f4:	61d3      	str	r3, [r2, #28]
 80010f6:	4b0c      	ldr	r3, [pc, #48]	; (8001128 <HAL_MspInit+0x5c>)
 80010f8:	69db      	ldr	r3, [r3, #28]
 80010fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010fe:	607b      	str	r3, [r7, #4]
 8001100:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001102:	4b0a      	ldr	r3, [pc, #40]	; (800112c <HAL_MspInit+0x60>)
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	60fb      	str	r3, [r7, #12]
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001116:	60fb      	str	r3, [r7, #12]
 8001118:	4a04      	ldr	r2, [pc, #16]	; (800112c <HAL_MspInit+0x60>)
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800111e:	bf00      	nop
 8001120:	3714      	adds	r7, #20
 8001122:	46bd      	mov	sp, r7
 8001124:	bc80      	pop	{r7}
 8001126:	4770      	bx	lr
 8001128:	40021000 	.word	0x40021000
 800112c:	40010000 	.word	0x40010000

08001130 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b084      	sub	sp, #16
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001140:	d113      	bne.n	800116a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001142:	4b0c      	ldr	r3, [pc, #48]	; (8001174 <HAL_TIM_Base_MspInit+0x44>)
 8001144:	69db      	ldr	r3, [r3, #28]
 8001146:	4a0b      	ldr	r2, [pc, #44]	; (8001174 <HAL_TIM_Base_MspInit+0x44>)
 8001148:	f043 0301 	orr.w	r3, r3, #1
 800114c:	61d3      	str	r3, [r2, #28]
 800114e:	4b09      	ldr	r3, [pc, #36]	; (8001174 <HAL_TIM_Base_MspInit+0x44>)
 8001150:	69db      	ldr	r3, [r3, #28]
 8001152:	f003 0301 	and.w	r3, r3, #1
 8001156:	60fb      	str	r3, [r7, #12]
 8001158:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800115a:	2200      	movs	r2, #0
 800115c:	2100      	movs	r1, #0
 800115e:	201c      	movs	r0, #28
 8001160:	f000 fa11 	bl	8001586 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001164:	201c      	movs	r0, #28
 8001166:	f000 fa2a 	bl	80015be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800116a:	bf00      	nop
 800116c:	3710      	adds	r7, #16
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	40021000 	.word	0x40021000

08001178 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800117c:	e7fe      	b.n	800117c <NMI_Handler+0x4>

0800117e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800117e:	b480      	push	{r7}
 8001180:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001182:	e7fe      	b.n	8001182 <HardFault_Handler+0x4>

08001184 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001188:	e7fe      	b.n	8001188 <MemManage_Handler+0x4>

0800118a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800118a:	b480      	push	{r7}
 800118c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800118e:	e7fe      	b.n	800118e <BusFault_Handler+0x4>

08001190 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001194:	e7fe      	b.n	8001194 <UsageFault_Handler+0x4>

08001196 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001196:	b480      	push	{r7}
 8001198:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800119a:	bf00      	nop
 800119c:	46bd      	mov	sp, r7
 800119e:	bc80      	pop	{r7}
 80011a0:	4770      	bx	lr

080011a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011a2:	b480      	push	{r7}
 80011a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011a6:	bf00      	nop
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bc80      	pop	{r7}
 80011ac:	4770      	bx	lr

080011ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011ae:	b480      	push	{r7}
 80011b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011b2:	bf00      	nop
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bc80      	pop	{r7}
 80011b8:	4770      	bx	lr

080011ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011ba:	b580      	push	{r7, lr}
 80011bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011be:	f000 f8ef 	bl	80013a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011c2:	bf00      	nop
 80011c4:	bd80      	pop	{r7, pc}
	...

080011c8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80011cc:	4802      	ldr	r0, [pc, #8]	; (80011d8 <TIM2_IRQHandler+0x10>)
 80011ce:	f001 f84b 	bl	8002268 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80011d2:	bf00      	nop
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	200000a0 	.word	0x200000a0

080011dc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011e0:	bf00      	nop
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bc80      	pop	{r7}
 80011e6:	4770      	bx	lr

080011e8 <setTimer>:
int timer_counter[3] = {TIMER_INTERRUPT_DURATION_MS, 0, 0};
int timer_flag[3] = {0, 0, 0};



void setTimer(int index, int duration) {
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
 80011f0:	6039      	str	r1, [r7, #0]
    timer_counter[index] = duration / TIMER_INTERRUPT_DURATION_MS;
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	4a09      	ldr	r2, [pc, #36]	; (800121c <setTimer+0x34>)
 80011f6:	fb82 1203 	smull	r1, r2, r2, r3
 80011fa:	1092      	asrs	r2, r2, #2
 80011fc:	17db      	asrs	r3, r3, #31
 80011fe:	1ad2      	subs	r2, r2, r3
 8001200:	4907      	ldr	r1, [pc, #28]	; (8001220 <setTimer+0x38>)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    timer_flag[index] = 0;
 8001208:	4a06      	ldr	r2, [pc, #24]	; (8001224 <setTimer+0x3c>)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	2100      	movs	r1, #0
 800120e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001212:	bf00      	nop
 8001214:	370c      	adds	r7, #12
 8001216:	46bd      	mov	sp, r7
 8001218:	bc80      	pop	{r7}
 800121a:	4770      	bx	lr
 800121c:	66666667 	.word	0x66666667
 8001220:	20000028 	.word	0x20000028
 8001224:	20000094 	.word	0x20000094

08001228 <check_flag>:

int check_flag(int index){
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
	if(timer_flag[index] == 1) return 1;
 8001230:	4a06      	ldr	r2, [pc, #24]	; (800124c <check_flag+0x24>)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001238:	2b01      	cmp	r3, #1
 800123a:	d101      	bne.n	8001240 <check_flag+0x18>
 800123c:	2301      	movs	r3, #1
 800123e:	e000      	b.n	8001242 <check_flag+0x1a>
	else return 0;
 8001240:	2300      	movs	r3, #0
}
 8001242:	4618      	mov	r0, r3
 8001244:	370c      	adds	r7, #12
 8001246:	46bd      	mov	sp, r7
 8001248:	bc80      	pop	{r7}
 800124a:	4770      	bx	lr
 800124c:	20000094 	.word	0x20000094

08001250 <timer_run>:

void timer_run(){
 8001250:	b480      	push	{r7}
 8001252:	b083      	sub	sp, #12
 8001254:	af00      	add	r7, sp, #0
	for(uint8_t i = 0 ; i < 3 ; ++i){
 8001256:	2300      	movs	r3, #0
 8001258:	71fb      	strb	r3, [r7, #7]
 800125a:	e01b      	b.n	8001294 <timer_run+0x44>
		if(timer_counter[i] > 0){
 800125c:	79fb      	ldrb	r3, [r7, #7]
 800125e:	4a12      	ldr	r2, [pc, #72]	; (80012a8 <timer_run+0x58>)
 8001260:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001264:	2b00      	cmp	r3, #0
 8001266:	dd12      	ble.n	800128e <timer_run+0x3e>
			timer_counter[i]--;
 8001268:	79fb      	ldrb	r3, [r7, #7]
 800126a:	4a0f      	ldr	r2, [pc, #60]	; (80012a8 <timer_run+0x58>)
 800126c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001270:	3a01      	subs	r2, #1
 8001272:	490d      	ldr	r1, [pc, #52]	; (80012a8 <timer_run+0x58>)
 8001274:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(timer_counter[i] == 0) timer_flag[i] = 1;
 8001278:	79fb      	ldrb	r3, [r7, #7]
 800127a:	4a0b      	ldr	r2, [pc, #44]	; (80012a8 <timer_run+0x58>)
 800127c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d104      	bne.n	800128e <timer_run+0x3e>
 8001284:	79fb      	ldrb	r3, [r7, #7]
 8001286:	4a09      	ldr	r2, [pc, #36]	; (80012ac <timer_run+0x5c>)
 8001288:	2101      	movs	r1, #1
 800128a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(uint8_t i = 0 ; i < 3 ; ++i){
 800128e:	79fb      	ldrb	r3, [r7, #7]
 8001290:	3301      	adds	r3, #1
 8001292:	71fb      	strb	r3, [r7, #7]
 8001294:	79fb      	ldrb	r3, [r7, #7]
 8001296:	2b02      	cmp	r3, #2
 8001298:	d9e0      	bls.n	800125c <timer_run+0xc>
		}
	}
}
 800129a:	bf00      	nop
 800129c:	bf00      	nop
 800129e:	370c      	adds	r7, #12
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bc80      	pop	{r7}
 80012a4:	4770      	bx	lr
 80012a6:	bf00      	nop
 80012a8:	20000028 	.word	0x20000028
 80012ac:	20000094 	.word	0x20000094

080012b0 <HAL_TIM_PeriodElapsedCallback>:

 void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 {
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
	 timer_run();
 80012b8:	f7ff ffca 	bl	8001250 <timer_run>
	 button_reading();
 80012bc:	f7ff fb0c 	bl	80008d8 <button_reading>
 }
 80012c0:	bf00      	nop
 80012c2:	3708      	adds	r7, #8
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}

080012c8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80012c8:	f7ff ff88 	bl	80011dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012cc:	480b      	ldr	r0, [pc, #44]	; (80012fc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80012ce:	490c      	ldr	r1, [pc, #48]	; (8001300 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80012d0:	4a0c      	ldr	r2, [pc, #48]	; (8001304 <LoopFillZerobss+0x16>)
  movs r3, #0
 80012d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012d4:	e002      	b.n	80012dc <LoopCopyDataInit>

080012d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012da:	3304      	adds	r3, #4

080012dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012e0:	d3f9      	bcc.n	80012d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012e2:	4a09      	ldr	r2, [pc, #36]	; (8001308 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80012e4:	4c09      	ldr	r4, [pc, #36]	; (800130c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80012e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012e8:	e001      	b.n	80012ee <LoopFillZerobss>

080012ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012ec:	3204      	adds	r2, #4

080012ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012f0:	d3fb      	bcc.n	80012ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012f2:	f001 faf9 	bl	80028e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80012f6:	f7ff fde3 	bl	8000ec0 <main>
  bx lr
 80012fa:	4770      	bx	lr
  ldr r0, =_sdata
 80012fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001300:	2000003c 	.word	0x2000003c
  ldr r2, =_sidata
 8001304:	08002994 	.word	0x08002994
  ldr r2, =_sbss
 8001308:	2000003c 	.word	0x2000003c
  ldr r4, =_ebss
 800130c:	200000ec 	.word	0x200000ec

08001310 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001310:	e7fe      	b.n	8001310 <ADC1_2_IRQHandler>
	...

08001314 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001318:	4b08      	ldr	r3, [pc, #32]	; (800133c <HAL_Init+0x28>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4a07      	ldr	r2, [pc, #28]	; (800133c <HAL_Init+0x28>)
 800131e:	f043 0310 	orr.w	r3, r3, #16
 8001322:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001324:	2003      	movs	r0, #3
 8001326:	f000 f923 	bl	8001570 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800132a:	200f      	movs	r0, #15
 800132c:	f000 f808 	bl	8001340 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001330:	f7ff fecc 	bl	80010cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001334:	2300      	movs	r3, #0
}
 8001336:	4618      	mov	r0, r3
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	40022000 	.word	0x40022000

08001340 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001348:	4b12      	ldr	r3, [pc, #72]	; (8001394 <HAL_InitTick+0x54>)
 800134a:	681a      	ldr	r2, [r3, #0]
 800134c:	4b12      	ldr	r3, [pc, #72]	; (8001398 <HAL_InitTick+0x58>)
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	4619      	mov	r1, r3
 8001352:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001356:	fbb3 f3f1 	udiv	r3, r3, r1
 800135a:	fbb2 f3f3 	udiv	r3, r2, r3
 800135e:	4618      	mov	r0, r3
 8001360:	f000 f93b 	bl	80015da <HAL_SYSTICK_Config>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800136a:	2301      	movs	r3, #1
 800136c:	e00e      	b.n	800138c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	2b0f      	cmp	r3, #15
 8001372:	d80a      	bhi.n	800138a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001374:	2200      	movs	r2, #0
 8001376:	6879      	ldr	r1, [r7, #4]
 8001378:	f04f 30ff 	mov.w	r0, #4294967295
 800137c:	f000 f903 	bl	8001586 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001380:	4a06      	ldr	r2, [pc, #24]	; (800139c <HAL_InitTick+0x5c>)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001386:	2300      	movs	r3, #0
 8001388:	e000      	b.n	800138c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800138a:	2301      	movs	r3, #1
}
 800138c:	4618      	mov	r0, r3
 800138e:	3708      	adds	r7, #8
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	20000024 	.word	0x20000024
 8001398:	20000038 	.word	0x20000038
 800139c:	20000034 	.word	0x20000034

080013a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013a4:	4b05      	ldr	r3, [pc, #20]	; (80013bc <HAL_IncTick+0x1c>)
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	461a      	mov	r2, r3
 80013aa:	4b05      	ldr	r3, [pc, #20]	; (80013c0 <HAL_IncTick+0x20>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	4413      	add	r3, r2
 80013b0:	4a03      	ldr	r2, [pc, #12]	; (80013c0 <HAL_IncTick+0x20>)
 80013b2:	6013      	str	r3, [r2, #0]
}
 80013b4:	bf00      	nop
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bc80      	pop	{r7}
 80013ba:	4770      	bx	lr
 80013bc:	20000038 	.word	0x20000038
 80013c0:	200000e8 	.word	0x200000e8

080013c4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	af00      	add	r7, sp, #0
  return uwTick;
 80013c8:	4b02      	ldr	r3, [pc, #8]	; (80013d4 <HAL_GetTick+0x10>)
 80013ca:	681b      	ldr	r3, [r3, #0]
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bc80      	pop	{r7}
 80013d2:	4770      	bx	lr
 80013d4:	200000e8 	.word	0x200000e8

080013d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013d8:	b480      	push	{r7}
 80013da:	b085      	sub	sp, #20
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	f003 0307 	and.w	r3, r3, #7
 80013e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013e8:	4b0c      	ldr	r3, [pc, #48]	; (800141c <__NVIC_SetPriorityGrouping+0x44>)
 80013ea:	68db      	ldr	r3, [r3, #12]
 80013ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013ee:	68ba      	ldr	r2, [r7, #8]
 80013f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80013f4:	4013      	ands	r3, r2
 80013f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013fc:	68bb      	ldr	r3, [r7, #8]
 80013fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001400:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001404:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001408:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800140a:	4a04      	ldr	r2, [pc, #16]	; (800141c <__NVIC_SetPriorityGrouping+0x44>)
 800140c:	68bb      	ldr	r3, [r7, #8]
 800140e:	60d3      	str	r3, [r2, #12]
}
 8001410:	bf00      	nop
 8001412:	3714      	adds	r7, #20
 8001414:	46bd      	mov	sp, r7
 8001416:	bc80      	pop	{r7}
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	e000ed00 	.word	0xe000ed00

08001420 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001424:	4b04      	ldr	r3, [pc, #16]	; (8001438 <__NVIC_GetPriorityGrouping+0x18>)
 8001426:	68db      	ldr	r3, [r3, #12]
 8001428:	0a1b      	lsrs	r3, r3, #8
 800142a:	f003 0307 	and.w	r3, r3, #7
}
 800142e:	4618      	mov	r0, r3
 8001430:	46bd      	mov	sp, r7
 8001432:	bc80      	pop	{r7}
 8001434:	4770      	bx	lr
 8001436:	bf00      	nop
 8001438:	e000ed00 	.word	0xe000ed00

0800143c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800143c:	b480      	push	{r7}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
 8001442:	4603      	mov	r3, r0
 8001444:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001446:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800144a:	2b00      	cmp	r3, #0
 800144c:	db0b      	blt.n	8001466 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800144e:	79fb      	ldrb	r3, [r7, #7]
 8001450:	f003 021f 	and.w	r2, r3, #31
 8001454:	4906      	ldr	r1, [pc, #24]	; (8001470 <__NVIC_EnableIRQ+0x34>)
 8001456:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800145a:	095b      	lsrs	r3, r3, #5
 800145c:	2001      	movs	r0, #1
 800145e:	fa00 f202 	lsl.w	r2, r0, r2
 8001462:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001466:	bf00      	nop
 8001468:	370c      	adds	r7, #12
 800146a:	46bd      	mov	sp, r7
 800146c:	bc80      	pop	{r7}
 800146e:	4770      	bx	lr
 8001470:	e000e100 	.word	0xe000e100

08001474 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	4603      	mov	r3, r0
 800147c:	6039      	str	r1, [r7, #0]
 800147e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001480:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001484:	2b00      	cmp	r3, #0
 8001486:	db0a      	blt.n	800149e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	b2da      	uxtb	r2, r3
 800148c:	490c      	ldr	r1, [pc, #48]	; (80014c0 <__NVIC_SetPriority+0x4c>)
 800148e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001492:	0112      	lsls	r2, r2, #4
 8001494:	b2d2      	uxtb	r2, r2
 8001496:	440b      	add	r3, r1
 8001498:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800149c:	e00a      	b.n	80014b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	b2da      	uxtb	r2, r3
 80014a2:	4908      	ldr	r1, [pc, #32]	; (80014c4 <__NVIC_SetPriority+0x50>)
 80014a4:	79fb      	ldrb	r3, [r7, #7]
 80014a6:	f003 030f 	and.w	r3, r3, #15
 80014aa:	3b04      	subs	r3, #4
 80014ac:	0112      	lsls	r2, r2, #4
 80014ae:	b2d2      	uxtb	r2, r2
 80014b0:	440b      	add	r3, r1
 80014b2:	761a      	strb	r2, [r3, #24]
}
 80014b4:	bf00      	nop
 80014b6:	370c      	adds	r7, #12
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bc80      	pop	{r7}
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	e000e100 	.word	0xe000e100
 80014c4:	e000ed00 	.word	0xe000ed00

080014c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b089      	sub	sp, #36	; 0x24
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	60f8      	str	r0, [r7, #12]
 80014d0:	60b9      	str	r1, [r7, #8]
 80014d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	f003 0307 	and.w	r3, r3, #7
 80014da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014dc:	69fb      	ldr	r3, [r7, #28]
 80014de:	f1c3 0307 	rsb	r3, r3, #7
 80014e2:	2b04      	cmp	r3, #4
 80014e4:	bf28      	it	cs
 80014e6:	2304      	movcs	r3, #4
 80014e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014ea:	69fb      	ldr	r3, [r7, #28]
 80014ec:	3304      	adds	r3, #4
 80014ee:	2b06      	cmp	r3, #6
 80014f0:	d902      	bls.n	80014f8 <NVIC_EncodePriority+0x30>
 80014f2:	69fb      	ldr	r3, [r7, #28]
 80014f4:	3b03      	subs	r3, #3
 80014f6:	e000      	b.n	80014fa <NVIC_EncodePriority+0x32>
 80014f8:	2300      	movs	r3, #0
 80014fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014fc:	f04f 32ff 	mov.w	r2, #4294967295
 8001500:	69bb      	ldr	r3, [r7, #24]
 8001502:	fa02 f303 	lsl.w	r3, r2, r3
 8001506:	43da      	mvns	r2, r3
 8001508:	68bb      	ldr	r3, [r7, #8]
 800150a:	401a      	ands	r2, r3
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001510:	f04f 31ff 	mov.w	r1, #4294967295
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	fa01 f303 	lsl.w	r3, r1, r3
 800151a:	43d9      	mvns	r1, r3
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001520:	4313      	orrs	r3, r2
         );
}
 8001522:	4618      	mov	r0, r3
 8001524:	3724      	adds	r7, #36	; 0x24
 8001526:	46bd      	mov	sp, r7
 8001528:	bc80      	pop	{r7}
 800152a:	4770      	bx	lr

0800152c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	3b01      	subs	r3, #1
 8001538:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800153c:	d301      	bcc.n	8001542 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800153e:	2301      	movs	r3, #1
 8001540:	e00f      	b.n	8001562 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001542:	4a0a      	ldr	r2, [pc, #40]	; (800156c <SysTick_Config+0x40>)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	3b01      	subs	r3, #1
 8001548:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800154a:	210f      	movs	r1, #15
 800154c:	f04f 30ff 	mov.w	r0, #4294967295
 8001550:	f7ff ff90 	bl	8001474 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001554:	4b05      	ldr	r3, [pc, #20]	; (800156c <SysTick_Config+0x40>)
 8001556:	2200      	movs	r2, #0
 8001558:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800155a:	4b04      	ldr	r3, [pc, #16]	; (800156c <SysTick_Config+0x40>)
 800155c:	2207      	movs	r2, #7
 800155e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001560:	2300      	movs	r3, #0
}
 8001562:	4618      	mov	r0, r3
 8001564:	3708      	adds	r7, #8
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	e000e010 	.word	0xe000e010

08001570 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001578:	6878      	ldr	r0, [r7, #4]
 800157a:	f7ff ff2d 	bl	80013d8 <__NVIC_SetPriorityGrouping>
}
 800157e:	bf00      	nop
 8001580:	3708      	adds	r7, #8
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}

08001586 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001586:	b580      	push	{r7, lr}
 8001588:	b086      	sub	sp, #24
 800158a:	af00      	add	r7, sp, #0
 800158c:	4603      	mov	r3, r0
 800158e:	60b9      	str	r1, [r7, #8]
 8001590:	607a      	str	r2, [r7, #4]
 8001592:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001594:	2300      	movs	r3, #0
 8001596:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001598:	f7ff ff42 	bl	8001420 <__NVIC_GetPriorityGrouping>
 800159c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800159e:	687a      	ldr	r2, [r7, #4]
 80015a0:	68b9      	ldr	r1, [r7, #8]
 80015a2:	6978      	ldr	r0, [r7, #20]
 80015a4:	f7ff ff90 	bl	80014c8 <NVIC_EncodePriority>
 80015a8:	4602      	mov	r2, r0
 80015aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015ae:	4611      	mov	r1, r2
 80015b0:	4618      	mov	r0, r3
 80015b2:	f7ff ff5f 	bl	8001474 <__NVIC_SetPriority>
}
 80015b6:	bf00      	nop
 80015b8:	3718      	adds	r7, #24
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}

080015be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015be:	b580      	push	{r7, lr}
 80015c0:	b082      	sub	sp, #8
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	4603      	mov	r3, r0
 80015c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015cc:	4618      	mov	r0, r3
 80015ce:	f7ff ff35 	bl	800143c <__NVIC_EnableIRQ>
}
 80015d2:	bf00      	nop
 80015d4:	3708      	adds	r7, #8
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}

080015da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015da:	b580      	push	{r7, lr}
 80015dc:	b082      	sub	sp, #8
 80015de:	af00      	add	r7, sp, #0
 80015e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015e2:	6878      	ldr	r0, [r7, #4]
 80015e4:	f7ff ffa2 	bl	800152c <SysTick_Config>
 80015e8:	4603      	mov	r3, r0
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	3708      	adds	r7, #8
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
	...

080015f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b08b      	sub	sp, #44	; 0x2c
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
 80015fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80015fe:	2300      	movs	r3, #0
 8001600:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001602:	2300      	movs	r3, #0
 8001604:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001606:	e148      	b.n	800189a <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001608:	2201      	movs	r2, #1
 800160a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800160c:	fa02 f303 	lsl.w	r3, r2, r3
 8001610:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	69fa      	ldr	r2, [r7, #28]
 8001618:	4013      	ands	r3, r2
 800161a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800161c:	69ba      	ldr	r2, [r7, #24]
 800161e:	69fb      	ldr	r3, [r7, #28]
 8001620:	429a      	cmp	r2, r3
 8001622:	f040 8137 	bne.w	8001894 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	4aa3      	ldr	r2, [pc, #652]	; (80018b8 <HAL_GPIO_Init+0x2c4>)
 800162c:	4293      	cmp	r3, r2
 800162e:	d05e      	beq.n	80016ee <HAL_GPIO_Init+0xfa>
 8001630:	4aa1      	ldr	r2, [pc, #644]	; (80018b8 <HAL_GPIO_Init+0x2c4>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d875      	bhi.n	8001722 <HAL_GPIO_Init+0x12e>
 8001636:	4aa1      	ldr	r2, [pc, #644]	; (80018bc <HAL_GPIO_Init+0x2c8>)
 8001638:	4293      	cmp	r3, r2
 800163a:	d058      	beq.n	80016ee <HAL_GPIO_Init+0xfa>
 800163c:	4a9f      	ldr	r2, [pc, #636]	; (80018bc <HAL_GPIO_Init+0x2c8>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d86f      	bhi.n	8001722 <HAL_GPIO_Init+0x12e>
 8001642:	4a9f      	ldr	r2, [pc, #636]	; (80018c0 <HAL_GPIO_Init+0x2cc>)
 8001644:	4293      	cmp	r3, r2
 8001646:	d052      	beq.n	80016ee <HAL_GPIO_Init+0xfa>
 8001648:	4a9d      	ldr	r2, [pc, #628]	; (80018c0 <HAL_GPIO_Init+0x2cc>)
 800164a:	4293      	cmp	r3, r2
 800164c:	d869      	bhi.n	8001722 <HAL_GPIO_Init+0x12e>
 800164e:	4a9d      	ldr	r2, [pc, #628]	; (80018c4 <HAL_GPIO_Init+0x2d0>)
 8001650:	4293      	cmp	r3, r2
 8001652:	d04c      	beq.n	80016ee <HAL_GPIO_Init+0xfa>
 8001654:	4a9b      	ldr	r2, [pc, #620]	; (80018c4 <HAL_GPIO_Init+0x2d0>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d863      	bhi.n	8001722 <HAL_GPIO_Init+0x12e>
 800165a:	4a9b      	ldr	r2, [pc, #620]	; (80018c8 <HAL_GPIO_Init+0x2d4>)
 800165c:	4293      	cmp	r3, r2
 800165e:	d046      	beq.n	80016ee <HAL_GPIO_Init+0xfa>
 8001660:	4a99      	ldr	r2, [pc, #612]	; (80018c8 <HAL_GPIO_Init+0x2d4>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d85d      	bhi.n	8001722 <HAL_GPIO_Init+0x12e>
 8001666:	2b12      	cmp	r3, #18
 8001668:	d82a      	bhi.n	80016c0 <HAL_GPIO_Init+0xcc>
 800166a:	2b12      	cmp	r3, #18
 800166c:	d859      	bhi.n	8001722 <HAL_GPIO_Init+0x12e>
 800166e:	a201      	add	r2, pc, #4	; (adr r2, 8001674 <HAL_GPIO_Init+0x80>)
 8001670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001674:	080016ef 	.word	0x080016ef
 8001678:	080016c9 	.word	0x080016c9
 800167c:	080016db 	.word	0x080016db
 8001680:	0800171d 	.word	0x0800171d
 8001684:	08001723 	.word	0x08001723
 8001688:	08001723 	.word	0x08001723
 800168c:	08001723 	.word	0x08001723
 8001690:	08001723 	.word	0x08001723
 8001694:	08001723 	.word	0x08001723
 8001698:	08001723 	.word	0x08001723
 800169c:	08001723 	.word	0x08001723
 80016a0:	08001723 	.word	0x08001723
 80016a4:	08001723 	.word	0x08001723
 80016a8:	08001723 	.word	0x08001723
 80016ac:	08001723 	.word	0x08001723
 80016b0:	08001723 	.word	0x08001723
 80016b4:	08001723 	.word	0x08001723
 80016b8:	080016d1 	.word	0x080016d1
 80016bc:	080016e5 	.word	0x080016e5
 80016c0:	4a82      	ldr	r2, [pc, #520]	; (80018cc <HAL_GPIO_Init+0x2d8>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d013      	beq.n	80016ee <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80016c6:	e02c      	b.n	8001722 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	68db      	ldr	r3, [r3, #12]
 80016cc:	623b      	str	r3, [r7, #32]
          break;
 80016ce:	e029      	b.n	8001724 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	68db      	ldr	r3, [r3, #12]
 80016d4:	3304      	adds	r3, #4
 80016d6:	623b      	str	r3, [r7, #32]
          break;
 80016d8:	e024      	b.n	8001724 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	68db      	ldr	r3, [r3, #12]
 80016de:	3308      	adds	r3, #8
 80016e0:	623b      	str	r3, [r7, #32]
          break;
 80016e2:	e01f      	b.n	8001724 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	68db      	ldr	r3, [r3, #12]
 80016e8:	330c      	adds	r3, #12
 80016ea:	623b      	str	r3, [r7, #32]
          break;
 80016ec:	e01a      	b.n	8001724 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	689b      	ldr	r3, [r3, #8]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d102      	bne.n	80016fc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80016f6:	2304      	movs	r3, #4
 80016f8:	623b      	str	r3, [r7, #32]
          break;
 80016fa:	e013      	b.n	8001724 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	689b      	ldr	r3, [r3, #8]
 8001700:	2b01      	cmp	r3, #1
 8001702:	d105      	bne.n	8001710 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001704:	2308      	movs	r3, #8
 8001706:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	69fa      	ldr	r2, [r7, #28]
 800170c:	611a      	str	r2, [r3, #16]
          break;
 800170e:	e009      	b.n	8001724 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001710:	2308      	movs	r3, #8
 8001712:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	69fa      	ldr	r2, [r7, #28]
 8001718:	615a      	str	r2, [r3, #20]
          break;
 800171a:	e003      	b.n	8001724 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800171c:	2300      	movs	r3, #0
 800171e:	623b      	str	r3, [r7, #32]
          break;
 8001720:	e000      	b.n	8001724 <HAL_GPIO_Init+0x130>
          break;
 8001722:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001724:	69bb      	ldr	r3, [r7, #24]
 8001726:	2bff      	cmp	r3, #255	; 0xff
 8001728:	d801      	bhi.n	800172e <HAL_GPIO_Init+0x13a>
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	e001      	b.n	8001732 <HAL_GPIO_Init+0x13e>
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	3304      	adds	r3, #4
 8001732:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001734:	69bb      	ldr	r3, [r7, #24]
 8001736:	2bff      	cmp	r3, #255	; 0xff
 8001738:	d802      	bhi.n	8001740 <HAL_GPIO_Init+0x14c>
 800173a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800173c:	009b      	lsls	r3, r3, #2
 800173e:	e002      	b.n	8001746 <HAL_GPIO_Init+0x152>
 8001740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001742:	3b08      	subs	r3, #8
 8001744:	009b      	lsls	r3, r3, #2
 8001746:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001748:	697b      	ldr	r3, [r7, #20]
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	210f      	movs	r1, #15
 800174e:	693b      	ldr	r3, [r7, #16]
 8001750:	fa01 f303 	lsl.w	r3, r1, r3
 8001754:	43db      	mvns	r3, r3
 8001756:	401a      	ands	r2, r3
 8001758:	6a39      	ldr	r1, [r7, #32]
 800175a:	693b      	ldr	r3, [r7, #16]
 800175c:	fa01 f303 	lsl.w	r3, r1, r3
 8001760:	431a      	orrs	r2, r3
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800176e:	2b00      	cmp	r3, #0
 8001770:	f000 8090 	beq.w	8001894 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001774:	4b56      	ldr	r3, [pc, #344]	; (80018d0 <HAL_GPIO_Init+0x2dc>)
 8001776:	699b      	ldr	r3, [r3, #24]
 8001778:	4a55      	ldr	r2, [pc, #340]	; (80018d0 <HAL_GPIO_Init+0x2dc>)
 800177a:	f043 0301 	orr.w	r3, r3, #1
 800177e:	6193      	str	r3, [r2, #24]
 8001780:	4b53      	ldr	r3, [pc, #332]	; (80018d0 <HAL_GPIO_Init+0x2dc>)
 8001782:	699b      	ldr	r3, [r3, #24]
 8001784:	f003 0301 	and.w	r3, r3, #1
 8001788:	60bb      	str	r3, [r7, #8]
 800178a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800178c:	4a51      	ldr	r2, [pc, #324]	; (80018d4 <HAL_GPIO_Init+0x2e0>)
 800178e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001790:	089b      	lsrs	r3, r3, #2
 8001792:	3302      	adds	r3, #2
 8001794:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001798:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800179a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800179c:	f003 0303 	and.w	r3, r3, #3
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	220f      	movs	r2, #15
 80017a4:	fa02 f303 	lsl.w	r3, r2, r3
 80017a8:	43db      	mvns	r3, r3
 80017aa:	68fa      	ldr	r2, [r7, #12]
 80017ac:	4013      	ands	r3, r2
 80017ae:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	4a49      	ldr	r2, [pc, #292]	; (80018d8 <HAL_GPIO_Init+0x2e4>)
 80017b4:	4293      	cmp	r3, r2
 80017b6:	d00d      	beq.n	80017d4 <HAL_GPIO_Init+0x1e0>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	4a48      	ldr	r2, [pc, #288]	; (80018dc <HAL_GPIO_Init+0x2e8>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d007      	beq.n	80017d0 <HAL_GPIO_Init+0x1dc>
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	4a47      	ldr	r2, [pc, #284]	; (80018e0 <HAL_GPIO_Init+0x2ec>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d101      	bne.n	80017cc <HAL_GPIO_Init+0x1d8>
 80017c8:	2302      	movs	r3, #2
 80017ca:	e004      	b.n	80017d6 <HAL_GPIO_Init+0x1e2>
 80017cc:	2303      	movs	r3, #3
 80017ce:	e002      	b.n	80017d6 <HAL_GPIO_Init+0x1e2>
 80017d0:	2301      	movs	r3, #1
 80017d2:	e000      	b.n	80017d6 <HAL_GPIO_Init+0x1e2>
 80017d4:	2300      	movs	r3, #0
 80017d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017d8:	f002 0203 	and.w	r2, r2, #3
 80017dc:	0092      	lsls	r2, r2, #2
 80017de:	4093      	lsls	r3, r2
 80017e0:	68fa      	ldr	r2, [r7, #12]
 80017e2:	4313      	orrs	r3, r2
 80017e4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80017e6:	493b      	ldr	r1, [pc, #236]	; (80018d4 <HAL_GPIO_Init+0x2e0>)
 80017e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ea:	089b      	lsrs	r3, r3, #2
 80017ec:	3302      	adds	r3, #2
 80017ee:	68fa      	ldr	r2, [r7, #12]
 80017f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d006      	beq.n	800180e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001800:	4b38      	ldr	r3, [pc, #224]	; (80018e4 <HAL_GPIO_Init+0x2f0>)
 8001802:	689a      	ldr	r2, [r3, #8]
 8001804:	4937      	ldr	r1, [pc, #220]	; (80018e4 <HAL_GPIO_Init+0x2f0>)
 8001806:	69bb      	ldr	r3, [r7, #24]
 8001808:	4313      	orrs	r3, r2
 800180a:	608b      	str	r3, [r1, #8]
 800180c:	e006      	b.n	800181c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800180e:	4b35      	ldr	r3, [pc, #212]	; (80018e4 <HAL_GPIO_Init+0x2f0>)
 8001810:	689a      	ldr	r2, [r3, #8]
 8001812:	69bb      	ldr	r3, [r7, #24]
 8001814:	43db      	mvns	r3, r3
 8001816:	4933      	ldr	r1, [pc, #204]	; (80018e4 <HAL_GPIO_Init+0x2f0>)
 8001818:	4013      	ands	r3, r2
 800181a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001824:	2b00      	cmp	r3, #0
 8001826:	d006      	beq.n	8001836 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001828:	4b2e      	ldr	r3, [pc, #184]	; (80018e4 <HAL_GPIO_Init+0x2f0>)
 800182a:	68da      	ldr	r2, [r3, #12]
 800182c:	492d      	ldr	r1, [pc, #180]	; (80018e4 <HAL_GPIO_Init+0x2f0>)
 800182e:	69bb      	ldr	r3, [r7, #24]
 8001830:	4313      	orrs	r3, r2
 8001832:	60cb      	str	r3, [r1, #12]
 8001834:	e006      	b.n	8001844 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001836:	4b2b      	ldr	r3, [pc, #172]	; (80018e4 <HAL_GPIO_Init+0x2f0>)
 8001838:	68da      	ldr	r2, [r3, #12]
 800183a:	69bb      	ldr	r3, [r7, #24]
 800183c:	43db      	mvns	r3, r3
 800183e:	4929      	ldr	r1, [pc, #164]	; (80018e4 <HAL_GPIO_Init+0x2f0>)
 8001840:	4013      	ands	r3, r2
 8001842:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800184c:	2b00      	cmp	r3, #0
 800184e:	d006      	beq.n	800185e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001850:	4b24      	ldr	r3, [pc, #144]	; (80018e4 <HAL_GPIO_Init+0x2f0>)
 8001852:	685a      	ldr	r2, [r3, #4]
 8001854:	4923      	ldr	r1, [pc, #140]	; (80018e4 <HAL_GPIO_Init+0x2f0>)
 8001856:	69bb      	ldr	r3, [r7, #24]
 8001858:	4313      	orrs	r3, r2
 800185a:	604b      	str	r3, [r1, #4]
 800185c:	e006      	b.n	800186c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800185e:	4b21      	ldr	r3, [pc, #132]	; (80018e4 <HAL_GPIO_Init+0x2f0>)
 8001860:	685a      	ldr	r2, [r3, #4]
 8001862:	69bb      	ldr	r3, [r7, #24]
 8001864:	43db      	mvns	r3, r3
 8001866:	491f      	ldr	r1, [pc, #124]	; (80018e4 <HAL_GPIO_Init+0x2f0>)
 8001868:	4013      	ands	r3, r2
 800186a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001874:	2b00      	cmp	r3, #0
 8001876:	d006      	beq.n	8001886 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001878:	4b1a      	ldr	r3, [pc, #104]	; (80018e4 <HAL_GPIO_Init+0x2f0>)
 800187a:	681a      	ldr	r2, [r3, #0]
 800187c:	4919      	ldr	r1, [pc, #100]	; (80018e4 <HAL_GPIO_Init+0x2f0>)
 800187e:	69bb      	ldr	r3, [r7, #24]
 8001880:	4313      	orrs	r3, r2
 8001882:	600b      	str	r3, [r1, #0]
 8001884:	e006      	b.n	8001894 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001886:	4b17      	ldr	r3, [pc, #92]	; (80018e4 <HAL_GPIO_Init+0x2f0>)
 8001888:	681a      	ldr	r2, [r3, #0]
 800188a:	69bb      	ldr	r3, [r7, #24]
 800188c:	43db      	mvns	r3, r3
 800188e:	4915      	ldr	r1, [pc, #84]	; (80018e4 <HAL_GPIO_Init+0x2f0>)
 8001890:	4013      	ands	r3, r2
 8001892:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001896:	3301      	adds	r3, #1
 8001898:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018a0:	fa22 f303 	lsr.w	r3, r2, r3
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	f47f aeaf 	bne.w	8001608 <HAL_GPIO_Init+0x14>
  }
}
 80018aa:	bf00      	nop
 80018ac:	bf00      	nop
 80018ae:	372c      	adds	r7, #44	; 0x2c
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bc80      	pop	{r7}
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	10320000 	.word	0x10320000
 80018bc:	10310000 	.word	0x10310000
 80018c0:	10220000 	.word	0x10220000
 80018c4:	10210000 	.word	0x10210000
 80018c8:	10120000 	.word	0x10120000
 80018cc:	10110000 	.word	0x10110000
 80018d0:	40021000 	.word	0x40021000
 80018d4:	40010000 	.word	0x40010000
 80018d8:	40010800 	.word	0x40010800
 80018dc:	40010c00 	.word	0x40010c00
 80018e0:	40011000 	.word	0x40011000
 80018e4:	40010400 	.word	0x40010400

080018e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b085      	sub	sp, #20
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
 80018f0:	460b      	mov	r3, r1
 80018f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	689a      	ldr	r2, [r3, #8]
 80018f8:	887b      	ldrh	r3, [r7, #2]
 80018fa:	4013      	ands	r3, r2
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d002      	beq.n	8001906 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001900:	2301      	movs	r3, #1
 8001902:	73fb      	strb	r3, [r7, #15]
 8001904:	e001      	b.n	800190a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001906:	2300      	movs	r3, #0
 8001908:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800190a:	7bfb      	ldrb	r3, [r7, #15]
}
 800190c:	4618      	mov	r0, r3
 800190e:	3714      	adds	r7, #20
 8001910:	46bd      	mov	sp, r7
 8001912:	bc80      	pop	{r7}
 8001914:	4770      	bx	lr

08001916 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001916:	b480      	push	{r7}
 8001918:	b083      	sub	sp, #12
 800191a:	af00      	add	r7, sp, #0
 800191c:	6078      	str	r0, [r7, #4]
 800191e:	460b      	mov	r3, r1
 8001920:	807b      	strh	r3, [r7, #2]
 8001922:	4613      	mov	r3, r2
 8001924:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001926:	787b      	ldrb	r3, [r7, #1]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d003      	beq.n	8001934 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800192c:	887a      	ldrh	r2, [r7, #2]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001932:	e003      	b.n	800193c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001934:	887b      	ldrh	r3, [r7, #2]
 8001936:	041a      	lsls	r2, r3, #16
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	611a      	str	r2, [r3, #16]
}
 800193c:	bf00      	nop
 800193e:	370c      	adds	r7, #12
 8001940:	46bd      	mov	sp, r7
 8001942:	bc80      	pop	{r7}
 8001944:	4770      	bx	lr

08001946 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001946:	b480      	push	{r7}
 8001948:	b085      	sub	sp, #20
 800194a:	af00      	add	r7, sp, #0
 800194c:	6078      	str	r0, [r7, #4]
 800194e:	460b      	mov	r3, r1
 8001950:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	68db      	ldr	r3, [r3, #12]
 8001956:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001958:	887a      	ldrh	r2, [r7, #2]
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	4013      	ands	r3, r2
 800195e:	041a      	lsls	r2, r3, #16
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	43d9      	mvns	r1, r3
 8001964:	887b      	ldrh	r3, [r7, #2]
 8001966:	400b      	ands	r3, r1
 8001968:	431a      	orrs	r2, r3
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	611a      	str	r2, [r3, #16]
}
 800196e:	bf00      	nop
 8001970:	3714      	adds	r7, #20
 8001972:	46bd      	mov	sp, r7
 8001974:	bc80      	pop	{r7}
 8001976:	4770      	bx	lr

08001978 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b086      	sub	sp, #24
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d101      	bne.n	800198a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001986:	2301      	movs	r3, #1
 8001988:	e26c      	b.n	8001e64 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f003 0301 	and.w	r3, r3, #1
 8001992:	2b00      	cmp	r3, #0
 8001994:	f000 8087 	beq.w	8001aa6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001998:	4b92      	ldr	r3, [pc, #584]	; (8001be4 <HAL_RCC_OscConfig+0x26c>)
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	f003 030c 	and.w	r3, r3, #12
 80019a0:	2b04      	cmp	r3, #4
 80019a2:	d00c      	beq.n	80019be <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80019a4:	4b8f      	ldr	r3, [pc, #572]	; (8001be4 <HAL_RCC_OscConfig+0x26c>)
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	f003 030c 	and.w	r3, r3, #12
 80019ac:	2b08      	cmp	r3, #8
 80019ae:	d112      	bne.n	80019d6 <HAL_RCC_OscConfig+0x5e>
 80019b0:	4b8c      	ldr	r3, [pc, #560]	; (8001be4 <HAL_RCC_OscConfig+0x26c>)
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019bc:	d10b      	bne.n	80019d6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019be:	4b89      	ldr	r3, [pc, #548]	; (8001be4 <HAL_RCC_OscConfig+0x26c>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d06c      	beq.n	8001aa4 <HAL_RCC_OscConfig+0x12c>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d168      	bne.n	8001aa4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80019d2:	2301      	movs	r3, #1
 80019d4:	e246      	b.n	8001e64 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019de:	d106      	bne.n	80019ee <HAL_RCC_OscConfig+0x76>
 80019e0:	4b80      	ldr	r3, [pc, #512]	; (8001be4 <HAL_RCC_OscConfig+0x26c>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a7f      	ldr	r2, [pc, #508]	; (8001be4 <HAL_RCC_OscConfig+0x26c>)
 80019e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019ea:	6013      	str	r3, [r2, #0]
 80019ec:	e02e      	b.n	8001a4c <HAL_RCC_OscConfig+0xd4>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d10c      	bne.n	8001a10 <HAL_RCC_OscConfig+0x98>
 80019f6:	4b7b      	ldr	r3, [pc, #492]	; (8001be4 <HAL_RCC_OscConfig+0x26c>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4a7a      	ldr	r2, [pc, #488]	; (8001be4 <HAL_RCC_OscConfig+0x26c>)
 80019fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a00:	6013      	str	r3, [r2, #0]
 8001a02:	4b78      	ldr	r3, [pc, #480]	; (8001be4 <HAL_RCC_OscConfig+0x26c>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4a77      	ldr	r2, [pc, #476]	; (8001be4 <HAL_RCC_OscConfig+0x26c>)
 8001a08:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a0c:	6013      	str	r3, [r2, #0]
 8001a0e:	e01d      	b.n	8001a4c <HAL_RCC_OscConfig+0xd4>
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a18:	d10c      	bne.n	8001a34 <HAL_RCC_OscConfig+0xbc>
 8001a1a:	4b72      	ldr	r3, [pc, #456]	; (8001be4 <HAL_RCC_OscConfig+0x26c>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4a71      	ldr	r2, [pc, #452]	; (8001be4 <HAL_RCC_OscConfig+0x26c>)
 8001a20:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a24:	6013      	str	r3, [r2, #0]
 8001a26:	4b6f      	ldr	r3, [pc, #444]	; (8001be4 <HAL_RCC_OscConfig+0x26c>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4a6e      	ldr	r2, [pc, #440]	; (8001be4 <HAL_RCC_OscConfig+0x26c>)
 8001a2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a30:	6013      	str	r3, [r2, #0]
 8001a32:	e00b      	b.n	8001a4c <HAL_RCC_OscConfig+0xd4>
 8001a34:	4b6b      	ldr	r3, [pc, #428]	; (8001be4 <HAL_RCC_OscConfig+0x26c>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a6a      	ldr	r2, [pc, #424]	; (8001be4 <HAL_RCC_OscConfig+0x26c>)
 8001a3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a3e:	6013      	str	r3, [r2, #0]
 8001a40:	4b68      	ldr	r3, [pc, #416]	; (8001be4 <HAL_RCC_OscConfig+0x26c>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a67      	ldr	r2, [pc, #412]	; (8001be4 <HAL_RCC_OscConfig+0x26c>)
 8001a46:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a4a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d013      	beq.n	8001a7c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a54:	f7ff fcb6 	bl	80013c4 <HAL_GetTick>
 8001a58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a5a:	e008      	b.n	8001a6e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a5c:	f7ff fcb2 	bl	80013c4 <HAL_GetTick>
 8001a60:	4602      	mov	r2, r0
 8001a62:	693b      	ldr	r3, [r7, #16]
 8001a64:	1ad3      	subs	r3, r2, r3
 8001a66:	2b64      	cmp	r3, #100	; 0x64
 8001a68:	d901      	bls.n	8001a6e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001a6a:	2303      	movs	r3, #3
 8001a6c:	e1fa      	b.n	8001e64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a6e:	4b5d      	ldr	r3, [pc, #372]	; (8001be4 <HAL_RCC_OscConfig+0x26c>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d0f0      	beq.n	8001a5c <HAL_RCC_OscConfig+0xe4>
 8001a7a:	e014      	b.n	8001aa6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a7c:	f7ff fca2 	bl	80013c4 <HAL_GetTick>
 8001a80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a82:	e008      	b.n	8001a96 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a84:	f7ff fc9e 	bl	80013c4 <HAL_GetTick>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	693b      	ldr	r3, [r7, #16]
 8001a8c:	1ad3      	subs	r3, r2, r3
 8001a8e:	2b64      	cmp	r3, #100	; 0x64
 8001a90:	d901      	bls.n	8001a96 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001a92:	2303      	movs	r3, #3
 8001a94:	e1e6      	b.n	8001e64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a96:	4b53      	ldr	r3, [pc, #332]	; (8001be4 <HAL_RCC_OscConfig+0x26c>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d1f0      	bne.n	8001a84 <HAL_RCC_OscConfig+0x10c>
 8001aa2:	e000      	b.n	8001aa6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001aa4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f003 0302 	and.w	r3, r3, #2
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d063      	beq.n	8001b7a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ab2:	4b4c      	ldr	r3, [pc, #304]	; (8001be4 <HAL_RCC_OscConfig+0x26c>)
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	f003 030c 	and.w	r3, r3, #12
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d00b      	beq.n	8001ad6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001abe:	4b49      	ldr	r3, [pc, #292]	; (8001be4 <HAL_RCC_OscConfig+0x26c>)
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	f003 030c 	and.w	r3, r3, #12
 8001ac6:	2b08      	cmp	r3, #8
 8001ac8:	d11c      	bne.n	8001b04 <HAL_RCC_OscConfig+0x18c>
 8001aca:	4b46      	ldr	r3, [pc, #280]	; (8001be4 <HAL_RCC_OscConfig+0x26c>)
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d116      	bne.n	8001b04 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ad6:	4b43      	ldr	r3, [pc, #268]	; (8001be4 <HAL_RCC_OscConfig+0x26c>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f003 0302 	and.w	r3, r3, #2
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d005      	beq.n	8001aee <HAL_RCC_OscConfig+0x176>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	691b      	ldr	r3, [r3, #16]
 8001ae6:	2b01      	cmp	r3, #1
 8001ae8:	d001      	beq.n	8001aee <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	e1ba      	b.n	8001e64 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001aee:	4b3d      	ldr	r3, [pc, #244]	; (8001be4 <HAL_RCC_OscConfig+0x26c>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	695b      	ldr	r3, [r3, #20]
 8001afa:	00db      	lsls	r3, r3, #3
 8001afc:	4939      	ldr	r1, [pc, #228]	; (8001be4 <HAL_RCC_OscConfig+0x26c>)
 8001afe:	4313      	orrs	r3, r2
 8001b00:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b02:	e03a      	b.n	8001b7a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	691b      	ldr	r3, [r3, #16]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d020      	beq.n	8001b4e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b0c:	4b36      	ldr	r3, [pc, #216]	; (8001be8 <HAL_RCC_OscConfig+0x270>)
 8001b0e:	2201      	movs	r2, #1
 8001b10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b12:	f7ff fc57 	bl	80013c4 <HAL_GetTick>
 8001b16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b18:	e008      	b.n	8001b2c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b1a:	f7ff fc53 	bl	80013c4 <HAL_GetTick>
 8001b1e:	4602      	mov	r2, r0
 8001b20:	693b      	ldr	r3, [r7, #16]
 8001b22:	1ad3      	subs	r3, r2, r3
 8001b24:	2b02      	cmp	r3, #2
 8001b26:	d901      	bls.n	8001b2c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001b28:	2303      	movs	r3, #3
 8001b2a:	e19b      	b.n	8001e64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b2c:	4b2d      	ldr	r3, [pc, #180]	; (8001be4 <HAL_RCC_OscConfig+0x26c>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f003 0302 	and.w	r3, r3, #2
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d0f0      	beq.n	8001b1a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b38:	4b2a      	ldr	r3, [pc, #168]	; (8001be4 <HAL_RCC_OscConfig+0x26c>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	695b      	ldr	r3, [r3, #20]
 8001b44:	00db      	lsls	r3, r3, #3
 8001b46:	4927      	ldr	r1, [pc, #156]	; (8001be4 <HAL_RCC_OscConfig+0x26c>)
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	600b      	str	r3, [r1, #0]
 8001b4c:	e015      	b.n	8001b7a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b4e:	4b26      	ldr	r3, [pc, #152]	; (8001be8 <HAL_RCC_OscConfig+0x270>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b54:	f7ff fc36 	bl	80013c4 <HAL_GetTick>
 8001b58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b5a:	e008      	b.n	8001b6e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b5c:	f7ff fc32 	bl	80013c4 <HAL_GetTick>
 8001b60:	4602      	mov	r2, r0
 8001b62:	693b      	ldr	r3, [r7, #16]
 8001b64:	1ad3      	subs	r3, r2, r3
 8001b66:	2b02      	cmp	r3, #2
 8001b68:	d901      	bls.n	8001b6e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001b6a:	2303      	movs	r3, #3
 8001b6c:	e17a      	b.n	8001e64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b6e:	4b1d      	ldr	r3, [pc, #116]	; (8001be4 <HAL_RCC_OscConfig+0x26c>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f003 0302 	and.w	r3, r3, #2
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d1f0      	bne.n	8001b5c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f003 0308 	and.w	r3, r3, #8
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d03a      	beq.n	8001bfc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	699b      	ldr	r3, [r3, #24]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d019      	beq.n	8001bc2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b8e:	4b17      	ldr	r3, [pc, #92]	; (8001bec <HAL_RCC_OscConfig+0x274>)
 8001b90:	2201      	movs	r2, #1
 8001b92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b94:	f7ff fc16 	bl	80013c4 <HAL_GetTick>
 8001b98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b9a:	e008      	b.n	8001bae <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b9c:	f7ff fc12 	bl	80013c4 <HAL_GetTick>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	693b      	ldr	r3, [r7, #16]
 8001ba4:	1ad3      	subs	r3, r2, r3
 8001ba6:	2b02      	cmp	r3, #2
 8001ba8:	d901      	bls.n	8001bae <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001baa:	2303      	movs	r3, #3
 8001bac:	e15a      	b.n	8001e64 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bae:	4b0d      	ldr	r3, [pc, #52]	; (8001be4 <HAL_RCC_OscConfig+0x26c>)
 8001bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bb2:	f003 0302 	and.w	r3, r3, #2
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d0f0      	beq.n	8001b9c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001bba:	2001      	movs	r0, #1
 8001bbc:	f000 fa9a 	bl	80020f4 <RCC_Delay>
 8001bc0:	e01c      	b.n	8001bfc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001bc2:	4b0a      	ldr	r3, [pc, #40]	; (8001bec <HAL_RCC_OscConfig+0x274>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bc8:	f7ff fbfc 	bl	80013c4 <HAL_GetTick>
 8001bcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bce:	e00f      	b.n	8001bf0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bd0:	f7ff fbf8 	bl	80013c4 <HAL_GetTick>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	693b      	ldr	r3, [r7, #16]
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	2b02      	cmp	r3, #2
 8001bdc:	d908      	bls.n	8001bf0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001bde:	2303      	movs	r3, #3
 8001be0:	e140      	b.n	8001e64 <HAL_RCC_OscConfig+0x4ec>
 8001be2:	bf00      	nop
 8001be4:	40021000 	.word	0x40021000
 8001be8:	42420000 	.word	0x42420000
 8001bec:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bf0:	4b9e      	ldr	r3, [pc, #632]	; (8001e6c <HAL_RCC_OscConfig+0x4f4>)
 8001bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bf4:	f003 0302 	and.w	r3, r3, #2
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d1e9      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f003 0304 	and.w	r3, r3, #4
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	f000 80a6 	beq.w	8001d56 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c0e:	4b97      	ldr	r3, [pc, #604]	; (8001e6c <HAL_RCC_OscConfig+0x4f4>)
 8001c10:	69db      	ldr	r3, [r3, #28]
 8001c12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d10d      	bne.n	8001c36 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c1a:	4b94      	ldr	r3, [pc, #592]	; (8001e6c <HAL_RCC_OscConfig+0x4f4>)
 8001c1c:	69db      	ldr	r3, [r3, #28]
 8001c1e:	4a93      	ldr	r2, [pc, #588]	; (8001e6c <HAL_RCC_OscConfig+0x4f4>)
 8001c20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c24:	61d3      	str	r3, [r2, #28]
 8001c26:	4b91      	ldr	r3, [pc, #580]	; (8001e6c <HAL_RCC_OscConfig+0x4f4>)
 8001c28:	69db      	ldr	r3, [r3, #28]
 8001c2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c2e:	60bb      	str	r3, [r7, #8]
 8001c30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c32:	2301      	movs	r3, #1
 8001c34:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c36:	4b8e      	ldr	r3, [pc, #568]	; (8001e70 <HAL_RCC_OscConfig+0x4f8>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d118      	bne.n	8001c74 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c42:	4b8b      	ldr	r3, [pc, #556]	; (8001e70 <HAL_RCC_OscConfig+0x4f8>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4a8a      	ldr	r2, [pc, #552]	; (8001e70 <HAL_RCC_OscConfig+0x4f8>)
 8001c48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c4e:	f7ff fbb9 	bl	80013c4 <HAL_GetTick>
 8001c52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c54:	e008      	b.n	8001c68 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c56:	f7ff fbb5 	bl	80013c4 <HAL_GetTick>
 8001c5a:	4602      	mov	r2, r0
 8001c5c:	693b      	ldr	r3, [r7, #16]
 8001c5e:	1ad3      	subs	r3, r2, r3
 8001c60:	2b64      	cmp	r3, #100	; 0x64
 8001c62:	d901      	bls.n	8001c68 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001c64:	2303      	movs	r3, #3
 8001c66:	e0fd      	b.n	8001e64 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c68:	4b81      	ldr	r3, [pc, #516]	; (8001e70 <HAL_RCC_OscConfig+0x4f8>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d0f0      	beq.n	8001c56 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	68db      	ldr	r3, [r3, #12]
 8001c78:	2b01      	cmp	r3, #1
 8001c7a:	d106      	bne.n	8001c8a <HAL_RCC_OscConfig+0x312>
 8001c7c:	4b7b      	ldr	r3, [pc, #492]	; (8001e6c <HAL_RCC_OscConfig+0x4f4>)
 8001c7e:	6a1b      	ldr	r3, [r3, #32]
 8001c80:	4a7a      	ldr	r2, [pc, #488]	; (8001e6c <HAL_RCC_OscConfig+0x4f4>)
 8001c82:	f043 0301 	orr.w	r3, r3, #1
 8001c86:	6213      	str	r3, [r2, #32]
 8001c88:	e02d      	b.n	8001ce6 <HAL_RCC_OscConfig+0x36e>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	68db      	ldr	r3, [r3, #12]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d10c      	bne.n	8001cac <HAL_RCC_OscConfig+0x334>
 8001c92:	4b76      	ldr	r3, [pc, #472]	; (8001e6c <HAL_RCC_OscConfig+0x4f4>)
 8001c94:	6a1b      	ldr	r3, [r3, #32]
 8001c96:	4a75      	ldr	r2, [pc, #468]	; (8001e6c <HAL_RCC_OscConfig+0x4f4>)
 8001c98:	f023 0301 	bic.w	r3, r3, #1
 8001c9c:	6213      	str	r3, [r2, #32]
 8001c9e:	4b73      	ldr	r3, [pc, #460]	; (8001e6c <HAL_RCC_OscConfig+0x4f4>)
 8001ca0:	6a1b      	ldr	r3, [r3, #32]
 8001ca2:	4a72      	ldr	r2, [pc, #456]	; (8001e6c <HAL_RCC_OscConfig+0x4f4>)
 8001ca4:	f023 0304 	bic.w	r3, r3, #4
 8001ca8:	6213      	str	r3, [r2, #32]
 8001caa:	e01c      	b.n	8001ce6 <HAL_RCC_OscConfig+0x36e>
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	68db      	ldr	r3, [r3, #12]
 8001cb0:	2b05      	cmp	r3, #5
 8001cb2:	d10c      	bne.n	8001cce <HAL_RCC_OscConfig+0x356>
 8001cb4:	4b6d      	ldr	r3, [pc, #436]	; (8001e6c <HAL_RCC_OscConfig+0x4f4>)
 8001cb6:	6a1b      	ldr	r3, [r3, #32]
 8001cb8:	4a6c      	ldr	r2, [pc, #432]	; (8001e6c <HAL_RCC_OscConfig+0x4f4>)
 8001cba:	f043 0304 	orr.w	r3, r3, #4
 8001cbe:	6213      	str	r3, [r2, #32]
 8001cc0:	4b6a      	ldr	r3, [pc, #424]	; (8001e6c <HAL_RCC_OscConfig+0x4f4>)
 8001cc2:	6a1b      	ldr	r3, [r3, #32]
 8001cc4:	4a69      	ldr	r2, [pc, #420]	; (8001e6c <HAL_RCC_OscConfig+0x4f4>)
 8001cc6:	f043 0301 	orr.w	r3, r3, #1
 8001cca:	6213      	str	r3, [r2, #32]
 8001ccc:	e00b      	b.n	8001ce6 <HAL_RCC_OscConfig+0x36e>
 8001cce:	4b67      	ldr	r3, [pc, #412]	; (8001e6c <HAL_RCC_OscConfig+0x4f4>)
 8001cd0:	6a1b      	ldr	r3, [r3, #32]
 8001cd2:	4a66      	ldr	r2, [pc, #408]	; (8001e6c <HAL_RCC_OscConfig+0x4f4>)
 8001cd4:	f023 0301 	bic.w	r3, r3, #1
 8001cd8:	6213      	str	r3, [r2, #32]
 8001cda:	4b64      	ldr	r3, [pc, #400]	; (8001e6c <HAL_RCC_OscConfig+0x4f4>)
 8001cdc:	6a1b      	ldr	r3, [r3, #32]
 8001cde:	4a63      	ldr	r2, [pc, #396]	; (8001e6c <HAL_RCC_OscConfig+0x4f4>)
 8001ce0:	f023 0304 	bic.w	r3, r3, #4
 8001ce4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	68db      	ldr	r3, [r3, #12]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d015      	beq.n	8001d1a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cee:	f7ff fb69 	bl	80013c4 <HAL_GetTick>
 8001cf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cf4:	e00a      	b.n	8001d0c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cf6:	f7ff fb65 	bl	80013c4 <HAL_GetTick>
 8001cfa:	4602      	mov	r2, r0
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	1ad3      	subs	r3, r2, r3
 8001d00:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d901      	bls.n	8001d0c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001d08:	2303      	movs	r3, #3
 8001d0a:	e0ab      	b.n	8001e64 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d0c:	4b57      	ldr	r3, [pc, #348]	; (8001e6c <HAL_RCC_OscConfig+0x4f4>)
 8001d0e:	6a1b      	ldr	r3, [r3, #32]
 8001d10:	f003 0302 	and.w	r3, r3, #2
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d0ee      	beq.n	8001cf6 <HAL_RCC_OscConfig+0x37e>
 8001d18:	e014      	b.n	8001d44 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d1a:	f7ff fb53 	bl	80013c4 <HAL_GetTick>
 8001d1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d20:	e00a      	b.n	8001d38 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d22:	f7ff fb4f 	bl	80013c4 <HAL_GetTick>
 8001d26:	4602      	mov	r2, r0
 8001d28:	693b      	ldr	r3, [r7, #16]
 8001d2a:	1ad3      	subs	r3, r2, r3
 8001d2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d901      	bls.n	8001d38 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001d34:	2303      	movs	r3, #3
 8001d36:	e095      	b.n	8001e64 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d38:	4b4c      	ldr	r3, [pc, #304]	; (8001e6c <HAL_RCC_OscConfig+0x4f4>)
 8001d3a:	6a1b      	ldr	r3, [r3, #32]
 8001d3c:	f003 0302 	and.w	r3, r3, #2
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d1ee      	bne.n	8001d22 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001d44:	7dfb      	ldrb	r3, [r7, #23]
 8001d46:	2b01      	cmp	r3, #1
 8001d48:	d105      	bne.n	8001d56 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d4a:	4b48      	ldr	r3, [pc, #288]	; (8001e6c <HAL_RCC_OscConfig+0x4f4>)
 8001d4c:	69db      	ldr	r3, [r3, #28]
 8001d4e:	4a47      	ldr	r2, [pc, #284]	; (8001e6c <HAL_RCC_OscConfig+0x4f4>)
 8001d50:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d54:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	69db      	ldr	r3, [r3, #28]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	f000 8081 	beq.w	8001e62 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d60:	4b42      	ldr	r3, [pc, #264]	; (8001e6c <HAL_RCC_OscConfig+0x4f4>)
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	f003 030c 	and.w	r3, r3, #12
 8001d68:	2b08      	cmp	r3, #8
 8001d6a:	d061      	beq.n	8001e30 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	69db      	ldr	r3, [r3, #28]
 8001d70:	2b02      	cmp	r3, #2
 8001d72:	d146      	bne.n	8001e02 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d74:	4b3f      	ldr	r3, [pc, #252]	; (8001e74 <HAL_RCC_OscConfig+0x4fc>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d7a:	f7ff fb23 	bl	80013c4 <HAL_GetTick>
 8001d7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d80:	e008      	b.n	8001d94 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d82:	f7ff fb1f 	bl	80013c4 <HAL_GetTick>
 8001d86:	4602      	mov	r2, r0
 8001d88:	693b      	ldr	r3, [r7, #16]
 8001d8a:	1ad3      	subs	r3, r2, r3
 8001d8c:	2b02      	cmp	r3, #2
 8001d8e:	d901      	bls.n	8001d94 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001d90:	2303      	movs	r3, #3
 8001d92:	e067      	b.n	8001e64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d94:	4b35      	ldr	r3, [pc, #212]	; (8001e6c <HAL_RCC_OscConfig+0x4f4>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d1f0      	bne.n	8001d82 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6a1b      	ldr	r3, [r3, #32]
 8001da4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001da8:	d108      	bne.n	8001dbc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001daa:	4b30      	ldr	r3, [pc, #192]	; (8001e6c <HAL_RCC_OscConfig+0x4f4>)
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	492d      	ldr	r1, [pc, #180]	; (8001e6c <HAL_RCC_OscConfig+0x4f4>)
 8001db8:	4313      	orrs	r3, r2
 8001dba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001dbc:	4b2b      	ldr	r3, [pc, #172]	; (8001e6c <HAL_RCC_OscConfig+0x4f4>)
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6a19      	ldr	r1, [r3, #32]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dcc:	430b      	orrs	r3, r1
 8001dce:	4927      	ldr	r1, [pc, #156]	; (8001e6c <HAL_RCC_OscConfig+0x4f4>)
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001dd4:	4b27      	ldr	r3, [pc, #156]	; (8001e74 <HAL_RCC_OscConfig+0x4fc>)
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dda:	f7ff faf3 	bl	80013c4 <HAL_GetTick>
 8001dde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001de0:	e008      	b.n	8001df4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001de2:	f7ff faef 	bl	80013c4 <HAL_GetTick>
 8001de6:	4602      	mov	r2, r0
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	1ad3      	subs	r3, r2, r3
 8001dec:	2b02      	cmp	r3, #2
 8001dee:	d901      	bls.n	8001df4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001df0:	2303      	movs	r3, #3
 8001df2:	e037      	b.n	8001e64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001df4:	4b1d      	ldr	r3, [pc, #116]	; (8001e6c <HAL_RCC_OscConfig+0x4f4>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d0f0      	beq.n	8001de2 <HAL_RCC_OscConfig+0x46a>
 8001e00:	e02f      	b.n	8001e62 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e02:	4b1c      	ldr	r3, [pc, #112]	; (8001e74 <HAL_RCC_OscConfig+0x4fc>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e08:	f7ff fadc 	bl	80013c4 <HAL_GetTick>
 8001e0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e0e:	e008      	b.n	8001e22 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e10:	f7ff fad8 	bl	80013c4 <HAL_GetTick>
 8001e14:	4602      	mov	r2, r0
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	1ad3      	subs	r3, r2, r3
 8001e1a:	2b02      	cmp	r3, #2
 8001e1c:	d901      	bls.n	8001e22 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001e1e:	2303      	movs	r3, #3
 8001e20:	e020      	b.n	8001e64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e22:	4b12      	ldr	r3, [pc, #72]	; (8001e6c <HAL_RCC_OscConfig+0x4f4>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d1f0      	bne.n	8001e10 <HAL_RCC_OscConfig+0x498>
 8001e2e:	e018      	b.n	8001e62 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	69db      	ldr	r3, [r3, #28]
 8001e34:	2b01      	cmp	r3, #1
 8001e36:	d101      	bne.n	8001e3c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	e013      	b.n	8001e64 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001e3c:	4b0b      	ldr	r3, [pc, #44]	; (8001e6c <HAL_RCC_OscConfig+0x4f4>)
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6a1b      	ldr	r3, [r3, #32]
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d106      	bne.n	8001e5e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e5a:	429a      	cmp	r2, r3
 8001e5c:	d001      	beq.n	8001e62 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e000      	b.n	8001e64 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001e62:	2300      	movs	r3, #0
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	3718      	adds	r7, #24
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	40021000 	.word	0x40021000
 8001e70:	40007000 	.word	0x40007000
 8001e74:	42420060 	.word	0x42420060

08001e78 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b084      	sub	sp, #16
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
 8001e80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d101      	bne.n	8001e8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e0d0      	b.n	800202e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e8c:	4b6a      	ldr	r3, [pc, #424]	; (8002038 <HAL_RCC_ClockConfig+0x1c0>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f003 0307 	and.w	r3, r3, #7
 8001e94:	683a      	ldr	r2, [r7, #0]
 8001e96:	429a      	cmp	r2, r3
 8001e98:	d910      	bls.n	8001ebc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e9a:	4b67      	ldr	r3, [pc, #412]	; (8002038 <HAL_RCC_ClockConfig+0x1c0>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f023 0207 	bic.w	r2, r3, #7
 8001ea2:	4965      	ldr	r1, [pc, #404]	; (8002038 <HAL_RCC_ClockConfig+0x1c0>)
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	4313      	orrs	r3, r2
 8001ea8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001eaa:	4b63      	ldr	r3, [pc, #396]	; (8002038 <HAL_RCC_ClockConfig+0x1c0>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f003 0307 	and.w	r3, r3, #7
 8001eb2:	683a      	ldr	r2, [r7, #0]
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	d001      	beq.n	8001ebc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	e0b8      	b.n	800202e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f003 0302 	and.w	r3, r3, #2
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d020      	beq.n	8001f0a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f003 0304 	and.w	r3, r3, #4
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d005      	beq.n	8001ee0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ed4:	4b59      	ldr	r3, [pc, #356]	; (800203c <HAL_RCC_ClockConfig+0x1c4>)
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	4a58      	ldr	r2, [pc, #352]	; (800203c <HAL_RCC_ClockConfig+0x1c4>)
 8001eda:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001ede:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f003 0308 	and.w	r3, r3, #8
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d005      	beq.n	8001ef8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001eec:	4b53      	ldr	r3, [pc, #332]	; (800203c <HAL_RCC_ClockConfig+0x1c4>)
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	4a52      	ldr	r2, [pc, #328]	; (800203c <HAL_RCC_ClockConfig+0x1c4>)
 8001ef2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001ef6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ef8:	4b50      	ldr	r3, [pc, #320]	; (800203c <HAL_RCC_ClockConfig+0x1c4>)
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	689b      	ldr	r3, [r3, #8]
 8001f04:	494d      	ldr	r1, [pc, #308]	; (800203c <HAL_RCC_ClockConfig+0x1c4>)
 8001f06:	4313      	orrs	r3, r2
 8001f08:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f003 0301 	and.w	r3, r3, #1
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d040      	beq.n	8001f98 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	2b01      	cmp	r3, #1
 8001f1c:	d107      	bne.n	8001f2e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f1e:	4b47      	ldr	r3, [pc, #284]	; (800203c <HAL_RCC_ClockConfig+0x1c4>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d115      	bne.n	8001f56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e07f      	b.n	800202e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	2b02      	cmp	r3, #2
 8001f34:	d107      	bne.n	8001f46 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f36:	4b41      	ldr	r3, [pc, #260]	; (800203c <HAL_RCC_ClockConfig+0x1c4>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d109      	bne.n	8001f56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	e073      	b.n	800202e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f46:	4b3d      	ldr	r3, [pc, #244]	; (800203c <HAL_RCC_ClockConfig+0x1c4>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f003 0302 	and.w	r3, r3, #2
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d101      	bne.n	8001f56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	e06b      	b.n	800202e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f56:	4b39      	ldr	r3, [pc, #228]	; (800203c <HAL_RCC_ClockConfig+0x1c4>)
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	f023 0203 	bic.w	r2, r3, #3
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	4936      	ldr	r1, [pc, #216]	; (800203c <HAL_RCC_ClockConfig+0x1c4>)
 8001f64:	4313      	orrs	r3, r2
 8001f66:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f68:	f7ff fa2c 	bl	80013c4 <HAL_GetTick>
 8001f6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f6e:	e00a      	b.n	8001f86 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f70:	f7ff fa28 	bl	80013c4 <HAL_GetTick>
 8001f74:	4602      	mov	r2, r0
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	1ad3      	subs	r3, r2, r3
 8001f7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d901      	bls.n	8001f86 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f82:	2303      	movs	r3, #3
 8001f84:	e053      	b.n	800202e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f86:	4b2d      	ldr	r3, [pc, #180]	; (800203c <HAL_RCC_ClockConfig+0x1c4>)
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	f003 020c 	and.w	r2, r3, #12
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	009b      	lsls	r3, r3, #2
 8001f94:	429a      	cmp	r2, r3
 8001f96:	d1eb      	bne.n	8001f70 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f98:	4b27      	ldr	r3, [pc, #156]	; (8002038 <HAL_RCC_ClockConfig+0x1c0>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f003 0307 	and.w	r3, r3, #7
 8001fa0:	683a      	ldr	r2, [r7, #0]
 8001fa2:	429a      	cmp	r2, r3
 8001fa4:	d210      	bcs.n	8001fc8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fa6:	4b24      	ldr	r3, [pc, #144]	; (8002038 <HAL_RCC_ClockConfig+0x1c0>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f023 0207 	bic.w	r2, r3, #7
 8001fae:	4922      	ldr	r1, [pc, #136]	; (8002038 <HAL_RCC_ClockConfig+0x1c0>)
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fb6:	4b20      	ldr	r3, [pc, #128]	; (8002038 <HAL_RCC_ClockConfig+0x1c0>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f003 0307 	and.w	r3, r3, #7
 8001fbe:	683a      	ldr	r2, [r7, #0]
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	d001      	beq.n	8001fc8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	e032      	b.n	800202e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f003 0304 	and.w	r3, r3, #4
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d008      	beq.n	8001fe6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001fd4:	4b19      	ldr	r3, [pc, #100]	; (800203c <HAL_RCC_ClockConfig+0x1c4>)
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	68db      	ldr	r3, [r3, #12]
 8001fe0:	4916      	ldr	r1, [pc, #88]	; (800203c <HAL_RCC_ClockConfig+0x1c4>)
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f003 0308 	and.w	r3, r3, #8
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d009      	beq.n	8002006 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001ff2:	4b12      	ldr	r3, [pc, #72]	; (800203c <HAL_RCC_ClockConfig+0x1c4>)
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	691b      	ldr	r3, [r3, #16]
 8001ffe:	00db      	lsls	r3, r3, #3
 8002000:	490e      	ldr	r1, [pc, #56]	; (800203c <HAL_RCC_ClockConfig+0x1c4>)
 8002002:	4313      	orrs	r3, r2
 8002004:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002006:	f000 f821 	bl	800204c <HAL_RCC_GetSysClockFreq>
 800200a:	4602      	mov	r2, r0
 800200c:	4b0b      	ldr	r3, [pc, #44]	; (800203c <HAL_RCC_ClockConfig+0x1c4>)
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	091b      	lsrs	r3, r3, #4
 8002012:	f003 030f 	and.w	r3, r3, #15
 8002016:	490a      	ldr	r1, [pc, #40]	; (8002040 <HAL_RCC_ClockConfig+0x1c8>)
 8002018:	5ccb      	ldrb	r3, [r1, r3]
 800201a:	fa22 f303 	lsr.w	r3, r2, r3
 800201e:	4a09      	ldr	r2, [pc, #36]	; (8002044 <HAL_RCC_ClockConfig+0x1cc>)
 8002020:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002022:	4b09      	ldr	r3, [pc, #36]	; (8002048 <HAL_RCC_ClockConfig+0x1d0>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4618      	mov	r0, r3
 8002028:	f7ff f98a 	bl	8001340 <HAL_InitTick>

  return HAL_OK;
 800202c:	2300      	movs	r3, #0
}
 800202e:	4618      	mov	r0, r3
 8002030:	3710      	adds	r7, #16
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	40022000 	.word	0x40022000
 800203c:	40021000 	.word	0x40021000
 8002040:	08002968 	.word	0x08002968
 8002044:	20000024 	.word	0x20000024
 8002048:	20000034 	.word	0x20000034

0800204c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800204c:	b480      	push	{r7}
 800204e:	b087      	sub	sp, #28
 8002050:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002052:	2300      	movs	r3, #0
 8002054:	60fb      	str	r3, [r7, #12]
 8002056:	2300      	movs	r3, #0
 8002058:	60bb      	str	r3, [r7, #8]
 800205a:	2300      	movs	r3, #0
 800205c:	617b      	str	r3, [r7, #20]
 800205e:	2300      	movs	r3, #0
 8002060:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002062:	2300      	movs	r3, #0
 8002064:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002066:	4b1e      	ldr	r3, [pc, #120]	; (80020e0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	f003 030c 	and.w	r3, r3, #12
 8002072:	2b04      	cmp	r3, #4
 8002074:	d002      	beq.n	800207c <HAL_RCC_GetSysClockFreq+0x30>
 8002076:	2b08      	cmp	r3, #8
 8002078:	d003      	beq.n	8002082 <HAL_RCC_GetSysClockFreq+0x36>
 800207a:	e027      	b.n	80020cc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800207c:	4b19      	ldr	r3, [pc, #100]	; (80020e4 <HAL_RCC_GetSysClockFreq+0x98>)
 800207e:	613b      	str	r3, [r7, #16]
      break;
 8002080:	e027      	b.n	80020d2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	0c9b      	lsrs	r3, r3, #18
 8002086:	f003 030f 	and.w	r3, r3, #15
 800208a:	4a17      	ldr	r2, [pc, #92]	; (80020e8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800208c:	5cd3      	ldrb	r3, [r2, r3]
 800208e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002096:	2b00      	cmp	r3, #0
 8002098:	d010      	beq.n	80020bc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800209a:	4b11      	ldr	r3, [pc, #68]	; (80020e0 <HAL_RCC_GetSysClockFreq+0x94>)
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	0c5b      	lsrs	r3, r3, #17
 80020a0:	f003 0301 	and.w	r3, r3, #1
 80020a4:	4a11      	ldr	r2, [pc, #68]	; (80020ec <HAL_RCC_GetSysClockFreq+0xa0>)
 80020a6:	5cd3      	ldrb	r3, [r2, r3]
 80020a8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	4a0d      	ldr	r2, [pc, #52]	; (80020e4 <HAL_RCC_GetSysClockFreq+0x98>)
 80020ae:	fb02 f203 	mul.w	r2, r2, r3
 80020b2:	68bb      	ldr	r3, [r7, #8]
 80020b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80020b8:	617b      	str	r3, [r7, #20]
 80020ba:	e004      	b.n	80020c6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	4a0c      	ldr	r2, [pc, #48]	; (80020f0 <HAL_RCC_GetSysClockFreq+0xa4>)
 80020c0:	fb02 f303 	mul.w	r3, r2, r3
 80020c4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80020c6:	697b      	ldr	r3, [r7, #20]
 80020c8:	613b      	str	r3, [r7, #16]
      break;
 80020ca:	e002      	b.n	80020d2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80020cc:	4b05      	ldr	r3, [pc, #20]	; (80020e4 <HAL_RCC_GetSysClockFreq+0x98>)
 80020ce:	613b      	str	r3, [r7, #16]
      break;
 80020d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80020d2:	693b      	ldr	r3, [r7, #16]
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	371c      	adds	r7, #28
 80020d8:	46bd      	mov	sp, r7
 80020da:	bc80      	pop	{r7}
 80020dc:	4770      	bx	lr
 80020de:	bf00      	nop
 80020e0:	40021000 	.word	0x40021000
 80020e4:	007a1200 	.word	0x007a1200
 80020e8:	08002978 	.word	0x08002978
 80020ec:	08002988 	.word	0x08002988
 80020f0:	003d0900 	.word	0x003d0900

080020f4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b085      	sub	sp, #20
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80020fc:	4b0a      	ldr	r3, [pc, #40]	; (8002128 <RCC_Delay+0x34>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a0a      	ldr	r2, [pc, #40]	; (800212c <RCC_Delay+0x38>)
 8002102:	fba2 2303 	umull	r2, r3, r2, r3
 8002106:	0a5b      	lsrs	r3, r3, #9
 8002108:	687a      	ldr	r2, [r7, #4]
 800210a:	fb02 f303 	mul.w	r3, r2, r3
 800210e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002110:	bf00      	nop
  }
  while (Delay --);
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	1e5a      	subs	r2, r3, #1
 8002116:	60fa      	str	r2, [r7, #12]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d1f9      	bne.n	8002110 <RCC_Delay+0x1c>
}
 800211c:	bf00      	nop
 800211e:	bf00      	nop
 8002120:	3714      	adds	r7, #20
 8002122:	46bd      	mov	sp, r7
 8002124:	bc80      	pop	{r7}
 8002126:	4770      	bx	lr
 8002128:	20000024 	.word	0x20000024
 800212c:	10624dd3 	.word	0x10624dd3

08002130 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b082      	sub	sp, #8
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d101      	bne.n	8002142 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	e041      	b.n	80021c6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002148:	b2db      	uxtb	r3, r3
 800214a:	2b00      	cmp	r3, #0
 800214c:	d106      	bne.n	800215c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2200      	movs	r2, #0
 8002152:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f7fe ffea 	bl	8001130 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2202      	movs	r2, #2
 8002160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681a      	ldr	r2, [r3, #0]
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	3304      	adds	r3, #4
 800216c:	4619      	mov	r1, r3
 800216e:	4610      	mov	r0, r2
 8002170:	f000 fa56 	bl	8002620 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2201      	movs	r2, #1
 8002178:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2201      	movs	r2, #1
 8002180:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2201      	movs	r2, #1
 8002188:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2201      	movs	r2, #1
 8002190:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2201      	movs	r2, #1
 8002198:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2201      	movs	r2, #1
 80021a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2201      	movs	r2, #1
 80021a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2201      	movs	r2, #1
 80021b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2201      	movs	r2, #1
 80021b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2201      	movs	r2, #1
 80021c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80021c4:	2300      	movs	r3, #0
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	3708      	adds	r7, #8
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
	...

080021d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b085      	sub	sp, #20
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021de:	b2db      	uxtb	r3, r3
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	d001      	beq.n	80021e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80021e4:	2301      	movs	r3, #1
 80021e6:	e035      	b.n	8002254 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2202      	movs	r2, #2
 80021ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	68da      	ldr	r2, [r3, #12]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f042 0201 	orr.w	r2, r2, #1
 80021fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a16      	ldr	r2, [pc, #88]	; (8002260 <HAL_TIM_Base_Start_IT+0x90>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d009      	beq.n	800221e <HAL_TIM_Base_Start_IT+0x4e>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002212:	d004      	beq.n	800221e <HAL_TIM_Base_Start_IT+0x4e>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a12      	ldr	r2, [pc, #72]	; (8002264 <HAL_TIM_Base_Start_IT+0x94>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d111      	bne.n	8002242 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	f003 0307 	and.w	r3, r3, #7
 8002228:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	2b06      	cmp	r3, #6
 800222e:	d010      	beq.n	8002252 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	681a      	ldr	r2, [r3, #0]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f042 0201 	orr.w	r2, r2, #1
 800223e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002240:	e007      	b.n	8002252 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	681a      	ldr	r2, [r3, #0]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f042 0201 	orr.w	r2, r2, #1
 8002250:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002252:	2300      	movs	r3, #0
}
 8002254:	4618      	mov	r0, r3
 8002256:	3714      	adds	r7, #20
 8002258:	46bd      	mov	sp, r7
 800225a:	bc80      	pop	{r7}
 800225c:	4770      	bx	lr
 800225e:	bf00      	nop
 8002260:	40012c00 	.word	0x40012c00
 8002264:	40000400 	.word	0x40000400

08002268 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b084      	sub	sp, #16
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	68db      	ldr	r3, [r3, #12]
 8002276:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	691b      	ldr	r3, [r3, #16]
 800227e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	f003 0302 	and.w	r3, r3, #2
 8002286:	2b00      	cmp	r3, #0
 8002288:	d020      	beq.n	80022cc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	f003 0302 	and.w	r3, r3, #2
 8002290:	2b00      	cmp	r3, #0
 8002292:	d01b      	beq.n	80022cc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f06f 0202 	mvn.w	r2, #2
 800229c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2201      	movs	r2, #1
 80022a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	699b      	ldr	r3, [r3, #24]
 80022aa:	f003 0303 	and.w	r3, r3, #3
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d003      	beq.n	80022ba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80022b2:	6878      	ldr	r0, [r7, #4]
 80022b4:	f000 f998 	bl	80025e8 <HAL_TIM_IC_CaptureCallback>
 80022b8:	e005      	b.n	80022c6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80022ba:	6878      	ldr	r0, [r7, #4]
 80022bc:	f000 f98b 	bl	80025d6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022c0:	6878      	ldr	r0, [r7, #4]
 80022c2:	f000 f99a 	bl	80025fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2200      	movs	r2, #0
 80022ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	f003 0304 	and.w	r3, r3, #4
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d020      	beq.n	8002318 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	f003 0304 	and.w	r3, r3, #4
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d01b      	beq.n	8002318 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f06f 0204 	mvn.w	r2, #4
 80022e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2202      	movs	r2, #2
 80022ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	699b      	ldr	r3, [r3, #24]
 80022f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d003      	beq.n	8002306 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	f000 f972 	bl	80025e8 <HAL_TIM_IC_CaptureCallback>
 8002304:	e005      	b.n	8002312 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002306:	6878      	ldr	r0, [r7, #4]
 8002308:	f000 f965 	bl	80025d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800230c:	6878      	ldr	r0, [r7, #4]
 800230e:	f000 f974 	bl	80025fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2200      	movs	r2, #0
 8002316:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	f003 0308 	and.w	r3, r3, #8
 800231e:	2b00      	cmp	r3, #0
 8002320:	d020      	beq.n	8002364 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	f003 0308 	and.w	r3, r3, #8
 8002328:	2b00      	cmp	r3, #0
 800232a:	d01b      	beq.n	8002364 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f06f 0208 	mvn.w	r2, #8
 8002334:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2204      	movs	r2, #4
 800233a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	69db      	ldr	r3, [r3, #28]
 8002342:	f003 0303 	and.w	r3, r3, #3
 8002346:	2b00      	cmp	r3, #0
 8002348:	d003      	beq.n	8002352 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800234a:	6878      	ldr	r0, [r7, #4]
 800234c:	f000 f94c 	bl	80025e8 <HAL_TIM_IC_CaptureCallback>
 8002350:	e005      	b.n	800235e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002352:	6878      	ldr	r0, [r7, #4]
 8002354:	f000 f93f 	bl	80025d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002358:	6878      	ldr	r0, [r7, #4]
 800235a:	f000 f94e 	bl	80025fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2200      	movs	r2, #0
 8002362:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	f003 0310 	and.w	r3, r3, #16
 800236a:	2b00      	cmp	r3, #0
 800236c:	d020      	beq.n	80023b0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	f003 0310 	and.w	r3, r3, #16
 8002374:	2b00      	cmp	r3, #0
 8002376:	d01b      	beq.n	80023b0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f06f 0210 	mvn.w	r2, #16
 8002380:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2208      	movs	r2, #8
 8002386:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	69db      	ldr	r3, [r3, #28]
 800238e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002392:	2b00      	cmp	r3, #0
 8002394:	d003      	beq.n	800239e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002396:	6878      	ldr	r0, [r7, #4]
 8002398:	f000 f926 	bl	80025e8 <HAL_TIM_IC_CaptureCallback>
 800239c:	e005      	b.n	80023aa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800239e:	6878      	ldr	r0, [r7, #4]
 80023a0:	f000 f919 	bl	80025d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023a4:	6878      	ldr	r0, [r7, #4]
 80023a6:	f000 f928 	bl	80025fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2200      	movs	r2, #0
 80023ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	f003 0301 	and.w	r3, r3, #1
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d00c      	beq.n	80023d4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	f003 0301 	and.w	r3, r3, #1
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d007      	beq.n	80023d4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f06f 0201 	mvn.w	r2, #1
 80023cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80023ce:	6878      	ldr	r0, [r7, #4]
 80023d0:	f7fe ff6e 	bl	80012b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80023d4:	68bb      	ldr	r3, [r7, #8]
 80023d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d00c      	beq.n	80023f8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d007      	beq.n	80023f8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80023f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80023f2:	6878      	ldr	r0, [r7, #4]
 80023f4:	f000 fa6f 	bl	80028d6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d00c      	beq.n	800241c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002408:	2b00      	cmp	r3, #0
 800240a:	d007      	beq.n	800241c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002414:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002416:	6878      	ldr	r0, [r7, #4]
 8002418:	f000 f8f8 	bl	800260c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	f003 0320 	and.w	r3, r3, #32
 8002422:	2b00      	cmp	r3, #0
 8002424:	d00c      	beq.n	8002440 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	f003 0320 	and.w	r3, r3, #32
 800242c:	2b00      	cmp	r3, #0
 800242e:	d007      	beq.n	8002440 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f06f 0220 	mvn.w	r2, #32
 8002438:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800243a:	6878      	ldr	r0, [r7, #4]
 800243c:	f000 fa42 	bl	80028c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002440:	bf00      	nop
 8002442:	3710      	adds	r7, #16
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}

08002448 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b084      	sub	sp, #16
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
 8002450:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002452:	2300      	movs	r3, #0
 8002454:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800245c:	2b01      	cmp	r3, #1
 800245e:	d101      	bne.n	8002464 <HAL_TIM_ConfigClockSource+0x1c>
 8002460:	2302      	movs	r3, #2
 8002462:	e0b4      	b.n	80025ce <HAL_TIM_ConfigClockSource+0x186>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2201      	movs	r2, #1
 8002468:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2202      	movs	r2, #2
 8002470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	689b      	ldr	r3, [r3, #8]
 800247a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002482:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800248a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	68ba      	ldr	r2, [r7, #8]
 8002492:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800249c:	d03e      	beq.n	800251c <HAL_TIM_ConfigClockSource+0xd4>
 800249e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80024a2:	f200 8087 	bhi.w	80025b4 <HAL_TIM_ConfigClockSource+0x16c>
 80024a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024aa:	f000 8086 	beq.w	80025ba <HAL_TIM_ConfigClockSource+0x172>
 80024ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024b2:	d87f      	bhi.n	80025b4 <HAL_TIM_ConfigClockSource+0x16c>
 80024b4:	2b70      	cmp	r3, #112	; 0x70
 80024b6:	d01a      	beq.n	80024ee <HAL_TIM_ConfigClockSource+0xa6>
 80024b8:	2b70      	cmp	r3, #112	; 0x70
 80024ba:	d87b      	bhi.n	80025b4 <HAL_TIM_ConfigClockSource+0x16c>
 80024bc:	2b60      	cmp	r3, #96	; 0x60
 80024be:	d050      	beq.n	8002562 <HAL_TIM_ConfigClockSource+0x11a>
 80024c0:	2b60      	cmp	r3, #96	; 0x60
 80024c2:	d877      	bhi.n	80025b4 <HAL_TIM_ConfigClockSource+0x16c>
 80024c4:	2b50      	cmp	r3, #80	; 0x50
 80024c6:	d03c      	beq.n	8002542 <HAL_TIM_ConfigClockSource+0xfa>
 80024c8:	2b50      	cmp	r3, #80	; 0x50
 80024ca:	d873      	bhi.n	80025b4 <HAL_TIM_ConfigClockSource+0x16c>
 80024cc:	2b40      	cmp	r3, #64	; 0x40
 80024ce:	d058      	beq.n	8002582 <HAL_TIM_ConfigClockSource+0x13a>
 80024d0:	2b40      	cmp	r3, #64	; 0x40
 80024d2:	d86f      	bhi.n	80025b4 <HAL_TIM_ConfigClockSource+0x16c>
 80024d4:	2b30      	cmp	r3, #48	; 0x30
 80024d6:	d064      	beq.n	80025a2 <HAL_TIM_ConfigClockSource+0x15a>
 80024d8:	2b30      	cmp	r3, #48	; 0x30
 80024da:	d86b      	bhi.n	80025b4 <HAL_TIM_ConfigClockSource+0x16c>
 80024dc:	2b20      	cmp	r3, #32
 80024de:	d060      	beq.n	80025a2 <HAL_TIM_ConfigClockSource+0x15a>
 80024e0:	2b20      	cmp	r3, #32
 80024e2:	d867      	bhi.n	80025b4 <HAL_TIM_ConfigClockSource+0x16c>
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d05c      	beq.n	80025a2 <HAL_TIM_ConfigClockSource+0x15a>
 80024e8:	2b10      	cmp	r3, #16
 80024ea:	d05a      	beq.n	80025a2 <HAL_TIM_ConfigClockSource+0x15a>
 80024ec:	e062      	b.n	80025b4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6818      	ldr	r0, [r3, #0]
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	6899      	ldr	r1, [r3, #8]
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	685a      	ldr	r2, [r3, #4]
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	68db      	ldr	r3, [r3, #12]
 80024fe:	f000 f96a 	bl	80027d6 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002510:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	68ba      	ldr	r2, [r7, #8]
 8002518:	609a      	str	r2, [r3, #8]
      break;
 800251a:	e04f      	b.n	80025bc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6818      	ldr	r0, [r3, #0]
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	6899      	ldr	r1, [r3, #8]
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	685a      	ldr	r2, [r3, #4]
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	68db      	ldr	r3, [r3, #12]
 800252c:	f000 f953 	bl	80027d6 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	689a      	ldr	r2, [r3, #8]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800253e:	609a      	str	r2, [r3, #8]
      break;
 8002540:	e03c      	b.n	80025bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6818      	ldr	r0, [r3, #0]
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	6859      	ldr	r1, [r3, #4]
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	68db      	ldr	r3, [r3, #12]
 800254e:	461a      	mov	r2, r3
 8002550:	f000 f8ca 	bl	80026e8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	2150      	movs	r1, #80	; 0x50
 800255a:	4618      	mov	r0, r3
 800255c:	f000 f921 	bl	80027a2 <TIM_ITRx_SetConfig>
      break;
 8002560:	e02c      	b.n	80025bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6818      	ldr	r0, [r3, #0]
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	6859      	ldr	r1, [r3, #4]
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	68db      	ldr	r3, [r3, #12]
 800256e:	461a      	mov	r2, r3
 8002570:	f000 f8e8 	bl	8002744 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	2160      	movs	r1, #96	; 0x60
 800257a:	4618      	mov	r0, r3
 800257c:	f000 f911 	bl	80027a2 <TIM_ITRx_SetConfig>
      break;
 8002580:	e01c      	b.n	80025bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6818      	ldr	r0, [r3, #0]
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	6859      	ldr	r1, [r3, #4]
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	68db      	ldr	r3, [r3, #12]
 800258e:	461a      	mov	r2, r3
 8002590:	f000 f8aa 	bl	80026e8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	2140      	movs	r1, #64	; 0x40
 800259a:	4618      	mov	r0, r3
 800259c:	f000 f901 	bl	80027a2 <TIM_ITRx_SetConfig>
      break;
 80025a0:	e00c      	b.n	80025bc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4619      	mov	r1, r3
 80025ac:	4610      	mov	r0, r2
 80025ae:	f000 f8f8 	bl	80027a2 <TIM_ITRx_SetConfig>
      break;
 80025b2:	e003      	b.n	80025bc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80025b4:	2301      	movs	r3, #1
 80025b6:	73fb      	strb	r3, [r7, #15]
      break;
 80025b8:	e000      	b.n	80025bc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80025ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2201      	movs	r2, #1
 80025c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2200      	movs	r2, #0
 80025c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80025cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	3710      	adds	r7, #16
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}

080025d6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80025d6:	b480      	push	{r7}
 80025d8:	b083      	sub	sp, #12
 80025da:	af00      	add	r7, sp, #0
 80025dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80025de:	bf00      	nop
 80025e0:	370c      	adds	r7, #12
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bc80      	pop	{r7}
 80025e6:	4770      	bx	lr

080025e8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80025f0:	bf00      	nop
 80025f2:	370c      	adds	r7, #12
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bc80      	pop	{r7}
 80025f8:	4770      	bx	lr

080025fa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80025fa:	b480      	push	{r7}
 80025fc:	b083      	sub	sp, #12
 80025fe:	af00      	add	r7, sp, #0
 8002600:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002602:	bf00      	nop
 8002604:	370c      	adds	r7, #12
 8002606:	46bd      	mov	sp, r7
 8002608:	bc80      	pop	{r7}
 800260a:	4770      	bx	lr

0800260c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002614:	bf00      	nop
 8002616:	370c      	adds	r7, #12
 8002618:	46bd      	mov	sp, r7
 800261a:	bc80      	pop	{r7}
 800261c:	4770      	bx	lr
	...

08002620 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002620:	b480      	push	{r7}
 8002622:	b085      	sub	sp, #20
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
 8002628:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	4a2b      	ldr	r2, [pc, #172]	; (80026e0 <TIM_Base_SetConfig+0xc0>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d007      	beq.n	8002648 <TIM_Base_SetConfig+0x28>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800263e:	d003      	beq.n	8002648 <TIM_Base_SetConfig+0x28>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	4a28      	ldr	r2, [pc, #160]	; (80026e4 <TIM_Base_SetConfig+0xc4>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d108      	bne.n	800265a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800264e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	68fa      	ldr	r2, [r7, #12]
 8002656:	4313      	orrs	r3, r2
 8002658:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	4a20      	ldr	r2, [pc, #128]	; (80026e0 <TIM_Base_SetConfig+0xc0>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d007      	beq.n	8002672 <TIM_Base_SetConfig+0x52>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002668:	d003      	beq.n	8002672 <TIM_Base_SetConfig+0x52>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	4a1d      	ldr	r2, [pc, #116]	; (80026e4 <TIM_Base_SetConfig+0xc4>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d108      	bne.n	8002684 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002678:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	68db      	ldr	r3, [r3, #12]
 800267e:	68fa      	ldr	r2, [r7, #12]
 8002680:	4313      	orrs	r3, r2
 8002682:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	695b      	ldr	r3, [r3, #20]
 800268e:	4313      	orrs	r3, r2
 8002690:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	68fa      	ldr	r2, [r7, #12]
 8002696:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	689a      	ldr	r2, [r3, #8]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	681a      	ldr	r2, [r3, #0]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	4a0d      	ldr	r2, [pc, #52]	; (80026e0 <TIM_Base_SetConfig+0xc0>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d103      	bne.n	80026b8 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	691a      	ldr	r2, [r3, #16]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2201      	movs	r2, #1
 80026bc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	691b      	ldr	r3, [r3, #16]
 80026c2:	f003 0301 	and.w	r3, r3, #1
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d005      	beq.n	80026d6 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	691b      	ldr	r3, [r3, #16]
 80026ce:	f023 0201 	bic.w	r2, r3, #1
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	611a      	str	r2, [r3, #16]
  }
}
 80026d6:	bf00      	nop
 80026d8:	3714      	adds	r7, #20
 80026da:	46bd      	mov	sp, r7
 80026dc:	bc80      	pop	{r7}
 80026de:	4770      	bx	lr
 80026e0:	40012c00 	.word	0x40012c00
 80026e4:	40000400 	.word	0x40000400

080026e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b087      	sub	sp, #28
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	60f8      	str	r0, [r7, #12]
 80026f0:	60b9      	str	r1, [r7, #8]
 80026f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	6a1b      	ldr	r3, [r3, #32]
 80026f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	6a1b      	ldr	r3, [r3, #32]
 80026fe:	f023 0201 	bic.w	r2, r3, #1
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	699b      	ldr	r3, [r3, #24]
 800270a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002712:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	011b      	lsls	r3, r3, #4
 8002718:	693a      	ldr	r2, [r7, #16]
 800271a:	4313      	orrs	r3, r2
 800271c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	f023 030a 	bic.w	r3, r3, #10
 8002724:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002726:	697a      	ldr	r2, [r7, #20]
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	4313      	orrs	r3, r2
 800272c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	693a      	ldr	r2, [r7, #16]
 8002732:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	697a      	ldr	r2, [r7, #20]
 8002738:	621a      	str	r2, [r3, #32]
}
 800273a:	bf00      	nop
 800273c:	371c      	adds	r7, #28
 800273e:	46bd      	mov	sp, r7
 8002740:	bc80      	pop	{r7}
 8002742:	4770      	bx	lr

08002744 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002744:	b480      	push	{r7}
 8002746:	b087      	sub	sp, #28
 8002748:	af00      	add	r7, sp, #0
 800274a:	60f8      	str	r0, [r7, #12]
 800274c:	60b9      	str	r1, [r7, #8]
 800274e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	6a1b      	ldr	r3, [r3, #32]
 8002754:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	6a1b      	ldr	r3, [r3, #32]
 800275a:	f023 0210 	bic.w	r2, r3, #16
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	699b      	ldr	r3, [r3, #24]
 8002766:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002768:	693b      	ldr	r3, [r7, #16]
 800276a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800276e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	031b      	lsls	r3, r3, #12
 8002774:	693a      	ldr	r2, [r7, #16]
 8002776:	4313      	orrs	r3, r2
 8002778:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002780:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	011b      	lsls	r3, r3, #4
 8002786:	697a      	ldr	r2, [r7, #20]
 8002788:	4313      	orrs	r3, r2
 800278a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	693a      	ldr	r2, [r7, #16]
 8002790:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	697a      	ldr	r2, [r7, #20]
 8002796:	621a      	str	r2, [r3, #32]
}
 8002798:	bf00      	nop
 800279a:	371c      	adds	r7, #28
 800279c:	46bd      	mov	sp, r7
 800279e:	bc80      	pop	{r7}
 80027a0:	4770      	bx	lr

080027a2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80027a2:	b480      	push	{r7}
 80027a4:	b085      	sub	sp, #20
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	6078      	str	r0, [r7, #4]
 80027aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	689b      	ldr	r3, [r3, #8]
 80027b0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027b8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80027ba:	683a      	ldr	r2, [r7, #0]
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	4313      	orrs	r3, r2
 80027c0:	f043 0307 	orr.w	r3, r3, #7
 80027c4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	68fa      	ldr	r2, [r7, #12]
 80027ca:	609a      	str	r2, [r3, #8]
}
 80027cc:	bf00      	nop
 80027ce:	3714      	adds	r7, #20
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bc80      	pop	{r7}
 80027d4:	4770      	bx	lr

080027d6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80027d6:	b480      	push	{r7}
 80027d8:	b087      	sub	sp, #28
 80027da:	af00      	add	r7, sp, #0
 80027dc:	60f8      	str	r0, [r7, #12]
 80027de:	60b9      	str	r1, [r7, #8]
 80027e0:	607a      	str	r2, [r7, #4]
 80027e2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80027f0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	021a      	lsls	r2, r3, #8
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	431a      	orrs	r2, r3
 80027fa:	68bb      	ldr	r3, [r7, #8]
 80027fc:	4313      	orrs	r3, r2
 80027fe:	697a      	ldr	r2, [r7, #20]
 8002800:	4313      	orrs	r3, r2
 8002802:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	697a      	ldr	r2, [r7, #20]
 8002808:	609a      	str	r2, [r3, #8]
}
 800280a:	bf00      	nop
 800280c:	371c      	adds	r7, #28
 800280e:	46bd      	mov	sp, r7
 8002810:	bc80      	pop	{r7}
 8002812:	4770      	bx	lr

08002814 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002814:	b480      	push	{r7}
 8002816:	b085      	sub	sp, #20
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
 800281c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002824:	2b01      	cmp	r3, #1
 8002826:	d101      	bne.n	800282c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002828:	2302      	movs	r3, #2
 800282a:	e041      	b.n	80028b0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2201      	movs	r2, #1
 8002830:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2202      	movs	r2, #2
 8002838:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	689b      	ldr	r3, [r3, #8]
 800284a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002852:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	68fa      	ldr	r2, [r7, #12]
 800285a:	4313      	orrs	r3, r2
 800285c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	68fa      	ldr	r2, [r7, #12]
 8002864:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a14      	ldr	r2, [pc, #80]	; (80028bc <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 800286c:	4293      	cmp	r3, r2
 800286e:	d009      	beq.n	8002884 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002878:	d004      	beq.n	8002884 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a10      	ldr	r2, [pc, #64]	; (80028c0 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d10c      	bne.n	800289e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800288a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	68ba      	ldr	r2, [r7, #8]
 8002892:	4313      	orrs	r3, r2
 8002894:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	68ba      	ldr	r2, [r7, #8]
 800289c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2201      	movs	r2, #1
 80028a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2200      	movs	r2, #0
 80028aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80028ae:	2300      	movs	r3, #0
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3714      	adds	r7, #20
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bc80      	pop	{r7}
 80028b8:	4770      	bx	lr
 80028ba:	bf00      	nop
 80028bc:	40012c00 	.word	0x40012c00
 80028c0:	40000400 	.word	0x40000400

080028c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80028cc:	bf00      	nop
 80028ce:	370c      	adds	r7, #12
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bc80      	pop	{r7}
 80028d4:	4770      	bx	lr

080028d6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80028d6:	b480      	push	{r7}
 80028d8:	b083      	sub	sp, #12
 80028da:	af00      	add	r7, sp, #0
 80028dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80028de:	bf00      	nop
 80028e0:	370c      	adds	r7, #12
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bc80      	pop	{r7}
 80028e6:	4770      	bx	lr

080028e8 <__libc_init_array>:
 80028e8:	b570      	push	{r4, r5, r6, lr}
 80028ea:	2600      	movs	r6, #0
 80028ec:	4d0c      	ldr	r5, [pc, #48]	; (8002920 <__libc_init_array+0x38>)
 80028ee:	4c0d      	ldr	r4, [pc, #52]	; (8002924 <__libc_init_array+0x3c>)
 80028f0:	1b64      	subs	r4, r4, r5
 80028f2:	10a4      	asrs	r4, r4, #2
 80028f4:	42a6      	cmp	r6, r4
 80028f6:	d109      	bne.n	800290c <__libc_init_array+0x24>
 80028f8:	f000 f822 	bl	8002940 <_init>
 80028fc:	2600      	movs	r6, #0
 80028fe:	4d0a      	ldr	r5, [pc, #40]	; (8002928 <__libc_init_array+0x40>)
 8002900:	4c0a      	ldr	r4, [pc, #40]	; (800292c <__libc_init_array+0x44>)
 8002902:	1b64      	subs	r4, r4, r5
 8002904:	10a4      	asrs	r4, r4, #2
 8002906:	42a6      	cmp	r6, r4
 8002908:	d105      	bne.n	8002916 <__libc_init_array+0x2e>
 800290a:	bd70      	pop	{r4, r5, r6, pc}
 800290c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002910:	4798      	blx	r3
 8002912:	3601      	adds	r6, #1
 8002914:	e7ee      	b.n	80028f4 <__libc_init_array+0xc>
 8002916:	f855 3b04 	ldr.w	r3, [r5], #4
 800291a:	4798      	blx	r3
 800291c:	3601      	adds	r6, #1
 800291e:	e7f2      	b.n	8002906 <__libc_init_array+0x1e>
 8002920:	0800298c 	.word	0x0800298c
 8002924:	0800298c 	.word	0x0800298c
 8002928:	0800298c 	.word	0x0800298c
 800292c:	08002990 	.word	0x08002990

08002930 <memset>:
 8002930:	4603      	mov	r3, r0
 8002932:	4402      	add	r2, r0
 8002934:	4293      	cmp	r3, r2
 8002936:	d100      	bne.n	800293a <memset+0xa>
 8002938:	4770      	bx	lr
 800293a:	f803 1b01 	strb.w	r1, [r3], #1
 800293e:	e7f9      	b.n	8002934 <memset+0x4>

08002940 <_init>:
 8002940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002942:	bf00      	nop
 8002944:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002946:	bc08      	pop	{r3}
 8002948:	469e      	mov	lr, r3
 800294a:	4770      	bx	lr

0800294c <_fini>:
 800294c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800294e:	bf00      	nop
 8002950:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002952:	bc08      	pop	{r3}
 8002954:	469e      	mov	lr, r3
 8002956:	4770      	bx	lr
