/*******************************************************************************
* File Name: cycfg_dmas.h
*
* Description:
* DMA configuration
* This file was automatically generated and should not be modified.
* Tools Package 2.4.0.5880
* mtb-pdl-cat2 1.4.0.5508
* personalities 5.0.0.0
* udd 3.0.0.1434
*
********************************************************************************
* Copyright 2021 Cypress Semiconductor Corporation (an Infineon company) or
* an affiliate of Cypress Semiconductor Corporation.
* SPDX-License-Identifier: Apache-2.0
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
*     http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
********************************************************************************/

#if !defined(CYCFG_DMAS_H)
#define CYCFG_DMAS_H

#include "cycfg_notices.h"
#include "cy_dmac.h"

#if defined(__cplusplus)
extern "C" {
#endif

#define cpuss_0_dmac_0_chan_0_ENABLED 1U
#define cpuss_0_dmac_0_chan_0_HW DMAC
#define cpuss_0_dmac_0_chan_0_CHANNEL 0UL
#define cpuss_0_dmac_0_chan_1_ENABLED 1U
#define cpuss_0_dmac_0_chan_1_HW DMAC
#define cpuss_0_dmac_0_chan_1_CHANNEL 1UL
#define cpuss_0_dmac_0_chan_2_ENABLED 1U
#define cpuss_0_dmac_0_chan_2_HW DMAC
#define cpuss_0_dmac_0_chan_2_CHANNEL 2UL
#define cpuss_0_dmac_0_chan_3_ENABLED 1U
#define cpuss_0_dmac_0_chan_3_HW DMAC
#define cpuss_0_dmac_0_chan_3_CHANNEL 3UL
#define cpuss_0_dmac_0_chan_4_ENABLED 1U
#define cpuss_0_dmac_0_chan_4_HW DMAC
#define cpuss_0_dmac_0_chan_4_CHANNEL 4UL
#define cpuss_0_dmac_0_chan_5_ENABLED 1U
#define cpuss_0_dmac_0_chan_5_HW DMAC
#define cpuss_0_dmac_0_chan_5_CHANNEL 5UL
#define cpuss_0_dmac_0_chan_6_ENABLED 1U
#define cpuss_0_dmac_0_chan_6_HW DMAC
#define cpuss_0_dmac_0_chan_6_CHANNEL 6UL
#define cpuss_0_dmac_0_chan_7_ENABLED 1U
#define cpuss_0_dmac_0_chan_7_HW DMAC
#define cpuss_0_dmac_0_chan_7_CHANNEL 7UL

extern const cy_stc_dmac_channel_config_t cpuss_0_dmac_0_chan_0_channel_config;
extern const cy_stc_dmac_descriptor_config_t cpuss_0_dmac_0_chan_0_ping_config;
extern const cy_stc_dmac_descriptor_config_t cpuss_0_dmac_0_chan_0_pong_config;
extern const cy_stc_dmac_channel_config_t cpuss_0_dmac_0_chan_1_channel_config;
extern const cy_stc_dmac_descriptor_config_t cpuss_0_dmac_0_chan_1_ping_config;
extern const cy_stc_dmac_descriptor_config_t cpuss_0_dmac_0_chan_1_pong_config;
extern const cy_stc_dmac_channel_config_t cpuss_0_dmac_0_chan_2_channel_config;
extern const cy_stc_dmac_descriptor_config_t cpuss_0_dmac_0_chan_2_ping_config;
extern const cy_stc_dmac_descriptor_config_t cpuss_0_dmac_0_chan_2_pong_config;
extern const cy_stc_dmac_channel_config_t cpuss_0_dmac_0_chan_3_channel_config;
extern const cy_stc_dmac_descriptor_config_t cpuss_0_dmac_0_chan_3_ping_config;
extern const cy_stc_dmac_descriptor_config_t cpuss_0_dmac_0_chan_3_pong_config;
extern const cy_stc_dmac_channel_config_t cpuss_0_dmac_0_chan_4_channel_config;
extern const cy_stc_dmac_descriptor_config_t cpuss_0_dmac_0_chan_4_ping_config;
extern const cy_stc_dmac_descriptor_config_t cpuss_0_dmac_0_chan_4_pong_config;
extern const cy_stc_dmac_channel_config_t cpuss_0_dmac_0_chan_5_channel_config;
extern const cy_stc_dmac_descriptor_config_t cpuss_0_dmac_0_chan_5_ping_config;
extern const cy_stc_dmac_descriptor_config_t cpuss_0_dmac_0_chan_5_pong_config;
extern const cy_stc_dmac_channel_config_t cpuss_0_dmac_0_chan_6_channel_config;
extern const cy_stc_dmac_descriptor_config_t cpuss_0_dmac_0_chan_6_ping_config;
extern const cy_stc_dmac_descriptor_config_t cpuss_0_dmac_0_chan_6_pong_config;
extern const cy_stc_dmac_channel_config_t cpuss_0_dmac_0_chan_7_channel_config;
extern const cy_stc_dmac_descriptor_config_t cpuss_0_dmac_0_chan_7_ping_config;
extern const cy_stc_dmac_descriptor_config_t cpuss_0_dmac_0_chan_7_pong_config;


#if defined(__cplusplus)
}
#endif


#endif /* CYCFG_DMAS_H */
