module top_module (
    input clk,
    input d,
    output reg q );
    
    always @ (posedge clk)
        //use non-blocking assignment for edge-triggered always blocks
        q <= d;

endmodule
