{"description_content_type": "text/x-rst", "extensions": {"python.details": {"contacts": [{"email": "ben@reynwar.net", "name": "Ben Reynwar", "role": "author"}], "document_names": {"description": "DESCRIPTION.rst"}, "project_urls": {"Home": "https://github.com/benreynwar/slvcodec"}}}, "extras": [], "generator": "bdist_wheel (0.30.0)", "keywords": ["VHDL", "hdl", "rtl", "FPGA", "ASIC", "Xilinx", "Altera"], "license": "MIT", "metadata_version": "2.0", "name": "slvcodec", "run_requires": [{"requires": ["axilent (>=0.1.3)", "jinja2 (>=2.8)", "pytest", "pyyaml", "vunit-hdl"]}], "summary": "Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python.", "version": "0.3.2"}