$date
	Tue May 31 16:54:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module test_ram $end
$var reg 32 ! address [31:0] $end
$var reg 1 " clk $end
$var reg 32 # in [31:0] $end
$var reg 2 $ mem_ctrl [1:0] $end
$var reg 1 % we $end
$scope module dut $end
$var wire 32 & address [31:0] $end
$var wire 1 " clk $end
$var wire 32 ' data_in [31:0] $end
$var wire 2 ( mem_ctrl [1:0] $end
$var wire 1 % we $end
$var wire 30 ) word_addr [29:0] $end
$var reg 32 * data_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
bx (
b10010001101000101011001111000 '
bx &
1%
bx $
b10010001101000101011001111000 #
x"
bx !
$end
#10
b0 )
b0 $
b0 (
b0 !
b0 &
#30
b1 )
b1 $
b1 (
b100 !
b100 &
#50
b10 )
b10 $
b10 (
b1000 !
b1000 &
#70
b11 )
b0 $
b0 (
b1101 !
b1101 &
#90
b1 $
b1 (
b1110 !
b1110 &
#200
