// Seed: 1472345550
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wand id_3 = 1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    output uwire id_1,
    output tri1  id_2,
    input  wand  id_3,
    output uwire id_4,
    input  wand  id_5,
    input  wor   id_6
);
  assign id_2 = 1;
  wire id_8;
  wire id_9;
  id_10(
      .id_0((id_1)),
      .id_1(1'b0),
      .id_2(id_3),
      .id_3(id_4),
      .id_4(id_3 !=? 1),
      .id_5(1),
      .id_6(1 | id_6 | 1),
      .id_7(1),
      .id_8(1)
  );
  wire id_11;
  id_12(
      .id_0(1 - 1), .id_1()
  );
  module_0 modCall_1 (
      id_8,
      id_11
  );
endmodule
