[verilog]
include_paths = [
    "suzirjax.srcs/sources_1/new",
    "suzirjax.gen/sources_1/ip",
]

[option]
linter = true
