![LinkedIn Profile Banner - 04](https://github.com/user-attachments/assets/4c560b0c-eca5-43ea-a053-6906c1a602d3)


## ğŸ‘‹ Hi, Iâ€™m Sumit Pandey

ğŸ“ **B.Tech in Electronics & Computer Science (ECS)**  
ğŸ“ Shri Ramdeobaba College of Engineering and Management, Nagpur, India  

I am an Electronics Engineer with primary focus on VLSI Frontend (RTL Design & Verification) and strong exposure to Embedded Systems and SoC platforms.  
My work involves FPGA based major project, Embedded Linux OS development using Petalinux, protocol-level RTL design, SystemVerilog-based verification, and hardwareâ€“software co-design on FPGA-based ARM systems.


---

### ğŸ›  Tech Stack

**Languages & HDLs**
- Verilog, SystemVerilog  
- C, Python  

**RTL Design & Verification**
- RTL design using FSMs and datapaths  
- SystemVerilog OOP-based testbenches  
- Monitors, drivers, scoreboards, and self-checking environments  

**Embedded & SoC**
- ARM Cortex-A/M  
- Bare-Metal debugging using DSTREME-ST  
- PetaLinux customization
- Embedded Linux OS development
- PSâ€“PL communication on Zynq Ultrascale MpSOC platforms  

**Tools & Platforms**
- Xilinx Vivado  
- Arm Development Studio  
- GTKWave, EDA Playground  
- DSTREAM-ST Debug Probe  
- Zynq UltraScale+ (ZCU102), ZedBoard, Artix-7  

---

### ğŸ“¬ Contact
- ğŸ“§ Email: sumitpandey6226@gmail.com  
- ğŸ”— LinkedIn: [https://www.linkedin.com/in/sumit-pandey](https://www.linkedin.com/in/sumit-pandey-1228482bb/)  
