// Seed: 999422246
module module_0;
  logic [7:0] id_1;
  ;
  wire id_2;
  assign id_1[-1+1] = -1;
  assign id_1[-1]   = "";
  wire id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd88,
    parameter id_7 = 32'd61,
    parameter id_9 = 32'd70
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    _id_9,
    id_10
);
  input wire id_10;
  inout wire _id_9;
  input wire id_8;
  input wire _id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire _id_2;
  input wire id_1;
  logic [id_2 : -1  -  -1  <  1] id_11;
  ;
  integer [-1 : id_7  ==  id_9] id_12;
  module_0 modCall_1 ();
endmodule
