// Seed: 3353406664
module module_0 #(
    parameter id_7 = 32'd16
) (
    input  tri  id_0,
    input  tri0 id_1,
    output wire id_2,
    input  tri  id_3
    , _id_7,
    input  wire id_4,
    input  tri0 id_5
);
  wire [-1  &&  id_7 : id_7] id_8;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    input tri id_2,
    output wire id_3,
    output tri id_4,
    input tri1 id_5,
    input tri1 id_6,
    output wand id_7,
    output wor id_8,
    output tri1 id_9,
    output supply0 id_10,
    input tri0 id_11,
    input wire id_12,
    output uwire id_13,
    output uwire id_14
);
  assign id_10 = id_12;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_4,
      id_6,
      id_2,
      id_2
  );
  assign modCall_1.id_4 = 0;
endmodule
