{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1625333050664 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pdp8_top EP4CE15F23C8 " "Selected device EP4CE15F23C8 for design \"pdp8_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1625333050727 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1625333050798 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1625333050798 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1625333051002 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1625333051010 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1625333051379 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1625333051379 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1625333051379 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1625333051379 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1625333051379 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1625333051379 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 10873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1625333051392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 10875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1625333051392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 10877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1625333051392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 10879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1625333051392 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1625333051392 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1625333051398 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1625333051633 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "The Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1625333053306 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pdp8_top.sdc " "Synopsys Design Constraints File file not found: 'pdp8_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1625333053312 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1625333053312 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1625333053400 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1625333053401 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1625333053403 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625333054174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_0004:auto_generated\|ram_block1a1 " "Destination node ANSITerm1:ANSITerm\|IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_0004:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_0004.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_0004.tdf" 57 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_0004:auto_generated\|ram_block1a2 " "Destination node ANSITerm1:ANSITerm\|IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_0004:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_0004.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_0004.tdf" 79 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_0004:auto_generated\|ram_block1a3 " "Destination node ANSITerm1:ANSITerm\|IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_0004:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_0004.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_0004.tdf" 101 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_0004:auto_generated\|ram_block1a4 " "Destination node ANSITerm1:ANSITerm\|IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_0004:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_0004.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_0004.tdf" 123 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_0004:auto_generated\|ram_block1a5 " "Destination node ANSITerm1:ANSITerm\|IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_0004:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_0004.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_0004.tdf" 145 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_0004:auto_generated\|ram_block1a6 " "Destination node ANSITerm1:ANSITerm\|IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_0004:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_0004.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_0004.tdf" 167 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_0004:auto_generated\|ram_block1a7 " "Destination node ANSITerm1:ANSITerm\|IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_0004:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_0004.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_0004.tdf" 189 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_0004:auto_generated\|ram_block1a12 " "Destination node ANSITerm1:ANSITerm\|IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_0004:auto_generated\|ram_block1a12" {  } { { "db/altsyncram_0004.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_0004.tdf" 299 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_0004:auto_generated\|ram_block1a13 " "Destination node ANSITerm1:ANSITerm\|IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_0004:auto_generated\|ram_block1a13" {  } { { "db/altsyncram_0004.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_0004.tdf" 321 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_0004:auto_generated\|ram_block1a14 " "Destination node ANSITerm1:ANSITerm\|IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_0004:auto_generated\|ram_block1a14" {  } { { "db/altsyncram_0004.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_0004.tdf" 343 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1625333054174 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1625333054174 ""}  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 74 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 10848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625333054174 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ANSITerm1:ANSITerm\|w_rdUart  " "Automatically promoted node ANSITerm1:ANSITerm\|w_rdUart " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625333054175 ""}  } { { "ANSITerm/ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSITerm1.vhd" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625333054175 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ANSITerm1:ANSITerm\|w_wrUart  " "Automatically promoted node ANSITerm1:ANSITerm\|w_wrUart " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625333054175 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|bufferedUART:UART\|process_1~0 " "Destination node ANSITerm1:ANSITerm\|bufferedUART:UART\|process_1~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 8191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054175 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1625333054175 ""}  } { { "ANSITerm/ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSITerm1.vhd" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625333054175 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ePDP8:iPDP8\|eCPU:iCPU\|rdb  " "Automatically promoted node ePDP8:iPDP8\|eCPU:iCPU\|rdb " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625333054176 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|cpu~1 " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|cpu~1" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 3674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054176 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|cpu.regs.MD\[11\]~0 " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|cpu.regs.MD\[11\]~0" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 3675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054176 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|cpu~3 " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|cpu~3" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 3677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054176 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|cpu~4 " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|cpu~4" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 3678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054176 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|cpu~5 " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|cpu~5" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 3679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054176 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|cpu~6 " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|cpu~6" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 3680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054176 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|cpu~7 " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|cpu~7" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 3681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054176 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|cpu~8 " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|cpu~8" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 3682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054176 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|cpu~9 " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|cpu~9" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 3683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054176 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|cpu~10 " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|cpu~10" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 3684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054176 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1625333054176 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1625333054176 ""}  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 315 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625333054176 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ANSITerm1:ANSITerm\|w_wrTerm  " "Automatically promoted node ANSITerm1:ANSITerm\|w_wrTerm " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625333054178 ""}  } { { "ANSITerm/ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSITerm1.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625333054178 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "Automatically promoted node ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625333054178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[0\] " "Destination node ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[0\]" {  } { { "ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[1\] " "Destination node ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[1\]" {  } { { "ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[2\] " "Destination node ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[2\]" {  } { { "ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[3\] " "Destination node ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[3\]" {  } { { "ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[4\] " "Destination node ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[4\]" {  } { { "ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[5\] " "Destination node ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[5\]" {  } { { "ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[6\] " "Destination node ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[6\]" {  } { { "ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[7\] " "Destination node ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[7\]" {  } { { "ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[8\] " "Destination node ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[8\]" {  } { { "ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[9\] " "Destination node ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[9\]" {  } { { "ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1625333054178 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1625333054178 ""}  } { { "ANSITerm/ps2_Wrapped/debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/debounce.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625333054178 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ANSITerm1:ANSITerm\|w_rdTerm  " "Automatically promoted node ANSITerm1:ANSITerm\|w_rdTerm " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625333054181 ""}  } { { "ANSITerm/ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSITerm1.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625333054181 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ePDP8:iPDP8\|sys.rst  " "Automatically promoted node ePDP8:iPDP8\|sys.rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625333054181 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|MD\[11\] " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|MD\[11\]" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5936 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054181 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|MD\[10\] " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|MD\[10\]" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5936 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054181 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|MD\[9\] " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|MD\[9\]" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5936 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054181 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|MD\[8\] " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|MD\[8\]" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5936 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054181 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|MD\[7\] " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|MD\[7\]" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5936 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054181 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|MD\[6\] " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|MD\[6\]" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5936 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054181 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|MD\[5\] " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|MD\[5\]" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5936 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054181 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|MD\[4\] " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|MD\[4\]" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5936 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054181 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|MD\[3\] " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|MD\[3\]" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5936 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054181 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|MD\[2\] " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|MD\[2\]" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5936 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054181 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1625333054181 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1625333054181 ""}  } { { "../pdp8/pdp8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pdp8.vhd" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625333054181 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncePBSWitches:debounceCtrlSwitches\|debounceSW:debounceSw5\|o_PinOut  " "Automatically promoted node debouncePBSWitches:debounceCtrlSwitches\|debounceSW:debounceSw5\|o_PinOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625333054183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[1\] " "Destination node ANSITerm1:ANSITerm\|IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[1\]" {  } { { "ANSITerm/IOP16/n-bit-gray-counter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/n-bit-gray-counter.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|IOP16:IOP16\|w_PC_out\[0\] " "Destination node ANSITerm1:ANSITerm\|IOP16:IOP16\|w_PC_out\[0\]" {  } { { "ANSITerm/IOP16/IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/IOP16B.vhd" 268 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|IOP16:IOP16\|w_PC_out\[1\] " "Destination node ANSITerm1:ANSITerm\|IOP16:IOP16\|w_PC_out\[1\]" {  } { { "ANSITerm/IOP16/IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/IOP16B.vhd" 268 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|IOP16:IOP16\|w_PC_out\[2\] " "Destination node ANSITerm1:ANSITerm\|IOP16:IOP16\|w_PC_out\[2\]" {  } { { "ANSITerm/IOP16/IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/IOP16B.vhd" 268 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|IOP16:IOP16\|w_PC_out\[3\] " "Destination node ANSITerm1:ANSITerm\|IOP16:IOP16\|w_PC_out\[3\]" {  } { { "ANSITerm/IOP16/IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/IOP16B.vhd" 268 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|IOP16:IOP16\|w_PC_out\[4\] " "Destination node ANSITerm1:ANSITerm\|IOP16:IOP16\|w_PC_out\[4\]" {  } { { "ANSITerm/IOP16/IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/IOP16B.vhd" 268 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|IOP16:IOP16\|w_PC_out\[5\] " "Destination node ANSITerm1:ANSITerm\|IOP16:IOP16\|w_PC_out\[5\]" {  } { { "ANSITerm/IOP16/IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/IOP16B.vhd" 268 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|IOP16:IOP16\|w_PC_out\[6\] " "Destination node ANSITerm1:ANSITerm\|IOP16:IOP16\|w_PC_out\[6\]" {  } { { "ANSITerm/IOP16/IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/IOP16B.vhd" 268 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|IOP16:IOP16\|w_PC_out\[7\] " "Destination node ANSITerm1:ANSITerm\|IOP16:IOP16\|w_PC_out\[7\]" {  } { { "ANSITerm/IOP16/IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/IOP16B.vhd" 268 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|IOP16:IOP16\|w_PC_out\[8\] " "Destination node ANSITerm1:ANSITerm\|IOP16:IOP16\|w_PC_out\[8\]" {  } { { "ANSITerm/IOP16/IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP16/IOP16B.vhd" 268 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054183 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1625333054183 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1625333054183 ""}  } { { "debounceSW.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/debounceSW.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625333054183 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ePDP8:iPDP8\|eRK8E:iDISK\|sdMEMaddr\[5\]~0  " "Automatically promoted node ePDP8:iPDP8\|eRK8E:iDISK\|sdMEMaddr\[5\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625333054185 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eRK8E:iDISK\|sdOP.sdopRD " "Destination node ePDP8:iPDP8\|eRK8E:iDISK\|sdOP.sdopRD" {  } { { "../pdp8/rk8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd" 284 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054185 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eRK8E:iDISK\|sdOP.sdopWR " "Destination node ePDP8:iPDP8\|eRK8E:iDISK\|sdOP.sdopWR" {  } { { "../pdp8/rk8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd" 284 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054185 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eRK8E:iDISK\|sdOP.sdopNOP " "Destination node ePDP8:iPDP8\|eRK8E:iDISK\|sdOP.sdopNOP" {  } { { "../pdp8/rk8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd" 284 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054185 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eRK8E:iDISK\|sdOP.sdopABORT " "Destination node ePDP8:iPDP8\|eRK8E:iDISK\|sdOP.sdopABORT" {  } { { "../pdp8/rk8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd" 284 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625333054185 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1625333054185 ""}  } { { "../pdp8/rk8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd" 563 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 6181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625333054185 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1625333055076 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1625333055083 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1625333055083 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1625333055100 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1625333055120 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1625333055131 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1625333055624 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "12 Embedded multiplier block " "Packed 12 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1625333055635 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "12 " "Created 12 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1625333055635 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1625333055635 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625333056203 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1625333056226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1625333057449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625333059026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1625333059090 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1625333069118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625333069118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1625333070513 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 12 { 0 ""} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1625333076630 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1625333076630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1625333086323 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1625333086323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625333086328 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 8.65 " "Total time spent on timing analysis during the Fitter is 8.65 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1625333086646 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1625333086703 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1625333087551 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1625333087554 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1625333088715 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625333090234 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "53 Cyclone IV E " "53 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LDA_PB 3.3-V LVTTL P22 " "Pin LDA_PB uses I/O standard 3.3-V LVTTL at P22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LDA_PB } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LDA_PB" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TTY1_CTS_ser 3.3-V LVTTL A13 " "Pin TTY1_CTS_ser uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { TTY1_CTS_ser } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TTY1_CTS_ser" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[0\] 3.3-V LVTTL AA10 " "Pin sdRamData\[0\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdRamData[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[0\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[1\] 3.3-V LVTTL AB9 " "Pin sdRamData\[1\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdRamData[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[1\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[2\] 3.3-V LVTTL AA9 " "Pin sdRamData\[2\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdRamData[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[2\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[3\] 3.3-V LVTTL AB8 " "Pin sdRamData\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdRamData[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[3\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[4\] 3.3-V LVTTL AA8 " "Pin sdRamData\[4\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdRamData[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[4\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[5\] 3.3-V LVTTL AB7 " "Pin sdRamData\[5\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdRamData[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[5\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[6\] 3.3-V LVTTL AA7 " "Pin sdRamData\[6\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdRamData[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[6\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[7\] 3.3-V LVTTL AB5 " "Pin sdRamData\[7\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdRamData[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[7\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[8\] 3.3-V LVTTL Y7 " "Pin sdRamData\[8\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdRamData[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[8\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[9\] 3.3-V LVTTL W8 " "Pin sdRamData\[9\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdRamData[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[9\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[10\] 3.3-V LVTTL Y8 " "Pin sdRamData\[10\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdRamData[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[10\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[11\] 3.3-V LVTTL V9 " "Pin sdRamData\[11\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdRamData[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[11\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[12\] 3.3-V LVTTL V10 " "Pin sdRamData\[12\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdRamData[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[12\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[13\] 3.3-V LVTTL Y10 " "Pin sdRamData\[13\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdRamData[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[13\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[14\] 3.3-V LVTTL W10 " "Pin sdRamData\[14\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdRamData[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[14\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[15\] 3.3-V LVTTL V11 " "Pin sdRamData\[15\] uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdRamData[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[15\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[0\] 3.3-V LVTTL E1 " "Pin sramData\[0\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[0\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[1\] 3.3-V LVTTL C1 " "Pin sramData\[1\] uses I/O standard 3.3-V LVTTL at C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[1\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[2\] 3.3-V LVTTL B1 " "Pin sramData\[2\] uses I/O standard 3.3-V LVTTL at B1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[2\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[3\] 3.3-V LVTTL B3 " "Pin sramData\[3\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[3\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[4\] 3.3-V LVTTL B2 " "Pin sramData\[4\] uses I/O standard 3.3-V LVTTL at B2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[4\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[5\] 3.3-V LVTTL C2 " "Pin sramData\[5\] uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[5\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[6\] 3.3-V LVTTL D2 " "Pin sramData\[6\] uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[6\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[7\] 3.3-V LVTTL F2 " "Pin sramData\[7\] uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[7\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_PS2_CLK 3.3-V LVTTL R1 " "Pin io_PS2_CLK uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_PS2_CLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_PS2_CLK" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_PS2_DAT 3.3-V LVTTL R2 " "Pin io_PS2_DAT uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_PS2_DAT } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_PS2_DAT" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LINK_SS 3.3-V LVTTL H21 " "Pin LINK_SS uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LINK_SS } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LINK_SS" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "serSelect 3.3-V LVTTL B22 " "Pin serSelect uses I/O standard 3.3-V LVTTL at B22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { serSelect } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "serSelect" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL T2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 74 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RUN_SS 3.3-V LVTTL H22 " "Pin RUN_SS uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { RUN_SS } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RUN_SS" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdCD 3.3-V LVTTL B14 " "Pin sdCD uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdCD } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdCD" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW12_SS\[0\] 3.3-V LVTTL AB14 " "Pin SW12_SS\[0\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW12_SS[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW12_SS\[0\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW12_SS\[1\] 3.3-V LVTTL AB16 " "Pin SW12_SS\[1\] uses I/O standard 3.3-V LVTTL at AB16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW12_SS[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW12_SS\[1\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW12_SS\[2\] 3.3-V LVTTL AB18 " "Pin SW12_SS\[2\] uses I/O standard 3.3-V LVTTL at AB18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW12_SS[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW12_SS\[2\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW12_SS\[3\] 3.3-V LVTTL AB19 " "Pin SW12_SS\[3\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW12_SS[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW12_SS\[3\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW12_SS\[4\] 3.3-V LVTTL AA20 " "Pin SW12_SS\[4\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW12_SS[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW12_SS\[4\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW12_SS\[5\] 3.3-V LVTTL W21 " "Pin SW12_SS\[5\] uses I/O standard 3.3-V LVTTL at W21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW12_SS[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW12_SS\[5\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW12_SS\[6\] 3.3-V LVTTL V22 " "Pin SW12_SS\[6\] uses I/O standard 3.3-V LVTTL at V22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW12_SS[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW12_SS\[6\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW12_SS\[7\] 3.3-V LVTTL U22 " "Pin SW12_SS\[7\] uses I/O standard 3.3-V LVTTL at U22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW12_SS[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW12_SS\[7\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW12_SS\[8\] 3.3-V LVTTL R22 " "Pin SW12_SS\[8\] uses I/O standard 3.3-V LVTTL at R22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW12_SS[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW12_SS\[8\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW12_SS\[9\] 3.3-V LVTTL N22 " "Pin SW12_SS\[9\] uses I/O standard 3.3-V LVTTL at N22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW12_SS[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW12_SS\[9\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW12_SS\[10\] 3.3-V LVTTL M22 " "Pin SW12_SS\[10\] uses I/O standard 3.3-V LVTTL at M22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW12_SS[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW12_SS\[10\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW12_SS\[11\] 3.3-V LVTTL L22 " "Pin SW12_SS\[11\] uses I/O standard 3.3-V LVTTL at L22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW12_SS[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW12_SS\[11\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdDO 3.3-V LVTTL A20 " "Pin sdDO uses I/O standard 3.3-V LVTTL at A20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdDO } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdDO" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_n 3.3-V LVTTL K22 " "Pin reset_n uses I/O standard 3.3-V LVTTL at K22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DISP_PB 3.3-V LVTTL AB15 " "Pin DISP_PB uses I/O standard 3.3-V LVTTL at AB15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DISP_PB } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DISP_PB" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LDPC_PB 3.3-V LVTTL AB20 " "Pin LDPC_PB uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LDPC_PB } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LDPC_PB" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "STEP_PB 3.3-V LVTTL AB17 " "Pin STEP_PB uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { STEP_PB } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STEP_PB" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DEP_PB 3.3-V LVTTL V21 " "Pin DEP_PB uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DEP_PB } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DEP_PB" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EXAM_PB 3.3-V LVTTL J22 " "Pin EXAM_PB uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { EXAM_PB } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXAM_PB" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TTY1_RXD_Ser 3.3-V LVTTL B13 " "Pin TTY1_RXD_Ser uses I/O standard 3.3-V LVTTL at B13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { TTY1_RXD_Ser } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TTY1_RXD_Ser" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625333091167 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1625333091167 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "10 " "Following 10 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sramData\[0\] a permanently disabled " "Pin sramData\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[0\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1625333091173 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sramData\[1\] a permanently disabled " "Pin sramData\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[1\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1625333091173 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sramData\[2\] a permanently disabled " "Pin sramData\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[2\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1625333091173 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sramData\[3\] a permanently disabled " "Pin sramData\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[3\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1625333091173 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sramData\[4\] a permanently disabled " "Pin sramData\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[4\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1625333091173 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sramData\[5\] a permanently disabled " "Pin sramData\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[5\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1625333091173 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sramData\[6\] a permanently disabled " "Pin sramData\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[6\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1625333091173 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sramData\[7\] a permanently disabled " "Pin sramData\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[7\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1625333091173 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_PS2_CLK a permanently disabled " "Pin io_PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_PS2_CLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_PS2_CLK" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1625333091173 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_PS2_DAT a permanently disabled " "Pin io_PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_PS2_DAT } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_PS2_DAT" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1625333091173 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1625333091173 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.fit.smsg " "Generated suppressed messages file C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1625333091650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5591 " "Peak virtual memory: 5591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625333093643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 03 13:24:53 2021 " "Processing ended: Sat Jul 03 13:24:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625333093643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625333093643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625333093643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1625333093643 ""}
