
Lab9.2.3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b10  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08002ca4  08002ca4  00003ca4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ccc  08002ccc  00004004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002ccc  08002ccc  00003ccc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002cd4  08002cd4  00004004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002cd4  08002cd4  00003cd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002cd8  08002cd8  00003cd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08002cdc  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  08002ce0  00004004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  08002ce0  00004024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006470  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000013c6  00000000  00000000  0000a4a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007e0  00000000  00000000  0000b870  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005d3  00000000  00000000  0000c050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011bf2  00000000  00000000  0000c623  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005b6d  00000000  00000000  0001e215  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00069d6e  00000000  00000000  00023d82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0008daf0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000209c  00000000  00000000  0008db34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  0008fbd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000004 	.word	0x20000004
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08002c8c 	.word	0x08002c8c

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000008 	.word	0x20000008
 80001d0:	08002c8c 	.word	0x08002c8c

080001d4 <__aeabi_uldivmod>:
 80001d4:	b953      	cbnz	r3, 80001ec <__aeabi_uldivmod+0x18>
 80001d6:	b94a      	cbnz	r2, 80001ec <__aeabi_uldivmod+0x18>
 80001d8:	2900      	cmp	r1, #0
 80001da:	bf08      	it	eq
 80001dc:	2800      	cmpeq	r0, #0
 80001de:	bf1c      	itt	ne
 80001e0:	f04f 31ff 	movne.w	r1, #4294967295
 80001e4:	f04f 30ff 	movne.w	r0, #4294967295
 80001e8:	f000 b988 	b.w	80004fc <__aeabi_idiv0>
 80001ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f4:	f000 f806 	bl	8000204 <__udivmoddi4>
 80001f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000200:	b004      	add	sp, #16
 8000202:	4770      	bx	lr

08000204 <__udivmoddi4>:
 8000204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000208:	9d08      	ldr	r5, [sp, #32]
 800020a:	468e      	mov	lr, r1
 800020c:	4604      	mov	r4, r0
 800020e:	4688      	mov	r8, r1
 8000210:	2b00      	cmp	r3, #0
 8000212:	d14a      	bne.n	80002aa <__udivmoddi4+0xa6>
 8000214:	428a      	cmp	r2, r1
 8000216:	4617      	mov	r7, r2
 8000218:	d962      	bls.n	80002e0 <__udivmoddi4+0xdc>
 800021a:	fab2 f682 	clz	r6, r2
 800021e:	b14e      	cbz	r6, 8000234 <__udivmoddi4+0x30>
 8000220:	f1c6 0320 	rsb	r3, r6, #32
 8000224:	fa01 f806 	lsl.w	r8, r1, r6
 8000228:	fa20 f303 	lsr.w	r3, r0, r3
 800022c:	40b7      	lsls	r7, r6
 800022e:	ea43 0808 	orr.w	r8, r3, r8
 8000232:	40b4      	lsls	r4, r6
 8000234:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000238:	fa1f fc87 	uxth.w	ip, r7
 800023c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000240:	0c23      	lsrs	r3, r4, #16
 8000242:	fb0e 8811 	mls	r8, lr, r1, r8
 8000246:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024a:	fb01 f20c 	mul.w	r2, r1, ip
 800024e:	429a      	cmp	r2, r3
 8000250:	d909      	bls.n	8000266 <__udivmoddi4+0x62>
 8000252:	18fb      	adds	r3, r7, r3
 8000254:	f101 30ff 	add.w	r0, r1, #4294967295
 8000258:	f080 80ea 	bcs.w	8000430 <__udivmoddi4+0x22c>
 800025c:	429a      	cmp	r2, r3
 800025e:	f240 80e7 	bls.w	8000430 <__udivmoddi4+0x22c>
 8000262:	3902      	subs	r1, #2
 8000264:	443b      	add	r3, r7
 8000266:	1a9a      	subs	r2, r3, r2
 8000268:	b2a3      	uxth	r3, r4
 800026a:	fbb2 f0fe 	udiv	r0, r2, lr
 800026e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000272:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000276:	fb00 fc0c 	mul.w	ip, r0, ip
 800027a:	459c      	cmp	ip, r3
 800027c:	d909      	bls.n	8000292 <__udivmoddi4+0x8e>
 800027e:	18fb      	adds	r3, r7, r3
 8000280:	f100 32ff 	add.w	r2, r0, #4294967295
 8000284:	f080 80d6 	bcs.w	8000434 <__udivmoddi4+0x230>
 8000288:	459c      	cmp	ip, r3
 800028a:	f240 80d3 	bls.w	8000434 <__udivmoddi4+0x230>
 800028e:	443b      	add	r3, r7
 8000290:	3802      	subs	r0, #2
 8000292:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000296:	eba3 030c 	sub.w	r3, r3, ip
 800029a:	2100      	movs	r1, #0
 800029c:	b11d      	cbz	r5, 80002a6 <__udivmoddi4+0xa2>
 800029e:	40f3      	lsrs	r3, r6
 80002a0:	2200      	movs	r2, #0
 80002a2:	e9c5 3200 	strd	r3, r2, [r5]
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d905      	bls.n	80002ba <__udivmoddi4+0xb6>
 80002ae:	b10d      	cbz	r5, 80002b4 <__udivmoddi4+0xb0>
 80002b0:	e9c5 0100 	strd	r0, r1, [r5]
 80002b4:	2100      	movs	r1, #0
 80002b6:	4608      	mov	r0, r1
 80002b8:	e7f5      	b.n	80002a6 <__udivmoddi4+0xa2>
 80002ba:	fab3 f183 	clz	r1, r3
 80002be:	2900      	cmp	r1, #0
 80002c0:	d146      	bne.n	8000350 <__udivmoddi4+0x14c>
 80002c2:	4573      	cmp	r3, lr
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xc8>
 80002c6:	4282      	cmp	r2, r0
 80002c8:	f200 8105 	bhi.w	80004d6 <__udivmoddi4+0x2d2>
 80002cc:	1a84      	subs	r4, r0, r2
 80002ce:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	4690      	mov	r8, r2
 80002d6:	2d00      	cmp	r5, #0
 80002d8:	d0e5      	beq.n	80002a6 <__udivmoddi4+0xa2>
 80002da:	e9c5 4800 	strd	r4, r8, [r5]
 80002de:	e7e2      	b.n	80002a6 <__udivmoddi4+0xa2>
 80002e0:	2a00      	cmp	r2, #0
 80002e2:	f000 8090 	beq.w	8000406 <__udivmoddi4+0x202>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	f040 80a4 	bne.w	8000438 <__udivmoddi4+0x234>
 80002f0:	1a8a      	subs	r2, r1, r2
 80002f2:	0c03      	lsrs	r3, r0, #16
 80002f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f8:	b280      	uxth	r0, r0
 80002fa:	b2bc      	uxth	r4, r7
 80002fc:	2101      	movs	r1, #1
 80002fe:	fbb2 fcfe 	udiv	ip, r2, lr
 8000302:	fb0e 221c 	mls	r2, lr, ip, r2
 8000306:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030a:	fb04 f20c 	mul.w	r2, r4, ip
 800030e:	429a      	cmp	r2, r3
 8000310:	d907      	bls.n	8000322 <__udivmoddi4+0x11e>
 8000312:	18fb      	adds	r3, r7, r3
 8000314:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000318:	d202      	bcs.n	8000320 <__udivmoddi4+0x11c>
 800031a:	429a      	cmp	r2, r3
 800031c:	f200 80e0 	bhi.w	80004e0 <__udivmoddi4+0x2dc>
 8000320:	46c4      	mov	ip, r8
 8000322:	1a9b      	subs	r3, r3, r2
 8000324:	fbb3 f2fe 	udiv	r2, r3, lr
 8000328:	fb0e 3312 	mls	r3, lr, r2, r3
 800032c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000330:	fb02 f404 	mul.w	r4, r2, r4
 8000334:	429c      	cmp	r4, r3
 8000336:	d907      	bls.n	8000348 <__udivmoddi4+0x144>
 8000338:	18fb      	adds	r3, r7, r3
 800033a:	f102 30ff 	add.w	r0, r2, #4294967295
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x142>
 8000340:	429c      	cmp	r4, r3
 8000342:	f200 80ca 	bhi.w	80004da <__udivmoddi4+0x2d6>
 8000346:	4602      	mov	r2, r0
 8000348:	1b1b      	subs	r3, r3, r4
 800034a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034e:	e7a5      	b.n	800029c <__udivmoddi4+0x98>
 8000350:	f1c1 0620 	rsb	r6, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 f706 	lsr.w	r7, r2, r6
 800035a:	431f      	orrs	r7, r3
 800035c:	fa0e f401 	lsl.w	r4, lr, r1
 8000360:	fa20 f306 	lsr.w	r3, r0, r6
 8000364:	fa2e fe06 	lsr.w	lr, lr, r6
 8000368:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800036c:	4323      	orrs	r3, r4
 800036e:	fa00 f801 	lsl.w	r8, r0, r1
 8000372:	fa1f fc87 	uxth.w	ip, r7
 8000376:	fbbe f0f9 	udiv	r0, lr, r9
 800037a:	0c1c      	lsrs	r4, r3, #16
 800037c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000380:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000384:	fb00 fe0c 	mul.w	lr, r0, ip
 8000388:	45a6      	cmp	lr, r4
 800038a:	fa02 f201 	lsl.w	r2, r2, r1
 800038e:	d909      	bls.n	80003a4 <__udivmoddi4+0x1a0>
 8000390:	193c      	adds	r4, r7, r4
 8000392:	f100 3aff 	add.w	sl, r0, #4294967295
 8000396:	f080 809c 	bcs.w	80004d2 <__udivmoddi4+0x2ce>
 800039a:	45a6      	cmp	lr, r4
 800039c:	f240 8099 	bls.w	80004d2 <__udivmoddi4+0x2ce>
 80003a0:	3802      	subs	r0, #2
 80003a2:	443c      	add	r4, r7
 80003a4:	eba4 040e 	sub.w	r4, r4, lr
 80003a8:	fa1f fe83 	uxth.w	lr, r3
 80003ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b0:	fb09 4413 	mls	r4, r9, r3, r4
 80003b4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003bc:	45a4      	cmp	ip, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1ce>
 80003c0:	193c      	adds	r4, r7, r4
 80003c2:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c6:	f080 8082 	bcs.w	80004ce <__udivmoddi4+0x2ca>
 80003ca:	45a4      	cmp	ip, r4
 80003cc:	d97f      	bls.n	80004ce <__udivmoddi4+0x2ca>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d6:	eba4 040c 	sub.w	r4, r4, ip
 80003da:	fba0 ec02 	umull	lr, ip, r0, r2
 80003de:	4564      	cmp	r4, ip
 80003e0:	4673      	mov	r3, lr
 80003e2:	46e1      	mov	r9, ip
 80003e4:	d362      	bcc.n	80004ac <__udivmoddi4+0x2a8>
 80003e6:	d05f      	beq.n	80004a8 <__udivmoddi4+0x2a4>
 80003e8:	b15d      	cbz	r5, 8000402 <__udivmoddi4+0x1fe>
 80003ea:	ebb8 0203 	subs.w	r2, r8, r3
 80003ee:	eb64 0409 	sbc.w	r4, r4, r9
 80003f2:	fa04 f606 	lsl.w	r6, r4, r6
 80003f6:	fa22 f301 	lsr.w	r3, r2, r1
 80003fa:	431e      	orrs	r6, r3
 80003fc:	40cc      	lsrs	r4, r1
 80003fe:	e9c5 6400 	strd	r6, r4, [r5]
 8000402:	2100      	movs	r1, #0
 8000404:	e74f      	b.n	80002a6 <__udivmoddi4+0xa2>
 8000406:	fbb1 fcf2 	udiv	ip, r1, r2
 800040a:	0c01      	lsrs	r1, r0, #16
 800040c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000410:	b280      	uxth	r0, r0
 8000412:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000416:	463b      	mov	r3, r7
 8000418:	4638      	mov	r0, r7
 800041a:	463c      	mov	r4, r7
 800041c:	46b8      	mov	r8, r7
 800041e:	46be      	mov	lr, r7
 8000420:	2620      	movs	r6, #32
 8000422:	fbb1 f1f7 	udiv	r1, r1, r7
 8000426:	eba2 0208 	sub.w	r2, r2, r8
 800042a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042e:	e766      	b.n	80002fe <__udivmoddi4+0xfa>
 8000430:	4601      	mov	r1, r0
 8000432:	e718      	b.n	8000266 <__udivmoddi4+0x62>
 8000434:	4610      	mov	r0, r2
 8000436:	e72c      	b.n	8000292 <__udivmoddi4+0x8e>
 8000438:	f1c6 0220 	rsb	r2, r6, #32
 800043c:	fa2e f302 	lsr.w	r3, lr, r2
 8000440:	40b7      	lsls	r7, r6
 8000442:	40b1      	lsls	r1, r6
 8000444:	fa20 f202 	lsr.w	r2, r0, r2
 8000448:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800044c:	430a      	orrs	r2, r1
 800044e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000452:	b2bc      	uxth	r4, r7
 8000454:	fb0e 3318 	mls	r3, lr, r8, r3
 8000458:	0c11      	lsrs	r1, r2, #16
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb08 f904 	mul.w	r9, r8, r4
 8000462:	40b0      	lsls	r0, r6
 8000464:	4589      	cmp	r9, r1
 8000466:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046a:	b280      	uxth	r0, r0
 800046c:	d93e      	bls.n	80004ec <__udivmoddi4+0x2e8>
 800046e:	1879      	adds	r1, r7, r1
 8000470:	f108 3cff 	add.w	ip, r8, #4294967295
 8000474:	d201      	bcs.n	800047a <__udivmoddi4+0x276>
 8000476:	4589      	cmp	r9, r1
 8000478:	d81f      	bhi.n	80004ba <__udivmoddi4+0x2b6>
 800047a:	eba1 0109 	sub.w	r1, r1, r9
 800047e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000482:	fb09 f804 	mul.w	r8, r9, r4
 8000486:	fb0e 1119 	mls	r1, lr, r9, r1
 800048a:	b292      	uxth	r2, r2
 800048c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000490:	4542      	cmp	r2, r8
 8000492:	d229      	bcs.n	80004e8 <__udivmoddi4+0x2e4>
 8000494:	18ba      	adds	r2, r7, r2
 8000496:	f109 31ff 	add.w	r1, r9, #4294967295
 800049a:	d2c4      	bcs.n	8000426 <__udivmoddi4+0x222>
 800049c:	4542      	cmp	r2, r8
 800049e:	d2c2      	bcs.n	8000426 <__udivmoddi4+0x222>
 80004a0:	f1a9 0102 	sub.w	r1, r9, #2
 80004a4:	443a      	add	r2, r7
 80004a6:	e7be      	b.n	8000426 <__udivmoddi4+0x222>
 80004a8:	45f0      	cmp	r8, lr
 80004aa:	d29d      	bcs.n	80003e8 <__udivmoddi4+0x1e4>
 80004ac:	ebbe 0302 	subs.w	r3, lr, r2
 80004b0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b4:	3801      	subs	r0, #1
 80004b6:	46e1      	mov	r9, ip
 80004b8:	e796      	b.n	80003e8 <__udivmoddi4+0x1e4>
 80004ba:	eba7 0909 	sub.w	r9, r7, r9
 80004be:	4449      	add	r1, r9
 80004c0:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c4:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c8:	fb09 f804 	mul.w	r8, r9, r4
 80004cc:	e7db      	b.n	8000486 <__udivmoddi4+0x282>
 80004ce:	4673      	mov	r3, lr
 80004d0:	e77f      	b.n	80003d2 <__udivmoddi4+0x1ce>
 80004d2:	4650      	mov	r0, sl
 80004d4:	e766      	b.n	80003a4 <__udivmoddi4+0x1a0>
 80004d6:	4608      	mov	r0, r1
 80004d8:	e6fd      	b.n	80002d6 <__udivmoddi4+0xd2>
 80004da:	443b      	add	r3, r7
 80004dc:	3a02      	subs	r2, #2
 80004de:	e733      	b.n	8000348 <__udivmoddi4+0x144>
 80004e0:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e4:	443b      	add	r3, r7
 80004e6:	e71c      	b.n	8000322 <__udivmoddi4+0x11e>
 80004e8:	4649      	mov	r1, r9
 80004ea:	e79c      	b.n	8000426 <__udivmoddi4+0x222>
 80004ec:	eba1 0109 	sub.w	r1, r1, r9
 80004f0:	46c4      	mov	ip, r8
 80004f2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f6:	fb09 f804 	mul.w	r8, r9, r4
 80004fa:	e7c4      	b.n	8000486 <__udivmoddi4+0x282>

080004fc <__aeabi_idiv0>:
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000500:	b480      	push	{r7}
 8000502:	b085      	sub	sp, #20
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	f003 0307 	and.w	r3, r3, #7
 800050e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000510:	4b0c      	ldr	r3, [pc, #48]	@ (8000544 <__NVIC_SetPriorityGrouping+0x44>)
 8000512:	68db      	ldr	r3, [r3, #12]
 8000514:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000516:	68ba      	ldr	r2, [r7, #8]
 8000518:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800051c:	4013      	ands	r3, r2
 800051e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000520:	68fb      	ldr	r3, [r7, #12]
 8000522:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000524:	68bb      	ldr	r3, [r7, #8]
 8000526:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000528:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800052c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000530:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000532:	4a04      	ldr	r2, [pc, #16]	@ (8000544 <__NVIC_SetPriorityGrouping+0x44>)
 8000534:	68bb      	ldr	r3, [r7, #8]
 8000536:	60d3      	str	r3, [r2, #12]
}
 8000538:	bf00      	nop
 800053a:	3714      	adds	r7, #20
 800053c:	46bd      	mov	sp, r7
 800053e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000542:	4770      	bx	lr
 8000544:	e000ed00 	.word	0xe000ed00

08000548 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000548:	b480      	push	{r7}
 800054a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800054c:	4b04      	ldr	r3, [pc, #16]	@ (8000560 <__NVIC_GetPriorityGrouping+0x18>)
 800054e:	68db      	ldr	r3, [r3, #12]
 8000550:	0a1b      	lsrs	r3, r3, #8
 8000552:	f003 0307 	and.w	r3, r3, #7
}
 8000556:	4618      	mov	r0, r3
 8000558:	46bd      	mov	sp, r7
 800055a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055e:	4770      	bx	lr
 8000560:	e000ed00 	.word	0xe000ed00

08000564 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000564:	b480      	push	{r7}
 8000566:	b083      	sub	sp, #12
 8000568:	af00      	add	r7, sp, #0
 800056a:	4603      	mov	r3, r0
 800056c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800056e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000572:	2b00      	cmp	r3, #0
 8000574:	db0b      	blt.n	800058e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000576:	79fb      	ldrb	r3, [r7, #7]
 8000578:	f003 021f 	and.w	r2, r3, #31
 800057c:	4907      	ldr	r1, [pc, #28]	@ (800059c <__NVIC_EnableIRQ+0x38>)
 800057e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000582:	095b      	lsrs	r3, r3, #5
 8000584:	2001      	movs	r0, #1
 8000586:	fa00 f202 	lsl.w	r2, r0, r2
 800058a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800058e:	bf00      	nop
 8000590:	370c      	adds	r7, #12
 8000592:	46bd      	mov	sp, r7
 8000594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop
 800059c:	e000e100 	.word	0xe000e100

080005a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005a0:	b480      	push	{r7}
 80005a2:	b083      	sub	sp, #12
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	4603      	mov	r3, r0
 80005a8:	6039      	str	r1, [r7, #0]
 80005aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	db0a      	blt.n	80005ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005b4:	683b      	ldr	r3, [r7, #0]
 80005b6:	b2da      	uxtb	r2, r3
 80005b8:	490c      	ldr	r1, [pc, #48]	@ (80005ec <__NVIC_SetPriority+0x4c>)
 80005ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005be:	0112      	lsls	r2, r2, #4
 80005c0:	b2d2      	uxtb	r2, r2
 80005c2:	440b      	add	r3, r1
 80005c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005c8:	e00a      	b.n	80005e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ca:	683b      	ldr	r3, [r7, #0]
 80005cc:	b2da      	uxtb	r2, r3
 80005ce:	4908      	ldr	r1, [pc, #32]	@ (80005f0 <__NVIC_SetPriority+0x50>)
 80005d0:	79fb      	ldrb	r3, [r7, #7]
 80005d2:	f003 030f 	and.w	r3, r3, #15
 80005d6:	3b04      	subs	r3, #4
 80005d8:	0112      	lsls	r2, r2, #4
 80005da:	b2d2      	uxtb	r2, r2
 80005dc:	440b      	add	r3, r1
 80005de:	761a      	strb	r2, [r3, #24]
}
 80005e0:	bf00      	nop
 80005e2:	370c      	adds	r7, #12
 80005e4:	46bd      	mov	sp, r7
 80005e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ea:	4770      	bx	lr
 80005ec:	e000e100 	.word	0xe000e100
 80005f0:	e000ed00 	.word	0xe000ed00

080005f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80005f4:	b480      	push	{r7}
 80005f6:	b089      	sub	sp, #36	@ 0x24
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	60f8      	str	r0, [r7, #12]
 80005fc:	60b9      	str	r1, [r7, #8]
 80005fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	f003 0307 	and.w	r3, r3, #7
 8000606:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000608:	69fb      	ldr	r3, [r7, #28]
 800060a:	f1c3 0307 	rsb	r3, r3, #7
 800060e:	2b04      	cmp	r3, #4
 8000610:	bf28      	it	cs
 8000612:	2304      	movcs	r3, #4
 8000614:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000616:	69fb      	ldr	r3, [r7, #28]
 8000618:	3304      	adds	r3, #4
 800061a:	2b06      	cmp	r3, #6
 800061c:	d902      	bls.n	8000624 <NVIC_EncodePriority+0x30>
 800061e:	69fb      	ldr	r3, [r7, #28]
 8000620:	3b03      	subs	r3, #3
 8000622:	e000      	b.n	8000626 <NVIC_EncodePriority+0x32>
 8000624:	2300      	movs	r3, #0
 8000626:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000628:	f04f 32ff 	mov.w	r2, #4294967295
 800062c:	69bb      	ldr	r3, [r7, #24]
 800062e:	fa02 f303 	lsl.w	r3, r2, r3
 8000632:	43da      	mvns	r2, r3
 8000634:	68bb      	ldr	r3, [r7, #8]
 8000636:	401a      	ands	r2, r3
 8000638:	697b      	ldr	r3, [r7, #20]
 800063a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800063c:	f04f 31ff 	mov.w	r1, #4294967295
 8000640:	697b      	ldr	r3, [r7, #20]
 8000642:	fa01 f303 	lsl.w	r3, r1, r3
 8000646:	43d9      	mvns	r1, r3
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800064c:	4313      	orrs	r3, r2
         );
}
 800064e:	4618      	mov	r0, r3
 8000650:	3724      	adds	r7, #36	@ 0x24
 8000652:	46bd      	mov	sp, r7
 8000654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000658:	4770      	bx	lr

0800065a <LL_ADC_REG_SetSequencerRanks>:
  *         (1) On STM32F4, parameter available only on ADC instance: ADC1.\n
  *         (2) On devices STM32F42x and STM32F43x, limitation: this internal channel is shared between temperature sensor and Vbat, only 1 measurement path must be enabled.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800065a:	b480      	push	{r7}
 800065c:	b089      	sub	sp, #36	@ 0x24
 800065e:	af00      	add	r7, sp, #0
 8000660:	60f8      	str	r0, [r7, #12]
 8000662:	60b9      	str	r1, [r7, #8]
 8000664:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	332c      	adds	r3, #44	@ 0x2c
 800066a:	4619      	mov	r1, r3
 800066c:	68bb      	ldr	r3, [r7, #8]
 800066e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8000672:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000676:	617a      	str	r2, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000678:	697a      	ldr	r2, [r7, #20]
 800067a:	fa92 f2a2 	rbit	r2, r2
 800067e:	613a      	str	r2, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000680:	693a      	ldr	r2, [r7, #16]
 8000682:	61ba      	str	r2, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000684:	69ba      	ldr	r2, [r7, #24]
 8000686:	2a00      	cmp	r2, #0
 8000688:	d101      	bne.n	800068e <LL_ADC_REG_SetSequencerRanks+0x34>
  {
    return 32U;
 800068a:	2220      	movs	r2, #32
 800068c:	e003      	b.n	8000696 <LL_ADC_REG_SetSequencerRanks+0x3c>
  }
  return __builtin_clz(value);
 800068e:	69ba      	ldr	r2, [r7, #24]
 8000690:	fab2 f282 	clz	r2, r2
 8000694:	b2d2      	uxtb	r2, r2
 8000696:	40d3      	lsrs	r3, r2
 8000698:	009b      	lsls	r3, r3, #2
 800069a:	440b      	add	r3, r1
 800069c:	61fb      	str	r3, [r7, #28]

  MODIFY_REG(*preg,
 800069e:	69fb      	ldr	r3, [r7, #28]
 80006a0:	681a      	ldr	r2, [r3, #0]
 80006a2:	68bb      	ldr	r3, [r7, #8]
 80006a4:	f003 031f 	and.w	r3, r3, #31
 80006a8:	211f      	movs	r1, #31
 80006aa:	fa01 f303 	lsl.w	r3, r1, r3
 80006ae:	43db      	mvns	r3, r3
 80006b0:	401a      	ands	r2, r3
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	f003 011f 	and.w	r1, r3, #31
 80006b8:	68bb      	ldr	r3, [r7, #8]
 80006ba:	f003 031f 	and.w	r3, r3, #31
 80006be:	fa01 f303 	lsl.w	r3, r1, r3
 80006c2:	431a      	orrs	r2, r3
 80006c4:	69fb      	ldr	r3, [r7, #28]
 80006c6:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             (Channel & ADC_CHANNEL_ID_NUMBER_MASK) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80006c8:	bf00      	nop
 80006ca:	3724      	adds	r7, #36	@ 0x24
 80006cc:	46bd      	mov	sp, r7
 80006ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d2:	4770      	bx	lr

080006d4 <LL_ADC_REG_SetFlagEndOfConversion>:
  *         @arg @ref LL_ADC_REG_FLAG_EOC_SEQUENCE_CONV
  *         @arg @ref LL_ADC_REG_FLAG_EOC_UNITARY_CONV
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetFlagEndOfConversion(ADC_TypeDef *ADCx, uint32_t EocSelection)
{
 80006d4:	b480      	push	{r7}
 80006d6:	b083      	sub	sp, #12
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
 80006dc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR2, ADC_CR2_EOCS, EocSelection);
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	689b      	ldr	r3, [r3, #8]
 80006e2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80006e6:	683b      	ldr	r3, [r7, #0]
 80006e8:	431a      	orrs	r2, r3
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	609a      	str	r2, [r3, #8]
}
 80006ee:	bf00      	nop
 80006f0:	370c      	adds	r7, #12
 80006f2:	46bd      	mov	sp, r7
 80006f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f8:	4770      	bx	lr

080006fa <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_144CYCLES
  *         @arg @ref LL_ADC_SAMPLINGTIME_480CYCLES
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80006fa:	b480      	push	{r7}
 80006fc:	b08f      	sub	sp, #60	@ 0x3c
 80006fe:	af00      	add	r7, sp, #0
 8000700:	60f8      	str	r0, [r7, #12]
 8000702:	60b9      	str	r1, [r7, #8]
 8000704:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	330c      	adds	r3, #12
 800070a:	4619      	mov	r1, r3
 800070c:	68bb      	ldr	r3, [r7, #8]
 800070e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000712:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000716:	617a      	str	r2, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000718:	697a      	ldr	r2, [r7, #20]
 800071a:	fa92 f2a2 	rbit	r2, r2
 800071e:	613a      	str	r2, [r7, #16]
  return result;
 8000720:	693a      	ldr	r2, [r7, #16]
 8000722:	61ba      	str	r2, [r7, #24]
  if (value == 0U)
 8000724:	69ba      	ldr	r2, [r7, #24]
 8000726:	2a00      	cmp	r2, #0
 8000728:	d101      	bne.n	800072e <LL_ADC_SetChannelSamplingTime+0x34>
    return 32U;
 800072a:	2220      	movs	r2, #32
 800072c:	e003      	b.n	8000736 <LL_ADC_SetChannelSamplingTime+0x3c>
  return __builtin_clz(value);
 800072e:	69ba      	ldr	r2, [r7, #24]
 8000730:	fab2 f282 	clz	r2, r2
 8000734:	b2d2      	uxtb	r2, r2
 8000736:	40d3      	lsrs	r3, r2
 8000738:	009b      	lsls	r3, r3, #2
 800073a:	440b      	add	r3, r1
 800073c:	637b      	str	r3, [r7, #52]	@ 0x34

  MODIFY_REG(*preg,
 800073e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000740:	681a      	ldr	r2, [r3, #0]
 8000742:	68bb      	ldr	r3, [r7, #8]
 8000744:	f003 73f8 	and.w	r3, r3, #32505856	@ 0x1f00000
 8000748:	f04f 71f8 	mov.w	r1, #32505856	@ 0x1f00000
 800074c:	6239      	str	r1, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800074e:	6a39      	ldr	r1, [r7, #32]
 8000750:	fa91 f1a1 	rbit	r1, r1
 8000754:	61f9      	str	r1, [r7, #28]
  return result;
 8000756:	69f9      	ldr	r1, [r7, #28]
 8000758:	6279      	str	r1, [r7, #36]	@ 0x24
  if (value == 0U)
 800075a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800075c:	2900      	cmp	r1, #0
 800075e:	d101      	bne.n	8000764 <LL_ADC_SetChannelSamplingTime+0x6a>
    return 32U;
 8000760:	2120      	movs	r1, #32
 8000762:	e003      	b.n	800076c <LL_ADC_SetChannelSamplingTime+0x72>
  return __builtin_clz(value);
 8000764:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000766:	fab1 f181 	clz	r1, r1
 800076a:	b2c9      	uxtb	r1, r1
 800076c:	40cb      	lsrs	r3, r1
 800076e:	2107      	movs	r1, #7
 8000770:	fa01 f303 	lsl.w	r3, r1, r3
 8000774:	43db      	mvns	r3, r3
 8000776:	401a      	ands	r2, r3
 8000778:	68bb      	ldr	r3, [r7, #8]
 800077a:	f003 73f8 	and.w	r3, r3, #32505856	@ 0x1f00000
 800077e:	f04f 71f8 	mov.w	r1, #32505856	@ 0x1f00000
 8000782:	62f9      	str	r1, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000784:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000786:	fa91 f1a1 	rbit	r1, r1
 800078a:	62b9      	str	r1, [r7, #40]	@ 0x28
  return result;
 800078c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800078e:	6339      	str	r1, [r7, #48]	@ 0x30
  if (value == 0U)
 8000790:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8000792:	2900      	cmp	r1, #0
 8000794:	d101      	bne.n	800079a <LL_ADC_SetChannelSamplingTime+0xa0>
    return 32U;
 8000796:	2120      	movs	r1, #32
 8000798:	e003      	b.n	80007a2 <LL_ADC_SetChannelSamplingTime+0xa8>
  return __builtin_clz(value);
 800079a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800079c:	fab1 f181 	clz	r1, r1
 80007a0:	b2c9      	uxtb	r1, r1
 80007a2:	40cb      	lsrs	r3, r1
 80007a4:	6879      	ldr	r1, [r7, #4]
 80007a6:	fa01 f303 	lsl.w	r3, r1, r3
 80007aa:	431a      	orrs	r2, r3
 80007ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80007ae:	601a      	str	r2, [r3, #0]
             ADC_SMPR2_SMP0 << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK),
             SamplingTime   << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK));
}
 80007b0:	bf00      	nop
 80007b2:	373c      	adds	r7, #60	@ 0x3c
 80007b4:	46bd      	mov	sp, r7
 80007b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ba:	4770      	bx	lr

080007bc <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80007bc:	b480      	push	{r7}
 80007be:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80007c0:	4b05      	ldr	r3, [pc, #20]	@ (80007d8 <LL_RCC_HSI_Enable+0x1c>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	4a04      	ldr	r2, [pc, #16]	@ (80007d8 <LL_RCC_HSI_Enable+0x1c>)
 80007c6:	f043 0301 	orr.w	r3, r3, #1
 80007ca:	6013      	str	r3, [r2, #0]
}
 80007cc:	bf00      	nop
 80007ce:	46bd      	mov	sp, r7
 80007d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d4:	4770      	bx	lr
 80007d6:	bf00      	nop
 80007d8:	40023800 	.word	0x40023800

080007dc <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80007dc:	b480      	push	{r7}
 80007de:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80007e0:	4b06      	ldr	r3, [pc, #24]	@ (80007fc <LL_RCC_HSI_IsReady+0x20>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	f003 0302 	and.w	r3, r3, #2
 80007e8:	2b02      	cmp	r3, #2
 80007ea:	bf0c      	ite	eq
 80007ec:	2301      	moveq	r3, #1
 80007ee:	2300      	movne	r3, #0
 80007f0:	b2db      	uxtb	r3, r3
}
 80007f2:	4618      	mov	r0, r3
 80007f4:	46bd      	mov	sp, r7
 80007f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fa:	4770      	bx	lr
 80007fc:	40023800 	.word	0x40023800

08000800 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8000800:	b480      	push	{r7}
 8000802:	b083      	sub	sp, #12
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8000808:	4b07      	ldr	r3, [pc, #28]	@ (8000828 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	00db      	lsls	r3, r3, #3
 8000814:	4904      	ldr	r1, [pc, #16]	@ (8000828 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8000816:	4313      	orrs	r3, r2
 8000818:	600b      	str	r3, [r1, #0]
}
 800081a:	bf00      	nop
 800081c:	370c      	adds	r7, #12
 800081e:	46bd      	mov	sp, r7
 8000820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000824:	4770      	bx	lr
 8000826:	bf00      	nop
 8000828:	40023800 	.word	0x40023800

0800082c <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 800082c:	b480      	push	{r7}
 800082e:	b083      	sub	sp, #12
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000834:	4b06      	ldr	r3, [pc, #24]	@ (8000850 <LL_RCC_SetSysClkSource+0x24>)
 8000836:	689b      	ldr	r3, [r3, #8]
 8000838:	f023 0203 	bic.w	r2, r3, #3
 800083c:	4904      	ldr	r1, [pc, #16]	@ (8000850 <LL_RCC_SetSysClkSource+0x24>)
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	4313      	orrs	r3, r2
 8000842:	608b      	str	r3, [r1, #8]
}
 8000844:	bf00      	nop
 8000846:	370c      	adds	r7, #12
 8000848:	46bd      	mov	sp, r7
 800084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084e:	4770      	bx	lr
 8000850:	40023800 	.word	0x40023800

08000854 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000858:	4b04      	ldr	r3, [pc, #16]	@ (800086c <LL_RCC_GetSysClkSource+0x18>)
 800085a:	689b      	ldr	r3, [r3, #8]
 800085c:	f003 030c 	and.w	r3, r3, #12
}
 8000860:	4618      	mov	r0, r3
 8000862:	46bd      	mov	sp, r7
 8000864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000868:	4770      	bx	lr
 800086a:	bf00      	nop
 800086c:	40023800 	.word	0x40023800

08000870 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000870:	b480      	push	{r7}
 8000872:	b083      	sub	sp, #12
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000878:	4b06      	ldr	r3, [pc, #24]	@ (8000894 <LL_RCC_SetAHBPrescaler+0x24>)
 800087a:	689b      	ldr	r3, [r3, #8]
 800087c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000880:	4904      	ldr	r1, [pc, #16]	@ (8000894 <LL_RCC_SetAHBPrescaler+0x24>)
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	4313      	orrs	r3, r2
 8000886:	608b      	str	r3, [r1, #8]
}
 8000888:	bf00      	nop
 800088a:	370c      	adds	r7, #12
 800088c:	46bd      	mov	sp, r7
 800088e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000892:	4770      	bx	lr
 8000894:	40023800 	.word	0x40023800

08000898 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000898:	b480      	push	{r7}
 800089a:	b083      	sub	sp, #12
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80008a0:	4b06      	ldr	r3, [pc, #24]	@ (80008bc <LL_RCC_SetAPB1Prescaler+0x24>)
 80008a2:	689b      	ldr	r3, [r3, #8]
 80008a4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80008a8:	4904      	ldr	r1, [pc, #16]	@ (80008bc <LL_RCC_SetAPB1Prescaler+0x24>)
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	4313      	orrs	r3, r2
 80008ae:	608b      	str	r3, [r1, #8]
}
 80008b0:	bf00      	nop
 80008b2:	370c      	adds	r7, #12
 80008b4:	46bd      	mov	sp, r7
 80008b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ba:	4770      	bx	lr
 80008bc:	40023800 	.word	0x40023800

080008c0 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80008c0:	b480      	push	{r7}
 80008c2:	b083      	sub	sp, #12
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80008c8:	4b06      	ldr	r3, [pc, #24]	@ (80008e4 <LL_RCC_SetAPB2Prescaler+0x24>)
 80008ca:	689b      	ldr	r3, [r3, #8]
 80008cc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80008d0:	4904      	ldr	r1, [pc, #16]	@ (80008e4 <LL_RCC_SetAPB2Prescaler+0x24>)
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	4313      	orrs	r3, r2
 80008d6:	608b      	str	r3, [r1, #8]
}
 80008d8:	bf00      	nop
 80008da:	370c      	adds	r7, #12
 80008dc:	46bd      	mov	sp, r7
 80008de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e2:	4770      	bx	lr
 80008e4:	40023800 	.word	0x40023800

080008e8 <LL_RCC_SetTIMPrescaler>:
  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
{
 80008e8:	b480      	push	{r7}
 80008ea:	b083      	sub	sp, #12
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 80008f0:	4b07      	ldr	r3, [pc, #28]	@ (8000910 <LL_RCC_SetTIMPrescaler+0x28>)
 80008f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80008f6:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80008fa:	4905      	ldr	r1, [pc, #20]	@ (8000910 <LL_RCC_SetTIMPrescaler+0x28>)
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	4313      	orrs	r3, r2
 8000900:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
}
 8000904:	bf00      	nop
 8000906:	370c      	adds	r7, #12
 8000908:	46bd      	mov	sp, r7
 800090a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090e:	4770      	bx	lr
 8000910:	40023800 	.word	0x40023800

08000914 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000914:	b480      	push	{r7}
 8000916:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000918:	4b05      	ldr	r3, [pc, #20]	@ (8000930 <LL_RCC_PLL_Enable+0x1c>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	4a04      	ldr	r2, [pc, #16]	@ (8000930 <LL_RCC_PLL_Enable+0x1c>)
 800091e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000922:	6013      	str	r3, [r2, #0]
}
 8000924:	bf00      	nop
 8000926:	46bd      	mov	sp, r7
 8000928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092c:	4770      	bx	lr
 800092e:	bf00      	nop
 8000930:	40023800 	.word	0x40023800

08000934 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8000938:	4b07      	ldr	r3, [pc, #28]	@ (8000958 <LL_RCC_PLL_IsReady+0x24>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000940:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8000944:	bf0c      	ite	eq
 8000946:	2301      	moveq	r3, #1
 8000948:	2300      	movne	r3, #0
 800094a:	b2db      	uxtb	r3, r3
}
 800094c:	4618      	mov	r0, r3
 800094e:	46bd      	mov	sp, r7
 8000950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000954:	4770      	bx	lr
 8000956:	bf00      	nop
 8000958:	40023800 	.word	0x40023800

0800095c <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 800095c:	b480      	push	{r7}
 800095e:	b085      	sub	sp, #20
 8000960:	af00      	add	r7, sp, #0
 8000962:	60f8      	str	r0, [r7, #12]
 8000964:	60b9      	str	r1, [r7, #8]
 8000966:	607a      	str	r2, [r7, #4]
 8000968:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 800096a:	4b0d      	ldr	r3, [pc, #52]	@ (80009a0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 800096c:	685a      	ldr	r2, [r3, #4]
 800096e:	4b0d      	ldr	r3, [pc, #52]	@ (80009a4 <LL_RCC_PLL_ConfigDomain_SYS+0x48>)
 8000970:	4013      	ands	r3, r2
 8000972:	68f9      	ldr	r1, [r7, #12]
 8000974:	68ba      	ldr	r2, [r7, #8]
 8000976:	4311      	orrs	r1, r2
 8000978:	687a      	ldr	r2, [r7, #4]
 800097a:	0192      	lsls	r2, r2, #6
 800097c:	430a      	orrs	r2, r1
 800097e:	4908      	ldr	r1, [pc, #32]	@ (80009a0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8000980:	4313      	orrs	r3, r2
 8000982:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 8000984:	4b06      	ldr	r3, [pc, #24]	@ (80009a0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8000986:	685b      	ldr	r3, [r3, #4]
 8000988:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800098c:	4904      	ldr	r1, [pc, #16]	@ (80009a0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 800098e:	683b      	ldr	r3, [r7, #0]
 8000990:	4313      	orrs	r3, r2
 8000992:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 8000994:	bf00      	nop
 8000996:	3714      	adds	r7, #20
 8000998:	46bd      	mov	sp, r7
 800099a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099e:	4770      	bx	lr
 80009a0:	40023800 	.word	0x40023800
 80009a4:	ffbf8000 	.word	0xffbf8000

080009a8 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80009a8:	b480      	push	{r7}
 80009aa:	b085      	sub	sp, #20
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80009b0:	4b08      	ldr	r3, [pc, #32]	@ (80009d4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80009b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80009b4:	4907      	ldr	r1, [pc, #28]	@ (80009d4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	4313      	orrs	r3, r2
 80009ba:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80009bc:	4b05      	ldr	r3, [pc, #20]	@ (80009d4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80009be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	4013      	ands	r3, r2
 80009c4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80009c6:	68fb      	ldr	r3, [r7, #12]
}
 80009c8:	bf00      	nop
 80009ca:	3714      	adds	r7, #20
 80009cc:	46bd      	mov	sp, r7
 80009ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d2:	4770      	bx	lr
 80009d4:	40023800 	.word	0x40023800

080009d8 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80009d8:	b480      	push	{r7}
 80009da:	b085      	sub	sp, #20
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80009e0:	4b08      	ldr	r3, [pc, #32]	@ (8000a04 <LL_APB1_GRP1_EnableClock+0x2c>)
 80009e2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009e4:	4907      	ldr	r1, [pc, #28]	@ (8000a04 <LL_APB1_GRP1_EnableClock+0x2c>)
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	4313      	orrs	r3, r2
 80009ea:	640b      	str	r3, [r1, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80009ec:	4b05      	ldr	r3, [pc, #20]	@ (8000a04 <LL_APB1_GRP1_EnableClock+0x2c>)
 80009ee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	4013      	ands	r3, r2
 80009f4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80009f6:	68fb      	ldr	r3, [r7, #12]
}
 80009f8:	bf00      	nop
 80009fa:	3714      	adds	r7, #20
 80009fc:	46bd      	mov	sp, r7
 80009fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a02:	4770      	bx	lr
 8000a04:	40023800 	.word	0x40023800

08000a08 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	b085      	sub	sp, #20
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000a10:	4b08      	ldr	r3, [pc, #32]	@ (8000a34 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000a12:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000a14:	4907      	ldr	r1, [pc, #28]	@ (8000a34 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	4313      	orrs	r3, r2
 8000a1a:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000a1c:	4b05      	ldr	r3, [pc, #20]	@ (8000a34 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000a1e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	4013      	ands	r3, r2
 8000a24:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000a26:	68fb      	ldr	r3, [r7, #12]
}
 8000a28:	bf00      	nop
 8000a2a:	3714      	adds	r7, #20
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a32:	4770      	bx	lr
 8000a34:	40023800 	.word	0x40023800

08000a38 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	b087      	sub	sp, #28
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
 8000a40:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 8000a42:	4a17      	ldr	r2, [pc, #92]	@ (8000aa0 <LL_SYSCFG_SetEXTISource+0x68>)
 8000a44:	683b      	ldr	r3, [r7, #0]
 8000a46:	b2db      	uxtb	r3, r3
 8000a48:	3302      	adds	r3, #2
 8000a4a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	0c1b      	lsrs	r3, r3, #16
 8000a52:	43db      	mvns	r3, r3
 8000a54:	ea02 0103 	and.w	r1, r2, r3
 8000a58:	683b      	ldr	r3, [r7, #0]
 8000a5a:	0c1b      	lsrs	r3, r3, #16
 8000a5c:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a5e:	693b      	ldr	r3, [r7, #16]
 8000a60:	fa93 f3a3 	rbit	r3, r3
 8000a64:	60fb      	str	r3, [r7, #12]
  return result;
 8000a66:	68fb      	ldr	r3, [r7, #12]
 8000a68:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8000a6a:	697b      	ldr	r3, [r7, #20]
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d101      	bne.n	8000a74 <LL_SYSCFG_SetEXTISource+0x3c>
    return 32U;
 8000a70:	2320      	movs	r3, #32
 8000a72:	e003      	b.n	8000a7c <LL_SYSCFG_SetEXTISource+0x44>
  return __builtin_clz(value);
 8000a74:	697b      	ldr	r3, [r7, #20]
 8000a76:	fab3 f383 	clz	r3, r3
 8000a7a:	b2db      	uxtb	r3, r3
 8000a7c:	461a      	mov	r2, r3
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	fa03 f202 	lsl.w	r2, r3, r2
 8000a84:	4806      	ldr	r0, [pc, #24]	@ (8000aa0 <LL_SYSCFG_SetEXTISource+0x68>)
 8000a86:	683b      	ldr	r3, [r7, #0]
 8000a88:	b2db      	uxtb	r3, r3
 8000a8a:	430a      	orrs	r2, r1
 8000a8c:	3302      	adds	r3, #2
 8000a8e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000a92:	bf00      	nop
 8000a94:	371c      	adds	r7, #28
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop
 8000aa0:	40013800 	.word	0x40013800

08000aa4 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000aac:	4b06      	ldr	r3, [pc, #24]	@ (8000ac8 <LL_FLASH_SetLatency+0x24>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	f023 0207 	bic.w	r2, r3, #7
 8000ab4:	4904      	ldr	r1, [pc, #16]	@ (8000ac8 <LL_FLASH_SetLatency+0x24>)
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	4313      	orrs	r3, r2
 8000aba:	600b      	str	r3, [r1, #0]
}
 8000abc:	bf00      	nop
 8000abe:	370c      	adds	r7, #12
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac6:	4770      	bx	lr
 8000ac8:	40023c00 	.word	0x40023c00

08000acc <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000ad0:	4b04      	ldr	r3, [pc, #16]	@ (8000ae4 <LL_FLASH_GetLatency+0x18>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	f003 0307 	and.w	r3, r3, #7
}
 8000ad8:	4618      	mov	r0, r3
 8000ada:	46bd      	mov	sp, r7
 8000adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop
 8000ae4:	40023c00 	.word	0x40023c00

08000ae8 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	b083      	sub	sp, #12
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8000af0:	4b06      	ldr	r3, [pc, #24]	@ (8000b0c <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8000af8:	4904      	ldr	r1, [pc, #16]	@ (8000b0c <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	4313      	orrs	r3, r2
 8000afe:	600b      	str	r3, [r1, #0]
}
 8000b00:	bf00      	nop
 8000b02:	370c      	adds	r7, #12
 8000b04:	46bd      	mov	sp, r7
 8000b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0a:	4770      	bx	lr
 8000b0c:	40007000 	.word	0x40007000

08000b10 <LL_PWR_IsActiveFlag_VOS>:
  * @brief  Indicate whether the Regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level
  * @rmtoll CSR   VOS       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
 8000b14:	4b07      	ldr	r3, [pc, #28]	@ (8000b34 <LL_PWR_IsActiveFlag_VOS+0x24>)
 8000b16:	685b      	ldr	r3, [r3, #4]
 8000b18:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b1c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8000b20:	bf0c      	ite	eq
 8000b22:	2301      	moveq	r3, #1
 8000b24:	2300      	movne	r3, #0
 8000b26:	b2db      	uxtb	r3, r3
}
 8000b28:	4618      	mov	r0, r3
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop
 8000b34:	40007000 	.word	0x40007000

08000b38 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	b083      	sub	sp, #12
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	601a      	str	r2, [r3, #0]
}
 8000b4c:	bf00      	nop
 8000b4e:	370c      	adds	r7, #12
 8000b50:	46bd      	mov	sp, r7
 8000b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b56:	4770      	bx	lr

08000b58 <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b085      	sub	sp, #20
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
 8000b60:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000b62:	683b      	ldr	r3, [r7, #0]
 8000b64:	2b01      	cmp	r3, #1
 8000b66:	d01c      	beq.n	8000ba2 <LL_TIM_OC_DisableFast+0x4a>
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	2b04      	cmp	r3, #4
 8000b6c:	d017      	beq.n	8000b9e <LL_TIM_OC_DisableFast+0x46>
 8000b6e:	683b      	ldr	r3, [r7, #0]
 8000b70:	2b10      	cmp	r3, #16
 8000b72:	d012      	beq.n	8000b9a <LL_TIM_OC_DisableFast+0x42>
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	2b40      	cmp	r3, #64	@ 0x40
 8000b78:	d00d      	beq.n	8000b96 <LL_TIM_OC_DisableFast+0x3e>
 8000b7a:	683b      	ldr	r3, [r7, #0]
 8000b7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000b80:	d007      	beq.n	8000b92 <LL_TIM_OC_DisableFast+0x3a>
 8000b82:	683b      	ldr	r3, [r7, #0]
 8000b84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000b88:	d101      	bne.n	8000b8e <LL_TIM_OC_DisableFast+0x36>
 8000b8a:	2305      	movs	r3, #5
 8000b8c:	e00a      	b.n	8000ba4 <LL_TIM_OC_DisableFast+0x4c>
 8000b8e:	2306      	movs	r3, #6
 8000b90:	e008      	b.n	8000ba4 <LL_TIM_OC_DisableFast+0x4c>
 8000b92:	2304      	movs	r3, #4
 8000b94:	e006      	b.n	8000ba4 <LL_TIM_OC_DisableFast+0x4c>
 8000b96:	2303      	movs	r3, #3
 8000b98:	e004      	b.n	8000ba4 <LL_TIM_OC_DisableFast+0x4c>
 8000b9a:	2302      	movs	r3, #2
 8000b9c:	e002      	b.n	8000ba4 <LL_TIM_OC_DisableFast+0x4c>
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	e000      	b.n	8000ba4 <LL_TIM_OC_DisableFast+0x4c>
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	3318      	adds	r3, #24
 8000baa:	4619      	mov	r1, r3
 8000bac:	7bfb      	ldrb	r3, [r7, #15]
 8000bae:	4a0b      	ldr	r2, [pc, #44]	@ (8000bdc <LL_TIM_OC_DisableFast+0x84>)
 8000bb0:	5cd3      	ldrb	r3, [r2, r3]
 8000bb2:	440b      	add	r3, r1
 8000bb4:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8000bb6:	68bb      	ldr	r3, [r7, #8]
 8000bb8:	681a      	ldr	r2, [r3, #0]
 8000bba:	7bfb      	ldrb	r3, [r7, #15]
 8000bbc:	4908      	ldr	r1, [pc, #32]	@ (8000be0 <LL_TIM_OC_DisableFast+0x88>)
 8000bbe:	5ccb      	ldrb	r3, [r1, r3]
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	2304      	movs	r3, #4
 8000bc4:	408b      	lsls	r3, r1
 8000bc6:	43db      	mvns	r3, r3
 8000bc8:	401a      	ands	r2, r3
 8000bca:	68bb      	ldr	r3, [r7, #8]
 8000bcc:	601a      	str	r2, [r3, #0]

}
 8000bce:	bf00      	nop
 8000bd0:	3714      	adds	r7, #20
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop
 8000bdc:	08002ca4 	.word	0x08002ca4
 8000be0:	08002cac 	.word	0x08002cac

08000be4 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8000be4:	b480      	push	{r7}
 8000be6:	b083      	sub	sp, #12
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
 8000bec:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	689b      	ldr	r3, [r3, #8]
 8000bf2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000bf6:	f023 0307 	bic.w	r3, r3, #7
 8000bfa:	683a      	ldr	r2, [r7, #0]
 8000bfc:	431a      	orrs	r2, r3
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	609a      	str	r2, [r3, #8]
}
 8000c02:	bf00      	nop
 8000c04:	370c      	adds	r7, #12
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr

08000c0e <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8000c0e:	b480      	push	{r7}
 8000c10:	b083      	sub	sp, #12
 8000c12:	af00      	add	r7, sp, #0
 8000c14:	6078      	str	r0, [r7, #4]
 8000c16:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	685b      	ldr	r3, [r3, #4]
 8000c1c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	431a      	orrs	r2, r3
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	605a      	str	r2, [r3, #4]
}
 8000c28:	bf00      	nop
 8000c2a:	370c      	adds	r7, #12
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c32:	4770      	bx	lr

08000c34 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8000c34:	b480      	push	{r7}
 8000c36:	b083      	sub	sp, #12
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	689b      	ldr	r3, [r3, #8]
 8000c40:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	609a      	str	r2, [r3, #8]
}
 8000c48:	bf00      	nop
 8000c4a:	370c      	adds	r7, #12
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c52:	4770      	bx	lr

08000c54 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8000c54:	b480      	push	{r7}
 8000c56:	b083      	sub	sp, #12
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	68db      	ldr	r3, [r3, #12]
 8000c60:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	60da      	str	r2, [r3, #12]
}
 8000c68:	bf00      	nop
 8000c6a:	370c      	adds	r7, #12
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c72:	4770      	bx	lr

08000c74 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8000c74:	b480      	push	{r7}
 8000c76:	b083      	sub	sp, #12
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	691b      	ldr	r3, [r3, #16]
 8000c80:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	695b      	ldr	r3, [r3, #20]
 8000c8c:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	615a      	str	r2, [r3, #20]
}
 8000c94:	bf00      	nop
 8000c96:	370c      	adds	r7, #12
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9e:	4770      	bx	lr

08000ca0 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	b08b      	sub	sp, #44	@ 0x2c
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	60f8      	str	r0, [r7, #12]
 8000ca8:	60b9      	str	r1, [r7, #8]
 8000caa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	681a      	ldr	r2, [r3, #0]
 8000cb0:	68bb      	ldr	r3, [r7, #8]
 8000cb2:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	fa93 f3a3 	rbit	r3, r3
 8000cba:	613b      	str	r3, [r7, #16]
  return result;
 8000cbc:	693b      	ldr	r3, [r7, #16]
 8000cbe:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000cc0:	69bb      	ldr	r3, [r7, #24]
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d101      	bne.n	8000cca <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8000cc6:	2320      	movs	r3, #32
 8000cc8:	e003      	b.n	8000cd2 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8000cca:	69bb      	ldr	r3, [r7, #24]
 8000ccc:	fab3 f383 	clz	r3, r3
 8000cd0:	b2db      	uxtb	r3, r3
 8000cd2:	005b      	lsls	r3, r3, #1
 8000cd4:	2103      	movs	r1, #3
 8000cd6:	fa01 f303 	lsl.w	r3, r1, r3
 8000cda:	43db      	mvns	r3, r3
 8000cdc:	401a      	ands	r2, r3
 8000cde:	68bb      	ldr	r3, [r7, #8]
 8000ce0:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ce2:	6a3b      	ldr	r3, [r7, #32]
 8000ce4:	fa93 f3a3 	rbit	r3, r3
 8000ce8:	61fb      	str	r3, [r7, #28]
  return result;
 8000cea:	69fb      	ldr	r3, [r7, #28]
 8000cec:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8000cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d101      	bne.n	8000cf8 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8000cf4:	2320      	movs	r3, #32
 8000cf6:	e003      	b.n	8000d00 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8000cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cfa:	fab3 f383 	clz	r3, r3
 8000cfe:	b2db      	uxtb	r3, r3
 8000d00:	005b      	lsls	r3, r3, #1
 8000d02:	6879      	ldr	r1, [r7, #4]
 8000d04:	fa01 f303 	lsl.w	r3, r1, r3
 8000d08:	431a      	orrs	r2, r3
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	601a      	str	r2, [r3, #0]
}
 8000d0e:	bf00      	nop
 8000d10:	372c      	adds	r7, #44	@ 0x2c
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr

08000d1a <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000d1a:	b480      	push	{r7}
 8000d1c:	b08b      	sub	sp, #44	@ 0x2c
 8000d1e:	af00      	add	r7, sp, #0
 8000d20:	60f8      	str	r0, [r7, #12]
 8000d22:	60b9      	str	r1, [r7, #8]
 8000d24:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000d26:	68fb      	ldr	r3, [r7, #12]
 8000d28:	68da      	ldr	r2, [r3, #12]
 8000d2a:	68bb      	ldr	r3, [r7, #8]
 8000d2c:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d2e:	697b      	ldr	r3, [r7, #20]
 8000d30:	fa93 f3a3 	rbit	r3, r3
 8000d34:	613b      	str	r3, [r7, #16]
  return result;
 8000d36:	693b      	ldr	r3, [r7, #16]
 8000d38:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000d3a:	69bb      	ldr	r3, [r7, #24]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d101      	bne.n	8000d44 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8000d40:	2320      	movs	r3, #32
 8000d42:	e003      	b.n	8000d4c <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8000d44:	69bb      	ldr	r3, [r7, #24]
 8000d46:	fab3 f383 	clz	r3, r3
 8000d4a:	b2db      	uxtb	r3, r3
 8000d4c:	005b      	lsls	r3, r3, #1
 8000d4e:	2103      	movs	r1, #3
 8000d50:	fa01 f303 	lsl.w	r3, r1, r3
 8000d54:	43db      	mvns	r3, r3
 8000d56:	401a      	ands	r2, r3
 8000d58:	68bb      	ldr	r3, [r7, #8]
 8000d5a:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d5c:	6a3b      	ldr	r3, [r7, #32]
 8000d5e:	fa93 f3a3 	rbit	r3, r3
 8000d62:	61fb      	str	r3, [r7, #28]
  return result;
 8000d64:	69fb      	ldr	r3, [r7, #28]
 8000d66:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8000d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d101      	bne.n	8000d72 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8000d6e:	2320      	movs	r3, #32
 8000d70:	e003      	b.n	8000d7a <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8000d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d74:	fab3 f383 	clz	r3, r3
 8000d78:	b2db      	uxtb	r3, r3
 8000d7a:	005b      	lsls	r3, r3, #1
 8000d7c:	6879      	ldr	r1, [r7, #4]
 8000d7e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d82:	431a      	orrs	r2, r3
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	60da      	str	r2, [r3, #12]
}
 8000d88:	bf00      	nop
 8000d8a:	372c      	adds	r7, #44	@ 0x2c
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d92:	4770      	bx	lr

08000d94 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b083      	sub	sp, #12
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
 8000d9c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	041a      	lsls	r2, r3, #16
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	619a      	str	r2, [r3, #24]
}
 8000da6:	bf00      	nop
 8000da8:	370c      	adds	r7, #12
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr
	...

08000db4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8000db8:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000dbc:	f7ff fe24 	bl	8000a08 <LL_APB2_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000dc0:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8000dc4:	f7ff fe08 	bl	80009d8 <LL_APB1_GRP1_EnableClock>

	/* System interrupt init*/
	NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_1);
 8000dc8:	2006      	movs	r0, #6
 8000dca:	f7ff fb99 	bl	8000500 <__NVIC_SetPriorityGrouping>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000dce:	f000 f887 	bl	8000ee0 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000dd2:	f000 faa9 	bl	8001328 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000dd6:	f000 fa57 	bl	8001288 <MX_USART2_UART_Init>
	MX_ADC1_Init();
 8000dda:	f000 f8d1 	bl	8000f80 <MX_ADC1_Init>
	MX_TIM3_Init();
 8000dde:	f000 f94d 	bl	800107c <MX_TIM3_Init>
	MX_TIM4_Init();
 8000de2:	f000 f9f5 	bl	80011d0 <MX_TIM4_Init>
	/* USER CODE BEGIN 2 */

	// ---- START TIM3 configuration ----
	LL_TIM_WriteReg(TIM3, PSC, 83);	// Prescaler value
 8000de6:	4b38      	ldr	r3, [pc, #224]	@ (8000ec8 <main+0x114>)
 8000de8:	2253      	movs	r2, #83	@ 0x53
 8000dea:	629a      	str	r2, [r3, #40]	@ 0x28
	LL_TIM_WriteReg(TIM3, ARR, 0xFFFF);	// ARR value
 8000dec:	4b36      	ldr	r3, [pc, #216]	@ (8000ec8 <main+0x114>)
 8000dee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000df2:	62da      	str	r2, [r3, #44]	@ 0x2c
	LL_TIM_WriteReg(TIM3, DIER, LL_TIM_ReadReg(TIM3,DIER) | 0b01110);// Enable interrupt for CC1, CC2 and CC3
 8000df4:	4b34      	ldr	r3, [pc, #208]	@ (8000ec8 <main+0x114>)
 8000df6:	68db      	ldr	r3, [r3, #12]
 8000df8:	4a33      	ldr	r2, [pc, #204]	@ (8000ec8 <main+0x114>)
 8000dfa:	f043 030e 	orr.w	r3, r3, #14
 8000dfe:	60d3      	str	r3, [r2, #12]
	LL_TIM_WriteReg(TIM3, CCER, LL_TIM_ReadReg(TIM3, CCER) | 0x0111); // Enable CC1, CC2 and CC3
 8000e00:	4b31      	ldr	r3, [pc, #196]	@ (8000ec8 <main+0x114>)
 8000e02:	6a1b      	ldr	r3, [r3, #32]
 8000e04:	4a30      	ldr	r2, [pc, #192]	@ (8000ec8 <main+0x114>)
 8000e06:	f443 7388 	orr.w	r3, r3, #272	@ 0x110
 8000e0a:	f043 0301 	orr.w	r3, r3, #1
 8000e0e:	6213      	str	r3, [r2, #32]

	LL_TIM_WriteReg(TIM3, CCR1, INTERVAL3 -1);		// Init CCR1
 8000e10:	4b2d      	ldr	r3, [pc, #180]	@ (8000ec8 <main+0x114>)
 8000e12:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8000e16:	635a      	str	r2, [r3, #52]	@ 0x34
	LL_TIM_WriteReg(TIM3, CCR2, INTERVAL2 -1);		// Init CCR2
 8000e18:	4b2b      	ldr	r3, [pc, #172]	@ (8000ec8 <main+0x114>)
 8000e1a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000e1e:	639a      	str	r2, [r3, #56]	@ 0x38
	LL_TIM_WriteReg(TIM3, CCR3, INTERVAL1 -1);		// Init CCR3
 8000e20:	4b29      	ldr	r3, [pc, #164]	@ (8000ec8 <main+0x114>)
 8000e22:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8000e26:	63da      	str	r2, [r3, #60]	@ 0x3c
	// ---- END TIM3 configuration ----

	// ---- START TIM4 configuration ----
	LL_TIM_WriteReg(TIM4, PSC, 41999);	// Prescaler value
 8000e28:	4b28      	ldr	r3, [pc, #160]	@ (8000ecc <main+0x118>)
 8000e2a:	f24a 420f 	movw	r2, #41999	@ 0xa40f
 8000e2e:	629a      	str	r2, [r3, #40]	@ 0x28
	LL_TIM_WriteReg(TIM4, ARR, 0xFFFF);	// ARR value
 8000e30:	4b26      	ldr	r3, [pc, #152]	@ (8000ecc <main+0x118>)
 8000e32:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000e36:	62da      	str	r2, [r3, #44]	@ 0x2c
	LL_TIM_WriteReg(TIM4, DIER, LL_TIM_ReadReg(TIM4,DIER) | 0b0100);// Enable interrupt for CC2
 8000e38:	4b24      	ldr	r3, [pc, #144]	@ (8000ecc <main+0x118>)
 8000e3a:	68db      	ldr	r3, [r3, #12]
 8000e3c:	4a23      	ldr	r2, [pc, #140]	@ (8000ecc <main+0x118>)
 8000e3e:	f043 0304 	orr.w	r3, r3, #4
 8000e42:	60d3      	str	r3, [r2, #12]
	LL_TIM_WriteReg(TIM4, CCER, LL_TIM_ReadReg(TIM4, CCER) | 0x0010); // Enable CC2
 8000e44:	4b21      	ldr	r3, [pc, #132]	@ (8000ecc <main+0x118>)
 8000e46:	6a1b      	ldr	r3, [r3, #32]
 8000e48:	4a20      	ldr	r2, [pc, #128]	@ (8000ecc <main+0x118>)
 8000e4a:	f043 0310 	orr.w	r3, r3, #16
 8000e4e:	6213      	str	r3, [r2, #32]
	//LL_TIM_WriteReg(TIM4, CCMR1,LL_TIM_ReadReg(TIM4, CCMR1) | 0b00110000);

	LL_TIM_WriteReg(TIM4, CCR2, ADCINTERVAL -1);		// Init CCR2
 8000e50:	4b1e      	ldr	r3, [pc, #120]	@ (8000ecc <main+0x118>)
 8000e52:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000e56:	639a      	str	r2, [r3, #56]	@ 0x38
	// ---- END TIM3 configuration ----

	// ---- START ADC1 configuration ----
	LL_ADC_WriteReg(ADC1, CR2, LL_ADC_ReadReg(ADC1,CR2) | 0x01); // Enable ADC1
 8000e58:	4b1d      	ldr	r3, [pc, #116]	@ (8000ed0 <main+0x11c>)
 8000e5a:	689b      	ldr	r3, [r3, #8]
 8000e5c:	4a1c      	ldr	r2, [pc, #112]	@ (8000ed0 <main+0x11c>)
 8000e5e:	f043 0301 	orr.w	r3, r3, #1
 8000e62:	6093      	str	r3, [r2, #8]
	// ---- END ADC1 configuration ----

	// Enable peripherals
	LL_TIM_WriteReg(TIM3, CR1, LL_TIM_ReadReg(TIM3,CR1) | 0x01);
 8000e64:	4b18      	ldr	r3, [pc, #96]	@ (8000ec8 <main+0x114>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4a17      	ldr	r2, [pc, #92]	@ (8000ec8 <main+0x114>)
 8000e6a:	f043 0301 	orr.w	r3, r3, #1
 8000e6e:	6013      	str	r3, [r2, #0]
	LL_TIM_WriteReg(TIM4, CR1, LL_TIM_ReadReg(TIM4,CR1) | 0x01);
 8000e70:	4b16      	ldr	r3, [pc, #88]	@ (8000ecc <main+0x118>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4a15      	ldr	r2, [pc, #84]	@ (8000ecc <main+0x118>)
 8000e76:	f043 0301 	orr.w	r3, r3, #1
 8000e7a:	6013      	str	r3, [r2, #0]

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {

		if ((LL_ADC_ReadReg(ADC1,SR) & 0x02) == 0x02) {
 8000e7c:	4b14      	ldr	r3, [pc, #80]	@ (8000ed0 <main+0x11c>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	f003 0302 	and.w	r3, r3, #2
 8000e84:	2b02      	cmp	r3, #2
 8000e86:	d1f9      	bne.n	8000e7c <main+0xc8>
			voltage = LL_ADC_ReadReg(ADC1, DR) & 0x00FF;// Get converted value
 8000e88:	4b11      	ldr	r3, [pc, #68]	@ (8000ed0 <main+0x11c>)
 8000e8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e8c:	b29b      	uxth	r3, r3
 8000e8e:	b2db      	uxtb	r3, r3
 8000e90:	b29a      	uxth	r2, r3
 8000e92:	4b10      	ldr	r3, [pc, #64]	@ (8000ed4 <main+0x120>)
 8000e94:	801a      	strh	r2, [r3, #0]
			scalingFactor = 1 + (voltage * (10 - 1)) / 255;
 8000e96:	4b0f      	ldr	r3, [pc, #60]	@ (8000ed4 <main+0x120>)
 8000e98:	881b      	ldrh	r3, [r3, #0]
 8000e9a:	461a      	mov	r2, r3
 8000e9c:	4613      	mov	r3, r2
 8000e9e:	00db      	lsls	r3, r3, #3
 8000ea0:	4413      	add	r3, r2
 8000ea2:	4a0d      	ldr	r2, [pc, #52]	@ (8000ed8 <main+0x124>)
 8000ea4:	fb82 1203 	smull	r1, r2, r2, r3
 8000ea8:	441a      	add	r2, r3
 8000eaa:	11d2      	asrs	r2, r2, #7
 8000eac:	17db      	asrs	r3, r3, #31
 8000eae:	1ad3      	subs	r3, r2, r3
 8000eb0:	b2db      	uxtb	r3, r3
 8000eb2:	3301      	adds	r3, #1
 8000eb4:	b2da      	uxtb	r2, r3
 8000eb6:	4b09      	ldr	r3, [pc, #36]	@ (8000edc <main+0x128>)
 8000eb8:	701a      	strb	r2, [r3, #0]
			LL_ADC_WriteReg(ADC1, SR, LL_ADC_ReadReg(ADC1,SR) & (~0x02));// Clear EOC
 8000eba:	4b05      	ldr	r3, [pc, #20]	@ (8000ed0 <main+0x11c>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	4a04      	ldr	r2, [pc, #16]	@ (8000ed0 <main+0x11c>)
 8000ec0:	f023 0302 	bic.w	r3, r3, #2
 8000ec4:	6013      	str	r3, [r2, #0]
		if ((LL_ADC_ReadReg(ADC1,SR) & 0x02) == 0x02) {
 8000ec6:	e7d9      	b.n	8000e7c <main+0xc8>
 8000ec8:	40000400 	.word	0x40000400
 8000ecc:	40000800 	.word	0x40000800
 8000ed0:	40012000 	.word	0x40012000
 8000ed4:	20000022 	.word	0x20000022
 8000ed8:	80808081 	.word	0x80808081
 8000edc:	20000020 	.word	0x20000020

08000ee0 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
	LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 8000ee4:	2002      	movs	r0, #2
 8000ee6:	f7ff fddd 	bl	8000aa4 <LL_FLASH_SetLatency>
	while (LL_FLASH_GetLatency() != LL_FLASH_LATENCY_2) {
 8000eea:	bf00      	nop
 8000eec:	f7ff fdee 	bl	8000acc <LL_FLASH_GetLatency>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b02      	cmp	r3, #2
 8000ef4:	d1fa      	bne.n	8000eec <SystemClock_Config+0xc>
	}
	LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE2);
 8000ef6:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8000efa:	f7ff fdf5 	bl	8000ae8 <LL_PWR_SetRegulVoltageScaling>
	LL_RCC_HSI_SetCalibTrimming(16);
 8000efe:	2010      	movs	r0, #16
 8000f00:	f7ff fc7e 	bl	8000800 <LL_RCC_HSI_SetCalibTrimming>
	LL_RCC_HSI_Enable();
 8000f04:	f7ff fc5a 	bl	80007bc <LL_RCC_HSI_Enable>

	/* Wait till HSI is ready */
	while (LL_RCC_HSI_IsReady() != 1) {
 8000f08:	bf00      	nop
 8000f0a:	f7ff fc67 	bl	80007dc <LL_RCC_HSI_IsReady>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b01      	cmp	r3, #1
 8000f12:	d1fa      	bne.n	8000f0a <SystemClock_Config+0x2a>

	}
	LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_16, 336,
 8000f14:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f18:	f44f 72a8 	mov.w	r2, #336	@ 0x150
 8000f1c:	2110      	movs	r1, #16
 8000f1e:	2000      	movs	r0, #0
 8000f20:	f7ff fd1c 	bl	800095c <LL_RCC_PLL_ConfigDomain_SYS>
			LL_RCC_PLLP_DIV_4);
	LL_RCC_PLL_Enable();
 8000f24:	f7ff fcf6 	bl	8000914 <LL_RCC_PLL_Enable>

	/* Wait till PLL is ready */
	while (LL_RCC_PLL_IsReady() != 1) {
 8000f28:	bf00      	nop
 8000f2a:	f7ff fd03 	bl	8000934 <LL_RCC_PLL_IsReady>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b01      	cmp	r3, #1
 8000f32:	d1fa      	bne.n	8000f2a <SystemClock_Config+0x4a>

	}
	while (LL_PWR_IsActiveFlag_VOS() == 0) {
 8000f34:	bf00      	nop
 8000f36:	f7ff fdeb 	bl	8000b10 <LL_PWR_IsActiveFlag_VOS>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d0fa      	beq.n	8000f36 <SystemClock_Config+0x56>
	}
	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000f40:	2000      	movs	r0, #0
 8000f42:	f7ff fc95 	bl	8000870 <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 8000f46:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8000f4a:	f7ff fca5 	bl	8000898 <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000f4e:	2000      	movs	r0, #0
 8000f50:	f7ff fcb6 	bl	80008c0 <LL_RCC_SetAPB2Prescaler>
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8000f54:	2002      	movs	r0, #2
 8000f56:	f7ff fc69 	bl	800082c <LL_RCC_SetSysClkSource>

	/* Wait till System clock is ready */
	while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) {
 8000f5a:	bf00      	nop
 8000f5c:	f7ff fc7a 	bl	8000854 <LL_RCC_GetSysClkSource>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b08      	cmp	r3, #8
 8000f64:	d1fa      	bne.n	8000f5c <SystemClock_Config+0x7c>

	}
	LL_Init1msTick(84000000);
 8000f66:	4805      	ldr	r0, [pc, #20]	@ (8000f7c <SystemClock_Config+0x9c>)
 8000f68:	f001 fe46 	bl	8002bf8 <LL_Init1msTick>
	LL_SetSystemCoreClock(84000000);
 8000f6c:	4803      	ldr	r0, [pc, #12]	@ (8000f7c <SystemClock_Config+0x9c>)
 8000f6e:	f001 fe51 	bl	8002c14 <LL_SetSystemCoreClock>
	LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
 8000f72:	2000      	movs	r0, #0
 8000f74:	f7ff fcb8 	bl	80008e8 <LL_RCC_SetTIMPrescaler>
}
 8000f78:	bf00      	nop
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	0501bd00 	.word	0x0501bd00

08000f80 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b090      	sub	sp, #64	@ 0x40
 8000f84:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	LL_ADC_InitTypeDef ADC_InitStruct = { 0 };
 8000f86:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	601a      	str	r2, [r3, #0]
 8000f8e:	605a      	str	r2, [r3, #4]
 8000f90:	609a      	str	r2, [r3, #8]
	LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = { 0 };
 8000f92:	f107 0320 	add.w	r3, r7, #32
 8000f96:	2200      	movs	r2, #0
 8000f98:	601a      	str	r2, [r3, #0]
 8000f9a:	605a      	str	r2, [r3, #4]
 8000f9c:	609a      	str	r2, [r3, #8]
 8000f9e:	60da      	str	r2, [r3, #12]
 8000fa0:	611a      	str	r2, [r3, #16]
	LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = { 0 };
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	61fb      	str	r3, [r7, #28]

	LL_GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000fa6:	1d3b      	adds	r3, r7, #4
 8000fa8:	2200      	movs	r2, #0
 8000faa:	601a      	str	r2, [r3, #0]
 8000fac:	605a      	str	r2, [r3, #4]
 8000fae:	609a      	str	r2, [r3, #8]
 8000fb0:	60da      	str	r2, [r3, #12]
 8000fb2:	611a      	str	r2, [r3, #16]
 8000fb4:	615a      	str	r2, [r3, #20]

	/* Peripheral clock enable */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC1);
 8000fb6:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8000fba:	f7ff fd25 	bl	8000a08 <LL_APB2_GRP1_EnableClock>

	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000fbe:	2001      	movs	r0, #1
 8000fc0:	f7ff fcf2 	bl	80009a8 <LL_AHB1_GRP1_EnableClock>
	/**ADC1 GPIO Configuration
	 PA1   ------> ADC1_IN1
	 */
	GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8000fc4:	2302      	movs	r3, #2
 8000fc6:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8000fc8:	2303      	movs	r3, #3
 8000fca:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fd0:	1d3b      	adds	r3, r7, #4
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	4825      	ldr	r0, [pc, #148]	@ (800106c <MX_ADC1_Init+0xec>)
 8000fd6:	f000 feb3 	bl	8001d40 <LL_GPIO_Init>

	/* ADC1 interrupt Init */
	NVIC_SetPriority(ADC_IRQn,
 8000fda:	f7ff fab5 	bl	8000548 <__NVIC_GetPriorityGrouping>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	2100      	movs	r1, #0
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f7ff fb05 	bl	80005f4 <NVIC_EncodePriority>
 8000fea:	4603      	mov	r3, r0
 8000fec:	4619      	mov	r1, r3
 8000fee:	2012      	movs	r0, #18
 8000ff0:	f7ff fad6 	bl	80005a0 <__NVIC_SetPriority>
			NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 0));
	NVIC_EnableIRQ(ADC_IRQn);
 8000ff4:	2012      	movs	r0, #18
 8000ff6:	f7ff fab5 	bl	8000564 <__NVIC_EnableIRQ>

	/* USER CODE END ADC1_Init 1 */

	/** Common config
	 */
	ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_8B;
 8000ffa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000ffe:	637b      	str	r3, [r7, #52]	@ 0x34
	ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8001000:	2300      	movs	r3, #0
 8001002:	63bb      	str	r3, [r7, #56]	@ 0x38
	ADC_InitStruct.SequencersScanMode = LL_ADC_SEQ_SCAN_DISABLE;
 8001004:	2300      	movs	r3, #0
 8001006:	63fb      	str	r3, [r7, #60]	@ 0x3c
	LL_ADC_Init(ADC1, &ADC_InitStruct);
 8001008:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800100c:	4619      	mov	r1, r3
 800100e:	4818      	ldr	r0, [pc, #96]	@ (8001070 <MX_ADC1_Init+0xf0>)
 8001010:	f000 fbc6 	bl	80017a0 <LL_ADC_Init>
	ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8001014:	2300      	movs	r3, #0
 8001016:	623b      	str	r3, [r7, #32]
	ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 8001018:	2300      	movs	r3, #0
 800101a:	627b      	str	r3, [r7, #36]	@ 0x24
	ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 800101c:	2300      	movs	r3, #0
 800101e:	62bb      	str	r3, [r7, #40]	@ 0x28
	ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8001020:	2300      	movs	r3, #0
 8001022:	62fb      	str	r3, [r7, #44]	@ 0x2c
	ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 8001024:	2300      	movs	r3, #0
 8001026:	633b      	str	r3, [r7, #48]	@ 0x30
	LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8001028:	f107 0320 	add.w	r3, r7, #32
 800102c:	4619      	mov	r1, r3
 800102e:	4810      	ldr	r0, [pc, #64]	@ (8001070 <MX_ADC1_Init+0xf0>)
 8001030:	f000 fbe2 	bl	80017f8 <LL_ADC_REG_Init>
	LL_ADC_REG_SetFlagEndOfConversion(ADC1, LL_ADC_REG_FLAG_EOC_SEQUENCE_CONV);
 8001034:	2100      	movs	r1, #0
 8001036:	480e      	ldr	r0, [pc, #56]	@ (8001070 <MX_ADC1_Init+0xf0>)
 8001038:	f7ff fb4c 	bl	80006d4 <LL_ADC_REG_SetFlagEndOfConversion>
	ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_SYNC_PCLK_DIV4;
 800103c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001040:	61fb      	str	r3, [r7, #28]
	LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 8001042:	f107 031c 	add.w	r3, r7, #28
 8001046:	4619      	mov	r1, r3
 8001048:	480a      	ldr	r0, [pc, #40]	@ (8001074 <MX_ADC1_Init+0xf4>)
 800104a:	f000 fb8b 	bl	8001764 <LL_ADC_CommonInit>

	/** Configure Regular Channel
	 */
	LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_1);
 800104e:	4a0a      	ldr	r2, [pc, #40]	@ (8001078 <MX_ADC1_Init+0xf8>)
 8001050:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001054:	4806      	ldr	r0, [pc, #24]	@ (8001070 <MX_ADC1_Init+0xf0>)
 8001056:	f7ff fb00 	bl	800065a <LL_ADC_REG_SetSequencerRanks>
	LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1,
 800105a:	2200      	movs	r2, #0
 800105c:	4906      	ldr	r1, [pc, #24]	@ (8001078 <MX_ADC1_Init+0xf8>)
 800105e:	4804      	ldr	r0, [pc, #16]	@ (8001070 <MX_ADC1_Init+0xf0>)
 8001060:	f7ff fb4b 	bl	80006fa <LL_ADC_SetChannelSamplingTime>
			LL_ADC_SAMPLINGTIME_3CYCLES);
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8001064:	bf00      	nop
 8001066:	3740      	adds	r7, #64	@ 0x40
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	40020000 	.word	0x40020000
 8001070:	40012000 	.word	0x40012000
 8001074:	40012300 	.word	0x40012300
 8001078:	02300001 	.word	0x02300001

0800107c <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 800107c:	b580      	push	{r7, lr}
 800107e:	b094      	sub	sp, #80	@ 0x50
 8001080:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	LL_TIM_InitTypeDef TIM_InitStruct = { 0 };
 8001082:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001086:	2200      	movs	r2, #0
 8001088:	601a      	str	r2, [r3, #0]
 800108a:	605a      	str	r2, [r3, #4]
 800108c:	609a      	str	r2, [r3, #8]
 800108e:	60da      	str	r2, [r3, #12]
 8001090:	611a      	str	r2, [r3, #16]
	LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = { 0 };
 8001092:	f107 031c 	add.w	r3, r7, #28
 8001096:	2220      	movs	r2, #32
 8001098:	2100      	movs	r1, #0
 800109a:	4618      	mov	r0, r3
 800109c:	f001 fdca 	bl	8002c34 <memset>

	LL_GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80010a0:	1d3b      	adds	r3, r7, #4
 80010a2:	2200      	movs	r2, #0
 80010a4:	601a      	str	r2, [r3, #0]
 80010a6:	605a      	str	r2, [r3, #4]
 80010a8:	609a      	str	r2, [r3, #8]
 80010aa:	60da      	str	r2, [r3, #12]
 80010ac:	611a      	str	r2, [r3, #16]
 80010ae:	615a      	str	r2, [r3, #20]

	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 80010b0:	2002      	movs	r0, #2
 80010b2:	f7ff fc91 	bl	80009d8 <LL_APB1_GRP1_EnableClock>

	/* TIM3 interrupt Init */
	NVIC_SetPriority(TIM3_IRQn,
 80010b6:	f7ff fa47 	bl	8000548 <__NVIC_GetPriorityGrouping>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2200      	movs	r2, #0
 80010be:	2100      	movs	r1, #0
 80010c0:	4618      	mov	r0, r3
 80010c2:	f7ff fa97 	bl	80005f4 <NVIC_EncodePriority>
 80010c6:	4603      	mov	r3, r0
 80010c8:	4619      	mov	r1, r3
 80010ca:	201d      	movs	r0, #29
 80010cc:	f7ff fa68 	bl	80005a0 <__NVIC_SetPriority>
			NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 0));
	NVIC_EnableIRQ(TIM3_IRQn);
 80010d0:	201d      	movs	r0, #29
 80010d2:	f7ff fa47 	bl	8000564 <__NVIC_EnableIRQ>

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	TIM_InitStruct.Prescaler = 0;
 80010d6:	2300      	movs	r3, #0
 80010d8:	87bb      	strh	r3, [r7, #60]	@ 0x3c
	TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80010da:	2300      	movs	r3, #0
 80010dc:	643b      	str	r3, [r7, #64]	@ 0x40
	TIM_InitStruct.Autoreload = 65535;
 80010de:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010e2:	647b      	str	r3, [r7, #68]	@ 0x44
	TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80010e4:	2300      	movs	r3, #0
 80010e6:	64bb      	str	r3, [r7, #72]	@ 0x48
	LL_TIM_Init(TIM3, &TIM_InitStruct);
 80010e8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80010ec:	4619      	mov	r1, r3
 80010ee:	4835      	ldr	r0, [pc, #212]	@ (80011c4 <MX_TIM3_Init+0x148>)
 80010f0:	f001 f854 	bl	800219c <LL_TIM_Init>
	LL_TIM_DisableARRPreload(TIM3);
 80010f4:	4833      	ldr	r0, [pc, #204]	@ (80011c4 <MX_TIM3_Init+0x148>)
 80010f6:	f7ff fd1f 	bl	8000b38 <LL_TIM_DisableARRPreload>
	LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 80010fa:	2100      	movs	r1, #0
 80010fc:	4831      	ldr	r0, [pc, #196]	@ (80011c4 <MX_TIM3_Init+0x148>)
 80010fe:	f7ff fd71 	bl	8000be4 <LL_TIM_SetClockSource>
	TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_TOGGLE;
 8001102:	2330      	movs	r3, #48	@ 0x30
 8001104:	61fb      	str	r3, [r7, #28]
	TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8001106:	2300      	movs	r3, #0
 8001108:	623b      	str	r3, [r7, #32]
	TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800110a:	2300      	movs	r3, #0
 800110c:	627b      	str	r3, [r7, #36]	@ 0x24
	TIM_OC_InitStruct.CompareValue = 0;
 800110e:	2300      	movs	r3, #0
 8001110:	62bb      	str	r3, [r7, #40]	@ 0x28
	TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8001112:	2300      	movs	r3, #0
 8001114:	62fb      	str	r3, [r7, #44]	@ 0x2c
	LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8001116:	f107 031c 	add.w	r3, r7, #28
 800111a:	461a      	mov	r2, r3
 800111c:	2101      	movs	r1, #1
 800111e:	4829      	ldr	r0, [pc, #164]	@ (80011c4 <MX_TIM3_Init+0x148>)
 8001120:	f001 f8b6 	bl	8002290 <LL_TIM_OC_Init>
	LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH1);
 8001124:	2101      	movs	r1, #1
 8001126:	4827      	ldr	r0, [pc, #156]	@ (80011c4 <MX_TIM3_Init+0x148>)
 8001128:	f7ff fd16 	bl	8000b58 <LL_TIM_OC_DisableFast>
	LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 800112c:	f107 031c 	add.w	r3, r7, #28
 8001130:	461a      	mov	r2, r3
 8001132:	2110      	movs	r1, #16
 8001134:	4823      	ldr	r0, [pc, #140]	@ (80011c4 <MX_TIM3_Init+0x148>)
 8001136:	f001 f8ab 	bl	8002290 <LL_TIM_OC_Init>
	LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH2);
 800113a:	2110      	movs	r1, #16
 800113c:	4821      	ldr	r0, [pc, #132]	@ (80011c4 <MX_TIM3_Init+0x148>)
 800113e:	f7ff fd0b 	bl	8000b58 <LL_TIM_OC_DisableFast>
	LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8001142:	f107 031c 	add.w	r3, r7, #28
 8001146:	461a      	mov	r2, r3
 8001148:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800114c:	481d      	ldr	r0, [pc, #116]	@ (80011c4 <MX_TIM3_Init+0x148>)
 800114e:	f001 f89f 	bl	8002290 <LL_TIM_OC_Init>
	LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH3);
 8001152:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001156:	481b      	ldr	r0, [pc, #108]	@ (80011c4 <MX_TIM3_Init+0x148>)
 8001158:	f7ff fcfe 	bl	8000b58 <LL_TIM_OC_DisableFast>
	LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 800115c:	2100      	movs	r1, #0
 800115e:	4819      	ldr	r0, [pc, #100]	@ (80011c4 <MX_TIM3_Init+0x148>)
 8001160:	f7ff fd55 	bl	8000c0e <LL_TIM_SetTriggerOutput>
	LL_TIM_DisableMasterSlaveMode(TIM3);
 8001164:	4817      	ldr	r0, [pc, #92]	@ (80011c4 <MX_TIM3_Init+0x148>)
 8001166:	f7ff fd65 	bl	8000c34 <LL_TIM_DisableMasterSlaveMode>
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800116a:	2001      	movs	r0, #1
 800116c:	f7ff fc1c 	bl	80009a8 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001170:	2002      	movs	r0, #2
 8001172:	f7ff fc19 	bl	80009a8 <LL_AHB1_GRP1_EnableClock>
	/**TIM3 GPIO Configuration
	 PA6   ------> TIM3_CH1
	 PA7   ------> TIM3_CH2
	 PB0   ------> TIM3_CH3
	 */
	GPIO_InitStruct.Pin = LL_GPIO_PIN_6 | LL_GPIO_PIN_7;
 8001176:	23c0      	movs	r3, #192	@ 0xc0
 8001178:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800117a:	2302      	movs	r3, #2
 800117c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800117e:	2300      	movs	r3, #0
 8001180:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001182:	2300      	movs	r3, #0
 8001184:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001186:	2300      	movs	r3, #0
 8001188:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 800118a:	2302      	movs	r3, #2
 800118c:	61bb      	str	r3, [r7, #24]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800118e:	1d3b      	adds	r3, r7, #4
 8001190:	4619      	mov	r1, r3
 8001192:	480d      	ldr	r0, [pc, #52]	@ (80011c8 <MX_TIM3_Init+0x14c>)
 8001194:	f000 fdd4 	bl	8001d40 <LL_GPIO_Init>

	GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 8001198:	2301      	movs	r3, #1
 800119a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800119c:	2302      	movs	r3, #2
 800119e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80011a0:	2300      	movs	r3, #0
 80011a2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80011a4:	2300      	movs	r3, #0
 80011a6:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80011a8:	2300      	movs	r3, #0
 80011aa:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 80011ac:	2302      	movs	r3, #2
 80011ae:	61bb      	str	r3, [r7, #24]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011b0:	1d3b      	adds	r3, r7, #4
 80011b2:	4619      	mov	r1, r3
 80011b4:	4805      	ldr	r0, [pc, #20]	@ (80011cc <MX_TIM3_Init+0x150>)
 80011b6:	f000 fdc3 	bl	8001d40 <LL_GPIO_Init>

}
 80011ba:	bf00      	nop
 80011bc:	3750      	adds	r7, #80	@ 0x50
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	40000400 	.word	0x40000400
 80011c8:	40020000 	.word	0x40020000
 80011cc:	40020400 	.word	0x40020400

080011d0 <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b08e      	sub	sp, #56	@ 0x38
 80011d4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	LL_TIM_InitTypeDef TIM_InitStruct = { 0 };
 80011d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011da:	2200      	movs	r2, #0
 80011dc:	601a      	str	r2, [r3, #0]
 80011de:	605a      	str	r2, [r3, #4]
 80011e0:	609a      	str	r2, [r3, #8]
 80011e2:	60da      	str	r2, [r3, #12]
 80011e4:	611a      	str	r2, [r3, #16]
	LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = { 0 };
 80011e6:	1d3b      	adds	r3, r7, #4
 80011e8:	2220      	movs	r2, #32
 80011ea:	2100      	movs	r1, #0
 80011ec:	4618      	mov	r0, r3
 80011ee:	f001 fd21 	bl	8002c34 <memset>

	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 80011f2:	2004      	movs	r0, #4
 80011f4:	f7ff fbf0 	bl	80009d8 <LL_APB1_GRP1_EnableClock>

	/* TIM4 interrupt Init */
	NVIC_SetPriority(TIM4_IRQn,
 80011f8:	f7ff f9a6 	bl	8000548 <__NVIC_GetPriorityGrouping>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2200      	movs	r2, #0
 8001200:	2100      	movs	r1, #0
 8001202:	4618      	mov	r0, r3
 8001204:	f7ff f9f6 	bl	80005f4 <NVIC_EncodePriority>
 8001208:	4603      	mov	r3, r0
 800120a:	4619      	mov	r1, r3
 800120c:	201e      	movs	r0, #30
 800120e:	f7ff f9c7 	bl	80005a0 <__NVIC_SetPriority>
			NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 0));
	NVIC_EnableIRQ(TIM4_IRQn);
 8001212:	201e      	movs	r0, #30
 8001214:	f7ff f9a6 	bl	8000564 <__NVIC_EnableIRQ>

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	TIM_InitStruct.Prescaler = 0;
 8001218:	2300      	movs	r3, #0
 800121a:	84bb      	strh	r3, [r7, #36]	@ 0x24
	TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800121c:	2300      	movs	r3, #0
 800121e:	62bb      	str	r3, [r7, #40]	@ 0x28
	TIM_InitStruct.Autoreload = 65535;
 8001220:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001224:	62fb      	str	r3, [r7, #44]	@ 0x2c
	TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001226:	2300      	movs	r3, #0
 8001228:	633b      	str	r3, [r7, #48]	@ 0x30
	LL_TIM_Init(TIM4, &TIM_InitStruct);
 800122a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800122e:	4619      	mov	r1, r3
 8001230:	4814      	ldr	r0, [pc, #80]	@ (8001284 <MX_TIM4_Init+0xb4>)
 8001232:	f000 ffb3 	bl	800219c <LL_TIM_Init>
	LL_TIM_DisableARRPreload(TIM4);
 8001236:	4813      	ldr	r0, [pc, #76]	@ (8001284 <MX_TIM4_Init+0xb4>)
 8001238:	f7ff fc7e 	bl	8000b38 <LL_TIM_DisableARRPreload>
	LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 800123c:	2100      	movs	r1, #0
 800123e:	4811      	ldr	r0, [pc, #68]	@ (8001284 <MX_TIM4_Init+0xb4>)
 8001240:	f7ff fcd0 	bl	8000be4 <LL_TIM_SetClockSource>
	TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_FROZEN;
 8001244:	2300      	movs	r3, #0
 8001246:	607b      	str	r3, [r7, #4]
	TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8001248:	2300      	movs	r3, #0
 800124a:	60bb      	str	r3, [r7, #8]
	TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800124c:	2300      	movs	r3, #0
 800124e:	60fb      	str	r3, [r7, #12]
	TIM_OC_InitStruct.CompareValue = 0;
 8001250:	2300      	movs	r3, #0
 8001252:	613b      	str	r3, [r7, #16]
	TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8001254:	2300      	movs	r3, #0
 8001256:	617b      	str	r3, [r7, #20]
	LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8001258:	1d3b      	adds	r3, r7, #4
 800125a:	461a      	mov	r2, r3
 800125c:	2110      	movs	r1, #16
 800125e:	4809      	ldr	r0, [pc, #36]	@ (8001284 <MX_TIM4_Init+0xb4>)
 8001260:	f001 f816 	bl	8002290 <LL_TIM_OC_Init>
	LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH2);
 8001264:	2110      	movs	r1, #16
 8001266:	4807      	ldr	r0, [pc, #28]	@ (8001284 <MX_TIM4_Init+0xb4>)
 8001268:	f7ff fc76 	bl	8000b58 <LL_TIM_OC_DisableFast>
	LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 800126c:	2100      	movs	r1, #0
 800126e:	4805      	ldr	r0, [pc, #20]	@ (8001284 <MX_TIM4_Init+0xb4>)
 8001270:	f7ff fccd 	bl	8000c0e <LL_TIM_SetTriggerOutput>
	LL_TIM_DisableMasterSlaveMode(TIM4);
 8001274:	4803      	ldr	r0, [pc, #12]	@ (8001284 <MX_TIM4_Init+0xb4>)
 8001276:	f7ff fcdd 	bl	8000c34 <LL_TIM_DisableMasterSlaveMode>
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */

}
 800127a:	bf00      	nop
 800127c:	3738      	adds	r7, #56	@ 0x38
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	40000800 	.word	0x40000800

08001288 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8001288:	b580      	push	{r7, lr}
 800128a:	b08e      	sub	sp, #56	@ 0x38
 800128c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN USART2_Init 0 */

	/* USER CODE END USART2_Init 0 */

	LL_USART_InitTypeDef USART_InitStruct = { 0 };
 800128e:	f107 031c 	add.w	r3, r7, #28
 8001292:	2200      	movs	r2, #0
 8001294:	601a      	str	r2, [r3, #0]
 8001296:	605a      	str	r2, [r3, #4]
 8001298:	609a      	str	r2, [r3, #8]
 800129a:	60da      	str	r2, [r3, #12]
 800129c:	611a      	str	r2, [r3, #16]
 800129e:	615a      	str	r2, [r3, #20]
 80012a0:	619a      	str	r2, [r3, #24]

	LL_GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80012a2:	1d3b      	adds	r3, r7, #4
 80012a4:	2200      	movs	r2, #0
 80012a6:	601a      	str	r2, [r3, #0]
 80012a8:	605a      	str	r2, [r3, #4]
 80012aa:	609a      	str	r2, [r3, #8]
 80012ac:	60da      	str	r2, [r3, #12]
 80012ae:	611a      	str	r2, [r3, #16]
 80012b0:	615a      	str	r2, [r3, #20]

	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 80012b2:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 80012b6:	f7ff fb8f 	bl	80009d8 <LL_APB1_GRP1_EnableClock>

	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80012ba:	2001      	movs	r0, #1
 80012bc:	f7ff fb74 	bl	80009a8 <LL_AHB1_GRP1_EnableClock>
	/**USART2 GPIO Configuration
	 PA2   ------> USART2_TX
	 PA3   ------> USART2_RX
	 */
	GPIO_InitStruct.Pin = USART_TX_Pin | USART_RX_Pin;
 80012c0:	230c      	movs	r3, #12
 80012c2:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80012c4:	2302      	movs	r3, #2
 80012c6:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80012c8:	2300      	movs	r3, #0
 80012ca:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80012cc:	2300      	movs	r3, #0
 80012ce:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80012d0:	2300      	movs	r3, #0
 80012d2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80012d4:	2307      	movs	r3, #7
 80012d6:	61bb      	str	r3, [r7, #24]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012d8:	1d3b      	adds	r3, r7, #4
 80012da:	4619      	mov	r1, r3
 80012dc:	4810      	ldr	r0, [pc, #64]	@ (8001320 <MX_USART2_UART_Init+0x98>)
 80012de:	f000 fd2f 	bl	8001d40 <LL_GPIO_Init>

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	USART_InitStruct.BaudRate = 115200;
 80012e2:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80012e6:	61fb      	str	r3, [r7, #28]
	USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80012e8:	2300      	movs	r3, #0
 80012ea:	623b      	str	r3, [r7, #32]
	USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80012ec:	2300      	movs	r3, #0
 80012ee:	627b      	str	r3, [r7, #36]	@ 0x24
	USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80012f0:	2300      	movs	r3, #0
 80012f2:	62bb      	str	r3, [r7, #40]	@ 0x28
	USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80012f4:	230c      	movs	r3, #12
 80012f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80012f8:	2300      	movs	r3, #0
 80012fa:	633b      	str	r3, [r7, #48]	@ 0x30
	USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80012fc:	2300      	movs	r3, #0
 80012fe:	637b      	str	r3, [r7, #52]	@ 0x34
	LL_USART_Init(USART2, &USART_InitStruct);
 8001300:	f107 031c 	add.w	r3, r7, #28
 8001304:	4619      	mov	r1, r3
 8001306:	4807      	ldr	r0, [pc, #28]	@ (8001324 <MX_USART2_UART_Init+0x9c>)
 8001308:	f001 fbf8 	bl	8002afc <LL_USART_Init>
	LL_USART_ConfigAsyncMode(USART2);
 800130c:	4805      	ldr	r0, [pc, #20]	@ (8001324 <MX_USART2_UART_Init+0x9c>)
 800130e:	f7ff fcb1 	bl	8000c74 <LL_USART_ConfigAsyncMode>
	LL_USART_Enable(USART2);
 8001312:	4804      	ldr	r0, [pc, #16]	@ (8001324 <MX_USART2_UART_Init+0x9c>)
 8001314:	f7ff fc9e 	bl	8000c54 <LL_USART_Enable>
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8001318:	bf00      	nop
 800131a:	3738      	adds	r7, #56	@ 0x38
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	40020000 	.word	0x40020000
 8001324:	40004400 	.word	0x40004400

08001328 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001328:	b580      	push	{r7, lr}
 800132a:	b088      	sub	sp, #32
 800132c:	af00      	add	r7, sp, #0
	LL_EXTI_InitTypeDef EXTI_InitStruct = { 0 };
 800132e:	f107 0318 	add.w	r3, r7, #24
 8001332:	2200      	movs	r2, #0
 8001334:	601a      	str	r2, [r3, #0]
 8001336:	605a      	str	r2, [r3, #4]
	LL_GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001338:	463b      	mov	r3, r7
 800133a:	2200      	movs	r2, #0
 800133c:	601a      	str	r2, [r3, #0]
 800133e:	605a      	str	r2, [r3, #4]
 8001340:	609a      	str	r2, [r3, #8]
 8001342:	60da      	str	r2, [r3, #12]
 8001344:	611a      	str	r2, [r3, #16]
 8001346:	615a      	str	r2, [r3, #20]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001348:	2004      	movs	r0, #4
 800134a:	f7ff fb2d 	bl	80009a8 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 800134e:	2080      	movs	r0, #128	@ 0x80
 8001350:	f7ff fb2a 	bl	80009a8 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001354:	2001      	movs	r0, #1
 8001356:	f7ff fb27 	bl	80009a8 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800135a:	2002      	movs	r0, #2
 800135c:	f7ff fb24 	bl	80009a8 <LL_AHB1_GRP1_EnableClock>

	/**/
	LL_GPIO_ResetOutputPin(LD2_GPIO_Port, LD2_Pin);
 8001360:	2120      	movs	r1, #32
 8001362:	4822      	ldr	r0, [pc, #136]	@ (80013ec <MX_GPIO_Init+0xc4>)
 8001364:	f7ff fd16 	bl	8000d94 <LL_GPIO_ResetOutputPin>

	/**/
	LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 8001368:	4921      	ldr	r1, [pc, #132]	@ (80013f0 <MX_GPIO_Init+0xc8>)
 800136a:	2002      	movs	r0, #2
 800136c:	f7ff fb64 	bl	8000a38 <LL_SYSCFG_SetEXTISource>

	/**/
	EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 8001370:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001374:	61bb      	str	r3, [r7, #24]
	EXTI_InitStruct.LineCommand = ENABLE;
 8001376:	2301      	movs	r3, #1
 8001378:	773b      	strb	r3, [r7, #28]
	EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800137a:	2300      	movs	r3, #0
 800137c:	777b      	strb	r3, [r7, #29]
	EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 800137e:	2302      	movs	r3, #2
 8001380:	77bb      	strb	r3, [r7, #30]
	LL_EXTI_Init(&EXTI_InitStruct);
 8001382:	f107 0318 	add.w	r3, r7, #24
 8001386:	4618      	mov	r0, r3
 8001388:	f000 fb10 	bl	80019ac <LL_EXTI_Init>

	/**/
	LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 800138c:	2200      	movs	r2, #0
 800138e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001392:	4818      	ldr	r0, [pc, #96]	@ (80013f4 <MX_GPIO_Init+0xcc>)
 8001394:	f7ff fcc1 	bl	8000d1a <LL_GPIO_SetPinPull>

	/**/
	LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 8001398:	2200      	movs	r2, #0
 800139a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800139e:	4815      	ldr	r0, [pc, #84]	@ (80013f4 <MX_GPIO_Init+0xcc>)
 80013a0:	f7ff fc7e 	bl	8000ca0 <LL_GPIO_SetPinMode>

	/**/
	GPIO_InitStruct.Pin = LD2_Pin;
 80013a4:	2320      	movs	r3, #32
 80013a6:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80013a8:	2301      	movs	r3, #1
 80013aa:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80013ac:	2300      	movs	r3, #0
 80013ae:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80013b0:	2300      	movs	r3, #0
 80013b2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80013b4:	2300      	movs	r3, #0
 80013b6:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80013b8:	463b      	mov	r3, r7
 80013ba:	4619      	mov	r1, r3
 80013bc:	480b      	ldr	r0, [pc, #44]	@ (80013ec <MX_GPIO_Init+0xc4>)
 80013be:	f000 fcbf 	bl	8001d40 <LL_GPIO_Init>

	/* EXTI interrupt init*/
	NVIC_SetPriority(EXTI15_10_IRQn,
 80013c2:	f7ff f8c1 	bl	8000548 <__NVIC_GetPriorityGrouping>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2200      	movs	r2, #0
 80013ca:	2100      	movs	r1, #0
 80013cc:	4618      	mov	r0, r3
 80013ce:	f7ff f911 	bl	80005f4 <NVIC_EncodePriority>
 80013d2:	4603      	mov	r3, r0
 80013d4:	4619      	mov	r1, r3
 80013d6:	2028      	movs	r0, #40	@ 0x28
 80013d8:	f7ff f8e2 	bl	80005a0 <__NVIC_SetPriority>
			NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 0));
	NVIC_EnableIRQ(EXTI15_10_IRQn);
 80013dc:	2028      	movs	r0, #40	@ 0x28
 80013de:	f7ff f8c1 	bl	8000564 <__NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 80013e2:	bf00      	nop
 80013e4:	3720      	adds	r7, #32
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	40020000 	.word	0x40020000
 80013f0:	00f00003 	.word	0x00f00003
 80013f4:	40020800 	.word	0x40020800

080013f8 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b083      	sub	sp, #12
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 8001400:	4b07      	ldr	r3, [pc, #28]	@ (8001420 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8001402:	695a      	ldr	r2, [r3, #20]
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	4013      	ands	r3, r2
 8001408:	687a      	ldr	r2, [r7, #4]
 800140a:	429a      	cmp	r2, r3
 800140c:	bf0c      	ite	eq
 800140e:	2301      	moveq	r3, #1
 8001410:	2300      	movne	r3, #0
 8001412:	b2db      	uxtb	r3, r3
}
 8001414:	4618      	mov	r0, r3
 8001416:	370c      	adds	r7, #12
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr
 8001420:	40013c00 	.word	0x40013c00

08001424 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 800142c:	4a04      	ldr	r2, [pc, #16]	@ (8001440 <LL_EXTI_ClearFlag_0_31+0x1c>)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	6153      	str	r3, [r2, #20]
}
 8001432:	bf00      	nop
 8001434:	370c      	adds	r7, #12
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	40013c00 	.word	0x40013c00

08001444 <LL_TIM_ClearFlag_CC1>:
  * @rmtoll SR           CC1IF         LL_TIM_ClearFlag_CC1
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx)
{
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	f06f 0202 	mvn.w	r2, #2
 8001452:	611a      	str	r2, [r3, #16]
}
 8001454:	bf00      	nop
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr

08001460 <LL_TIM_IsActiveFlag_CC1>:
  * @rmtoll SR           CC1IF         LL_TIM_IsActiveFlag_CC1
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(const TIM_TypeDef *TIMx)
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	691b      	ldr	r3, [r3, #16]
 800146c:	f003 0302 	and.w	r3, r3, #2
 8001470:	2b02      	cmp	r3, #2
 8001472:	d101      	bne.n	8001478 <LL_TIM_IsActiveFlag_CC1+0x18>
 8001474:	2301      	movs	r3, #1
 8001476:	e000      	b.n	800147a <LL_TIM_IsActiveFlag_CC1+0x1a>
 8001478:	2300      	movs	r3, #0
}
 800147a:	4618      	mov	r0, r3
 800147c:	370c      	adds	r7, #12
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr

08001486 <LL_TIM_ClearFlag_CC2>:
  * @rmtoll SR           CC2IF         LL_TIM_ClearFlag_CC2
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC2(TIM_TypeDef *TIMx)
{
 8001486:	b480      	push	{r7}
 8001488:	b083      	sub	sp, #12
 800148a:	af00      	add	r7, sp, #0
 800148c:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC2IF));
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	f06f 0204 	mvn.w	r2, #4
 8001494:	611a      	str	r2, [r3, #16]
}
 8001496:	bf00      	nop
 8001498:	370c      	adds	r7, #12
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr

080014a2 <LL_TIM_IsActiveFlag_CC2>:
  * @rmtoll SR           CC2IF         LL_TIM_IsActiveFlag_CC2
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2(const TIM_TypeDef *TIMx)
{
 80014a2:	b480      	push	{r7}
 80014a4:	b083      	sub	sp, #12
 80014a6:	af00      	add	r7, sp, #0
 80014a8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC2IF) == (TIM_SR_CC2IF)) ? 1UL : 0UL);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	691b      	ldr	r3, [r3, #16]
 80014ae:	f003 0304 	and.w	r3, r3, #4
 80014b2:	2b04      	cmp	r3, #4
 80014b4:	d101      	bne.n	80014ba <LL_TIM_IsActiveFlag_CC2+0x18>
 80014b6:	2301      	movs	r3, #1
 80014b8:	e000      	b.n	80014bc <LL_TIM_IsActiveFlag_CC2+0x1a>
 80014ba:	2300      	movs	r3, #0
}
 80014bc:	4618      	mov	r0, r3
 80014be:	370c      	adds	r7, #12
 80014c0:	46bd      	mov	sp, r7
 80014c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c6:	4770      	bx	lr

080014c8 <LL_TIM_ClearFlag_CC3>:
  * @rmtoll SR           CC3IF         LL_TIM_ClearFlag_CC3
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC3(TIM_TypeDef *TIMx)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC3IF));
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	f06f 0208 	mvn.w	r2, #8
 80014d6:	611a      	str	r2, [r3, #16]
}
 80014d8:	bf00      	nop
 80014da:	370c      	adds	r7, #12
 80014dc:	46bd      	mov	sp, r7
 80014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e2:	4770      	bx	lr

080014e4 <LL_TIM_IsActiveFlag_CC3>:
  * @rmtoll SR           CC3IF         LL_TIM_IsActiveFlag_CC3
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3(const TIM_TypeDef *TIMx)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b083      	sub	sp, #12
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC3IF) == (TIM_SR_CC3IF)) ? 1UL : 0UL);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	691b      	ldr	r3, [r3, #16]
 80014f0:	f003 0308 	and.w	r3, r3, #8
 80014f4:	2b08      	cmp	r3, #8
 80014f6:	d101      	bne.n	80014fc <LL_TIM_IsActiveFlag_CC3+0x18>
 80014f8:	2301      	movs	r3, #1
 80014fa:	e000      	b.n	80014fe <LL_TIM_IsActiveFlag_CC3+0x1a>
 80014fc:	2300      	movs	r3, #0
}
 80014fe:	4618      	mov	r0, r3
 8001500:	370c      	adds	r7, #12
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr

0800150a <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800150a:	b480      	push	{r7}
 800150c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 800150e:	bf00      	nop
 8001510:	e7fd      	b.n	800150e <NMI_Handler+0x4>

08001512 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001512:	b480      	push	{r7}
 8001514:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001516:	bf00      	nop
 8001518:	e7fd      	b.n	8001516 <HardFault_Handler+0x4>

0800151a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800151a:	b480      	push	{r7}
 800151c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800151e:	bf00      	nop
 8001520:	e7fd      	b.n	800151e <MemManage_Handler+0x4>

08001522 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001522:	b480      	push	{r7}
 8001524:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001526:	bf00      	nop
 8001528:	e7fd      	b.n	8001526 <BusFault_Handler+0x4>

0800152a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800152a:	b480      	push	{r7}
 800152c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800152e:	bf00      	nop
 8001530:	e7fd      	b.n	800152e <UsageFault_Handler+0x4>

08001532 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001532:	b480      	push	{r7}
 8001534:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001536:	bf00      	nop
 8001538:	46bd      	mov	sp, r7
 800153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153e:	4770      	bx	lr

08001540 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001544:	bf00      	nop
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr

0800154e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800154e:	b480      	push	{r7}
 8001550:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001552:	bf00      	nop
 8001554:	46bd      	mov	sp, r7
 8001556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155a:	4770      	bx	lr

0800155c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001560:	bf00      	nop
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr

0800156a <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 800156a:	b480      	push	{r7}
 800156c:	af00      	add	r7, sp, #0

  /* USER CODE END ADC_IRQn 0 */
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800156e:	bf00      	nop
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr

08001578 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	// Check for CC1IF
	if (LL_TIM_IsActiveFlag_CC1(TIM3)) {
 800157c:	4822      	ldr	r0, [pc, #136]	@ (8001608 <TIM3_IRQHandler+0x90>)
 800157e:	f7ff ff6f 	bl	8001460 <LL_TIM_IsActiveFlag_CC1>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d010      	beq.n	80015aa <TIM3_IRQHandler+0x32>
		LL_TIM_WriteReg(TIM3, CCR1, LL_TIM_ReadReg(TIM3,CCR1) + (INTERVAL3/scalingFactor));	// Update CCR1
 8001588:	4b1f      	ldr	r3, [pc, #124]	@ (8001608 <TIM3_IRQHandler+0x90>)
 800158a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800158c:	4a1f      	ldr	r2, [pc, #124]	@ (800160c <TIM3_IRQHandler+0x94>)
 800158e:	7812      	ldrb	r2, [r2, #0]
 8001590:	4611      	mov	r1, r2
 8001592:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001596:	fb92 f2f1 	sdiv	r2, r2, r1
 800159a:	4611      	mov	r1, r2
 800159c:	4a1a      	ldr	r2, [pc, #104]	@ (8001608 <TIM3_IRQHandler+0x90>)
 800159e:	440b      	add	r3, r1
 80015a0:	6353      	str	r3, [r2, #52]	@ 0x34
		LL_TIM_ClearFlag_CC1(TIM3);								// Clear CC1IF
 80015a2:	4819      	ldr	r0, [pc, #100]	@ (8001608 <TIM3_IRQHandler+0x90>)
 80015a4:	f7ff ff4e 	bl	8001444 <LL_TIM_ClearFlag_CC1>
	}
  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80015a8:	e02c      	b.n	8001604 <TIM3_IRQHandler+0x8c>
	} else if (LL_TIM_IsActiveFlag_CC2(TIM3)) {
 80015aa:	4817      	ldr	r0, [pc, #92]	@ (8001608 <TIM3_IRQHandler+0x90>)
 80015ac:	f7ff ff79 	bl	80014a2 <LL_TIM_IsActiveFlag_CC2>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d010      	beq.n	80015d8 <TIM3_IRQHandler+0x60>
		LL_TIM_WriteReg(TIM3, CCR2, LL_TIM_ReadReg(TIM3,CCR2) + (INTERVAL2/scalingFactor));	// Update CCR2
 80015b6:	4b14      	ldr	r3, [pc, #80]	@ (8001608 <TIM3_IRQHandler+0x90>)
 80015b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015ba:	4a14      	ldr	r2, [pc, #80]	@ (800160c <TIM3_IRQHandler+0x94>)
 80015bc:	7812      	ldrb	r2, [r2, #0]
 80015be:	4611      	mov	r1, r2
 80015c0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80015c4:	fb92 f2f1 	sdiv	r2, r2, r1
 80015c8:	4611      	mov	r1, r2
 80015ca:	4a0f      	ldr	r2, [pc, #60]	@ (8001608 <TIM3_IRQHandler+0x90>)
 80015cc:	440b      	add	r3, r1
 80015ce:	6393      	str	r3, [r2, #56]	@ 0x38
		LL_TIM_ClearFlag_CC2(TIM3);	// Clear CC2IF
 80015d0:	480d      	ldr	r0, [pc, #52]	@ (8001608 <TIM3_IRQHandler+0x90>)
 80015d2:	f7ff ff58 	bl	8001486 <LL_TIM_ClearFlag_CC2>
}
 80015d6:	e015      	b.n	8001604 <TIM3_IRQHandler+0x8c>
	} else if (LL_TIM_IsActiveFlag_CC3(TIM3)) {
 80015d8:	480b      	ldr	r0, [pc, #44]	@ (8001608 <TIM3_IRQHandler+0x90>)
 80015da:	f7ff ff83 	bl	80014e4 <LL_TIM_IsActiveFlag_CC3>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d00f      	beq.n	8001604 <TIM3_IRQHandler+0x8c>
		LL_TIM_WriteReg(TIM3, CCR3, LL_TIM_ReadReg(TIM3,CCR3) + (INTERVAL1/scalingFactor));	// Update CCR3
 80015e4:	4b08      	ldr	r3, [pc, #32]	@ (8001608 <TIM3_IRQHandler+0x90>)
 80015e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80015e8:	4a08      	ldr	r2, [pc, #32]	@ (800160c <TIM3_IRQHandler+0x94>)
 80015ea:	7812      	ldrb	r2, [r2, #0]
 80015ec:	4611      	mov	r1, r2
 80015ee:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80015f2:	fb92 f2f1 	sdiv	r2, r2, r1
 80015f6:	4611      	mov	r1, r2
 80015f8:	4a03      	ldr	r2, [pc, #12]	@ (8001608 <TIM3_IRQHandler+0x90>)
 80015fa:	440b      	add	r3, r1
 80015fc:	63d3      	str	r3, [r2, #60]	@ 0x3c
		LL_TIM_ClearFlag_CC3(TIM3);			// Clear CC3IF
 80015fe:	4802      	ldr	r0, [pc, #8]	@ (8001608 <TIM3_IRQHandler+0x90>)
 8001600:	f7ff ff62 	bl	80014c8 <LL_TIM_ClearFlag_CC3>
}
 8001604:	bf00      	nop
 8001606:	bd80      	pop	{r7, pc}
 8001608:	40000400 	.word	0x40000400
 800160c:	20000020 	.word	0x20000020

08001610 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
	if (LL_TIM_IsActiveFlag_CC2(TIM4)) {
 8001614:	480b      	ldr	r0, [pc, #44]	@ (8001644 <TIM4_IRQHandler+0x34>)
 8001616:	f7ff ff44 	bl	80014a2 <LL_TIM_IsActiveFlag_CC2>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d00e      	beq.n	800163e <TIM4_IRQHandler+0x2e>
		LL_TIM_WriteReg(TIM4, CCR2, LL_TIM_ReadReg(TIM4,CCR2) + 1000);	// Update CC2
 8001620:	4b08      	ldr	r3, [pc, #32]	@ (8001644 <TIM4_IRQHandler+0x34>)
 8001622:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001624:	4a07      	ldr	r2, [pc, #28]	@ (8001644 <TIM4_IRQHandler+0x34>)
 8001626:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800162a:	6393      	str	r3, [r2, #56]	@ 0x38
		LL_ADC_WriteReg(ADC1, CR2, LL_ADC_ReadReg(ADC1,CR2) | (1 << 30)); // Start conversion of ADC
 800162c:	4b06      	ldr	r3, [pc, #24]	@ (8001648 <TIM4_IRQHandler+0x38>)
 800162e:	689b      	ldr	r3, [r3, #8]
 8001630:	4a05      	ldr	r2, [pc, #20]	@ (8001648 <TIM4_IRQHandler+0x38>)
 8001632:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001636:	6093      	str	r3, [r2, #8]
		LL_TIM_ClearFlag_CC2(TIM4);								// Clear CC2IF
 8001638:	4802      	ldr	r0, [pc, #8]	@ (8001644 <TIM4_IRQHandler+0x34>)
 800163a:	f7ff ff24 	bl	8001486 <LL_TIM_ClearFlag_CC2>
	}
  /* USER CODE END TIM4_IRQn 0 */
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800163e:	bf00      	nop
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	40000800 	.word	0x40000800
 8001648:	40012000 	.word	0x40012000

0800164c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_13) != RESET)
 8001650:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001654:	f7ff fed0 	bl	80013f8 <LL_EXTI_IsActiveFlag_0_31>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d009      	beq.n	8001672 <EXTI15_10_IRQHandler+0x26>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_13);
 800165e:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001662:	f7ff fedf 	bl	8001424 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_13 */
		LL_GPIO_WriteReg(GPIOA, ODR, LL_GPIO_ReadReg(GPIOA,ODR) ^ (1<<5));// Toggle PA5
 8001666:	4b04      	ldr	r3, [pc, #16]	@ (8001678 <EXTI15_10_IRQHandler+0x2c>)
 8001668:	695b      	ldr	r3, [r3, #20]
 800166a:	4a03      	ldr	r2, [pc, #12]	@ (8001678 <EXTI15_10_IRQHandler+0x2c>)
 800166c:	f083 0320 	eor.w	r3, r3, #32
 8001670:	6153      	str	r3, [r2, #20]
    /* USER CODE END LL_EXTI_LINE_13 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001672:	bf00      	nop
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	40020000 	.word	0x40020000

0800167c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001680:	4b06      	ldr	r3, [pc, #24]	@ (800169c <SystemInit+0x20>)
 8001682:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001686:	4a05      	ldr	r2, [pc, #20]	@ (800169c <SystemInit+0x20>)
 8001688:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800168c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001690:	bf00      	nop
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	e000ed00 	.word	0xe000ed00

080016a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80016a0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80016d8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80016a4:	f7ff ffea 	bl	800167c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80016a8:	480c      	ldr	r0, [pc, #48]	@ (80016dc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80016aa:	490d      	ldr	r1, [pc, #52]	@ (80016e0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80016ac:	4a0d      	ldr	r2, [pc, #52]	@ (80016e4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80016ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016b0:	e002      	b.n	80016b8 <LoopCopyDataInit>

080016b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016b6:	3304      	adds	r3, #4

080016b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016bc:	d3f9      	bcc.n	80016b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016be:	4a0a      	ldr	r2, [pc, #40]	@ (80016e8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80016c0:	4c0a      	ldr	r4, [pc, #40]	@ (80016ec <LoopFillZerobss+0x22>)
  movs r3, #0
 80016c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016c4:	e001      	b.n	80016ca <LoopFillZerobss>

080016c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016c8:	3204      	adds	r2, #4

080016ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016cc:	d3fb      	bcc.n	80016c6 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80016ce:	f001 fab9 	bl	8002c44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016d2:	f7ff fb6f 	bl	8000db4 <main>
  bx  lr    
 80016d6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80016d8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80016dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016e0:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80016e4:	08002cdc 	.word	0x08002cdc
  ldr r2, =_sbss
 80016e8:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80016ec:	20000024 	.word	0x20000024

080016f0 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016f0:	e7fe      	b.n	80016f0 <DMA1_Stream0_IRQHandler>

080016f2 <LL_ADC_SetCommonClock>:
{
 80016f2:	b480      	push	{r7}
 80016f4:	b083      	sub	sp, #12
 80016f6:	af00      	add	r7, sp, #0
 80016f8:	6078      	str	r0, [r7, #4]
 80016fa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_ADCPRE, CommonClock);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	431a      	orrs	r2, r3
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	605a      	str	r2, [r3, #4]
}
 800170c:	bf00      	nop
 800170e:	370c      	adds	r7, #12
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr

08001718 <LL_ADC_REG_SetSequencerLength>:
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001726:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	431a      	orrs	r2, r3
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8001732:	bf00      	nop
 8001734:	370c      	adds	r7, #12
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr

0800173e <LL_ADC_IsEnabled>:
  * @rmtoll CR2      ADON           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800173e:	b480      	push	{r7}
 8001740:	b083      	sub	sp, #12
 8001742:	af00      	add	r7, sp, #0
 8001744:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	689b      	ldr	r3, [r3, #8]
 800174a:	f003 0301 	and.w	r3, r3, #1
 800174e:	2b01      	cmp	r3, #1
 8001750:	bf0c      	ite	eq
 8001752:	2301      	moveq	r3, #1
 8001754:	2300      	movne	r3, #0
 8001756:	b2db      	uxtb	r3, r3
}
 8001758:	4618      	mov	r0, r3
 800175a:	370c      	adds	r7, #12
 800175c:	46bd      	mov	sp, r7
 800175e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001762:	4770      	bx	lr

08001764 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b084      	sub	sp, #16
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
 800176c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800176e:	2300      	movs	r3, #0
 8001770:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to  */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 8001772:	480a      	ldr	r0, [pc, #40]	@ (800179c <LL_ADC_CommonInit+0x38>)
 8001774:	f7ff ffe3 	bl	800173e <LL_ADC_IsEnabled>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d106      	bne.n	800178c <LL_ADC_CommonInit+0x28>
                 ADC_CommonInitStruct->CommonClock
                 | LL_ADC_MULTI_INDEPENDENT
                );
    }
#else
    LL_ADC_SetCommonClock(ADCxy_COMMON, ADC_CommonInitStruct->CommonClock);
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4619      	mov	r1, r3
 8001784:	6878      	ldr	r0, [r7, #4]
 8001786:	f7ff ffb4 	bl	80016f2 <LL_ADC_SetCommonClock>
 800178a:	e001      	b.n	8001790 <LL_ADC_CommonInit+0x2c>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 800178c:	2301      	movs	r3, #1
 800178e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8001790:	7bfb      	ldrb	r3, [r7, #15]
}
 8001792:	4618      	mov	r0, r3
 8001794:	3710      	adds	r7, #16
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	40012000 	.word	0x40012000

080017a0 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b084      	sub	sp, #16
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 80017aa:	2300      	movs	r3, #0
 80017ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_SCAN_SELECTION(ADC_InitStruct->SequencersScanMode));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 80017ae:	6878      	ldr	r0, [r7, #4]
 80017b0:	f7ff ffc5 	bl	800173e <LL_ADC_IsEnabled>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d117      	bne.n	80017ea <LL_ADC_Init+0x4a>
  {
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    MODIFY_REG(ADCx->CR1,
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 80017c2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80017c6:	683a      	ldr	r2, [r7, #0]
 80017c8:	6811      	ldr	r1, [r2, #0]
 80017ca:	683a      	ldr	r2, [r7, #0]
 80017cc:	6892      	ldr	r2, [r2, #8]
 80017ce:	430a      	orrs	r2, r1
 80017d0:	431a      	orrs	r2, r3
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	605a      	str	r2, [r3, #4]
               ,
               ADC_InitStruct->Resolution
               | ADC_InitStruct->SequencersScanMode
              );

    MODIFY_REG(ADCx->CR2,
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	689b      	ldr	r3, [r3, #8]
 80017da:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	431a      	orrs	r2, r3
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	609a      	str	r2, [r3, #8]
 80017e8:	e001      	b.n	80017ee <LL_ADC_Init+0x4e>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 80017ea:	2301      	movs	r3, #1
 80017ec:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 80017ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	3710      	adds	r7, #16
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}

080017f8 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b084      	sub	sp, #16
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
 8001800:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8001802:	2300      	movs	r3, #0
 8001804:	73fb      	strb	r3, [r7, #15]
  assert_param((ADC_REG_InitStruct->ContinuousMode == LL_ADC_REG_CONV_SINGLE)
               || (ADC_REG_InitStruct->SequencerDiscont == LL_ADC_REG_SEQ_DISCONT_DISABLE));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 8001806:	6878      	ldr	r0, [r7, #4]
 8001808:	f7ff ff99 	bl	800173e <LL_ADC_IsEnabled>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d12b      	bne.n	800186a <LL_ADC_REG_Init+0x72>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /* Note: On this STM32 series, ADC trigger edge is set when starting      */
    /*       ADC conversion.                                                  */
    /*       Refer to function @ref LL_ADC_REG_StartConversionExtTrig().      */
    if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d009      	beq.n	800182e <LL_ADC_REG_Init+0x36>
    {
      MODIFY_REG(ADCx->CR1,
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	f423 4268 	bic.w	r2, r3, #59392	@ 0xe800
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	689b      	ldr	r3, [r3, #8]
 8001826:	431a      	orrs	r2, r3
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	605a      	str	r2, [r3, #4]
 800182c:	e005      	b.n	800183a <LL_ADC_REG_Init+0x42>
                 ADC_REG_InitStruct->SequencerDiscont
                );
    }
    else
    {
      MODIFY_REG(ADCx->CR1,
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	f423 4268 	bic.w	r2, r3, #59392	@ 0xe800
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	605a      	str	r2, [r3, #4]
                 ,
                 LL_ADC_REG_SEQ_DISCONT_DISABLE
                );
    }

    MODIFY_REG(ADCx->CR2,
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	689a      	ldr	r2, [r3, #8]
 800183e:	4b0e      	ldr	r3, [pc, #56]	@ (8001878 <LL_ADC_REG_Init+0x80>)
 8001840:	4013      	ands	r3, r2
 8001842:	683a      	ldr	r2, [r7, #0]
 8001844:	6812      	ldr	r2, [r2, #0]
 8001846:	f002 6170 	and.w	r1, r2, #251658240	@ 0xf000000
 800184a:	683a      	ldr	r2, [r7, #0]
 800184c:	68d2      	ldr	r2, [r2, #12]
 800184e:	4311      	orrs	r1, r2
 8001850:	683a      	ldr	r2, [r7, #0]
 8001852:	6912      	ldr	r2, [r2, #16]
 8001854:	430a      	orrs	r2, r1
 8001856:	431a      	orrs	r2, r3
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	609a      	str	r2, [r3, #8]
    /* Note: If ADC instance feature scan mode is disabled                    */
    /*       (refer to  ADC instance initialization structure                 */
    /*       parameter @ref SequencersScanMode                                */
    /*       or function @ref LL_ADC_SetSequencersScanMode() ),               */
    /*       this parameter is discarded.                                     */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	4619      	mov	r1, r3
 8001862:	6878      	ldr	r0, [r7, #4]
 8001864:	f7ff ff58 	bl	8001718 <LL_ADC_REG_SetSequencerLength>
 8001868:	e001      	b.n	800186e <LL_ADC_REG_Init+0x76>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 800186a:	2301      	movs	r3, #1
 800186c:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800186e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001870:	4618      	mov	r0, r3
 8001872:	3710      	adds	r7, #16
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	c0fffcfd 	.word	0xc0fffcfd

0800187c <LL_EXTI_EnableIT_0_31>:
{
 800187c:	b480      	push	{r7}
 800187e:	b083      	sub	sp, #12
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8001884:	4b05      	ldr	r3, [pc, #20]	@ (800189c <LL_EXTI_EnableIT_0_31+0x20>)
 8001886:	681a      	ldr	r2, [r3, #0]
 8001888:	4904      	ldr	r1, [pc, #16]	@ (800189c <LL_EXTI_EnableIT_0_31+0x20>)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	4313      	orrs	r3, r2
 800188e:	600b      	str	r3, [r1, #0]
}
 8001890:	bf00      	nop
 8001892:	370c      	adds	r7, #12
 8001894:	46bd      	mov	sp, r7
 8001896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189a:	4770      	bx	lr
 800189c:	40013c00 	.word	0x40013c00

080018a0 <LL_EXTI_DisableIT_0_31>:
{
 80018a0:	b480      	push	{r7}
 80018a2:	b083      	sub	sp, #12
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 80018a8:	4b06      	ldr	r3, [pc, #24]	@ (80018c4 <LL_EXTI_DisableIT_0_31+0x24>)
 80018aa:	681a      	ldr	r2, [r3, #0]
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	43db      	mvns	r3, r3
 80018b0:	4904      	ldr	r1, [pc, #16]	@ (80018c4 <LL_EXTI_DisableIT_0_31+0x24>)
 80018b2:	4013      	ands	r3, r2
 80018b4:	600b      	str	r3, [r1, #0]
}
 80018b6:	bf00      	nop
 80018b8:	370c      	adds	r7, #12
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr
 80018c2:	bf00      	nop
 80018c4:	40013c00 	.word	0x40013c00

080018c8 <LL_EXTI_EnableEvent_0_31>:
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 80018d0:	4b05      	ldr	r3, [pc, #20]	@ (80018e8 <LL_EXTI_EnableEvent_0_31+0x20>)
 80018d2:	685a      	ldr	r2, [r3, #4]
 80018d4:	4904      	ldr	r1, [pc, #16]	@ (80018e8 <LL_EXTI_EnableEvent_0_31+0x20>)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	4313      	orrs	r3, r2
 80018da:	604b      	str	r3, [r1, #4]
}
 80018dc:	bf00      	nop
 80018de:	370c      	adds	r7, #12
 80018e0:	46bd      	mov	sp, r7
 80018e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e6:	4770      	bx	lr
 80018e8:	40013c00 	.word	0x40013c00

080018ec <LL_EXTI_DisableEvent_0_31>:
{
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 80018f4:	4b06      	ldr	r3, [pc, #24]	@ (8001910 <LL_EXTI_DisableEvent_0_31+0x24>)
 80018f6:	685a      	ldr	r2, [r3, #4]
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	43db      	mvns	r3, r3
 80018fc:	4904      	ldr	r1, [pc, #16]	@ (8001910 <LL_EXTI_DisableEvent_0_31+0x24>)
 80018fe:	4013      	ands	r3, r2
 8001900:	604b      	str	r3, [r1, #4]
}
 8001902:	bf00      	nop
 8001904:	370c      	adds	r7, #12
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr
 800190e:	bf00      	nop
 8001910:	40013c00 	.word	0x40013c00

08001914 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 800191c:	4b05      	ldr	r3, [pc, #20]	@ (8001934 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800191e:	689a      	ldr	r2, [r3, #8]
 8001920:	4904      	ldr	r1, [pc, #16]	@ (8001934 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	4313      	orrs	r3, r2
 8001926:	608b      	str	r3, [r1, #8]
}
 8001928:	bf00      	nop
 800192a:	370c      	adds	r7, #12
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr
 8001934:	40013c00 	.word	0x40013c00

08001938 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8001940:	4b06      	ldr	r3, [pc, #24]	@ (800195c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8001942:	689a      	ldr	r2, [r3, #8]
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	43db      	mvns	r3, r3
 8001948:	4904      	ldr	r1, [pc, #16]	@ (800195c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800194a:	4013      	ands	r3, r2
 800194c:	608b      	str	r3, [r1, #8]
}
 800194e:	bf00      	nop
 8001950:	370c      	adds	r7, #12
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	40013c00 	.word	0x40013c00

08001960 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8001968:	4b05      	ldr	r3, [pc, #20]	@ (8001980 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800196a:	68da      	ldr	r2, [r3, #12]
 800196c:	4904      	ldr	r1, [pc, #16]	@ (8001980 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	4313      	orrs	r3, r2
 8001972:	60cb      	str	r3, [r1, #12]
}
 8001974:	bf00      	nop
 8001976:	370c      	adds	r7, #12
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr
 8001980:	40013c00 	.word	0x40013c00

08001984 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 800198c:	4b06      	ldr	r3, [pc, #24]	@ (80019a8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800198e:	68da      	ldr	r2, [r3, #12]
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	43db      	mvns	r3, r3
 8001994:	4904      	ldr	r1, [pc, #16]	@ (80019a8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8001996:	4013      	ands	r3, r2
 8001998:	60cb      	str	r3, [r1, #12]
}
 800199a:	bf00      	nop
 800199c:	370c      	adds	r7, #12
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr
 80019a6:	bf00      	nop
 80019a8:	40013c00 	.word	0x40013c00

080019ac <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b084      	sub	sp, #16
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 80019b4:	2300      	movs	r3, #0
 80019b6:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	791b      	ldrb	r3, [r3, #4]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d065      	beq.n	8001a8c <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d06b      	beq.n	8001aa0 <LL_EXTI_Init+0xf4>
    {
      switch (EXTI_InitStruct->Mode)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	795b      	ldrb	r3, [r3, #5]
 80019cc:	2b02      	cmp	r3, #2
 80019ce:	d01c      	beq.n	8001a0a <LL_EXTI_Init+0x5e>
 80019d0:	2b02      	cmp	r3, #2
 80019d2:	dc25      	bgt.n	8001a20 <LL_EXTI_Init+0x74>
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d002      	beq.n	80019de <LL_EXTI_Init+0x32>
 80019d8:	2b01      	cmp	r3, #1
 80019da:	d00b      	beq.n	80019f4 <LL_EXTI_Init+0x48>
 80019dc:	e020      	b.n	8001a20 <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4618      	mov	r0, r3
 80019e4:	f7ff ff82 	bl	80018ec <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4618      	mov	r0, r3
 80019ee:	f7ff ff45 	bl	800187c <LL_EXTI_EnableIT_0_31>
          break;
 80019f2:	e018      	b.n	8001a26 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4618      	mov	r0, r3
 80019fa:	f7ff ff51 	bl	80018a0 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4618      	mov	r0, r3
 8001a04:	f7ff ff60 	bl	80018c8 <LL_EXTI_EnableEvent_0_31>
          break;
 8001a08:	e00d      	b.n	8001a26 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f7ff ff34 	bl	800187c <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f7ff ff55 	bl	80018c8 <LL_EXTI_EnableEvent_0_31>
          break;
 8001a1e:	e002      	b.n	8001a26 <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 8001a20:	2301      	movs	r3, #1
 8001a22:	73fb      	strb	r3, [r7, #15]
          break;
 8001a24:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	799b      	ldrb	r3, [r3, #6]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d038      	beq.n	8001aa0 <LL_EXTI_Init+0xf4>
      {
        switch (EXTI_InitStruct->Trigger)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	799b      	ldrb	r3, [r3, #6]
 8001a32:	2b03      	cmp	r3, #3
 8001a34:	d01c      	beq.n	8001a70 <LL_EXTI_Init+0xc4>
 8001a36:	2b03      	cmp	r3, #3
 8001a38:	dc25      	bgt.n	8001a86 <LL_EXTI_Init+0xda>
 8001a3a:	2b01      	cmp	r3, #1
 8001a3c:	d002      	beq.n	8001a44 <LL_EXTI_Init+0x98>
 8001a3e:	2b02      	cmp	r3, #2
 8001a40:	d00b      	beq.n	8001a5a <LL_EXTI_Init+0xae>
 8001a42:	e020      	b.n	8001a86 <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7ff ff9b 	bl	8001984 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4618      	mov	r0, r3
 8001a54:	f7ff ff5e 	bl	8001914 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8001a58:	e022      	b.n	8001aa0 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f7ff ff6a 	bl	8001938 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f7ff ff79 	bl	8001960 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8001a6e:	e017      	b.n	8001aa0 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7ff ff4d 	bl	8001914 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f7ff ff6e 	bl	8001960 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8001a84:	e00c      	b.n	8001aa0 <LL_EXTI_Init+0xf4>
          default:
            status = ERROR;
 8001a86:	2301      	movs	r3, #1
 8001a88:	73fb      	strb	r3, [r7, #15]
            break;
 8001a8a:	e009      	b.n	8001aa0 <LL_EXTI_Init+0xf4>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4618      	mov	r0, r3
 8001a92:	f7ff ff05 	bl	80018a0 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f7ff ff26 	bl	80018ec <LL_EXTI_DisableEvent_0_31>
  }
  return status;
 8001aa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3710      	adds	r7, #16
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}

08001aaa <LL_GPIO_SetPinMode>:
{
 8001aaa:	b480      	push	{r7}
 8001aac:	b08b      	sub	sp, #44	@ 0x2c
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	60f8      	str	r0, [r7, #12]
 8001ab2:	60b9      	str	r1, [r7, #8]
 8001ab4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	681a      	ldr	r2, [r3, #0]
 8001aba:	68bb      	ldr	r3, [r7, #8]
 8001abc:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001abe:	697b      	ldr	r3, [r7, #20]
 8001ac0:	fa93 f3a3 	rbit	r3, r3
 8001ac4:	613b      	str	r3, [r7, #16]
  return result;
 8001ac6:	693b      	ldr	r3, [r7, #16]
 8001ac8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001aca:	69bb      	ldr	r3, [r7, #24]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d101      	bne.n	8001ad4 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8001ad0:	2320      	movs	r3, #32
 8001ad2:	e003      	b.n	8001adc <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8001ad4:	69bb      	ldr	r3, [r7, #24]
 8001ad6:	fab3 f383 	clz	r3, r3
 8001ada:	b2db      	uxtb	r3, r3
 8001adc:	005b      	lsls	r3, r3, #1
 8001ade:	2103      	movs	r1, #3
 8001ae0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ae4:	43db      	mvns	r3, r3
 8001ae6:	401a      	ands	r2, r3
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aec:	6a3b      	ldr	r3, [r7, #32]
 8001aee:	fa93 f3a3 	rbit	r3, r3
 8001af2:	61fb      	str	r3, [r7, #28]
  return result;
 8001af4:	69fb      	ldr	r3, [r7, #28]
 8001af6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d101      	bne.n	8001b02 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8001afe:	2320      	movs	r3, #32
 8001b00:	e003      	b.n	8001b0a <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8001b02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b04:	fab3 f383 	clz	r3, r3
 8001b08:	b2db      	uxtb	r3, r3
 8001b0a:	005b      	lsls	r3, r3, #1
 8001b0c:	6879      	ldr	r1, [r7, #4]
 8001b0e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b12:	431a      	orrs	r2, r3
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	601a      	str	r2, [r3, #0]
}
 8001b18:	bf00      	nop
 8001b1a:	372c      	adds	r7, #44	@ 0x2c
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr

08001b24 <LL_GPIO_SetPinOutputType>:
{
 8001b24:	b480      	push	{r7}
 8001b26:	b085      	sub	sp, #20
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	60f8      	str	r0, [r7, #12]
 8001b2c:	60b9      	str	r1, [r7, #8]
 8001b2e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	685a      	ldr	r2, [r3, #4]
 8001b34:	68bb      	ldr	r3, [r7, #8]
 8001b36:	43db      	mvns	r3, r3
 8001b38:	401a      	ands	r2, r3
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	6879      	ldr	r1, [r7, #4]
 8001b3e:	fb01 f303 	mul.w	r3, r1, r3
 8001b42:	431a      	orrs	r2, r3
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	605a      	str	r2, [r3, #4]
}
 8001b48:	bf00      	nop
 8001b4a:	3714      	adds	r7, #20
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr

08001b54 <LL_GPIO_SetPinSpeed>:
{
 8001b54:	b480      	push	{r7}
 8001b56:	b08b      	sub	sp, #44	@ 0x2c
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	60f8      	str	r0, [r7, #12]
 8001b5c:	60b9      	str	r1, [r7, #8]
 8001b5e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	689a      	ldr	r2, [r3, #8]
 8001b64:	68bb      	ldr	r3, [r7, #8]
 8001b66:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	fa93 f3a3 	rbit	r3, r3
 8001b6e:	613b      	str	r3, [r7, #16]
  return result;
 8001b70:	693b      	ldr	r3, [r7, #16]
 8001b72:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001b74:	69bb      	ldr	r3, [r7, #24]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d101      	bne.n	8001b7e <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8001b7a:	2320      	movs	r3, #32
 8001b7c:	e003      	b.n	8001b86 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8001b7e:	69bb      	ldr	r3, [r7, #24]
 8001b80:	fab3 f383 	clz	r3, r3
 8001b84:	b2db      	uxtb	r3, r3
 8001b86:	005b      	lsls	r3, r3, #1
 8001b88:	2103      	movs	r1, #3
 8001b8a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b8e:	43db      	mvns	r3, r3
 8001b90:	401a      	ands	r2, r3
 8001b92:	68bb      	ldr	r3, [r7, #8]
 8001b94:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b96:	6a3b      	ldr	r3, [r7, #32]
 8001b98:	fa93 f3a3 	rbit	r3, r3
 8001b9c:	61fb      	str	r3, [r7, #28]
  return result;
 8001b9e:	69fb      	ldr	r3, [r7, #28]
 8001ba0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d101      	bne.n	8001bac <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8001ba8:	2320      	movs	r3, #32
 8001baa:	e003      	b.n	8001bb4 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8001bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bae:	fab3 f383 	clz	r3, r3
 8001bb2:	b2db      	uxtb	r3, r3
 8001bb4:	005b      	lsls	r3, r3, #1
 8001bb6:	6879      	ldr	r1, [r7, #4]
 8001bb8:	fa01 f303 	lsl.w	r3, r1, r3
 8001bbc:	431a      	orrs	r2, r3
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	609a      	str	r2, [r3, #8]
}
 8001bc2:	bf00      	nop
 8001bc4:	372c      	adds	r7, #44	@ 0x2c
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr

08001bce <LL_GPIO_SetPinPull>:
{
 8001bce:	b480      	push	{r7}
 8001bd0:	b08b      	sub	sp, #44	@ 0x2c
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	60f8      	str	r0, [r7, #12]
 8001bd6:	60b9      	str	r1, [r7, #8]
 8001bd8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	68da      	ldr	r2, [r3, #12]
 8001bde:	68bb      	ldr	r3, [r7, #8]
 8001be0:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	fa93 f3a3 	rbit	r3, r3
 8001be8:	613b      	str	r3, [r7, #16]
  return result;
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001bee:	69bb      	ldr	r3, [r7, #24]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d101      	bne.n	8001bf8 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8001bf4:	2320      	movs	r3, #32
 8001bf6:	e003      	b.n	8001c00 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8001bf8:	69bb      	ldr	r3, [r7, #24]
 8001bfa:	fab3 f383 	clz	r3, r3
 8001bfe:	b2db      	uxtb	r3, r3
 8001c00:	005b      	lsls	r3, r3, #1
 8001c02:	2103      	movs	r1, #3
 8001c04:	fa01 f303 	lsl.w	r3, r1, r3
 8001c08:	43db      	mvns	r3, r3
 8001c0a:	401a      	ands	r2, r3
 8001c0c:	68bb      	ldr	r3, [r7, #8]
 8001c0e:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c10:	6a3b      	ldr	r3, [r7, #32]
 8001c12:	fa93 f3a3 	rbit	r3, r3
 8001c16:	61fb      	str	r3, [r7, #28]
  return result;
 8001c18:	69fb      	ldr	r3, [r7, #28]
 8001c1a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d101      	bne.n	8001c26 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8001c22:	2320      	movs	r3, #32
 8001c24:	e003      	b.n	8001c2e <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8001c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c28:	fab3 f383 	clz	r3, r3
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	005b      	lsls	r3, r3, #1
 8001c30:	6879      	ldr	r1, [r7, #4]
 8001c32:	fa01 f303 	lsl.w	r3, r1, r3
 8001c36:	431a      	orrs	r2, r3
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	60da      	str	r2, [r3, #12]
}
 8001c3c:	bf00      	nop
 8001c3e:	372c      	adds	r7, #44	@ 0x2c
 8001c40:	46bd      	mov	sp, r7
 8001c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c46:	4770      	bx	lr

08001c48 <LL_GPIO_SetAFPin_0_7>:
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b08b      	sub	sp, #44	@ 0x2c
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	60f8      	str	r0, [r7, #12]
 8001c50:	60b9      	str	r1, [r7, #8]
 8001c52:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	6a1a      	ldr	r2, [r3, #32]
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c5c:	697b      	ldr	r3, [r7, #20]
 8001c5e:	fa93 f3a3 	rbit	r3, r3
 8001c62:	613b      	str	r3, [r7, #16]
  return result;
 8001c64:	693b      	ldr	r3, [r7, #16]
 8001c66:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001c68:	69bb      	ldr	r3, [r7, #24]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d101      	bne.n	8001c72 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8001c6e:	2320      	movs	r3, #32
 8001c70:	e003      	b.n	8001c7a <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8001c72:	69bb      	ldr	r3, [r7, #24]
 8001c74:	fab3 f383 	clz	r3, r3
 8001c78:	b2db      	uxtb	r3, r3
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	210f      	movs	r1, #15
 8001c7e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c82:	43db      	mvns	r3, r3
 8001c84:	401a      	ands	r2, r3
 8001c86:	68bb      	ldr	r3, [r7, #8]
 8001c88:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c8a:	6a3b      	ldr	r3, [r7, #32]
 8001c8c:	fa93 f3a3 	rbit	r3, r3
 8001c90:	61fb      	str	r3, [r7, #28]
  return result;
 8001c92:	69fb      	ldr	r3, [r7, #28]
 8001c94:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d101      	bne.n	8001ca0 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8001c9c:	2320      	movs	r3, #32
 8001c9e:	e003      	b.n	8001ca8 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8001ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ca2:	fab3 f383 	clz	r3, r3
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	009b      	lsls	r3, r3, #2
 8001caa:	6879      	ldr	r1, [r7, #4]
 8001cac:	fa01 f303 	lsl.w	r3, r1, r3
 8001cb0:	431a      	orrs	r2, r3
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	621a      	str	r2, [r3, #32]
}
 8001cb6:	bf00      	nop
 8001cb8:	372c      	adds	r7, #44	@ 0x2c
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc0:	4770      	bx	lr

08001cc2 <LL_GPIO_SetAFPin_8_15>:
{
 8001cc2:	b480      	push	{r7}
 8001cc4:	b08b      	sub	sp, #44	@ 0x2c
 8001cc6:	af00      	add	r7, sp, #0
 8001cc8:	60f8      	str	r0, [r7, #12]
 8001cca:	60b9      	str	r1, [r7, #8]
 8001ccc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001cd2:	68bb      	ldr	r3, [r7, #8]
 8001cd4:	0a1b      	lsrs	r3, r3, #8
 8001cd6:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	fa93 f3a3 	rbit	r3, r3
 8001cde:	613b      	str	r3, [r7, #16]
  return result;
 8001ce0:	693b      	ldr	r3, [r7, #16]
 8001ce2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001ce4:	69bb      	ldr	r3, [r7, #24]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d101      	bne.n	8001cee <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8001cea:	2320      	movs	r3, #32
 8001cec:	e003      	b.n	8001cf6 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8001cee:	69bb      	ldr	r3, [r7, #24]
 8001cf0:	fab3 f383 	clz	r3, r3
 8001cf4:	b2db      	uxtb	r3, r3
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	210f      	movs	r1, #15
 8001cfa:	fa01 f303 	lsl.w	r3, r1, r3
 8001cfe:	43db      	mvns	r3, r3
 8001d00:	401a      	ands	r2, r3
 8001d02:	68bb      	ldr	r3, [r7, #8]
 8001d04:	0a1b      	lsrs	r3, r3, #8
 8001d06:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d08:	6a3b      	ldr	r3, [r7, #32]
 8001d0a:	fa93 f3a3 	rbit	r3, r3
 8001d0e:	61fb      	str	r3, [r7, #28]
  return result;
 8001d10:	69fb      	ldr	r3, [r7, #28]
 8001d12:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d101      	bne.n	8001d1e <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8001d1a:	2320      	movs	r3, #32
 8001d1c:	e003      	b.n	8001d26 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8001d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d20:	fab3 f383 	clz	r3, r3
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	009b      	lsls	r3, r3, #2
 8001d28:	6879      	ldr	r1, [r7, #4]
 8001d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d2e:	431a      	orrs	r2, r3
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001d34:	bf00      	nop
 8001d36:	372c      	adds	r7, #44	@ 0x2c
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3e:	4770      	bx	lr

08001d40 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b08a      	sub	sp, #40	@ 0x28
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
 8001d48:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d58:	69bb      	ldr	r3, [r7, #24]
 8001d5a:	fa93 f3a3 	rbit	r3, r3
 8001d5e:	617b      	str	r3, [r7, #20]
  return result;
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8001d64:	69fb      	ldr	r3, [r7, #28]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d101      	bne.n	8001d6e <LL_GPIO_Init+0x2e>
    return 32U;
 8001d6a:	2320      	movs	r3, #32
 8001d6c:	e003      	b.n	8001d76 <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 8001d6e:	69fb      	ldr	r3, [r7, #28]
 8001d70:	fab3 f383 	clz	r3, r3
 8001d74:	b2db      	uxtb	r3, r3
 8001d76:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001d78:	e057      	b.n	8001e2a <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	681a      	ldr	r2, [r3, #0]
 8001d7e:	2101      	movs	r1, #1
 8001d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d82:	fa01 f303 	lsl.w	r3, r1, r3
 8001d86:	4013      	ands	r3, r2
 8001d88:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 8001d8a:	6a3b      	ldr	r3, [r7, #32]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d049      	beq.n	8001e24 <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	d003      	beq.n	8001da0 <LL_GPIO_Init+0x60>
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	2b02      	cmp	r3, #2
 8001d9e:	d10d      	bne.n	8001dbc <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	461a      	mov	r2, r3
 8001da6:	6a39      	ldr	r1, [r7, #32]
 8001da8:	6878      	ldr	r0, [r7, #4]
 8001daa:	f7ff fed3 	bl	8001b54 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	68db      	ldr	r3, [r3, #12]
 8001db2:	461a      	mov	r2, r3
 8001db4:	6a39      	ldr	r1, [r7, #32]
 8001db6:	6878      	ldr	r0, [r7, #4]
 8001db8:	f7ff feb4 	bl	8001b24 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	691b      	ldr	r3, [r3, #16]
 8001dc0:	461a      	mov	r2, r3
 8001dc2:	6a39      	ldr	r1, [r7, #32]
 8001dc4:	6878      	ldr	r0, [r7, #4]
 8001dc6:	f7ff ff02 	bl	8001bce <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	2b02      	cmp	r3, #2
 8001dd0:	d121      	bne.n	8001e16 <LL_GPIO_Init+0xd6>
 8001dd2:	6a3b      	ldr	r3, [r7, #32]
 8001dd4:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	fa93 f3a3 	rbit	r3, r3
 8001ddc:	60bb      	str	r3, [r7, #8]
  return result;
 8001dde:	68bb      	ldr	r3, [r7, #8]
 8001de0:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 8001de2:	693b      	ldr	r3, [r7, #16]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d101      	bne.n	8001dec <LL_GPIO_Init+0xac>
    return 32U;
 8001de8:	2320      	movs	r3, #32
 8001dea:	e003      	b.n	8001df4 <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 8001dec:	693b      	ldr	r3, [r7, #16]
 8001dee:	fab3 f383 	clz	r3, r3
 8001df2:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8001df4:	2b07      	cmp	r3, #7
 8001df6:	d807      	bhi.n	8001e08 <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	695b      	ldr	r3, [r3, #20]
 8001dfc:	461a      	mov	r2, r3
 8001dfe:	6a39      	ldr	r1, [r7, #32]
 8001e00:	6878      	ldr	r0, [r7, #4]
 8001e02:	f7ff ff21 	bl	8001c48 <LL_GPIO_SetAFPin_0_7>
 8001e06:	e006      	b.n	8001e16 <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	695b      	ldr	r3, [r3, #20]
 8001e0c:	461a      	mov	r2, r3
 8001e0e:	6a39      	ldr	r1, [r7, #32]
 8001e10:	6878      	ldr	r0, [r7, #4]
 8001e12:	f7ff ff56 	bl	8001cc2 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	461a      	mov	r2, r3
 8001e1c:	6a39      	ldr	r1, [r7, #32]
 8001e1e:	6878      	ldr	r0, [r7, #4]
 8001e20:	f7ff fe43 	bl	8001aaa <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8001e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e26:	3301      	adds	r3, #1
 8001e28:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e30:	fa22 f303 	lsr.w	r3, r2, r3
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d1a0      	bne.n	8001d7a <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 8001e38:	2300      	movs	r3, #0
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	3728      	adds	r7, #40	@ 0x28
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
	...

08001e44 <LL_RCC_GetSysClkSource>:
{
 8001e44:	b480      	push	{r7}
 8001e46:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001e48:	4b04      	ldr	r3, [pc, #16]	@ (8001e5c <LL_RCC_GetSysClkSource+0x18>)
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	f003 030c 	and.w	r3, r3, #12
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr
 8001e5a:	bf00      	nop
 8001e5c:	40023800 	.word	0x40023800

08001e60 <LL_RCC_GetAHBPrescaler>:
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001e64:	4b04      	ldr	r3, [pc, #16]	@ (8001e78 <LL_RCC_GetAHBPrescaler+0x18>)
 8001e66:	689b      	ldr	r3, [r3, #8]
 8001e68:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr
 8001e76:	bf00      	nop
 8001e78:	40023800 	.word	0x40023800

08001e7c <LL_RCC_GetAPB1Prescaler>:
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001e80:	4b04      	ldr	r3, [pc, #16]	@ (8001e94 <LL_RCC_GetAPB1Prescaler+0x18>)
 8001e82:	689b      	ldr	r3, [r3, #8]
 8001e84:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr
 8001e92:	bf00      	nop
 8001e94:	40023800 	.word	0x40023800

08001e98 <LL_RCC_GetAPB2Prescaler>:
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001e9c:	4b04      	ldr	r3, [pc, #16]	@ (8001eb0 <LL_RCC_GetAPB2Prescaler+0x18>)
 8001e9e:	689b      	ldr	r3, [r3, #8]
 8001ea0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
 8001eae:	bf00      	nop
 8001eb0:	40023800 	.word	0x40023800

08001eb4 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001eb8:	4b04      	ldr	r3, [pc, #16]	@ (8001ecc <LL_RCC_PLL_GetMainSource+0x18>)
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr
 8001eca:	bf00      	nop
 8001ecc:	40023800 	.word	0x40023800

08001ed0 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001ed4:	4b04      	ldr	r3, [pc, #16]	@ (8001ee8 <LL_RCC_PLL_GetN+0x18>)
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	099b      	lsrs	r3, r3, #6
 8001eda:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr
 8001ee8:	40023800 	.word	0x40023800

08001eec <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8001ef0:	4b04      	ldr	r3, [pc, #16]	@ (8001f04 <LL_RCC_PLL_GetP+0x18>)
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	40023800 	.word	0x40023800

08001f08 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001f0c:	4b04      	ldr	r3, [pc, #16]	@ (8001f20 <LL_RCC_PLL_GetDivider+0x18>)
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
 8001f1e:	bf00      	nop
 8001f20:	40023800 	.word	0x40023800

08001f24 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b082      	sub	sp, #8
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8001f2c:	f000 f820 	bl	8001f70 <RCC_GetSystemClockFreq>
 8001f30:	4602      	mov	r2, r0
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f000 f840 	bl	8001fc0 <RCC_GetHCLKClockFreq>
 8001f40:	4602      	mov	r2, r0
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f000 f84e 	bl	8001fec <RCC_GetPCLK1ClockFreq>
 8001f50:	4602      	mov	r2, r0
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f000 f85a 	bl	8002014 <RCC_GetPCLK2ClockFreq>
 8001f60:	4602      	mov	r2, r0
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	60da      	str	r2, [r3, #12]
}
 8001f66:	bf00      	nop
 8001f68:	3708      	adds	r7, #8
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
	...

08001f70 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b082      	sub	sp, #8
 8001f74:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8001f76:	2300      	movs	r3, #0
 8001f78:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8001f7a:	f7ff ff63 	bl	8001e44 <LL_RCC_GetSysClkSource>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b08      	cmp	r3, #8
 8001f82:	d00c      	beq.n	8001f9e <RCC_GetSystemClockFreq+0x2e>
 8001f84:	2b08      	cmp	r3, #8
 8001f86:	d80f      	bhi.n	8001fa8 <RCC_GetSystemClockFreq+0x38>
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d002      	beq.n	8001f92 <RCC_GetSystemClockFreq+0x22>
 8001f8c:	2b04      	cmp	r3, #4
 8001f8e:	d003      	beq.n	8001f98 <RCC_GetSystemClockFreq+0x28>
 8001f90:	e00a      	b.n	8001fa8 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8001f92:	4b09      	ldr	r3, [pc, #36]	@ (8001fb8 <RCC_GetSystemClockFreq+0x48>)
 8001f94:	607b      	str	r3, [r7, #4]
      break;
 8001f96:	e00a      	b.n	8001fae <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8001f98:	4b08      	ldr	r3, [pc, #32]	@ (8001fbc <RCC_GetSystemClockFreq+0x4c>)
 8001f9a:	607b      	str	r3, [r7, #4]
      break;
 8001f9c:	e007      	b.n	8001fae <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8001f9e:	2008      	movs	r0, #8
 8001fa0:	f000 f84c 	bl	800203c <RCC_PLL_GetFreqDomain_SYS>
 8001fa4:	6078      	str	r0, [r7, #4]
      break;
 8001fa6:	e002      	b.n	8001fae <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8001fa8:	4b03      	ldr	r3, [pc, #12]	@ (8001fb8 <RCC_GetSystemClockFreq+0x48>)
 8001faa:	607b      	str	r3, [r7, #4]
      break;
 8001fac:	bf00      	nop
  }

  return frequency;
 8001fae:	687b      	ldr	r3, [r7, #4]
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	3708      	adds	r7, #8
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	00f42400 	.word	0x00f42400
 8001fbc:	007a1200 	.word	0x007a1200

08001fc0 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8001fc8:	f7ff ff4a 	bl	8001e60 <LL_RCC_GetAHBPrescaler>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	091b      	lsrs	r3, r3, #4
 8001fd0:	f003 030f 	and.w	r3, r3, #15
 8001fd4:	4a04      	ldr	r2, [pc, #16]	@ (8001fe8 <RCC_GetHCLKClockFreq+0x28>)
 8001fd6:	5cd3      	ldrb	r3, [r2, r3]
 8001fd8:	461a      	mov	r2, r3
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	40d3      	lsrs	r3, r2
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3708      	adds	r7, #8
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	08002cb4 	.word	0x08002cb4

08001fec <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b082      	sub	sp, #8
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8001ff4:	f7ff ff42 	bl	8001e7c <LL_RCC_GetAPB1Prescaler>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	0a9b      	lsrs	r3, r3, #10
 8001ffc:	4a04      	ldr	r2, [pc, #16]	@ (8002010 <RCC_GetPCLK1ClockFreq+0x24>)
 8001ffe:	5cd3      	ldrb	r3, [r2, r3]
 8002000:	461a      	mov	r2, r3
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	40d3      	lsrs	r3, r2
}
 8002006:	4618      	mov	r0, r3
 8002008:	3708      	adds	r7, #8
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	08002cc4 	.word	0x08002cc4

08002014 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b082      	sub	sp, #8
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 800201c:	f7ff ff3c 	bl	8001e98 <LL_RCC_GetAPB2Prescaler>
 8002020:	4603      	mov	r3, r0
 8002022:	0b5b      	lsrs	r3, r3, #13
 8002024:	4a04      	ldr	r2, [pc, #16]	@ (8002038 <RCC_GetPCLK2ClockFreq+0x24>)
 8002026:	5cd3      	ldrb	r3, [r2, r3]
 8002028:	461a      	mov	r2, r3
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	40d3      	lsrs	r3, r2
}
 800202e:	4618      	mov	r0, r3
 8002030:	3708      	adds	r7, #8
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	08002cc4 	.word	0x08002cc4

0800203c <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 800203c:	b590      	push	{r4, r7, lr}
 800203e:	b087      	sub	sp, #28
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U;
 8002044:	2300      	movs	r3, #0
 8002046:	617b      	str	r3, [r7, #20]
  uint32_t pllsource = 0U;
 8002048:	2300      	movs	r3, #0
 800204a:	60fb      	str	r3, [r7, #12]
  uint32_t plloutputfreq = 0U;
 800204c:	2300      	movs	r3, #0
 800204e:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8002050:	f7ff ff30 	bl	8001eb4 <LL_RCC_PLL_GetMainSource>
 8002054:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d004      	beq.n	8002066 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002062:	d003      	beq.n	800206c <RCC_PLL_GetFreqDomain_SYS+0x30>
 8002064:	e005      	b.n	8002072 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8002066:	4b12      	ldr	r3, [pc, #72]	@ (80020b0 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8002068:	617b      	str	r3, [r7, #20]
      break;
 800206a:	e005      	b.n	8002078 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800206c:	4b11      	ldr	r3, [pc, #68]	@ (80020b4 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 800206e:	617b      	str	r3, [r7, #20]
      break;
 8002070:	e002      	b.n	8002078 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8002072:	4b0f      	ldr	r3, [pc, #60]	@ (80020b0 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8002074:	617b      	str	r3, [r7, #20]
      break;
 8002076:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2b08      	cmp	r3, #8
 800207c:	d113      	bne.n	80020a6 <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800207e:	f7ff ff43 	bl	8001f08 <LL_RCC_PLL_GetDivider>
 8002082:	4602      	mov	r2, r0
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	fbb3 f4f2 	udiv	r4, r3, r2
 800208a:	f7ff ff21 	bl	8001ed0 <LL_RCC_PLL_GetN>
 800208e:	4603      	mov	r3, r0
 8002090:	fb03 f404 	mul.w	r4, r3, r4
 8002094:	f7ff ff2a 	bl	8001eec <LL_RCC_PLL_GetP>
 8002098:	4603      	mov	r3, r0
 800209a:	0c1b      	lsrs	r3, r3, #16
 800209c:	3301      	adds	r3, #1
 800209e:	005b      	lsls	r3, r3, #1
 80020a0:	fbb4 f3f3 	udiv	r3, r4, r3
 80020a4:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                               LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 80020a6:	693b      	ldr	r3, [r7, #16]
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	371c      	adds	r7, #28
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd90      	pop	{r4, r7, pc}
 80020b0:	00f42400 	.word	0x00f42400
 80020b4:	007a1200 	.word	0x007a1200

080020b8 <LL_TIM_SetPrescaler>:
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
 80020c0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	683a      	ldr	r2, [r7, #0]
 80020c6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80020c8:	bf00      	nop
 80020ca:	370c      	adds	r7, #12
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr

080020d4 <LL_TIM_SetAutoReload>:
{
 80020d4:	b480      	push	{r7}
 80020d6:	b083      	sub	sp, #12
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
 80020dc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	683a      	ldr	r2, [r7, #0]
 80020e2:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80020e4:	bf00      	nop
 80020e6:	370c      	adds	r7, #12
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr

080020f0 <LL_TIM_SetRepetitionCounter>:
{
 80020f0:	b480      	push	{r7}
 80020f2:	b083      	sub	sp, #12
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
 80020f8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	683a      	ldr	r2, [r7, #0]
 80020fe:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002100:	bf00      	nop
 8002102:	370c      	adds	r7, #12
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr

0800210c <LL_TIM_OC_SetCompareCH1>:
{
 800210c:	b480      	push	{r7}
 800210e:	b083      	sub	sp, #12
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
 8002114:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	683a      	ldr	r2, [r7, #0]
 800211a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800211c:	bf00      	nop
 800211e:	370c      	adds	r7, #12
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr

08002128 <LL_TIM_OC_SetCompareCH2>:
{
 8002128:	b480      	push	{r7}
 800212a:	b083      	sub	sp, #12
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
 8002130:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	683a      	ldr	r2, [r7, #0]
 8002136:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8002138:	bf00      	nop
 800213a:	370c      	adds	r7, #12
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr

08002144 <LL_TIM_OC_SetCompareCH3>:
{
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
 800214c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	683a      	ldr	r2, [r7, #0]
 8002152:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8002154:	bf00      	nop
 8002156:	370c      	adds	r7, #12
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <LL_TIM_OC_SetCompareCH4>:
{
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	683a      	ldr	r2, [r7, #0]
 800216e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8002170:	bf00      	nop
 8002172:	370c      	adds	r7, #12
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr

0800217c <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800217c:	b480      	push	{r7}
 800217e:	b083      	sub	sp, #12
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	695b      	ldr	r3, [r3, #20]
 8002188:	f043 0201 	orr.w	r2, r3, #1
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	615a      	str	r2, [r3, #20]
}
 8002190:	bf00      	nop
 8002192:	370c      	adds	r7, #12
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr

0800219c <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b084      	sub	sp, #16
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
 80021a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	4a31      	ldr	r2, [pc, #196]	@ (8002274 <LL_TIM_Init+0xd8>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d00f      	beq.n	80021d4 <LL_TIM_Init+0x38>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021ba:	d00b      	beq.n	80021d4 <LL_TIM_Init+0x38>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	4a2e      	ldr	r2, [pc, #184]	@ (8002278 <LL_TIM_Init+0xdc>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d007      	beq.n	80021d4 <LL_TIM_Init+0x38>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	4a2d      	ldr	r2, [pc, #180]	@ (800227c <LL_TIM_Init+0xe0>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d003      	beq.n	80021d4 <LL_TIM_Init+0x38>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	4a2c      	ldr	r2, [pc, #176]	@ (8002280 <LL_TIM_Init+0xe4>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d106      	bne.n	80021e2 <LL_TIM_Init+0x46>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	4313      	orrs	r3, r2
 80021e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4a23      	ldr	r2, [pc, #140]	@ (8002274 <LL_TIM_Init+0xd8>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d01b      	beq.n	8002222 <LL_TIM_Init+0x86>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021f0:	d017      	beq.n	8002222 <LL_TIM_Init+0x86>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4a20      	ldr	r2, [pc, #128]	@ (8002278 <LL_TIM_Init+0xdc>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d013      	beq.n	8002222 <LL_TIM_Init+0x86>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	4a1f      	ldr	r2, [pc, #124]	@ (800227c <LL_TIM_Init+0xe0>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d00f      	beq.n	8002222 <LL_TIM_Init+0x86>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4a1e      	ldr	r2, [pc, #120]	@ (8002280 <LL_TIM_Init+0xe4>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d00b      	beq.n	8002222 <LL_TIM_Init+0x86>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4a1d      	ldr	r2, [pc, #116]	@ (8002284 <LL_TIM_Init+0xe8>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d007      	beq.n	8002222 <LL_TIM_Init+0x86>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4a1c      	ldr	r2, [pc, #112]	@ (8002288 <LL_TIM_Init+0xec>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d003      	beq.n	8002222 <LL_TIM_Init+0x86>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	4a1b      	ldr	r2, [pc, #108]	@ (800228c <LL_TIM_Init+0xf0>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d106      	bne.n	8002230 <LL_TIM_Init+0x94>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	68db      	ldr	r3, [r3, #12]
 800222c:	4313      	orrs	r3, r2
 800222e:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	68fa      	ldr	r2, [r7, #12]
 8002234:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	4619      	mov	r1, r3
 800223c:	6878      	ldr	r0, [r7, #4]
 800223e:	f7ff ff49 	bl	80020d4 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	881b      	ldrh	r3, [r3, #0]
 8002246:	4619      	mov	r1, r3
 8002248:	6878      	ldr	r0, [r7, #4]
 800224a:	f7ff ff35 	bl	80020b8 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4a08      	ldr	r2, [pc, #32]	@ (8002274 <LL_TIM_Init+0xd8>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d105      	bne.n	8002262 <LL_TIM_Init+0xc6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	691b      	ldr	r3, [r3, #16]
 800225a:	4619      	mov	r1, r3
 800225c:	6878      	ldr	r0, [r7, #4]
 800225e:	f7ff ff47 	bl	80020f0 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8002262:	6878      	ldr	r0, [r7, #4]
 8002264:	f7ff ff8a 	bl	800217c <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8002268:	2300      	movs	r3, #0
}
 800226a:	4618      	mov	r0, r3
 800226c:	3710      	adds	r7, #16
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	40010000 	.word	0x40010000
 8002278:	40000400 	.word	0x40000400
 800227c:	40000800 	.word	0x40000800
 8002280:	40000c00 	.word	0x40000c00
 8002284:	40014000 	.word	0x40014000
 8002288:	40014400 	.word	0x40014400
 800228c:	40014800 	.word	0x40014800

08002290 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b086      	sub	sp, #24
 8002294:	af00      	add	r7, sp, #0
 8002296:	60f8      	str	r0, [r7, #12]
 8002298:	60b9      	str	r1, [r7, #8]
 800229a:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 800229c:	2301      	movs	r3, #1
 800229e:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80022a6:	d027      	beq.n	80022f8 <LL_TIM_OC_Init+0x68>
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80022ae:	d82a      	bhi.n	8002306 <LL_TIM_OC_Init+0x76>
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80022b6:	d018      	beq.n	80022ea <LL_TIM_OC_Init+0x5a>
 80022b8:	68bb      	ldr	r3, [r7, #8]
 80022ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80022be:	d822      	bhi.n	8002306 <LL_TIM_OC_Init+0x76>
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d003      	beq.n	80022ce <LL_TIM_OC_Init+0x3e>
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	2b10      	cmp	r3, #16
 80022ca:	d007      	beq.n	80022dc <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 80022cc:	e01b      	b.n	8002306 <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 80022ce:	6879      	ldr	r1, [r7, #4]
 80022d0:	68f8      	ldr	r0, [r7, #12]
 80022d2:	f000 f81f 	bl	8002314 <OC1Config>
 80022d6:	4603      	mov	r3, r0
 80022d8:	75fb      	strb	r3, [r7, #23]
      break;
 80022da:	e015      	b.n	8002308 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 80022dc:	6879      	ldr	r1, [r7, #4]
 80022de:	68f8      	ldr	r0, [r7, #12]
 80022e0:	f000 f87e 	bl	80023e0 <OC2Config>
 80022e4:	4603      	mov	r3, r0
 80022e6:	75fb      	strb	r3, [r7, #23]
      break;
 80022e8:	e00e      	b.n	8002308 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 80022ea:	6879      	ldr	r1, [r7, #4]
 80022ec:	68f8      	ldr	r0, [r7, #12]
 80022ee:	f000 f8e1 	bl	80024b4 <OC3Config>
 80022f2:	4603      	mov	r3, r0
 80022f4:	75fb      	strb	r3, [r7, #23]
      break;
 80022f6:	e007      	b.n	8002308 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 80022f8:	6879      	ldr	r1, [r7, #4]
 80022fa:	68f8      	ldr	r0, [r7, #12]
 80022fc:	f000 f944 	bl	8002588 <OC4Config>
 8002300:	4603      	mov	r3, r0
 8002302:	75fb      	strb	r3, [r7, #23]
      break;
 8002304:	e000      	b.n	8002308 <LL_TIM_OC_Init+0x78>
      break;
 8002306:	bf00      	nop
  }

  return result;
 8002308:	7dfb      	ldrb	r3, [r7, #23]
}
 800230a:	4618      	mov	r0, r3
 800230c:	3718      	adds	r7, #24
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
	...

08002314 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b086      	sub	sp, #24
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
 800231c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6a1b      	ldr	r3, [r3, #32]
 8002322:	f023 0201 	bic.w	r2, r3, #1
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6a1b      	ldr	r3, [r3, #32]
 800232e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	699b      	ldr	r3, [r3, #24]
 800233a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	f023 0303 	bic.w	r3, r3, #3
 8002342:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4313      	orrs	r3, r2
 8002350:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8002352:	697b      	ldr	r3, [r7, #20]
 8002354:	f023 0202 	bic.w	r2, r3, #2
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	691b      	ldr	r3, [r3, #16]
 800235c:	4313      	orrs	r3, r2
 800235e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	f023 0201 	bic.w	r2, r3, #1
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	4313      	orrs	r3, r2
 800236c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	4a1a      	ldr	r2, [pc, #104]	@ (80023dc <OC1Config+0xc8>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d11e      	bne.n	80023b4 <OC1Config+0xa0>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	f023 0208 	bic.w	r2, r3, #8
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	695b      	ldr	r3, [r3, #20]
 8002380:	009b      	lsls	r3, r3, #2
 8002382:	4313      	orrs	r3, r2
 8002384:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8002386:	697b      	ldr	r3, [r7, #20]
 8002388:	f023 0204 	bic.w	r2, r3, #4
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	009b      	lsls	r3, r3, #2
 8002392:	4313      	orrs	r3, r2
 8002394:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	699b      	ldr	r3, [r3, #24]
 80023a0:	4313      	orrs	r3, r2
 80023a2:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80023a4:	693b      	ldr	r3, [r7, #16]
 80023a6:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	69db      	ldr	r3, [r3, #28]
 80023ae:	005b      	lsls	r3, r3, #1
 80023b0:	4313      	orrs	r3, r2
 80023b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	693a      	ldr	r2, [r7, #16]
 80023b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	68fa      	ldr	r2, [r7, #12]
 80023be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	68db      	ldr	r3, [r3, #12]
 80023c4:	4619      	mov	r1, r3
 80023c6:	6878      	ldr	r0, [r7, #4]
 80023c8:	f7ff fea0 	bl	800210c <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	697a      	ldr	r2, [r7, #20]
 80023d0:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80023d2:	2300      	movs	r3, #0
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3718      	adds	r7, #24
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	40010000 	.word	0x40010000

080023e0 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b086      	sub	sp, #24
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
 80023e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6a1b      	ldr	r3, [r3, #32]
 80023ee:	f023 0210 	bic.w	r2, r3, #16
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6a1b      	ldr	r3, [r3, #32]
 80023fa:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	699b      	ldr	r3, [r3, #24]
 8002406:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800240e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	021b      	lsls	r3, r3, #8
 800241c:	4313      	orrs	r3, r2
 800241e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	f023 0220 	bic.w	r2, r3, #32
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	691b      	ldr	r3, [r3, #16]
 800242a:	011b      	lsls	r3, r3, #4
 800242c:	4313      	orrs	r3, r2
 800242e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	f023 0210 	bic.w	r2, r3, #16
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	011b      	lsls	r3, r3, #4
 800243c:	4313      	orrs	r3, r2
 800243e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	4a1b      	ldr	r2, [pc, #108]	@ (80024b0 <OC2Config+0xd0>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d11f      	bne.n	8002488 <OC2Config+0xa8>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	695b      	ldr	r3, [r3, #20]
 8002452:	019b      	lsls	r3, r3, #6
 8002454:	4313      	orrs	r3, r2
 8002456:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	689b      	ldr	r3, [r3, #8]
 8002462:	019b      	lsls	r3, r3, #6
 8002464:	4313      	orrs	r3, r2
 8002466:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	699b      	ldr	r3, [r3, #24]
 8002472:	009b      	lsls	r3, r3, #2
 8002474:	4313      	orrs	r3, r2
 8002476:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	69db      	ldr	r3, [r3, #28]
 8002482:	00db      	lsls	r3, r3, #3
 8002484:	4313      	orrs	r3, r2
 8002486:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	693a      	ldr	r2, [r7, #16]
 800248c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	68fa      	ldr	r2, [r7, #12]
 8002492:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	68db      	ldr	r3, [r3, #12]
 8002498:	4619      	mov	r1, r3
 800249a:	6878      	ldr	r0, [r7, #4]
 800249c:	f7ff fe44 	bl	8002128 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	697a      	ldr	r2, [r7, #20]
 80024a4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80024a6:	2300      	movs	r3, #0
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3718      	adds	r7, #24
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	40010000 	.word	0x40010000

080024b4 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b086      	sub	sp, #24
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
 80024bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6a1b      	ldr	r3, [r3, #32]
 80024c2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6a1b      	ldr	r3, [r3, #32]
 80024ce:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	69db      	ldr	r3, [r3, #28]
 80024da:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	f023 0303 	bic.w	r3, r3, #3
 80024e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4313      	orrs	r3, r2
 80024f0:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	691b      	ldr	r3, [r3, #16]
 80024fc:	021b      	lsls	r3, r3, #8
 80024fe:	4313      	orrs	r3, r2
 8002500:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	021b      	lsls	r3, r3, #8
 800250e:	4313      	orrs	r3, r2
 8002510:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	4a1b      	ldr	r2, [pc, #108]	@ (8002584 <OC3Config+0xd0>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d11f      	bne.n	800255a <OC3Config+0xa6>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	695b      	ldr	r3, [r3, #20]
 8002524:	029b      	lsls	r3, r3, #10
 8002526:	4313      	orrs	r3, r2
 8002528:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	029b      	lsls	r3, r3, #10
 8002536:	4313      	orrs	r3, r2
 8002538:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	699b      	ldr	r3, [r3, #24]
 8002544:	011b      	lsls	r3, r3, #4
 8002546:	4313      	orrs	r3, r2
 8002548:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	69db      	ldr	r3, [r3, #28]
 8002554:	015b      	lsls	r3, r3, #5
 8002556:	4313      	orrs	r3, r2
 8002558:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	693a      	ldr	r2, [r7, #16]
 800255e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	68fa      	ldr	r2, [r7, #12]
 8002564:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	68db      	ldr	r3, [r3, #12]
 800256a:	4619      	mov	r1, r3
 800256c:	6878      	ldr	r0, [r7, #4]
 800256e:	f7ff fde9 	bl	8002144 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	697a      	ldr	r2, [r7, #20]
 8002576:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8002578:	2300      	movs	r3, #0
}
 800257a:	4618      	mov	r0, r3
 800257c:	3718      	adds	r7, #24
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	40010000 	.word	0x40010000

08002588 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b086      	sub	sp, #24
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
 8002590:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6a1b      	ldr	r3, [r3, #32]
 8002596:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6a1b      	ldr	r3, [r3, #32]
 80025a2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	69db      	ldr	r3, [r3, #28]
 80025ae:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80025b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	021b      	lsls	r3, r3, #8
 80025c4:	4313      	orrs	r3, r2
 80025c6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 80025c8:	693b      	ldr	r3, [r7, #16]
 80025ca:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	691b      	ldr	r3, [r3, #16]
 80025d2:	031b      	lsls	r3, r3, #12
 80025d4:	4313      	orrs	r3, r2
 80025d6:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 80025d8:	693b      	ldr	r3, [r7, #16]
 80025da:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	031b      	lsls	r3, r3, #12
 80025e4:	4313      	orrs	r3, r2
 80025e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	4a0f      	ldr	r2, [pc, #60]	@ (8002628 <OC4Config+0xa0>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d107      	bne.n	8002600 <OC4Config+0x78>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	699b      	ldr	r3, [r3, #24]
 80025fa:	019b      	lsls	r3, r3, #6
 80025fc:	4313      	orrs	r3, r2
 80025fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	697a      	ldr	r2, [r7, #20]
 8002604:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	68fa      	ldr	r2, [r7, #12]
 800260a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	4619      	mov	r1, r3
 8002612:	6878      	ldr	r0, [r7, #4]
 8002614:	f7ff fda4 	bl	8002160 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	693a      	ldr	r2, [r7, #16]
 800261c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800261e:	2300      	movs	r3, #0
}
 8002620:	4618      	mov	r0, r3
 8002622:	3718      	adds	r7, #24
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}
 8002628:	40010000 	.word	0x40010000

0800262c <LL_USART_IsEnabled>:
{
 800262c:	b480      	push	{r7}
 800262e:	b083      	sub	sp, #12
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	68db      	ldr	r3, [r3, #12]
 8002638:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800263c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002640:	bf0c      	ite	eq
 8002642:	2301      	moveq	r3, #1
 8002644:	2300      	movne	r3, #0
 8002646:	b2db      	uxtb	r3, r3
}
 8002648:	4618      	mov	r0, r3
 800264a:	370c      	adds	r7, #12
 800264c:	46bd      	mov	sp, r7
 800264e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002652:	4770      	bx	lr

08002654 <LL_USART_SetStopBitsLength>:
{
 8002654:	b480      	push	{r7}
 8002656:	b083      	sub	sp, #12
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
 800265c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	691b      	ldr	r3, [r3, #16]
 8002662:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	431a      	orrs	r2, r3
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	611a      	str	r2, [r3, #16]
}
 800266e:	bf00      	nop
 8002670:	370c      	adds	r7, #12
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr

0800267a <LL_USART_SetHWFlowCtrl>:
{
 800267a:	b480      	push	{r7}
 800267c:	b083      	sub	sp, #12
 800267e:	af00      	add	r7, sp, #0
 8002680:	6078      	str	r0, [r7, #4]
 8002682:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	695b      	ldr	r3, [r3, #20]
 8002688:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	431a      	orrs	r2, r3
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	615a      	str	r2, [r3, #20]
}
 8002694:	bf00      	nop
 8002696:	370c      	adds	r7, #12
 8002698:	46bd      	mov	sp, r7
 800269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269e:	4770      	bx	lr

080026a0 <LL_USART_SetBaudRate>:
{
 80026a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80026a4:	b0c0      	sub	sp, #256	@ 0x100
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80026ac:	f8c7 10f8 	str.w	r1, [r7, #248]	@ 0xf8
 80026b0:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 80026b4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80026b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80026c0:	f040 810c 	bne.w	80028dc <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80026c4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80026c8:	2200      	movs	r2, #0
 80026ca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80026ce:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80026d2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80026d6:	4622      	mov	r2, r4
 80026d8:	462b      	mov	r3, r5
 80026da:	1891      	adds	r1, r2, r2
 80026dc:	6639      	str	r1, [r7, #96]	@ 0x60
 80026de:	415b      	adcs	r3, r3
 80026e0:	667b      	str	r3, [r7, #100]	@ 0x64
 80026e2:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80026e6:	4621      	mov	r1, r4
 80026e8:	eb12 0801 	adds.w	r8, r2, r1
 80026ec:	4629      	mov	r1, r5
 80026ee:	eb43 0901 	adc.w	r9, r3, r1
 80026f2:	f04f 0200 	mov.w	r2, #0
 80026f6:	f04f 0300 	mov.w	r3, #0
 80026fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80026fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002702:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002706:	4690      	mov	r8, r2
 8002708:	4699      	mov	r9, r3
 800270a:	4623      	mov	r3, r4
 800270c:	eb18 0303 	adds.w	r3, r8, r3
 8002710:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002714:	462b      	mov	r3, r5
 8002716:	eb49 0303 	adc.w	r3, r9, r3
 800271a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800271e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8002722:	2200      	movs	r2, #0
 8002724:	469a      	mov	sl, r3
 8002726:	4693      	mov	fp, r2
 8002728:	eb1a 030a 	adds.w	r3, sl, sl
 800272c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800272e:	eb4b 030b 	adc.w	r3, fp, fp
 8002732:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002734:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002738:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800273c:	f7fd fd4a 	bl	80001d4 <__aeabi_uldivmod>
 8002740:	4602      	mov	r2, r0
 8002742:	460b      	mov	r3, r1
 8002744:	4b64      	ldr	r3, [pc, #400]	@ (80028d8 <LL_USART_SetBaudRate+0x238>)
 8002746:	fba3 2302 	umull	r2, r3, r3, r2
 800274a:	095b      	lsrs	r3, r3, #5
 800274c:	b29b      	uxth	r3, r3
 800274e:	011b      	lsls	r3, r3, #4
 8002750:	b29c      	uxth	r4, r3
 8002752:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002756:	2200      	movs	r2, #0
 8002758:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800275c:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002760:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 8002764:	4642      	mov	r2, r8
 8002766:	464b      	mov	r3, r9
 8002768:	1891      	adds	r1, r2, r2
 800276a:	6539      	str	r1, [r7, #80]	@ 0x50
 800276c:	415b      	adcs	r3, r3
 800276e:	657b      	str	r3, [r7, #84]	@ 0x54
 8002770:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002774:	4641      	mov	r1, r8
 8002776:	1851      	adds	r1, r2, r1
 8002778:	64b9      	str	r1, [r7, #72]	@ 0x48
 800277a:	4649      	mov	r1, r9
 800277c:	414b      	adcs	r3, r1
 800277e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002780:	f04f 0200 	mov.w	r2, #0
 8002784:	f04f 0300 	mov.w	r3, #0
 8002788:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	@ 0x48
 800278c:	4659      	mov	r1, fp
 800278e:	00cb      	lsls	r3, r1, #3
 8002790:	4651      	mov	r1, sl
 8002792:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002796:	4651      	mov	r1, sl
 8002798:	00ca      	lsls	r2, r1, #3
 800279a:	4610      	mov	r0, r2
 800279c:	4619      	mov	r1, r3
 800279e:	4603      	mov	r3, r0
 80027a0:	4642      	mov	r2, r8
 80027a2:	189b      	adds	r3, r3, r2
 80027a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80027a8:	464b      	mov	r3, r9
 80027aa:	460a      	mov	r2, r1
 80027ac:	eb42 0303 	adc.w	r3, r2, r3
 80027b0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80027b4:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80027b8:	2200      	movs	r2, #0
 80027ba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80027be:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 80027c2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80027c6:	460b      	mov	r3, r1
 80027c8:	18db      	adds	r3, r3, r3
 80027ca:	643b      	str	r3, [r7, #64]	@ 0x40
 80027cc:	4613      	mov	r3, r2
 80027ce:	eb42 0303 	adc.w	r3, r2, r3
 80027d2:	647b      	str	r3, [r7, #68]	@ 0x44
 80027d4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80027d8:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 80027dc:	f7fd fcfa 	bl	80001d4 <__aeabi_uldivmod>
 80027e0:	4602      	mov	r2, r0
 80027e2:	460b      	mov	r3, r1
 80027e4:	4611      	mov	r1, r2
 80027e6:	4b3c      	ldr	r3, [pc, #240]	@ (80028d8 <LL_USART_SetBaudRate+0x238>)
 80027e8:	fba3 2301 	umull	r2, r3, r3, r1
 80027ec:	095b      	lsrs	r3, r3, #5
 80027ee:	2264      	movs	r2, #100	@ 0x64
 80027f0:	fb02 f303 	mul.w	r3, r2, r3
 80027f4:	1acb      	subs	r3, r1, r3
 80027f6:	00db      	lsls	r3, r3, #3
 80027f8:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80027fc:	4b36      	ldr	r3, [pc, #216]	@ (80028d8 <LL_USART_SetBaudRate+0x238>)
 80027fe:	fba3 2302 	umull	r2, r3, r3, r2
 8002802:	095b      	lsrs	r3, r3, #5
 8002804:	b29b      	uxth	r3, r3
 8002806:	005b      	lsls	r3, r3, #1
 8002808:	b29b      	uxth	r3, r3
 800280a:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800280e:	b29b      	uxth	r3, r3
 8002810:	4423      	add	r3, r4
 8002812:	b29c      	uxth	r4, r3
 8002814:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002818:	2200      	movs	r2, #0
 800281a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800281e:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002822:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 8002826:	4642      	mov	r2, r8
 8002828:	464b      	mov	r3, r9
 800282a:	1891      	adds	r1, r2, r2
 800282c:	63b9      	str	r1, [r7, #56]	@ 0x38
 800282e:	415b      	adcs	r3, r3
 8002830:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002832:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002836:	4641      	mov	r1, r8
 8002838:	1851      	adds	r1, r2, r1
 800283a:	6339      	str	r1, [r7, #48]	@ 0x30
 800283c:	4649      	mov	r1, r9
 800283e:	414b      	adcs	r3, r1
 8002840:	637b      	str	r3, [r7, #52]	@ 0x34
 8002842:	f04f 0200 	mov.w	r2, #0
 8002846:	f04f 0300 	mov.w	r3, #0
 800284a:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800284e:	4659      	mov	r1, fp
 8002850:	00cb      	lsls	r3, r1, #3
 8002852:	4651      	mov	r1, sl
 8002854:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002858:	4651      	mov	r1, sl
 800285a:	00ca      	lsls	r2, r1, #3
 800285c:	4610      	mov	r0, r2
 800285e:	4619      	mov	r1, r3
 8002860:	4603      	mov	r3, r0
 8002862:	4642      	mov	r2, r8
 8002864:	189b      	adds	r3, r3, r2
 8002866:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800286a:	464b      	mov	r3, r9
 800286c:	460a      	mov	r2, r1
 800286e:	eb42 0303 	adc.w	r3, r2, r3
 8002872:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8002876:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800287a:	2200      	movs	r2, #0
 800287c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002880:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8002884:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8002888:	460b      	mov	r3, r1
 800288a:	18db      	adds	r3, r3, r3
 800288c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800288e:	4613      	mov	r3, r2
 8002890:	eb42 0303 	adc.w	r3, r2, r3
 8002894:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002896:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800289a:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 800289e:	f7fd fc99 	bl	80001d4 <__aeabi_uldivmod>
 80028a2:	4602      	mov	r2, r0
 80028a4:	460b      	mov	r3, r1
 80028a6:	4b0c      	ldr	r3, [pc, #48]	@ (80028d8 <LL_USART_SetBaudRate+0x238>)
 80028a8:	fba3 1302 	umull	r1, r3, r3, r2
 80028ac:	095b      	lsrs	r3, r3, #5
 80028ae:	2164      	movs	r1, #100	@ 0x64
 80028b0:	fb01 f303 	mul.w	r3, r1, r3
 80028b4:	1ad3      	subs	r3, r2, r3
 80028b6:	00db      	lsls	r3, r3, #3
 80028b8:	3332      	adds	r3, #50	@ 0x32
 80028ba:	4a07      	ldr	r2, [pc, #28]	@ (80028d8 <LL_USART_SetBaudRate+0x238>)
 80028bc:	fba2 2303 	umull	r2, r3, r2, r3
 80028c0:	095b      	lsrs	r3, r3, #5
 80028c2:	b29b      	uxth	r3, r3
 80028c4:	f003 0307 	and.w	r3, r3, #7
 80028c8:	b29b      	uxth	r3, r3
 80028ca:	4423      	add	r3, r4
 80028cc:	b29b      	uxth	r3, r3
 80028ce:	461a      	mov	r2, r3
 80028d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80028d4:	609a      	str	r2, [r3, #8]
}
 80028d6:	e108      	b.n	8002aea <LL_USART_SetBaudRate+0x44a>
 80028d8:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80028dc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80028e0:	2200      	movs	r2, #0
 80028e2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80028e6:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80028ea:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 80028ee:	4642      	mov	r2, r8
 80028f0:	464b      	mov	r3, r9
 80028f2:	1891      	adds	r1, r2, r2
 80028f4:	6239      	str	r1, [r7, #32]
 80028f6:	415b      	adcs	r3, r3
 80028f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80028fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80028fe:	4641      	mov	r1, r8
 8002900:	1854      	adds	r4, r2, r1
 8002902:	4649      	mov	r1, r9
 8002904:	eb43 0501 	adc.w	r5, r3, r1
 8002908:	f04f 0200 	mov.w	r2, #0
 800290c:	f04f 0300 	mov.w	r3, #0
 8002910:	00eb      	lsls	r3, r5, #3
 8002912:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002916:	00e2      	lsls	r2, r4, #3
 8002918:	4614      	mov	r4, r2
 800291a:	461d      	mov	r5, r3
 800291c:	4643      	mov	r3, r8
 800291e:	18e3      	adds	r3, r4, r3
 8002920:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002924:	464b      	mov	r3, r9
 8002926:	eb45 0303 	adc.w	r3, r5, r3
 800292a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800292e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8002932:	2200      	movs	r2, #0
 8002934:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002938:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800293c:	f04f 0200 	mov.w	r2, #0
 8002940:	f04f 0300 	mov.w	r3, #0
 8002944:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8002948:	4629      	mov	r1, r5
 800294a:	008b      	lsls	r3, r1, #2
 800294c:	4621      	mov	r1, r4
 800294e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002952:	4621      	mov	r1, r4
 8002954:	008a      	lsls	r2, r1, #2
 8002956:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 800295a:	f7fd fc3b 	bl	80001d4 <__aeabi_uldivmod>
 800295e:	4602      	mov	r2, r0
 8002960:	460b      	mov	r3, r1
 8002962:	4b65      	ldr	r3, [pc, #404]	@ (8002af8 <LL_USART_SetBaudRate+0x458>)
 8002964:	fba3 2302 	umull	r2, r3, r3, r2
 8002968:	095b      	lsrs	r3, r3, #5
 800296a:	b29b      	uxth	r3, r3
 800296c:	011b      	lsls	r3, r3, #4
 800296e:	b29c      	uxth	r4, r3
 8002970:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002974:	2200      	movs	r2, #0
 8002976:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800297a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800297e:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 8002982:	4642      	mov	r2, r8
 8002984:	464b      	mov	r3, r9
 8002986:	1891      	adds	r1, r2, r2
 8002988:	61b9      	str	r1, [r7, #24]
 800298a:	415b      	adcs	r3, r3
 800298c:	61fb      	str	r3, [r7, #28]
 800298e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002992:	4641      	mov	r1, r8
 8002994:	1851      	adds	r1, r2, r1
 8002996:	6139      	str	r1, [r7, #16]
 8002998:	4649      	mov	r1, r9
 800299a:	414b      	adcs	r3, r1
 800299c:	617b      	str	r3, [r7, #20]
 800299e:	f04f 0200 	mov.w	r2, #0
 80029a2:	f04f 0300 	mov.w	r3, #0
 80029a6:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80029aa:	4659      	mov	r1, fp
 80029ac:	00cb      	lsls	r3, r1, #3
 80029ae:	4651      	mov	r1, sl
 80029b0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80029b4:	4651      	mov	r1, sl
 80029b6:	00ca      	lsls	r2, r1, #3
 80029b8:	4610      	mov	r0, r2
 80029ba:	4619      	mov	r1, r3
 80029bc:	4603      	mov	r3, r0
 80029be:	4642      	mov	r2, r8
 80029c0:	189b      	adds	r3, r3, r2
 80029c2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80029c6:	464b      	mov	r3, r9
 80029c8:	460a      	mov	r2, r1
 80029ca:	eb42 0303 	adc.w	r3, r2, r3
 80029ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80029d2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80029d6:	2200      	movs	r2, #0
 80029d8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80029dc:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80029e0:	f04f 0200 	mov.w	r2, #0
 80029e4:	f04f 0300 	mov.w	r3, #0
 80029e8:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	@ 0x80
 80029ec:	4649      	mov	r1, r9
 80029ee:	008b      	lsls	r3, r1, #2
 80029f0:	4641      	mov	r1, r8
 80029f2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80029f6:	4641      	mov	r1, r8
 80029f8:	008a      	lsls	r2, r1, #2
 80029fa:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 80029fe:	f7fd fbe9 	bl	80001d4 <__aeabi_uldivmod>
 8002a02:	4602      	mov	r2, r0
 8002a04:	460b      	mov	r3, r1
 8002a06:	4611      	mov	r1, r2
 8002a08:	4b3b      	ldr	r3, [pc, #236]	@ (8002af8 <LL_USART_SetBaudRate+0x458>)
 8002a0a:	fba3 2301 	umull	r2, r3, r3, r1
 8002a0e:	095b      	lsrs	r3, r3, #5
 8002a10:	2264      	movs	r2, #100	@ 0x64
 8002a12:	fb02 f303 	mul.w	r3, r2, r3
 8002a16:	1acb      	subs	r3, r1, r3
 8002a18:	011b      	lsls	r3, r3, #4
 8002a1a:	3332      	adds	r3, #50	@ 0x32
 8002a1c:	4a36      	ldr	r2, [pc, #216]	@ (8002af8 <LL_USART_SetBaudRate+0x458>)
 8002a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a22:	095b      	lsrs	r3, r3, #5
 8002a24:	b29b      	uxth	r3, r3
 8002a26:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a2a:	b29b      	uxth	r3, r3
 8002a2c:	4423      	add	r3, r4
 8002a2e:	b29c      	uxth	r4, r3
 8002a30:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002a34:	2200      	movs	r2, #0
 8002a36:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002a38:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002a3a:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002a3e:	4642      	mov	r2, r8
 8002a40:	464b      	mov	r3, r9
 8002a42:	1891      	adds	r1, r2, r2
 8002a44:	60b9      	str	r1, [r7, #8]
 8002a46:	415b      	adcs	r3, r3
 8002a48:	60fb      	str	r3, [r7, #12]
 8002a4a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002a4e:	4641      	mov	r1, r8
 8002a50:	1851      	adds	r1, r2, r1
 8002a52:	6039      	str	r1, [r7, #0]
 8002a54:	4649      	mov	r1, r9
 8002a56:	414b      	adcs	r3, r1
 8002a58:	607b      	str	r3, [r7, #4]
 8002a5a:	f04f 0200 	mov.w	r2, #0
 8002a5e:	f04f 0300 	mov.w	r3, #0
 8002a62:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002a66:	4659      	mov	r1, fp
 8002a68:	00cb      	lsls	r3, r1, #3
 8002a6a:	4651      	mov	r1, sl
 8002a6c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a70:	4651      	mov	r1, sl
 8002a72:	00ca      	lsls	r2, r1, #3
 8002a74:	4610      	mov	r0, r2
 8002a76:	4619      	mov	r1, r3
 8002a78:	4603      	mov	r3, r0
 8002a7a:	4642      	mov	r2, r8
 8002a7c:	189b      	adds	r3, r3, r2
 8002a7e:	673b      	str	r3, [r7, #112]	@ 0x70
 8002a80:	464b      	mov	r3, r9
 8002a82:	460a      	mov	r2, r1
 8002a84:	eb42 0303 	adc.w	r3, r2, r3
 8002a88:	677b      	str	r3, [r7, #116]	@ 0x74
 8002a8a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8002a8e:	2200      	movs	r2, #0
 8002a90:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002a92:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002a94:	f04f 0200 	mov.w	r2, #0
 8002a98:	f04f 0300 	mov.w	r3, #0
 8002a9c:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 8002aa0:	4649      	mov	r1, r9
 8002aa2:	008b      	lsls	r3, r1, #2
 8002aa4:	4641      	mov	r1, r8
 8002aa6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002aaa:	4641      	mov	r1, r8
 8002aac:	008a      	lsls	r2, r1, #2
 8002aae:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8002ab2:	f7fd fb8f 	bl	80001d4 <__aeabi_uldivmod>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	460b      	mov	r3, r1
 8002aba:	4b0f      	ldr	r3, [pc, #60]	@ (8002af8 <LL_USART_SetBaudRate+0x458>)
 8002abc:	fba3 1302 	umull	r1, r3, r3, r2
 8002ac0:	095b      	lsrs	r3, r3, #5
 8002ac2:	2164      	movs	r1, #100	@ 0x64
 8002ac4:	fb01 f303 	mul.w	r3, r1, r3
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	011b      	lsls	r3, r3, #4
 8002acc:	3332      	adds	r3, #50	@ 0x32
 8002ace:	4a0a      	ldr	r2, [pc, #40]	@ (8002af8 <LL_USART_SetBaudRate+0x458>)
 8002ad0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ad4:	095b      	lsrs	r3, r3, #5
 8002ad6:	b29b      	uxth	r3, r3
 8002ad8:	f003 030f 	and.w	r3, r3, #15
 8002adc:	b29b      	uxth	r3, r3
 8002ade:	4423      	add	r3, r4
 8002ae0:	b29b      	uxth	r3, r3
 8002ae2:	461a      	mov	r2, r3
 8002ae4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ae8:	609a      	str	r2, [r3, #8]
}
 8002aea:	bf00      	nop
 8002aec:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002af0:	46bd      	mov	sp, r7
 8002af2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002af6:	bf00      	nop
 8002af8:	51eb851f 	.word	0x51eb851f

08002afc <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b088      	sub	sp, #32
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
 8002b04:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	f7ff fd8c 	bl	800262c <LL_USART_IsEnabled>
 8002b14:	4603      	mov	r3, r0
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d149      	bne.n	8002bae <LL_USART_Init+0xb2>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	68db      	ldr	r3, [r3, #12]
 8002b1e:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8002b22:	f023 030c 	bic.w	r3, r3, #12
 8002b26:	683a      	ldr	r2, [r7, #0]
 8002b28:	6851      	ldr	r1, [r2, #4]
 8002b2a:	683a      	ldr	r2, [r7, #0]
 8002b2c:	68d2      	ldr	r2, [r2, #12]
 8002b2e:	4311      	orrs	r1, r2
 8002b30:	683a      	ldr	r2, [r7, #0]
 8002b32:	6912      	ldr	r2, [r2, #16]
 8002b34:	4311      	orrs	r1, r2
 8002b36:	683a      	ldr	r2, [r7, #0]
 8002b38:	6992      	ldr	r2, [r2, #24]
 8002b3a:	430a      	orrs	r2, r1
 8002b3c:	431a      	orrs	r2, r3
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	689b      	ldr	r3, [r3, #8]
 8002b46:	4619      	mov	r1, r3
 8002b48:	6878      	ldr	r0, [r7, #4]
 8002b4a:	f7ff fd83 	bl	8002654 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	695b      	ldr	r3, [r3, #20]
 8002b52:	4619      	mov	r1, r3
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	f7ff fd90 	bl	800267a <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8002b5a:	f107 0308 	add.w	r3, r7, #8
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f7ff f9e0 	bl	8001f24 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	4a14      	ldr	r2, [pc, #80]	@ (8002bb8 <LL_USART_Init+0xbc>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d102      	bne.n	8002b72 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	61bb      	str	r3, [r7, #24]
 8002b70:	e00c      	b.n	8002b8c <LL_USART_Init+0x90>
    }
    else if (USARTx == USART2)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	4a11      	ldr	r2, [pc, #68]	@ (8002bbc <LL_USART_Init+0xc0>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d102      	bne.n	8002b80 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	61bb      	str	r3, [r7, #24]
 8002b7e:	e005      	b.n	8002b8c <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	4a0f      	ldr	r2, [pc, #60]	@ (8002bc0 <LL_USART_Init+0xc4>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d101      	bne.n	8002b8c <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8002b8c:	69bb      	ldr	r3, [r7, #24]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d00d      	beq.n	8002bae <LL_USART_Init+0xb2>
        && (USART_InitStruct->BaudRate != 0U))
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d009      	beq.n	8002bae <LL_USART_Init+0xb2>
    {
      status = SUCCESS;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8002ba6:	69b9      	ldr	r1, [r7, #24]
 8002ba8:	6878      	ldr	r0, [r7, #4]
 8002baa:	f7ff fd79 	bl	80026a0 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8002bae:	7ffb      	ldrb	r3, [r7, #31]
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	3720      	adds	r7, #32
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}
 8002bb8:	40011000 	.word	0x40011000
 8002bbc:	40004400 	.word	0x40004400
 8002bc0:	40011400 	.word	0x40011400

08002bc4 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Frequency of Ticks (Hz)
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b083      	sub	sp, #12
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
 8002bcc:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8002bce:	687a      	ldr	r2, [r7, #4]
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bd6:	4a07      	ldr	r2, [pc, #28]	@ (8002bf4 <LL_InitTick+0x30>)
 8002bd8:	3b01      	subs	r3, #1
 8002bda:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8002bdc:	4b05      	ldr	r3, [pc, #20]	@ (8002bf4 <LL_InitTick+0x30>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002be2:	4b04      	ldr	r3, [pc, #16]	@ (8002bf4 <LL_InitTick+0x30>)
 8002be4:	2205      	movs	r2, #5
 8002be6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8002be8:	bf00      	nop
 8002bea:	370c      	adds	r7, #12
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr
 8002bf4:	e000e010 	.word	0xe000e010

08002bf8 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b082      	sub	sp, #8
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8002c00:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002c04:	6878      	ldr	r0, [r7, #4]
 8002c06:	f7ff ffdd 	bl	8002bc4 <LL_InitTick>
}
 8002c0a:	bf00      	nop
 8002c0c:	3708      	adds	r7, #8
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}
	...

08002c14 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b083      	sub	sp, #12
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8002c1c:	4a04      	ldr	r2, [pc, #16]	@ (8002c30 <LL_SetSystemCoreClock+0x1c>)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6013      	str	r3, [r2, #0]
}
 8002c22:	bf00      	nop
 8002c24:	370c      	adds	r7, #12
 8002c26:	46bd      	mov	sp, r7
 8002c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2c:	4770      	bx	lr
 8002c2e:	bf00      	nop
 8002c30:	20000000 	.word	0x20000000

08002c34 <memset>:
 8002c34:	4402      	add	r2, r0
 8002c36:	4603      	mov	r3, r0
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d100      	bne.n	8002c3e <memset+0xa>
 8002c3c:	4770      	bx	lr
 8002c3e:	f803 1b01 	strb.w	r1, [r3], #1
 8002c42:	e7f9      	b.n	8002c38 <memset+0x4>

08002c44 <__libc_init_array>:
 8002c44:	b570      	push	{r4, r5, r6, lr}
 8002c46:	4d0d      	ldr	r5, [pc, #52]	@ (8002c7c <__libc_init_array+0x38>)
 8002c48:	4c0d      	ldr	r4, [pc, #52]	@ (8002c80 <__libc_init_array+0x3c>)
 8002c4a:	1b64      	subs	r4, r4, r5
 8002c4c:	10a4      	asrs	r4, r4, #2
 8002c4e:	2600      	movs	r6, #0
 8002c50:	42a6      	cmp	r6, r4
 8002c52:	d109      	bne.n	8002c68 <__libc_init_array+0x24>
 8002c54:	4d0b      	ldr	r5, [pc, #44]	@ (8002c84 <__libc_init_array+0x40>)
 8002c56:	4c0c      	ldr	r4, [pc, #48]	@ (8002c88 <__libc_init_array+0x44>)
 8002c58:	f000 f818 	bl	8002c8c <_init>
 8002c5c:	1b64      	subs	r4, r4, r5
 8002c5e:	10a4      	asrs	r4, r4, #2
 8002c60:	2600      	movs	r6, #0
 8002c62:	42a6      	cmp	r6, r4
 8002c64:	d105      	bne.n	8002c72 <__libc_init_array+0x2e>
 8002c66:	bd70      	pop	{r4, r5, r6, pc}
 8002c68:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c6c:	4798      	blx	r3
 8002c6e:	3601      	adds	r6, #1
 8002c70:	e7ee      	b.n	8002c50 <__libc_init_array+0xc>
 8002c72:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c76:	4798      	blx	r3
 8002c78:	3601      	adds	r6, #1
 8002c7a:	e7f2      	b.n	8002c62 <__libc_init_array+0x1e>
 8002c7c:	08002cd4 	.word	0x08002cd4
 8002c80:	08002cd4 	.word	0x08002cd4
 8002c84:	08002cd4 	.word	0x08002cd4
 8002c88:	08002cd8 	.word	0x08002cd8

08002c8c <_init>:
 8002c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c8e:	bf00      	nop
 8002c90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c92:	bc08      	pop	{r3}
 8002c94:	469e      	mov	lr, r3
 8002c96:	4770      	bx	lr

08002c98 <_fini>:
 8002c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c9a:	bf00      	nop
 8002c9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c9e:	bc08      	pop	{r3}
 8002ca0:	469e      	mov	lr, r3
 8002ca2:	4770      	bx	lr
