# compile vhdl design source files
vhdl xil_defaultlib  "../../../../lab1.srcs/sim_1/new/bcd_tb.vhd"

# Do not sort compile order
nosort
