Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Mon May 30 18:56:16 2022
| Host         : Mubarak-XPS15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rx_tx_shell_timing_summary_routed.rpt -pb rx_tx_shell_timing_summary_routed.pb -rpx rx_tx_shell_timing_summary_routed.rpx -warn_on_violation
| Design       : rx_tx_shell
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.222        0.000                      0                  569        0.160        0.000                      0                  569        4.500        0.000                       0                   267  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.222        0.000                      0                  569        0.160        0.000                      0                  569        4.500        0.000                       0                   267  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.222ns  (required time - arrival time)
  Source:                 transmitter/q_size_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/r_addr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 0.952ns (18.394%)  route 4.224ns (81.606%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.638     5.159    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  transmitter/q_size_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  transmitter/q_size_reg[11]/Q
                         net (fo=3, routed)           0.821     6.436    transmitter/q_size_reg[11]
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.124     6.560 r  transmitter/Baud_Counter[13]_i_7/O
                         net (fo=1, routed)           0.406     6.967    transmitter/Baud_Counter[13]_i_7_n_0
    SLICE_X1Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.091 r  transmitter/Baud_Counter[13]_i_3/O
                         net (fo=12, routed)          0.946     8.037    transmitter/Baud_Counter[13]_i_3_n_0
    SLICE_X5Y4           LUT4 (Prop_lut4_I1_O)        0.124     8.161 r  transmitter/Baud_Counter[13]_i_1/O
                         net (fo=154, routed)         1.290     9.451    transmitter/Baud_Counter0
    SLICE_X7Y8           LUT3 (Prop_lut3_I0_O)        0.124     9.575 r  transmitter/r_addr[31]_i_1/O
                         net (fo=31, routed)          0.760    10.335    transmitter/r_addr[31]_i_1_n_0
    SLICE_X6Y9           FDRE                                         r  transmitter/r_addr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.515    14.856    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X6Y9           FDRE                                         r  transmitter/r_addr_reg[17]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X6Y9           FDRE (Setup_fdre_C_R)       -0.524    14.557    transmitter/r_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  4.222    

Slack (MET) :             4.222ns  (required time - arrival time)
  Source:                 transmitter/q_size_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/r_addr_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 0.952ns (18.394%)  route 4.224ns (81.606%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.638     5.159    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  transmitter/q_size_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  transmitter/q_size_reg[11]/Q
                         net (fo=3, routed)           0.821     6.436    transmitter/q_size_reg[11]
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.124     6.560 r  transmitter/Baud_Counter[13]_i_7/O
                         net (fo=1, routed)           0.406     6.967    transmitter/Baud_Counter[13]_i_7_n_0
    SLICE_X1Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.091 r  transmitter/Baud_Counter[13]_i_3/O
                         net (fo=12, routed)          0.946     8.037    transmitter/Baud_Counter[13]_i_3_n_0
    SLICE_X5Y4           LUT4 (Prop_lut4_I1_O)        0.124     8.161 r  transmitter/Baud_Counter[13]_i_1/O
                         net (fo=154, routed)         1.290     9.451    transmitter/Baud_Counter0
    SLICE_X7Y8           LUT3 (Prop_lut3_I0_O)        0.124     9.575 r  transmitter/r_addr[31]_i_1/O
                         net (fo=31, routed)          0.760    10.335    transmitter/r_addr[31]_i_1_n_0
    SLICE_X6Y9           FDRE                                         r  transmitter/r_addr_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.515    14.856    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X6Y9           FDRE                                         r  transmitter/r_addr_reg[18]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X6Y9           FDRE (Setup_fdre_C_R)       -0.524    14.557    transmitter/r_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  4.222    

Slack (MET) :             4.222ns  (required time - arrival time)
  Source:                 transmitter/q_size_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/r_addr_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 0.952ns (18.394%)  route 4.224ns (81.606%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.638     5.159    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  transmitter/q_size_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  transmitter/q_size_reg[11]/Q
                         net (fo=3, routed)           0.821     6.436    transmitter/q_size_reg[11]
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.124     6.560 r  transmitter/Baud_Counter[13]_i_7/O
                         net (fo=1, routed)           0.406     6.967    transmitter/Baud_Counter[13]_i_7_n_0
    SLICE_X1Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.091 r  transmitter/Baud_Counter[13]_i_3/O
                         net (fo=12, routed)          0.946     8.037    transmitter/Baud_Counter[13]_i_3_n_0
    SLICE_X5Y4           LUT4 (Prop_lut4_I1_O)        0.124     8.161 r  transmitter/Baud_Counter[13]_i_1/O
                         net (fo=154, routed)         1.290     9.451    transmitter/Baud_Counter0
    SLICE_X7Y8           LUT3 (Prop_lut3_I0_O)        0.124     9.575 r  transmitter/r_addr[31]_i_1/O
                         net (fo=31, routed)          0.760    10.335    transmitter/r_addr[31]_i_1_n_0
    SLICE_X6Y9           FDRE                                         r  transmitter/r_addr_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.515    14.856    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X6Y9           FDRE                                         r  transmitter/r_addr_reg[19]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X6Y9           FDRE (Setup_fdre_C_R)       -0.524    14.557    transmitter/r_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  4.222    

Slack (MET) :             4.222ns  (required time - arrival time)
  Source:                 transmitter/q_size_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/r_addr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 0.952ns (18.394%)  route 4.224ns (81.606%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.638     5.159    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  transmitter/q_size_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  transmitter/q_size_reg[11]/Q
                         net (fo=3, routed)           0.821     6.436    transmitter/q_size_reg[11]
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.124     6.560 r  transmitter/Baud_Counter[13]_i_7/O
                         net (fo=1, routed)           0.406     6.967    transmitter/Baud_Counter[13]_i_7_n_0
    SLICE_X1Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.091 r  transmitter/Baud_Counter[13]_i_3/O
                         net (fo=12, routed)          0.946     8.037    transmitter/Baud_Counter[13]_i_3_n_0
    SLICE_X5Y4           LUT4 (Prop_lut4_I1_O)        0.124     8.161 r  transmitter/Baud_Counter[13]_i_1/O
                         net (fo=154, routed)         1.290     9.451    transmitter/Baud_Counter0
    SLICE_X7Y8           LUT3 (Prop_lut3_I0_O)        0.124     9.575 r  transmitter/r_addr[31]_i_1/O
                         net (fo=31, routed)          0.760    10.335    transmitter/r_addr[31]_i_1_n_0
    SLICE_X6Y9           FDRE                                         r  transmitter/r_addr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.515    14.856    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X6Y9           FDRE                                         r  transmitter/r_addr_reg[20]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X6Y9           FDRE (Setup_fdre_C_R)       -0.524    14.557    transmitter/r_addr_reg[20]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  4.222    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 transmitter/q_size_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/r_addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.157ns  (logic 0.952ns (18.459%)  route 4.205ns (81.541%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.638     5.159    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  transmitter/q_size_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  transmitter/q_size_reg[11]/Q
                         net (fo=3, routed)           0.821     6.436    transmitter/q_size_reg[11]
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.124     6.560 r  transmitter/Baud_Counter[13]_i_7/O
                         net (fo=1, routed)           0.406     6.967    transmitter/Baud_Counter[13]_i_7_n_0
    SLICE_X1Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.091 r  transmitter/Baud_Counter[13]_i_3/O
                         net (fo=12, routed)          0.946     8.037    transmitter/Baud_Counter[13]_i_3_n_0
    SLICE_X5Y4           LUT4 (Prop_lut4_I1_O)        0.124     8.161 r  transmitter/Baud_Counter[13]_i_1/O
                         net (fo=154, routed)         1.290     9.451    transmitter/Baud_Counter0
    SLICE_X7Y8           LUT3 (Prop_lut3_I0_O)        0.124     9.575 r  transmitter/r_addr[31]_i_1/O
                         net (fo=31, routed)          0.742    10.317    transmitter/r_addr[31]_i_1_n_0
    SLICE_X6Y5           FDRE                                         r  transmitter/r_addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.517    14.858    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X6Y5           FDRE                                         r  transmitter/r_addr_reg[1]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y5           FDRE (Setup_fdre_C_R)       -0.524    14.559    transmitter/r_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 transmitter/q_size_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/r_addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.157ns  (logic 0.952ns (18.459%)  route 4.205ns (81.541%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.638     5.159    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  transmitter/q_size_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  transmitter/q_size_reg[11]/Q
                         net (fo=3, routed)           0.821     6.436    transmitter/q_size_reg[11]
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.124     6.560 r  transmitter/Baud_Counter[13]_i_7/O
                         net (fo=1, routed)           0.406     6.967    transmitter/Baud_Counter[13]_i_7_n_0
    SLICE_X1Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.091 r  transmitter/Baud_Counter[13]_i_3/O
                         net (fo=12, routed)          0.946     8.037    transmitter/Baud_Counter[13]_i_3_n_0
    SLICE_X5Y4           LUT4 (Prop_lut4_I1_O)        0.124     8.161 r  transmitter/Baud_Counter[13]_i_1/O
                         net (fo=154, routed)         1.290     9.451    transmitter/Baud_Counter0
    SLICE_X7Y8           LUT3 (Prop_lut3_I0_O)        0.124     9.575 r  transmitter/r_addr[31]_i_1/O
                         net (fo=31, routed)          0.742    10.317    transmitter/r_addr[31]_i_1_n_0
    SLICE_X6Y5           FDRE                                         r  transmitter/r_addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.517    14.858    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X6Y5           FDRE                                         r  transmitter/r_addr_reg[2]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y5           FDRE (Setup_fdre_C_R)       -0.524    14.559    transmitter/r_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 transmitter/q_size_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/r_addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.157ns  (logic 0.952ns (18.459%)  route 4.205ns (81.541%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.638     5.159    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  transmitter/q_size_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  transmitter/q_size_reg[11]/Q
                         net (fo=3, routed)           0.821     6.436    transmitter/q_size_reg[11]
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.124     6.560 r  transmitter/Baud_Counter[13]_i_7/O
                         net (fo=1, routed)           0.406     6.967    transmitter/Baud_Counter[13]_i_7_n_0
    SLICE_X1Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.091 r  transmitter/Baud_Counter[13]_i_3/O
                         net (fo=12, routed)          0.946     8.037    transmitter/Baud_Counter[13]_i_3_n_0
    SLICE_X5Y4           LUT4 (Prop_lut4_I1_O)        0.124     8.161 r  transmitter/Baud_Counter[13]_i_1/O
                         net (fo=154, routed)         1.290     9.451    transmitter/Baud_Counter0
    SLICE_X7Y8           LUT3 (Prop_lut3_I0_O)        0.124     9.575 r  transmitter/r_addr[31]_i_1/O
                         net (fo=31, routed)          0.742    10.317    transmitter/r_addr[31]_i_1_n_0
    SLICE_X6Y5           FDRE                                         r  transmitter/r_addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.517    14.858    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X6Y5           FDRE                                         r  transmitter/r_addr_reg[3]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y5           FDRE (Setup_fdre_C_R)       -0.524    14.559    transmitter/r_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 transmitter/q_size_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/r_addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.157ns  (logic 0.952ns (18.459%)  route 4.205ns (81.541%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.638     5.159    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  transmitter/q_size_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  transmitter/q_size_reg[11]/Q
                         net (fo=3, routed)           0.821     6.436    transmitter/q_size_reg[11]
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.124     6.560 r  transmitter/Baud_Counter[13]_i_7/O
                         net (fo=1, routed)           0.406     6.967    transmitter/Baud_Counter[13]_i_7_n_0
    SLICE_X1Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.091 r  transmitter/Baud_Counter[13]_i_3/O
                         net (fo=12, routed)          0.946     8.037    transmitter/Baud_Counter[13]_i_3_n_0
    SLICE_X5Y4           LUT4 (Prop_lut4_I1_O)        0.124     8.161 r  transmitter/Baud_Counter[13]_i_1/O
                         net (fo=154, routed)         1.290     9.451    transmitter/Baud_Counter0
    SLICE_X7Y8           LUT3 (Prop_lut3_I0_O)        0.124     9.575 r  transmitter/r_addr[31]_i_1/O
                         net (fo=31, routed)          0.742    10.317    transmitter/r_addr[31]_i_1_n_0
    SLICE_X6Y5           FDRE                                         r  transmitter/r_addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.517    14.858    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X6Y5           FDRE                                         r  transmitter/r_addr_reg[4]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y5           FDRE (Setup_fdre_C_R)       -0.524    14.559    transmitter/r_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.283ns  (required time - arrival time)
  Source:                 transmitter/q_size_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/r_addr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 0.952ns (18.608%)  route 4.164ns (81.392%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.638     5.159    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  transmitter/q_size_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  transmitter/q_size_reg[11]/Q
                         net (fo=3, routed)           0.821     6.436    transmitter/q_size_reg[11]
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.124     6.560 r  transmitter/Baud_Counter[13]_i_7/O
                         net (fo=1, routed)           0.406     6.967    transmitter/Baud_Counter[13]_i_7_n_0
    SLICE_X1Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.091 r  transmitter/Baud_Counter[13]_i_3/O
                         net (fo=12, routed)          0.946     8.037    transmitter/Baud_Counter[13]_i_3_n_0
    SLICE_X5Y4           LUT4 (Prop_lut4_I1_O)        0.124     8.161 r  transmitter/Baud_Counter[13]_i_1/O
                         net (fo=154, routed)         1.290     9.451    transmitter/Baud_Counter0
    SLICE_X7Y8           LUT3 (Prop_lut3_I0_O)        0.124     9.575 r  transmitter/r_addr[31]_i_1/O
                         net (fo=31, routed)          0.701    10.275    transmitter/r_addr[31]_i_1_n_0
    SLICE_X6Y6           FDRE                                         r  transmitter/r_addr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.517    14.858    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  transmitter/r_addr_reg[5]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y6           FDRE (Setup_fdre_C_R)       -0.524    14.559    transmitter/r_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  4.283    

Slack (MET) :             4.283ns  (required time - arrival time)
  Source:                 transmitter/q_size_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/r_addr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 0.952ns (18.608%)  route 4.164ns (81.392%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.638     5.159    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  transmitter/q_size_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  transmitter/q_size_reg[11]/Q
                         net (fo=3, routed)           0.821     6.436    transmitter/q_size_reg[11]
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.124     6.560 r  transmitter/Baud_Counter[13]_i_7/O
                         net (fo=1, routed)           0.406     6.967    transmitter/Baud_Counter[13]_i_7_n_0
    SLICE_X1Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.091 r  transmitter/Baud_Counter[13]_i_3/O
                         net (fo=12, routed)          0.946     8.037    transmitter/Baud_Counter[13]_i_3_n_0
    SLICE_X5Y4           LUT4 (Prop_lut4_I1_O)        0.124     8.161 r  transmitter/Baud_Counter[13]_i_1/O
                         net (fo=154, routed)         1.290     9.451    transmitter/Baud_Counter0
    SLICE_X7Y8           LUT3 (Prop_lut3_I0_O)        0.124     9.575 r  transmitter/r_addr[31]_i_1/O
                         net (fo=31, routed)          0.701    10.275    transmitter/r_addr[31]_i_1_n_0
    SLICE_X6Y6           FDRE                                         r  transmitter/r_addr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.517    14.858    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  transmitter/r_addr_reg[6]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y6           FDRE (Setup_fdre_C_R)       -0.524    14.559    transmitter/r_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  4.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 transmitter/Shift_Reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/Shift_Reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.206%)  route 0.101ns (41.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.475    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  transmitter/Shift_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  transmitter/Shift_Reg_reg[1]/Q
                         net (fo=1, routed)           0.101     1.717    transmitter/Shift_Reg[0]
    SLICE_X5Y8           FDRE                                         r  transmitter/Shift_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.990    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X5Y8           FDRE                                         r  transmitter/Shift_Reg_reg[0]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.066     1.557    transmitter/Shift_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 receiver/shift_register_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/Rx_Data_Out_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.415%)  route 0.139ns (49.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.594     1.477    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X5Y2           FDSE                                         r  receiver/shift_register_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.141     1.618 r  receiver/shift_register_reg[3]/Q
                         net (fo=3, routed)           0.139     1.757    receiver/p_0_in[2]
    SLICE_X2Y2           FDRE                                         r  receiver/Rx_Data_Out_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.867     1.994    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  receiver/Rx_Data_Out_reg[2]_lopt_replica/C
                         clock pessimism             -0.478     1.516    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.063     1.579    receiver/Rx_Data_Out_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 receiver/shift_register_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/Rx_Data_Out_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.521%)  route 0.138ns (49.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.594     1.477    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X5Y2           FDSE                                         r  receiver/shift_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.141     1.618 r  receiver/shift_register_reg[1]/Q
                         net (fo=3, routed)           0.138     1.756    receiver/p_0_in[0]
    SLICE_X2Y2           FDRE                                         r  receiver/Rx_Data_Out_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.867     1.994    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  receiver/Rx_Data_Out_reg[0]_lopt_replica/C
                         clock pessimism             -0.478     1.516    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.059     1.575    receiver/Rx_Data_Out_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 receiver/shift_register_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/Rx_Data_Out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.594     1.477    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X5Y2           FDSE                                         r  receiver/shift_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.141     1.618 r  receiver/shift_register_reg[1]/Q
                         net (fo=3, routed)           0.124     1.742    receiver/p_0_in[0]
    SLICE_X4Y3           FDRE                                         r  receiver/Rx_Data_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.864     1.991    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X4Y3           FDRE                                         r  receiver/Rx_Data_Out_reg[0]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X4Y3           FDRE (Hold_fdre_C_D)         0.066     1.558    receiver/Rx_Data_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 receiver/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/bit_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.144%)  route 0.120ns (38.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.594     1.477    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  receiver/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  receiver/bit_count_reg[0]/Q
                         net (fo=6, routed)           0.120     1.738    receiver/bit_count_reg__0[0]
    SLICE_X4Y0           LUT3 (Prop_lut3_I0_O)        0.048     1.786 r  receiver/bit_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.786    receiver/plusOp[2]
    SLICE_X4Y0           FDRE                                         r  receiver/bit_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.865     1.992    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X4Y0           FDRE                                         r  receiver/bit_count_reg[2]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X4Y0           FDRE (Hold_fdre_C_D)         0.107     1.597    receiver/bit_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 transmitter/tc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/Shift_Reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.849%)  route 0.140ns (40.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.565     1.448    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X8Y8           FDRE                                         r  transmitter/tc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.164     1.612 r  transmitter/tc_reg/Q
                         net (fo=4, routed)           0.140     1.752    transmitter/tc
    SLICE_X10Y8          LUT3 (Prop_lut3_I1_O)        0.045     1.797 r  transmitter/Shift_Reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.797    transmitter/Shift_Reg[9]_i_1_n_0
    SLICE_X10Y8          FDRE                                         r  transmitter/Shift_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.835     1.962    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X10Y8          FDRE                                         r  transmitter/Shift_Reg_reg[9]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X10Y8          FDRE (Hold_fdre_C_D)         0.120     1.604    transmitter/Shift_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 receiver/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/bit_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.594     1.477    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  receiver/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  receiver/bit_count_reg[0]/Q
                         net (fo=6, routed)           0.120     1.738    receiver/bit_count_reg__0[0]
    SLICE_X4Y0           LUT2 (Prop_lut2_I0_O)        0.045     1.783 r  receiver/bit_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.783    receiver/plusOp[1]
    SLICE_X4Y0           FDRE                                         r  receiver/bit_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.865     1.992    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X4Y0           FDRE                                         r  receiver/bit_count_reg[1]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X4Y0           FDRE (Hold_fdre_C_D)         0.091     1.581    receiver/bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 receiver/shift_register_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/Rx_Data_Out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.120%)  route 0.172ns (54.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.594     1.477    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X5Y1           FDSE                                         r  receiver/shift_register_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDSE (Prop_fdse_C_Q)         0.141     1.618 r  receiver/shift_register_reg[7]/Q
                         net (fo=3, routed)           0.172     1.790    receiver/p_0_in[6]
    SLICE_X7Y4           FDRE                                         r  receiver/Rx_Data_Out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.864     1.991    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  receiver/Rx_Data_Out_reg[6]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X7Y4           FDRE (Hold_fdre_C_D)         0.070     1.562    receiver/Rx_Data_Out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 transmitter/Shift_Reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/Shift_Reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.475    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  transmitter/Shift_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  transmitter/Shift_Reg_reg[2]/Q
                         net (fo=1, routed)           0.136     1.752    transmitter/Shift_Reg_reg_n_0_[2]
    SLICE_X7Y7           LUT5 (Prop_lut5_I4_O)        0.045     1.797 r  transmitter/Shift_Reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.797    transmitter/Shift_Reg[1]
    SLICE_X7Y7           FDRE                                         r  transmitter/Shift_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.990    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  transmitter/Shift_Reg_reg[1]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X7Y7           FDRE (Hold_fdre_C_D)         0.092     1.567    transmitter/Shift_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 receiver/shift_register_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/shift_register_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.118%)  route 0.186ns (56.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.594     1.477    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X5Y1           FDSE                                         r  receiver/shift_register_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDSE (Prop_fdse_C_Q)         0.141     1.618 r  receiver/shift_register_reg[7]/Q
                         net (fo=3, routed)           0.186     1.804    receiver/p_0_in[6]
    SLICE_X5Y2           FDSE                                         r  receiver/shift_register_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.865     1.992    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X5Y2           FDSE                                         r  receiver/shift_register_reg[6]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X5Y2           FDSE (Hold_fdse_C_D)         0.076     1.569    receiver/shift_register_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_ext_port }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_ext_port_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y4     receiver/baud_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y1     receiver/baud_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y1     receiver/baud_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y1     receiver/baud_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y2     receiver/baud_count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y2     receiver/baud_count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y2     receiver/baud_count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y2     receiver/baud_count_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y3     receiver/baud_count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    transmitter/Baud_Counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    transmitter/Baud_Counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    transmitter/Baud_Counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    transmitter/Baud_Counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    transmitter/Baud_Counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    transmitter/Baud_Counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y7     transmitter/Shift_Reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y7     transmitter/Shift_Reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y7     transmitter/Shift_Reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y9    transmitter/num_bits_sent_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     receiver/baud_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y1     receiver/baud_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y1     receiver/baud_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y1     receiver/baud_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     receiver/baud_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     receiver/baud_count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     receiver/baud_count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     receiver/baud_count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3     receiver/baud_count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3     receiver/baud_count_reg[9]/C



