{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 01 01:23:04 2018 " "Info: Processing started: Sat Dec 01 01:23:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off openmips_min_sopc_tb -c openmips_min_sopc_tb " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off openmips_min_sopc_tb -c openmips_min_sopc_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../openmips_min_sopc.v" "" { Text "D:/prog10/Desktop/project/openmips_min_sopc.v" 40 -1 0 } } { "c:/program files/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register openmips:openmips0\|if_id:if_id0\|id_inst\[7\] register openmips:openmips0\|id_ex:id_ex0\|ex_reg2\[3\] 119.66 MHz 8.357 ns Internal " "Info: Clock \"clk\" has Internal fmax of 119.66 MHz between source register \"openmips:openmips0\|if_id:if_id0\|id_inst\[7\]\" and destination register \"openmips:openmips0\|id_ex:id_ex0\|ex_reg2\[3\]\" (period= 8.357 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.914 ns + Longest register register " "Info: + Longest register to register delay is 7.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns openmips:openmips0\|if_id:if_id0\|id_inst\[7\] 1 REG LC_X6_Y6_N4 29 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y6_N4; Fanout = 29; REG Node = 'openmips:openmips0\|if_id:if_id0\|id_inst\[7\]'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|if_id:if_id0|id_inst[7] } "NODE_NAME" } } { "../if_id.v" "" { Text "D:/prog10/Desktop/project/if_id.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.125 ns) 1.413 ns openmips:openmips0\|id:id0\|always2~4 2 COMB LC_X6_Y6_N1 1 " "Info: 2: + IC(1.288 ns) + CELL(0.125 ns) = 1.413 ns; Loc. = LC_X6_Y6_N1; Fanout = 1; COMB Node = 'openmips:openmips0\|id:id0\|always2~4'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.413 ns" { openmips:openmips0|if_id:if_id0|id_inst[7] openmips:openmips0|id:id0|always2~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.571 ns) 2.724 ns openmips:openmips0\|id:id0\|always2~6 3 COMB LC_X7_Y6_N9 11 " "Info: 3: + IC(0.740 ns) + CELL(0.571 ns) = 2.724 ns; Loc. = LC_X7_Y6_N9; Fanout = 11; COMB Node = 'openmips:openmips0\|id:id0\|always2~6'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { openmips:openmips0|id:id0|always2~4 openmips:openmips0|id:id0|always2~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.125 ns) 4.360 ns openmips:openmips0\|id_ex:id_ex0\|ex_reg2\[6\]~24 4 COMB LC_X10_Y5_N7 1 " "Info: 4: + IC(1.511 ns) + CELL(0.125 ns) = 4.360 ns; Loc. = LC_X10_Y5_N7; Fanout = 1; COMB Node = 'openmips:openmips0\|id_ex:id_ex0\|ex_reg2\[6\]~24'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { openmips:openmips0|id:id0|always2~6 openmips:openmips0|id_ex:id_ex0|ex_reg2[6]~24 } "NODE_NAME" } } { "../id_ex.v" "" { Text "D:/prog10/Desktop/project/id_ex.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.462 ns) 5.280 ns openmips:openmips0\|id_ex:id_ex0\|ex_reg2\[6\]~25 5 COMB LC_X10_Y5_N0 8 " "Info: 5: + IC(0.458 ns) + CELL(0.462 ns) = 5.280 ns; Loc. = LC_X10_Y5_N0; Fanout = 8; COMB Node = 'openmips:openmips0\|id_ex:id_ex0\|ex_reg2\[6\]~25'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { openmips:openmips0|id_ex:id_ex0|ex_reg2[6]~24 openmips:openmips0|id_ex:id_ex0|ex_reg2[6]~25 } "NODE_NAME" } } { "../id_ex.v" "" { Text "D:/prog10/Desktop/project/id_ex.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(1.100 ns) 7.914 ns openmips:openmips0\|id_ex:id_ex0\|ex_reg2\[3\] 6 REG LC_X9_Y4_N3 2 " "Info: 6: + IC(1.534 ns) + CELL(1.100 ns) = 7.914 ns; Loc. = LC_X9_Y4_N3; Fanout = 2; REG Node = 'openmips:openmips0\|id_ex:id_ex0\|ex_reg2\[3\]'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.634 ns" { openmips:openmips0|id_ex:id_ex0|ex_reg2[6]~25 openmips:openmips0|id_ex:id_ex0|ex_reg2[3] } "NODE_NAME" } } { "../id_ex.v" "" { Text "D:/prog10/Desktop/project/id_ex.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.383 ns ( 30.11 % ) " "Info: Total cell delay = 2.383 ns ( 30.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.531 ns ( 69.89 % ) " "Info: Total interconnect delay = 5.531 ns ( 69.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.914 ns" { openmips:openmips0|if_id:if_id0|id_inst[7] openmips:openmips0|id:id0|always2~4 openmips:openmips0|id:id0|always2~6 openmips:openmips0|id_ex:id_ex0|ex_reg2[6]~24 openmips:openmips0|id_ex:id_ex0|ex_reg2[6]~25 openmips:openmips0|id_ex:id_ex0|ex_reg2[3] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.914 ns" { openmips:openmips0|if_id:if_id0|id_inst[7] {} openmips:openmips0|id:id0|always2~4 {} openmips:openmips0|id:id0|always2~6 {} openmips:openmips0|id_ex:id_ex0|ex_reg2[6]~24 {} openmips:openmips0|id_ex:id_ex0|ex_reg2[6]~25 {} openmips:openmips0|id_ex:id_ex0|ex_reg2[3] {} } { 0.000ns 1.288ns 0.740ns 1.511ns 0.458ns 1.534ns } { 0.000ns 0.125ns 0.571ns 0.125ns 0.462ns 1.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.302 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_12 152 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_12; Fanout = 152; CLK Node = 'clk'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../openmips_min_sopc.v" "" { Text "D:/prog10/Desktop/project/openmips_min_sopc.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.574 ns) 2.302 ns openmips:openmips0\|id_ex:id_ex0\|ex_reg2\[3\] 2 REG LC_X9_Y4_N3 2 " "Info: 2: + IC(1.001 ns) + CELL(0.574 ns) = 2.302 ns; Loc. = LC_X9_Y4_N3; Fanout = 2; REG Node = 'openmips:openmips0\|id_ex:id_ex0\|ex_reg2\[3\]'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk openmips:openmips0|id_ex:id_ex0|ex_reg2[3] } "NODE_NAME" } } { "../id_ex.v" "" { Text "D:/prog10/Desktop/project/id_ex.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 56.52 % ) " "Info: Total cell delay = 1.301 ns ( 56.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 43.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 43.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|id_ex:id_ex0|ex_reg2[3] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|id_ex:id_ex0|ex_reg2[3] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.302 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_12 152 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_12; Fanout = 152; CLK Node = 'clk'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../openmips_min_sopc.v" "" { Text "D:/prog10/Desktop/project/openmips_min_sopc.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.574 ns) 2.302 ns openmips:openmips0\|if_id:if_id0\|id_inst\[7\] 2 REG LC_X6_Y6_N4 29 " "Info: 2: + IC(1.001 ns) + CELL(0.574 ns) = 2.302 ns; Loc. = LC_X6_Y6_N4; Fanout = 29; REG Node = 'openmips:openmips0\|if_id:if_id0\|id_inst\[7\]'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk openmips:openmips0|if_id:if_id0|id_inst[7] } "NODE_NAME" } } { "../if_id.v" "" { Text "D:/prog10/Desktop/project/if_id.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 56.52 % ) " "Info: Total cell delay = 1.301 ns ( 56.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 43.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 43.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|if_id:if_id0|id_inst[7] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|if_id:if_id0|id_inst[7] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|id_ex:id_ex0|ex_reg2[3] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|id_ex:id_ex0|ex_reg2[3] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|if_id:if_id0|id_inst[7] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|if_id:if_id0|id_inst[7] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "../if_id.v" "" { Text "D:/prog10/Desktop/project/if_id.v" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "../id_ex.v" "" { Text "D:/prog10/Desktop/project/id_ex.v" 64 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.914 ns" { openmips:openmips0|if_id:if_id0|id_inst[7] openmips:openmips0|id:id0|always2~4 openmips:openmips0|id:id0|always2~6 openmips:openmips0|id_ex:id_ex0|ex_reg2[6]~24 openmips:openmips0|id_ex:id_ex0|ex_reg2[6]~25 openmips:openmips0|id_ex:id_ex0|ex_reg2[3] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.914 ns" { openmips:openmips0|if_id:if_id0|id_inst[7] {} openmips:openmips0|id:id0|always2~4 {} openmips:openmips0|id:id0|always2~6 {} openmips:openmips0|id_ex:id_ex0|ex_reg2[6]~24 {} openmips:openmips0|id_ex:id_ex0|ex_reg2[6]~25 {} openmips:openmips0|id_ex:id_ex0|ex_reg2[3] {} } { 0.000ns 1.288ns 0.740ns 1.511ns 0.458ns 1.534ns } { 0.000ns 0.125ns 0.571ns 0.125ns 0.462ns 1.100ns } "" } } { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|id_ex:id_ex0|ex_reg2[3] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|id_ex:id_ex0|ex_reg2[3] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|if_id:if_id0|id_inst[7] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|if_id:if_id0|id_inst[7] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "openmips:openmips0\|id_ex:id_ex0\|ex_reg2\[10\] rst clk 7.607 ns register " "Info: tsu for register \"openmips:openmips0\|id_ex:id_ex0\|ex_reg2\[10\]\" (data pin = \"rst\", clock pin = \"clk\") is 7.607 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.701 ns + Longest pin register " "Info: + Longest pin to register delay is 9.701 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns rst 1 PIN PIN_34 156 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_34; Fanout = 156; PIN Node = 'rst'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "../openmips_min_sopc.v" "" { Text "D:/prog10/Desktop/project/openmips_min_sopc.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.034 ns) + CELL(0.571 ns) 3.313 ns openmips:openmips0\|id:id0\|reg2_addr_o\[2\]~3 2 COMB LC_X5_Y6_N9 13 " "Info: 2: + IC(2.034 ns) + CELL(0.571 ns) = 3.313 ns; Loc. = LC_X5_Y6_N9; Fanout = 13; COMB Node = 'openmips:openmips0\|id:id0\|reg2_addr_o\[2\]~3'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { rst openmips:openmips0|id:id0|reg2_addr_o[2]~3 } "NODE_NAME" } } { "../id.v" "" { Text "D:/prog10/Desktop/project/id.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.195 ns) + CELL(0.319 ns) 4.827 ns openmips:openmips0\|regfile:regfile1\|always2~1 3 COMB LC_X7_Y6_N3 1 " "Info: 3: + IC(1.195 ns) + CELL(0.319 ns) = 4.827 ns; Loc. = LC_X7_Y6_N3; Fanout = 1; COMB Node = 'openmips:openmips0\|regfile:regfile1\|always2~1'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { openmips:openmips0|id:id0|reg2_addr_o[2]~3 openmips:openmips0|regfile:regfile1|always2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 5.143 ns openmips:openmips0\|id_ex:id_ex0\|ex_reg2\[6\]~18 4 COMB LC_X7_Y6_N4 15 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 5.143 ns; Loc. = LC_X7_Y6_N4; Fanout = 15; COMB Node = 'openmips:openmips0\|id_ex:id_ex0\|ex_reg2\[6\]~18'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { openmips:openmips0|regfile:regfile1|always2~1 openmips:openmips0|id_ex:id_ex0|ex_reg2[6]~18 } "NODE_NAME" } } { "../id_ex.v" "" { Text "D:/prog10/Desktop/project/id_ex.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.125 ns) 5.996 ns openmips:openmips0\|id_ex:id_ex0\|ex_reg2\[11\]~56 5 COMB LC_X7_Y6_N1 13 " "Info: 5: + IC(0.728 ns) + CELL(0.125 ns) = 5.996 ns; Loc. = LC_X7_Y6_N1; Fanout = 13; COMB Node = 'openmips:openmips0\|id_ex:id_ex0\|ex_reg2\[11\]~56'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { openmips:openmips0|id_ex:id_ex0|ex_reg2[6]~18 openmips:openmips0|id_ex:id_ex0|ex_reg2[11]~56 } "NODE_NAME" } } { "../id_ex.v" "" { Text "D:/prog10/Desktop/project/id_ex.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.256 ns) + CELL(0.319 ns) 7.571 ns openmips:openmips0\|id_ex:id_ex0\|ex_reg2~62 6 COMB LC_X4_Y6_N3 8 " "Info: 6: + IC(1.256 ns) + CELL(0.319 ns) = 7.571 ns; Loc. = LC_X4_Y6_N3; Fanout = 8; COMB Node = 'openmips:openmips0\|id_ex:id_ex0\|ex_reg2~62'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { openmips:openmips0|id_ex:id_ex0|ex_reg2[11]~56 openmips:openmips0|id_ex:id_ex0|ex_reg2~62 } "NODE_NAME" } } { "../id_ex.v" "" { Text "D:/prog10/Desktop/project/id_ex.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.467 ns) + CELL(0.663 ns) 9.701 ns openmips:openmips0\|id_ex:id_ex0\|ex_reg2\[10\] 7 REG LC_X6_Y7_N2 1 " "Info: 7: + IC(1.467 ns) + CELL(0.663 ns) = 9.701 ns; Loc. = LC_X6_Y7_N2; Fanout = 1; REG Node = 'openmips:openmips0\|id_ex:id_ex0\|ex_reg2\[10\]'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.130 ns" { openmips:openmips0|id_ex:id_ex0|ex_reg2~62 openmips:openmips0|id_ex:id_ex0|ex_reg2[10] } "NODE_NAME" } } { "../id_ex.v" "" { Text "D:/prog10/Desktop/project/id_ex.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.830 ns ( 29.17 % ) " "Info: Total cell delay = 2.830 ns ( 29.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.871 ns ( 70.83 % ) " "Info: Total interconnect delay = 6.871 ns ( 70.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.701 ns" { rst openmips:openmips0|id:id0|reg2_addr_o[2]~3 openmips:openmips0|regfile:regfile1|always2~1 openmips:openmips0|id_ex:id_ex0|ex_reg2[6]~18 openmips:openmips0|id_ex:id_ex0|ex_reg2[11]~56 openmips:openmips0|id_ex:id_ex0|ex_reg2~62 openmips:openmips0|id_ex:id_ex0|ex_reg2[10] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.701 ns" { rst {} rst~combout {} openmips:openmips0|id:id0|reg2_addr_o[2]~3 {} openmips:openmips0|regfile:regfile1|always2~1 {} openmips:openmips0|id_ex:id_ex0|ex_reg2[6]~18 {} openmips:openmips0|id_ex:id_ex0|ex_reg2[11]~56 {} openmips:openmips0|id_ex:id_ex0|ex_reg2~62 {} openmips:openmips0|id_ex:id_ex0|ex_reg2[10] {} } { 0.000ns 0.000ns 2.034ns 1.195ns 0.191ns 0.728ns 1.256ns 1.467ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.125ns 0.319ns 0.663ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "../id_ex.v" "" { Text "D:/prog10/Desktop/project/id_ex.v" 64 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.302 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_12 152 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_12; Fanout = 152; CLK Node = 'clk'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../openmips_min_sopc.v" "" { Text "D:/prog10/Desktop/project/openmips_min_sopc.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.574 ns) 2.302 ns openmips:openmips0\|id_ex:id_ex0\|ex_reg2\[10\] 2 REG LC_X6_Y7_N2 1 " "Info: 2: + IC(1.001 ns) + CELL(0.574 ns) = 2.302 ns; Loc. = LC_X6_Y7_N2; Fanout = 1; REG Node = 'openmips:openmips0\|id_ex:id_ex0\|ex_reg2\[10\]'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk openmips:openmips0|id_ex:id_ex0|ex_reg2[10] } "NODE_NAME" } } { "../id_ex.v" "" { Text "D:/prog10/Desktop/project/id_ex.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 56.52 % ) " "Info: Total cell delay = 1.301 ns ( 56.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 43.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 43.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|id_ex:id_ex0|ex_reg2[10] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|id_ex:id_ex0|ex_reg2[10] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.701 ns" { rst openmips:openmips0|id:id0|reg2_addr_o[2]~3 openmips:openmips0|regfile:regfile1|always2~1 openmips:openmips0|id_ex:id_ex0|ex_reg2[6]~18 openmips:openmips0|id_ex:id_ex0|ex_reg2[11]~56 openmips:openmips0|id_ex:id_ex0|ex_reg2~62 openmips:openmips0|id_ex:id_ex0|ex_reg2[10] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.701 ns" { rst {} rst~combout {} openmips:openmips0|id:id0|reg2_addr_o[2]~3 {} openmips:openmips0|regfile:regfile1|always2~1 {} openmips:openmips0|id_ex:id_ex0|ex_reg2[6]~18 {} openmips:openmips0|id_ex:id_ex0|ex_reg2[11]~56 {} openmips:openmips0|id_ex:id_ex0|ex_reg2~62 {} openmips:openmips0|id_ex:id_ex0|ex_reg2[10] {} } { 0.000ns 0.000ns 2.034ns 1.195ns 0.191ns 0.728ns 1.256ns 1.467ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.125ns 0.319ns 0.663ns } "" } } { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|id_ex:id_ex0|ex_reg2[10] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|id_ex:id_ex0|ex_reg2[10] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk register1\[14\] openmips:openmips0\|regfile:regfile1\|regs\[1\]\[14\] 6.114 ns register " "Info: tco from clock \"clk\" to destination pin \"register1\[14\]\" through register \"openmips:openmips0\|regfile:regfile1\|regs\[1\]\[14\]\" is 6.114 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.302 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_12 152 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_12; Fanout = 152; CLK Node = 'clk'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../openmips_min_sopc.v" "" { Text "D:/prog10/Desktop/project/openmips_min_sopc.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.574 ns) 2.302 ns openmips:openmips0\|regfile:regfile1\|regs\[1\]\[14\] 2 REG LC_X12_Y1_N4 3 " "Info: 2: + IC(1.001 ns) + CELL(0.574 ns) = 2.302 ns; Loc. = LC_X12_Y1_N4; Fanout = 3; REG Node = 'openmips:openmips0\|regfile:regfile1\|regs\[1\]\[14\]'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk openmips:openmips0|regfile:regfile1|regs[1][14] } "NODE_NAME" } } { "../regfile.v" "" { Text "D:/prog10/Desktop/project/regfile.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 56.52 % ) " "Info: Total cell delay = 1.301 ns ( 56.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 43.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 43.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|regfile:regfile1|regs[1][14] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|regfile:regfile1|regs[1][14] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "../regfile.v" "" { Text "D:/prog10/Desktop/project/regfile.v" 66 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.577 ns + Longest register pin " "Info: + Longest register to pin delay is 3.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns openmips:openmips0\|regfile:regfile1\|regs\[1\]\[14\] 1 REG LC_X12_Y1_N4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y1_N4; Fanout = 3; REG Node = 'openmips:openmips0\|regfile:regfile1\|regs\[1\]\[14\]'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|regfile:regfile1|regs[1][14] } "NODE_NAME" } } { "../regfile.v" "" { Text "D:/prog10/Desktop/project/regfile.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.123 ns) + CELL(1.454 ns) 3.577 ns register1\[14\] 2 PIN PIN_44 0 " "Info: 2: + IC(2.123 ns) + CELL(1.454 ns) = 3.577 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'register1\[14\]'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.577 ns" { openmips:openmips0|regfile:regfile1|regs[1][14] register1[14] } "NODE_NAME" } } { "../openmips_min_sopc.v" "" { Text "D:/prog10/Desktop/project/openmips_min_sopc.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 40.65 % ) " "Info: Total cell delay = 1.454 ns ( 40.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.123 ns ( 59.35 % ) " "Info: Total interconnect delay = 2.123 ns ( 59.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.577 ns" { openmips:openmips0|regfile:regfile1|regs[1][14] register1[14] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.577 ns" { openmips:openmips0|regfile:regfile1|regs[1][14] {} register1[14] {} } { 0.000ns 2.123ns } { 0.000ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|regfile:regfile1|regs[1][14] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|regfile:regfile1|regs[1][14] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.577 ns" { openmips:openmips0|regfile:regfile1|regs[1][14] register1[14] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.577 ns" { openmips:openmips0|regfile:regfile1|regs[1][14] {} register1[14] {} } { 0.000ns 2.123ns } { 0.000ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "openmips:openmips0\|ex_mem:ex_mem0\|mem_wd\[0\] rst clk -0.771 ns register " "Info: th for register \"openmips:openmips0\|ex_mem:ex_mem0\|mem_wd\[0\]\" (data pin = \"rst\", clock pin = \"clk\") is -0.771 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.302 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_12 152 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_12; Fanout = 152; CLK Node = 'clk'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../openmips_min_sopc.v" "" { Text "D:/prog10/Desktop/project/openmips_min_sopc.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.574 ns) 2.302 ns openmips:openmips0\|ex_mem:ex_mem0\|mem_wd\[0\] 2 REG LC_X7_Y6_N8 2 " "Info: 2: + IC(1.001 ns) + CELL(0.574 ns) = 2.302 ns; Loc. = LC_X7_Y6_N8; Fanout = 2; REG Node = 'openmips:openmips0\|ex_mem:ex_mem0\|mem_wd\[0\]'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk openmips:openmips0|ex_mem:ex_mem0|mem_wd[0] } "NODE_NAME" } } { "../ex_mem.v" "" { Text "D:/prog10/Desktop/project/ex_mem.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 56.52 % ) " "Info: Total cell delay = 1.301 ns ( 56.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 43.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 43.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|ex_mem:ex_mem0|mem_wd[0] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|ex_mem:ex_mem0|mem_wd[0] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "../ex_mem.v" "" { Text "D:/prog10/Desktop/project/ex_mem.v" 53 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.211 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns rst 1 PIN PIN_34 156 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_34; Fanout = 156; PIN Node = 'rst'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "../openmips_min_sopc.v" "" { Text "D:/prog10/Desktop/project/openmips_min_sopc.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.001 ns) + CELL(0.502 ns) 3.211 ns openmips:openmips0\|ex_mem:ex_mem0\|mem_wd\[0\] 2 REG LC_X7_Y6_N8 2 " "Info: 2: + IC(2.001 ns) + CELL(0.502 ns) = 3.211 ns; Loc. = LC_X7_Y6_N8; Fanout = 2; REG Node = 'openmips:openmips0\|ex_mem:ex_mem0\|mem_wd\[0\]'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { rst openmips:openmips0|ex_mem:ex_mem0|mem_wd[0] } "NODE_NAME" } } { "../ex_mem.v" "" { Text "D:/prog10/Desktop/project/ex_mem.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.210 ns ( 37.68 % ) " "Info: Total cell delay = 1.210 ns ( 37.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.001 ns ( 62.32 % ) " "Info: Total interconnect delay = 2.001 ns ( 62.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { rst openmips:openmips0|ex_mem:ex_mem0|mem_wd[0] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { rst {} rst~combout {} openmips:openmips0|ex_mem:ex_mem0|mem_wd[0] {} } { 0.000ns 0.000ns 2.001ns } { 0.000ns 0.708ns 0.502ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|ex_mem:ex_mem0|mem_wd[0] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|ex_mem:ex_mem0|mem_wd[0] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { rst openmips:openmips0|ex_mem:ex_mem0|mem_wd[0] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { rst {} rst~combout {} openmips:openmips0|ex_mem:ex_mem0|mem_wd[0] {} } { 0.000ns 0.000ns 2.001ns } { 0.000ns 0.708ns 0.502ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 01 01:23:05 2018 " "Info: Processing ended: Sat Dec 01 01:23:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
