Time resolution is 1 ps
Stopped at time : 10 ns : File "C:/Users/PaulF/Desktop/Projects si ckt-uri/FPGA Projects/Vivado Projects/DSD2_PR/GoldenModel/GoldenModel.srcs/sim_1/new/testbench.v" Line 91
Stopped at time : 42 ns : File "C:/Users/PaulF/Desktop/Projects si ckt-uri/FPGA Projects/Vivado Projects/DSD2_PR/GoldenModel/GoldenModel.srcs/sources_1/new/golden_model.v" Line 128
Stopped at time : 42 ns : File "C:/Users/PaulF/Desktop/Projects si ckt-uri/FPGA Projects/Vivado Projects/DSD2_PR/GoldenModel/GoldenModel.srcs/sources_1/new/RAM.v" Line 40
Stopped at time : 42 ns : File "C:/Users/PaulF/Desktop/Projects si ckt-uri/FPGA Projects/Vivado Projects/DSD2_PR/GoldenModel/GoldenModel.srcs/sim_1/new/testbench.v" Line 97
Stopped at time : 46 ns : File "C:/Users/PaulF/Desktop/Projects si ckt-uri/FPGA Projects/Vivado Projects/DSD2_PR/GoldenModel/GoldenModel.srcs/sources_1/new/RAM.v" Line 40
Stopped at time : 50 ns : File "C:/Users/PaulF/Desktop/Projects si ckt-uri/FPGA Projects/Vivado Projects/DSD2_PR/GoldenModel/GoldenModel.srcs/sources_1/new/golden_model.v" Line 110
$stop called at time : 100 ns : File "C:/Users/PaulF/Desktop/Projects si ckt-uri/FPGA Projects/Vivado Projects/DSD2_PR/GoldenModel/GoldenModel.srcs/sim_1/new/testbench.v" Line 93
