

================================================================
== Vitis HLS Report for 'zeropad2d_cl_array_array_ap_ufixed_8_0_4_0_0_1u_config18_s'
================================================================
* Date:           Fri Jul 18 02:22:07 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myhls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.482 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      157|      157|  0.785 us|  0.785 us|  157|  157|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                         |                                                                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                         Instance                                        |                                     Module                                    |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_zeropad2d_cl_array_array_ap_ufixed_8_0_4_0_0_1u_config18_Pipeline_PadTopWidth_fu_22  |zeropad2d_cl_array_array_ap_ufixed_8_0_4_0_0_1u_config18_Pipeline_PadTopWidth  |       14|       14|  70.000 ns|  70.000 ns|   14|   14|       no|
        |grp_zeropad2d_cl_array_array_ap_ufixed_8_0_4_0_0_1u_config18_Pipeline_PadMain_fu_28      |zeropad2d_cl_array_array_ap_ufixed_8_0_4_0_0_1u_config18_Pipeline_PadMain      |      122|      122|   0.610 us|   0.610 us|  122|  122|       no|
        |grp_zeropad2d_cl_array_array_ap_ufixed_1u_config18_Pipeline_PadBottomWidth_fu_36         |zeropad2d_cl_array_array_ap_ufixed_1u_config18_Pipeline_PadBottomWidth         |       14|       14|  70.000 ns|  70.000 ns|   14|   14|       no|
        +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|       46|      351|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      110|     -|
|Register             |        -|      -|       13|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       59|      463|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+----+-----+-----+
    |                                         Instance                                        |                                     Module                                    | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+----+-----+-----+
    |grp_zeropad2d_cl_array_array_ap_ufixed_1u_config18_Pipeline_PadBottomWidth_fu_36         |zeropad2d_cl_array_array_ap_ufixed_1u_config18_Pipeline_PadBottomWidth         |        0|   0|   7|   73|    0|
    |grp_zeropad2d_cl_array_array_ap_ufixed_8_0_4_0_0_1u_config18_Pipeline_PadMain_fu_28      |zeropad2d_cl_array_array_ap_ufixed_8_0_4_0_0_1u_config18_Pipeline_PadMain      |        0|   0|  32|  205|    0|
    |grp_zeropad2d_cl_array_array_ap_ufixed_8_0_4_0_0_1u_config18_Pipeline_PadTopWidth_fu_22  |zeropad2d_cl_array_array_ap_ufixed_8_0_4_0_0_1u_config18_Pipeline_PadTopWidth  |        0|   0|   7|   73|    0|
    +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                                                    |                                                                               |        0|   0|  46|  351|    0|
    +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  49|          9|    1|          9|
    |ap_done            |   9|          2|    1|          2|
    |layer18_out_din    |  14|          3|    8|         24|
    |layer18_out_write  |  20|          4|    1|          4|
    |layer5_out_read    |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 110|         22|   13|         43|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                                 Name                                                 | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                             |  8|   0|    8|          0|
    |ap_done_reg                                                                                           |  1|   0|    1|          0|
    |grp_zeropad2d_cl_array_array_ap_ufixed_1u_config18_Pipeline_PadBottomWidth_fu_36_ap_start_reg         |  1|   0|    1|          0|
    |grp_zeropad2d_cl_array_array_ap_ufixed_8_0_4_0_0_1u_config18_Pipeline_PadMain_fu_28_ap_start_reg      |  1|   0|    1|          0|
    |grp_zeropad2d_cl_array_array_ap_ufixed_8_0_4_0_0_1u_config18_Pipeline_PadTopWidth_fu_22_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                                                                                        |  1|   0|    1|          0|
    +------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                                 | 13|   0|   13|          0|
    +------------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_ufixed<8,0,4,0,0>,1u>,config18>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_ufixed<8,0,4,0,0>,1u>,config18>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_ufixed<8,0,4,0,0>,1u>,config18>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_ufixed<8,0,4,0,0>,1u>,config18>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_ufixed<8,0,4,0,0>,1u>,config18>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_ufixed<8,0,4,0,0>,1u>,config18>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_ufixed<8,0,4,0,0>,1u>,config18>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_ufixed<8,0,4,0,0>,1u>,config18>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_ufixed<8,0,4,0,0>,1u>,config18>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_ufixed<8,0,4,0,0>,1u>,config18>|  return value|
|layer5_out_dout             |   in|    8|     ap_fifo|                                                   layer5_out|       pointer|
|layer5_out_num_data_valid   |   in|    8|     ap_fifo|                                                   layer5_out|       pointer|
|layer5_out_fifo_cap         |   in|    8|     ap_fifo|                                                   layer5_out|       pointer|
|layer5_out_empty_n          |   in|    1|     ap_fifo|                                                   layer5_out|       pointer|
|layer5_out_read             |  out|    1|     ap_fifo|                                                   layer5_out|       pointer|
|layer18_out_din             |  out|    8|     ap_fifo|                                                  layer18_out|       pointer|
|layer18_out_num_data_valid  |   in|    9|     ap_fifo|                                                  layer18_out|       pointer|
|layer18_out_fifo_cap        |   in|    9|     ap_fifo|                                                  layer18_out|       pointer|
|layer18_out_full_n          |   in|    1|     ap_fifo|                                                  layer18_out|       pointer|
|layer18_out_write           |  out|    1|     ap_fifo|                                                  layer18_out|       pointer|
+----------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

