
13.JoyStick_Button.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004938  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000248  08004a44  08004a44  00005a44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004c8c  08004c8c  00006070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004c8c  08004c8c  00005c8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004c94  08004c94  00006070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004c94  08004c94  00005c94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004c98  08004c98  00005c98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08004c9c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002ec  20000070  08004d0c  00006070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000035c  08004d0c  0000635c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e854  00000000  00000000  00006099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024bd  00000000  00000000  000148ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ec0  00000000  00000000  00016db0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b87  00000000  00000000  00017c70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019425  00000000  00000000  000187f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010a09  00000000  00000000  00031c1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000919be  00000000  00000000  00042625  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d3fe3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004524  00000000  00000000  000d4028  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  000d854c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08004a2c 	.word	0x08004a2c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08004a2c 	.word	0x08004a2c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b082      	sub	sp, #8
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
    if (ch == '\n')
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	2b0a      	cmp	r3, #10
 8000168:	d106      	bne.n	8000178 <__io_putchar+0x1c>
        HAL_UART_Transmit(&huart2, (uint8_t*)"\r", 1, 0xFFFF);
 800016a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800016e:	2201      	movs	r2, #1
 8000170:	4907      	ldr	r1, [pc, #28]	@ (8000190 <__io_putchar+0x34>)
 8000172:	4808      	ldr	r0, [pc, #32]	@ (8000194 <__io_putchar+0x38>)
 8000174:	f003 faf0 	bl	8003758 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 0xFFFF);
 8000178:	1d39      	adds	r1, r7, #4
 800017a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800017e:	2201      	movs	r2, #1
 8000180:	4804      	ldr	r0, [pc, #16]	@ (8000194 <__io_putchar+0x38>)
 8000182:	f003 fae9 	bl	8003758 <HAL_UART_Transmit>
    return ch;
 8000186:	687b      	ldr	r3, [r7, #4]
}
 8000188:	4618      	mov	r0, r3
 800018a:	3708      	adds	r7, #8
 800018c:	46bd      	mov	sp, r7
 800018e:	bd80      	pop	{r7, pc}
 8000190:	08004a44 	.word	0x08004a44
 8000194:	20000148 	.word	0x20000148

08000198 <apply_moving_average_x>:

// X축 전용 이동 평균 필터
uint16_t apply_moving_average_x(uint16_t new_value)
{
 8000198:	b480      	push	{r7}
 800019a:	b087      	sub	sp, #28
 800019c:	af00      	add	r7, sp, #0
 800019e:	4603      	mov	r3, r0
 80001a0:	80fb      	strh	r3, [r7, #6]
    uint32_t sum = 0;
 80001a2:	2300      	movs	r3, #0
 80001a4:	617b      	str	r3, [r7, #20]

    // 첫 호출 시 버퍼 초기화
    if (!x_filter_init) {
 80001a6:	4b21      	ldr	r3, [pc, #132]	@ (800022c <apply_moving_average_x+0x94>)
 80001a8:	781b      	ldrb	r3, [r3, #0]
 80001aa:	2b00      	cmp	r3, #0
 80001ac:	d112      	bne.n	80001d4 <apply_moving_average_x+0x3c>
        for (int i = 0; i < FILTER_SIZE; i++) {
 80001ae:	2300      	movs	r3, #0
 80001b0:	613b      	str	r3, [r7, #16]
 80001b2:	e007      	b.n	80001c4 <apply_moving_average_x+0x2c>
            x_filter_buffer[i] = new_value;
 80001b4:	88fa      	ldrh	r2, [r7, #6]
 80001b6:	491e      	ldr	r1, [pc, #120]	@ (8000230 <apply_moving_average_x+0x98>)
 80001b8:	693b      	ldr	r3, [r7, #16]
 80001ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        for (int i = 0; i < FILTER_SIZE; i++) {
 80001be:	693b      	ldr	r3, [r7, #16]
 80001c0:	3301      	adds	r3, #1
 80001c2:	613b      	str	r3, [r7, #16]
 80001c4:	693b      	ldr	r3, [r7, #16]
 80001c6:	2b07      	cmp	r3, #7
 80001c8:	ddf4      	ble.n	80001b4 <apply_moving_average_x+0x1c>
        }
        x_filter_init = 1;
 80001ca:	4b18      	ldr	r3, [pc, #96]	@ (800022c <apply_moving_average_x+0x94>)
 80001cc:	2201      	movs	r2, #1
 80001ce:	701a      	strb	r2, [r3, #0]
        return new_value;
 80001d0:	88fb      	ldrh	r3, [r7, #6]
 80001d2:	e026      	b.n	8000222 <apply_moving_average_x+0x8a>
    }

    // 현재 인덱스에 새 값 저장
    x_filter_buffer[x_filter_index] = new_value;
 80001d4:	4b17      	ldr	r3, [pc, #92]	@ (8000234 <apply_moving_average_x+0x9c>)
 80001d6:	781b      	ldrb	r3, [r3, #0]
 80001d8:	4619      	mov	r1, r3
 80001da:	88fb      	ldrh	r3, [r7, #6]
 80001dc:	4a14      	ldr	r2, [pc, #80]	@ (8000230 <apply_moving_average_x+0x98>)
 80001de:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    x_filter_index = (x_filter_index + 1) % FILTER_SIZE;
 80001e2:	4b14      	ldr	r3, [pc, #80]	@ (8000234 <apply_moving_average_x+0x9c>)
 80001e4:	781b      	ldrb	r3, [r3, #0]
 80001e6:	3301      	adds	r3, #1
 80001e8:	425a      	negs	r2, r3
 80001ea:	f003 0307 	and.w	r3, r3, #7
 80001ee:	f002 0207 	and.w	r2, r2, #7
 80001f2:	bf58      	it	pl
 80001f4:	4253      	negpl	r3, r2
 80001f6:	b2da      	uxtb	r2, r3
 80001f8:	4b0e      	ldr	r3, [pc, #56]	@ (8000234 <apply_moving_average_x+0x9c>)
 80001fa:	701a      	strb	r2, [r3, #0]

    // 평균 계산
    for (int i = 0; i < FILTER_SIZE; i++) {
 80001fc:	2300      	movs	r3, #0
 80001fe:	60fb      	str	r3, [r7, #12]
 8000200:	e009      	b.n	8000216 <apply_moving_average_x+0x7e>
        sum += x_filter_buffer[i];
 8000202:	4a0b      	ldr	r2, [pc, #44]	@ (8000230 <apply_moving_average_x+0x98>)
 8000204:	68fb      	ldr	r3, [r7, #12]
 8000206:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800020a:	697a      	ldr	r2, [r7, #20]
 800020c:	4413      	add	r3, r2
 800020e:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < FILTER_SIZE; i++) {
 8000210:	68fb      	ldr	r3, [r7, #12]
 8000212:	3301      	adds	r3, #1
 8000214:	60fb      	str	r3, [r7, #12]
 8000216:	68fb      	ldr	r3, [r7, #12]
 8000218:	2b07      	cmp	r3, #7
 800021a:	ddf2      	ble.n	8000202 <apply_moving_average_x+0x6a>
    }

    return (uint16_t)(sum / FILTER_SIZE);
 800021c:	697b      	ldr	r3, [r7, #20]
 800021e:	08db      	lsrs	r3, r3, #3
 8000220:	b29b      	uxth	r3, r3
}
 8000222:	4618      	mov	r0, r3
 8000224:	371c      	adds	r7, #28
 8000226:	46bd      	mov	sp, r7
 8000228:	bc80      	pop	{r7}
 800022a:	4770      	bx	lr
 800022c:	200001b9 	.word	0x200001b9
 8000230:	20000198 	.word	0x20000198
 8000234:	200001b8 	.word	0x200001b8

08000238 <apply_moving_average_y>:

// Y축 전용 이동 평균 필터
uint16_t apply_moving_average_y(uint16_t new_value)
{
 8000238:	b480      	push	{r7}
 800023a:	b087      	sub	sp, #28
 800023c:	af00      	add	r7, sp, #0
 800023e:	4603      	mov	r3, r0
 8000240:	80fb      	strh	r3, [r7, #6]
    uint32_t sum = 0;
 8000242:	2300      	movs	r3, #0
 8000244:	617b      	str	r3, [r7, #20]

    // 첫 호출 시 버퍼 초기화
    if (!y_filter_init) {
 8000246:	4b21      	ldr	r3, [pc, #132]	@ (80002cc <apply_moving_average_y+0x94>)
 8000248:	781b      	ldrb	r3, [r3, #0]
 800024a:	2b00      	cmp	r3, #0
 800024c:	d112      	bne.n	8000274 <apply_moving_average_y+0x3c>
        for (int i = 0; i < FILTER_SIZE; i++) {
 800024e:	2300      	movs	r3, #0
 8000250:	613b      	str	r3, [r7, #16]
 8000252:	e007      	b.n	8000264 <apply_moving_average_y+0x2c>
            y_filter_buffer[i] = new_value;
 8000254:	88fa      	ldrh	r2, [r7, #6]
 8000256:	491e      	ldr	r1, [pc, #120]	@ (80002d0 <apply_moving_average_y+0x98>)
 8000258:	693b      	ldr	r3, [r7, #16]
 800025a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        for (int i = 0; i < FILTER_SIZE; i++) {
 800025e:	693b      	ldr	r3, [r7, #16]
 8000260:	3301      	adds	r3, #1
 8000262:	613b      	str	r3, [r7, #16]
 8000264:	693b      	ldr	r3, [r7, #16]
 8000266:	2b07      	cmp	r3, #7
 8000268:	ddf4      	ble.n	8000254 <apply_moving_average_y+0x1c>
        }
        y_filter_init = 1;
 800026a:	4b18      	ldr	r3, [pc, #96]	@ (80002cc <apply_moving_average_y+0x94>)
 800026c:	2201      	movs	r2, #1
 800026e:	701a      	strb	r2, [r3, #0]
        return new_value;
 8000270:	88fb      	ldrh	r3, [r7, #6]
 8000272:	e026      	b.n	80002c2 <apply_moving_average_y+0x8a>
    }

    // 현재 인덱스에 새 값 저장
    y_filter_buffer[y_filter_index] = new_value;
 8000274:	4b17      	ldr	r3, [pc, #92]	@ (80002d4 <apply_moving_average_y+0x9c>)
 8000276:	781b      	ldrb	r3, [r3, #0]
 8000278:	4619      	mov	r1, r3
 800027a:	88fb      	ldrh	r3, [r7, #6]
 800027c:	4a14      	ldr	r2, [pc, #80]	@ (80002d0 <apply_moving_average_y+0x98>)
 800027e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    y_filter_index = (y_filter_index + 1) % FILTER_SIZE;
 8000282:	4b14      	ldr	r3, [pc, #80]	@ (80002d4 <apply_moving_average_y+0x9c>)
 8000284:	781b      	ldrb	r3, [r3, #0]
 8000286:	3301      	adds	r3, #1
 8000288:	425a      	negs	r2, r3
 800028a:	f003 0307 	and.w	r3, r3, #7
 800028e:	f002 0207 	and.w	r2, r2, #7
 8000292:	bf58      	it	pl
 8000294:	4253      	negpl	r3, r2
 8000296:	b2da      	uxtb	r2, r3
 8000298:	4b0e      	ldr	r3, [pc, #56]	@ (80002d4 <apply_moving_average_y+0x9c>)
 800029a:	701a      	strb	r2, [r3, #0]

    // 평균 계산
    for (int i = 0; i < FILTER_SIZE; i++) {
 800029c:	2300      	movs	r3, #0
 800029e:	60fb      	str	r3, [r7, #12]
 80002a0:	e009      	b.n	80002b6 <apply_moving_average_y+0x7e>
        sum += y_filter_buffer[i];
 80002a2:	4a0b      	ldr	r2, [pc, #44]	@ (80002d0 <apply_moving_average_y+0x98>)
 80002a4:	68fb      	ldr	r3, [r7, #12]
 80002a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002aa:	697a      	ldr	r2, [r7, #20]
 80002ac:	4413      	add	r3, r2
 80002ae:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < FILTER_SIZE; i++) {
 80002b0:	68fb      	ldr	r3, [r7, #12]
 80002b2:	3301      	adds	r3, #1
 80002b4:	60fb      	str	r3, [r7, #12]
 80002b6:	68fb      	ldr	r3, [r7, #12]
 80002b8:	2b07      	cmp	r3, #7
 80002ba:	ddf2      	ble.n	80002a2 <apply_moving_average_y+0x6a>
    }

    return (uint16_t)(sum / FILTER_SIZE);
 80002bc:	697b      	ldr	r3, [r7, #20]
 80002be:	08db      	lsrs	r3, r3, #3
 80002c0:	b29b      	uxth	r3, r3
}
 80002c2:	4618      	mov	r0, r3
 80002c4:	371c      	adds	r7, #28
 80002c6:	46bd      	mov	sp, r7
 80002c8:	bc80      	pop	{r7}
 80002ca:	4770      	bx	lr
 80002cc:	200001dd 	.word	0x200001dd
 80002d0:	200001bc 	.word	0x200001bc
 80002d4:	200001dc 	.word	0x200001dc

080002d8 <convert_to_percentage_calibrated>:

// 캘리브레이션된 퍼센트 변환
int16_t convert_to_percentage_calibrated(uint16_t adc_value, uint16_t center)
{
 80002d8:	b480      	push	{r7}
 80002da:	b085      	sub	sp, #20
 80002dc:	af00      	add	r7, sp, #0
 80002de:	4603      	mov	r3, r0
 80002e0:	460a      	mov	r2, r1
 80002e2:	80fb      	strh	r3, [r7, #6]
 80002e4:	4613      	mov	r3, r2
 80002e6:	80bb      	strh	r3, [r7, #4]
    int16_t centered_value = (int16_t)adc_value - (int16_t)center;
 80002e8:	88fa      	ldrh	r2, [r7, #6]
 80002ea:	88bb      	ldrh	r3, [r7, #4]
 80002ec:	1ad3      	subs	r3, r2, r3
 80002ee:	b29b      	uxth	r3, r3
 80002f0:	813b      	strh	r3, [r7, #8]
    int16_t percentage;

    if (centered_value >= 0) {
 80002f2:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	db13      	blt.n	8000322 <convert_to_percentage_calibrated+0x4a>
        // 양의 방향: center ~ ADC_MAX_VALUE
        uint16_t range = ADC_MAX_VALUE - center;
 80002fa:	88bb      	ldrh	r3, [r7, #4]
 80002fc:	f5c3 637f 	rsb	r3, r3, #4080	@ 0xff0
 8000300:	330f      	adds	r3, #15
 8000302:	81bb      	strh	r3, [r7, #12]
        if (range == 0) range = 1;  // 0으로 나누기 방지
 8000304:	89bb      	ldrh	r3, [r7, #12]
 8000306:	2b00      	cmp	r3, #0
 8000308:	d101      	bne.n	800030e <convert_to_percentage_calibrated+0x36>
 800030a:	2301      	movs	r3, #1
 800030c:	81bb      	strh	r3, [r7, #12]
        percentage = (centered_value * 100) / range;
 800030e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000312:	2264      	movs	r2, #100	@ 0x64
 8000314:	fb03 f202 	mul.w	r2, r3, r2
 8000318:	89bb      	ldrh	r3, [r7, #12]
 800031a:	fb92 f3f3 	sdiv	r3, r2, r3
 800031e:	81fb      	strh	r3, [r7, #14]
 8000320:	e00f      	b.n	8000342 <convert_to_percentage_calibrated+0x6a>
    } else {
        // 음의 방향: 0 ~ center
        uint16_t range = center;
 8000322:	88bb      	ldrh	r3, [r7, #4]
 8000324:	817b      	strh	r3, [r7, #10]
        if (range == 0) range = 1;  // 0으로 나누기 방지
 8000326:	897b      	ldrh	r3, [r7, #10]
 8000328:	2b00      	cmp	r3, #0
 800032a:	d101      	bne.n	8000330 <convert_to_percentage_calibrated+0x58>
 800032c:	2301      	movs	r3, #1
 800032e:	817b      	strh	r3, [r7, #10]
        percentage = (centered_value * 100) / range;
 8000330:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000334:	2264      	movs	r2, #100	@ 0x64
 8000336:	fb03 f202 	mul.w	r2, r3, r2
 800033a:	897b      	ldrh	r3, [r7, #10]
 800033c:	fb92 f3f3 	sdiv	r3, r2, r3
 8000340:	81fb      	strh	r3, [r7, #14]
    }

    // 범위 제한
    if (percentage > 100) percentage = 100;
 8000342:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000346:	2b64      	cmp	r3, #100	@ 0x64
 8000348:	dd01      	ble.n	800034e <convert_to_percentage_calibrated+0x76>
 800034a:	2364      	movs	r3, #100	@ 0x64
 800034c:	81fb      	strh	r3, [r7, #14]
    if (percentage < -100) percentage = -100;
 800034e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000352:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8000356:	da02      	bge.n	800035e <convert_to_percentage_calibrated+0x86>
 8000358:	f64f 739c 	movw	r3, #65436	@ 0xff9c
 800035c:	81fb      	strh	r3, [r7, #14]

    return percentage;
 800035e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8000362:	4618      	mov	r0, r3
 8000364:	3714      	adds	r7, #20
 8000366:	46bd      	mov	sp, r7
 8000368:	bc80      	pop	{r7}
 800036a:	4770      	bx	lr

0800036c <calibrate_joystick>:

// 조이스틱 캘리브레이션 (시작 시 호출)
void calibrate_joystick(void)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	b084      	sub	sp, #16
 8000370:	af00      	add	r7, sp, #0
    uint32_t x_sum = 0;
 8000372:	2300      	movs	r3, #0
 8000374:	60fb      	str	r3, [r7, #12]
    uint32_t y_sum = 0;
 8000376:	2300      	movs	r3, #0
 8000378:	60bb      	str	r3, [r7, #8]

    printf("Calibrating joystick... Keep neutral position!\n");
 800037a:	481c      	ldr	r0, [pc, #112]	@ (80003ec <calibrate_joystick+0x80>)
 800037c:	f003 fcea 	bl	8003d54 <puts>
    HAL_Delay(500);  // 안정화 대기
 8000380:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000384:	f000 fec4 	bl	8001110 <HAL_Delay>

    // 여러 샘플 수집
    for (int i = 0; i < CALIBRATION_SAMPLES; i++) {
 8000388:	2300      	movs	r3, #0
 800038a:	607b      	str	r3, [r7, #4]
 800038c:	e011      	b.n	80003b2 <calibrate_joystick+0x46>
        x_sum += adc_buffer[0];
 800038e:	4b18      	ldr	r3, [pc, #96]	@ (80003f0 <calibrate_joystick+0x84>)
 8000390:	881b      	ldrh	r3, [r3, #0]
 8000392:	461a      	mov	r2, r3
 8000394:	68fb      	ldr	r3, [r7, #12]
 8000396:	4413      	add	r3, r2
 8000398:	60fb      	str	r3, [r7, #12]
        y_sum += adc_buffer[1];
 800039a:	4b15      	ldr	r3, [pc, #84]	@ (80003f0 <calibrate_joystick+0x84>)
 800039c:	885b      	ldrh	r3, [r3, #2]
 800039e:	461a      	mov	r2, r3
 80003a0:	68bb      	ldr	r3, [r7, #8]
 80003a2:	4413      	add	r3, r2
 80003a4:	60bb      	str	r3, [r7, #8]
        HAL_Delay(10);
 80003a6:	200a      	movs	r0, #10
 80003a8:	f000 feb2 	bl	8001110 <HAL_Delay>
    for (int i = 0; i < CALIBRATION_SAMPLES; i++) {
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	3301      	adds	r3, #1
 80003b0:	607b      	str	r3, [r7, #4]
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	2b1f      	cmp	r3, #31
 80003b6:	ddea      	ble.n	800038e <calibrate_joystick+0x22>
    }

    joystick_x_center = x_sum / CALIBRATION_SAMPLES;
 80003b8:	68fb      	ldr	r3, [r7, #12]
 80003ba:	095b      	lsrs	r3, r3, #5
 80003bc:	b29a      	uxth	r2, r3
 80003be:	4b0d      	ldr	r3, [pc, #52]	@ (80003f4 <calibrate_joystick+0x88>)
 80003c0:	801a      	strh	r2, [r3, #0]
    joystick_y_center = y_sum / CALIBRATION_SAMPLES;
 80003c2:	68bb      	ldr	r3, [r7, #8]
 80003c4:	095b      	lsrs	r3, r3, #5
 80003c6:	b29a      	uxth	r2, r3
 80003c8:	4b0b      	ldr	r3, [pc, #44]	@ (80003f8 <calibrate_joystick+0x8c>)
 80003ca:	801a      	strh	r2, [r3, #0]
    calibration_done = 1;
 80003cc:	4b0b      	ldr	r3, [pc, #44]	@ (80003fc <calibrate_joystick+0x90>)
 80003ce:	2201      	movs	r2, #1
 80003d0:	701a      	strb	r2, [r3, #0]

    printf("Calibration done! Center: X=%d, Y=%d\n",
 80003d2:	4b08      	ldr	r3, [pc, #32]	@ (80003f4 <calibrate_joystick+0x88>)
 80003d4:	881b      	ldrh	r3, [r3, #0]
 80003d6:	4619      	mov	r1, r3
 80003d8:	4b07      	ldr	r3, [pc, #28]	@ (80003f8 <calibrate_joystick+0x8c>)
 80003da:	881b      	ldrh	r3, [r3, #0]
 80003dc:	461a      	mov	r2, r3
 80003de:	4808      	ldr	r0, [pc, #32]	@ (8000400 <calibrate_joystick+0x94>)
 80003e0:	f003 fc50 	bl	8003c84 <iprintf>
           joystick_x_center, joystick_y_center);
}
 80003e4:	bf00      	nop
 80003e6:	3710      	adds	r7, #16
 80003e8:	46bd      	mov	sp, r7
 80003ea:	bd80      	pop	{r7, pc}
 80003ec:	08004a48 	.word	0x08004a48
 80003f0:	20000190 	.word	0x20000190
 80003f4:	20000000 	.word	0x20000000
 80003f8:	20000002 	.word	0x20000002
 80003fc:	200001e2 	.word	0x200001e2
 8000400:	08004a78 	.word	0x08004a78

08000404 <get_direction_char>:

// 방향 문자 결정
char get_direction_char(int16_t x_percent, int16_t y_percent)
{
 8000404:	b480      	push	{r7}
 8000406:	b085      	sub	sp, #20
 8000408:	af00      	add	r7, sp, #0
 800040a:	4603      	mov	r3, r0
 800040c:	460a      	mov	r2, r1
 800040e:	80fb      	strh	r3, [r7, #6]
 8000410:	4613      	mov	r3, r2
 8000412:	80bb      	strh	r3, [r7, #4]
    int16_t abs_x = (x_percent >= 0) ? x_percent : -x_percent;
 8000414:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000418:	2b00      	cmp	r3, #0
 800041a:	bfb8      	it	lt
 800041c:	425b      	neglt	r3, r3
 800041e:	b29b      	uxth	r3, r3
 8000420:	81fb      	strh	r3, [r7, #14]
    int16_t abs_y = (y_percent >= 0) ? y_percent : -y_percent;
 8000422:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000426:	2b00      	cmp	r3, #0
 8000428:	bfb8      	it	lt
 800042a:	425b      	neglt	r3, r3
 800042c:	b29b      	uxth	r3, r3
 800042e:	81bb      	strh	r3, [r7, #12]

    // 데드존 내에 있으면 중립
    if (abs_x < DEADZONE_THRESHOLD && abs_y < DEADZONE_THRESHOLD) {
 8000430:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000434:	2b13      	cmp	r3, #19
 8000436:	dc05      	bgt.n	8000444 <get_direction_char+0x40>
 8000438:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800043c:	2b13      	cmp	r3, #19
 800043e:	dc01      	bgt.n	8000444 <get_direction_char+0x40>
        return 'X';
 8000440:	2358      	movs	r3, #88	@ 0x58
 8000442:	e026      	b.n	8000492 <get_direction_char+0x8e>
    }

    // Y축이 더 크거나 같으면 W/S
    if (abs_y >= abs_x) {
 8000444:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000448:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800044c:	429a      	cmp	r2, r3
 800044e:	db0c      	blt.n	800046a <get_direction_char+0x66>
        if (y_percent >= DEADZONE_THRESHOLD) {
 8000450:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000454:	2b13      	cmp	r3, #19
 8000456:	dd01      	ble.n	800045c <get_direction_char+0x58>
            return 'W';
 8000458:	2357      	movs	r3, #87	@ 0x57
 800045a:	e01a      	b.n	8000492 <get_direction_char+0x8e>
        } else if (y_percent <= -DEADZONE_THRESHOLD) {
 800045c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000460:	f113 0f13 	cmn.w	r3, #19
 8000464:	da01      	bge.n	800046a <get_direction_char+0x66>
            return 'S';
 8000466:	2353      	movs	r3, #83	@ 0x53
 8000468:	e013      	b.n	8000492 <get_direction_char+0x8e>
        }
    }

    // X축이 더 크면 D/A
    if (abs_x > abs_y) {
 800046a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800046e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000472:	429a      	cmp	r2, r3
 8000474:	dd0c      	ble.n	8000490 <get_direction_char+0x8c>
        if (x_percent >= DEADZONE_THRESHOLD) {
 8000476:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800047a:	2b13      	cmp	r3, #19
 800047c:	dd01      	ble.n	8000482 <get_direction_char+0x7e>
            return 'D';
 800047e:	2344      	movs	r3, #68	@ 0x44
 8000480:	e007      	b.n	8000492 <get_direction_char+0x8e>
        } else if (x_percent <= -DEADZONE_THRESHOLD) {
 8000482:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000486:	f113 0f13 	cmn.w	r3, #19
 800048a:	da01      	bge.n	8000490 <get_direction_char+0x8c>
            return 'A';
 800048c:	2341      	movs	r3, #65	@ 0x41
 800048e:	e000      	b.n	8000492 <get_direction_char+0x8e>
        }
    }

    return 'X';
 8000490:	2358      	movs	r3, #88	@ 0x58
}
 8000492:	4618      	mov	r0, r3
 8000494:	3714      	adds	r7, #20
 8000496:	46bd      	mov	sp, r7
 8000498:	bc80      	pop	{r7}
 800049a:	4770      	bx	lr

0800049c <process_joystick_data>:

// 조이스틱 데이터 처리
void process_joystick_data(void)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	af00      	add	r7, sp, #0
    // 캘리브레이션 완료 전에는 처리하지 않음
    if (!calibration_done) return;
 80004a0:	4b23      	ldr	r3, [pc, #140]	@ (8000530 <process_joystick_data+0x94>)
 80004a2:	781b      	ldrb	r3, [r3, #0]
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d040      	beq.n	800052a <process_joystick_data+0x8e>

    joystick_x_raw = adc_buffer[0];
 80004a8:	4b22      	ldr	r3, [pc, #136]	@ (8000534 <process_joystick_data+0x98>)
 80004aa:	881a      	ldrh	r2, [r3, #0]
 80004ac:	4b22      	ldr	r3, [pc, #136]	@ (8000538 <process_joystick_data+0x9c>)
 80004ae:	801a      	strh	r2, [r3, #0]
    joystick_y_raw = adc_buffer[1];
 80004b0:	4b20      	ldr	r3, [pc, #128]	@ (8000534 <process_joystick_data+0x98>)
 80004b2:	885a      	ldrh	r2, [r3, #2]
 80004b4:	4b21      	ldr	r3, [pc, #132]	@ (800053c <process_joystick_data+0xa0>)
 80004b6:	801a      	strh	r2, [r3, #0]

    // 각 축별 독립적인 필터 적용
    joystick_x_filtered = apply_moving_average_x(joystick_x_raw);
 80004b8:	4b1f      	ldr	r3, [pc, #124]	@ (8000538 <process_joystick_data+0x9c>)
 80004ba:	881b      	ldrh	r3, [r3, #0]
 80004bc:	4618      	mov	r0, r3
 80004be:	f7ff fe6b 	bl	8000198 <apply_moving_average_x>
 80004c2:	4603      	mov	r3, r0
 80004c4:	461a      	mov	r2, r3
 80004c6:	4b1e      	ldr	r3, [pc, #120]	@ (8000540 <process_joystick_data+0xa4>)
 80004c8:	801a      	strh	r2, [r3, #0]
    joystick_y_filtered = apply_moving_average_y(joystick_y_raw);
 80004ca:	4b1c      	ldr	r3, [pc, #112]	@ (800053c <process_joystick_data+0xa0>)
 80004cc:	881b      	ldrh	r3, [r3, #0]
 80004ce:	4618      	mov	r0, r3
 80004d0:	f7ff feb2 	bl	8000238 <apply_moving_average_y>
 80004d4:	4603      	mov	r3, r0
 80004d6:	461a      	mov	r2, r3
 80004d8:	4b1a      	ldr	r3, [pc, #104]	@ (8000544 <process_joystick_data+0xa8>)
 80004da:	801a      	strh	r2, [r3, #0]

    // 캘리브레이션된 중심값 기준으로 퍼센트 계산
    joystick_x_percent = convert_to_percentage_calibrated(joystick_x_filtered, joystick_x_center);
 80004dc:	4b18      	ldr	r3, [pc, #96]	@ (8000540 <process_joystick_data+0xa4>)
 80004de:	881b      	ldrh	r3, [r3, #0]
 80004e0:	4a19      	ldr	r2, [pc, #100]	@ (8000548 <process_joystick_data+0xac>)
 80004e2:	8812      	ldrh	r2, [r2, #0]
 80004e4:	4611      	mov	r1, r2
 80004e6:	4618      	mov	r0, r3
 80004e8:	f7ff fef6 	bl	80002d8 <convert_to_percentage_calibrated>
 80004ec:	4603      	mov	r3, r0
 80004ee:	461a      	mov	r2, r3
 80004f0:	4b16      	ldr	r3, [pc, #88]	@ (800054c <process_joystick_data+0xb0>)
 80004f2:	801a      	strh	r2, [r3, #0]
    joystick_y_percent = convert_to_percentage_calibrated(joystick_y_filtered, joystick_y_center);
 80004f4:	4b13      	ldr	r3, [pc, #76]	@ (8000544 <process_joystick_data+0xa8>)
 80004f6:	881b      	ldrh	r3, [r3, #0]
 80004f8:	4a15      	ldr	r2, [pc, #84]	@ (8000550 <process_joystick_data+0xb4>)
 80004fa:	8812      	ldrh	r2, [r2, #0]
 80004fc:	4611      	mov	r1, r2
 80004fe:	4618      	mov	r0, r3
 8000500:	f7ff feea 	bl	80002d8 <convert_to_percentage_calibrated>
 8000504:	4603      	mov	r3, r0
 8000506:	461a      	mov	r2, r3
 8000508:	4b12      	ldr	r3, [pc, #72]	@ (8000554 <process_joystick_data+0xb8>)
 800050a:	801a      	strh	r2, [r3, #0]

    direction_char = get_direction_char(joystick_x_percent, joystick_y_percent);
 800050c:	4b0f      	ldr	r3, [pc, #60]	@ (800054c <process_joystick_data+0xb0>)
 800050e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000512:	4a10      	ldr	r2, [pc, #64]	@ (8000554 <process_joystick_data+0xb8>)
 8000514:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000518:	4611      	mov	r1, r2
 800051a:	4618      	mov	r0, r3
 800051c:	f7ff ff72 	bl	8000404 <get_direction_char>
 8000520:	4603      	mov	r3, r0
 8000522:	461a      	mov	r2, r3
 8000524:	4b0c      	ldr	r3, [pc, #48]	@ (8000558 <process_joystick_data+0xbc>)
 8000526:	701a      	strb	r2, [r3, #0]
 8000528:	e000      	b.n	800052c <process_joystick_data+0x90>
    if (!calibration_done) return;
 800052a:	bf00      	nop
}
 800052c:	bd80      	pop	{r7, pc}
 800052e:	bf00      	nop
 8000530:	200001e2 	.word	0x200001e2
 8000534:	20000190 	.word	0x20000190
 8000538:	20000194 	.word	0x20000194
 800053c:	20000196 	.word	0x20000196
 8000540:	200001de 	.word	0x200001de
 8000544:	200001e0 	.word	0x200001e0
 8000548:	20000000 	.word	0x20000000
 800054c:	200001e4 	.word	0x200001e4
 8000550:	20000002 	.word	0x20000002
 8000554:	200001e6 	.word	0x200001e6
 8000558:	20000004 	.word	0x20000004

0800055c <HAL_GPIO_EXTI_Callback>:

/**
  * @brief  외부 인터럽트 콜백 (조이스틱 스위치)
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	b084      	sub	sp, #16
 8000560:	af00      	add	r7, sp, #0
 8000562:	4603      	mov	r3, r0
 8000564:	80fb      	strh	r3, [r7, #6]
    uint32_t current_time = HAL_GetTick();
 8000566:	f000 fdc9 	bl	80010fc <HAL_GetTick>
 800056a:	60f8      	str	r0, [r7, #12]

    // PA4 (조이스틱 스위치) 또는 PC13 (Blue Button)
    if (GPIO_Pin == GPIO_PIN_4 || GPIO_Pin == GPIO_PIN_13) {
 800056c:	88fb      	ldrh	r3, [r7, #6]
 800056e:	2b10      	cmp	r3, #16
 8000570:	d003      	beq.n	800057a <HAL_GPIO_EXTI_Callback+0x1e>
 8000572:	88fb      	ldrh	r3, [r7, #6]
 8000574:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000578:	d10b      	bne.n	8000592 <HAL_GPIO_EXTI_Callback+0x36>
        // 디바운싱: 마지막 입력 후 일정 시간 경과했는지 확인
        if ((current_time - last_switch_time) > DEBOUNCE_MS) {
 800057a:	4b08      	ldr	r3, [pc, #32]	@ (800059c <HAL_GPIO_EXTI_Callback+0x40>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	68fa      	ldr	r2, [r7, #12]
 8000580:	1ad3      	subs	r3, r2, r3
 8000582:	2b32      	cmp	r3, #50	@ 0x32
 8000584:	d905      	bls.n	8000592 <HAL_GPIO_EXTI_Callback+0x36>
            switch_pressed = 1;
 8000586:	4b06      	ldr	r3, [pc, #24]	@ (80005a0 <HAL_GPIO_EXTI_Callback+0x44>)
 8000588:	2201      	movs	r2, #1
 800058a:	701a      	strb	r2, [r3, #0]
            last_switch_time = current_time;
 800058c:	4a03      	ldr	r2, [pc, #12]	@ (800059c <HAL_GPIO_EXTI_Callback+0x40>)
 800058e:	68fb      	ldr	r3, [r7, #12]
 8000590:	6013      	str	r3, [r2, #0]
        }
    }
}
 8000592:	bf00      	nop
 8000594:	3710      	adds	r7, #16
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}
 800059a:	bf00      	nop
 800059c:	200001ec 	.word	0x200001ec
 80005a0:	200001e8 	.word	0x200001e8

080005a4 <HAL_TIM_PeriodElapsedCallback>:

// 타이머 인터럽트 콜백
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b082      	sub	sp, #8
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80005b4:	d119      	bne.n	80005ea <HAL_TIM_PeriodElapsedCallback+0x46>
        process_joystick_data();
 80005b6:	f7ff ff71 	bl	800049c <process_joystick_data>

        // 방향이 바뀌었을 때만 전송 (개행 문자 \n 추가)
        if (direction_char != prev_direction_char) {
 80005ba:	4b0e      	ldr	r3, [pc, #56]	@ (80005f4 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80005bc:	781a      	ldrb	r2, [r3, #0]
 80005be:	4b0e      	ldr	r3, [pc, #56]	@ (80005f8 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80005c0:	781b      	ldrb	r3, [r3, #0]
 80005c2:	429a      	cmp	r2, r3
 80005c4:	d011      	beq.n	80005ea <HAL_TIM_PeriodElapsedCallback+0x46>
            if (direction_char != 'X') { // 'X'(정지)가 아닐 때만 출력하고 싶다면 조건 추가
 80005c6:	4b0b      	ldr	r3, [pc, #44]	@ (80005f4 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	2b58      	cmp	r3, #88	@ 0x58
 80005cc:	d006      	beq.n	80005dc <HAL_TIM_PeriodElapsedCallback+0x38>
                printf("%c\n", direction_char);
 80005ce:	4b09      	ldr	r3, [pc, #36]	@ (80005f4 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	4619      	mov	r1, r3
 80005d4:	4809      	ldr	r0, [pc, #36]	@ (80005fc <HAL_TIM_PeriodElapsedCallback+0x58>)
 80005d6:	f003 fb55 	bl	8003c84 <iprintf>
 80005da:	e002      	b.n	80005e2 <HAL_TIM_PeriodElapsedCallback+0x3e>
            } else {
                printf("X\n"); // 정지 상태 전송
 80005dc:	4808      	ldr	r0, [pc, #32]	@ (8000600 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80005de:	f003 fbb9 	bl	8003d54 <puts>
            }
            prev_direction_char = direction_char;
 80005e2:	4b04      	ldr	r3, [pc, #16]	@ (80005f4 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80005e4:	781a      	ldrb	r2, [r3, #0]
 80005e6:	4b04      	ldr	r3, [pc, #16]	@ (80005f8 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80005e8:	701a      	strb	r2, [r3, #0]
        }
    }
}
 80005ea:	bf00      	nop
 80005ec:	3708      	adds	r7, #8
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bd80      	pop	{r7, pc}
 80005f2:	bf00      	nop
 80005f4:	20000004 	.word	0x20000004
 80005f8:	20000005 	.word	0x20000005
 80005fc:	08004aa0 	.word	0x08004aa0
 8000600:	08004aa4 	.word	0x08004aa4

08000604 <Process_Button>:
void Process_Button(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b084      	sub	sp, #16
 8000608:	af00      	add	r7, sp, #0
    static uint8_t prev_state = 1;
    static uint32_t state_change_time = 0;
    static uint8_t debounced_state = 1;
    static uint8_t is_pressed = 0;

    uint8_t current_state = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4);
 800060a:	2110      	movs	r1, #16
 800060c:	4838      	ldr	r0, [pc, #224]	@ (80006f0 <Process_Button+0xec>)
 800060e:	f001 fe9d 	bl	800234c <HAL_GPIO_ReadPin>
 8000612:	4603      	mov	r3, r0
 8000614:	73fb      	strb	r3, [r7, #15]
    uint32_t current_time = HAL_GetTick();
 8000616:	f000 fd71 	bl	80010fc <HAL_GetTick>
 800061a:	60b8      	str	r0, [r7, #8]

    // 1. 디바운싱 처리
    if (current_state != prev_state) {
 800061c:	4b35      	ldr	r3, [pc, #212]	@ (80006f4 <Process_Button+0xf0>)
 800061e:	781b      	ldrb	r3, [r3, #0]
 8000620:	7bfa      	ldrb	r2, [r7, #15]
 8000622:	429a      	cmp	r2, r3
 8000624:	d005      	beq.n	8000632 <Process_Button+0x2e>
        state_change_time = current_time;
 8000626:	4a34      	ldr	r2, [pc, #208]	@ (80006f8 <Process_Button+0xf4>)
 8000628:	68bb      	ldr	r3, [r7, #8]
 800062a:	6013      	str	r3, [r2, #0]
        prev_state = current_state;
 800062c:	4a31      	ldr	r2, [pc, #196]	@ (80006f4 <Process_Button+0xf0>)
 800062e:	7bfb      	ldrb	r3, [r7, #15]
 8000630:	7013      	strb	r3, [r2, #0]
    }

    if ((current_time - state_change_time) >= DEBOUNCE_MS) {
 8000632:	4b31      	ldr	r3, [pc, #196]	@ (80006f8 <Process_Button+0xf4>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	68ba      	ldr	r2, [r7, #8]
 8000638:	1ad3      	subs	r3, r2, r3
 800063a:	2b31      	cmp	r3, #49	@ 0x31
 800063c:	d942      	bls.n	80006c4 <Process_Button+0xc0>
        if (current_state != debounced_state) {
 800063e:	4b2f      	ldr	r3, [pc, #188]	@ (80006fc <Process_Button+0xf8>)
 8000640:	781b      	ldrb	r3, [r3, #0]
 8000642:	7bfa      	ldrb	r2, [r7, #15]
 8000644:	429a      	cmp	r2, r3
 8000646:	d03d      	beq.n	80006c4 <Process_Button+0xc0>
            debounced_state = current_state;
 8000648:	4a2c      	ldr	r2, [pc, #176]	@ (80006fc <Process_Button+0xf8>)
 800064a:	7bfb      	ldrb	r3, [r7, #15]
 800064c:	7013      	strb	r3, [r2, #0]

            if (debounced_state == GPIO_PIN_RESET) { // 버튼 눌림
 800064e:	4b2b      	ldr	r3, [pc, #172]	@ (80006fc <Process_Button+0xf8>)
 8000650:	781b      	ldrb	r3, [r3, #0]
 8000652:	2b00      	cmp	r3, #0
 8000654:	d106      	bne.n	8000664 <Process_Button+0x60>
                button_press_time = current_time;
 8000656:	4a2a      	ldr	r2, [pc, #168]	@ (8000700 <Process_Button+0xfc>)
 8000658:	68bb      	ldr	r3, [r7, #8]
 800065a:	6013      	str	r3, [r2, #0]
                is_pressed = 1;
 800065c:	4b29      	ldr	r3, [pc, #164]	@ (8000704 <Process_Button+0x100>)
 800065e:	2201      	movs	r2, #1
 8000660:	701a      	strb	r2, [r3, #0]
 8000662:	e02f      	b.n	80006c4 <Process_Button+0xc0>
            }
            else if (is_pressed) { // 버튼 뗌
 8000664:	4b27      	ldr	r3, [pc, #156]	@ (8000704 <Process_Button+0x100>)
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	2b00      	cmp	r3, #0
 800066a:	d02b      	beq.n	80006c4 <Process_Button+0xc0>
                uint32_t duration = current_time - button_press_time;
 800066c:	4b24      	ldr	r3, [pc, #144]	@ (8000700 <Process_Button+0xfc>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	68ba      	ldr	r2, [r7, #8]
 8000672:	1ad3      	subs	r3, r2, r3
 8000674:	607b      	str	r3, [r7, #4]
                is_pressed = 0;
 8000676:	4b23      	ldr	r3, [pc, #140]	@ (8000704 <Process_Button+0x100>)
 8000678:	2200      	movs	r2, #0
 800067a:	701a      	strb	r2, [r3, #0]

                if (duration >= LONG_PRESS_MS) {
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8000682:	d306      	bcc.n	8000692 <Process_Button+0x8e>
                    event_long_press = 1; // HOME (y)
 8000684:	4b20      	ldr	r3, [pc, #128]	@ (8000708 <Process_Button+0x104>)
 8000686:	2201      	movs	r2, #1
 8000688:	701a      	strb	r2, [r3, #0]
                    pending_click = 0;
 800068a:	4b20      	ldr	r3, [pc, #128]	@ (800070c <Process_Button+0x108>)
 800068c:	2200      	movs	r2, #0
 800068e:	701a      	strb	r2, [r3, #0]
 8000690:	e018      	b.n	80006c4 <Process_Button+0xc0>
                } else {
                    if (pending_click && (current_time - last_click_time) < DOUBLE_CLICK_MS) {
 8000692:	4b1e      	ldr	r3, [pc, #120]	@ (800070c <Process_Button+0x108>)
 8000694:	781b      	ldrb	r3, [r3, #0]
 8000696:	b2db      	uxtb	r3, r3
 8000698:	2b00      	cmp	r3, #0
 800069a:	d00d      	beq.n	80006b8 <Process_Button+0xb4>
 800069c:	4b1c      	ldr	r3, [pc, #112]	@ (8000710 <Process_Button+0x10c>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	68ba      	ldr	r2, [r7, #8]
 80006a2:	1ad3      	subs	r3, r2, r3
 80006a4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80006a8:	d206      	bcs.n	80006b8 <Process_Button+0xb4>
                        event_double_click = 1; // RELEASE (i)
 80006aa:	4b1a      	ldr	r3, [pc, #104]	@ (8000714 <Process_Button+0x110>)
 80006ac:	2201      	movs	r2, #1
 80006ae:	701a      	strb	r2, [r3, #0]
                        pending_click = 0;
 80006b0:	4b16      	ldr	r3, [pc, #88]	@ (800070c <Process_Button+0x108>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	701a      	strb	r2, [r3, #0]
 80006b6:	e002      	b.n	80006be <Process_Button+0xba>
                    } else {
                        pending_click = 1; // 단일 클릭 가능성 대기
 80006b8:	4b14      	ldr	r3, [pc, #80]	@ (800070c <Process_Button+0x108>)
 80006ba:	2201      	movs	r2, #1
 80006bc:	701a      	strb	r2, [r3, #0]
                    }
                    last_click_time = current_time;
 80006be:	4a14      	ldr	r2, [pc, #80]	@ (8000710 <Process_Button+0x10c>)
 80006c0:	68bb      	ldr	r3, [r7, #8]
 80006c2:	6013      	str	r3, [r2, #0]
            }
        }
    }

    // 2. 단일 클릭 확정 처리 (더블 클릭 대기 시간이 지났을 때)
    if (pending_click && (current_time - last_click_time) >= DOUBLE_CLICK_MS) {
 80006c4:	4b11      	ldr	r3, [pc, #68]	@ (800070c <Process_Button+0x108>)
 80006c6:	781b      	ldrb	r3, [r3, #0]
 80006c8:	b2db      	uxtb	r3, r3
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d00c      	beq.n	80006e8 <Process_Button+0xe4>
 80006ce:	4b10      	ldr	r3, [pc, #64]	@ (8000710 <Process_Button+0x10c>)
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	68ba      	ldr	r2, [r7, #8]
 80006d4:	1ad3      	subs	r3, r2, r3
 80006d6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80006da:	d305      	bcc.n	80006e8 <Process_Button+0xe4>
        event_short_press = 1; // HOLD (u)
 80006dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000718 <Process_Button+0x114>)
 80006de:	2201      	movs	r2, #1
 80006e0:	701a      	strb	r2, [r3, #0]
        pending_click = 0;
 80006e2:	4b0a      	ldr	r3, [pc, #40]	@ (800070c <Process_Button+0x108>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	701a      	strb	r2, [r3, #0]
    }
}
 80006e8:	bf00      	nop
 80006ea:	3710      	adds	r7, #16
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	40010800 	.word	0x40010800
 80006f4:	20000006 	.word	0x20000006
 80006f8:	20000200 	.word	0x20000200
 80006fc:	20000007 	.word	0x20000007
 8000700:	200001f0 	.word	0x200001f0
 8000704:	20000204 	.word	0x20000204
 8000708:	200001fb 	.word	0x200001fb
 800070c:	200001f9 	.word	0x200001f9
 8000710:	200001f4 	.word	0x200001f4
 8000714:	200001fc 	.word	0x200001fc
 8000718:	200001fa 	.word	0x200001fa

0800071c <Handle_Events>:
/**
 * @brief  Handle detected button events
 * @retval None
 */
void Handle_Events(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
    if (event_short_press) {
 8000720:	4b11      	ldr	r3, [pc, #68]	@ (8000768 <Handle_Events+0x4c>)
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	b2db      	uxtb	r3, r3
 8000726:	2b00      	cmp	r3, #0
 8000728:	d005      	beq.n	8000736 <Handle_Events+0x1a>
        event_short_press = 0;
 800072a:	4b0f      	ldr	r3, [pc, #60]	@ (8000768 <Handle_Events+0x4c>)
 800072c:	2200      	movs	r2, #0
 800072e:	701a      	strb	r2, [r3, #0]
        printf("U\n"); // 자동차가 'U'를 받으면 HOLD(잡기) 수행
 8000730:	480e      	ldr	r0, [pc, #56]	@ (800076c <Handle_Events+0x50>)
 8000732:	f003 fb0f 	bl	8003d54 <puts>
    }
    if (event_long_press) {
 8000736:	4b0e      	ldr	r3, [pc, #56]	@ (8000770 <Handle_Events+0x54>)
 8000738:	781b      	ldrb	r3, [r3, #0]
 800073a:	b2db      	uxtb	r3, r3
 800073c:	2b00      	cmp	r3, #0
 800073e:	d005      	beq.n	800074c <Handle_Events+0x30>
        event_long_press = 0;
 8000740:	4b0b      	ldr	r3, [pc, #44]	@ (8000770 <Handle_Events+0x54>)
 8000742:	2200      	movs	r2, #0
 8000744:	701a      	strb	r2, [r3, #0]
        printf("Y\n"); // 자동차가 'Y'를 받으면 HOME(중립) 수행
 8000746:	480b      	ldr	r0, [pc, #44]	@ (8000774 <Handle_Events+0x58>)
 8000748:	f003 fb04 	bl	8003d54 <puts>
    }
    if (event_double_click) {
 800074c:	4b0a      	ldr	r3, [pc, #40]	@ (8000778 <Handle_Events+0x5c>)
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	b2db      	uxtb	r3, r3
 8000752:	2b00      	cmp	r3, #0
 8000754:	d005      	beq.n	8000762 <Handle_Events+0x46>
        event_double_click = 0;
 8000756:	4b08      	ldr	r3, [pc, #32]	@ (8000778 <Handle_Events+0x5c>)
 8000758:	2200      	movs	r2, #0
 800075a:	701a      	strb	r2, [r3, #0]
        printf("I\n"); // 자동차가 'I'를 받으면 RELEASE(놓기) 수행
 800075c:	4807      	ldr	r0, [pc, #28]	@ (800077c <Handle_Events+0x60>)
 800075e:	f003 faf9 	bl	8003d54 <puts>
    }
}
 8000762:	bf00      	nop
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	200001fa 	.word	0x200001fa
 800076c:	08004aa8 	.word	0x08004aa8
 8000770:	200001fb 	.word	0x200001fb
 8000774:	08004aac 	.word	0x08004aac
 8000778:	200001fc 	.word	0x200001fc
 800077c:	08004ab0 	.word	0x08004ab0

08000780 <UART_SendString>:
 * @brief  Send string via UART
 * @param  str: String to send
 * @retval None
 */
void UART_SendString(char *str)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b082      	sub	sp, #8
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), HAL_MAX_DELAY);
 8000788:	6878      	ldr	r0, [r7, #4]
 800078a:	f7ff fcdf 	bl	800014c <strlen>
 800078e:	4603      	mov	r3, r0
 8000790:	b29a      	uxth	r2, r3
 8000792:	f04f 33ff 	mov.w	r3, #4294967295
 8000796:	6879      	ldr	r1, [r7, #4]
 8000798:	4803      	ldr	r0, [pc, #12]	@ (80007a8 <UART_SendString+0x28>)
 800079a:	f002 ffdd 	bl	8003758 <HAL_UART_Transmit>
}
 800079e:	bf00      	nop
 80007a0:	3708      	adds	r7, #8
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	20000148 	.word	0x20000148

080007ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007b0:	f000 fc4c 	bl	800104c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007b4:	f000 f87c 	bl	80008b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007b8:	f000 f9b6 	bl	8000b28 <MX_GPIO_Init>
  MX_DMA_Init();
 80007bc:	f000 f996 	bl	8000aec <MX_DMA_Init>
  MX_USART2_UART_Init();
 80007c0:	f000 f96a 	bl	8000a98 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80007c4:	f000 f8cc 	bl	8000960 <MX_ADC1_Init>
  MX_TIM2_Init();
 80007c8:	f000 f918 	bl	80009fc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  if (HAL_DMA_Init(&hdma_adc1) != HAL_OK) {
 80007cc:	4827      	ldr	r0, [pc, #156]	@ (800086c <main+0xc0>)
 80007ce:	f001 fa4b 	bl	8001c68 <HAL_DMA_Init>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d001      	beq.n	80007dc <main+0x30>
        Error_Handler();
 80007d8:	f000 fa20 	bl	8000c1c <Error_Handler>
    }

    __HAL_LINKDMA(&hadc1, DMA_Handle, hdma_adc1);
 80007dc:	4b24      	ldr	r3, [pc, #144]	@ (8000870 <main+0xc4>)
 80007de:	4a23      	ldr	r2, [pc, #140]	@ (800086c <main+0xc0>)
 80007e0:	621a      	str	r2, [r3, #32]
 80007e2:	4b22      	ldr	r3, [pc, #136]	@ (800086c <main+0xc0>)
 80007e4:	4a22      	ldr	r2, [pc, #136]	@ (8000870 <main+0xc4>)
 80007e6:	625a      	str	r2, [r3, #36]	@ 0x24

    HAL_ADCEx_Calibration_Start(&hadc1);
 80007e8:	4821      	ldr	r0, [pc, #132]	@ (8000870 <main+0xc4>)
 80007ea:	f001 f881 	bl	80018f0 <HAL_ADCEx_Calibration_Start>
    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, ADC_BUFFER_SIZE);
 80007ee:	2202      	movs	r2, #2
 80007f0:	4920      	ldr	r1, [pc, #128]	@ (8000874 <main+0xc8>)
 80007f2:	481f      	ldr	r0, [pc, #124]	@ (8000870 <main+0xc4>)
 80007f4:	f000 fd88 	bl	8001308 <HAL_ADC_Start_DMA>

    // ADC DMA 안정화 대기 후 캘리브레이션 수행
    HAL_Delay(100);
 80007f8:	2064      	movs	r0, #100	@ 0x64
 80007fa:	f000 fc89 	bl	8001110 <HAL_Delay>
    calibrate_joystick();
 80007fe:	f7ff fdb5 	bl	800036c <calibrate_joystick>

    // 타이머 인터럽트 시작
    HAL_TIM_Base_Start_IT(&htim2);
 8000802:	481d      	ldr	r0, [pc, #116]	@ (8000878 <main+0xcc>)
 8000804:	f002 fbb6 	bl	8002f74 <HAL_TIM_Base_Start_IT>

    printf("Joystick Control Started\n");
 8000808:	481c      	ldr	r0, [pc, #112]	@ (800087c <main+0xd0>)
 800080a:	f003 faa3 	bl	8003d54 <puts>
    printf("Commands: W/A/S/D/X + B(Button)\n");
 800080e:	481c      	ldr	r0, [pc, #112]	@ (8000880 <main+0xd4>)
 8000810:	f003 faa0 	bl	8003d54 <puts>

    UART_SendString("\r\n========================================\r\n");
 8000814:	481b      	ldr	r0, [pc, #108]	@ (8000884 <main+0xd8>)
 8000816:	f7ff ffb3 	bl	8000780 <UART_SendString>
    UART_SendString("  Button Switch Module Test\r\n");
 800081a:	481b      	ldr	r0, [pc, #108]	@ (8000888 <main+0xdc>)
 800081c:	f7ff ffb0 	bl	8000780 <UART_SendString>
	UART_SendString("  NUCLEO-F103RB\r\n");
 8000820:	481a      	ldr	r0, [pc, #104]	@ (800088c <main+0xe0>)
 8000822:	f7ff ffad 	bl	8000780 <UART_SendString>
	UART_SendString("========================================\r\n");
 8000826:	481a      	ldr	r0, [pc, #104]	@ (8000890 <main+0xe4>)
 8000828:	f7ff ffaa 	bl	8000780 <UART_SendString>
	UART_SendString("Button Events Detected:\r\n");
 800082c:	4819      	ldr	r0, [pc, #100]	@ (8000894 <main+0xe8>)
 800082e:	f7ff ffa7 	bl	8000780 <UART_SendString>
	UART_SendString("  - Short Press (< 1 sec)\r\n");
 8000832:	4819      	ldr	r0, [pc, #100]	@ (8000898 <main+0xec>)
 8000834:	f7ff ffa4 	bl	8000780 <UART_SendString>
	UART_SendString("  - Long Press (>= 1 sec)\r\n");
 8000838:	4818      	ldr	r0, [pc, #96]	@ (800089c <main+0xf0>)
 800083a:	f7ff ffa1 	bl	8000780 <UART_SendString>
	UART_SendString("  - Double Click (< 300ms)\r\n\r\n");
 800083e:	4818      	ldr	r0, [pc, #96]	@ (80008a0 <main+0xf4>)
 8000840:	f7ff ff9e 	bl	8000780 <UART_SendString>
	UART_SendString("Press the button to start...\r\n\r\n");
 8000844:	4817      	ldr	r0, [pc, #92]	@ (80008a4 <main+0xf8>)
 8000846:	f7ff ff9b 	bl	8000780 <UART_SendString>

	/* Initial state read */
	button_state = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4);
 800084a:	2110      	movs	r1, #16
 800084c:	4816      	ldr	r0, [pc, #88]	@ (80008a8 <main+0xfc>)
 800084e:	f001 fd7d 	bl	800234c <HAL_GPIO_ReadPin>
 8000852:	4603      	mov	r3, r0
 8000854:	461a      	mov	r2, r3
 8000856:	4b15      	ldr	r3, [pc, #84]	@ (80008ac <main+0x100>)
 8000858:	701a      	strb	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      /* Process button state */
      Process_Button();
 800085a:	f7ff fed3 	bl	8000604 <Process_Button>

      /* Handle detected events */
      Handle_Events();
 800085e:	f7ff ff5d 	bl	800071c <Handle_Events>

      HAL_Delay(50);
 8000862:	2032      	movs	r0, #50	@ 0x32
 8000864:	f000 fc54 	bl	8001110 <HAL_Delay>
      Process_Button();
 8000868:	bf00      	nop
 800086a:	e7f6      	b.n	800085a <main+0xae>
 800086c:	200000bc 	.word	0x200000bc
 8000870:	2000008c 	.word	0x2000008c
 8000874:	20000190 	.word	0x20000190
 8000878:	20000100 	.word	0x20000100
 800087c:	08004ab4 	.word	0x08004ab4
 8000880:	08004ad0 	.word	0x08004ad0
 8000884:	08004af0 	.word	0x08004af0
 8000888:	08004b20 	.word	0x08004b20
 800088c:	08004b40 	.word	0x08004b40
 8000890:	08004b54 	.word	0x08004b54
 8000894:	08004b80 	.word	0x08004b80
 8000898:	08004b9c 	.word	0x08004b9c
 800089c:	08004bb8 	.word	0x08004bb8
 80008a0:	08004bd4 	.word	0x08004bd4
 80008a4:	08004bf4 	.word	0x08004bf4
 80008a8:	40010800 	.word	0x40010800
 80008ac:	200001f8 	.word	0x200001f8

080008b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b094      	sub	sp, #80	@ 0x50
 80008b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008b6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008ba:	2228      	movs	r2, #40	@ 0x28
 80008bc:	2100      	movs	r1, #0
 80008be:	4618      	mov	r0, r3
 80008c0:	f003 fb28 	bl	8003f14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008c4:	f107 0314 	add.w	r3, r7, #20
 80008c8:	2200      	movs	r2, #0
 80008ca:	601a      	str	r2, [r3, #0]
 80008cc:	605a      	str	r2, [r3, #4]
 80008ce:	609a      	str	r2, [r3, #8]
 80008d0:	60da      	str	r2, [r3, #12]
 80008d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008d4:	1d3b      	adds	r3, r7, #4
 80008d6:	2200      	movs	r2, #0
 80008d8:	601a      	str	r2, [r3, #0]
 80008da:	605a      	str	r2, [r3, #4]
 80008dc:	609a      	str	r2, [r3, #8]
 80008de:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008e0:	2302      	movs	r3, #2
 80008e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008e4:	2301      	movs	r3, #1
 80008e6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008e8:	2310      	movs	r3, #16
 80008ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008ec:	2302      	movs	r3, #2
 80008ee:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80008f0:	2300      	movs	r3, #0
 80008f2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80008f4:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 80008f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008fa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008fe:	4618      	mov	r0, r3
 8000900:	f001 fd6c 	bl	80023dc <HAL_RCC_OscConfig>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d001      	beq.n	800090e <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800090a:	f000 f987 	bl	8000c1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800090e:	230f      	movs	r3, #15
 8000910:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000912:	2302      	movs	r3, #2
 8000914:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000916:	2300      	movs	r3, #0
 8000918:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800091a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800091e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000920:	2300      	movs	r3, #0
 8000922:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000924:	f107 0314 	add.w	r3, r7, #20
 8000928:	2102      	movs	r1, #2
 800092a:	4618      	mov	r0, r3
 800092c:	f001 ffd8 	bl	80028e0 <HAL_RCC_ClockConfig>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000936:	f000 f971 	bl	8000c1c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800093a:	2302      	movs	r3, #2
 800093c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800093e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000942:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000944:	1d3b      	adds	r3, r7, #4
 8000946:	4618      	mov	r0, r3
 8000948:	f002 f958 	bl	8002bfc <HAL_RCCEx_PeriphCLKConfig>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d001      	beq.n	8000956 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000952:	f000 f963 	bl	8000c1c <Error_Handler>
  }
}
 8000956:	bf00      	nop
 8000958:	3750      	adds	r7, #80	@ 0x50
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
	...

08000960 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b084      	sub	sp, #16
 8000964:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000966:	1d3b      	adds	r3, r7, #4
 8000968:	2200      	movs	r2, #0
 800096a:	601a      	str	r2, [r3, #0]
 800096c:	605a      	str	r2, [r3, #4]
 800096e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000970:	4b20      	ldr	r3, [pc, #128]	@ (80009f4 <MX_ADC1_Init+0x94>)
 8000972:	4a21      	ldr	r2, [pc, #132]	@ (80009f8 <MX_ADC1_Init+0x98>)
 8000974:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000976:	4b1f      	ldr	r3, [pc, #124]	@ (80009f4 <MX_ADC1_Init+0x94>)
 8000978:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800097c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800097e:	4b1d      	ldr	r3, [pc, #116]	@ (80009f4 <MX_ADC1_Init+0x94>)
 8000980:	2201      	movs	r2, #1
 8000982:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000984:	4b1b      	ldr	r3, [pc, #108]	@ (80009f4 <MX_ADC1_Init+0x94>)
 8000986:	2200      	movs	r2, #0
 8000988:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800098a:	4b1a      	ldr	r3, [pc, #104]	@ (80009f4 <MX_ADC1_Init+0x94>)
 800098c:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000990:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000992:	4b18      	ldr	r3, [pc, #96]	@ (80009f4 <MX_ADC1_Init+0x94>)
 8000994:	2200      	movs	r2, #0
 8000996:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8000998:	4b16      	ldr	r3, [pc, #88]	@ (80009f4 <MX_ADC1_Init+0x94>)
 800099a:	2202      	movs	r2, #2
 800099c:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800099e:	4815      	ldr	r0, [pc, #84]	@ (80009f4 <MX_ADC1_Init+0x94>)
 80009a0:	f000 fbda 	bl	8001158 <HAL_ADC_Init>
 80009a4:	4603      	mov	r3, r0
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d001      	beq.n	80009ae <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80009aa:	f000 f937 	bl	8000c1c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80009ae:	2300      	movs	r3, #0
 80009b0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80009b2:	2301      	movs	r3, #1
 80009b4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80009b6:	2307      	movs	r3, #7
 80009b8:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009ba:	1d3b      	adds	r3, r7, #4
 80009bc:	4619      	mov	r1, r3
 80009be:	480d      	ldr	r0, [pc, #52]	@ (80009f4 <MX_ADC1_Init+0x94>)
 80009c0:	f000 fd9c 	bl	80014fc <HAL_ADC_ConfigChannel>
 80009c4:	4603      	mov	r3, r0
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d001      	beq.n	80009ce <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80009ca:	f000 f927 	bl	8000c1c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80009ce:	2301      	movs	r3, #1
 80009d0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80009d2:	2302      	movs	r3, #2
 80009d4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009d6:	1d3b      	adds	r3, r7, #4
 80009d8:	4619      	mov	r1, r3
 80009da:	4806      	ldr	r0, [pc, #24]	@ (80009f4 <MX_ADC1_Init+0x94>)
 80009dc:	f000 fd8e 	bl	80014fc <HAL_ADC_ConfigChannel>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d001      	beq.n	80009ea <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80009e6:	f000 f919 	bl	8000c1c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80009ea:	bf00      	nop
 80009ec:	3710      	adds	r7, #16
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	2000008c 	.word	0x2000008c
 80009f8:	40012400 	.word	0x40012400

080009fc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b086      	sub	sp, #24
 8000a00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a02:	f107 0308 	add.w	r3, r7, #8
 8000a06:	2200      	movs	r2, #0
 8000a08:	601a      	str	r2, [r3, #0]
 8000a0a:	605a      	str	r2, [r3, #4]
 8000a0c:	609a      	str	r2, [r3, #8]
 8000a0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a10:	463b      	mov	r3, r7
 8000a12:	2200      	movs	r2, #0
 8000a14:	601a      	str	r2, [r3, #0]
 8000a16:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a18:	4b1e      	ldr	r3, [pc, #120]	@ (8000a94 <MX_TIM2_Init+0x98>)
 8000a1a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a1e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 6399;
 8000a20:	4b1c      	ldr	r3, [pc, #112]	@ (8000a94 <MX_TIM2_Init+0x98>)
 8000a22:	f641 02ff 	movw	r2, #6399	@ 0x18ff
 8000a26:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a28:	4b1a      	ldr	r3, [pc, #104]	@ (8000a94 <MX_TIM2_Init+0x98>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 499;
 8000a2e:	4b19      	ldr	r3, [pc, #100]	@ (8000a94 <MX_TIM2_Init+0x98>)
 8000a30:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8000a34:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a36:	4b17      	ldr	r3, [pc, #92]	@ (8000a94 <MX_TIM2_Init+0x98>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a3c:	4b15      	ldr	r3, [pc, #84]	@ (8000a94 <MX_TIM2_Init+0x98>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000a42:	4814      	ldr	r0, [pc, #80]	@ (8000a94 <MX_TIM2_Init+0x98>)
 8000a44:	f002 fa46 	bl	8002ed4 <HAL_TIM_Base_Init>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000a4e:	f000 f8e5 	bl	8000c1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a52:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a56:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000a58:	f107 0308 	add.w	r3, r7, #8
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	480d      	ldr	r0, [pc, #52]	@ (8000a94 <MX_TIM2_Init+0x98>)
 8000a60:	f002 fbca 	bl	80031f8 <HAL_TIM_ConfigClockSource>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d001      	beq.n	8000a6e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000a6a:	f000 f8d7 	bl	8000c1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a72:	2300      	movs	r3, #0
 8000a74:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a76:	463b      	mov	r3, r7
 8000a78:	4619      	mov	r1, r3
 8000a7a:	4806      	ldr	r0, [pc, #24]	@ (8000a94 <MX_TIM2_Init+0x98>)
 8000a7c:	f002 fdac 	bl	80035d8 <HAL_TIMEx_MasterConfigSynchronization>
 8000a80:	4603      	mov	r3, r0
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d001      	beq.n	8000a8a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000a86:	f000 f8c9 	bl	8000c1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000a8a:	bf00      	nop
 8000a8c:	3718      	adds	r7, #24
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	20000100 	.word	0x20000100

08000a98 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a9c:	4b11      	ldr	r3, [pc, #68]	@ (8000ae4 <MX_USART2_UART_Init+0x4c>)
 8000a9e:	4a12      	ldr	r2, [pc, #72]	@ (8000ae8 <MX_USART2_UART_Init+0x50>)
 8000aa0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000aa2:	4b10      	ldr	r3, [pc, #64]	@ (8000ae4 <MX_USART2_UART_Init+0x4c>)
 8000aa4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000aa8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000aaa:	4b0e      	ldr	r3, [pc, #56]	@ (8000ae4 <MX_USART2_UART_Init+0x4c>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ab0:	4b0c      	ldr	r3, [pc, #48]	@ (8000ae4 <MX_USART2_UART_Init+0x4c>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ab6:	4b0b      	ldr	r3, [pc, #44]	@ (8000ae4 <MX_USART2_UART_Init+0x4c>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000abc:	4b09      	ldr	r3, [pc, #36]	@ (8000ae4 <MX_USART2_UART_Init+0x4c>)
 8000abe:	220c      	movs	r2, #12
 8000ac0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ac2:	4b08      	ldr	r3, [pc, #32]	@ (8000ae4 <MX_USART2_UART_Init+0x4c>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ac8:	4b06      	ldr	r3, [pc, #24]	@ (8000ae4 <MX_USART2_UART_Init+0x4c>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ace:	4805      	ldr	r0, [pc, #20]	@ (8000ae4 <MX_USART2_UART_Init+0x4c>)
 8000ad0:	f002 fdf2 	bl	80036b8 <HAL_UART_Init>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000ada:	f000 f89f 	bl	8000c1c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ade:	bf00      	nop
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	20000148 	.word	0x20000148
 8000ae8:	40004400 	.word	0x40004400

08000aec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b082      	sub	sp, #8
 8000af0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000af2:	4b0c      	ldr	r3, [pc, #48]	@ (8000b24 <MX_DMA_Init+0x38>)
 8000af4:	695b      	ldr	r3, [r3, #20]
 8000af6:	4a0b      	ldr	r2, [pc, #44]	@ (8000b24 <MX_DMA_Init+0x38>)
 8000af8:	f043 0301 	orr.w	r3, r3, #1
 8000afc:	6153      	str	r3, [r2, #20]
 8000afe:	4b09      	ldr	r3, [pc, #36]	@ (8000b24 <MX_DMA_Init+0x38>)
 8000b00:	695b      	ldr	r3, [r3, #20]
 8000b02:	f003 0301 	and.w	r3, r3, #1
 8000b06:	607b      	str	r3, [r7, #4]
 8000b08:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	2100      	movs	r1, #0
 8000b0e:	200b      	movs	r0, #11
 8000b10:	f001 f873 	bl	8001bfa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000b14:	200b      	movs	r0, #11
 8000b16:	f001 f88c 	bl	8001c32 <HAL_NVIC_EnableIRQ>

}
 8000b1a:	bf00      	nop
 8000b1c:	3708      	adds	r7, #8
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	40021000 	.word	0x40021000

08000b28 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b088      	sub	sp, #32
 8000b2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b2e:	f107 0310 	add.w	r3, r7, #16
 8000b32:	2200      	movs	r2, #0
 8000b34:	601a      	str	r2, [r3, #0]
 8000b36:	605a      	str	r2, [r3, #4]
 8000b38:	609a      	str	r2, [r3, #8]
 8000b3a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b3c:	4b33      	ldr	r3, [pc, #204]	@ (8000c0c <MX_GPIO_Init+0xe4>)
 8000b3e:	699b      	ldr	r3, [r3, #24]
 8000b40:	4a32      	ldr	r2, [pc, #200]	@ (8000c0c <MX_GPIO_Init+0xe4>)
 8000b42:	f043 0310 	orr.w	r3, r3, #16
 8000b46:	6193      	str	r3, [r2, #24]
 8000b48:	4b30      	ldr	r3, [pc, #192]	@ (8000c0c <MX_GPIO_Init+0xe4>)
 8000b4a:	699b      	ldr	r3, [r3, #24]
 8000b4c:	f003 0310 	and.w	r3, r3, #16
 8000b50:	60fb      	str	r3, [r7, #12]
 8000b52:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b54:	4b2d      	ldr	r3, [pc, #180]	@ (8000c0c <MX_GPIO_Init+0xe4>)
 8000b56:	699b      	ldr	r3, [r3, #24]
 8000b58:	4a2c      	ldr	r2, [pc, #176]	@ (8000c0c <MX_GPIO_Init+0xe4>)
 8000b5a:	f043 0320 	orr.w	r3, r3, #32
 8000b5e:	6193      	str	r3, [r2, #24]
 8000b60:	4b2a      	ldr	r3, [pc, #168]	@ (8000c0c <MX_GPIO_Init+0xe4>)
 8000b62:	699b      	ldr	r3, [r3, #24]
 8000b64:	f003 0320 	and.w	r3, r3, #32
 8000b68:	60bb      	str	r3, [r7, #8]
 8000b6a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b6c:	4b27      	ldr	r3, [pc, #156]	@ (8000c0c <MX_GPIO_Init+0xe4>)
 8000b6e:	699b      	ldr	r3, [r3, #24]
 8000b70:	4a26      	ldr	r2, [pc, #152]	@ (8000c0c <MX_GPIO_Init+0xe4>)
 8000b72:	f043 0304 	orr.w	r3, r3, #4
 8000b76:	6193      	str	r3, [r2, #24]
 8000b78:	4b24      	ldr	r3, [pc, #144]	@ (8000c0c <MX_GPIO_Init+0xe4>)
 8000b7a:	699b      	ldr	r3, [r3, #24]
 8000b7c:	f003 0304 	and.w	r3, r3, #4
 8000b80:	607b      	str	r3, [r7, #4]
 8000b82:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b84:	4b21      	ldr	r3, [pc, #132]	@ (8000c0c <MX_GPIO_Init+0xe4>)
 8000b86:	699b      	ldr	r3, [r3, #24]
 8000b88:	4a20      	ldr	r2, [pc, #128]	@ (8000c0c <MX_GPIO_Init+0xe4>)
 8000b8a:	f043 0308 	orr.w	r3, r3, #8
 8000b8e:	6193      	str	r3, [r2, #24]
 8000b90:	4b1e      	ldr	r3, [pc, #120]	@ (8000c0c <MX_GPIO_Init+0xe4>)
 8000b92:	699b      	ldr	r3, [r3, #24]
 8000b94:	f003 0308 	and.w	r3, r3, #8
 8000b98:	603b      	str	r3, [r7, #0]
 8000b9a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	2120      	movs	r1, #32
 8000ba0:	481b      	ldr	r0, [pc, #108]	@ (8000c10 <MX_GPIO_Init+0xe8>)
 8000ba2:	f001 fbea 	bl	800237a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ba6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000baa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bac:	4b19      	ldr	r3, [pc, #100]	@ (8000c14 <MX_GPIO_Init+0xec>)
 8000bae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000bb4:	f107 0310 	add.w	r3, r7, #16
 8000bb8:	4619      	mov	r1, r3
 8000bba:	4817      	ldr	r0, [pc, #92]	@ (8000c18 <MX_GPIO_Init+0xf0>)
 8000bbc:	f001 fa42 	bl	8002044 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000bc0:	2310      	movs	r3, #16
 8000bc2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bc8:	2301      	movs	r3, #1
 8000bca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bcc:	f107 0310 	add.w	r3, r7, #16
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	480f      	ldr	r0, [pc, #60]	@ (8000c10 <MX_GPIO_Init+0xe8>)
 8000bd4:	f001 fa36 	bl	8002044 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000bd8:	2320      	movs	r3, #32
 8000bda:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bdc:	2301      	movs	r3, #1
 8000bde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be0:	2300      	movs	r3, #0
 8000be2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be4:	2302      	movs	r3, #2
 8000be6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000be8:	f107 0310 	add.w	r3, r7, #16
 8000bec:	4619      	mov	r1, r3
 8000bee:	4808      	ldr	r0, [pc, #32]	@ (8000c10 <MX_GPIO_Init+0xe8>)
 8000bf0:	f001 fa28 	bl	8002044 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	2100      	movs	r1, #0
 8000bf8:	2028      	movs	r0, #40	@ 0x28
 8000bfa:	f000 fffe 	bl	8001bfa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000bfe:	2028      	movs	r0, #40	@ 0x28
 8000c00:	f001 f817 	bl	8001c32 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c04:	bf00      	nop
 8000c06:	3720      	adds	r7, #32
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	40021000 	.word	0x40021000
 8000c10:	40010800 	.word	0x40010800
 8000c14:	10110000 	.word	0x10110000
 8000c18:	40011000 	.word	0x40011000

08000c1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c20:	b672      	cpsid	i
}
 8000c22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c24:	bf00      	nop
 8000c26:	e7fd      	b.n	8000c24 <Error_Handler+0x8>

08000c28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	b085      	sub	sp, #20
 8000c2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000c2e:	4b15      	ldr	r3, [pc, #84]	@ (8000c84 <HAL_MspInit+0x5c>)
 8000c30:	699b      	ldr	r3, [r3, #24]
 8000c32:	4a14      	ldr	r2, [pc, #80]	@ (8000c84 <HAL_MspInit+0x5c>)
 8000c34:	f043 0301 	orr.w	r3, r3, #1
 8000c38:	6193      	str	r3, [r2, #24]
 8000c3a:	4b12      	ldr	r3, [pc, #72]	@ (8000c84 <HAL_MspInit+0x5c>)
 8000c3c:	699b      	ldr	r3, [r3, #24]
 8000c3e:	f003 0301 	and.w	r3, r3, #1
 8000c42:	60bb      	str	r3, [r7, #8]
 8000c44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c46:	4b0f      	ldr	r3, [pc, #60]	@ (8000c84 <HAL_MspInit+0x5c>)
 8000c48:	69db      	ldr	r3, [r3, #28]
 8000c4a:	4a0e      	ldr	r2, [pc, #56]	@ (8000c84 <HAL_MspInit+0x5c>)
 8000c4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c50:	61d3      	str	r3, [r2, #28]
 8000c52:	4b0c      	ldr	r3, [pc, #48]	@ (8000c84 <HAL_MspInit+0x5c>)
 8000c54:	69db      	ldr	r3, [r3, #28]
 8000c56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c5a:	607b      	str	r3, [r7, #4]
 8000c5c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000c5e:	4b0a      	ldr	r3, [pc, #40]	@ (8000c88 <HAL_MspInit+0x60>)
 8000c60:	685b      	ldr	r3, [r3, #4]
 8000c62:	60fb      	str	r3, [r7, #12]
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000c6a:	60fb      	str	r3, [r7, #12]
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000c72:	60fb      	str	r3, [r7, #12]
 8000c74:	4a04      	ldr	r2, [pc, #16]	@ (8000c88 <HAL_MspInit+0x60>)
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c7a:	bf00      	nop
 8000c7c:	3714      	adds	r7, #20
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bc80      	pop	{r7}
 8000c82:	4770      	bx	lr
 8000c84:	40021000 	.word	0x40021000
 8000c88:	40010000 	.word	0x40010000

08000c8c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b088      	sub	sp, #32
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c94:	f107 0310 	add.w	r3, r7, #16
 8000c98:	2200      	movs	r2, #0
 8000c9a:	601a      	str	r2, [r3, #0]
 8000c9c:	605a      	str	r2, [r3, #4]
 8000c9e:	609a      	str	r2, [r3, #8]
 8000ca0:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	4a29      	ldr	r2, [pc, #164]	@ (8000d4c <HAL_ADC_MspInit+0xc0>)
 8000ca8:	4293      	cmp	r3, r2
 8000caa:	d14a      	bne.n	8000d42 <HAL_ADC_MspInit+0xb6>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000cac:	4b28      	ldr	r3, [pc, #160]	@ (8000d50 <HAL_ADC_MspInit+0xc4>)
 8000cae:	699b      	ldr	r3, [r3, #24]
 8000cb0:	4a27      	ldr	r2, [pc, #156]	@ (8000d50 <HAL_ADC_MspInit+0xc4>)
 8000cb2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000cb6:	6193      	str	r3, [r2, #24]
 8000cb8:	4b25      	ldr	r3, [pc, #148]	@ (8000d50 <HAL_ADC_MspInit+0xc4>)
 8000cba:	699b      	ldr	r3, [r3, #24]
 8000cbc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000cc0:	60fb      	str	r3, [r7, #12]
 8000cc2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cc4:	4b22      	ldr	r3, [pc, #136]	@ (8000d50 <HAL_ADC_MspInit+0xc4>)
 8000cc6:	699b      	ldr	r3, [r3, #24]
 8000cc8:	4a21      	ldr	r2, [pc, #132]	@ (8000d50 <HAL_ADC_MspInit+0xc4>)
 8000cca:	f043 0304 	orr.w	r3, r3, #4
 8000cce:	6193      	str	r3, [r2, #24]
 8000cd0:	4b1f      	ldr	r3, [pc, #124]	@ (8000d50 <HAL_ADC_MspInit+0xc4>)
 8000cd2:	699b      	ldr	r3, [r3, #24]
 8000cd4:	f003 0304 	and.w	r3, r3, #4
 8000cd8:	60bb      	str	r3, [r7, #8]
 8000cda:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000cdc:	2303      	movs	r3, #3
 8000cde:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ce0:	2303      	movs	r3, #3
 8000ce2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ce4:	f107 0310 	add.w	r3, r7, #16
 8000ce8:	4619      	mov	r1, r3
 8000cea:	481a      	ldr	r0, [pc, #104]	@ (8000d54 <HAL_ADC_MspInit+0xc8>)
 8000cec:	f001 f9aa 	bl	8002044 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000cf0:	4b19      	ldr	r3, [pc, #100]	@ (8000d58 <HAL_ADC_MspInit+0xcc>)
 8000cf2:	4a1a      	ldr	r2, [pc, #104]	@ (8000d5c <HAL_ADC_MspInit+0xd0>)
 8000cf4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000cf6:	4b18      	ldr	r3, [pc, #96]	@ (8000d58 <HAL_ADC_MspInit+0xcc>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000cfc:	4b16      	ldr	r3, [pc, #88]	@ (8000d58 <HAL_ADC_MspInit+0xcc>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000d02:	4b15      	ldr	r3, [pc, #84]	@ (8000d58 <HAL_ADC_MspInit+0xcc>)
 8000d04:	2280      	movs	r2, #128	@ 0x80
 8000d06:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000d08:	4b13      	ldr	r3, [pc, #76]	@ (8000d58 <HAL_ADC_MspInit+0xcc>)
 8000d0a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d0e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000d10:	4b11      	ldr	r3, [pc, #68]	@ (8000d58 <HAL_ADC_MspInit+0xcc>)
 8000d12:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d16:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000d18:	4b0f      	ldr	r3, [pc, #60]	@ (8000d58 <HAL_ADC_MspInit+0xcc>)
 8000d1a:	2220      	movs	r2, #32
 8000d1c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000d1e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d58 <HAL_ADC_MspInit+0xcc>)
 8000d20:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000d24:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000d26:	480c      	ldr	r0, [pc, #48]	@ (8000d58 <HAL_ADC_MspInit+0xcc>)
 8000d28:	f000 ff9e 	bl	8001c68 <HAL_DMA_Init>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d001      	beq.n	8000d36 <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 8000d32:	f7ff ff73 	bl	8000c1c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	4a07      	ldr	r2, [pc, #28]	@ (8000d58 <HAL_ADC_MspInit+0xcc>)
 8000d3a:	621a      	str	r2, [r3, #32]
 8000d3c:	4a06      	ldr	r2, [pc, #24]	@ (8000d58 <HAL_ADC_MspInit+0xcc>)
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000d42:	bf00      	nop
 8000d44:	3720      	adds	r7, #32
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	40012400 	.word	0x40012400
 8000d50:	40021000 	.word	0x40021000
 8000d54:	40010800 	.word	0x40010800
 8000d58:	200000bc 	.word	0x200000bc
 8000d5c:	40020008 	.word	0x40020008

08000d60 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b084      	sub	sp, #16
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000d70:	d113      	bne.n	8000d9a <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000d72:	4b0c      	ldr	r3, [pc, #48]	@ (8000da4 <HAL_TIM_Base_MspInit+0x44>)
 8000d74:	69db      	ldr	r3, [r3, #28]
 8000d76:	4a0b      	ldr	r2, [pc, #44]	@ (8000da4 <HAL_TIM_Base_MspInit+0x44>)
 8000d78:	f043 0301 	orr.w	r3, r3, #1
 8000d7c:	61d3      	str	r3, [r2, #28]
 8000d7e:	4b09      	ldr	r3, [pc, #36]	@ (8000da4 <HAL_TIM_Base_MspInit+0x44>)
 8000d80:	69db      	ldr	r3, [r3, #28]
 8000d82:	f003 0301 	and.w	r3, r3, #1
 8000d86:	60fb      	str	r3, [r7, #12]
 8000d88:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	2100      	movs	r1, #0
 8000d8e:	201c      	movs	r0, #28
 8000d90:	f000 ff33 	bl	8001bfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000d94:	201c      	movs	r0, #28
 8000d96:	f000 ff4c 	bl	8001c32 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000d9a:	bf00      	nop
 8000d9c:	3710      	adds	r7, #16
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	40021000 	.word	0x40021000

08000da8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b088      	sub	sp, #32
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000db0:	f107 0310 	add.w	r3, r7, #16
 8000db4:	2200      	movs	r2, #0
 8000db6:	601a      	str	r2, [r3, #0]
 8000db8:	605a      	str	r2, [r3, #4]
 8000dba:	609a      	str	r2, [r3, #8]
 8000dbc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	4a15      	ldr	r2, [pc, #84]	@ (8000e18 <HAL_UART_MspInit+0x70>)
 8000dc4:	4293      	cmp	r3, r2
 8000dc6:	d123      	bne.n	8000e10 <HAL_UART_MspInit+0x68>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000dc8:	4b14      	ldr	r3, [pc, #80]	@ (8000e1c <HAL_UART_MspInit+0x74>)
 8000dca:	69db      	ldr	r3, [r3, #28]
 8000dcc:	4a13      	ldr	r2, [pc, #76]	@ (8000e1c <HAL_UART_MspInit+0x74>)
 8000dce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000dd2:	61d3      	str	r3, [r2, #28]
 8000dd4:	4b11      	ldr	r3, [pc, #68]	@ (8000e1c <HAL_UART_MspInit+0x74>)
 8000dd6:	69db      	ldr	r3, [r3, #28]
 8000dd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ddc:	60fb      	str	r3, [r7, #12]
 8000dde:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000de0:	4b0e      	ldr	r3, [pc, #56]	@ (8000e1c <HAL_UART_MspInit+0x74>)
 8000de2:	699b      	ldr	r3, [r3, #24]
 8000de4:	4a0d      	ldr	r2, [pc, #52]	@ (8000e1c <HAL_UART_MspInit+0x74>)
 8000de6:	f043 0304 	orr.w	r3, r3, #4
 8000dea:	6193      	str	r3, [r2, #24]
 8000dec:	4b0b      	ldr	r3, [pc, #44]	@ (8000e1c <HAL_UART_MspInit+0x74>)
 8000dee:	699b      	ldr	r3, [r3, #24]
 8000df0:	f003 0304 	and.w	r3, r3, #4
 8000df4:	60bb      	str	r3, [r7, #8]
 8000df6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000df8:	230c      	movs	r3, #12
 8000dfa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dfc:	2302      	movs	r3, #2
 8000dfe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e00:	2302      	movs	r3, #2
 8000e02:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e04:	f107 0310 	add.w	r3, r7, #16
 8000e08:	4619      	mov	r1, r3
 8000e0a:	4805      	ldr	r0, [pc, #20]	@ (8000e20 <HAL_UART_MspInit+0x78>)
 8000e0c:	f001 f91a 	bl	8002044 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000e10:	bf00      	nop
 8000e12:	3720      	adds	r7, #32
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	40004400 	.word	0x40004400
 8000e1c:	40021000 	.word	0x40021000
 8000e20:	40010800 	.word	0x40010800

08000e24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e28:	bf00      	nop
 8000e2a:	e7fd      	b.n	8000e28 <NMI_Handler+0x4>

08000e2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e30:	bf00      	nop
 8000e32:	e7fd      	b.n	8000e30 <HardFault_Handler+0x4>

08000e34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e38:	bf00      	nop
 8000e3a:	e7fd      	b.n	8000e38 <MemManage_Handler+0x4>

08000e3c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e40:	bf00      	nop
 8000e42:	e7fd      	b.n	8000e40 <BusFault_Handler+0x4>

08000e44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e48:	bf00      	nop
 8000e4a:	e7fd      	b.n	8000e48 <UsageFault_Handler+0x4>

08000e4c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e50:	bf00      	nop
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bc80      	pop	{r7}
 8000e56:	4770      	bx	lr

08000e58 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e5c:	bf00      	nop
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bc80      	pop	{r7}
 8000e62:	4770      	bx	lr

08000e64 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e68:	bf00      	nop
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bc80      	pop	{r7}
 8000e6e:	4770      	bx	lr

08000e70 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e74:	f000 f930 	bl	80010d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e78:	bf00      	nop
 8000e7a:	bd80      	pop	{r7, pc}

08000e7c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000e80:	4802      	ldr	r0, [pc, #8]	@ (8000e8c <DMA1_Channel1_IRQHandler+0x10>)
 8000e82:	f000 ffab 	bl	8001ddc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000e86:	bf00      	nop
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	200000bc 	.word	0x200000bc

08000e90 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000e94:	4802      	ldr	r0, [pc, #8]	@ (8000ea0 <TIM2_IRQHandler+0x10>)
 8000e96:	f002 f8bf 	bl	8003018 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000e9a:	bf00      	nop
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	20000100 	.word	0x20000100

08000ea4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000ea8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000eac:	f001 fa7e 	bl	80023ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000eb0:	bf00      	nop
 8000eb2:	bd80      	pop	{r7, pc}

08000eb4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b086      	sub	sp, #24
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	60f8      	str	r0, [r7, #12]
 8000ebc:	60b9      	str	r1, [r7, #8]
 8000ebe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	617b      	str	r3, [r7, #20]
 8000ec4:	e00a      	b.n	8000edc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ec6:	f3af 8000 	nop.w
 8000eca:	4601      	mov	r1, r0
 8000ecc:	68bb      	ldr	r3, [r7, #8]
 8000ece:	1c5a      	adds	r2, r3, #1
 8000ed0:	60ba      	str	r2, [r7, #8]
 8000ed2:	b2ca      	uxtb	r2, r1
 8000ed4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ed6:	697b      	ldr	r3, [r7, #20]
 8000ed8:	3301      	adds	r3, #1
 8000eda:	617b      	str	r3, [r7, #20]
 8000edc:	697a      	ldr	r2, [r7, #20]
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	429a      	cmp	r2, r3
 8000ee2:	dbf0      	blt.n	8000ec6 <_read+0x12>
  }

  return len;
 8000ee4:	687b      	ldr	r3, [r7, #4]
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	3718      	adds	r7, #24
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}

08000eee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000eee:	b580      	push	{r7, lr}
 8000ef0:	b086      	sub	sp, #24
 8000ef2:	af00      	add	r7, sp, #0
 8000ef4:	60f8      	str	r0, [r7, #12]
 8000ef6:	60b9      	str	r1, [r7, #8]
 8000ef8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000efa:	2300      	movs	r3, #0
 8000efc:	617b      	str	r3, [r7, #20]
 8000efe:	e009      	b.n	8000f14 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000f00:	68bb      	ldr	r3, [r7, #8]
 8000f02:	1c5a      	adds	r2, r3, #1
 8000f04:	60ba      	str	r2, [r7, #8]
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f7ff f927 	bl	800015c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f0e:	697b      	ldr	r3, [r7, #20]
 8000f10:	3301      	adds	r3, #1
 8000f12:	617b      	str	r3, [r7, #20]
 8000f14:	697a      	ldr	r2, [r7, #20]
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	429a      	cmp	r2, r3
 8000f1a:	dbf1      	blt.n	8000f00 <_write+0x12>
  }
  return len;
 8000f1c:	687b      	ldr	r3, [r7, #4]
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	3718      	adds	r7, #24
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}

08000f26 <_close>:

int _close(int file)
{
 8000f26:	b480      	push	{r7}
 8000f28:	b083      	sub	sp, #12
 8000f2a:	af00      	add	r7, sp, #0
 8000f2c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f2e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	370c      	adds	r7, #12
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bc80      	pop	{r7}
 8000f3a:	4770      	bx	lr

08000f3c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b083      	sub	sp, #12
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
 8000f44:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f4c:	605a      	str	r2, [r3, #4]
  return 0;
 8000f4e:	2300      	movs	r3, #0
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	370c      	adds	r7, #12
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bc80      	pop	{r7}
 8000f58:	4770      	bx	lr

08000f5a <_isatty>:

int _isatty(int file)
{
 8000f5a:	b480      	push	{r7}
 8000f5c:	b083      	sub	sp, #12
 8000f5e:	af00      	add	r7, sp, #0
 8000f60:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f62:	2301      	movs	r3, #1
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	370c      	adds	r7, #12
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bc80      	pop	{r7}
 8000f6c:	4770      	bx	lr

08000f6e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f6e:	b480      	push	{r7}
 8000f70:	b085      	sub	sp, #20
 8000f72:	af00      	add	r7, sp, #0
 8000f74:	60f8      	str	r0, [r7, #12]
 8000f76:	60b9      	str	r1, [r7, #8]
 8000f78:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f7a:	2300      	movs	r3, #0
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3714      	adds	r7, #20
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bc80      	pop	{r7}
 8000f84:	4770      	bx	lr
	...

08000f88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b086      	sub	sp, #24
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f90:	4a14      	ldr	r2, [pc, #80]	@ (8000fe4 <_sbrk+0x5c>)
 8000f92:	4b15      	ldr	r3, [pc, #84]	@ (8000fe8 <_sbrk+0x60>)
 8000f94:	1ad3      	subs	r3, r2, r3
 8000f96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f9c:	4b13      	ldr	r3, [pc, #76]	@ (8000fec <_sbrk+0x64>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d102      	bne.n	8000faa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fa4:	4b11      	ldr	r3, [pc, #68]	@ (8000fec <_sbrk+0x64>)
 8000fa6:	4a12      	ldr	r2, [pc, #72]	@ (8000ff0 <_sbrk+0x68>)
 8000fa8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000faa:	4b10      	ldr	r3, [pc, #64]	@ (8000fec <_sbrk+0x64>)
 8000fac:	681a      	ldr	r2, [r3, #0]
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	4413      	add	r3, r2
 8000fb2:	693a      	ldr	r2, [r7, #16]
 8000fb4:	429a      	cmp	r2, r3
 8000fb6:	d207      	bcs.n	8000fc8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fb8:	f002 fffa 	bl	8003fb0 <__errno>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	220c      	movs	r2, #12
 8000fc0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fc2:	f04f 33ff 	mov.w	r3, #4294967295
 8000fc6:	e009      	b.n	8000fdc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fc8:	4b08      	ldr	r3, [pc, #32]	@ (8000fec <_sbrk+0x64>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fce:	4b07      	ldr	r3, [pc, #28]	@ (8000fec <_sbrk+0x64>)
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	4413      	add	r3, r2
 8000fd6:	4a05      	ldr	r2, [pc, #20]	@ (8000fec <_sbrk+0x64>)
 8000fd8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fda:	68fb      	ldr	r3, [r7, #12]
}
 8000fdc:	4618      	mov	r0, r3
 8000fde:	3718      	adds	r7, #24
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	20005000 	.word	0x20005000
 8000fe8:	00000400 	.word	0x00000400
 8000fec:	20000208 	.word	0x20000208
 8000ff0:	20000360 	.word	0x20000360

08000ff4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ff8:	bf00      	nop
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bc80      	pop	{r7}
 8000ffe:	4770      	bx	lr

08001000 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001000:	f7ff fff8 	bl	8000ff4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001004:	480b      	ldr	r0, [pc, #44]	@ (8001034 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001006:	490c      	ldr	r1, [pc, #48]	@ (8001038 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001008:	4a0c      	ldr	r2, [pc, #48]	@ (800103c <LoopFillZerobss+0x16>)
  movs r3, #0
 800100a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800100c:	e002      	b.n	8001014 <LoopCopyDataInit>

0800100e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800100e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001010:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001012:	3304      	adds	r3, #4

08001014 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001014:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001016:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001018:	d3f9      	bcc.n	800100e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800101a:	4a09      	ldr	r2, [pc, #36]	@ (8001040 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800101c:	4c09      	ldr	r4, [pc, #36]	@ (8001044 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800101e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001020:	e001      	b.n	8001026 <LoopFillZerobss>

08001022 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001022:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001024:	3204      	adds	r2, #4

08001026 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001026:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001028:	d3fb      	bcc.n	8001022 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800102a:	f002 ffc7 	bl	8003fbc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800102e:	f7ff fbbd 	bl	80007ac <main>
  bx lr
 8001032:	4770      	bx	lr
  ldr r0, =_sdata
 8001034:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001038:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 800103c:	08004c9c 	.word	0x08004c9c
  ldr r2, =_sbss
 8001040:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001044:	2000035c 	.word	0x2000035c

08001048 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001048:	e7fe      	b.n	8001048 <ADC1_2_IRQHandler>
	...

0800104c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001050:	4b08      	ldr	r3, [pc, #32]	@ (8001074 <HAL_Init+0x28>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	4a07      	ldr	r2, [pc, #28]	@ (8001074 <HAL_Init+0x28>)
 8001056:	f043 0310 	orr.w	r3, r3, #16
 800105a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800105c:	2003      	movs	r0, #3
 800105e:	f000 fdc1 	bl	8001be4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001062:	2000      	movs	r0, #0
 8001064:	f000 f808 	bl	8001078 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001068:	f7ff fdde 	bl	8000c28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800106c:	2300      	movs	r3, #0
}
 800106e:	4618      	mov	r0, r3
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	40022000 	.word	0x40022000

08001078 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001080:	4b12      	ldr	r3, [pc, #72]	@ (80010cc <HAL_InitTick+0x54>)
 8001082:	681a      	ldr	r2, [r3, #0]
 8001084:	4b12      	ldr	r3, [pc, #72]	@ (80010d0 <HAL_InitTick+0x58>)
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	4619      	mov	r1, r3
 800108a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800108e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001092:	fbb2 f3f3 	udiv	r3, r2, r3
 8001096:	4618      	mov	r0, r3
 8001098:	f000 fdd9 	bl	8001c4e <HAL_SYSTICK_Config>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010a2:	2301      	movs	r3, #1
 80010a4:	e00e      	b.n	80010c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	2b0f      	cmp	r3, #15
 80010aa:	d80a      	bhi.n	80010c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010ac:	2200      	movs	r2, #0
 80010ae:	6879      	ldr	r1, [r7, #4]
 80010b0:	f04f 30ff 	mov.w	r0, #4294967295
 80010b4:	f000 fda1 	bl	8001bfa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010b8:	4a06      	ldr	r2, [pc, #24]	@ (80010d4 <HAL_InitTick+0x5c>)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010be:	2300      	movs	r3, #0
 80010c0:	e000      	b.n	80010c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80010c2:	2301      	movs	r3, #1
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	3708      	adds	r7, #8
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	20000008 	.word	0x20000008
 80010d0:	20000010 	.word	0x20000010
 80010d4:	2000000c 	.word	0x2000000c

080010d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010dc:	4b05      	ldr	r3, [pc, #20]	@ (80010f4 <HAL_IncTick+0x1c>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	461a      	mov	r2, r3
 80010e2:	4b05      	ldr	r3, [pc, #20]	@ (80010f8 <HAL_IncTick+0x20>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4413      	add	r3, r2
 80010e8:	4a03      	ldr	r2, [pc, #12]	@ (80010f8 <HAL_IncTick+0x20>)
 80010ea:	6013      	str	r3, [r2, #0]
}
 80010ec:	bf00      	nop
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bc80      	pop	{r7}
 80010f2:	4770      	bx	lr
 80010f4:	20000010 	.word	0x20000010
 80010f8:	2000020c 	.word	0x2000020c

080010fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001100:	4b02      	ldr	r3, [pc, #8]	@ (800110c <HAL_GetTick+0x10>)
 8001102:	681b      	ldr	r3, [r3, #0]
}
 8001104:	4618      	mov	r0, r3
 8001106:	46bd      	mov	sp, r7
 8001108:	bc80      	pop	{r7}
 800110a:	4770      	bx	lr
 800110c:	2000020c 	.word	0x2000020c

08001110 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b084      	sub	sp, #16
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001118:	f7ff fff0 	bl	80010fc <HAL_GetTick>
 800111c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001128:	d005      	beq.n	8001136 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800112a:	4b0a      	ldr	r3, [pc, #40]	@ (8001154 <HAL_Delay+0x44>)
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	461a      	mov	r2, r3
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	4413      	add	r3, r2
 8001134:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001136:	bf00      	nop
 8001138:	f7ff ffe0 	bl	80010fc <HAL_GetTick>
 800113c:	4602      	mov	r2, r0
 800113e:	68bb      	ldr	r3, [r7, #8]
 8001140:	1ad3      	subs	r3, r2, r3
 8001142:	68fa      	ldr	r2, [r7, #12]
 8001144:	429a      	cmp	r2, r3
 8001146:	d8f7      	bhi.n	8001138 <HAL_Delay+0x28>
  {
  }
}
 8001148:	bf00      	nop
 800114a:	bf00      	nop
 800114c:	3710      	adds	r7, #16
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	20000010 	.word	0x20000010

08001158 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b086      	sub	sp, #24
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001160:	2300      	movs	r3, #0
 8001162:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001164:	2300      	movs	r3, #0
 8001166:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001168:	2300      	movs	r3, #0
 800116a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800116c:	2300      	movs	r3, #0
 800116e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d101      	bne.n	800117a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001176:	2301      	movs	r3, #1
 8001178:	e0be      	b.n	80012f8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	689b      	ldr	r3, [r3, #8]
 800117e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001184:	2b00      	cmp	r3, #0
 8001186:	d109      	bne.n	800119c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	2200      	movs	r2, #0
 800118c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	2200      	movs	r2, #0
 8001192:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001196:	6878      	ldr	r0, [r7, #4]
 8001198:	f7ff fd78 	bl	8000c8c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800119c:	6878      	ldr	r0, [r7, #4]
 800119e:	f000 faff 	bl	80017a0 <ADC_ConversionStop_Disable>
 80011a2:	4603      	mov	r3, r0
 80011a4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011aa:	f003 0310 	and.w	r3, r3, #16
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	f040 8099 	bne.w	80012e6 <HAL_ADC_Init+0x18e>
 80011b4:	7dfb      	ldrb	r3, [r7, #23]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	f040 8095 	bne.w	80012e6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011c0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80011c4:	f023 0302 	bic.w	r3, r3, #2
 80011c8:	f043 0202 	orr.w	r2, r3, #2
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80011d8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	7b1b      	ldrb	r3, [r3, #12]
 80011de:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80011e0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80011e2:	68ba      	ldr	r2, [r7, #8]
 80011e4:	4313      	orrs	r3, r2
 80011e6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	689b      	ldr	r3, [r3, #8]
 80011ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80011f0:	d003      	beq.n	80011fa <HAL_ADC_Init+0xa2>
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	689b      	ldr	r3, [r3, #8]
 80011f6:	2b01      	cmp	r3, #1
 80011f8:	d102      	bne.n	8001200 <HAL_ADC_Init+0xa8>
 80011fa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011fe:	e000      	b.n	8001202 <HAL_ADC_Init+0xaa>
 8001200:	2300      	movs	r3, #0
 8001202:	693a      	ldr	r2, [r7, #16]
 8001204:	4313      	orrs	r3, r2
 8001206:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	7d1b      	ldrb	r3, [r3, #20]
 800120c:	2b01      	cmp	r3, #1
 800120e:	d119      	bne.n	8001244 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	7b1b      	ldrb	r3, [r3, #12]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d109      	bne.n	800122c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	699b      	ldr	r3, [r3, #24]
 800121c:	3b01      	subs	r3, #1
 800121e:	035a      	lsls	r2, r3, #13
 8001220:	693b      	ldr	r3, [r7, #16]
 8001222:	4313      	orrs	r3, r2
 8001224:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001228:	613b      	str	r3, [r7, #16]
 800122a:	e00b      	b.n	8001244 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001230:	f043 0220 	orr.w	r2, r3, #32
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800123c:	f043 0201 	orr.w	r2, r3, #1
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	685b      	ldr	r3, [r3, #4]
 800124a:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	693a      	ldr	r2, [r7, #16]
 8001254:	430a      	orrs	r2, r1
 8001256:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	689a      	ldr	r2, [r3, #8]
 800125e:	4b28      	ldr	r3, [pc, #160]	@ (8001300 <HAL_ADC_Init+0x1a8>)
 8001260:	4013      	ands	r3, r2
 8001262:	687a      	ldr	r2, [r7, #4]
 8001264:	6812      	ldr	r2, [r2, #0]
 8001266:	68b9      	ldr	r1, [r7, #8]
 8001268:	430b      	orrs	r3, r1
 800126a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	689b      	ldr	r3, [r3, #8]
 8001270:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001274:	d003      	beq.n	800127e <HAL_ADC_Init+0x126>
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	689b      	ldr	r3, [r3, #8]
 800127a:	2b01      	cmp	r3, #1
 800127c:	d104      	bne.n	8001288 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	691b      	ldr	r3, [r3, #16]
 8001282:	3b01      	subs	r3, #1
 8001284:	051b      	lsls	r3, r3, #20
 8001286:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800128e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	68fa      	ldr	r2, [r7, #12]
 8001298:	430a      	orrs	r2, r1
 800129a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	689a      	ldr	r2, [r3, #8]
 80012a2:	4b18      	ldr	r3, [pc, #96]	@ (8001304 <HAL_ADC_Init+0x1ac>)
 80012a4:	4013      	ands	r3, r2
 80012a6:	68ba      	ldr	r2, [r7, #8]
 80012a8:	429a      	cmp	r2, r3
 80012aa:	d10b      	bne.n	80012c4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	2200      	movs	r2, #0
 80012b0:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012b6:	f023 0303 	bic.w	r3, r3, #3
 80012ba:	f043 0201 	orr.w	r2, r3, #1
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80012c2:	e018      	b.n	80012f6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012c8:	f023 0312 	bic.w	r3, r3, #18
 80012cc:	f043 0210 	orr.w	r2, r3, #16
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012d8:	f043 0201 	orr.w	r2, r3, #1
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80012e0:	2301      	movs	r3, #1
 80012e2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80012e4:	e007      	b.n	80012f6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012ea:	f043 0210 	orr.w	r2, r3, #16
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80012f2:	2301      	movs	r3, #1
 80012f4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80012f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3718      	adds	r7, #24
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	ffe1f7fd 	.word	0xffe1f7fd
 8001304:	ff1f0efe 	.word	0xff1f0efe

08001308 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b086      	sub	sp, #24
 800130c:	af00      	add	r7, sp, #0
 800130e:	60f8      	str	r0, [r7, #12]
 8001310:	60b9      	str	r1, [r7, #8]
 8001312:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001314:	2300      	movs	r3, #0
 8001316:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4a64      	ldr	r2, [pc, #400]	@ (80014b0 <HAL_ADC_Start_DMA+0x1a8>)
 800131e:	4293      	cmp	r3, r2
 8001320:	d004      	beq.n	800132c <HAL_ADC_Start_DMA+0x24>
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4a63      	ldr	r2, [pc, #396]	@ (80014b4 <HAL_ADC_Start_DMA+0x1ac>)
 8001328:	4293      	cmp	r3, r2
 800132a:	d106      	bne.n	800133a <HAL_ADC_Start_DMA+0x32>
 800132c:	4b60      	ldr	r3, [pc, #384]	@ (80014b0 <HAL_ADC_Start_DMA+0x1a8>)
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001334:	2b00      	cmp	r3, #0
 8001336:	f040 80b3 	bne.w	80014a0 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001340:	2b01      	cmp	r3, #1
 8001342:	d101      	bne.n	8001348 <HAL_ADC_Start_DMA+0x40>
 8001344:	2302      	movs	r3, #2
 8001346:	e0ae      	b.n	80014a6 <HAL_ADC_Start_DMA+0x19e>
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	2201      	movs	r2, #1
 800134c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001350:	68f8      	ldr	r0, [r7, #12]
 8001352:	f000 f9cb 	bl	80016ec <ADC_Enable>
 8001356:	4603      	mov	r3, r0
 8001358:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800135a:	7dfb      	ldrb	r3, [r7, #23]
 800135c:	2b00      	cmp	r3, #0
 800135e:	f040 809a 	bne.w	8001496 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001366:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800136a:	f023 0301 	bic.w	r3, r3, #1
 800136e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	4a4e      	ldr	r2, [pc, #312]	@ (80014b4 <HAL_ADC_Start_DMA+0x1ac>)
 800137c:	4293      	cmp	r3, r2
 800137e:	d105      	bne.n	800138c <HAL_ADC_Start_DMA+0x84>
 8001380:	4b4b      	ldr	r3, [pc, #300]	@ (80014b0 <HAL_ADC_Start_DMA+0x1a8>)
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001388:	2b00      	cmp	r3, #0
 800138a:	d115      	bne.n	80013b8 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001390:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d026      	beq.n	80013f4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013aa:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80013ae:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80013b6:	e01d      	b.n	80013f4 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013bc:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a39      	ldr	r2, [pc, #228]	@ (80014b0 <HAL_ADC_Start_DMA+0x1a8>)
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d004      	beq.n	80013d8 <HAL_ADC_Start_DMA+0xd0>
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	4a38      	ldr	r2, [pc, #224]	@ (80014b4 <HAL_ADC_Start_DMA+0x1ac>)
 80013d4:	4293      	cmp	r3, r2
 80013d6:	d10d      	bne.n	80013f4 <HAL_ADC_Start_DMA+0xec>
 80013d8:	4b35      	ldr	r3, [pc, #212]	@ (80014b0 <HAL_ADC_Start_DMA+0x1a8>)
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d007      	beq.n	80013f4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013e8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80013ec:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d006      	beq.n	800140e <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001404:	f023 0206 	bic.w	r2, r3, #6
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800140c:	e002      	b.n	8001414 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	2200      	movs	r2, #0
 8001412:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	2200      	movs	r2, #0
 8001418:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	6a1b      	ldr	r3, [r3, #32]
 8001420:	4a25      	ldr	r2, [pc, #148]	@ (80014b8 <HAL_ADC_Start_DMA+0x1b0>)
 8001422:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	6a1b      	ldr	r3, [r3, #32]
 8001428:	4a24      	ldr	r2, [pc, #144]	@ (80014bc <HAL_ADC_Start_DMA+0x1b4>)
 800142a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	6a1b      	ldr	r3, [r3, #32]
 8001430:	4a23      	ldr	r2, [pc, #140]	@ (80014c0 <HAL_ADC_Start_DMA+0x1b8>)
 8001432:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f06f 0202 	mvn.w	r2, #2
 800143c:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	689a      	ldr	r2, [r3, #8]
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800144c:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	6a18      	ldr	r0, [r3, #32]
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	334c      	adds	r3, #76	@ 0x4c
 8001458:	4619      	mov	r1, r3
 800145a:	68ba      	ldr	r2, [r7, #8]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	f000 fc5d 	bl	8001d1c <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	689b      	ldr	r3, [r3, #8]
 8001468:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800146c:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001470:	d108      	bne.n	8001484 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	689a      	ldr	r2, [r3, #8]
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001480:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001482:	e00f      	b.n	80014a4 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	689a      	ldr	r2, [r3, #8]
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001492:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001494:	e006      	b.n	80014a4 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	2200      	movs	r2, #0
 800149a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 800149e:	e001      	b.n	80014a4 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80014a0:	2301      	movs	r3, #1
 80014a2:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80014a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	3718      	adds	r7, #24
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	40012400 	.word	0x40012400
 80014b4:	40012800 	.word	0x40012800
 80014b8:	08001823 	.word	0x08001823
 80014bc:	0800189f 	.word	0x0800189f
 80014c0:	080018bb 	.word	0x080018bb

080014c4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80014cc:	bf00      	nop
 80014ce:	370c      	adds	r7, #12
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bc80      	pop	{r7}
 80014d4:	4770      	bx	lr

080014d6 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80014d6:	b480      	push	{r7}
 80014d8:	b083      	sub	sp, #12
 80014da:	af00      	add	r7, sp, #0
 80014dc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80014de:	bf00      	nop
 80014e0:	370c      	adds	r7, #12
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bc80      	pop	{r7}
 80014e6:	4770      	bx	lr

080014e8 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b083      	sub	sp, #12
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80014f0:	bf00      	nop
 80014f2:	370c      	adds	r7, #12
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bc80      	pop	{r7}
 80014f8:	4770      	bx	lr
	...

080014fc <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80014fc:	b480      	push	{r7}
 80014fe:	b085      	sub	sp, #20
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
 8001504:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001506:	2300      	movs	r3, #0
 8001508:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800150a:	2300      	movs	r3, #0
 800150c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001514:	2b01      	cmp	r3, #1
 8001516:	d101      	bne.n	800151c <HAL_ADC_ConfigChannel+0x20>
 8001518:	2302      	movs	r3, #2
 800151a:	e0dc      	b.n	80016d6 <HAL_ADC_ConfigChannel+0x1da>
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2201      	movs	r2, #1
 8001520:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	2b06      	cmp	r3, #6
 800152a:	d81c      	bhi.n	8001566 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	685a      	ldr	r2, [r3, #4]
 8001536:	4613      	mov	r3, r2
 8001538:	009b      	lsls	r3, r3, #2
 800153a:	4413      	add	r3, r2
 800153c:	3b05      	subs	r3, #5
 800153e:	221f      	movs	r2, #31
 8001540:	fa02 f303 	lsl.w	r3, r2, r3
 8001544:	43db      	mvns	r3, r3
 8001546:	4019      	ands	r1, r3
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	6818      	ldr	r0, [r3, #0]
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	685a      	ldr	r2, [r3, #4]
 8001550:	4613      	mov	r3, r2
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	4413      	add	r3, r2
 8001556:	3b05      	subs	r3, #5
 8001558:	fa00 f203 	lsl.w	r2, r0, r3
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	430a      	orrs	r2, r1
 8001562:	635a      	str	r2, [r3, #52]	@ 0x34
 8001564:	e03c      	b.n	80015e0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	2b0c      	cmp	r3, #12
 800156c:	d81c      	bhi.n	80015a8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	685a      	ldr	r2, [r3, #4]
 8001578:	4613      	mov	r3, r2
 800157a:	009b      	lsls	r3, r3, #2
 800157c:	4413      	add	r3, r2
 800157e:	3b23      	subs	r3, #35	@ 0x23
 8001580:	221f      	movs	r2, #31
 8001582:	fa02 f303 	lsl.w	r3, r2, r3
 8001586:	43db      	mvns	r3, r3
 8001588:	4019      	ands	r1, r3
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	6818      	ldr	r0, [r3, #0]
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	685a      	ldr	r2, [r3, #4]
 8001592:	4613      	mov	r3, r2
 8001594:	009b      	lsls	r3, r3, #2
 8001596:	4413      	add	r3, r2
 8001598:	3b23      	subs	r3, #35	@ 0x23
 800159a:	fa00 f203 	lsl.w	r2, r0, r3
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	430a      	orrs	r2, r1
 80015a4:	631a      	str	r2, [r3, #48]	@ 0x30
 80015a6:	e01b      	b.n	80015e0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	685a      	ldr	r2, [r3, #4]
 80015b2:	4613      	mov	r3, r2
 80015b4:	009b      	lsls	r3, r3, #2
 80015b6:	4413      	add	r3, r2
 80015b8:	3b41      	subs	r3, #65	@ 0x41
 80015ba:	221f      	movs	r2, #31
 80015bc:	fa02 f303 	lsl.w	r3, r2, r3
 80015c0:	43db      	mvns	r3, r3
 80015c2:	4019      	ands	r1, r3
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	6818      	ldr	r0, [r3, #0]
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	685a      	ldr	r2, [r3, #4]
 80015cc:	4613      	mov	r3, r2
 80015ce:	009b      	lsls	r3, r3, #2
 80015d0:	4413      	add	r3, r2
 80015d2:	3b41      	subs	r3, #65	@ 0x41
 80015d4:	fa00 f203 	lsl.w	r2, r0, r3
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	430a      	orrs	r2, r1
 80015de:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	2b09      	cmp	r3, #9
 80015e6:	d91c      	bls.n	8001622 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	68d9      	ldr	r1, [r3, #12]
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	681a      	ldr	r2, [r3, #0]
 80015f2:	4613      	mov	r3, r2
 80015f4:	005b      	lsls	r3, r3, #1
 80015f6:	4413      	add	r3, r2
 80015f8:	3b1e      	subs	r3, #30
 80015fa:	2207      	movs	r2, #7
 80015fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001600:	43db      	mvns	r3, r3
 8001602:	4019      	ands	r1, r3
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	6898      	ldr	r0, [r3, #8]
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	4613      	mov	r3, r2
 800160e:	005b      	lsls	r3, r3, #1
 8001610:	4413      	add	r3, r2
 8001612:	3b1e      	subs	r3, #30
 8001614:	fa00 f203 	lsl.w	r2, r0, r3
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	430a      	orrs	r2, r1
 800161e:	60da      	str	r2, [r3, #12]
 8001620:	e019      	b.n	8001656 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	6919      	ldr	r1, [r3, #16]
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	681a      	ldr	r2, [r3, #0]
 800162c:	4613      	mov	r3, r2
 800162e:	005b      	lsls	r3, r3, #1
 8001630:	4413      	add	r3, r2
 8001632:	2207      	movs	r2, #7
 8001634:	fa02 f303 	lsl.w	r3, r2, r3
 8001638:	43db      	mvns	r3, r3
 800163a:	4019      	ands	r1, r3
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	6898      	ldr	r0, [r3, #8]
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	681a      	ldr	r2, [r3, #0]
 8001644:	4613      	mov	r3, r2
 8001646:	005b      	lsls	r3, r3, #1
 8001648:	4413      	add	r3, r2
 800164a:	fa00 f203 	lsl.w	r2, r0, r3
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	430a      	orrs	r2, r1
 8001654:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	2b10      	cmp	r3, #16
 800165c:	d003      	beq.n	8001666 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001662:	2b11      	cmp	r3, #17
 8001664:	d132      	bne.n	80016cc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4a1d      	ldr	r2, [pc, #116]	@ (80016e0 <HAL_ADC_ConfigChannel+0x1e4>)
 800166c:	4293      	cmp	r3, r2
 800166e:	d125      	bne.n	80016bc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	689b      	ldr	r3, [r3, #8]
 8001676:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800167a:	2b00      	cmp	r3, #0
 800167c:	d126      	bne.n	80016cc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	689a      	ldr	r2, [r3, #8]
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800168c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	2b10      	cmp	r3, #16
 8001694:	d11a      	bne.n	80016cc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001696:	4b13      	ldr	r3, [pc, #76]	@ (80016e4 <HAL_ADC_ConfigChannel+0x1e8>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4a13      	ldr	r2, [pc, #76]	@ (80016e8 <HAL_ADC_ConfigChannel+0x1ec>)
 800169c:	fba2 2303 	umull	r2, r3, r2, r3
 80016a0:	0c9a      	lsrs	r2, r3, #18
 80016a2:	4613      	mov	r3, r2
 80016a4:	009b      	lsls	r3, r3, #2
 80016a6:	4413      	add	r3, r2
 80016a8:	005b      	lsls	r3, r3, #1
 80016aa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80016ac:	e002      	b.n	80016b4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80016ae:	68bb      	ldr	r3, [r7, #8]
 80016b0:	3b01      	subs	r3, #1
 80016b2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80016b4:	68bb      	ldr	r3, [r7, #8]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d1f9      	bne.n	80016ae <HAL_ADC_ConfigChannel+0x1b2>
 80016ba:	e007      	b.n	80016cc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016c0:	f043 0220 	orr.w	r2, r3, #32
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80016c8:	2301      	movs	r3, #1
 80016ca:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2200      	movs	r2, #0
 80016d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80016d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3714      	adds	r7, #20
 80016da:	46bd      	mov	sp, r7
 80016dc:	bc80      	pop	{r7}
 80016de:	4770      	bx	lr
 80016e0:	40012400 	.word	0x40012400
 80016e4:	20000008 	.word	0x20000008
 80016e8:	431bde83 	.word	0x431bde83

080016ec <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b084      	sub	sp, #16
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80016f4:	2300      	movs	r3, #0
 80016f6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80016f8:	2300      	movs	r3, #0
 80016fa:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	689b      	ldr	r3, [r3, #8]
 8001702:	f003 0301 	and.w	r3, r3, #1
 8001706:	2b01      	cmp	r3, #1
 8001708:	d040      	beq.n	800178c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	689a      	ldr	r2, [r3, #8]
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f042 0201 	orr.w	r2, r2, #1
 8001718:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800171a:	4b1f      	ldr	r3, [pc, #124]	@ (8001798 <ADC_Enable+0xac>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4a1f      	ldr	r2, [pc, #124]	@ (800179c <ADC_Enable+0xb0>)
 8001720:	fba2 2303 	umull	r2, r3, r2, r3
 8001724:	0c9b      	lsrs	r3, r3, #18
 8001726:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001728:	e002      	b.n	8001730 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800172a:	68bb      	ldr	r3, [r7, #8]
 800172c:	3b01      	subs	r3, #1
 800172e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001730:	68bb      	ldr	r3, [r7, #8]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d1f9      	bne.n	800172a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001736:	f7ff fce1 	bl	80010fc <HAL_GetTick>
 800173a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800173c:	e01f      	b.n	800177e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800173e:	f7ff fcdd 	bl	80010fc <HAL_GetTick>
 8001742:	4602      	mov	r2, r0
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	1ad3      	subs	r3, r2, r3
 8001748:	2b02      	cmp	r3, #2
 800174a:	d918      	bls.n	800177e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	689b      	ldr	r3, [r3, #8]
 8001752:	f003 0301 	and.w	r3, r3, #1
 8001756:	2b01      	cmp	r3, #1
 8001758:	d011      	beq.n	800177e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800175e:	f043 0210 	orr.w	r2, r3, #16
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800176a:	f043 0201 	orr.w	r2, r3, #1
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2200      	movs	r2, #0
 8001776:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	e007      	b.n	800178e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	689b      	ldr	r3, [r3, #8]
 8001784:	f003 0301 	and.w	r3, r3, #1
 8001788:	2b01      	cmp	r3, #1
 800178a:	d1d8      	bne.n	800173e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800178c:	2300      	movs	r3, #0
}
 800178e:	4618      	mov	r0, r3
 8001790:	3710      	adds	r7, #16
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	20000008 	.word	0x20000008
 800179c:	431bde83 	.word	0x431bde83

080017a0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b084      	sub	sp, #16
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80017a8:	2300      	movs	r3, #0
 80017aa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	689b      	ldr	r3, [r3, #8]
 80017b2:	f003 0301 	and.w	r3, r3, #1
 80017b6:	2b01      	cmp	r3, #1
 80017b8:	d12e      	bne.n	8001818 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	689a      	ldr	r2, [r3, #8]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f022 0201 	bic.w	r2, r2, #1
 80017c8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80017ca:	f7ff fc97 	bl	80010fc <HAL_GetTick>
 80017ce:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80017d0:	e01b      	b.n	800180a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80017d2:	f7ff fc93 	bl	80010fc <HAL_GetTick>
 80017d6:	4602      	mov	r2, r0
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	1ad3      	subs	r3, r2, r3
 80017dc:	2b02      	cmp	r3, #2
 80017de:	d914      	bls.n	800180a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	f003 0301 	and.w	r3, r3, #1
 80017ea:	2b01      	cmp	r3, #1
 80017ec:	d10d      	bne.n	800180a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017f2:	f043 0210 	orr.w	r2, r3, #16
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017fe:	f043 0201 	orr.w	r2, r3, #1
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	e007      	b.n	800181a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	689b      	ldr	r3, [r3, #8]
 8001810:	f003 0301 	and.w	r3, r3, #1
 8001814:	2b01      	cmp	r3, #1
 8001816:	d0dc      	beq.n	80017d2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001818:	2300      	movs	r3, #0
}
 800181a:	4618      	mov	r0, r3
 800181c:	3710      	adds	r7, #16
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}

08001822 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001822:	b580      	push	{r7, lr}
 8001824:	b084      	sub	sp, #16
 8001826:	af00      	add	r7, sp, #0
 8001828:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800182e:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001834:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001838:	2b00      	cmp	r3, #0
 800183a:	d127      	bne.n	800188c <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001840:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	689b      	ldr	r3, [r3, #8]
 800184e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001852:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001856:	d115      	bne.n	8001884 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800185c:	2b00      	cmp	r3, #0
 800185e:	d111      	bne.n	8001884 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001864:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001870:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001874:	2b00      	cmp	r3, #0
 8001876:	d105      	bne.n	8001884 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800187c:	f043 0201 	orr.w	r2, r3, #1
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001884:	68f8      	ldr	r0, [r7, #12]
 8001886:	f7ff fe1d 	bl	80014c4 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800188a:	e004      	b.n	8001896 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	6a1b      	ldr	r3, [r3, #32]
 8001890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	4798      	blx	r3
}
 8001896:	bf00      	nop
 8001898:	3710      	adds	r7, #16
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}

0800189e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800189e:	b580      	push	{r7, lr}
 80018a0:	b084      	sub	sp, #16
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018aa:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80018ac:	68f8      	ldr	r0, [r7, #12]
 80018ae:	f7ff fe12 	bl	80014d6 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80018b2:	bf00      	nop
 80018b4:	3710      	adds	r7, #16
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}

080018ba <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80018ba:	b580      	push	{r7, lr}
 80018bc:	b084      	sub	sp, #16
 80018be:	af00      	add	r7, sp, #0
 80018c0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018c6:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018cc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018d8:	f043 0204 	orr.w	r2, r3, #4
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80018e0:	68f8      	ldr	r0, [r7, #12]
 80018e2:	f7ff fe01 	bl	80014e8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80018e6:	bf00      	nop
 80018e8:	3710      	adds	r7, #16
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
	...

080018f0 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80018f0:	b590      	push	{r4, r7, lr}
 80018f2:	b087      	sub	sp, #28
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018f8:	2300      	movs	r3, #0
 80018fa:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80018fc:	2300      	movs	r3, #0
 80018fe:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001906:	2b01      	cmp	r3, #1
 8001908:	d101      	bne.n	800190e <HAL_ADCEx_Calibration_Start+0x1e>
 800190a:	2302      	movs	r3, #2
 800190c:	e097      	b.n	8001a3e <HAL_ADCEx_Calibration_Start+0x14e>
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2201      	movs	r2, #1
 8001912:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001916:	6878      	ldr	r0, [r7, #4]
 8001918:	f7ff ff42 	bl	80017a0 <ADC_ConversionStop_Disable>
 800191c:	4603      	mov	r3, r0
 800191e:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8001920:	6878      	ldr	r0, [r7, #4]
 8001922:	f7ff fee3 	bl	80016ec <ADC_Enable>
 8001926:	4603      	mov	r3, r0
 8001928:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 800192a:	7dfb      	ldrb	r3, [r7, #23]
 800192c:	2b00      	cmp	r3, #0
 800192e:	f040 8081 	bne.w	8001a34 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001936:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800193a:	f023 0302 	bic.w	r3, r3, #2
 800193e:	f043 0202 	orr.w	r2, r3, #2
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001946:	4b40      	ldr	r3, [pc, #256]	@ (8001a48 <HAL_ADCEx_Calibration_Start+0x158>)
 8001948:	681c      	ldr	r4, [r3, #0]
 800194a:	2002      	movs	r0, #2
 800194c:	f001 fa0c 	bl	8002d68 <HAL_RCCEx_GetPeriphCLKFreq>
 8001950:	4603      	mov	r3, r0
 8001952:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8001956:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8001958:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 800195a:	e002      	b.n	8001962 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	3b01      	subs	r3, #1
 8001960:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d1f9      	bne.n	800195c <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	689a      	ldr	r2, [r3, #8]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f042 0208 	orr.w	r2, r2, #8
 8001976:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001978:	f7ff fbc0 	bl	80010fc <HAL_GetTick>
 800197c:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800197e:	e01b      	b.n	80019b8 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001980:	f7ff fbbc 	bl	80010fc <HAL_GetTick>
 8001984:	4602      	mov	r2, r0
 8001986:	693b      	ldr	r3, [r7, #16]
 8001988:	1ad3      	subs	r3, r2, r3
 800198a:	2b0a      	cmp	r3, #10
 800198c:	d914      	bls.n	80019b8 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	689b      	ldr	r3, [r3, #8]
 8001994:	f003 0308 	and.w	r3, r3, #8
 8001998:	2b00      	cmp	r3, #0
 800199a:	d00d      	beq.n	80019b8 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019a0:	f023 0312 	bic.w	r3, r3, #18
 80019a4:	f043 0210 	orr.w	r2, r3, #16
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2200      	movs	r2, #0
 80019b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80019b4:	2301      	movs	r3, #1
 80019b6:	e042      	b.n	8001a3e <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	689b      	ldr	r3, [r3, #8]
 80019be:	f003 0308 	and.w	r3, r3, #8
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d1dc      	bne.n	8001980 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	689a      	ldr	r2, [r3, #8]
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f042 0204 	orr.w	r2, r2, #4
 80019d4:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80019d6:	f7ff fb91 	bl	80010fc <HAL_GetTick>
 80019da:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80019dc:	e01b      	b.n	8001a16 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80019de:	f7ff fb8d 	bl	80010fc <HAL_GetTick>
 80019e2:	4602      	mov	r2, r0
 80019e4:	693b      	ldr	r3, [r7, #16]
 80019e6:	1ad3      	subs	r3, r2, r3
 80019e8:	2b0a      	cmp	r3, #10
 80019ea:	d914      	bls.n	8001a16 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	689b      	ldr	r3, [r3, #8]
 80019f2:	f003 0304 	and.w	r3, r3, #4
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d00d      	beq.n	8001a16 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019fe:	f023 0312 	bic.w	r3, r3, #18
 8001a02:	f043 0210 	orr.w	r2, r3, #16
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001a12:	2301      	movs	r3, #1
 8001a14:	e013      	b.n	8001a3e <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	f003 0304 	and.w	r3, r3, #4
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d1dc      	bne.n	80019de <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a28:	f023 0303 	bic.w	r3, r3, #3
 8001a2c:	f043 0201 	orr.w	r2, r3, #1
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2200      	movs	r2, #0
 8001a38:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001a3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	371c      	adds	r7, #28
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd90      	pop	{r4, r7, pc}
 8001a46:	bf00      	nop
 8001a48:	20000008 	.word	0x20000008

08001a4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b085      	sub	sp, #20
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	f003 0307 	and.w	r3, r3, #7
 8001a5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a5c:	4b0c      	ldr	r3, [pc, #48]	@ (8001a90 <__NVIC_SetPriorityGrouping+0x44>)
 8001a5e:	68db      	ldr	r3, [r3, #12]
 8001a60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a62:	68ba      	ldr	r2, [r7, #8]
 8001a64:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a68:	4013      	ands	r3, r2
 8001a6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a70:	68bb      	ldr	r3, [r7, #8]
 8001a72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a74:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a7e:	4a04      	ldr	r2, [pc, #16]	@ (8001a90 <__NVIC_SetPriorityGrouping+0x44>)
 8001a80:	68bb      	ldr	r3, [r7, #8]
 8001a82:	60d3      	str	r3, [r2, #12]
}
 8001a84:	bf00      	nop
 8001a86:	3714      	adds	r7, #20
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bc80      	pop	{r7}
 8001a8c:	4770      	bx	lr
 8001a8e:	bf00      	nop
 8001a90:	e000ed00 	.word	0xe000ed00

08001a94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a98:	4b04      	ldr	r3, [pc, #16]	@ (8001aac <__NVIC_GetPriorityGrouping+0x18>)
 8001a9a:	68db      	ldr	r3, [r3, #12]
 8001a9c:	0a1b      	lsrs	r3, r3, #8
 8001a9e:	f003 0307 	and.w	r3, r3, #7
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bc80      	pop	{r7}
 8001aa8:	4770      	bx	lr
 8001aaa:	bf00      	nop
 8001aac:	e000ed00 	.word	0xe000ed00

08001ab0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b083      	sub	sp, #12
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001aba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	db0b      	blt.n	8001ada <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ac2:	79fb      	ldrb	r3, [r7, #7]
 8001ac4:	f003 021f 	and.w	r2, r3, #31
 8001ac8:	4906      	ldr	r1, [pc, #24]	@ (8001ae4 <__NVIC_EnableIRQ+0x34>)
 8001aca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ace:	095b      	lsrs	r3, r3, #5
 8001ad0:	2001      	movs	r0, #1
 8001ad2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ad6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ada:	bf00      	nop
 8001adc:	370c      	adds	r7, #12
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bc80      	pop	{r7}
 8001ae2:	4770      	bx	lr
 8001ae4:	e000e100 	.word	0xe000e100

08001ae8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	4603      	mov	r3, r0
 8001af0:	6039      	str	r1, [r7, #0]
 8001af2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001af4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	db0a      	blt.n	8001b12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	b2da      	uxtb	r2, r3
 8001b00:	490c      	ldr	r1, [pc, #48]	@ (8001b34 <__NVIC_SetPriority+0x4c>)
 8001b02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b06:	0112      	lsls	r2, r2, #4
 8001b08:	b2d2      	uxtb	r2, r2
 8001b0a:	440b      	add	r3, r1
 8001b0c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b10:	e00a      	b.n	8001b28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	b2da      	uxtb	r2, r3
 8001b16:	4908      	ldr	r1, [pc, #32]	@ (8001b38 <__NVIC_SetPriority+0x50>)
 8001b18:	79fb      	ldrb	r3, [r7, #7]
 8001b1a:	f003 030f 	and.w	r3, r3, #15
 8001b1e:	3b04      	subs	r3, #4
 8001b20:	0112      	lsls	r2, r2, #4
 8001b22:	b2d2      	uxtb	r2, r2
 8001b24:	440b      	add	r3, r1
 8001b26:	761a      	strb	r2, [r3, #24]
}
 8001b28:	bf00      	nop
 8001b2a:	370c      	adds	r7, #12
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bc80      	pop	{r7}
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	e000e100 	.word	0xe000e100
 8001b38:	e000ed00 	.word	0xe000ed00

08001b3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b089      	sub	sp, #36	@ 0x24
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	60f8      	str	r0, [r7, #12]
 8001b44:	60b9      	str	r1, [r7, #8]
 8001b46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	f003 0307 	and.w	r3, r3, #7
 8001b4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b50:	69fb      	ldr	r3, [r7, #28]
 8001b52:	f1c3 0307 	rsb	r3, r3, #7
 8001b56:	2b04      	cmp	r3, #4
 8001b58:	bf28      	it	cs
 8001b5a:	2304      	movcs	r3, #4
 8001b5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b5e:	69fb      	ldr	r3, [r7, #28]
 8001b60:	3304      	adds	r3, #4
 8001b62:	2b06      	cmp	r3, #6
 8001b64:	d902      	bls.n	8001b6c <NVIC_EncodePriority+0x30>
 8001b66:	69fb      	ldr	r3, [r7, #28]
 8001b68:	3b03      	subs	r3, #3
 8001b6a:	e000      	b.n	8001b6e <NVIC_EncodePriority+0x32>
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b70:	f04f 32ff 	mov.w	r2, #4294967295
 8001b74:	69bb      	ldr	r3, [r7, #24]
 8001b76:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7a:	43da      	mvns	r2, r3
 8001b7c:	68bb      	ldr	r3, [r7, #8]
 8001b7e:	401a      	ands	r2, r3
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b84:	f04f 31ff 	mov.w	r1, #4294967295
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b8e:	43d9      	mvns	r1, r3
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b94:	4313      	orrs	r3, r2
         );
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3724      	adds	r7, #36	@ 0x24
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bc80      	pop	{r7}
 8001b9e:	4770      	bx	lr

08001ba0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	3b01      	subs	r3, #1
 8001bac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001bb0:	d301      	bcc.n	8001bb6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	e00f      	b.n	8001bd6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bb6:	4a0a      	ldr	r2, [pc, #40]	@ (8001be0 <SysTick_Config+0x40>)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	3b01      	subs	r3, #1
 8001bbc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bbe:	210f      	movs	r1, #15
 8001bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8001bc4:	f7ff ff90 	bl	8001ae8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bc8:	4b05      	ldr	r3, [pc, #20]	@ (8001be0 <SysTick_Config+0x40>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bce:	4b04      	ldr	r3, [pc, #16]	@ (8001be0 <SysTick_Config+0x40>)
 8001bd0:	2207      	movs	r2, #7
 8001bd2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bd4:	2300      	movs	r3, #0
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	3708      	adds	r7, #8
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	e000e010 	.word	0xe000e010

08001be4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bec:	6878      	ldr	r0, [r7, #4]
 8001bee:	f7ff ff2d 	bl	8001a4c <__NVIC_SetPriorityGrouping>
}
 8001bf2:	bf00      	nop
 8001bf4:	3708      	adds	r7, #8
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}

08001bfa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bfa:	b580      	push	{r7, lr}
 8001bfc:	b086      	sub	sp, #24
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	4603      	mov	r3, r0
 8001c02:	60b9      	str	r1, [r7, #8]
 8001c04:	607a      	str	r2, [r7, #4]
 8001c06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c0c:	f7ff ff42 	bl	8001a94 <__NVIC_GetPriorityGrouping>
 8001c10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c12:	687a      	ldr	r2, [r7, #4]
 8001c14:	68b9      	ldr	r1, [r7, #8]
 8001c16:	6978      	ldr	r0, [r7, #20]
 8001c18:	f7ff ff90 	bl	8001b3c <NVIC_EncodePriority>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c22:	4611      	mov	r1, r2
 8001c24:	4618      	mov	r0, r3
 8001c26:	f7ff ff5f 	bl	8001ae8 <__NVIC_SetPriority>
}
 8001c2a:	bf00      	nop
 8001c2c:	3718      	adds	r7, #24
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}

08001c32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c32:	b580      	push	{r7, lr}
 8001c34:	b082      	sub	sp, #8
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	4603      	mov	r3, r0
 8001c3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c40:	4618      	mov	r0, r3
 8001c42:	f7ff ff35 	bl	8001ab0 <__NVIC_EnableIRQ>
}
 8001c46:	bf00      	nop
 8001c48:	3708      	adds	r7, #8
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}

08001c4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c4e:	b580      	push	{r7, lr}
 8001c50:	b082      	sub	sp, #8
 8001c52:	af00      	add	r7, sp, #0
 8001c54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c56:	6878      	ldr	r0, [r7, #4]
 8001c58:	f7ff ffa2 	bl	8001ba0 <SysTick_Config>
 8001c5c:	4603      	mov	r3, r0
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	3708      	adds	r7, #8
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
	...

08001c68 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b085      	sub	sp, #20
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001c70:	2300      	movs	r3, #0
 8001c72:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d101      	bne.n	8001c7e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e043      	b.n	8001d06 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	461a      	mov	r2, r3
 8001c84:	4b22      	ldr	r3, [pc, #136]	@ (8001d10 <HAL_DMA_Init+0xa8>)
 8001c86:	4413      	add	r3, r2
 8001c88:	4a22      	ldr	r2, [pc, #136]	@ (8001d14 <HAL_DMA_Init+0xac>)
 8001c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c8e:	091b      	lsrs	r3, r3, #4
 8001c90:	009a      	lsls	r2, r3, #2
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	4a1f      	ldr	r2, [pc, #124]	@ (8001d18 <HAL_DMA_Init+0xb0>)
 8001c9a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2202      	movs	r2, #2
 8001ca0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001cb2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001cb6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001cc0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	68db      	ldr	r3, [r3, #12]
 8001cc6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ccc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	695b      	ldr	r3, [r3, #20]
 8001cd2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cd8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	69db      	ldr	r3, [r3, #28]
 8001cde:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001ce0:	68fa      	ldr	r2, [r7, #12]
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	68fa      	ldr	r2, [r7, #12]
 8001cec:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2200      	movs	r2, #0
 8001d00:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001d04:	2300      	movs	r3, #0
}
 8001d06:	4618      	mov	r0, r3
 8001d08:	3714      	adds	r7, #20
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bc80      	pop	{r7}
 8001d0e:	4770      	bx	lr
 8001d10:	bffdfff8 	.word	0xbffdfff8
 8001d14:	cccccccd 	.word	0xcccccccd
 8001d18:	40020000 	.word	0x40020000

08001d1c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b086      	sub	sp, #24
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	60f8      	str	r0, [r7, #12]
 8001d24:	60b9      	str	r1, [r7, #8]
 8001d26:	607a      	str	r2, [r7, #4]
 8001d28:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d34:	2b01      	cmp	r3, #1
 8001d36:	d101      	bne.n	8001d3c <HAL_DMA_Start_IT+0x20>
 8001d38:	2302      	movs	r3, #2
 8001d3a:	e04b      	b.n	8001dd4 <HAL_DMA_Start_IT+0xb8>
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	2201      	movs	r2, #1
 8001d40:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001d4a:	b2db      	uxtb	r3, r3
 8001d4c:	2b01      	cmp	r3, #1
 8001d4e:	d13a      	bne.n	8001dc6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	2202      	movs	r2, #2
 8001d54:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f022 0201 	bic.w	r2, r2, #1
 8001d6c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	687a      	ldr	r2, [r7, #4]
 8001d72:	68b9      	ldr	r1, [r7, #8]
 8001d74:	68f8      	ldr	r0, [r7, #12]
 8001d76:	f000 f937 	bl	8001fe8 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d008      	beq.n	8001d94 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f042 020e 	orr.w	r2, r2, #14
 8001d90:	601a      	str	r2, [r3, #0]
 8001d92:	e00f      	b.n	8001db4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	681a      	ldr	r2, [r3, #0]
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f022 0204 	bic.w	r2, r2, #4
 8001da2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f042 020a 	orr.w	r2, r2, #10
 8001db2:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	681a      	ldr	r2, [r3, #0]
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f042 0201 	orr.w	r2, r2, #1
 8001dc2:	601a      	str	r2, [r3, #0]
 8001dc4:	e005      	b.n	8001dd2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	2200      	movs	r2, #0
 8001dca:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001dce:	2302      	movs	r3, #2
 8001dd0:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001dd2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	3718      	adds	r7, #24
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}

08001ddc <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001df8:	2204      	movs	r2, #4
 8001dfa:	409a      	lsls	r2, r3
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	4013      	ands	r3, r2
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d04f      	beq.n	8001ea4 <HAL_DMA_IRQHandler+0xc8>
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	f003 0304 	and.w	r3, r3, #4
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d04a      	beq.n	8001ea4 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f003 0320 	and.w	r3, r3, #32
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d107      	bne.n	8001e2c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	681a      	ldr	r2, [r3, #0]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f022 0204 	bic.w	r2, r2, #4
 8001e2a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a66      	ldr	r2, [pc, #408]	@ (8001fcc <HAL_DMA_IRQHandler+0x1f0>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d029      	beq.n	8001e8a <HAL_DMA_IRQHandler+0xae>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a65      	ldr	r2, [pc, #404]	@ (8001fd0 <HAL_DMA_IRQHandler+0x1f4>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d022      	beq.n	8001e86 <HAL_DMA_IRQHandler+0xaa>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a63      	ldr	r2, [pc, #396]	@ (8001fd4 <HAL_DMA_IRQHandler+0x1f8>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d01a      	beq.n	8001e80 <HAL_DMA_IRQHandler+0xa4>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a62      	ldr	r2, [pc, #392]	@ (8001fd8 <HAL_DMA_IRQHandler+0x1fc>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d012      	beq.n	8001e7a <HAL_DMA_IRQHandler+0x9e>
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a60      	ldr	r2, [pc, #384]	@ (8001fdc <HAL_DMA_IRQHandler+0x200>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d00a      	beq.n	8001e74 <HAL_DMA_IRQHandler+0x98>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4a5f      	ldr	r2, [pc, #380]	@ (8001fe0 <HAL_DMA_IRQHandler+0x204>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d102      	bne.n	8001e6e <HAL_DMA_IRQHandler+0x92>
 8001e68:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001e6c:	e00e      	b.n	8001e8c <HAL_DMA_IRQHandler+0xb0>
 8001e6e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001e72:	e00b      	b.n	8001e8c <HAL_DMA_IRQHandler+0xb0>
 8001e74:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001e78:	e008      	b.n	8001e8c <HAL_DMA_IRQHandler+0xb0>
 8001e7a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001e7e:	e005      	b.n	8001e8c <HAL_DMA_IRQHandler+0xb0>
 8001e80:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e84:	e002      	b.n	8001e8c <HAL_DMA_IRQHandler+0xb0>
 8001e86:	2340      	movs	r3, #64	@ 0x40
 8001e88:	e000      	b.n	8001e8c <HAL_DMA_IRQHandler+0xb0>
 8001e8a:	2304      	movs	r3, #4
 8001e8c:	4a55      	ldr	r2, [pc, #340]	@ (8001fe4 <HAL_DMA_IRQHandler+0x208>)
 8001e8e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	f000 8094 	beq.w	8001fc2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e9e:	6878      	ldr	r0, [r7, #4]
 8001ea0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001ea2:	e08e      	b.n	8001fc2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ea8:	2202      	movs	r2, #2
 8001eaa:	409a      	lsls	r2, r3
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	4013      	ands	r3, r2
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d056      	beq.n	8001f62 <HAL_DMA_IRQHandler+0x186>
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	f003 0302 	and.w	r3, r3, #2
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d051      	beq.n	8001f62 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f003 0320 	and.w	r3, r3, #32
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d10b      	bne.n	8001ee4 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	681a      	ldr	r2, [r3, #0]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f022 020a 	bic.w	r2, r2, #10
 8001eda:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2201      	movs	r2, #1
 8001ee0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a38      	ldr	r2, [pc, #224]	@ (8001fcc <HAL_DMA_IRQHandler+0x1f0>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d029      	beq.n	8001f42 <HAL_DMA_IRQHandler+0x166>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a37      	ldr	r2, [pc, #220]	@ (8001fd0 <HAL_DMA_IRQHandler+0x1f4>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d022      	beq.n	8001f3e <HAL_DMA_IRQHandler+0x162>
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a35      	ldr	r2, [pc, #212]	@ (8001fd4 <HAL_DMA_IRQHandler+0x1f8>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d01a      	beq.n	8001f38 <HAL_DMA_IRQHandler+0x15c>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a34      	ldr	r2, [pc, #208]	@ (8001fd8 <HAL_DMA_IRQHandler+0x1fc>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d012      	beq.n	8001f32 <HAL_DMA_IRQHandler+0x156>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a32      	ldr	r2, [pc, #200]	@ (8001fdc <HAL_DMA_IRQHandler+0x200>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d00a      	beq.n	8001f2c <HAL_DMA_IRQHandler+0x150>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a31      	ldr	r2, [pc, #196]	@ (8001fe0 <HAL_DMA_IRQHandler+0x204>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d102      	bne.n	8001f26 <HAL_DMA_IRQHandler+0x14a>
 8001f20:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001f24:	e00e      	b.n	8001f44 <HAL_DMA_IRQHandler+0x168>
 8001f26:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001f2a:	e00b      	b.n	8001f44 <HAL_DMA_IRQHandler+0x168>
 8001f2c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f30:	e008      	b.n	8001f44 <HAL_DMA_IRQHandler+0x168>
 8001f32:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f36:	e005      	b.n	8001f44 <HAL_DMA_IRQHandler+0x168>
 8001f38:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001f3c:	e002      	b.n	8001f44 <HAL_DMA_IRQHandler+0x168>
 8001f3e:	2320      	movs	r3, #32
 8001f40:	e000      	b.n	8001f44 <HAL_DMA_IRQHandler+0x168>
 8001f42:	2302      	movs	r3, #2
 8001f44:	4a27      	ldr	r2, [pc, #156]	@ (8001fe4 <HAL_DMA_IRQHandler+0x208>)
 8001f46:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d034      	beq.n	8001fc2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f5c:	6878      	ldr	r0, [r7, #4]
 8001f5e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001f60:	e02f      	b.n	8001fc2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f66:	2208      	movs	r2, #8
 8001f68:	409a      	lsls	r2, r3
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d028      	beq.n	8001fc4 <HAL_DMA_IRQHandler+0x1e8>
 8001f72:	68bb      	ldr	r3, [r7, #8]
 8001f74:	f003 0308 	and.w	r3, r3, #8
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d023      	beq.n	8001fc4 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	681a      	ldr	r2, [r3, #0]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f022 020e 	bic.w	r2, r2, #14
 8001f8a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f94:	2101      	movs	r1, #1
 8001f96:	fa01 f202 	lsl.w	r2, r1, r2
 8001f9a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2200      	movs	r2, #0
 8001fae:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d004      	beq.n	8001fc4 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fbe:	6878      	ldr	r0, [r7, #4]
 8001fc0:	4798      	blx	r3
    }
  }
  return;
 8001fc2:	bf00      	nop
 8001fc4:	bf00      	nop
}
 8001fc6:	3710      	adds	r7, #16
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}
 8001fcc:	40020008 	.word	0x40020008
 8001fd0:	4002001c 	.word	0x4002001c
 8001fd4:	40020030 	.word	0x40020030
 8001fd8:	40020044 	.word	0x40020044
 8001fdc:	40020058 	.word	0x40020058
 8001fe0:	4002006c 	.word	0x4002006c
 8001fe4:	40020000 	.word	0x40020000

08001fe8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b085      	sub	sp, #20
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	60f8      	str	r0, [r7, #12]
 8001ff0:	60b9      	str	r1, [r7, #8]
 8001ff2:	607a      	str	r2, [r7, #4]
 8001ff4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ffe:	2101      	movs	r1, #1
 8002000:	fa01 f202 	lsl.w	r2, r1, r2
 8002004:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	683a      	ldr	r2, [r7, #0]
 800200c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	2b10      	cmp	r3, #16
 8002014:	d108      	bne.n	8002028 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	687a      	ldr	r2, [r7, #4]
 800201c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	68ba      	ldr	r2, [r7, #8]
 8002024:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002026:	e007      	b.n	8002038 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	68ba      	ldr	r2, [r7, #8]
 800202e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	687a      	ldr	r2, [r7, #4]
 8002036:	60da      	str	r2, [r3, #12]
}
 8002038:	bf00      	nop
 800203a:	3714      	adds	r7, #20
 800203c:	46bd      	mov	sp, r7
 800203e:	bc80      	pop	{r7}
 8002040:	4770      	bx	lr
	...

08002044 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002044:	b480      	push	{r7}
 8002046:	b08b      	sub	sp, #44	@ 0x2c
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
 800204c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800204e:	2300      	movs	r3, #0
 8002050:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002052:	2300      	movs	r3, #0
 8002054:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002056:	e169      	b.n	800232c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002058:	2201      	movs	r2, #1
 800205a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800205c:	fa02 f303 	lsl.w	r3, r2, r3
 8002060:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	69fa      	ldr	r2, [r7, #28]
 8002068:	4013      	ands	r3, r2
 800206a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800206c:	69ba      	ldr	r2, [r7, #24]
 800206e:	69fb      	ldr	r3, [r7, #28]
 8002070:	429a      	cmp	r2, r3
 8002072:	f040 8158 	bne.w	8002326 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	4a9a      	ldr	r2, [pc, #616]	@ (80022e4 <HAL_GPIO_Init+0x2a0>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d05e      	beq.n	800213e <HAL_GPIO_Init+0xfa>
 8002080:	4a98      	ldr	r2, [pc, #608]	@ (80022e4 <HAL_GPIO_Init+0x2a0>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d875      	bhi.n	8002172 <HAL_GPIO_Init+0x12e>
 8002086:	4a98      	ldr	r2, [pc, #608]	@ (80022e8 <HAL_GPIO_Init+0x2a4>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d058      	beq.n	800213e <HAL_GPIO_Init+0xfa>
 800208c:	4a96      	ldr	r2, [pc, #600]	@ (80022e8 <HAL_GPIO_Init+0x2a4>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d86f      	bhi.n	8002172 <HAL_GPIO_Init+0x12e>
 8002092:	4a96      	ldr	r2, [pc, #600]	@ (80022ec <HAL_GPIO_Init+0x2a8>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d052      	beq.n	800213e <HAL_GPIO_Init+0xfa>
 8002098:	4a94      	ldr	r2, [pc, #592]	@ (80022ec <HAL_GPIO_Init+0x2a8>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d869      	bhi.n	8002172 <HAL_GPIO_Init+0x12e>
 800209e:	4a94      	ldr	r2, [pc, #592]	@ (80022f0 <HAL_GPIO_Init+0x2ac>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d04c      	beq.n	800213e <HAL_GPIO_Init+0xfa>
 80020a4:	4a92      	ldr	r2, [pc, #584]	@ (80022f0 <HAL_GPIO_Init+0x2ac>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d863      	bhi.n	8002172 <HAL_GPIO_Init+0x12e>
 80020aa:	4a92      	ldr	r2, [pc, #584]	@ (80022f4 <HAL_GPIO_Init+0x2b0>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d046      	beq.n	800213e <HAL_GPIO_Init+0xfa>
 80020b0:	4a90      	ldr	r2, [pc, #576]	@ (80022f4 <HAL_GPIO_Init+0x2b0>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d85d      	bhi.n	8002172 <HAL_GPIO_Init+0x12e>
 80020b6:	2b12      	cmp	r3, #18
 80020b8:	d82a      	bhi.n	8002110 <HAL_GPIO_Init+0xcc>
 80020ba:	2b12      	cmp	r3, #18
 80020bc:	d859      	bhi.n	8002172 <HAL_GPIO_Init+0x12e>
 80020be:	a201      	add	r2, pc, #4	@ (adr r2, 80020c4 <HAL_GPIO_Init+0x80>)
 80020c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020c4:	0800213f 	.word	0x0800213f
 80020c8:	08002119 	.word	0x08002119
 80020cc:	0800212b 	.word	0x0800212b
 80020d0:	0800216d 	.word	0x0800216d
 80020d4:	08002173 	.word	0x08002173
 80020d8:	08002173 	.word	0x08002173
 80020dc:	08002173 	.word	0x08002173
 80020e0:	08002173 	.word	0x08002173
 80020e4:	08002173 	.word	0x08002173
 80020e8:	08002173 	.word	0x08002173
 80020ec:	08002173 	.word	0x08002173
 80020f0:	08002173 	.word	0x08002173
 80020f4:	08002173 	.word	0x08002173
 80020f8:	08002173 	.word	0x08002173
 80020fc:	08002173 	.word	0x08002173
 8002100:	08002173 	.word	0x08002173
 8002104:	08002173 	.word	0x08002173
 8002108:	08002121 	.word	0x08002121
 800210c:	08002135 	.word	0x08002135
 8002110:	4a79      	ldr	r2, [pc, #484]	@ (80022f8 <HAL_GPIO_Init+0x2b4>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d013      	beq.n	800213e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002116:	e02c      	b.n	8002172 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	68db      	ldr	r3, [r3, #12]
 800211c:	623b      	str	r3, [r7, #32]
          break;
 800211e:	e029      	b.n	8002174 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	68db      	ldr	r3, [r3, #12]
 8002124:	3304      	adds	r3, #4
 8002126:	623b      	str	r3, [r7, #32]
          break;
 8002128:	e024      	b.n	8002174 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	68db      	ldr	r3, [r3, #12]
 800212e:	3308      	adds	r3, #8
 8002130:	623b      	str	r3, [r7, #32]
          break;
 8002132:	e01f      	b.n	8002174 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	330c      	adds	r3, #12
 800213a:	623b      	str	r3, [r7, #32]
          break;
 800213c:	e01a      	b.n	8002174 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d102      	bne.n	800214c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002146:	2304      	movs	r3, #4
 8002148:	623b      	str	r3, [r7, #32]
          break;
 800214a:	e013      	b.n	8002174 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	2b01      	cmp	r3, #1
 8002152:	d105      	bne.n	8002160 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002154:	2308      	movs	r3, #8
 8002156:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	69fa      	ldr	r2, [r7, #28]
 800215c:	611a      	str	r2, [r3, #16]
          break;
 800215e:	e009      	b.n	8002174 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002160:	2308      	movs	r3, #8
 8002162:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	69fa      	ldr	r2, [r7, #28]
 8002168:	615a      	str	r2, [r3, #20]
          break;
 800216a:	e003      	b.n	8002174 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800216c:	2300      	movs	r3, #0
 800216e:	623b      	str	r3, [r7, #32]
          break;
 8002170:	e000      	b.n	8002174 <HAL_GPIO_Init+0x130>
          break;
 8002172:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002174:	69bb      	ldr	r3, [r7, #24]
 8002176:	2bff      	cmp	r3, #255	@ 0xff
 8002178:	d801      	bhi.n	800217e <HAL_GPIO_Init+0x13a>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	e001      	b.n	8002182 <HAL_GPIO_Init+0x13e>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	3304      	adds	r3, #4
 8002182:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002184:	69bb      	ldr	r3, [r7, #24]
 8002186:	2bff      	cmp	r3, #255	@ 0xff
 8002188:	d802      	bhi.n	8002190 <HAL_GPIO_Init+0x14c>
 800218a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800218c:	009b      	lsls	r3, r3, #2
 800218e:	e002      	b.n	8002196 <HAL_GPIO_Init+0x152>
 8002190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002192:	3b08      	subs	r3, #8
 8002194:	009b      	lsls	r3, r3, #2
 8002196:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	681a      	ldr	r2, [r3, #0]
 800219c:	210f      	movs	r1, #15
 800219e:	693b      	ldr	r3, [r7, #16]
 80021a0:	fa01 f303 	lsl.w	r3, r1, r3
 80021a4:	43db      	mvns	r3, r3
 80021a6:	401a      	ands	r2, r3
 80021a8:	6a39      	ldr	r1, [r7, #32]
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	fa01 f303 	lsl.w	r3, r1, r3
 80021b0:	431a      	orrs	r2, r3
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021be:	2b00      	cmp	r3, #0
 80021c0:	f000 80b1 	beq.w	8002326 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80021c4:	4b4d      	ldr	r3, [pc, #308]	@ (80022fc <HAL_GPIO_Init+0x2b8>)
 80021c6:	699b      	ldr	r3, [r3, #24]
 80021c8:	4a4c      	ldr	r2, [pc, #304]	@ (80022fc <HAL_GPIO_Init+0x2b8>)
 80021ca:	f043 0301 	orr.w	r3, r3, #1
 80021ce:	6193      	str	r3, [r2, #24]
 80021d0:	4b4a      	ldr	r3, [pc, #296]	@ (80022fc <HAL_GPIO_Init+0x2b8>)
 80021d2:	699b      	ldr	r3, [r3, #24]
 80021d4:	f003 0301 	and.w	r3, r3, #1
 80021d8:	60bb      	str	r3, [r7, #8]
 80021da:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80021dc:	4a48      	ldr	r2, [pc, #288]	@ (8002300 <HAL_GPIO_Init+0x2bc>)
 80021de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021e0:	089b      	lsrs	r3, r3, #2
 80021e2:	3302      	adds	r3, #2
 80021e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021e8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80021ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021ec:	f003 0303 	and.w	r3, r3, #3
 80021f0:	009b      	lsls	r3, r3, #2
 80021f2:	220f      	movs	r2, #15
 80021f4:	fa02 f303 	lsl.w	r3, r2, r3
 80021f8:	43db      	mvns	r3, r3
 80021fa:	68fa      	ldr	r2, [r7, #12]
 80021fc:	4013      	ands	r3, r2
 80021fe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	4a40      	ldr	r2, [pc, #256]	@ (8002304 <HAL_GPIO_Init+0x2c0>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d013      	beq.n	8002230 <HAL_GPIO_Init+0x1ec>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	4a3f      	ldr	r2, [pc, #252]	@ (8002308 <HAL_GPIO_Init+0x2c4>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d00d      	beq.n	800222c <HAL_GPIO_Init+0x1e8>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	4a3e      	ldr	r2, [pc, #248]	@ (800230c <HAL_GPIO_Init+0x2c8>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d007      	beq.n	8002228 <HAL_GPIO_Init+0x1e4>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	4a3d      	ldr	r2, [pc, #244]	@ (8002310 <HAL_GPIO_Init+0x2cc>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d101      	bne.n	8002224 <HAL_GPIO_Init+0x1e0>
 8002220:	2303      	movs	r3, #3
 8002222:	e006      	b.n	8002232 <HAL_GPIO_Init+0x1ee>
 8002224:	2304      	movs	r3, #4
 8002226:	e004      	b.n	8002232 <HAL_GPIO_Init+0x1ee>
 8002228:	2302      	movs	r3, #2
 800222a:	e002      	b.n	8002232 <HAL_GPIO_Init+0x1ee>
 800222c:	2301      	movs	r3, #1
 800222e:	e000      	b.n	8002232 <HAL_GPIO_Init+0x1ee>
 8002230:	2300      	movs	r3, #0
 8002232:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002234:	f002 0203 	and.w	r2, r2, #3
 8002238:	0092      	lsls	r2, r2, #2
 800223a:	4093      	lsls	r3, r2
 800223c:	68fa      	ldr	r2, [r7, #12]
 800223e:	4313      	orrs	r3, r2
 8002240:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002242:	492f      	ldr	r1, [pc, #188]	@ (8002300 <HAL_GPIO_Init+0x2bc>)
 8002244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002246:	089b      	lsrs	r3, r3, #2
 8002248:	3302      	adds	r3, #2
 800224a:	68fa      	ldr	r2, [r7, #12]
 800224c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002258:	2b00      	cmp	r3, #0
 800225a:	d006      	beq.n	800226a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800225c:	4b2d      	ldr	r3, [pc, #180]	@ (8002314 <HAL_GPIO_Init+0x2d0>)
 800225e:	689a      	ldr	r2, [r3, #8]
 8002260:	492c      	ldr	r1, [pc, #176]	@ (8002314 <HAL_GPIO_Init+0x2d0>)
 8002262:	69bb      	ldr	r3, [r7, #24]
 8002264:	4313      	orrs	r3, r2
 8002266:	608b      	str	r3, [r1, #8]
 8002268:	e006      	b.n	8002278 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800226a:	4b2a      	ldr	r3, [pc, #168]	@ (8002314 <HAL_GPIO_Init+0x2d0>)
 800226c:	689a      	ldr	r2, [r3, #8]
 800226e:	69bb      	ldr	r3, [r7, #24]
 8002270:	43db      	mvns	r3, r3
 8002272:	4928      	ldr	r1, [pc, #160]	@ (8002314 <HAL_GPIO_Init+0x2d0>)
 8002274:	4013      	ands	r3, r2
 8002276:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002280:	2b00      	cmp	r3, #0
 8002282:	d006      	beq.n	8002292 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002284:	4b23      	ldr	r3, [pc, #140]	@ (8002314 <HAL_GPIO_Init+0x2d0>)
 8002286:	68da      	ldr	r2, [r3, #12]
 8002288:	4922      	ldr	r1, [pc, #136]	@ (8002314 <HAL_GPIO_Init+0x2d0>)
 800228a:	69bb      	ldr	r3, [r7, #24]
 800228c:	4313      	orrs	r3, r2
 800228e:	60cb      	str	r3, [r1, #12]
 8002290:	e006      	b.n	80022a0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002292:	4b20      	ldr	r3, [pc, #128]	@ (8002314 <HAL_GPIO_Init+0x2d0>)
 8002294:	68da      	ldr	r2, [r3, #12]
 8002296:	69bb      	ldr	r3, [r7, #24]
 8002298:	43db      	mvns	r3, r3
 800229a:	491e      	ldr	r1, [pc, #120]	@ (8002314 <HAL_GPIO_Init+0x2d0>)
 800229c:	4013      	ands	r3, r2
 800229e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d006      	beq.n	80022ba <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80022ac:	4b19      	ldr	r3, [pc, #100]	@ (8002314 <HAL_GPIO_Init+0x2d0>)
 80022ae:	685a      	ldr	r2, [r3, #4]
 80022b0:	4918      	ldr	r1, [pc, #96]	@ (8002314 <HAL_GPIO_Init+0x2d0>)
 80022b2:	69bb      	ldr	r3, [r7, #24]
 80022b4:	4313      	orrs	r3, r2
 80022b6:	604b      	str	r3, [r1, #4]
 80022b8:	e006      	b.n	80022c8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80022ba:	4b16      	ldr	r3, [pc, #88]	@ (8002314 <HAL_GPIO_Init+0x2d0>)
 80022bc:	685a      	ldr	r2, [r3, #4]
 80022be:	69bb      	ldr	r3, [r7, #24]
 80022c0:	43db      	mvns	r3, r3
 80022c2:	4914      	ldr	r1, [pc, #80]	@ (8002314 <HAL_GPIO_Init+0x2d0>)
 80022c4:	4013      	ands	r3, r2
 80022c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d021      	beq.n	8002318 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80022d4:	4b0f      	ldr	r3, [pc, #60]	@ (8002314 <HAL_GPIO_Init+0x2d0>)
 80022d6:	681a      	ldr	r2, [r3, #0]
 80022d8:	490e      	ldr	r1, [pc, #56]	@ (8002314 <HAL_GPIO_Init+0x2d0>)
 80022da:	69bb      	ldr	r3, [r7, #24]
 80022dc:	4313      	orrs	r3, r2
 80022de:	600b      	str	r3, [r1, #0]
 80022e0:	e021      	b.n	8002326 <HAL_GPIO_Init+0x2e2>
 80022e2:	bf00      	nop
 80022e4:	10320000 	.word	0x10320000
 80022e8:	10310000 	.word	0x10310000
 80022ec:	10220000 	.word	0x10220000
 80022f0:	10210000 	.word	0x10210000
 80022f4:	10120000 	.word	0x10120000
 80022f8:	10110000 	.word	0x10110000
 80022fc:	40021000 	.word	0x40021000
 8002300:	40010000 	.word	0x40010000
 8002304:	40010800 	.word	0x40010800
 8002308:	40010c00 	.word	0x40010c00
 800230c:	40011000 	.word	0x40011000
 8002310:	40011400 	.word	0x40011400
 8002314:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002318:	4b0b      	ldr	r3, [pc, #44]	@ (8002348 <HAL_GPIO_Init+0x304>)
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	69bb      	ldr	r3, [r7, #24]
 800231e:	43db      	mvns	r3, r3
 8002320:	4909      	ldr	r1, [pc, #36]	@ (8002348 <HAL_GPIO_Init+0x304>)
 8002322:	4013      	ands	r3, r2
 8002324:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002328:	3301      	adds	r3, #1
 800232a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002332:	fa22 f303 	lsr.w	r3, r2, r3
 8002336:	2b00      	cmp	r3, #0
 8002338:	f47f ae8e 	bne.w	8002058 <HAL_GPIO_Init+0x14>
  }
}
 800233c:	bf00      	nop
 800233e:	bf00      	nop
 8002340:	372c      	adds	r7, #44	@ 0x2c
 8002342:	46bd      	mov	sp, r7
 8002344:	bc80      	pop	{r7}
 8002346:	4770      	bx	lr
 8002348:	40010400 	.word	0x40010400

0800234c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800234c:	b480      	push	{r7}
 800234e:	b085      	sub	sp, #20
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
 8002354:	460b      	mov	r3, r1
 8002356:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	689a      	ldr	r2, [r3, #8]
 800235c:	887b      	ldrh	r3, [r7, #2]
 800235e:	4013      	ands	r3, r2
 8002360:	2b00      	cmp	r3, #0
 8002362:	d002      	beq.n	800236a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002364:	2301      	movs	r3, #1
 8002366:	73fb      	strb	r3, [r7, #15]
 8002368:	e001      	b.n	800236e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800236a:	2300      	movs	r3, #0
 800236c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800236e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002370:	4618      	mov	r0, r3
 8002372:	3714      	adds	r7, #20
 8002374:	46bd      	mov	sp, r7
 8002376:	bc80      	pop	{r7}
 8002378:	4770      	bx	lr

0800237a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800237a:	b480      	push	{r7}
 800237c:	b083      	sub	sp, #12
 800237e:	af00      	add	r7, sp, #0
 8002380:	6078      	str	r0, [r7, #4]
 8002382:	460b      	mov	r3, r1
 8002384:	807b      	strh	r3, [r7, #2]
 8002386:	4613      	mov	r3, r2
 8002388:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800238a:	787b      	ldrb	r3, [r7, #1]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d003      	beq.n	8002398 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002390:	887a      	ldrh	r2, [r7, #2]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002396:	e003      	b.n	80023a0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002398:	887b      	ldrh	r3, [r7, #2]
 800239a:	041a      	lsls	r2, r3, #16
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	611a      	str	r2, [r3, #16]
}
 80023a0:	bf00      	nop
 80023a2:	370c      	adds	r7, #12
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bc80      	pop	{r7}
 80023a8:	4770      	bx	lr
	...

080023ac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	4603      	mov	r3, r0
 80023b4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80023b6:	4b08      	ldr	r3, [pc, #32]	@ (80023d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023b8:	695a      	ldr	r2, [r3, #20]
 80023ba:	88fb      	ldrh	r3, [r7, #6]
 80023bc:	4013      	ands	r3, r2
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d006      	beq.n	80023d0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80023c2:	4a05      	ldr	r2, [pc, #20]	@ (80023d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023c4:	88fb      	ldrh	r3, [r7, #6]
 80023c6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80023c8:	88fb      	ldrh	r3, [r7, #6]
 80023ca:	4618      	mov	r0, r3
 80023cc:	f7fe f8c6 	bl	800055c <HAL_GPIO_EXTI_Callback>
  }
}
 80023d0:	bf00      	nop
 80023d2:	3708      	adds	r7, #8
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	40010400 	.word	0x40010400

080023dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b086      	sub	sp, #24
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d101      	bne.n	80023ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023ea:	2301      	movs	r3, #1
 80023ec:	e272      	b.n	80028d4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f003 0301 	and.w	r3, r3, #1
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	f000 8087 	beq.w	800250a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80023fc:	4b92      	ldr	r3, [pc, #584]	@ (8002648 <HAL_RCC_OscConfig+0x26c>)
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	f003 030c 	and.w	r3, r3, #12
 8002404:	2b04      	cmp	r3, #4
 8002406:	d00c      	beq.n	8002422 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002408:	4b8f      	ldr	r3, [pc, #572]	@ (8002648 <HAL_RCC_OscConfig+0x26c>)
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	f003 030c 	and.w	r3, r3, #12
 8002410:	2b08      	cmp	r3, #8
 8002412:	d112      	bne.n	800243a <HAL_RCC_OscConfig+0x5e>
 8002414:	4b8c      	ldr	r3, [pc, #560]	@ (8002648 <HAL_RCC_OscConfig+0x26c>)
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800241c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002420:	d10b      	bne.n	800243a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002422:	4b89      	ldr	r3, [pc, #548]	@ (8002648 <HAL_RCC_OscConfig+0x26c>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800242a:	2b00      	cmp	r3, #0
 800242c:	d06c      	beq.n	8002508 <HAL_RCC_OscConfig+0x12c>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d168      	bne.n	8002508 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	e24c      	b.n	80028d4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002442:	d106      	bne.n	8002452 <HAL_RCC_OscConfig+0x76>
 8002444:	4b80      	ldr	r3, [pc, #512]	@ (8002648 <HAL_RCC_OscConfig+0x26c>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a7f      	ldr	r2, [pc, #508]	@ (8002648 <HAL_RCC_OscConfig+0x26c>)
 800244a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800244e:	6013      	str	r3, [r2, #0]
 8002450:	e02e      	b.n	80024b0 <HAL_RCC_OscConfig+0xd4>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d10c      	bne.n	8002474 <HAL_RCC_OscConfig+0x98>
 800245a:	4b7b      	ldr	r3, [pc, #492]	@ (8002648 <HAL_RCC_OscConfig+0x26c>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a7a      	ldr	r2, [pc, #488]	@ (8002648 <HAL_RCC_OscConfig+0x26c>)
 8002460:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002464:	6013      	str	r3, [r2, #0]
 8002466:	4b78      	ldr	r3, [pc, #480]	@ (8002648 <HAL_RCC_OscConfig+0x26c>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4a77      	ldr	r2, [pc, #476]	@ (8002648 <HAL_RCC_OscConfig+0x26c>)
 800246c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002470:	6013      	str	r3, [r2, #0]
 8002472:	e01d      	b.n	80024b0 <HAL_RCC_OscConfig+0xd4>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800247c:	d10c      	bne.n	8002498 <HAL_RCC_OscConfig+0xbc>
 800247e:	4b72      	ldr	r3, [pc, #456]	@ (8002648 <HAL_RCC_OscConfig+0x26c>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a71      	ldr	r2, [pc, #452]	@ (8002648 <HAL_RCC_OscConfig+0x26c>)
 8002484:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002488:	6013      	str	r3, [r2, #0]
 800248a:	4b6f      	ldr	r3, [pc, #444]	@ (8002648 <HAL_RCC_OscConfig+0x26c>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a6e      	ldr	r2, [pc, #440]	@ (8002648 <HAL_RCC_OscConfig+0x26c>)
 8002490:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002494:	6013      	str	r3, [r2, #0]
 8002496:	e00b      	b.n	80024b0 <HAL_RCC_OscConfig+0xd4>
 8002498:	4b6b      	ldr	r3, [pc, #428]	@ (8002648 <HAL_RCC_OscConfig+0x26c>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a6a      	ldr	r2, [pc, #424]	@ (8002648 <HAL_RCC_OscConfig+0x26c>)
 800249e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024a2:	6013      	str	r3, [r2, #0]
 80024a4:	4b68      	ldr	r3, [pc, #416]	@ (8002648 <HAL_RCC_OscConfig+0x26c>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a67      	ldr	r2, [pc, #412]	@ (8002648 <HAL_RCC_OscConfig+0x26c>)
 80024aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024ae:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d013      	beq.n	80024e0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024b8:	f7fe fe20 	bl	80010fc <HAL_GetTick>
 80024bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024be:	e008      	b.n	80024d2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024c0:	f7fe fe1c 	bl	80010fc <HAL_GetTick>
 80024c4:	4602      	mov	r2, r0
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	1ad3      	subs	r3, r2, r3
 80024ca:	2b64      	cmp	r3, #100	@ 0x64
 80024cc:	d901      	bls.n	80024d2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80024ce:	2303      	movs	r3, #3
 80024d0:	e200      	b.n	80028d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024d2:	4b5d      	ldr	r3, [pc, #372]	@ (8002648 <HAL_RCC_OscConfig+0x26c>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d0f0      	beq.n	80024c0 <HAL_RCC_OscConfig+0xe4>
 80024de:	e014      	b.n	800250a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024e0:	f7fe fe0c 	bl	80010fc <HAL_GetTick>
 80024e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024e6:	e008      	b.n	80024fa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024e8:	f7fe fe08 	bl	80010fc <HAL_GetTick>
 80024ec:	4602      	mov	r2, r0
 80024ee:	693b      	ldr	r3, [r7, #16]
 80024f0:	1ad3      	subs	r3, r2, r3
 80024f2:	2b64      	cmp	r3, #100	@ 0x64
 80024f4:	d901      	bls.n	80024fa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80024f6:	2303      	movs	r3, #3
 80024f8:	e1ec      	b.n	80028d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024fa:	4b53      	ldr	r3, [pc, #332]	@ (8002648 <HAL_RCC_OscConfig+0x26c>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002502:	2b00      	cmp	r3, #0
 8002504:	d1f0      	bne.n	80024e8 <HAL_RCC_OscConfig+0x10c>
 8002506:	e000      	b.n	800250a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002508:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f003 0302 	and.w	r3, r3, #2
 8002512:	2b00      	cmp	r3, #0
 8002514:	d063      	beq.n	80025de <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002516:	4b4c      	ldr	r3, [pc, #304]	@ (8002648 <HAL_RCC_OscConfig+0x26c>)
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	f003 030c 	and.w	r3, r3, #12
 800251e:	2b00      	cmp	r3, #0
 8002520:	d00b      	beq.n	800253a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002522:	4b49      	ldr	r3, [pc, #292]	@ (8002648 <HAL_RCC_OscConfig+0x26c>)
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	f003 030c 	and.w	r3, r3, #12
 800252a:	2b08      	cmp	r3, #8
 800252c:	d11c      	bne.n	8002568 <HAL_RCC_OscConfig+0x18c>
 800252e:	4b46      	ldr	r3, [pc, #280]	@ (8002648 <HAL_RCC_OscConfig+0x26c>)
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002536:	2b00      	cmp	r3, #0
 8002538:	d116      	bne.n	8002568 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800253a:	4b43      	ldr	r3, [pc, #268]	@ (8002648 <HAL_RCC_OscConfig+0x26c>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f003 0302 	and.w	r3, r3, #2
 8002542:	2b00      	cmp	r3, #0
 8002544:	d005      	beq.n	8002552 <HAL_RCC_OscConfig+0x176>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	691b      	ldr	r3, [r3, #16]
 800254a:	2b01      	cmp	r3, #1
 800254c:	d001      	beq.n	8002552 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e1c0      	b.n	80028d4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002552:	4b3d      	ldr	r3, [pc, #244]	@ (8002648 <HAL_RCC_OscConfig+0x26c>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	695b      	ldr	r3, [r3, #20]
 800255e:	00db      	lsls	r3, r3, #3
 8002560:	4939      	ldr	r1, [pc, #228]	@ (8002648 <HAL_RCC_OscConfig+0x26c>)
 8002562:	4313      	orrs	r3, r2
 8002564:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002566:	e03a      	b.n	80025de <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	691b      	ldr	r3, [r3, #16]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d020      	beq.n	80025b2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002570:	4b36      	ldr	r3, [pc, #216]	@ (800264c <HAL_RCC_OscConfig+0x270>)
 8002572:	2201      	movs	r2, #1
 8002574:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002576:	f7fe fdc1 	bl	80010fc <HAL_GetTick>
 800257a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800257c:	e008      	b.n	8002590 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800257e:	f7fe fdbd 	bl	80010fc <HAL_GetTick>
 8002582:	4602      	mov	r2, r0
 8002584:	693b      	ldr	r3, [r7, #16]
 8002586:	1ad3      	subs	r3, r2, r3
 8002588:	2b02      	cmp	r3, #2
 800258a:	d901      	bls.n	8002590 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800258c:	2303      	movs	r3, #3
 800258e:	e1a1      	b.n	80028d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002590:	4b2d      	ldr	r3, [pc, #180]	@ (8002648 <HAL_RCC_OscConfig+0x26c>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f003 0302 	and.w	r3, r3, #2
 8002598:	2b00      	cmp	r3, #0
 800259a:	d0f0      	beq.n	800257e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800259c:	4b2a      	ldr	r3, [pc, #168]	@ (8002648 <HAL_RCC_OscConfig+0x26c>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	695b      	ldr	r3, [r3, #20]
 80025a8:	00db      	lsls	r3, r3, #3
 80025aa:	4927      	ldr	r1, [pc, #156]	@ (8002648 <HAL_RCC_OscConfig+0x26c>)
 80025ac:	4313      	orrs	r3, r2
 80025ae:	600b      	str	r3, [r1, #0]
 80025b0:	e015      	b.n	80025de <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025b2:	4b26      	ldr	r3, [pc, #152]	@ (800264c <HAL_RCC_OscConfig+0x270>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025b8:	f7fe fda0 	bl	80010fc <HAL_GetTick>
 80025bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025be:	e008      	b.n	80025d2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025c0:	f7fe fd9c 	bl	80010fc <HAL_GetTick>
 80025c4:	4602      	mov	r2, r0
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	1ad3      	subs	r3, r2, r3
 80025ca:	2b02      	cmp	r3, #2
 80025cc:	d901      	bls.n	80025d2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80025ce:	2303      	movs	r3, #3
 80025d0:	e180      	b.n	80028d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025d2:	4b1d      	ldr	r3, [pc, #116]	@ (8002648 <HAL_RCC_OscConfig+0x26c>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f003 0302 	and.w	r3, r3, #2
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d1f0      	bne.n	80025c0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f003 0308 	and.w	r3, r3, #8
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d03a      	beq.n	8002660 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	699b      	ldr	r3, [r3, #24]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d019      	beq.n	8002626 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025f2:	4b17      	ldr	r3, [pc, #92]	@ (8002650 <HAL_RCC_OscConfig+0x274>)
 80025f4:	2201      	movs	r2, #1
 80025f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025f8:	f7fe fd80 	bl	80010fc <HAL_GetTick>
 80025fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025fe:	e008      	b.n	8002612 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002600:	f7fe fd7c 	bl	80010fc <HAL_GetTick>
 8002604:	4602      	mov	r2, r0
 8002606:	693b      	ldr	r3, [r7, #16]
 8002608:	1ad3      	subs	r3, r2, r3
 800260a:	2b02      	cmp	r3, #2
 800260c:	d901      	bls.n	8002612 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800260e:	2303      	movs	r3, #3
 8002610:	e160      	b.n	80028d4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002612:	4b0d      	ldr	r3, [pc, #52]	@ (8002648 <HAL_RCC_OscConfig+0x26c>)
 8002614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002616:	f003 0302 	and.w	r3, r3, #2
 800261a:	2b00      	cmp	r3, #0
 800261c:	d0f0      	beq.n	8002600 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800261e:	2001      	movs	r0, #1
 8002620:	f000 face 	bl	8002bc0 <RCC_Delay>
 8002624:	e01c      	b.n	8002660 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002626:	4b0a      	ldr	r3, [pc, #40]	@ (8002650 <HAL_RCC_OscConfig+0x274>)
 8002628:	2200      	movs	r2, #0
 800262a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800262c:	f7fe fd66 	bl	80010fc <HAL_GetTick>
 8002630:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002632:	e00f      	b.n	8002654 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002634:	f7fe fd62 	bl	80010fc <HAL_GetTick>
 8002638:	4602      	mov	r2, r0
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	1ad3      	subs	r3, r2, r3
 800263e:	2b02      	cmp	r3, #2
 8002640:	d908      	bls.n	8002654 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002642:	2303      	movs	r3, #3
 8002644:	e146      	b.n	80028d4 <HAL_RCC_OscConfig+0x4f8>
 8002646:	bf00      	nop
 8002648:	40021000 	.word	0x40021000
 800264c:	42420000 	.word	0x42420000
 8002650:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002654:	4b92      	ldr	r3, [pc, #584]	@ (80028a0 <HAL_RCC_OscConfig+0x4c4>)
 8002656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002658:	f003 0302 	and.w	r3, r3, #2
 800265c:	2b00      	cmp	r3, #0
 800265e:	d1e9      	bne.n	8002634 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f003 0304 	and.w	r3, r3, #4
 8002668:	2b00      	cmp	r3, #0
 800266a:	f000 80a6 	beq.w	80027ba <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800266e:	2300      	movs	r3, #0
 8002670:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002672:	4b8b      	ldr	r3, [pc, #556]	@ (80028a0 <HAL_RCC_OscConfig+0x4c4>)
 8002674:	69db      	ldr	r3, [r3, #28]
 8002676:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800267a:	2b00      	cmp	r3, #0
 800267c:	d10d      	bne.n	800269a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800267e:	4b88      	ldr	r3, [pc, #544]	@ (80028a0 <HAL_RCC_OscConfig+0x4c4>)
 8002680:	69db      	ldr	r3, [r3, #28]
 8002682:	4a87      	ldr	r2, [pc, #540]	@ (80028a0 <HAL_RCC_OscConfig+0x4c4>)
 8002684:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002688:	61d3      	str	r3, [r2, #28]
 800268a:	4b85      	ldr	r3, [pc, #532]	@ (80028a0 <HAL_RCC_OscConfig+0x4c4>)
 800268c:	69db      	ldr	r3, [r3, #28]
 800268e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002692:	60bb      	str	r3, [r7, #8]
 8002694:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002696:	2301      	movs	r3, #1
 8002698:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800269a:	4b82      	ldr	r3, [pc, #520]	@ (80028a4 <HAL_RCC_OscConfig+0x4c8>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d118      	bne.n	80026d8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026a6:	4b7f      	ldr	r3, [pc, #508]	@ (80028a4 <HAL_RCC_OscConfig+0x4c8>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a7e      	ldr	r2, [pc, #504]	@ (80028a4 <HAL_RCC_OscConfig+0x4c8>)
 80026ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026b2:	f7fe fd23 	bl	80010fc <HAL_GetTick>
 80026b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026b8:	e008      	b.n	80026cc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026ba:	f7fe fd1f 	bl	80010fc <HAL_GetTick>
 80026be:	4602      	mov	r2, r0
 80026c0:	693b      	ldr	r3, [r7, #16]
 80026c2:	1ad3      	subs	r3, r2, r3
 80026c4:	2b64      	cmp	r3, #100	@ 0x64
 80026c6:	d901      	bls.n	80026cc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80026c8:	2303      	movs	r3, #3
 80026ca:	e103      	b.n	80028d4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026cc:	4b75      	ldr	r3, [pc, #468]	@ (80028a4 <HAL_RCC_OscConfig+0x4c8>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d0f0      	beq.n	80026ba <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	68db      	ldr	r3, [r3, #12]
 80026dc:	2b01      	cmp	r3, #1
 80026de:	d106      	bne.n	80026ee <HAL_RCC_OscConfig+0x312>
 80026e0:	4b6f      	ldr	r3, [pc, #444]	@ (80028a0 <HAL_RCC_OscConfig+0x4c4>)
 80026e2:	6a1b      	ldr	r3, [r3, #32]
 80026e4:	4a6e      	ldr	r2, [pc, #440]	@ (80028a0 <HAL_RCC_OscConfig+0x4c4>)
 80026e6:	f043 0301 	orr.w	r3, r3, #1
 80026ea:	6213      	str	r3, [r2, #32]
 80026ec:	e02d      	b.n	800274a <HAL_RCC_OscConfig+0x36e>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	68db      	ldr	r3, [r3, #12]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d10c      	bne.n	8002710 <HAL_RCC_OscConfig+0x334>
 80026f6:	4b6a      	ldr	r3, [pc, #424]	@ (80028a0 <HAL_RCC_OscConfig+0x4c4>)
 80026f8:	6a1b      	ldr	r3, [r3, #32]
 80026fa:	4a69      	ldr	r2, [pc, #420]	@ (80028a0 <HAL_RCC_OscConfig+0x4c4>)
 80026fc:	f023 0301 	bic.w	r3, r3, #1
 8002700:	6213      	str	r3, [r2, #32]
 8002702:	4b67      	ldr	r3, [pc, #412]	@ (80028a0 <HAL_RCC_OscConfig+0x4c4>)
 8002704:	6a1b      	ldr	r3, [r3, #32]
 8002706:	4a66      	ldr	r2, [pc, #408]	@ (80028a0 <HAL_RCC_OscConfig+0x4c4>)
 8002708:	f023 0304 	bic.w	r3, r3, #4
 800270c:	6213      	str	r3, [r2, #32]
 800270e:	e01c      	b.n	800274a <HAL_RCC_OscConfig+0x36e>
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	68db      	ldr	r3, [r3, #12]
 8002714:	2b05      	cmp	r3, #5
 8002716:	d10c      	bne.n	8002732 <HAL_RCC_OscConfig+0x356>
 8002718:	4b61      	ldr	r3, [pc, #388]	@ (80028a0 <HAL_RCC_OscConfig+0x4c4>)
 800271a:	6a1b      	ldr	r3, [r3, #32]
 800271c:	4a60      	ldr	r2, [pc, #384]	@ (80028a0 <HAL_RCC_OscConfig+0x4c4>)
 800271e:	f043 0304 	orr.w	r3, r3, #4
 8002722:	6213      	str	r3, [r2, #32]
 8002724:	4b5e      	ldr	r3, [pc, #376]	@ (80028a0 <HAL_RCC_OscConfig+0x4c4>)
 8002726:	6a1b      	ldr	r3, [r3, #32]
 8002728:	4a5d      	ldr	r2, [pc, #372]	@ (80028a0 <HAL_RCC_OscConfig+0x4c4>)
 800272a:	f043 0301 	orr.w	r3, r3, #1
 800272e:	6213      	str	r3, [r2, #32]
 8002730:	e00b      	b.n	800274a <HAL_RCC_OscConfig+0x36e>
 8002732:	4b5b      	ldr	r3, [pc, #364]	@ (80028a0 <HAL_RCC_OscConfig+0x4c4>)
 8002734:	6a1b      	ldr	r3, [r3, #32]
 8002736:	4a5a      	ldr	r2, [pc, #360]	@ (80028a0 <HAL_RCC_OscConfig+0x4c4>)
 8002738:	f023 0301 	bic.w	r3, r3, #1
 800273c:	6213      	str	r3, [r2, #32]
 800273e:	4b58      	ldr	r3, [pc, #352]	@ (80028a0 <HAL_RCC_OscConfig+0x4c4>)
 8002740:	6a1b      	ldr	r3, [r3, #32]
 8002742:	4a57      	ldr	r2, [pc, #348]	@ (80028a0 <HAL_RCC_OscConfig+0x4c4>)
 8002744:	f023 0304 	bic.w	r3, r3, #4
 8002748:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	68db      	ldr	r3, [r3, #12]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d015      	beq.n	800277e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002752:	f7fe fcd3 	bl	80010fc <HAL_GetTick>
 8002756:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002758:	e00a      	b.n	8002770 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800275a:	f7fe fccf 	bl	80010fc <HAL_GetTick>
 800275e:	4602      	mov	r2, r0
 8002760:	693b      	ldr	r3, [r7, #16]
 8002762:	1ad3      	subs	r3, r2, r3
 8002764:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002768:	4293      	cmp	r3, r2
 800276a:	d901      	bls.n	8002770 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800276c:	2303      	movs	r3, #3
 800276e:	e0b1      	b.n	80028d4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002770:	4b4b      	ldr	r3, [pc, #300]	@ (80028a0 <HAL_RCC_OscConfig+0x4c4>)
 8002772:	6a1b      	ldr	r3, [r3, #32]
 8002774:	f003 0302 	and.w	r3, r3, #2
 8002778:	2b00      	cmp	r3, #0
 800277a:	d0ee      	beq.n	800275a <HAL_RCC_OscConfig+0x37e>
 800277c:	e014      	b.n	80027a8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800277e:	f7fe fcbd 	bl	80010fc <HAL_GetTick>
 8002782:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002784:	e00a      	b.n	800279c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002786:	f7fe fcb9 	bl	80010fc <HAL_GetTick>
 800278a:	4602      	mov	r2, r0
 800278c:	693b      	ldr	r3, [r7, #16]
 800278e:	1ad3      	subs	r3, r2, r3
 8002790:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002794:	4293      	cmp	r3, r2
 8002796:	d901      	bls.n	800279c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002798:	2303      	movs	r3, #3
 800279a:	e09b      	b.n	80028d4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800279c:	4b40      	ldr	r3, [pc, #256]	@ (80028a0 <HAL_RCC_OscConfig+0x4c4>)
 800279e:	6a1b      	ldr	r3, [r3, #32]
 80027a0:	f003 0302 	and.w	r3, r3, #2
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d1ee      	bne.n	8002786 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80027a8:	7dfb      	ldrb	r3, [r7, #23]
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d105      	bne.n	80027ba <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027ae:	4b3c      	ldr	r3, [pc, #240]	@ (80028a0 <HAL_RCC_OscConfig+0x4c4>)
 80027b0:	69db      	ldr	r3, [r3, #28]
 80027b2:	4a3b      	ldr	r2, [pc, #236]	@ (80028a0 <HAL_RCC_OscConfig+0x4c4>)
 80027b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027b8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	69db      	ldr	r3, [r3, #28]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	f000 8087 	beq.w	80028d2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80027c4:	4b36      	ldr	r3, [pc, #216]	@ (80028a0 <HAL_RCC_OscConfig+0x4c4>)
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	f003 030c 	and.w	r3, r3, #12
 80027cc:	2b08      	cmp	r3, #8
 80027ce:	d061      	beq.n	8002894 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	69db      	ldr	r3, [r3, #28]
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	d146      	bne.n	8002866 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027d8:	4b33      	ldr	r3, [pc, #204]	@ (80028a8 <HAL_RCC_OscConfig+0x4cc>)
 80027da:	2200      	movs	r2, #0
 80027dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027de:	f7fe fc8d 	bl	80010fc <HAL_GetTick>
 80027e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027e4:	e008      	b.n	80027f8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027e6:	f7fe fc89 	bl	80010fc <HAL_GetTick>
 80027ea:	4602      	mov	r2, r0
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	1ad3      	subs	r3, r2, r3
 80027f0:	2b02      	cmp	r3, #2
 80027f2:	d901      	bls.n	80027f8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80027f4:	2303      	movs	r3, #3
 80027f6:	e06d      	b.n	80028d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027f8:	4b29      	ldr	r3, [pc, #164]	@ (80028a0 <HAL_RCC_OscConfig+0x4c4>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002800:	2b00      	cmp	r3, #0
 8002802:	d1f0      	bne.n	80027e6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6a1b      	ldr	r3, [r3, #32]
 8002808:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800280c:	d108      	bne.n	8002820 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800280e:	4b24      	ldr	r3, [pc, #144]	@ (80028a0 <HAL_RCC_OscConfig+0x4c4>)
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	4921      	ldr	r1, [pc, #132]	@ (80028a0 <HAL_RCC_OscConfig+0x4c4>)
 800281c:	4313      	orrs	r3, r2
 800281e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002820:	4b1f      	ldr	r3, [pc, #124]	@ (80028a0 <HAL_RCC_OscConfig+0x4c4>)
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6a19      	ldr	r1, [r3, #32]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002830:	430b      	orrs	r3, r1
 8002832:	491b      	ldr	r1, [pc, #108]	@ (80028a0 <HAL_RCC_OscConfig+0x4c4>)
 8002834:	4313      	orrs	r3, r2
 8002836:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002838:	4b1b      	ldr	r3, [pc, #108]	@ (80028a8 <HAL_RCC_OscConfig+0x4cc>)
 800283a:	2201      	movs	r2, #1
 800283c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800283e:	f7fe fc5d 	bl	80010fc <HAL_GetTick>
 8002842:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002844:	e008      	b.n	8002858 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002846:	f7fe fc59 	bl	80010fc <HAL_GetTick>
 800284a:	4602      	mov	r2, r0
 800284c:	693b      	ldr	r3, [r7, #16]
 800284e:	1ad3      	subs	r3, r2, r3
 8002850:	2b02      	cmp	r3, #2
 8002852:	d901      	bls.n	8002858 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002854:	2303      	movs	r3, #3
 8002856:	e03d      	b.n	80028d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002858:	4b11      	ldr	r3, [pc, #68]	@ (80028a0 <HAL_RCC_OscConfig+0x4c4>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002860:	2b00      	cmp	r3, #0
 8002862:	d0f0      	beq.n	8002846 <HAL_RCC_OscConfig+0x46a>
 8002864:	e035      	b.n	80028d2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002866:	4b10      	ldr	r3, [pc, #64]	@ (80028a8 <HAL_RCC_OscConfig+0x4cc>)
 8002868:	2200      	movs	r2, #0
 800286a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800286c:	f7fe fc46 	bl	80010fc <HAL_GetTick>
 8002870:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002872:	e008      	b.n	8002886 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002874:	f7fe fc42 	bl	80010fc <HAL_GetTick>
 8002878:	4602      	mov	r2, r0
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	1ad3      	subs	r3, r2, r3
 800287e:	2b02      	cmp	r3, #2
 8002880:	d901      	bls.n	8002886 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002882:	2303      	movs	r3, #3
 8002884:	e026      	b.n	80028d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002886:	4b06      	ldr	r3, [pc, #24]	@ (80028a0 <HAL_RCC_OscConfig+0x4c4>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800288e:	2b00      	cmp	r3, #0
 8002890:	d1f0      	bne.n	8002874 <HAL_RCC_OscConfig+0x498>
 8002892:	e01e      	b.n	80028d2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	69db      	ldr	r3, [r3, #28]
 8002898:	2b01      	cmp	r3, #1
 800289a:	d107      	bne.n	80028ac <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800289c:	2301      	movs	r3, #1
 800289e:	e019      	b.n	80028d4 <HAL_RCC_OscConfig+0x4f8>
 80028a0:	40021000 	.word	0x40021000
 80028a4:	40007000 	.word	0x40007000
 80028a8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80028ac:	4b0b      	ldr	r3, [pc, #44]	@ (80028dc <HAL_RCC_OscConfig+0x500>)
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6a1b      	ldr	r3, [r3, #32]
 80028bc:	429a      	cmp	r2, r3
 80028be:	d106      	bne.n	80028ce <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028ca:	429a      	cmp	r2, r3
 80028cc:	d001      	beq.n	80028d2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e000      	b.n	80028d4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80028d2:	2300      	movs	r3, #0
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	3718      	adds	r7, #24
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	40021000 	.word	0x40021000

080028e0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b084      	sub	sp, #16
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
 80028e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d101      	bne.n	80028f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028f0:	2301      	movs	r3, #1
 80028f2:	e0d0      	b.n	8002a96 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80028f4:	4b6a      	ldr	r3, [pc, #424]	@ (8002aa0 <HAL_RCC_ClockConfig+0x1c0>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f003 0307 	and.w	r3, r3, #7
 80028fc:	683a      	ldr	r2, [r7, #0]
 80028fe:	429a      	cmp	r2, r3
 8002900:	d910      	bls.n	8002924 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002902:	4b67      	ldr	r3, [pc, #412]	@ (8002aa0 <HAL_RCC_ClockConfig+0x1c0>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f023 0207 	bic.w	r2, r3, #7
 800290a:	4965      	ldr	r1, [pc, #404]	@ (8002aa0 <HAL_RCC_ClockConfig+0x1c0>)
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	4313      	orrs	r3, r2
 8002910:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002912:	4b63      	ldr	r3, [pc, #396]	@ (8002aa0 <HAL_RCC_ClockConfig+0x1c0>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f003 0307 	and.w	r3, r3, #7
 800291a:	683a      	ldr	r2, [r7, #0]
 800291c:	429a      	cmp	r2, r3
 800291e:	d001      	beq.n	8002924 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002920:	2301      	movs	r3, #1
 8002922:	e0b8      	b.n	8002a96 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f003 0302 	and.w	r3, r3, #2
 800292c:	2b00      	cmp	r3, #0
 800292e:	d020      	beq.n	8002972 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 0304 	and.w	r3, r3, #4
 8002938:	2b00      	cmp	r3, #0
 800293a:	d005      	beq.n	8002948 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800293c:	4b59      	ldr	r3, [pc, #356]	@ (8002aa4 <HAL_RCC_ClockConfig+0x1c4>)
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	4a58      	ldr	r2, [pc, #352]	@ (8002aa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002942:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002946:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 0308 	and.w	r3, r3, #8
 8002950:	2b00      	cmp	r3, #0
 8002952:	d005      	beq.n	8002960 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002954:	4b53      	ldr	r3, [pc, #332]	@ (8002aa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	4a52      	ldr	r2, [pc, #328]	@ (8002aa4 <HAL_RCC_ClockConfig+0x1c4>)
 800295a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800295e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002960:	4b50      	ldr	r3, [pc, #320]	@ (8002aa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	689b      	ldr	r3, [r3, #8]
 800296c:	494d      	ldr	r1, [pc, #308]	@ (8002aa4 <HAL_RCC_ClockConfig+0x1c4>)
 800296e:	4313      	orrs	r3, r2
 8002970:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 0301 	and.w	r3, r3, #1
 800297a:	2b00      	cmp	r3, #0
 800297c:	d040      	beq.n	8002a00 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	2b01      	cmp	r3, #1
 8002984:	d107      	bne.n	8002996 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002986:	4b47      	ldr	r3, [pc, #284]	@ (8002aa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800298e:	2b00      	cmp	r3, #0
 8002990:	d115      	bne.n	80029be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e07f      	b.n	8002a96 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	2b02      	cmp	r3, #2
 800299c:	d107      	bne.n	80029ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800299e:	4b41      	ldr	r3, [pc, #260]	@ (8002aa4 <HAL_RCC_ClockConfig+0x1c4>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d109      	bne.n	80029be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e073      	b.n	8002a96 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029ae:	4b3d      	ldr	r3, [pc, #244]	@ (8002aa4 <HAL_RCC_ClockConfig+0x1c4>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f003 0302 	and.w	r3, r3, #2
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d101      	bne.n	80029be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029ba:	2301      	movs	r3, #1
 80029bc:	e06b      	b.n	8002a96 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029be:	4b39      	ldr	r3, [pc, #228]	@ (8002aa4 <HAL_RCC_ClockConfig+0x1c4>)
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	f023 0203 	bic.w	r2, r3, #3
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	4936      	ldr	r1, [pc, #216]	@ (8002aa4 <HAL_RCC_ClockConfig+0x1c4>)
 80029cc:	4313      	orrs	r3, r2
 80029ce:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029d0:	f7fe fb94 	bl	80010fc <HAL_GetTick>
 80029d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029d6:	e00a      	b.n	80029ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029d8:	f7fe fb90 	bl	80010fc <HAL_GetTick>
 80029dc:	4602      	mov	r2, r0
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d901      	bls.n	80029ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80029ea:	2303      	movs	r3, #3
 80029ec:	e053      	b.n	8002a96 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029ee:	4b2d      	ldr	r3, [pc, #180]	@ (8002aa4 <HAL_RCC_ClockConfig+0x1c4>)
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	f003 020c 	and.w	r2, r3, #12
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	009b      	lsls	r3, r3, #2
 80029fc:	429a      	cmp	r2, r3
 80029fe:	d1eb      	bne.n	80029d8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a00:	4b27      	ldr	r3, [pc, #156]	@ (8002aa0 <HAL_RCC_ClockConfig+0x1c0>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f003 0307 	and.w	r3, r3, #7
 8002a08:	683a      	ldr	r2, [r7, #0]
 8002a0a:	429a      	cmp	r2, r3
 8002a0c:	d210      	bcs.n	8002a30 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a0e:	4b24      	ldr	r3, [pc, #144]	@ (8002aa0 <HAL_RCC_ClockConfig+0x1c0>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f023 0207 	bic.w	r2, r3, #7
 8002a16:	4922      	ldr	r1, [pc, #136]	@ (8002aa0 <HAL_RCC_ClockConfig+0x1c0>)
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a1e:	4b20      	ldr	r3, [pc, #128]	@ (8002aa0 <HAL_RCC_ClockConfig+0x1c0>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 0307 	and.w	r3, r3, #7
 8002a26:	683a      	ldr	r2, [r7, #0]
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	d001      	beq.n	8002a30 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	e032      	b.n	8002a96 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f003 0304 	and.w	r3, r3, #4
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d008      	beq.n	8002a4e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a3c:	4b19      	ldr	r3, [pc, #100]	@ (8002aa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	68db      	ldr	r3, [r3, #12]
 8002a48:	4916      	ldr	r1, [pc, #88]	@ (8002aa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f003 0308 	and.w	r3, r3, #8
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d009      	beq.n	8002a6e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002a5a:	4b12      	ldr	r3, [pc, #72]	@ (8002aa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	691b      	ldr	r3, [r3, #16]
 8002a66:	00db      	lsls	r3, r3, #3
 8002a68:	490e      	ldr	r1, [pc, #56]	@ (8002aa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002a6e:	f000 f821 	bl	8002ab4 <HAL_RCC_GetSysClockFreq>
 8002a72:	4602      	mov	r2, r0
 8002a74:	4b0b      	ldr	r3, [pc, #44]	@ (8002aa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	091b      	lsrs	r3, r3, #4
 8002a7a:	f003 030f 	and.w	r3, r3, #15
 8002a7e:	490a      	ldr	r1, [pc, #40]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1c8>)
 8002a80:	5ccb      	ldrb	r3, [r1, r3]
 8002a82:	fa22 f303 	lsr.w	r3, r2, r3
 8002a86:	4a09      	ldr	r2, [pc, #36]	@ (8002aac <HAL_RCC_ClockConfig+0x1cc>)
 8002a88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002a8a:	4b09      	ldr	r3, [pc, #36]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1d0>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f7fe faf2 	bl	8001078 <HAL_InitTick>

  return HAL_OK;
 8002a94:	2300      	movs	r3, #0
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3710      	adds	r7, #16
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	40022000 	.word	0x40022000
 8002aa4:	40021000 	.word	0x40021000
 8002aa8:	08004c18 	.word	0x08004c18
 8002aac:	20000008 	.word	0x20000008
 8002ab0:	2000000c 	.word	0x2000000c

08002ab4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b087      	sub	sp, #28
 8002ab8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002aba:	2300      	movs	r3, #0
 8002abc:	60fb      	str	r3, [r7, #12]
 8002abe:	2300      	movs	r3, #0
 8002ac0:	60bb      	str	r3, [r7, #8]
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	617b      	str	r3, [r7, #20]
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002aca:	2300      	movs	r3, #0
 8002acc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002ace:	4b1e      	ldr	r3, [pc, #120]	@ (8002b48 <HAL_RCC_GetSysClockFreq+0x94>)
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	f003 030c 	and.w	r3, r3, #12
 8002ada:	2b04      	cmp	r3, #4
 8002adc:	d002      	beq.n	8002ae4 <HAL_RCC_GetSysClockFreq+0x30>
 8002ade:	2b08      	cmp	r3, #8
 8002ae0:	d003      	beq.n	8002aea <HAL_RCC_GetSysClockFreq+0x36>
 8002ae2:	e027      	b.n	8002b34 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002ae4:	4b19      	ldr	r3, [pc, #100]	@ (8002b4c <HAL_RCC_GetSysClockFreq+0x98>)
 8002ae6:	613b      	str	r3, [r7, #16]
      break;
 8002ae8:	e027      	b.n	8002b3a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	0c9b      	lsrs	r3, r3, #18
 8002aee:	f003 030f 	and.w	r3, r3, #15
 8002af2:	4a17      	ldr	r2, [pc, #92]	@ (8002b50 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002af4:	5cd3      	ldrb	r3, [r2, r3]
 8002af6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d010      	beq.n	8002b24 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002b02:	4b11      	ldr	r3, [pc, #68]	@ (8002b48 <HAL_RCC_GetSysClockFreq+0x94>)
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	0c5b      	lsrs	r3, r3, #17
 8002b08:	f003 0301 	and.w	r3, r3, #1
 8002b0c:	4a11      	ldr	r2, [pc, #68]	@ (8002b54 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002b0e:	5cd3      	ldrb	r3, [r2, r3]
 8002b10:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	4a0d      	ldr	r2, [pc, #52]	@ (8002b4c <HAL_RCC_GetSysClockFreq+0x98>)
 8002b16:	fb03 f202 	mul.w	r2, r3, r2
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b20:	617b      	str	r3, [r7, #20]
 8002b22:	e004      	b.n	8002b2e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	4a0c      	ldr	r2, [pc, #48]	@ (8002b58 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002b28:	fb02 f303 	mul.w	r3, r2, r3
 8002b2c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	613b      	str	r3, [r7, #16]
      break;
 8002b32:	e002      	b.n	8002b3a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002b34:	4b05      	ldr	r3, [pc, #20]	@ (8002b4c <HAL_RCC_GetSysClockFreq+0x98>)
 8002b36:	613b      	str	r3, [r7, #16]
      break;
 8002b38:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b3a:	693b      	ldr	r3, [r7, #16]
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	371c      	adds	r7, #28
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bc80      	pop	{r7}
 8002b44:	4770      	bx	lr
 8002b46:	bf00      	nop
 8002b48:	40021000 	.word	0x40021000
 8002b4c:	007a1200 	.word	0x007a1200
 8002b50:	08004c30 	.word	0x08004c30
 8002b54:	08004c40 	.word	0x08004c40
 8002b58:	003d0900 	.word	0x003d0900

08002b5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b60:	4b02      	ldr	r3, [pc, #8]	@ (8002b6c <HAL_RCC_GetHCLKFreq+0x10>)
 8002b62:	681b      	ldr	r3, [r3, #0]
}
 8002b64:	4618      	mov	r0, r3
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bc80      	pop	{r7}
 8002b6a:	4770      	bx	lr
 8002b6c:	20000008 	.word	0x20000008

08002b70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002b74:	f7ff fff2 	bl	8002b5c <HAL_RCC_GetHCLKFreq>
 8002b78:	4602      	mov	r2, r0
 8002b7a:	4b05      	ldr	r3, [pc, #20]	@ (8002b90 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	0a1b      	lsrs	r3, r3, #8
 8002b80:	f003 0307 	and.w	r3, r3, #7
 8002b84:	4903      	ldr	r1, [pc, #12]	@ (8002b94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b86:	5ccb      	ldrb	r3, [r1, r3]
 8002b88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	bd80      	pop	{r7, pc}
 8002b90:	40021000 	.word	0x40021000
 8002b94:	08004c28 	.word	0x08004c28

08002b98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002b9c:	f7ff ffde 	bl	8002b5c <HAL_RCC_GetHCLKFreq>
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	4b05      	ldr	r3, [pc, #20]	@ (8002bb8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	0adb      	lsrs	r3, r3, #11
 8002ba8:	f003 0307 	and.w	r3, r3, #7
 8002bac:	4903      	ldr	r1, [pc, #12]	@ (8002bbc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002bae:	5ccb      	ldrb	r3, [r1, r3]
 8002bb0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	bd80      	pop	{r7, pc}
 8002bb8:	40021000 	.word	0x40021000
 8002bbc:	08004c28 	.word	0x08004c28

08002bc0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b085      	sub	sp, #20
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002bc8:	4b0a      	ldr	r3, [pc, #40]	@ (8002bf4 <RCC_Delay+0x34>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a0a      	ldr	r2, [pc, #40]	@ (8002bf8 <RCC_Delay+0x38>)
 8002bce:	fba2 2303 	umull	r2, r3, r2, r3
 8002bd2:	0a5b      	lsrs	r3, r3, #9
 8002bd4:	687a      	ldr	r2, [r7, #4]
 8002bd6:	fb02 f303 	mul.w	r3, r2, r3
 8002bda:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002bdc:	bf00      	nop
  }
  while (Delay --);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	1e5a      	subs	r2, r3, #1
 8002be2:	60fa      	str	r2, [r7, #12]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d1f9      	bne.n	8002bdc <RCC_Delay+0x1c>
}
 8002be8:	bf00      	nop
 8002bea:	bf00      	nop
 8002bec:	3714      	adds	r7, #20
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bc80      	pop	{r7}
 8002bf2:	4770      	bx	lr
 8002bf4:	20000008 	.word	0x20000008
 8002bf8:	10624dd3 	.word	0x10624dd3

08002bfc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b086      	sub	sp, #24
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002c04:	2300      	movs	r3, #0
 8002c06:	613b      	str	r3, [r7, #16]
 8002c08:	2300      	movs	r3, #0
 8002c0a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 0301 	and.w	r3, r3, #1
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d07d      	beq.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c1c:	4b4f      	ldr	r3, [pc, #316]	@ (8002d5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c1e:	69db      	ldr	r3, [r3, #28]
 8002c20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d10d      	bne.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c28:	4b4c      	ldr	r3, [pc, #304]	@ (8002d5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c2a:	69db      	ldr	r3, [r3, #28]
 8002c2c:	4a4b      	ldr	r2, [pc, #300]	@ (8002d5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c32:	61d3      	str	r3, [r2, #28]
 8002c34:	4b49      	ldr	r3, [pc, #292]	@ (8002d5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c36:	69db      	ldr	r3, [r3, #28]
 8002c38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c3c:	60bb      	str	r3, [r7, #8]
 8002c3e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c40:	2301      	movs	r3, #1
 8002c42:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c44:	4b46      	ldr	r3, [pc, #280]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d118      	bne.n	8002c82 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c50:	4b43      	ldr	r3, [pc, #268]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a42      	ldr	r2, [pc, #264]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c5a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c5c:	f7fe fa4e 	bl	80010fc <HAL_GetTick>
 8002c60:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c62:	e008      	b.n	8002c76 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c64:	f7fe fa4a 	bl	80010fc <HAL_GetTick>
 8002c68:	4602      	mov	r2, r0
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	1ad3      	subs	r3, r2, r3
 8002c6e:	2b64      	cmp	r3, #100	@ 0x64
 8002c70:	d901      	bls.n	8002c76 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002c72:	2303      	movs	r3, #3
 8002c74:	e06d      	b.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c76:	4b3a      	ldr	r3, [pc, #232]	@ (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d0f0      	beq.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002c82:	4b36      	ldr	r3, [pc, #216]	@ (8002d5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c84:	6a1b      	ldr	r3, [r3, #32]
 8002c86:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c8a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d02e      	beq.n	8002cf0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c9a:	68fa      	ldr	r2, [r7, #12]
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	d027      	beq.n	8002cf0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002ca0:	4b2e      	ldr	r3, [pc, #184]	@ (8002d5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ca2:	6a1b      	ldr	r3, [r3, #32]
 8002ca4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ca8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002caa:	4b2e      	ldr	r3, [pc, #184]	@ (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002cac:	2201      	movs	r2, #1
 8002cae:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002cb0:	4b2c      	ldr	r3, [pc, #176]	@ (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002cb6:	4a29      	ldr	r2, [pc, #164]	@ (8002d5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	f003 0301 	and.w	r3, r3, #1
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d014      	beq.n	8002cf0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cc6:	f7fe fa19 	bl	80010fc <HAL_GetTick>
 8002cca:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ccc:	e00a      	b.n	8002ce4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cce:	f7fe fa15 	bl	80010fc <HAL_GetTick>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	1ad3      	subs	r3, r2, r3
 8002cd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d901      	bls.n	8002ce4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002ce0:	2303      	movs	r3, #3
 8002ce2:	e036      	b.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ce4:	4b1d      	ldr	r3, [pc, #116]	@ (8002d5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ce6:	6a1b      	ldr	r3, [r3, #32]
 8002ce8:	f003 0302 	and.w	r3, r3, #2
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d0ee      	beq.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002cf0:	4b1a      	ldr	r3, [pc, #104]	@ (8002d5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cf2:	6a1b      	ldr	r3, [r3, #32]
 8002cf4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	4917      	ldr	r1, [pc, #92]	@ (8002d5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002d02:	7dfb      	ldrb	r3, [r7, #23]
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d105      	bne.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d08:	4b14      	ldr	r3, [pc, #80]	@ (8002d5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d0a:	69db      	ldr	r3, [r3, #28]
 8002d0c:	4a13      	ldr	r2, [pc, #76]	@ (8002d5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d0e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d12:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f003 0302 	and.w	r3, r3, #2
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d008      	beq.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002d20:	4b0e      	ldr	r3, [pc, #56]	@ (8002d5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	490b      	ldr	r1, [pc, #44]	@ (8002d5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f003 0310 	and.w	r3, r3, #16
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d008      	beq.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002d3e:	4b07      	ldr	r3, [pc, #28]	@ (8002d5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	68db      	ldr	r3, [r3, #12]
 8002d4a:	4904      	ldr	r1, [pc, #16]	@ (8002d5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002d50:	2300      	movs	r3, #0
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3718      	adds	r7, #24
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	40021000 	.word	0x40021000
 8002d60:	40007000 	.word	0x40007000
 8002d64:	42420440 	.word	0x42420440

08002d68 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b088      	sub	sp, #32
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8002d70:	2300      	movs	r3, #0
 8002d72:	617b      	str	r3, [r7, #20]
 8002d74:	2300      	movs	r3, #0
 8002d76:	61fb      	str	r3, [r7, #28]
 8002d78:	2300      	movs	r3, #0
 8002d7a:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	60fb      	str	r3, [r7, #12]
 8002d80:	2300      	movs	r3, #0
 8002d82:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2b10      	cmp	r3, #16
 8002d88:	d00a      	beq.n	8002da0 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2b10      	cmp	r3, #16
 8002d8e:	f200 808a 	bhi.w	8002ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2b01      	cmp	r3, #1
 8002d96:	d045      	beq.n	8002e24 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2b02      	cmp	r3, #2
 8002d9c:	d075      	beq.n	8002e8a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8002d9e:	e082      	b.n	8002ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8002da0:	4b46      	ldr	r3, [pc, #280]	@ (8002ebc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8002da6:	4b45      	ldr	r3, [pc, #276]	@ (8002ebc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d07b      	beq.n	8002eaa <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	0c9b      	lsrs	r3, r3, #18
 8002db6:	f003 030f 	and.w	r3, r3, #15
 8002dba:	4a41      	ldr	r2, [pc, #260]	@ (8002ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8002dbc:	5cd3      	ldrb	r3, [r2, r3]
 8002dbe:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d015      	beq.n	8002df6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002dca:	4b3c      	ldr	r3, [pc, #240]	@ (8002ebc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	0c5b      	lsrs	r3, r3, #17
 8002dd0:	f003 0301 	and.w	r3, r3, #1
 8002dd4:	4a3b      	ldr	r2, [pc, #236]	@ (8002ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8002dd6:	5cd3      	ldrb	r3, [r2, r3]
 8002dd8:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d00d      	beq.n	8002e00 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002de4:	4a38      	ldr	r2, [pc, #224]	@ (8002ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	fbb2 f2f3 	udiv	r2, r2, r3
 8002dec:	693b      	ldr	r3, [r7, #16]
 8002dee:	fb02 f303 	mul.w	r3, r2, r3
 8002df2:	61fb      	str	r3, [r7, #28]
 8002df4:	e004      	b.n	8002e00 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	4a34      	ldr	r2, [pc, #208]	@ (8002ecc <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8002dfa:	fb02 f303 	mul.w	r3, r2, r3
 8002dfe:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002e00:	4b2e      	ldr	r3, [pc, #184]	@ (8002ebc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e08:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e0c:	d102      	bne.n	8002e14 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8002e0e:	69fb      	ldr	r3, [r7, #28]
 8002e10:	61bb      	str	r3, [r7, #24]
      break;
 8002e12:	e04a      	b.n	8002eaa <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8002e14:	69fb      	ldr	r3, [r7, #28]
 8002e16:	005b      	lsls	r3, r3, #1
 8002e18:	4a2d      	ldr	r2, [pc, #180]	@ (8002ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e1e:	085b      	lsrs	r3, r3, #1
 8002e20:	61bb      	str	r3, [r7, #24]
      break;
 8002e22:	e042      	b.n	8002eaa <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8002e24:	4b25      	ldr	r3, [pc, #148]	@ (8002ebc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002e26:	6a1b      	ldr	r3, [r3, #32]
 8002e28:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e34:	d108      	bne.n	8002e48 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	f003 0302 	and.w	r3, r3, #2
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d003      	beq.n	8002e48 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8002e40:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002e44:	61bb      	str	r3, [r7, #24]
 8002e46:	e01f      	b.n	8002e88 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e4e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e52:	d109      	bne.n	8002e68 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8002e54:	4b19      	ldr	r3, [pc, #100]	@ (8002ebc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e58:	f003 0302 	and.w	r3, r3, #2
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d003      	beq.n	8002e68 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8002e60:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8002e64:	61bb      	str	r3, [r7, #24]
 8002e66:	e00f      	b.n	8002e88 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e6e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002e72:	d11c      	bne.n	8002eae <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002e74:	4b11      	ldr	r3, [pc, #68]	@ (8002ebc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d016      	beq.n	8002eae <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8002e80:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8002e84:	61bb      	str	r3, [r7, #24]
      break;
 8002e86:	e012      	b.n	8002eae <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002e88:	e011      	b.n	8002eae <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002e8a:	f7ff fe85 	bl	8002b98 <HAL_RCC_GetPCLK2Freq>
 8002e8e:	4602      	mov	r2, r0
 8002e90:	4b0a      	ldr	r3, [pc, #40]	@ (8002ebc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	0b9b      	lsrs	r3, r3, #14
 8002e96:	f003 0303 	and.w	r3, r3, #3
 8002e9a:	3301      	adds	r3, #1
 8002e9c:	005b      	lsls	r3, r3, #1
 8002e9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ea2:	61bb      	str	r3, [r7, #24]
      break;
 8002ea4:	e004      	b.n	8002eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002ea6:	bf00      	nop
 8002ea8:	e002      	b.n	8002eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002eaa:	bf00      	nop
 8002eac:	e000      	b.n	8002eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002eae:	bf00      	nop
    }
  }
  return (frequency);
 8002eb0:	69bb      	ldr	r3, [r7, #24]
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3720      	adds	r7, #32
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	40021000 	.word	0x40021000
 8002ec0:	08004c44 	.word	0x08004c44
 8002ec4:	08004c54 	.word	0x08004c54
 8002ec8:	007a1200 	.word	0x007a1200
 8002ecc:	003d0900 	.word	0x003d0900
 8002ed0:	aaaaaaab 	.word	0xaaaaaaab

08002ed4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b082      	sub	sp, #8
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d101      	bne.n	8002ee6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e041      	b.n	8002f6a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d106      	bne.n	8002f00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	f7fd ff30 	bl	8000d60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2202      	movs	r2, #2
 8002f04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	3304      	adds	r3, #4
 8002f10:	4619      	mov	r1, r3
 8002f12:	4610      	mov	r0, r2
 8002f14:	f000 fa5c 	bl	80033d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2201      	movs	r2, #1
 8002f1c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2201      	movs	r2, #1
 8002f24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2201      	movs	r2, #1
 8002f34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2201      	movs	r2, #1
 8002f44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2201      	movs	r2, #1
 8002f54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2201      	movs	r2, #1
 8002f64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002f68:	2300      	movs	r3, #0
}
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	3708      	adds	r7, #8
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}
	...

08002f74 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b085      	sub	sp, #20
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f82:	b2db      	uxtb	r3, r3
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d001      	beq.n	8002f8c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e03a      	b.n	8003002 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2202      	movs	r2, #2
 8002f90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	68da      	ldr	r2, [r3, #12]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f042 0201 	orr.w	r2, r2, #1
 8002fa2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a18      	ldr	r2, [pc, #96]	@ (800300c <HAL_TIM_Base_Start_IT+0x98>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d00e      	beq.n	8002fcc <HAL_TIM_Base_Start_IT+0x58>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fb6:	d009      	beq.n	8002fcc <HAL_TIM_Base_Start_IT+0x58>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a14      	ldr	r2, [pc, #80]	@ (8003010 <HAL_TIM_Base_Start_IT+0x9c>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d004      	beq.n	8002fcc <HAL_TIM_Base_Start_IT+0x58>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a13      	ldr	r2, [pc, #76]	@ (8003014 <HAL_TIM_Base_Start_IT+0xa0>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d111      	bne.n	8002ff0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	f003 0307 	and.w	r3, r3, #7
 8002fd6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	2b06      	cmp	r3, #6
 8002fdc:	d010      	beq.n	8003000 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	681a      	ldr	r2, [r3, #0]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f042 0201 	orr.w	r2, r2, #1
 8002fec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fee:	e007      	b.n	8003000 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	681a      	ldr	r2, [r3, #0]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f042 0201 	orr.w	r2, r2, #1
 8002ffe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003000:	2300      	movs	r3, #0
}
 8003002:	4618      	mov	r0, r3
 8003004:	3714      	adds	r7, #20
 8003006:	46bd      	mov	sp, r7
 8003008:	bc80      	pop	{r7}
 800300a:	4770      	bx	lr
 800300c:	40012c00 	.word	0x40012c00
 8003010:	40000400 	.word	0x40000400
 8003014:	40000800 	.word	0x40000800

08003018 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b084      	sub	sp, #16
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	68db      	ldr	r3, [r3, #12]
 8003026:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	691b      	ldr	r3, [r3, #16]
 800302e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	f003 0302 	and.w	r3, r3, #2
 8003036:	2b00      	cmp	r3, #0
 8003038:	d020      	beq.n	800307c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	f003 0302 	and.w	r3, r3, #2
 8003040:	2b00      	cmp	r3, #0
 8003042:	d01b      	beq.n	800307c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f06f 0202 	mvn.w	r2, #2
 800304c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2201      	movs	r2, #1
 8003052:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	699b      	ldr	r3, [r3, #24]
 800305a:	f003 0303 	and.w	r3, r3, #3
 800305e:	2b00      	cmp	r3, #0
 8003060:	d003      	beq.n	800306a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	f000 f998 	bl	8003398 <HAL_TIM_IC_CaptureCallback>
 8003068:	e005      	b.n	8003076 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800306a:	6878      	ldr	r0, [r7, #4]
 800306c:	f000 f98b 	bl	8003386 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003070:	6878      	ldr	r0, [r7, #4]
 8003072:	f000 f99a 	bl	80033aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2200      	movs	r2, #0
 800307a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	f003 0304 	and.w	r3, r3, #4
 8003082:	2b00      	cmp	r3, #0
 8003084:	d020      	beq.n	80030c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	f003 0304 	and.w	r3, r3, #4
 800308c:	2b00      	cmp	r3, #0
 800308e:	d01b      	beq.n	80030c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f06f 0204 	mvn.w	r2, #4
 8003098:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2202      	movs	r2, #2
 800309e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	699b      	ldr	r3, [r3, #24]
 80030a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d003      	beq.n	80030b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030ae:	6878      	ldr	r0, [r7, #4]
 80030b0:	f000 f972 	bl	8003398 <HAL_TIM_IC_CaptureCallback>
 80030b4:	e005      	b.n	80030c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030b6:	6878      	ldr	r0, [r7, #4]
 80030b8:	f000 f965 	bl	8003386 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030bc:	6878      	ldr	r0, [r7, #4]
 80030be:	f000 f974 	bl	80033aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2200      	movs	r2, #0
 80030c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	f003 0308 	and.w	r3, r3, #8
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d020      	beq.n	8003114 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	f003 0308 	and.w	r3, r3, #8
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d01b      	beq.n	8003114 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f06f 0208 	mvn.w	r2, #8
 80030e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2204      	movs	r2, #4
 80030ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	69db      	ldr	r3, [r3, #28]
 80030f2:	f003 0303 	and.w	r3, r3, #3
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d003      	beq.n	8003102 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030fa:	6878      	ldr	r0, [r7, #4]
 80030fc:	f000 f94c 	bl	8003398 <HAL_TIM_IC_CaptureCallback>
 8003100:	e005      	b.n	800310e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f000 f93f 	bl	8003386 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f000 f94e 	bl	80033aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2200      	movs	r2, #0
 8003112:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	f003 0310 	and.w	r3, r3, #16
 800311a:	2b00      	cmp	r3, #0
 800311c:	d020      	beq.n	8003160 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	f003 0310 	and.w	r3, r3, #16
 8003124:	2b00      	cmp	r3, #0
 8003126:	d01b      	beq.n	8003160 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f06f 0210 	mvn.w	r2, #16
 8003130:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2208      	movs	r2, #8
 8003136:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	69db      	ldr	r3, [r3, #28]
 800313e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003142:	2b00      	cmp	r3, #0
 8003144:	d003      	beq.n	800314e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003146:	6878      	ldr	r0, [r7, #4]
 8003148:	f000 f926 	bl	8003398 <HAL_TIM_IC_CaptureCallback>
 800314c:	e005      	b.n	800315a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f000 f919 	bl	8003386 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003154:	6878      	ldr	r0, [r7, #4]
 8003156:	f000 f928 	bl	80033aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2200      	movs	r2, #0
 800315e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	f003 0301 	and.w	r3, r3, #1
 8003166:	2b00      	cmp	r3, #0
 8003168:	d00c      	beq.n	8003184 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	f003 0301 	and.w	r3, r3, #1
 8003170:	2b00      	cmp	r3, #0
 8003172:	d007      	beq.n	8003184 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f06f 0201 	mvn.w	r2, #1
 800317c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800317e:	6878      	ldr	r0, [r7, #4]
 8003180:	f7fd fa10 	bl	80005a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800318a:	2b00      	cmp	r3, #0
 800318c:	d00c      	beq.n	80031a8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003194:	2b00      	cmp	r3, #0
 8003196:	d007      	beq.n	80031a8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80031a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80031a2:	6878      	ldr	r0, [r7, #4]
 80031a4:	f000 fa7f 	bl	80036a6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d00c      	beq.n	80031cc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d007      	beq.n	80031cc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80031c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f000 f8f8 	bl	80033bc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	f003 0320 	and.w	r3, r3, #32
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d00c      	beq.n	80031f0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	f003 0320 	and.w	r3, r3, #32
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d007      	beq.n	80031f0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f06f 0220 	mvn.w	r2, #32
 80031e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80031ea:	6878      	ldr	r0, [r7, #4]
 80031ec:	f000 fa52 	bl	8003694 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80031f0:	bf00      	nop
 80031f2:	3710      	adds	r7, #16
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}

080031f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b084      	sub	sp, #16
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003202:	2300      	movs	r3, #0
 8003204:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800320c:	2b01      	cmp	r3, #1
 800320e:	d101      	bne.n	8003214 <HAL_TIM_ConfigClockSource+0x1c>
 8003210:	2302      	movs	r3, #2
 8003212:	e0b4      	b.n	800337e <HAL_TIM_ConfigClockSource+0x186>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2201      	movs	r2, #1
 8003218:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2202      	movs	r2, #2
 8003220:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	689b      	ldr	r3, [r3, #8]
 800322a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003232:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800323a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	68ba      	ldr	r2, [r7, #8]
 8003242:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800324c:	d03e      	beq.n	80032cc <HAL_TIM_ConfigClockSource+0xd4>
 800324e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003252:	f200 8087 	bhi.w	8003364 <HAL_TIM_ConfigClockSource+0x16c>
 8003256:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800325a:	f000 8086 	beq.w	800336a <HAL_TIM_ConfigClockSource+0x172>
 800325e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003262:	d87f      	bhi.n	8003364 <HAL_TIM_ConfigClockSource+0x16c>
 8003264:	2b70      	cmp	r3, #112	@ 0x70
 8003266:	d01a      	beq.n	800329e <HAL_TIM_ConfigClockSource+0xa6>
 8003268:	2b70      	cmp	r3, #112	@ 0x70
 800326a:	d87b      	bhi.n	8003364 <HAL_TIM_ConfigClockSource+0x16c>
 800326c:	2b60      	cmp	r3, #96	@ 0x60
 800326e:	d050      	beq.n	8003312 <HAL_TIM_ConfigClockSource+0x11a>
 8003270:	2b60      	cmp	r3, #96	@ 0x60
 8003272:	d877      	bhi.n	8003364 <HAL_TIM_ConfigClockSource+0x16c>
 8003274:	2b50      	cmp	r3, #80	@ 0x50
 8003276:	d03c      	beq.n	80032f2 <HAL_TIM_ConfigClockSource+0xfa>
 8003278:	2b50      	cmp	r3, #80	@ 0x50
 800327a:	d873      	bhi.n	8003364 <HAL_TIM_ConfigClockSource+0x16c>
 800327c:	2b40      	cmp	r3, #64	@ 0x40
 800327e:	d058      	beq.n	8003332 <HAL_TIM_ConfigClockSource+0x13a>
 8003280:	2b40      	cmp	r3, #64	@ 0x40
 8003282:	d86f      	bhi.n	8003364 <HAL_TIM_ConfigClockSource+0x16c>
 8003284:	2b30      	cmp	r3, #48	@ 0x30
 8003286:	d064      	beq.n	8003352 <HAL_TIM_ConfigClockSource+0x15a>
 8003288:	2b30      	cmp	r3, #48	@ 0x30
 800328a:	d86b      	bhi.n	8003364 <HAL_TIM_ConfigClockSource+0x16c>
 800328c:	2b20      	cmp	r3, #32
 800328e:	d060      	beq.n	8003352 <HAL_TIM_ConfigClockSource+0x15a>
 8003290:	2b20      	cmp	r3, #32
 8003292:	d867      	bhi.n	8003364 <HAL_TIM_ConfigClockSource+0x16c>
 8003294:	2b00      	cmp	r3, #0
 8003296:	d05c      	beq.n	8003352 <HAL_TIM_ConfigClockSource+0x15a>
 8003298:	2b10      	cmp	r3, #16
 800329a:	d05a      	beq.n	8003352 <HAL_TIM_ConfigClockSource+0x15a>
 800329c:	e062      	b.n	8003364 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80032ae:	f000 f974 	bl	800359a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80032c0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	68ba      	ldr	r2, [r7, #8]
 80032c8:	609a      	str	r2, [r3, #8]
      break;
 80032ca:	e04f      	b.n	800336c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80032dc:	f000 f95d 	bl	800359a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	689a      	ldr	r2, [r3, #8]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80032ee:	609a      	str	r2, [r3, #8]
      break;
 80032f0:	e03c      	b.n	800336c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80032fe:	461a      	mov	r2, r3
 8003300:	f000 f8d4 	bl	80034ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	2150      	movs	r1, #80	@ 0x50
 800330a:	4618      	mov	r0, r3
 800330c:	f000 f92b 	bl	8003566 <TIM_ITRx_SetConfig>
      break;
 8003310:	e02c      	b.n	800336c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800331e:	461a      	mov	r2, r3
 8003320:	f000 f8f2 	bl	8003508 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	2160      	movs	r1, #96	@ 0x60
 800332a:	4618      	mov	r0, r3
 800332c:	f000 f91b 	bl	8003566 <TIM_ITRx_SetConfig>
      break;
 8003330:	e01c      	b.n	800336c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800333e:	461a      	mov	r2, r3
 8003340:	f000 f8b4 	bl	80034ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	2140      	movs	r1, #64	@ 0x40
 800334a:	4618      	mov	r0, r3
 800334c:	f000 f90b 	bl	8003566 <TIM_ITRx_SetConfig>
      break;
 8003350:	e00c      	b.n	800336c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4619      	mov	r1, r3
 800335c:	4610      	mov	r0, r2
 800335e:	f000 f902 	bl	8003566 <TIM_ITRx_SetConfig>
      break;
 8003362:	e003      	b.n	800336c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	73fb      	strb	r3, [r7, #15]
      break;
 8003368:	e000      	b.n	800336c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800336a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2201      	movs	r2, #1
 8003370:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2200      	movs	r2, #0
 8003378:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800337c:	7bfb      	ldrb	r3, [r7, #15]
}
 800337e:	4618      	mov	r0, r3
 8003380:	3710      	adds	r7, #16
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}

08003386 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003386:	b480      	push	{r7}
 8003388:	b083      	sub	sp, #12
 800338a:	af00      	add	r7, sp, #0
 800338c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800338e:	bf00      	nop
 8003390:	370c      	adds	r7, #12
 8003392:	46bd      	mov	sp, r7
 8003394:	bc80      	pop	{r7}
 8003396:	4770      	bx	lr

08003398 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80033a0:	bf00      	nop
 80033a2:	370c      	adds	r7, #12
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bc80      	pop	{r7}
 80033a8:	4770      	bx	lr

080033aa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80033aa:	b480      	push	{r7}
 80033ac:	b083      	sub	sp, #12
 80033ae:	af00      	add	r7, sp, #0
 80033b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80033b2:	bf00      	nop
 80033b4:	370c      	adds	r7, #12
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bc80      	pop	{r7}
 80033ba:	4770      	bx	lr

080033bc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80033bc:	b480      	push	{r7}
 80033be:	b083      	sub	sp, #12
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80033c4:	bf00      	nop
 80033c6:	370c      	adds	r7, #12
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bc80      	pop	{r7}
 80033cc:	4770      	bx	lr
	...

080033d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b085      	sub	sp, #20
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
 80033d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	4a2f      	ldr	r2, [pc, #188]	@ (80034a0 <TIM_Base_SetConfig+0xd0>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d00b      	beq.n	8003400 <TIM_Base_SetConfig+0x30>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033ee:	d007      	beq.n	8003400 <TIM_Base_SetConfig+0x30>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	4a2c      	ldr	r2, [pc, #176]	@ (80034a4 <TIM_Base_SetConfig+0xd4>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d003      	beq.n	8003400 <TIM_Base_SetConfig+0x30>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	4a2b      	ldr	r2, [pc, #172]	@ (80034a8 <TIM_Base_SetConfig+0xd8>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d108      	bne.n	8003412 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003406:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	68fa      	ldr	r2, [r7, #12]
 800340e:	4313      	orrs	r3, r2
 8003410:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	4a22      	ldr	r2, [pc, #136]	@ (80034a0 <TIM_Base_SetConfig+0xd0>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d00b      	beq.n	8003432 <TIM_Base_SetConfig+0x62>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003420:	d007      	beq.n	8003432 <TIM_Base_SetConfig+0x62>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	4a1f      	ldr	r2, [pc, #124]	@ (80034a4 <TIM_Base_SetConfig+0xd4>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d003      	beq.n	8003432 <TIM_Base_SetConfig+0x62>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	4a1e      	ldr	r2, [pc, #120]	@ (80034a8 <TIM_Base_SetConfig+0xd8>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d108      	bne.n	8003444 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003438:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	68db      	ldr	r3, [r3, #12]
 800343e:	68fa      	ldr	r2, [r7, #12]
 8003440:	4313      	orrs	r3, r2
 8003442:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	695b      	ldr	r3, [r3, #20]
 800344e:	4313      	orrs	r3, r2
 8003450:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	68fa      	ldr	r2, [r7, #12]
 8003456:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	689a      	ldr	r2, [r3, #8]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	4a0d      	ldr	r2, [pc, #52]	@ (80034a0 <TIM_Base_SetConfig+0xd0>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d103      	bne.n	8003478 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	691a      	ldr	r2, [r3, #16]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2201      	movs	r2, #1
 800347c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	691b      	ldr	r3, [r3, #16]
 8003482:	f003 0301 	and.w	r3, r3, #1
 8003486:	2b00      	cmp	r3, #0
 8003488:	d005      	beq.n	8003496 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	691b      	ldr	r3, [r3, #16]
 800348e:	f023 0201 	bic.w	r2, r3, #1
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	611a      	str	r2, [r3, #16]
  }
}
 8003496:	bf00      	nop
 8003498:	3714      	adds	r7, #20
 800349a:	46bd      	mov	sp, r7
 800349c:	bc80      	pop	{r7}
 800349e:	4770      	bx	lr
 80034a0:	40012c00 	.word	0x40012c00
 80034a4:	40000400 	.word	0x40000400
 80034a8:	40000800 	.word	0x40000800

080034ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b087      	sub	sp, #28
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	60f8      	str	r0, [r7, #12]
 80034b4:	60b9      	str	r1, [r7, #8]
 80034b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	6a1b      	ldr	r3, [r3, #32]
 80034bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	6a1b      	ldr	r3, [r3, #32]
 80034c2:	f023 0201 	bic.w	r2, r3, #1
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	699b      	ldr	r3, [r3, #24]
 80034ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80034d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	011b      	lsls	r3, r3, #4
 80034dc:	693a      	ldr	r2, [r7, #16]
 80034de:	4313      	orrs	r3, r2
 80034e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	f023 030a 	bic.w	r3, r3, #10
 80034e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80034ea:	697a      	ldr	r2, [r7, #20]
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	4313      	orrs	r3, r2
 80034f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	693a      	ldr	r2, [r7, #16]
 80034f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	697a      	ldr	r2, [r7, #20]
 80034fc:	621a      	str	r2, [r3, #32]
}
 80034fe:	bf00      	nop
 8003500:	371c      	adds	r7, #28
 8003502:	46bd      	mov	sp, r7
 8003504:	bc80      	pop	{r7}
 8003506:	4770      	bx	lr

08003508 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003508:	b480      	push	{r7}
 800350a:	b087      	sub	sp, #28
 800350c:	af00      	add	r7, sp, #0
 800350e:	60f8      	str	r0, [r7, #12]
 8003510:	60b9      	str	r1, [r7, #8]
 8003512:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	6a1b      	ldr	r3, [r3, #32]
 8003518:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	6a1b      	ldr	r3, [r3, #32]
 800351e:	f023 0210 	bic.w	r2, r3, #16
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	699b      	ldr	r3, [r3, #24]
 800352a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003532:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	031b      	lsls	r3, r3, #12
 8003538:	693a      	ldr	r2, [r7, #16]
 800353a:	4313      	orrs	r3, r2
 800353c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003544:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	011b      	lsls	r3, r3, #4
 800354a:	697a      	ldr	r2, [r7, #20]
 800354c:	4313      	orrs	r3, r2
 800354e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	693a      	ldr	r2, [r7, #16]
 8003554:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	697a      	ldr	r2, [r7, #20]
 800355a:	621a      	str	r2, [r3, #32]
}
 800355c:	bf00      	nop
 800355e:	371c      	adds	r7, #28
 8003560:	46bd      	mov	sp, r7
 8003562:	bc80      	pop	{r7}
 8003564:	4770      	bx	lr

08003566 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003566:	b480      	push	{r7}
 8003568:	b085      	sub	sp, #20
 800356a:	af00      	add	r7, sp, #0
 800356c:	6078      	str	r0, [r7, #4]
 800356e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	689b      	ldr	r3, [r3, #8]
 8003574:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800357c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800357e:	683a      	ldr	r2, [r7, #0]
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	4313      	orrs	r3, r2
 8003584:	f043 0307 	orr.w	r3, r3, #7
 8003588:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	68fa      	ldr	r2, [r7, #12]
 800358e:	609a      	str	r2, [r3, #8]
}
 8003590:	bf00      	nop
 8003592:	3714      	adds	r7, #20
 8003594:	46bd      	mov	sp, r7
 8003596:	bc80      	pop	{r7}
 8003598:	4770      	bx	lr

0800359a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800359a:	b480      	push	{r7}
 800359c:	b087      	sub	sp, #28
 800359e:	af00      	add	r7, sp, #0
 80035a0:	60f8      	str	r0, [r7, #12]
 80035a2:	60b9      	str	r1, [r7, #8]
 80035a4:	607a      	str	r2, [r7, #4]
 80035a6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80035b4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	021a      	lsls	r2, r3, #8
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	431a      	orrs	r2, r3
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	4313      	orrs	r3, r2
 80035c2:	697a      	ldr	r2, [r7, #20]
 80035c4:	4313      	orrs	r3, r2
 80035c6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	697a      	ldr	r2, [r7, #20]
 80035cc:	609a      	str	r2, [r3, #8]
}
 80035ce:	bf00      	nop
 80035d0:	371c      	adds	r7, #28
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bc80      	pop	{r7}
 80035d6:	4770      	bx	lr

080035d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80035d8:	b480      	push	{r7}
 80035da:	b085      	sub	sp, #20
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
 80035e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035e8:	2b01      	cmp	r3, #1
 80035ea:	d101      	bne.n	80035f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80035ec:	2302      	movs	r3, #2
 80035ee:	e046      	b.n	800367e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2201      	movs	r2, #1
 80035f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2202      	movs	r2, #2
 80035fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003616:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	68fa      	ldr	r2, [r7, #12]
 800361e:	4313      	orrs	r3, r2
 8003620:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	68fa      	ldr	r2, [r7, #12]
 8003628:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a16      	ldr	r2, [pc, #88]	@ (8003688 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d00e      	beq.n	8003652 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800363c:	d009      	beq.n	8003652 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a12      	ldr	r2, [pc, #72]	@ (800368c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d004      	beq.n	8003652 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a10      	ldr	r2, [pc, #64]	@ (8003690 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d10c      	bne.n	800366c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003658:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	68ba      	ldr	r2, [r7, #8]
 8003660:	4313      	orrs	r3, r2
 8003662:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	68ba      	ldr	r2, [r7, #8]
 800366a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2201      	movs	r2, #1
 8003670:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800367c:	2300      	movs	r3, #0
}
 800367e:	4618      	mov	r0, r3
 8003680:	3714      	adds	r7, #20
 8003682:	46bd      	mov	sp, r7
 8003684:	bc80      	pop	{r7}
 8003686:	4770      	bx	lr
 8003688:	40012c00 	.word	0x40012c00
 800368c:	40000400 	.word	0x40000400
 8003690:	40000800 	.word	0x40000800

08003694 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003694:	b480      	push	{r7}
 8003696:	b083      	sub	sp, #12
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800369c:	bf00      	nop
 800369e:	370c      	adds	r7, #12
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bc80      	pop	{r7}
 80036a4:	4770      	bx	lr

080036a6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80036a6:	b480      	push	{r7}
 80036a8:	b083      	sub	sp, #12
 80036aa:	af00      	add	r7, sp, #0
 80036ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80036ae:	bf00      	nop
 80036b0:	370c      	adds	r7, #12
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bc80      	pop	{r7}
 80036b6:	4770      	bx	lr

080036b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b082      	sub	sp, #8
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d101      	bne.n	80036ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e042      	b.n	8003750 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d106      	bne.n	80036e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80036de:	6878      	ldr	r0, [r7, #4]
 80036e0:	f7fd fb62 	bl	8000da8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2224      	movs	r2, #36	@ 0x24
 80036e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	68da      	ldr	r2, [r3, #12]
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80036fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80036fc:	6878      	ldr	r0, [r7, #4]
 80036fe:	f000 f971 	bl	80039e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	691a      	ldr	r2, [r3, #16]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003710:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	695a      	ldr	r2, [r3, #20]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003720:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	68da      	ldr	r2, [r3, #12]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003730:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2200      	movs	r2, #0
 8003736:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2220      	movs	r2, #32
 800373c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2220      	movs	r2, #32
 8003744:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2200      	movs	r2, #0
 800374c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800374e:	2300      	movs	r3, #0
}
 8003750:	4618      	mov	r0, r3
 8003752:	3708      	adds	r7, #8
 8003754:	46bd      	mov	sp, r7
 8003756:	bd80      	pop	{r7, pc}

08003758 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b08a      	sub	sp, #40	@ 0x28
 800375c:	af02      	add	r7, sp, #8
 800375e:	60f8      	str	r0, [r7, #12]
 8003760:	60b9      	str	r1, [r7, #8]
 8003762:	603b      	str	r3, [r7, #0]
 8003764:	4613      	mov	r3, r2
 8003766:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003768:	2300      	movs	r3, #0
 800376a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003772:	b2db      	uxtb	r3, r3
 8003774:	2b20      	cmp	r3, #32
 8003776:	d175      	bne.n	8003864 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d002      	beq.n	8003784 <HAL_UART_Transmit+0x2c>
 800377e:	88fb      	ldrh	r3, [r7, #6]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d101      	bne.n	8003788 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003784:	2301      	movs	r3, #1
 8003786:	e06e      	b.n	8003866 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2200      	movs	r2, #0
 800378c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	2221      	movs	r2, #33	@ 0x21
 8003792:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003796:	f7fd fcb1 	bl	80010fc <HAL_GetTick>
 800379a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	88fa      	ldrh	r2, [r7, #6]
 80037a0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	88fa      	ldrh	r2, [r7, #6]
 80037a6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	689b      	ldr	r3, [r3, #8]
 80037ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037b0:	d108      	bne.n	80037c4 <HAL_UART_Transmit+0x6c>
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	691b      	ldr	r3, [r3, #16]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d104      	bne.n	80037c4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80037ba:	2300      	movs	r3, #0
 80037bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	61bb      	str	r3, [r7, #24]
 80037c2:	e003      	b.n	80037cc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80037c8:	2300      	movs	r3, #0
 80037ca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80037cc:	e02e      	b.n	800382c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	9300      	str	r3, [sp, #0]
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	2200      	movs	r2, #0
 80037d6:	2180      	movs	r1, #128	@ 0x80
 80037d8:	68f8      	ldr	r0, [r7, #12]
 80037da:	f000 f848 	bl	800386e <UART_WaitOnFlagUntilTimeout>
 80037de:	4603      	mov	r3, r0
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d005      	beq.n	80037f0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	2220      	movs	r2, #32
 80037e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80037ec:	2303      	movs	r3, #3
 80037ee:	e03a      	b.n	8003866 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80037f0:	69fb      	ldr	r3, [r7, #28]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d10b      	bne.n	800380e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80037f6:	69bb      	ldr	r3, [r7, #24]
 80037f8:	881b      	ldrh	r3, [r3, #0]
 80037fa:	461a      	mov	r2, r3
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003804:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003806:	69bb      	ldr	r3, [r7, #24]
 8003808:	3302      	adds	r3, #2
 800380a:	61bb      	str	r3, [r7, #24]
 800380c:	e007      	b.n	800381e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800380e:	69fb      	ldr	r3, [r7, #28]
 8003810:	781a      	ldrb	r2, [r3, #0]
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003818:	69fb      	ldr	r3, [r7, #28]
 800381a:	3301      	adds	r3, #1
 800381c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003822:	b29b      	uxth	r3, r3
 8003824:	3b01      	subs	r3, #1
 8003826:	b29a      	uxth	r2, r3
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003830:	b29b      	uxth	r3, r3
 8003832:	2b00      	cmp	r3, #0
 8003834:	d1cb      	bne.n	80037ce <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	9300      	str	r3, [sp, #0]
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	2200      	movs	r2, #0
 800383e:	2140      	movs	r1, #64	@ 0x40
 8003840:	68f8      	ldr	r0, [r7, #12]
 8003842:	f000 f814 	bl	800386e <UART_WaitOnFlagUntilTimeout>
 8003846:	4603      	mov	r3, r0
 8003848:	2b00      	cmp	r3, #0
 800384a:	d005      	beq.n	8003858 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2220      	movs	r2, #32
 8003850:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003854:	2303      	movs	r3, #3
 8003856:	e006      	b.n	8003866 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2220      	movs	r2, #32
 800385c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003860:	2300      	movs	r3, #0
 8003862:	e000      	b.n	8003866 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003864:	2302      	movs	r3, #2
  }
}
 8003866:	4618      	mov	r0, r3
 8003868:	3720      	adds	r7, #32
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}

0800386e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800386e:	b580      	push	{r7, lr}
 8003870:	b086      	sub	sp, #24
 8003872:	af00      	add	r7, sp, #0
 8003874:	60f8      	str	r0, [r7, #12]
 8003876:	60b9      	str	r1, [r7, #8]
 8003878:	603b      	str	r3, [r7, #0]
 800387a:	4613      	mov	r3, r2
 800387c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800387e:	e03b      	b.n	80038f8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003880:	6a3b      	ldr	r3, [r7, #32]
 8003882:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003886:	d037      	beq.n	80038f8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003888:	f7fd fc38 	bl	80010fc <HAL_GetTick>
 800388c:	4602      	mov	r2, r0
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	1ad3      	subs	r3, r2, r3
 8003892:	6a3a      	ldr	r2, [r7, #32]
 8003894:	429a      	cmp	r2, r3
 8003896:	d302      	bcc.n	800389e <UART_WaitOnFlagUntilTimeout+0x30>
 8003898:	6a3b      	ldr	r3, [r7, #32]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d101      	bne.n	80038a2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800389e:	2303      	movs	r3, #3
 80038a0:	e03a      	b.n	8003918 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	68db      	ldr	r3, [r3, #12]
 80038a8:	f003 0304 	and.w	r3, r3, #4
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d023      	beq.n	80038f8 <UART_WaitOnFlagUntilTimeout+0x8a>
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	2b80      	cmp	r3, #128	@ 0x80
 80038b4:	d020      	beq.n	80038f8 <UART_WaitOnFlagUntilTimeout+0x8a>
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	2b40      	cmp	r3, #64	@ 0x40
 80038ba:	d01d      	beq.n	80038f8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 0308 	and.w	r3, r3, #8
 80038c6:	2b08      	cmp	r3, #8
 80038c8:	d116      	bne.n	80038f8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80038ca:	2300      	movs	r3, #0
 80038cc:	617b      	str	r3, [r7, #20]
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	617b      	str	r3, [r7, #20]
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	617b      	str	r3, [r7, #20]
 80038de:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80038e0:	68f8      	ldr	r0, [r7, #12]
 80038e2:	f000 f81d 	bl	8003920 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	2208      	movs	r2, #8
 80038ea:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	2200      	movs	r2, #0
 80038f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	e00f      	b.n	8003918 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	68bb      	ldr	r3, [r7, #8]
 8003900:	4013      	ands	r3, r2
 8003902:	68ba      	ldr	r2, [r7, #8]
 8003904:	429a      	cmp	r2, r3
 8003906:	bf0c      	ite	eq
 8003908:	2301      	moveq	r3, #1
 800390a:	2300      	movne	r3, #0
 800390c:	b2db      	uxtb	r3, r3
 800390e:	461a      	mov	r2, r3
 8003910:	79fb      	ldrb	r3, [r7, #7]
 8003912:	429a      	cmp	r2, r3
 8003914:	d0b4      	beq.n	8003880 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003916:	2300      	movs	r3, #0
}
 8003918:	4618      	mov	r0, r3
 800391a:	3718      	adds	r7, #24
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}

08003920 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003920:	b480      	push	{r7}
 8003922:	b095      	sub	sp, #84	@ 0x54
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	330c      	adds	r3, #12
 800392e:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003930:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003932:	e853 3f00 	ldrex	r3, [r3]
 8003936:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003938:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800393a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800393e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	330c      	adds	r3, #12
 8003946:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003948:	643a      	str	r2, [r7, #64]	@ 0x40
 800394a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800394c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800394e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003950:	e841 2300 	strex	r3, r2, [r1]
 8003954:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003956:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003958:	2b00      	cmp	r3, #0
 800395a:	d1e5      	bne.n	8003928 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	3314      	adds	r3, #20
 8003962:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003964:	6a3b      	ldr	r3, [r7, #32]
 8003966:	e853 3f00 	ldrex	r3, [r3]
 800396a:	61fb      	str	r3, [r7, #28]
   return(result);
 800396c:	69fb      	ldr	r3, [r7, #28]
 800396e:	f023 0301 	bic.w	r3, r3, #1
 8003972:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	3314      	adds	r3, #20
 800397a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800397c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800397e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003980:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003982:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003984:	e841 2300 	strex	r3, r2, [r1]
 8003988:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800398a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800398c:	2b00      	cmp	r3, #0
 800398e:	d1e5      	bne.n	800395c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003994:	2b01      	cmp	r3, #1
 8003996:	d119      	bne.n	80039cc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	330c      	adds	r3, #12
 800399e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	e853 3f00 	ldrex	r3, [r3]
 80039a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	f023 0310 	bic.w	r3, r3, #16
 80039ae:	647b      	str	r3, [r7, #68]	@ 0x44
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	330c      	adds	r3, #12
 80039b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80039b8:	61ba      	str	r2, [r7, #24]
 80039ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039bc:	6979      	ldr	r1, [r7, #20]
 80039be:	69ba      	ldr	r2, [r7, #24]
 80039c0:	e841 2300 	strex	r3, r2, [r1]
 80039c4:	613b      	str	r3, [r7, #16]
   return(result);
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d1e5      	bne.n	8003998 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2220      	movs	r2, #32
 80039d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2200      	movs	r2, #0
 80039d8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80039da:	bf00      	nop
 80039dc:	3754      	adds	r7, #84	@ 0x54
 80039de:	46bd      	mov	sp, r7
 80039e0:	bc80      	pop	{r7}
 80039e2:	4770      	bx	lr

080039e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b084      	sub	sp, #16
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	691b      	ldr	r3, [r3, #16]
 80039f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	68da      	ldr	r2, [r3, #12]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	430a      	orrs	r2, r1
 8003a00:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	689a      	ldr	r2, [r3, #8]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	691b      	ldr	r3, [r3, #16]
 8003a0a:	431a      	orrs	r2, r3
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	695b      	ldr	r3, [r3, #20]
 8003a10:	4313      	orrs	r3, r2
 8003a12:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	68db      	ldr	r3, [r3, #12]
 8003a1a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003a1e:	f023 030c 	bic.w	r3, r3, #12
 8003a22:	687a      	ldr	r2, [r7, #4]
 8003a24:	6812      	ldr	r2, [r2, #0]
 8003a26:	68b9      	ldr	r1, [r7, #8]
 8003a28:	430b      	orrs	r3, r1
 8003a2a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	695b      	ldr	r3, [r3, #20]
 8003a32:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	699a      	ldr	r2, [r3, #24]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	430a      	orrs	r2, r1
 8003a40:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a2c      	ldr	r2, [pc, #176]	@ (8003af8 <UART_SetConfig+0x114>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d103      	bne.n	8003a54 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003a4c:	f7ff f8a4 	bl	8002b98 <HAL_RCC_GetPCLK2Freq>
 8003a50:	60f8      	str	r0, [r7, #12]
 8003a52:	e002      	b.n	8003a5a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003a54:	f7ff f88c 	bl	8002b70 <HAL_RCC_GetPCLK1Freq>
 8003a58:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003a5a:	68fa      	ldr	r2, [r7, #12]
 8003a5c:	4613      	mov	r3, r2
 8003a5e:	009b      	lsls	r3, r3, #2
 8003a60:	4413      	add	r3, r2
 8003a62:	009a      	lsls	r2, r3, #2
 8003a64:	441a      	add	r2, r3
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	009b      	lsls	r3, r3, #2
 8003a6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a70:	4a22      	ldr	r2, [pc, #136]	@ (8003afc <UART_SetConfig+0x118>)
 8003a72:	fba2 2303 	umull	r2, r3, r2, r3
 8003a76:	095b      	lsrs	r3, r3, #5
 8003a78:	0119      	lsls	r1, r3, #4
 8003a7a:	68fa      	ldr	r2, [r7, #12]
 8003a7c:	4613      	mov	r3, r2
 8003a7e:	009b      	lsls	r3, r3, #2
 8003a80:	4413      	add	r3, r2
 8003a82:	009a      	lsls	r2, r3, #2
 8003a84:	441a      	add	r2, r3
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	009b      	lsls	r3, r3, #2
 8003a8c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a90:	4b1a      	ldr	r3, [pc, #104]	@ (8003afc <UART_SetConfig+0x118>)
 8003a92:	fba3 0302 	umull	r0, r3, r3, r2
 8003a96:	095b      	lsrs	r3, r3, #5
 8003a98:	2064      	movs	r0, #100	@ 0x64
 8003a9a:	fb00 f303 	mul.w	r3, r0, r3
 8003a9e:	1ad3      	subs	r3, r2, r3
 8003aa0:	011b      	lsls	r3, r3, #4
 8003aa2:	3332      	adds	r3, #50	@ 0x32
 8003aa4:	4a15      	ldr	r2, [pc, #84]	@ (8003afc <UART_SetConfig+0x118>)
 8003aa6:	fba2 2303 	umull	r2, r3, r2, r3
 8003aaa:	095b      	lsrs	r3, r3, #5
 8003aac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003ab0:	4419      	add	r1, r3
 8003ab2:	68fa      	ldr	r2, [r7, #12]
 8003ab4:	4613      	mov	r3, r2
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	4413      	add	r3, r2
 8003aba:	009a      	lsls	r2, r3, #2
 8003abc:	441a      	add	r2, r3
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	009b      	lsls	r3, r3, #2
 8003ac4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ac8:	4b0c      	ldr	r3, [pc, #48]	@ (8003afc <UART_SetConfig+0x118>)
 8003aca:	fba3 0302 	umull	r0, r3, r3, r2
 8003ace:	095b      	lsrs	r3, r3, #5
 8003ad0:	2064      	movs	r0, #100	@ 0x64
 8003ad2:	fb00 f303 	mul.w	r3, r0, r3
 8003ad6:	1ad3      	subs	r3, r2, r3
 8003ad8:	011b      	lsls	r3, r3, #4
 8003ada:	3332      	adds	r3, #50	@ 0x32
 8003adc:	4a07      	ldr	r2, [pc, #28]	@ (8003afc <UART_SetConfig+0x118>)
 8003ade:	fba2 2303 	umull	r2, r3, r2, r3
 8003ae2:	095b      	lsrs	r3, r3, #5
 8003ae4:	f003 020f 	and.w	r2, r3, #15
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	440a      	add	r2, r1
 8003aee:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003af0:	bf00      	nop
 8003af2:	3710      	adds	r7, #16
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bd80      	pop	{r7, pc}
 8003af8:	40013800 	.word	0x40013800
 8003afc:	51eb851f 	.word	0x51eb851f

08003b00 <std>:
 8003b00:	2300      	movs	r3, #0
 8003b02:	b510      	push	{r4, lr}
 8003b04:	4604      	mov	r4, r0
 8003b06:	e9c0 3300 	strd	r3, r3, [r0]
 8003b0a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003b0e:	6083      	str	r3, [r0, #8]
 8003b10:	8181      	strh	r1, [r0, #12]
 8003b12:	6643      	str	r3, [r0, #100]	@ 0x64
 8003b14:	81c2      	strh	r2, [r0, #14]
 8003b16:	6183      	str	r3, [r0, #24]
 8003b18:	4619      	mov	r1, r3
 8003b1a:	2208      	movs	r2, #8
 8003b1c:	305c      	adds	r0, #92	@ 0x5c
 8003b1e:	f000 f9f9 	bl	8003f14 <memset>
 8003b22:	4b0d      	ldr	r3, [pc, #52]	@ (8003b58 <std+0x58>)
 8003b24:	6224      	str	r4, [r4, #32]
 8003b26:	6263      	str	r3, [r4, #36]	@ 0x24
 8003b28:	4b0c      	ldr	r3, [pc, #48]	@ (8003b5c <std+0x5c>)
 8003b2a:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003b2c:	4b0c      	ldr	r3, [pc, #48]	@ (8003b60 <std+0x60>)
 8003b2e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003b30:	4b0c      	ldr	r3, [pc, #48]	@ (8003b64 <std+0x64>)
 8003b32:	6323      	str	r3, [r4, #48]	@ 0x30
 8003b34:	4b0c      	ldr	r3, [pc, #48]	@ (8003b68 <std+0x68>)
 8003b36:	429c      	cmp	r4, r3
 8003b38:	d006      	beq.n	8003b48 <std+0x48>
 8003b3a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003b3e:	4294      	cmp	r4, r2
 8003b40:	d002      	beq.n	8003b48 <std+0x48>
 8003b42:	33d0      	adds	r3, #208	@ 0xd0
 8003b44:	429c      	cmp	r4, r3
 8003b46:	d105      	bne.n	8003b54 <std+0x54>
 8003b48:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003b4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b50:	f000 ba58 	b.w	8004004 <__retarget_lock_init_recursive>
 8003b54:	bd10      	pop	{r4, pc}
 8003b56:	bf00      	nop
 8003b58:	08003d65 	.word	0x08003d65
 8003b5c:	08003d87 	.word	0x08003d87
 8003b60:	08003dbf 	.word	0x08003dbf
 8003b64:	08003de3 	.word	0x08003de3
 8003b68:	20000210 	.word	0x20000210

08003b6c <stdio_exit_handler>:
 8003b6c:	4a02      	ldr	r2, [pc, #8]	@ (8003b78 <stdio_exit_handler+0xc>)
 8003b6e:	4903      	ldr	r1, [pc, #12]	@ (8003b7c <stdio_exit_handler+0x10>)
 8003b70:	4803      	ldr	r0, [pc, #12]	@ (8003b80 <stdio_exit_handler+0x14>)
 8003b72:	f000 b869 	b.w	8003c48 <_fwalk_sglue>
 8003b76:	bf00      	nop
 8003b78:	20000014 	.word	0x20000014
 8003b7c:	08004899 	.word	0x08004899
 8003b80:	20000024 	.word	0x20000024

08003b84 <cleanup_stdio>:
 8003b84:	6841      	ldr	r1, [r0, #4]
 8003b86:	4b0c      	ldr	r3, [pc, #48]	@ (8003bb8 <cleanup_stdio+0x34>)
 8003b88:	b510      	push	{r4, lr}
 8003b8a:	4299      	cmp	r1, r3
 8003b8c:	4604      	mov	r4, r0
 8003b8e:	d001      	beq.n	8003b94 <cleanup_stdio+0x10>
 8003b90:	f000 fe82 	bl	8004898 <_fflush_r>
 8003b94:	68a1      	ldr	r1, [r4, #8]
 8003b96:	4b09      	ldr	r3, [pc, #36]	@ (8003bbc <cleanup_stdio+0x38>)
 8003b98:	4299      	cmp	r1, r3
 8003b9a:	d002      	beq.n	8003ba2 <cleanup_stdio+0x1e>
 8003b9c:	4620      	mov	r0, r4
 8003b9e:	f000 fe7b 	bl	8004898 <_fflush_r>
 8003ba2:	68e1      	ldr	r1, [r4, #12]
 8003ba4:	4b06      	ldr	r3, [pc, #24]	@ (8003bc0 <cleanup_stdio+0x3c>)
 8003ba6:	4299      	cmp	r1, r3
 8003ba8:	d004      	beq.n	8003bb4 <cleanup_stdio+0x30>
 8003baa:	4620      	mov	r0, r4
 8003bac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003bb0:	f000 be72 	b.w	8004898 <_fflush_r>
 8003bb4:	bd10      	pop	{r4, pc}
 8003bb6:	bf00      	nop
 8003bb8:	20000210 	.word	0x20000210
 8003bbc:	20000278 	.word	0x20000278
 8003bc0:	200002e0 	.word	0x200002e0

08003bc4 <global_stdio_init.part.0>:
 8003bc4:	b510      	push	{r4, lr}
 8003bc6:	4b0b      	ldr	r3, [pc, #44]	@ (8003bf4 <global_stdio_init.part.0+0x30>)
 8003bc8:	4c0b      	ldr	r4, [pc, #44]	@ (8003bf8 <global_stdio_init.part.0+0x34>)
 8003bca:	4a0c      	ldr	r2, [pc, #48]	@ (8003bfc <global_stdio_init.part.0+0x38>)
 8003bcc:	4620      	mov	r0, r4
 8003bce:	601a      	str	r2, [r3, #0]
 8003bd0:	2104      	movs	r1, #4
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	f7ff ff94 	bl	8003b00 <std>
 8003bd8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003bdc:	2201      	movs	r2, #1
 8003bde:	2109      	movs	r1, #9
 8003be0:	f7ff ff8e 	bl	8003b00 <std>
 8003be4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003be8:	2202      	movs	r2, #2
 8003bea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003bee:	2112      	movs	r1, #18
 8003bf0:	f7ff bf86 	b.w	8003b00 <std>
 8003bf4:	20000348 	.word	0x20000348
 8003bf8:	20000210 	.word	0x20000210
 8003bfc:	08003b6d 	.word	0x08003b6d

08003c00 <__sfp_lock_acquire>:
 8003c00:	4801      	ldr	r0, [pc, #4]	@ (8003c08 <__sfp_lock_acquire+0x8>)
 8003c02:	f000 ba00 	b.w	8004006 <__retarget_lock_acquire_recursive>
 8003c06:	bf00      	nop
 8003c08:	20000351 	.word	0x20000351

08003c0c <__sfp_lock_release>:
 8003c0c:	4801      	ldr	r0, [pc, #4]	@ (8003c14 <__sfp_lock_release+0x8>)
 8003c0e:	f000 b9fb 	b.w	8004008 <__retarget_lock_release_recursive>
 8003c12:	bf00      	nop
 8003c14:	20000351 	.word	0x20000351

08003c18 <__sinit>:
 8003c18:	b510      	push	{r4, lr}
 8003c1a:	4604      	mov	r4, r0
 8003c1c:	f7ff fff0 	bl	8003c00 <__sfp_lock_acquire>
 8003c20:	6a23      	ldr	r3, [r4, #32]
 8003c22:	b11b      	cbz	r3, 8003c2c <__sinit+0x14>
 8003c24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c28:	f7ff bff0 	b.w	8003c0c <__sfp_lock_release>
 8003c2c:	4b04      	ldr	r3, [pc, #16]	@ (8003c40 <__sinit+0x28>)
 8003c2e:	6223      	str	r3, [r4, #32]
 8003c30:	4b04      	ldr	r3, [pc, #16]	@ (8003c44 <__sinit+0x2c>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d1f5      	bne.n	8003c24 <__sinit+0xc>
 8003c38:	f7ff ffc4 	bl	8003bc4 <global_stdio_init.part.0>
 8003c3c:	e7f2      	b.n	8003c24 <__sinit+0xc>
 8003c3e:	bf00      	nop
 8003c40:	08003b85 	.word	0x08003b85
 8003c44:	20000348 	.word	0x20000348

08003c48 <_fwalk_sglue>:
 8003c48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c4c:	4607      	mov	r7, r0
 8003c4e:	4688      	mov	r8, r1
 8003c50:	4614      	mov	r4, r2
 8003c52:	2600      	movs	r6, #0
 8003c54:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003c58:	f1b9 0901 	subs.w	r9, r9, #1
 8003c5c:	d505      	bpl.n	8003c6a <_fwalk_sglue+0x22>
 8003c5e:	6824      	ldr	r4, [r4, #0]
 8003c60:	2c00      	cmp	r4, #0
 8003c62:	d1f7      	bne.n	8003c54 <_fwalk_sglue+0xc>
 8003c64:	4630      	mov	r0, r6
 8003c66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003c6a:	89ab      	ldrh	r3, [r5, #12]
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	d907      	bls.n	8003c80 <_fwalk_sglue+0x38>
 8003c70:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003c74:	3301      	adds	r3, #1
 8003c76:	d003      	beq.n	8003c80 <_fwalk_sglue+0x38>
 8003c78:	4629      	mov	r1, r5
 8003c7a:	4638      	mov	r0, r7
 8003c7c:	47c0      	blx	r8
 8003c7e:	4306      	orrs	r6, r0
 8003c80:	3568      	adds	r5, #104	@ 0x68
 8003c82:	e7e9      	b.n	8003c58 <_fwalk_sglue+0x10>

08003c84 <iprintf>:
 8003c84:	b40f      	push	{r0, r1, r2, r3}
 8003c86:	b507      	push	{r0, r1, r2, lr}
 8003c88:	4906      	ldr	r1, [pc, #24]	@ (8003ca4 <iprintf+0x20>)
 8003c8a:	ab04      	add	r3, sp, #16
 8003c8c:	6808      	ldr	r0, [r1, #0]
 8003c8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003c92:	6881      	ldr	r1, [r0, #8]
 8003c94:	9301      	str	r3, [sp, #4]
 8003c96:	f000 fad7 	bl	8004248 <_vfiprintf_r>
 8003c9a:	b003      	add	sp, #12
 8003c9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003ca0:	b004      	add	sp, #16
 8003ca2:	4770      	bx	lr
 8003ca4:	20000020 	.word	0x20000020

08003ca8 <_puts_r>:
 8003ca8:	6a03      	ldr	r3, [r0, #32]
 8003caa:	b570      	push	{r4, r5, r6, lr}
 8003cac:	4605      	mov	r5, r0
 8003cae:	460e      	mov	r6, r1
 8003cb0:	6884      	ldr	r4, [r0, #8]
 8003cb2:	b90b      	cbnz	r3, 8003cb8 <_puts_r+0x10>
 8003cb4:	f7ff ffb0 	bl	8003c18 <__sinit>
 8003cb8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003cba:	07db      	lsls	r3, r3, #31
 8003cbc:	d405      	bmi.n	8003cca <_puts_r+0x22>
 8003cbe:	89a3      	ldrh	r3, [r4, #12]
 8003cc0:	0598      	lsls	r0, r3, #22
 8003cc2:	d402      	bmi.n	8003cca <_puts_r+0x22>
 8003cc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003cc6:	f000 f99e 	bl	8004006 <__retarget_lock_acquire_recursive>
 8003cca:	89a3      	ldrh	r3, [r4, #12]
 8003ccc:	0719      	lsls	r1, r3, #28
 8003cce:	d502      	bpl.n	8003cd6 <_puts_r+0x2e>
 8003cd0:	6923      	ldr	r3, [r4, #16]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d135      	bne.n	8003d42 <_puts_r+0x9a>
 8003cd6:	4621      	mov	r1, r4
 8003cd8:	4628      	mov	r0, r5
 8003cda:	f000 f8c5 	bl	8003e68 <__swsetup_r>
 8003cde:	b380      	cbz	r0, 8003d42 <_puts_r+0x9a>
 8003ce0:	f04f 35ff 	mov.w	r5, #4294967295
 8003ce4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003ce6:	07da      	lsls	r2, r3, #31
 8003ce8:	d405      	bmi.n	8003cf6 <_puts_r+0x4e>
 8003cea:	89a3      	ldrh	r3, [r4, #12]
 8003cec:	059b      	lsls	r3, r3, #22
 8003cee:	d402      	bmi.n	8003cf6 <_puts_r+0x4e>
 8003cf0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003cf2:	f000 f989 	bl	8004008 <__retarget_lock_release_recursive>
 8003cf6:	4628      	mov	r0, r5
 8003cf8:	bd70      	pop	{r4, r5, r6, pc}
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	da04      	bge.n	8003d08 <_puts_r+0x60>
 8003cfe:	69a2      	ldr	r2, [r4, #24]
 8003d00:	429a      	cmp	r2, r3
 8003d02:	dc17      	bgt.n	8003d34 <_puts_r+0x8c>
 8003d04:	290a      	cmp	r1, #10
 8003d06:	d015      	beq.n	8003d34 <_puts_r+0x8c>
 8003d08:	6823      	ldr	r3, [r4, #0]
 8003d0a:	1c5a      	adds	r2, r3, #1
 8003d0c:	6022      	str	r2, [r4, #0]
 8003d0e:	7019      	strb	r1, [r3, #0]
 8003d10:	68a3      	ldr	r3, [r4, #8]
 8003d12:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003d16:	3b01      	subs	r3, #1
 8003d18:	60a3      	str	r3, [r4, #8]
 8003d1a:	2900      	cmp	r1, #0
 8003d1c:	d1ed      	bne.n	8003cfa <_puts_r+0x52>
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	da11      	bge.n	8003d46 <_puts_r+0x9e>
 8003d22:	4622      	mov	r2, r4
 8003d24:	210a      	movs	r1, #10
 8003d26:	4628      	mov	r0, r5
 8003d28:	f000 f85f 	bl	8003dea <__swbuf_r>
 8003d2c:	3001      	adds	r0, #1
 8003d2e:	d0d7      	beq.n	8003ce0 <_puts_r+0x38>
 8003d30:	250a      	movs	r5, #10
 8003d32:	e7d7      	b.n	8003ce4 <_puts_r+0x3c>
 8003d34:	4622      	mov	r2, r4
 8003d36:	4628      	mov	r0, r5
 8003d38:	f000 f857 	bl	8003dea <__swbuf_r>
 8003d3c:	3001      	adds	r0, #1
 8003d3e:	d1e7      	bne.n	8003d10 <_puts_r+0x68>
 8003d40:	e7ce      	b.n	8003ce0 <_puts_r+0x38>
 8003d42:	3e01      	subs	r6, #1
 8003d44:	e7e4      	b.n	8003d10 <_puts_r+0x68>
 8003d46:	6823      	ldr	r3, [r4, #0]
 8003d48:	1c5a      	adds	r2, r3, #1
 8003d4a:	6022      	str	r2, [r4, #0]
 8003d4c:	220a      	movs	r2, #10
 8003d4e:	701a      	strb	r2, [r3, #0]
 8003d50:	e7ee      	b.n	8003d30 <_puts_r+0x88>
	...

08003d54 <puts>:
 8003d54:	4b02      	ldr	r3, [pc, #8]	@ (8003d60 <puts+0xc>)
 8003d56:	4601      	mov	r1, r0
 8003d58:	6818      	ldr	r0, [r3, #0]
 8003d5a:	f7ff bfa5 	b.w	8003ca8 <_puts_r>
 8003d5e:	bf00      	nop
 8003d60:	20000020 	.word	0x20000020

08003d64 <__sread>:
 8003d64:	b510      	push	{r4, lr}
 8003d66:	460c      	mov	r4, r1
 8003d68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d6c:	f000 f8fc 	bl	8003f68 <_read_r>
 8003d70:	2800      	cmp	r0, #0
 8003d72:	bfab      	itete	ge
 8003d74:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003d76:	89a3      	ldrhlt	r3, [r4, #12]
 8003d78:	181b      	addge	r3, r3, r0
 8003d7a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003d7e:	bfac      	ite	ge
 8003d80:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003d82:	81a3      	strhlt	r3, [r4, #12]
 8003d84:	bd10      	pop	{r4, pc}

08003d86 <__swrite>:
 8003d86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d8a:	461f      	mov	r7, r3
 8003d8c:	898b      	ldrh	r3, [r1, #12]
 8003d8e:	4605      	mov	r5, r0
 8003d90:	05db      	lsls	r3, r3, #23
 8003d92:	460c      	mov	r4, r1
 8003d94:	4616      	mov	r6, r2
 8003d96:	d505      	bpl.n	8003da4 <__swrite+0x1e>
 8003d98:	2302      	movs	r3, #2
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003da0:	f000 f8d0 	bl	8003f44 <_lseek_r>
 8003da4:	89a3      	ldrh	r3, [r4, #12]
 8003da6:	4632      	mov	r2, r6
 8003da8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003dac:	81a3      	strh	r3, [r4, #12]
 8003dae:	4628      	mov	r0, r5
 8003db0:	463b      	mov	r3, r7
 8003db2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003db6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003dba:	f000 b8e7 	b.w	8003f8c <_write_r>

08003dbe <__sseek>:
 8003dbe:	b510      	push	{r4, lr}
 8003dc0:	460c      	mov	r4, r1
 8003dc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003dc6:	f000 f8bd 	bl	8003f44 <_lseek_r>
 8003dca:	1c43      	adds	r3, r0, #1
 8003dcc:	89a3      	ldrh	r3, [r4, #12]
 8003dce:	bf15      	itete	ne
 8003dd0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003dd2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003dd6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003dda:	81a3      	strheq	r3, [r4, #12]
 8003ddc:	bf18      	it	ne
 8003dde:	81a3      	strhne	r3, [r4, #12]
 8003de0:	bd10      	pop	{r4, pc}

08003de2 <__sclose>:
 8003de2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003de6:	f000 b89d 	b.w	8003f24 <_close_r>

08003dea <__swbuf_r>:
 8003dea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dec:	460e      	mov	r6, r1
 8003dee:	4614      	mov	r4, r2
 8003df0:	4605      	mov	r5, r0
 8003df2:	b118      	cbz	r0, 8003dfc <__swbuf_r+0x12>
 8003df4:	6a03      	ldr	r3, [r0, #32]
 8003df6:	b90b      	cbnz	r3, 8003dfc <__swbuf_r+0x12>
 8003df8:	f7ff ff0e 	bl	8003c18 <__sinit>
 8003dfc:	69a3      	ldr	r3, [r4, #24]
 8003dfe:	60a3      	str	r3, [r4, #8]
 8003e00:	89a3      	ldrh	r3, [r4, #12]
 8003e02:	071a      	lsls	r2, r3, #28
 8003e04:	d501      	bpl.n	8003e0a <__swbuf_r+0x20>
 8003e06:	6923      	ldr	r3, [r4, #16]
 8003e08:	b943      	cbnz	r3, 8003e1c <__swbuf_r+0x32>
 8003e0a:	4621      	mov	r1, r4
 8003e0c:	4628      	mov	r0, r5
 8003e0e:	f000 f82b 	bl	8003e68 <__swsetup_r>
 8003e12:	b118      	cbz	r0, 8003e1c <__swbuf_r+0x32>
 8003e14:	f04f 37ff 	mov.w	r7, #4294967295
 8003e18:	4638      	mov	r0, r7
 8003e1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e1c:	6823      	ldr	r3, [r4, #0]
 8003e1e:	6922      	ldr	r2, [r4, #16]
 8003e20:	b2f6      	uxtb	r6, r6
 8003e22:	1a98      	subs	r0, r3, r2
 8003e24:	6963      	ldr	r3, [r4, #20]
 8003e26:	4637      	mov	r7, r6
 8003e28:	4283      	cmp	r3, r0
 8003e2a:	dc05      	bgt.n	8003e38 <__swbuf_r+0x4e>
 8003e2c:	4621      	mov	r1, r4
 8003e2e:	4628      	mov	r0, r5
 8003e30:	f000 fd32 	bl	8004898 <_fflush_r>
 8003e34:	2800      	cmp	r0, #0
 8003e36:	d1ed      	bne.n	8003e14 <__swbuf_r+0x2a>
 8003e38:	68a3      	ldr	r3, [r4, #8]
 8003e3a:	3b01      	subs	r3, #1
 8003e3c:	60a3      	str	r3, [r4, #8]
 8003e3e:	6823      	ldr	r3, [r4, #0]
 8003e40:	1c5a      	adds	r2, r3, #1
 8003e42:	6022      	str	r2, [r4, #0]
 8003e44:	701e      	strb	r6, [r3, #0]
 8003e46:	6962      	ldr	r2, [r4, #20]
 8003e48:	1c43      	adds	r3, r0, #1
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	d004      	beq.n	8003e58 <__swbuf_r+0x6e>
 8003e4e:	89a3      	ldrh	r3, [r4, #12]
 8003e50:	07db      	lsls	r3, r3, #31
 8003e52:	d5e1      	bpl.n	8003e18 <__swbuf_r+0x2e>
 8003e54:	2e0a      	cmp	r6, #10
 8003e56:	d1df      	bne.n	8003e18 <__swbuf_r+0x2e>
 8003e58:	4621      	mov	r1, r4
 8003e5a:	4628      	mov	r0, r5
 8003e5c:	f000 fd1c 	bl	8004898 <_fflush_r>
 8003e60:	2800      	cmp	r0, #0
 8003e62:	d0d9      	beq.n	8003e18 <__swbuf_r+0x2e>
 8003e64:	e7d6      	b.n	8003e14 <__swbuf_r+0x2a>
	...

08003e68 <__swsetup_r>:
 8003e68:	b538      	push	{r3, r4, r5, lr}
 8003e6a:	4b29      	ldr	r3, [pc, #164]	@ (8003f10 <__swsetup_r+0xa8>)
 8003e6c:	4605      	mov	r5, r0
 8003e6e:	6818      	ldr	r0, [r3, #0]
 8003e70:	460c      	mov	r4, r1
 8003e72:	b118      	cbz	r0, 8003e7c <__swsetup_r+0x14>
 8003e74:	6a03      	ldr	r3, [r0, #32]
 8003e76:	b90b      	cbnz	r3, 8003e7c <__swsetup_r+0x14>
 8003e78:	f7ff fece 	bl	8003c18 <__sinit>
 8003e7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e80:	0719      	lsls	r1, r3, #28
 8003e82:	d422      	bmi.n	8003eca <__swsetup_r+0x62>
 8003e84:	06da      	lsls	r2, r3, #27
 8003e86:	d407      	bmi.n	8003e98 <__swsetup_r+0x30>
 8003e88:	2209      	movs	r2, #9
 8003e8a:	602a      	str	r2, [r5, #0]
 8003e8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e90:	f04f 30ff 	mov.w	r0, #4294967295
 8003e94:	81a3      	strh	r3, [r4, #12]
 8003e96:	e033      	b.n	8003f00 <__swsetup_r+0x98>
 8003e98:	0758      	lsls	r0, r3, #29
 8003e9a:	d512      	bpl.n	8003ec2 <__swsetup_r+0x5a>
 8003e9c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003e9e:	b141      	cbz	r1, 8003eb2 <__swsetup_r+0x4a>
 8003ea0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003ea4:	4299      	cmp	r1, r3
 8003ea6:	d002      	beq.n	8003eae <__swsetup_r+0x46>
 8003ea8:	4628      	mov	r0, r5
 8003eaa:	f000 f8af 	bl	800400c <_free_r>
 8003eae:	2300      	movs	r3, #0
 8003eb0:	6363      	str	r3, [r4, #52]	@ 0x34
 8003eb2:	89a3      	ldrh	r3, [r4, #12]
 8003eb4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003eb8:	81a3      	strh	r3, [r4, #12]
 8003eba:	2300      	movs	r3, #0
 8003ebc:	6063      	str	r3, [r4, #4]
 8003ebe:	6923      	ldr	r3, [r4, #16]
 8003ec0:	6023      	str	r3, [r4, #0]
 8003ec2:	89a3      	ldrh	r3, [r4, #12]
 8003ec4:	f043 0308 	orr.w	r3, r3, #8
 8003ec8:	81a3      	strh	r3, [r4, #12]
 8003eca:	6923      	ldr	r3, [r4, #16]
 8003ecc:	b94b      	cbnz	r3, 8003ee2 <__swsetup_r+0x7a>
 8003ece:	89a3      	ldrh	r3, [r4, #12]
 8003ed0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003ed4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ed8:	d003      	beq.n	8003ee2 <__swsetup_r+0x7a>
 8003eda:	4621      	mov	r1, r4
 8003edc:	4628      	mov	r0, r5
 8003ede:	f000 fd28 	bl	8004932 <__smakebuf_r>
 8003ee2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ee6:	f013 0201 	ands.w	r2, r3, #1
 8003eea:	d00a      	beq.n	8003f02 <__swsetup_r+0x9a>
 8003eec:	2200      	movs	r2, #0
 8003eee:	60a2      	str	r2, [r4, #8]
 8003ef0:	6962      	ldr	r2, [r4, #20]
 8003ef2:	4252      	negs	r2, r2
 8003ef4:	61a2      	str	r2, [r4, #24]
 8003ef6:	6922      	ldr	r2, [r4, #16]
 8003ef8:	b942      	cbnz	r2, 8003f0c <__swsetup_r+0xa4>
 8003efa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003efe:	d1c5      	bne.n	8003e8c <__swsetup_r+0x24>
 8003f00:	bd38      	pop	{r3, r4, r5, pc}
 8003f02:	0799      	lsls	r1, r3, #30
 8003f04:	bf58      	it	pl
 8003f06:	6962      	ldrpl	r2, [r4, #20]
 8003f08:	60a2      	str	r2, [r4, #8]
 8003f0a:	e7f4      	b.n	8003ef6 <__swsetup_r+0x8e>
 8003f0c:	2000      	movs	r0, #0
 8003f0e:	e7f7      	b.n	8003f00 <__swsetup_r+0x98>
 8003f10:	20000020 	.word	0x20000020

08003f14 <memset>:
 8003f14:	4603      	mov	r3, r0
 8003f16:	4402      	add	r2, r0
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d100      	bne.n	8003f1e <memset+0xa>
 8003f1c:	4770      	bx	lr
 8003f1e:	f803 1b01 	strb.w	r1, [r3], #1
 8003f22:	e7f9      	b.n	8003f18 <memset+0x4>

08003f24 <_close_r>:
 8003f24:	b538      	push	{r3, r4, r5, lr}
 8003f26:	2300      	movs	r3, #0
 8003f28:	4d05      	ldr	r5, [pc, #20]	@ (8003f40 <_close_r+0x1c>)
 8003f2a:	4604      	mov	r4, r0
 8003f2c:	4608      	mov	r0, r1
 8003f2e:	602b      	str	r3, [r5, #0]
 8003f30:	f7fc fff9 	bl	8000f26 <_close>
 8003f34:	1c43      	adds	r3, r0, #1
 8003f36:	d102      	bne.n	8003f3e <_close_r+0x1a>
 8003f38:	682b      	ldr	r3, [r5, #0]
 8003f3a:	b103      	cbz	r3, 8003f3e <_close_r+0x1a>
 8003f3c:	6023      	str	r3, [r4, #0]
 8003f3e:	bd38      	pop	{r3, r4, r5, pc}
 8003f40:	2000034c 	.word	0x2000034c

08003f44 <_lseek_r>:
 8003f44:	b538      	push	{r3, r4, r5, lr}
 8003f46:	4604      	mov	r4, r0
 8003f48:	4608      	mov	r0, r1
 8003f4a:	4611      	mov	r1, r2
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	4d05      	ldr	r5, [pc, #20]	@ (8003f64 <_lseek_r+0x20>)
 8003f50:	602a      	str	r2, [r5, #0]
 8003f52:	461a      	mov	r2, r3
 8003f54:	f7fd f80b 	bl	8000f6e <_lseek>
 8003f58:	1c43      	adds	r3, r0, #1
 8003f5a:	d102      	bne.n	8003f62 <_lseek_r+0x1e>
 8003f5c:	682b      	ldr	r3, [r5, #0]
 8003f5e:	b103      	cbz	r3, 8003f62 <_lseek_r+0x1e>
 8003f60:	6023      	str	r3, [r4, #0]
 8003f62:	bd38      	pop	{r3, r4, r5, pc}
 8003f64:	2000034c 	.word	0x2000034c

08003f68 <_read_r>:
 8003f68:	b538      	push	{r3, r4, r5, lr}
 8003f6a:	4604      	mov	r4, r0
 8003f6c:	4608      	mov	r0, r1
 8003f6e:	4611      	mov	r1, r2
 8003f70:	2200      	movs	r2, #0
 8003f72:	4d05      	ldr	r5, [pc, #20]	@ (8003f88 <_read_r+0x20>)
 8003f74:	602a      	str	r2, [r5, #0]
 8003f76:	461a      	mov	r2, r3
 8003f78:	f7fc ff9c 	bl	8000eb4 <_read>
 8003f7c:	1c43      	adds	r3, r0, #1
 8003f7e:	d102      	bne.n	8003f86 <_read_r+0x1e>
 8003f80:	682b      	ldr	r3, [r5, #0]
 8003f82:	b103      	cbz	r3, 8003f86 <_read_r+0x1e>
 8003f84:	6023      	str	r3, [r4, #0]
 8003f86:	bd38      	pop	{r3, r4, r5, pc}
 8003f88:	2000034c 	.word	0x2000034c

08003f8c <_write_r>:
 8003f8c:	b538      	push	{r3, r4, r5, lr}
 8003f8e:	4604      	mov	r4, r0
 8003f90:	4608      	mov	r0, r1
 8003f92:	4611      	mov	r1, r2
 8003f94:	2200      	movs	r2, #0
 8003f96:	4d05      	ldr	r5, [pc, #20]	@ (8003fac <_write_r+0x20>)
 8003f98:	602a      	str	r2, [r5, #0]
 8003f9a:	461a      	mov	r2, r3
 8003f9c:	f7fc ffa7 	bl	8000eee <_write>
 8003fa0:	1c43      	adds	r3, r0, #1
 8003fa2:	d102      	bne.n	8003faa <_write_r+0x1e>
 8003fa4:	682b      	ldr	r3, [r5, #0]
 8003fa6:	b103      	cbz	r3, 8003faa <_write_r+0x1e>
 8003fa8:	6023      	str	r3, [r4, #0]
 8003faa:	bd38      	pop	{r3, r4, r5, pc}
 8003fac:	2000034c 	.word	0x2000034c

08003fb0 <__errno>:
 8003fb0:	4b01      	ldr	r3, [pc, #4]	@ (8003fb8 <__errno+0x8>)
 8003fb2:	6818      	ldr	r0, [r3, #0]
 8003fb4:	4770      	bx	lr
 8003fb6:	bf00      	nop
 8003fb8:	20000020 	.word	0x20000020

08003fbc <__libc_init_array>:
 8003fbc:	b570      	push	{r4, r5, r6, lr}
 8003fbe:	2600      	movs	r6, #0
 8003fc0:	4d0c      	ldr	r5, [pc, #48]	@ (8003ff4 <__libc_init_array+0x38>)
 8003fc2:	4c0d      	ldr	r4, [pc, #52]	@ (8003ff8 <__libc_init_array+0x3c>)
 8003fc4:	1b64      	subs	r4, r4, r5
 8003fc6:	10a4      	asrs	r4, r4, #2
 8003fc8:	42a6      	cmp	r6, r4
 8003fca:	d109      	bne.n	8003fe0 <__libc_init_array+0x24>
 8003fcc:	f000 fd2e 	bl	8004a2c <_init>
 8003fd0:	2600      	movs	r6, #0
 8003fd2:	4d0a      	ldr	r5, [pc, #40]	@ (8003ffc <__libc_init_array+0x40>)
 8003fd4:	4c0a      	ldr	r4, [pc, #40]	@ (8004000 <__libc_init_array+0x44>)
 8003fd6:	1b64      	subs	r4, r4, r5
 8003fd8:	10a4      	asrs	r4, r4, #2
 8003fda:	42a6      	cmp	r6, r4
 8003fdc:	d105      	bne.n	8003fea <__libc_init_array+0x2e>
 8003fde:	bd70      	pop	{r4, r5, r6, pc}
 8003fe0:	f855 3b04 	ldr.w	r3, [r5], #4
 8003fe4:	4798      	blx	r3
 8003fe6:	3601      	adds	r6, #1
 8003fe8:	e7ee      	b.n	8003fc8 <__libc_init_array+0xc>
 8003fea:	f855 3b04 	ldr.w	r3, [r5], #4
 8003fee:	4798      	blx	r3
 8003ff0:	3601      	adds	r6, #1
 8003ff2:	e7f2      	b.n	8003fda <__libc_init_array+0x1e>
 8003ff4:	08004c94 	.word	0x08004c94
 8003ff8:	08004c94 	.word	0x08004c94
 8003ffc:	08004c94 	.word	0x08004c94
 8004000:	08004c98 	.word	0x08004c98

08004004 <__retarget_lock_init_recursive>:
 8004004:	4770      	bx	lr

08004006 <__retarget_lock_acquire_recursive>:
 8004006:	4770      	bx	lr

08004008 <__retarget_lock_release_recursive>:
 8004008:	4770      	bx	lr
	...

0800400c <_free_r>:
 800400c:	b538      	push	{r3, r4, r5, lr}
 800400e:	4605      	mov	r5, r0
 8004010:	2900      	cmp	r1, #0
 8004012:	d040      	beq.n	8004096 <_free_r+0x8a>
 8004014:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004018:	1f0c      	subs	r4, r1, #4
 800401a:	2b00      	cmp	r3, #0
 800401c:	bfb8      	it	lt
 800401e:	18e4      	addlt	r4, r4, r3
 8004020:	f000 f8de 	bl	80041e0 <__malloc_lock>
 8004024:	4a1c      	ldr	r2, [pc, #112]	@ (8004098 <_free_r+0x8c>)
 8004026:	6813      	ldr	r3, [r2, #0]
 8004028:	b933      	cbnz	r3, 8004038 <_free_r+0x2c>
 800402a:	6063      	str	r3, [r4, #4]
 800402c:	6014      	str	r4, [r2, #0]
 800402e:	4628      	mov	r0, r5
 8004030:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004034:	f000 b8da 	b.w	80041ec <__malloc_unlock>
 8004038:	42a3      	cmp	r3, r4
 800403a:	d908      	bls.n	800404e <_free_r+0x42>
 800403c:	6820      	ldr	r0, [r4, #0]
 800403e:	1821      	adds	r1, r4, r0
 8004040:	428b      	cmp	r3, r1
 8004042:	bf01      	itttt	eq
 8004044:	6819      	ldreq	r1, [r3, #0]
 8004046:	685b      	ldreq	r3, [r3, #4]
 8004048:	1809      	addeq	r1, r1, r0
 800404a:	6021      	streq	r1, [r4, #0]
 800404c:	e7ed      	b.n	800402a <_free_r+0x1e>
 800404e:	461a      	mov	r2, r3
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	b10b      	cbz	r3, 8004058 <_free_r+0x4c>
 8004054:	42a3      	cmp	r3, r4
 8004056:	d9fa      	bls.n	800404e <_free_r+0x42>
 8004058:	6811      	ldr	r1, [r2, #0]
 800405a:	1850      	adds	r0, r2, r1
 800405c:	42a0      	cmp	r0, r4
 800405e:	d10b      	bne.n	8004078 <_free_r+0x6c>
 8004060:	6820      	ldr	r0, [r4, #0]
 8004062:	4401      	add	r1, r0
 8004064:	1850      	adds	r0, r2, r1
 8004066:	4283      	cmp	r3, r0
 8004068:	6011      	str	r1, [r2, #0]
 800406a:	d1e0      	bne.n	800402e <_free_r+0x22>
 800406c:	6818      	ldr	r0, [r3, #0]
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	4408      	add	r0, r1
 8004072:	6010      	str	r0, [r2, #0]
 8004074:	6053      	str	r3, [r2, #4]
 8004076:	e7da      	b.n	800402e <_free_r+0x22>
 8004078:	d902      	bls.n	8004080 <_free_r+0x74>
 800407a:	230c      	movs	r3, #12
 800407c:	602b      	str	r3, [r5, #0]
 800407e:	e7d6      	b.n	800402e <_free_r+0x22>
 8004080:	6820      	ldr	r0, [r4, #0]
 8004082:	1821      	adds	r1, r4, r0
 8004084:	428b      	cmp	r3, r1
 8004086:	bf01      	itttt	eq
 8004088:	6819      	ldreq	r1, [r3, #0]
 800408a:	685b      	ldreq	r3, [r3, #4]
 800408c:	1809      	addeq	r1, r1, r0
 800408e:	6021      	streq	r1, [r4, #0]
 8004090:	6063      	str	r3, [r4, #4]
 8004092:	6054      	str	r4, [r2, #4]
 8004094:	e7cb      	b.n	800402e <_free_r+0x22>
 8004096:	bd38      	pop	{r3, r4, r5, pc}
 8004098:	20000358 	.word	0x20000358

0800409c <sbrk_aligned>:
 800409c:	b570      	push	{r4, r5, r6, lr}
 800409e:	4e0f      	ldr	r6, [pc, #60]	@ (80040dc <sbrk_aligned+0x40>)
 80040a0:	460c      	mov	r4, r1
 80040a2:	6831      	ldr	r1, [r6, #0]
 80040a4:	4605      	mov	r5, r0
 80040a6:	b911      	cbnz	r1, 80040ae <sbrk_aligned+0x12>
 80040a8:	f000 fca2 	bl	80049f0 <_sbrk_r>
 80040ac:	6030      	str	r0, [r6, #0]
 80040ae:	4621      	mov	r1, r4
 80040b0:	4628      	mov	r0, r5
 80040b2:	f000 fc9d 	bl	80049f0 <_sbrk_r>
 80040b6:	1c43      	adds	r3, r0, #1
 80040b8:	d103      	bne.n	80040c2 <sbrk_aligned+0x26>
 80040ba:	f04f 34ff 	mov.w	r4, #4294967295
 80040be:	4620      	mov	r0, r4
 80040c0:	bd70      	pop	{r4, r5, r6, pc}
 80040c2:	1cc4      	adds	r4, r0, #3
 80040c4:	f024 0403 	bic.w	r4, r4, #3
 80040c8:	42a0      	cmp	r0, r4
 80040ca:	d0f8      	beq.n	80040be <sbrk_aligned+0x22>
 80040cc:	1a21      	subs	r1, r4, r0
 80040ce:	4628      	mov	r0, r5
 80040d0:	f000 fc8e 	bl	80049f0 <_sbrk_r>
 80040d4:	3001      	adds	r0, #1
 80040d6:	d1f2      	bne.n	80040be <sbrk_aligned+0x22>
 80040d8:	e7ef      	b.n	80040ba <sbrk_aligned+0x1e>
 80040da:	bf00      	nop
 80040dc:	20000354 	.word	0x20000354

080040e0 <_malloc_r>:
 80040e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80040e4:	1ccd      	adds	r5, r1, #3
 80040e6:	f025 0503 	bic.w	r5, r5, #3
 80040ea:	3508      	adds	r5, #8
 80040ec:	2d0c      	cmp	r5, #12
 80040ee:	bf38      	it	cc
 80040f0:	250c      	movcc	r5, #12
 80040f2:	2d00      	cmp	r5, #0
 80040f4:	4606      	mov	r6, r0
 80040f6:	db01      	blt.n	80040fc <_malloc_r+0x1c>
 80040f8:	42a9      	cmp	r1, r5
 80040fa:	d904      	bls.n	8004106 <_malloc_r+0x26>
 80040fc:	230c      	movs	r3, #12
 80040fe:	6033      	str	r3, [r6, #0]
 8004100:	2000      	movs	r0, #0
 8004102:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004106:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80041dc <_malloc_r+0xfc>
 800410a:	f000 f869 	bl	80041e0 <__malloc_lock>
 800410e:	f8d8 3000 	ldr.w	r3, [r8]
 8004112:	461c      	mov	r4, r3
 8004114:	bb44      	cbnz	r4, 8004168 <_malloc_r+0x88>
 8004116:	4629      	mov	r1, r5
 8004118:	4630      	mov	r0, r6
 800411a:	f7ff ffbf 	bl	800409c <sbrk_aligned>
 800411e:	1c43      	adds	r3, r0, #1
 8004120:	4604      	mov	r4, r0
 8004122:	d158      	bne.n	80041d6 <_malloc_r+0xf6>
 8004124:	f8d8 4000 	ldr.w	r4, [r8]
 8004128:	4627      	mov	r7, r4
 800412a:	2f00      	cmp	r7, #0
 800412c:	d143      	bne.n	80041b6 <_malloc_r+0xd6>
 800412e:	2c00      	cmp	r4, #0
 8004130:	d04b      	beq.n	80041ca <_malloc_r+0xea>
 8004132:	6823      	ldr	r3, [r4, #0]
 8004134:	4639      	mov	r1, r7
 8004136:	4630      	mov	r0, r6
 8004138:	eb04 0903 	add.w	r9, r4, r3
 800413c:	f000 fc58 	bl	80049f0 <_sbrk_r>
 8004140:	4581      	cmp	r9, r0
 8004142:	d142      	bne.n	80041ca <_malloc_r+0xea>
 8004144:	6821      	ldr	r1, [r4, #0]
 8004146:	4630      	mov	r0, r6
 8004148:	1a6d      	subs	r5, r5, r1
 800414a:	4629      	mov	r1, r5
 800414c:	f7ff ffa6 	bl	800409c <sbrk_aligned>
 8004150:	3001      	adds	r0, #1
 8004152:	d03a      	beq.n	80041ca <_malloc_r+0xea>
 8004154:	6823      	ldr	r3, [r4, #0]
 8004156:	442b      	add	r3, r5
 8004158:	6023      	str	r3, [r4, #0]
 800415a:	f8d8 3000 	ldr.w	r3, [r8]
 800415e:	685a      	ldr	r2, [r3, #4]
 8004160:	bb62      	cbnz	r2, 80041bc <_malloc_r+0xdc>
 8004162:	f8c8 7000 	str.w	r7, [r8]
 8004166:	e00f      	b.n	8004188 <_malloc_r+0xa8>
 8004168:	6822      	ldr	r2, [r4, #0]
 800416a:	1b52      	subs	r2, r2, r5
 800416c:	d420      	bmi.n	80041b0 <_malloc_r+0xd0>
 800416e:	2a0b      	cmp	r2, #11
 8004170:	d917      	bls.n	80041a2 <_malloc_r+0xc2>
 8004172:	1961      	adds	r1, r4, r5
 8004174:	42a3      	cmp	r3, r4
 8004176:	6025      	str	r5, [r4, #0]
 8004178:	bf18      	it	ne
 800417a:	6059      	strne	r1, [r3, #4]
 800417c:	6863      	ldr	r3, [r4, #4]
 800417e:	bf08      	it	eq
 8004180:	f8c8 1000 	streq.w	r1, [r8]
 8004184:	5162      	str	r2, [r4, r5]
 8004186:	604b      	str	r3, [r1, #4]
 8004188:	4630      	mov	r0, r6
 800418a:	f000 f82f 	bl	80041ec <__malloc_unlock>
 800418e:	f104 000b 	add.w	r0, r4, #11
 8004192:	1d23      	adds	r3, r4, #4
 8004194:	f020 0007 	bic.w	r0, r0, #7
 8004198:	1ac2      	subs	r2, r0, r3
 800419a:	bf1c      	itt	ne
 800419c:	1a1b      	subne	r3, r3, r0
 800419e:	50a3      	strne	r3, [r4, r2]
 80041a0:	e7af      	b.n	8004102 <_malloc_r+0x22>
 80041a2:	6862      	ldr	r2, [r4, #4]
 80041a4:	42a3      	cmp	r3, r4
 80041a6:	bf0c      	ite	eq
 80041a8:	f8c8 2000 	streq.w	r2, [r8]
 80041ac:	605a      	strne	r2, [r3, #4]
 80041ae:	e7eb      	b.n	8004188 <_malloc_r+0xa8>
 80041b0:	4623      	mov	r3, r4
 80041b2:	6864      	ldr	r4, [r4, #4]
 80041b4:	e7ae      	b.n	8004114 <_malloc_r+0x34>
 80041b6:	463c      	mov	r4, r7
 80041b8:	687f      	ldr	r7, [r7, #4]
 80041ba:	e7b6      	b.n	800412a <_malloc_r+0x4a>
 80041bc:	461a      	mov	r2, r3
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	42a3      	cmp	r3, r4
 80041c2:	d1fb      	bne.n	80041bc <_malloc_r+0xdc>
 80041c4:	2300      	movs	r3, #0
 80041c6:	6053      	str	r3, [r2, #4]
 80041c8:	e7de      	b.n	8004188 <_malloc_r+0xa8>
 80041ca:	230c      	movs	r3, #12
 80041cc:	4630      	mov	r0, r6
 80041ce:	6033      	str	r3, [r6, #0]
 80041d0:	f000 f80c 	bl	80041ec <__malloc_unlock>
 80041d4:	e794      	b.n	8004100 <_malloc_r+0x20>
 80041d6:	6005      	str	r5, [r0, #0]
 80041d8:	e7d6      	b.n	8004188 <_malloc_r+0xa8>
 80041da:	bf00      	nop
 80041dc:	20000358 	.word	0x20000358

080041e0 <__malloc_lock>:
 80041e0:	4801      	ldr	r0, [pc, #4]	@ (80041e8 <__malloc_lock+0x8>)
 80041e2:	f7ff bf10 	b.w	8004006 <__retarget_lock_acquire_recursive>
 80041e6:	bf00      	nop
 80041e8:	20000350 	.word	0x20000350

080041ec <__malloc_unlock>:
 80041ec:	4801      	ldr	r0, [pc, #4]	@ (80041f4 <__malloc_unlock+0x8>)
 80041ee:	f7ff bf0b 	b.w	8004008 <__retarget_lock_release_recursive>
 80041f2:	bf00      	nop
 80041f4:	20000350 	.word	0x20000350

080041f8 <__sfputc_r>:
 80041f8:	6893      	ldr	r3, [r2, #8]
 80041fa:	b410      	push	{r4}
 80041fc:	3b01      	subs	r3, #1
 80041fe:	2b00      	cmp	r3, #0
 8004200:	6093      	str	r3, [r2, #8]
 8004202:	da07      	bge.n	8004214 <__sfputc_r+0x1c>
 8004204:	6994      	ldr	r4, [r2, #24]
 8004206:	42a3      	cmp	r3, r4
 8004208:	db01      	blt.n	800420e <__sfputc_r+0x16>
 800420a:	290a      	cmp	r1, #10
 800420c:	d102      	bne.n	8004214 <__sfputc_r+0x1c>
 800420e:	bc10      	pop	{r4}
 8004210:	f7ff bdeb 	b.w	8003dea <__swbuf_r>
 8004214:	6813      	ldr	r3, [r2, #0]
 8004216:	1c58      	adds	r0, r3, #1
 8004218:	6010      	str	r0, [r2, #0]
 800421a:	7019      	strb	r1, [r3, #0]
 800421c:	4608      	mov	r0, r1
 800421e:	bc10      	pop	{r4}
 8004220:	4770      	bx	lr

08004222 <__sfputs_r>:
 8004222:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004224:	4606      	mov	r6, r0
 8004226:	460f      	mov	r7, r1
 8004228:	4614      	mov	r4, r2
 800422a:	18d5      	adds	r5, r2, r3
 800422c:	42ac      	cmp	r4, r5
 800422e:	d101      	bne.n	8004234 <__sfputs_r+0x12>
 8004230:	2000      	movs	r0, #0
 8004232:	e007      	b.n	8004244 <__sfputs_r+0x22>
 8004234:	463a      	mov	r2, r7
 8004236:	4630      	mov	r0, r6
 8004238:	f814 1b01 	ldrb.w	r1, [r4], #1
 800423c:	f7ff ffdc 	bl	80041f8 <__sfputc_r>
 8004240:	1c43      	adds	r3, r0, #1
 8004242:	d1f3      	bne.n	800422c <__sfputs_r+0xa>
 8004244:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004248 <_vfiprintf_r>:
 8004248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800424c:	460d      	mov	r5, r1
 800424e:	4614      	mov	r4, r2
 8004250:	4698      	mov	r8, r3
 8004252:	4606      	mov	r6, r0
 8004254:	b09d      	sub	sp, #116	@ 0x74
 8004256:	b118      	cbz	r0, 8004260 <_vfiprintf_r+0x18>
 8004258:	6a03      	ldr	r3, [r0, #32]
 800425a:	b90b      	cbnz	r3, 8004260 <_vfiprintf_r+0x18>
 800425c:	f7ff fcdc 	bl	8003c18 <__sinit>
 8004260:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004262:	07d9      	lsls	r1, r3, #31
 8004264:	d405      	bmi.n	8004272 <_vfiprintf_r+0x2a>
 8004266:	89ab      	ldrh	r3, [r5, #12]
 8004268:	059a      	lsls	r2, r3, #22
 800426a:	d402      	bmi.n	8004272 <_vfiprintf_r+0x2a>
 800426c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800426e:	f7ff feca 	bl	8004006 <__retarget_lock_acquire_recursive>
 8004272:	89ab      	ldrh	r3, [r5, #12]
 8004274:	071b      	lsls	r3, r3, #28
 8004276:	d501      	bpl.n	800427c <_vfiprintf_r+0x34>
 8004278:	692b      	ldr	r3, [r5, #16]
 800427a:	b99b      	cbnz	r3, 80042a4 <_vfiprintf_r+0x5c>
 800427c:	4629      	mov	r1, r5
 800427e:	4630      	mov	r0, r6
 8004280:	f7ff fdf2 	bl	8003e68 <__swsetup_r>
 8004284:	b170      	cbz	r0, 80042a4 <_vfiprintf_r+0x5c>
 8004286:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004288:	07dc      	lsls	r4, r3, #31
 800428a:	d504      	bpl.n	8004296 <_vfiprintf_r+0x4e>
 800428c:	f04f 30ff 	mov.w	r0, #4294967295
 8004290:	b01d      	add	sp, #116	@ 0x74
 8004292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004296:	89ab      	ldrh	r3, [r5, #12]
 8004298:	0598      	lsls	r0, r3, #22
 800429a:	d4f7      	bmi.n	800428c <_vfiprintf_r+0x44>
 800429c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800429e:	f7ff feb3 	bl	8004008 <__retarget_lock_release_recursive>
 80042a2:	e7f3      	b.n	800428c <_vfiprintf_r+0x44>
 80042a4:	2300      	movs	r3, #0
 80042a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80042a8:	2320      	movs	r3, #32
 80042aa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80042ae:	2330      	movs	r3, #48	@ 0x30
 80042b0:	f04f 0901 	mov.w	r9, #1
 80042b4:	f8cd 800c 	str.w	r8, [sp, #12]
 80042b8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8004464 <_vfiprintf_r+0x21c>
 80042bc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80042c0:	4623      	mov	r3, r4
 80042c2:	469a      	mov	sl, r3
 80042c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80042c8:	b10a      	cbz	r2, 80042ce <_vfiprintf_r+0x86>
 80042ca:	2a25      	cmp	r2, #37	@ 0x25
 80042cc:	d1f9      	bne.n	80042c2 <_vfiprintf_r+0x7a>
 80042ce:	ebba 0b04 	subs.w	fp, sl, r4
 80042d2:	d00b      	beq.n	80042ec <_vfiprintf_r+0xa4>
 80042d4:	465b      	mov	r3, fp
 80042d6:	4622      	mov	r2, r4
 80042d8:	4629      	mov	r1, r5
 80042da:	4630      	mov	r0, r6
 80042dc:	f7ff ffa1 	bl	8004222 <__sfputs_r>
 80042e0:	3001      	adds	r0, #1
 80042e2:	f000 80a7 	beq.w	8004434 <_vfiprintf_r+0x1ec>
 80042e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80042e8:	445a      	add	r2, fp
 80042ea:	9209      	str	r2, [sp, #36]	@ 0x24
 80042ec:	f89a 3000 	ldrb.w	r3, [sl]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	f000 809f 	beq.w	8004434 <_vfiprintf_r+0x1ec>
 80042f6:	2300      	movs	r3, #0
 80042f8:	f04f 32ff 	mov.w	r2, #4294967295
 80042fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004300:	f10a 0a01 	add.w	sl, sl, #1
 8004304:	9304      	str	r3, [sp, #16]
 8004306:	9307      	str	r3, [sp, #28]
 8004308:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800430c:	931a      	str	r3, [sp, #104]	@ 0x68
 800430e:	4654      	mov	r4, sl
 8004310:	2205      	movs	r2, #5
 8004312:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004316:	4853      	ldr	r0, [pc, #332]	@ (8004464 <_vfiprintf_r+0x21c>)
 8004318:	f000 fb7a 	bl	8004a10 <memchr>
 800431c:	9a04      	ldr	r2, [sp, #16]
 800431e:	b9d8      	cbnz	r0, 8004358 <_vfiprintf_r+0x110>
 8004320:	06d1      	lsls	r1, r2, #27
 8004322:	bf44      	itt	mi
 8004324:	2320      	movmi	r3, #32
 8004326:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800432a:	0713      	lsls	r3, r2, #28
 800432c:	bf44      	itt	mi
 800432e:	232b      	movmi	r3, #43	@ 0x2b
 8004330:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004334:	f89a 3000 	ldrb.w	r3, [sl]
 8004338:	2b2a      	cmp	r3, #42	@ 0x2a
 800433a:	d015      	beq.n	8004368 <_vfiprintf_r+0x120>
 800433c:	4654      	mov	r4, sl
 800433e:	2000      	movs	r0, #0
 8004340:	f04f 0c0a 	mov.w	ip, #10
 8004344:	9a07      	ldr	r2, [sp, #28]
 8004346:	4621      	mov	r1, r4
 8004348:	f811 3b01 	ldrb.w	r3, [r1], #1
 800434c:	3b30      	subs	r3, #48	@ 0x30
 800434e:	2b09      	cmp	r3, #9
 8004350:	d94b      	bls.n	80043ea <_vfiprintf_r+0x1a2>
 8004352:	b1b0      	cbz	r0, 8004382 <_vfiprintf_r+0x13a>
 8004354:	9207      	str	r2, [sp, #28]
 8004356:	e014      	b.n	8004382 <_vfiprintf_r+0x13a>
 8004358:	eba0 0308 	sub.w	r3, r0, r8
 800435c:	fa09 f303 	lsl.w	r3, r9, r3
 8004360:	4313      	orrs	r3, r2
 8004362:	46a2      	mov	sl, r4
 8004364:	9304      	str	r3, [sp, #16]
 8004366:	e7d2      	b.n	800430e <_vfiprintf_r+0xc6>
 8004368:	9b03      	ldr	r3, [sp, #12]
 800436a:	1d19      	adds	r1, r3, #4
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	9103      	str	r1, [sp, #12]
 8004370:	2b00      	cmp	r3, #0
 8004372:	bfbb      	ittet	lt
 8004374:	425b      	neglt	r3, r3
 8004376:	f042 0202 	orrlt.w	r2, r2, #2
 800437a:	9307      	strge	r3, [sp, #28]
 800437c:	9307      	strlt	r3, [sp, #28]
 800437e:	bfb8      	it	lt
 8004380:	9204      	strlt	r2, [sp, #16]
 8004382:	7823      	ldrb	r3, [r4, #0]
 8004384:	2b2e      	cmp	r3, #46	@ 0x2e
 8004386:	d10a      	bne.n	800439e <_vfiprintf_r+0x156>
 8004388:	7863      	ldrb	r3, [r4, #1]
 800438a:	2b2a      	cmp	r3, #42	@ 0x2a
 800438c:	d132      	bne.n	80043f4 <_vfiprintf_r+0x1ac>
 800438e:	9b03      	ldr	r3, [sp, #12]
 8004390:	3402      	adds	r4, #2
 8004392:	1d1a      	adds	r2, r3, #4
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	9203      	str	r2, [sp, #12]
 8004398:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800439c:	9305      	str	r3, [sp, #20]
 800439e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8004468 <_vfiprintf_r+0x220>
 80043a2:	2203      	movs	r2, #3
 80043a4:	4650      	mov	r0, sl
 80043a6:	7821      	ldrb	r1, [r4, #0]
 80043a8:	f000 fb32 	bl	8004a10 <memchr>
 80043ac:	b138      	cbz	r0, 80043be <_vfiprintf_r+0x176>
 80043ae:	2240      	movs	r2, #64	@ 0x40
 80043b0:	9b04      	ldr	r3, [sp, #16]
 80043b2:	eba0 000a 	sub.w	r0, r0, sl
 80043b6:	4082      	lsls	r2, r0
 80043b8:	4313      	orrs	r3, r2
 80043ba:	3401      	adds	r4, #1
 80043bc:	9304      	str	r3, [sp, #16]
 80043be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80043c2:	2206      	movs	r2, #6
 80043c4:	4829      	ldr	r0, [pc, #164]	@ (800446c <_vfiprintf_r+0x224>)
 80043c6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80043ca:	f000 fb21 	bl	8004a10 <memchr>
 80043ce:	2800      	cmp	r0, #0
 80043d0:	d03f      	beq.n	8004452 <_vfiprintf_r+0x20a>
 80043d2:	4b27      	ldr	r3, [pc, #156]	@ (8004470 <_vfiprintf_r+0x228>)
 80043d4:	bb1b      	cbnz	r3, 800441e <_vfiprintf_r+0x1d6>
 80043d6:	9b03      	ldr	r3, [sp, #12]
 80043d8:	3307      	adds	r3, #7
 80043da:	f023 0307 	bic.w	r3, r3, #7
 80043de:	3308      	adds	r3, #8
 80043e0:	9303      	str	r3, [sp, #12]
 80043e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043e4:	443b      	add	r3, r7
 80043e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80043e8:	e76a      	b.n	80042c0 <_vfiprintf_r+0x78>
 80043ea:	460c      	mov	r4, r1
 80043ec:	2001      	movs	r0, #1
 80043ee:	fb0c 3202 	mla	r2, ip, r2, r3
 80043f2:	e7a8      	b.n	8004346 <_vfiprintf_r+0xfe>
 80043f4:	2300      	movs	r3, #0
 80043f6:	f04f 0c0a 	mov.w	ip, #10
 80043fa:	4619      	mov	r1, r3
 80043fc:	3401      	adds	r4, #1
 80043fe:	9305      	str	r3, [sp, #20]
 8004400:	4620      	mov	r0, r4
 8004402:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004406:	3a30      	subs	r2, #48	@ 0x30
 8004408:	2a09      	cmp	r2, #9
 800440a:	d903      	bls.n	8004414 <_vfiprintf_r+0x1cc>
 800440c:	2b00      	cmp	r3, #0
 800440e:	d0c6      	beq.n	800439e <_vfiprintf_r+0x156>
 8004410:	9105      	str	r1, [sp, #20]
 8004412:	e7c4      	b.n	800439e <_vfiprintf_r+0x156>
 8004414:	4604      	mov	r4, r0
 8004416:	2301      	movs	r3, #1
 8004418:	fb0c 2101 	mla	r1, ip, r1, r2
 800441c:	e7f0      	b.n	8004400 <_vfiprintf_r+0x1b8>
 800441e:	ab03      	add	r3, sp, #12
 8004420:	9300      	str	r3, [sp, #0]
 8004422:	462a      	mov	r2, r5
 8004424:	4630      	mov	r0, r6
 8004426:	4b13      	ldr	r3, [pc, #76]	@ (8004474 <_vfiprintf_r+0x22c>)
 8004428:	a904      	add	r1, sp, #16
 800442a:	f3af 8000 	nop.w
 800442e:	4607      	mov	r7, r0
 8004430:	1c78      	adds	r0, r7, #1
 8004432:	d1d6      	bne.n	80043e2 <_vfiprintf_r+0x19a>
 8004434:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004436:	07d9      	lsls	r1, r3, #31
 8004438:	d405      	bmi.n	8004446 <_vfiprintf_r+0x1fe>
 800443a:	89ab      	ldrh	r3, [r5, #12]
 800443c:	059a      	lsls	r2, r3, #22
 800443e:	d402      	bmi.n	8004446 <_vfiprintf_r+0x1fe>
 8004440:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004442:	f7ff fde1 	bl	8004008 <__retarget_lock_release_recursive>
 8004446:	89ab      	ldrh	r3, [r5, #12]
 8004448:	065b      	lsls	r3, r3, #25
 800444a:	f53f af1f 	bmi.w	800428c <_vfiprintf_r+0x44>
 800444e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004450:	e71e      	b.n	8004290 <_vfiprintf_r+0x48>
 8004452:	ab03      	add	r3, sp, #12
 8004454:	9300      	str	r3, [sp, #0]
 8004456:	462a      	mov	r2, r5
 8004458:	4630      	mov	r0, r6
 800445a:	4b06      	ldr	r3, [pc, #24]	@ (8004474 <_vfiprintf_r+0x22c>)
 800445c:	a904      	add	r1, sp, #16
 800445e:	f000 f87d 	bl	800455c <_printf_i>
 8004462:	e7e4      	b.n	800442e <_vfiprintf_r+0x1e6>
 8004464:	08004c56 	.word	0x08004c56
 8004468:	08004c5c 	.word	0x08004c5c
 800446c:	08004c60 	.word	0x08004c60
 8004470:	00000000 	.word	0x00000000
 8004474:	08004223 	.word	0x08004223

08004478 <_printf_common>:
 8004478:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800447c:	4616      	mov	r6, r2
 800447e:	4698      	mov	r8, r3
 8004480:	688a      	ldr	r2, [r1, #8]
 8004482:	690b      	ldr	r3, [r1, #16]
 8004484:	4607      	mov	r7, r0
 8004486:	4293      	cmp	r3, r2
 8004488:	bfb8      	it	lt
 800448a:	4613      	movlt	r3, r2
 800448c:	6033      	str	r3, [r6, #0]
 800448e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004492:	460c      	mov	r4, r1
 8004494:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004498:	b10a      	cbz	r2, 800449e <_printf_common+0x26>
 800449a:	3301      	adds	r3, #1
 800449c:	6033      	str	r3, [r6, #0]
 800449e:	6823      	ldr	r3, [r4, #0]
 80044a0:	0699      	lsls	r1, r3, #26
 80044a2:	bf42      	ittt	mi
 80044a4:	6833      	ldrmi	r3, [r6, #0]
 80044a6:	3302      	addmi	r3, #2
 80044a8:	6033      	strmi	r3, [r6, #0]
 80044aa:	6825      	ldr	r5, [r4, #0]
 80044ac:	f015 0506 	ands.w	r5, r5, #6
 80044b0:	d106      	bne.n	80044c0 <_printf_common+0x48>
 80044b2:	f104 0a19 	add.w	sl, r4, #25
 80044b6:	68e3      	ldr	r3, [r4, #12]
 80044b8:	6832      	ldr	r2, [r6, #0]
 80044ba:	1a9b      	subs	r3, r3, r2
 80044bc:	42ab      	cmp	r3, r5
 80044be:	dc2b      	bgt.n	8004518 <_printf_common+0xa0>
 80044c0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80044c4:	6822      	ldr	r2, [r4, #0]
 80044c6:	3b00      	subs	r3, #0
 80044c8:	bf18      	it	ne
 80044ca:	2301      	movne	r3, #1
 80044cc:	0692      	lsls	r2, r2, #26
 80044ce:	d430      	bmi.n	8004532 <_printf_common+0xba>
 80044d0:	4641      	mov	r1, r8
 80044d2:	4638      	mov	r0, r7
 80044d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80044d8:	47c8      	blx	r9
 80044da:	3001      	adds	r0, #1
 80044dc:	d023      	beq.n	8004526 <_printf_common+0xae>
 80044de:	6823      	ldr	r3, [r4, #0]
 80044e0:	6922      	ldr	r2, [r4, #16]
 80044e2:	f003 0306 	and.w	r3, r3, #6
 80044e6:	2b04      	cmp	r3, #4
 80044e8:	bf14      	ite	ne
 80044ea:	2500      	movne	r5, #0
 80044ec:	6833      	ldreq	r3, [r6, #0]
 80044ee:	f04f 0600 	mov.w	r6, #0
 80044f2:	bf08      	it	eq
 80044f4:	68e5      	ldreq	r5, [r4, #12]
 80044f6:	f104 041a 	add.w	r4, r4, #26
 80044fa:	bf08      	it	eq
 80044fc:	1aed      	subeq	r5, r5, r3
 80044fe:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004502:	bf08      	it	eq
 8004504:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004508:	4293      	cmp	r3, r2
 800450a:	bfc4      	itt	gt
 800450c:	1a9b      	subgt	r3, r3, r2
 800450e:	18ed      	addgt	r5, r5, r3
 8004510:	42b5      	cmp	r5, r6
 8004512:	d11a      	bne.n	800454a <_printf_common+0xd2>
 8004514:	2000      	movs	r0, #0
 8004516:	e008      	b.n	800452a <_printf_common+0xb2>
 8004518:	2301      	movs	r3, #1
 800451a:	4652      	mov	r2, sl
 800451c:	4641      	mov	r1, r8
 800451e:	4638      	mov	r0, r7
 8004520:	47c8      	blx	r9
 8004522:	3001      	adds	r0, #1
 8004524:	d103      	bne.n	800452e <_printf_common+0xb6>
 8004526:	f04f 30ff 	mov.w	r0, #4294967295
 800452a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800452e:	3501      	adds	r5, #1
 8004530:	e7c1      	b.n	80044b6 <_printf_common+0x3e>
 8004532:	2030      	movs	r0, #48	@ 0x30
 8004534:	18e1      	adds	r1, r4, r3
 8004536:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800453a:	1c5a      	adds	r2, r3, #1
 800453c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004540:	4422      	add	r2, r4
 8004542:	3302      	adds	r3, #2
 8004544:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004548:	e7c2      	b.n	80044d0 <_printf_common+0x58>
 800454a:	2301      	movs	r3, #1
 800454c:	4622      	mov	r2, r4
 800454e:	4641      	mov	r1, r8
 8004550:	4638      	mov	r0, r7
 8004552:	47c8      	blx	r9
 8004554:	3001      	adds	r0, #1
 8004556:	d0e6      	beq.n	8004526 <_printf_common+0xae>
 8004558:	3601      	adds	r6, #1
 800455a:	e7d9      	b.n	8004510 <_printf_common+0x98>

0800455c <_printf_i>:
 800455c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004560:	7e0f      	ldrb	r7, [r1, #24]
 8004562:	4691      	mov	r9, r2
 8004564:	2f78      	cmp	r7, #120	@ 0x78
 8004566:	4680      	mov	r8, r0
 8004568:	460c      	mov	r4, r1
 800456a:	469a      	mov	sl, r3
 800456c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800456e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004572:	d807      	bhi.n	8004584 <_printf_i+0x28>
 8004574:	2f62      	cmp	r7, #98	@ 0x62
 8004576:	d80a      	bhi.n	800458e <_printf_i+0x32>
 8004578:	2f00      	cmp	r7, #0
 800457a:	f000 80d1 	beq.w	8004720 <_printf_i+0x1c4>
 800457e:	2f58      	cmp	r7, #88	@ 0x58
 8004580:	f000 80b8 	beq.w	80046f4 <_printf_i+0x198>
 8004584:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004588:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800458c:	e03a      	b.n	8004604 <_printf_i+0xa8>
 800458e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004592:	2b15      	cmp	r3, #21
 8004594:	d8f6      	bhi.n	8004584 <_printf_i+0x28>
 8004596:	a101      	add	r1, pc, #4	@ (adr r1, 800459c <_printf_i+0x40>)
 8004598:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800459c:	080045f5 	.word	0x080045f5
 80045a0:	08004609 	.word	0x08004609
 80045a4:	08004585 	.word	0x08004585
 80045a8:	08004585 	.word	0x08004585
 80045ac:	08004585 	.word	0x08004585
 80045b0:	08004585 	.word	0x08004585
 80045b4:	08004609 	.word	0x08004609
 80045b8:	08004585 	.word	0x08004585
 80045bc:	08004585 	.word	0x08004585
 80045c0:	08004585 	.word	0x08004585
 80045c4:	08004585 	.word	0x08004585
 80045c8:	08004707 	.word	0x08004707
 80045cc:	08004633 	.word	0x08004633
 80045d0:	080046c1 	.word	0x080046c1
 80045d4:	08004585 	.word	0x08004585
 80045d8:	08004585 	.word	0x08004585
 80045dc:	08004729 	.word	0x08004729
 80045e0:	08004585 	.word	0x08004585
 80045e4:	08004633 	.word	0x08004633
 80045e8:	08004585 	.word	0x08004585
 80045ec:	08004585 	.word	0x08004585
 80045f0:	080046c9 	.word	0x080046c9
 80045f4:	6833      	ldr	r3, [r6, #0]
 80045f6:	1d1a      	adds	r2, r3, #4
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	6032      	str	r2, [r6, #0]
 80045fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004600:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004604:	2301      	movs	r3, #1
 8004606:	e09c      	b.n	8004742 <_printf_i+0x1e6>
 8004608:	6833      	ldr	r3, [r6, #0]
 800460a:	6820      	ldr	r0, [r4, #0]
 800460c:	1d19      	adds	r1, r3, #4
 800460e:	6031      	str	r1, [r6, #0]
 8004610:	0606      	lsls	r6, r0, #24
 8004612:	d501      	bpl.n	8004618 <_printf_i+0xbc>
 8004614:	681d      	ldr	r5, [r3, #0]
 8004616:	e003      	b.n	8004620 <_printf_i+0xc4>
 8004618:	0645      	lsls	r5, r0, #25
 800461a:	d5fb      	bpl.n	8004614 <_printf_i+0xb8>
 800461c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004620:	2d00      	cmp	r5, #0
 8004622:	da03      	bge.n	800462c <_printf_i+0xd0>
 8004624:	232d      	movs	r3, #45	@ 0x2d
 8004626:	426d      	negs	r5, r5
 8004628:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800462c:	230a      	movs	r3, #10
 800462e:	4858      	ldr	r0, [pc, #352]	@ (8004790 <_printf_i+0x234>)
 8004630:	e011      	b.n	8004656 <_printf_i+0xfa>
 8004632:	6821      	ldr	r1, [r4, #0]
 8004634:	6833      	ldr	r3, [r6, #0]
 8004636:	0608      	lsls	r0, r1, #24
 8004638:	f853 5b04 	ldr.w	r5, [r3], #4
 800463c:	d402      	bmi.n	8004644 <_printf_i+0xe8>
 800463e:	0649      	lsls	r1, r1, #25
 8004640:	bf48      	it	mi
 8004642:	b2ad      	uxthmi	r5, r5
 8004644:	2f6f      	cmp	r7, #111	@ 0x6f
 8004646:	6033      	str	r3, [r6, #0]
 8004648:	bf14      	ite	ne
 800464a:	230a      	movne	r3, #10
 800464c:	2308      	moveq	r3, #8
 800464e:	4850      	ldr	r0, [pc, #320]	@ (8004790 <_printf_i+0x234>)
 8004650:	2100      	movs	r1, #0
 8004652:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004656:	6866      	ldr	r6, [r4, #4]
 8004658:	2e00      	cmp	r6, #0
 800465a:	60a6      	str	r6, [r4, #8]
 800465c:	db05      	blt.n	800466a <_printf_i+0x10e>
 800465e:	6821      	ldr	r1, [r4, #0]
 8004660:	432e      	orrs	r6, r5
 8004662:	f021 0104 	bic.w	r1, r1, #4
 8004666:	6021      	str	r1, [r4, #0]
 8004668:	d04b      	beq.n	8004702 <_printf_i+0x1a6>
 800466a:	4616      	mov	r6, r2
 800466c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004670:	fb03 5711 	mls	r7, r3, r1, r5
 8004674:	5dc7      	ldrb	r7, [r0, r7]
 8004676:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800467a:	462f      	mov	r7, r5
 800467c:	42bb      	cmp	r3, r7
 800467e:	460d      	mov	r5, r1
 8004680:	d9f4      	bls.n	800466c <_printf_i+0x110>
 8004682:	2b08      	cmp	r3, #8
 8004684:	d10b      	bne.n	800469e <_printf_i+0x142>
 8004686:	6823      	ldr	r3, [r4, #0]
 8004688:	07df      	lsls	r7, r3, #31
 800468a:	d508      	bpl.n	800469e <_printf_i+0x142>
 800468c:	6923      	ldr	r3, [r4, #16]
 800468e:	6861      	ldr	r1, [r4, #4]
 8004690:	4299      	cmp	r1, r3
 8004692:	bfde      	ittt	le
 8004694:	2330      	movle	r3, #48	@ 0x30
 8004696:	f806 3c01 	strble.w	r3, [r6, #-1]
 800469a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800469e:	1b92      	subs	r2, r2, r6
 80046a0:	6122      	str	r2, [r4, #16]
 80046a2:	464b      	mov	r3, r9
 80046a4:	4621      	mov	r1, r4
 80046a6:	4640      	mov	r0, r8
 80046a8:	f8cd a000 	str.w	sl, [sp]
 80046ac:	aa03      	add	r2, sp, #12
 80046ae:	f7ff fee3 	bl	8004478 <_printf_common>
 80046b2:	3001      	adds	r0, #1
 80046b4:	d14a      	bne.n	800474c <_printf_i+0x1f0>
 80046b6:	f04f 30ff 	mov.w	r0, #4294967295
 80046ba:	b004      	add	sp, #16
 80046bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046c0:	6823      	ldr	r3, [r4, #0]
 80046c2:	f043 0320 	orr.w	r3, r3, #32
 80046c6:	6023      	str	r3, [r4, #0]
 80046c8:	2778      	movs	r7, #120	@ 0x78
 80046ca:	4832      	ldr	r0, [pc, #200]	@ (8004794 <_printf_i+0x238>)
 80046cc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80046d0:	6823      	ldr	r3, [r4, #0]
 80046d2:	6831      	ldr	r1, [r6, #0]
 80046d4:	061f      	lsls	r7, r3, #24
 80046d6:	f851 5b04 	ldr.w	r5, [r1], #4
 80046da:	d402      	bmi.n	80046e2 <_printf_i+0x186>
 80046dc:	065f      	lsls	r7, r3, #25
 80046de:	bf48      	it	mi
 80046e0:	b2ad      	uxthmi	r5, r5
 80046e2:	6031      	str	r1, [r6, #0]
 80046e4:	07d9      	lsls	r1, r3, #31
 80046e6:	bf44      	itt	mi
 80046e8:	f043 0320 	orrmi.w	r3, r3, #32
 80046ec:	6023      	strmi	r3, [r4, #0]
 80046ee:	b11d      	cbz	r5, 80046f8 <_printf_i+0x19c>
 80046f0:	2310      	movs	r3, #16
 80046f2:	e7ad      	b.n	8004650 <_printf_i+0xf4>
 80046f4:	4826      	ldr	r0, [pc, #152]	@ (8004790 <_printf_i+0x234>)
 80046f6:	e7e9      	b.n	80046cc <_printf_i+0x170>
 80046f8:	6823      	ldr	r3, [r4, #0]
 80046fa:	f023 0320 	bic.w	r3, r3, #32
 80046fe:	6023      	str	r3, [r4, #0]
 8004700:	e7f6      	b.n	80046f0 <_printf_i+0x194>
 8004702:	4616      	mov	r6, r2
 8004704:	e7bd      	b.n	8004682 <_printf_i+0x126>
 8004706:	6833      	ldr	r3, [r6, #0]
 8004708:	6825      	ldr	r5, [r4, #0]
 800470a:	1d18      	adds	r0, r3, #4
 800470c:	6961      	ldr	r1, [r4, #20]
 800470e:	6030      	str	r0, [r6, #0]
 8004710:	062e      	lsls	r6, r5, #24
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	d501      	bpl.n	800471a <_printf_i+0x1be>
 8004716:	6019      	str	r1, [r3, #0]
 8004718:	e002      	b.n	8004720 <_printf_i+0x1c4>
 800471a:	0668      	lsls	r0, r5, #25
 800471c:	d5fb      	bpl.n	8004716 <_printf_i+0x1ba>
 800471e:	8019      	strh	r1, [r3, #0]
 8004720:	2300      	movs	r3, #0
 8004722:	4616      	mov	r6, r2
 8004724:	6123      	str	r3, [r4, #16]
 8004726:	e7bc      	b.n	80046a2 <_printf_i+0x146>
 8004728:	6833      	ldr	r3, [r6, #0]
 800472a:	2100      	movs	r1, #0
 800472c:	1d1a      	adds	r2, r3, #4
 800472e:	6032      	str	r2, [r6, #0]
 8004730:	681e      	ldr	r6, [r3, #0]
 8004732:	6862      	ldr	r2, [r4, #4]
 8004734:	4630      	mov	r0, r6
 8004736:	f000 f96b 	bl	8004a10 <memchr>
 800473a:	b108      	cbz	r0, 8004740 <_printf_i+0x1e4>
 800473c:	1b80      	subs	r0, r0, r6
 800473e:	6060      	str	r0, [r4, #4]
 8004740:	6863      	ldr	r3, [r4, #4]
 8004742:	6123      	str	r3, [r4, #16]
 8004744:	2300      	movs	r3, #0
 8004746:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800474a:	e7aa      	b.n	80046a2 <_printf_i+0x146>
 800474c:	4632      	mov	r2, r6
 800474e:	4649      	mov	r1, r9
 8004750:	4640      	mov	r0, r8
 8004752:	6923      	ldr	r3, [r4, #16]
 8004754:	47d0      	blx	sl
 8004756:	3001      	adds	r0, #1
 8004758:	d0ad      	beq.n	80046b6 <_printf_i+0x15a>
 800475a:	6823      	ldr	r3, [r4, #0]
 800475c:	079b      	lsls	r3, r3, #30
 800475e:	d413      	bmi.n	8004788 <_printf_i+0x22c>
 8004760:	68e0      	ldr	r0, [r4, #12]
 8004762:	9b03      	ldr	r3, [sp, #12]
 8004764:	4298      	cmp	r0, r3
 8004766:	bfb8      	it	lt
 8004768:	4618      	movlt	r0, r3
 800476a:	e7a6      	b.n	80046ba <_printf_i+0x15e>
 800476c:	2301      	movs	r3, #1
 800476e:	4632      	mov	r2, r6
 8004770:	4649      	mov	r1, r9
 8004772:	4640      	mov	r0, r8
 8004774:	47d0      	blx	sl
 8004776:	3001      	adds	r0, #1
 8004778:	d09d      	beq.n	80046b6 <_printf_i+0x15a>
 800477a:	3501      	adds	r5, #1
 800477c:	68e3      	ldr	r3, [r4, #12]
 800477e:	9903      	ldr	r1, [sp, #12]
 8004780:	1a5b      	subs	r3, r3, r1
 8004782:	42ab      	cmp	r3, r5
 8004784:	dcf2      	bgt.n	800476c <_printf_i+0x210>
 8004786:	e7eb      	b.n	8004760 <_printf_i+0x204>
 8004788:	2500      	movs	r5, #0
 800478a:	f104 0619 	add.w	r6, r4, #25
 800478e:	e7f5      	b.n	800477c <_printf_i+0x220>
 8004790:	08004c67 	.word	0x08004c67
 8004794:	08004c78 	.word	0x08004c78

08004798 <__sflush_r>:
 8004798:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800479c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800479e:	0716      	lsls	r6, r2, #28
 80047a0:	4605      	mov	r5, r0
 80047a2:	460c      	mov	r4, r1
 80047a4:	d454      	bmi.n	8004850 <__sflush_r+0xb8>
 80047a6:	684b      	ldr	r3, [r1, #4]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	dc02      	bgt.n	80047b2 <__sflush_r+0x1a>
 80047ac:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	dd48      	ble.n	8004844 <__sflush_r+0xac>
 80047b2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80047b4:	2e00      	cmp	r6, #0
 80047b6:	d045      	beq.n	8004844 <__sflush_r+0xac>
 80047b8:	2300      	movs	r3, #0
 80047ba:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80047be:	682f      	ldr	r7, [r5, #0]
 80047c0:	6a21      	ldr	r1, [r4, #32]
 80047c2:	602b      	str	r3, [r5, #0]
 80047c4:	d030      	beq.n	8004828 <__sflush_r+0x90>
 80047c6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80047c8:	89a3      	ldrh	r3, [r4, #12]
 80047ca:	0759      	lsls	r1, r3, #29
 80047cc:	d505      	bpl.n	80047da <__sflush_r+0x42>
 80047ce:	6863      	ldr	r3, [r4, #4]
 80047d0:	1ad2      	subs	r2, r2, r3
 80047d2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80047d4:	b10b      	cbz	r3, 80047da <__sflush_r+0x42>
 80047d6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80047d8:	1ad2      	subs	r2, r2, r3
 80047da:	2300      	movs	r3, #0
 80047dc:	4628      	mov	r0, r5
 80047de:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80047e0:	6a21      	ldr	r1, [r4, #32]
 80047e2:	47b0      	blx	r6
 80047e4:	1c43      	adds	r3, r0, #1
 80047e6:	89a3      	ldrh	r3, [r4, #12]
 80047e8:	d106      	bne.n	80047f8 <__sflush_r+0x60>
 80047ea:	6829      	ldr	r1, [r5, #0]
 80047ec:	291d      	cmp	r1, #29
 80047ee:	d82b      	bhi.n	8004848 <__sflush_r+0xb0>
 80047f0:	4a28      	ldr	r2, [pc, #160]	@ (8004894 <__sflush_r+0xfc>)
 80047f2:	40ca      	lsrs	r2, r1
 80047f4:	07d6      	lsls	r6, r2, #31
 80047f6:	d527      	bpl.n	8004848 <__sflush_r+0xb0>
 80047f8:	2200      	movs	r2, #0
 80047fa:	6062      	str	r2, [r4, #4]
 80047fc:	6922      	ldr	r2, [r4, #16]
 80047fe:	04d9      	lsls	r1, r3, #19
 8004800:	6022      	str	r2, [r4, #0]
 8004802:	d504      	bpl.n	800480e <__sflush_r+0x76>
 8004804:	1c42      	adds	r2, r0, #1
 8004806:	d101      	bne.n	800480c <__sflush_r+0x74>
 8004808:	682b      	ldr	r3, [r5, #0]
 800480a:	b903      	cbnz	r3, 800480e <__sflush_r+0x76>
 800480c:	6560      	str	r0, [r4, #84]	@ 0x54
 800480e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004810:	602f      	str	r7, [r5, #0]
 8004812:	b1b9      	cbz	r1, 8004844 <__sflush_r+0xac>
 8004814:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004818:	4299      	cmp	r1, r3
 800481a:	d002      	beq.n	8004822 <__sflush_r+0x8a>
 800481c:	4628      	mov	r0, r5
 800481e:	f7ff fbf5 	bl	800400c <_free_r>
 8004822:	2300      	movs	r3, #0
 8004824:	6363      	str	r3, [r4, #52]	@ 0x34
 8004826:	e00d      	b.n	8004844 <__sflush_r+0xac>
 8004828:	2301      	movs	r3, #1
 800482a:	4628      	mov	r0, r5
 800482c:	47b0      	blx	r6
 800482e:	4602      	mov	r2, r0
 8004830:	1c50      	adds	r0, r2, #1
 8004832:	d1c9      	bne.n	80047c8 <__sflush_r+0x30>
 8004834:	682b      	ldr	r3, [r5, #0]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d0c6      	beq.n	80047c8 <__sflush_r+0x30>
 800483a:	2b1d      	cmp	r3, #29
 800483c:	d001      	beq.n	8004842 <__sflush_r+0xaa>
 800483e:	2b16      	cmp	r3, #22
 8004840:	d11d      	bne.n	800487e <__sflush_r+0xe6>
 8004842:	602f      	str	r7, [r5, #0]
 8004844:	2000      	movs	r0, #0
 8004846:	e021      	b.n	800488c <__sflush_r+0xf4>
 8004848:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800484c:	b21b      	sxth	r3, r3
 800484e:	e01a      	b.n	8004886 <__sflush_r+0xee>
 8004850:	690f      	ldr	r7, [r1, #16]
 8004852:	2f00      	cmp	r7, #0
 8004854:	d0f6      	beq.n	8004844 <__sflush_r+0xac>
 8004856:	0793      	lsls	r3, r2, #30
 8004858:	bf18      	it	ne
 800485a:	2300      	movne	r3, #0
 800485c:	680e      	ldr	r6, [r1, #0]
 800485e:	bf08      	it	eq
 8004860:	694b      	ldreq	r3, [r1, #20]
 8004862:	1bf6      	subs	r6, r6, r7
 8004864:	600f      	str	r7, [r1, #0]
 8004866:	608b      	str	r3, [r1, #8]
 8004868:	2e00      	cmp	r6, #0
 800486a:	ddeb      	ble.n	8004844 <__sflush_r+0xac>
 800486c:	4633      	mov	r3, r6
 800486e:	463a      	mov	r2, r7
 8004870:	4628      	mov	r0, r5
 8004872:	6a21      	ldr	r1, [r4, #32]
 8004874:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8004878:	47e0      	blx	ip
 800487a:	2800      	cmp	r0, #0
 800487c:	dc07      	bgt.n	800488e <__sflush_r+0xf6>
 800487e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004882:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004886:	f04f 30ff 	mov.w	r0, #4294967295
 800488a:	81a3      	strh	r3, [r4, #12]
 800488c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800488e:	4407      	add	r7, r0
 8004890:	1a36      	subs	r6, r6, r0
 8004892:	e7e9      	b.n	8004868 <__sflush_r+0xd0>
 8004894:	20400001 	.word	0x20400001

08004898 <_fflush_r>:
 8004898:	b538      	push	{r3, r4, r5, lr}
 800489a:	690b      	ldr	r3, [r1, #16]
 800489c:	4605      	mov	r5, r0
 800489e:	460c      	mov	r4, r1
 80048a0:	b913      	cbnz	r3, 80048a8 <_fflush_r+0x10>
 80048a2:	2500      	movs	r5, #0
 80048a4:	4628      	mov	r0, r5
 80048a6:	bd38      	pop	{r3, r4, r5, pc}
 80048a8:	b118      	cbz	r0, 80048b2 <_fflush_r+0x1a>
 80048aa:	6a03      	ldr	r3, [r0, #32]
 80048ac:	b90b      	cbnz	r3, 80048b2 <_fflush_r+0x1a>
 80048ae:	f7ff f9b3 	bl	8003c18 <__sinit>
 80048b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d0f3      	beq.n	80048a2 <_fflush_r+0xa>
 80048ba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80048bc:	07d0      	lsls	r0, r2, #31
 80048be:	d404      	bmi.n	80048ca <_fflush_r+0x32>
 80048c0:	0599      	lsls	r1, r3, #22
 80048c2:	d402      	bmi.n	80048ca <_fflush_r+0x32>
 80048c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80048c6:	f7ff fb9e 	bl	8004006 <__retarget_lock_acquire_recursive>
 80048ca:	4628      	mov	r0, r5
 80048cc:	4621      	mov	r1, r4
 80048ce:	f7ff ff63 	bl	8004798 <__sflush_r>
 80048d2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80048d4:	4605      	mov	r5, r0
 80048d6:	07da      	lsls	r2, r3, #31
 80048d8:	d4e4      	bmi.n	80048a4 <_fflush_r+0xc>
 80048da:	89a3      	ldrh	r3, [r4, #12]
 80048dc:	059b      	lsls	r3, r3, #22
 80048de:	d4e1      	bmi.n	80048a4 <_fflush_r+0xc>
 80048e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80048e2:	f7ff fb91 	bl	8004008 <__retarget_lock_release_recursive>
 80048e6:	e7dd      	b.n	80048a4 <_fflush_r+0xc>

080048e8 <__swhatbuf_r>:
 80048e8:	b570      	push	{r4, r5, r6, lr}
 80048ea:	460c      	mov	r4, r1
 80048ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048f0:	4615      	mov	r5, r2
 80048f2:	2900      	cmp	r1, #0
 80048f4:	461e      	mov	r6, r3
 80048f6:	b096      	sub	sp, #88	@ 0x58
 80048f8:	da0c      	bge.n	8004914 <__swhatbuf_r+0x2c>
 80048fa:	89a3      	ldrh	r3, [r4, #12]
 80048fc:	2100      	movs	r1, #0
 80048fe:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004902:	bf14      	ite	ne
 8004904:	2340      	movne	r3, #64	@ 0x40
 8004906:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800490a:	2000      	movs	r0, #0
 800490c:	6031      	str	r1, [r6, #0]
 800490e:	602b      	str	r3, [r5, #0]
 8004910:	b016      	add	sp, #88	@ 0x58
 8004912:	bd70      	pop	{r4, r5, r6, pc}
 8004914:	466a      	mov	r2, sp
 8004916:	f000 f849 	bl	80049ac <_fstat_r>
 800491a:	2800      	cmp	r0, #0
 800491c:	dbed      	blt.n	80048fa <__swhatbuf_r+0x12>
 800491e:	9901      	ldr	r1, [sp, #4]
 8004920:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004924:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004928:	4259      	negs	r1, r3
 800492a:	4159      	adcs	r1, r3
 800492c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004930:	e7eb      	b.n	800490a <__swhatbuf_r+0x22>

08004932 <__smakebuf_r>:
 8004932:	898b      	ldrh	r3, [r1, #12]
 8004934:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004936:	079d      	lsls	r5, r3, #30
 8004938:	4606      	mov	r6, r0
 800493a:	460c      	mov	r4, r1
 800493c:	d507      	bpl.n	800494e <__smakebuf_r+0x1c>
 800493e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004942:	6023      	str	r3, [r4, #0]
 8004944:	6123      	str	r3, [r4, #16]
 8004946:	2301      	movs	r3, #1
 8004948:	6163      	str	r3, [r4, #20]
 800494a:	b003      	add	sp, #12
 800494c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800494e:	466a      	mov	r2, sp
 8004950:	ab01      	add	r3, sp, #4
 8004952:	f7ff ffc9 	bl	80048e8 <__swhatbuf_r>
 8004956:	9f00      	ldr	r7, [sp, #0]
 8004958:	4605      	mov	r5, r0
 800495a:	4639      	mov	r1, r7
 800495c:	4630      	mov	r0, r6
 800495e:	f7ff fbbf 	bl	80040e0 <_malloc_r>
 8004962:	b948      	cbnz	r0, 8004978 <__smakebuf_r+0x46>
 8004964:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004968:	059a      	lsls	r2, r3, #22
 800496a:	d4ee      	bmi.n	800494a <__smakebuf_r+0x18>
 800496c:	f023 0303 	bic.w	r3, r3, #3
 8004970:	f043 0302 	orr.w	r3, r3, #2
 8004974:	81a3      	strh	r3, [r4, #12]
 8004976:	e7e2      	b.n	800493e <__smakebuf_r+0xc>
 8004978:	89a3      	ldrh	r3, [r4, #12]
 800497a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800497e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004982:	81a3      	strh	r3, [r4, #12]
 8004984:	9b01      	ldr	r3, [sp, #4]
 8004986:	6020      	str	r0, [r4, #0]
 8004988:	b15b      	cbz	r3, 80049a2 <__smakebuf_r+0x70>
 800498a:	4630      	mov	r0, r6
 800498c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004990:	f000 f81e 	bl	80049d0 <_isatty_r>
 8004994:	b128      	cbz	r0, 80049a2 <__smakebuf_r+0x70>
 8004996:	89a3      	ldrh	r3, [r4, #12]
 8004998:	f023 0303 	bic.w	r3, r3, #3
 800499c:	f043 0301 	orr.w	r3, r3, #1
 80049a0:	81a3      	strh	r3, [r4, #12]
 80049a2:	89a3      	ldrh	r3, [r4, #12]
 80049a4:	431d      	orrs	r5, r3
 80049a6:	81a5      	strh	r5, [r4, #12]
 80049a8:	e7cf      	b.n	800494a <__smakebuf_r+0x18>
	...

080049ac <_fstat_r>:
 80049ac:	b538      	push	{r3, r4, r5, lr}
 80049ae:	2300      	movs	r3, #0
 80049b0:	4d06      	ldr	r5, [pc, #24]	@ (80049cc <_fstat_r+0x20>)
 80049b2:	4604      	mov	r4, r0
 80049b4:	4608      	mov	r0, r1
 80049b6:	4611      	mov	r1, r2
 80049b8:	602b      	str	r3, [r5, #0]
 80049ba:	f7fc fabf 	bl	8000f3c <_fstat>
 80049be:	1c43      	adds	r3, r0, #1
 80049c0:	d102      	bne.n	80049c8 <_fstat_r+0x1c>
 80049c2:	682b      	ldr	r3, [r5, #0]
 80049c4:	b103      	cbz	r3, 80049c8 <_fstat_r+0x1c>
 80049c6:	6023      	str	r3, [r4, #0]
 80049c8:	bd38      	pop	{r3, r4, r5, pc}
 80049ca:	bf00      	nop
 80049cc:	2000034c 	.word	0x2000034c

080049d0 <_isatty_r>:
 80049d0:	b538      	push	{r3, r4, r5, lr}
 80049d2:	2300      	movs	r3, #0
 80049d4:	4d05      	ldr	r5, [pc, #20]	@ (80049ec <_isatty_r+0x1c>)
 80049d6:	4604      	mov	r4, r0
 80049d8:	4608      	mov	r0, r1
 80049da:	602b      	str	r3, [r5, #0]
 80049dc:	f7fc fabd 	bl	8000f5a <_isatty>
 80049e0:	1c43      	adds	r3, r0, #1
 80049e2:	d102      	bne.n	80049ea <_isatty_r+0x1a>
 80049e4:	682b      	ldr	r3, [r5, #0]
 80049e6:	b103      	cbz	r3, 80049ea <_isatty_r+0x1a>
 80049e8:	6023      	str	r3, [r4, #0]
 80049ea:	bd38      	pop	{r3, r4, r5, pc}
 80049ec:	2000034c 	.word	0x2000034c

080049f0 <_sbrk_r>:
 80049f0:	b538      	push	{r3, r4, r5, lr}
 80049f2:	2300      	movs	r3, #0
 80049f4:	4d05      	ldr	r5, [pc, #20]	@ (8004a0c <_sbrk_r+0x1c>)
 80049f6:	4604      	mov	r4, r0
 80049f8:	4608      	mov	r0, r1
 80049fa:	602b      	str	r3, [r5, #0]
 80049fc:	f7fc fac4 	bl	8000f88 <_sbrk>
 8004a00:	1c43      	adds	r3, r0, #1
 8004a02:	d102      	bne.n	8004a0a <_sbrk_r+0x1a>
 8004a04:	682b      	ldr	r3, [r5, #0]
 8004a06:	b103      	cbz	r3, 8004a0a <_sbrk_r+0x1a>
 8004a08:	6023      	str	r3, [r4, #0]
 8004a0a:	bd38      	pop	{r3, r4, r5, pc}
 8004a0c:	2000034c 	.word	0x2000034c

08004a10 <memchr>:
 8004a10:	4603      	mov	r3, r0
 8004a12:	b510      	push	{r4, lr}
 8004a14:	b2c9      	uxtb	r1, r1
 8004a16:	4402      	add	r2, r0
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	d101      	bne.n	8004a22 <memchr+0x12>
 8004a1e:	2000      	movs	r0, #0
 8004a20:	e003      	b.n	8004a2a <memchr+0x1a>
 8004a22:	7804      	ldrb	r4, [r0, #0]
 8004a24:	3301      	adds	r3, #1
 8004a26:	428c      	cmp	r4, r1
 8004a28:	d1f6      	bne.n	8004a18 <memchr+0x8>
 8004a2a:	bd10      	pop	{r4, pc}

08004a2c <_init>:
 8004a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a2e:	bf00      	nop
 8004a30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a32:	bc08      	pop	{r3}
 8004a34:	469e      	mov	lr, r3
 8004a36:	4770      	bx	lr

08004a38 <_fini>:
 8004a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a3a:	bf00      	nop
 8004a3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a3e:	bc08      	pop	{r3}
 8004a40:	469e      	mov	lr, r3
 8004a42:	4770      	bx	lr
