0.7
2020.2
Oct 13 2023
20:21:30
/home/johncrespo/FPGA/RISC_V_SC/fpga/RISC_V_SC.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1744814190,verilog,,/home/johncrespo/FPGA/RISC_V_SC/fpga/RISC_V_SC.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,blk_mem_gen_0,,uvm,../../../../../src/ALU;../../../../RISC_V_SC.ip_user_files/ipstatic,,,,,
/home/johncrespo/FPGA/RISC_V_SC/fpga/RISC_V_SC.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1744423150,verilog,,/home/johncrespo/FPGA/RISC_V_SC/src/CONTROL_UNIT/ALU_decoder.v,,clk_wiz_0,,uvm,../../../../../src/ALU;../../../../RISC_V_SC.ip_user_files/ipstatic,,,,,
/home/johncrespo/FPGA/RISC_V_SC/fpga/RISC_V_SC.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1744423150,verilog,,/home/johncrespo/FPGA/RISC_V_SC/fpga/RISC_V_SC.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,uvm,../../../../../src/ALU;../../../../RISC_V_SC.ip_user_files/ipstatic,,,,,
/home/johncrespo/FPGA/RISC_V_SC/fpga/RISC_V_SC.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
/home/johncrespo/FPGA/RISC_V_SC/sim/BLOCK_MEM_tb.sv,1744387290,systemVerilog,,/home/johncrespo/FPGA/RISC_V_SC/sim/BUFFER_FILLER_tb.sv,,tb_block_mem,,uvm,../../../../../src/ALU;../../../../RISC_V_SC.ip_user_files/ipstatic,,,,,
/home/johncrespo/FPGA/RISC_V_SC/sim/BUFFER_FILLER_tb.sv,1743798220,systemVerilog,,/home/johncrespo/FPGA/RISC_V_SC/sim/INSTR_MEM_tb.sv,,tb_buffer_filler,,uvm,../../../../../src/ALU;../../../../RISC_V_SC.ip_user_files/ipstatic,,,,,
/home/johncrespo/FPGA/RISC_V_SC/sim/INSTR_MEM_tb.sv,1743799480,systemVerilog,,/home/johncrespo/FPGA/RISC_V_SC/sim/REG_FILE_tb.sv,,tb_instr_mem,,uvm,../../../../../src/ALU;../../../../RISC_V_SC.ip_user_files/ipstatic,,,,,
/home/johncrespo/FPGA/RISC_V_SC/sim/REG_FILE_tb.sv,1743795627,systemVerilog,,/home/johncrespo/FPGA/RISC_V_SC/sim/TOP_tb.sv,,tb_regfile,,uvm,../../../../../src/ALU;../../../../RISC_V_SC.ip_user_files/ipstatic,,,,,
/home/johncrespo/FPGA/RISC_V_SC/sim/TOP_tb.sv,1744837865,systemVerilog,,/home/johncrespo/FPGA/RISC_V_SC/src/BLOCK_MEM/block_mem.sv,,tb_uart_loader,,uvm,../../../../../src/ALU;../../../../RISC_V_SC.ip_user_files/ipstatic,,,,,
/home/johncrespo/FPGA/RISC_V_SC/src/ALU/ALU.sv,1744830868,systemVerilog,/home/johncrespo/FPGA/RISC_V_SC/sim/TOP_tb.sv;/home/johncrespo/FPGA/RISC_V_SC/src/CONTROL_UNIT/ALU_controller.sv;/home/johncrespo/FPGA/RISC_V_SC/src/INSTR_MEM/buff_filler.sv;/home/johncrespo/FPGA/RISC_V_SC/src/INSTR_MEM/instr_mem.sv;/home/johncrespo/FPGA/RISC_V_SC/src/PC_COUNTER/pc_counter.sv;/home/johncrespo/FPGA/RISC_V_SC/src/REG_FILE/regfile.sv;/home/johncrespo/FPGA/RISC_V_SC/src/TOP/top.sv,/home/johncrespo/FPGA/RISC_V_SC/src/CONTROL_UNIT/ALU_controller.sv,/home/johncrespo/FPGA/RISC_V_SC/src/ALU/ALU.svh,$unit_ALU_sv_198554405;ALU,,uvm,../../../../../src/ALU;../../../../RISC_V_SC.ip_user_files/ipstatic,,,,,
/home/johncrespo/FPGA/RISC_V_SC/src/ALU/ALU.svh,1743786312,verilog,,,,,,,,,,,,
/home/johncrespo/FPGA/RISC_V_SC/src/BLOCK_MEM/block_mem.sv,1743885744,systemVerilog,,/home/johncrespo/FPGA/RISC_V_SC/src/INSTR_MEM/buff_filler.sv,,block_mem,,uvm,../../../../../src/ALU;../../../../RISC_V_SC.ip_user_files/ipstatic,,,,,
/home/johncrespo/FPGA/RISC_V_SC/src/CONTROL_UNIT/ALU_controller.sv,1744828842,systemVerilog,,/home/johncrespo/FPGA/RISC_V_SC/sim/BLOCK_MEM_tb.sv,,ALUControl,,uvm,../../../../../src/ALU;../../../../RISC_V_SC.ip_user_files/ipstatic,,,,,
/home/johncrespo/FPGA/RISC_V_SC/src/CONTROL_UNIT/ALU_decoder.v,1744826576,verilog,,/home/johncrespo/FPGA/RISC_V_SC/src/CONTROL_UNIT/Extend.v,,ALUDecoder,,uvm,../../../../../src/ALU;../../../../RISC_V_SC.ip_user_files/ipstatic,,,,,
/home/johncrespo/FPGA/RISC_V_SC/src/CONTROL_UNIT/Extend.v,1744830958,verilog,,/home/johncrespo/FPGA/RISC_V_SC/src/CONTROL_UNIT/Main_decoder.v,,Extend,,uvm,../../../../../src/ALU;../../../../RISC_V_SC.ip_user_files/ipstatic,,,,,
/home/johncrespo/FPGA/RISC_V_SC/src/CONTROL_UNIT/Main_decoder.v,1744826570,verilog,,/home/johncrespo/FPGA/RISC_V_SC/src/UART_RX/uart_rx.v,,MainDecoder,,uvm,../../../../../src/ALU;../../../../RISC_V_SC.ip_user_files/ipstatic,,,,,
/home/johncrespo/FPGA/RISC_V_SC/src/INSTR_MEM/buff_filler.sv,1744395742,systemVerilog,,/home/johncrespo/FPGA/RISC_V_SC/src/INSTR_MEM/instr_mem.sv,,buffer_filler,,uvm,../../../../../src/ALU;../../../../RISC_V_SC.ip_user_files/ipstatic,,,,,
/home/johncrespo/FPGA/RISC_V_SC/src/INSTR_MEM/instr_mem.sv,1744758904,systemVerilog,,/home/johncrespo/FPGA/RISC_V_SC/src/PC_COUNTER/pc_counter.sv,,instr_mem,,uvm,../../../../../src/ALU;../../../../RISC_V_SC.ip_user_files/ipstatic,,,,,
/home/johncrespo/FPGA/RISC_V_SC/src/PC_COUNTER/pc_counter.sv,1744829103,systemVerilog,,/home/johncrespo/FPGA/RISC_V_SC/src/REG_FILE/regfile.sv,,PC,,uvm,../../../../../src/ALU;../../../../RISC_V_SC.ip_user_files/ipstatic,,,,,
/home/johncrespo/FPGA/RISC_V_SC/src/REG_FILE/regfile.sv,1744830750,systemVerilog,,/home/johncrespo/FPGA/RISC_V_SC/src/TOP/top.sv,,regfile,,uvm,../../../../../src/ALU;../../../../RISC_V_SC.ip_user_files/ipstatic,,,,,
/home/johncrespo/FPGA/RISC_V_SC/src/TOP/top.sv,1744836917,systemVerilog,,/home/johncrespo/FPGA/RISC_V_SC/sim/TOP_tb.sv,,top,,uvm,../../../../../src/ALU;../../../../RISC_V_SC.ip_user_files/ipstatic,,,,,
/home/johncrespo/FPGA/RISC_V_SC/src/UART_RX/uart_rx.v,1744423993,verilog,,,,receiver,,uvm,../../../../../src/ALU;../../../../RISC_V_SC.ip_user_files/ipstatic,,,,,
