/********************************************************************************************

Copyright 2019 - Maven Silicon Softech Pvt Ltd.  
www.maven-silicon.com

All Rights Reserved.

This source code is an unpublished work belongs to Maven Silicon Softech Pvt Ltd.
It is not to be shared with or used by any third parties who have not enrolled for our paid 
training courses or received any written authorization from Maven Silicon.


Filename		:	fifo.sv   

Description		:	FIFO RTL

Author Name		:	Putta Satish

Support e-mail  : 	For any queries, reach out to us on "tech_support@maven-silicon.com" 

Version			:	1.0

*********************************************************************************************/


`define FIFO_DEPTH 16	// FIFO depth
`define DATA_WIDTH 8    // Data bus width
`define PTR_SIZE 4 	// Read and Write pointers size 

module fifo (clk,
			 rst_n,
             rd_n,
			 wr_n,
			 data_in,
             data_out,
			 over_flow,
			 under_flow );

	input clk;
	input rst_n;
	input rd_n; 
	input wr_n;

	// Input data bus
	input [`DATA_WIDTH-1:0] data_in;

	//Output data bus
	output [`DATA_WIDTH-1:0] data_out;

	//FLAGS - indiacte the FIFO status
	output under_flow, over_flow;

	reg under_flow, over_flow;

	reg full,empty;

	reg [`DATA_WIDTH-1:0] data_out;

	//FIFO Memory
	reg [`DATA_WIDTH-1:0] fifo_mem [0:`FIFO_DEPTH-1];

	//fifo_status to track the FIFO status 							
	reg [`PTR_SIZE-1:0] fifo_status;
							
	reg [`PTR_SIZE-1:0] read_ptr;  //Read from next location
	reg [`PTR_SIZE-1:0] write_ptr; //Write into next location

	//Reading and Writing of FIFO
	always @ (posedge clk or negedge rst_n)
		begin
			if(~rst_n)
				begin
					under_flow <= 1'b0;
					over_flow <= 1'b0;
				end //if
			else
				begin      
					if(~rd_n)
						begin
							if(!empty)
								begin
									data_out <= fifo_mem[read_ptr];
									under_flow <= 1'b0;
								end
							else
								begin
									$display("READ ERROR: FIFO IS EMPTY \n");
									under_flow <= 1'b1;
								end
						end //if
					else
						under_flow <= 1'b0;
    
					if(~wr_n)
						begin
							if(!full)
								begin
									fifo_mem[write_ptr] <= data_in;
									over_flow <= 1'b0;
								end
							else
								begin
									$display("WRITE ERROR: FIFO IS FULL \n");
									over_flow <= 1'b1;
								end
						end //if
					else
						over_flow <= 1'b0;
				end //else 
		end
  
	//Read Pointer and Write Pointer
	always @ (posedge clk or negedge rst_n)
		begin
			if(~rst_n)
				begin
					read_ptr <= `PTR_SIZE'b0;
					//read_ptr <= `PTR_SIZE'b1; //Error in DUT - RESET assertion will fail 
					write_ptr <= `PTR_SIZE'b0;	
				end
			else
				begin
					if(~rd_n && ~empty)
						begin
							if (read_ptr == `FIFO_DEPTH-1)
								read_ptr <= `PTR_SIZE'b0;
							else
								read_ptr <=  read_ptr + 1'b1;
						end
					if(~wr_n && ~full)
						begin
							if (write_ptr == `FIFO_DEPTH-1)
								write_ptr <= `PTR_SIZE'b0;
							else
								write_ptr <=  write_ptr + 1'b1; 
								//write_ptr <=  write_ptr + 1'b0; // Error - ASSERTION - WRITE will catch this bug
						end 
				end
		end
	
  
	//Tracking the FIFO status
	always @ (posedge clk or negedge rst_n)
		begin
			if(~rst_n)              
				fifo_status <= `PTR_SIZE'b0;
			else if((fifo_status==`FIFO_DEPTH-1) && (~wr_n))
				fifo_status<=`FIFO_DEPTH-1;
			else if((fifo_status==`PTR_SIZE'b0) && (~rd_n))
				fifo_status<=`PTR_SIZE'b0;
			else if(rd_n==1'b0 && wr_n==1'b1 && empty==1'b0)      
				fifo_status <= fifo_status - 1'b1;
			else if(wr_n==1'b0 && rd_n==1'b1 && full==1'b0)     
				fifo_status <= fifo_status + 1'b1;       
		end 
  
	//Generating the flags from FIFO status - FULL or EMPTY 
	always @ (posedge clk or negedge rst_n)
		begin
			if(~rst_n)
				begin
					full <= 1'b0;
					empty <= 1'b1;
				end
			else
				begin
					if(fifo_status == `FIFO_DEPTH-1)
						full <= 1'b1;
					else
						full <= 1'b0;

					if(fifo_status == `PTR_SIZE'b0 )
						empty <= 1'b1;
					else
						empty <= 1'b0;
				end
		end
		
		
	// RESET
	sequence reset_seq;
		( (!read_ptr) && (!write_ptr) && (!fifo_status) && (!under_flow) && (!over_flow) );
	endsequence

	property reset_prty;
		@(posedge clk) (~rst_n) |-> reset_seq; 
	endproperty


	// FIFO FULL - Iffifo_status is 15 & fifo is not full,
	//and write signal is enabled next cycle full will go high
	sequence full_seq;
		((fifo_status == 4'd15) && (!wr_n) && (!full));
	endsequence

	property full_prty;
		@(posedge clk) full_seq |=> full;
	endproperty


	// FIFO EMPTY - If fifo_status is 0 & fifo is not empty,
	//and read signal is enabled next cycle full will go high
	sequence empty_seq;
		((fifo_status == 4'd0) && (!rd_n) && (!empty));
	endsequence

	property empty_prty;
		@(posedge clk) empty_seq |=> empty;
	endproperty	


	//FIFO UNDERFLOW - If fifo is empty and only read signal is enabled 
        // next cycle underflow will go high	
	sequence underflow_seq;
		((~rd_n) && wr_n && empty && (~under_flow));
	endsequence

	property underflow_prty;
		@(posedge clk) underflow_seq |=> under_flow;
	endproperty		


	//FIFO OVERFLOW - If fifo is full and only write signal is enabled 
        // next cycle overflow will go high
	sequence overflow_seq;
		((~wr_n) && rd_n && full && (~over_flow));
	endsequence

	property overflow_prty;
		@(posedge clk) overflow_seq |=> over_flow;
	endproperty		


	//Read pointer reset - If read signal is enabled and read pointer is 15
	//next cycle the write pointer resets back to 0 
	sequence rp_rst_seq;
		((~read_ptr == 4'd15) && (~rd_n) && (~empty));
	endsequence

	property rp_rst_prty;
		@(posedge clk) rp_rst_seq |=> (read_ptr ==  4'd0);
	endproperty


	// Write pointer reset - If write signal is enabled and write pointer is 15
	//next cycle the write pointer resets back to 0 
	sequence wr_rst_seq;
		((~read_ptr == 4'd15) && (~wr_n) && (~full));
	endsequence

	property wr_rst_prty;
		@(posedge clk) wr_rst_seq |=> (write_ptr == 4'd0);
	endproperty

	
	// Continuous Writing - If write pointer is zero & if continuous write operation is done for sixteen times 
	//without read operation, next cycle the write pointer should go back to zero
	sequence wcnt_seq1;
		((~rst_n) && (fifo_status != 4'd15) && (~wr_n) && (rd_n) && (~full));
	endsequence
	
	sequence wcnt_seq2;
		(fifo_status == ($past(fifo_status)) +1'b1);
	endsequence

	property wnct_prty;
		@(posedge clk) wcnt_seq1 |=> wcnt_seq2;
	endproperty
	

	//Continuous Reading - If read pointer is zero & if continuous read operation is done for sixteen times
	//without write operation, next cycle the write pointer should go back to zero	
	property rnct_prty;
		@(posedge clk) ((rst_n) && (fifo_status != 4'd0) && (~rd_n) && wr_n && (~empty)) |=> (fifo_status == ($past(fifo_status)) - 1'b1);
	endproperty
	

	//Fifo status increment - If fifo status is not equal to 15, full is 0 ,
	//and only write signal is enabled next cycle fifo status will increment
	
	
	
	//Fifo status decrement - If fifo status is not equal to 0, empty is 0 ,
	//and only read signal is enabled next cycle fifo status will decrement
	
	
	
	
	//Write pointer increment - After every write operation write pointer should increment
 	//Take care of full condition
	property wr_pointer;
		@(posedge clk) (rst_n) && (read_ptr!=15) && (~empty) && (~rd_n) |=> read_ptr == ($past(read_ptr,1)+1'b1);
	endproperty
	
	
	// Read pointer increment - After every read operation read pointer should increment
        //Take care of full condition
	property rd_pointer;
		@(posedge clk) (rst_n) && (write_ptr!=15) && (~full) && (~wr_n) |=> write_ptr == ($past(write_ptr,1)+1'b1);
	endproperty

	
	RESET : assert property (reset_prty);
	FIFO_FULL : assert property (full_prty);
	FIFO_EMPTY : assert property (empty_prty);
	UNDERFLOW : assert property (underflow_prty);
	OVERFLOW : assert property (overflow_prty);
	FIFO_RP_RST : assert property (rp_rst_prty);
	FIFO_WR_RST :  assert property (wr_rst_prty);
	//WRITE : assert property (write_prty);
	//READ : cover property (read_prty);
	//STATUS_WCNT : cover property (wcnt_prty);
	//STATUS_RCNT : cover property (rcnt_prty);
	RD_PTR : assert property(rd_pointer);
	WR_PTR : assert property(wr_pointer);
endmodule
