Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: Datapath1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Datapath1.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Datapath1"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Datapath1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : One-Hot
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\tx.v" into library work
Parsing module <UART_tx>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\rx.v" into library work
Parsing module <UART_rx>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\fifo_interface.v" into library work
Parsing module <UART_fifo_interface>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\baud_rate_generator.v" into library work
Parsing module <UART_baud_rate_generator>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\UART_echo_test_module.v" into library work
Parsing module <UART_uart>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\SigExt.v" into library work
Parsing module <SigExt>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\REGBANK_banco.v" into library work
Parsing module <REGBANK_banco>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\MEM_WB.v" into library work
Parsing module <MEM_WB>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\MemoryLoadMask.v" into library work
Parsing module <MemoryLoadMask>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\ipcore_dir\RAM.v" into library work
Parsing module <RAM>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\ipcore_dir\instructionROM.v" into library work
Parsing module <instructionROM>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\IF_ID.v" into library work
Parsing module <IF_ID>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\ID_EX.v" into library work
Parsing module <ID_EX>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\HazardsUnit.v" into library work
Parsing module <HazardsUnit>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\FE.v" into library work
Parsing module <FE>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\EX_MEM.v" into library work
Parsing module <EX_MEM>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\DebugUnit.v" into library work
Parsing module <DebugUnit>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\ControlUnit.v" into library work
Parsing module <ControlUnit>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\Adder.v" into library work
Parsing module <Adder>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\Datapath1.v" into library work
Parsing module <Datapath1>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Datapath1>.

Elaborating module <ControlUnit>.

Elaborating module <RAM>.
WARNING:HDLCompiler:1499 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\ipcore_dir\RAM.v" Line 39: Empty module <RAM> remains a black box.

Elaborating module <instructionROM>.
WARNING:HDLCompiler:1499 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\ipcore_dir\instructionROM.v" Line 39: Empty module <instructionROM> remains a black box.

Elaborating module <REGBANK_banco>.

Elaborating module <ALU>.

Elaborating module <SigExt>.

Elaborating module <Adder>.

Elaborating module <IF_ID>.

Elaborating module <EX_MEM>.

Elaborating module <ID_EX>.

Elaborating module <MemoryLoadMask>.

Elaborating module <MEM_WB>.

Elaborating module <FE>.

Elaborating module <HazardsUnit>.

Elaborating module <DebugUnit>.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\DebugUnit.v" Line 211: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1016 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\UART_echo_test_module.v" Line 66: Port full_flag is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\UART_echo_test_module.v" Line 92: Port full_flag is not connected to this instance

Elaborating module <UART_uart>.

Elaborating module <UART_baud_rate_generator(COUNT=651)>.

Elaborating module <UART_rx>.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\rx.v" Line 70: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\rx.v" Line 81: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\rx.v" Line 85: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\rx.v" Line 101: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <UART_fifo_interface>.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\fifo_interface.v" Line 51: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\fifo_interface.v" Line 58: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\fifo_interface.v" Line 59: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\fifo_interface.v" Line 64: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\fifo_interface.v" Line 66: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\fifo_interface.v" Line 69: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <UART_baud_rate_generator(COUNT=10416)>.

Elaborating module <UART_tx>.

Elaborating module <UART_fifo_interface(bits_depth=8)>.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\fifo_interface.v" Line 51: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\fifo_interface.v" Line 58: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\fifo_interface.v" Line 59: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\fifo_interface.v" Line 64: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\fifo_interface.v" Line 66: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\fifo_interface.v" Line 69: Result of 9-bit expression is truncated to fit in 8-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Datapath1>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\Datapath1.v".
    Found 32-bit comparator equal for signal <n0007> created at line 153
    Summary:
	inferred   1 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <Datapath1> synthesized.

Synthesizing Unit <ControlUnit>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\ControlUnit.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <ControlUnit> synthesized.

Synthesizing Unit <REGBANK_banco>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\REGBANK_banco.v".
        addr_bits = 5
        word_wide = 32
    Found 1024-bit register for signal <n0043[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <readData1> created at line 39.
    Found 32-bit 32-to-1 multiplexer for signal <readData2> created at line 40.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <REGBANK_banco> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\ALU.v".
        N = 32
    Found 33-bit subtractor for signal <operand1[31]_operand2[31]_sub_5_OUT> created at line 37.
    Found 33-bit adder for signal <operand1[31]_operand2[31]_add_3_OUT> created at line 36.
    Found 33-bit shifter logical left for signal <operand2[31]_operand1[4]_shift_left_0_OUT> created at line 33
    Found 33-bit shifter logical right for signal <operand2[31]_operand1[4]_shift_right_1_OUT> created at line 34
    Found 33-bit shifter arithmetic right for signal <operand2[31]_operand1[4]_shift_right_2_OUT> created at line 35
    Found 32-bit 12-to-1 multiplexer for signal <result> created at line 32.
    Found 1-bit 12-to-1 multiplexer for signal <overflow> created at line 32.
    Found 32-bit comparator greater for signal <operand2[31]_operand1[31]_LessThan_11_o> created at line 42
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <SigExt>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\SigExt.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <SigExt> synthesized.

Synthesizing Unit <Adder>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\Adder.v".
    Found 8-bit adder for signal <sum> created at line 27.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Adder> synthesized.

Synthesizing Unit <IF_ID>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\IF_ID.v".
    Found 8-bit register for signal <pcNextOut>.
    Found 32-bit register for signal <instructionOut>.
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <IF_ID> synthesized.

Synthesizing Unit <EX_MEM>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\EX_MEM.v".
    Found 32-bit register for signal <writeDataOut>.
    Found 32-bit register for signal <aluOutOut>.
    Found 4-bit register for signal <memWriteOut>.
    Found 2-bit register for signal <memReadWidthOut>.
    Found 5-bit register for signal <writeRegisterOut>.
    Found 1-bit register for signal <regWriteOut>.
    Found 1-bit register for signal <memToRegOut>.
    Found 1-bit register for signal <eopOut>.
    Summary:
	inferred  78 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <EX_MEM> synthesized.

Synthesizing Unit <ID_EX>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\ID_EX.v".
    Found 32-bit register for signal <sigExtOut>.
    Found 32-bit register for signal <readData1Out>.
    Found 32-bit register for signal <readData2Out>.
    Found 4-bit register for signal <memWriteOut>.
    Found 4-bit register for signal <aluOperationOut>.
    Found 2-bit register for signal <memReadWidthOut>.
    Found 5-bit register for signal <rsOut>.
    Found 5-bit register for signal <rtOut>.
    Found 5-bit register for signal <rdOut>.
    Found 5-bit register for signal <saOut>.
    Found 1-bit register for signal <aluSrcOut>.
    Found 1-bit register for signal <aluShiftImmOut>.
    Found 1-bit register for signal <memToRegOut>.
    Found 1-bit register for signal <regWriteOut>.
    Found 1-bit register for signal <regDstOut>.
    Found 1-bit register for signal <loadImmOut>.
    Found 1-bit register for signal <eopOut>.
    Summary:
	inferred 133 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <ID_EX> synthesized.

Synthesizing Unit <MemoryLoadMask>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\MemoryLoadMask.v".
    Found 32-bit 4-to-1 multiplexer for signal <dataOut> created at line 28.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MemoryLoadMask> synthesized.

Synthesizing Unit <MEM_WB>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\MEM_WB.v".
    Found 32-bit register for signal <aluOutOut>.
    Found 32-bit register for signal <memoryOutOut>.
    Found 5-bit register for signal <writeRegisterOut>.
    Found 1-bit register for signal <regWriteOut>.
    Found 1-bit register for signal <memToRegOut>.
    Found 1-bit register for signal <eopOut>.
    Summary:
	inferred  72 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <MEM_WB> synthesized.

Synthesizing Unit <FE>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\FE.v".
    Found 8-bit register for signal <pcOut>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FE> synthesized.

Synthesizing Unit <HazardsUnit>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\HazardsUnit.v".
    Found 5-bit comparator equal for signal <rsID[4]_rtEX[4]_equal_1_o> created at line 50
    Found 5-bit comparator equal for signal <rtID[4]_rtEX[4]_equal_2_o> created at line 50
    Found 5-bit comparator equal for signal <rsID[4]_writeRegMEM[4]_equal_3_o> created at line 55
    Found 5-bit comparator equal for signal <rtID[4]_writeRegMEM[4]_equal_4_o> created at line 56
    Found 5-bit comparator equal for signal <writeRegEX[4]_rsID[4]_equal_5_o> created at line 58
    Found 5-bit comparator equal for signal <writeRegEX[4]_rtID[4]_equal_6_o> created at line 58
    Found 5-bit comparator equal for signal <rsEX[4]_writeRegMEM[4]_equal_9_o> created at line 61
    Found 5-bit comparator equal for signal <rsEX[4]_writeRegWB[4]_equal_10_o> created at line 64
    Found 5-bit comparator equal for signal <rtEX[4]_writeRegMEM[4]_equal_13_o> created at line 71
    Found 5-bit comparator equal for signal <rtEX[4]_writeRegWB[4]_equal_14_o> created at line 74
    Summary:
	inferred  10 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <HazardsUnit> synthesized.

Synthesizing Unit <DebugUnit>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\DebugUnit.v".
    Found 2-bit register for signal <current_state>.
    Found 1-bit register for signal <pipeEnable>.
    Found 2-bit register for signal <next_state>.
    Found 1-bit register for signal <writeFifoFlag>.
    Found 8-bit register for signal <dataToUartOutFifo>.
    Found 1-bit register for signal <sentFlag>.
    Found 8-bit register for signal <sendCounter>.
    Found 1-bit register for signal <readFifoFlag>.
    Found 1-bit register for signal <pipeReset>.
    Found 8-bit adder for signal <sendCounter[7]_GND_16_o_add_75_OUT> created at line 211.
    Found 2-bit 4-to-1 multiplexer for signal <current_state[1]_next_state[1]_wide_mux_83_OUT> created at line 85.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred  71 Multiplexer(s).
Unit <DebugUnit> synthesized.

Synthesizing Unit <UART_uart>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\UART_echo_test_module.v".
INFO:Xst:3210 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\UART_echo_test_module.v" line 66: Output port <full_flag> of the instance <fifo_rx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\UART_echo_test_module.v" line 92: Output port <full_flag> of the instance <fifo_tx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <UART_uart> synthesized.

Synthesizing Unit <UART_baud_rate_generator_1>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\baud_rate_generator.v".
        COUNT = 651
    Found 1-bit register for signal <baud_rate>.
    Found 16-bit register for signal <counter>.
    Found 16-bit adder for signal <counter[15]_GND_18_o_add_2_OUT> created at line 27.
    Found 16-bit comparator greater for signal <counter[15]_GND_18_o_LessThan_2_o> created at line 27
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <UART_baud_rate_generator_1> synthesized.

Synthesizing Unit <UART_rx>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\rx.v".
    Found 2-bit register for signal <current_state>.
    Found 1-bit register for signal <rx_done>.
    Found 2-bit register for signal <next_state>.
    Found 4-bit register for signal <s>.
    Found 4-bit register for signal <n>.
    Found 8-bit register for signal <d_out>.
    Found 4-bit adder for signal <n[3]_GND_19_o_add_13_OUT> created at line 81.
    Found 4-bit adder for signal <s[3]_GND_19_o_add_24_OUT> created at line 101.
    Found 1-bit 3-to-1 multiplexer for signal <current_state[1]_rx_done_Mux_30_o> created at line 56.
    Found 2-bit 4-to-1 multiplexer for signal <current_state[1]_next_state[1]_wide_mux_31_OUT> created at line 56.
    Found 4-bit 4-to-1 multiplexer for signal <current_state[1]_s[3]_wide_mux_32_OUT> created at line 56.
    Found 4-bit comparator greater for signal <n0005> created at line 64
    Found 4-bit comparator greater for signal <n0010> created at line 74
    Found 4-bit comparator lessequal for signal <n0012> created at line 76
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  18 Multiplexer(s).
Unit <UART_rx> synthesized.

Synthesizing Unit <UART_fifo_interface>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\fifo_interface.v".
        bits_depth = 4
    Found 16x8-bit dual-port RAM <Mram_FIFO> for signal <FIFO>.
    Found 4-bit register for signal <read_pointer>.
    Found 4-bit register for signal <write_pointer>.
    Found 8-bit register for signal <data_out>.
    Found 5-bit register for signal <free_space>.
    Found 4-bit adder for signal <read_pointer[3]_GND_20_o_add_3_OUT> created at line 58.
    Found 5-bit adder for signal <free_space[4]_GND_20_o_add_4_OUT> created at line 59.
    Found 4-bit adder for signal <write_pointer[3]_GND_20_o_add_10_OUT> created at line 64.
    Found 5-bit subtractor for signal <GND_20_o_GND_20_o_sub_12_OUT<4:0>> created at line 66.
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <UART_fifo_interface> synthesized.

Synthesizing Unit <UART_baud_rate_generator_2>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\baud_rate_generator.v".
        COUNT = 10416
    Found 1-bit register for signal <baud_rate>.
    Found 16-bit register for signal <counter>.
    Found 16-bit adder for signal <counter[15]_GND_22_o_add_2_OUT> created at line 27.
    Found 16-bit comparator greater for signal <counter[15]_GND_22_o_LessThan_2_o> created at line 27
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <UART_baud_rate_generator_2> synthesized.

Synthesizing Unit <UART_tx>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\tx.v".
    Found 2-bit register for signal <current_state>.
    Found 1-bit register for signal <tx>.
    Found 1-bit register for signal <tx_done>.
    Found 2-bit register for signal <next_state>.
    Found 3-bit register for signal <B_sent>.
    Found 8-bit register for signal <d_in>.
    Found 3-bit adder for signal <B_sent[2]_GND_23_o_add_6_OUT> created at line 88.
    Found 1-bit 8-to-1 multiplexer for signal <B_sent[2]_d_in[7]_Mux_4_o> created at line 83.
    Found 1-bit 4-to-1 multiplexer for signal <current_state[1]_tx_Mux_13_o> created at line 64.
    Found 2-bit 4-to-1 multiplexer for signal <current_state[1]_next_state[1]_wide_mux_15_OUT> created at line 64.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <UART_tx> synthesized.

Synthesizing Unit <UART_fifo_interface_1>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\TestDatapathPart1\PipeAndDebug\fifo_interface.v".
        bits_depth = 8
    Found 256x8-bit dual-port RAM <Mram_FIFO> for signal <FIFO>.
    Found 8-bit register for signal <read_pointer>.
    Found 8-bit register for signal <data_out>.
    Found 8-bit register for signal <write_pointer>.
    Found 9-bit register for signal <free_space>.
    Found 8-bit adder for signal <read_pointer[7]_GND_24_o_add_3_OUT> created at line 58.
    Found 9-bit adder for signal <free_space[8]_GND_24_o_add_4_OUT> created at line 59.
    Found 8-bit adder for signal <write_pointer[7]_GND_24_o_add_10_OUT> created at line 64.
    Found 9-bit subtractor for signal <GND_24_o_GND_24_o_sub_12_OUT<8:0>> created at line 66.
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <UART_fifo_interface_1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit dual-port RAM                                : 1
 256x8-bit dual-port RAM                               : 1
# Adders/Subtractors                                   : 18
 16-bit adder                                          : 2
 3-bit adder                                           : 1
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
 4-bit adder                                           : 4
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 8-bit adder                                           : 5
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Registers                                            : 68
 1-bit register                                        : 23
 1024-bit register                                     : 1
 16-bit register                                       : 2
 2-bit register                                        : 8
 3-bit register                                        : 1
 32-bit register                                       : 8
 4-bit register                                        : 7
 5-bit register                                        : 7
 8-bit register                                        : 10
 9-bit register                                        : 1
# Comparators                                          : 17
 16-bit comparator greater                             : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator greater                              : 2
 4-bit comparator lessequal                            : 1
 5-bit comparator equal                                : 10
# Multiplexers                                         : 211
 1-bit 12-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 39
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 19
 2-bit 4-to-1 multiplexer                              : 3
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 12-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 52
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 11
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 13
 8-bit 2-to-1 multiplexer                              : 62
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 3
 33-bit shifter arithmetic right                       : 1
 33-bit shifter logical left                           : 1
 33-bit shifter logical right                          : 1
# Xors                                                 : 1
 33-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/RAM.ngc>.
Reading core <ipcore_dir/instructionROM.ngc>.
Loading core <RAM> for timing and area information for instance <ram>.
Loading core <instructionROM> for timing and area information for instance <instructionMemory>.

Synthesizing (advanced) Unit <UART_baud_rate_generator_1>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <UART_baud_rate_generator_1> synthesized (advanced).

Synthesizing (advanced) Unit <UART_baud_rate_generator_2>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <UART_baud_rate_generator_2> synthesized (advanced).

Synthesizing (advanced) Unit <UART_fifo_interface>.
The following registers are absorbed into counter <write_pointer>: 1 register on signal <write_pointer>.
The following registers are absorbed into counter <read_pointer>: 1 register on signal <read_pointer>.
INFO:Xst:3217 - HDL ADVISOR - Register <data_out> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_FIFO> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_pointer> |          |
    |     diA            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <read_pointer>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <UART_fifo_interface> synthesized (advanced).

Synthesizing (advanced) Unit <UART_fifo_interface_1>.
The following registers are absorbed into counter <write_pointer>: 1 register on signal <write_pointer>.
The following registers are absorbed into counter <read_pointer>: 1 register on signal <read_pointer>.
INFO:Xst:3217 - HDL ADVISOR - Register <data_out> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_FIFO> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_pointer> |          |
    |     diA            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <read_pointer>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_FIFO> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
Unit <UART_fifo_interface_1> synthesized (advanced).

Synthesizing (advanced) Unit <UART_tx>.
The following registers are absorbed into counter <B_sent>: 1 register on signal <B_sent>.
Unit <UART_tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit dual-port distributed RAM                    : 1
 256x8-bit dual-port distributed RAM                   : 1
# Adders/Subtractors                                   : 11
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
 4-bit adder                                           : 2
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 8-bit adder                                           : 3
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 7
 16-bit up counter                                     : 2
 3-bit up counter                                      : 1
 4-bit up counter                                      : 2
 8-bit up counter                                      : 2
# Registers                                            : 1447
 Flip-Flops                                            : 1447
# Comparators                                          : 17
 16-bit comparator greater                             : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator greater                              : 2
 4-bit comparator lessequal                            : 1
 5-bit comparator equal                                : 10
# Multiplexers                                         : 208
 1-bit 12-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 37
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 19
 2-bit 4-to-1 multiplexer                              : 3
 32-bit 12-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 52
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 11
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 13
 8-bit 2-to-1 multiplexer                              : 62
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 3
 33-bit shifter arithmetic right                       : 1
 33-bit shifter logical left                           : 1
 33-bit shifter logical right                          : 1
# Xors                                                 : 1
 33-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <sigExtOut_7> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <saOut_1> 
INFO:Xst:2261 - The FF/Latch <sigExtOut_12> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <rdOut_1> 
INFO:Xst:2261 - The FF/Latch <sigExtOut_16> in Unit <ID_EX> is equivalent to the following 15 FFs/Latches, which will be removed : <sigExtOut_17> <sigExtOut_18> <sigExtOut_19> <sigExtOut_20> <sigExtOut_21> <sigExtOut_22> <sigExtOut_23> <sigExtOut_24> <sigExtOut_25> <sigExtOut_26> <sigExtOut_27> <sigExtOut_28> <sigExtOut_29> <sigExtOut_30> <sigExtOut_31> 
INFO:Xst:2261 - The FF/Latch <sigExtOut_8> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <saOut_2> 
INFO:Xst:2261 - The FF/Latch <sigExtOut_13> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <rdOut_2> 
INFO:Xst:2261 - The FF/Latch <sigExtOut_9> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <saOut_3> 
INFO:Xst:2261 - The FF/Latch <sigExtOut_14> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <rdOut_3> 
INFO:Xst:2261 - The FF/Latch <sigExtOut_10> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <saOut_4> 
INFO:Xst:2261 - The FF/Latch <sigExtOut_15> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <rdOut_4> 
INFO:Xst:2261 - The FF/Latch <sigExtOut_6> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <saOut_0> 
INFO:Xst:2261 - The FF/Latch <sigExtOut_11> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <rdOut_0> 

Optimizing unit <Datapath1> ...

Optimizing unit <REGBANK_banco> ...

Optimizing unit <EX_MEM> ...

Optimizing unit <ID_EX> ...

Optimizing unit <MEM_WB> ...

Optimizing unit <FE> ...

Optimizing unit <DebugUnit> ...

Optimizing unit <UART_uart> ...

Optimizing unit <UART_fifo_interface_1> ...

Optimizing unit <UART_rx> ...

Optimizing unit <UART_fifo_interface> ...

Optimizing unit <UART_tx> ...

Optimizing unit <HazardsUnit> ...

Optimizing unit <ALU> ...
WARNING:Xst:1293 - FF/Latch <uartMod/tx_baud_rate/counter_15> has a constant value of 0 in block <Datapath1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uartMod/tx_baud_rate/counter_14> has a constant value of 0 in block <Datapath1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uartMod/rx_baud_rate/counter_15> has a constant value of 0 in block <Datapath1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uartMod/rx_baud_rate/counter_14> has a constant value of 0 in block <Datapath1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uartMod/rx_baud_rate/counter_13> has a constant value of 0 in block <Datapath1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uartMod/rx_baud_rate/counter_12> has a constant value of 0 in block <Datapath1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uartMod/rx_baud_rate/counter_11> has a constant value of 0 in block <Datapath1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uartMod/rx_baud_rate/counter_10> has a constant value of 0 in block <Datapath1>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <id_ex/memWriteOut_3> in Unit <Datapath1> is equivalent to the following FF/Latch, which will be removed : <id_ex/memWriteOut_2> 
INFO:Xst:2261 - The FF/Latch <ex_mem/memWriteOut_3> in Unit <Datapath1> is equivalent to the following FF/Latch, which will be removed : <ex_mem/memWriteOut_2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Datapath1, actual ratio is 45.
FlipFlop ex_mem/regWriteOut has been replicated 1 time(s)
FlipFlop mem_wb/regWriteOut has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1473
 Flip-Flops                                            : 1473

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Datapath1.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3408
#      GND                         : 3
#      INV                         : 9
#      LUT1                        : 36
#      LUT2                        : 118
#      LUT3                        : 104
#      LUT4                        : 235
#      LUT5                        : 1308
#      LUT6                        : 1252
#      MUXCY                       : 133
#      MUXF7                       : 93
#      VCC                         : 3
#      XORCY                       : 114
# FlipFlops/Latches                : 1473
#      FD                          : 8
#      FDC                         : 20
#      FDCE                        : 1062
#      FDCE_1                      : 306
#      FDE                         : 49
#      FDPE                        : 2
#      FDR                         : 25
#      FDSE                        : 1
# RAMS                             : 21
#      RAM16X1D                    : 2
#      RAM32M                      : 1
#      RAM64M                      : 8
#      RAM64X1D                    : 8
#      RAMB8BWER                   : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      IBUF                        : 2
#      OBUF                        : 3

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1473  out of  18224     8%  
 Number of Slice LUTs:                 3118  out of   9112    34%  
    Number used as Logic:              3062  out of   9112    33%  
    Number used as Memory:               56  out of   2176     2%  
       Number used as RAM:               56

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4167
   Number with an unused Flip Flop:    2694  out of   4167    64%  
   Number with an unused LUT:          1049  out of   4167    25%  
   Number of fully used LUT-FF pairs:   424  out of   4167    10%  
   Number of unique control sets:        28

IO Utilization: 
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    232     2%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 1494  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 13.912ns (Maximum Frequency: 71.880MHz)
   Minimum input arrival time before clock: 4.961ns
   Maximum output required time after clock: 17.616ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 13.912ns (frequency: 71.880MHz)
  Total number of paths / destination ports: 441583 / 3209
-------------------------------------------------------------------------
Delay:               6.956ns (Levels of Logic = 17)
  Source:            bank/banco_0_832 (FF)
  Destination:       if_id/instructionOut_0 (FF)
  Source Clock:      clock rising
  Destination Clock: clock falling

  Data Path: bank/banco_0_832 to if_id/instructionOut_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.898  bank/banco_0_832 (bank/banco_0_832)
     LUT6:I2->O            1   0.203   0.827  bank/Mmux_readData1_81 (bank/Mmux_readData1_81)
     LUT6:I2->O            1   0.203   0.000  bank/Mmux_readData1_3 (bank/Mmux_readData1_3)
     MUXF7:I1->O           2   0.140   0.617  bank/Mmux_readData1_2_f7 (readData1<0>)
     LUT4:I3->O            1   0.205   0.944  Mmux_branchSrcA11 (branchSrcA<0>)
     LUT6:I0->O            1   0.203   0.000  Mcompar_n0007_lut<0> (Mcompar_n0007_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_n0007_cy<0> (Mcompar_n0007_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0007_cy<1> (Mcompar_n0007_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0007_cy<2> (Mcompar_n0007_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0007_cy<3> (Mcompar_n0007_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0007_cy<4> (Mcompar_n0007_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0007_cy<5> (Mcompar_n0007_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0007_cy<6> (Mcompar_n0007_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0007_cy<7> (Mcompar_n0007_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0007_cy<8> (Mcompar_n0007_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0007_cy<9> (Mcompar_n0007_cy<9>)
     MUXCY:CI->O          40   0.213   1.406  Mcompar_n0007_cy<10> (n0007)
     LUT5:I4->O            1   0.205   0.000  if_id/Mmux_instructionOut[31]_GND_9_o_mux_3_OUT321 (if_id/instructionOut[31]_GND_9_o_mux_3_OUT<9>)
     FDCE_1:D                  0.102          if_id/instructionOut_9
    ----------------------------------------
    Total                      6.956ns (2.264ns logic, 4.692ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 1421 / 1421
-------------------------------------------------------------------------
Offset:              4.961ns (Levels of Logic = 2)
  Source:            resetGral (PAD)
  Destination:       uartMod/fifo_tx/Mram_FIFO121 (RAM)
  Destination Clock: clock rising

  Data Path: resetGral to uartMod/fifo_tx/Mram_FIFO121
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1395   1.222   2.549  resetGral_IBUF (resetGral_IBUF)
     LUT4:I0->O            4   0.203   0.683  uartMod/fifo_tx/write_ctrl3 (uartMod/fifo_tx/write_ctrl3)
     RAM64M:WE                 0.304          uartMod/fifo_tx/Mram_FIFO4
    ----------------------------------------
    Total                      4.961ns (1.729ns logic, 3.232ns route)
                                       (34.9% logic, 65.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 243321 / 3
-------------------------------------------------------------------------
Offset:              17.616ns (Levels of Logic = 13)
  Source:            mem_wb/regWriteOut (FF)
  Destination:       ALUzero (PAD)
  Source Clock:      clock falling

  Data Path: mem_wb/regWriteOut to ALUzero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q        1026   0.447   2.214  mem_wb/regWriteOut (mem_wb/regWriteOut)
     LUT5:I4->O            2   0.205   0.617  hazards/Mmux_forwardBEX12 (hazards/Mmux_forwardBEX11)
     LUT5:I4->O           19   0.205   1.072  hazards/Mmux_forwardBEX13_1 (hazards/Mmux_forwardBEX13)
     LUT5:I4->O           15   0.205   0.982  srcBEX<31>1 (srcBEX<31>)
     LUT3:I2->O           33   0.205   1.306  Mmux_aluOperand2251 (aluOperand2<31>)
     LUT6:I5->O            7   0.205   0.774  alu/Sh1271 (alu/Sh127)
     LUT5:I4->O            3   0.205   0.651  alu/Sh15211 (alu/Sh1521)
     LUT6:I5->O            2   0.205   0.617  alu/Mmux_result401121 (alu/Mmux_result40112)
     LUT6:I5->O            1   0.205   0.580  alu/Mmux_result66 (alu/Mmux_result66)
     LUT6:I5->O            2   0.205   0.981  alu/Mmux_result67 (aluOut<12>)
     LUT6:I0->O            1   0.203   0.827  alu/zero<31>1 (alu/zero<31>)
     LUT5:I1->O            1   0.203   0.944  alu/zero<31>2 (alu/zero<31>1)
     LUT6:I0->O            1   0.203   0.579  alu/zero<31>8 (ALUzero_OBUF)
     OBUF:I->O                 2.571          ALUzero_OBUF (ALUzero)
    ----------------------------------------
    Total                     17.616ns (5.472ns logic, 12.144ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    5.156|    5.229|   12.515|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 24.25 secs
 
--> 

Total memory usage is 281428 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   29 (   0 filtered)
Number of infos    :   18 (   0 filtered)

