#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed May 15 20:28:00 2024
# Process ID: 24948
# Current directory: F:/Git_Repository/FPGA_myself/DVB-S/Vivado2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30676 F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.xpr
# Log file: F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/vivado.log
# Journal file: F:/Git_Repository/FPGA_myself/DVB-S/Vivado2\vivado.jou
# Running On: MOERJIE_PC, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 6, Host memory: 34132 MB
#-----------------------------------------------------------
start_gui
open_project F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/FPGA/Vivado23/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1592.594 ; gain = 264.312
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/FPGA/Vivado23/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/FPGA/Vivado23/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Integer_Output_RS_Decoder_HDL_Optimized.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Output_RS_Decoder_HDL_Optimized
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SimpleDualPortRAM_generic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleDualPortRAM_generic
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/RS_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_RS_Decoder_0_0/sim/top_RS_Decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_RS_Decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SimDataAndCtrlIN1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimDataAndCtrlIN1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SimDataIn_ctrlSignal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimDataIn_ctrlSignal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SimDataAndCtrlIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimDataAndCtrlIN
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SinDataIn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SinDataIn
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/RS_Encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS_Encoder
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/FPGA/Vivado23/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Integer_Input_RS_Encoder_HDL_Opt...
Compiling module xil_defaultlib.RS
Compiling module xil_defaultlib.top_RS_0_0
Compiling module xil_defaultlib.SimpleDualPortRAM_generic(AddrWi...
Compiling module xil_defaultlib.Integer_Output_RS_Decoder_HDL_Op...
Compiling module xil_defaultlib.RS_Decoder
Compiling module xil_defaultlib.top_RS_Decoder_0_0
Compiling module xil_defaultlib.alphaScramble
Compiling module xil_defaultlib.top_alphaScramble_0_0
Compiling module xil_defaultlib.MATLAB_Function
Compiling module xil_defaultlib.sigSource
Compiling module xil_defaultlib.top_sigSource_0_0
Compiling module xlconstant_v1_1_8.xlconstant_v1_1_8_xlconstant(CON...
Compiling module xil_defaultlib.top_xlconstant_0_0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_wrapper
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 1592.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '40' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -protoinst "protoinst_files/top.protoinst" -view {F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/top.protoinst
Time resolution is 1 ps
open_wave_config F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/top_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:46 . Memory (MB): peak = 1592.594 ; gain = 0.000
run 10 us
open_bd_design {F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd}
Reading block design file <F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd>...
Adding component instance block -- xilinx.com:module_ref:alphaScramble:1.0 - alphaScramble_0
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/alphaScramble_0'.
Given inputs for module-source, Top-module name : alphaScramble, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- xilinx.com:module_ref:RS:1.0 - RS_0
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/RS_0'.
Given inputs for module-source, Top-module name : RS, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:module_ref:sigSource:1.0 - sigSource_0
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/sigSource_0'.
Given inputs for module-source, Top-module name : sigSource, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- xilinx.com:module_ref:RS_Decoder:1.0 - RS_Decoder_0
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/RS_Decoder_0'.
Given inputs for module-source, Top-module name : RS_Decoder, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Successfully read diagram <top> from block design file <F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd>
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/FPGA/Vivado23/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/FPGA/Vivado23/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/FPGA/Vivado23/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/top.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2587.387 ; gain = 0.000
run 10 us
run 10 us
run 10 us
delete_bd_objs [get_bd_nets RS_0_vldOut]
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
connect_bd_net [get_bd_pins RS_Decoder_0/Vld] [get_bd_pins alphaScramble_0/ce_out]
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
Wrote  : <F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.srcs\sources_1\bd\top\top.bd> 
Wrote  : <F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/ui/bd_2ae56375.ui> 
Verilog Output written to : f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/synth/top.v
Verilog Output written to : f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/sim/top.v
Verilog Output written to : f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/hdl/top_wrapper.v
Exporting to file f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/hw_handoff/top.hwh
Generated Hardware Definition File f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/synth/top.hwdef
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/alphaScramble.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alphaScramble
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Integer_Input_RS_Encoder_HDL_Optimized.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Input_RS_Encoder_HDL_Optimized
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/RS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/MATLAB_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MATLAB_Function
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/sigSource.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigSource
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Integer_Output_RS_Decoder_HDL_Optimized.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Output_RS_Decoder_HDL_Optimized
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SimpleDualPortRAM_generic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleDualPortRAM_generic
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/RS_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_alphaScramble_0_0/sim/top_alphaScramble_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_alphaScramble_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_RS_0_0/sim/top_RS_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_RS_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_xlconstant_0_0/sim/top_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_sigSource_0_0/sim/top_sigSource_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sigSource_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_RS_Decoder_0_0/sim/top_RS_Decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_RS_Decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/sim/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/hdl/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SimDataAndCtrlIN1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimDataAndCtrlIN1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SimDataIn_ctrlSignal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimDataIn_ctrlSignal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SimDataAndCtrlIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimDataAndCtrlIN
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SinDataIn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SinDataIn
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/RS_Encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS_Encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/FPGA/Vivado23/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Integer_Input_RS_Encoder_HDL_Opt...
Compiling module xil_defaultlib.RS
Compiling module xil_defaultlib.top_RS_0_0
Compiling module xil_defaultlib.SimpleDualPortRAM_generic(AddrWi...
Compiling module xil_defaultlib.Integer_Output_RS_Decoder_HDL_Op...
Compiling module xil_defaultlib.RS_Decoder
Compiling module xil_defaultlib.top_RS_Decoder_0_0
Compiling module xil_defaultlib.alphaScramble
Compiling module xil_defaultlib.top_alphaScramble_0_0
Compiling module xil_defaultlib.MATLAB_Function
Compiling module xil_defaultlib.sigSource
Compiling module xil_defaultlib.top_sigSource_0_0
Compiling module xlconstant_v1_1_8.xlconstant_v1_1_8_xlconstant(CON...
Compiling module xil_defaultlib.top_xlconstant_0_0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_wrapper
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 2587.387 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '38' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 2587.387 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/top.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 2587.387 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
delete_bd_objs [get_bd_nets RS_0_startOut] [get_bd_nets RS_0_endOut] [get_bd_nets RS_Decoder_0_ce_out] [get_bd_nets RS_Decoder_0_RS_Out] [get_bd_nets RS_Decoder_0_endOut] [get_bd_nets RS_Decoder_0_vliOut] [get_bd_nets RS_0_ce_out] [get_bd_nets RS_0_RS_Out] [get_bd_nets RS_Decoder_0_startOut] [get_bd_cells RS_Decoder_0]
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
delete_bd_objs [get_bd_ports ce_out_0]
delete_bd_objs [get_bd_ports RS_Out_0]
delete_bd_objs [get_bd_ports startOut_0]
delete_bd_objs [get_bd_ports endOut_0]
delete_bd_objs [get_bd_ports vliOut_0]
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
add_files {F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Convolutional_Interleaver.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SimDataAndCtrlIN1.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Integer_Output_RS_Decoder_HDL_Optimized.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Con_Interleaver.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/alphaScramble.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Integer_Input_RS_Encoder_HDL_Optimized.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SimDataIn_ctrlSignal.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/RS.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SimDataAndCtrlIN.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/RS_Decoder.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SinDataIn.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/sigSource.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/RS_Encoder.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SimpleDualPortRAM_generic.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/MATLAB_Function.v}
WARNING: [filemgmt 56-12] File 'F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SimDataAndCtrlIN1.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Integer_Output_RS_Decoder_HDL_Optimized.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/alphaScramble.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Integer_Input_RS_Encoder_HDL_Optimized.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SimDataIn_ctrlSignal.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/RS.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SimDataAndCtrlIN.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/RS_Decoder.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SinDataIn.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/sigSource.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/RS_Encoder.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SimpleDualPortRAM_generic.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/MATLAB_Function.v' cannot be added to the project because it already exists in the project, skipping this file
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
set_property source_mgmt_mode All [current_project]
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
create_bd_cell -type module -reference Con_Interleaver Con_Interleaver_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
set_property location {4.5 1371 160} [get_bd_cells Con_Interleaver_0]
update_module_reference top_RS_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd'
INFO: [IP_Flow 19-3420] Updated top_RS_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'endOut'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'startOut'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'vldOut'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'top_RS_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'top_RS_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.srcs\sources_1\bd\top\top.bd> 
Wrote  : <F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/ui/bd_2ae56375.ui> 
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins Con_Interleaver_0/In1] [get_bd_pins RS_0/RS_Out]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins Con_Interleaver_0/clk]
connect_bd_net [get_bd_ports reset_n_0] [get_bd_pins Con_Interleaver_0/reset_n]
connect_bd_net [get_bd_pins Con_Interleaver_0/clk_enable] [get_bd_pins RS_0/ce_out]
startgroup
make_bd_pins_external  [get_bd_cells Con_Interleaver_0]
make_bd_intf_pins_external  [get_bd_cells Con_Interleaver_0]
INFO: [BD 5-409] No interface pins to be made external for /Con_Interleaver_0
endgroup
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
Wrote  : <F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.srcs\sources_1\bd\top\top.bd> 
Wrote  : <F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/ui/bd_2ae56375.ui> 
Verilog Output written to : f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/synth/top.v
Verilog Output written to : f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/sim/top.v
Verilog Output written to : f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/hdl/top_wrapper.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [BD 41-1029] Generation completed for the IP Integrator block RS_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Con_Interleaver_0 .
Exporting to file f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/hw_handoff/top.hwh
Generated Hardware Definition File f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/synth/top.hwdef
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property source_mgmt_mode DisplayOnly [current_project]
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
update_module_reference top_alphaScramble_0_0
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name alphaScramble Try changing the compile order from manual to automatic. 
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-12490] The selected simulation model for 'top_Con_Interleaver_0_0' IP changed to 'rtl' from '', the simulation run directory will be deleted.
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
ERROR: [XSIM 43-4316] Can not find file: ../../../../Vivado2.ip_user_files/bd/top/ip/top_RS_Decoder_0_0/sim/top_RS_Decoder_0_0.v
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
reset_project
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [BD 41-1662] The design 'top.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/ui/bd_2ae56375.ui> 
Verilog Output written to : f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/synth/top.v
Verilog Output written to : f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/sim/top.v
Verilog Output written to : f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/hdl/top_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block alphaScramble_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RS_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sigSource_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Con_Interleaver_0 .
Exporting to file f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/hw_handoff/top.hwh
Generated Hardware Definition File f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/synth/top.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
ERROR: [XSIM 43-4316] Can not find file: ../../../../Vivado2.ip_user_files/bd/top/ip/top_RS_Decoder_0_0/sim/top_RS_Decoder_0_0.v
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2587.387 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
ERROR: [XSIM 43-4316] Can not find file: ../../../../Vivado2.ip_user_files/bd/top/ip/top_RS_Decoder_0_0/sim/top_RS_Decoder_0_0.v
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

export_ip_user_files -of_objects  [get_files F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/RS_Decoder.v] -no_script -reset -force -quiet
remove_files  F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/RS_Decoder.v
export_ip_user_files -of_objects  [get_files F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Integer_Output_RS_Decoder_HDL_Optimized.v] -no_script -reset -force -quiet
remove_files  F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Integer_Output_RS_Decoder_HDL_Optimized.v
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
INFO: [BD 41-1029] Generation completed for the IP Integrator block alphaScramble_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RS_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sigSource_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Con_Interleaver_0 .
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
ERROR: [XSIM 43-4316] Can not find file: ../../../../Vivado2.ip_user_files/bd/top/ip/top_RS_Decoder_0_0/sim/top_RS_Decoder_0_0.v
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

set_property -name {xsim.simulate.runtime} -value {1us} -objects [get_filesets sim_1]
set_property simulator_language Verilog [current_project]
set_property synth_checkpoint_mode Hierarchical [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
INFO: [BD 41-1662] The design 'top.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/ui/bd_2ae56375.ui> 
Verilog Output written to : f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/synth/top.v
Verilog Output written to : f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/sim/top.v
Verilog Output written to : f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/hdl/top_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block alphaScramble_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RS_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sigSource_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Con_Interleaver_0 .
Exporting to file f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/hw_handoff/top.hwh
Generated Hardware Definition File f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/synth/top.hwdef
catch { config_ip_cache -export [get_ips -all top_alphaScramble_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_alphaScramble_0_0
catch { config_ip_cache -export [get_ips -all top_RS_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_RS_0_0
catch { config_ip_cache -export [get_ips -all top_sigSource_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_sigSource_0_0
catch { config_ip_cache -export [get_ips -all top_Con_Interleaver_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_Con_Interleaver_0_0
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
launch_runs top_Con_Interleaver_0_0_synth_1 top_RS_0_0_synth_1 top_alphaScramble_0_0_synth_1 top_sigSource_0_0_synth_1 -jobs 6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_Con_Interleaver_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_RS_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_alphaScramble_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_sigSource_0_0
[Wed May 15 21:04:47 2024] Launched top_Con_Interleaver_0_0_synth_1, top_RS_0_0_synth_1, top_alphaScramble_0_0_synth_1, top_sigSource_0_0_synth_1...
Run output will be captured here:
top_Con_Interleaver_0_0_synth_1: F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.runs/top_Con_Interleaver_0_0_synth_1/runme.log
top_RS_0_0_synth_1: F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.runs/top_RS_0_0_synth_1/runme.log
top_alphaScramble_0_0_synth_1: F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.runs/top_alphaScramble_0_0_synth_1/runme.log
top_sigSource_0_0_synth_1: F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.runs/top_sigSource_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2587.387 ; gain = 0.000
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
ERROR: [XSIM 43-4316] Can not find file: ../../../../Vivado2.ip_user_files/bd/top/ip/top_RS_Decoder_0_0/sim/top_RS_Decoder_0_0.v
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 15 21:06:01 2024...
