/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 296 144 464 160)
	(text "INPUT" (rect 125 0 154 10)(font "Arial" (font_size 6)))
	(text "SW[3..0]" (rect 5 0 48 11)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 149 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 128 48 256 120))
)
(pin
	(output)
	(rect 760 144 936 160)
	(text "OUTPUT" (rect 1 0 41 10)(font "Arial" (font_size 6)))
	(text "LEDR[1..0]" (rect 90 0 143 13)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 968 88 1032 120))
)
(pin
	(output)
	(rect 760 160 936 176)
	(text "OUTPUT" (rect 1 0 41 10)(font "Arial" (font_size 6)))
	(text "LEDG[0]" (rect 90 0 132 11)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 960 192 1016 208))
)
(symbol
	(rect 496 120 728 200)
	(text "PEnc4_2" (rect 5 0 51 11)(font "Arial" ))
	(text "inst" (rect 8 64 26 75)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "dencodedIn[3..0]" (rect 0 0 82 11)(font "Arial" ))
		(text "dencodedIn[3..0]" (rect 21 27 103 38)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 232 32)
		(output)
		(text "encodedOut[1..0]" (rect 0 0 84 11)(font "Arial" ))
		(text "encodedOut[1..0]" (rect 140 27 224 38)(font "Arial" ))
		(line (pt 232 32)(pt 216 32)(line_width 3))
	)
	(port
		(pt 232 48)
		(output)
		(text "validOut" (rect 0 0 42 11)(font "Arial" ))
		(text "validOut" (rect 176 43 218 54)(font "Arial" ))
		(line (pt 232 48)(pt 216 48))
	)
	(drawing
		(rectangle (rect 16 16 216 64))
	)
)
(connector
	(pt 728 168)
	(pt 760 168)
)
(connector
	(pt 728 152)
	(pt 760 152)
	(bus)
)
(connector
	(pt 496 152)
	(pt 464 152)
	(bus)
)
