## Inverter
CMOS is a type of MOSFET, where its fabrication process uses complementary symmetrical
P-type N-type MOSFET pairs for logic functions. The main CMOS devices characteristics are
consumption of low static power and high noise immunity. The inverter is accepted universally
as the basic logic gate while performing a Boolean operation on a single i/p variable. A basic
inverter circuit is used to accomplish a logic variable by complementing from A to A’.
Boolean expression: Y = A’.

## Circuit Diagram
![inv_cir](https://user-images.githubusercontent.com/108890713/215833694-12120e21-aba6-4123-a5d6-150aaabf41c6.jpeg)

## Euler's Path
![Inv_Euler](https://user-images.githubusercontent.com/108890713/215833803-3d3421f1-d4af-4c9d-a4f1-c2b01cb640ec.jpeg)

## Stick Diagram
![Inv_stick](https://user-images.githubusercontent.com/108890713/215834183-ea101cf4-ebe4-41d4-9d67-ba749de06c87.jpeg)

## Magic Layout
![Inv_mag](https://user-images.githubusercontent.com/108890713/215834302-15c66264-440d-46c9-8d8e-d323845c8877.png)

## AC Analysis Output
![Inv_out_tran](https://user-images.githubusercontent.com/108890713/215834530-220de63f-e1b7-40d7-b76f-fbd77f57dc63.png)

## DC Analysis Output
![Inv_out_dc](https://user-images.githubusercontent.com/108890713/215834672-b2afe964-1505-4097-ae92-c1791d4533f8.png)

## Calculations
Wp to Wn ratio(W p/W n) = 3 (Taken for the simulation)
rise time = 1.2ns
fall time = 1.0ns
Here, rise time and fall time come out to nearly be the same.

