$comment
	File created using the following command:
		vcd file lab10part5.msim.vcd -direction
$end
$date
	Wed Oct 26 05:23:05 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module lab10part5_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " hex0 [0] $end
$var wire 1 # hex0 [1] $end
$var wire 1 $ hex0 [2] $end
$var wire 1 % hex0 [3] $end
$var wire 1 & hex0 [4] $end
$var wire 1 ' hex0 [5] $end
$var wire 1 ( hex0 [6] $end
$var wire 1 ) hex1 [0] $end
$var wire 1 * hex1 [1] $end
$var wire 1 + hex1 [2] $end
$var wire 1 , hex1 [3] $end
$var wire 1 - hex1 [4] $end
$var wire 1 . hex1 [5] $end
$var wire 1 / hex1 [6] $end
$var wire 1 0 hex2 [0] $end
$var wire 1 1 hex2 [1] $end
$var wire 1 2 hex2 [2] $end
$var wire 1 3 hex2 [3] $end
$var wire 1 4 hex2 [4] $end
$var wire 1 5 hex2 [5] $end
$var wire 1 6 hex2 [6] $end
$var wire 1 7 hex3 [0] $end
$var wire 1 8 hex3 [1] $end
$var wire 1 9 hex3 [2] $end
$var wire 1 : hex3 [3] $end
$var wire 1 ; hex3 [4] $end
$var wire 1 < hex3 [5] $end
$var wire 1 = hex3 [6] $end
$var wire 1 > hex4 [0] $end
$var wire 1 ? hex4 [1] $end
$var wire 1 @ hex4 [2] $end
$var wire 1 A hex4 [3] $end
$var wire 1 B hex4 [4] $end
$var wire 1 C hex4 [5] $end
$var wire 1 D hex4 [6] $end
$var wire 1 E hex5 [0] $end
$var wire 1 F hex5 [1] $end
$var wire 1 G hex5 [2] $end
$var wire 1 H hex5 [3] $end
$var wire 1 I hex5 [4] $end
$var wire 1 J hex5 [5] $end
$var wire 1 K hex5 [6] $end
$var wire 1 L key0 $end
$var wire 1 M ledr [8] $end
$var wire 1 N ledr [7] $end
$var wire 1 O ledr [6] $end
$var wire 1 P ledr [5] $end
$var wire 1 Q ledr [4] $end
$var wire 1 R ledr [3] $end
$var wire 1 S ledr [2] $end
$var wire 1 T ledr [1] $end
$var wire 1 U ledr [0] $end
$var wire 1 V sw [8] $end
$var wire 1 W sw [7] $end
$var wire 1 X sw [6] $end
$var wire 1 Y sw [5] $end
$var wire 1 Z sw [4] $end
$var wire 1 [ sw [3] $end
$var wire 1 \ sw [2] $end
$var wire 1 ] sw [1] $end
$var wire 1 ^ sw [0] $end
$var wire 1 _ sw9 $end

$scope module i1 $end
$var wire 1 ` gnd $end
$var wire 1 a vcc $end
$var wire 1 b unknown $end
$var wire 1 c devoe $end
$var wire 1 d devclrn $end
$var wire 1 e devpor $end
$var wire 1 f ww_devoe $end
$var wire 1 g ww_devclrn $end
$var wire 1 h ww_devpor $end
$var wire 1 i ww_sw9 $end
$var wire 1 j ww_key0 $end
$var wire 1 k ww_clk $end
$var wire 1 l ww_sw [8] $end
$var wire 1 m ww_sw [7] $end
$var wire 1 n ww_sw [6] $end
$var wire 1 o ww_sw [5] $end
$var wire 1 p ww_sw [4] $end
$var wire 1 q ww_sw [3] $end
$var wire 1 r ww_sw [2] $end
$var wire 1 s ww_sw [1] $end
$var wire 1 t ww_sw [0] $end
$var wire 1 u ww_hex5 [0] $end
$var wire 1 v ww_hex5 [1] $end
$var wire 1 w ww_hex5 [2] $end
$var wire 1 x ww_hex5 [3] $end
$var wire 1 y ww_hex5 [4] $end
$var wire 1 z ww_hex5 [5] $end
$var wire 1 { ww_hex5 [6] $end
$var wire 1 | ww_hex4 [0] $end
$var wire 1 } ww_hex4 [1] $end
$var wire 1 ~ ww_hex4 [2] $end
$var wire 1 !! ww_hex4 [3] $end
$var wire 1 "! ww_hex4 [4] $end
$var wire 1 #! ww_hex4 [5] $end
$var wire 1 $! ww_hex4 [6] $end
$var wire 1 %! ww_hex3 [0] $end
$var wire 1 &! ww_hex3 [1] $end
$var wire 1 '! ww_hex3 [2] $end
$var wire 1 (! ww_hex3 [3] $end
$var wire 1 )! ww_hex3 [4] $end
$var wire 1 *! ww_hex3 [5] $end
$var wire 1 +! ww_hex3 [6] $end
$var wire 1 ,! ww_hex2 [0] $end
$var wire 1 -! ww_hex2 [1] $end
$var wire 1 .! ww_hex2 [2] $end
$var wire 1 /! ww_hex2 [3] $end
$var wire 1 0! ww_hex2 [4] $end
$var wire 1 1! ww_hex2 [5] $end
$var wire 1 2! ww_hex2 [6] $end
$var wire 1 3! ww_hex1 [0] $end
$var wire 1 4! ww_hex1 [1] $end
$var wire 1 5! ww_hex1 [2] $end
$var wire 1 6! ww_hex1 [3] $end
$var wire 1 7! ww_hex1 [4] $end
$var wire 1 8! ww_hex1 [5] $end
$var wire 1 9! ww_hex1 [6] $end
$var wire 1 :! ww_hex0 [0] $end
$var wire 1 ;! ww_hex0 [1] $end
$var wire 1 <! ww_hex0 [2] $end
$var wire 1 =! ww_hex0 [3] $end
$var wire 1 >! ww_hex0 [4] $end
$var wire 1 ?! ww_hex0 [5] $end
$var wire 1 @! ww_hex0 [6] $end
$var wire 1 A! ww_ledr [8] $end
$var wire 1 B! ww_ledr [7] $end
$var wire 1 C! ww_ledr [6] $end
$var wire 1 D! ww_ledr [5] $end
$var wire 1 E! ww_ledr [4] $end
$var wire 1 F! ww_ledr [3] $end
$var wire 1 G! ww_ledr [2] $end
$var wire 1 H! ww_ledr [1] $end
$var wire 1 I! ww_ledr [0] $end
$var wire 1 J! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [19] $end
$var wire 1 K! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [18] $end
$var wire 1 L! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [17] $end
$var wire 1 M! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [16] $end
$var wire 1 N! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [15] $end
$var wire 1 O! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [14] $end
$var wire 1 P! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [13] $end
$var wire 1 Q! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [12] $end
$var wire 1 R! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [11] $end
$var wire 1 S! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [10] $end
$var wire 1 T! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [9] $end
$var wire 1 U! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [8] $end
$var wire 1 V! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [7] $end
$var wire 1 W! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [6] $end
$var wire 1 X! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [5] $end
$var wire 1 Y! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [4] $end
$var wire 1 Z! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [3] $end
$var wire 1 [! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [2] $end
$var wire 1 \! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 ]! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 ^! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [6] $end
$var wire 1 _! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [5] $end
$var wire 1 `! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 a! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 b! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 c! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 d! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 e! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [19] $end
$var wire 1 f! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [18] $end
$var wire 1 g! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [17] $end
$var wire 1 h! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [16] $end
$var wire 1 i! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [15] $end
$var wire 1 j! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [14] $end
$var wire 1 k! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [13] $end
$var wire 1 l! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [12] $end
$var wire 1 m! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [11] $end
$var wire 1 n! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [10] $end
$var wire 1 o! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [9] $end
$var wire 1 p! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [8] $end
$var wire 1 q! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [7] $end
$var wire 1 r! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [6] $end
$var wire 1 s! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [5] $end
$var wire 1 t! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [4] $end
$var wire 1 u! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [3] $end
$var wire 1 v! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [2] $end
$var wire 1 w! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [1] $end
$var wire 1 x! \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 y! \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 z! \clk~input_o\ $end
$var wire 1 {! \clk~inputCLKENA0_outclk\ $end
$var wire 1 |! \p1|regA|Q[7]~feeder_combout\ $end
$var wire 1 }! \key0~input_o\ $end
$var wire 1 ~! \key0~inputCLKENA0_outclk\ $end
$var wire 1 !" \sw9~input_o\ $end
$var wire 1 "" \ff0|Q~q\ $end
$var wire 1 #" \sw[8]~input_o\ $end
$var wire 1 $" \sw[6]~input_o\ $end
$var wire 1 %" \p1|fsm|Mux28~0_combout\ $end
$var wire 1 &" \p1|regA|Q[8]~feeder_combout\ $end
$var wire 1 '" \p1|regA|Q[6]~feeder_combout\ $end
$var wire 1 (" \p1|fsm|y_Q.T3~q\ $end
$var wire 1 )" \sw[0]~input_o\ $end
$var wire 1 *" \u1|r0|Q[0]~feeder_combout\ $end
$var wire 1 +" \wr_en~combout\ $end
$var wire 1 ," \p1|addsub0|Add0~38_cout\ $end
$var wire 1 -" \p1|addsub0|Add0~21_sumout\ $end
$var wire 1 ." \p1|fsm|Gin~0_combout\ $end
$var wire 1 /" \p1|fsm|Selector9~0_combout\ $end
$var wire 1 0" \p1|mux0|y[1]~15_combout\ $end
$var wire 1 1" \p1|pc0|v[3]~0_combout\ $end
$var wire 1 2" \sw[5]~input_o\ $end
$var wire 1 3" \u1|r0|Q[5]~feeder_combout\ $end
$var wire 1 4" \p1|regA|Q[2]~feeder_combout\ $end
$var wire 1 5" \p1|addsub0|Add0~22\ $end
$var wire 1 6" \p1|addsub0|Add0~18\ $end
$var wire 1 7" \p1|addsub0|Add0~26\ $end
$var wire 1 8" \p1|addsub0|Add0~29_sumout\ $end
$var wire 1 9" \p1|regG|Q[3]~DUPLICATE_q\ $end
$var wire 1 :" \sw[3]~input_o\ $end
$var wire 1 ;" \p1|addsub0|Add0~30\ $end
$var wire 1 <" \p1|addsub0|Add0~33_sumout\ $end
$var wire 1 =" \p1|regG|Q[4]~DUPLICATE_q\ $end
$var wire 1 >" \p1|fsm|Selector8~0_combout\ $end
$var wire 1 ?" \sw[4]~input_o\ $end
$var wire 1 @" \p1|regDout|Q[2]~feeder_combout\ $end
$var wire 1 A" \p1|regDout|Q[5]~feeder_combout\ $end
$var wire 1 B" \p1|regDout|Q[6]~DUPLICATE_q\ $end
$var wire 1 C" \p1|regDout|Q[8]~feeder_combout\ $end
$var wire 1 D" \DIN[4]~6_combout\ $end
$var wire 1 E" \p1|decX|Mux0~7_combout\ $end
$var wire 1 F" \sw[1]~input_o\ $end
$var wire 1 G" \u1|r0|Q[1]~feeder_combout\ $end
$var wire 1 H" \DIN[1]~3_combout\ $end
$var wire 1 I" \p1|dexY|Mux0~0_combout\ $end
$var wire 1 J" \p1|fsm|Selector8~1_combout\ $end
$var wire 1 K" \p1|addsub0|Add0~34\ $end
$var wire 1 L" \p1|addsub0|Add0~1_sumout\ $end
$var wire 1 M" \p1|fsm|Equal0~0_combout\ $end
$var wire 1 N" \p1|addsub0|Add0~25_sumout\ $end
$var wire 1 O" \p1|fsm|Equal0~1_combout\ $end
$var wire 1 P" \p1|fsm|Mux7~0_combout\ $end
$var wire 1 Q" \p1|fsm|Selector8~2_combout\ $end
$var wire 1 R" \p1|decX|Mux0~5_combout\ $end
$var wire 1 S" \p1|fsm|Selector2~0_combout\ $end
$var wire 1 T" \p1|fsm|y_Q.T1~q\ $end
$var wire 1 U" \p1|fsm|Selector5~1_combout\ $end
$var wire 1 V" \p1|fsm|Mux3~0_combout\ $end
$var wire 1 W" \p1|fsm|Selector2~1_combout\ $end
$var wire 1 X" \p1|fsm|DoutIn~0_combout\ $end
$var wire 1 Y" \p1|fsm|Selector2~2_combout\ $end
$var wire 1 Z" \p1|fsm|Selector2~3_combout\ $end
$var wire 1 [" \p1|fsm|Selector7~0_combout\ $end
$var wire 1 \" \p1|fsm|Selector3~0_combout\ $end
$var wire 1 ]" \p1|mux0|y[1]~6_combout\ $end
$var wire 1 ^" \p1|decX|Mux0~4_combout\ $end
$var wire 1 _" \p1|fsm|Selector4~0_combout\ $end
$var wire 1 `" \p1|fsm|Selector4~2_combout\ $end
$var wire 1 a" \p1|decX|Mux0~0_combout\ $end
$var wire 1 b" \p1|fsm|Selector5~3_combout\ $end
$var wire 1 c" \p1|fsm|Selector5~4_combout\ $end
$var wire 1 d" \p1|fsm|Selector5~0_combout\ $end
$var wire 1 e" \p1|fsm|Selector5~2_combout\ $end
$var wire 1 f" \p1|fsm|Selector4~1_combout\ $end
$var wire 1 g" \p1|mux0|y[1]~13_combout\ $end
$var wire 1 h" \p1|decX|Mux0~2_combout\ $end
$var wire 1 i" \p1|fsm|Selector7~2_combout\ $end
$var wire 1 j" \p1|fsm|Selector7~3_combout\ $end
$var wire 1 k" \p1|decX|Mux0~1_combout\ $end
$var wire 1 l" \p1|fsm|Selector6~1_combout\ $end
$var wire 1 m" \p1|fsm|Selector6~2_combout\ $end
$var wire 1 n" \p1|fsm|Selector7~1_combout\ $end
$var wire 1 o" \p1|fsm|Selector6~0_combout\ $end
$var wire 1 p" \p1|mux0|y[1]~7_combout\ $end
$var wire 1 q" \p1|mux0|y[1]~14_combout\ $end
$var wire 1 r" \p1|mux0|y[1]~9_combout\ $end
$var wire 1 s" \p1|mux0|y[1]~10_combout\ $end
$var wire 1 t" \p1|mux0|y[1]~11_combout\ $end
$var wire 1 u" \p1|mux0|y[1]~8_combout\ $end
$var wire 1 v" \p1|mux0|y[1]~12_combout\ $end
$var wire 1 w" \p1|mux0|y[1]~16_combout\ $end
$var wire 1 x" \p1|decX|Mux0~6_combout\ $end
$var wire 1 y" \p1|fsm|Mux14~0_combout\ $end
$var wire 1 z" \p1|fsm|Selector11~0_combout\ $end
$var wire 1 {" \p1|reg1|Q[4]~feeder_combout\ $end
$var wire 1 |" \p1|fsm|Selector12~0_combout\ $end
$var wire 1 }" \p1|reg2|Q[4]~feeder_combout\ $end
$var wire 1 ~" \p1|mux0|y[1]~3_combout\ $end
$var wire 1 !# \p1|fsm|Selector14~0_combout\ $end
$var wire 1 "# \p1|fsm|Selector16~0_combout\ $end
$var wire 1 ## \p1|fsm|Selector15~0_combout\ $end
$var wire 1 $# \p1|pc0|Add0~5_sumout\ $end
$var wire 1 %# \p1|fsm|Selector10~1_combout\ $end
$var wire 1 &# \p1|pc0|v[3]~1_combout\ $end
$var wire 1 '# \p1|pc0|Add0~6\ $end
$var wire 1 (# \p1|pc0|Add0~13_sumout\ $end
$var wire 1 )# \p1|pc0|Add0~14\ $end
$var wire 1 *# \p1|pc0|Add0~9_sumout\ $end
$var wire 1 +# \p1|pc0|Add0~10\ $end
$var wire 1 ,# \p1|pc0|Add0~1_sumout\ $end
$var wire 1 -# \p1|pc0|Add0~2\ $end
$var wire 1 .# \p1|pc0|Add0~25_sumout\ $end
$var wire 1 /# \p1|mux0|y[1]~1_combout\ $end
$var wire 1 0# \p1|fsm|Selector17~0_combout\ $end
$var wire 1 1# \p1|mux0|y[1]~0_combout\ $end
$var wire 1 2# \p1|mux0|y[4]~33_combout\ $end
$var wire 1 3# \p1|mux0|y[4]~34_combout\ $end
$var wire 1 4# \p1|mux0|y[4]~35_combout\ $end
$var wire 1 5# \DIN[3]~0_combout\ $end
$var wire 1 6# \p1|reg4|Q[3]~feeder_combout\ $end
$var wire 1 7# \p1|mux0|y[3]~2_combout\ $end
$var wire 1 8# \p1|reg2|Q[3]~feeder_combout\ $end
$var wire 1 9# \p1|mux0|y[3]~5_combout\ $end
$var wire 1 :# \p1|mux0|y[3]~17_combout\ $end
$var wire 1 ;# \DIN[5]~7_combout\ $end
$var wire 1 <# \p1|decX|Mux0~3_combout\ $end
$var wire 1 =# \p1|fsm|Selector13~0_combout\ $end
$var wire 1 ># \p1|reg1|Q[2]~feeder_combout\ $end
$var wire 1 ?# \p1|mux0|y[2]~21_combout\ $end
$var wire 1 @# \p1|mux0|y[2]~22_combout\ $end
$var wire 1 A# \p1|mux0|y[2]~23_combout\ $end
$var wire 1 B# \sw[2]~input_o\ $end
$var wire 1 C# \DIN[2]~2_combout\ $end
$var wire 1 D# \p1|ir0|Q[2]~DUPLICATE_q\ $end
$var wire 1 E# \p1|fsm|Selector3~1_combout\ $end
$var wire 1 F# \p1|mux0|y[1]~4_combout\ $end
$var wire 1 G# \p1|mux0|y[0]~18_combout\ $end
$var wire 1 H# \p1|mux0|y[0]~19_combout\ $end
$var wire 1 I# \p1|mux0|y[0]~20_combout\ $end
$var wire 1 J# \DIN[0]~1_combout\ $end
$var wire 1 K# \p1|fsm|Selector1~0_combout\ $end
$var wire 1 L# \p1|fsm|Selector1~1_combout\ $end
$var wire 1 M# \p1|fsm|Selector1~2_combout\ $end
$var wire 1 N# \p1|mux0|y[1]~42_combout\ $end
$var wire 1 O# \p1|regG|Q[5]~DUPLICATE_q\ $end
$var wire 1 P# \p1|reg1|Q[5]~feeder_combout\ $end
$var wire 1 Q# \p1|reg5|Q[5]~feeder_combout\ $end
$var wire 1 R# \p1|pc0|Add0~26\ $end
$var wire 1 S# \p1|pc0|Add0~29_sumout\ $end
$var wire 1 T# \p1|mux0|y[5]~36_combout\ $end
$var wire 1 U# \p1|mux0|y[5]~37_combout\ $end
$var wire 1 V# \p1|mux0|y[5]~38_combout\ $end
$var wire 1 W# \p1|addsub0|Add0~2\ $end
$var wire 1 X# \p1|addsub0|Add0~5_sumout\ $end
$var wire 1 Y# \p1|regG|Q[6]~DUPLICATE_q\ $end
$var wire 1 Z# \p1|reg3|Q[6]~feeder_combout\ $end
$var wire 1 [# \p1|reg2|Q[6]~feeder_combout\ $end
$var wire 1 \# \p1|pc0|Add0~30\ $end
$var wire 1 ]# \p1|pc0|Add0~33_sumout\ $end
$var wire 1 ^# \p1|reg4|Q[6]~feeder_combout\ $end
$var wire 1 _# \p1|mux0|y[6]~39_combout\ $end
$var wire 1 `# \p1|mux0|y[6]~40_combout\ $end
$var wire 1 a# \p1|mux0|y[6]~41_combout\ $end
$var wire 1 b# \p1|addsub0|Add0~6\ $end
$var wire 1 c# \p1|addsub0|Add0~10\ $end
$var wire 1 d# \p1|addsub0|Add0~13_sumout\ $end
$var wire 1 e# \p1|regG|Q[8]~DUPLICATE_q\ $end
$var wire 1 f# \p1|pc0|Add0~34\ $end
$var wire 1 g# \p1|pc0|Add0~17_sumout\ $end
$var wire 1 h# \p1|pc0|Add0~18\ $end
$var wire 1 i# \p1|pc0|Add0~21_sumout\ $end
$var wire 1 j# \p1|reg5|Q[8]~feeder_combout\ $end
$var wire 1 k# \p1|mux0|y[8]~30_combout\ $end
$var wire 1 l# \p1|reg1|Q[8]~feeder_combout\ $end
$var wire 1 m# \p1|reg2|Q[8]~feeder_combout\ $end
$var wire 1 n# \p1|mux0|y[8]~31_combout\ $end
$var wire 1 o# \p1|mux0|y[8]~32_combout\ $end
$var wire 1 p# \DIN[6]~8_combout\ $end
$var wire 1 q# \p1|fsm|DoutIn~1_combout\ $end
$var wire 1 r# \p1|ff0|Q~q\ $end
$var wire 1 s# \DIN[8]~5_combout\ $end
$var wire 1 t# \p1|ir0|Q[8]~DUPLICATE_q\ $end
$var wire 1 u# \p1|fsm|Selector0~0_combout\ $end
$var wire 1 v# \p1|fsm|Selector0~1_combout\ $end
$var wire 1 w# \p1|fsm|y_Q.T0~q\ $end
$var wire 1 x# \p1|fsm|Selector10~0_combout\ $end
$var wire 1 y# \p1|fsm|y_Q.TX~q\ $end
$var wire 1 z# \p1|fsm|y_Q.TXX~q\ $end
$var wire 1 {# \p1|fsm|y_Q.T1~DUPLICATE_q\ $end
$var wire 1 |# \p1|fsm|Ain~0_combout\ $end
$var wire 1 }# \p1|addsub0|Add0~9_sumout\ $end
$var wire 1 ~# \p1|reg1|Q[7]~feeder_combout\ $end
$var wire 1 !$ \p1|reg4|Q[7]~feeder_combout\ $end
$var wire 1 "$ \p1|reg5|Q[7]~feeder_combout\ $end
$var wire 1 #$ \p1|mux0|y[7]~27_combout\ $end
$var wire 1 $$ \p1|mux0|y[7]~28_combout\ $end
$var wire 1 %$ \p1|mux0|y[7]~29_combout\ $end
$var wire 1 &$ \p1|regAddr|Q[7]~DUPLICATE_q\ $end
$var wire 1 '$ \sw[7]~input_o\ $end
$var wire 1 ($ \DIN[7]~4_combout\ $end
$var wire 1 )$ \p1|ir0|Q[7]~DUPLICATE_q\ $end
$var wire 1 *$ \p1|fsm|y_D.T2~0_combout\ $end
$var wire 1 +$ \p1|fsm|y_Q.T2~q\ $end
$var wire 1 ,$ \p1|addsub0|Add0~17_sumout\ $end
$var wire 1 -$ \p1|regG|Q[1]~DUPLICATE_q\ $end
$var wire 1 .$ \p1|reg2|Q[1]~feeder_combout\ $end
$var wire 1 /$ \p1|mux0|y[1]~24_combout\ $end
$var wire 1 0$ \p1|mux0|y[1]~25_combout\ $end
$var wire 1 1$ \p1|mux0|y[1]~26_combout\ $end
$var wire 1 2$ \p1|regDout|Q[1]~feeder_combout\ $end
$var wire 1 3$ \u0|En[5]~0_combout\ $end
$var wire 1 4$ \u0|r5|Q[2]~DUPLICATE_q\ $end
$var wire 1 5$ \u0|r5|Q[0]~DUPLICATE_q\ $end
$var wire 1 6$ \u0|s5|hex[6]~0_combout\ $end
$var wire 1 7$ \u0|s5|hex[5]~1_combout\ $end
$var wire 1 8$ \u0|s5|hex[4]~2_combout\ $end
$var wire 1 9$ \u0|s5|hex[3]~3_combout\ $end
$var wire 1 :$ \u0|s5|hex[2]~4_combout\ $end
$var wire 1 ;$ \u0|s5|hex[1]~5_combout\ $end
$var wire 1 <$ \u0|s5|hex[0]~6_combout\ $end
$var wire 1 =$ \u0|En[4]~1_combout\ $end
$var wire 1 >$ \u0|r4|Q[0]~feeder_combout\ $end
$var wire 1 ?$ \u0|s4|hex[6]~0_combout\ $end
$var wire 1 @$ \u0|s4|hex[5]~1_combout\ $end
$var wire 1 A$ \u0|s4|hex[4]~2_combout\ $end
$var wire 1 B$ \u0|s4|hex[3]~3_combout\ $end
$var wire 1 C$ \u0|s4|hex[2]~4_combout\ $end
$var wire 1 D$ \u0|s4|hex[1]~5_combout\ $end
$var wire 1 E$ \u0|s4|hex[0]~6_combout\ $end
$var wire 1 F$ \u0|r3|Q[1]~feeder_combout\ $end
$var wire 1 G$ \u0|En[3]~2_combout\ $end
$var wire 1 H$ \u0|r3|Q[0]~feeder_combout\ $end
$var wire 1 I$ \u0|s3|hex[6]~0_combout\ $end
$var wire 1 J$ \u0|s3|hex[5]~1_combout\ $end
$var wire 1 K$ \u0|s3|hex[4]~2_combout\ $end
$var wire 1 L$ \u0|s3|hex[3]~3_combout\ $end
$var wire 1 M$ \u0|s3|hex[2]~4_combout\ $end
$var wire 1 N$ \u0|s3|hex[1]~5_combout\ $end
$var wire 1 O$ \u0|s3|hex[0]~6_combout\ $end
$var wire 1 P$ \u0|En[2]~3_combout\ $end
$var wire 1 Q$ \u0|r2|Q[0]~DUPLICATE_q\ $end
$var wire 1 R$ \u0|s2|hex[6]~0_combout\ $end
$var wire 1 S$ \u0|s2|hex[5]~1_combout\ $end
$var wire 1 T$ \u0|r2|Q[3]~DUPLICATE_q\ $end
$var wire 1 U$ \u0|s2|hex[4]~2_combout\ $end
$var wire 1 V$ \u0|s2|hex[3]~3_combout\ $end
$var wire 1 W$ \u0|s2|hex[2]~4_combout\ $end
$var wire 1 X$ \u0|s2|hex[1]~5_combout\ $end
$var wire 1 Y$ \u0|s2|hex[0]~6_combout\ $end
$var wire 1 Z$ \u0|En[1]~4_combout\ $end
$var wire 1 [$ \u0|s1|hex[6]~0_combout\ $end
$var wire 1 \$ \u0|r1|Q[0]~DUPLICATE_q\ $end
$var wire 1 ]$ \u0|s1|hex[5]~1_combout\ $end
$var wire 1 ^$ \u0|s1|hex[4]~2_combout\ $end
$var wire 1 _$ \u0|s1|hex[3]~3_combout\ $end
$var wire 1 `$ \u0|s1|hex[2]~4_combout\ $end
$var wire 1 a$ \u0|s1|hex[1]~5_combout\ $end
$var wire 1 b$ \u0|s1|hex[0]~6_combout\ $end
$var wire 1 c$ \u0|En[0]~5_combout\ $end
$var wire 1 d$ \u0|s0|hex[6]~0_combout\ $end
$var wire 1 e$ \u0|s0|hex[5]~1_combout\ $end
$var wire 1 f$ \u0|s0|hex[4]~2_combout\ $end
$var wire 1 g$ \u0|s0|hex[3]~3_combout\ $end
$var wire 1 h$ \u0|s0|hex[2]~4_combout\ $end
$var wire 1 i$ \u0|s0|hex[1]~5_combout\ $end
$var wire 1 j$ \u0|s0|hex[0]~6_combout\ $end
$var wire 1 k$ \led_en~combout\ $end
$var wire 1 l$ \leds0|Q[2]~feeder_combout\ $end
$var wire 1 m$ \leds0|Q[3]~feeder_combout\ $end
$var wire 1 n$ \leds0|Q[5]~feeder_combout\ $end
$var wire 1 o$ \leds0|Q[7]~feeder_combout\ $end
$var wire 1 p$ \leds0|Q[8]~feeder_combout\ $end
$var wire 1 q$ \p1|pc0|v\ [8] $end
$var wire 1 r$ \p1|pc0|v\ [7] $end
$var wire 1 s$ \p1|pc0|v\ [6] $end
$var wire 1 t$ \p1|pc0|v\ [5] $end
$var wire 1 u$ \p1|pc0|v\ [4] $end
$var wire 1 v$ \p1|pc0|v\ [3] $end
$var wire 1 w$ \p1|pc0|v\ [2] $end
$var wire 1 x$ \p1|pc0|v\ [1] $end
$var wire 1 y$ \p1|pc0|v\ [0] $end
$var wire 1 z$ \u0|r2|Q\ [3] $end
$var wire 1 {$ \u0|r2|Q\ [2] $end
$var wire 1 |$ \u0|r2|Q\ [1] $end
$var wire 1 }$ \u0|r2|Q\ [0] $end
$var wire 1 ~$ \p1|regG|Q\ [8] $end
$var wire 1 !% \p1|regG|Q\ [7] $end
$var wire 1 "% \p1|regG|Q\ [6] $end
$var wire 1 #% \p1|regG|Q\ [5] $end
$var wire 1 $% \p1|regG|Q\ [4] $end
$var wire 1 %% \p1|regG|Q\ [3] $end
$var wire 1 &% \p1|regG|Q\ [2] $end
$var wire 1 '% \p1|regG|Q\ [1] $end
$var wire 1 (% \p1|regG|Q\ [0] $end
$var wire 1 )% \m0|altsyncram_component|auto_generated|q_a\ [8] $end
$var wire 1 *% \m0|altsyncram_component|auto_generated|q_a\ [7] $end
$var wire 1 +% \m0|altsyncram_component|auto_generated|q_a\ [6] $end
$var wire 1 ,% \m0|altsyncram_component|auto_generated|q_a\ [5] $end
$var wire 1 -% \m0|altsyncram_component|auto_generated|q_a\ [4] $end
$var wire 1 .% \m0|altsyncram_component|auto_generated|q_a\ [3] $end
$var wire 1 /% \m0|altsyncram_component|auto_generated|q_a\ [2] $end
$var wire 1 0% \m0|altsyncram_component|auto_generated|q_a\ [1] $end
$var wire 1 1% \m0|altsyncram_component|auto_generated|q_a\ [0] $end
$var wire 1 2% \u0|r1|Q\ [3] $end
$var wire 1 3% \u0|r1|Q\ [2] $end
$var wire 1 4% \u0|r1|Q\ [1] $end
$var wire 1 5% \u0|r1|Q\ [0] $end
$var wire 1 6% \u0|r5|Q\ [3] $end
$var wire 1 7% \u0|r5|Q\ [2] $end
$var wire 1 8% \u0|r5|Q\ [1] $end
$var wire 1 9% \u0|r5|Q\ [0] $end
$var wire 1 :% \u0|r4|Q\ [3] $end
$var wire 1 ;% \u0|r4|Q\ [2] $end
$var wire 1 <% \u0|r4|Q\ [1] $end
$var wire 1 =% \u0|r4|Q\ [0] $end
$var wire 1 >% \u0|r3|Q\ [3] $end
$var wire 1 ?% \u0|r3|Q\ [2] $end
$var wire 1 @% \u0|r3|Q\ [1] $end
$var wire 1 A% \u0|r3|Q\ [0] $end
$var wire 1 B% \u0|r0|Q\ [3] $end
$var wire 1 C% \u0|r0|Q\ [2] $end
$var wire 1 D% \u0|r0|Q\ [1] $end
$var wire 1 E% \u0|r0|Q\ [0] $end
$var wire 1 F% \leds0|Q\ [8] $end
$var wire 1 G% \leds0|Q\ [7] $end
$var wire 1 H% \leds0|Q\ [6] $end
$var wire 1 I% \leds0|Q\ [5] $end
$var wire 1 J% \leds0|Q\ [4] $end
$var wire 1 K% \leds0|Q\ [3] $end
$var wire 1 L% \leds0|Q\ [2] $end
$var wire 1 M% \leds0|Q\ [1] $end
$var wire 1 N% \leds0|Q\ [0] $end
$var wire 1 O% \p1|regDout|Q\ [8] $end
$var wire 1 P% \p1|regDout|Q\ [7] $end
$var wire 1 Q% \p1|regDout|Q\ [6] $end
$var wire 1 R% \p1|regDout|Q\ [5] $end
$var wire 1 S% \p1|regDout|Q\ [4] $end
$var wire 1 T% \p1|regDout|Q\ [3] $end
$var wire 1 U% \p1|regDout|Q\ [2] $end
$var wire 1 V% \p1|regDout|Q\ [1] $end
$var wire 1 W% \p1|regDout|Q\ [0] $end
$var wire 1 X% \p1|regAddr|Q\ [8] $end
$var wire 1 Y% \p1|regAddr|Q\ [7] $end
$var wire 1 Z% \p1|regAddr|Q\ [6] $end
$var wire 1 [% \p1|regAddr|Q\ [5] $end
$var wire 1 \% \p1|regAddr|Q\ [4] $end
$var wire 1 ]% \p1|regAddr|Q\ [3] $end
$var wire 1 ^% \p1|regAddr|Q\ [2] $end
$var wire 1 _% \p1|regAddr|Q\ [1] $end
$var wire 1 `% \p1|regAddr|Q\ [0] $end
$var wire 1 a% \p1|reg6|Q\ [8] $end
$var wire 1 b% \p1|reg6|Q\ [7] $end
$var wire 1 c% \p1|reg6|Q\ [6] $end
$var wire 1 d% \p1|reg6|Q\ [5] $end
$var wire 1 e% \p1|reg6|Q\ [4] $end
$var wire 1 f% \p1|reg6|Q\ [3] $end
$var wire 1 g% \p1|reg6|Q\ [2] $end
$var wire 1 h% \p1|reg6|Q\ [1] $end
$var wire 1 i% \p1|reg6|Q\ [0] $end
$var wire 1 j% \p1|reg4|Q\ [8] $end
$var wire 1 k% \p1|reg4|Q\ [7] $end
$var wire 1 l% \p1|reg4|Q\ [6] $end
$var wire 1 m% \p1|reg4|Q\ [5] $end
$var wire 1 n% \p1|reg4|Q\ [4] $end
$var wire 1 o% \p1|reg4|Q\ [3] $end
$var wire 1 p% \p1|reg4|Q\ [2] $end
$var wire 1 q% \p1|reg4|Q\ [1] $end
$var wire 1 r% \p1|reg4|Q\ [0] $end
$var wire 1 s% \p1|reg5|Q\ [8] $end
$var wire 1 t% \p1|reg5|Q\ [7] $end
$var wire 1 u% \p1|reg5|Q\ [6] $end
$var wire 1 v% \p1|reg5|Q\ [5] $end
$var wire 1 w% \p1|reg5|Q\ [4] $end
$var wire 1 x% \p1|reg5|Q\ [3] $end
$var wire 1 y% \p1|reg5|Q\ [2] $end
$var wire 1 z% \p1|reg5|Q\ [1] $end
$var wire 1 {% \p1|reg5|Q\ [0] $end
$var wire 1 |% \p1|ir0|Q\ [8] $end
$var wire 1 }% \p1|ir0|Q\ [7] $end
$var wire 1 ~% \p1|ir0|Q\ [6] $end
$var wire 1 !& \p1|ir0|Q\ [5] $end
$var wire 1 "& \p1|ir0|Q\ [4] $end
$var wire 1 #& \p1|ir0|Q\ [3] $end
$var wire 1 $& \p1|ir0|Q\ [2] $end
$var wire 1 %& \p1|ir0|Q\ [1] $end
$var wire 1 && \p1|ir0|Q\ [0] $end
$var wire 1 '& \p1|reg3|Q\ [8] $end
$var wire 1 (& \p1|reg3|Q\ [7] $end
$var wire 1 )& \p1|reg3|Q\ [6] $end
$var wire 1 *& \p1|reg3|Q\ [5] $end
$var wire 1 +& \p1|reg3|Q\ [4] $end
$var wire 1 ,& \p1|reg3|Q\ [3] $end
$var wire 1 -& \p1|reg3|Q\ [2] $end
$var wire 1 .& \p1|reg3|Q\ [1] $end
$var wire 1 /& \p1|reg3|Q\ [0] $end
$var wire 1 0& \p1|reg1|Q\ [8] $end
$var wire 1 1& \p1|reg1|Q\ [7] $end
$var wire 1 2& \p1|reg1|Q\ [6] $end
$var wire 1 3& \p1|reg1|Q\ [5] $end
$var wire 1 4& \p1|reg1|Q\ [4] $end
$var wire 1 5& \p1|reg1|Q\ [3] $end
$var wire 1 6& \p1|reg1|Q\ [2] $end
$var wire 1 7& \p1|reg1|Q\ [1] $end
$var wire 1 8& \p1|reg1|Q\ [0] $end
$var wire 1 9& \p1|reg2|Q\ [8] $end
$var wire 1 :& \p1|reg2|Q\ [7] $end
$var wire 1 ;& \p1|reg2|Q\ [6] $end
$var wire 1 <& \p1|reg2|Q\ [5] $end
$var wire 1 =& \p1|reg2|Q\ [4] $end
$var wire 1 >& \p1|reg2|Q\ [3] $end
$var wire 1 ?& \p1|reg2|Q\ [2] $end
$var wire 1 @& \p1|reg2|Q\ [1] $end
$var wire 1 A& \p1|reg2|Q\ [0] $end
$var wire 1 B& \p1|reg0|Q\ [8] $end
$var wire 1 C& \p1|reg0|Q\ [7] $end
$var wire 1 D& \p1|reg0|Q\ [6] $end
$var wire 1 E& \p1|reg0|Q\ [5] $end
$var wire 1 F& \p1|reg0|Q\ [4] $end
$var wire 1 G& \p1|reg0|Q\ [3] $end
$var wire 1 H& \p1|reg0|Q\ [2] $end
$var wire 1 I& \p1|reg0|Q\ [1] $end
$var wire 1 J& \p1|reg0|Q\ [0] $end
$var wire 1 K& \u1|r0|Q\ [8] $end
$var wire 1 L& \u1|r0|Q\ [7] $end
$var wire 1 M& \u1|r0|Q\ [6] $end
$var wire 1 N& \u1|r0|Q\ [5] $end
$var wire 1 O& \u1|r0|Q\ [4] $end
$var wire 1 P& \u1|r0|Q\ [3] $end
$var wire 1 Q& \u1|r0|Q\ [2] $end
$var wire 1 R& \u1|r0|Q\ [1] $end
$var wire 1 S& \u1|r0|Q\ [0] $end
$var wire 1 T& \p1|regA|Q\ [8] $end
$var wire 1 U& \p1|regA|Q\ [7] $end
$var wire 1 V& \p1|regA|Q\ [6] $end
$var wire 1 W& \p1|regA|Q\ [5] $end
$var wire 1 X& \p1|regA|Q\ [4] $end
$var wire 1 Y& \p1|regA|Q\ [3] $end
$var wire 1 Z& \p1|regA|Q\ [2] $end
$var wire 1 [& \p1|regA|Q\ [1] $end
$var wire 1 \& \p1|regA|Q\ [0] $end
$var wire 1 ]& \p1|pc0|ALT_INV_v\ [8] $end
$var wire 1 ^& \p1|pc0|ALT_INV_v\ [7] $end
$var wire 1 _& \p1|pc0|ALT_INV_v\ [6] $end
$var wire 1 `& \p1|pc0|ALT_INV_v\ [5] $end
$var wire 1 a& \p1|pc0|ALT_INV_v\ [4] $end
$var wire 1 b& \p1|pc0|ALT_INV_v\ [3] $end
$var wire 1 c& \p1|pc0|ALT_INV_v\ [2] $end
$var wire 1 d& \p1|pc0|ALT_INV_v\ [1] $end
$var wire 1 e& \p1|pc0|ALT_INV_v\ [0] $end
$var wire 1 f& \m0|altsyncram_component|auto_generated|ALT_INV_q_a\ [8] $end
$var wire 1 g& \m0|altsyncram_component|auto_generated|ALT_INV_q_a\ [7] $end
$var wire 1 h& \m0|altsyncram_component|auto_generated|ALT_INV_q_a\ [6] $end
$var wire 1 i& \m0|altsyncram_component|auto_generated|ALT_INV_q_a\ [5] $end
$var wire 1 j& \m0|altsyncram_component|auto_generated|ALT_INV_q_a\ [4] $end
$var wire 1 k& \m0|altsyncram_component|auto_generated|ALT_INV_q_a\ [3] $end
$var wire 1 l& \m0|altsyncram_component|auto_generated|ALT_INV_q_a\ [2] $end
$var wire 1 m& \m0|altsyncram_component|auto_generated|ALT_INV_q_a\ [1] $end
$var wire 1 n& \m0|altsyncram_component|auto_generated|ALT_INV_q_a\ [0] $end
$var wire 1 o& \p1|regG|ALT_INV_Q\ [8] $end
$var wire 1 p& \p1|regG|ALT_INV_Q\ [7] $end
$var wire 1 q& \p1|regG|ALT_INV_Q\ [6] $end
$var wire 1 r& \p1|regG|ALT_INV_Q\ [5] $end
$var wire 1 s& \p1|regG|ALT_INV_Q\ [4] $end
$var wire 1 t& \p1|regG|ALT_INV_Q\ [3] $end
$var wire 1 u& \p1|regG|ALT_INV_Q\ [2] $end
$var wire 1 v& \p1|regG|ALT_INV_Q\ [1] $end
$var wire 1 w& \p1|regG|ALT_INV_Q\ [0] $end
$var wire 1 x& \p1|regDout|ALT_INV_Q\ [8] $end
$var wire 1 y& \p1|regDout|ALT_INV_Q\ [7] $end
$var wire 1 z& \p1|regDout|ALT_INV_Q\ [6] $end
$var wire 1 {& \p1|regDout|ALT_INV_Q\ [5] $end
$var wire 1 |& \p1|regDout|ALT_INV_Q\ [4] $end
$var wire 1 }& \p1|regDout|ALT_INV_Q\ [3] $end
$var wire 1 ~& \p1|regDout|ALT_INV_Q\ [2] $end
$var wire 1 !' \p1|regDout|ALT_INV_Q\ [1] $end
$var wire 1 "' \p1|regDout|ALT_INV_Q\ [0] $end
$var wire 1 #' \p1|ff0|ALT_INV_Q~q\ $end
$var wire 1 $' \p1|regAddr|ALT_INV_Q\ [8] $end
$var wire 1 %' \p1|regAddr|ALT_INV_Q\ [7] $end
$var wire 1 &' \p1|regAddr|ALT_INV_Q\ [6] $end
$var wire 1 '' \p1|regAddr|ALT_INV_Q\ [5] $end
$var wire 1 (' \p1|regAddr|ALT_INV_Q\ [4] $end
$var wire 1 )' \p1|regAddr|ALT_INV_Q\ [3] $end
$var wire 1 *' \p1|regAddr|ALT_INV_Q\ [2] $end
$var wire 1 +' \p1|regAddr|ALT_INV_Q\ [1] $end
$var wire 1 ,' \p1|regAddr|ALT_INV_Q\ [0] $end
$var wire 1 -' \u0|r0|ALT_INV_Q\ [3] $end
$var wire 1 .' \u0|r0|ALT_INV_Q\ [2] $end
$var wire 1 /' \u0|r0|ALT_INV_Q\ [1] $end
$var wire 1 0' \u0|r0|ALT_INV_Q\ [0] $end
$var wire 1 1' \u0|r1|ALT_INV_Q\ [3] $end
$var wire 1 2' \u0|r1|ALT_INV_Q\ [2] $end
$var wire 1 3' \u0|r1|ALT_INV_Q\ [1] $end
$var wire 1 4' \u0|r1|ALT_INV_Q\ [0] $end
$var wire 1 5' \u0|r2|ALT_INV_Q\ [3] $end
$var wire 1 6' \u0|r2|ALT_INV_Q\ [2] $end
$var wire 1 7' \u0|r2|ALT_INV_Q\ [1] $end
$var wire 1 8' \u0|r2|ALT_INV_Q\ [0] $end
$var wire 1 9' \u0|r3|ALT_INV_Q\ [3] $end
$var wire 1 :' \u0|r3|ALT_INV_Q\ [2] $end
$var wire 1 ;' \u0|r3|ALT_INV_Q\ [1] $end
$var wire 1 <' \u0|r3|ALT_INV_Q\ [0] $end
$var wire 1 =' \u0|r4|ALT_INV_Q\ [3] $end
$var wire 1 >' \u0|r4|ALT_INV_Q\ [2] $end
$var wire 1 ?' \u0|r4|ALT_INV_Q\ [1] $end
$var wire 1 @' \u0|r4|ALT_INV_Q\ [0] $end
$var wire 1 A' \u0|r5|ALT_INV_Q\ [3] $end
$var wire 1 B' \u0|r5|ALT_INV_Q\ [2] $end
$var wire 1 C' \u0|r5|ALT_INV_Q\ [1] $end
$var wire 1 D' \u0|r5|ALT_INV_Q\ [0] $end
$var wire 1 E' \p1|fsm|ALT_INV_Mux7~0_combout\ $end
$var wire 1 F' \p1|reg5|ALT_INV_Q\ [8] $end
$var wire 1 G' \p1|reg5|ALT_INV_Q\ [7] $end
$var wire 1 H' \p1|reg5|ALT_INV_Q\ [6] $end
$var wire 1 I' \p1|reg5|ALT_INV_Q\ [5] $end
$var wire 1 J' \p1|reg5|ALT_INV_Q\ [4] $end
$var wire 1 K' \p1|reg5|ALT_INV_Q\ [3] $end
$var wire 1 L' \p1|reg5|ALT_INV_Q\ [2] $end
$var wire 1 M' \p1|reg5|ALT_INV_Q\ [1] $end
$var wire 1 N' \p1|reg5|ALT_INV_Q\ [0] $end
$var wire 1 O' \p1|reg4|ALT_INV_Q\ [8] $end
$var wire 1 P' \p1|reg4|ALT_INV_Q\ [7] $end
$var wire 1 Q' \p1|reg4|ALT_INV_Q\ [6] $end
$var wire 1 R' \p1|reg4|ALT_INV_Q\ [5] $end
$var wire 1 S' \p1|reg4|ALT_INV_Q\ [4] $end
$var wire 1 T' \p1|reg4|ALT_INV_Q\ [3] $end
$var wire 1 U' \p1|reg4|ALT_INV_Q\ [2] $end
$var wire 1 V' \p1|reg4|ALT_INV_Q\ [1] $end
$var wire 1 W' \p1|reg4|ALT_INV_Q\ [0] $end
$var wire 1 X' \p1|reg6|ALT_INV_Q\ [8] $end
$var wire 1 Y' \p1|reg6|ALT_INV_Q\ [7] $end
$var wire 1 Z' \p1|reg6|ALT_INV_Q\ [6] $end
$var wire 1 [' \p1|reg6|ALT_INV_Q\ [5] $end
$var wire 1 \' \p1|reg6|ALT_INV_Q\ [4] $end
$var wire 1 ]' \p1|reg6|ALT_INV_Q\ [3] $end
$var wire 1 ^' \p1|reg6|ALT_INV_Q\ [2] $end
$var wire 1 _' \p1|reg6|ALT_INV_Q\ [1] $end
$var wire 1 `' \p1|reg6|ALT_INV_Q\ [0] $end
$var wire 1 a' \p1|mux0|ALT_INV_y[2]~23_combout\ $end
$var wire 1 b' \ALT_INV_DIN[2]~2_combout\ $end
$var wire 1 c' \u1|r0|ALT_INV_Q\ [8] $end
$var wire 1 d' \u1|r0|ALT_INV_Q\ [7] $end
$var wire 1 e' \u1|r0|ALT_INV_Q\ [6] $end
$var wire 1 f' \u1|r0|ALT_INV_Q\ [5] $end
$var wire 1 g' \u1|r0|ALT_INV_Q\ [4] $end
$var wire 1 h' \u1|r0|ALT_INV_Q\ [3] $end
$var wire 1 i' \u1|r0|ALT_INV_Q\ [2] $end
$var wire 1 j' \u1|r0|ALT_INV_Q\ [1] $end
$var wire 1 k' \u1|r0|ALT_INV_Q\ [0] $end
$var wire 1 l' \p1|reg0|ALT_INV_Q\ [8] $end
$var wire 1 m' \p1|reg0|ALT_INV_Q\ [7] $end
$var wire 1 n' \p1|reg0|ALT_INV_Q\ [6] $end
$var wire 1 o' \p1|reg0|ALT_INV_Q\ [5] $end
$var wire 1 p' \p1|reg0|ALT_INV_Q\ [4] $end
$var wire 1 q' \p1|reg0|ALT_INV_Q\ [3] $end
$var wire 1 r' \p1|reg0|ALT_INV_Q\ [2] $end
$var wire 1 s' \p1|reg0|ALT_INV_Q\ [1] $end
$var wire 1 t' \p1|reg0|ALT_INV_Q\ [0] $end
$var wire 1 u' \p1|mux0|ALT_INV_y[2]~22_combout\ $end
$var wire 1 v' \p1|reg2|ALT_INV_Q\ [8] $end
$var wire 1 w' \p1|reg2|ALT_INV_Q\ [7] $end
$var wire 1 x' \p1|reg2|ALT_INV_Q\ [6] $end
$var wire 1 y' \p1|reg2|ALT_INV_Q\ [5] $end
$var wire 1 z' \p1|reg2|ALT_INV_Q\ [4] $end
$var wire 1 {' \p1|reg2|ALT_INV_Q\ [3] $end
$var wire 1 |' \p1|reg2|ALT_INV_Q\ [2] $end
$var wire 1 }' \p1|reg2|ALT_INV_Q\ [1] $end
$var wire 1 ~' \p1|reg2|ALT_INV_Q\ [0] $end
$var wire 1 !( \p1|reg1|ALT_INV_Q\ [8] $end
$var wire 1 "( \p1|reg1|ALT_INV_Q\ [7] $end
$var wire 1 #( \p1|reg1|ALT_INV_Q\ [6] $end
$var wire 1 $( \p1|reg1|ALT_INV_Q\ [5] $end
$var wire 1 %( \p1|reg1|ALT_INV_Q\ [4] $end
$var wire 1 &( \p1|reg1|ALT_INV_Q\ [3] $end
$var wire 1 '( \p1|reg1|ALT_INV_Q\ [2] $end
$var wire 1 (( \p1|reg1|ALT_INV_Q\ [1] $end
$var wire 1 )( \p1|reg1|ALT_INV_Q\ [0] $end
$var wire 1 *( \p1|reg3|ALT_INV_Q\ [8] $end
$var wire 1 +( \p1|reg3|ALT_INV_Q\ [7] $end
$var wire 1 ,( \p1|reg3|ALT_INV_Q\ [6] $end
$var wire 1 -( \p1|reg3|ALT_INV_Q\ [5] $end
$var wire 1 .( \p1|reg3|ALT_INV_Q\ [4] $end
$var wire 1 /( \p1|reg3|ALT_INV_Q\ [3] $end
$var wire 1 0( \p1|reg3|ALT_INV_Q\ [2] $end
$var wire 1 1( \p1|reg3|ALT_INV_Q\ [1] $end
$var wire 1 2( \p1|reg3|ALT_INV_Q\ [0] $end
$var wire 1 3( \p1|mux0|ALT_INV_y[2]~21_combout\ $end
$var wire 1 4( \p1|mux0|ALT_INV_y[0]~20_combout\ $end
$var wire 1 5( \ALT_INV_DIN[0]~1_combout\ $end
$var wire 1 6( \p1|mux0|ALT_INV_y[0]~19_combout\ $end
$var wire 1 7( \p1|mux0|ALT_INV_y[0]~18_combout\ $end
$var wire 1 8( \p1|mux0|ALT_INV_y[3]~17_combout\ $end
$var wire 1 9( \p1|mux0|ALT_INV_y[1]~16_combout\ $end
$var wire 1 :( \p1|mux0|ALT_INV_y[1]~15_combout\ $end
$var wire 1 ;( \p1|mux0|ALT_INV_y[1]~14_combout\ $end
$var wire 1 <( \p1|mux0|ALT_INV_y[1]~13_combout\ $end
$var wire 1 =( \p1|mux0|ALT_INV_y[1]~12_combout\ $end
$var wire 1 >( \p1|mux0|ALT_INV_y[1]~11_combout\ $end
$var wire 1 ?( \p1|mux0|ALT_INV_y[1]~10_combout\ $end
$var wire 1 @( \p1|mux0|ALT_INV_y[1]~9_combout\ $end
$var wire 1 A( \p1|mux0|ALT_INV_y[1]~8_combout\ $end
$var wire 1 B( \p1|fsm|ALT_INV_Selector8~2_combout\ $end
$var wire 1 C( \p1|fsm|ALT_INV_Selector8~1_combout\ $end
$var wire 1 D( \p1|decX|ALT_INV_Mux0~7_combout\ $end
$var wire 1 E( \p1|dexY|ALT_INV_Mux0~0_combout\ $end
$var wire 1 F( \p1|fsm|ALT_INV_y_Q.T0~q\ $end
$var wire 1 G( \p1|mux0|ALT_INV_y[1]~7_combout\ $end
$var wire 1 H( \p1|fsm|ALT_INV_Selector1~2_combout\ $end
$var wire 1 I( \p1|fsm|ALT_INV_Selector1~1_combout\ $end
$var wire 1 J( \p1|fsm|ALT_INV_Selector1~0_combout\ $end
$var wire 1 K( \p1|decX|ALT_INV_Mux0~6_combout\ $end
$var wire 1 L( \p1|mux0|ALT_INV_y[1]~6_combout\ $end
$var wire 1 M( \p1|fsm|ALT_INV_y_Q.T3~q\ $end
$var wire 1 N( \ALT_INV_DIN[3]~0_combout\ $end
$var wire 1 O( \p1|mux0|ALT_INV_y[3]~5_combout\ $end
$var wire 1 P( \p1|mux0|ALT_INV_y[1]~4_combout\ $end
$var wire 1 Q( \p1|mux0|ALT_INV_y[1]~3_combout\ $end
$var wire 1 R( \p1|fsm|ALT_INV_Selector2~3_combout\ $end
$var wire 1 S( \p1|fsm|ALT_INV_Selector2~2_combout\ $end
$var wire 1 T( \p1|fsm|ALT_INV_Selector2~1_combout\ $end
$var wire 1 U( \p1|fsm|ALT_INV_Selector2~0_combout\ $end
$var wire 1 V( \p1|decX|ALT_INV_Mux0~5_combout\ $end
$var wire 1 W( \p1|fsm|ALT_INV_Selector4~2_combout\ $end
$var wire 1 X( \p1|fsm|ALT_INV_Selector4~1_combout\ $end
$var wire 1 Y( \p1|fsm|ALT_INV_Selector4~0_combout\ $end
$var wire 1 Z( \p1|decX|ALT_INV_Mux0~4_combout\ $end
$var wire 1 [( \p1|fsm|ALT_INV_Selector3~1_combout\ $end
$var wire 1 \( \p1|fsm|ALT_INV_Selector3~0_combout\ $end
$var wire 1 ]( \p1|decX|ALT_INV_Mux0~3_combout\ $end
$var wire 1 ^( \p1|mux0|ALT_INV_y[3]~2_combout\ $end
$var wire 1 _( \p1|mux0|ALT_INV_y[1]~1_combout\ $end
$var wire 1 `( \p1|mux0|ALT_INV_y[1]~0_combout\ $end
$var wire 1 a( \p1|fsm|ALT_INV_Selector7~3_combout\ $end
$var wire 1 b( \p1|fsm|ALT_INV_Selector7~2_combout\ $end
$var wire 1 c( \p1|fsm|ALT_INV_Selector7~1_combout\ $end
$var wire 1 d( \p1|fsm|ALT_INV_Selector7~0_combout\ $end
$var wire 1 e( \p1|decX|ALT_INV_Mux0~2_combout\ $end
$var wire 1 f( \p1|fsm|ALT_INV_Selector6~2_combout\ $end
$var wire 1 g( \p1|fsm|ALT_INV_Selector6~1_combout\ $end
$var wire 1 h( \p1|fsm|ALT_INV_Selector6~0_combout\ $end
$var wire 1 i( \p1|decX|ALT_INV_Mux0~1_combout\ $end
$var wire 1 j( \p1|fsm|ALT_INV_Selector5~4_combout\ $end
$var wire 1 k( \p1|fsm|ALT_INV_Selector8~0_combout\ $end
$var wire 1 l( \p1|fsm|ALT_INV_y_Q.T2~q\ $end
$var wire 1 m( \p1|fsm|ALT_INV_Selector5~3_combout\ $end
$var wire 1 n( \p1|fsm|ALT_INV_DoutIn~0_combout\ $end
$var wire 1 o( \p1|fsm|ALT_INV_Selector5~2_combout\ $end
$var wire 1 p( \p1|fsm|ALT_INV_Selector5~1_combout\ $end
$var wire 1 q( \p1|fsm|ALT_INV_y_Q.T1~q\ $end
$var wire 1 r( \p1|ir0|ALT_INV_Q\ [8] $end
$var wire 1 s( \p1|ir0|ALT_INV_Q\ [7] $end
$var wire 1 t( \p1|ir0|ALT_INV_Q\ [6] $end
$var wire 1 u( \p1|ir0|ALT_INV_Q\ [5] $end
$var wire 1 v( \p1|ir0|ALT_INV_Q\ [4] $end
$var wire 1 w( \p1|ir0|ALT_INV_Q\ [3] $end
$var wire 1 x( \p1|ir0|ALT_INV_Q\ [2] $end
$var wire 1 y( \p1|ir0|ALT_INV_Q\ [1] $end
$var wire 1 z( \p1|ir0|ALT_INV_Q\ [0] $end
$var wire 1 {( \p1|fsm|ALT_INV_Selector5~0_combout\ $end
$var wire 1 |( \p1|fsm|ALT_INV_Mux3~0_combout\ $end
$var wire 1 }( \p1|fsm|ALT_INV_Equal0~1_combout\ $end
$var wire 1 ~( \p1|fsm|ALT_INV_Equal0~0_combout\ $end
$var wire 1 !) \p1|decX|ALT_INV_Mux0~0_combout\ $end
$var wire 1 ") \ALT_INV_sw[5]~input_o\ $end
$var wire 1 #) \ALT_INV_sw[1]~input_o\ $end
$var wire 1 $) \ALT_INV_sw[0]~input_o\ $end
$var wire 1 %) \p1|mux0|ALT_INV_y[1]~42_combout\ $end
$var wire 1 &) \p1|regA|ALT_INV_Q\ [8] $end
$var wire 1 ') \p1|regA|ALT_INV_Q\ [7] $end
$var wire 1 () \p1|regA|ALT_INV_Q\ [6] $end
$var wire 1 )) \p1|regA|ALT_INV_Q\ [5] $end
$var wire 1 *) \p1|regA|ALT_INV_Q\ [4] $end
$var wire 1 +) \p1|regA|ALT_INV_Q\ [3] $end
$var wire 1 ,) \p1|regA|ALT_INV_Q\ [2] $end
$var wire 1 -) \p1|regA|ALT_INV_Q\ [1] $end
$var wire 1 .) \p1|regA|ALT_INV_Q\ [0] $end
$var wire 1 /) \p1|fsm|ALT_INV_Mux28~0_combout\ $end
$var wire 1 0) \p1|fsm|ALT_INV_Selector0~0_combout\ $end
$var wire 1 1) \p1|pc0|ALT_INV_v[3]~0_combout\ $end
$var wire 1 2) \p1|fsm|ALT_INV_Mux14~0_combout\ $end
$var wire 1 3) \p1|fsm|ALT_INV_Selector10~1_combout\ $end
$var wire 1 4) \p1|fsm|ALT_INV_Selector10~0_combout\ $end
$var wire 1 5) \ff0|ALT_INV_Q~q\ $end
$var wire 1 6) \p1|mux0|ALT_INV_y[6]~41_combout\ $end
$var wire 1 7) \ALT_INV_DIN[6]~8_combout\ $end
$var wire 1 8) \p1|mux0|ALT_INV_y[6]~40_combout\ $end
$var wire 1 9) \p1|mux0|ALT_INV_y[6]~39_combout\ $end
$var wire 1 :) \p1|mux0|ALT_INV_y[5]~38_combout\ $end
$var wire 1 ;) \ALT_INV_DIN[5]~7_combout\ $end
$var wire 1 <) \p1|mux0|ALT_INV_y[5]~37_combout\ $end
$var wire 1 =) \p1|mux0|ALT_INV_y[5]~36_combout\ $end
$var wire 1 >) \p1|mux0|ALT_INV_y[4]~35_combout\ $end
$var wire 1 ?) \ALT_INV_DIN[4]~6_combout\ $end
$var wire 1 @) \p1|mux0|ALT_INV_y[4]~34_combout\ $end
$var wire 1 A) \p1|mux0|ALT_INV_y[4]~33_combout\ $end
$var wire 1 B) \p1|mux0|ALT_INV_y[8]~32_combout\ $end
$var wire 1 C) \ALT_INV_DIN[8]~5_combout\ $end
$var wire 1 D) \p1|mux0|ALT_INV_y[8]~31_combout\ $end
$var wire 1 E) \p1|mux0|ALT_INV_y[8]~30_combout\ $end
$var wire 1 F) \p1|mux0|ALT_INV_y[7]~29_combout\ $end
$var wire 1 G) \ALT_INV_DIN[7]~4_combout\ $end
$var wire 1 H) \p1|mux0|ALT_INV_y[7]~28_combout\ $end
$var wire 1 I) \p1|mux0|ALT_INV_y[7]~27_combout\ $end
$var wire 1 J) \p1|mux0|ALT_INV_y[1]~26_combout\ $end
$var wire 1 K) \ALT_INV_DIN[1]~3_combout\ $end
$var wire 1 L) \p1|mux0|ALT_INV_y[1]~25_combout\ $end
$var wire 1 M) \p1|mux0|ALT_INV_y[1]~24_combout\ $end
$var wire 1 N) \p1|fsm|ALT_INV_y_Q.T1~DUPLICATE_q\ $end
$var wire 1 O) \p1|ir0|ALT_INV_Q[2]~DUPLICATE_q\ $end
$var wire 1 P) \p1|ir0|ALT_INV_Q[7]~DUPLICATE_q\ $end
$var wire 1 Q) \p1|ir0|ALT_INV_Q[8]~DUPLICATE_q\ $end
$var wire 1 R) \p1|regAddr|ALT_INV_Q[7]~DUPLICATE_q\ $end
$var wire 1 S) \u0|r1|ALT_INV_Q[0]~DUPLICATE_q\ $end
$var wire 1 T) \u0|r2|ALT_INV_Q[0]~DUPLICATE_q\ $end
$var wire 1 U) \u0|r2|ALT_INV_Q[3]~DUPLICATE_q\ $end
$var wire 1 V) \u0|r5|ALT_INV_Q[0]~DUPLICATE_q\ $end
$var wire 1 W) \u0|r5|ALT_INV_Q[2]~DUPLICATE_q\ $end
$var wire 1 X) \p1|regG|ALT_INV_Q[4]~DUPLICATE_q\ $end
$var wire 1 Y) \p1|regG|ALT_INV_Q[3]~DUPLICATE_q\ $end
$var wire 1 Z) \p1|regG|ALT_INV_Q[1]~DUPLICATE_q\ $end
$var wire 1 [) \p1|regG|ALT_INV_Q[8]~DUPLICATE_q\ $end
$var wire 1 \) \p1|regG|ALT_INV_Q[6]~DUPLICATE_q\ $end
$var wire 1 ]) \p1|regG|ALT_INV_Q[5]~DUPLICATE_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0L
0_
0`
1a
xb
1c
1d
1e
1f
1g
1h
0i
0j
0k
xy!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
1/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
1:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
1F"
1G"
0H"
0I"
0J"
0K"
0L"
1M"
0N"
1O"
0P"
0Q"
0R"
1S"
0T"
0U"
1V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
1g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
1p"
1q"
0r"
1s"
1t"
0u"
1v"
1w"
1x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
1$#
1%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
1/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
1F#
0G#
0H#
0I#
0J#
1K#
0L#
1M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
16$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
1?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
1I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
1R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
1[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
1d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
1#'
1E'
1a'
1b'
1u'
13(
14(
15(
16(
17(
18(
09(
1:(
0;(
0<(
0=(
0>(
0?(
1@(
1A(
1B(
1C(
1D(
1E(
1F(
0G(
0H(
1I(
0J(
0K(
1L(
1M(
1N(
1O(
0P(
1Q(
1R(
1S(
1T(
0U(
1V(
1W(
1X(
1Y(
1Z(
1[(
1\(
1](
1^(
0_(
1`(
1a(
1b(
1c(
1d(
1e(
1f(
1g(
1h(
1i(
1j(
1k(
1l(
1m(
1n(
1o(
1p(
1q(
1{(
0|(
0}(
0~(
1!)
1")
0#)
1$)
1%)
1/)
10)
11)
12)
03)
14)
15)
16)
17)
18)
19)
1:)
1;)
1<)
1=)
1>)
1?)
1@)
1A)
1B)
1C)
1D)
1E)
1F)
1G)
1H)
1I)
1J)
1K)
1L)
1M)
1N)
1O)
1P)
1Q)
1R)
1S)
1T)
1U)
1V)
1W)
1X)
1Y)
1Z)
1[)
1\)
1])
0V
0W
0X
0Y
0Z
1[
0\
1]
0^
0E
0F
0G
0H
0I
0J
1K
0>
0?
0@
0A
0B
0C
1D
07
08
09
0:
0;
0<
1=
00
01
02
03
04
05
16
0)
0*
0+
0,
0-
0.
1/
0"
0#
0$
0%
0&
0'
1(
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0l
0m
0n
0o
0p
1q
0r
1s
0t
0u
0v
0w
0x
0y
0z
1{
0|
0}
0~
0!!
0"!
0#!
1$!
0%!
0&!
0'!
0(!
0)!
0*!
1+!
0,!
0-!
0.!
0/!
00!
01!
12!
03!
04!
05!
06!
07!
08!
19!
0:!
0;!
0<!
0=!
0>!
0?!
1@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
1]&
1^&
1_&
1`&
1a&
1b&
1c&
1d&
1e&
1f&
1g&
1h&
1i&
1j&
1k&
1l&
1m&
1n&
1o&
1p&
1q&
1r&
1s&
1t&
1u&
1v&
1w&
1x&
1y&
xz&
1{&
x|&
1}&
1~&
1!'
1"'
1$'
1%'
x&'
x''
x('
x)'
1*'
1+'
1,'
1-'
1.'
1/'
10'
11'
12'
13'
14'
15'
16'
17'
18'
19'
1:'
1;'
1<'
1='
1>'
1?'
1@'
1A'
1B'
1C'
1D'
1F'
1G'
1H'
1I'
1J'
1K'
1L'
1M'
1N'
1O'
1P'
1Q'
1R'
1S'
1T'
1U'
1V'
1W'
1X'
1Y'
1Z'
1['
1\'
1]'
1^'
1_'
1`'
1c'
1d'
1e'
1f'
1g'
1h'
1i'
1j'
1k'
1l'
1m'
1n'
1o'
1p'
1q'
1r'
1s'
1t'
1v'
1w'
1x'
1y'
1z'
1{'
1|'
1}'
1~'
1!(
1"(
1#(
1$(
1%(
1&(
1'(
1((
1)(
1*(
1+(
1,(
1-(
1.(
1/(
10(
11(
12(
1r(
1s(
1t(
1u(
1v(
1w(
1x(
1y(
1z(
1&)
1')
1()
1))
1*)
1+)
1,)
1-)
1.)
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
$end
#10000
1!
1k
1z!
1{!
#10001
1r!
1+%
0h&
1p#
07)
#20000
0!
1L
1_
0k
1j
1i
1!"
1}!
0z!
0{!
1~!
#30000
1!
1k
1z!
1{!
1""
1P&
1R&
0j'
0h'
05)
1v#
1x#
04)
0%#
13)
1&#
#40000
0!
0k
0z!
0{!
#50000
1!
1k
1z!
1{!
1y$
1w#
1y#
0F(
0e&
0$#
1'#
1G#
0/"
1Q"
0x#
14)
0B(
07(
1(#
1H#
0v"
1%#
03)
1=(
06(
1I#
0w"
0&#
19(
04(
1-"
0I#
1a#
06)
14(
0-"
1'"
1X#
1Z#
1[#
1^#
#60000
0!
0k
0z!
0{!
#70000
1!
1k
1z!
1{!
0y#
1z#
#80000
0!
0k
0z!
0{!
#90000
1!
1k
1z!
1{!
1T"
1~%
0z#
1{#
0N)
0t(
0q(
1P"
0V"
1/"
0%#
1*$
13)
1|(
0E'
0Q"
1&#
1B(
1v"
0=(
1w"
09(
1I#
0a#
16)
04(
1-"
0'"
0X#
0Z#
0[#
0^#
#100000
0!
0k
0z!
0{!
#110000
1!
1k
1z!
1{!
1`%
0T"
0y$
1x$
0{#
1+$
0l(
1N)
0d&
1e&
1q(
0,'
1d!
1$#
0'#
0G#
0(#
1)#
1/$
0/"
1Q"
1%#
0*$
03)
0B(
0M)
17(
1*#
1(#
0)#
0H#
10$
0v"
0&#
0*#
1=(
0L)
16(
0I#
11$
0w"
19(
0J)
14(
0-"
1,$
1.$
12$
1a#
01$
1J)
06)
1'"
1X#
1Z#
1[#
1^#
0,$
0.$
02$
#120000
0!
0k
0z!
0{!
#130000
1!
1k
1z!
1{!
1("
0+$
1l(
0M(
10"
0v#
0:(
1z"
#130001
0r!
1v!
1x!
0+%
1/%
11%
0n&
0l&
1h&
0p#
1C#
1J#
05(
0b'
17)
0a#
1A#
1I#
04(
0a'
16)
0'"
0X#
0Z#
0[#
0^#
14"
1N"
1@"
1>#
1-"
#140000
0!
0k
0z!
0{!
#150000
1!
1k
1z!
1{!
0("
1H&
1J&
0w#
1F(
0t'
0r'
1M(
00"
1/"
0Q"
1v#
1x#
04)
1B(
1:(
0z"
1v"
0%#
13)
0=(
1w"
1&#
09(
0A#
0I#
11$
0J)
14(
1a'
04"
0N"
0@"
0>#
0-"
1,$
1.$
12$
#160000
0!
0k
0z!
0{!
#170000
1!
1k
1z!
1{!
0`%
1_%
1y$
1w#
1y#
0F(
0e&
0+'
1,'
0d!
1c!
0$#
1'#
1G#
0/"
1Q"
0x#
14)
0B(
07(
0(#
1)#
1H#
0v"
1%#
1*#
03)
1=(
06(
1I#
0w"
0&#
19(
04(
1-"
1A#
01$
1J)
0a'
14"
1N"
1@"
1>#
0,$
0.$
02$
#180000
0!
0k
0z!
0{!
#190000
1!
1k
1z!
1{!
0y#
1z#
#190001
1r!
1s!
1u!
0v!
0x!
1+%
1,%
1.%
0/%
01%
1n&
1l&
0k&
0i&
0h&
1p#
1;#
15#
0C#
0J#
15(
1b'
0N(
0;)
07)
1a#
1V#
1:#
0A#
0I#
14(
1a'
08(
0:)
06)
1'"
1X#
1Z#
1[#
1^#
1A"
1L"
1P#
1Q#
18"
16#
18#
04"
0N"
0@"
0>#
0-"
#200000
0!
0k
0z!
0{!
#210000
1!
1k
1z!
1{!
1#&
1T"
1!&
0z#
1{#
0N)
0u(
0q(
0w(
1k"
0x"
1/"
0Q"
0%#
1*$
13)
1B(
1K(
0i(
1v"
1&#
0=(
1w"
09(
0:#
1I#
0V#
0a#
11$
0J)
16)
1:)
04(
18(
08"
06#
08#
1-"
0A"
0L"
0P#
0Q#
0'"
0X#
0Z#
0[#
0^#
1,$
1.$
12$
#220000
0!
0k
0z!
0{!
#230000
1!
1k
1z!
1{!
1`%
0T"
0y$
0x$
1w$
0{#
1+$
0l(
1N)
0c&
1d&
1e&
1q(
0,'
1d!
1$#
0'#
0G#
1(#
0)#
0/$
0*#
1+#
1?#
0/"
1Q"
1%#
0*$
03)
0B(
03(
1M)
17(
1,#
1*#
0+#
0(#
0H#
00$
1@#
0v"
0&#
0,#
1=(
0u'
1L)
16(
0I#
01$
1A#
0w"
19(
0a'
1J)
14(
0-"
0,$
0.$
02$
14"
1N"
1@"
1>#
1:#
0A#
1V#
1a#
06)
0:)
1a'
08(
18"
16#
18#
04"
0N"
0@"
0>#
1A"
1L"
1P#
1Q#
1'"
1X#
1Z#
1[#
1^#
#240000
0!
0k
0z!
0{!
#250000
1!
1k
1z!
1{!
1("
0+$
1l(
0M(
10"
0v#
0:(
1"#
#250001
1p!
0r!
0s!
0u!
1v!
1x!
1)%
0+%
0,%
0.%
1/%
11%
0n&
0l&
1k&
1i&
1h&
0f&
1s#
0p#
0;#
05#
1C#
1J#
05(
0b'
1N(
1;)
17)
0C)
1o#
0a#
0V#
0:#
1A#
1I#
04(
0a'
18(
1:)
16)
0B)
1&"
1C"
1d#
1j#
1l#
1m#
0'"
0X#
0Z#
0[#
0^#
0A"
0L"
0P#
0Q#
08"
06#
08#
14"
1N"
1@"
1>#
1-"
#260000
0!
0k
0z!
0{!
#270000
1!
1k
1z!
1{!
0("
1y%
1{%
1s%
0w#
1F(
0F'
0N'
0L'
1M(
00"
1/"
0Q"
1v#
1x#
04)
1B(
1:(
0"#
1v"
0%#
13)
0=(
1w"
1&#
09(
0I#
0o#
1B)
14(
0-"
0&"
0C"
0d#
0j#
0l#
0m#
#280000
0!
0k
0z!
0{!
#290000
1!
1k
1z!
1{!
0`%
0_%
1y$
1^%
1w#
1y#
0F(
0*'
0e&
1+'
1,'
0d!
0c!
1b!
0$#
1'#
1G#
0/"
1Q"
0x#
14)
0B(
07(
1(#
1H#
0v"
1%#
03)
1=(
06(
1I#
0w"
0&#
19(
04(
1-"
1o#
0B)
1&"
1C"
1d#
1j#
1l#
1m#
#300000
0!
0k
0z!
0{!
#310000
1!
1k
1z!
1{!
0y#
1z#
#310001
1r!
1+%
0h&
1p#
07)
1a#
06)
1'"
1X#
1Z#
1[#
1^#
#320000
0!
0k
0z!
0{!
#330000
1!
1k
1z!
1{!
1|%
0#&
1$&
1T"
0!&
1D#
1&&
1t#
0z#
1{#
0N)
0Q)
0z(
0O)
1u(
0q(
0x(
1w(
0r(
0P"
0S"
1d"
0k"
1x"
1U"
1V"
1X"
0K#
1/"
11"
0Q"
1*$
1B(
01)
1J(
0n(
0|(
0p(
0K(
1i(
0{(
1U(
1E'
1Q"
1o"
1v"
0=(
0h(
0B(
0v"
0p"
1u"
0/#
11#
1w"
09(
0`(
1_(
0A(
1G(
1=(
0w"
1v"
1k#
0a#
0o#
1B)
16)
0E)
0=(
19(
1a#
1o#
1w"
1n#
0'"
0X#
0Z#
0[#
0^#
0&"
0C"
0d#
0j#
0l#
0m#
0D)
09(
0B)
06)
1'"
1X#
1Z#
1[#
1^#
1&"
1C"
1d#
1j#
1l#
1m#
0a#
16)
0'"
0X#
0Z#
0[#
0^#
#340000
0!
0k
0z!
0{!
#350000
1!
1k
1z!
1{!
1`%
0T"
1X%
0{#
1+$
0l(
1N)
0$'
1q(
0,'
1d!
0U"
0/"
01"
0*$
1>"
1q#
0k(
11)
1p(
0o"
1L#
0I(
1h(
1p"
0u"
1/#
01#
0M#
1H(
1`(
0_(
1A(
0G(
0v"
0k#
1N#
0%)
1E)
1=(
0n#
0o#
1B)
1D)
0&"
0C"
0d#
0j#
0l#
0m#
#360000
0!
0k
0z!
0{!
#370000
1!
1k
1z!
1{!
1("
1U%
1W%
1r#
0+$
1l(
0#'
0"'
0~&
0M(
1]!
1[!
0v#
1l$
1>$
1H$
13$
0>"
0q#
1k(
0L#
1I(
1M#
0H(
0w"
0N#
1%)
19(
1a#
1o#
0B)
06)
1'"
1X#
1Z#
1[#
1^#
1&"
1C"
1d#
1j#
1l#
1m#
#370001
0p!
0r!
0v!
0x!
0)%
0+%
0/%
01%
1n&
1l&
1h&
1f&
0s#
0p#
0C#
0J#
15(
1b'
17)
1C)
0o#
0a#
0A#
0I#
14(
1a'
16)
1B)
0&"
0C"
0d#
0j#
0l#
0m#
0'"
0X#
0Z#
0[#
0^#
04"
0N"
0@"
0>#
0-"
#380000
0!
0k
0z!
0{!
#390000
1!
1k
1z!
1{!
0("
0r#
0w#
14$
15$
17%
19%
0D'
0B'
0V)
0W)
1F(
1#'
1M(
03$
1/"
0Q"
1v#
1x#
06$
1;$
18$
04)
1B(
1v"
0%#
13)
0=(
1y
1v
0{
1w"
1&#
0K
1I
1F
09(
1A#
1I#
04(
0a'
14"
1N"
1@"
1>#
1-"
#400000
0!
0k
0z!
0{!
#410000
1!
1k
1z!
1{!
0y$
1x$
0X%
1w#
1y#
0F(
1$'
0d&
1e&
1$#
0'#
0G#
0(#
1)#
1/$
0/"
1Q"
0x#
14)
0B(
0M)
17(
0*#
1+#
1(#
0)#
0H#
10$
0v"
1%#
1*#
0+#
1,#
03)
1=(
0L)
16(
0I#
11$
0w"
0&#
0,#
19(
0J)
14(
0-"
1,$
1.$
12$
0A#
01$
1J)
1a'
04"
0N"
0@"
0>#
0,$
0.$
02$
#420000
0!
0k
0z!
0{!
#430000
1!
1k
1z!
1{!
0y#
1z#
#440000
0!
0k
0z!
0{!
#450000
1!
1k
1z!
1{!
0|%
0$&
1T"
0D#
0&&
0~%
0t#
0z#
1{#
0N)
1Q)
1t(
1z(
1O)
0q(
1x(
1r(
1S"
0d"
1U"
0X"
1K#
11"
1u#
00)
01)
0J(
1n(
0p(
1{(
0U(
0M#
1z"
0v#
1H(
1w"
1N#
0%)
09(
1A#
1I#
04(
0a'
14"
1N"
1@"
1>#
1-"
#460000
0!
0k
0z!
0{!
#470000
1!
1k
1z!
1{!
0T"
0w#
0{#
1N)
1F(
1q(
0U"
1x#
1/"
01"
0Q"
0u#
10)
1B(
11)
04)
1p(
1M#
0%#
0z"
0q"
1v"
1v#
0=(
1;(
13)
0H(
1q"
1&#
0N#
0w"
19(
1%)
0;(
1w"
0A#
0I#
14(
1a'
09(
1A#
11$
04"
0N"
0@"
0>#
0-"
0J)
0a'
14"
1N"
1@"
1>#
1,$
1.$
12$
#480000
0!
0k
0z!
0{!
#490000
1!
1k
1z!
1{!
0`%
1_%
1y$
1w#
1y#
0F(
0e&
0+'
1,'
0d!
1c!
0$#
1'#
1G#
0/"
1Q"
0x#
14)
0B(
07(
0(#
1)#
1H#
0v"
1%#
0*#
1+#
03)
1=(
06(
1I#
0w"
0&#
1,#
19(
04(
1-"
0A#
0I#
01$
1J)
14(
1a'
04"
0N"
0@"
0>#
0-"
0,$
0.$
02$
#500000
0!
0k
0z!
0{!
#510000
1!
1k
1z!
1{!
0y#
1z#
#520000
0!
0k
0z!
0{!
#530000
1!
1k
1z!
1{!
1T"
0z#
1{#
0N)
0q(
1U"
11"
1u#
00)
01)
0p(
0M#
1z"
0v#
1H(
1w"
1N#
0%)
09(
1A#
1I#
04(
0a'
14"
1N"
1@"
1>#
1-"
#540000
0!
0k
0z!
0{!
#550000
1!
1k
1z!
1{!
0T"
0w#
0{#
1N)
1F(
1q(
0U"
1x#
1/"
01"
0Q"
0u#
10)
1B(
11)
04)
1p(
1M#
0%#
0z"
0q"
1v"
1v#
0=(
1;(
13)
0H(
1q"
1&#
0N#
0w"
19(
1%)
0;(
1w"
0A#
0I#
14(
1a'
09(
1A#
1I#
11$
04"
0N"
0@"
0>#
0-"
0J)
04(
0a'
14"
1N"
1@"
1>#
1-"
1,$
1.$
12$
#560000
0!
0k
0z!
0{!
#570000
1!
1k
1z!
1{!
1`%
0y$
0x$
0w$
1v$
1w#
1y#
0F(
0b&
1c&
1d&
1e&
0,'
1d!
1$#
0'#
0G#
1(#
0)#
0/$
1*#
0+#
0?#
0,#
1-#
17#
0/"
1Q"
0x#
14)
0B(
0^(
13(
1M)
17(
1.#
1,#
0-#
0*#
0(#
0H#
00$
0@#
19#
0v"
1%#
0.#
03)
1=(
0O(
1u'
1L)
16(
0I#
01$
0A#
1:#
0w"
0&#
19(
08(
1a'
1J)
14(
0-"
0,$
0.$
02$
04"
0N"
0@"
0>#
18"
16#
18#
0:#
18(
08"
06#
08#
#580000
0!
0k
0z!
0{!
#590000
1!
1k
1z!
1{!
0y#
1z#
#600000
0!
0k
0z!
0{!
#610000
1!
1k
1z!
1{!
1T"
0z#
1{#
0N)
0q(
1U"
11"
1u#
00)
01)
0p(
0M#
1z"
0v#
1H(
1w"
1N#
0%)
09(
1A#
1I#
04(
0a'
14"
1N"
1@"
1>#
1-"
#620000
0!
0k
0z!
0{!
#630000
1!
1k
1z!
1{!
0T"
0w#
0{#
1N)
1F(
1q(
0U"
1x#
1/"
01"
0Q"
0u#
10)
1B(
11)
04)
1p(
1M#
0%#
0z"
0q"
1v"
1v#
0=(
1;(
13)
0H(
1q"
1&#
0N#
0w"
19(
1%)
0;(
1w"
0A#
0I#
14(
1a'
09(
1:#
04"
0N"
0@"
0>#
0-"
08(
18"
16#
18#
#640000
0!
0k
0z!
0{!
#650000
1!
1k
1z!
1{!
0`%
0_%
1y$
1]%
0^%
1w#
1y#
0F(
1*'
0e&
1+'
1,'
0d!
0c!
0b!
1a!
0$#
1'#
1G#
0/"
1Q"
0x#
14)
0B(
07(
1(#
1H#
0v"
1%#
03)
1=(
06(
1I#
0w"
0&#
19(
04(
1-"
0:#
0I#
14(
18(
08"
06#
08#
0-"
#660000
0!
0k
0z!
0{!
#670000
1!
1k
1z!
1{!
0y#
1z#
#680000
0!
0k
0z!
0{!
#690000
1!
1k
1z!
1{!
1T"
0z#
1{#
0N)
0q(
1U"
11"
1u#
00)
01)
0p(
0M#
1z"
0v#
1H(
1w"
1N#
0%)
09(
1A#
1I#
04(
0a'
14"
1N"
1@"
1>#
1-"
#700000
0!
0k
0z!
0{!
#710000
1!
1k
1z!
1{!
0T"
0w#
0{#
1N)
1F(
1q(
0U"
1x#
1/"
01"
0Q"
0u#
10)
1B(
11)
04)
1p(
1M#
0%#
0z"
0q"
1v"
1v#
0=(
1;(
13)
0H(
1q"
1&#
0N#
0w"
19(
1%)
0;(
1w"
0A#
0I#
14(
1a'
09(
1:#
1I#
04"
0N"
0@"
0>#
0-"
04(
08(
18"
16#
18#
1-"
#720000
0!
0k
0z!
0{!
#730000
1!
1k
1z!
1{!
1`%
0y$
1x$
1w#
1y#
0F(
0d&
1e&
0,'
1d!
1$#
0'#
0G#
0(#
1)#
1/$
0/"
1Q"
0x#
14)
0B(
0M)
17(
1*#
1(#
0)#
0H#
10$
0v"
1%#
0*#
03)
1=(
0L)
16(
0I#
11$
0w"
0&#
19(
0J)
14(
0-"
1,$
1.$
12$
0:#
01$
1J)
18(
08"
06#
08#
0,$
0.$
02$
#740000
0!
0k
0z!
0{!
#750000
1!
1k
1z!
1{!
0y#
1z#
#760000
0!
0k
0z!
0{!
#770000
1!
1k
1z!
1{!
1T"
0z#
1{#
0N)
0q(
1U"
11"
1u#
00)
01)
0p(
0M#
1z"
0v#
1H(
1w"
1N#
0%)
09(
1A#
1I#
04(
0a'
14"
1N"
1@"
1>#
1-"
#780000
0!
0k
0z!
0{!
#790000
1!
1k
1z!
1{!
0T"
0w#
0{#
1N)
1F(
1q(
0U"
1x#
1/"
01"
0Q"
0u#
10)
1B(
11)
04)
1p(
1M#
0%#
0z"
0q"
1v"
1v#
0=(
1;(
13)
0H(
1q"
1&#
0N#
0w"
19(
1%)
0;(
1w"
0A#
0I#
14(
1a'
09(
1:#
11$
04"
0N"
0@"
0>#
0-"
0J)
08(
18"
16#
18#
1,$
1.$
12$
#800000
0!
0k
0z!
0{!
#810000
1!
1k
1z!
1{!
0`%
1_%
1y$
1w#
1y#
0F(
0e&
0+'
1,'
0d!
1c!
0$#
1'#
1G#
0/"
1Q"
0x#
14)
0B(
07(
0(#
1)#
1H#
0v"
1%#
1*#
03)
1=(
06(
1I#
0w"
0&#
19(
04(
1-"
0:#
0I#
01$
1J)
14(
18(
08"
06#
08#
0-"
0,$
0.$
02$
#820000
0!
0k
0z!
0{!
#830000
1!
1k
1z!
1{!
0y#
1z#
#840000
0!
0k
0z!
0{!
#850000
1!
1k
1z!
1{!
1T"
0z#
1{#
0N)
0q(
1U"
11"
1u#
00)
01)
0p(
0M#
1z"
0v#
1H(
1w"
1N#
0%)
09(
1A#
1I#
04(
0a'
14"
1N"
1@"
1>#
1-"
#860000
0!
0k
0z!
0{!
#870000
1!
1k
1z!
1{!
0T"
0w#
0{#
1N)
1F(
1q(
0U"
1x#
1/"
01"
0Q"
0u#
10)
1B(
11)
04)
1p(
1M#
0%#
0z"
0q"
1v"
1v#
0=(
1;(
13)
0H(
1q"
1&#
0N#
0w"
19(
1%)
0;(
1w"
0A#
0I#
14(
1a'
09(
1:#
1I#
11$
04"
0N"
0@"
0>#
0-"
0J)
04(
08(
18"
16#
18#
1-"
1,$
1.$
12$
#880000
0!
0k
0z!
0{!
#890000
1!
1k
1z!
1{!
1`%
0y$
0x$
1w$
1w#
1y#
0F(
0c&
1d&
1e&
0,'
1d!
1$#
0'#
0G#
1(#
0)#
0/$
0*#
1+#
1?#
0/"
1Q"
0x#
14)
0B(
03(
1M)
17(
0,#
1-#
1*#
0+#
0(#
0H#
00$
1@#
0v"
1%#
1,#
0-#
1.#
03)
1=(
0u'
1L)
16(
0I#
01$
1A#
0w"
0&#
0.#
19(
0a'
1J)
14(
0-"
0,$
0.$
02$
14"
1N"
1@"
1>#
0:#
0A#
1a'
18(
08"
06#
08#
04"
0N"
0@"
0>#
#900000
0!
0k
0z!
0{!
#910000
1!
1k
1z!
1{!
0y#
1z#
#920000
0!
0k
0z!
0{!
#930000
1!
1k
1z!
1{!
1T"
0z#
1{#
0N)
0q(
1U"
11"
1u#
00)
01)
0p(
0M#
1z"
0v#
1H(
1w"
1N#
0%)
09(
1A#
1I#
04(
0a'
14"
1N"
1@"
1>#
1-"
#940000
0!
0k
0z!
0{!
#950000
1!
1k
1z!
1{!
0T"
0w#
0{#
1N)
1F(
1q(
0U"
1x#
1/"
01"
0Q"
0u#
10)
1B(
11)
04)
1p(
1M#
0%#
0z"
0q"
1v"
1v#
0=(
1;(
13)
0H(
1q"
1&#
0N#
0w"
19(
1%)
0;(
1w"
0A#
0I#
14(
1a'
09(
1:#
1A#
04"
0N"
0@"
0>#
0-"
0a'
08(
18"
16#
18#
14"
1N"
1@"
1>#
#960000
0!
0k
0z!
0{!
#970000
1!
1k
1z!
1{!
0`%
0_%
1y$
1^%
1w#
1y#
0F(
0*'
0e&
1+'
1,'
0d!
0c!
1b!
0$#
1'#
1G#
0/"
1Q"
0x#
14)
0B(
07(
1(#
1H#
0v"
1%#
03)
1=(
06(
1I#
0w"
0&#
19(
04(
1-"
0:#
0A#
0I#
14(
1a'
18(
08"
06#
08#
04"
0N"
0@"
0>#
0-"
#980000
0!
0k
0z!
0{!
#990000
1!
1k
1z!
1{!
0y#
1z#
#1000000
