library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity IntroQsys is
	port(
			clk : in std_logic;
			reset_n : in std_logic
			m : in std_logic_vector(5 downto 0);
			mult : in std_logic_vector(5 downto 0);
			res : out std_logic_vector(11 downto 0);
			prt : in std_logic;
			go : in std_logic
		);
end IntroQsys;

architecture rtl of IntroQsys is

component FirstQsys is
	port(
		clk_clk  : in std_logic := "0";
		reset_reset_n	: in std_logic := "0"
	);
end component;

begin	
	MySoc : FirstQsys port map (clk_clk => clk, reset_reset_n => reset_n);
end rtl;