
==========================================================================
07_cve2_register_file_ff.final check_setup
--------------------------------------------------------------------------
1

==========================================================================
07_cve2_register_file_ff.final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
07_cve2_register_file_ff.final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
07_cve2_register_file_ff.final report_worst_slack
--------------------------------------------------------------------------
worst slack 2.84

==========================================================================
07_cve2_register_file_ff.final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rf_reg[202]_reg (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: rf_reg[202]_reg (rising edge-triggered flip-flop clocked by clk_sys)
Path Group: clk_sys
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk_i/A (sg13g2_buf_8)
    16    0.50    0.17    0.13    0.14 ^ clkbuf_0_clk_i/X (sg13g2_buf_8)
                                         clknet_0_clk_i (net)
                  0.18    0.03    0.16 ^ clkbuf_4_2_0_clk_i/A (sg13g2_buf_16)
     2    0.02    0.02    0.09    0.25 ^ clkbuf_4_2_0_clk_i/X (sg13g2_buf_16)
                                         clknet_4_2_0_clk_i (net)
                  0.02    0.00    0.25 ^ clkbuf_5_5__f_clk_i/A (sg13g2_buf_8)
     4    0.09    0.04    0.06    0.31 ^ clkbuf_5_5__f_clk_i/X (sg13g2_buf_8)
                                         clknet_5_5__leaf_clk_i (net)
                  0.04    0.01    0.32 ^ clkbuf_leaf_123_clk_i/A (sg13g2_buf_16)
     8    0.03    0.02    0.05    0.38 ^ clkbuf_leaf_123_clk_i/X (sg13g2_buf_16)
                                         clknet_leaf_123_clk_i (net)
                  0.02    0.00    0.38 ^ rf_reg[202]_reg/CLK (sg13g2_dfrbp_1)
     3    0.00    0.02    0.13    0.51 v rf_reg[202]_reg/Q (sg13g2_dfrbp_1)
                                         rf_reg[202] (net)
                  0.02    0.00    0.51 v _7118_/A0 (sg13g2_mux2_1)
     1    0.00    0.02    0.07    0.58 v _7118_/X (sg13g2_mux2_1)
                                         _0126_ (net)
                  0.02    0.00    0.58 v rf_reg[202]_reg/D (sg13g2_dfrbp_1)
                                  0.58   data arrival time

                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk_i/A (sg13g2_buf_8)
    16    0.50    0.17    0.13    0.14 ^ clkbuf_0_clk_i/X (sg13g2_buf_8)
                                         clknet_0_clk_i (net)
                  0.18    0.03    0.16 ^ clkbuf_4_2_0_clk_i/A (sg13g2_buf_16)
     2    0.02    0.02    0.09    0.25 ^ clkbuf_4_2_0_clk_i/X (sg13g2_buf_16)
                                         clknet_4_2_0_clk_i (net)
                  0.02    0.00    0.25 ^ clkbuf_5_5__f_clk_i/A (sg13g2_buf_8)
     4    0.09    0.04    0.06    0.31 ^ clkbuf_5_5__f_clk_i/X (sg13g2_buf_8)
                                         clknet_5_5__leaf_clk_i (net)
                  0.04    0.01    0.32 ^ clkbuf_leaf_123_clk_i/A (sg13g2_buf_16)
     8    0.03    0.02    0.05    0.38 ^ clkbuf_leaf_123_clk_i/X (sg13g2_buf_16)
                                         clknet_leaf_123_clk_i (net)
                  0.02    0.00    0.38 ^ rf_reg[202]_reg/CLK (sg13g2_dfrbp_1)
                          0.10    0.48   clock uncertainty
                          0.00    0.48   clock reconvergence pessimism
                         -0.02    0.46   library hold time
                                  0.46   data required time
-----------------------------------------------------------------------------
                                  0.46   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
07_cve2_register_file_ff.final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_a_i[0] (input port clocked by clk_sys)
Endpoint: rdata_a_o[13] (output port clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
   448    3.66    0.00    0.00    2.00 ^ raddr_a_i[0] (in)
                                         raddr_a_i[0] (net)
                  2.51    1.26    3.26 ^ _5241_/S (sg13g2_mux2_1)
     1    0.00    0.07    0.43    3.68 v _5241_/X (sg13g2_mux2_1)
                                         _1347_ (net)
                  0.07    0.00    3.68 v _5243_/A2 (sg13g2_a22oi_1)
     1    0.01    0.09    0.12    3.80 ^ _5243_/Y (sg13g2_a22oi_1)
                                         _1349_ (net)
                  0.09    0.00    3.80 ^ _5244_/A (sg13g2_inv_1)
     1    0.00    0.03    0.05    3.85 v _5244_/Y (sg13g2_inv_1)
                                         _1350_ (net)
                  0.03    0.00    3.85 v _5246_/A2 (sg13g2_o21ai_1)
     1    0.02    0.20    0.18    4.03 ^ _5246_/Y (sg13g2_o21ai_1)
                                         _1352_ (net)
                  0.20    0.00    4.03 ^ _5261_/B (sg13g2_nand3_1)
     1    0.57    4.60    3.40    7.43 v _5261_/Y (sg13g2_nand3_1)
                                         rdata_a_o[13] (net)
                  4.61    0.13    7.56 v rdata_a_o[13] (out)
                                  7.56   data arrival time

                         12.50   12.50   clock clk_sys (rise edge)
                          0.00   12.50   clock network delay (propagated)
                         -0.10   12.40   clock uncertainty
                          0.00   12.40   clock reconvergence pessimism
                         -2.00   10.40   output external delay
                                 10.40   data required time
-----------------------------------------------------------------------------
                                 10.40   data required time
                                 -7.56   data arrival time
-----------------------------------------------------------------------------
                                  2.84   slack (MET)



==========================================================================
07_cve2_register_file_ff.final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_a_i[0] (input port clocked by clk_sys)
Endpoint: rdata_a_o[13] (output port clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
   448    3.66    0.00    0.00    2.00 ^ raddr_a_i[0] (in)
                                         raddr_a_i[0] (net)
                  2.51    1.26    3.26 ^ _5241_/S (sg13g2_mux2_1)
     1    0.00    0.07    0.43    3.68 v _5241_/X (sg13g2_mux2_1)
                                         _1347_ (net)
                  0.07    0.00    3.68 v _5243_/A2 (sg13g2_a22oi_1)
     1    0.01    0.09    0.12    3.80 ^ _5243_/Y (sg13g2_a22oi_1)
                                         _1349_ (net)
                  0.09    0.00    3.80 ^ _5244_/A (sg13g2_inv_1)
     1    0.00    0.03    0.05    3.85 v _5244_/Y (sg13g2_inv_1)
                                         _1350_ (net)
                  0.03    0.00    3.85 v _5246_/A2 (sg13g2_o21ai_1)
     1    0.02    0.20    0.18    4.03 ^ _5246_/Y (sg13g2_o21ai_1)
                                         _1352_ (net)
                  0.20    0.00    4.03 ^ _5261_/B (sg13g2_nand3_1)
     1    0.57    4.60    3.40    7.43 v _5261_/Y (sg13g2_nand3_1)
                                         rdata_a_o[13] (net)
                  4.61    0.13    7.56 v rdata_a_o[13] (out)
                                  7.56   data arrival time

                         12.50   12.50   clock clk_sys (rise edge)
                          0.00   12.50   clock network delay (propagated)
                         -0.10   12.40   clock uncertainty
                          0.00   12.40   clock reconvergence pessimism
                         -2.00   10.40   output external delay
                                 10.40   data required time
-----------------------------------------------------------------------------
                                 10.40   data required time
                                 -7.56   data arrival time
-----------------------------------------------------------------------------
                                  2.84   slack (MET)



==========================================================================
07_cve2_register_file_ff.final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
07_cve2_register_file_ff.final max_slew_check_slack
--------------------------------------------------------------------------
-4.4926910400390625

==========================================================================
07_cve2_register_file_ff.final max_slew_check_limit
--------------------------------------------------------------------------
2.5074000358581543

==========================================================================
07_cve2_register_file_ff.final max_slew_check_slack_limit
--------------------------------------------------------------------------
-1.7918

==========================================================================
07_cve2_register_file_ff.final max_fanout_check_slack
--------------------------------------------------------------------------
-23.0

==========================================================================
07_cve2_register_file_ff.final max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
07_cve2_register_file_ff.final max_fanout_check_slack_limit
--------------------------------------------------------------------------
-2.8750

==========================================================================
07_cve2_register_file_ff.final max_capacitance_check_slack
--------------------------------------------------------------------------
-0.2718506455421448

==========================================================================
07_cve2_register_file_ff.final max_capacitance_check_limit
--------------------------------------------------------------------------
0.30000001192092896

==========================================================================
07_cve2_register_file_ff.final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.9062

==========================================================================
07_cve2_register_file_ff.final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 952

==========================================================================
07_cve2_register_file_ff.final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 33

==========================================================================
07_cve2_register_file_ff.final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 64

==========================================================================
07_cve2_register_file_ff.final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
07_cve2_register_file_ff.final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
07_cve2_register_file_ff.final critical path delay
--------------------------------------------------------------------------
7.5650

==========================================================================
07_cve2_register_file_ff.final critical path slack
--------------------------------------------------------------------------
2.8350

==========================================================================
07_cve2_register_file_ff.final slack div critical path delay
--------------------------------------------------------------------------
37.475215

==========================================================================
07_cve2_register_file_ff.final report_power tt
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.65e-03   4.48e-04   5.25e-07   7.09e-03  55.0%
Combinational          1.24e-03   1.54e-03   7.16e-07   2.78e-03  21.6%
Clock                  2.00e-03   1.02e-03   2.36e-07   3.03e-03  23.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.89e-03   3.01e-03   1.48e-06   1.29e-02 100.0%
                          76.7%      23.3%       0.0%

==========================================================================
07_cve2_register_file_ff.final report_design_area
--------------------------------------------------------------------------

==========================================================================
07_cve2_register_file_ff.final area by hierarchy
--------------------------------------------------------------------------

--------------------------------------------------------------------------------
Design Area Summary
--------------------------------------------------------------------------------
Die Area:              168100.0 um2
Core Area:             158505.984 um2
Total Area:            105209.7984 um2
Total Active Area:     105209.7984 um2

Core Utilization:      0.6637591575091575
Std Cell Utilization:  0.6637591575091575

--------------------------------------------------------------------------------
Hierarchical Area Report
--------------------------------------------------------------------------------
                                                                                Global Area (um^2)                                                              Global Instances                                                                Local Area (um^2)                                                               Local Instances
                                                                                ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ----------------------------------------------------------------------------
Hierarchy Name                                                                  Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<top>                                                                           105209.798      105209.798      0.000           0.000           0.000           4417            4417            0               0               0               105209.798      105209.798      0.000           0.000           0.000           4417            4417            0               0               0               
