#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f8d3e7107b0 .scope module, "instruction_fetch" "instruction_fetch" 2 3;
 .timescale 0 0;
v0x7f8d3e7387a0_0 .var "PC", 31 0;
v0x7f8d3e738850_0 .net "PC_NEXT", 31 0, L_0x7f8d3e739a70;  1 drivers
v0x7f8d3e7388e0_0 .var "clk", 0 0;
v0x7f8d3e7389b0_0 .var "data_in", 31 0;
v0x7f8d3e738a40_0 .var "data_in_reg", 31 0;
v0x7f8d3e738b10_0 .net "data_out", 31 0, v0x7f8d3e737300_0;  1 drivers
v0x7f8d3e738bc0_0 .net "data_out_reg", 31 0, v0x7f8d3e737fb0_0;  1 drivers
v0x7f8d3e738c70_0 .var "imm", 31 0;
v0x7f8d3e738d20_0 .var "instruction", 31 0;
v0x7f8d3e738e30_0 .var "r0", 31 0;
v0x7f8d3e738ef0_0 .var "r1", 31 0;
v0x7f8d3e738f80_0 .var "r_address", 4 0;
v0x7f8d3e739010_0 .var "r_address_reg", 4 0;
v0x7f8d3e7390c0_0 .var "r_enable", 0 0;
v0x7f8d3e739170_0 .var "r_enable_reg", 0 0;
v0x7f8d3e739220_0 .var "w_address", 4 0;
v0x7f8d3e7392d0_0 .var "w_address_reg", 4 0;
v0x7f8d3e739480_0 .var "w_enable", 0 0;
v0x7f8d3e739510_0 .var "w_enable_reg", 0 0;
S_0x7f8d3e710920 .scope module, "beq" "beq" 2 24, 2 85 0, S_0x7f8d3e7107b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "r0";
    .port_info 1 /INPUT 32 "r1";
    .port_info 2 /INPUT 32 "imm";
    .port_info 3 /INPUT 32 "pc";
    .port_info 4 /OUTPUT 32 "pc_next";
v0x7f8d3e717330_0 .net *"_ivl_0", 0 0, L_0x7f8d3e7395a0;  1 drivers
v0x7f8d3e7364f0_0 .net *"_ivl_10", 31 0, L_0x7f8d3e739970;  1 drivers
v0x7f8d3e736590_0 .net *"_ivl_2", 31 0, L_0x7f8d3e7396c0;  1 drivers
L_0x7f8d3f063008 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f8d3e736640_0 .net/2u *"_ivl_4", 31 0, L_0x7f8d3f063008;  1 drivers
v0x7f8d3e7366f0_0 .net *"_ivl_6", 31 0, L_0x7f8d3e739830;  1 drivers
L_0x7f8d3f063050 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f8d3e7367e0_0 .net/2u *"_ivl_8", 31 0, L_0x7f8d3f063050;  1 drivers
v0x7f8d3e736890_0 .net "imm", 31 0, v0x7f8d3e738c70_0;  1 drivers
v0x7f8d3e736940_0 .net "pc", 31 0, v0x7f8d3e7387a0_0;  1 drivers
v0x7f8d3e7369f0_0 .net "pc_next", 31 0, L_0x7f8d3e739a70;  alias, 1 drivers
v0x7f8d3e736b00_0 .net "r0", 31 0, v0x7f8d3e738e30_0;  1 drivers
v0x7f8d3e736bb0_0 .net "r1", 31 0, v0x7f8d3e738ef0_0;  1 drivers
L_0x7f8d3e7395a0 .cmp/eq 32, v0x7f8d3e738e30_0, v0x7f8d3e738ef0_0;
L_0x7f8d3e7396c0 .arith/sum 32, v0x7f8d3e7387a0_0, v0x7f8d3e738c70_0;
L_0x7f8d3e739830 .arith/sum 32, L_0x7f8d3e7396c0, L_0x7f8d3f063008;
L_0x7f8d3e739970 .arith/sum 32, v0x7f8d3e7387a0_0, L_0x7f8d3f063050;
L_0x7f8d3e739a70 .functor MUXZ 32, L_0x7f8d3e739970, L_0x7f8d3e739830, L_0x7f8d3e7395a0, C4<>;
S_0x7f8d3e736ce0 .scope module, "instructionmemory" "VEDA" 2 22, 3 1 0, S_0x7f8d3e7107b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "r_address";
    .port_info 2 /INPUT 5 "w_address";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /INPUT 1 "w_enable";
    .port_info 5 /INPUT 1 "r_enable";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x7f8d3e736ea0 .param/l "MEM_SIZE" 0 3 2, +C4<00000000000000000000000000100000>;
v0x7f8d3e7371c0_0 .net "clk", 0 0, v0x7f8d3e7388e0_0;  1 drivers
v0x7f8d3e737260_0 .net "data_in", 31 0, v0x7f8d3e7389b0_0;  1 drivers
v0x7f8d3e737300_0 .var "data_out", 31 0;
v0x7f8d3e737390 .array "memory", 31 0, 31 0;
v0x7f8d3e7376f0_0 .net "r_address", 4 0, v0x7f8d3e738f80_0;  1 drivers
v0x7f8d3e7377e0_0 .net "r_enable", 0 0, v0x7f8d3e7390c0_0;  1 drivers
v0x7f8d3e737880_0 .net "w_address", 4 0, v0x7f8d3e739220_0;  1 drivers
v0x7f8d3e737930_0 .net "w_enable", 0 0, v0x7f8d3e739480_0;  1 drivers
E_0x7f8d3e736790/0 .event edge, v0x7f8d3e737930_0, v0x7f8d3e737260_0, v0x7f8d3e737880_0, v0x7f8d3e7377e0_0;
v0x7f8d3e737390_0 .array/port v0x7f8d3e737390, 0;
v0x7f8d3e737390_1 .array/port v0x7f8d3e737390, 1;
v0x7f8d3e737390_2 .array/port v0x7f8d3e737390, 2;
E_0x7f8d3e736790/1 .event edge, v0x7f8d3e7376f0_0, v0x7f8d3e737390_0, v0x7f8d3e737390_1, v0x7f8d3e737390_2;
v0x7f8d3e737390_3 .array/port v0x7f8d3e737390, 3;
v0x7f8d3e737390_4 .array/port v0x7f8d3e737390, 4;
v0x7f8d3e737390_5 .array/port v0x7f8d3e737390, 5;
v0x7f8d3e737390_6 .array/port v0x7f8d3e737390, 6;
E_0x7f8d3e736790/2 .event edge, v0x7f8d3e737390_3, v0x7f8d3e737390_4, v0x7f8d3e737390_5, v0x7f8d3e737390_6;
v0x7f8d3e737390_7 .array/port v0x7f8d3e737390, 7;
v0x7f8d3e737390_8 .array/port v0x7f8d3e737390, 8;
v0x7f8d3e737390_9 .array/port v0x7f8d3e737390, 9;
v0x7f8d3e737390_10 .array/port v0x7f8d3e737390, 10;
E_0x7f8d3e736790/3 .event edge, v0x7f8d3e737390_7, v0x7f8d3e737390_8, v0x7f8d3e737390_9, v0x7f8d3e737390_10;
v0x7f8d3e737390_11 .array/port v0x7f8d3e737390, 11;
v0x7f8d3e737390_12 .array/port v0x7f8d3e737390, 12;
v0x7f8d3e737390_13 .array/port v0x7f8d3e737390, 13;
v0x7f8d3e737390_14 .array/port v0x7f8d3e737390, 14;
E_0x7f8d3e736790/4 .event edge, v0x7f8d3e737390_11, v0x7f8d3e737390_12, v0x7f8d3e737390_13, v0x7f8d3e737390_14;
v0x7f8d3e737390_15 .array/port v0x7f8d3e737390, 15;
v0x7f8d3e737390_16 .array/port v0x7f8d3e737390, 16;
v0x7f8d3e737390_17 .array/port v0x7f8d3e737390, 17;
v0x7f8d3e737390_18 .array/port v0x7f8d3e737390, 18;
E_0x7f8d3e736790/5 .event edge, v0x7f8d3e737390_15, v0x7f8d3e737390_16, v0x7f8d3e737390_17, v0x7f8d3e737390_18;
v0x7f8d3e737390_19 .array/port v0x7f8d3e737390, 19;
v0x7f8d3e737390_20 .array/port v0x7f8d3e737390, 20;
v0x7f8d3e737390_21 .array/port v0x7f8d3e737390, 21;
v0x7f8d3e737390_22 .array/port v0x7f8d3e737390, 22;
E_0x7f8d3e736790/6 .event edge, v0x7f8d3e737390_19, v0x7f8d3e737390_20, v0x7f8d3e737390_21, v0x7f8d3e737390_22;
v0x7f8d3e737390_23 .array/port v0x7f8d3e737390, 23;
v0x7f8d3e737390_24 .array/port v0x7f8d3e737390, 24;
v0x7f8d3e737390_25 .array/port v0x7f8d3e737390, 25;
v0x7f8d3e737390_26 .array/port v0x7f8d3e737390, 26;
E_0x7f8d3e736790/7 .event edge, v0x7f8d3e737390_23, v0x7f8d3e737390_24, v0x7f8d3e737390_25, v0x7f8d3e737390_26;
v0x7f8d3e737390_27 .array/port v0x7f8d3e737390, 27;
v0x7f8d3e737390_28 .array/port v0x7f8d3e737390, 28;
v0x7f8d3e737390_29 .array/port v0x7f8d3e737390, 29;
v0x7f8d3e737390_30 .array/port v0x7f8d3e737390, 30;
E_0x7f8d3e736790/8 .event edge, v0x7f8d3e737390_27, v0x7f8d3e737390_28, v0x7f8d3e737390_29, v0x7f8d3e737390_30;
v0x7f8d3e737390_31 .array/port v0x7f8d3e737390, 31;
E_0x7f8d3e736790/9 .event edge, v0x7f8d3e737390_31;
E_0x7f8d3e736790 .event/or E_0x7f8d3e736790/0, E_0x7f8d3e736790/1, E_0x7f8d3e736790/2, E_0x7f8d3e736790/3, E_0x7f8d3e736790/4, E_0x7f8d3e736790/5, E_0x7f8d3e736790/6, E_0x7f8d3e736790/7, E_0x7f8d3e736790/8, E_0x7f8d3e736790/9;
S_0x7f8d3e737a80 .scope module, "registers" "REG" 2 23, 4 1 0, S_0x7f8d3e7107b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "r_address";
    .port_info 2 /INPUT 5 "w_address";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /INPUT 1 "w_enable";
    .port_info 5 /INPUT 1 "r_enable";
    .port_info 6 /OUTPUT 32 "data_out";
v0x7f8d3e737e50_0 .net "clk", 0 0, v0x7f8d3e7388e0_0;  alias, 1 drivers
v0x7f8d3e737f10_0 .net "data_in", 31 0, v0x7f8d3e738a40_0;  1 drivers
v0x7f8d3e737fb0_0 .var "data_out", 31 0;
v0x7f8d3e738070 .array "memory", 31 0, 31 0;
v0x7f8d3e738410_0 .net "r_address", 4 0, v0x7f8d3e739010_0;  1 drivers
v0x7f8d3e738500_0 .net "r_enable", 0 0, v0x7f8d3e739170_0;  1 drivers
v0x7f8d3e7385a0_0 .net "w_address", 4 0, v0x7f8d3e7392d0_0;  1 drivers
v0x7f8d3e738650_0 .net "w_enable", 0 0, v0x7f8d3e739510_0;  1 drivers
E_0x7f8d3e737cf0/0 .event edge, v0x7f8d3e738650_0, v0x7f8d3e737f10_0, v0x7f8d3e7385a0_0, v0x7f8d3e738500_0;
v0x7f8d3e738070_0 .array/port v0x7f8d3e738070, 0;
v0x7f8d3e738070_1 .array/port v0x7f8d3e738070, 1;
v0x7f8d3e738070_2 .array/port v0x7f8d3e738070, 2;
E_0x7f8d3e737cf0/1 .event edge, v0x7f8d3e738410_0, v0x7f8d3e738070_0, v0x7f8d3e738070_1, v0x7f8d3e738070_2;
v0x7f8d3e738070_3 .array/port v0x7f8d3e738070, 3;
v0x7f8d3e738070_4 .array/port v0x7f8d3e738070, 4;
v0x7f8d3e738070_5 .array/port v0x7f8d3e738070, 5;
v0x7f8d3e738070_6 .array/port v0x7f8d3e738070, 6;
E_0x7f8d3e737cf0/2 .event edge, v0x7f8d3e738070_3, v0x7f8d3e738070_4, v0x7f8d3e738070_5, v0x7f8d3e738070_6;
v0x7f8d3e738070_7 .array/port v0x7f8d3e738070, 7;
v0x7f8d3e738070_8 .array/port v0x7f8d3e738070, 8;
v0x7f8d3e738070_9 .array/port v0x7f8d3e738070, 9;
v0x7f8d3e738070_10 .array/port v0x7f8d3e738070, 10;
E_0x7f8d3e737cf0/3 .event edge, v0x7f8d3e738070_7, v0x7f8d3e738070_8, v0x7f8d3e738070_9, v0x7f8d3e738070_10;
v0x7f8d3e738070_11 .array/port v0x7f8d3e738070, 11;
v0x7f8d3e738070_12 .array/port v0x7f8d3e738070, 12;
v0x7f8d3e738070_13 .array/port v0x7f8d3e738070, 13;
v0x7f8d3e738070_14 .array/port v0x7f8d3e738070, 14;
E_0x7f8d3e737cf0/4 .event edge, v0x7f8d3e738070_11, v0x7f8d3e738070_12, v0x7f8d3e738070_13, v0x7f8d3e738070_14;
v0x7f8d3e738070_15 .array/port v0x7f8d3e738070, 15;
v0x7f8d3e738070_16 .array/port v0x7f8d3e738070, 16;
v0x7f8d3e738070_17 .array/port v0x7f8d3e738070, 17;
v0x7f8d3e738070_18 .array/port v0x7f8d3e738070, 18;
E_0x7f8d3e737cf0/5 .event edge, v0x7f8d3e738070_15, v0x7f8d3e738070_16, v0x7f8d3e738070_17, v0x7f8d3e738070_18;
v0x7f8d3e738070_19 .array/port v0x7f8d3e738070, 19;
v0x7f8d3e738070_20 .array/port v0x7f8d3e738070, 20;
v0x7f8d3e738070_21 .array/port v0x7f8d3e738070, 21;
v0x7f8d3e738070_22 .array/port v0x7f8d3e738070, 22;
E_0x7f8d3e737cf0/6 .event edge, v0x7f8d3e738070_19, v0x7f8d3e738070_20, v0x7f8d3e738070_21, v0x7f8d3e738070_22;
v0x7f8d3e738070_23 .array/port v0x7f8d3e738070, 23;
v0x7f8d3e738070_24 .array/port v0x7f8d3e738070, 24;
v0x7f8d3e738070_25 .array/port v0x7f8d3e738070, 25;
v0x7f8d3e738070_26 .array/port v0x7f8d3e738070, 26;
E_0x7f8d3e737cf0/7 .event edge, v0x7f8d3e738070_23, v0x7f8d3e738070_24, v0x7f8d3e738070_25, v0x7f8d3e738070_26;
v0x7f8d3e738070_27 .array/port v0x7f8d3e738070, 27;
v0x7f8d3e738070_28 .array/port v0x7f8d3e738070, 28;
v0x7f8d3e738070_29 .array/port v0x7f8d3e738070, 29;
v0x7f8d3e738070_30 .array/port v0x7f8d3e738070, 30;
E_0x7f8d3e737cf0/8 .event edge, v0x7f8d3e738070_27, v0x7f8d3e738070_28, v0x7f8d3e738070_29, v0x7f8d3e738070_30;
v0x7f8d3e738070_31 .array/port v0x7f8d3e738070, 31;
E_0x7f8d3e737cf0/9 .event edge, v0x7f8d3e738070_31;
E_0x7f8d3e737cf0 .event/or E_0x7f8d3e737cf0/0, E_0x7f8d3e737cf0/1, E_0x7f8d3e737cf0/2, E_0x7f8d3e737cf0/3, E_0x7f8d3e737cf0/4, E_0x7f8d3e737cf0/5, E_0x7f8d3e737cf0/6, E_0x7f8d3e737cf0/7, E_0x7f8d3e737cf0/8, E_0x7f8d3e737cf0/9;
    .scope S_0x7f8d3e736ce0;
T_0 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8d3e737390, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8d3e737390, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8d3e737390, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8d3e737390, 4, 0;
    %pushi/vec4 268566530, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8d3e737390, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8d3e737390, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8d3e737390, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8d3e737390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8d3e737390, 4, 0;
    %pushi/vec4 16, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8d3e737390, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8d3e737390, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8d3e737390, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8d3e737390, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8d3e737390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8d3e737390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8d3e737390, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x7f8d3e736ce0;
T_1 ;
    %wait E_0x7f8d3e736790;
    %load/vec4 v0x7f8d3e737930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7f8d3e737260_0;
    %load/vec4 v0x7f8d3e737880_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8d3e737390, 0, 4;
T_1.0 ;
    %load/vec4 v0x7f8d3e7377e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7f8d3e7376f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f8d3e737390, 4;
    %store/vec4 v0x7f8d3e737300_0, 0, 32;
T_1.2 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f8d3e737a80;
T_2 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8d3e738070, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8d3e738070, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8d3e738070, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8d3e738070, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8d3e738070, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8d3e738070, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8d3e738070, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8d3e738070, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8d3e738070, 4, 0;
    %pushi/vec4 16, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8d3e738070, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8d3e738070, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8d3e738070, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8d3e738070, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8d3e738070, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8d3e738070, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8d3e738070, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x7f8d3e737a80;
T_3 ;
    %wait E_0x7f8d3e737cf0;
    %load/vec4 v0x7f8d3e738650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7f8d3e737f10_0;
    %load/vec4 v0x7f8d3e7385a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8d3e738070, 0, 4;
T_3.0 ;
    %load/vec4 v0x7f8d3e738500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7f8d3e738410_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f8d3e738070, 4;
    %store/vec4 v0x7f8d3e737fb0_0, 0, 32;
T_3.2 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f8d3e7107b0;
T_4 ;
    %vpi_call 2 27 "$dumpfile", "decode.vcd" {0 0 0};
    %delay 500, 0;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7f8d3e7107b0;
T_5 ;
    %delay 20, 0;
    %end;
    .thread T_5;
    .scope S_0x7f8d3e7107b0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8d3e7387a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8d3e7388e0_0, 0;
    %delay 5, 0;
T_6.0 ;
    %load/vec4 v0x7f8d3e7387a0_0;
    %pad/u 5;
    %store/vec4 v0x7f8d3e738f80_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8d3e739480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8d3e7390c0_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x7f8d3e738b10_0;
    %store/vec4 v0x7f8d3e738d20_0, 0, 32;
    %vpi_call 2 45 "$display", "PC: %d", v0x7f8d3e7387a0_0 {0 0 0};
    %load/vec4 v0x7f8d3e738d20_0;
    %parti/s 6, 26, 6;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_6.1, 4;
    %load/vec4 v0x7f8d3e738d20_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x7f8d3e739010_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8d3e739510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8d3e739170_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x7f8d3e738bc0_0;
    %store/vec4 v0x7f8d3e738e30_0, 0, 32;
    %load/vec4 v0x7f8d3e738d20_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7f8d3e739010_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8d3e739510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8d3e739170_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x7f8d3e738bc0_0;
    %store/vec4 v0x7f8d3e738ef0_0, 0, 32;
    %load/vec4 v0x7f8d3e738d20_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %store/vec4 v0x7f8d3e738c70_0, 0, 32;
    %delay 5, 0;
    %load/vec4 v0x7f8d3e738850_0;
    %store/vec4 v0x7f8d3e7387a0_0, 0, 32;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0x7f8d3e7387a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8d3e7387a0_0, 0, 32;
    %load/vec4 v0x7f8d3e7387a0_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_6.3, 4;
    %vpi_call 2 73 "$finish" {0 0 0};
T_6.3 ;
T_6.2 ;
    %jmp T_6.0;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "processor.v";
    "././VEDA.v";
    "././registers.v";
