// Seed: 2708536057
module module_0 (
    input supply0 id_0,
    output wor id_1,
    input tri0 id_2,
    input tri0 id_3,
    output tri0 id_4
    , id_14,
    input wand id_5,
    output uwire id_6,
    output supply1 id_7,
    input tri id_8,
    input supply1 id_9,
    output tri0 id_10,
    input wor id_11,
    input tri1 id_12
);
  wire id_15;
  wire id_16;
  wire id_17 = !id_11;
  assign id_1 = 1;
endmodule
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input tri0 id_2,
    input wor id_3,
    input supply1 id_4,
    input tri id_5,
    input supply1 id_6,
    output supply0 id_7,
    input tri id_8,
    output wand id_9,
    output wire id_10
    , id_42,
    input wor id_11,
    input tri0 id_12,
    output supply1 id_13,
    input tri1 id_14,
    output uwire id_15,
    input tri id_16,
    input tri0 id_17,
    input wor id_18,
    input wire id_19,
    input supply0 id_20,
    input wor id_21,
    output tri0 id_22,
    input tri1 id_23,
    input tri0 id_24,
    output wire id_25,
    output supply0 id_26,
    input tri1 id_27,
    input wand id_28,
    input supply1 id_29,
    input tri1 id_30
    , id_43,
    input wor id_31,
    input supply1 id_32,
    input supply0 id_33,
    output tri0 module_1,
    output supply1 id_35,
    input tri0 id_36,
    input tri id_37,
    input tri1 id_38,
    output tri0 id_39,
    output uwire id_40
);
  wire id_44;
  module_0(
      id_36, id_40, id_12, id_21, id_35, id_4, id_26, id_40, id_1, id_38, id_35, id_29, id_17
  );
endmodule
