
9-1. Sensor Connection Check.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009904  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007cc  08009a98  08009a98  00019a98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a264  0800a264  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800a264  0800a264  0001a264  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a26c  0800a26c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a26c  0800a26c  0001a26c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a270  0800a270  0001a270  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800a274  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
 10 .bss          0000020c  200001dc  200001dc  000201dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200003e8  200003e8  000201dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013d8a  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003c38  00000000  00000000  00033f96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013c8  00000000  00000000  00037bd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001220  00000000  00000000  00038f98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00007839  00000000  00000000  0003a1b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001726c  00000000  00000000  000419f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d9ca2  00000000  00000000  00058c5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001328ff  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006110  00000000  00000000  00132950  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009a7c 	.word	0x08009a7c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08009a7c 	.word	0x08009a7c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b083      	sub	sp, #12
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	601a      	str	r2, [r3, #0]
}
 8000ec0:	bf00      	nop
 8000ec2:	370c      	adds	r7, #12
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eca:	4770      	bx	lr

08000ecc <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b083      	sub	sp, #12
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
 8000ed4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	685b      	ldr	r3, [r3, #4]
 8000eda:	f023 0210 	bic.w	r2, r3, #16
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	431a      	orrs	r2, r3
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	605a      	str	r2, [r3, #4]
}
 8000ee6:	bf00      	nop
 8000ee8:	370c      	adds	r7, #12
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr

08000ef2 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8000ef2:	b480      	push	{r7}
 8000ef4:	b083      	sub	sp, #12
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	689b      	ldr	r3, [r3, #8]
 8000efe:	f003 0301 	and.w	r3, r3, #1
 8000f02:	2b01      	cmp	r3, #1
 8000f04:	d101      	bne.n	8000f0a <LL_SPI_IsActiveFlag_RXNE+0x18>
 8000f06:	2301      	movs	r3, #1
 8000f08:	e000      	b.n	8000f0c <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8000f0a:	2300      	movs	r3, #0
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	370c      	adds	r7, #12
 8000f10:	46bd      	mov	sp, r7
 8000f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f16:	4770      	bx	lr

08000f18 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b083      	sub	sp, #12
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	689b      	ldr	r3, [r3, #8]
 8000f24:	f003 0302 	and.w	r3, r3, #2
 8000f28:	2b02      	cmp	r3, #2
 8000f2a:	d101      	bne.n	8000f30 <LL_SPI_IsActiveFlag_TXE+0x18>
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	e000      	b.n	8000f32 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8000f30:	2300      	movs	r3, #0
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	370c      	adds	r7, #12
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr

08000f3e <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8000f3e:	b480      	push	{r7}
 8000f40:	b083      	sub	sp, #12
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	330c      	adds	r3, #12
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	b2db      	uxtb	r3, r3
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	370c      	adds	r7, #12
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr

08000f5a <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8000f5a:	b480      	push	{r7}
 8000f5c:	b085      	sub	sp, #20
 8000f5e:	af00      	add	r7, sp, #0
 8000f60:	6078      	str	r0, [r7, #4]
 8000f62:	460b      	mov	r3, r1
 8000f64:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	330c      	adds	r3, #12
 8000f6a:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	78fa      	ldrb	r2, [r7, #3]
 8000f70:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8000f72:	bf00      	nop
 8000f74:	3714      	adds	r7, #20
 8000f76:	46bd      	mov	sp, r7
 8000f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7c:	4770      	bx	lr

08000f7e <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000f7e:	b480      	push	{r7}
 8000f80:	b083      	sub	sp, #12
 8000f82:	af00      	add	r7, sp, #0
 8000f84:	6078      	str	r0, [r7, #4]
 8000f86:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	691a      	ldr	r2, [r3, #16]
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	4013      	ands	r3, r2
 8000f90:	683a      	ldr	r2, [r7, #0]
 8000f92:	429a      	cmp	r2, r3
 8000f94:	bf0c      	ite	eq
 8000f96:	2301      	moveq	r3, #1
 8000f98:	2300      	movne	r3, #0
 8000f9a:	b2db      	uxtb	r3, r3
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	370c      	adds	r7, #12
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr

08000fa8 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b083      	sub	sp, #12
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
 8000fb0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	683a      	ldr	r2, [r7, #0]
 8000fb6:	619a      	str	r2, [r3, #24]
}
 8000fb8:	bf00      	nop
 8000fba:	370c      	adds	r7, #12
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc2:	4770      	bx	lr

08000fc4 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
 8000fcc:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	041a      	lsls	r2, r3, #16
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	619a      	str	r2, [r3, #24]
}
 8000fd6:	bf00      	nop
 8000fd8:	370c      	adds	r7, #12
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
	...

08000fe4 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b085      	sub	sp, #20
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000fec:	4b08      	ldr	r3, [pc, #32]	; (8001010 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000fee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000ff0:	4907      	ldr	r1, [pc, #28]	; (8001010 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000ff8:	4b05      	ldr	r3, [pc, #20]	; (8001010 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000ffa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	4013      	ands	r3, r2
 8001000:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001002:	68fb      	ldr	r3, [r7, #12]
}
 8001004:	bf00      	nop
 8001006:	3714      	adds	r7, #20
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr
 8001010:	40023800 	.word	0x40023800

08001014 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001014:	b480      	push	{r7}
 8001016:	b085      	sub	sp, #20
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 800101c:	4b08      	ldr	r3, [pc, #32]	; (8001040 <LL_APB1_GRP1_EnableClock+0x2c>)
 800101e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001020:	4907      	ldr	r1, [pc, #28]	; (8001040 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	4313      	orrs	r3, r2
 8001026:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001028:	4b05      	ldr	r3, [pc, #20]	; (8001040 <LL_APB1_GRP1_EnableClock+0x2c>)
 800102a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	4013      	ands	r3, r2
 8001030:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001032:	68fb      	ldr	r3, [r7, #12]
}
 8001034:	bf00      	nop
 8001036:	3714      	adds	r7, #20
 8001038:	46bd      	mov	sp, r7
 800103a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103e:	4770      	bx	lr
 8001040:	40023800 	.word	0x40023800

08001044 <BNO080_GPIO_SPI_Initialization>:
int16_t gyro_Q1 = 9;
int16_t magnetometer_Q1 = 4;


void BNO080_GPIO_SPI_Initialization(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b090      	sub	sp, #64	; 0x40
 8001048:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800104a:	f107 0318 	add.w	r3, r7, #24
 800104e:	2228      	movs	r2, #40	; 0x28
 8001050:	2100      	movs	r1, #0
 8001052:	4618      	mov	r0, r3
 8001054:	f005 ff68 	bl	8006f28 <memset>

	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001058:	463b      	mov	r3, r7
 800105a:	2200      	movs	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
 800105e:	605a      	str	r2, [r3, #4]
 8001060:	609a      	str	r2, [r3, #8]
 8001062:	60da      	str	r2, [r3, #12]
 8001064:	611a      	str	r2, [r3, #16]
 8001066:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8001068:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800106c:	f7ff ffd2 	bl	8001014 <LL_APB1_GRP1_EnableClock>

	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001070:	2002      	movs	r0, #2
 8001072:	f7ff ffb7 	bl	8000fe4 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001076:	2004      	movs	r0, #4
 8001078:	f7ff ffb4 	bl	8000fe4 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800107c:	2001      	movs	r0, #1
 800107e:	f7ff ffb1 	bl	8000fe4 <LL_AHB1_GRP1_EnableClock>
	/**SPI2 GPIO Configuration
	PB13   ------> SPI2_SCK
	PB14   ------> SPI2_MISO
	PB15   ------> SPI2_MOSI
	 */
	GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 8001082:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001086:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001088:	2302      	movs	r3, #2
 800108a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800108c:	2303      	movs	r3, #3
 800108e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001090:	2300      	movs	r3, #0
 8001092:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001094:	2300      	movs	r3, #0
 8001096:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001098:	2305      	movs	r3, #5
 800109a:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800109c:	463b      	mov	r3, r7
 800109e:	4619      	mov	r1, r3
 80010a0:	4841      	ldr	r0, [pc, #260]	; (80011a8 <BNO080_GPIO_SPI_Initialization+0x164>)
 80010a2:	f004 ff1c 	bl	8005ede <LL_GPIO_Init>

	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80010a6:	2300      	movs	r3, #0
 80010a8:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80010aa:	f44f 7382 	mov.w	r3, #260	; 0x104
 80010ae:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80010b0:	2300      	movs	r3, #0
 80010b2:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 80010b4:	2302      	movs	r3, #2
 80010b6:	627b      	str	r3, [r7, #36]	; 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80010b8:	2301      	movs	r3, #1
 80010ba:	62bb      	str	r3, [r7, #40]	; 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80010bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80010c0:	62fb      	str	r3, [r7, #44]	; 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 80010c2:	2318      	movs	r3, #24
 80010c4:	633b      	str	r3, [r7, #48]	; 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80010c6:	2300      	movs	r3, #0
 80010c8:	637b      	str	r3, [r7, #52]	; 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80010ca:	2300      	movs	r3, #0
 80010cc:	63bb      	str	r3, [r7, #56]	; 0x38
	SPI_InitStruct.CRCPoly = 10;
 80010ce:	230a      	movs	r3, #10
 80010d0:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_SPI_Init(BNO080_SPI_CHANNEL, &SPI_InitStruct);
 80010d2:	f107 0318 	add.w	r3, r7, #24
 80010d6:	4619      	mov	r1, r3
 80010d8:	4834      	ldr	r0, [pc, #208]	; (80011ac <BNO080_GPIO_SPI_Initialization+0x168>)
 80010da:	f005 f8d0 	bl	800627e <LL_SPI_Init>
	LL_SPI_SetStandard(BNO080_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 80010de:	2100      	movs	r1, #0
 80010e0:	4832      	ldr	r0, [pc, #200]	; (80011ac <BNO080_GPIO_SPI_Initialization+0x168>)
 80010e2:	f7ff fef3 	bl	8000ecc <LL_SPI_SetStandard>
	 * PA8  ------> BNO080_PS0/WAKE (output)
	 * PC9  ------> BNO080_RST (output)
	 * PC8  ------> BNO080_INT (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(BNO080_RST_PORT, BNO080_RST_PIN);
 80010e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010ea:	4831      	ldr	r0, [pc, #196]	; (80011b0 <BNO080_GPIO_SPI_Initialization+0x16c>)
 80010ec:	f7ff ff6a 	bl	8000fc4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_SPI_CS_PORT, BNO080_SPI_CS_PIN);
 80010f0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010f4:	482c      	ldr	r0, [pc, #176]	; (80011a8 <BNO080_GPIO_SPI_Initialization+0x164>)
 80010f6:	f7ff ff65 	bl	8000fc4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_PS0_WAKE_PORT, BNO080_PS0_WAKE_PIN);
 80010fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010fe:	482d      	ldr	r0, [pc, #180]	; (80011b4 <BNO080_GPIO_SPI_Initialization+0x170>)
 8001100:	f7ff ff60 	bl	8000fc4 <LL_GPIO_ResetOutputPin>

	/**/
	GPIO_InitStruct.Pin = BNO080_SPI_CS_PIN;
 8001104:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001108:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800110a:	2301      	movs	r3, #1
 800110c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800110e:	2303      	movs	r3, #3
 8001110:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001112:	2300      	movs	r3, #0
 8001114:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001116:	2300      	movs	r3, #0
 8001118:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_SPI_CS_PORT, &GPIO_InitStruct);
 800111a:	463b      	mov	r3, r7
 800111c:	4619      	mov	r1, r3
 800111e:	4822      	ldr	r0, [pc, #136]	; (80011a8 <BNO080_GPIO_SPI_Initialization+0x164>)
 8001120:	f004 fedd 	bl	8005ede <LL_GPIO_Init>

	/**/
	GPIO_InitStruct.Pin = BNO080_RST_PIN;
 8001124:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001128:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800112a:	2301      	movs	r3, #1
 800112c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800112e:	2303      	movs	r3, #3
 8001130:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001132:	2300      	movs	r3, #0
 8001134:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001136:	2300      	movs	r3, #0
 8001138:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_RST_PORT, &GPIO_InitStruct);
 800113a:	463b      	mov	r3, r7
 800113c:	4619      	mov	r1, r3
 800113e:	481c      	ldr	r0, [pc, #112]	; (80011b0 <BNO080_GPIO_SPI_Initialization+0x16c>)
 8001140:	f004 fecd 	bl	8005ede <LL_GPIO_Init>

	/**/
	GPIO_InitStruct.Pin = BNO080_PS0_WAKE_PIN;
 8001144:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001148:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800114a:	2301      	movs	r3, #1
 800114c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800114e:	2303      	movs	r3, #3
 8001150:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001152:	2300      	movs	r3, #0
 8001154:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001156:	2300      	movs	r3, #0
 8001158:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_PS0_WAKE_PORT, &GPIO_InitStruct);
 800115a:	463b      	mov	r3, r7
 800115c:	4619      	mov	r1, r3
 800115e:	4815      	ldr	r0, [pc, #84]	; (80011b4 <BNO080_GPIO_SPI_Initialization+0x170>)
 8001160:	f004 febd 	bl	8005ede <LL_GPIO_Init>

	/**/
	GPIO_InitStruct.Pin = BNO080_INT_PIN;
 8001164:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001168:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800116a:	2300      	movs	r3, #0
 800116c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800116e:	2301      	movs	r3, #1
 8001170:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_INT_PORT, &GPIO_InitStruct);
 8001172:	463b      	mov	r3, r7
 8001174:	4619      	mov	r1, r3
 8001176:	480e      	ldr	r0, [pc, #56]	; (80011b0 <BNO080_GPIO_SPI_Initialization+0x16c>)
 8001178:	f004 feb1 	bl	8005ede <LL_GPIO_Init>

	LL_SPI_Enable(BNO080_SPI_CHANNEL);
 800117c:	480b      	ldr	r0, [pc, #44]	; (80011ac <BNO080_GPIO_SPI_Initialization+0x168>)
 800117e:	f7ff fe95 	bl	8000eac <LL_SPI_Enable>

	CHIP_DESELECT(BNO080);
 8001182:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001186:	4808      	ldr	r0, [pc, #32]	; (80011a8 <BNO080_GPIO_SPI_Initialization+0x164>)
 8001188:	f7ff ff0e 	bl	8000fa8 <LL_GPIO_SetOutputPin>
	WAKE_HIGH();
 800118c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001190:	4808      	ldr	r0, [pc, #32]	; (80011b4 <BNO080_GPIO_SPI_Initialization+0x170>)
 8001192:	f7ff ff09 	bl	8000fa8 <LL_GPIO_SetOutputPin>
	RESET_HIGH();
 8001196:	f44f 7100 	mov.w	r1, #512	; 0x200
 800119a:	4805      	ldr	r0, [pc, #20]	; (80011b0 <BNO080_GPIO_SPI_Initialization+0x16c>)
 800119c:	f7ff ff04 	bl	8000fa8 <LL_GPIO_SetOutputPin>
}
 80011a0:	bf00      	nop
 80011a2:	3740      	adds	r7, #64	; 0x40
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	40020400 	.word	0x40020400
 80011ac:	40003800 	.word	0x40003800
 80011b0:	40020800 	.word	0x40020800
 80011b4:	40020000 	.word	0x40020000

080011b8 <BNO080_Initialization>:

int BNO080_Initialization(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af02      	add	r7, sp, #8
	BNO080_GPIO_SPI_Initialization();
 80011be:	f7ff ff41 	bl	8001044 <BNO080_GPIO_SPI_Initialization>

	printf("Checking BNO080...");
 80011c2:	482e      	ldr	r0, [pc, #184]	; (800127c <BNO080_Initialization+0xc4>)
 80011c4:	f006 fb22 	bl	800780c <iprintf>

	CHIP_DESELECT(BNO080);
 80011c8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011cc:	482c      	ldr	r0, [pc, #176]	; (8001280 <BNO080_Initialization+0xc8>)
 80011ce:	f7ff feeb 	bl	8000fa8 <LL_GPIO_SetOutputPin>

	//Configure the BNO080 for SPI communication
	WAKE_HIGH();	//Before boot up the PS0/WAK pin must be high to enter SPI mode
 80011d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011d6:	482b      	ldr	r0, [pc, #172]	; (8001284 <BNO080_Initialization+0xcc>)
 80011d8:	f7ff fee6 	bl	8000fa8 <LL_GPIO_SetOutputPin>
	RESET_LOW();	//Reset BNO080
 80011dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011e0:	4829      	ldr	r0, [pc, #164]	; (8001288 <BNO080_Initialization+0xd0>)
 80011e2:	f7ff feef 	bl	8000fc4 <LL_GPIO_ResetOutputPin>
	HAL_Delay(200);	//Min length not specified in datasheet?
 80011e6:	20c8      	movs	r0, #200	; 0xc8
 80011e8:	f002 fd58 	bl	8003c9c <HAL_Delay>
	RESET_HIGH();	//Bring out of reset
 80011ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011f0:	4825      	ldr	r0, [pc, #148]	; (8001288 <BNO080_Initialization+0xd0>)
 80011f2:	f7ff fed9 	bl	8000fa8 <LL_GPIO_SetOutputPin>

	BNO080_waitForSPI(); //Wait until INT pin goes low.
 80011f6:	f000 f8d7 	bl	80013a8 <BNO080_waitForSPI>

	//At system startup, the hub must send its full advertisement message (see 5.2 and 5.3) to the
	//host. It must not send any other data until this step is complete.
	//When BNO080 first boots it broadcasts big startup packet
	//Read it and dump it
	BNO080_waitForSPI(); //Wait for assertion of INT before reading advert message.
 80011fa:	f000 f8d5 	bl	80013a8 <BNO080_waitForSPI>
	BNO080_receivePacket();
 80011fe:	f000 f8f7 	bl	80013f0 <BNO080_receivePacket>

	//The BNO080 will then transmit an unsolicited Initialize Response (see 6.4.5.2)
	//Read it and dump it
	BNO080_waitForSPI();  //Wait for assertion of INT before reading Init response
 8001202:	f000 f8d1 	bl	80013a8 <BNO080_waitForSPI>
	BNO080_receivePacket();
 8001206:	f000 f8f3 	bl	80013f0 <BNO080_receivePacket>

	//Check communication with device
	shtpData[0] = SHTP_REPORT_PRODUCT_ID_REQUEST; //Request the product ID and reset info
 800120a:	4b20      	ldr	r3, [pc, #128]	; (800128c <BNO080_Initialization+0xd4>)
 800120c:	22f9      	movs	r2, #249	; 0xf9
 800120e:	701a      	strb	r2, [r3, #0]
	shtpData[1] = 0;						 //Reserved
 8001210:	4b1e      	ldr	r3, [pc, #120]	; (800128c <BNO080_Initialization+0xd4>)
 8001212:	2200      	movs	r2, #0
 8001214:	705a      	strb	r2, [r3, #1]

	//Transmit packet on channel 2, 2 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 2);
 8001216:	2102      	movs	r1, #2
 8001218:	2002      	movs	r0, #2
 800121a:	f000 f959 	bl	80014d0 <BNO080_sendPacket>

	//Now we wait for response
	BNO080_waitForSPI();
 800121e:	f000 f8c3 	bl	80013a8 <BNO080_waitForSPI>
	if (BNO080_receivePacket() == 1)
 8001222:	f000 f8e5 	bl	80013f0 <BNO080_receivePacket>
 8001226:	4603      	mov	r3, r0
 8001228:	2b01      	cmp	r3, #1
 800122a:	d11b      	bne.n	8001264 <BNO080_Initialization+0xac>
	{
		printf("header: %d %d %d %d\n", shtpHeader[0], shtpHeader[1], shtpHeader[2], shtpHeader[3]);
 800122c:	4b18      	ldr	r3, [pc, #96]	; (8001290 <BNO080_Initialization+0xd8>)
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	4619      	mov	r1, r3
 8001232:	4b17      	ldr	r3, [pc, #92]	; (8001290 <BNO080_Initialization+0xd8>)
 8001234:	785b      	ldrb	r3, [r3, #1]
 8001236:	461a      	mov	r2, r3
 8001238:	4b15      	ldr	r3, [pc, #84]	; (8001290 <BNO080_Initialization+0xd8>)
 800123a:	789b      	ldrb	r3, [r3, #2]
 800123c:	4618      	mov	r0, r3
 800123e:	4b14      	ldr	r3, [pc, #80]	; (8001290 <BNO080_Initialization+0xd8>)
 8001240:	78db      	ldrb	r3, [r3, #3]
 8001242:	9300      	str	r3, [sp, #0]
 8001244:	4603      	mov	r3, r0
 8001246:	4813      	ldr	r0, [pc, #76]	; (8001294 <BNO080_Initialization+0xdc>)
 8001248:	f006 fae0 	bl	800780c <iprintf>
		if (shtpData[0] == SHTP_REPORT_PRODUCT_ID_RESPONSE)
 800124c:	4b0f      	ldr	r3, [pc, #60]	; (800128c <BNO080_Initialization+0xd4>)
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	2bf8      	cmp	r3, #248	; 0xf8
 8001252:	d107      	bne.n	8001264 <BNO080_Initialization+0xac>
		{
			printf("BNO080 who_am_i = 0x%02x...ok\n\n", shtpData[0]);
 8001254:	4b0d      	ldr	r3, [pc, #52]	; (800128c <BNO080_Initialization+0xd4>)
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	4619      	mov	r1, r3
 800125a:	480f      	ldr	r0, [pc, #60]	; (8001298 <BNO080_Initialization+0xe0>)
 800125c:	f006 fad6 	bl	800780c <iprintf>
			return (0);
 8001260:	2300      	movs	r3, #0
 8001262:	e007      	b.n	8001274 <BNO080_Initialization+0xbc>
		}// Sensor OK
	}

	printf("BNO080 Not OK: 0x%02x Should be 0x%02x\n", shtpData[0], SHTP_REPORT_PRODUCT_ID_RESPONSE);
 8001264:	4b09      	ldr	r3, [pc, #36]	; (800128c <BNO080_Initialization+0xd4>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	22f8      	movs	r2, #248	; 0xf8
 800126a:	4619      	mov	r1, r3
 800126c:	480b      	ldr	r0, [pc, #44]	; (800129c <BNO080_Initialization+0xe4>)
 800126e:	f006 facd 	bl	800780c <iprintf>
	return (1); //Something went wrong
 8001272:	2301      	movs	r3, #1
}
 8001274:	4618      	mov	r0, r3
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	08009a98 	.word	0x08009a98
 8001280:	40020400 	.word	0x40020400
 8001284:	40020000 	.word	0x40020000
 8001288:	40020800 	.word	0x40020800
 800128c:	200001fc 	.word	0x200001fc
 8001290:	200001f8 	.word	0x200001f8
 8001294:	08009aac 	.word	0x08009aac
 8001298:	08009ac4 	.word	0x08009ac4
 800129c:	08009ae4 	.word	0x08009ae4

080012a0 <SPI2_SendByte>:

unsigned char SPI2_SendByte(unsigned char data)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	4603      	mov	r3, r0
 80012a8:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(BNO080_SPI_CHANNEL)==RESET);
 80012aa:	bf00      	nop
 80012ac:	480c      	ldr	r0, [pc, #48]	; (80012e0 <SPI2_SendByte+0x40>)
 80012ae:	f7ff fe33 	bl	8000f18 <LL_SPI_IsActiveFlag_TXE>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d0f9      	beq.n	80012ac <SPI2_SendByte+0xc>
	LL_SPI_TransmitData8(BNO080_SPI_CHANNEL, data);
 80012b8:	79fb      	ldrb	r3, [r7, #7]
 80012ba:	4619      	mov	r1, r3
 80012bc:	4808      	ldr	r0, [pc, #32]	; (80012e0 <SPI2_SendByte+0x40>)
 80012be:	f7ff fe4c 	bl	8000f5a <LL_SPI_TransmitData8>

	while(LL_SPI_IsActiveFlag_RXNE(BNO080_SPI_CHANNEL)==RESET);
 80012c2:	bf00      	nop
 80012c4:	4806      	ldr	r0, [pc, #24]	; (80012e0 <SPI2_SendByte+0x40>)
 80012c6:	f7ff fe14 	bl	8000ef2 <LL_SPI_IsActiveFlag_RXNE>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d0f9      	beq.n	80012c4 <SPI2_SendByte+0x24>
	return LL_SPI_ReceiveData8(BNO080_SPI_CHANNEL);
 80012d0:	4803      	ldr	r0, [pc, #12]	; (80012e0 <SPI2_SendByte+0x40>)
 80012d2:	f7ff fe34 	bl	8000f3e <LL_SPI_ReceiveData8>
 80012d6:	4603      	mov	r3, r0
}
 80012d8:	4618      	mov	r0, r3
 80012da:	3708      	adds	r7, #8
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	40003800 	.word	0x40003800

080012e4 <BNO080_enableRotationVector>:
	return fixedPointValue * powf(2, qPoint * -1);
}

//Sends the packet to enable the rotation vector
void BNO080_enableRotationVector(uint16_t timeBetweenReports)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	4603      	mov	r3, r0
 80012ec:	80fb      	strh	r3, [r7, #6]
	BNO080_setFeatureCommand(SENSOR_REPORTID_ROTATION_VECTOR, timeBetweenReports, 0);
 80012ee:	88fb      	ldrh	r3, [r7, #6]
 80012f0:	2200      	movs	r2, #0
 80012f2:	4619      	mov	r1, r3
 80012f4:	2005      	movs	r0, #5
 80012f6:	f000 f805 	bl	8001304 <BNO080_setFeatureCommand>
}
 80012fa:	bf00      	nop
 80012fc:	3708      	adds	r7, #8
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
	...

08001304 <BNO080_setFeatureCommand>:
}

//Given a sensor's report ID, this tells the BNO080 to begin reporting the values
//Also sets the specific config word. Useful for personal activity classifier
void BNO080_setFeatureCommand(uint8_t reportID, uint32_t microsBetweenReports, uint32_t specificConfig)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0
 800130a:	4603      	mov	r3, r0
 800130c:	60b9      	str	r1, [r7, #8]
 800130e:	607a      	str	r2, [r7, #4]
 8001310:	73fb      	strb	r3, [r7, #15]
	shtpData[0] = SHTP_REPORT_SET_FEATURE_COMMAND;	 //Set feature command. Reference page 55
 8001312:	4b24      	ldr	r3, [pc, #144]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 8001314:	22fd      	movs	r2, #253	; 0xfd
 8001316:	701a      	strb	r2, [r3, #0]
	shtpData[1] = reportID;						 //Feature Report ID. 0x01 = Accelerometer, 0x05 = Rotation vector
 8001318:	4a22      	ldr	r2, [pc, #136]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 800131a:	7bfb      	ldrb	r3, [r7, #15]
 800131c:	7053      	strb	r3, [r2, #1]
	shtpData[2] = 0;							 //Feature flags
 800131e:	4b21      	ldr	r3, [pc, #132]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 8001320:	2200      	movs	r2, #0
 8001322:	709a      	strb	r2, [r3, #2]
	shtpData[3] = 0;							 //Change sensitivity (LSB)
 8001324:	4b1f      	ldr	r3, [pc, #124]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 8001326:	2200      	movs	r2, #0
 8001328:	70da      	strb	r2, [r3, #3]
	shtpData[4] = 0;							 //Change sensitivity (MSB)
 800132a:	4b1e      	ldr	r3, [pc, #120]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 800132c:	2200      	movs	r2, #0
 800132e:	711a      	strb	r2, [r3, #4]
	shtpData[5] = (microsBetweenReports >> 0) & 0xFF;  //Report interval (LSB) in microseconds. 0x7A120 = 500ms
 8001330:	68bb      	ldr	r3, [r7, #8]
 8001332:	b2da      	uxtb	r2, r3
 8001334:	4b1b      	ldr	r3, [pc, #108]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 8001336:	715a      	strb	r2, [r3, #5]
	shtpData[6] = (microsBetweenReports >> 8) & 0xFF;  //Report interval
 8001338:	68bb      	ldr	r3, [r7, #8]
 800133a:	0a1b      	lsrs	r3, r3, #8
 800133c:	b2da      	uxtb	r2, r3
 800133e:	4b19      	ldr	r3, [pc, #100]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 8001340:	719a      	strb	r2, [r3, #6]
	shtpData[7] = (microsBetweenReports >> 16) & 0xFF; //Report interval
 8001342:	68bb      	ldr	r3, [r7, #8]
 8001344:	0c1b      	lsrs	r3, r3, #16
 8001346:	b2da      	uxtb	r2, r3
 8001348:	4b16      	ldr	r3, [pc, #88]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 800134a:	71da      	strb	r2, [r3, #7]
	shtpData[8] = (microsBetweenReports >> 24) & 0xFF; //Report interval (MSB)
 800134c:	68bb      	ldr	r3, [r7, #8]
 800134e:	0e1b      	lsrs	r3, r3, #24
 8001350:	b2da      	uxtb	r2, r3
 8001352:	4b14      	ldr	r3, [pc, #80]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 8001354:	721a      	strb	r2, [r3, #8]
	shtpData[9] = 0;							 //Batch Interval (LSB)
 8001356:	4b13      	ldr	r3, [pc, #76]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 8001358:	2200      	movs	r2, #0
 800135a:	725a      	strb	r2, [r3, #9]
	shtpData[10] = 0;							 //Batch Interval
 800135c:	4b11      	ldr	r3, [pc, #68]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 800135e:	2200      	movs	r2, #0
 8001360:	729a      	strb	r2, [r3, #10]
	shtpData[11] = 0;							 //Batch Interval
 8001362:	4b10      	ldr	r3, [pc, #64]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 8001364:	2200      	movs	r2, #0
 8001366:	72da      	strb	r2, [r3, #11]
	shtpData[12] = 0;							 //Batch Interval (MSB)
 8001368:	4b0e      	ldr	r3, [pc, #56]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 800136a:	2200      	movs	r2, #0
 800136c:	731a      	strb	r2, [r3, #12]
	shtpData[13] = (specificConfig >> 0) & 0xFF;	   	 //Sensor-specific config (LSB)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	b2da      	uxtb	r2, r3
 8001372:	4b0c      	ldr	r3, [pc, #48]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 8001374:	735a      	strb	r2, [r3, #13]
	shtpData[14] = (specificConfig >> 8) & 0xFF;	   	 //Sensor-specific config
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	0a1b      	lsrs	r3, r3, #8
 800137a:	b2da      	uxtb	r2, r3
 800137c:	4b09      	ldr	r3, [pc, #36]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 800137e:	739a      	strb	r2, [r3, #14]
	shtpData[15] = (specificConfig >> 16) & 0xFF;	 //Sensor-specific config
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	0c1b      	lsrs	r3, r3, #16
 8001384:	b2da      	uxtb	r2, r3
 8001386:	4b07      	ldr	r3, [pc, #28]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 8001388:	73da      	strb	r2, [r3, #15]
	shtpData[16] = (specificConfig >> 24) & 0xFF;	 //Sensor-specific config (MSB)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	0e1b      	lsrs	r3, r3, #24
 800138e:	b2da      	uxtb	r2, r3
 8001390:	4b04      	ldr	r3, [pc, #16]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 8001392:	741a      	strb	r2, [r3, #16]

	//Transmit packet on channel 2, 17 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 17);
 8001394:	2111      	movs	r1, #17
 8001396:	2002      	movs	r0, #2
 8001398:	f000 f89a 	bl	80014d0 <BNO080_sendPacket>
}
 800139c:	bf00      	nop
 800139e:	3710      	adds	r7, #16
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	200001fc 	.word	0x200001fc

080013a8 <BNO080_waitForSPI>:

//Blocking wait for BNO080 to assert (pull low) the INT pin
//indicating it's ready for comm. Can take more than 104ms
//after a hardware reset
int BNO080_waitForSPI(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 80013ae:	2300      	movs	r3, #0
 80013b0:	607b      	str	r3, [r7, #4]
 80013b2:	e00c      	b.n	80013ce <BNO080_waitForSPI+0x26>
	{
		if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 0)
 80013b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013b8:	480b      	ldr	r0, [pc, #44]	; (80013e8 <BNO080_waitForSPI+0x40>)
 80013ba:	f7ff fde0 	bl	8000f7e <LL_GPIO_IsInputPinSet>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d101      	bne.n	80013c8 <BNO080_waitForSPI+0x20>
		{
			//printf("\nData available\n");
			return (1);
 80013c4:	2301      	movs	r3, #1
 80013c6:	e00a      	b.n	80013de <BNO080_waitForSPI+0x36>
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	3301      	adds	r3, #1
 80013cc:	607b      	str	r3, [r7, #4]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013d4:	d1ee      	bne.n	80013b4 <BNO080_waitForSPI+0xc>
		}
		//printf("SPI Wait %d\n", counter);
	}
	printf("\nData not available\n");
 80013d6:	4805      	ldr	r0, [pc, #20]	; (80013ec <BNO080_waitForSPI+0x44>)
 80013d8:	f006 fa9e 	bl	8007918 <puts>
	return (0);
 80013dc:	2300      	movs	r3, #0
}
 80013de:	4618      	mov	r0, r3
 80013e0:	3708      	adds	r7, #8
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	40020800 	.word	0x40020800
 80013ec:	08009b30 	.word	0x08009b30

080013f0 <BNO080_receivePacket>:


//Check to see if there is any new data available
//Read the contents of the incoming packet into the shtpData array
int BNO080_receivePacket(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b084      	sub	sp, #16
 80013f4:	af00      	add	r7, sp, #0
	uint8_t incoming;

	if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 1)
 80013f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013fa:	4831      	ldr	r0, [pc, #196]	; (80014c0 <BNO080_receivePacket+0xd0>)
 80013fc:	f7ff fdbf 	bl	8000f7e <LL_GPIO_IsInputPinSet>
 8001400:	4603      	mov	r3, r0
 8001402:	2b01      	cmp	r3, #1
 8001404:	d101      	bne.n	800140a <BNO080_receivePacket+0x1a>
		return (0); //Data is not available
 8001406:	2300      	movs	r3, #0
 8001408:	e056      	b.n	80014b8 <BNO080_receivePacket+0xc8>

	//Old way: if (BNO080_waitForSPI() == 0) return (0); //Something went wrong

	//Get first four bytes to find out how much data we need to read

	CHIP_SELECT(BNO080);
 800140a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800140e:	482d      	ldr	r0, [pc, #180]	; (80014c4 <BNO080_receivePacket+0xd4>)
 8001410:	f7ff fdd8 	bl	8000fc4 <LL_GPIO_ResetOutputPin>

	//Get the first four bytes, aka the packet header
	uint8_t packetLSB = SPI2_SendByte(0);
 8001414:	2000      	movs	r0, #0
 8001416:	f7ff ff43 	bl	80012a0 <SPI2_SendByte>
 800141a:	4603      	mov	r3, r0
 800141c:	737b      	strb	r3, [r7, #13]
	uint8_t packetMSB = SPI2_SendByte(0);
 800141e:	2000      	movs	r0, #0
 8001420:	f7ff ff3e 	bl	80012a0 <SPI2_SendByte>
 8001424:	4603      	mov	r3, r0
 8001426:	733b      	strb	r3, [r7, #12]
	uint8_t channelNumber = SPI2_SendByte(0);
 8001428:	2000      	movs	r0, #0
 800142a:	f7ff ff39 	bl	80012a0 <SPI2_SendByte>
 800142e:	4603      	mov	r3, r0
 8001430:	72fb      	strb	r3, [r7, #11]
	uint8_t sequenceNumber = SPI2_SendByte(0); //Not sure if we need to store this or not
 8001432:	2000      	movs	r0, #0
 8001434:	f7ff ff34 	bl	80012a0 <SPI2_SendByte>
 8001438:	4603      	mov	r3, r0
 800143a:	72bb      	strb	r3, [r7, #10]

	//Store the header info
	shtpHeader[0] = packetLSB;
 800143c:	4a22      	ldr	r2, [pc, #136]	; (80014c8 <BNO080_receivePacket+0xd8>)
 800143e:	7b7b      	ldrb	r3, [r7, #13]
 8001440:	7013      	strb	r3, [r2, #0]
	shtpHeader[1] = packetMSB;
 8001442:	4a21      	ldr	r2, [pc, #132]	; (80014c8 <BNO080_receivePacket+0xd8>)
 8001444:	7b3b      	ldrb	r3, [r7, #12]
 8001446:	7053      	strb	r3, [r2, #1]
	shtpHeader[2] = channelNumber;
 8001448:	4a1f      	ldr	r2, [pc, #124]	; (80014c8 <BNO080_receivePacket+0xd8>)
 800144a:	7afb      	ldrb	r3, [r7, #11]
 800144c:	7093      	strb	r3, [r2, #2]
	shtpHeader[3] = sequenceNumber;
 800144e:	4a1e      	ldr	r2, [pc, #120]	; (80014c8 <BNO080_receivePacket+0xd8>)
 8001450:	7abb      	ldrb	r3, [r7, #10]
 8001452:	70d3      	strb	r3, [r2, #3]

	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)packetMSB << 8 | packetLSB);
 8001454:	7b3b      	ldrb	r3, [r7, #12]
 8001456:	021b      	lsls	r3, r3, #8
 8001458:	b21a      	sxth	r2, r3
 800145a:	7b7b      	ldrb	r3, [r7, #13]
 800145c:	b21b      	sxth	r3, r3
 800145e:	4313      	orrs	r3, r2
 8001460:	813b      	strh	r3, [r7, #8]
	dataLength &= 0x7fff; //Clear the MSbit.
 8001462:	893b      	ldrh	r3, [r7, #8]
 8001464:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001468:	813b      	strh	r3, [r7, #8]
	//This bit indicates if this package is a continuation of the last. Ignore it for now.
	//TODO catch this as an error and exit
	if (dataLength == 0)
 800146a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d101      	bne.n	8001476 <BNO080_receivePacket+0x86>
	{
		//Packet is empty
		return (0); //All done
 8001472:	2300      	movs	r3, #0
 8001474:	e020      	b.n	80014b8 <BNO080_receivePacket+0xc8>
	}
	dataLength -= 4; //Remove the header bytes from the data count
 8001476:	893b      	ldrh	r3, [r7, #8]
 8001478:	3b04      	subs	r3, #4
 800147a:	b29b      	uxth	r3, r3
 800147c:	813b      	strh	r3, [r7, #8]

	//printf("length: %d\n", dataLength);

	//Read incoming data into the shtpData array
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 800147e:	2300      	movs	r3, #0
 8001480:	81fb      	strh	r3, [r7, #14]
 8001482:	e00e      	b.n	80014a2 <BNO080_receivePacket+0xb2>
	{
		incoming = SPI2_SendByte(0xFF);
 8001484:	20ff      	movs	r0, #255	; 0xff
 8001486:	f7ff ff0b 	bl	80012a0 <SPI2_SendByte>
 800148a:	4603      	mov	r3, r0
 800148c:	71fb      	strb	r3, [r7, #7]
		//printf("%d ", incoming);
		if (dataSpot < MAX_PACKET_SIZE)	//BNO080 can respond with upto 270 bytes, avoid overflow
 800148e:	89fb      	ldrh	r3, [r7, #14]
 8001490:	2b7f      	cmp	r3, #127	; 0x7f
 8001492:	d803      	bhi.n	800149c <BNO080_receivePacket+0xac>
			shtpData[dataSpot] = incoming; //Store data into the shtpData array
 8001494:	89fb      	ldrh	r3, [r7, #14]
 8001496:	490d      	ldr	r1, [pc, #52]	; (80014cc <BNO080_receivePacket+0xdc>)
 8001498:	79fa      	ldrb	r2, [r7, #7]
 800149a:	54ca      	strb	r2, [r1, r3]
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 800149c:	89fb      	ldrh	r3, [r7, #14]
 800149e:	3301      	adds	r3, #1
 80014a0:	81fb      	strh	r3, [r7, #14]
 80014a2:	89fa      	ldrh	r2, [r7, #14]
 80014a4:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80014a8:	429a      	cmp	r2, r3
 80014aa:	dbeb      	blt.n	8001484 <BNO080_receivePacket+0x94>
	}
	//printf("\n");

	CHIP_DESELECT(BNO080); //Release BNO080
 80014ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014b0:	4804      	ldr	r0, [pc, #16]	; (80014c4 <BNO080_receivePacket+0xd4>)
 80014b2:	f7ff fd79 	bl	8000fa8 <LL_GPIO_SetOutputPin>
	return (1); //We're done!
 80014b6:	2301      	movs	r3, #1
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3710      	adds	r7, #16
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	40020800 	.word	0x40020800
 80014c4:	40020400 	.word	0x40020400
 80014c8:	200001f8 	.word	0x200001f8
 80014cc:	200001fc 	.word	0x200001fc

080014d0 <BNO080_sendPacket>:

//Given the data packet, send the header then the data
//Returns false if sensor does not ACK
//TODO - Arduino has a max 32 byte send. Break sending into multi packets if needed.
int BNO080_sendPacket(uint8_t channelNumber, uint8_t dataLength)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b084      	sub	sp, #16
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	4603      	mov	r3, r0
 80014d8:	460a      	mov	r2, r1
 80014da:	71fb      	strb	r3, [r7, #7]
 80014dc:	4613      	mov	r3, r2
 80014de:	71bb      	strb	r3, [r7, #6]
	uint8_t packetLength = dataLength + 4; //Add four bytes for the header
 80014e0:	79bb      	ldrb	r3, [r7, #6]
 80014e2:	3304      	adds	r3, #4
 80014e4:	73bb      	strb	r3, [r7, #14]

	//Wait for BNO080 to indicate it is available for communication
	if (BNO080_waitForSPI() == 0)
 80014e6:	f7ff ff5f 	bl	80013a8 <BNO080_waitForSPI>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d101      	bne.n	80014f4 <BNO080_sendPacket+0x24>
		return (0); //Data is not available
 80014f0:	2300      	movs	r3, #0
 80014f2:	e032      	b.n	800155a <BNO080_sendPacket+0x8a>

	//BNO080 has max CLK of 3MHz, MSB first,
	//The BNO080 uses CPOL = 1 and CPHA = 1. This is mode3
	CHIP_SELECT(BNO080);
 80014f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014f8:	481a      	ldr	r0, [pc, #104]	; (8001564 <BNO080_sendPacket+0x94>)
 80014fa:	f7ff fd63 	bl	8000fc4 <LL_GPIO_ResetOutputPin>

	//Send the 4 byte packet header
	SPI2_SendByte(packetLength & 0xFF);			//Packet length LSB
 80014fe:	7bbb      	ldrb	r3, [r7, #14]
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff fecd 	bl	80012a0 <SPI2_SendByte>
	SPI2_SendByte(packetLength >> 8);				//Packet length MSB
 8001506:	7bbb      	ldrb	r3, [r7, #14]
 8001508:	121b      	asrs	r3, r3, #8
 800150a:	b2db      	uxtb	r3, r3
 800150c:	4618      	mov	r0, r3
 800150e:	f7ff fec7 	bl	80012a0 <SPI2_SendByte>
	SPI2_SendByte(channelNumber);					//Channel number
 8001512:	79fb      	ldrb	r3, [r7, #7]
 8001514:	4618      	mov	r0, r3
 8001516:	f7ff fec3 	bl	80012a0 <SPI2_SendByte>
	SPI2_SendByte(sequenceNumber[channelNumber]++); 	//Send the sequence number, increments with each packet sent, different counter for each channel
 800151a:	79fb      	ldrb	r3, [r7, #7]
 800151c:	4a12      	ldr	r2, [pc, #72]	; (8001568 <BNO080_sendPacket+0x98>)
 800151e:	5cd2      	ldrb	r2, [r2, r3]
 8001520:	1c51      	adds	r1, r2, #1
 8001522:	b2c8      	uxtb	r0, r1
 8001524:	4910      	ldr	r1, [pc, #64]	; (8001568 <BNO080_sendPacket+0x98>)
 8001526:	54c8      	strb	r0, [r1, r3]
 8001528:	4610      	mov	r0, r2
 800152a:	f7ff feb9 	bl	80012a0 <SPI2_SendByte>

	//Send the user's data packet
	for (uint8_t i = 0; i < dataLength; i++)
 800152e:	2300      	movs	r3, #0
 8001530:	73fb      	strb	r3, [r7, #15]
 8001532:	e008      	b.n	8001546 <BNO080_sendPacket+0x76>
	{
		SPI2_SendByte(shtpData[i]);
 8001534:	7bfb      	ldrb	r3, [r7, #15]
 8001536:	4a0d      	ldr	r2, [pc, #52]	; (800156c <BNO080_sendPacket+0x9c>)
 8001538:	5cd3      	ldrb	r3, [r2, r3]
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff feb0 	bl	80012a0 <SPI2_SendByte>
	for (uint8_t i = 0; i < dataLength; i++)
 8001540:	7bfb      	ldrb	r3, [r7, #15]
 8001542:	3301      	adds	r3, #1
 8001544:	73fb      	strb	r3, [r7, #15]
 8001546:	7bfa      	ldrb	r2, [r7, #15]
 8001548:	79bb      	ldrb	r3, [r7, #6]
 800154a:	429a      	cmp	r2, r3
 800154c:	d3f2      	bcc.n	8001534 <BNO080_sendPacket+0x64>
	}

	CHIP_DESELECT(BNO080);
 800154e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001552:	4804      	ldr	r0, [pc, #16]	; (8001564 <BNO080_sendPacket+0x94>)
 8001554:	f7ff fd28 	bl	8000fa8 <LL_GPIO_SetOutputPin>

	return (1);
 8001558:	2301      	movs	r3, #1
}
 800155a:	4618      	mov	r0, r3
 800155c:	3710      	adds	r7, #16
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	40020400 	.word	0x40020400
 8001568:	2000027c 	.word	0x2000027c
 800156c:	200001fc 	.word	0x200001fc

08001570 <LL_SPI_Enable>:
{
 8001570:	b480      	push	{r7}
 8001572:	b083      	sub	sp, #12
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	601a      	str	r2, [r3, #0]
}
 8001584:	bf00      	nop
 8001586:	370c      	adds	r7, #12
 8001588:	46bd      	mov	sp, r7
 800158a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158e:	4770      	bx	lr

08001590 <LL_SPI_SetStandard>:
{
 8001590:	b480      	push	{r7}
 8001592:	b083      	sub	sp, #12
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
 8001598:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	f023 0210 	bic.w	r2, r3, #16
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	431a      	orrs	r2, r3
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	605a      	str	r2, [r3, #4]
}
 80015aa:	bf00      	nop
 80015ac:	370c      	adds	r7, #12
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr

080015b6 <LL_SPI_IsActiveFlag_RXNE>:
{
 80015b6:	b480      	push	{r7}
 80015b8:	b083      	sub	sp, #12
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	f003 0301 	and.w	r3, r3, #1
 80015c6:	2b01      	cmp	r3, #1
 80015c8:	d101      	bne.n	80015ce <LL_SPI_IsActiveFlag_RXNE+0x18>
 80015ca:	2301      	movs	r3, #1
 80015cc:	e000      	b.n	80015d0 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 80015ce:	2300      	movs	r3, #0
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	370c      	adds	r7, #12
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr

080015dc <LL_SPI_IsActiveFlag_TXE>:
{
 80015dc:	b480      	push	{r7}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	689b      	ldr	r3, [r3, #8]
 80015e8:	f003 0302 	and.w	r3, r3, #2
 80015ec:	2b02      	cmp	r3, #2
 80015ee:	d101      	bne.n	80015f4 <LL_SPI_IsActiveFlag_TXE+0x18>
 80015f0:	2301      	movs	r3, #1
 80015f2:	e000      	b.n	80015f6 <LL_SPI_IsActiveFlag_TXE+0x1a>
 80015f4:	2300      	movs	r3, #0
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	370c      	adds	r7, #12
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr

08001602 <LL_SPI_ReceiveData8>:
{
 8001602:	b480      	push	{r7}
 8001604:	b083      	sub	sp, #12
 8001606:	af00      	add	r7, sp, #0
 8001608:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	330c      	adds	r3, #12
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	b2db      	uxtb	r3, r3
}
 8001612:	4618      	mov	r0, r3
 8001614:	370c      	adds	r7, #12
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr

0800161e <LL_SPI_TransmitData8>:
{
 800161e:	b480      	push	{r7}
 8001620:	b085      	sub	sp, #20
 8001622:	af00      	add	r7, sp, #0
 8001624:	6078      	str	r0, [r7, #4]
 8001626:	460b      	mov	r3, r1
 8001628:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	330c      	adds	r3, #12
 800162e:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	78fa      	ldrb	r2, [r7, #3]
 8001634:	701a      	strb	r2, [r3, #0]
}
 8001636:	bf00      	nop
 8001638:	3714      	adds	r7, #20
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr

08001642 <LL_GPIO_SetOutputPin>:
{
 8001642:	b480      	push	{r7}
 8001644:	b083      	sub	sp, #12
 8001646:	af00      	add	r7, sp, #0
 8001648:	6078      	str	r0, [r7, #4]
 800164a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	683a      	ldr	r2, [r7, #0]
 8001650:	619a      	str	r2, [r3, #24]
}
 8001652:	bf00      	nop
 8001654:	370c      	adds	r7, #12
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr

0800165e <LL_GPIO_ResetOutputPin>:
{
 800165e:	b480      	push	{r7}
 8001660:	b083      	sub	sp, #12
 8001662:	af00      	add	r7, sp, #0
 8001664:	6078      	str	r0, [r7, #4]
 8001666:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	041a      	lsls	r2, r3, #16
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	619a      	str	r2, [r3, #24]
}
 8001670:	bf00      	nop
 8001672:	370c      	adds	r7, #12
 8001674:	46bd      	mov	sp, r7
 8001676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167a:	4770      	bx	lr

0800167c <LL_AHB1_GRP1_EnableClock>:
{
 800167c:	b480      	push	{r7}
 800167e:	b085      	sub	sp, #20
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001684:	4b08      	ldr	r3, [pc, #32]	; (80016a8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001686:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001688:	4907      	ldr	r1, [pc, #28]	; (80016a8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	4313      	orrs	r3, r2
 800168e:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001690:	4b05      	ldr	r3, [pc, #20]	; (80016a8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001692:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	4013      	ands	r3, r2
 8001698:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800169a:	68fb      	ldr	r3, [r7, #12]
}
 800169c:	bf00      	nop
 800169e:	3714      	adds	r7, #20
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr
 80016a8:	40023800 	.word	0x40023800

080016ac <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b085      	sub	sp, #20
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80016b4:	4b08      	ldr	r3, [pc, #32]	; (80016d8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80016b6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80016b8:	4907      	ldr	r1, [pc, #28]	; (80016d8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	4313      	orrs	r3, r2
 80016be:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80016c0:	4b05      	ldr	r3, [pc, #20]	; (80016d8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80016c2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	4013      	ands	r3, r2
 80016c8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80016ca:	68fb      	ldr	r3, [r7, #12]
}
 80016cc:	bf00      	nop
 80016ce:	3714      	adds	r7, #20
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr
 80016d8:	40023800 	.word	0x40023800

080016dc <ICM20602_GPIO_SPI_Initialization>:
Struct_ICM20602 ICM20602;
int32_t gyro_x_offset, gyro_y_offset, gyro_z_offset; // To remove offset


void ICM20602_GPIO_SPI_Initialization(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b090      	sub	sp, #64	; 0x40
 80016e0:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 80016e2:	f107 0318 	add.w	r3, r7, #24
 80016e6:	2228      	movs	r2, #40	; 0x28
 80016e8:	2100      	movs	r1, #0
 80016ea:	4618      	mov	r0, r3
 80016ec:	f005 fc1c 	bl	8006f28 <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f0:	463b      	mov	r3, r7
 80016f2:	2200      	movs	r2, #0
 80016f4:	601a      	str	r2, [r3, #0]
 80016f6:	605a      	str	r2, [r3, #4]
 80016f8:	609a      	str	r2, [r3, #8]
 80016fa:	60da      	str	r2, [r3, #12]
 80016fc:	611a      	str	r2, [r3, #16]
 80016fe:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8001700:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001704:	f7ff ffd2 	bl	80016ac <LL_APB2_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001708:	2001      	movs	r0, #1
 800170a:	f7ff ffb7 	bl	800167c <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800170e:	2004      	movs	r0, #4
 8001710:	f7ff ffb4 	bl	800167c <LL_AHB1_GRP1_EnableClock>
	/**SPI1 GPIO Configuration
	PA5   ------> SPI1_SCK
	PA6   ------> SPI1_MISO
	PA7   ------> SPI1_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8001714:	23e0      	movs	r3, #224	; 0xe0
 8001716:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001718:	2302      	movs	r3, #2
 800171a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800171c:	2303      	movs	r3, #3
 800171e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001720:	2300      	movs	r3, #0
 8001722:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001724:	2300      	movs	r3, #0
 8001726:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001728:	2305      	movs	r3, #5
 800172a:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800172c:	463b      	mov	r3, r7
 800172e:	4619      	mov	r1, r3
 8001730:	4825      	ldr	r0, [pc, #148]	; (80017c8 <ICM20602_GPIO_SPI_Initialization+0xec>)
 8001732:	f004 fbd4 	bl	8005ede <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001736:	2300      	movs	r3, #0
 8001738:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 800173a:	f44f 7382 	mov.w	r3, #260	; 0x104
 800173e:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001740:	2300      	movs	r3, #0
 8001742:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8001744:	2302      	movs	r3, #2
 8001746:	627b      	str	r3, [r7, #36]	; 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8001748:	2301      	movs	r3, #1
 800174a:	62bb      	str	r3, [r7, #40]	; 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 800174c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001750:	62fb      	str	r3, [r7, #44]	; 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8; //ICM-20602 MAX SPI CLK is 10MHz. But DIV2(42MHz) is available.
 8001752:	2310      	movs	r3, #16
 8001754:	633b      	str	r3, [r7, #48]	; 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001756:	2300      	movs	r3, #0
 8001758:	637b      	str	r3, [r7, #52]	; 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 800175a:	2300      	movs	r3, #0
 800175c:	63bb      	str	r3, [r7, #56]	; 0x38
	SPI_InitStruct.CRCPoly = 10;
 800175e:	230a      	movs	r3, #10
 8001760:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_SPI_Init(ICM20602_SPI_CHANNEL, &SPI_InitStruct);
 8001762:	f107 0318 	add.w	r3, r7, #24
 8001766:	4619      	mov	r1, r3
 8001768:	4818      	ldr	r0, [pc, #96]	; (80017cc <ICM20602_GPIO_SPI_Initialization+0xf0>)
 800176a:	f004 fd88 	bl	800627e <LL_SPI_Init>
	LL_SPI_SetStandard(ICM20602_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 800176e:	2100      	movs	r1, #0
 8001770:	4816      	ldr	r0, [pc, #88]	; (80017cc <ICM20602_GPIO_SPI_Initialization+0xf0>)
 8001772:	f7ff ff0d 	bl	8001590 <LL_SPI_SetStandard>
	/**ICM20602 GPIO Control Configuration
	 * PC4  ------> ICM20602_SPI_CS_PIN (output)
	 * PC5  ------> ICM20602_INT_PIN (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(ICM20602_SPI_CS_PORT, ICM20602_SPI_CS_PIN);
 8001776:	2110      	movs	r1, #16
 8001778:	4815      	ldr	r0, [pc, #84]	; (80017d0 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 800177a:	f7ff ff70 	bl	800165e <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = ICM20602_SPI_CS_PIN;
 800177e:	2310      	movs	r3, #16
 8001780:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001782:	2301      	movs	r3, #1
 8001784:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001786:	2303      	movs	r3, #3
 8001788:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800178a:	2300      	movs	r3, #0
 800178c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800178e:	2300      	movs	r3, #0
 8001790:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM20602_SPI_CS_PORT, &GPIO_InitStruct);
 8001792:	463b      	mov	r3, r7
 8001794:	4619      	mov	r1, r3
 8001796:	480e      	ldr	r0, [pc, #56]	; (80017d0 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 8001798:	f004 fba1 	bl	8005ede <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = ICM20602_INT_PIN;
 800179c:	2320      	movs	r3, #32
 800179e:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80017a0:	2300      	movs	r3, #0
 80017a2:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80017a4:	2301      	movs	r3, #1
 80017a6:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM20602_INT_PORT, &GPIO_InitStruct);
 80017a8:	463b      	mov	r3, r7
 80017aa:	4619      	mov	r1, r3
 80017ac:	4808      	ldr	r0, [pc, #32]	; (80017d0 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 80017ae:	f004 fb96 	bl	8005ede <LL_GPIO_Init>

	LL_SPI_Enable(ICM20602_SPI_CHANNEL);
 80017b2:	4806      	ldr	r0, [pc, #24]	; (80017cc <ICM20602_GPIO_SPI_Initialization+0xf0>)
 80017b4:	f7ff fedc 	bl	8001570 <LL_SPI_Enable>

	CHIP_DESELECT(ICM20602);
 80017b8:	2110      	movs	r1, #16
 80017ba:	4805      	ldr	r0, [pc, #20]	; (80017d0 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 80017bc:	f7ff ff41 	bl	8001642 <LL_GPIO_SetOutputPin>
}
 80017c0:	bf00      	nop
 80017c2:	3740      	adds	r7, #64	; 0x40
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	40020000 	.word	0x40020000
 80017cc:	40013000 	.word	0x40013000
 80017d0:	40020800 	.word	0x40020800

080017d4 <SPI1_SendByte>:


unsigned char SPI1_SendByte(unsigned char data)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0
 80017da:	4603      	mov	r3, r0
 80017dc:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(ICM20602_SPI_CHANNEL)==RESET);
 80017de:	bf00      	nop
 80017e0:	480c      	ldr	r0, [pc, #48]	; (8001814 <SPI1_SendByte+0x40>)
 80017e2:	f7ff fefb 	bl	80015dc <LL_SPI_IsActiveFlag_TXE>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d0f9      	beq.n	80017e0 <SPI1_SendByte+0xc>
	LL_SPI_TransmitData8(ICM20602_SPI_CHANNEL, data);
 80017ec:	79fb      	ldrb	r3, [r7, #7]
 80017ee:	4619      	mov	r1, r3
 80017f0:	4808      	ldr	r0, [pc, #32]	; (8001814 <SPI1_SendByte+0x40>)
 80017f2:	f7ff ff14 	bl	800161e <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(ICM20602_SPI_CHANNEL)==RESET);
 80017f6:	bf00      	nop
 80017f8:	4806      	ldr	r0, [pc, #24]	; (8001814 <SPI1_SendByte+0x40>)
 80017fa:	f7ff fedc 	bl	80015b6 <LL_SPI_IsActiveFlag_RXNE>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d0f9      	beq.n	80017f8 <SPI1_SendByte+0x24>
	return LL_SPI_ReceiveData8(ICM20602_SPI_CHANNEL);
 8001804:	4803      	ldr	r0, [pc, #12]	; (8001814 <SPI1_SendByte+0x40>)
 8001806:	f7ff fefc 	bl	8001602 <LL_SPI_ReceiveData8>
 800180a:	4603      	mov	r3, r0
}
 800180c:	4618      	mov	r0, r3
 800180e:	3708      	adds	r7, #8
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	40013000 	.word	0x40013000

08001818 <ICM20602_Readbyte>:

//////////////////////////////////////////////////////////////

uint8_t ICM20602_Readbyte(uint8_t reg_addr)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b084      	sub	sp, #16
 800181c:	af00      	add	r7, sp, #0
 800181e:	4603      	mov	r3, r0
 8001820:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	CHIP_SELECT(ICM20602);
 8001822:	2110      	movs	r1, #16
 8001824:	480b      	ldr	r0, [pc, #44]	; (8001854 <ICM20602_Readbyte+0x3c>)
 8001826:	f7ff ff1a 	bl	800165e <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 800182a:	79fb      	ldrb	r3, [r7, #7]
 800182c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001830:	b2db      	uxtb	r3, r3
 8001832:	4618      	mov	r0, r3
 8001834:	f7ff ffce 	bl	80017d4 <SPI1_SendByte>
	val = SPI1_SendByte(0x00); //Send DUMMY to read data
 8001838:	2000      	movs	r0, #0
 800183a:	f7ff ffcb 	bl	80017d4 <SPI1_SendByte>
 800183e:	4603      	mov	r3, r0
 8001840:	73fb      	strb	r3, [r7, #15]
	CHIP_DESELECT(ICM20602);
 8001842:	2110      	movs	r1, #16
 8001844:	4803      	ldr	r0, [pc, #12]	; (8001854 <ICM20602_Readbyte+0x3c>)
 8001846:	f7ff fefc 	bl	8001642 <LL_GPIO_SetOutputPin>
	
	return val;
 800184a:	7bfb      	ldrb	r3, [r7, #15]
}
 800184c:	4618      	mov	r0, r3
 800184e:	3710      	adds	r7, #16
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}
 8001854:	40020800 	.word	0x40020800

08001858 <ICM20602_Writebyte>:
	}
	CHIP_DESELECT(ICM20602);
}

void ICM20602_Writebyte(uint8_t reg_addr, uint8_t val)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	4603      	mov	r3, r0
 8001860:	460a      	mov	r2, r1
 8001862:	71fb      	strb	r3, [r7, #7]
 8001864:	4613      	mov	r3, r2
 8001866:	71bb      	strb	r3, [r7, #6]
	CHIP_SELECT(ICM20602);
 8001868:	2110      	movs	r1, #16
 800186a:	480b      	ldr	r0, [pc, #44]	; (8001898 <ICM20602_Writebyte+0x40>)
 800186c:	f7ff fef7 	bl	800165e <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr & 0x7F); //Register. MSB 0 is write instruction.
 8001870:	79fb      	ldrb	r3, [r7, #7]
 8001872:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001876:	b2db      	uxtb	r3, r3
 8001878:	4618      	mov	r0, r3
 800187a:	f7ff ffab 	bl	80017d4 <SPI1_SendByte>
	SPI1_SendByte(val); //Send Data to write
 800187e:	79bb      	ldrb	r3, [r7, #6]
 8001880:	4618      	mov	r0, r3
 8001882:	f7ff ffa7 	bl	80017d4 <SPI1_SendByte>
	CHIP_DESELECT(ICM20602);
 8001886:	2110      	movs	r1, #16
 8001888:	4803      	ldr	r0, [pc, #12]	; (8001898 <ICM20602_Writebyte+0x40>)
 800188a:	f7ff feda 	bl	8001642 <LL_GPIO_SetOutputPin>
}
 800188e:	bf00      	nop
 8001890:	3708      	adds	r7, #8
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	40020800 	.word	0x40020800

0800189c <ICM20602_Initialization>:
	CHIP_DESELECT(ICM20602);
}


int ICM20602_Initialization(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af00      	add	r7, sp, #0

	uint8_t who_am_i = 0;
 80018a2:	2300      	movs	r3, #0
 80018a4:	73fb      	strb	r3, [r7, #15]
	int16_t accel_raw_data[3] = {0};  // To remove offset
 80018a6:	f107 0308 	add.w	r3, r7, #8
 80018aa:	2200      	movs	r2, #0
 80018ac:	601a      	str	r2, [r3, #0]
 80018ae:	809a      	strh	r2, [r3, #4]
	int16_t gyro_raw_data[3] = {0};   // To remove offset
 80018b0:	463b      	mov	r3, r7
 80018b2:	2200      	movs	r2, #0
 80018b4:	601a      	str	r2, [r3, #0]
 80018b6:	809a      	strh	r2, [r3, #4]
	
	ICM20602_GPIO_SPI_Initialization();
 80018b8:	f7ff ff10 	bl	80016dc <ICM20602_GPIO_SPI_Initialization>
	
	printf("Checking ICM20602...");
 80018bc:	4833      	ldr	r0, [pc, #204]	; (800198c <ICM20602_Initialization+0xf0>)
 80018be:	f005 ffa5 	bl	800780c <iprintf>
	
	// check WHO_AM_I (0x75)
	who_am_i = ICM20602_Readbyte(WHO_AM_I); 
 80018c2:	2075      	movs	r0, #117	; 0x75
 80018c4:	f7ff ffa8 	bl	8001818 <ICM20602_Readbyte>
 80018c8:	4603      	mov	r3, r0
 80018ca:	73fb      	strb	r3, [r7, #15]

	// who am i = 0x12
	if(who_am_i == 0x12)
 80018cc:	7bfb      	ldrb	r3, [r7, #15]
 80018ce:	2b12      	cmp	r3, #18
 80018d0:	d105      	bne.n	80018de <ICM20602_Initialization+0x42>
	{
		printf("\nICM20602 who_am_i = 0x%02x...OK\n\n", who_am_i);
 80018d2:	7bfb      	ldrb	r3, [r7, #15]
 80018d4:	4619      	mov	r1, r3
 80018d6:	482e      	ldr	r0, [pc, #184]	; (8001990 <ICM20602_Initialization+0xf4>)
 80018d8:	f005 ff98 	bl	800780c <iprintf>
 80018dc:	e012      	b.n	8001904 <ICM20602_Initialization+0x68>
	}
	// recheck
	else if(who_am_i != 0x12)
 80018de:	7bfb      	ldrb	r3, [r7, #15]
 80018e0:	2b12      	cmp	r3, #18
 80018e2:	d00f      	beq.n	8001904 <ICM20602_Initialization+0x68>
	{
		who_am_i = ICM20602_Readbyte(WHO_AM_I); // check again WHO_AM_I (0x75)
 80018e4:	2075      	movs	r0, #117	; 0x75
 80018e6:	f7ff ff97 	bl	8001818 <ICM20602_Readbyte>
 80018ea:	4603      	mov	r3, r0
 80018ec:	73fb      	strb	r3, [r7, #15]

		if (who_am_i != 0x12){
 80018ee:	7bfb      	ldrb	r3, [r7, #15]
 80018f0:	2b12      	cmp	r3, #18
 80018f2:	d007      	beq.n	8001904 <ICM20602_Initialization+0x68>
			printf( "ICM20602 Not OK: 0x%02x Should be 0x%02x\n", who_am_i, 0x12);
 80018f4:	7bfb      	ldrb	r3, [r7, #15]
 80018f6:	2212      	movs	r2, #18
 80018f8:	4619      	mov	r1, r3
 80018fa:	4826      	ldr	r0, [pc, #152]	; (8001994 <ICM20602_Initialization+0xf8>)
 80018fc:	f005 ff86 	bl	800780c <iprintf>
			return 1; //ERROR
 8001900:	2301      	movs	r3, #1
 8001902:	e03f      	b.n	8001984 <ICM20602_Initialization+0xe8>
		}
	}
	
	// Reset ICM20602
	// PWR_MGMT_1 0x6B
	ICM20602_Writebyte(PWR_MGMT_1, 0x80); //Reset ICM20602
 8001904:	2180      	movs	r1, #128	; 0x80
 8001906:	206b      	movs	r0, #107	; 0x6b
 8001908:	f7ff ffa6 	bl	8001858 <ICM20602_Writebyte>
	HAL_Delay(50);
 800190c:	2032      	movs	r0, #50	; 0x32
 800190e:	f002 f9c5 	bl	8003c9c <HAL_Delay>

	// PWR_MGMT_1 0x6B
	ICM20602_Writebyte(PWR_MGMT_1, 0x01); // Enable Temperature sensor(bit4-0), Use PLL(bit2:0-01)
 8001912:	2101      	movs	r1, #1
 8001914:	206b      	movs	r0, #107	; 0x6b
 8001916:	f7ff ff9f 	bl	8001858 <ICM20602_Writebyte>
									//      
	HAL_Delay(50);
 800191a:	2032      	movs	r0, #50	; 0x32
 800191c:	f002 f9be 	bl	8003c9c <HAL_Delay>

	// PWR_MGMT_2 0x6C
	ICM20602_Writebyte(PWR_MGMT_2, 0x38); // Disable Acc(bit5:3-111), Enable Gyro(bit2:0-000)
 8001920:	2138      	movs	r1, #56	; 0x38
 8001922:	206c      	movs	r0, #108	; 0x6c
 8001924:	f7ff ff98 	bl	8001858 <ICM20602_Writebyte>
	//ICM20602_Writebyte( PWR_MGMT_2, 0x00 ); // Enable Acc(bit5:3-000), Enable Gyro(bit2:0-000)
	HAL_Delay(50);
 8001928:	2032      	movs	r0, #50	; 0x32
 800192a:	f002 f9b7 	bl	8003c9c <HAL_Delay>
	
	// set sample rate to 1000Hz and apply a software filter
	ICM20602_Writebyte(SMPLRT_DIV, 0x00);
 800192e:	2100      	movs	r1, #0
 8001930:	2019      	movs	r0, #25
 8001932:	f7ff ff91 	bl	8001858 <ICM20602_Writebyte>
	HAL_Delay(50);
 8001936:	2032      	movs	r0, #50	; 0x32
 8001938:	f002 f9b0 	bl	8003c9c <HAL_Delay>
	
	// Gyro DLPF Config
	//ICM20602_Writebyte(CONFIG, 0x00); // Gyro LPF fc 250Hz(bit2:0-000)
	ICM20602_Writebyte(CONFIG, 0x05); // Gyro LPF fc 20Hz(bit2:0-100) at 1kHz sample rate
 800193c:	2105      	movs	r1, #5
 800193e:	201a      	movs	r0, #26
 8001940:	f7ff ff8a 	bl	8001858 <ICM20602_Writebyte>
	HAL_Delay(50);
 8001944:	2032      	movs	r0, #50	; 0x32
 8001946:	f002 f9a9 	bl	8003c9c <HAL_Delay>

	// GYRO_CONFIG 0x1B
	ICM20602_Writebyte(GYRO_CONFIG, 0x18); // Gyro sensitivity 2000 dps(bit4:3-11), FCHOICE (bit1:0-00)
 800194a:	2118      	movs	r1, #24
 800194c:	201b      	movs	r0, #27
 800194e:	f7ff ff83 	bl	8001858 <ICM20602_Writebyte>
	HAL_Delay(50);
 8001952:	2032      	movs	r0, #50	; 0x32
 8001954:	f002 f9a2 	bl	8003c9c <HAL_Delay>

	// ACCEL_CONFIG 0x1C
	ICM20602_Writebyte(ACCEL_CONFIG, 0x18); // Acc sensitivity 16g
 8001958:	2118      	movs	r1, #24
 800195a:	201c      	movs	r0, #28
 800195c:	f7ff ff7c 	bl	8001858 <ICM20602_Writebyte>
	HAL_Delay(50);
 8001960:	2032      	movs	r0, #50	; 0x32
 8001962:	f002 f99b 	bl	8003c9c <HAL_Delay>
	
	// ACCEL_CONFIG2 0x1D
	ICM20602_Writebyte(ACCEL_CONFIG2, 0x03); // Acc FCHOICE 1kHz(bit3-0), DLPF fc 44.8Hz(bit2:0-011)
 8001966:	2103      	movs	r1, #3
 8001968:	201d      	movs	r0, #29
 800196a:	f7ff ff75 	bl	8001858 <ICM20602_Writebyte>
	HAL_Delay(50);
 800196e:	2032      	movs	r0, #50	; 0x32
 8001970:	f002 f994 	bl	8003c9c <HAL_Delay>
	
	// Enable Interrupts when data is ready
	ICM20602_Writebyte(INT_ENABLE, 0x01); // Enable DRDY Interrupt
 8001974:	2101      	movs	r1, #1
 8001976:	2038      	movs	r0, #56	; 0x38
 8001978:	f7ff ff6e 	bl	8001858 <ICM20602_Writebyte>
	HAL_Delay(50);
 800197c:	2032      	movs	r0, #50	; 0x32
 800197e:	f002 f98d 	bl	8003c9c <HAL_Delay>
//	
//	// Remove Gyro Z offset
//	ICM20602_Writebyte( ZG_OFFS_USRH, offset_z>>8 );	// gyro z offset high byte
//	ICM20602_Writebyte( ZG_OFFS_USRL, offset_z );	// gyro z offset low byte

	return 0; //OK
 8001982:	2300      	movs	r3, #0
}
 8001984:	4618      	mov	r0, r3
 8001986:	3710      	adds	r7, #16
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	08009b44 	.word	0x08009b44
 8001990:	08009b5c 	.word	0x08009b5c
 8001994:	08009b80 	.word	0x08009b80

08001998 <LL_SPI_Enable>:
{
 8001998:	b480      	push	{r7}
 800199a:	b083      	sub	sp, #12
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	601a      	str	r2, [r3, #0]
}
 80019ac:	bf00      	nop
 80019ae:	370c      	adds	r7, #12
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr

080019b8 <LL_SPI_SetStandard>:
{
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
 80019c0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	f023 0210 	bic.w	r2, r3, #16
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	431a      	orrs	r2, r3
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	605a      	str	r2, [r3, #4]
}
 80019d2:	bf00      	nop
 80019d4:	370c      	adds	r7, #12
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr

080019de <LL_SPI_IsActiveFlag_RXNE>:
{
 80019de:	b480      	push	{r7}
 80019e0:	b083      	sub	sp, #12
 80019e2:	af00      	add	r7, sp, #0
 80019e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	689b      	ldr	r3, [r3, #8]
 80019ea:	f003 0301 	and.w	r3, r3, #1
 80019ee:	2b01      	cmp	r3, #1
 80019f0:	d101      	bne.n	80019f6 <LL_SPI_IsActiveFlag_RXNE+0x18>
 80019f2:	2301      	movs	r3, #1
 80019f4:	e000      	b.n	80019f8 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 80019f6:	2300      	movs	r3, #0
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	370c      	adds	r7, #12
 80019fc:	46bd      	mov	sp, r7
 80019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a02:	4770      	bx	lr

08001a04 <LL_SPI_IsActiveFlag_TXE>:
{
 8001a04:	b480      	push	{r7}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	689b      	ldr	r3, [r3, #8]
 8001a10:	f003 0302 	and.w	r3, r3, #2
 8001a14:	2b02      	cmp	r3, #2
 8001a16:	d101      	bne.n	8001a1c <LL_SPI_IsActiveFlag_TXE+0x18>
 8001a18:	2301      	movs	r3, #1
 8001a1a:	e000      	b.n	8001a1e <LL_SPI_IsActiveFlag_TXE+0x1a>
 8001a1c:	2300      	movs	r3, #0
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	370c      	adds	r7, #12
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr

08001a2a <LL_SPI_ReceiveData8>:
{
 8001a2a:	b480      	push	{r7}
 8001a2c:	b083      	sub	sp, #12
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	330c      	adds	r3, #12
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	b2db      	uxtb	r3, r3
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	370c      	adds	r7, #12
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr

08001a46 <LL_SPI_TransmitData8>:
{
 8001a46:	b480      	push	{r7}
 8001a48:	b085      	sub	sp, #20
 8001a4a:	af00      	add	r7, sp, #0
 8001a4c:	6078      	str	r0, [r7, #4]
 8001a4e:	460b      	mov	r3, r1
 8001a50:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	330c      	adds	r3, #12
 8001a56:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	78fa      	ldrb	r2, [r7, #3]
 8001a5c:	701a      	strb	r2, [r3, #0]
}
 8001a5e:	bf00      	nop
 8001a60:	3714      	adds	r7, #20
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr

08001a6a <LL_GPIO_SetOutputPin>:
{
 8001a6a:	b480      	push	{r7}
 8001a6c:	b083      	sub	sp, #12
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	6078      	str	r0, [r7, #4]
 8001a72:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	683a      	ldr	r2, [r7, #0]
 8001a78:	619a      	str	r2, [r3, #24]
}
 8001a7a:	bf00      	nop
 8001a7c:	370c      	adds	r7, #12
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr

08001a86 <LL_GPIO_ResetOutputPin>:
{
 8001a86:	b480      	push	{r7}
 8001a88:	b083      	sub	sp, #12
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	6078      	str	r0, [r7, #4]
 8001a8e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	041a      	lsls	r2, r3, #16
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	619a      	str	r2, [r3, #24]
}
 8001a98:	bf00      	nop
 8001a9a:	370c      	adds	r7, #12
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa2:	4770      	bx	lr

08001aa4 <LL_AHB1_GRP1_EnableClock>:
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b085      	sub	sp, #20
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001aac:	4b08      	ldr	r3, [pc, #32]	; (8001ad0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001aae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ab0:	4907      	ldr	r1, [pc, #28]	; (8001ad0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001ab8:	4b05      	ldr	r3, [pc, #20]	; (8001ad0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001aba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	4013      	ands	r3, r2
 8001ac0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001ac2:	68fb      	ldr	r3, [r7, #12]
}
 8001ac4:	bf00      	nop
 8001ac6:	3714      	adds	r7, #20
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr
 8001ad0:	40023800 	.word	0x40023800

08001ad4 <LL_APB1_GRP1_EnableClock>:
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b085      	sub	sp, #20
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8001adc:	4b08      	ldr	r3, [pc, #32]	; (8001b00 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001ade:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ae0:	4907      	ldr	r1, [pc, #28]	; (8001b00 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001ae8:	4b05      	ldr	r3, [pc, #20]	; (8001b00 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001aea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	4013      	ands	r3, r2
 8001af0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001af2:	68fb      	ldr	r3, [r7, #12]
}
 8001af4:	bf00      	nop
 8001af6:	3714      	adds	r7, #20
 8001af8:	46bd      	mov	sp, r7
 8001afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afe:	4770      	bx	lr
 8001b00:	40023800 	.word	0x40023800

08001b04 <LPS22HH_GPIO_SPI_Initialization>:

Struct_LPS22HH LPS22HH;


void LPS22HH_GPIO_SPI_Initialization(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b090      	sub	sp, #64	; 0x40
 8001b08:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001b0a:	f107 0318 	add.w	r3, r7, #24
 8001b0e:	2228      	movs	r2, #40	; 0x28
 8001b10:	2100      	movs	r1, #0
 8001b12:	4618      	mov	r0, r3
 8001b14:	f005 fa08 	bl	8006f28 <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b18:	463b      	mov	r3, r7
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	601a      	str	r2, [r3, #0]
 8001b1e:	605a      	str	r2, [r3, #4]
 8001b20:	609a      	str	r2, [r3, #8]
 8001b22:	60da      	str	r2, [r3, #12]
 8001b24:	611a      	str	r2, [r3, #16]
 8001b26:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 8001b28:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001b2c:	f7ff ffd2 	bl	8001ad4 <LL_APB1_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001b30:	2002      	movs	r0, #2
 8001b32:	f7ff ffb7 	bl	8001aa4 <LL_AHB1_GRP1_EnableClock>
	/**SPI3 GPIO Configuration
	PB3   ------> SPI3_SCK
	PB4   ------> SPI3_MISO
	PB5   ------> SPI3_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 8001b36:	2338      	movs	r3, #56	; 0x38
 8001b38:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001b3a:	2302      	movs	r3, #2
 8001b3c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001b3e:	2303      	movs	r3, #3
 8001b40:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001b42:	2300      	movs	r3, #0
 8001b44:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001b46:	2300      	movs	r3, #0
 8001b48:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8001b4a:	2306      	movs	r3, #6
 8001b4c:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b4e:	463b      	mov	r3, r7
 8001b50:	4619      	mov	r1, r3
 8001b52:	4826      	ldr	r0, [pc, #152]	; (8001bec <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8001b54:	f004 f9c3 	bl	8005ede <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001b5c:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001b60:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001b62:	2300      	movs	r3, #0
 8001b64:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8001b66:	2302      	movs	r3, #2
 8001b68:	627b      	str	r3, [r7, #36]	; 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	62bb      	str	r3, [r7, #40]	; 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001b6e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b72:	62fb      	str	r3, [r7, #44]	; 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
 8001b74:	2308      	movs	r3, #8
 8001b76:	633b      	str	r3, [r7, #48]	; 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	637b      	str	r3, [r7, #52]	; 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	63bb      	str	r3, [r7, #56]	; 0x38
	SPI_InitStruct.CRCPoly = 10;
 8001b80:	230a      	movs	r3, #10
 8001b82:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_SPI_Init(LPS22HH_SPI_CHANNEL, &SPI_InitStruct);
 8001b84:	f107 0318 	add.w	r3, r7, #24
 8001b88:	4619      	mov	r1, r3
 8001b8a:	4819      	ldr	r0, [pc, #100]	; (8001bf0 <LPS22HH_GPIO_SPI_Initialization+0xec>)
 8001b8c:	f004 fb77 	bl	800627e <LL_SPI_Init>
	LL_SPI_SetStandard(LPS22HH_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 8001b90:	2100      	movs	r1, #0
 8001b92:	4817      	ldr	r0, [pc, #92]	; (8001bf0 <LPS22HH_GPIO_SPI_Initialization+0xec>)
 8001b94:	f7ff ff10 	bl	80019b8 <LL_SPI_SetStandard>
	/**LPS22HH GPIO Control Configuration
	 * PB6  ------> LPS22HH_SPI_CS_PIN (output)
	 * PB7  ------> LPS22HH_INT_PIN (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(LPS22HH_SPI_CS_PORT, LPS22HH_SPI_CS_PIN);
 8001b98:	2140      	movs	r1, #64	; 0x40
 8001b9a:	4814      	ldr	r0, [pc, #80]	; (8001bec <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8001b9c:	f7ff ff73 	bl	8001a86 <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = LPS22HH_SPI_CS_PIN;
 8001ba0:	2340      	movs	r3, #64	; 0x40
 8001ba2:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001ba8:	2303      	movs	r3, #3
 8001baa:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001bac:	2300      	movs	r3, #0
 8001bae:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(LPS22HH_SPI_CS_PORT, &GPIO_InitStruct);
 8001bb4:	463b      	mov	r3, r7
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	480c      	ldr	r0, [pc, #48]	; (8001bec <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8001bba:	f004 f990 	bl	8005ede <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = LPS22HH_INT_PIN;
 8001bbe:	2380      	movs	r3, #128	; 0x80
 8001bc0:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(LPS22HH_INT_PORT, &GPIO_InitStruct);
 8001bca:	463b      	mov	r3, r7
 8001bcc:	4619      	mov	r1, r3
 8001bce:	4807      	ldr	r0, [pc, #28]	; (8001bec <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8001bd0:	f004 f985 	bl	8005ede <LL_GPIO_Init>
	
	LL_SPI_Enable(LPS22HH_SPI_CHANNEL);
 8001bd4:	4806      	ldr	r0, [pc, #24]	; (8001bf0 <LPS22HH_GPIO_SPI_Initialization+0xec>)
 8001bd6:	f7ff fedf 	bl	8001998 <LL_SPI_Enable>
	
	CHIP_DESELECT(LPS22HH);
 8001bda:	2140      	movs	r1, #64	; 0x40
 8001bdc:	4803      	ldr	r0, [pc, #12]	; (8001bec <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8001bde:	f7ff ff44 	bl	8001a6a <LL_GPIO_SetOutputPin>
}
 8001be2:	bf00      	nop
 8001be4:	3740      	adds	r7, #64	; 0x40
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	40020400 	.word	0x40020400
 8001bf0:	40003c00 	.word	0x40003c00

08001bf4 <SPI3_SendByte>:


unsigned char SPI3_SendByte(unsigned char data)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(LPS22HH_SPI_CHANNEL)==RESET);
 8001bfe:	bf00      	nop
 8001c00:	480c      	ldr	r0, [pc, #48]	; (8001c34 <SPI3_SendByte+0x40>)
 8001c02:	f7ff feff 	bl	8001a04 <LL_SPI_IsActiveFlag_TXE>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d0f9      	beq.n	8001c00 <SPI3_SendByte+0xc>
	LL_SPI_TransmitData8(LPS22HH_SPI_CHANNEL, data);
 8001c0c:	79fb      	ldrb	r3, [r7, #7]
 8001c0e:	4619      	mov	r1, r3
 8001c10:	4808      	ldr	r0, [pc, #32]	; (8001c34 <SPI3_SendByte+0x40>)
 8001c12:	f7ff ff18 	bl	8001a46 <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(LPS22HH_SPI_CHANNEL)==RESET);
 8001c16:	bf00      	nop
 8001c18:	4806      	ldr	r0, [pc, #24]	; (8001c34 <SPI3_SendByte+0x40>)
 8001c1a:	f7ff fee0 	bl	80019de <LL_SPI_IsActiveFlag_RXNE>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d0f9      	beq.n	8001c18 <SPI3_SendByte+0x24>
	return LL_SPI_ReceiveData8(LPS22HH_SPI_CHANNEL);
 8001c24:	4803      	ldr	r0, [pc, #12]	; (8001c34 <SPI3_SendByte+0x40>)
 8001c26:	f7ff ff00 	bl	8001a2a <LL_SPI_ReceiveData8>
 8001c2a:	4603      	mov	r3, r0
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	3708      	adds	r7, #8
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	40003c00 	.word	0x40003c00

08001c38 <LPS22HH_Readbyte>:

//////////////////////////////////////////////////////////////

uint8_t LPS22HH_Readbyte(uint8_t reg_addr)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b084      	sub	sp, #16
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	4603      	mov	r3, r0
 8001c40:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	CHIP_SELECT(LPS22HH);
 8001c42:	2140      	movs	r1, #64	; 0x40
 8001c44:	480b      	ldr	r0, [pc, #44]	; (8001c74 <LPS22HH_Readbyte+0x3c>)
 8001c46:	f7ff ff1e 	bl	8001a86 <LL_GPIO_ResetOutputPin>
	SPI3_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 8001c4a:	79fb      	ldrb	r3, [r7, #7]
 8001c4c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001c50:	b2db      	uxtb	r3, r3
 8001c52:	4618      	mov	r0, r3
 8001c54:	f7ff ffce 	bl	8001bf4 <SPI3_SendByte>
	val = SPI3_SendByte(0x00); //Send DUMMY
 8001c58:	2000      	movs	r0, #0
 8001c5a:	f7ff ffcb 	bl	8001bf4 <SPI3_SendByte>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	73fb      	strb	r3, [r7, #15]
	CHIP_DESELECT(LPS22HH);
 8001c62:	2140      	movs	r1, #64	; 0x40
 8001c64:	4803      	ldr	r0, [pc, #12]	; (8001c74 <LPS22HH_Readbyte+0x3c>)
 8001c66:	f7ff ff00 	bl	8001a6a <LL_GPIO_SetOutputPin>
	
	return val;
 8001c6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3710      	adds	r7, #16
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	40020400 	.word	0x40020400

08001c78 <LPS22HH_Writebyte>:
	}
	CHIP_DESELECT(LPS22HH);
}

void LPS22HH_Writebyte(uint8_t reg_addr, uint8_t val)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	4603      	mov	r3, r0
 8001c80:	460a      	mov	r2, r1
 8001c82:	71fb      	strb	r3, [r7, #7]
 8001c84:	4613      	mov	r3, r2
 8001c86:	71bb      	strb	r3, [r7, #6]
	CHIP_SELECT(LPS22HH);
 8001c88:	2140      	movs	r1, #64	; 0x40
 8001c8a:	480b      	ldr	r0, [pc, #44]	; (8001cb8 <LPS22HH_Writebyte+0x40>)
 8001c8c:	f7ff fefb 	bl	8001a86 <LL_GPIO_ResetOutputPin>
	SPI3_SendByte(reg_addr & 0x7F); //Register. MSB 0 is write instruction.
 8001c90:	79fb      	ldrb	r3, [r7, #7]
 8001c92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f7ff ffab 	bl	8001bf4 <SPI3_SendByte>
	SPI3_SendByte(val); //Data
 8001c9e:	79bb      	ldrb	r3, [r7, #6]
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7ff ffa7 	bl	8001bf4 <SPI3_SendByte>
	CHIP_DESELECT(LPS22HH);
 8001ca6:	2140      	movs	r1, #64	; 0x40
 8001ca8:	4803      	ldr	r0, [pc, #12]	; (8001cb8 <LPS22HH_Writebyte+0x40>)
 8001caa:	f7ff fede 	bl	8001a6a <LL_GPIO_SetOutputPin>
}
 8001cae:	bf00      	nop
 8001cb0:	3708      	adds	r7, #8
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	40020400 	.word	0x40020400

08001cbc <LPS22HH_Initialization>:




int LPS22HH_Initialization(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b082      	sub	sp, #8
 8001cc0:	af00      	add	r7, sp, #0
	uint8_t temp_reg;
	uint8_t who_am_i = 0;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	71fb      	strb	r3, [r7, #7]
	
	LPS22HH_GPIO_SPI_Initialization();
 8001cc6:	f7ff ff1d 	bl	8001b04 <LPS22HH_GPIO_SPI_Initialization>
	
	printf("Checking LPS22HH...");
 8001cca:	4841      	ldr	r0, [pc, #260]	; (8001dd0 <LPS22HH_Initialization+0x114>)
 8001ccc:	f005 fd9e 	bl	800780c <iprintf>
	
	// check WHO_AM_I (0x0F)
	who_am_i = LPS22HH_Readbyte(0x0F); 
 8001cd0:	200f      	movs	r0, #15
 8001cd2:	f7ff ffb1 	bl	8001c38 <LPS22HH_Readbyte>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	71fb      	strb	r3, [r7, #7]

	// who am i = 0xb3
	if( who_am_i == 0xb3)
 8001cda:	79fb      	ldrb	r3, [r7, #7]
 8001cdc:	2bb3      	cmp	r3, #179	; 0xb3
 8001cde:	d105      	bne.n	8001cec <LPS22HH_Initialization+0x30>
	{
		printf("\nLPS22HH who_am_i = 0x%02x...OK\n\n", who_am_i );
 8001ce0:	79fb      	ldrb	r3, [r7, #7]
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	483b      	ldr	r0, [pc, #236]	; (8001dd4 <LPS22HH_Initialization+0x118>)
 8001ce6:	f005 fd91 	bl	800780c <iprintf>
 8001cea:	e012      	b.n	8001d12 <LPS22HH_Initialization+0x56>
	}
	// recheck
	else if( who_am_i != 0xb3)
 8001cec:	79fb      	ldrb	r3, [r7, #7]
 8001cee:	2bb3      	cmp	r3, #179	; 0xb3
 8001cf0:	d00f      	beq.n	8001d12 <LPS22HH_Initialization+0x56>
	{
		who_am_i = LPS22HH_Readbyte(0x0F); // check WHO_AM_I (0x0F)
 8001cf2:	200f      	movs	r0, #15
 8001cf4:	f7ff ffa0 	bl	8001c38 <LPS22HH_Readbyte>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	71fb      	strb	r3, [r7, #7]

		if ( who_am_i != 0xb3 ){
 8001cfc:	79fb      	ldrb	r3, [r7, #7]
 8001cfe:	2bb3      	cmp	r3, #179	; 0xb3
 8001d00:	d007      	beq.n	8001d12 <LPS22HH_Initialization+0x56>
			printf( "nLPS22HH Not OK: 0x%02x Should be 0x%02x\n", who_am_i, 0xb3);
 8001d02:	79fb      	ldrb	r3, [r7, #7]
 8001d04:	22b3      	movs	r2, #179	; 0xb3
 8001d06:	4619      	mov	r1, r3
 8001d08:	4833      	ldr	r0, [pc, #204]	; (8001dd8 <LPS22HH_Initialization+0x11c>)
 8001d0a:	f005 fd7f 	bl	800780c <iprintf>
			return 1; //ERROR
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e059      	b.n	8001dc6 <LPS22HH_Initialization+0x10a>
		}
	}
	
	// Reset LPS22HH
	// CTRL_REG2 0x11
	LPS22HH_Writebyte(CTRL_REG2, 0x04);
 8001d12:	2104      	movs	r1, #4
 8001d14:	2011      	movs	r0, #17
 8001d16:	f7ff ffaf 	bl	8001c78 <LPS22HH_Writebyte>
	//printf("LPS22HH Reset");
	do{
		//printf(".");
	}
	while((LPS22HH_Readbyte(CTRL_REG2) & 0x04) != 0x00);
 8001d1a:	2011      	movs	r0, #17
 8001d1c:	f7ff ff8c 	bl	8001c38 <LPS22HH_Readbyte>
 8001d20:	4603      	mov	r3, r0
 8001d22:	f003 0304 	and.w	r3, r3, #4
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d1f7      	bne.n	8001d1a <LPS22HH_Initialization+0x5e>
	
	// Set Output Data Rate
	//0x00: One Shot
	//0x10: 1Hz	0x20: 10Hz	0x30: 25Hz	0x40: 50Hz
	//0x50: 75Hz	0x60: 100Hz	0x70: 200Hz
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 8001d2a:	2010      	movs	r0, #16
 8001d2c:	f7ff ff84 	bl	8001c38 <LPS22HH_Readbyte>
 8001d30:	4603      	mov	r3, r0
 8001d32:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x40;
 8001d34:	79bb      	ldrb	r3, [r7, #6]
 8001d36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d3a:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG1, temp_reg);
 8001d3c:	79bb      	ldrb	r3, [r7, #6]
 8001d3e:	4619      	mov	r1, r3
 8001d40:	2010      	movs	r0, #16
 8001d42:	f7ff ff99 	bl	8001c78 <LPS22HH_Writebyte>
	temp_reg = 0;
 8001d46:	2300      	movs	r3, #0
 8001d48:	71bb      	strb	r3, [r7, #6]
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 8001d4a:	2010      	movs	r0, #16
 8001d4c:	f7ff ff74 	bl	8001c38 <LPS22HH_Readbyte>
 8001d50:	4603      	mov	r3, r0
 8001d52:	71bb      	strb	r3, [r7, #6]
	//printf("%x\n", temp_reg);
	
	// Enable LPF, Cut-off frequency
	//0x08: ODR/9	0x0c: ODR/20
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 8001d54:	2010      	movs	r0, #16
 8001d56:	f7ff ff6f 	bl	8001c38 <LPS22HH_Readbyte>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x0c;
 8001d5e:	79bb      	ldrb	r3, [r7, #6]
 8001d60:	f043 030c 	orr.w	r3, r3, #12
 8001d64:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG1, temp_reg);
 8001d66:	79bb      	ldrb	r3, [r7, #6]
 8001d68:	4619      	mov	r1, r3
 8001d6a:	2010      	movs	r0, #16
 8001d6c:	f7ff ff84 	bl	8001c78 <LPS22HH_Writebyte>
	
	// Enable Block Data Update
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 8001d70:	2010      	movs	r0, #16
 8001d72:	f7ff ff61 	bl	8001c38 <LPS22HH_Readbyte>
 8001d76:	4603      	mov	r3, r0
 8001d78:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x02;
 8001d7a:	79bb      	ldrb	r3, [r7, #6]
 8001d7c:	f043 0302 	orr.w	r3, r3, #2
 8001d80:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG1, temp_reg);
 8001d82:	79bb      	ldrb	r3, [r7, #6]
 8001d84:	4619      	mov	r1, r3
 8001d86:	2010      	movs	r0, #16
 8001d88:	f7ff ff76 	bl	8001c78 <LPS22HH_Writebyte>
	
	// Enable Low Noise Mode (ODR should be lower than 100Hz. This is igonored when ODR = 100Hz or 200Hz)
	temp_reg = LPS22HH_Readbyte(CTRL_REG2);
 8001d8c:	2011      	movs	r0, #17
 8001d8e:	f7ff ff53 	bl	8001c38 <LPS22HH_Readbyte>
 8001d92:	4603      	mov	r3, r0
 8001d94:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x02;
 8001d96:	79bb      	ldrb	r3, [r7, #6]
 8001d98:	f043 0302 	orr.w	r3, r3, #2
 8001d9c:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG2, temp_reg);
 8001d9e:	79bb      	ldrb	r3, [r7, #6]
 8001da0:	4619      	mov	r1, r3
 8001da2:	2011      	movs	r0, #17
 8001da4:	f7ff ff68 	bl	8001c78 <LPS22HH_Writebyte>
	
	// Enable Data-ready signal on INT-DRDY pin
	temp_reg = LPS22HH_Readbyte(CTRL_REG3);
 8001da8:	2012      	movs	r0, #18
 8001daa:	f7ff ff45 	bl	8001c38 <LPS22HH_Readbyte>
 8001dae:	4603      	mov	r3, r0
 8001db0:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x04;
 8001db2:	79bb      	ldrb	r3, [r7, #6]
 8001db4:	f043 0304 	orr.w	r3, r3, #4
 8001db8:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG3, temp_reg);
 8001dba:	79bb      	ldrb	r3, [r7, #6]
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	2012      	movs	r0, #18
 8001dc0:	f7ff ff5a 	bl	8001c78 <LPS22HH_Writebyte>
	
	return 0; //OK
 8001dc4:	2300      	movs	r3, #0
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3708      	adds	r7, #8
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	08009bac 	.word	0x08009bac
 8001dd4:	08009bc0 	.word	0x08009bc0
 8001dd8:	08009be4 	.word	0x08009be4

08001ddc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001de0:	4b04      	ldr	r3, [pc, #16]	; (8001df4 <__NVIC_GetPriorityGrouping+0x18>)
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	0a1b      	lsrs	r3, r3, #8
 8001de6:	f003 0307 	and.w	r3, r3, #7
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr
 8001df4:	e000ed00 	.word	0xe000ed00

08001df8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	4603      	mov	r3, r0
 8001e00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	db0b      	blt.n	8001e22 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e0a:	79fb      	ldrb	r3, [r7, #7]
 8001e0c:	f003 021f 	and.w	r2, r3, #31
 8001e10:	4907      	ldr	r1, [pc, #28]	; (8001e30 <__NVIC_EnableIRQ+0x38>)
 8001e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e16:	095b      	lsrs	r3, r3, #5
 8001e18:	2001      	movs	r0, #1
 8001e1a:	fa00 f202 	lsl.w	r2, r0, r2
 8001e1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e22:	bf00      	nop
 8001e24:	370c      	adds	r7, #12
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr
 8001e2e:	bf00      	nop
 8001e30:	e000e100 	.word	0xe000e100

08001e34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	6039      	str	r1, [r7, #0]
 8001e3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	db0a      	blt.n	8001e5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	b2da      	uxtb	r2, r3
 8001e4c:	490c      	ldr	r1, [pc, #48]	; (8001e80 <__NVIC_SetPriority+0x4c>)
 8001e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e52:	0112      	lsls	r2, r2, #4
 8001e54:	b2d2      	uxtb	r2, r2
 8001e56:	440b      	add	r3, r1
 8001e58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e5c:	e00a      	b.n	8001e74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	b2da      	uxtb	r2, r3
 8001e62:	4908      	ldr	r1, [pc, #32]	; (8001e84 <__NVIC_SetPriority+0x50>)
 8001e64:	79fb      	ldrb	r3, [r7, #7]
 8001e66:	f003 030f 	and.w	r3, r3, #15
 8001e6a:	3b04      	subs	r3, #4
 8001e6c:	0112      	lsls	r2, r2, #4
 8001e6e:	b2d2      	uxtb	r2, r2
 8001e70:	440b      	add	r3, r1
 8001e72:	761a      	strb	r2, [r3, #24]
}
 8001e74:	bf00      	nop
 8001e76:	370c      	adds	r7, #12
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr
 8001e80:	e000e100 	.word	0xe000e100
 8001e84:	e000ed00 	.word	0xe000ed00

08001e88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b089      	sub	sp, #36	; 0x24
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	60f8      	str	r0, [r7, #12]
 8001e90:	60b9      	str	r1, [r7, #8]
 8001e92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	f003 0307 	and.w	r3, r3, #7
 8001e9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e9c:	69fb      	ldr	r3, [r7, #28]
 8001e9e:	f1c3 0307 	rsb	r3, r3, #7
 8001ea2:	2b04      	cmp	r3, #4
 8001ea4:	bf28      	it	cs
 8001ea6:	2304      	movcs	r3, #4
 8001ea8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001eaa:	69fb      	ldr	r3, [r7, #28]
 8001eac:	3304      	adds	r3, #4
 8001eae:	2b06      	cmp	r3, #6
 8001eb0:	d902      	bls.n	8001eb8 <NVIC_EncodePriority+0x30>
 8001eb2:	69fb      	ldr	r3, [r7, #28]
 8001eb4:	3b03      	subs	r3, #3
 8001eb6:	e000      	b.n	8001eba <NVIC_EncodePriority+0x32>
 8001eb8:	2300      	movs	r3, #0
 8001eba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ebc:	f04f 32ff 	mov.w	r2, #4294967295
 8001ec0:	69bb      	ldr	r3, [r7, #24]
 8001ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec6:	43da      	mvns	r2, r3
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	401a      	ands	r2, r3
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ed0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	fa01 f303 	lsl.w	r3, r1, r3
 8001eda:	43d9      	mvns	r1, r3
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ee0:	4313      	orrs	r3, r2
         );
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	3724      	adds	r7, #36	; 0x24
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr

08001eee <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8001eee:	b480      	push	{r7}
 8001ef0:	b083      	sub	sp, #12
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	68db      	ldr	r3, [r3, #12]
 8001efa:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	60da      	str	r2, [r3, #12]
}
 8001f02:	bf00      	nop
 8001f04:	370c      	adds	r7, #12
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr

08001f0e <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8001f0e:	b480      	push	{r7}
 8001f10:	b083      	sub	sp, #12
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	691b      	ldr	r3, [r3, #16]
 8001f1a:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	695b      	ldr	r3, [r3, #20]
 8001f26:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	615a      	str	r2, [r3, #20]
}
 8001f2e:	bf00      	nop
 8001f30:	370c      	adds	r7, #12
 8001f32:	46bd      	mov	sp, r7
 8001f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f38:	4770      	bx	lr

08001f3a <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 8001f3a:	b480      	push	{r7}
 8001f3c:	b083      	sub	sp, #12
 8001f3e:	af00      	add	r7, sp, #0
 8001f40:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f4a:	2b80      	cmp	r3, #128	; 0x80
 8001f4c:	bf0c      	ite	eq
 8001f4e:	2301      	moveq	r3, #1
 8001f50:	2300      	movne	r3, #0
 8001f52:	b2db      	uxtb	r3, r3
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	370c      	adds	r7, #12
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr

08001f60 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
 8001f68:	460b      	mov	r3, r1
 8001f6a:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8001f6c:	78fa      	ldrb	r2, [r7, #3]
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	605a      	str	r2, [r3, #4]
}
 8001f72:	bf00      	nop
 8001f74:	370c      	adds	r7, #12
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr
	...

08001f80 <LL_AHB1_GRP1_EnableClock>:
{
 8001f80:	b480      	push	{r7}
 8001f82:	b085      	sub	sp, #20
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001f88:	4b08      	ldr	r3, [pc, #32]	; (8001fac <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001f8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f8c:	4907      	ldr	r1, [pc, #28]	; (8001fac <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4313      	orrs	r3, r2
 8001f92:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001f94:	4b05      	ldr	r3, [pc, #20]	; (8001fac <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001f96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f9e:	68fb      	ldr	r3, [r7, #12]
}
 8001fa0:	bf00      	nop
 8001fa2:	3714      	adds	r7, #20
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr
 8001fac:	40023800 	.word	0x40023800

08001fb0 <LL_APB1_GRP1_EnableClock>:
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b085      	sub	sp, #20
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8001fb8:	4b08      	ldr	r3, [pc, #32]	; (8001fdc <LL_APB1_GRP1_EnableClock+0x2c>)
 8001fba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001fbc:	4907      	ldr	r1, [pc, #28]	; (8001fdc <LL_APB1_GRP1_EnableClock+0x2c>)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001fc4:	4b05      	ldr	r3, [pc, #20]	; (8001fdc <LL_APB1_GRP1_EnableClock+0x2c>)
 8001fc6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	4013      	ands	r3, r2
 8001fcc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001fce:	68fb      	ldr	r3, [r7, #12]
}
 8001fd0:	bf00      	nop
 8001fd2:	3714      	adds	r7, #20
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr
 8001fdc:	40023800 	.word	0x40023800

08001fe0 <M8N_TransmitDATA>:
	0xB5, 0x62, 0x06, 0x09, 0x0D, 0x00, 0x00, 0x00, 0x00, 0x00,
	0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x17, 0x31,
	0xBF
};

void M8N_TransmitDATA(unsigned char* data, unsigned char len) {
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b084      	sub	sp, #16
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
 8001fe8:	460b      	mov	r3, r1
 8001fea:	70fb      	strb	r3, [r7, #3]
	for(int i = 0; i < len; i++) {
 8001fec:	2300      	movs	r3, #0
 8001fee:	60fb      	str	r3, [r7, #12]
 8001ff0:	e011      	b.n	8002016 <M8N_TransmitDATA+0x36>
		while(!LL_USART_IsActiveFlag_TXE(UART4));
 8001ff2:	bf00      	nop
 8001ff4:	480c      	ldr	r0, [pc, #48]	; (8002028 <M8N_TransmitDATA+0x48>)
 8001ff6:	f7ff ffa0 	bl	8001f3a <LL_USART_IsActiveFlag_TXE>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d0f9      	beq.n	8001ff4 <M8N_TransmitDATA+0x14>
		LL_USART_TransmitData8(UART4, *(data + i));
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	687a      	ldr	r2, [r7, #4]
 8002004:	4413      	add	r3, r2
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	4619      	mov	r1, r3
 800200a:	4807      	ldr	r0, [pc, #28]	; (8002028 <M8N_TransmitDATA+0x48>)
 800200c:	f7ff ffa8 	bl	8001f60 <LL_USART_TransmitData8>
	for(int i = 0; i < len; i++) {
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	3301      	adds	r3, #1
 8002014:	60fb      	str	r3, [r7, #12]
 8002016:	78fb      	ldrb	r3, [r7, #3]
 8002018:	68fa      	ldr	r2, [r7, #12]
 800201a:	429a      	cmp	r2, r3
 800201c:	dbe9      	blt.n	8001ff2 <M8N_TransmitDATA+0x12>
	}
}
 800201e:	bf00      	nop
 8002020:	bf00      	nop
 8002022:	3710      	adds	r7, #16
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	40004c00 	.word	0x40004c00

0800202c <M8N_UART4_Initialzation>:

void M8N_UART4_Initialzation(void){
 800202c:	b580      	push	{r7, lr}
 800202e:	b08e      	sub	sp, #56	; 0x38
 8002030:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UART4_Init 0 */

	  /* USER CODE END UART4_Init 0 */

	  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002032:	f107 031c 	add.w	r3, r7, #28
 8002036:	2200      	movs	r2, #0
 8002038:	601a      	str	r2, [r3, #0]
 800203a:	605a      	str	r2, [r3, #4]
 800203c:	609a      	str	r2, [r3, #8]
 800203e:	60da      	str	r2, [r3, #12]
 8002040:	611a      	str	r2, [r3, #16]
 8002042:	615a      	str	r2, [r3, #20]
 8002044:	619a      	str	r2, [r3, #24]

	  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002046:	1d3b      	adds	r3, r7, #4
 8002048:	2200      	movs	r2, #0
 800204a:	601a      	str	r2, [r3, #0]
 800204c:	605a      	str	r2, [r3, #4]
 800204e:	609a      	str	r2, [r3, #8]
 8002050:	60da      	str	r2, [r3, #12]
 8002052:	611a      	str	r2, [r3, #16]
 8002054:	615a      	str	r2, [r3, #20]

	  /* Peripheral clock enable */
	  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART4);
 8002056:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800205a:	f7ff ffa9 	bl	8001fb0 <LL_APB1_GRP1_EnableClock>

	  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800205e:	2004      	movs	r0, #4
 8002060:	f7ff ff8e 	bl	8001f80 <LL_AHB1_GRP1_EnableClock>
	  /**UART4 GPIO Configuration
	  PC10   ------> UART4_TX
	  PC11   ------> UART4_RX
	  */
	  GPIO_InitStruct.Pin = M8N_TX4_Pin|M8N_RX4_Pin;
 8002064:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002068:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800206a:	2302      	movs	r3, #2
 800206c:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800206e:	2303      	movs	r3, #3
 8002070:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002072:	2300      	movs	r3, #0
 8002074:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002076:	2300      	movs	r3, #0
 8002078:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 800207a:	2308      	movs	r3, #8
 800207c:	61bb      	str	r3, [r7, #24]
	  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800207e:	1d3b      	adds	r3, r7, #4
 8002080:	4619      	mov	r1, r3
 8002082:	4819      	ldr	r0, [pc, #100]	; (80020e8 <M8N_UART4_Initialzation+0xbc>)
 8002084:	f003 ff2b 	bl	8005ede <LL_GPIO_Init>

	  /* UART4 interrupt Init */
	  NVIC_SetPriority(UART4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002088:	f7ff fea8 	bl	8001ddc <__NVIC_GetPriorityGrouping>
 800208c:	4603      	mov	r3, r0
 800208e:	2200      	movs	r2, #0
 8002090:	2100      	movs	r1, #0
 8002092:	4618      	mov	r0, r3
 8002094:	f7ff fef8 	bl	8001e88 <NVIC_EncodePriority>
 8002098:	4603      	mov	r3, r0
 800209a:	4619      	mov	r1, r3
 800209c:	2034      	movs	r0, #52	; 0x34
 800209e:	f7ff fec9 	bl	8001e34 <__NVIC_SetPriority>
	  NVIC_EnableIRQ(UART4_IRQn);
 80020a2:	2034      	movs	r0, #52	; 0x34
 80020a4:	f7ff fea8 	bl	8001df8 <__NVIC_EnableIRQ>

	  /* USER CODE BEGIN UART4_Init 1 */

	  /* USER CODE END UART4_Init 1 */
	  USART_InitStruct.BaudRate = 9600;
 80020a8:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80020ac:	61fb      	str	r3, [r7, #28]
	  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80020ae:	2300      	movs	r3, #0
 80020b0:	623b      	str	r3, [r7, #32]
	  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80020b2:	2300      	movs	r3, #0
 80020b4:	627b      	str	r3, [r7, #36]	; 0x24
	  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80020b6:	2300      	movs	r3, #0
 80020b8:	62bb      	str	r3, [r7, #40]	; 0x28
	  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80020ba:	230c      	movs	r3, #12
 80020bc:	62fb      	str	r3, [r7, #44]	; 0x2c
	  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80020be:	2300      	movs	r3, #0
 80020c0:	633b      	str	r3, [r7, #48]	; 0x30
	  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80020c2:	2300      	movs	r3, #0
 80020c4:	637b      	str	r3, [r7, #52]	; 0x34
	  LL_USART_Init(UART4, &USART_InitStruct);
 80020c6:	f107 031c 	add.w	r3, r7, #28
 80020ca:	4619      	mov	r1, r3
 80020cc:	4807      	ldr	r0, [pc, #28]	; (80020ec <M8N_UART4_Initialzation+0xc0>)
 80020ce:	f004 fe81 	bl	8006dd4 <LL_USART_Init>
	  LL_USART_ConfigAsyncMode(UART4);
 80020d2:	4806      	ldr	r0, [pc, #24]	; (80020ec <M8N_UART4_Initialzation+0xc0>)
 80020d4:	f7ff ff1b 	bl	8001f0e <LL_USART_ConfigAsyncMode>
	  LL_USART_Enable(UART4);
 80020d8:	4804      	ldr	r0, [pc, #16]	; (80020ec <M8N_UART4_Initialzation+0xc0>)
 80020da:	f7ff ff08 	bl	8001eee <LL_USART_Enable>
	  /* USER CODE BEGIN UART4_Init 2 */

	  /* USER CODE END UART4_Init 2 */
}
 80020de:	bf00      	nop
 80020e0:	3738      	adds	r7, #56	; 0x38
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	40020800 	.word	0x40020800
 80020ec:	40004c00 	.word	0x40004c00

080020f0 <M8N_Initialzation>:

void M8N_Initialzation(void) {
 80020f0:	b580      	push	{r7, lr}
 80020f2:	af00      	add	r7, sp, #0
	M8N_UART4_Initialzation();
 80020f4:	f7ff ff9a 	bl	800202c <M8N_UART4_Initialzation>

	M8N_TransmitDATA(&UBX_CFG_PRT[0], sizeof(UBX_CFG_PRT));
 80020f8:	211c      	movs	r1, #28
 80020fa:	480d      	ldr	r0, [pc, #52]	; (8002130 <M8N_Initialzation+0x40>)
 80020fc:	f7ff ff70 	bl	8001fe0 <M8N_TransmitDATA>
	HAL_Delay(100);
 8002100:	2064      	movs	r0, #100	; 0x64
 8002102:	f001 fdcb 	bl	8003c9c <HAL_Delay>
	M8N_TransmitDATA(&UBX_CFG_MSG[0], sizeof(UBX_CFG_MSG));
 8002106:	2110      	movs	r1, #16
 8002108:	480a      	ldr	r0, [pc, #40]	; (8002134 <M8N_Initialzation+0x44>)
 800210a:	f7ff ff69 	bl	8001fe0 <M8N_TransmitDATA>
	HAL_Delay(100);
 800210e:	2064      	movs	r0, #100	; 0x64
 8002110:	f001 fdc4 	bl	8003c9c <HAL_Delay>
	M8N_TransmitDATA(&UBX_CFG_RATE[0], sizeof(UBX_CFG_RATE));
 8002114:	210e      	movs	r1, #14
 8002116:	4808      	ldr	r0, [pc, #32]	; (8002138 <M8N_Initialzation+0x48>)
 8002118:	f7ff ff62 	bl	8001fe0 <M8N_TransmitDATA>
	HAL_Delay(100);
 800211c:	2064      	movs	r0, #100	; 0x64
 800211e:	f001 fdbd 	bl	8003c9c <HAL_Delay>
	M8N_TransmitDATA(&UBX_CFG_CFG[0], sizeof(UBX_CFG_CFG));
 8002122:	2115      	movs	r1, #21
 8002124:	4805      	ldr	r0, [pc, #20]	; (800213c <M8N_Initialzation+0x4c>)
 8002126:	f7ff ff5b 	bl	8001fe0 <M8N_TransmitDATA>
}
 800212a:	bf00      	nop
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	08009e08 	.word	0x08009e08
 8002134:	08009e24 	.word	0x08009e24
 8002138:	08009e34 	.word	0x08009e34
 800213c:	08009e44 	.word	0x08009e44

08002140 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b084      	sub	sp, #16
 8002144:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002146:	463b      	mov	r3, r7
 8002148:	2200      	movs	r2, #0
 800214a:	601a      	str	r2, [r3, #0]
 800214c:	605a      	str	r2, [r3, #4]
 800214e:	609a      	str	r2, [r3, #8]
 8002150:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002152:	4b21      	ldr	r3, [pc, #132]	; (80021d8 <MX_ADC1_Init+0x98>)
 8002154:	4a21      	ldr	r2, [pc, #132]	; (80021dc <MX_ADC1_Init+0x9c>)
 8002156:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8002158:	4b1f      	ldr	r3, [pc, #124]	; (80021d8 <MX_ADC1_Init+0x98>)
 800215a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800215e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002160:	4b1d      	ldr	r3, [pc, #116]	; (80021d8 <MX_ADC1_Init+0x98>)
 8002162:	2200      	movs	r2, #0
 8002164:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002166:	4b1c      	ldr	r3, [pc, #112]	; (80021d8 <MX_ADC1_Init+0x98>)
 8002168:	2200      	movs	r2, #0
 800216a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800216c:	4b1a      	ldr	r3, [pc, #104]	; (80021d8 <MX_ADC1_Init+0x98>)
 800216e:	2201      	movs	r2, #1
 8002170:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002172:	4b19      	ldr	r3, [pc, #100]	; (80021d8 <MX_ADC1_Init+0x98>)
 8002174:	2200      	movs	r2, #0
 8002176:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800217a:	4b17      	ldr	r3, [pc, #92]	; (80021d8 <MX_ADC1_Init+0x98>)
 800217c:	2200      	movs	r2, #0
 800217e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002180:	4b15      	ldr	r3, [pc, #84]	; (80021d8 <MX_ADC1_Init+0x98>)
 8002182:	4a17      	ldr	r2, [pc, #92]	; (80021e0 <MX_ADC1_Init+0xa0>)
 8002184:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002186:	4b14      	ldr	r3, [pc, #80]	; (80021d8 <MX_ADC1_Init+0x98>)
 8002188:	2200      	movs	r2, #0
 800218a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800218c:	4b12      	ldr	r3, [pc, #72]	; (80021d8 <MX_ADC1_Init+0x98>)
 800218e:	2201      	movs	r2, #1
 8002190:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002192:	4b11      	ldr	r3, [pc, #68]	; (80021d8 <MX_ADC1_Init+0x98>)
 8002194:	2201      	movs	r2, #1
 8002196:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800219a:	4b0f      	ldr	r3, [pc, #60]	; (80021d8 <MX_ADC1_Init+0x98>)
 800219c:	2201      	movs	r2, #1
 800219e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80021a0:	480d      	ldr	r0, [pc, #52]	; (80021d8 <MX_ADC1_Init+0x98>)
 80021a2:	f001 fd9f 	bl	8003ce4 <HAL_ADC_Init>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d001      	beq.n	80021b0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80021ac:	f000 fcec 	bl	8002b88 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80021b0:	2308      	movs	r3, #8
 80021b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80021b4:	2301      	movs	r3, #1
 80021b6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80021b8:	2307      	movs	r3, #7
 80021ba:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80021bc:	463b      	mov	r3, r7
 80021be:	4619      	mov	r1, r3
 80021c0:	4805      	ldr	r0, [pc, #20]	; (80021d8 <MX_ADC1_Init+0x98>)
 80021c2:	f001 ff01 	bl	8003fc8 <HAL_ADC_ConfigChannel>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d001      	beq.n	80021d0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80021cc:	f000 fcdc 	bl	8002b88 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80021d0:	bf00      	nop
 80021d2:	3710      	adds	r7, #16
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	20000284 	.word	0x20000284
 80021dc:	40012000 	.word	0x40012000
 80021e0:	0f000001 	.word	0x0f000001

080021e4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b08a      	sub	sp, #40	; 0x28
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ec:	f107 0314 	add.w	r3, r7, #20
 80021f0:	2200      	movs	r2, #0
 80021f2:	601a      	str	r2, [r3, #0]
 80021f4:	605a      	str	r2, [r3, #4]
 80021f6:	609a      	str	r2, [r3, #8]
 80021f8:	60da      	str	r2, [r3, #12]
 80021fa:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a2e      	ldr	r2, [pc, #184]	; (80022bc <HAL_ADC_MspInit+0xd8>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d156      	bne.n	80022b4 <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002206:	2300      	movs	r3, #0
 8002208:	613b      	str	r3, [r7, #16]
 800220a:	4b2d      	ldr	r3, [pc, #180]	; (80022c0 <HAL_ADC_MspInit+0xdc>)
 800220c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800220e:	4a2c      	ldr	r2, [pc, #176]	; (80022c0 <HAL_ADC_MspInit+0xdc>)
 8002210:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002214:	6453      	str	r3, [r2, #68]	; 0x44
 8002216:	4b2a      	ldr	r3, [pc, #168]	; (80022c0 <HAL_ADC_MspInit+0xdc>)
 8002218:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800221a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800221e:	613b      	str	r3, [r7, #16]
 8002220:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002222:	2300      	movs	r3, #0
 8002224:	60fb      	str	r3, [r7, #12]
 8002226:	4b26      	ldr	r3, [pc, #152]	; (80022c0 <HAL_ADC_MspInit+0xdc>)
 8002228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222a:	4a25      	ldr	r2, [pc, #148]	; (80022c0 <HAL_ADC_MspInit+0xdc>)
 800222c:	f043 0302 	orr.w	r3, r3, #2
 8002230:	6313      	str	r3, [r2, #48]	; 0x30
 8002232:	4b23      	ldr	r3, [pc, #140]	; (80022c0 <HAL_ADC_MspInit+0xdc>)
 8002234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002236:	f003 0302 	and.w	r3, r3, #2
 800223a:	60fb      	str	r3, [r7, #12]
 800223c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800223e:	2301      	movs	r3, #1
 8002240:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002242:	2303      	movs	r3, #3
 8002244:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002246:	2300      	movs	r3, #0
 8002248:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800224a:	f107 0314 	add.w	r3, r7, #20
 800224e:	4619      	mov	r1, r3
 8002250:	481c      	ldr	r0, [pc, #112]	; (80022c4 <HAL_ADC_MspInit+0xe0>)
 8002252:	f002 fddb 	bl	8004e0c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002256:	4b1c      	ldr	r3, [pc, #112]	; (80022c8 <HAL_ADC_MspInit+0xe4>)
 8002258:	4a1c      	ldr	r2, [pc, #112]	; (80022cc <HAL_ADC_MspInit+0xe8>)
 800225a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800225c:	4b1a      	ldr	r3, [pc, #104]	; (80022c8 <HAL_ADC_MspInit+0xe4>)
 800225e:	2200      	movs	r2, #0
 8002260:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002262:	4b19      	ldr	r3, [pc, #100]	; (80022c8 <HAL_ADC_MspInit+0xe4>)
 8002264:	2200      	movs	r2, #0
 8002266:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002268:	4b17      	ldr	r3, [pc, #92]	; (80022c8 <HAL_ADC_MspInit+0xe4>)
 800226a:	2200      	movs	r2, #0
 800226c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_DISABLE;
 800226e:	4b16      	ldr	r3, [pc, #88]	; (80022c8 <HAL_ADC_MspInit+0xe4>)
 8002270:	2200      	movs	r2, #0
 8002272:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002274:	4b14      	ldr	r3, [pc, #80]	; (80022c8 <HAL_ADC_MspInit+0xe4>)
 8002276:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800227a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800227c:	4b12      	ldr	r3, [pc, #72]	; (80022c8 <HAL_ADC_MspInit+0xe4>)
 800227e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002282:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002284:	4b10      	ldr	r3, [pc, #64]	; (80022c8 <HAL_ADC_MspInit+0xe4>)
 8002286:	f44f 7280 	mov.w	r2, #256	; 0x100
 800228a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800228c:	4b0e      	ldr	r3, [pc, #56]	; (80022c8 <HAL_ADC_MspInit+0xe4>)
 800228e:	2200      	movs	r2, #0
 8002290:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002292:	4b0d      	ldr	r3, [pc, #52]	; (80022c8 <HAL_ADC_MspInit+0xe4>)
 8002294:	2200      	movs	r2, #0
 8002296:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002298:	480b      	ldr	r0, [pc, #44]	; (80022c8 <HAL_ADC_MspInit+0xe4>)
 800229a:	f002 fa47 	bl	800472c <HAL_DMA_Init>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d001      	beq.n	80022a8 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 80022a4:	f000 fc70 	bl	8002b88 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	4a07      	ldr	r2, [pc, #28]	; (80022c8 <HAL_ADC_MspInit+0xe4>)
 80022ac:	639a      	str	r2, [r3, #56]	; 0x38
 80022ae:	4a06      	ldr	r2, [pc, #24]	; (80022c8 <HAL_ADC_MspInit+0xe4>)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80022b4:	bf00      	nop
 80022b6:	3728      	adds	r7, #40	; 0x28
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	40012000 	.word	0x40012000
 80022c0:	40023800 	.word	0x40023800
 80022c4:	40020400 	.word	0x40020400
 80022c8:	200002cc 	.word	0x200002cc
 80022cc:	40026410 	.word	0x40026410

080022d0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80022d6:	2300      	movs	r3, #0
 80022d8:	607b      	str	r3, [r7, #4]
 80022da:	4b0c      	ldr	r3, [pc, #48]	; (800230c <MX_DMA_Init+0x3c>)
 80022dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022de:	4a0b      	ldr	r2, [pc, #44]	; (800230c <MX_DMA_Init+0x3c>)
 80022e0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80022e4:	6313      	str	r3, [r2, #48]	; 0x30
 80022e6:	4b09      	ldr	r3, [pc, #36]	; (800230c <MX_DMA_Init+0x3c>)
 80022e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022ee:	607b      	str	r3, [r7, #4]
 80022f0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80022f2:	2200      	movs	r2, #0
 80022f4:	2100      	movs	r1, #0
 80022f6:	2038      	movs	r0, #56	; 0x38
 80022f8:	f002 f9e1 	bl	80046be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80022fc:	2038      	movs	r0, #56	; 0x38
 80022fe:	f002 f9fa 	bl	80046f6 <HAL_NVIC_EnableIRQ>

}
 8002302:	bf00      	nop
 8002304:	3708      	adds	r7, #8
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	40023800 	.word	0x40023800

08002310 <LL_GPIO_SetOutputPin>:
{
 8002310:	b480      	push	{r7}
 8002312:	b083      	sub	sp, #12
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
 8002318:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	683a      	ldr	r2, [r7, #0]
 800231e:	619a      	str	r2, [r3, #24]
}
 8002320:	bf00      	nop
 8002322:	370c      	adds	r7, #12
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr

0800232c <LL_GPIO_ResetOutputPin>:
{
 800232c:	b480      	push	{r7}
 800232e:	b083      	sub	sp, #12
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
 8002334:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	041a      	lsls	r2, r3, #16
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	619a      	str	r2, [r3, #24]
}
 800233e:	bf00      	nop
 8002340:	370c      	adds	r7, #12
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr
	...

0800234c <LL_AHB1_GRP1_EnableClock>:
{
 800234c:	b480      	push	{r7}
 800234e:	b085      	sub	sp, #20
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002354:	4b08      	ldr	r3, [pc, #32]	; (8002378 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002356:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002358:	4907      	ldr	r1, [pc, #28]	; (8002378 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	4313      	orrs	r3, r2
 800235e:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002360:	4b05      	ldr	r3, [pc, #20]	; (8002378 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002362:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	4013      	ands	r3, r2
 8002368:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800236a:	68fb      	ldr	r3, [r7, #12]
}
 800236c:	bf00      	nop
 800236e:	3714      	adds	r7, #20
 8002370:	46bd      	mov	sp, r7
 8002372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002376:	4770      	bx	lr
 8002378:	40023800 	.word	0x40023800

0800237c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b086      	sub	sp, #24
 8002380:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002382:	463b      	mov	r3, r7
 8002384:	2200      	movs	r2, #0
 8002386:	601a      	str	r2, [r3, #0]
 8002388:	605a      	str	r2, [r3, #4]
 800238a:	609a      	str	r2, [r3, #8]
 800238c:	60da      	str	r2, [r3, #12]
 800238e:	611a      	str	r2, [r3, #16]
 8002390:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8002392:	2004      	movs	r0, #4
 8002394:	f7ff ffda 	bl	800234c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8002398:	2080      	movs	r0, #128	; 0x80
 800239a:	f7ff ffd7 	bl	800234c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800239e:	2001      	movs	r0, #1
 80023a0:	f7ff ffd4 	bl	800234c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80023a4:	2002      	movs	r0, #2
 80023a6:	f7ff ffd1 	bl	800234c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 80023aa:	2008      	movs	r0, #8
 80023ac:	f7ff ffce 	bl	800234c <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_SetOutputPin(GPIOC, LL_GPIO_PIN_13);
 80023b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80023b4:	482e      	ldr	r0, [pc, #184]	; (8002470 <MX_GPIO_Init+0xf4>)
 80023b6:	f7ff ffab 	bl	8002310 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_4
 80023ba:	f240 2117 	movw	r1, #535	; 0x217
 80023be:	482c      	ldr	r0, [pc, #176]	; (8002470 <MX_GPIO_Init+0xf4>)
 80023c0:	f7ff ffb4 	bl	800232c <LL_GPIO_ResetOutputPin>
                          |LL_GPIO_PIN_9);

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_12|LL_GPIO_PIN_6);
 80023c4:	f44f 5182 	mov.w	r1, #4160	; 0x1040
 80023c8:	482a      	ldr	r0, [pc, #168]	; (8002474 <MX_GPIO_Init+0xf8>)
 80023ca:	f7ff ffaf 	bl	800232c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_8);
 80023ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80023d2:	4829      	ldr	r0, [pc, #164]	; (8002478 <MX_GPIO_Init+0xfc>)
 80023d4:	f7ff ffaa 	bl	800232c <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2
 80023d8:	f242 2317 	movw	r3, #8727	; 0x2217
 80023dc:	603b      	str	r3, [r7, #0]
                          |LL_GPIO_PIN_4|LL_GPIO_PIN_9;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80023de:	2301      	movs	r3, #1
 80023e0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80023e2:	2300      	movs	r3, #0
 80023e4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80023e6:	2300      	movs	r3, #0
 80023e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80023ea:	2300      	movs	r3, #0
 80023ec:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023ee:	463b      	mov	r3, r7
 80023f0:	4619      	mov	r1, r3
 80023f2:	481f      	ldr	r0, [pc, #124]	; (8002470 <MX_GPIO_Init+0xf4>)
 80023f4:	f003 fd73 	bl	8005ede <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_8;
 80023f8:	f44f 7390 	mov.w	r3, #288	; 0x120
 80023fc:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80023fe:	2300      	movs	r3, #0
 8002400:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002402:	2300      	movs	r3, #0
 8002404:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002406:	463b      	mov	r3, r7
 8002408:	4619      	mov	r1, r3
 800240a:	4819      	ldr	r0, [pc, #100]	; (8002470 <MX_GPIO_Init+0xf4>)
 800240c:	f003 fd67 	bl	8005ede <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12|LL_GPIO_PIN_6;
 8002410:	f44f 5382 	mov.w	r3, #4160	; 0x1040
 8002414:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002416:	2301      	movs	r3, #1
 8002418:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800241a:	2300      	movs	r3, #0
 800241c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800241e:	2300      	movs	r3, #0
 8002420:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002422:	2300      	movs	r3, #0
 8002424:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002426:	463b      	mov	r3, r7
 8002428:	4619      	mov	r1, r3
 800242a:	4812      	ldr	r0, [pc, #72]	; (8002474 <MX_GPIO_Init+0xf8>)
 800242c:	f003 fd57 	bl	8005ede <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8002430:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002434:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002436:	2301      	movs	r3, #1
 8002438:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800243a:	2300      	movs	r3, #0
 800243c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800243e:	2300      	movs	r3, #0
 8002440:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002442:	2300      	movs	r3, #0
 8002444:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002446:	463b      	mov	r3, r7
 8002448:	4619      	mov	r1, r3
 800244a:	480b      	ldr	r0, [pc, #44]	; (8002478 <MX_GPIO_Init+0xfc>)
 800244c:	f003 fd47 	bl	8005ede <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 8002450:	2380      	movs	r3, #128	; 0x80
 8002452:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002454:	2300      	movs	r3, #0
 8002456:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002458:	2300      	movs	r3, #0
 800245a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800245c:	463b      	mov	r3, r7
 800245e:	4619      	mov	r1, r3
 8002460:	4804      	ldr	r0, [pc, #16]	; (8002474 <MX_GPIO_Init+0xf8>)
 8002462:	f003 fd3c 	bl	8005ede <LL_GPIO_Init>

}
 8002466:	bf00      	nop
 8002468:	3718      	adds	r7, #24
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	40020800 	.word	0x40020800
 8002474:	40020400 	.word	0x40020400
 8002478:	40020000 	.word	0x40020000

0800247c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002480:	4b12      	ldr	r3, [pc, #72]	; (80024cc <MX_I2C1_Init+0x50>)
 8002482:	4a13      	ldr	r2, [pc, #76]	; (80024d0 <MX_I2C1_Init+0x54>)
 8002484:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8002486:	4b11      	ldr	r3, [pc, #68]	; (80024cc <MX_I2C1_Init+0x50>)
 8002488:	4a12      	ldr	r2, [pc, #72]	; (80024d4 <MX_I2C1_Init+0x58>)
 800248a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800248c:	4b0f      	ldr	r3, [pc, #60]	; (80024cc <MX_I2C1_Init+0x50>)
 800248e:	2200      	movs	r2, #0
 8002490:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002492:	4b0e      	ldr	r3, [pc, #56]	; (80024cc <MX_I2C1_Init+0x50>)
 8002494:	2200      	movs	r2, #0
 8002496:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002498:	4b0c      	ldr	r3, [pc, #48]	; (80024cc <MX_I2C1_Init+0x50>)
 800249a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800249e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80024a0:	4b0a      	ldr	r3, [pc, #40]	; (80024cc <MX_I2C1_Init+0x50>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80024a6:	4b09      	ldr	r3, [pc, #36]	; (80024cc <MX_I2C1_Init+0x50>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80024ac:	4b07      	ldr	r3, [pc, #28]	; (80024cc <MX_I2C1_Init+0x50>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80024b2:	4b06      	ldr	r3, [pc, #24]	; (80024cc <MX_I2C1_Init+0x50>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80024b8:	4804      	ldr	r0, [pc, #16]	; (80024cc <MX_I2C1_Init+0x50>)
 80024ba:	f002 fe43 	bl	8005144 <HAL_I2C_Init>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d001      	beq.n	80024c8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80024c4:	f000 fb60 	bl	8002b88 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80024c8:	bf00      	nop
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	2000032c 	.word	0x2000032c
 80024d0:	40005400 	.word	0x40005400
 80024d4:	00061a80 	.word	0x00061a80

080024d8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b08a      	sub	sp, #40	; 0x28
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024e0:	f107 0314 	add.w	r3, r7, #20
 80024e4:	2200      	movs	r2, #0
 80024e6:	601a      	str	r2, [r3, #0]
 80024e8:	605a      	str	r2, [r3, #4]
 80024ea:	609a      	str	r2, [r3, #8]
 80024ec:	60da      	str	r2, [r3, #12]
 80024ee:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a19      	ldr	r2, [pc, #100]	; (800255c <HAL_I2C_MspInit+0x84>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d12c      	bne.n	8002554 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024fa:	2300      	movs	r3, #0
 80024fc:	613b      	str	r3, [r7, #16]
 80024fe:	4b18      	ldr	r3, [pc, #96]	; (8002560 <HAL_I2C_MspInit+0x88>)
 8002500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002502:	4a17      	ldr	r2, [pc, #92]	; (8002560 <HAL_I2C_MspInit+0x88>)
 8002504:	f043 0302 	orr.w	r3, r3, #2
 8002508:	6313      	str	r3, [r2, #48]	; 0x30
 800250a:	4b15      	ldr	r3, [pc, #84]	; (8002560 <HAL_I2C_MspInit+0x88>)
 800250c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800250e:	f003 0302 	and.w	r3, r3, #2
 8002512:	613b      	str	r3, [r7, #16]
 8002514:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002516:	f44f 7340 	mov.w	r3, #768	; 0x300
 800251a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800251c:	2312      	movs	r3, #18
 800251e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002520:	2300      	movs	r3, #0
 8002522:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002524:	2303      	movs	r3, #3
 8002526:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002528:	2304      	movs	r3, #4
 800252a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800252c:	f107 0314 	add.w	r3, r7, #20
 8002530:	4619      	mov	r1, r3
 8002532:	480c      	ldr	r0, [pc, #48]	; (8002564 <HAL_I2C_MspInit+0x8c>)
 8002534:	f002 fc6a 	bl	8004e0c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002538:	2300      	movs	r3, #0
 800253a:	60fb      	str	r3, [r7, #12]
 800253c:	4b08      	ldr	r3, [pc, #32]	; (8002560 <HAL_I2C_MspInit+0x88>)
 800253e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002540:	4a07      	ldr	r2, [pc, #28]	; (8002560 <HAL_I2C_MspInit+0x88>)
 8002542:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002546:	6413      	str	r3, [r2, #64]	; 0x40
 8002548:	4b05      	ldr	r3, [pc, #20]	; (8002560 <HAL_I2C_MspInit+0x88>)
 800254a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002550:	60fb      	str	r3, [r7, #12]
 8002552:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002554:	bf00      	nop
 8002556:	3728      	adds	r7, #40	; 0x28
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}
 800255c:	40005400 	.word	0x40005400
 8002560:	40023800 	.word	0x40023800
 8002564:	40020400 	.word	0x40020400

08002568 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8002568:	b480      	push	{r7}
 800256a:	b083      	sub	sp, #12
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f043 0201 	orr.w	r2, r3, #1
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	601a      	str	r2, [r3, #0]
}
 800257c:	bf00      	nop
 800257e:	370c      	adds	r7, #12
 8002580:	46bd      	mov	sp, r7
 8002582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002586:	4770      	bx	lr

08002588 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8002588:	b480      	push	{r7}
 800258a:	b083      	sub	sp, #12
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
 8002590:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6a1a      	ldr	r2, [r3, #32]
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	431a      	orrs	r2, r3
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	621a      	str	r2, [r3, #32]
}
 800259e:	bf00      	nop
 80025a0:	370c      	adds	r7, #12
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr

080025aa <LL_TIM_CC_DisableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 80025aa:	b480      	push	{r7}
 80025ac:	b083      	sub	sp, #12
 80025ae:	af00      	add	r7, sp, #0
 80025b0:	6078      	str	r0, [r7, #4]
 80025b2:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6a1a      	ldr	r2, [r3, #32]
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	43db      	mvns	r3, r3
 80025bc:	401a      	ands	r2, r3
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	621a      	str	r2, [r3, #32]
}
 80025c2:	bf00      	nop
 80025c4:	370c      	adds	r7, #12
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr

080025ce <LL_USART_IsActiveFlag_TXE>:
{
 80025ce:	b480      	push	{r7}
 80025d0:	b083      	sub	sp, #12
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025de:	2b80      	cmp	r3, #128	; 0x80
 80025e0:	bf0c      	ite	eq
 80025e2:	2301      	moveq	r3, #1
 80025e4:	2300      	movne	r3, #0
 80025e6:	b2db      	uxtb	r3, r3
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	370c      	adds	r7, #12
 80025ec:	46bd      	mov	sp, r7
 80025ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f2:	4770      	bx	lr

080025f4 <LL_USART_EnableIT_RXNE>:
{
 80025f4:	b480      	push	{r7}
 80025f6:	b089      	sub	sp, #36	; 0x24
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	330c      	adds	r3, #12
 8002600:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	e853 3f00 	ldrex	r3, [r3]
 8002608:	60bb      	str	r3, [r7, #8]
   return(result);
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	f043 0320 	orr.w	r3, r3, #32
 8002610:	61fb      	str	r3, [r7, #28]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	330c      	adds	r3, #12
 8002616:	69fa      	ldr	r2, [r7, #28]
 8002618:	61ba      	str	r2, [r7, #24]
 800261a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800261c:	6979      	ldr	r1, [r7, #20]
 800261e:	69ba      	ldr	r2, [r7, #24]
 8002620:	e841 2300 	strex	r3, r2, [r1]
 8002624:	613b      	str	r3, [r7, #16]
   return(result);
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d1e7      	bne.n	80025fc <LL_USART_EnableIT_RXNE+0x8>
}
 800262c:	bf00      	nop
 800262e:	bf00      	nop
 8002630:	3724      	adds	r7, #36	; 0x24
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr

0800263a <LL_USART_TransmitData8>:
{
 800263a:	b480      	push	{r7}
 800263c:	b083      	sub	sp, #12
 800263e:	af00      	add	r7, sp, #0
 8002640:	6078      	str	r0, [r7, #4]
 8002642:	460b      	mov	r3, r1
 8002644:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8002646:	78fa      	ldrb	r2, [r7, #3]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	605a      	str	r2, [r3, #4]
}
 800264c:	bf00      	nop
 800264e:	370c      	adds	r7, #12
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr

08002658 <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8002658:	b480      	push	{r7}
 800265a:	b085      	sub	sp, #20
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
 8002660:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	695b      	ldr	r3, [r3, #20]
 8002666:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 8002668:	68fa      	ldr	r2, [r7, #12]
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	4013      	ands	r3, r2
 800266e:	041a      	lsls	r2, r3, #16
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	43d9      	mvns	r1, r3
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	400b      	ands	r3, r1
 8002678:	431a      	orrs	r2, r3
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	619a      	str	r2, [r3, #24]
}
 800267e:	bf00      	nop
 8002680:	3714      	adds	r7, #20
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
	...

0800268c <_write>:
#include "AT24C08.h"
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
int _write(int file, char* p, int len){
 800268c:	b580      	push	{r7, lr}
 800268e:	b086      	sub	sp, #24
 8002690:	af00      	add	r7, sp, #0
 8002692:	60f8      	str	r0, [r7, #12]
 8002694:	60b9      	str	r1, [r7, #8]
 8002696:	607a      	str	r2, [r7, #4]
	for(int i = 0; i < len; i++){
 8002698:	2300      	movs	r3, #0
 800269a:	617b      	str	r3, [r7, #20]
 800269c:	e011      	b.n	80026c2 <_write+0x36>
		while(!LL_USART_IsActiveFlag_TXE(USART6));
 800269e:	bf00      	nop
 80026a0:	480c      	ldr	r0, [pc, #48]	; (80026d4 <_write+0x48>)
 80026a2:	f7ff ff94 	bl	80025ce <LL_USART_IsActiveFlag_TXE>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d0f9      	beq.n	80026a0 <_write+0x14>
		LL_USART_TransmitData8(USART6, *(p + i));
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	68ba      	ldr	r2, [r7, #8]
 80026b0:	4413      	add	r3, r2
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	4619      	mov	r1, r3
 80026b6:	4807      	ldr	r0, [pc, #28]	; (80026d4 <_write+0x48>)
 80026b8:	f7ff ffbf 	bl	800263a <LL_USART_TransmitData8>
	for(int i = 0; i < len; i++){
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	3301      	adds	r3, #1
 80026c0:	617b      	str	r3, [r7, #20]
 80026c2:	697a      	ldr	r2, [r7, #20]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	429a      	cmp	r2, r3
 80026c8:	dbe9      	blt.n	800269e <_write+0x12>
	}
	return len;
 80026ca:	687b      	ldr	r3, [r7, #4]
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	3718      	adds	r7, #24
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	40011400 	.word	0x40011400

080026d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80026d8:	b590      	push	{r4, r7, lr}
 80026da:	b091      	sub	sp, #68	; 0x44
 80026dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	float Q[4];
	float quatRadianAccuracy;
 	unsigned char buf_read[16] = {0};
 80026de:	2300      	movs	r3, #0
 80026e0:	617b      	str	r3, [r7, #20]
 80026e2:	f107 0318 	add.w	r3, r7, #24
 80026e6:	2200      	movs	r2, #0
 80026e8:	601a      	str	r2, [r3, #0]
 80026ea:	605a      	str	r2, [r3, #4]
 80026ec:	609a      	str	r2, [r3, #8]
	unsigned char buf_write[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 80026ee:	4b9c      	ldr	r3, [pc, #624]	; (8002960 <main+0x288>)
 80026f0:	1d3c      	adds	r4, r7, #4
 80026f2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80026f4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	unsigned short adcVal;
	float batvol;
	short gyro_x_offset =12, gyro_y_offset = 16, gyro_z_offset = 9;
 80026f8:	230c      	movs	r3, #12
 80026fa:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80026fc:	2310      	movs	r3, #16
 80026fe:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8002700:	2309      	movs	r3, #9
 8002702:	877b      	strh	r3, [r7, #58]	; 0x3a
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002704:	f001 fa58 	bl	8003bb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002708:	f000 f9d4 	bl	8002ab4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800270c:	f7ff fe36 	bl	800237c <MX_GPIO_Init>
  MX_DMA_Init();
 8002710:	f7ff fdde 	bl	80022d0 <MX_DMA_Init>
  MX_TIM3_Init();
 8002714:	f000 fee0 	bl	80034d8 <MX_TIM3_Init>
  MX_USART6_UART_Init();
 8002718:	f001 f9c4 	bl	8003aa4 <MX_USART6_UART_Init>
  MX_SPI2_Init();
 800271c:	f000 fae6 	bl	8002cec <MX_SPI2_Init>
  MX_SPI1_Init();
 8002720:	f000 fa92 	bl	8002c48 <MX_SPI1_Init>
  MX_SPI3_Init();
 8002724:	f000 fb36 	bl	8002d94 <MX_SPI3_Init>
  MX_UART4_Init();
 8002728:	f001 f8e2 	bl	80038f0 <MX_UART4_Init>
  MX_UART5_Init();
 800272c:	f001 f942 	bl	80039b4 <MX_UART5_Init>
  MX_TIM5_Init();
 8002730:	f000 ff44 	bl	80035bc <MX_TIM5_Init>
  MX_I2C1_Init();
 8002734:	f7ff fea2 	bl	800247c <MX_I2C1_Init>
  MX_ADC1_Init();
 8002738:	f7ff fd02 	bl	8002140 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  LL_TIM_EnableCounter(TIM3);//Buzzer
 800273c:	4889      	ldr	r0, [pc, #548]	; (8002964 <main+0x28c>)
 800273e:	f7ff ff13 	bl	8002568 <LL_TIM_EnableCounter>

  LL_USART_EnableIT_RXNE(USART6);//Debug UART
 8002742:	4889      	ldr	r0, [pc, #548]	; (8002968 <main+0x290>)
 8002744:	f7ff ff56 	bl	80025f4 <LL_USART_EnableIT_RXNE>
  LL_USART_EnableIT_RXNE(UART4);//GPS
 8002748:	4888      	ldr	r0, [pc, #544]	; (800296c <main+0x294>)
 800274a:	f7ff ff53 	bl	80025f4 <LL_USART_EnableIT_RXNE>
  LL_USART_EnableIT_RXNE(UART5);//FS-iA6B
 800274e:	4888      	ldr	r0, [pc, #544]	; (8002970 <main+0x298>)
 8002750:	f7ff ff50 	bl	80025f4 <LL_USART_EnableIT_RXNE>

  LL_TIM_EnableCounter(TIM5);//Motor ADC
 8002754:	4887      	ldr	r0, [pc, #540]	; (8002974 <main+0x29c>)
 8002756:	f7ff ff07 	bl	8002568 <LL_TIM_EnableCounter>
  LL_TIM_CC_EnableChannel(TIM5, LL_TIM_CHANNEL_CH1);
 800275a:	2101      	movs	r1, #1
 800275c:	4885      	ldr	r0, [pc, #532]	; (8002974 <main+0x29c>)
 800275e:	f7ff ff13 	bl	8002588 <LL_TIM_CC_EnableChannel>
  LL_TIM_CC_EnableChannel(TIM5, LL_TIM_CHANNEL_CH2);
 8002762:	2110      	movs	r1, #16
 8002764:	4883      	ldr	r0, [pc, #524]	; (8002974 <main+0x29c>)
 8002766:	f7ff ff0f 	bl	8002588 <LL_TIM_CC_EnableChannel>
  LL_TIM_CC_EnableChannel(TIM5, LL_TIM_CHANNEL_CH3);
 800276a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800276e:	4881      	ldr	r0, [pc, #516]	; (8002974 <main+0x29c>)
 8002770:	f7ff ff0a 	bl	8002588 <LL_TIM_CC_EnableChannel>
  LL_TIM_CC_EnableChannel(TIM5, LL_TIM_CHANNEL_CH4);
 8002774:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002778:	487e      	ldr	r0, [pc, #504]	; (8002974 <main+0x29c>)
 800277a:	f7ff ff05 	bl	8002588 <LL_TIM_CC_EnableChannel>

  HAL_ADC_Start_DMA(&hadc1, &adcVal, 1);//Battery ADC
 800277e:	1cbb      	adds	r3, r7, #2
 8002780:	2201      	movs	r2, #1
 8002782:	4619      	mov	r1, r3
 8002784:	487c      	ldr	r0, [pc, #496]	; (8002978 <main+0x2a0>)
 8002786:	f001 faf1 	bl	8003d6c <HAL_ADC_Start_DMA>

  TIM3->PSC = 1000;
 800278a:	4b76      	ldr	r3, [pc, #472]	; (8002964 <main+0x28c>)
 800278c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002790:	629a      	str	r2, [r3, #40]	; 0x28
  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8002792:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002796:	4873      	ldr	r0, [pc, #460]	; (8002964 <main+0x28c>)
 8002798:	f7ff fef6 	bl	8002588 <LL_TIM_CC_EnableChannel>
  HAL_Delay(60);
 800279c:	203c      	movs	r0, #60	; 0x3c
 800279e:	f001 fa7d 	bl	8003c9c <HAL_Delay>
  LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80027a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80027a6:	486f      	ldr	r0, [pc, #444]	; (8002964 <main+0x28c>)
 80027a8:	f7ff feff 	bl	80025aa <LL_TIM_CC_DisableChannel>
  HAL_Delay(60);
 80027ac:	203c      	movs	r0, #60	; 0x3c
 80027ae:	f001 fa75 	bl	8003c9c <HAL_Delay>
  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80027b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80027b6:	486b      	ldr	r0, [pc, #428]	; (8002964 <main+0x28c>)
 80027b8:	f7ff fee6 	bl	8002588 <LL_TIM_CC_EnableChannel>
  HAL_Delay(60);
 80027bc:	203c      	movs	r0, #60	; 0x3c
 80027be:	f001 fa6d 	bl	8003c9c <HAL_Delay>
  LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80027c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80027c6:	4867      	ldr	r0, [pc, #412]	; (8002964 <main+0x28c>)
 80027c8:	f7ff feef 	bl	80025aa <LL_TIM_CC_DisableChannel>
  HAL_Delay(60);
 80027cc:	203c      	movs	r0, #60	; 0x3c
 80027ce:	f001 fa65 	bl	8003c9c <HAL_Delay>
  printf("Checking Sensor connection.\n");
 80027d2:	486a      	ldr	r0, [pc, #424]	; (800297c <main+0x2a4>)
 80027d4:	f005 f8a0 	bl	8007918 <puts>

  if(BNO080_Initialization() != 0)
 80027d8:	f7fe fcee 	bl	80011b8 <BNO080_Initialization>
 80027dc:	4603      	mov	r3, r0
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d03a      	beq.n	8002858 <main+0x180>
  {
	  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80027e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80027e6:	485f      	ldr	r0, [pc, #380]	; (8002964 <main+0x28c>)
 80027e8:	f7ff fece 	bl	8002588 <LL_TIM_CC_EnableChannel>
	  TIM3->PSC = 1000;
 80027ec:	4b5d      	ldr	r3, [pc, #372]	; (8002964 <main+0x28c>)
 80027ee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80027f2:	629a      	str	r2, [r3, #40]	; 0x28
	  HAL_Delay(100);
 80027f4:	2064      	movs	r0, #100	; 0x64
 80027f6:	f001 fa51 	bl	8003c9c <HAL_Delay>
	  TIM3->PSC = 1500;
 80027fa:	4b5a      	ldr	r3, [pc, #360]	; (8002964 <main+0x28c>)
 80027fc:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002800:	629a      	str	r2, [r3, #40]	; 0x28
	  HAL_Delay(100);
 8002802:	2064      	movs	r0, #100	; 0x64
 8002804:	f001 fa4a 	bl	8003c9c <HAL_Delay>
	  TIM3->PSC = 2000;
 8002808:	4b56      	ldr	r3, [pc, #344]	; (8002964 <main+0x28c>)
 800280a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800280e:	629a      	str	r2, [r3, #40]	; 0x28
	  HAL_Delay(100);
 8002810:	2064      	movs	r0, #100	; 0x64
 8002812:	f001 fa43 	bl	8003c9c <HAL_Delay>
	  LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8002816:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800281a:	4852      	ldr	r0, [pc, #328]	; (8002964 <main+0x28c>)
 800281c:	f7ff fec5 	bl	80025aa <LL_TIM_CC_DisableChannel>

	  printf("\nBNO080 failed. Program shutting down...");
 8002820:	4857      	ldr	r0, [pc, #348]	; (8002980 <main+0x2a8>)
 8002822:	f004 fff3 	bl	800780c <iprintf>

	  while(1)
	  {
		  LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8002826:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800282a:	484e      	ldr	r0, [pc, #312]	; (8002964 <main+0x28c>)
 800282c:	f7ff febd 	bl	80025aa <LL_TIM_CC_DisableChannel>
		  LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_0);
 8002830:	2101      	movs	r1, #1
 8002832:	4854      	ldr	r0, [pc, #336]	; (8002984 <main+0x2ac>)
 8002834:	f7ff ff10 	bl	8002658 <LL_GPIO_TogglePin>
		  HAL_Delay(200);
 8002838:	20c8      	movs	r0, #200	; 0xc8
 800283a:	f001 fa2f 	bl	8003c9c <HAL_Delay>
		  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 800283e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002842:	4848      	ldr	r0, [pc, #288]	; (8002964 <main+0x28c>)
 8002844:	f7ff fea0 	bl	8002588 <LL_TIM_CC_EnableChannel>
		  LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_0);
 8002848:	2101      	movs	r1, #1
 800284a:	484e      	ldr	r0, [pc, #312]	; (8002984 <main+0x2ac>)
 800284c:	f7ff ff04 	bl	8002658 <LL_GPIO_TogglePin>
		  HAL_Delay(200);
 8002850:	20c8      	movs	r0, #200	; 0xc8
 8002852:	f001 fa23 	bl	8003c9c <HAL_Delay>
		  LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8002856:	e7e6      	b.n	8002826 <main+0x14e>
	  }
  }
  BNO080_enableRotationVector(2500);
 8002858:	f640 10c4 	movw	r0, #2500	; 0x9c4
 800285c:	f7fe fd42 	bl	80012e4 <BNO080_enableRotationVector>

  if(ICM20602_Initialization() != 0)
 8002860:	f7ff f81c 	bl	800189c <ICM20602_Initialization>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d03a      	beq.n	80028e0 <main+0x208>
  {
	  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 800286a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800286e:	483d      	ldr	r0, [pc, #244]	; (8002964 <main+0x28c>)
 8002870:	f7ff fe8a 	bl	8002588 <LL_TIM_CC_EnableChannel>
	  TIM3->PSC = 1000;
 8002874:	4b3b      	ldr	r3, [pc, #236]	; (8002964 <main+0x28c>)
 8002876:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800287a:	629a      	str	r2, [r3, #40]	; 0x28
	  HAL_Delay(100);
 800287c:	2064      	movs	r0, #100	; 0x64
 800287e:	f001 fa0d 	bl	8003c9c <HAL_Delay>
	  TIM3->PSC = 1500;
 8002882:	4b38      	ldr	r3, [pc, #224]	; (8002964 <main+0x28c>)
 8002884:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002888:	629a      	str	r2, [r3, #40]	; 0x28
	  HAL_Delay(100);
 800288a:	2064      	movs	r0, #100	; 0x64
 800288c:	f001 fa06 	bl	8003c9c <HAL_Delay>
	  TIM3->PSC = 2000;
 8002890:	4b34      	ldr	r3, [pc, #208]	; (8002964 <main+0x28c>)
 8002892:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002896:	629a      	str	r2, [r3, #40]	; 0x28
	  HAL_Delay(100);
 8002898:	2064      	movs	r0, #100	; 0x64
 800289a:	f001 f9ff 	bl	8003c9c <HAL_Delay>
	  LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 800289e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80028a2:	4830      	ldr	r0, [pc, #192]	; (8002964 <main+0x28c>)
 80028a4:	f7ff fe81 	bl	80025aa <LL_TIM_CC_DisableChannel>

	  printf("\nICM-20602 failed. Program shutting down...");
 80028a8:	4837      	ldr	r0, [pc, #220]	; (8002988 <main+0x2b0>)
 80028aa:	f004 ffaf 	bl	800780c <iprintf>

	  while(1)
	  {
		  LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80028ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80028b2:	482c      	ldr	r0, [pc, #176]	; (8002964 <main+0x28c>)
 80028b4:	f7ff fe79 	bl	80025aa <LL_TIM_CC_DisableChannel>
		  LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_1);
 80028b8:	2102      	movs	r1, #2
 80028ba:	4832      	ldr	r0, [pc, #200]	; (8002984 <main+0x2ac>)
 80028bc:	f7ff fecc 	bl	8002658 <LL_GPIO_TogglePin>
		  HAL_Delay(200);
 80028c0:	20c8      	movs	r0, #200	; 0xc8
 80028c2:	f001 f9eb 	bl	8003c9c <HAL_Delay>
		  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80028c6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80028ca:	4826      	ldr	r0, [pc, #152]	; (8002964 <main+0x28c>)
 80028cc:	f7ff fe5c 	bl	8002588 <LL_TIM_CC_EnableChannel>
		  LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_1);
 80028d0:	2102      	movs	r1, #2
 80028d2:	482c      	ldr	r0, [pc, #176]	; (8002984 <main+0x2ac>)
 80028d4:	f7ff fec0 	bl	8002658 <LL_GPIO_TogglePin>
		  HAL_Delay(200);
 80028d8:	20c8      	movs	r0, #200	; 0xc8
 80028da:	f001 f9df 	bl	8003c9c <HAL_Delay>
		  LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80028de:	e7e6      	b.n	80028ae <main+0x1d6>
	  }
  }

  if(LPS22HH_Initialization() != 0)
 80028e0:	f7ff f9ec 	bl	8001cbc <LPS22HH_Initialization>
 80028e4:	4603      	mov	r3, r0
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d052      	beq.n	8002990 <main+0x2b8>
  {
	  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80028ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80028ee:	481d      	ldr	r0, [pc, #116]	; (8002964 <main+0x28c>)
 80028f0:	f7ff fe4a 	bl	8002588 <LL_TIM_CC_EnableChannel>
	  TIM3->PSC = 1000;
 80028f4:	4b1b      	ldr	r3, [pc, #108]	; (8002964 <main+0x28c>)
 80028f6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80028fa:	629a      	str	r2, [r3, #40]	; 0x28
	  HAL_Delay(100);
 80028fc:	2064      	movs	r0, #100	; 0x64
 80028fe:	f001 f9cd 	bl	8003c9c <HAL_Delay>
	  TIM3->PSC = 1500;
 8002902:	4b18      	ldr	r3, [pc, #96]	; (8002964 <main+0x28c>)
 8002904:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002908:	629a      	str	r2, [r3, #40]	; 0x28
	  HAL_Delay(100);
 800290a:	2064      	movs	r0, #100	; 0x64
 800290c:	f001 f9c6 	bl	8003c9c <HAL_Delay>
	  TIM3->PSC = 2000;
 8002910:	4b14      	ldr	r3, [pc, #80]	; (8002964 <main+0x28c>)
 8002912:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002916:	629a      	str	r2, [r3, #40]	; 0x28
	  HAL_Delay(100);
 8002918:	2064      	movs	r0, #100	; 0x64
 800291a:	f001 f9bf 	bl	8003c9c <HAL_Delay>
	  LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 800291e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002922:	4810      	ldr	r0, [pc, #64]	; (8002964 <main+0x28c>)
 8002924:	f7ff fe41 	bl	80025aa <LL_TIM_CC_DisableChannel>

	  printf("\nLPS22HH failed. Program shutting down...");
 8002928:	4818      	ldr	r0, [pc, #96]	; (800298c <main+0x2b4>)
 800292a:	f004 ff6f 	bl	800780c <iprintf>

	  while(1)
	  {
		  LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 800292e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002932:	480c      	ldr	r0, [pc, #48]	; (8002964 <main+0x28c>)
 8002934:	f7ff fe39 	bl	80025aa <LL_TIM_CC_DisableChannel>
		  LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_2);
 8002938:	2104      	movs	r1, #4
 800293a:	4812      	ldr	r0, [pc, #72]	; (8002984 <main+0x2ac>)
 800293c:	f7ff fe8c 	bl	8002658 <LL_GPIO_TogglePin>
		  HAL_Delay(200);
 8002940:	20c8      	movs	r0, #200	; 0xc8
 8002942:	f001 f9ab 	bl	8003c9c <HAL_Delay>
		  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8002946:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800294a:	4806      	ldr	r0, [pc, #24]	; (8002964 <main+0x28c>)
 800294c:	f7ff fe1c 	bl	8002588 <LL_TIM_CC_EnableChannel>
		  LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_2);
 8002950:	2104      	movs	r1, #4
 8002952:	480c      	ldr	r0, [pc, #48]	; (8002984 <main+0x2ac>)
 8002954:	f7ff fe80 	bl	8002658 <LL_GPIO_TogglePin>
		  HAL_Delay(200);
 8002958:	20c8      	movs	r0, #200	; 0xc8
 800295a:	f001 f99f 	bl	8003c9c <HAL_Delay>
		  LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 800295e:	e7e6      	b.n	800292e <main+0x256>
 8002960:	08009cc8 	.word	0x08009cc8
 8002964:	40000400 	.word	0x40000400
 8002968:	40011400 	.word	0x40011400
 800296c:	40004c00 	.word	0x40004c00
 8002970:	40005000 	.word	0x40005000
 8002974:	40000c00 	.word	0x40000c00
 8002978:	20000284 	.word	0x20000284
 800297c:	08009c10 	.word	0x08009c10
 8002980:	08009c2c 	.word	0x08009c2c
 8002984:	40020800 	.word	0x40020800
 8002988:	08009c58 	.word	0x08009c58
 800298c:	08009c84 	.word	0x08009c84
	  }
  }
  printf("All Sensor OK!\n");
 8002990:	4844      	ldr	r0, [pc, #272]	; (8002aa4 <main+0x3cc>)
 8002992:	f004 ffc1 	bl	8007918 <puts>
  M8N_Initialzation();
 8002996:	f7ff fbab 	bl	80020f0 <M8N_Initialzation>

  ICM20602_Writebyte(0x13, (gyro_x_offset * -2)>>8);
 800299a:	f9b7 203e 	ldrsh.w	r2, [r7, #62]	; 0x3e
 800299e:	4613      	mov	r3, r2
 80029a0:	07db      	lsls	r3, r3, #31
 80029a2:	1a9b      	subs	r3, r3, r2
 80029a4:	005b      	lsls	r3, r3, #1
 80029a6:	121b      	asrs	r3, r3, #8
 80029a8:	4619      	mov	r1, r3
 80029aa:	2013      	movs	r0, #19
 80029ac:	f7fe ff54 	bl	8001858 <ICM20602_Writebyte>
  ICM20602_Writebyte(0x14, (gyro_x_offset * -2));
 80029b0:	f9b7 203e 	ldrsh.w	r2, [r7, #62]	; 0x3e
 80029b4:	4613      	mov	r3, r2
 80029b6:	07db      	lsls	r3, r3, #31
 80029b8:	1a9b      	subs	r3, r3, r2
 80029ba:	005b      	lsls	r3, r3, #1
 80029bc:	4619      	mov	r1, r3
 80029be:	2014      	movs	r0, #20
 80029c0:	f7fe ff4a 	bl	8001858 <ICM20602_Writebyte>

  ICM20602_Writebyte(0x15, (gyro_y_offset * -2)>>8);
 80029c4:	f9b7 203c 	ldrsh.w	r2, [r7, #60]	; 0x3c
 80029c8:	4613      	mov	r3, r2
 80029ca:	07db      	lsls	r3, r3, #31
 80029cc:	1a9b      	subs	r3, r3, r2
 80029ce:	005b      	lsls	r3, r3, #1
 80029d0:	121b      	asrs	r3, r3, #8
 80029d2:	4619      	mov	r1, r3
 80029d4:	2015      	movs	r0, #21
 80029d6:	f7fe ff3f 	bl	8001858 <ICM20602_Writebyte>
  ICM20602_Writebyte(0x16, (gyro_y_offset * -2));
 80029da:	f9b7 203c 	ldrsh.w	r2, [r7, #60]	; 0x3c
 80029de:	4613      	mov	r3, r2
 80029e0:	07db      	lsls	r3, r3, #31
 80029e2:	1a9b      	subs	r3, r3, r2
 80029e4:	005b      	lsls	r3, r3, #1
 80029e6:	4619      	mov	r1, r3
 80029e8:	2016      	movs	r0, #22
 80029ea:	f7fe ff35 	bl	8001858 <ICM20602_Writebyte>

  ICM20602_Writebyte(0x17, (gyro_z_offset * -2)>>8);
 80029ee:	f9b7 203a 	ldrsh.w	r2, [r7, #58]	; 0x3a
 80029f2:	4613      	mov	r3, r2
 80029f4:	07db      	lsls	r3, r3, #31
 80029f6:	1a9b      	subs	r3, r3, r2
 80029f8:	005b      	lsls	r3, r3, #1
 80029fa:	121b      	asrs	r3, r3, #8
 80029fc:	4619      	mov	r1, r3
 80029fe:	2017      	movs	r0, #23
 8002a00:	f7fe ff2a 	bl	8001858 <ICM20602_Writebyte>
  ICM20602_Writebyte(0x18, (gyro_z_offset * -2));
 8002a04:	f9b7 203a 	ldrsh.w	r2, [r7, #58]	; 0x3a
 8002a08:	4613      	mov	r3, r2
 8002a0a:	07db      	lsls	r3, r3, #31
 8002a0c:	1a9b      	subs	r3, r3, r2
 8002a0e:	005b      	lsls	r3, r3, #1
 8002a10:	4619      	mov	r1, r3
 8002a12:	2018      	movs	r0, #24
 8002a14:	f7fe ff20 	bl	8001858 <ICM20602_Writebyte>
/*  float p = 0.0, i =0.0, d = 0.0;
  EP_PIDGain_Read(0, &p, &i, &d);

  printf("%f %f %f \n", p, i, d);*/

  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8002a18:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002a1c:	4822      	ldr	r0, [pc, #136]	; (8002aa8 <main+0x3d0>)
 8002a1e:	f7ff fdb3 	bl	8002588 <LL_TIM_CC_EnableChannel>
  TIM3->PSC = 2000;
 8002a22:	4b21      	ldr	r3, [pc, #132]	; (8002aa8 <main+0x3d0>)
 8002a24:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002a28:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_Delay(100);
 8002a2a:	2064      	movs	r0, #100	; 0x64
 8002a2c:	f001 f936 	bl	8003c9c <HAL_Delay>
  TIM3->PSC = 1500;
 8002a30:	4b1d      	ldr	r3, [pc, #116]	; (8002aa8 <main+0x3d0>)
 8002a32:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002a36:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_Delay(100);
 8002a38:	2064      	movs	r0, #100	; 0x64
 8002a3a:	f001 f92f 	bl	8003c9c <HAL_Delay>
  TIM3->PSC = 1000;
 8002a3e:	4b1a      	ldr	r3, [pc, #104]	; (8002aa8 <main+0x3d0>)
 8002a40:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002a44:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_Delay(100);
 8002a46:	2064      	movs	r0, #100	; 0x64
 8002a48:	f001 f928 	bl	8003c9c <HAL_Delay>
  LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8002a4c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002a50:	4815      	ldr	r0, [pc, #84]	; (8002aa8 <main+0x3d0>)
 8002a52:	f7ff fdaa 	bl	80025aa <LL_TIM_CC_DisableChannel>

  printf("Start\n");
 8002a56:	4815      	ldr	r0, [pc, #84]	; (8002aac <main+0x3d4>)
 8002a58:	f004 ff5e 	bl	8007918 <puts>

			  printf("%d\t%d\t%d\t%d\t%d\t%d\t%d\n", iBus.RH, iBus.RV, iBus.LV, iBus.LH, iBus.SwA, iBus.SwC, iBus.FailSafe);
			  HAL_Delay(50);
		  }
	  }*/
	  batvol = adcVal * 0.003619f;
 8002a5c:	887b      	ldrh	r3, [r7, #2]
 8002a5e:	ee07 3a90 	vmov	s15, r3
 8002a62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a66:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8002ab0 <main+0x3d8>
 8002a6a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a6e:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	  //printf("%d\t %f\n", adcVal, batvol);
	  if(batvol < 10.0f)
 8002a72:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002a76:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002a7a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a82:	d509      	bpl.n	8002a98 <main+0x3c0>
	  {
		  TIM3->PSC = 1500;
 8002a84:	4b08      	ldr	r3, [pc, #32]	; (8002aa8 <main+0x3d0>)
 8002a86:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002a8a:	629a      	str	r2, [r3, #40]	; 0x28
		  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8002a8c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002a90:	4805      	ldr	r0, [pc, #20]	; (8002aa8 <main+0x3d0>)
 8002a92:	f7ff fd79 	bl	8002588 <LL_TIM_CC_EnableChannel>
 8002a96:	e7e1      	b.n	8002a5c <main+0x384>
	  }
	  else
		  LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8002a98:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002a9c:	4802      	ldr	r0, [pc, #8]	; (8002aa8 <main+0x3d0>)
 8002a9e:	f7ff fd84 	bl	80025aa <LL_TIM_CC_DisableChannel>
	  batvol = adcVal * 0.003619f;
 8002aa2:	e7db      	b.n	8002a5c <main+0x384>
 8002aa4:	08009cb0 	.word	0x08009cb0
 8002aa8:	40000400 	.word	0x40000400
 8002aac:	08009cc0 	.word	0x08009cc0
 8002ab0:	3b6d2cbf 	.word	0x3b6d2cbf

08002ab4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b094      	sub	sp, #80	; 0x50
 8002ab8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002aba:	f107 0320 	add.w	r3, r7, #32
 8002abe:	2230      	movs	r2, #48	; 0x30
 8002ac0:	2100      	movs	r1, #0
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f004 fa30 	bl	8006f28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ac8:	f107 030c 	add.w	r3, r7, #12
 8002acc:	2200      	movs	r2, #0
 8002ace:	601a      	str	r2, [r3, #0]
 8002ad0:	605a      	str	r2, [r3, #4]
 8002ad2:	609a      	str	r2, [r3, #8]
 8002ad4:	60da      	str	r2, [r3, #12]
 8002ad6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ad8:	2300      	movs	r3, #0
 8002ada:	60bb      	str	r3, [r7, #8]
 8002adc:	4b28      	ldr	r3, [pc, #160]	; (8002b80 <SystemClock_Config+0xcc>)
 8002ade:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae0:	4a27      	ldr	r2, [pc, #156]	; (8002b80 <SystemClock_Config+0xcc>)
 8002ae2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ae6:	6413      	str	r3, [r2, #64]	; 0x40
 8002ae8:	4b25      	ldr	r3, [pc, #148]	; (8002b80 <SystemClock_Config+0xcc>)
 8002aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002af0:	60bb      	str	r3, [r7, #8]
 8002af2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002af4:	2300      	movs	r3, #0
 8002af6:	607b      	str	r3, [r7, #4]
 8002af8:	4b22      	ldr	r3, [pc, #136]	; (8002b84 <SystemClock_Config+0xd0>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a21      	ldr	r2, [pc, #132]	; (8002b84 <SystemClock_Config+0xd0>)
 8002afe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b02:	6013      	str	r3, [r2, #0]
 8002b04:	4b1f      	ldr	r3, [pc, #124]	; (8002b84 <SystemClock_Config+0xd0>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b0c:	607b      	str	r3, [r7, #4]
 8002b0e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002b10:	2301      	movs	r3, #1
 8002b12:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002b14:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002b18:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b1a:	2302      	movs	r3, #2
 8002b1c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002b1e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002b22:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002b24:	2304      	movs	r3, #4
 8002b26:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002b28:	23a8      	movs	r3, #168	; 0xa8
 8002b2a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002b2c:	2302      	movs	r3, #2
 8002b2e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002b30:	2304      	movs	r3, #4
 8002b32:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b34:	f107 0320 	add.w	r3, r7, #32
 8002b38:	4618      	mov	r0, r3
 8002b3a:	f002 fc47 	bl	80053cc <HAL_RCC_OscConfig>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d001      	beq.n	8002b48 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002b44:	f000 f820 	bl	8002b88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b48:	230f      	movs	r3, #15
 8002b4a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b4c:	2302      	movs	r3, #2
 8002b4e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b50:	2300      	movs	r3, #0
 8002b52:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002b54:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002b58:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002b5a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b5e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002b60:	f107 030c 	add.w	r3, r7, #12
 8002b64:	2105      	movs	r1, #5
 8002b66:	4618      	mov	r0, r3
 8002b68:	f002 fea8 	bl	80058bc <HAL_RCC_ClockConfig>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d001      	beq.n	8002b76 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002b72:	f000 f809 	bl	8002b88 <Error_Handler>
  }
}
 8002b76:	bf00      	nop
 8002b78:	3750      	adds	r7, #80	; 0x50
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	40023800 	.word	0x40023800
 8002b84:	40007000 	.word	0x40007000

08002b88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002b8c:	b672      	cpsid	i
}
 8002b8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002b90:	e7fe      	b.n	8002b90 <Error_Handler+0x8>

08002b92 <LL_SPI_SetStandard>:
{
 8002b92:	b480      	push	{r7}
 8002b94:	b083      	sub	sp, #12
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	6078      	str	r0, [r7, #4]
 8002b9a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f023 0210 	bic.w	r2, r3, #16
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	431a      	orrs	r2, r3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	605a      	str	r2, [r3, #4]
}
 8002bac:	bf00      	nop
 8002bae:	370c      	adds	r7, #12
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb6:	4770      	bx	lr

08002bb8 <LL_AHB1_GRP1_EnableClock>:
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b085      	sub	sp, #20
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002bc0:	4b08      	ldr	r3, [pc, #32]	; (8002be4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002bc2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bc4:	4907      	ldr	r1, [pc, #28]	; (8002be4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002bcc:	4b05      	ldr	r3, [pc, #20]	; (8002be4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002bce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
}
 8002bd8:	bf00      	nop
 8002bda:	3714      	adds	r7, #20
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be2:	4770      	bx	lr
 8002be4:	40023800 	.word	0x40023800

08002be8 <LL_APB1_GRP1_EnableClock>:
{
 8002be8:	b480      	push	{r7}
 8002bea:	b085      	sub	sp, #20
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002bf0:	4b08      	ldr	r3, [pc, #32]	; (8002c14 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002bf2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002bf4:	4907      	ldr	r1, [pc, #28]	; (8002c14 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002bfc:	4b05      	ldr	r3, [pc, #20]	; (8002c14 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002bfe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	4013      	ands	r3, r2
 8002c04:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002c06:	68fb      	ldr	r3, [r7, #12]
}
 8002c08:	bf00      	nop
 8002c0a:	3714      	adds	r7, #20
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c12:	4770      	bx	lr
 8002c14:	40023800 	.word	0x40023800

08002c18 <LL_APB2_GRP1_EnableClock>:
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b085      	sub	sp, #20
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002c20:	4b08      	ldr	r3, [pc, #32]	; (8002c44 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002c22:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c24:	4907      	ldr	r1, [pc, #28]	; (8002c44 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	644b      	str	r3, [r1, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002c2c:	4b05      	ldr	r3, [pc, #20]	; (8002c44 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002c2e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	4013      	ands	r3, r2
 8002c34:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002c36:	68fb      	ldr	r3, [r7, #12]
}
 8002c38:	bf00      	nop
 8002c3a:	3714      	adds	r7, #20
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr
 8002c44:	40023800 	.word	0x40023800

08002c48 <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b090      	sub	sp, #64	; 0x40
 8002c4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8002c4e:	f107 0318 	add.w	r3, r7, #24
 8002c52:	2228      	movs	r2, #40	; 0x28
 8002c54:	2100      	movs	r1, #0
 8002c56:	4618      	mov	r0, r3
 8002c58:	f004 f966 	bl	8006f28 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c5c:	463b      	mov	r3, r7
 8002c5e:	2200      	movs	r2, #0
 8002c60:	601a      	str	r2, [r3, #0]
 8002c62:	605a      	str	r2, [r3, #4]
 8002c64:	609a      	str	r2, [r3, #8]
 8002c66:	60da      	str	r2, [r3, #12]
 8002c68:	611a      	str	r2, [r3, #16]
 8002c6a:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8002c6c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002c70:	f7ff ffd2 	bl	8002c18 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002c74:	2001      	movs	r0, #1
 8002c76:	f7ff ff9f 	bl	8002bb8 <LL_AHB1_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8002c7a:	23e0      	movs	r3, #224	; 0xe0
 8002c7c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002c7e:	2302      	movs	r3, #2
 8002c80:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002c82:	2303      	movs	r3, #3
 8002c84:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002c86:	2300      	movs	r3, #0
 8002c88:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002c8e:	2305      	movs	r3, #5
 8002c90:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c92:	463b      	mov	r3, r7
 8002c94:	4619      	mov	r1, r3
 8002c96:	4813      	ldr	r0, [pc, #76]	; (8002ce4 <MX_SPI1_Init+0x9c>)
 8002c98:	f003 f921 	bl	8005ede <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002ca0:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002ca4:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8002caa:	2302      	movs	r3, #2
 8002cac:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002cb2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002cb6:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8;
 8002cb8:	2310      	movs	r3, #16
 8002cba:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8002cc4:	230a      	movs	r3, #10
 8002cc6:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8002cc8:	f107 0318 	add.w	r3, r7, #24
 8002ccc:	4619      	mov	r1, r3
 8002cce:	4806      	ldr	r0, [pc, #24]	; (8002ce8 <MX_SPI1_Init+0xa0>)
 8002cd0:	f003 fad5 	bl	800627e <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8002cd4:	2100      	movs	r1, #0
 8002cd6:	4804      	ldr	r0, [pc, #16]	; (8002ce8 <MX_SPI1_Init+0xa0>)
 8002cd8:	f7ff ff5b 	bl	8002b92 <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002cdc:	bf00      	nop
 8002cde:	3740      	adds	r7, #64	; 0x40
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	40020000 	.word	0x40020000
 8002ce8:	40013000 	.word	0x40013000

08002cec <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b090      	sub	sp, #64	; 0x40
 8002cf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8002cf2:	f107 0318 	add.w	r3, r7, #24
 8002cf6:	2228      	movs	r2, #40	; 0x28
 8002cf8:	2100      	movs	r1, #0
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f004 f914 	bl	8006f28 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d00:	463b      	mov	r3, r7
 8002d02:	2200      	movs	r2, #0
 8002d04:	601a      	str	r2, [r3, #0]
 8002d06:	605a      	str	r2, [r3, #4]
 8002d08:	609a      	str	r2, [r3, #8]
 8002d0a:	60da      	str	r2, [r3, #12]
 8002d0c:	611a      	str	r2, [r3, #16]
 8002d0e:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8002d10:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002d14:	f7ff ff68 	bl	8002be8 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002d18:	2002      	movs	r0, #2
 8002d1a:	f7ff ff4d 	bl	8002bb8 <LL_AHB1_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PB13   ------> SPI2_SCK
  PB14   ------> SPI2_MISO
  PB15   ------> SPI2_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 8002d1e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002d22:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002d24:	2302      	movs	r3, #2
 8002d26:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002d28:	2303      	movs	r3, #3
 8002d2a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002d30:	2300      	movs	r3, #0
 8002d32:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002d34:	2305      	movs	r3, #5
 8002d36:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d38:	463b      	mov	r3, r7
 8002d3a:	4619      	mov	r1, r3
 8002d3c:	4813      	ldr	r0, [pc, #76]	; (8002d8c <MX_SPI2_Init+0xa0>)
 8002d3e:	f003 f8ce 	bl	8005ede <LL_GPIO_Init>

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002d42:	2300      	movs	r3, #0
 8002d44:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002d46:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002d4a:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8002d50:	2302      	movs	r3, #2
 8002d52:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8002d54:	2301      	movs	r3, #1
 8002d56:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002d58:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8002d5e:	2318      	movs	r3, #24
 8002d60:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002d62:	2300      	movs	r3, #0
 8002d64:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002d66:	2300      	movs	r3, #0
 8002d68:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8002d6a:	230a      	movs	r3, #10
 8002d6c:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8002d6e:	f107 0318 	add.w	r3, r7, #24
 8002d72:	4619      	mov	r1, r3
 8002d74:	4806      	ldr	r0, [pc, #24]	; (8002d90 <MX_SPI2_Init+0xa4>)
 8002d76:	f003 fa82 	bl	800627e <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8002d7a:	2100      	movs	r1, #0
 8002d7c:	4804      	ldr	r0, [pc, #16]	; (8002d90 <MX_SPI2_Init+0xa4>)
 8002d7e:	f7ff ff08 	bl	8002b92 <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002d82:	bf00      	nop
 8002d84:	3740      	adds	r7, #64	; 0x40
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	bf00      	nop
 8002d8c:	40020400 	.word	0x40020400
 8002d90:	40003800 	.word	0x40003800

08002d94 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b090      	sub	sp, #64	; 0x40
 8002d98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 0 */

  /* USER CODE END SPI3_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8002d9a:	f107 0318 	add.w	r3, r7, #24
 8002d9e:	2228      	movs	r2, #40	; 0x28
 8002da0:	2100      	movs	r1, #0
 8002da2:	4618      	mov	r0, r3
 8002da4:	f004 f8c0 	bl	8006f28 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002da8:	463b      	mov	r3, r7
 8002daa:	2200      	movs	r2, #0
 8002dac:	601a      	str	r2, [r3, #0]
 8002dae:	605a      	str	r2, [r3, #4]
 8002db0:	609a      	str	r2, [r3, #8]
 8002db2:	60da      	str	r2, [r3, #12]
 8002db4:	611a      	str	r2, [r3, #16]
 8002db6:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 8002db8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002dbc:	f7ff ff14 	bl	8002be8 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002dc0:	2002      	movs	r0, #2
 8002dc2:	f7ff fef9 	bl	8002bb8 <LL_AHB1_GRP1_EnableClock>
  /**SPI3 GPIO Configuration
  PB3   ------> SPI3_SCK
  PB4   ------> SPI3_MISO
  PB5   ------> SPI3_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 8002dc6:	2338      	movs	r3, #56	; 0x38
 8002dc8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002dca:	2302      	movs	r3, #2
 8002dcc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002dce:	2303      	movs	r3, #3
 8002dd0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8002dda:	2306      	movs	r3, #6
 8002ddc:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dde:	463b      	mov	r3, r7
 8002de0:	4619      	mov	r1, r3
 8002de2:	4813      	ldr	r0, [pc, #76]	; (8002e30 <MX_SPI3_Init+0x9c>)
 8002de4:	f003 f87b 	bl	8005ede <LL_GPIO_Init>

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002de8:	2300      	movs	r3, #0
 8002dea:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002dec:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002df0:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002df2:	2300      	movs	r3, #0
 8002df4:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8002df6:	2302      	movs	r3, #2
 8002df8:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002dfe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002e02:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
 8002e04:	2308      	movs	r3, #8
 8002e06:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8002e10:	230a      	movs	r3, #10
 8002e12:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI3, &SPI_InitStruct);
 8002e14:	f107 0318 	add.w	r3, r7, #24
 8002e18:	4619      	mov	r1, r3
 8002e1a:	4806      	ldr	r0, [pc, #24]	; (8002e34 <MX_SPI3_Init+0xa0>)
 8002e1c:	f003 fa2f 	bl	800627e <LL_SPI_Init>
  LL_SPI_SetStandard(SPI3, LL_SPI_PROTOCOL_MOTOROLA);
 8002e20:	2100      	movs	r1, #0
 8002e22:	4804      	ldr	r0, [pc, #16]	; (8002e34 <MX_SPI3_Init+0xa0>)
 8002e24:	f7ff feb5 	bl	8002b92 <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002e28:	bf00      	nop
 8002e2a:	3740      	adds	r7, #64	; 0x40
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}
 8002e30:	40020400 	.word	0x40020400
 8002e34:	40003c00 	.word	0x40003c00

08002e38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b083      	sub	sp, #12
 8002e3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e3e:	2300      	movs	r3, #0
 8002e40:	607b      	str	r3, [r7, #4]
 8002e42:	4b10      	ldr	r3, [pc, #64]	; (8002e84 <HAL_MspInit+0x4c>)
 8002e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e46:	4a0f      	ldr	r2, [pc, #60]	; (8002e84 <HAL_MspInit+0x4c>)
 8002e48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e4c:	6453      	str	r3, [r2, #68]	; 0x44
 8002e4e:	4b0d      	ldr	r3, [pc, #52]	; (8002e84 <HAL_MspInit+0x4c>)
 8002e50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e56:	607b      	str	r3, [r7, #4]
 8002e58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	603b      	str	r3, [r7, #0]
 8002e5e:	4b09      	ldr	r3, [pc, #36]	; (8002e84 <HAL_MspInit+0x4c>)
 8002e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e62:	4a08      	ldr	r2, [pc, #32]	; (8002e84 <HAL_MspInit+0x4c>)
 8002e64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e68:	6413      	str	r3, [r2, #64]	; 0x40
 8002e6a:	4b06      	ldr	r3, [pc, #24]	; (8002e84 <HAL_MspInit+0x4c>)
 8002e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e72:	603b      	str	r3, [r7, #0]
 8002e74:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e76:	bf00      	nop
 8002e78:	370c      	adds	r7, #12
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e80:	4770      	bx	lr
 8002e82:	bf00      	nop
 8002e84:	40023800 	.word	0x40023800

08002e88 <LL_USART_IsActiveFlag_RXNE>:
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b083      	sub	sp, #12
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f003 0320 	and.w	r3, r3, #32
 8002e98:	2b20      	cmp	r3, #32
 8002e9a:	bf0c      	ite	eq
 8002e9c:	2301      	moveq	r3, #1
 8002e9e:	2300      	movne	r3, #0
 8002ea0:	b2db      	uxtb	r3, r3
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	370c      	adds	r7, #12
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr

08002eae <LL_USART_ClearFlag_RXNE>:
{
 8002eae:	b480      	push	{r7}
 8002eb0:	b083      	sub	sp, #12
 8002eb2:	af00      	add	r7, sp, #0
 8002eb4:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	f06f 0220 	mvn.w	r2, #32
 8002ebc:	601a      	str	r2, [r3, #0]
}
 8002ebe:	bf00      	nop
 8002ec0:	370c      	adds	r7, #12
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec8:	4770      	bx	lr

08002eca <LL_USART_ReceiveData8>:
{
 8002eca:	b480      	push	{r7}
 8002ecc:	b083      	sub	sp, #12
 8002ece:	af00      	add	r7, sp, #0
 8002ed0:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	b2db      	uxtb	r3, r3
}
 8002ed8:	4618      	mov	r0, r3
 8002eda:	370c      	adds	r7, #12
 8002edc:	46bd      	mov	sp, r7
 8002ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee2:	4770      	bx	lr

08002ee4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002ee8:	e7fe      	b.n	8002ee8 <NMI_Handler+0x4>

08002eea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002eea:	b480      	push	{r7}
 8002eec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002eee:	e7fe      	b.n	8002eee <HardFault_Handler+0x4>

08002ef0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ef4:	e7fe      	b.n	8002ef4 <MemManage_Handler+0x4>

08002ef6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ef6:	b480      	push	{r7}
 8002ef8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002efa:	e7fe      	b.n	8002efa <BusFault_Handler+0x4>

08002efc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002efc:	b480      	push	{r7}
 8002efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f00:	e7fe      	b.n	8002f00 <UsageFault_Handler+0x4>

08002f02 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f02:	b480      	push	{r7}
 8002f04:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f06:	bf00      	nop
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0e:	4770      	bx	lr

08002f10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f10:	b480      	push	{r7}
 8002f12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f14:	bf00      	nop
 8002f16:	46bd      	mov	sp, r7
 8002f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1c:	4770      	bx	lr

08002f1e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f1e:	b480      	push	{r7}
 8002f20:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f22:	bf00      	nop
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr

08002f2c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f30:	f000 fe94 	bl	8003c5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f34:	bf00      	nop
 8002f36:	bd80      	pop	{r7, pc}

08002f38 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
	static unsigned char cnt = 0;

	if(LL_USART_IsActiveFlag_RXNE(UART4)){
 8002f3c:	4833      	ldr	r0, [pc, #204]	; (800300c <UART4_IRQHandler+0xd4>)
 8002f3e:	f7ff ffa3 	bl	8002e88 <LL_USART_IsActiveFlag_RXNE>
 8002f42:	4603      	mov	r3, r0
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d05b      	beq.n	8003000 <UART4_IRQHandler+0xc8>
			LL_USART_ClearFlag_RXNE(UART4);
 8002f48:	4830      	ldr	r0, [pc, #192]	; (800300c <UART4_IRQHandler+0xd4>)
 8002f4a:	f7ff ffb0 	bl	8002eae <LL_USART_ClearFlag_RXNE>
			uart4_rx_data = LL_USART_ReceiveData8(UART4);
 8002f4e:	482f      	ldr	r0, [pc, #188]	; (800300c <UART4_IRQHandler+0xd4>)
 8002f50:	f7ff ffbb 	bl	8002eca <LL_USART_ReceiveData8>
 8002f54:	4603      	mov	r3, r0
 8002f56:	461a      	mov	r2, r3
 8002f58:	4b2d      	ldr	r3, [pc, #180]	; (8003010 <UART4_IRQHandler+0xd8>)
 8002f5a:	701a      	strb	r2, [r3, #0]
			uart4_rx_flag = 1;
 8002f5c:	4b2d      	ldr	r3, [pc, #180]	; (8003014 <UART4_IRQHandler+0xdc>)
 8002f5e:	2201      	movs	r2, #1
 8002f60:	701a      	strb	r2, [r3, #0]

//			LL_USART_TransmitData8(USART6, uart4_rx_data);

			switch(cnt){
 8002f62:	4b2d      	ldr	r3, [pc, #180]	; (8003018 <UART4_IRQHandler+0xe0>)
 8002f64:	781b      	ldrb	r3, [r3, #0]
 8002f66:	2b23      	cmp	r3, #35	; 0x23
 8002f68:	d02e      	beq.n	8002fc8 <UART4_IRQHandler+0x90>
 8002f6a:	2b23      	cmp	r3, #35	; 0x23
 8002f6c:	dc3a      	bgt.n	8002fe4 <UART4_IRQHandler+0xac>
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d002      	beq.n	8002f78 <UART4_IRQHandler+0x40>
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	d012      	beq.n	8002f9c <UART4_IRQHandler+0x64>
 8002f76:	e035      	b.n	8002fe4 <UART4_IRQHandler+0xac>
			case 0:
				if(uart4_rx_data == 0xb5){
 8002f78:	4b25      	ldr	r3, [pc, #148]	; (8003010 <UART4_IRQHandler+0xd8>)
 8002f7a:	781b      	ldrb	r3, [r3, #0]
 8002f7c:	2bb5      	cmp	r3, #181	; 0xb5
 8002f7e:	d141      	bne.n	8003004 <UART4_IRQHandler+0xcc>
					m8n_rx_buf[cnt] = uart4_rx_data;
 8002f80:	4b25      	ldr	r3, [pc, #148]	; (8003018 <UART4_IRQHandler+0xe0>)
 8002f82:	781b      	ldrb	r3, [r3, #0]
 8002f84:	461a      	mov	r2, r3
 8002f86:	4b22      	ldr	r3, [pc, #136]	; (8003010 <UART4_IRQHandler+0xd8>)
 8002f88:	7819      	ldrb	r1, [r3, #0]
 8002f8a:	4b24      	ldr	r3, [pc, #144]	; (800301c <UART4_IRQHandler+0xe4>)
 8002f8c:	5499      	strb	r1, [r3, r2]
					cnt++;
 8002f8e:	4b22      	ldr	r3, [pc, #136]	; (8003018 <UART4_IRQHandler+0xe0>)
 8002f90:	781b      	ldrb	r3, [r3, #0]
 8002f92:	3301      	adds	r3, #1
 8002f94:	b2da      	uxtb	r2, r3
 8002f96:	4b20      	ldr	r3, [pc, #128]	; (8003018 <UART4_IRQHandler+0xe0>)
 8002f98:	701a      	strb	r2, [r3, #0]
				}
				break;
 8002f9a:	e033      	b.n	8003004 <UART4_IRQHandler+0xcc>
			case 1:
				if(uart4_rx_data == 0x62) {
 8002f9c:	4b1c      	ldr	r3, [pc, #112]	; (8003010 <UART4_IRQHandler+0xd8>)
 8002f9e:	781b      	ldrb	r3, [r3, #0]
 8002fa0:	2b62      	cmp	r3, #98	; 0x62
 8002fa2:	d10d      	bne.n	8002fc0 <UART4_IRQHandler+0x88>
					m8n_rx_buf[cnt] = uart4_rx_data;
 8002fa4:	4b1c      	ldr	r3, [pc, #112]	; (8003018 <UART4_IRQHandler+0xe0>)
 8002fa6:	781b      	ldrb	r3, [r3, #0]
 8002fa8:	461a      	mov	r2, r3
 8002faa:	4b19      	ldr	r3, [pc, #100]	; (8003010 <UART4_IRQHandler+0xd8>)
 8002fac:	7819      	ldrb	r1, [r3, #0]
 8002fae:	4b1b      	ldr	r3, [pc, #108]	; (800301c <UART4_IRQHandler+0xe4>)
 8002fb0:	5499      	strb	r1, [r3, r2]
					cnt++;
 8002fb2:	4b19      	ldr	r3, [pc, #100]	; (8003018 <UART4_IRQHandler+0xe0>)
 8002fb4:	781b      	ldrb	r3, [r3, #0]
 8002fb6:	3301      	adds	r3, #1
 8002fb8:	b2da      	uxtb	r2, r3
 8002fba:	4b17      	ldr	r3, [pc, #92]	; (8003018 <UART4_IRQHandler+0xe0>)
 8002fbc:	701a      	strb	r2, [r3, #0]
				}
				else
					cnt = 0;
				break;
 8002fbe:	e022      	b.n	8003006 <UART4_IRQHandler+0xce>
					cnt = 0;
 8002fc0:	4b15      	ldr	r3, [pc, #84]	; (8003018 <UART4_IRQHandler+0xe0>)
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	701a      	strb	r2, [r3, #0]
				break;
 8002fc6:	e01e      	b.n	8003006 <UART4_IRQHandler+0xce>
			case 35:
				m8n_rx_buf[cnt] = uart4_rx_data;
 8002fc8:	4b13      	ldr	r3, [pc, #76]	; (8003018 <UART4_IRQHandler+0xe0>)
 8002fca:	781b      	ldrb	r3, [r3, #0]
 8002fcc:	461a      	mov	r2, r3
 8002fce:	4b10      	ldr	r3, [pc, #64]	; (8003010 <UART4_IRQHandler+0xd8>)
 8002fd0:	7819      	ldrb	r1, [r3, #0]
 8002fd2:	4b12      	ldr	r3, [pc, #72]	; (800301c <UART4_IRQHandler+0xe4>)
 8002fd4:	5499      	strb	r1, [r3, r2]
				cnt = 0;
 8002fd6:	4b10      	ldr	r3, [pc, #64]	; (8003018 <UART4_IRQHandler+0xe0>)
 8002fd8:	2200      	movs	r2, #0
 8002fda:	701a      	strb	r2, [r3, #0]
				m8n_rx_cplt_flag = 1;
 8002fdc:	4b10      	ldr	r3, [pc, #64]	; (8003020 <UART4_IRQHandler+0xe8>)
 8002fde:	2201      	movs	r2, #1
 8002fe0:	701a      	strb	r2, [r3, #0]
				break;
 8002fe2:	e010      	b.n	8003006 <UART4_IRQHandler+0xce>
			default:
				m8n_rx_buf[cnt] = uart4_rx_data;
 8002fe4:	4b0c      	ldr	r3, [pc, #48]	; (8003018 <UART4_IRQHandler+0xe0>)
 8002fe6:	781b      	ldrb	r3, [r3, #0]
 8002fe8:	461a      	mov	r2, r3
 8002fea:	4b09      	ldr	r3, [pc, #36]	; (8003010 <UART4_IRQHandler+0xd8>)
 8002fec:	7819      	ldrb	r1, [r3, #0]
 8002fee:	4b0b      	ldr	r3, [pc, #44]	; (800301c <UART4_IRQHandler+0xe4>)
 8002ff0:	5499      	strb	r1, [r3, r2]
				cnt++;
 8002ff2:	4b09      	ldr	r3, [pc, #36]	; (8003018 <UART4_IRQHandler+0xe0>)
 8002ff4:	781b      	ldrb	r3, [r3, #0]
 8002ff6:	3301      	adds	r3, #1
 8002ff8:	b2da      	uxtb	r2, r3
 8002ffa:	4b07      	ldr	r3, [pc, #28]	; (8003018 <UART4_IRQHandler+0xe0>)
 8002ffc:	701a      	strb	r2, [r3, #0]
				break;
 8002ffe:	e002      	b.n	8003006 <UART4_IRQHandler+0xce>
			}
	}
 8003000:	bf00      	nop
 8003002:	e000      	b.n	8003006 <UART4_IRQHandler+0xce>
				break;
 8003004:	bf00      	nop
  /* USER CODE END UART4_IRQn 0 */
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8003006:	bf00      	nop
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	40004c00 	.word	0x40004c00
 8003010:	20000383 	.word	0x20000383
 8003014:	20000382 	.word	0x20000382
 8003018:	200003cd 	.word	0x200003cd
 800301c:	20000384 	.word	0x20000384
 8003020:	200003a8 	.word	0x200003a8

08003024 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */
	static unsigned char cnt = 0;
	if(LL_USART_IsActiveFlag_RXNE(UART5)){
 8003028:	4833      	ldr	r0, [pc, #204]	; (80030f8 <UART5_IRQHandler+0xd4>)
 800302a:	f7ff ff2d 	bl	8002e88 <LL_USART_IsActiveFlag_RXNE>
 800302e:	4603      	mov	r3, r0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d05b      	beq.n	80030ec <UART5_IRQHandler+0xc8>
		LL_USART_ClearFlag_RXNE(UART5);
 8003034:	4830      	ldr	r0, [pc, #192]	; (80030f8 <UART5_IRQHandler+0xd4>)
 8003036:	f7ff ff3a 	bl	8002eae <LL_USART_ClearFlag_RXNE>
		uart5_rx_data = LL_USART_ReceiveData8(UART5);
 800303a:	482f      	ldr	r0, [pc, #188]	; (80030f8 <UART5_IRQHandler+0xd4>)
 800303c:	f7ff ff45 	bl	8002eca <LL_USART_ReceiveData8>
 8003040:	4603      	mov	r3, r0
 8003042:	461a      	mov	r2, r3
 8003044:	4b2d      	ldr	r3, [pc, #180]	; (80030fc <UART5_IRQHandler+0xd8>)
 8003046:	701a      	strb	r2, [r3, #0]
		uart5_rx_flag = 1;
 8003048:	4b2d      	ldr	r3, [pc, #180]	; (8003100 <UART5_IRQHandler+0xdc>)
 800304a:	2201      	movs	r2, #1
 800304c:	701a      	strb	r2, [r3, #0]
		/*while(!LL_USART_IsActiveFlag_TXE(USART6));
		LL_USART_TransmitData8(USART6, uart5_rx_data);*/

		switch(cnt){
 800304e:	4b2d      	ldr	r3, [pc, #180]	; (8003104 <UART5_IRQHandler+0xe0>)
 8003050:	781b      	ldrb	r3, [r3, #0]
 8003052:	2b1f      	cmp	r3, #31
 8003054:	d02e      	beq.n	80030b4 <UART5_IRQHandler+0x90>
 8003056:	2b1f      	cmp	r3, #31
 8003058:	dc3a      	bgt.n	80030d0 <UART5_IRQHandler+0xac>
 800305a:	2b00      	cmp	r3, #0
 800305c:	d002      	beq.n	8003064 <UART5_IRQHandler+0x40>
 800305e:	2b01      	cmp	r3, #1
 8003060:	d012      	beq.n	8003088 <UART5_IRQHandler+0x64>
 8003062:	e035      	b.n	80030d0 <UART5_IRQHandler+0xac>
		case 0:
			if(uart5_rx_data == 0x20){
 8003064:	4b25      	ldr	r3, [pc, #148]	; (80030fc <UART5_IRQHandler+0xd8>)
 8003066:	781b      	ldrb	r3, [r3, #0]
 8003068:	2b20      	cmp	r3, #32
 800306a:	d141      	bne.n	80030f0 <UART5_IRQHandler+0xcc>
				ibus_rx_buf[cnt] = uart5_rx_data;
 800306c:	4b25      	ldr	r3, [pc, #148]	; (8003104 <UART5_IRQHandler+0xe0>)
 800306e:	781b      	ldrb	r3, [r3, #0]
 8003070:	461a      	mov	r2, r3
 8003072:	4b22      	ldr	r3, [pc, #136]	; (80030fc <UART5_IRQHandler+0xd8>)
 8003074:	7819      	ldrb	r1, [r3, #0]
 8003076:	4b24      	ldr	r3, [pc, #144]	; (8003108 <UART5_IRQHandler+0xe4>)
 8003078:	5499      	strb	r1, [r3, r2]
				cnt++;
 800307a:	4b22      	ldr	r3, [pc, #136]	; (8003104 <UART5_IRQHandler+0xe0>)
 800307c:	781b      	ldrb	r3, [r3, #0]
 800307e:	3301      	adds	r3, #1
 8003080:	b2da      	uxtb	r2, r3
 8003082:	4b20      	ldr	r3, [pc, #128]	; (8003104 <UART5_IRQHandler+0xe0>)
 8003084:	701a      	strb	r2, [r3, #0]
			}
			break;
 8003086:	e033      	b.n	80030f0 <UART5_IRQHandler+0xcc>

		case 1:
			if(uart5_rx_data == 0x40) {
 8003088:	4b1c      	ldr	r3, [pc, #112]	; (80030fc <UART5_IRQHandler+0xd8>)
 800308a:	781b      	ldrb	r3, [r3, #0]
 800308c:	2b40      	cmp	r3, #64	; 0x40
 800308e:	d10d      	bne.n	80030ac <UART5_IRQHandler+0x88>
				ibus_rx_buf[cnt] = uart5_rx_data;
 8003090:	4b1c      	ldr	r3, [pc, #112]	; (8003104 <UART5_IRQHandler+0xe0>)
 8003092:	781b      	ldrb	r3, [r3, #0]
 8003094:	461a      	mov	r2, r3
 8003096:	4b19      	ldr	r3, [pc, #100]	; (80030fc <UART5_IRQHandler+0xd8>)
 8003098:	7819      	ldrb	r1, [r3, #0]
 800309a:	4b1b      	ldr	r3, [pc, #108]	; (8003108 <UART5_IRQHandler+0xe4>)
 800309c:	5499      	strb	r1, [r3, r2]
				cnt++;
 800309e:	4b19      	ldr	r3, [pc, #100]	; (8003104 <UART5_IRQHandler+0xe0>)
 80030a0:	781b      	ldrb	r3, [r3, #0]
 80030a2:	3301      	adds	r3, #1
 80030a4:	b2da      	uxtb	r2, r3
 80030a6:	4b17      	ldr	r3, [pc, #92]	; (8003104 <UART5_IRQHandler+0xe0>)
 80030a8:	701a      	strb	r2, [r3, #0]
			}
			else
				cnt = 0;
			break;
 80030aa:	e022      	b.n	80030f2 <UART5_IRQHandler+0xce>
				cnt = 0;
 80030ac:	4b15      	ldr	r3, [pc, #84]	; (8003104 <UART5_IRQHandler+0xe0>)
 80030ae:	2200      	movs	r2, #0
 80030b0:	701a      	strb	r2, [r3, #0]
			break;
 80030b2:	e01e      	b.n	80030f2 <UART5_IRQHandler+0xce>

		case 31:
			ibus_rx_buf[cnt] = uart5_rx_data;
 80030b4:	4b13      	ldr	r3, [pc, #76]	; (8003104 <UART5_IRQHandler+0xe0>)
 80030b6:	781b      	ldrb	r3, [r3, #0]
 80030b8:	461a      	mov	r2, r3
 80030ba:	4b10      	ldr	r3, [pc, #64]	; (80030fc <UART5_IRQHandler+0xd8>)
 80030bc:	7819      	ldrb	r1, [r3, #0]
 80030be:	4b12      	ldr	r3, [pc, #72]	; (8003108 <UART5_IRQHandler+0xe4>)
 80030c0:	5499      	strb	r1, [r3, r2]
			cnt = 0;
 80030c2:	4b10      	ldr	r3, [pc, #64]	; (8003104 <UART5_IRQHandler+0xe0>)
 80030c4:	2200      	movs	r2, #0
 80030c6:	701a      	strb	r2, [r3, #0]
			ibus_rx_cplt_flag = 1;
 80030c8:	4b10      	ldr	r3, [pc, #64]	; (800310c <UART5_IRQHandler+0xe8>)
 80030ca:	2201      	movs	r2, #1
 80030cc:	701a      	strb	r2, [r3, #0]
			break;
 80030ce:	e010      	b.n	80030f2 <UART5_IRQHandler+0xce>

		default:
			ibus_rx_buf[cnt] = uart5_rx_data;
 80030d0:	4b0c      	ldr	r3, [pc, #48]	; (8003104 <UART5_IRQHandler+0xe0>)
 80030d2:	781b      	ldrb	r3, [r3, #0]
 80030d4:	461a      	mov	r2, r3
 80030d6:	4b09      	ldr	r3, [pc, #36]	; (80030fc <UART5_IRQHandler+0xd8>)
 80030d8:	7819      	ldrb	r1, [r3, #0]
 80030da:	4b0b      	ldr	r3, [pc, #44]	; (8003108 <UART5_IRQHandler+0xe4>)
 80030dc:	5499      	strb	r1, [r3, r2]
			cnt++;
 80030de:	4b09      	ldr	r3, [pc, #36]	; (8003104 <UART5_IRQHandler+0xe0>)
 80030e0:	781b      	ldrb	r3, [r3, #0]
 80030e2:	3301      	adds	r3, #1
 80030e4:	b2da      	uxtb	r2, r3
 80030e6:	4b07      	ldr	r3, [pc, #28]	; (8003104 <UART5_IRQHandler+0xe0>)
 80030e8:	701a      	strb	r2, [r3, #0]
			break;
 80030ea:	e002      	b.n	80030f2 <UART5_IRQHandler+0xce>
		}
	}
 80030ec:	bf00      	nop
 80030ee:	e000      	b.n	80030f2 <UART5_IRQHandler+0xce>
			break;
 80030f0:	bf00      	nop

  /* USER CODE END UART5_IRQn 0 */
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 80030f2:	bf00      	nop
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	bf00      	nop
 80030f8:	40005000 	.word	0x40005000
 80030fc:	200003aa 	.word	0x200003aa
 8003100:	200003a9 	.word	0x200003a9
 8003104:	200003ce 	.word	0x200003ce
 8003108:	200003ac 	.word	0x200003ac
 800310c:	200003cc 	.word	0x200003cc

08003110 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003114:	4802      	ldr	r0, [pc, #8]	; (8003120 <DMA2_Stream0_IRQHandler+0x10>)
 8003116:	f001 fc0f 	bl	8004938 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800311a:	bf00      	nop
 800311c:	bd80      	pop	{r7, pc}
 800311e:	bf00      	nop
 8003120:	200002cc 	.word	0x200002cc

08003124 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	if(LL_USART_IsActiveFlag_RXNE(USART6)){
 8003128:	480a      	ldr	r0, [pc, #40]	; (8003154 <USART6_IRQHandler+0x30>)
 800312a:	f7ff fead 	bl	8002e88 <LL_USART_IsActiveFlag_RXNE>
 800312e:	4603      	mov	r3, r0
 8003130:	2b00      	cmp	r3, #0
 8003132:	d00c      	beq.n	800314e <USART6_IRQHandler+0x2a>
		LL_USART_ClearFlag_RXNE(USART6);
 8003134:	4807      	ldr	r0, [pc, #28]	; (8003154 <USART6_IRQHandler+0x30>)
 8003136:	f7ff feba 	bl	8002eae <LL_USART_ClearFlag_RXNE>
		uart6_rx_data = LL_USART_ReceiveData8(USART6);
 800313a:	4806      	ldr	r0, [pc, #24]	; (8003154 <USART6_IRQHandler+0x30>)
 800313c:	f7ff fec5 	bl	8002eca <LL_USART_ReceiveData8>
 8003140:	4603      	mov	r3, r0
 8003142:	461a      	mov	r2, r3
 8003144:	4b04      	ldr	r3, [pc, #16]	; (8003158 <USART6_IRQHandler+0x34>)
 8003146:	701a      	strb	r2, [r3, #0]
		uart6_rx_flag = 1;
 8003148:	4b04      	ldr	r3, [pc, #16]	; (800315c <USART6_IRQHandler+0x38>)
 800314a:	2201      	movs	r2, #1
 800314c:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END USART6_IRQn 0 */
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800314e:	bf00      	nop
 8003150:	bd80      	pop	{r7, pc}
 8003152:	bf00      	nop
 8003154:	40011400 	.word	0x40011400
 8003158:	20000381 	.word	0x20000381
 800315c:	20000380 	.word	0x20000380

08003160 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003160:	b480      	push	{r7}
 8003162:	af00      	add	r7, sp, #0
  return 1;
 8003164:	2301      	movs	r3, #1
}
 8003166:	4618      	mov	r0, r3
 8003168:	46bd      	mov	sp, r7
 800316a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316e:	4770      	bx	lr

08003170 <_kill>:

int _kill(int pid, int sig)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b082      	sub	sp, #8
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
 8003178:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800317a:	f003 feab 	bl	8006ed4 <__errno>
 800317e:	4603      	mov	r3, r0
 8003180:	2216      	movs	r2, #22
 8003182:	601a      	str	r2, [r3, #0]
  return -1;
 8003184:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003188:	4618      	mov	r0, r3
 800318a:	3708      	adds	r7, #8
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}

08003190 <_exit>:

void _exit (int status)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b082      	sub	sp, #8
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003198:	f04f 31ff 	mov.w	r1, #4294967295
 800319c:	6878      	ldr	r0, [r7, #4]
 800319e:	f7ff ffe7 	bl	8003170 <_kill>
  while (1) {}    /* Make sure we hang here */
 80031a2:	e7fe      	b.n	80031a2 <_exit+0x12>

080031a4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b086      	sub	sp, #24
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	60f8      	str	r0, [r7, #12]
 80031ac:	60b9      	str	r1, [r7, #8]
 80031ae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031b0:	2300      	movs	r3, #0
 80031b2:	617b      	str	r3, [r7, #20]
 80031b4:	e00a      	b.n	80031cc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80031b6:	f3af 8000 	nop.w
 80031ba:	4601      	mov	r1, r0
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	1c5a      	adds	r2, r3, #1
 80031c0:	60ba      	str	r2, [r7, #8]
 80031c2:	b2ca      	uxtb	r2, r1
 80031c4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031c6:	697b      	ldr	r3, [r7, #20]
 80031c8:	3301      	adds	r3, #1
 80031ca:	617b      	str	r3, [r7, #20]
 80031cc:	697a      	ldr	r2, [r7, #20]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	429a      	cmp	r2, r3
 80031d2:	dbf0      	blt.n	80031b6 <_read+0x12>
  }

  return len;
 80031d4:	687b      	ldr	r3, [r7, #4]
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	3718      	adds	r7, #24
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}

080031de <_close>:
  }
  return len;
}

int _close(int file)
{
 80031de:	b480      	push	{r7}
 80031e0:	b083      	sub	sp, #12
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80031e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80031ea:	4618      	mov	r0, r3
 80031ec:	370c      	adds	r7, #12
 80031ee:	46bd      	mov	sp, r7
 80031f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f4:	4770      	bx	lr

080031f6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80031f6:	b480      	push	{r7}
 80031f8:	b083      	sub	sp, #12
 80031fa:	af00      	add	r7, sp, #0
 80031fc:	6078      	str	r0, [r7, #4]
 80031fe:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003206:	605a      	str	r2, [r3, #4]
  return 0;
 8003208:	2300      	movs	r3, #0
}
 800320a:	4618      	mov	r0, r3
 800320c:	370c      	adds	r7, #12
 800320e:	46bd      	mov	sp, r7
 8003210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003214:	4770      	bx	lr

08003216 <_isatty>:

int _isatty(int file)
{
 8003216:	b480      	push	{r7}
 8003218:	b083      	sub	sp, #12
 800321a:	af00      	add	r7, sp, #0
 800321c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800321e:	2301      	movs	r3, #1
}
 8003220:	4618      	mov	r0, r3
 8003222:	370c      	adds	r7, #12
 8003224:	46bd      	mov	sp, r7
 8003226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322a:	4770      	bx	lr

0800322c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800322c:	b480      	push	{r7}
 800322e:	b085      	sub	sp, #20
 8003230:	af00      	add	r7, sp, #0
 8003232:	60f8      	str	r0, [r7, #12]
 8003234:	60b9      	str	r1, [r7, #8]
 8003236:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003238:	2300      	movs	r3, #0
}
 800323a:	4618      	mov	r0, r3
 800323c:	3714      	adds	r7, #20
 800323e:	46bd      	mov	sp, r7
 8003240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003244:	4770      	bx	lr
	...

08003248 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b086      	sub	sp, #24
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003250:	4a14      	ldr	r2, [pc, #80]	; (80032a4 <_sbrk+0x5c>)
 8003252:	4b15      	ldr	r3, [pc, #84]	; (80032a8 <_sbrk+0x60>)
 8003254:	1ad3      	subs	r3, r2, r3
 8003256:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800325c:	4b13      	ldr	r3, [pc, #76]	; (80032ac <_sbrk+0x64>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d102      	bne.n	800326a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003264:	4b11      	ldr	r3, [pc, #68]	; (80032ac <_sbrk+0x64>)
 8003266:	4a12      	ldr	r2, [pc, #72]	; (80032b0 <_sbrk+0x68>)
 8003268:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800326a:	4b10      	ldr	r3, [pc, #64]	; (80032ac <_sbrk+0x64>)
 800326c:	681a      	ldr	r2, [r3, #0]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	4413      	add	r3, r2
 8003272:	693a      	ldr	r2, [r7, #16]
 8003274:	429a      	cmp	r2, r3
 8003276:	d207      	bcs.n	8003288 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003278:	f003 fe2c 	bl	8006ed4 <__errno>
 800327c:	4603      	mov	r3, r0
 800327e:	220c      	movs	r2, #12
 8003280:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003282:	f04f 33ff 	mov.w	r3, #4294967295
 8003286:	e009      	b.n	800329c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003288:	4b08      	ldr	r3, [pc, #32]	; (80032ac <_sbrk+0x64>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800328e:	4b07      	ldr	r3, [pc, #28]	; (80032ac <_sbrk+0x64>)
 8003290:	681a      	ldr	r2, [r3, #0]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	4413      	add	r3, r2
 8003296:	4a05      	ldr	r2, [pc, #20]	; (80032ac <_sbrk+0x64>)
 8003298:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800329a:	68fb      	ldr	r3, [r7, #12]
}
 800329c:	4618      	mov	r0, r3
 800329e:	3718      	adds	r7, #24
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}
 80032a4:	20020000 	.word	0x20020000
 80032a8:	00000400 	.word	0x00000400
 80032ac:	200003d0 	.word	0x200003d0
 80032b0:	200003e8 	.word	0x200003e8

080032b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80032b4:	b480      	push	{r7}
 80032b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80032b8:	4b06      	ldr	r3, [pc, #24]	; (80032d4 <SystemInit+0x20>)
 80032ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032be:	4a05      	ldr	r2, [pc, #20]	; (80032d4 <SystemInit+0x20>)
 80032c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80032c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80032c8:	bf00      	nop
 80032ca:	46bd      	mov	sp, r7
 80032cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d0:	4770      	bx	lr
 80032d2:	bf00      	nop
 80032d4:	e000ed00 	.word	0xe000ed00

080032d8 <LL_TIM_EnableARRPreload>:
{
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	601a      	str	r2, [r3, #0]
}
 80032ec:	bf00      	nop
 80032ee:	370c      	adds	r7, #12
 80032f0:	46bd      	mov	sp, r7
 80032f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f6:	4770      	bx	lr

080032f8 <LL_TIM_OC_EnableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b085      	sub	sp, #20
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
 8003300:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	2b01      	cmp	r3, #1
 8003306:	d01c      	beq.n	8003342 <LL_TIM_OC_EnableFast+0x4a>
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	2b04      	cmp	r3, #4
 800330c:	d017      	beq.n	800333e <LL_TIM_OC_EnableFast+0x46>
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	2b10      	cmp	r3, #16
 8003312:	d012      	beq.n	800333a <LL_TIM_OC_EnableFast+0x42>
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	2b40      	cmp	r3, #64	; 0x40
 8003318:	d00d      	beq.n	8003336 <LL_TIM_OC_EnableFast+0x3e>
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003320:	d007      	beq.n	8003332 <LL_TIM_OC_EnableFast+0x3a>
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003328:	d101      	bne.n	800332e <LL_TIM_OC_EnableFast+0x36>
 800332a:	2305      	movs	r3, #5
 800332c:	e00a      	b.n	8003344 <LL_TIM_OC_EnableFast+0x4c>
 800332e:	2306      	movs	r3, #6
 8003330:	e008      	b.n	8003344 <LL_TIM_OC_EnableFast+0x4c>
 8003332:	2304      	movs	r3, #4
 8003334:	e006      	b.n	8003344 <LL_TIM_OC_EnableFast+0x4c>
 8003336:	2303      	movs	r3, #3
 8003338:	e004      	b.n	8003344 <LL_TIM_OC_EnableFast+0x4c>
 800333a:	2302      	movs	r3, #2
 800333c:	e002      	b.n	8003344 <LL_TIM_OC_EnableFast+0x4c>
 800333e:	2301      	movs	r3, #1
 8003340:	e000      	b.n	8003344 <LL_TIM_OC_EnableFast+0x4c>
 8003342:	2300      	movs	r3, #0
 8003344:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	3318      	adds	r3, #24
 800334a:	4619      	mov	r1, r3
 800334c:	7bfb      	ldrb	r3, [r7, #15]
 800334e:	4a0a      	ldr	r2, [pc, #40]	; (8003378 <LL_TIM_OC_EnableFast+0x80>)
 8003350:	5cd3      	ldrb	r3, [r2, r3]
 8003352:	440b      	add	r3, r1
 8003354:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	681a      	ldr	r2, [r3, #0]
 800335a:	7bfb      	ldrb	r3, [r7, #15]
 800335c:	4907      	ldr	r1, [pc, #28]	; (800337c <LL_TIM_OC_EnableFast+0x84>)
 800335e:	5ccb      	ldrb	r3, [r1, r3]
 8003360:	4619      	mov	r1, r3
 8003362:	2304      	movs	r3, #4
 8003364:	408b      	lsls	r3, r1
 8003366:	431a      	orrs	r2, r3
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	601a      	str	r2, [r3, #0]

}
 800336c:	bf00      	nop
 800336e:	3714      	adds	r7, #20
 8003370:	46bd      	mov	sp, r7
 8003372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003376:	4770      	bx	lr
 8003378:	08009e74 	.word	0x08009e74
 800337c:	08009e7c 	.word	0x08009e7c

08003380 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8003380:	b480      	push	{r7}
 8003382:	b085      	sub	sp, #20
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
 8003388:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	2b01      	cmp	r3, #1
 800338e:	d01c      	beq.n	80033ca <LL_TIM_OC_EnablePreload+0x4a>
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	2b04      	cmp	r3, #4
 8003394:	d017      	beq.n	80033c6 <LL_TIM_OC_EnablePreload+0x46>
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	2b10      	cmp	r3, #16
 800339a:	d012      	beq.n	80033c2 <LL_TIM_OC_EnablePreload+0x42>
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	2b40      	cmp	r3, #64	; 0x40
 80033a0:	d00d      	beq.n	80033be <LL_TIM_OC_EnablePreload+0x3e>
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033a8:	d007      	beq.n	80033ba <LL_TIM_OC_EnablePreload+0x3a>
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033b0:	d101      	bne.n	80033b6 <LL_TIM_OC_EnablePreload+0x36>
 80033b2:	2305      	movs	r3, #5
 80033b4:	e00a      	b.n	80033cc <LL_TIM_OC_EnablePreload+0x4c>
 80033b6:	2306      	movs	r3, #6
 80033b8:	e008      	b.n	80033cc <LL_TIM_OC_EnablePreload+0x4c>
 80033ba:	2304      	movs	r3, #4
 80033bc:	e006      	b.n	80033cc <LL_TIM_OC_EnablePreload+0x4c>
 80033be:	2303      	movs	r3, #3
 80033c0:	e004      	b.n	80033cc <LL_TIM_OC_EnablePreload+0x4c>
 80033c2:	2302      	movs	r3, #2
 80033c4:	e002      	b.n	80033cc <LL_TIM_OC_EnablePreload+0x4c>
 80033c6:	2301      	movs	r3, #1
 80033c8:	e000      	b.n	80033cc <LL_TIM_OC_EnablePreload+0x4c>
 80033ca:	2300      	movs	r3, #0
 80033cc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	3318      	adds	r3, #24
 80033d2:	4619      	mov	r1, r3
 80033d4:	7bfb      	ldrb	r3, [r7, #15]
 80033d6:	4a0a      	ldr	r2, [pc, #40]	; (8003400 <LL_TIM_OC_EnablePreload+0x80>)
 80033d8:	5cd3      	ldrb	r3, [r2, r3]
 80033da:	440b      	add	r3, r1
 80033dc:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80033de:	68bb      	ldr	r3, [r7, #8]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	7bfb      	ldrb	r3, [r7, #15]
 80033e4:	4907      	ldr	r1, [pc, #28]	; (8003404 <LL_TIM_OC_EnablePreload+0x84>)
 80033e6:	5ccb      	ldrb	r3, [r1, r3]
 80033e8:	4619      	mov	r1, r3
 80033ea:	2308      	movs	r3, #8
 80033ec:	408b      	lsls	r3, r1
 80033ee:	431a      	orrs	r2, r3
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	601a      	str	r2, [r3, #0]
}
 80033f4:	bf00      	nop
 80033f6:	3714      	adds	r7, #20
 80033f8:	46bd      	mov	sp, r7
 80033fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fe:	4770      	bx	lr
 8003400:	08009e74 	.word	0x08009e74
 8003404:	08009e7c 	.word	0x08009e7c

08003408 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8003408:	b480      	push	{r7}
 800340a:	b083      	sub	sp, #12
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
 8003410:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	689b      	ldr	r3, [r3, #8]
 8003416:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800341a:	f023 0307 	bic.w	r3, r3, #7
 800341e:	683a      	ldr	r2, [r7, #0]
 8003420:	431a      	orrs	r2, r3
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	609a      	str	r2, [r3, #8]
}
 8003426:	bf00      	nop
 8003428:	370c      	adds	r7, #12
 800342a:	46bd      	mov	sp, r7
 800342c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003430:	4770      	bx	lr

08003432 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8003432:	b480      	push	{r7}
 8003434:	b083      	sub	sp, #12
 8003436:	af00      	add	r7, sp, #0
 8003438:	6078      	str	r0, [r7, #4]
 800343a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	431a      	orrs	r2, r3
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	605a      	str	r2, [r3, #4]
}
 800344c:	bf00      	nop
 800344e:	370c      	adds	r7, #12
 8003450:	46bd      	mov	sp, r7
 8003452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003456:	4770      	bx	lr

08003458 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8003458:	b480      	push	{r7}
 800345a:	b083      	sub	sp, #12
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	609a      	str	r2, [r3, #8]
}
 800346c:	bf00      	nop
 800346e:	370c      	adds	r7, #12
 8003470:	46bd      	mov	sp, r7
 8003472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003476:	4770      	bx	lr

08003478 <LL_AHB1_GRP1_EnableClock>:
{
 8003478:	b480      	push	{r7}
 800347a:	b085      	sub	sp, #20
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8003480:	4b08      	ldr	r3, [pc, #32]	; (80034a4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003482:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003484:	4907      	ldr	r1, [pc, #28]	; (80034a4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4313      	orrs	r3, r2
 800348a:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800348c:	4b05      	ldr	r3, [pc, #20]	; (80034a4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800348e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	4013      	ands	r3, r2
 8003494:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003496:	68fb      	ldr	r3, [r7, #12]
}
 8003498:	bf00      	nop
 800349a:	3714      	adds	r7, #20
 800349c:	46bd      	mov	sp, r7
 800349e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a2:	4770      	bx	lr
 80034a4:	40023800 	.word	0x40023800

080034a8 <LL_APB1_GRP1_EnableClock>:
{
 80034a8:	b480      	push	{r7}
 80034aa:	b085      	sub	sp, #20
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80034b0:	4b08      	ldr	r3, [pc, #32]	; (80034d4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80034b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80034b4:	4907      	ldr	r1, [pc, #28]	; (80034d4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	4313      	orrs	r3, r2
 80034ba:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80034bc:	4b05      	ldr	r3, [pc, #20]	; (80034d4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80034be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	4013      	ands	r3, r2
 80034c4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80034c6:	68fb      	ldr	r3, [r7, #12]
}
 80034c8:	bf00      	nop
 80034ca:	3714      	adds	r7, #20
 80034cc:	46bd      	mov	sp, r7
 80034ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d2:	4770      	bx	lr
 80034d4:	40023800 	.word	0x40023800

080034d8 <MX_TIM3_Init>:

/* USER CODE END 0 */

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b094      	sub	sp, #80	; 0x50
 80034dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80034de:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80034e2:	2200      	movs	r2, #0
 80034e4:	601a      	str	r2, [r3, #0]
 80034e6:	605a      	str	r2, [r3, #4]
 80034e8:	609a      	str	r2, [r3, #8]
 80034ea:	60da      	str	r2, [r3, #12]
 80034ec:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80034ee:	f107 031c 	add.w	r3, r7, #28
 80034f2:	2220      	movs	r2, #32
 80034f4:	2100      	movs	r1, #0
 80034f6:	4618      	mov	r0, r3
 80034f8:	f003 fd16 	bl	8006f28 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034fc:	1d3b      	adds	r3, r7, #4
 80034fe:	2200      	movs	r2, #0
 8003500:	601a      	str	r2, [r3, #0]
 8003502:	605a      	str	r2, [r3, #4]
 8003504:	609a      	str	r2, [r3, #8]
 8003506:	60da      	str	r2, [r3, #12]
 8003508:	611a      	str	r2, [r3, #16]
 800350a:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 800350c:	2002      	movs	r0, #2
 800350e:	f7ff ffcb 	bl	80034a8 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 999;
 8003512:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003516:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8003518:	2300      	movs	r3, #0
 800351a:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 20;
 800351c:	2314      	movs	r3, #20
 800351e:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8003520:	2300      	movs	r3, #0
 8003522:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8003524:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003528:	4619      	mov	r1, r3
 800352a:	4822      	ldr	r0, [pc, #136]	; (80035b4 <MX_TIM3_Init+0xdc>)
 800352c:	f002 ff6c 	bl	8006408 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM3);
 8003530:	4820      	ldr	r0, [pc, #128]	; (80035b4 <MX_TIM3_Init+0xdc>)
 8003532:	f7ff fed1 	bl	80032d8 <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8003536:	2100      	movs	r1, #0
 8003538:	481e      	ldr	r0, [pc, #120]	; (80035b4 <MX_TIM3_Init+0xdc>)
 800353a:	f7ff ff65 	bl	8003408 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH4);
 800353e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003542:	481c      	ldr	r0, [pc, #112]	; (80035b4 <MX_TIM3_Init+0xdc>)
 8003544:	f7ff ff1c 	bl	8003380 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8003548:	2360      	movs	r3, #96	; 0x60
 800354a:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 800354c:	2300      	movs	r3, #0
 800354e:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8003550:	2300      	movs	r3, #0
 8003552:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 10;
 8003554:	230a      	movs	r3, #10
 8003556:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8003558:	2300      	movs	r3, #0
 800355a:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 800355c:	f107 031c 	add.w	r3, r7, #28
 8003560:	461a      	mov	r2, r3
 8003562:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003566:	4813      	ldr	r0, [pc, #76]	; (80035b4 <MX_TIM3_Init+0xdc>)
 8003568:	f002 ffe8 	bl	800653c <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM3, LL_TIM_CHANNEL_CH4);
 800356c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003570:	4810      	ldr	r0, [pc, #64]	; (80035b4 <MX_TIM3_Init+0xdc>)
 8003572:	f7ff fec1 	bl	80032f8 <LL_TIM_OC_EnableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8003576:	2100      	movs	r1, #0
 8003578:	480e      	ldr	r0, [pc, #56]	; (80035b4 <MX_TIM3_Init+0xdc>)
 800357a:	f7ff ff5a 	bl	8003432 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 800357e:	480d      	ldr	r0, [pc, #52]	; (80035b4 <MX_TIM3_Init+0xdc>)
 8003580:	f7ff ff6a 	bl	8003458 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8003584:	2002      	movs	r0, #2
 8003586:	f7ff ff77 	bl	8003478 <LL_AHB1_GRP1_EnableClock>
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 800358a:	2302      	movs	r3, #2
 800358c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800358e:	2302      	movs	r3, #2
 8003590:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003592:	2300      	movs	r3, #0
 8003594:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003596:	2300      	movs	r3, #0
 8003598:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800359a:	2300      	movs	r3, #0
 800359c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 800359e:	2302      	movs	r3, #2
 80035a0:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035a2:	1d3b      	adds	r3, r7, #4
 80035a4:	4619      	mov	r1, r3
 80035a6:	4804      	ldr	r0, [pc, #16]	; (80035b8 <MX_TIM3_Init+0xe0>)
 80035a8:	f002 fc99 	bl	8005ede <LL_GPIO_Init>

}
 80035ac:	bf00      	nop
 80035ae:	3750      	adds	r7, #80	; 0x50
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}
 80035b4:	40000400 	.word	0x40000400
 80035b8:	40020400 	.word	0x40020400

080035bc <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b094      	sub	sp, #80	; 0x50
 80035c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80035c2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80035c6:	2200      	movs	r2, #0
 80035c8:	601a      	str	r2, [r3, #0]
 80035ca:	605a      	str	r2, [r3, #4]
 80035cc:	609a      	str	r2, [r3, #8]
 80035ce:	60da      	str	r2, [r3, #12]
 80035d0:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80035d2:	f107 031c 	add.w	r3, r7, #28
 80035d6:	2220      	movs	r2, #32
 80035d8:	2100      	movs	r1, #0
 80035da:	4618      	mov	r0, r3
 80035dc:	f003 fca4 	bl	8006f28 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035e0:	1d3b      	adds	r3, r7, #4
 80035e2:	2200      	movs	r2, #0
 80035e4:	601a      	str	r2, [r3, #0]
 80035e6:	605a      	str	r2, [r3, #4]
 80035e8:	609a      	str	r2, [r3, #8]
 80035ea:	60da      	str	r2, [r3, #12]
 80035ec:	611a      	str	r2, [r3, #16]
 80035ee:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM5);
 80035f0:	2008      	movs	r0, #8
 80035f2:	f7ff ff59 	bl	80034a8 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 80035f6:	2300      	movs	r3, #0
 80035f8:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80035fa:	2300      	movs	r3, #0
 80035fc:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 41999;
 80035fe:	f24a 430f 	movw	r3, #41999	; 0xa40f
 8003602:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8003604:	2300      	movs	r3, #0
 8003606:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM5, &TIM_InitStruct);
 8003608:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800360c:	4619      	mov	r1, r3
 800360e:	483a      	ldr	r0, [pc, #232]	; (80036f8 <MX_TIM5_Init+0x13c>)
 8003610:	f002 fefa 	bl	8006408 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM5);
 8003614:	4838      	ldr	r0, [pc, #224]	; (80036f8 <MX_TIM5_Init+0x13c>)
 8003616:	f7ff fe5f 	bl	80032d8 <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM5, LL_TIM_CLOCKSOURCE_INTERNAL);
 800361a:	2100      	movs	r1, #0
 800361c:	4836      	ldr	r0, [pc, #216]	; (80036f8 <MX_TIM5_Init+0x13c>)
 800361e:	f7ff fef3 	bl	8003408 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH1);
 8003622:	2101      	movs	r1, #1
 8003624:	4834      	ldr	r0, [pc, #208]	; (80036f8 <MX_TIM5_Init+0x13c>)
 8003626:	f7ff feab 	bl	8003380 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 800362a:	2360      	movs	r3, #96	; 0x60
 800362c:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 800362e:	2300      	movs	r3, #0
 8003630:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8003632:	2300      	movs	r3, #0
 8003634:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8003636:	2300      	movs	r3, #0
 8003638:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 800363a:	2300      	movs	r3, #0
 800363c:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 800363e:	f107 031c 	add.w	r3, r7, #28
 8003642:	461a      	mov	r2, r3
 8003644:	2101      	movs	r1, #1
 8003646:	482c      	ldr	r0, [pc, #176]	; (80036f8 <MX_TIM5_Init+0x13c>)
 8003648:	f002 ff78 	bl	800653c <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM5, LL_TIM_CHANNEL_CH1);
 800364c:	2101      	movs	r1, #1
 800364e:	482a      	ldr	r0, [pc, #168]	; (80036f8 <MX_TIM5_Init+0x13c>)
 8003650:	f7ff fe52 	bl	80032f8 <LL_TIM_OC_EnableFast>
  LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH2);
 8003654:	2110      	movs	r1, #16
 8003656:	4828      	ldr	r0, [pc, #160]	; (80036f8 <MX_TIM5_Init+0x13c>)
 8003658:	f7ff fe92 	bl	8003380 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 800365c:	f107 031c 	add.w	r3, r7, #28
 8003660:	461a      	mov	r2, r3
 8003662:	2110      	movs	r1, #16
 8003664:	4824      	ldr	r0, [pc, #144]	; (80036f8 <MX_TIM5_Init+0x13c>)
 8003666:	f002 ff69 	bl	800653c <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM5, LL_TIM_CHANNEL_CH2);
 800366a:	2110      	movs	r1, #16
 800366c:	4822      	ldr	r0, [pc, #136]	; (80036f8 <MX_TIM5_Init+0x13c>)
 800366e:	f7ff fe43 	bl	80032f8 <LL_TIM_OC_EnableFast>
  LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH3);
 8003672:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003676:	4820      	ldr	r0, [pc, #128]	; (80036f8 <MX_TIM5_Init+0x13c>)
 8003678:	f7ff fe82 	bl	8003380 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 800367c:	f107 031c 	add.w	r3, r7, #28
 8003680:	461a      	mov	r2, r3
 8003682:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003686:	481c      	ldr	r0, [pc, #112]	; (80036f8 <MX_TIM5_Init+0x13c>)
 8003688:	f002 ff58 	bl	800653c <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM5, LL_TIM_CHANNEL_CH3);
 800368c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003690:	4819      	ldr	r0, [pc, #100]	; (80036f8 <MX_TIM5_Init+0x13c>)
 8003692:	f7ff fe31 	bl	80032f8 <LL_TIM_OC_EnableFast>
  LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH4);
 8003696:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800369a:	4817      	ldr	r0, [pc, #92]	; (80036f8 <MX_TIM5_Init+0x13c>)
 800369c:	f7ff fe70 	bl	8003380 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 80036a0:	f107 031c 	add.w	r3, r7, #28
 80036a4:	461a      	mov	r2, r3
 80036a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80036aa:	4813      	ldr	r0, [pc, #76]	; (80036f8 <MX_TIM5_Init+0x13c>)
 80036ac:	f002 ff46 	bl	800653c <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM5, LL_TIM_CHANNEL_CH4);
 80036b0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80036b4:	4810      	ldr	r0, [pc, #64]	; (80036f8 <MX_TIM5_Init+0x13c>)
 80036b6:	f7ff fe1f 	bl	80032f8 <LL_TIM_OC_EnableFast>
  LL_TIM_SetTriggerOutput(TIM5, LL_TIM_TRGO_RESET);
 80036ba:	2100      	movs	r1, #0
 80036bc:	480e      	ldr	r0, [pc, #56]	; (80036f8 <MX_TIM5_Init+0x13c>)
 80036be:	f7ff feb8 	bl	8003432 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM5);
 80036c2:	480d      	ldr	r0, [pc, #52]	; (80036f8 <MX_TIM5_Init+0x13c>)
 80036c4:	f7ff fec8 	bl	8003458 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80036c8:	2001      	movs	r0, #1
 80036ca:	f7ff fed5 	bl	8003478 <LL_AHB1_GRP1_EnableClock>
    PA0-WKUP     ------> TIM5_CH1
    PA1     ------> TIM5_CH2
    PA2     ------> TIM5_CH3
    PA3     ------> TIM5_CH4
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 80036ce:	230f      	movs	r3, #15
 80036d0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80036d2:	2302      	movs	r3, #2
 80036d4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80036d6:	2300      	movs	r3, #0
 80036d8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80036da:	2300      	movs	r3, #0
 80036dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80036de:	2300      	movs	r3, #0
 80036e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 80036e2:	2302      	movs	r3, #2
 80036e4:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036e6:	1d3b      	adds	r3, r7, #4
 80036e8:	4619      	mov	r1, r3
 80036ea:	4804      	ldr	r0, [pc, #16]	; (80036fc <MX_TIM5_Init+0x140>)
 80036ec:	f002 fbf7 	bl	8005ede <LL_GPIO_Init>

}
 80036f0:	bf00      	nop
 80036f2:	3750      	adds	r7, #80	; 0x50
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}
 80036f8:	40000c00 	.word	0x40000c00
 80036fc:	40020000 	.word	0x40020000

08003700 <__NVIC_GetPriorityGrouping>:
{
 8003700:	b480      	push	{r7}
 8003702:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003704:	4b04      	ldr	r3, [pc, #16]	; (8003718 <__NVIC_GetPriorityGrouping+0x18>)
 8003706:	68db      	ldr	r3, [r3, #12]
 8003708:	0a1b      	lsrs	r3, r3, #8
 800370a:	f003 0307 	and.w	r3, r3, #7
}
 800370e:	4618      	mov	r0, r3
 8003710:	46bd      	mov	sp, r7
 8003712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003716:	4770      	bx	lr
 8003718:	e000ed00 	.word	0xe000ed00

0800371c <__NVIC_EnableIRQ>:
{
 800371c:	b480      	push	{r7}
 800371e:	b083      	sub	sp, #12
 8003720:	af00      	add	r7, sp, #0
 8003722:	4603      	mov	r3, r0
 8003724:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003726:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800372a:	2b00      	cmp	r3, #0
 800372c:	db0b      	blt.n	8003746 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800372e:	79fb      	ldrb	r3, [r7, #7]
 8003730:	f003 021f 	and.w	r2, r3, #31
 8003734:	4907      	ldr	r1, [pc, #28]	; (8003754 <__NVIC_EnableIRQ+0x38>)
 8003736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800373a:	095b      	lsrs	r3, r3, #5
 800373c:	2001      	movs	r0, #1
 800373e:	fa00 f202 	lsl.w	r2, r0, r2
 8003742:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003746:	bf00      	nop
 8003748:	370c      	adds	r7, #12
 800374a:	46bd      	mov	sp, r7
 800374c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003750:	4770      	bx	lr
 8003752:	bf00      	nop
 8003754:	e000e100 	.word	0xe000e100

08003758 <__NVIC_SetPriority>:
{
 8003758:	b480      	push	{r7}
 800375a:	b083      	sub	sp, #12
 800375c:	af00      	add	r7, sp, #0
 800375e:	4603      	mov	r3, r0
 8003760:	6039      	str	r1, [r7, #0]
 8003762:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003764:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003768:	2b00      	cmp	r3, #0
 800376a:	db0a      	blt.n	8003782 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	b2da      	uxtb	r2, r3
 8003770:	490c      	ldr	r1, [pc, #48]	; (80037a4 <__NVIC_SetPriority+0x4c>)
 8003772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003776:	0112      	lsls	r2, r2, #4
 8003778:	b2d2      	uxtb	r2, r2
 800377a:	440b      	add	r3, r1
 800377c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003780:	e00a      	b.n	8003798 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	b2da      	uxtb	r2, r3
 8003786:	4908      	ldr	r1, [pc, #32]	; (80037a8 <__NVIC_SetPriority+0x50>)
 8003788:	79fb      	ldrb	r3, [r7, #7]
 800378a:	f003 030f 	and.w	r3, r3, #15
 800378e:	3b04      	subs	r3, #4
 8003790:	0112      	lsls	r2, r2, #4
 8003792:	b2d2      	uxtb	r2, r2
 8003794:	440b      	add	r3, r1
 8003796:	761a      	strb	r2, [r3, #24]
}
 8003798:	bf00      	nop
 800379a:	370c      	adds	r7, #12
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr
 80037a4:	e000e100 	.word	0xe000e100
 80037a8:	e000ed00 	.word	0xe000ed00

080037ac <NVIC_EncodePriority>:
{
 80037ac:	b480      	push	{r7}
 80037ae:	b089      	sub	sp, #36	; 0x24
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	60f8      	str	r0, [r7, #12]
 80037b4:	60b9      	str	r1, [r7, #8]
 80037b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	f003 0307 	and.w	r3, r3, #7
 80037be:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037c0:	69fb      	ldr	r3, [r7, #28]
 80037c2:	f1c3 0307 	rsb	r3, r3, #7
 80037c6:	2b04      	cmp	r3, #4
 80037c8:	bf28      	it	cs
 80037ca:	2304      	movcs	r3, #4
 80037cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	3304      	adds	r3, #4
 80037d2:	2b06      	cmp	r3, #6
 80037d4:	d902      	bls.n	80037dc <NVIC_EncodePriority+0x30>
 80037d6:	69fb      	ldr	r3, [r7, #28]
 80037d8:	3b03      	subs	r3, #3
 80037da:	e000      	b.n	80037de <NVIC_EncodePriority+0x32>
 80037dc:	2300      	movs	r3, #0
 80037de:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037e0:	f04f 32ff 	mov.w	r2, #4294967295
 80037e4:	69bb      	ldr	r3, [r7, #24]
 80037e6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ea:	43da      	mvns	r2, r3
 80037ec:	68bb      	ldr	r3, [r7, #8]
 80037ee:	401a      	ands	r2, r3
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037f4:	f04f 31ff 	mov.w	r1, #4294967295
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	fa01 f303 	lsl.w	r3, r1, r3
 80037fe:	43d9      	mvns	r1, r3
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003804:	4313      	orrs	r3, r2
}
 8003806:	4618      	mov	r0, r3
 8003808:	3724      	adds	r7, #36	; 0x24
 800380a:	46bd      	mov	sp, r7
 800380c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003810:	4770      	bx	lr

08003812 <LL_USART_Enable>:
{
 8003812:	b480      	push	{r7}
 8003814:	b083      	sub	sp, #12
 8003816:	af00      	add	r7, sp, #0
 8003818:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	68db      	ldr	r3, [r3, #12]
 800381e:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	60da      	str	r2, [r3, #12]
}
 8003826:	bf00      	nop
 8003828:	370c      	adds	r7, #12
 800382a:	46bd      	mov	sp, r7
 800382c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003830:	4770      	bx	lr

08003832 <LL_USART_ConfigAsyncMode>:
{
 8003832:	b480      	push	{r7}
 8003834:	b083      	sub	sp, #12
 8003836:	af00      	add	r7, sp, #0
 8003838:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	691b      	ldr	r3, [r3, #16]
 800383e:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	695b      	ldr	r3, [r3, #20]
 800384a:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	615a      	str	r2, [r3, #20]
}
 8003852:	bf00      	nop
 8003854:	370c      	adds	r7, #12
 8003856:	46bd      	mov	sp, r7
 8003858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385c:	4770      	bx	lr
	...

08003860 <LL_AHB1_GRP1_EnableClock>:
{
 8003860:	b480      	push	{r7}
 8003862:	b085      	sub	sp, #20
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8003868:	4b08      	ldr	r3, [pc, #32]	; (800388c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800386a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800386c:	4907      	ldr	r1, [pc, #28]	; (800388c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	4313      	orrs	r3, r2
 8003872:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8003874:	4b05      	ldr	r3, [pc, #20]	; (800388c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003876:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	4013      	ands	r3, r2
 800387c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800387e:	68fb      	ldr	r3, [r7, #12]
}
 8003880:	bf00      	nop
 8003882:	3714      	adds	r7, #20
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr
 800388c:	40023800 	.word	0x40023800

08003890 <LL_APB1_GRP1_EnableClock>:
{
 8003890:	b480      	push	{r7}
 8003892:	b085      	sub	sp, #20
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8003898:	4b08      	ldr	r3, [pc, #32]	; (80038bc <LL_APB1_GRP1_EnableClock+0x2c>)
 800389a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800389c:	4907      	ldr	r1, [pc, #28]	; (80038bc <LL_APB1_GRP1_EnableClock+0x2c>)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	4313      	orrs	r3, r2
 80038a2:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80038a4:	4b05      	ldr	r3, [pc, #20]	; (80038bc <LL_APB1_GRP1_EnableClock+0x2c>)
 80038a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	4013      	ands	r3, r2
 80038ac:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80038ae:	68fb      	ldr	r3, [r7, #12]
}
 80038b0:	bf00      	nop
 80038b2:	3714      	adds	r7, #20
 80038b4:	46bd      	mov	sp, r7
 80038b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ba:	4770      	bx	lr
 80038bc:	40023800 	.word	0x40023800

080038c0 <LL_APB2_GRP1_EnableClock>:
{
 80038c0:	b480      	push	{r7}
 80038c2:	b085      	sub	sp, #20
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80038c8:	4b08      	ldr	r3, [pc, #32]	; (80038ec <LL_APB2_GRP1_EnableClock+0x2c>)
 80038ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80038cc:	4907      	ldr	r1, [pc, #28]	; (80038ec <LL_APB2_GRP1_EnableClock+0x2c>)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4313      	orrs	r3, r2
 80038d2:	644b      	str	r3, [r1, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80038d4:	4b05      	ldr	r3, [pc, #20]	; (80038ec <LL_APB2_GRP1_EnableClock+0x2c>)
 80038d6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	4013      	ands	r3, r2
 80038dc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80038de:	68fb      	ldr	r3, [r7, #12]
}
 80038e0:	bf00      	nop
 80038e2:	3714      	adds	r7, #20
 80038e4:	46bd      	mov	sp, r7
 80038e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ea:	4770      	bx	lr
 80038ec:	40023800 	.word	0x40023800

080038f0 <MX_UART4_Init>:

/* USER CODE END 0 */

/* UART4 init function */
void MX_UART4_Init(void)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b08e      	sub	sp, #56	; 0x38
 80038f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART4_Init 0 */

  /* USER CODE END UART4_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80038f6:	f107 031c 	add.w	r3, r7, #28
 80038fa:	2200      	movs	r2, #0
 80038fc:	601a      	str	r2, [r3, #0]
 80038fe:	605a      	str	r2, [r3, #4]
 8003900:	609a      	str	r2, [r3, #8]
 8003902:	60da      	str	r2, [r3, #12]
 8003904:	611a      	str	r2, [r3, #16]
 8003906:	615a      	str	r2, [r3, #20]
 8003908:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800390a:	1d3b      	adds	r3, r7, #4
 800390c:	2200      	movs	r2, #0
 800390e:	601a      	str	r2, [r3, #0]
 8003910:	605a      	str	r2, [r3, #4]
 8003912:	609a      	str	r2, [r3, #8]
 8003914:	60da      	str	r2, [r3, #12]
 8003916:	611a      	str	r2, [r3, #16]
 8003918:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART4);
 800391a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800391e:	f7ff ffb7 	bl	8003890 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8003922:	2004      	movs	r0, #4
 8003924:	f7ff ff9c 	bl	8003860 <LL_AHB1_GRP1_EnableClock>
  /**UART4 GPIO Configuration
  PC10   ------> UART4_TX
  PC11   ------> UART4_RX
  */
  GPIO_InitStruct.Pin = M8N_TX4_Pin|M8N_RX4_Pin;
 8003928:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800392c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800392e:	2302      	movs	r3, #2
 8003930:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003932:	2303      	movs	r3, #3
 8003934:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003936:	2300      	movs	r3, #0
 8003938:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800393a:	2300      	movs	r3, #0
 800393c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 800393e:	2308      	movs	r3, #8
 8003940:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003942:	1d3b      	adds	r3, r7, #4
 8003944:	4619      	mov	r1, r3
 8003946:	4819      	ldr	r0, [pc, #100]	; (80039ac <MX_UART4_Init+0xbc>)
 8003948:	f002 fac9 	bl	8005ede <LL_GPIO_Init>

  /* UART4 interrupt Init */
  NVIC_SetPriority(UART4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800394c:	f7ff fed8 	bl	8003700 <__NVIC_GetPriorityGrouping>
 8003950:	4603      	mov	r3, r0
 8003952:	2200      	movs	r2, #0
 8003954:	2100      	movs	r1, #0
 8003956:	4618      	mov	r0, r3
 8003958:	f7ff ff28 	bl	80037ac <NVIC_EncodePriority>
 800395c:	4603      	mov	r3, r0
 800395e:	4619      	mov	r1, r3
 8003960:	2034      	movs	r0, #52	; 0x34
 8003962:	f7ff fef9 	bl	8003758 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART4_IRQn);
 8003966:	2034      	movs	r0, #52	; 0x34
 8003968:	f7ff fed8 	bl	800371c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  USART_InitStruct.BaudRate = 9600;
 800396c:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8003970:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8003972:	2300      	movs	r3, #0
 8003974:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8003976:	2300      	movs	r3, #0
 8003978:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800397a:	2300      	movs	r3, #0
 800397c:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800397e:	230c      	movs	r3, #12
 8003980:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8003982:	2300      	movs	r3, #0
 8003984:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8003986:	2300      	movs	r3, #0
 8003988:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(UART4, &USART_InitStruct);
 800398a:	f107 031c 	add.w	r3, r7, #28
 800398e:	4619      	mov	r1, r3
 8003990:	4807      	ldr	r0, [pc, #28]	; (80039b0 <MX_UART4_Init+0xc0>)
 8003992:	f003 fa1f 	bl	8006dd4 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART4);
 8003996:	4806      	ldr	r0, [pc, #24]	; (80039b0 <MX_UART4_Init+0xc0>)
 8003998:	f7ff ff4b 	bl	8003832 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART4);
 800399c:	4804      	ldr	r0, [pc, #16]	; (80039b0 <MX_UART4_Init+0xc0>)
 800399e:	f7ff ff38 	bl	8003812 <LL_USART_Enable>
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80039a2:	bf00      	nop
 80039a4:	3738      	adds	r7, #56	; 0x38
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}
 80039aa:	bf00      	nop
 80039ac:	40020800 	.word	0x40020800
 80039b0:	40004c00 	.word	0x40004c00

080039b4 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b08e      	sub	sp, #56	; 0x38
 80039b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART5_Init 0 */

  /* USER CODE END UART5_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80039ba:	f107 031c 	add.w	r3, r7, #28
 80039be:	2200      	movs	r2, #0
 80039c0:	601a      	str	r2, [r3, #0]
 80039c2:	605a      	str	r2, [r3, #4]
 80039c4:	609a      	str	r2, [r3, #8]
 80039c6:	60da      	str	r2, [r3, #12]
 80039c8:	611a      	str	r2, [r3, #16]
 80039ca:	615a      	str	r2, [r3, #20]
 80039cc:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039ce:	1d3b      	adds	r3, r7, #4
 80039d0:	2200      	movs	r2, #0
 80039d2:	601a      	str	r2, [r3, #0]
 80039d4:	605a      	str	r2, [r3, #4]
 80039d6:	609a      	str	r2, [r3, #8]
 80039d8:	60da      	str	r2, [r3, #12]
 80039da:	611a      	str	r2, [r3, #16]
 80039dc:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART5);
 80039de:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80039e2:	f7ff ff55 	bl	8003890 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80039e6:	2004      	movs	r0, #4
 80039e8:	f7ff ff3a 	bl	8003860 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 80039ec:	2008      	movs	r0, #8
 80039ee:	f7ff ff37 	bl	8003860 <LL_AHB1_GRP1_EnableClock>
  /**UART5 GPIO Configuration
  PC12   ------> UART5_TX
  PD2   ------> UART5_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 80039f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80039f6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80039f8:	2302      	movs	r3, #2
 80039fa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80039fc:	2303      	movs	r3, #3
 80039fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003a00:	2300      	movs	r3, #0
 8003a02:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003a04:	2300      	movs	r3, #0
 8003a06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8003a08:	2308      	movs	r3, #8
 8003a0a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a0c:	1d3b      	adds	r3, r7, #4
 8003a0e:	4619      	mov	r1, r3
 8003a10:	4821      	ldr	r0, [pc, #132]	; (8003a98 <MX_UART5_Init+0xe4>)
 8003a12:	f002 fa64 	bl	8005ede <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8003a16:	2304      	movs	r3, #4
 8003a18:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003a1a:	2302      	movs	r3, #2
 8003a1c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003a1e:	2303      	movs	r3, #3
 8003a20:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003a22:	2300      	movs	r3, #0
 8003a24:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003a26:	2300      	movs	r3, #0
 8003a28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8003a2a:	2308      	movs	r3, #8
 8003a2c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003a2e:	1d3b      	adds	r3, r7, #4
 8003a30:	4619      	mov	r1, r3
 8003a32:	481a      	ldr	r0, [pc, #104]	; (8003a9c <MX_UART5_Init+0xe8>)
 8003a34:	f002 fa53 	bl	8005ede <LL_GPIO_Init>

  /* UART5 interrupt Init */
  NVIC_SetPriority(UART5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003a38:	f7ff fe62 	bl	8003700 <__NVIC_GetPriorityGrouping>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	2200      	movs	r2, #0
 8003a40:	2100      	movs	r1, #0
 8003a42:	4618      	mov	r0, r3
 8003a44:	f7ff feb2 	bl	80037ac <NVIC_EncodePriority>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	4619      	mov	r1, r3
 8003a4c:	2035      	movs	r0, #53	; 0x35
 8003a4e:	f7ff fe83 	bl	8003758 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART5_IRQn);
 8003a52:	2035      	movs	r0, #53	; 0x35
 8003a54:	f7ff fe62 	bl	800371c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8003a58:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8003a5c:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8003a62:	2300      	movs	r3, #0
 8003a64:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8003a66:	2300      	movs	r3, #0
 8003a68:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_RX;
 8003a6a:	2304      	movs	r3, #4
 8003a6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8003a72:	2300      	movs	r3, #0
 8003a74:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(UART5, &USART_InitStruct);
 8003a76:	f107 031c 	add.w	r3, r7, #28
 8003a7a:	4619      	mov	r1, r3
 8003a7c:	4808      	ldr	r0, [pc, #32]	; (8003aa0 <MX_UART5_Init+0xec>)
 8003a7e:	f003 f9a9 	bl	8006dd4 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART5);
 8003a82:	4807      	ldr	r0, [pc, #28]	; (8003aa0 <MX_UART5_Init+0xec>)
 8003a84:	f7ff fed5 	bl	8003832 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART5);
 8003a88:	4805      	ldr	r0, [pc, #20]	; (8003aa0 <MX_UART5_Init+0xec>)
 8003a8a:	f7ff fec2 	bl	8003812 <LL_USART_Enable>
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8003a8e:	bf00      	nop
 8003a90:	3738      	adds	r7, #56	; 0x38
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}
 8003a96:	bf00      	nop
 8003a98:	40020800 	.word	0x40020800
 8003a9c:	40020c00 	.word	0x40020c00
 8003aa0:	40005000 	.word	0x40005000

08003aa4 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b08e      	sub	sp, #56	; 0x38
 8003aa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART6_Init 0 */

  /* USER CODE END USART6_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8003aaa:	f107 031c 	add.w	r3, r7, #28
 8003aae:	2200      	movs	r2, #0
 8003ab0:	601a      	str	r2, [r3, #0]
 8003ab2:	605a      	str	r2, [r3, #4]
 8003ab4:	609a      	str	r2, [r3, #8]
 8003ab6:	60da      	str	r2, [r3, #12]
 8003ab8:	611a      	str	r2, [r3, #16]
 8003aba:	615a      	str	r2, [r3, #20]
 8003abc:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003abe:	1d3b      	adds	r3, r7, #4
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	601a      	str	r2, [r3, #0]
 8003ac4:	605a      	str	r2, [r3, #4]
 8003ac6:	609a      	str	r2, [r3, #8]
 8003ac8:	60da      	str	r2, [r3, #12]
 8003aca:	611a      	str	r2, [r3, #16]
 8003acc:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART6);
 8003ace:	2020      	movs	r0, #32
 8003ad0:	f7ff fef6 	bl	80038c0 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8003ad4:	2004      	movs	r0, #4
 8003ad6:	f7ff fec3 	bl	8003860 <LL_AHB1_GRP1_EnableClock>
  /**USART6 GPIO Configuration
  PC6   ------> USART6_TX
  PC7   ------> USART6_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8003ada:	23c0      	movs	r3, #192	; 0xc0
 8003adc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003ade:	2302      	movs	r3, #2
 8003ae0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003ae2:	2303      	movs	r3, #3
 8003ae4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003aea:	2300      	movs	r3, #0
 8003aec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8003aee:	2308      	movs	r3, #8
 8003af0:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003af2:	1d3b      	adds	r3, r7, #4
 8003af4:	4619      	mov	r1, r3
 8003af6:	4819      	ldr	r0, [pc, #100]	; (8003b5c <MX_USART6_UART_Init+0xb8>)
 8003af8:	f002 f9f1 	bl	8005ede <LL_GPIO_Init>

  /* USART6 interrupt Init */
  NVIC_SetPriority(USART6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003afc:	f7ff fe00 	bl	8003700 <__NVIC_GetPriorityGrouping>
 8003b00:	4603      	mov	r3, r0
 8003b02:	2200      	movs	r2, #0
 8003b04:	2100      	movs	r1, #0
 8003b06:	4618      	mov	r0, r3
 8003b08:	f7ff fe50 	bl	80037ac <NVIC_EncodePriority>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	4619      	mov	r1, r3
 8003b10:	2047      	movs	r0, #71	; 0x47
 8003b12:	f7ff fe21 	bl	8003758 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART6_IRQn);
 8003b16:	2047      	movs	r0, #71	; 0x47
 8003b18:	f7ff fe00 	bl	800371c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8003b1c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8003b20:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8003b22:	2300      	movs	r3, #0
 8003b24:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8003b26:	2300      	movs	r3, #0
 8003b28:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8003b2e:	230c      	movs	r3, #12
 8003b30:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8003b32:	2300      	movs	r3, #0
 8003b34:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8003b36:	2300      	movs	r3, #0
 8003b38:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART6, &USART_InitStruct);
 8003b3a:	f107 031c 	add.w	r3, r7, #28
 8003b3e:	4619      	mov	r1, r3
 8003b40:	4807      	ldr	r0, [pc, #28]	; (8003b60 <MX_USART6_UART_Init+0xbc>)
 8003b42:	f003 f947 	bl	8006dd4 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART6);
 8003b46:	4806      	ldr	r0, [pc, #24]	; (8003b60 <MX_USART6_UART_Init+0xbc>)
 8003b48:	f7ff fe73 	bl	8003832 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART6);
 8003b4c:	4804      	ldr	r0, [pc, #16]	; (8003b60 <MX_USART6_UART_Init+0xbc>)
 8003b4e:	f7ff fe60 	bl	8003812 <LL_USART_Enable>
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8003b52:	bf00      	nop
 8003b54:	3738      	adds	r7, #56	; 0x38
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}
 8003b5a:	bf00      	nop
 8003b5c:	40020800 	.word	0x40020800
 8003b60:	40011400 	.word	0x40011400

08003b64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003b64:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003b9c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003b68:	480d      	ldr	r0, [pc, #52]	; (8003ba0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003b6a:	490e      	ldr	r1, [pc, #56]	; (8003ba4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003b6c:	4a0e      	ldr	r2, [pc, #56]	; (8003ba8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003b6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003b70:	e002      	b.n	8003b78 <LoopCopyDataInit>

08003b72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003b72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003b74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003b76:	3304      	adds	r3, #4

08003b78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003b78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003b7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003b7c:	d3f9      	bcc.n	8003b72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003b7e:	4a0b      	ldr	r2, [pc, #44]	; (8003bac <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003b80:	4c0b      	ldr	r4, [pc, #44]	; (8003bb0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003b82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003b84:	e001      	b.n	8003b8a <LoopFillZerobss>

08003b86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003b86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003b88:	3204      	adds	r2, #4

08003b8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003b8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003b8c:	d3fb      	bcc.n	8003b86 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003b8e:	f7ff fb91 	bl	80032b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003b92:	f003 f9a5 	bl	8006ee0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003b96:	f7fe fd9f 	bl	80026d8 <main>
  bx  lr    
 8003b9a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003b9c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003ba0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003ba4:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8003ba8:	0800a274 	.word	0x0800a274
  ldr r2, =_sbss
 8003bac:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8003bb0:	200003e8 	.word	0x200003e8

08003bb4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003bb4:	e7fe      	b.n	8003bb4 <ADC_IRQHandler>
	...

08003bb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003bbc:	4b0e      	ldr	r3, [pc, #56]	; (8003bf8 <HAL_Init+0x40>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a0d      	ldr	r2, [pc, #52]	; (8003bf8 <HAL_Init+0x40>)
 8003bc2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003bc6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003bc8:	4b0b      	ldr	r3, [pc, #44]	; (8003bf8 <HAL_Init+0x40>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a0a      	ldr	r2, [pc, #40]	; (8003bf8 <HAL_Init+0x40>)
 8003bce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003bd2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003bd4:	4b08      	ldr	r3, [pc, #32]	; (8003bf8 <HAL_Init+0x40>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a07      	ldr	r2, [pc, #28]	; (8003bf8 <HAL_Init+0x40>)
 8003bda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bde:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003be0:	2003      	movs	r0, #3
 8003be2:	f000 fd61 	bl	80046a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003be6:	200f      	movs	r0, #15
 8003be8:	f000 f808 	bl	8003bfc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003bec:	f7ff f924 	bl	8002e38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003bf0:	2300      	movs	r3, #0
}
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	bd80      	pop	{r7, pc}
 8003bf6:	bf00      	nop
 8003bf8:	40023c00 	.word	0x40023c00

08003bfc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b082      	sub	sp, #8
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003c04:	4b12      	ldr	r3, [pc, #72]	; (8003c50 <HAL_InitTick+0x54>)
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	4b12      	ldr	r3, [pc, #72]	; (8003c54 <HAL_InitTick+0x58>)
 8003c0a:	781b      	ldrb	r3, [r3, #0]
 8003c0c:	4619      	mov	r1, r3
 8003c0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c12:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c16:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	f000 fd79 	bl	8004712 <HAL_SYSTICK_Config>
 8003c20:	4603      	mov	r3, r0
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d001      	beq.n	8003c2a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	e00e      	b.n	8003c48 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2b0f      	cmp	r3, #15
 8003c2e:	d80a      	bhi.n	8003c46 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c30:	2200      	movs	r2, #0
 8003c32:	6879      	ldr	r1, [r7, #4]
 8003c34:	f04f 30ff 	mov.w	r0, #4294967295
 8003c38:	f000 fd41 	bl	80046be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003c3c:	4a06      	ldr	r2, [pc, #24]	; (8003c58 <HAL_InitTick+0x5c>)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003c42:	2300      	movs	r3, #0
 8003c44:	e000      	b.n	8003c48 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	3708      	adds	r7, #8
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bd80      	pop	{r7, pc}
 8003c50:	20000000 	.word	0x20000000
 8003c54:	20000008 	.word	0x20000008
 8003c58:	20000004 	.word	0x20000004

08003c5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c60:	4b06      	ldr	r3, [pc, #24]	; (8003c7c <HAL_IncTick+0x20>)
 8003c62:	781b      	ldrb	r3, [r3, #0]
 8003c64:	461a      	mov	r2, r3
 8003c66:	4b06      	ldr	r3, [pc, #24]	; (8003c80 <HAL_IncTick+0x24>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4413      	add	r3, r2
 8003c6c:	4a04      	ldr	r2, [pc, #16]	; (8003c80 <HAL_IncTick+0x24>)
 8003c6e:	6013      	str	r3, [r2, #0]
}
 8003c70:	bf00      	nop
 8003c72:	46bd      	mov	sp, r7
 8003c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c78:	4770      	bx	lr
 8003c7a:	bf00      	nop
 8003c7c:	20000008 	.word	0x20000008
 8003c80:	200003d4 	.word	0x200003d4

08003c84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c84:	b480      	push	{r7}
 8003c86:	af00      	add	r7, sp, #0
  return uwTick;
 8003c88:	4b03      	ldr	r3, [pc, #12]	; (8003c98 <HAL_GetTick+0x14>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c94:	4770      	bx	lr
 8003c96:	bf00      	nop
 8003c98:	200003d4 	.word	0x200003d4

08003c9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b084      	sub	sp, #16
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003ca4:	f7ff ffee 	bl	8003c84 <HAL_GetTick>
 8003ca8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cb4:	d005      	beq.n	8003cc2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003cb6:	4b0a      	ldr	r3, [pc, #40]	; (8003ce0 <HAL_Delay+0x44>)
 8003cb8:	781b      	ldrb	r3, [r3, #0]
 8003cba:	461a      	mov	r2, r3
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	4413      	add	r3, r2
 8003cc0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003cc2:	bf00      	nop
 8003cc4:	f7ff ffde 	bl	8003c84 <HAL_GetTick>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	1ad3      	subs	r3, r2, r3
 8003cce:	68fa      	ldr	r2, [r7, #12]
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d8f7      	bhi.n	8003cc4 <HAL_Delay+0x28>
  {
  }
}
 8003cd4:	bf00      	nop
 8003cd6:	bf00      	nop
 8003cd8:	3710      	adds	r7, #16
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
 8003cde:	bf00      	nop
 8003ce0:	20000008 	.word	0x20000008

08003ce4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b084      	sub	sp, #16
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003cec:	2300      	movs	r3, #0
 8003cee:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d101      	bne.n	8003cfa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e033      	b.n	8003d62 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d109      	bne.n	8003d16 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003d02:	6878      	ldr	r0, [r7, #4]
 8003d04:	f7fe fa6e 	bl	80021e4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2200      	movs	r2, #0
 8003d12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d1a:	f003 0310 	and.w	r3, r3, #16
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d118      	bne.n	8003d54 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d26:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003d2a:	f023 0302 	bic.w	r3, r3, #2
 8003d2e:	f043 0202 	orr.w	r2, r3, #2
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003d36:	6878      	ldr	r0, [r7, #4]
 8003d38:	f000 fa68 	bl	800420c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d46:	f023 0303 	bic.w	r3, r3, #3
 8003d4a:	f043 0201 	orr.w	r2, r3, #1
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	641a      	str	r2, [r3, #64]	; 0x40
 8003d52:	e001      	b.n	8003d58 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003d60:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	3710      	adds	r7, #16
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}
	...

08003d6c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b086      	sub	sp, #24
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	60f8      	str	r0, [r7, #12]
 8003d74:	60b9      	str	r1, [r7, #8]
 8003d76:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d82:	2b01      	cmp	r3, #1
 8003d84:	d101      	bne.n	8003d8a <HAL_ADC_Start_DMA+0x1e>
 8003d86:	2302      	movs	r3, #2
 8003d88:	e0e9      	b.n	8003f5e <HAL_ADC_Start_DMA+0x1f2>
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	689b      	ldr	r3, [r3, #8]
 8003d98:	f003 0301 	and.w	r3, r3, #1
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	d018      	beq.n	8003dd2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	689a      	ldr	r2, [r3, #8]
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f042 0201 	orr.w	r2, r2, #1
 8003dae:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003db0:	4b6d      	ldr	r3, [pc, #436]	; (8003f68 <HAL_ADC_Start_DMA+0x1fc>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a6d      	ldr	r2, [pc, #436]	; (8003f6c <HAL_ADC_Start_DMA+0x200>)
 8003db6:	fba2 2303 	umull	r2, r3, r2, r3
 8003dba:	0c9a      	lsrs	r2, r3, #18
 8003dbc:	4613      	mov	r3, r2
 8003dbe:	005b      	lsls	r3, r3, #1
 8003dc0:	4413      	add	r3, r2
 8003dc2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003dc4:	e002      	b.n	8003dcc <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	3b01      	subs	r3, #1
 8003dca:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d1f9      	bne.n	8003dc6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ddc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003de0:	d107      	bne.n	8003df2 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	689a      	ldr	r2, [r3, #8]
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003df0:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	689b      	ldr	r3, [r3, #8]
 8003df8:	f003 0301 	and.w	r3, r3, #1
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	f040 80a1 	bne.w	8003f44 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e06:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003e0a:	f023 0301 	bic.w	r3, r3, #1
 8003e0e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d007      	beq.n	8003e34 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e28:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003e2c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e38:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e40:	d106      	bne.n	8003e50 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e46:	f023 0206 	bic.w	r2, r3, #6
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	645a      	str	r2, [r3, #68]	; 0x44
 8003e4e:	e002      	b.n	8003e56 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2200      	movs	r2, #0
 8003e54:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003e5e:	4b44      	ldr	r3, [pc, #272]	; (8003f70 <HAL_ADC_Start_DMA+0x204>)
 8003e60:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e66:	4a43      	ldr	r2, [pc, #268]	; (8003f74 <HAL_ADC_Start_DMA+0x208>)
 8003e68:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e6e:	4a42      	ldr	r2, [pc, #264]	; (8003f78 <HAL_ADC_Start_DMA+0x20c>)
 8003e70:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e76:	4a41      	ldr	r2, [pc, #260]	; (8003f7c <HAL_ADC_Start_DMA+0x210>)
 8003e78:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003e82:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	685a      	ldr	r2, [r3, #4]
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003e92:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	689a      	ldr	r2, [r3, #8]
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ea2:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	334c      	adds	r3, #76	; 0x4c
 8003eae:	4619      	mov	r1, r3
 8003eb0:	68ba      	ldr	r2, [r7, #8]
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	f000 fce8 	bl	8004888 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	f003 031f 	and.w	r3, r3, #31
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d12a      	bne.n	8003f1a <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a2d      	ldr	r2, [pc, #180]	; (8003f80 <HAL_ADC_Start_DMA+0x214>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d015      	beq.n	8003efa <HAL_ADC_Start_DMA+0x18e>
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a2c      	ldr	r2, [pc, #176]	; (8003f84 <HAL_ADC_Start_DMA+0x218>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d105      	bne.n	8003ee4 <HAL_ADC_Start_DMA+0x178>
 8003ed8:	4b25      	ldr	r3, [pc, #148]	; (8003f70 <HAL_ADC_Start_DMA+0x204>)
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	f003 031f 	and.w	r3, r3, #31
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d00a      	beq.n	8003efa <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a27      	ldr	r2, [pc, #156]	; (8003f88 <HAL_ADC_Start_DMA+0x21c>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d136      	bne.n	8003f5c <HAL_ADC_Start_DMA+0x1f0>
 8003eee:	4b20      	ldr	r3, [pc, #128]	; (8003f70 <HAL_ADC_Start_DMA+0x204>)
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	f003 0310 	and.w	r3, r3, #16
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d130      	bne.n	8003f5c <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d129      	bne.n	8003f5c <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	689a      	ldr	r2, [r3, #8]
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003f16:	609a      	str	r2, [r3, #8]
 8003f18:	e020      	b.n	8003f5c <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4a18      	ldr	r2, [pc, #96]	; (8003f80 <HAL_ADC_Start_DMA+0x214>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d11b      	bne.n	8003f5c <HAL_ADC_Start_DMA+0x1f0>
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d114      	bne.n	8003f5c <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	689a      	ldr	r2, [r3, #8]
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003f40:	609a      	str	r2, [r3, #8]
 8003f42:	e00b      	b.n	8003f5c <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f48:	f043 0210 	orr.w	r2, r3, #16
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f54:	f043 0201 	orr.w	r2, r3, #1
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003f5c:	2300      	movs	r3, #0
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	3718      	adds	r7, #24
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}
 8003f66:	bf00      	nop
 8003f68:	20000000 	.word	0x20000000
 8003f6c:	431bde83 	.word	0x431bde83
 8003f70:	40012300 	.word	0x40012300
 8003f74:	08004405 	.word	0x08004405
 8003f78:	080044bf 	.word	0x080044bf
 8003f7c:	080044db 	.word	0x080044db
 8003f80:	40012000 	.word	0x40012000
 8003f84:	40012100 	.word	0x40012100
 8003f88:	40012200 	.word	0x40012200

08003f8c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b083      	sub	sp, #12
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003f94:	bf00      	nop
 8003f96:	370c      	adds	r7, #12
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9e:	4770      	bx	lr

08003fa0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b083      	sub	sp, #12
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003fa8:	bf00      	nop
 8003faa:	370c      	adds	r7, #12
 8003fac:	46bd      	mov	sp, r7
 8003fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb2:	4770      	bx	lr

08003fb4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b083      	sub	sp, #12
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003fbc:	bf00      	nop
 8003fbe:	370c      	adds	r7, #12
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc6:	4770      	bx	lr

08003fc8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b085      	sub	sp, #20
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
 8003fd0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fdc:	2b01      	cmp	r3, #1
 8003fde:	d101      	bne.n	8003fe4 <HAL_ADC_ConfigChannel+0x1c>
 8003fe0:	2302      	movs	r3, #2
 8003fe2:	e105      	b.n	80041f0 <HAL_ADC_ConfigChannel+0x228>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	2b09      	cmp	r3, #9
 8003ff2:	d925      	bls.n	8004040 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	68d9      	ldr	r1, [r3, #12]
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	b29b      	uxth	r3, r3
 8004000:	461a      	mov	r2, r3
 8004002:	4613      	mov	r3, r2
 8004004:	005b      	lsls	r3, r3, #1
 8004006:	4413      	add	r3, r2
 8004008:	3b1e      	subs	r3, #30
 800400a:	2207      	movs	r2, #7
 800400c:	fa02 f303 	lsl.w	r3, r2, r3
 8004010:	43da      	mvns	r2, r3
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	400a      	ands	r2, r1
 8004018:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	68d9      	ldr	r1, [r3, #12]
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	689a      	ldr	r2, [r3, #8]
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	b29b      	uxth	r3, r3
 800402a:	4618      	mov	r0, r3
 800402c:	4603      	mov	r3, r0
 800402e:	005b      	lsls	r3, r3, #1
 8004030:	4403      	add	r3, r0
 8004032:	3b1e      	subs	r3, #30
 8004034:	409a      	lsls	r2, r3
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	430a      	orrs	r2, r1
 800403c:	60da      	str	r2, [r3, #12]
 800403e:	e022      	b.n	8004086 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	6919      	ldr	r1, [r3, #16]
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	b29b      	uxth	r3, r3
 800404c:	461a      	mov	r2, r3
 800404e:	4613      	mov	r3, r2
 8004050:	005b      	lsls	r3, r3, #1
 8004052:	4413      	add	r3, r2
 8004054:	2207      	movs	r2, #7
 8004056:	fa02 f303 	lsl.w	r3, r2, r3
 800405a:	43da      	mvns	r2, r3
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	400a      	ands	r2, r1
 8004062:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	6919      	ldr	r1, [r3, #16]
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	689a      	ldr	r2, [r3, #8]
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	b29b      	uxth	r3, r3
 8004074:	4618      	mov	r0, r3
 8004076:	4603      	mov	r3, r0
 8004078:	005b      	lsls	r3, r3, #1
 800407a:	4403      	add	r3, r0
 800407c:	409a      	lsls	r2, r3
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	430a      	orrs	r2, r1
 8004084:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	2b06      	cmp	r3, #6
 800408c:	d824      	bhi.n	80040d8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	685a      	ldr	r2, [r3, #4]
 8004098:	4613      	mov	r3, r2
 800409a:	009b      	lsls	r3, r3, #2
 800409c:	4413      	add	r3, r2
 800409e:	3b05      	subs	r3, #5
 80040a0:	221f      	movs	r2, #31
 80040a2:	fa02 f303 	lsl.w	r3, r2, r3
 80040a6:	43da      	mvns	r2, r3
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	400a      	ands	r2, r1
 80040ae:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	b29b      	uxth	r3, r3
 80040bc:	4618      	mov	r0, r3
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	685a      	ldr	r2, [r3, #4]
 80040c2:	4613      	mov	r3, r2
 80040c4:	009b      	lsls	r3, r3, #2
 80040c6:	4413      	add	r3, r2
 80040c8:	3b05      	subs	r3, #5
 80040ca:	fa00 f203 	lsl.w	r2, r0, r3
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	430a      	orrs	r2, r1
 80040d4:	635a      	str	r2, [r3, #52]	; 0x34
 80040d6:	e04c      	b.n	8004172 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	2b0c      	cmp	r3, #12
 80040de:	d824      	bhi.n	800412a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	685a      	ldr	r2, [r3, #4]
 80040ea:	4613      	mov	r3, r2
 80040ec:	009b      	lsls	r3, r3, #2
 80040ee:	4413      	add	r3, r2
 80040f0:	3b23      	subs	r3, #35	; 0x23
 80040f2:	221f      	movs	r2, #31
 80040f4:	fa02 f303 	lsl.w	r3, r2, r3
 80040f8:	43da      	mvns	r2, r3
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	400a      	ands	r2, r1
 8004100:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	b29b      	uxth	r3, r3
 800410e:	4618      	mov	r0, r3
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	685a      	ldr	r2, [r3, #4]
 8004114:	4613      	mov	r3, r2
 8004116:	009b      	lsls	r3, r3, #2
 8004118:	4413      	add	r3, r2
 800411a:	3b23      	subs	r3, #35	; 0x23
 800411c:	fa00 f203 	lsl.w	r2, r0, r3
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	430a      	orrs	r2, r1
 8004126:	631a      	str	r2, [r3, #48]	; 0x30
 8004128:	e023      	b.n	8004172 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	685a      	ldr	r2, [r3, #4]
 8004134:	4613      	mov	r3, r2
 8004136:	009b      	lsls	r3, r3, #2
 8004138:	4413      	add	r3, r2
 800413a:	3b41      	subs	r3, #65	; 0x41
 800413c:	221f      	movs	r2, #31
 800413e:	fa02 f303 	lsl.w	r3, r2, r3
 8004142:	43da      	mvns	r2, r3
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	400a      	ands	r2, r1
 800414a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	b29b      	uxth	r3, r3
 8004158:	4618      	mov	r0, r3
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	685a      	ldr	r2, [r3, #4]
 800415e:	4613      	mov	r3, r2
 8004160:	009b      	lsls	r3, r3, #2
 8004162:	4413      	add	r3, r2
 8004164:	3b41      	subs	r3, #65	; 0x41
 8004166:	fa00 f203 	lsl.w	r2, r0, r3
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	430a      	orrs	r2, r1
 8004170:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004172:	4b22      	ldr	r3, [pc, #136]	; (80041fc <HAL_ADC_ConfigChannel+0x234>)
 8004174:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a21      	ldr	r2, [pc, #132]	; (8004200 <HAL_ADC_ConfigChannel+0x238>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d109      	bne.n	8004194 <HAL_ADC_ConfigChannel+0x1cc>
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	2b12      	cmp	r3, #18
 8004186:	d105      	bne.n	8004194 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a19      	ldr	r2, [pc, #100]	; (8004200 <HAL_ADC_ConfigChannel+0x238>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d123      	bne.n	80041e6 <HAL_ADC_ConfigChannel+0x21e>
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	2b10      	cmp	r3, #16
 80041a4:	d003      	beq.n	80041ae <HAL_ADC_ConfigChannel+0x1e6>
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	2b11      	cmp	r3, #17
 80041ac:	d11b      	bne.n	80041e6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	2b10      	cmp	r3, #16
 80041c0:	d111      	bne.n	80041e6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80041c2:	4b10      	ldr	r3, [pc, #64]	; (8004204 <HAL_ADC_ConfigChannel+0x23c>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a10      	ldr	r2, [pc, #64]	; (8004208 <HAL_ADC_ConfigChannel+0x240>)
 80041c8:	fba2 2303 	umull	r2, r3, r2, r3
 80041cc:	0c9a      	lsrs	r2, r3, #18
 80041ce:	4613      	mov	r3, r2
 80041d0:	009b      	lsls	r3, r3, #2
 80041d2:	4413      	add	r3, r2
 80041d4:	005b      	lsls	r3, r3, #1
 80041d6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80041d8:	e002      	b.n	80041e0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	3b01      	subs	r3, #1
 80041de:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d1f9      	bne.n	80041da <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2200      	movs	r2, #0
 80041ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80041ee:	2300      	movs	r3, #0
}
 80041f0:	4618      	mov	r0, r3
 80041f2:	3714      	adds	r7, #20
 80041f4:	46bd      	mov	sp, r7
 80041f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fa:	4770      	bx	lr
 80041fc:	40012300 	.word	0x40012300
 8004200:	40012000 	.word	0x40012000
 8004204:	20000000 	.word	0x20000000
 8004208:	431bde83 	.word	0x431bde83

0800420c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800420c:	b480      	push	{r7}
 800420e:	b085      	sub	sp, #20
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004214:	4b79      	ldr	r3, [pc, #484]	; (80043fc <ADC_Init+0x1f0>)
 8004216:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	685a      	ldr	r2, [r3, #4]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	431a      	orrs	r2, r3
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	685a      	ldr	r2, [r3, #4]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004240:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	6859      	ldr	r1, [r3, #4]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	691b      	ldr	r3, [r3, #16]
 800424c:	021a      	lsls	r2, r3, #8
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	430a      	orrs	r2, r1
 8004254:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	685a      	ldr	r2, [r3, #4]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004264:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	6859      	ldr	r1, [r3, #4]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	689a      	ldr	r2, [r3, #8]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	430a      	orrs	r2, r1
 8004276:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	689a      	ldr	r2, [r3, #8]
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004286:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	6899      	ldr	r1, [r3, #8]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	68da      	ldr	r2, [r3, #12]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	430a      	orrs	r2, r1
 8004298:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800429e:	4a58      	ldr	r2, [pc, #352]	; (8004400 <ADC_Init+0x1f4>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d022      	beq.n	80042ea <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	689a      	ldr	r2, [r3, #8]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80042b2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	6899      	ldr	r1, [r3, #8]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	430a      	orrs	r2, r1
 80042c4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	689a      	ldr	r2, [r3, #8]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80042d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	6899      	ldr	r1, [r3, #8]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	430a      	orrs	r2, r1
 80042e6:	609a      	str	r2, [r3, #8]
 80042e8:	e00f      	b.n	800430a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	689a      	ldr	r2, [r3, #8]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80042f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	689a      	ldr	r2, [r3, #8]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004308:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	689a      	ldr	r2, [r3, #8]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f022 0202 	bic.w	r2, r2, #2
 8004318:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	6899      	ldr	r1, [r3, #8]
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	7e1b      	ldrb	r3, [r3, #24]
 8004324:	005a      	lsls	r2, r3, #1
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	430a      	orrs	r2, r1
 800432c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d01b      	beq.n	8004370 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	685a      	ldr	r2, [r3, #4]
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004346:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	685a      	ldr	r2, [r3, #4]
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004356:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	6859      	ldr	r1, [r3, #4]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004362:	3b01      	subs	r3, #1
 8004364:	035a      	lsls	r2, r3, #13
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	430a      	orrs	r2, r1
 800436c:	605a      	str	r2, [r3, #4]
 800436e:	e007      	b.n	8004380 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	685a      	ldr	r2, [r3, #4]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800437e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800438e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	69db      	ldr	r3, [r3, #28]
 800439a:	3b01      	subs	r3, #1
 800439c:	051a      	lsls	r2, r3, #20
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	430a      	orrs	r2, r1
 80043a4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	689a      	ldr	r2, [r3, #8]
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80043b4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	6899      	ldr	r1, [r3, #8]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80043c2:	025a      	lsls	r2, r3, #9
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	430a      	orrs	r2, r1
 80043ca:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	689a      	ldr	r2, [r3, #8]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043da:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	6899      	ldr	r1, [r3, #8]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	695b      	ldr	r3, [r3, #20]
 80043e6:	029a      	lsls	r2, r3, #10
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	430a      	orrs	r2, r1
 80043ee:	609a      	str	r2, [r3, #8]
}
 80043f0:	bf00      	nop
 80043f2:	3714      	adds	r7, #20
 80043f4:	46bd      	mov	sp, r7
 80043f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fa:	4770      	bx	lr
 80043fc:	40012300 	.word	0x40012300
 8004400:	0f000001 	.word	0x0f000001

08004404 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b084      	sub	sp, #16
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004410:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004416:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800441a:	2b00      	cmp	r3, #0
 800441c:	d13c      	bne.n	8004498 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004422:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	689b      	ldr	r3, [r3, #8]
 8004430:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004434:	2b00      	cmp	r3, #0
 8004436:	d12b      	bne.n	8004490 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800443c:	2b00      	cmp	r3, #0
 800443e:	d127      	bne.n	8004490 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004446:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800444a:	2b00      	cmp	r3, #0
 800444c:	d006      	beq.n	800445c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	689b      	ldr	r3, [r3, #8]
 8004454:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004458:	2b00      	cmp	r3, #0
 800445a:	d119      	bne.n	8004490 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	685a      	ldr	r2, [r3, #4]
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f022 0220 	bic.w	r2, r2, #32
 800446a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004470:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800447c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004480:	2b00      	cmp	r3, #0
 8004482:	d105      	bne.n	8004490 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004488:	f043 0201 	orr.w	r2, r3, #1
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004490:	68f8      	ldr	r0, [r7, #12]
 8004492:	f7ff fd7b 	bl	8003f8c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004496:	e00e      	b.n	80044b6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800449c:	f003 0310 	and.w	r3, r3, #16
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d003      	beq.n	80044ac <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80044a4:	68f8      	ldr	r0, [r7, #12]
 80044a6:	f7ff fd85 	bl	8003fb4 <HAL_ADC_ErrorCallback>
}
 80044aa:	e004      	b.n	80044b6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044b2:	6878      	ldr	r0, [r7, #4]
 80044b4:	4798      	blx	r3
}
 80044b6:	bf00      	nop
 80044b8:	3710      	adds	r7, #16
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}

080044be <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80044be:	b580      	push	{r7, lr}
 80044c0:	b084      	sub	sp, #16
 80044c2:	af00      	add	r7, sp, #0
 80044c4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044ca:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80044cc:	68f8      	ldr	r0, [r7, #12]
 80044ce:	f7ff fd67 	bl	8003fa0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80044d2:	bf00      	nop
 80044d4:	3710      	adds	r7, #16
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}

080044da <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80044da:	b580      	push	{r7, lr}
 80044dc:	b084      	sub	sp, #16
 80044de:	af00      	add	r7, sp, #0
 80044e0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044e6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	2240      	movs	r2, #64	; 0x40
 80044ec:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044f2:	f043 0204 	orr.w	r2, r3, #4
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80044fa:	68f8      	ldr	r0, [r7, #12]
 80044fc:	f7ff fd5a 	bl	8003fb4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004500:	bf00      	nop
 8004502:	3710      	adds	r7, #16
 8004504:	46bd      	mov	sp, r7
 8004506:	bd80      	pop	{r7, pc}

08004508 <__NVIC_SetPriorityGrouping>:
{
 8004508:	b480      	push	{r7}
 800450a:	b085      	sub	sp, #20
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	f003 0307 	and.w	r3, r3, #7
 8004516:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004518:	4b0c      	ldr	r3, [pc, #48]	; (800454c <__NVIC_SetPriorityGrouping+0x44>)
 800451a:	68db      	ldr	r3, [r3, #12]
 800451c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800451e:	68ba      	ldr	r2, [r7, #8]
 8004520:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004524:	4013      	ands	r3, r2
 8004526:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004530:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004534:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004538:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800453a:	4a04      	ldr	r2, [pc, #16]	; (800454c <__NVIC_SetPriorityGrouping+0x44>)
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	60d3      	str	r3, [r2, #12]
}
 8004540:	bf00      	nop
 8004542:	3714      	adds	r7, #20
 8004544:	46bd      	mov	sp, r7
 8004546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454a:	4770      	bx	lr
 800454c:	e000ed00 	.word	0xe000ed00

08004550 <__NVIC_GetPriorityGrouping>:
{
 8004550:	b480      	push	{r7}
 8004552:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004554:	4b04      	ldr	r3, [pc, #16]	; (8004568 <__NVIC_GetPriorityGrouping+0x18>)
 8004556:	68db      	ldr	r3, [r3, #12]
 8004558:	0a1b      	lsrs	r3, r3, #8
 800455a:	f003 0307 	and.w	r3, r3, #7
}
 800455e:	4618      	mov	r0, r3
 8004560:	46bd      	mov	sp, r7
 8004562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004566:	4770      	bx	lr
 8004568:	e000ed00 	.word	0xe000ed00

0800456c <__NVIC_EnableIRQ>:
{
 800456c:	b480      	push	{r7}
 800456e:	b083      	sub	sp, #12
 8004570:	af00      	add	r7, sp, #0
 8004572:	4603      	mov	r3, r0
 8004574:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004576:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800457a:	2b00      	cmp	r3, #0
 800457c:	db0b      	blt.n	8004596 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800457e:	79fb      	ldrb	r3, [r7, #7]
 8004580:	f003 021f 	and.w	r2, r3, #31
 8004584:	4907      	ldr	r1, [pc, #28]	; (80045a4 <__NVIC_EnableIRQ+0x38>)
 8004586:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800458a:	095b      	lsrs	r3, r3, #5
 800458c:	2001      	movs	r0, #1
 800458e:	fa00 f202 	lsl.w	r2, r0, r2
 8004592:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004596:	bf00      	nop
 8004598:	370c      	adds	r7, #12
 800459a:	46bd      	mov	sp, r7
 800459c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a0:	4770      	bx	lr
 80045a2:	bf00      	nop
 80045a4:	e000e100 	.word	0xe000e100

080045a8 <__NVIC_SetPriority>:
{
 80045a8:	b480      	push	{r7}
 80045aa:	b083      	sub	sp, #12
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	4603      	mov	r3, r0
 80045b0:	6039      	str	r1, [r7, #0]
 80045b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80045b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	db0a      	blt.n	80045d2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	b2da      	uxtb	r2, r3
 80045c0:	490c      	ldr	r1, [pc, #48]	; (80045f4 <__NVIC_SetPriority+0x4c>)
 80045c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045c6:	0112      	lsls	r2, r2, #4
 80045c8:	b2d2      	uxtb	r2, r2
 80045ca:	440b      	add	r3, r1
 80045cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80045d0:	e00a      	b.n	80045e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	b2da      	uxtb	r2, r3
 80045d6:	4908      	ldr	r1, [pc, #32]	; (80045f8 <__NVIC_SetPriority+0x50>)
 80045d8:	79fb      	ldrb	r3, [r7, #7]
 80045da:	f003 030f 	and.w	r3, r3, #15
 80045de:	3b04      	subs	r3, #4
 80045e0:	0112      	lsls	r2, r2, #4
 80045e2:	b2d2      	uxtb	r2, r2
 80045e4:	440b      	add	r3, r1
 80045e6:	761a      	strb	r2, [r3, #24]
}
 80045e8:	bf00      	nop
 80045ea:	370c      	adds	r7, #12
 80045ec:	46bd      	mov	sp, r7
 80045ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f2:	4770      	bx	lr
 80045f4:	e000e100 	.word	0xe000e100
 80045f8:	e000ed00 	.word	0xe000ed00

080045fc <NVIC_EncodePriority>:
{
 80045fc:	b480      	push	{r7}
 80045fe:	b089      	sub	sp, #36	; 0x24
 8004600:	af00      	add	r7, sp, #0
 8004602:	60f8      	str	r0, [r7, #12]
 8004604:	60b9      	str	r1, [r7, #8]
 8004606:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	f003 0307 	and.w	r3, r3, #7
 800460e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004610:	69fb      	ldr	r3, [r7, #28]
 8004612:	f1c3 0307 	rsb	r3, r3, #7
 8004616:	2b04      	cmp	r3, #4
 8004618:	bf28      	it	cs
 800461a:	2304      	movcs	r3, #4
 800461c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800461e:	69fb      	ldr	r3, [r7, #28]
 8004620:	3304      	adds	r3, #4
 8004622:	2b06      	cmp	r3, #6
 8004624:	d902      	bls.n	800462c <NVIC_EncodePriority+0x30>
 8004626:	69fb      	ldr	r3, [r7, #28]
 8004628:	3b03      	subs	r3, #3
 800462a:	e000      	b.n	800462e <NVIC_EncodePriority+0x32>
 800462c:	2300      	movs	r3, #0
 800462e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004630:	f04f 32ff 	mov.w	r2, #4294967295
 8004634:	69bb      	ldr	r3, [r7, #24]
 8004636:	fa02 f303 	lsl.w	r3, r2, r3
 800463a:	43da      	mvns	r2, r3
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	401a      	ands	r2, r3
 8004640:	697b      	ldr	r3, [r7, #20]
 8004642:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004644:	f04f 31ff 	mov.w	r1, #4294967295
 8004648:	697b      	ldr	r3, [r7, #20]
 800464a:	fa01 f303 	lsl.w	r3, r1, r3
 800464e:	43d9      	mvns	r1, r3
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004654:	4313      	orrs	r3, r2
}
 8004656:	4618      	mov	r0, r3
 8004658:	3724      	adds	r7, #36	; 0x24
 800465a:	46bd      	mov	sp, r7
 800465c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004660:	4770      	bx	lr
	...

08004664 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b082      	sub	sp, #8
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	3b01      	subs	r3, #1
 8004670:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004674:	d301      	bcc.n	800467a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004676:	2301      	movs	r3, #1
 8004678:	e00f      	b.n	800469a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800467a:	4a0a      	ldr	r2, [pc, #40]	; (80046a4 <SysTick_Config+0x40>)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	3b01      	subs	r3, #1
 8004680:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004682:	210f      	movs	r1, #15
 8004684:	f04f 30ff 	mov.w	r0, #4294967295
 8004688:	f7ff ff8e 	bl	80045a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800468c:	4b05      	ldr	r3, [pc, #20]	; (80046a4 <SysTick_Config+0x40>)
 800468e:	2200      	movs	r2, #0
 8004690:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004692:	4b04      	ldr	r3, [pc, #16]	; (80046a4 <SysTick_Config+0x40>)
 8004694:	2207      	movs	r2, #7
 8004696:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004698:	2300      	movs	r3, #0
}
 800469a:	4618      	mov	r0, r3
 800469c:	3708      	adds	r7, #8
 800469e:	46bd      	mov	sp, r7
 80046a0:	bd80      	pop	{r7, pc}
 80046a2:	bf00      	nop
 80046a4:	e000e010 	.word	0xe000e010

080046a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b082      	sub	sp, #8
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80046b0:	6878      	ldr	r0, [r7, #4]
 80046b2:	f7ff ff29 	bl	8004508 <__NVIC_SetPriorityGrouping>
}
 80046b6:	bf00      	nop
 80046b8:	3708      	adds	r7, #8
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}

080046be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80046be:	b580      	push	{r7, lr}
 80046c0:	b086      	sub	sp, #24
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	4603      	mov	r3, r0
 80046c6:	60b9      	str	r1, [r7, #8]
 80046c8:	607a      	str	r2, [r7, #4]
 80046ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80046cc:	2300      	movs	r3, #0
 80046ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80046d0:	f7ff ff3e 	bl	8004550 <__NVIC_GetPriorityGrouping>
 80046d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80046d6:	687a      	ldr	r2, [r7, #4]
 80046d8:	68b9      	ldr	r1, [r7, #8]
 80046da:	6978      	ldr	r0, [r7, #20]
 80046dc:	f7ff ff8e 	bl	80045fc <NVIC_EncodePriority>
 80046e0:	4602      	mov	r2, r0
 80046e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046e6:	4611      	mov	r1, r2
 80046e8:	4618      	mov	r0, r3
 80046ea:	f7ff ff5d 	bl	80045a8 <__NVIC_SetPriority>
}
 80046ee:	bf00      	nop
 80046f0:	3718      	adds	r7, #24
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bd80      	pop	{r7, pc}

080046f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046f6:	b580      	push	{r7, lr}
 80046f8:	b082      	sub	sp, #8
 80046fa:	af00      	add	r7, sp, #0
 80046fc:	4603      	mov	r3, r0
 80046fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004700:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004704:	4618      	mov	r0, r3
 8004706:	f7ff ff31 	bl	800456c <__NVIC_EnableIRQ>
}
 800470a:	bf00      	nop
 800470c:	3708      	adds	r7, #8
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}

08004712 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004712:	b580      	push	{r7, lr}
 8004714:	b082      	sub	sp, #8
 8004716:	af00      	add	r7, sp, #0
 8004718:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800471a:	6878      	ldr	r0, [r7, #4]
 800471c:	f7ff ffa2 	bl	8004664 <SysTick_Config>
 8004720:	4603      	mov	r3, r0
}
 8004722:	4618      	mov	r0, r3
 8004724:	3708      	adds	r7, #8
 8004726:	46bd      	mov	sp, r7
 8004728:	bd80      	pop	{r7, pc}
	...

0800472c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b086      	sub	sp, #24
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004734:	2300      	movs	r3, #0
 8004736:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004738:	f7ff faa4 	bl	8003c84 <HAL_GetTick>
 800473c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d101      	bne.n	8004748 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004744:	2301      	movs	r3, #1
 8004746:	e099      	b.n	800487c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2202      	movs	r2, #2
 800474c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2200      	movs	r2, #0
 8004754:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	681a      	ldr	r2, [r3, #0]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f022 0201 	bic.w	r2, r2, #1
 8004766:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004768:	e00f      	b.n	800478a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800476a:	f7ff fa8b 	bl	8003c84 <HAL_GetTick>
 800476e:	4602      	mov	r2, r0
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	1ad3      	subs	r3, r2, r3
 8004774:	2b05      	cmp	r3, #5
 8004776:	d908      	bls.n	800478a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2220      	movs	r2, #32
 800477c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2203      	movs	r2, #3
 8004782:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004786:	2303      	movs	r3, #3
 8004788:	e078      	b.n	800487c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f003 0301 	and.w	r3, r3, #1
 8004794:	2b00      	cmp	r3, #0
 8004796:	d1e8      	bne.n	800476a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80047a0:	697a      	ldr	r2, [r7, #20]
 80047a2:	4b38      	ldr	r3, [pc, #224]	; (8004884 <HAL_DMA_Init+0x158>)
 80047a4:	4013      	ands	r3, r2
 80047a6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	685a      	ldr	r2, [r3, #4]
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	689b      	ldr	r3, [r3, #8]
 80047b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80047b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	691b      	ldr	r3, [r3, #16]
 80047bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	699b      	ldr	r3, [r3, #24]
 80047c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80047ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6a1b      	ldr	r3, [r3, #32]
 80047d4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80047d6:	697a      	ldr	r2, [r7, #20]
 80047d8:	4313      	orrs	r3, r2
 80047da:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047e0:	2b04      	cmp	r3, #4
 80047e2:	d107      	bne.n	80047f4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ec:	4313      	orrs	r3, r2
 80047ee:	697a      	ldr	r2, [r7, #20]
 80047f0:	4313      	orrs	r3, r2
 80047f2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	697a      	ldr	r2, [r7, #20]
 80047fa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	695b      	ldr	r3, [r3, #20]
 8004802:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	f023 0307 	bic.w	r3, r3, #7
 800480a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004810:	697a      	ldr	r2, [r7, #20]
 8004812:	4313      	orrs	r3, r2
 8004814:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800481a:	2b04      	cmp	r3, #4
 800481c:	d117      	bne.n	800484e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004822:	697a      	ldr	r2, [r7, #20]
 8004824:	4313      	orrs	r3, r2
 8004826:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800482c:	2b00      	cmp	r3, #0
 800482e:	d00e      	beq.n	800484e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004830:	6878      	ldr	r0, [r7, #4]
 8004832:	f000 fa6f 	bl	8004d14 <DMA_CheckFifoParam>
 8004836:	4603      	mov	r3, r0
 8004838:	2b00      	cmp	r3, #0
 800483a:	d008      	beq.n	800484e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2240      	movs	r2, #64	; 0x40
 8004840:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2201      	movs	r2, #1
 8004846:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800484a:	2301      	movs	r3, #1
 800484c:	e016      	b.n	800487c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	697a      	ldr	r2, [r7, #20]
 8004854:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004856:	6878      	ldr	r0, [r7, #4]
 8004858:	f000 fa26 	bl	8004ca8 <DMA_CalcBaseAndBitshift>
 800485c:	4603      	mov	r3, r0
 800485e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004864:	223f      	movs	r2, #63	; 0x3f
 8004866:	409a      	lsls	r2, r3
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2200      	movs	r2, #0
 8004870:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2201      	movs	r2, #1
 8004876:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800487a:	2300      	movs	r3, #0
}
 800487c:	4618      	mov	r0, r3
 800487e:	3718      	adds	r7, #24
 8004880:	46bd      	mov	sp, r7
 8004882:	bd80      	pop	{r7, pc}
 8004884:	f010803f 	.word	0xf010803f

08004888 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b086      	sub	sp, #24
 800488c:	af00      	add	r7, sp, #0
 800488e:	60f8      	str	r0, [r7, #12]
 8004890:	60b9      	str	r1, [r7, #8]
 8004892:	607a      	str	r2, [r7, #4]
 8004894:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004896:	2300      	movs	r3, #0
 8004898:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800489e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80048a6:	2b01      	cmp	r3, #1
 80048a8:	d101      	bne.n	80048ae <HAL_DMA_Start_IT+0x26>
 80048aa:	2302      	movs	r3, #2
 80048ac:	e040      	b.n	8004930 <HAL_DMA_Start_IT+0xa8>
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	2201      	movs	r2, #1
 80048b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	2b01      	cmp	r3, #1
 80048c0:	d12f      	bne.n	8004922 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2202      	movs	r2, #2
 80048c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	2200      	movs	r2, #0
 80048ce:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	687a      	ldr	r2, [r7, #4]
 80048d4:	68b9      	ldr	r1, [r7, #8]
 80048d6:	68f8      	ldr	r0, [r7, #12]
 80048d8:	f000 f9b8 	bl	8004c4c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048e0:	223f      	movs	r2, #63	; 0x3f
 80048e2:	409a      	lsls	r2, r3
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	681a      	ldr	r2, [r3, #0]
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f042 0216 	orr.w	r2, r2, #22
 80048f6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d007      	beq.n	8004910 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	681a      	ldr	r2, [r3, #0]
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f042 0208 	orr.w	r2, r2, #8
 800490e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f042 0201 	orr.w	r2, r2, #1
 800491e:	601a      	str	r2, [r3, #0]
 8004920:	e005      	b.n	800492e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2200      	movs	r2, #0
 8004926:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800492a:	2302      	movs	r3, #2
 800492c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800492e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004930:	4618      	mov	r0, r3
 8004932:	3718      	adds	r7, #24
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}

08004938 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b086      	sub	sp, #24
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004940:	2300      	movs	r3, #0
 8004942:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004944:	4b8e      	ldr	r3, [pc, #568]	; (8004b80 <HAL_DMA_IRQHandler+0x248>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a8e      	ldr	r2, [pc, #568]	; (8004b84 <HAL_DMA_IRQHandler+0x24c>)
 800494a:	fba2 2303 	umull	r2, r3, r2, r3
 800494e:	0a9b      	lsrs	r3, r3, #10
 8004950:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004956:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004958:	693b      	ldr	r3, [r7, #16]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004962:	2208      	movs	r2, #8
 8004964:	409a      	lsls	r2, r3
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	4013      	ands	r3, r2
 800496a:	2b00      	cmp	r3, #0
 800496c:	d01a      	beq.n	80049a4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f003 0304 	and.w	r3, r3, #4
 8004978:	2b00      	cmp	r3, #0
 800497a:	d013      	beq.n	80049a4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	681a      	ldr	r2, [r3, #0]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f022 0204 	bic.w	r2, r2, #4
 800498a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004990:	2208      	movs	r2, #8
 8004992:	409a      	lsls	r2, r3
 8004994:	693b      	ldr	r3, [r7, #16]
 8004996:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800499c:	f043 0201 	orr.w	r2, r3, #1
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049a8:	2201      	movs	r2, #1
 80049aa:	409a      	lsls	r2, r3
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	4013      	ands	r3, r2
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d012      	beq.n	80049da <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	695b      	ldr	r3, [r3, #20]
 80049ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d00b      	beq.n	80049da <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049c6:	2201      	movs	r2, #1
 80049c8:	409a      	lsls	r2, r3
 80049ca:	693b      	ldr	r3, [r7, #16]
 80049cc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049d2:	f043 0202 	orr.w	r2, r3, #2
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049de:	2204      	movs	r2, #4
 80049e0:	409a      	lsls	r2, r3
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	4013      	ands	r3, r2
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d012      	beq.n	8004a10 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f003 0302 	and.w	r3, r3, #2
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d00b      	beq.n	8004a10 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049fc:	2204      	movs	r2, #4
 80049fe:	409a      	lsls	r2, r3
 8004a00:	693b      	ldr	r3, [r7, #16]
 8004a02:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a08:	f043 0204 	orr.w	r2, r3, #4
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a14:	2210      	movs	r2, #16
 8004a16:	409a      	lsls	r2, r3
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	4013      	ands	r3, r2
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d043      	beq.n	8004aa8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f003 0308 	and.w	r3, r3, #8
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d03c      	beq.n	8004aa8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a32:	2210      	movs	r2, #16
 8004a34:	409a      	lsls	r2, r3
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d018      	beq.n	8004a7a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d108      	bne.n	8004a68 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d024      	beq.n	8004aa8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a62:	6878      	ldr	r0, [r7, #4]
 8004a64:	4798      	blx	r3
 8004a66:	e01f      	b.n	8004aa8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d01b      	beq.n	8004aa8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a74:	6878      	ldr	r0, [r7, #4]
 8004a76:	4798      	blx	r3
 8004a78:	e016      	b.n	8004aa8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d107      	bne.n	8004a98 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	681a      	ldr	r2, [r3, #0]
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f022 0208 	bic.w	r2, r2, #8
 8004a96:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d003      	beq.n	8004aa8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aa4:	6878      	ldr	r0, [r7, #4]
 8004aa6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004aac:	2220      	movs	r2, #32
 8004aae:	409a      	lsls	r2, r3
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	4013      	ands	r3, r2
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	f000 808f 	beq.w	8004bd8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f003 0310 	and.w	r3, r3, #16
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	f000 8087 	beq.w	8004bd8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ace:	2220      	movs	r2, #32
 8004ad0:	409a      	lsls	r2, r3
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004adc:	b2db      	uxtb	r3, r3
 8004ade:	2b05      	cmp	r3, #5
 8004ae0:	d136      	bne.n	8004b50 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	681a      	ldr	r2, [r3, #0]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f022 0216 	bic.w	r2, r2, #22
 8004af0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	695a      	ldr	r2, [r3, #20]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004b00:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d103      	bne.n	8004b12 <HAL_DMA_IRQHandler+0x1da>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d007      	beq.n	8004b22 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	681a      	ldr	r2, [r3, #0]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f022 0208 	bic.w	r2, r2, #8
 8004b20:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b26:	223f      	movs	r2, #63	; 0x3f
 8004b28:	409a      	lsls	r2, r3
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2201      	movs	r2, #1
 8004b32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d07e      	beq.n	8004c44 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	4798      	blx	r3
        }
        return;
 8004b4e:	e079      	b.n	8004c44 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d01d      	beq.n	8004b9a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d10d      	bne.n	8004b88 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d031      	beq.n	8004bd8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	4798      	blx	r3
 8004b7c:	e02c      	b.n	8004bd8 <HAL_DMA_IRQHandler+0x2a0>
 8004b7e:	bf00      	nop
 8004b80:	20000000 	.word	0x20000000
 8004b84:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d023      	beq.n	8004bd8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b94:	6878      	ldr	r0, [r7, #4]
 8004b96:	4798      	blx	r3
 8004b98:	e01e      	b.n	8004bd8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d10f      	bne.n	8004bc8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	681a      	ldr	r2, [r3, #0]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f022 0210 	bic.w	r2, r2, #16
 8004bb6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2201      	movs	r2, #1
 8004bbc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d003      	beq.n	8004bd8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bd4:	6878      	ldr	r0, [r7, #4]
 8004bd6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d032      	beq.n	8004c46 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004be4:	f003 0301 	and.w	r3, r3, #1
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d022      	beq.n	8004c32 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2205      	movs	r2, #5
 8004bf0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	681a      	ldr	r2, [r3, #0]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f022 0201 	bic.w	r2, r2, #1
 8004c02:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	3301      	adds	r3, #1
 8004c08:	60bb      	str	r3, [r7, #8]
 8004c0a:	697a      	ldr	r2, [r7, #20]
 8004c0c:	429a      	cmp	r2, r3
 8004c0e:	d307      	bcc.n	8004c20 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f003 0301 	and.w	r3, r3, #1
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d1f2      	bne.n	8004c04 <HAL_DMA_IRQHandler+0x2cc>
 8004c1e:	e000      	b.n	8004c22 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004c20:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2201      	movs	r2, #1
 8004c26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d005      	beq.n	8004c46 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c3e:	6878      	ldr	r0, [r7, #4]
 8004c40:	4798      	blx	r3
 8004c42:	e000      	b.n	8004c46 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004c44:	bf00      	nop
    }
  }
}
 8004c46:	3718      	adds	r7, #24
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	bd80      	pop	{r7, pc}

08004c4c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b085      	sub	sp, #20
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	60f8      	str	r0, [r7, #12]
 8004c54:	60b9      	str	r1, [r7, #8]
 8004c56:	607a      	str	r2, [r7, #4]
 8004c58:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	681a      	ldr	r2, [r3, #0]
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004c68:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	683a      	ldr	r2, [r7, #0]
 8004c70:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	2b40      	cmp	r3, #64	; 0x40
 8004c78:	d108      	bne.n	8004c8c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	687a      	ldr	r2, [r7, #4]
 8004c80:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	68ba      	ldr	r2, [r7, #8]
 8004c88:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004c8a:	e007      	b.n	8004c9c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	68ba      	ldr	r2, [r7, #8]
 8004c92:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	687a      	ldr	r2, [r7, #4]
 8004c9a:	60da      	str	r2, [r3, #12]
}
 8004c9c:	bf00      	nop
 8004c9e:	3714      	adds	r7, #20
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca6:	4770      	bx	lr

08004ca8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b085      	sub	sp, #20
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	b2db      	uxtb	r3, r3
 8004cb6:	3b10      	subs	r3, #16
 8004cb8:	4a14      	ldr	r2, [pc, #80]	; (8004d0c <DMA_CalcBaseAndBitshift+0x64>)
 8004cba:	fba2 2303 	umull	r2, r3, r2, r3
 8004cbe:	091b      	lsrs	r3, r3, #4
 8004cc0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004cc2:	4a13      	ldr	r2, [pc, #76]	; (8004d10 <DMA_CalcBaseAndBitshift+0x68>)
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	4413      	add	r3, r2
 8004cc8:	781b      	ldrb	r3, [r3, #0]
 8004cca:	461a      	mov	r2, r3
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	2b03      	cmp	r3, #3
 8004cd4:	d909      	bls.n	8004cea <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004cde:	f023 0303 	bic.w	r3, r3, #3
 8004ce2:	1d1a      	adds	r2, r3, #4
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	659a      	str	r2, [r3, #88]	; 0x58
 8004ce8:	e007      	b.n	8004cfa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004cf2:	f023 0303 	bic.w	r3, r3, #3
 8004cf6:	687a      	ldr	r2, [r7, #4]
 8004cf8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004cfe:	4618      	mov	r0, r3
 8004d00:	3714      	adds	r7, #20
 8004d02:	46bd      	mov	sp, r7
 8004d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d08:	4770      	bx	lr
 8004d0a:	bf00      	nop
 8004d0c:	aaaaaaab 	.word	0xaaaaaaab
 8004d10:	08009e84 	.word	0x08009e84

08004d14 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004d14:	b480      	push	{r7}
 8004d16:	b085      	sub	sp, #20
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d24:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	699b      	ldr	r3, [r3, #24]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d11f      	bne.n	8004d6e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	2b03      	cmp	r3, #3
 8004d32:	d856      	bhi.n	8004de2 <DMA_CheckFifoParam+0xce>
 8004d34:	a201      	add	r2, pc, #4	; (adr r2, 8004d3c <DMA_CheckFifoParam+0x28>)
 8004d36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d3a:	bf00      	nop
 8004d3c:	08004d4d 	.word	0x08004d4d
 8004d40:	08004d5f 	.word	0x08004d5f
 8004d44:	08004d4d 	.word	0x08004d4d
 8004d48:	08004de3 	.word	0x08004de3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d50:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d046      	beq.n	8004de6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d5c:	e043      	b.n	8004de6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d62:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004d66:	d140      	bne.n	8004dea <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d6c:	e03d      	b.n	8004dea <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	699b      	ldr	r3, [r3, #24]
 8004d72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d76:	d121      	bne.n	8004dbc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	2b03      	cmp	r3, #3
 8004d7c:	d837      	bhi.n	8004dee <DMA_CheckFifoParam+0xda>
 8004d7e:	a201      	add	r2, pc, #4	; (adr r2, 8004d84 <DMA_CheckFifoParam+0x70>)
 8004d80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d84:	08004d95 	.word	0x08004d95
 8004d88:	08004d9b 	.word	0x08004d9b
 8004d8c:	08004d95 	.word	0x08004d95
 8004d90:	08004dad 	.word	0x08004dad
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004d94:	2301      	movs	r3, #1
 8004d96:	73fb      	strb	r3, [r7, #15]
      break;
 8004d98:	e030      	b.n	8004dfc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d9e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d025      	beq.n	8004df2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004da6:	2301      	movs	r3, #1
 8004da8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004daa:	e022      	b.n	8004df2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004db0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004db4:	d11f      	bne.n	8004df6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004db6:	2301      	movs	r3, #1
 8004db8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004dba:	e01c      	b.n	8004df6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004dbc:	68bb      	ldr	r3, [r7, #8]
 8004dbe:	2b02      	cmp	r3, #2
 8004dc0:	d903      	bls.n	8004dca <DMA_CheckFifoParam+0xb6>
 8004dc2:	68bb      	ldr	r3, [r7, #8]
 8004dc4:	2b03      	cmp	r3, #3
 8004dc6:	d003      	beq.n	8004dd0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004dc8:	e018      	b.n	8004dfc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004dca:	2301      	movs	r3, #1
 8004dcc:	73fb      	strb	r3, [r7, #15]
      break;
 8004dce:	e015      	b.n	8004dfc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dd4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d00e      	beq.n	8004dfa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004ddc:	2301      	movs	r3, #1
 8004dde:	73fb      	strb	r3, [r7, #15]
      break;
 8004de0:	e00b      	b.n	8004dfa <DMA_CheckFifoParam+0xe6>
      break;
 8004de2:	bf00      	nop
 8004de4:	e00a      	b.n	8004dfc <DMA_CheckFifoParam+0xe8>
      break;
 8004de6:	bf00      	nop
 8004de8:	e008      	b.n	8004dfc <DMA_CheckFifoParam+0xe8>
      break;
 8004dea:	bf00      	nop
 8004dec:	e006      	b.n	8004dfc <DMA_CheckFifoParam+0xe8>
      break;
 8004dee:	bf00      	nop
 8004df0:	e004      	b.n	8004dfc <DMA_CheckFifoParam+0xe8>
      break;
 8004df2:	bf00      	nop
 8004df4:	e002      	b.n	8004dfc <DMA_CheckFifoParam+0xe8>
      break;   
 8004df6:	bf00      	nop
 8004df8:	e000      	b.n	8004dfc <DMA_CheckFifoParam+0xe8>
      break;
 8004dfa:	bf00      	nop
    }
  } 
  
  return status; 
 8004dfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dfe:	4618      	mov	r0, r3
 8004e00:	3714      	adds	r7, #20
 8004e02:	46bd      	mov	sp, r7
 8004e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e08:	4770      	bx	lr
 8004e0a:	bf00      	nop

08004e0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b089      	sub	sp, #36	; 0x24
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
 8004e14:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004e16:	2300      	movs	r3, #0
 8004e18:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004e1e:	2300      	movs	r3, #0
 8004e20:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004e22:	2300      	movs	r3, #0
 8004e24:	61fb      	str	r3, [r7, #28]
 8004e26:	e16b      	b.n	8005100 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004e28:	2201      	movs	r2, #1
 8004e2a:	69fb      	ldr	r3, [r7, #28]
 8004e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e30:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	697a      	ldr	r2, [r7, #20]
 8004e38:	4013      	ands	r3, r2
 8004e3a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004e3c:	693a      	ldr	r2, [r7, #16]
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	429a      	cmp	r2, r3
 8004e42:	f040 815a 	bne.w	80050fa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	f003 0303 	and.w	r3, r3, #3
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	d005      	beq.n	8004e5e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004e5a:	2b02      	cmp	r3, #2
 8004e5c:	d130      	bne.n	8004ec0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004e64:	69fb      	ldr	r3, [r7, #28]
 8004e66:	005b      	lsls	r3, r3, #1
 8004e68:	2203      	movs	r2, #3
 8004e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e6e:	43db      	mvns	r3, r3
 8004e70:	69ba      	ldr	r2, [r7, #24]
 8004e72:	4013      	ands	r3, r2
 8004e74:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	68da      	ldr	r2, [r3, #12]
 8004e7a:	69fb      	ldr	r3, [r7, #28]
 8004e7c:	005b      	lsls	r3, r3, #1
 8004e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e82:	69ba      	ldr	r2, [r7, #24]
 8004e84:	4313      	orrs	r3, r2
 8004e86:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	69ba      	ldr	r2, [r7, #24]
 8004e8c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004e94:	2201      	movs	r2, #1
 8004e96:	69fb      	ldr	r3, [r7, #28]
 8004e98:	fa02 f303 	lsl.w	r3, r2, r3
 8004e9c:	43db      	mvns	r3, r3
 8004e9e:	69ba      	ldr	r2, [r7, #24]
 8004ea0:	4013      	ands	r3, r2
 8004ea2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	091b      	lsrs	r3, r3, #4
 8004eaa:	f003 0201 	and.w	r2, r3, #1
 8004eae:	69fb      	ldr	r3, [r7, #28]
 8004eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8004eb4:	69ba      	ldr	r2, [r7, #24]
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	69ba      	ldr	r2, [r7, #24]
 8004ebe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	f003 0303 	and.w	r3, r3, #3
 8004ec8:	2b03      	cmp	r3, #3
 8004eca:	d017      	beq.n	8004efc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	68db      	ldr	r3, [r3, #12]
 8004ed0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004ed2:	69fb      	ldr	r3, [r7, #28]
 8004ed4:	005b      	lsls	r3, r3, #1
 8004ed6:	2203      	movs	r2, #3
 8004ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8004edc:	43db      	mvns	r3, r3
 8004ede:	69ba      	ldr	r2, [r7, #24]
 8004ee0:	4013      	ands	r3, r2
 8004ee2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	689a      	ldr	r2, [r3, #8]
 8004ee8:	69fb      	ldr	r3, [r7, #28]
 8004eea:	005b      	lsls	r3, r3, #1
 8004eec:	fa02 f303 	lsl.w	r3, r2, r3
 8004ef0:	69ba      	ldr	r2, [r7, #24]
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	69ba      	ldr	r2, [r7, #24]
 8004efa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	685b      	ldr	r3, [r3, #4]
 8004f00:	f003 0303 	and.w	r3, r3, #3
 8004f04:	2b02      	cmp	r3, #2
 8004f06:	d123      	bne.n	8004f50 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004f08:	69fb      	ldr	r3, [r7, #28]
 8004f0a:	08da      	lsrs	r2, r3, #3
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	3208      	adds	r2, #8
 8004f10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f14:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004f16:	69fb      	ldr	r3, [r7, #28]
 8004f18:	f003 0307 	and.w	r3, r3, #7
 8004f1c:	009b      	lsls	r3, r3, #2
 8004f1e:	220f      	movs	r2, #15
 8004f20:	fa02 f303 	lsl.w	r3, r2, r3
 8004f24:	43db      	mvns	r3, r3
 8004f26:	69ba      	ldr	r2, [r7, #24]
 8004f28:	4013      	ands	r3, r2
 8004f2a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	691a      	ldr	r2, [r3, #16]
 8004f30:	69fb      	ldr	r3, [r7, #28]
 8004f32:	f003 0307 	and.w	r3, r3, #7
 8004f36:	009b      	lsls	r3, r3, #2
 8004f38:	fa02 f303 	lsl.w	r3, r2, r3
 8004f3c:	69ba      	ldr	r2, [r7, #24]
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004f42:	69fb      	ldr	r3, [r7, #28]
 8004f44:	08da      	lsrs	r2, r3, #3
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	3208      	adds	r2, #8
 8004f4a:	69b9      	ldr	r1, [r7, #24]
 8004f4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004f56:	69fb      	ldr	r3, [r7, #28]
 8004f58:	005b      	lsls	r3, r3, #1
 8004f5a:	2203      	movs	r2, #3
 8004f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f60:	43db      	mvns	r3, r3
 8004f62:	69ba      	ldr	r2, [r7, #24]
 8004f64:	4013      	ands	r3, r2
 8004f66:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	685b      	ldr	r3, [r3, #4]
 8004f6c:	f003 0203 	and.w	r2, r3, #3
 8004f70:	69fb      	ldr	r3, [r7, #28]
 8004f72:	005b      	lsls	r3, r3, #1
 8004f74:	fa02 f303 	lsl.w	r3, r2, r3
 8004f78:	69ba      	ldr	r2, [r7, #24]
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	69ba      	ldr	r2, [r7, #24]
 8004f82:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	f000 80b4 	beq.w	80050fa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f92:	2300      	movs	r3, #0
 8004f94:	60fb      	str	r3, [r7, #12]
 8004f96:	4b60      	ldr	r3, [pc, #384]	; (8005118 <HAL_GPIO_Init+0x30c>)
 8004f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f9a:	4a5f      	ldr	r2, [pc, #380]	; (8005118 <HAL_GPIO_Init+0x30c>)
 8004f9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004fa0:	6453      	str	r3, [r2, #68]	; 0x44
 8004fa2:	4b5d      	ldr	r3, [pc, #372]	; (8005118 <HAL_GPIO_Init+0x30c>)
 8004fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fa6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004faa:	60fb      	str	r3, [r7, #12]
 8004fac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004fae:	4a5b      	ldr	r2, [pc, #364]	; (800511c <HAL_GPIO_Init+0x310>)
 8004fb0:	69fb      	ldr	r3, [r7, #28]
 8004fb2:	089b      	lsrs	r3, r3, #2
 8004fb4:	3302      	adds	r3, #2
 8004fb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004fbc:	69fb      	ldr	r3, [r7, #28]
 8004fbe:	f003 0303 	and.w	r3, r3, #3
 8004fc2:	009b      	lsls	r3, r3, #2
 8004fc4:	220f      	movs	r2, #15
 8004fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8004fca:	43db      	mvns	r3, r3
 8004fcc:	69ba      	ldr	r2, [r7, #24]
 8004fce:	4013      	ands	r3, r2
 8004fd0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	4a52      	ldr	r2, [pc, #328]	; (8005120 <HAL_GPIO_Init+0x314>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d02b      	beq.n	8005032 <HAL_GPIO_Init+0x226>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	4a51      	ldr	r2, [pc, #324]	; (8005124 <HAL_GPIO_Init+0x318>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d025      	beq.n	800502e <HAL_GPIO_Init+0x222>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	4a50      	ldr	r2, [pc, #320]	; (8005128 <HAL_GPIO_Init+0x31c>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d01f      	beq.n	800502a <HAL_GPIO_Init+0x21e>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	4a4f      	ldr	r2, [pc, #316]	; (800512c <HAL_GPIO_Init+0x320>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d019      	beq.n	8005026 <HAL_GPIO_Init+0x21a>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	4a4e      	ldr	r2, [pc, #312]	; (8005130 <HAL_GPIO_Init+0x324>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d013      	beq.n	8005022 <HAL_GPIO_Init+0x216>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	4a4d      	ldr	r2, [pc, #308]	; (8005134 <HAL_GPIO_Init+0x328>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d00d      	beq.n	800501e <HAL_GPIO_Init+0x212>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	4a4c      	ldr	r2, [pc, #304]	; (8005138 <HAL_GPIO_Init+0x32c>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d007      	beq.n	800501a <HAL_GPIO_Init+0x20e>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	4a4b      	ldr	r2, [pc, #300]	; (800513c <HAL_GPIO_Init+0x330>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d101      	bne.n	8005016 <HAL_GPIO_Init+0x20a>
 8005012:	2307      	movs	r3, #7
 8005014:	e00e      	b.n	8005034 <HAL_GPIO_Init+0x228>
 8005016:	2308      	movs	r3, #8
 8005018:	e00c      	b.n	8005034 <HAL_GPIO_Init+0x228>
 800501a:	2306      	movs	r3, #6
 800501c:	e00a      	b.n	8005034 <HAL_GPIO_Init+0x228>
 800501e:	2305      	movs	r3, #5
 8005020:	e008      	b.n	8005034 <HAL_GPIO_Init+0x228>
 8005022:	2304      	movs	r3, #4
 8005024:	e006      	b.n	8005034 <HAL_GPIO_Init+0x228>
 8005026:	2303      	movs	r3, #3
 8005028:	e004      	b.n	8005034 <HAL_GPIO_Init+0x228>
 800502a:	2302      	movs	r3, #2
 800502c:	e002      	b.n	8005034 <HAL_GPIO_Init+0x228>
 800502e:	2301      	movs	r3, #1
 8005030:	e000      	b.n	8005034 <HAL_GPIO_Init+0x228>
 8005032:	2300      	movs	r3, #0
 8005034:	69fa      	ldr	r2, [r7, #28]
 8005036:	f002 0203 	and.w	r2, r2, #3
 800503a:	0092      	lsls	r2, r2, #2
 800503c:	4093      	lsls	r3, r2
 800503e:	69ba      	ldr	r2, [r7, #24]
 8005040:	4313      	orrs	r3, r2
 8005042:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005044:	4935      	ldr	r1, [pc, #212]	; (800511c <HAL_GPIO_Init+0x310>)
 8005046:	69fb      	ldr	r3, [r7, #28]
 8005048:	089b      	lsrs	r3, r3, #2
 800504a:	3302      	adds	r3, #2
 800504c:	69ba      	ldr	r2, [r7, #24]
 800504e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005052:	4b3b      	ldr	r3, [pc, #236]	; (8005140 <HAL_GPIO_Init+0x334>)
 8005054:	689b      	ldr	r3, [r3, #8]
 8005056:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005058:	693b      	ldr	r3, [r7, #16]
 800505a:	43db      	mvns	r3, r3
 800505c:	69ba      	ldr	r2, [r7, #24]
 800505e:	4013      	ands	r3, r2
 8005060:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800506a:	2b00      	cmp	r3, #0
 800506c:	d003      	beq.n	8005076 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800506e:	69ba      	ldr	r2, [r7, #24]
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	4313      	orrs	r3, r2
 8005074:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005076:	4a32      	ldr	r2, [pc, #200]	; (8005140 <HAL_GPIO_Init+0x334>)
 8005078:	69bb      	ldr	r3, [r7, #24]
 800507a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800507c:	4b30      	ldr	r3, [pc, #192]	; (8005140 <HAL_GPIO_Init+0x334>)
 800507e:	68db      	ldr	r3, [r3, #12]
 8005080:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	43db      	mvns	r3, r3
 8005086:	69ba      	ldr	r2, [r7, #24]
 8005088:	4013      	ands	r3, r2
 800508a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005094:	2b00      	cmp	r3, #0
 8005096:	d003      	beq.n	80050a0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005098:	69ba      	ldr	r2, [r7, #24]
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	4313      	orrs	r3, r2
 800509e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80050a0:	4a27      	ldr	r2, [pc, #156]	; (8005140 <HAL_GPIO_Init+0x334>)
 80050a2:	69bb      	ldr	r3, [r7, #24]
 80050a4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80050a6:	4b26      	ldr	r3, [pc, #152]	; (8005140 <HAL_GPIO_Init+0x334>)
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	43db      	mvns	r3, r3
 80050b0:	69ba      	ldr	r2, [r7, #24]
 80050b2:	4013      	ands	r3, r2
 80050b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d003      	beq.n	80050ca <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80050c2:	69ba      	ldr	r2, [r7, #24]
 80050c4:	693b      	ldr	r3, [r7, #16]
 80050c6:	4313      	orrs	r3, r2
 80050c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80050ca:	4a1d      	ldr	r2, [pc, #116]	; (8005140 <HAL_GPIO_Init+0x334>)
 80050cc:	69bb      	ldr	r3, [r7, #24]
 80050ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80050d0:	4b1b      	ldr	r3, [pc, #108]	; (8005140 <HAL_GPIO_Init+0x334>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	43db      	mvns	r3, r3
 80050da:	69ba      	ldr	r2, [r7, #24]
 80050dc:	4013      	ands	r3, r2
 80050de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d003      	beq.n	80050f4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80050ec:	69ba      	ldr	r2, [r7, #24]
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	4313      	orrs	r3, r2
 80050f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80050f4:	4a12      	ldr	r2, [pc, #72]	; (8005140 <HAL_GPIO_Init+0x334>)
 80050f6:	69bb      	ldr	r3, [r7, #24]
 80050f8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80050fa:	69fb      	ldr	r3, [r7, #28]
 80050fc:	3301      	adds	r3, #1
 80050fe:	61fb      	str	r3, [r7, #28]
 8005100:	69fb      	ldr	r3, [r7, #28]
 8005102:	2b0f      	cmp	r3, #15
 8005104:	f67f ae90 	bls.w	8004e28 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005108:	bf00      	nop
 800510a:	bf00      	nop
 800510c:	3724      	adds	r7, #36	; 0x24
 800510e:	46bd      	mov	sp, r7
 8005110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005114:	4770      	bx	lr
 8005116:	bf00      	nop
 8005118:	40023800 	.word	0x40023800
 800511c:	40013800 	.word	0x40013800
 8005120:	40020000 	.word	0x40020000
 8005124:	40020400 	.word	0x40020400
 8005128:	40020800 	.word	0x40020800
 800512c:	40020c00 	.word	0x40020c00
 8005130:	40021000 	.word	0x40021000
 8005134:	40021400 	.word	0x40021400
 8005138:	40021800 	.word	0x40021800
 800513c:	40021c00 	.word	0x40021c00
 8005140:	40013c00 	.word	0x40013c00

08005144 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b084      	sub	sp, #16
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d101      	bne.n	8005156 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	e12b      	b.n	80053ae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800515c:	b2db      	uxtb	r3, r3
 800515e:	2b00      	cmp	r3, #0
 8005160:	d106      	bne.n	8005170 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2200      	movs	r2, #0
 8005166:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f7fd f9b4 	bl	80024d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2224      	movs	r2, #36	; 0x24
 8005174:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	681a      	ldr	r2, [r3, #0]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f022 0201 	bic.w	r2, r2, #1
 8005186:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	681a      	ldr	r2, [r3, #0]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005196:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	681a      	ldr	r2, [r3, #0]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80051a6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80051a8:	f000 fd80 	bl	8005cac <HAL_RCC_GetPCLK1Freq>
 80051ac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	685b      	ldr	r3, [r3, #4]
 80051b2:	4a81      	ldr	r2, [pc, #516]	; (80053b8 <HAL_I2C_Init+0x274>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d807      	bhi.n	80051c8 <HAL_I2C_Init+0x84>
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	4a80      	ldr	r2, [pc, #512]	; (80053bc <HAL_I2C_Init+0x278>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	bf94      	ite	ls
 80051c0:	2301      	movls	r3, #1
 80051c2:	2300      	movhi	r3, #0
 80051c4:	b2db      	uxtb	r3, r3
 80051c6:	e006      	b.n	80051d6 <HAL_I2C_Init+0x92>
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	4a7d      	ldr	r2, [pc, #500]	; (80053c0 <HAL_I2C_Init+0x27c>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	bf94      	ite	ls
 80051d0:	2301      	movls	r3, #1
 80051d2:	2300      	movhi	r3, #0
 80051d4:	b2db      	uxtb	r3, r3
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d001      	beq.n	80051de <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80051da:	2301      	movs	r3, #1
 80051dc:	e0e7      	b.n	80053ae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	4a78      	ldr	r2, [pc, #480]	; (80053c4 <HAL_I2C_Init+0x280>)
 80051e2:	fba2 2303 	umull	r2, r3, r2, r3
 80051e6:	0c9b      	lsrs	r3, r3, #18
 80051e8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	68ba      	ldr	r2, [r7, #8]
 80051fa:	430a      	orrs	r2, r1
 80051fc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	6a1b      	ldr	r3, [r3, #32]
 8005204:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	4a6a      	ldr	r2, [pc, #424]	; (80053b8 <HAL_I2C_Init+0x274>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d802      	bhi.n	8005218 <HAL_I2C_Init+0xd4>
 8005212:	68bb      	ldr	r3, [r7, #8]
 8005214:	3301      	adds	r3, #1
 8005216:	e009      	b.n	800522c <HAL_I2C_Init+0xe8>
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800521e:	fb02 f303 	mul.w	r3, r2, r3
 8005222:	4a69      	ldr	r2, [pc, #420]	; (80053c8 <HAL_I2C_Init+0x284>)
 8005224:	fba2 2303 	umull	r2, r3, r2, r3
 8005228:	099b      	lsrs	r3, r3, #6
 800522a:	3301      	adds	r3, #1
 800522c:	687a      	ldr	r2, [r7, #4]
 800522e:	6812      	ldr	r2, [r2, #0]
 8005230:	430b      	orrs	r3, r1
 8005232:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	69db      	ldr	r3, [r3, #28]
 800523a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800523e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	495c      	ldr	r1, [pc, #368]	; (80053b8 <HAL_I2C_Init+0x274>)
 8005248:	428b      	cmp	r3, r1
 800524a:	d819      	bhi.n	8005280 <HAL_I2C_Init+0x13c>
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	1e59      	subs	r1, r3, #1
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	005b      	lsls	r3, r3, #1
 8005256:	fbb1 f3f3 	udiv	r3, r1, r3
 800525a:	1c59      	adds	r1, r3, #1
 800525c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005260:	400b      	ands	r3, r1
 8005262:	2b00      	cmp	r3, #0
 8005264:	d00a      	beq.n	800527c <HAL_I2C_Init+0x138>
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	1e59      	subs	r1, r3, #1
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	005b      	lsls	r3, r3, #1
 8005270:	fbb1 f3f3 	udiv	r3, r1, r3
 8005274:	3301      	adds	r3, #1
 8005276:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800527a:	e051      	b.n	8005320 <HAL_I2C_Init+0x1dc>
 800527c:	2304      	movs	r3, #4
 800527e:	e04f      	b.n	8005320 <HAL_I2C_Init+0x1dc>
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	689b      	ldr	r3, [r3, #8]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d111      	bne.n	80052ac <HAL_I2C_Init+0x168>
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	1e58      	subs	r0, r3, #1
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6859      	ldr	r1, [r3, #4]
 8005290:	460b      	mov	r3, r1
 8005292:	005b      	lsls	r3, r3, #1
 8005294:	440b      	add	r3, r1
 8005296:	fbb0 f3f3 	udiv	r3, r0, r3
 800529a:	3301      	adds	r3, #1
 800529c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	bf0c      	ite	eq
 80052a4:	2301      	moveq	r3, #1
 80052a6:	2300      	movne	r3, #0
 80052a8:	b2db      	uxtb	r3, r3
 80052aa:	e012      	b.n	80052d2 <HAL_I2C_Init+0x18e>
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	1e58      	subs	r0, r3, #1
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6859      	ldr	r1, [r3, #4]
 80052b4:	460b      	mov	r3, r1
 80052b6:	009b      	lsls	r3, r3, #2
 80052b8:	440b      	add	r3, r1
 80052ba:	0099      	lsls	r1, r3, #2
 80052bc:	440b      	add	r3, r1
 80052be:	fbb0 f3f3 	udiv	r3, r0, r3
 80052c2:	3301      	adds	r3, #1
 80052c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	bf0c      	ite	eq
 80052cc:	2301      	moveq	r3, #1
 80052ce:	2300      	movne	r3, #0
 80052d0:	b2db      	uxtb	r3, r3
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d001      	beq.n	80052da <HAL_I2C_Init+0x196>
 80052d6:	2301      	movs	r3, #1
 80052d8:	e022      	b.n	8005320 <HAL_I2C_Init+0x1dc>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d10e      	bne.n	8005300 <HAL_I2C_Init+0x1bc>
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	1e58      	subs	r0, r3, #1
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6859      	ldr	r1, [r3, #4]
 80052ea:	460b      	mov	r3, r1
 80052ec:	005b      	lsls	r3, r3, #1
 80052ee:	440b      	add	r3, r1
 80052f0:	fbb0 f3f3 	udiv	r3, r0, r3
 80052f4:	3301      	adds	r3, #1
 80052f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80052fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80052fe:	e00f      	b.n	8005320 <HAL_I2C_Init+0x1dc>
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	1e58      	subs	r0, r3, #1
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6859      	ldr	r1, [r3, #4]
 8005308:	460b      	mov	r3, r1
 800530a:	009b      	lsls	r3, r3, #2
 800530c:	440b      	add	r3, r1
 800530e:	0099      	lsls	r1, r3, #2
 8005310:	440b      	add	r3, r1
 8005312:	fbb0 f3f3 	udiv	r3, r0, r3
 8005316:	3301      	adds	r3, #1
 8005318:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800531c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005320:	6879      	ldr	r1, [r7, #4]
 8005322:	6809      	ldr	r1, [r1, #0]
 8005324:	4313      	orrs	r3, r2
 8005326:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	69da      	ldr	r2, [r3, #28]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6a1b      	ldr	r3, [r3, #32]
 800533a:	431a      	orrs	r2, r3
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	430a      	orrs	r2, r1
 8005342:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	689b      	ldr	r3, [r3, #8]
 800534a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800534e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005352:	687a      	ldr	r2, [r7, #4]
 8005354:	6911      	ldr	r1, [r2, #16]
 8005356:	687a      	ldr	r2, [r7, #4]
 8005358:	68d2      	ldr	r2, [r2, #12]
 800535a:	4311      	orrs	r1, r2
 800535c:	687a      	ldr	r2, [r7, #4]
 800535e:	6812      	ldr	r2, [r2, #0]
 8005360:	430b      	orrs	r3, r1
 8005362:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	68db      	ldr	r3, [r3, #12]
 800536a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	695a      	ldr	r2, [r3, #20]
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	699b      	ldr	r3, [r3, #24]
 8005376:	431a      	orrs	r2, r3
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	430a      	orrs	r2, r1
 800537e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f042 0201 	orr.w	r2, r2, #1
 800538e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2200      	movs	r2, #0
 8005394:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2220      	movs	r2, #32
 800539a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2200      	movs	r2, #0
 80053a2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2200      	movs	r2, #0
 80053a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80053ac:	2300      	movs	r3, #0
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	3710      	adds	r7, #16
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}
 80053b6:	bf00      	nop
 80053b8:	000186a0 	.word	0x000186a0
 80053bc:	001e847f 	.word	0x001e847f
 80053c0:	003d08ff 	.word	0x003d08ff
 80053c4:	431bde83 	.word	0x431bde83
 80053c8:	10624dd3 	.word	0x10624dd3

080053cc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b086      	sub	sp, #24
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d101      	bne.n	80053de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80053da:	2301      	movs	r3, #1
 80053dc:	e267      	b.n	80058ae <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f003 0301 	and.w	r3, r3, #1
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d075      	beq.n	80054d6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80053ea:	4b88      	ldr	r3, [pc, #544]	; (800560c <HAL_RCC_OscConfig+0x240>)
 80053ec:	689b      	ldr	r3, [r3, #8]
 80053ee:	f003 030c 	and.w	r3, r3, #12
 80053f2:	2b04      	cmp	r3, #4
 80053f4:	d00c      	beq.n	8005410 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80053f6:	4b85      	ldr	r3, [pc, #532]	; (800560c <HAL_RCC_OscConfig+0x240>)
 80053f8:	689b      	ldr	r3, [r3, #8]
 80053fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80053fe:	2b08      	cmp	r3, #8
 8005400:	d112      	bne.n	8005428 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005402:	4b82      	ldr	r3, [pc, #520]	; (800560c <HAL_RCC_OscConfig+0x240>)
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800540a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800540e:	d10b      	bne.n	8005428 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005410:	4b7e      	ldr	r3, [pc, #504]	; (800560c <HAL_RCC_OscConfig+0x240>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005418:	2b00      	cmp	r3, #0
 800541a:	d05b      	beq.n	80054d4 <HAL_RCC_OscConfig+0x108>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d157      	bne.n	80054d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005424:	2301      	movs	r3, #1
 8005426:	e242      	b.n	80058ae <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005430:	d106      	bne.n	8005440 <HAL_RCC_OscConfig+0x74>
 8005432:	4b76      	ldr	r3, [pc, #472]	; (800560c <HAL_RCC_OscConfig+0x240>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4a75      	ldr	r2, [pc, #468]	; (800560c <HAL_RCC_OscConfig+0x240>)
 8005438:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800543c:	6013      	str	r3, [r2, #0]
 800543e:	e01d      	b.n	800547c <HAL_RCC_OscConfig+0xb0>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	685b      	ldr	r3, [r3, #4]
 8005444:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005448:	d10c      	bne.n	8005464 <HAL_RCC_OscConfig+0x98>
 800544a:	4b70      	ldr	r3, [pc, #448]	; (800560c <HAL_RCC_OscConfig+0x240>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	4a6f      	ldr	r2, [pc, #444]	; (800560c <HAL_RCC_OscConfig+0x240>)
 8005450:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005454:	6013      	str	r3, [r2, #0]
 8005456:	4b6d      	ldr	r3, [pc, #436]	; (800560c <HAL_RCC_OscConfig+0x240>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4a6c      	ldr	r2, [pc, #432]	; (800560c <HAL_RCC_OscConfig+0x240>)
 800545c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005460:	6013      	str	r3, [r2, #0]
 8005462:	e00b      	b.n	800547c <HAL_RCC_OscConfig+0xb0>
 8005464:	4b69      	ldr	r3, [pc, #420]	; (800560c <HAL_RCC_OscConfig+0x240>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a68      	ldr	r2, [pc, #416]	; (800560c <HAL_RCC_OscConfig+0x240>)
 800546a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800546e:	6013      	str	r3, [r2, #0]
 8005470:	4b66      	ldr	r3, [pc, #408]	; (800560c <HAL_RCC_OscConfig+0x240>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4a65      	ldr	r2, [pc, #404]	; (800560c <HAL_RCC_OscConfig+0x240>)
 8005476:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800547a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d013      	beq.n	80054ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005484:	f7fe fbfe 	bl	8003c84 <HAL_GetTick>
 8005488:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800548a:	e008      	b.n	800549e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800548c:	f7fe fbfa 	bl	8003c84 <HAL_GetTick>
 8005490:	4602      	mov	r2, r0
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	1ad3      	subs	r3, r2, r3
 8005496:	2b64      	cmp	r3, #100	; 0x64
 8005498:	d901      	bls.n	800549e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800549a:	2303      	movs	r3, #3
 800549c:	e207      	b.n	80058ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800549e:	4b5b      	ldr	r3, [pc, #364]	; (800560c <HAL_RCC_OscConfig+0x240>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d0f0      	beq.n	800548c <HAL_RCC_OscConfig+0xc0>
 80054aa:	e014      	b.n	80054d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054ac:	f7fe fbea 	bl	8003c84 <HAL_GetTick>
 80054b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80054b2:	e008      	b.n	80054c6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80054b4:	f7fe fbe6 	bl	8003c84 <HAL_GetTick>
 80054b8:	4602      	mov	r2, r0
 80054ba:	693b      	ldr	r3, [r7, #16]
 80054bc:	1ad3      	subs	r3, r2, r3
 80054be:	2b64      	cmp	r3, #100	; 0x64
 80054c0:	d901      	bls.n	80054c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80054c2:	2303      	movs	r3, #3
 80054c4:	e1f3      	b.n	80058ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80054c6:	4b51      	ldr	r3, [pc, #324]	; (800560c <HAL_RCC_OscConfig+0x240>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d1f0      	bne.n	80054b4 <HAL_RCC_OscConfig+0xe8>
 80054d2:	e000      	b.n	80054d6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f003 0302 	and.w	r3, r3, #2
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d063      	beq.n	80055aa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80054e2:	4b4a      	ldr	r3, [pc, #296]	; (800560c <HAL_RCC_OscConfig+0x240>)
 80054e4:	689b      	ldr	r3, [r3, #8]
 80054e6:	f003 030c 	and.w	r3, r3, #12
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d00b      	beq.n	8005506 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80054ee:	4b47      	ldr	r3, [pc, #284]	; (800560c <HAL_RCC_OscConfig+0x240>)
 80054f0:	689b      	ldr	r3, [r3, #8]
 80054f2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80054f6:	2b08      	cmp	r3, #8
 80054f8:	d11c      	bne.n	8005534 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80054fa:	4b44      	ldr	r3, [pc, #272]	; (800560c <HAL_RCC_OscConfig+0x240>)
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005502:	2b00      	cmp	r3, #0
 8005504:	d116      	bne.n	8005534 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005506:	4b41      	ldr	r3, [pc, #260]	; (800560c <HAL_RCC_OscConfig+0x240>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f003 0302 	and.w	r3, r3, #2
 800550e:	2b00      	cmp	r3, #0
 8005510:	d005      	beq.n	800551e <HAL_RCC_OscConfig+0x152>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	68db      	ldr	r3, [r3, #12]
 8005516:	2b01      	cmp	r3, #1
 8005518:	d001      	beq.n	800551e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	e1c7      	b.n	80058ae <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800551e:	4b3b      	ldr	r3, [pc, #236]	; (800560c <HAL_RCC_OscConfig+0x240>)
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	691b      	ldr	r3, [r3, #16]
 800552a:	00db      	lsls	r3, r3, #3
 800552c:	4937      	ldr	r1, [pc, #220]	; (800560c <HAL_RCC_OscConfig+0x240>)
 800552e:	4313      	orrs	r3, r2
 8005530:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005532:	e03a      	b.n	80055aa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	68db      	ldr	r3, [r3, #12]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d020      	beq.n	800557e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800553c:	4b34      	ldr	r3, [pc, #208]	; (8005610 <HAL_RCC_OscConfig+0x244>)
 800553e:	2201      	movs	r2, #1
 8005540:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005542:	f7fe fb9f 	bl	8003c84 <HAL_GetTick>
 8005546:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005548:	e008      	b.n	800555c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800554a:	f7fe fb9b 	bl	8003c84 <HAL_GetTick>
 800554e:	4602      	mov	r2, r0
 8005550:	693b      	ldr	r3, [r7, #16]
 8005552:	1ad3      	subs	r3, r2, r3
 8005554:	2b02      	cmp	r3, #2
 8005556:	d901      	bls.n	800555c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005558:	2303      	movs	r3, #3
 800555a:	e1a8      	b.n	80058ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800555c:	4b2b      	ldr	r3, [pc, #172]	; (800560c <HAL_RCC_OscConfig+0x240>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f003 0302 	and.w	r3, r3, #2
 8005564:	2b00      	cmp	r3, #0
 8005566:	d0f0      	beq.n	800554a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005568:	4b28      	ldr	r3, [pc, #160]	; (800560c <HAL_RCC_OscConfig+0x240>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	691b      	ldr	r3, [r3, #16]
 8005574:	00db      	lsls	r3, r3, #3
 8005576:	4925      	ldr	r1, [pc, #148]	; (800560c <HAL_RCC_OscConfig+0x240>)
 8005578:	4313      	orrs	r3, r2
 800557a:	600b      	str	r3, [r1, #0]
 800557c:	e015      	b.n	80055aa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800557e:	4b24      	ldr	r3, [pc, #144]	; (8005610 <HAL_RCC_OscConfig+0x244>)
 8005580:	2200      	movs	r2, #0
 8005582:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005584:	f7fe fb7e 	bl	8003c84 <HAL_GetTick>
 8005588:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800558a:	e008      	b.n	800559e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800558c:	f7fe fb7a 	bl	8003c84 <HAL_GetTick>
 8005590:	4602      	mov	r2, r0
 8005592:	693b      	ldr	r3, [r7, #16]
 8005594:	1ad3      	subs	r3, r2, r3
 8005596:	2b02      	cmp	r3, #2
 8005598:	d901      	bls.n	800559e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800559a:	2303      	movs	r3, #3
 800559c:	e187      	b.n	80058ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800559e:	4b1b      	ldr	r3, [pc, #108]	; (800560c <HAL_RCC_OscConfig+0x240>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f003 0302 	and.w	r3, r3, #2
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d1f0      	bne.n	800558c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f003 0308 	and.w	r3, r3, #8
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d036      	beq.n	8005624 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	695b      	ldr	r3, [r3, #20]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d016      	beq.n	80055ec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80055be:	4b15      	ldr	r3, [pc, #84]	; (8005614 <HAL_RCC_OscConfig+0x248>)
 80055c0:	2201      	movs	r2, #1
 80055c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055c4:	f7fe fb5e 	bl	8003c84 <HAL_GetTick>
 80055c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055ca:	e008      	b.n	80055de <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80055cc:	f7fe fb5a 	bl	8003c84 <HAL_GetTick>
 80055d0:	4602      	mov	r2, r0
 80055d2:	693b      	ldr	r3, [r7, #16]
 80055d4:	1ad3      	subs	r3, r2, r3
 80055d6:	2b02      	cmp	r3, #2
 80055d8:	d901      	bls.n	80055de <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80055da:	2303      	movs	r3, #3
 80055dc:	e167      	b.n	80058ae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055de:	4b0b      	ldr	r3, [pc, #44]	; (800560c <HAL_RCC_OscConfig+0x240>)
 80055e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055e2:	f003 0302 	and.w	r3, r3, #2
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d0f0      	beq.n	80055cc <HAL_RCC_OscConfig+0x200>
 80055ea:	e01b      	b.n	8005624 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80055ec:	4b09      	ldr	r3, [pc, #36]	; (8005614 <HAL_RCC_OscConfig+0x248>)
 80055ee:	2200      	movs	r2, #0
 80055f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055f2:	f7fe fb47 	bl	8003c84 <HAL_GetTick>
 80055f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80055f8:	e00e      	b.n	8005618 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80055fa:	f7fe fb43 	bl	8003c84 <HAL_GetTick>
 80055fe:	4602      	mov	r2, r0
 8005600:	693b      	ldr	r3, [r7, #16]
 8005602:	1ad3      	subs	r3, r2, r3
 8005604:	2b02      	cmp	r3, #2
 8005606:	d907      	bls.n	8005618 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005608:	2303      	movs	r3, #3
 800560a:	e150      	b.n	80058ae <HAL_RCC_OscConfig+0x4e2>
 800560c:	40023800 	.word	0x40023800
 8005610:	42470000 	.word	0x42470000
 8005614:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005618:	4b88      	ldr	r3, [pc, #544]	; (800583c <HAL_RCC_OscConfig+0x470>)
 800561a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800561c:	f003 0302 	and.w	r3, r3, #2
 8005620:	2b00      	cmp	r3, #0
 8005622:	d1ea      	bne.n	80055fa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f003 0304 	and.w	r3, r3, #4
 800562c:	2b00      	cmp	r3, #0
 800562e:	f000 8097 	beq.w	8005760 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005632:	2300      	movs	r3, #0
 8005634:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005636:	4b81      	ldr	r3, [pc, #516]	; (800583c <HAL_RCC_OscConfig+0x470>)
 8005638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800563a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800563e:	2b00      	cmp	r3, #0
 8005640:	d10f      	bne.n	8005662 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005642:	2300      	movs	r3, #0
 8005644:	60bb      	str	r3, [r7, #8]
 8005646:	4b7d      	ldr	r3, [pc, #500]	; (800583c <HAL_RCC_OscConfig+0x470>)
 8005648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800564a:	4a7c      	ldr	r2, [pc, #496]	; (800583c <HAL_RCC_OscConfig+0x470>)
 800564c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005650:	6413      	str	r3, [r2, #64]	; 0x40
 8005652:	4b7a      	ldr	r3, [pc, #488]	; (800583c <HAL_RCC_OscConfig+0x470>)
 8005654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005656:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800565a:	60bb      	str	r3, [r7, #8]
 800565c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800565e:	2301      	movs	r3, #1
 8005660:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005662:	4b77      	ldr	r3, [pc, #476]	; (8005840 <HAL_RCC_OscConfig+0x474>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800566a:	2b00      	cmp	r3, #0
 800566c:	d118      	bne.n	80056a0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800566e:	4b74      	ldr	r3, [pc, #464]	; (8005840 <HAL_RCC_OscConfig+0x474>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a73      	ldr	r2, [pc, #460]	; (8005840 <HAL_RCC_OscConfig+0x474>)
 8005674:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005678:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800567a:	f7fe fb03 	bl	8003c84 <HAL_GetTick>
 800567e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005680:	e008      	b.n	8005694 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005682:	f7fe faff 	bl	8003c84 <HAL_GetTick>
 8005686:	4602      	mov	r2, r0
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	1ad3      	subs	r3, r2, r3
 800568c:	2b02      	cmp	r3, #2
 800568e:	d901      	bls.n	8005694 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005690:	2303      	movs	r3, #3
 8005692:	e10c      	b.n	80058ae <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005694:	4b6a      	ldr	r3, [pc, #424]	; (8005840 <HAL_RCC_OscConfig+0x474>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800569c:	2b00      	cmp	r3, #0
 800569e:	d0f0      	beq.n	8005682 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	2b01      	cmp	r3, #1
 80056a6:	d106      	bne.n	80056b6 <HAL_RCC_OscConfig+0x2ea>
 80056a8:	4b64      	ldr	r3, [pc, #400]	; (800583c <HAL_RCC_OscConfig+0x470>)
 80056aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056ac:	4a63      	ldr	r2, [pc, #396]	; (800583c <HAL_RCC_OscConfig+0x470>)
 80056ae:	f043 0301 	orr.w	r3, r3, #1
 80056b2:	6713      	str	r3, [r2, #112]	; 0x70
 80056b4:	e01c      	b.n	80056f0 <HAL_RCC_OscConfig+0x324>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	689b      	ldr	r3, [r3, #8]
 80056ba:	2b05      	cmp	r3, #5
 80056bc:	d10c      	bne.n	80056d8 <HAL_RCC_OscConfig+0x30c>
 80056be:	4b5f      	ldr	r3, [pc, #380]	; (800583c <HAL_RCC_OscConfig+0x470>)
 80056c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056c2:	4a5e      	ldr	r2, [pc, #376]	; (800583c <HAL_RCC_OscConfig+0x470>)
 80056c4:	f043 0304 	orr.w	r3, r3, #4
 80056c8:	6713      	str	r3, [r2, #112]	; 0x70
 80056ca:	4b5c      	ldr	r3, [pc, #368]	; (800583c <HAL_RCC_OscConfig+0x470>)
 80056cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056ce:	4a5b      	ldr	r2, [pc, #364]	; (800583c <HAL_RCC_OscConfig+0x470>)
 80056d0:	f043 0301 	orr.w	r3, r3, #1
 80056d4:	6713      	str	r3, [r2, #112]	; 0x70
 80056d6:	e00b      	b.n	80056f0 <HAL_RCC_OscConfig+0x324>
 80056d8:	4b58      	ldr	r3, [pc, #352]	; (800583c <HAL_RCC_OscConfig+0x470>)
 80056da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056dc:	4a57      	ldr	r2, [pc, #348]	; (800583c <HAL_RCC_OscConfig+0x470>)
 80056de:	f023 0301 	bic.w	r3, r3, #1
 80056e2:	6713      	str	r3, [r2, #112]	; 0x70
 80056e4:	4b55      	ldr	r3, [pc, #340]	; (800583c <HAL_RCC_OscConfig+0x470>)
 80056e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056e8:	4a54      	ldr	r2, [pc, #336]	; (800583c <HAL_RCC_OscConfig+0x470>)
 80056ea:	f023 0304 	bic.w	r3, r3, #4
 80056ee:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d015      	beq.n	8005724 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056f8:	f7fe fac4 	bl	8003c84 <HAL_GetTick>
 80056fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056fe:	e00a      	b.n	8005716 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005700:	f7fe fac0 	bl	8003c84 <HAL_GetTick>
 8005704:	4602      	mov	r2, r0
 8005706:	693b      	ldr	r3, [r7, #16]
 8005708:	1ad3      	subs	r3, r2, r3
 800570a:	f241 3288 	movw	r2, #5000	; 0x1388
 800570e:	4293      	cmp	r3, r2
 8005710:	d901      	bls.n	8005716 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005712:	2303      	movs	r3, #3
 8005714:	e0cb      	b.n	80058ae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005716:	4b49      	ldr	r3, [pc, #292]	; (800583c <HAL_RCC_OscConfig+0x470>)
 8005718:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800571a:	f003 0302 	and.w	r3, r3, #2
 800571e:	2b00      	cmp	r3, #0
 8005720:	d0ee      	beq.n	8005700 <HAL_RCC_OscConfig+0x334>
 8005722:	e014      	b.n	800574e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005724:	f7fe faae 	bl	8003c84 <HAL_GetTick>
 8005728:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800572a:	e00a      	b.n	8005742 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800572c:	f7fe faaa 	bl	8003c84 <HAL_GetTick>
 8005730:	4602      	mov	r2, r0
 8005732:	693b      	ldr	r3, [r7, #16]
 8005734:	1ad3      	subs	r3, r2, r3
 8005736:	f241 3288 	movw	r2, #5000	; 0x1388
 800573a:	4293      	cmp	r3, r2
 800573c:	d901      	bls.n	8005742 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800573e:	2303      	movs	r3, #3
 8005740:	e0b5      	b.n	80058ae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005742:	4b3e      	ldr	r3, [pc, #248]	; (800583c <HAL_RCC_OscConfig+0x470>)
 8005744:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005746:	f003 0302 	and.w	r3, r3, #2
 800574a:	2b00      	cmp	r3, #0
 800574c:	d1ee      	bne.n	800572c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800574e:	7dfb      	ldrb	r3, [r7, #23]
 8005750:	2b01      	cmp	r3, #1
 8005752:	d105      	bne.n	8005760 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005754:	4b39      	ldr	r3, [pc, #228]	; (800583c <HAL_RCC_OscConfig+0x470>)
 8005756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005758:	4a38      	ldr	r2, [pc, #224]	; (800583c <HAL_RCC_OscConfig+0x470>)
 800575a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800575e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	699b      	ldr	r3, [r3, #24]
 8005764:	2b00      	cmp	r3, #0
 8005766:	f000 80a1 	beq.w	80058ac <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800576a:	4b34      	ldr	r3, [pc, #208]	; (800583c <HAL_RCC_OscConfig+0x470>)
 800576c:	689b      	ldr	r3, [r3, #8]
 800576e:	f003 030c 	and.w	r3, r3, #12
 8005772:	2b08      	cmp	r3, #8
 8005774:	d05c      	beq.n	8005830 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	699b      	ldr	r3, [r3, #24]
 800577a:	2b02      	cmp	r3, #2
 800577c:	d141      	bne.n	8005802 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800577e:	4b31      	ldr	r3, [pc, #196]	; (8005844 <HAL_RCC_OscConfig+0x478>)
 8005780:	2200      	movs	r2, #0
 8005782:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005784:	f7fe fa7e 	bl	8003c84 <HAL_GetTick>
 8005788:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800578a:	e008      	b.n	800579e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800578c:	f7fe fa7a 	bl	8003c84 <HAL_GetTick>
 8005790:	4602      	mov	r2, r0
 8005792:	693b      	ldr	r3, [r7, #16]
 8005794:	1ad3      	subs	r3, r2, r3
 8005796:	2b02      	cmp	r3, #2
 8005798:	d901      	bls.n	800579e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800579a:	2303      	movs	r3, #3
 800579c:	e087      	b.n	80058ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800579e:	4b27      	ldr	r3, [pc, #156]	; (800583c <HAL_RCC_OscConfig+0x470>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d1f0      	bne.n	800578c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	69da      	ldr	r2, [r3, #28]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6a1b      	ldr	r3, [r3, #32]
 80057b2:	431a      	orrs	r2, r3
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057b8:	019b      	lsls	r3, r3, #6
 80057ba:	431a      	orrs	r2, r3
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057c0:	085b      	lsrs	r3, r3, #1
 80057c2:	3b01      	subs	r3, #1
 80057c4:	041b      	lsls	r3, r3, #16
 80057c6:	431a      	orrs	r2, r3
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057cc:	061b      	lsls	r3, r3, #24
 80057ce:	491b      	ldr	r1, [pc, #108]	; (800583c <HAL_RCC_OscConfig+0x470>)
 80057d0:	4313      	orrs	r3, r2
 80057d2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80057d4:	4b1b      	ldr	r3, [pc, #108]	; (8005844 <HAL_RCC_OscConfig+0x478>)
 80057d6:	2201      	movs	r2, #1
 80057d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057da:	f7fe fa53 	bl	8003c84 <HAL_GetTick>
 80057de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057e0:	e008      	b.n	80057f4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057e2:	f7fe fa4f 	bl	8003c84 <HAL_GetTick>
 80057e6:	4602      	mov	r2, r0
 80057e8:	693b      	ldr	r3, [r7, #16]
 80057ea:	1ad3      	subs	r3, r2, r3
 80057ec:	2b02      	cmp	r3, #2
 80057ee:	d901      	bls.n	80057f4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80057f0:	2303      	movs	r3, #3
 80057f2:	e05c      	b.n	80058ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057f4:	4b11      	ldr	r3, [pc, #68]	; (800583c <HAL_RCC_OscConfig+0x470>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d0f0      	beq.n	80057e2 <HAL_RCC_OscConfig+0x416>
 8005800:	e054      	b.n	80058ac <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005802:	4b10      	ldr	r3, [pc, #64]	; (8005844 <HAL_RCC_OscConfig+0x478>)
 8005804:	2200      	movs	r2, #0
 8005806:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005808:	f7fe fa3c 	bl	8003c84 <HAL_GetTick>
 800580c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800580e:	e008      	b.n	8005822 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005810:	f7fe fa38 	bl	8003c84 <HAL_GetTick>
 8005814:	4602      	mov	r2, r0
 8005816:	693b      	ldr	r3, [r7, #16]
 8005818:	1ad3      	subs	r3, r2, r3
 800581a:	2b02      	cmp	r3, #2
 800581c:	d901      	bls.n	8005822 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800581e:	2303      	movs	r3, #3
 8005820:	e045      	b.n	80058ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005822:	4b06      	ldr	r3, [pc, #24]	; (800583c <HAL_RCC_OscConfig+0x470>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800582a:	2b00      	cmp	r3, #0
 800582c:	d1f0      	bne.n	8005810 <HAL_RCC_OscConfig+0x444>
 800582e:	e03d      	b.n	80058ac <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	699b      	ldr	r3, [r3, #24]
 8005834:	2b01      	cmp	r3, #1
 8005836:	d107      	bne.n	8005848 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005838:	2301      	movs	r3, #1
 800583a:	e038      	b.n	80058ae <HAL_RCC_OscConfig+0x4e2>
 800583c:	40023800 	.word	0x40023800
 8005840:	40007000 	.word	0x40007000
 8005844:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005848:	4b1b      	ldr	r3, [pc, #108]	; (80058b8 <HAL_RCC_OscConfig+0x4ec>)
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	699b      	ldr	r3, [r3, #24]
 8005852:	2b01      	cmp	r3, #1
 8005854:	d028      	beq.n	80058a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005860:	429a      	cmp	r2, r3
 8005862:	d121      	bne.n	80058a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800586e:	429a      	cmp	r2, r3
 8005870:	d11a      	bne.n	80058a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005872:	68fa      	ldr	r2, [r7, #12]
 8005874:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005878:	4013      	ands	r3, r2
 800587a:	687a      	ldr	r2, [r7, #4]
 800587c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800587e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005880:	4293      	cmp	r3, r2
 8005882:	d111      	bne.n	80058a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800588e:	085b      	lsrs	r3, r3, #1
 8005890:	3b01      	subs	r3, #1
 8005892:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005894:	429a      	cmp	r2, r3
 8005896:	d107      	bne.n	80058a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058a2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80058a4:	429a      	cmp	r2, r3
 80058a6:	d001      	beq.n	80058ac <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80058a8:	2301      	movs	r3, #1
 80058aa:	e000      	b.n	80058ae <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80058ac:	2300      	movs	r3, #0
}
 80058ae:	4618      	mov	r0, r3
 80058b0:	3718      	adds	r7, #24
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}
 80058b6:	bf00      	nop
 80058b8:	40023800 	.word	0x40023800

080058bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b084      	sub	sp, #16
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
 80058c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d101      	bne.n	80058d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80058cc:	2301      	movs	r3, #1
 80058ce:	e0cc      	b.n	8005a6a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80058d0:	4b68      	ldr	r3, [pc, #416]	; (8005a74 <HAL_RCC_ClockConfig+0x1b8>)
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f003 0307 	and.w	r3, r3, #7
 80058d8:	683a      	ldr	r2, [r7, #0]
 80058da:	429a      	cmp	r2, r3
 80058dc:	d90c      	bls.n	80058f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058de:	4b65      	ldr	r3, [pc, #404]	; (8005a74 <HAL_RCC_ClockConfig+0x1b8>)
 80058e0:	683a      	ldr	r2, [r7, #0]
 80058e2:	b2d2      	uxtb	r2, r2
 80058e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80058e6:	4b63      	ldr	r3, [pc, #396]	; (8005a74 <HAL_RCC_ClockConfig+0x1b8>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f003 0307 	and.w	r3, r3, #7
 80058ee:	683a      	ldr	r2, [r7, #0]
 80058f0:	429a      	cmp	r2, r3
 80058f2:	d001      	beq.n	80058f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80058f4:	2301      	movs	r3, #1
 80058f6:	e0b8      	b.n	8005a6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f003 0302 	and.w	r3, r3, #2
 8005900:	2b00      	cmp	r3, #0
 8005902:	d020      	beq.n	8005946 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f003 0304 	and.w	r3, r3, #4
 800590c:	2b00      	cmp	r3, #0
 800590e:	d005      	beq.n	800591c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005910:	4b59      	ldr	r3, [pc, #356]	; (8005a78 <HAL_RCC_ClockConfig+0x1bc>)
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	4a58      	ldr	r2, [pc, #352]	; (8005a78 <HAL_RCC_ClockConfig+0x1bc>)
 8005916:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800591a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f003 0308 	and.w	r3, r3, #8
 8005924:	2b00      	cmp	r3, #0
 8005926:	d005      	beq.n	8005934 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005928:	4b53      	ldr	r3, [pc, #332]	; (8005a78 <HAL_RCC_ClockConfig+0x1bc>)
 800592a:	689b      	ldr	r3, [r3, #8]
 800592c:	4a52      	ldr	r2, [pc, #328]	; (8005a78 <HAL_RCC_ClockConfig+0x1bc>)
 800592e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005932:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005934:	4b50      	ldr	r3, [pc, #320]	; (8005a78 <HAL_RCC_ClockConfig+0x1bc>)
 8005936:	689b      	ldr	r3, [r3, #8]
 8005938:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	689b      	ldr	r3, [r3, #8]
 8005940:	494d      	ldr	r1, [pc, #308]	; (8005a78 <HAL_RCC_ClockConfig+0x1bc>)
 8005942:	4313      	orrs	r3, r2
 8005944:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f003 0301 	and.w	r3, r3, #1
 800594e:	2b00      	cmp	r3, #0
 8005950:	d044      	beq.n	80059dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	685b      	ldr	r3, [r3, #4]
 8005956:	2b01      	cmp	r3, #1
 8005958:	d107      	bne.n	800596a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800595a:	4b47      	ldr	r3, [pc, #284]	; (8005a78 <HAL_RCC_ClockConfig+0x1bc>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005962:	2b00      	cmp	r3, #0
 8005964:	d119      	bne.n	800599a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	e07f      	b.n	8005a6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	685b      	ldr	r3, [r3, #4]
 800596e:	2b02      	cmp	r3, #2
 8005970:	d003      	beq.n	800597a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005976:	2b03      	cmp	r3, #3
 8005978:	d107      	bne.n	800598a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800597a:	4b3f      	ldr	r3, [pc, #252]	; (8005a78 <HAL_RCC_ClockConfig+0x1bc>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005982:	2b00      	cmp	r3, #0
 8005984:	d109      	bne.n	800599a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005986:	2301      	movs	r3, #1
 8005988:	e06f      	b.n	8005a6a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800598a:	4b3b      	ldr	r3, [pc, #236]	; (8005a78 <HAL_RCC_ClockConfig+0x1bc>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f003 0302 	and.w	r3, r3, #2
 8005992:	2b00      	cmp	r3, #0
 8005994:	d101      	bne.n	800599a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005996:	2301      	movs	r3, #1
 8005998:	e067      	b.n	8005a6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800599a:	4b37      	ldr	r3, [pc, #220]	; (8005a78 <HAL_RCC_ClockConfig+0x1bc>)
 800599c:	689b      	ldr	r3, [r3, #8]
 800599e:	f023 0203 	bic.w	r2, r3, #3
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	4934      	ldr	r1, [pc, #208]	; (8005a78 <HAL_RCC_ClockConfig+0x1bc>)
 80059a8:	4313      	orrs	r3, r2
 80059aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80059ac:	f7fe f96a 	bl	8003c84 <HAL_GetTick>
 80059b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059b2:	e00a      	b.n	80059ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059b4:	f7fe f966 	bl	8003c84 <HAL_GetTick>
 80059b8:	4602      	mov	r2, r0
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	1ad3      	subs	r3, r2, r3
 80059be:	f241 3288 	movw	r2, #5000	; 0x1388
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d901      	bls.n	80059ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80059c6:	2303      	movs	r3, #3
 80059c8:	e04f      	b.n	8005a6a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059ca:	4b2b      	ldr	r3, [pc, #172]	; (8005a78 <HAL_RCC_ClockConfig+0x1bc>)
 80059cc:	689b      	ldr	r3, [r3, #8]
 80059ce:	f003 020c 	and.w	r2, r3, #12
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	685b      	ldr	r3, [r3, #4]
 80059d6:	009b      	lsls	r3, r3, #2
 80059d8:	429a      	cmp	r2, r3
 80059da:	d1eb      	bne.n	80059b4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80059dc:	4b25      	ldr	r3, [pc, #148]	; (8005a74 <HAL_RCC_ClockConfig+0x1b8>)
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f003 0307 	and.w	r3, r3, #7
 80059e4:	683a      	ldr	r2, [r7, #0]
 80059e6:	429a      	cmp	r2, r3
 80059e8:	d20c      	bcs.n	8005a04 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059ea:	4b22      	ldr	r3, [pc, #136]	; (8005a74 <HAL_RCC_ClockConfig+0x1b8>)
 80059ec:	683a      	ldr	r2, [r7, #0]
 80059ee:	b2d2      	uxtb	r2, r2
 80059f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80059f2:	4b20      	ldr	r3, [pc, #128]	; (8005a74 <HAL_RCC_ClockConfig+0x1b8>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f003 0307 	and.w	r3, r3, #7
 80059fa:	683a      	ldr	r2, [r7, #0]
 80059fc:	429a      	cmp	r2, r3
 80059fe:	d001      	beq.n	8005a04 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005a00:	2301      	movs	r3, #1
 8005a02:	e032      	b.n	8005a6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f003 0304 	and.w	r3, r3, #4
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d008      	beq.n	8005a22 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a10:	4b19      	ldr	r3, [pc, #100]	; (8005a78 <HAL_RCC_ClockConfig+0x1bc>)
 8005a12:	689b      	ldr	r3, [r3, #8]
 8005a14:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	68db      	ldr	r3, [r3, #12]
 8005a1c:	4916      	ldr	r1, [pc, #88]	; (8005a78 <HAL_RCC_ClockConfig+0x1bc>)
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f003 0308 	and.w	r3, r3, #8
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d009      	beq.n	8005a42 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005a2e:	4b12      	ldr	r3, [pc, #72]	; (8005a78 <HAL_RCC_ClockConfig+0x1bc>)
 8005a30:	689b      	ldr	r3, [r3, #8]
 8005a32:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	691b      	ldr	r3, [r3, #16]
 8005a3a:	00db      	lsls	r3, r3, #3
 8005a3c:	490e      	ldr	r1, [pc, #56]	; (8005a78 <HAL_RCC_ClockConfig+0x1bc>)
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005a42:	f000 f821 	bl	8005a88 <HAL_RCC_GetSysClockFreq>
 8005a46:	4602      	mov	r2, r0
 8005a48:	4b0b      	ldr	r3, [pc, #44]	; (8005a78 <HAL_RCC_ClockConfig+0x1bc>)
 8005a4a:	689b      	ldr	r3, [r3, #8]
 8005a4c:	091b      	lsrs	r3, r3, #4
 8005a4e:	f003 030f 	and.w	r3, r3, #15
 8005a52:	490a      	ldr	r1, [pc, #40]	; (8005a7c <HAL_RCC_ClockConfig+0x1c0>)
 8005a54:	5ccb      	ldrb	r3, [r1, r3]
 8005a56:	fa22 f303 	lsr.w	r3, r2, r3
 8005a5a:	4a09      	ldr	r2, [pc, #36]	; (8005a80 <HAL_RCC_ClockConfig+0x1c4>)
 8005a5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005a5e:	4b09      	ldr	r3, [pc, #36]	; (8005a84 <HAL_RCC_ClockConfig+0x1c8>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	4618      	mov	r0, r3
 8005a64:	f7fe f8ca 	bl	8003bfc <HAL_InitTick>

  return HAL_OK;
 8005a68:	2300      	movs	r3, #0
}
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	3710      	adds	r7, #16
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	bd80      	pop	{r7, pc}
 8005a72:	bf00      	nop
 8005a74:	40023c00 	.word	0x40023c00
 8005a78:	40023800 	.word	0x40023800
 8005a7c:	08009e5c 	.word	0x08009e5c
 8005a80:	20000000 	.word	0x20000000
 8005a84:	20000004 	.word	0x20000004

08005a88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a8c:	b094      	sub	sp, #80	; 0x50
 8005a8e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005a90:	2300      	movs	r3, #0
 8005a92:	647b      	str	r3, [r7, #68]	; 0x44
 8005a94:	2300      	movs	r3, #0
 8005a96:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a98:	2300      	movs	r3, #0
 8005a9a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005aa0:	4b79      	ldr	r3, [pc, #484]	; (8005c88 <HAL_RCC_GetSysClockFreq+0x200>)
 8005aa2:	689b      	ldr	r3, [r3, #8]
 8005aa4:	f003 030c 	and.w	r3, r3, #12
 8005aa8:	2b08      	cmp	r3, #8
 8005aaa:	d00d      	beq.n	8005ac8 <HAL_RCC_GetSysClockFreq+0x40>
 8005aac:	2b08      	cmp	r3, #8
 8005aae:	f200 80e1 	bhi.w	8005c74 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d002      	beq.n	8005abc <HAL_RCC_GetSysClockFreq+0x34>
 8005ab6:	2b04      	cmp	r3, #4
 8005ab8:	d003      	beq.n	8005ac2 <HAL_RCC_GetSysClockFreq+0x3a>
 8005aba:	e0db      	b.n	8005c74 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005abc:	4b73      	ldr	r3, [pc, #460]	; (8005c8c <HAL_RCC_GetSysClockFreq+0x204>)
 8005abe:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005ac0:	e0db      	b.n	8005c7a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005ac2:	4b73      	ldr	r3, [pc, #460]	; (8005c90 <HAL_RCC_GetSysClockFreq+0x208>)
 8005ac4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005ac6:	e0d8      	b.n	8005c7a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005ac8:	4b6f      	ldr	r3, [pc, #444]	; (8005c88 <HAL_RCC_GetSysClockFreq+0x200>)
 8005aca:	685b      	ldr	r3, [r3, #4]
 8005acc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005ad0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005ad2:	4b6d      	ldr	r3, [pc, #436]	; (8005c88 <HAL_RCC_GetSysClockFreq+0x200>)
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d063      	beq.n	8005ba6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ade:	4b6a      	ldr	r3, [pc, #424]	; (8005c88 <HAL_RCC_GetSysClockFreq+0x200>)
 8005ae0:	685b      	ldr	r3, [r3, #4]
 8005ae2:	099b      	lsrs	r3, r3, #6
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	63bb      	str	r3, [r7, #56]	; 0x38
 8005ae8:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005aea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005aec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005af0:	633b      	str	r3, [r7, #48]	; 0x30
 8005af2:	2300      	movs	r3, #0
 8005af4:	637b      	str	r3, [r7, #52]	; 0x34
 8005af6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005afa:	4622      	mov	r2, r4
 8005afc:	462b      	mov	r3, r5
 8005afe:	f04f 0000 	mov.w	r0, #0
 8005b02:	f04f 0100 	mov.w	r1, #0
 8005b06:	0159      	lsls	r1, r3, #5
 8005b08:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005b0c:	0150      	lsls	r0, r2, #5
 8005b0e:	4602      	mov	r2, r0
 8005b10:	460b      	mov	r3, r1
 8005b12:	4621      	mov	r1, r4
 8005b14:	1a51      	subs	r1, r2, r1
 8005b16:	6139      	str	r1, [r7, #16]
 8005b18:	4629      	mov	r1, r5
 8005b1a:	eb63 0301 	sbc.w	r3, r3, r1
 8005b1e:	617b      	str	r3, [r7, #20]
 8005b20:	f04f 0200 	mov.w	r2, #0
 8005b24:	f04f 0300 	mov.w	r3, #0
 8005b28:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005b2c:	4659      	mov	r1, fp
 8005b2e:	018b      	lsls	r3, r1, #6
 8005b30:	4651      	mov	r1, sl
 8005b32:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005b36:	4651      	mov	r1, sl
 8005b38:	018a      	lsls	r2, r1, #6
 8005b3a:	4651      	mov	r1, sl
 8005b3c:	ebb2 0801 	subs.w	r8, r2, r1
 8005b40:	4659      	mov	r1, fp
 8005b42:	eb63 0901 	sbc.w	r9, r3, r1
 8005b46:	f04f 0200 	mov.w	r2, #0
 8005b4a:	f04f 0300 	mov.w	r3, #0
 8005b4e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b52:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b56:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b5a:	4690      	mov	r8, r2
 8005b5c:	4699      	mov	r9, r3
 8005b5e:	4623      	mov	r3, r4
 8005b60:	eb18 0303 	adds.w	r3, r8, r3
 8005b64:	60bb      	str	r3, [r7, #8]
 8005b66:	462b      	mov	r3, r5
 8005b68:	eb49 0303 	adc.w	r3, r9, r3
 8005b6c:	60fb      	str	r3, [r7, #12]
 8005b6e:	f04f 0200 	mov.w	r2, #0
 8005b72:	f04f 0300 	mov.w	r3, #0
 8005b76:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005b7a:	4629      	mov	r1, r5
 8005b7c:	024b      	lsls	r3, r1, #9
 8005b7e:	4621      	mov	r1, r4
 8005b80:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005b84:	4621      	mov	r1, r4
 8005b86:	024a      	lsls	r2, r1, #9
 8005b88:	4610      	mov	r0, r2
 8005b8a:	4619      	mov	r1, r3
 8005b8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005b8e:	2200      	movs	r2, #0
 8005b90:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b92:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005b94:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005b98:	f7fb f806 	bl	8000ba8 <__aeabi_uldivmod>
 8005b9c:	4602      	mov	r2, r0
 8005b9e:	460b      	mov	r3, r1
 8005ba0:	4613      	mov	r3, r2
 8005ba2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005ba4:	e058      	b.n	8005c58 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ba6:	4b38      	ldr	r3, [pc, #224]	; (8005c88 <HAL_RCC_GetSysClockFreq+0x200>)
 8005ba8:	685b      	ldr	r3, [r3, #4]
 8005baa:	099b      	lsrs	r3, r3, #6
 8005bac:	2200      	movs	r2, #0
 8005bae:	4618      	mov	r0, r3
 8005bb0:	4611      	mov	r1, r2
 8005bb2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005bb6:	623b      	str	r3, [r7, #32]
 8005bb8:	2300      	movs	r3, #0
 8005bba:	627b      	str	r3, [r7, #36]	; 0x24
 8005bbc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005bc0:	4642      	mov	r2, r8
 8005bc2:	464b      	mov	r3, r9
 8005bc4:	f04f 0000 	mov.w	r0, #0
 8005bc8:	f04f 0100 	mov.w	r1, #0
 8005bcc:	0159      	lsls	r1, r3, #5
 8005bce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005bd2:	0150      	lsls	r0, r2, #5
 8005bd4:	4602      	mov	r2, r0
 8005bd6:	460b      	mov	r3, r1
 8005bd8:	4641      	mov	r1, r8
 8005bda:	ebb2 0a01 	subs.w	sl, r2, r1
 8005bde:	4649      	mov	r1, r9
 8005be0:	eb63 0b01 	sbc.w	fp, r3, r1
 8005be4:	f04f 0200 	mov.w	r2, #0
 8005be8:	f04f 0300 	mov.w	r3, #0
 8005bec:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005bf0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005bf4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005bf8:	ebb2 040a 	subs.w	r4, r2, sl
 8005bfc:	eb63 050b 	sbc.w	r5, r3, fp
 8005c00:	f04f 0200 	mov.w	r2, #0
 8005c04:	f04f 0300 	mov.w	r3, #0
 8005c08:	00eb      	lsls	r3, r5, #3
 8005c0a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005c0e:	00e2      	lsls	r2, r4, #3
 8005c10:	4614      	mov	r4, r2
 8005c12:	461d      	mov	r5, r3
 8005c14:	4643      	mov	r3, r8
 8005c16:	18e3      	adds	r3, r4, r3
 8005c18:	603b      	str	r3, [r7, #0]
 8005c1a:	464b      	mov	r3, r9
 8005c1c:	eb45 0303 	adc.w	r3, r5, r3
 8005c20:	607b      	str	r3, [r7, #4]
 8005c22:	f04f 0200 	mov.w	r2, #0
 8005c26:	f04f 0300 	mov.w	r3, #0
 8005c2a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005c2e:	4629      	mov	r1, r5
 8005c30:	028b      	lsls	r3, r1, #10
 8005c32:	4621      	mov	r1, r4
 8005c34:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005c38:	4621      	mov	r1, r4
 8005c3a:	028a      	lsls	r2, r1, #10
 8005c3c:	4610      	mov	r0, r2
 8005c3e:	4619      	mov	r1, r3
 8005c40:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005c42:	2200      	movs	r2, #0
 8005c44:	61bb      	str	r3, [r7, #24]
 8005c46:	61fa      	str	r2, [r7, #28]
 8005c48:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005c4c:	f7fa ffac 	bl	8000ba8 <__aeabi_uldivmod>
 8005c50:	4602      	mov	r2, r0
 8005c52:	460b      	mov	r3, r1
 8005c54:	4613      	mov	r3, r2
 8005c56:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005c58:	4b0b      	ldr	r3, [pc, #44]	; (8005c88 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	0c1b      	lsrs	r3, r3, #16
 8005c5e:	f003 0303 	and.w	r3, r3, #3
 8005c62:	3301      	adds	r3, #1
 8005c64:	005b      	lsls	r3, r3, #1
 8005c66:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005c68:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005c6a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005c6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c70:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005c72:	e002      	b.n	8005c7a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005c74:	4b05      	ldr	r3, [pc, #20]	; (8005c8c <HAL_RCC_GetSysClockFreq+0x204>)
 8005c76:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005c78:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005c7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3750      	adds	r7, #80	; 0x50
 8005c80:	46bd      	mov	sp, r7
 8005c82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c86:	bf00      	nop
 8005c88:	40023800 	.word	0x40023800
 8005c8c:	00f42400 	.word	0x00f42400
 8005c90:	007a1200 	.word	0x007a1200

08005c94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c94:	b480      	push	{r7}
 8005c96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005c98:	4b03      	ldr	r3, [pc, #12]	; (8005ca8 <HAL_RCC_GetHCLKFreq+0x14>)
 8005c9a:	681b      	ldr	r3, [r3, #0]
}
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca4:	4770      	bx	lr
 8005ca6:	bf00      	nop
 8005ca8:	20000000 	.word	0x20000000

08005cac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005cb0:	f7ff fff0 	bl	8005c94 <HAL_RCC_GetHCLKFreq>
 8005cb4:	4602      	mov	r2, r0
 8005cb6:	4b05      	ldr	r3, [pc, #20]	; (8005ccc <HAL_RCC_GetPCLK1Freq+0x20>)
 8005cb8:	689b      	ldr	r3, [r3, #8]
 8005cba:	0a9b      	lsrs	r3, r3, #10
 8005cbc:	f003 0307 	and.w	r3, r3, #7
 8005cc0:	4903      	ldr	r1, [pc, #12]	; (8005cd0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005cc2:	5ccb      	ldrb	r3, [r1, r3]
 8005cc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005cc8:	4618      	mov	r0, r3
 8005cca:	bd80      	pop	{r7, pc}
 8005ccc:	40023800 	.word	0x40023800
 8005cd0:	08009e6c 	.word	0x08009e6c

08005cd4 <LL_GPIO_SetPinMode>:
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b089      	sub	sp, #36	; 0x24
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	60f8      	str	r0, [r7, #12]
 8005cdc:	60b9      	str	r1, [r7, #8]
 8005cde:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681a      	ldr	r2, [r3, #0]
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ce8:	697b      	ldr	r3, [r7, #20]
 8005cea:	fa93 f3a3 	rbit	r3, r3
 8005cee:	613b      	str	r3, [r7, #16]
  return result;
 8005cf0:	693b      	ldr	r3, [r7, #16]
 8005cf2:	fab3 f383 	clz	r3, r3
 8005cf6:	b2db      	uxtb	r3, r3
 8005cf8:	005b      	lsls	r3, r3, #1
 8005cfa:	2103      	movs	r1, #3
 8005cfc:	fa01 f303 	lsl.w	r3, r1, r3
 8005d00:	43db      	mvns	r3, r3
 8005d02:	401a      	ands	r2, r3
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d08:	69fb      	ldr	r3, [r7, #28]
 8005d0a:	fa93 f3a3 	rbit	r3, r3
 8005d0e:	61bb      	str	r3, [r7, #24]
  return result;
 8005d10:	69bb      	ldr	r3, [r7, #24]
 8005d12:	fab3 f383 	clz	r3, r3
 8005d16:	b2db      	uxtb	r3, r3
 8005d18:	005b      	lsls	r3, r3, #1
 8005d1a:	6879      	ldr	r1, [r7, #4]
 8005d1c:	fa01 f303 	lsl.w	r3, r1, r3
 8005d20:	431a      	orrs	r2, r3
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	601a      	str	r2, [r3, #0]
}
 8005d26:	bf00      	nop
 8005d28:	3724      	adds	r7, #36	; 0x24
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d30:	4770      	bx	lr

08005d32 <LL_GPIO_SetPinOutputType>:
{
 8005d32:	b480      	push	{r7}
 8005d34:	b085      	sub	sp, #20
 8005d36:	af00      	add	r7, sp, #0
 8005d38:	60f8      	str	r0, [r7, #12]
 8005d3a:	60b9      	str	r1, [r7, #8]
 8005d3c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	685a      	ldr	r2, [r3, #4]
 8005d42:	68bb      	ldr	r3, [r7, #8]
 8005d44:	43db      	mvns	r3, r3
 8005d46:	401a      	ands	r2, r3
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	6879      	ldr	r1, [r7, #4]
 8005d4c:	fb01 f303 	mul.w	r3, r1, r3
 8005d50:	431a      	orrs	r2, r3
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	605a      	str	r2, [r3, #4]
}
 8005d56:	bf00      	nop
 8005d58:	3714      	adds	r7, #20
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d60:	4770      	bx	lr

08005d62 <LL_GPIO_SetPinSpeed>:
{
 8005d62:	b480      	push	{r7}
 8005d64:	b089      	sub	sp, #36	; 0x24
 8005d66:	af00      	add	r7, sp, #0
 8005d68:	60f8      	str	r0, [r7, #12]
 8005d6a:	60b9      	str	r1, [r7, #8]
 8005d6c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	689a      	ldr	r2, [r3, #8]
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d76:	697b      	ldr	r3, [r7, #20]
 8005d78:	fa93 f3a3 	rbit	r3, r3
 8005d7c:	613b      	str	r3, [r7, #16]
  return result;
 8005d7e:	693b      	ldr	r3, [r7, #16]
 8005d80:	fab3 f383 	clz	r3, r3
 8005d84:	b2db      	uxtb	r3, r3
 8005d86:	005b      	lsls	r3, r3, #1
 8005d88:	2103      	movs	r1, #3
 8005d8a:	fa01 f303 	lsl.w	r3, r1, r3
 8005d8e:	43db      	mvns	r3, r3
 8005d90:	401a      	ands	r2, r3
 8005d92:	68bb      	ldr	r3, [r7, #8]
 8005d94:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d96:	69fb      	ldr	r3, [r7, #28]
 8005d98:	fa93 f3a3 	rbit	r3, r3
 8005d9c:	61bb      	str	r3, [r7, #24]
  return result;
 8005d9e:	69bb      	ldr	r3, [r7, #24]
 8005da0:	fab3 f383 	clz	r3, r3
 8005da4:	b2db      	uxtb	r3, r3
 8005da6:	005b      	lsls	r3, r3, #1
 8005da8:	6879      	ldr	r1, [r7, #4]
 8005daa:	fa01 f303 	lsl.w	r3, r1, r3
 8005dae:	431a      	orrs	r2, r3
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	609a      	str	r2, [r3, #8]
}
 8005db4:	bf00      	nop
 8005db6:	3724      	adds	r7, #36	; 0x24
 8005db8:	46bd      	mov	sp, r7
 8005dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbe:	4770      	bx	lr

08005dc0 <LL_GPIO_SetPinPull>:
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	b089      	sub	sp, #36	; 0x24
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	60f8      	str	r0, [r7, #12]
 8005dc8:	60b9      	str	r1, [r7, #8]
 8005dca:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	68da      	ldr	r2, [r3, #12]
 8005dd0:	68bb      	ldr	r3, [r7, #8]
 8005dd2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005dd4:	697b      	ldr	r3, [r7, #20]
 8005dd6:	fa93 f3a3 	rbit	r3, r3
 8005dda:	613b      	str	r3, [r7, #16]
  return result;
 8005ddc:	693b      	ldr	r3, [r7, #16]
 8005dde:	fab3 f383 	clz	r3, r3
 8005de2:	b2db      	uxtb	r3, r3
 8005de4:	005b      	lsls	r3, r3, #1
 8005de6:	2103      	movs	r1, #3
 8005de8:	fa01 f303 	lsl.w	r3, r1, r3
 8005dec:	43db      	mvns	r3, r3
 8005dee:	401a      	ands	r2, r3
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005df4:	69fb      	ldr	r3, [r7, #28]
 8005df6:	fa93 f3a3 	rbit	r3, r3
 8005dfa:	61bb      	str	r3, [r7, #24]
  return result;
 8005dfc:	69bb      	ldr	r3, [r7, #24]
 8005dfe:	fab3 f383 	clz	r3, r3
 8005e02:	b2db      	uxtb	r3, r3
 8005e04:	005b      	lsls	r3, r3, #1
 8005e06:	6879      	ldr	r1, [r7, #4]
 8005e08:	fa01 f303 	lsl.w	r3, r1, r3
 8005e0c:	431a      	orrs	r2, r3
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	60da      	str	r2, [r3, #12]
}
 8005e12:	bf00      	nop
 8005e14:	3724      	adds	r7, #36	; 0x24
 8005e16:	46bd      	mov	sp, r7
 8005e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1c:	4770      	bx	lr

08005e1e <LL_GPIO_SetAFPin_0_7>:
{
 8005e1e:	b480      	push	{r7}
 8005e20:	b089      	sub	sp, #36	; 0x24
 8005e22:	af00      	add	r7, sp, #0
 8005e24:	60f8      	str	r0, [r7, #12]
 8005e26:	60b9      	str	r1, [r7, #8]
 8005e28:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	6a1a      	ldr	r2, [r3, #32]
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e32:	697b      	ldr	r3, [r7, #20]
 8005e34:	fa93 f3a3 	rbit	r3, r3
 8005e38:	613b      	str	r3, [r7, #16]
  return result;
 8005e3a:	693b      	ldr	r3, [r7, #16]
 8005e3c:	fab3 f383 	clz	r3, r3
 8005e40:	b2db      	uxtb	r3, r3
 8005e42:	009b      	lsls	r3, r3, #2
 8005e44:	210f      	movs	r1, #15
 8005e46:	fa01 f303 	lsl.w	r3, r1, r3
 8005e4a:	43db      	mvns	r3, r3
 8005e4c:	401a      	ands	r2, r3
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e52:	69fb      	ldr	r3, [r7, #28]
 8005e54:	fa93 f3a3 	rbit	r3, r3
 8005e58:	61bb      	str	r3, [r7, #24]
  return result;
 8005e5a:	69bb      	ldr	r3, [r7, #24]
 8005e5c:	fab3 f383 	clz	r3, r3
 8005e60:	b2db      	uxtb	r3, r3
 8005e62:	009b      	lsls	r3, r3, #2
 8005e64:	6879      	ldr	r1, [r7, #4]
 8005e66:	fa01 f303 	lsl.w	r3, r1, r3
 8005e6a:	431a      	orrs	r2, r3
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	621a      	str	r2, [r3, #32]
}
 8005e70:	bf00      	nop
 8005e72:	3724      	adds	r7, #36	; 0x24
 8005e74:	46bd      	mov	sp, r7
 8005e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7a:	4770      	bx	lr

08005e7c <LL_GPIO_SetAFPin_8_15>:
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b089      	sub	sp, #36	; 0x24
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	60f8      	str	r0, [r7, #12]
 8005e84:	60b9      	str	r1, [r7, #8]
 8005e86:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	0a1b      	lsrs	r3, r3, #8
 8005e90:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e92:	697b      	ldr	r3, [r7, #20]
 8005e94:	fa93 f3a3 	rbit	r3, r3
 8005e98:	613b      	str	r3, [r7, #16]
  return result;
 8005e9a:	693b      	ldr	r3, [r7, #16]
 8005e9c:	fab3 f383 	clz	r3, r3
 8005ea0:	b2db      	uxtb	r3, r3
 8005ea2:	009b      	lsls	r3, r3, #2
 8005ea4:	210f      	movs	r1, #15
 8005ea6:	fa01 f303 	lsl.w	r3, r1, r3
 8005eaa:	43db      	mvns	r3, r3
 8005eac:	401a      	ands	r2, r3
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	0a1b      	lsrs	r3, r3, #8
 8005eb2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005eb4:	69fb      	ldr	r3, [r7, #28]
 8005eb6:	fa93 f3a3 	rbit	r3, r3
 8005eba:	61bb      	str	r3, [r7, #24]
  return result;
 8005ebc:	69bb      	ldr	r3, [r7, #24]
 8005ebe:	fab3 f383 	clz	r3, r3
 8005ec2:	b2db      	uxtb	r3, r3
 8005ec4:	009b      	lsls	r3, r3, #2
 8005ec6:	6879      	ldr	r1, [r7, #4]
 8005ec8:	fa01 f303 	lsl.w	r3, r1, r3
 8005ecc:	431a      	orrs	r2, r3
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	625a      	str	r2, [r3, #36]	; 0x24
}
 8005ed2:	bf00      	nop
 8005ed4:	3724      	adds	r7, #36	; 0x24
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005edc:	4770      	bx	lr

08005ede <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8005ede:	b580      	push	{r7, lr}
 8005ee0:	b088      	sub	sp, #32
 8005ee2:	af00      	add	r7, sp, #0
 8005ee4:	6078      	str	r0, [r7, #4]
 8005ee6:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8005ee8:	2300      	movs	r3, #0
 8005eea:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8005eec:	2300      	movs	r3, #0
 8005eee:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ef6:	697b      	ldr	r3, [r7, #20]
 8005ef8:	fa93 f3a3 	rbit	r3, r3
 8005efc:	613b      	str	r3, [r7, #16]
  return result;
 8005efe:	693b      	ldr	r3, [r7, #16]
 8005f00:	fab3 f383 	clz	r3, r3
 8005f04:	b2db      	uxtb	r3, r3
 8005f06:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8005f08:	e050      	b.n	8005fac <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	681a      	ldr	r2, [r3, #0]
 8005f0e:	2101      	movs	r1, #1
 8005f10:	69fb      	ldr	r3, [r7, #28]
 8005f12:	fa01 f303 	lsl.w	r3, r1, r3
 8005f16:	4013      	ands	r3, r2
 8005f18:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 8005f1a:	69bb      	ldr	r3, [r7, #24]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d042      	beq.n	8005fa6 <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	2b01      	cmp	r3, #1
 8005f26:	d003      	beq.n	8005f30 <LL_GPIO_Init+0x52>
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	2b02      	cmp	r3, #2
 8005f2e:	d10d      	bne.n	8005f4c <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	689b      	ldr	r3, [r3, #8]
 8005f34:	461a      	mov	r2, r3
 8005f36:	69b9      	ldr	r1, [r7, #24]
 8005f38:	6878      	ldr	r0, [r7, #4]
 8005f3a:	f7ff ff12 	bl	8005d62 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	68db      	ldr	r3, [r3, #12]
 8005f42:	461a      	mov	r2, r3
 8005f44:	69b9      	ldr	r1, [r7, #24]
 8005f46:	6878      	ldr	r0, [r7, #4]
 8005f48:	f7ff fef3 	bl	8005d32 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	691b      	ldr	r3, [r3, #16]
 8005f50:	461a      	mov	r2, r3
 8005f52:	69b9      	ldr	r1, [r7, #24]
 8005f54:	6878      	ldr	r0, [r7, #4]
 8005f56:	f7ff ff33 	bl	8005dc0 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	2b02      	cmp	r3, #2
 8005f60:	d11a      	bne.n	8005f98 <LL_GPIO_Init+0xba>
 8005f62:	69bb      	ldr	r3, [r7, #24]
 8005f64:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	fa93 f3a3 	rbit	r3, r3
 8005f6c:	60bb      	str	r3, [r7, #8]
  return result;
 8005f6e:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8005f70:	fab3 f383 	clz	r3, r3
 8005f74:	b2db      	uxtb	r3, r3
 8005f76:	2b07      	cmp	r3, #7
 8005f78:	d807      	bhi.n	8005f8a <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	695b      	ldr	r3, [r3, #20]
 8005f7e:	461a      	mov	r2, r3
 8005f80:	69b9      	ldr	r1, [r7, #24]
 8005f82:	6878      	ldr	r0, [r7, #4]
 8005f84:	f7ff ff4b 	bl	8005e1e <LL_GPIO_SetAFPin_0_7>
 8005f88:	e006      	b.n	8005f98 <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	695b      	ldr	r3, [r3, #20]
 8005f8e:	461a      	mov	r2, r3
 8005f90:	69b9      	ldr	r1, [r7, #24]
 8005f92:	6878      	ldr	r0, [r7, #4]
 8005f94:	f7ff ff72 	bl	8005e7c <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	685b      	ldr	r3, [r3, #4]
 8005f9c:	461a      	mov	r2, r3
 8005f9e:	69b9      	ldr	r1, [r7, #24]
 8005fa0:	6878      	ldr	r0, [r7, #4]
 8005fa2:	f7ff fe97 	bl	8005cd4 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8005fa6:	69fb      	ldr	r3, [r7, #28]
 8005fa8:	3301      	adds	r3, #1
 8005faa:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	681a      	ldr	r2, [r3, #0]
 8005fb0:	69fb      	ldr	r3, [r7, #28]
 8005fb2:	fa22 f303 	lsr.w	r3, r2, r3
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d1a7      	bne.n	8005f0a <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 8005fba:	2300      	movs	r3, #0
}
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	3720      	adds	r7, #32
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	bd80      	pop	{r7, pc}

08005fc4 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005fc8:	4b04      	ldr	r3, [pc, #16]	; (8005fdc <LL_RCC_GetSysClkSource+0x18>)
 8005fca:	689b      	ldr	r3, [r3, #8]
 8005fcc:	f003 030c 	and.w	r3, r3, #12
}
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd8:	4770      	bx	lr
 8005fda:	bf00      	nop
 8005fdc:	40023800 	.word	0x40023800

08005fe0 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8005fe4:	4b04      	ldr	r3, [pc, #16]	; (8005ff8 <LL_RCC_GetAHBPrescaler+0x18>)
 8005fe6:	689b      	ldr	r3, [r3, #8]
 8005fe8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005fec:	4618      	mov	r0, r3
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff4:	4770      	bx	lr
 8005ff6:	bf00      	nop
 8005ff8:	40023800 	.word	0x40023800

08005ffc <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8006000:	4b04      	ldr	r3, [pc, #16]	; (8006014 <LL_RCC_GetAPB1Prescaler+0x18>)
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 8006008:	4618      	mov	r0, r3
 800600a:	46bd      	mov	sp, r7
 800600c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006010:	4770      	bx	lr
 8006012:	bf00      	nop
 8006014:	40023800 	.word	0x40023800

08006018 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8006018:	b480      	push	{r7}
 800601a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800601c:	4b04      	ldr	r3, [pc, #16]	; (8006030 <LL_RCC_GetAPB2Prescaler+0x18>)
 800601e:	689b      	ldr	r3, [r3, #8]
 8006020:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8006024:	4618      	mov	r0, r3
 8006026:	46bd      	mov	sp, r7
 8006028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602c:	4770      	bx	lr
 800602e:	bf00      	nop
 8006030:	40023800 	.word	0x40023800

08006034 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8006034:	b480      	push	{r7}
 8006036:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006038:	4b04      	ldr	r3, [pc, #16]	; (800604c <LL_RCC_PLL_GetMainSource+0x18>)
 800603a:	685b      	ldr	r3, [r3, #4]
 800603c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8006040:	4618      	mov	r0, r3
 8006042:	46bd      	mov	sp, r7
 8006044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006048:	4770      	bx	lr
 800604a:	bf00      	nop
 800604c:	40023800 	.word	0x40023800

08006050 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8006050:	b480      	push	{r7}
 8006052:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006054:	4b04      	ldr	r3, [pc, #16]	; (8006068 <LL_RCC_PLL_GetN+0x18>)
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	099b      	lsrs	r3, r3, #6
 800605a:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 800605e:	4618      	mov	r0, r3
 8006060:	46bd      	mov	sp, r7
 8006062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006066:	4770      	bx	lr
 8006068:	40023800 	.word	0x40023800

0800606c <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 800606c:	b480      	push	{r7}
 800606e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8006070:	4b04      	ldr	r3, [pc, #16]	; (8006084 <LL_RCC_PLL_GetP+0x18>)
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8006078:	4618      	mov	r0, r3
 800607a:	46bd      	mov	sp, r7
 800607c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006080:	4770      	bx	lr
 8006082:	bf00      	nop
 8006084:	40023800 	.word	0x40023800

08006088 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8006088:	b480      	push	{r7}
 800608a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800608c:	4b04      	ldr	r3, [pc, #16]	; (80060a0 <LL_RCC_PLL_GetDivider+0x18>)
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8006094:	4618      	mov	r0, r3
 8006096:	46bd      	mov	sp, r7
 8006098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609c:	4770      	bx	lr
 800609e:	bf00      	nop
 80060a0:	40023800 	.word	0x40023800

080060a4 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b082      	sub	sp, #8
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 80060ac:	f000 f820 	bl	80060f0 <RCC_GetSystemClockFreq>
 80060b0:	4602      	mov	r2, r0
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4618      	mov	r0, r3
 80060bc:	f000 f840 	bl	8006140 <RCC_GetHCLKClockFreq>
 80060c0:	4602      	mov	r2, r0
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	685b      	ldr	r3, [r3, #4]
 80060ca:	4618      	mov	r0, r3
 80060cc:	f000 f84e 	bl	800616c <RCC_GetPCLK1ClockFreq>
 80060d0:	4602      	mov	r2, r0
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	685b      	ldr	r3, [r3, #4]
 80060da:	4618      	mov	r0, r3
 80060dc:	f000 f85a 	bl	8006194 <RCC_GetPCLK2ClockFreq>
 80060e0:	4602      	mov	r2, r0
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	60da      	str	r2, [r3, #12]
}
 80060e6:	bf00      	nop
 80060e8:	3708      	adds	r7, #8
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bd80      	pop	{r7, pc}
	...

080060f0 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b082      	sub	sp, #8
 80060f4:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80060f6:	2300      	movs	r3, #0
 80060f8:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80060fa:	f7ff ff63 	bl	8005fc4 <LL_RCC_GetSysClkSource>
 80060fe:	4603      	mov	r3, r0
 8006100:	2b08      	cmp	r3, #8
 8006102:	d00c      	beq.n	800611e <RCC_GetSystemClockFreq+0x2e>
 8006104:	2b08      	cmp	r3, #8
 8006106:	d80f      	bhi.n	8006128 <RCC_GetSystemClockFreq+0x38>
 8006108:	2b00      	cmp	r3, #0
 800610a:	d002      	beq.n	8006112 <RCC_GetSystemClockFreq+0x22>
 800610c:	2b04      	cmp	r3, #4
 800610e:	d003      	beq.n	8006118 <RCC_GetSystemClockFreq+0x28>
 8006110:	e00a      	b.n	8006128 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8006112:	4b09      	ldr	r3, [pc, #36]	; (8006138 <RCC_GetSystemClockFreq+0x48>)
 8006114:	607b      	str	r3, [r7, #4]
      break;
 8006116:	e00a      	b.n	800612e <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8006118:	4b08      	ldr	r3, [pc, #32]	; (800613c <RCC_GetSystemClockFreq+0x4c>)
 800611a:	607b      	str	r3, [r7, #4]
      break;
 800611c:	e007      	b.n	800612e <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 800611e:	2008      	movs	r0, #8
 8006120:	f000 f84c 	bl	80061bc <RCC_PLL_GetFreqDomain_SYS>
 8006124:	6078      	str	r0, [r7, #4]
      break;
 8006126:	e002      	b.n	800612e <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8006128:	4b03      	ldr	r3, [pc, #12]	; (8006138 <RCC_GetSystemClockFreq+0x48>)
 800612a:	607b      	str	r3, [r7, #4]
      break;
 800612c:	bf00      	nop
  }

  return frequency;
 800612e:	687b      	ldr	r3, [r7, #4]
}
 8006130:	4618      	mov	r0, r3
 8006132:	3708      	adds	r7, #8
 8006134:	46bd      	mov	sp, r7
 8006136:	bd80      	pop	{r7, pc}
 8006138:	00f42400 	.word	0x00f42400
 800613c:	007a1200 	.word	0x007a1200

08006140 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b082      	sub	sp, #8
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8006148:	f7ff ff4a 	bl	8005fe0 <LL_RCC_GetAHBPrescaler>
 800614c:	4603      	mov	r3, r0
 800614e:	091b      	lsrs	r3, r3, #4
 8006150:	f003 030f 	and.w	r3, r3, #15
 8006154:	4a04      	ldr	r2, [pc, #16]	; (8006168 <RCC_GetHCLKClockFreq+0x28>)
 8006156:	5cd3      	ldrb	r3, [r2, r3]
 8006158:	461a      	mov	r2, r3
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	40d3      	lsrs	r3, r2
}
 800615e:	4618      	mov	r0, r3
 8006160:	3708      	adds	r7, #8
 8006162:	46bd      	mov	sp, r7
 8006164:	bd80      	pop	{r7, pc}
 8006166:	bf00      	nop
 8006168:	08009e5c 	.word	0x08009e5c

0800616c <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b082      	sub	sp, #8
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8006174:	f7ff ff42 	bl	8005ffc <LL_RCC_GetAPB1Prescaler>
 8006178:	4603      	mov	r3, r0
 800617a:	0a9b      	lsrs	r3, r3, #10
 800617c:	4a04      	ldr	r2, [pc, #16]	; (8006190 <RCC_GetPCLK1ClockFreq+0x24>)
 800617e:	5cd3      	ldrb	r3, [r2, r3]
 8006180:	461a      	mov	r2, r3
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	40d3      	lsrs	r3, r2
}
 8006186:	4618      	mov	r0, r3
 8006188:	3708      	adds	r7, #8
 800618a:	46bd      	mov	sp, r7
 800618c:	bd80      	pop	{r7, pc}
 800618e:	bf00      	nop
 8006190:	08009e6c 	.word	0x08009e6c

08006194 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b082      	sub	sp, #8
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 800619c:	f7ff ff3c 	bl	8006018 <LL_RCC_GetAPB2Prescaler>
 80061a0:	4603      	mov	r3, r0
 80061a2:	0b5b      	lsrs	r3, r3, #13
 80061a4:	4a04      	ldr	r2, [pc, #16]	; (80061b8 <RCC_GetPCLK2ClockFreq+0x24>)
 80061a6:	5cd3      	ldrb	r3, [r2, r3]
 80061a8:	461a      	mov	r2, r3
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	40d3      	lsrs	r3, r2
}
 80061ae:	4618      	mov	r0, r3
 80061b0:	3708      	adds	r7, #8
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bd80      	pop	{r7, pc}
 80061b6:	bf00      	nop
 80061b8:	08009e6c 	.word	0x08009e6c

080061bc <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 80061bc:	b590      	push	{r4, r7, lr}
 80061be:	b087      	sub	sp, #28
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 80061c4:	2300      	movs	r3, #0
 80061c6:	617b      	str	r3, [r7, #20]
 80061c8:	2300      	movs	r3, #0
 80061ca:	60fb      	str	r3, [r7, #12]
 80061cc:	2300      	movs	r3, #0
 80061ce:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80061d0:	f7ff ff30 	bl	8006034 <LL_RCC_PLL_GetMainSource>
 80061d4:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d004      	beq.n	80061e6 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80061e2:	d003      	beq.n	80061ec <RCC_PLL_GetFreqDomain_SYS+0x30>
 80061e4:	e005      	b.n	80061f2 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80061e6:	4b12      	ldr	r3, [pc, #72]	; (8006230 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80061e8:	617b      	str	r3, [r7, #20]
      break;
 80061ea:	e005      	b.n	80061f8 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80061ec:	4b11      	ldr	r3, [pc, #68]	; (8006234 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 80061ee:	617b      	str	r3, [r7, #20]
      break;
 80061f0:	e002      	b.n	80061f8 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 80061f2:	4b0f      	ldr	r3, [pc, #60]	; (8006230 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80061f4:	617b      	str	r3, [r7, #20]
      break;
 80061f6:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2b08      	cmp	r3, #8
 80061fc:	d113      	bne.n	8006226 <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80061fe:	f7ff ff43 	bl	8006088 <LL_RCC_PLL_GetDivider>
 8006202:	4602      	mov	r2, r0
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	fbb3 f4f2 	udiv	r4, r3, r2
 800620a:	f7ff ff21 	bl	8006050 <LL_RCC_PLL_GetN>
 800620e:	4603      	mov	r3, r0
 8006210:	fb03 f404 	mul.w	r4, r3, r4
 8006214:	f7ff ff2a 	bl	800606c <LL_RCC_PLL_GetP>
 8006218:	4603      	mov	r3, r0
 800621a:	0c1b      	lsrs	r3, r3, #16
 800621c:	3301      	adds	r3, #1
 800621e:	005b      	lsls	r3, r3, #1
 8006220:	fbb4 f3f3 	udiv	r3, r4, r3
 8006224:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8006226:	693b      	ldr	r3, [r7, #16]
}
 8006228:	4618      	mov	r0, r3
 800622a:	371c      	adds	r7, #28
 800622c:	46bd      	mov	sp, r7
 800622e:	bd90      	pop	{r4, r7, pc}
 8006230:	00f42400 	.word	0x00f42400
 8006234:	007a1200 	.word	0x007a1200

08006238 <LL_SPI_IsEnabled>:
{
 8006238:	b480      	push	{r7}
 800623a:	b083      	sub	sp, #12
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006248:	2b40      	cmp	r3, #64	; 0x40
 800624a:	d101      	bne.n	8006250 <LL_SPI_IsEnabled+0x18>
 800624c:	2301      	movs	r3, #1
 800624e:	e000      	b.n	8006252 <LL_SPI_IsEnabled+0x1a>
 8006250:	2300      	movs	r3, #0
}
 8006252:	4618      	mov	r0, r3
 8006254:	370c      	adds	r7, #12
 8006256:	46bd      	mov	sp, r7
 8006258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625c:	4770      	bx	lr

0800625e <LL_SPI_SetCRCPolynomial>:
{
 800625e:	b480      	push	{r7}
 8006260:	b083      	sub	sp, #12
 8006262:	af00      	add	r7, sp, #0
 8006264:	6078      	str	r0, [r7, #4]
 8006266:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	b29b      	uxth	r3, r3
 800626c:	461a      	mov	r2, r3
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	611a      	str	r2, [r3, #16]
}
 8006272:	bf00      	nop
 8006274:	370c      	adds	r7, #12
 8006276:	46bd      	mov	sp, r7
 8006278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627c:	4770      	bx	lr

0800627e <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 800627e:	b580      	push	{r7, lr}
 8006280:	b084      	sub	sp, #16
 8006282:	af00      	add	r7, sp, #0
 8006284:	6078      	str	r0, [r7, #4]
 8006286:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8006288:	2301      	movs	r3, #1
 800628a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 800628c:	6878      	ldr	r0, [r7, #4]
 800628e:	f7ff ffd3 	bl	8006238 <LL_SPI_IsEnabled>
 8006292:	4603      	mov	r3, r0
 8006294:	2b00      	cmp	r3, #0
 8006296:	d139      	bne.n	800630c <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80062a0:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 80062a4:	683a      	ldr	r2, [r7, #0]
 80062a6:	6811      	ldr	r1, [r2, #0]
 80062a8:	683a      	ldr	r2, [r7, #0]
 80062aa:	6852      	ldr	r2, [r2, #4]
 80062ac:	4311      	orrs	r1, r2
 80062ae:	683a      	ldr	r2, [r7, #0]
 80062b0:	6892      	ldr	r2, [r2, #8]
 80062b2:	4311      	orrs	r1, r2
 80062b4:	683a      	ldr	r2, [r7, #0]
 80062b6:	68d2      	ldr	r2, [r2, #12]
 80062b8:	4311      	orrs	r1, r2
 80062ba:	683a      	ldr	r2, [r7, #0]
 80062bc:	6912      	ldr	r2, [r2, #16]
 80062be:	4311      	orrs	r1, r2
 80062c0:	683a      	ldr	r2, [r7, #0]
 80062c2:	6952      	ldr	r2, [r2, #20]
 80062c4:	4311      	orrs	r1, r2
 80062c6:	683a      	ldr	r2, [r7, #0]
 80062c8:	6992      	ldr	r2, [r2, #24]
 80062ca:	4311      	orrs	r1, r2
 80062cc:	683a      	ldr	r2, [r7, #0]
 80062ce:	69d2      	ldr	r2, [r2, #28]
 80062d0:	4311      	orrs	r1, r2
 80062d2:	683a      	ldr	r2, [r7, #0]
 80062d4:	6a12      	ldr	r2, [r2, #32]
 80062d6:	430a      	orrs	r2, r1
 80062d8:	431a      	orrs	r2, r3
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	685b      	ldr	r3, [r3, #4]
 80062e2:	f023 0204 	bic.w	r2, r3, #4
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	695b      	ldr	r3, [r3, #20]
 80062ea:	0c1b      	lsrs	r3, r3, #16
 80062ec:	431a      	orrs	r2, r3
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	6a1b      	ldr	r3, [r3, #32]
 80062f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80062fa:	d105      	bne.n	8006308 <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006300:	4619      	mov	r1, r3
 8006302:	6878      	ldr	r0, [r7, #4]
 8006304:	f7ff ffab 	bl	800625e <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8006308:	2300      	movs	r3, #0
 800630a:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	69db      	ldr	r3, [r3, #28]
 8006310:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	61da      	str	r2, [r3, #28]
  return status;
 8006318:	7bfb      	ldrb	r3, [r7, #15]
}
 800631a:	4618      	mov	r0, r3
 800631c:	3710      	adds	r7, #16
 800631e:	46bd      	mov	sp, r7
 8006320:	bd80      	pop	{r7, pc}

08006322 <LL_TIM_SetPrescaler>:
{
 8006322:	b480      	push	{r7}
 8006324:	b083      	sub	sp, #12
 8006326:	af00      	add	r7, sp, #0
 8006328:	6078      	str	r0, [r7, #4]
 800632a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	683a      	ldr	r2, [r7, #0]
 8006330:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006332:	bf00      	nop
 8006334:	370c      	adds	r7, #12
 8006336:	46bd      	mov	sp, r7
 8006338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633c:	4770      	bx	lr

0800633e <LL_TIM_SetAutoReload>:
{
 800633e:	b480      	push	{r7}
 8006340:	b083      	sub	sp, #12
 8006342:	af00      	add	r7, sp, #0
 8006344:	6078      	str	r0, [r7, #4]
 8006346:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	683a      	ldr	r2, [r7, #0]
 800634c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800634e:	bf00      	nop
 8006350:	370c      	adds	r7, #12
 8006352:	46bd      	mov	sp, r7
 8006354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006358:	4770      	bx	lr

0800635a <LL_TIM_SetRepetitionCounter>:
{
 800635a:	b480      	push	{r7}
 800635c:	b083      	sub	sp, #12
 800635e:	af00      	add	r7, sp, #0
 8006360:	6078      	str	r0, [r7, #4]
 8006362:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	683a      	ldr	r2, [r7, #0]
 8006368:	631a      	str	r2, [r3, #48]	; 0x30
}
 800636a:	bf00      	nop
 800636c:	370c      	adds	r7, #12
 800636e:	46bd      	mov	sp, r7
 8006370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006374:	4770      	bx	lr

08006376 <LL_TIM_OC_SetCompareCH1>:
{
 8006376:	b480      	push	{r7}
 8006378:	b083      	sub	sp, #12
 800637a:	af00      	add	r7, sp, #0
 800637c:	6078      	str	r0, [r7, #4]
 800637e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	683a      	ldr	r2, [r7, #0]
 8006384:	635a      	str	r2, [r3, #52]	; 0x34
}
 8006386:	bf00      	nop
 8006388:	370c      	adds	r7, #12
 800638a:	46bd      	mov	sp, r7
 800638c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006390:	4770      	bx	lr

08006392 <LL_TIM_OC_SetCompareCH2>:
{
 8006392:	b480      	push	{r7}
 8006394:	b083      	sub	sp, #12
 8006396:	af00      	add	r7, sp, #0
 8006398:	6078      	str	r0, [r7, #4]
 800639a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	683a      	ldr	r2, [r7, #0]
 80063a0:	639a      	str	r2, [r3, #56]	; 0x38
}
 80063a2:	bf00      	nop
 80063a4:	370c      	adds	r7, #12
 80063a6:	46bd      	mov	sp, r7
 80063a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ac:	4770      	bx	lr

080063ae <LL_TIM_OC_SetCompareCH3>:
{
 80063ae:	b480      	push	{r7}
 80063b0:	b083      	sub	sp, #12
 80063b2:	af00      	add	r7, sp, #0
 80063b4:	6078      	str	r0, [r7, #4]
 80063b6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	683a      	ldr	r2, [r7, #0]
 80063bc:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80063be:	bf00      	nop
 80063c0:	370c      	adds	r7, #12
 80063c2:	46bd      	mov	sp, r7
 80063c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c8:	4770      	bx	lr

080063ca <LL_TIM_OC_SetCompareCH4>:
{
 80063ca:	b480      	push	{r7}
 80063cc:	b083      	sub	sp, #12
 80063ce:	af00      	add	r7, sp, #0
 80063d0:	6078      	str	r0, [r7, #4]
 80063d2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	683a      	ldr	r2, [r7, #0]
 80063d8:	641a      	str	r2, [r3, #64]	; 0x40
}
 80063da:	bf00      	nop
 80063dc:	370c      	adds	r7, #12
 80063de:	46bd      	mov	sp, r7
 80063e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e4:	4770      	bx	lr

080063e6 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80063e6:	b480      	push	{r7}
 80063e8:	b083      	sub	sp, #12
 80063ea:	af00      	add	r7, sp, #0
 80063ec:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	695b      	ldr	r3, [r3, #20]
 80063f2:	f043 0201 	orr.w	r2, r3, #1
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	615a      	str	r2, [r3, #20]
}
 80063fa:	bf00      	nop
 80063fc:	370c      	adds	r7, #12
 80063fe:	46bd      	mov	sp, r7
 8006400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006404:	4770      	bx	lr
	...

08006408 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b084      	sub	sp, #16
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
 8006410:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	4a3d      	ldr	r2, [pc, #244]	; (8006510 <LL_TIM_Init+0x108>)
 800641c:	4293      	cmp	r3, r2
 800641e:	d013      	beq.n	8006448 <LL_TIM_Init+0x40>
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006426:	d00f      	beq.n	8006448 <LL_TIM_Init+0x40>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	4a3a      	ldr	r2, [pc, #232]	; (8006514 <LL_TIM_Init+0x10c>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d00b      	beq.n	8006448 <LL_TIM_Init+0x40>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	4a39      	ldr	r2, [pc, #228]	; (8006518 <LL_TIM_Init+0x110>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d007      	beq.n	8006448 <LL_TIM_Init+0x40>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	4a38      	ldr	r2, [pc, #224]	; (800651c <LL_TIM_Init+0x114>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d003      	beq.n	8006448 <LL_TIM_Init+0x40>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	4a37      	ldr	r2, [pc, #220]	; (8006520 <LL_TIM_Init+0x118>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d106      	bne.n	8006456 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	4313      	orrs	r3, r2
 8006454:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	4a2d      	ldr	r2, [pc, #180]	; (8006510 <LL_TIM_Init+0x108>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d02b      	beq.n	80064b6 <LL_TIM_Init+0xae>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006464:	d027      	beq.n	80064b6 <LL_TIM_Init+0xae>
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	4a2a      	ldr	r2, [pc, #168]	; (8006514 <LL_TIM_Init+0x10c>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d023      	beq.n	80064b6 <LL_TIM_Init+0xae>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	4a29      	ldr	r2, [pc, #164]	; (8006518 <LL_TIM_Init+0x110>)
 8006472:	4293      	cmp	r3, r2
 8006474:	d01f      	beq.n	80064b6 <LL_TIM_Init+0xae>
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	4a28      	ldr	r2, [pc, #160]	; (800651c <LL_TIM_Init+0x114>)
 800647a:	4293      	cmp	r3, r2
 800647c:	d01b      	beq.n	80064b6 <LL_TIM_Init+0xae>
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	4a27      	ldr	r2, [pc, #156]	; (8006520 <LL_TIM_Init+0x118>)
 8006482:	4293      	cmp	r3, r2
 8006484:	d017      	beq.n	80064b6 <LL_TIM_Init+0xae>
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	4a26      	ldr	r2, [pc, #152]	; (8006524 <LL_TIM_Init+0x11c>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d013      	beq.n	80064b6 <LL_TIM_Init+0xae>
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	4a25      	ldr	r2, [pc, #148]	; (8006528 <LL_TIM_Init+0x120>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d00f      	beq.n	80064b6 <LL_TIM_Init+0xae>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	4a24      	ldr	r2, [pc, #144]	; (800652c <LL_TIM_Init+0x124>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d00b      	beq.n	80064b6 <LL_TIM_Init+0xae>
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	4a23      	ldr	r2, [pc, #140]	; (8006530 <LL_TIM_Init+0x128>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d007      	beq.n	80064b6 <LL_TIM_Init+0xae>
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	4a22      	ldr	r2, [pc, #136]	; (8006534 <LL_TIM_Init+0x12c>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d003      	beq.n	80064b6 <LL_TIM_Init+0xae>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	4a21      	ldr	r2, [pc, #132]	; (8006538 <LL_TIM_Init+0x130>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d106      	bne.n	80064c4 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	68db      	ldr	r3, [r3, #12]
 80064c0:	4313      	orrs	r3, r2
 80064c2:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	68fa      	ldr	r2, [r7, #12]
 80064c8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	689b      	ldr	r3, [r3, #8]
 80064ce:	4619      	mov	r1, r3
 80064d0:	6878      	ldr	r0, [r7, #4]
 80064d2:	f7ff ff34 	bl	800633e <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	881b      	ldrh	r3, [r3, #0]
 80064da:	4619      	mov	r1, r3
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f7ff ff20 	bl	8006322 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	4a0a      	ldr	r2, [pc, #40]	; (8006510 <LL_TIM_Init+0x108>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d003      	beq.n	80064f2 <LL_TIM_Init+0xea>
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	4a0c      	ldr	r2, [pc, #48]	; (8006520 <LL_TIM_Init+0x118>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d105      	bne.n	80064fe <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	691b      	ldr	r3, [r3, #16]
 80064f6:	4619      	mov	r1, r3
 80064f8:	6878      	ldr	r0, [r7, #4]
 80064fa:	f7ff ff2e 	bl	800635a <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80064fe:	6878      	ldr	r0, [r7, #4]
 8006500:	f7ff ff71 	bl	80063e6 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8006504:	2300      	movs	r3, #0
}
 8006506:	4618      	mov	r0, r3
 8006508:	3710      	adds	r7, #16
 800650a:	46bd      	mov	sp, r7
 800650c:	bd80      	pop	{r7, pc}
 800650e:	bf00      	nop
 8006510:	40010000 	.word	0x40010000
 8006514:	40000400 	.word	0x40000400
 8006518:	40000800 	.word	0x40000800
 800651c:	40000c00 	.word	0x40000c00
 8006520:	40010400 	.word	0x40010400
 8006524:	40014000 	.word	0x40014000
 8006528:	40014400 	.word	0x40014400
 800652c:	40014800 	.word	0x40014800
 8006530:	40001800 	.word	0x40001800
 8006534:	40001c00 	.word	0x40001c00
 8006538:	40002000 	.word	0x40002000

0800653c <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b086      	sub	sp, #24
 8006540:	af00      	add	r7, sp, #0
 8006542:	60f8      	str	r0, [r7, #12]
 8006544:	60b9      	str	r1, [r7, #8]
 8006546:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8006548:	2301      	movs	r3, #1
 800654a:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 800654c:	68bb      	ldr	r3, [r7, #8]
 800654e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006552:	d027      	beq.n	80065a4 <LL_TIM_OC_Init+0x68>
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800655a:	d82a      	bhi.n	80065b2 <LL_TIM_OC_Init+0x76>
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006562:	d018      	beq.n	8006596 <LL_TIM_OC_Init+0x5a>
 8006564:	68bb      	ldr	r3, [r7, #8]
 8006566:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800656a:	d822      	bhi.n	80065b2 <LL_TIM_OC_Init+0x76>
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	2b01      	cmp	r3, #1
 8006570:	d003      	beq.n	800657a <LL_TIM_OC_Init+0x3e>
 8006572:	68bb      	ldr	r3, [r7, #8]
 8006574:	2b10      	cmp	r3, #16
 8006576:	d007      	beq.n	8006588 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8006578:	e01b      	b.n	80065b2 <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 800657a:	6879      	ldr	r1, [r7, #4]
 800657c:	68f8      	ldr	r0, [r7, #12]
 800657e:	f000 f81f 	bl	80065c0 <OC1Config>
 8006582:	4603      	mov	r3, r0
 8006584:	75fb      	strb	r3, [r7, #23]
      break;
 8006586:	e015      	b.n	80065b4 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8006588:	6879      	ldr	r1, [r7, #4]
 800658a:	68f8      	ldr	r0, [r7, #12]
 800658c:	f000 f884 	bl	8006698 <OC2Config>
 8006590:	4603      	mov	r3, r0
 8006592:	75fb      	strb	r3, [r7, #23]
      break;
 8006594:	e00e      	b.n	80065b4 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8006596:	6879      	ldr	r1, [r7, #4]
 8006598:	68f8      	ldr	r0, [r7, #12]
 800659a:	f000 f8ed 	bl	8006778 <OC3Config>
 800659e:	4603      	mov	r3, r0
 80065a0:	75fb      	strb	r3, [r7, #23]
      break;
 80065a2:	e007      	b.n	80065b4 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 80065a4:	6879      	ldr	r1, [r7, #4]
 80065a6:	68f8      	ldr	r0, [r7, #12]
 80065a8:	f000 f956 	bl	8006858 <OC4Config>
 80065ac:	4603      	mov	r3, r0
 80065ae:	75fb      	strb	r3, [r7, #23]
      break;
 80065b0:	e000      	b.n	80065b4 <LL_TIM_OC_Init+0x78>
      break;
 80065b2:	bf00      	nop
  }

  return result;
 80065b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80065b6:	4618      	mov	r0, r3
 80065b8:	3718      	adds	r7, #24
 80065ba:	46bd      	mov	sp, r7
 80065bc:	bd80      	pop	{r7, pc}
	...

080065c0 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80065c0:	b580      	push	{r7, lr}
 80065c2:	b086      	sub	sp, #24
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
 80065c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6a1b      	ldr	r3, [r3, #32]
 80065ce:	f023 0201 	bic.w	r2, r3, #1
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6a1b      	ldr	r3, [r3, #32]
 80065da:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	699b      	ldr	r3, [r3, #24]
 80065e6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	f023 0303 	bic.w	r3, r3, #3
 80065ee:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4313      	orrs	r3, r2
 80065fc:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	f023 0202 	bic.w	r2, r3, #2
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	691b      	ldr	r3, [r3, #16]
 8006608:	4313      	orrs	r3, r2
 800660a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 800660c:	697b      	ldr	r3, [r7, #20]
 800660e:	f023 0201 	bic.w	r2, r3, #1
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	685b      	ldr	r3, [r3, #4]
 8006616:	4313      	orrs	r3, r2
 8006618:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	4a1c      	ldr	r2, [pc, #112]	; (8006690 <OC1Config+0xd0>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d003      	beq.n	800662a <OC1Config+0x6a>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	4a1b      	ldr	r2, [pc, #108]	; (8006694 <OC1Config+0xd4>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d11e      	bne.n	8006668 <OC1Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 800662a:	697b      	ldr	r3, [r7, #20]
 800662c:	f023 0208 	bic.w	r2, r3, #8
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	695b      	ldr	r3, [r3, #20]
 8006634:	009b      	lsls	r3, r3, #2
 8006636:	4313      	orrs	r3, r2
 8006638:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 800663a:	697b      	ldr	r3, [r7, #20]
 800663c:	f023 0204 	bic.w	r2, r3, #4
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	689b      	ldr	r3, [r3, #8]
 8006644:	009b      	lsls	r3, r3, #2
 8006646:	4313      	orrs	r3, r2
 8006648:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 800664a:	693b      	ldr	r3, [r7, #16]
 800664c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	699b      	ldr	r3, [r3, #24]
 8006654:	4313      	orrs	r3, r2
 8006656:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8006658:	693b      	ldr	r3, [r7, #16]
 800665a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	69db      	ldr	r3, [r3, #28]
 8006662:	005b      	lsls	r3, r3, #1
 8006664:	4313      	orrs	r3, r2
 8006666:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	693a      	ldr	r2, [r7, #16]
 800666c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	68fa      	ldr	r2, [r7, #12]
 8006672:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	68db      	ldr	r3, [r3, #12]
 8006678:	4619      	mov	r1, r3
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f7ff fe7b 	bl	8006376 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	697a      	ldr	r2, [r7, #20]
 8006684:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8006686:	2300      	movs	r3, #0
}
 8006688:	4618      	mov	r0, r3
 800668a:	3718      	adds	r7, #24
 800668c:	46bd      	mov	sp, r7
 800668e:	bd80      	pop	{r7, pc}
 8006690:	40010000 	.word	0x40010000
 8006694:	40010400 	.word	0x40010400

08006698 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b086      	sub	sp, #24
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
 80066a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6a1b      	ldr	r3, [r3, #32]
 80066a6:	f023 0210 	bic.w	r2, r3, #16
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6a1b      	ldr	r3, [r3, #32]
 80066b2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	685b      	ldr	r3, [r3, #4]
 80066b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	699b      	ldr	r3, [r3, #24]
 80066be:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	021b      	lsls	r3, r3, #8
 80066d4:	4313      	orrs	r3, r2
 80066d6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	f023 0220 	bic.w	r2, r3, #32
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	691b      	ldr	r3, [r3, #16]
 80066e2:	011b      	lsls	r3, r3, #4
 80066e4:	4313      	orrs	r3, r2
 80066e6:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 80066e8:	697b      	ldr	r3, [r7, #20]
 80066ea:	f023 0210 	bic.w	r2, r3, #16
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	685b      	ldr	r3, [r3, #4]
 80066f2:	011b      	lsls	r3, r3, #4
 80066f4:	4313      	orrs	r3, r2
 80066f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	4a1d      	ldr	r2, [pc, #116]	; (8006770 <OC2Config+0xd8>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d003      	beq.n	8006708 <OC2Config+0x70>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	4a1c      	ldr	r2, [pc, #112]	; (8006774 <OC2Config+0xdc>)
 8006704:	4293      	cmp	r3, r2
 8006706:	d11f      	bne.n	8006748 <OC2Config+0xb0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8006708:	697b      	ldr	r3, [r7, #20]
 800670a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	695b      	ldr	r3, [r3, #20]
 8006712:	019b      	lsls	r3, r3, #6
 8006714:	4313      	orrs	r3, r2
 8006716:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8006718:	697b      	ldr	r3, [r7, #20]
 800671a:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	689b      	ldr	r3, [r3, #8]
 8006722:	019b      	lsls	r3, r3, #6
 8006724:	4313      	orrs	r3, r2
 8006726:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8006728:	693b      	ldr	r3, [r7, #16]
 800672a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	699b      	ldr	r3, [r3, #24]
 8006732:	009b      	lsls	r3, r3, #2
 8006734:	4313      	orrs	r3, r2
 8006736:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8006738:	693b      	ldr	r3, [r7, #16]
 800673a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	69db      	ldr	r3, [r3, #28]
 8006742:	00db      	lsls	r3, r3, #3
 8006744:	4313      	orrs	r3, r2
 8006746:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	693a      	ldr	r2, [r7, #16]
 800674c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	68fa      	ldr	r2, [r7, #12]
 8006752:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	68db      	ldr	r3, [r3, #12]
 8006758:	4619      	mov	r1, r3
 800675a:	6878      	ldr	r0, [r7, #4]
 800675c:	f7ff fe19 	bl	8006392 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	697a      	ldr	r2, [r7, #20]
 8006764:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8006766:	2300      	movs	r3, #0
}
 8006768:	4618      	mov	r0, r3
 800676a:	3718      	adds	r7, #24
 800676c:	46bd      	mov	sp, r7
 800676e:	bd80      	pop	{r7, pc}
 8006770:	40010000 	.word	0x40010000
 8006774:	40010400 	.word	0x40010400

08006778 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b086      	sub	sp, #24
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
 8006780:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6a1b      	ldr	r3, [r3, #32]
 8006786:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6a1b      	ldr	r3, [r3, #32]
 8006792:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	685b      	ldr	r3, [r3, #4]
 8006798:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	69db      	ldr	r3, [r3, #28]
 800679e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	f023 0303 	bic.w	r3, r3, #3
 80067a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4313      	orrs	r3, r2
 80067b4:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 80067b6:	697b      	ldr	r3, [r7, #20]
 80067b8:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	691b      	ldr	r3, [r3, #16]
 80067c0:	021b      	lsls	r3, r3, #8
 80067c2:	4313      	orrs	r3, r2
 80067c4:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 80067c6:	697b      	ldr	r3, [r7, #20]
 80067c8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	021b      	lsls	r3, r3, #8
 80067d2:	4313      	orrs	r3, r2
 80067d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	4a1d      	ldr	r2, [pc, #116]	; (8006850 <OC3Config+0xd8>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d003      	beq.n	80067e6 <OC3Config+0x6e>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	4a1c      	ldr	r2, [pc, #112]	; (8006854 <OC3Config+0xdc>)
 80067e2:	4293      	cmp	r3, r2
 80067e4:	d11f      	bne.n	8006826 <OC3Config+0xae>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 80067e6:	697b      	ldr	r3, [r7, #20]
 80067e8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	695b      	ldr	r3, [r3, #20]
 80067f0:	029b      	lsls	r3, r3, #10
 80067f2:	4313      	orrs	r3, r2
 80067f4:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 80067f6:	697b      	ldr	r3, [r7, #20]
 80067f8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	689b      	ldr	r3, [r3, #8]
 8006800:	029b      	lsls	r3, r3, #10
 8006802:	4313      	orrs	r3, r2
 8006804:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8006806:	693b      	ldr	r3, [r7, #16]
 8006808:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	699b      	ldr	r3, [r3, #24]
 8006810:	011b      	lsls	r3, r3, #4
 8006812:	4313      	orrs	r3, r2
 8006814:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8006816:	693b      	ldr	r3, [r7, #16]
 8006818:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	69db      	ldr	r3, [r3, #28]
 8006820:	015b      	lsls	r3, r3, #5
 8006822:	4313      	orrs	r3, r2
 8006824:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	693a      	ldr	r2, [r7, #16]
 800682a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	68fa      	ldr	r2, [r7, #12]
 8006830:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	68db      	ldr	r3, [r3, #12]
 8006836:	4619      	mov	r1, r3
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	f7ff fdb8 	bl	80063ae <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	697a      	ldr	r2, [r7, #20]
 8006842:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8006844:	2300      	movs	r3, #0
}
 8006846:	4618      	mov	r0, r3
 8006848:	3718      	adds	r7, #24
 800684a:	46bd      	mov	sp, r7
 800684c:	bd80      	pop	{r7, pc}
 800684e:	bf00      	nop
 8006850:	40010000 	.word	0x40010000
 8006854:	40010400 	.word	0x40010400

08006858 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b086      	sub	sp, #24
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
 8006860:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6a1b      	ldr	r3, [r3, #32]
 8006866:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6a1b      	ldr	r3, [r3, #32]
 8006872:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	685b      	ldr	r3, [r3, #4]
 8006878:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	69db      	ldr	r3, [r3, #28]
 800687e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006886:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	021b      	lsls	r3, r3, #8
 8006894:	4313      	orrs	r3, r2
 8006896:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8006898:	693b      	ldr	r3, [r7, #16]
 800689a:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	691b      	ldr	r3, [r3, #16]
 80068a2:	031b      	lsls	r3, r3, #12
 80068a4:	4313      	orrs	r3, r2
 80068a6:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 80068a8:	693b      	ldr	r3, [r7, #16]
 80068aa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	685b      	ldr	r3, [r3, #4]
 80068b2:	031b      	lsls	r3, r3, #12
 80068b4:	4313      	orrs	r3, r2
 80068b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	4a11      	ldr	r2, [pc, #68]	; (8006900 <OC4Config+0xa8>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	d003      	beq.n	80068c8 <OC4Config+0x70>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	4a10      	ldr	r2, [pc, #64]	; (8006904 <OC4Config+0xac>)
 80068c4:	4293      	cmp	r3, r2
 80068c6:	d107      	bne.n	80068d8 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 80068c8:	697b      	ldr	r3, [r7, #20]
 80068ca:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	699b      	ldr	r3, [r3, #24]
 80068d2:	019b      	lsls	r3, r3, #6
 80068d4:	4313      	orrs	r3, r2
 80068d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	697a      	ldr	r2, [r7, #20]
 80068dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	68fa      	ldr	r2, [r7, #12]
 80068e2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	68db      	ldr	r3, [r3, #12]
 80068e8:	4619      	mov	r1, r3
 80068ea:	6878      	ldr	r0, [r7, #4]
 80068ec:	f7ff fd6d 	bl	80063ca <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	693a      	ldr	r2, [r7, #16]
 80068f4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80068f6:	2300      	movs	r3, #0
}
 80068f8:	4618      	mov	r0, r3
 80068fa:	3718      	adds	r7, #24
 80068fc:	46bd      	mov	sp, r7
 80068fe:	bd80      	pop	{r7, pc}
 8006900:	40010000 	.word	0x40010000
 8006904:	40010400 	.word	0x40010400

08006908 <LL_USART_IsEnabled>:
{
 8006908:	b480      	push	{r7}
 800690a:	b083      	sub	sp, #12
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	68db      	ldr	r3, [r3, #12]
 8006914:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006918:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800691c:	bf0c      	ite	eq
 800691e:	2301      	moveq	r3, #1
 8006920:	2300      	movne	r3, #0
 8006922:	b2db      	uxtb	r3, r3
}
 8006924:	4618      	mov	r0, r3
 8006926:	370c      	adds	r7, #12
 8006928:	46bd      	mov	sp, r7
 800692a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692e:	4770      	bx	lr

08006930 <LL_USART_SetStopBitsLength>:
{
 8006930:	b480      	push	{r7}
 8006932:	b083      	sub	sp, #12
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
 8006938:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	691b      	ldr	r3, [r3, #16]
 800693e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	431a      	orrs	r2, r3
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	611a      	str	r2, [r3, #16]
}
 800694a:	bf00      	nop
 800694c:	370c      	adds	r7, #12
 800694e:	46bd      	mov	sp, r7
 8006950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006954:	4770      	bx	lr

08006956 <LL_USART_SetHWFlowCtrl>:
{
 8006956:	b480      	push	{r7}
 8006958:	b083      	sub	sp, #12
 800695a:	af00      	add	r7, sp, #0
 800695c:	6078      	str	r0, [r7, #4]
 800695e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	695b      	ldr	r3, [r3, #20]
 8006964:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	431a      	orrs	r2, r3
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	615a      	str	r2, [r3, #20]
}
 8006970:	bf00      	nop
 8006972:	370c      	adds	r7, #12
 8006974:	46bd      	mov	sp, r7
 8006976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697a:	4770      	bx	lr

0800697c <LL_USART_SetBaudRate>:
{
 800697c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006980:	b0c0      	sub	sp, #256	; 0x100
 8006982:	af00      	add	r7, sp, #0
 8006984:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006988:	f8c7 10f8 	str.w	r1, [r7, #248]	; 0xf8
 800698c:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8006990:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8006994:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006998:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800699c:	f040 810c 	bne.w	8006bb8 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80069a0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80069a4:	2200      	movs	r2, #0
 80069a6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80069aa:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80069ae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80069b2:	4622      	mov	r2, r4
 80069b4:	462b      	mov	r3, r5
 80069b6:	1891      	adds	r1, r2, r2
 80069b8:	6639      	str	r1, [r7, #96]	; 0x60
 80069ba:	415b      	adcs	r3, r3
 80069bc:	667b      	str	r3, [r7, #100]	; 0x64
 80069be:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80069c2:	4621      	mov	r1, r4
 80069c4:	eb12 0801 	adds.w	r8, r2, r1
 80069c8:	4629      	mov	r1, r5
 80069ca:	eb43 0901 	adc.w	r9, r3, r1
 80069ce:	f04f 0200 	mov.w	r2, #0
 80069d2:	f04f 0300 	mov.w	r3, #0
 80069d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80069da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80069de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80069e2:	4690      	mov	r8, r2
 80069e4:	4699      	mov	r9, r3
 80069e6:	4623      	mov	r3, r4
 80069e8:	eb18 0303 	adds.w	r3, r8, r3
 80069ec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80069f0:	462b      	mov	r3, r5
 80069f2:	eb49 0303 	adc.w	r3, r9, r3
 80069f6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80069fa:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80069fe:	2200      	movs	r2, #0
 8006a00:	469a      	mov	sl, r3
 8006a02:	4693      	mov	fp, r2
 8006a04:	eb1a 030a 	adds.w	r3, sl, sl
 8006a08:	65bb      	str	r3, [r7, #88]	; 0x58
 8006a0a:	eb4b 030b 	adc.w	r3, fp, fp
 8006a0e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006a10:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006a14:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006a18:	f7fa f8c6 	bl	8000ba8 <__aeabi_uldivmod>
 8006a1c:	4602      	mov	r2, r0
 8006a1e:	460b      	mov	r3, r1
 8006a20:	4b64      	ldr	r3, [pc, #400]	; (8006bb4 <LL_USART_SetBaudRate+0x238>)
 8006a22:	fba3 2302 	umull	r2, r3, r3, r2
 8006a26:	095b      	lsrs	r3, r3, #5
 8006a28:	b29b      	uxth	r3, r3
 8006a2a:	011b      	lsls	r3, r3, #4
 8006a2c:	b29c      	uxth	r4, r3
 8006a2e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006a32:	2200      	movs	r2, #0
 8006a34:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006a38:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006a3c:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 8006a40:	4642      	mov	r2, r8
 8006a42:	464b      	mov	r3, r9
 8006a44:	1891      	adds	r1, r2, r2
 8006a46:	6539      	str	r1, [r7, #80]	; 0x50
 8006a48:	415b      	adcs	r3, r3
 8006a4a:	657b      	str	r3, [r7, #84]	; 0x54
 8006a4c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006a50:	4641      	mov	r1, r8
 8006a52:	1851      	adds	r1, r2, r1
 8006a54:	64b9      	str	r1, [r7, #72]	; 0x48
 8006a56:	4649      	mov	r1, r9
 8006a58:	414b      	adcs	r3, r1
 8006a5a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a5c:	f04f 0200 	mov.w	r2, #0
 8006a60:	f04f 0300 	mov.w	r3, #0
 8006a64:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	; 0x48
 8006a68:	4659      	mov	r1, fp
 8006a6a:	00cb      	lsls	r3, r1, #3
 8006a6c:	4651      	mov	r1, sl
 8006a6e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006a72:	4651      	mov	r1, sl
 8006a74:	00ca      	lsls	r2, r1, #3
 8006a76:	4610      	mov	r0, r2
 8006a78:	4619      	mov	r1, r3
 8006a7a:	4603      	mov	r3, r0
 8006a7c:	4642      	mov	r2, r8
 8006a7e:	189b      	adds	r3, r3, r2
 8006a80:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006a84:	464b      	mov	r3, r9
 8006a86:	460a      	mov	r2, r1
 8006a88:	eb42 0303 	adc.w	r3, r2, r3
 8006a8c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8006a90:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006a94:	2200      	movs	r2, #0
 8006a96:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006a9a:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8006a9e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8006aa2:	460b      	mov	r3, r1
 8006aa4:	18db      	adds	r3, r3, r3
 8006aa6:	643b      	str	r3, [r7, #64]	; 0x40
 8006aa8:	4613      	mov	r3, r2
 8006aaa:	eb42 0303 	adc.w	r3, r2, r3
 8006aae:	647b      	str	r3, [r7, #68]	; 0x44
 8006ab0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006ab4:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8006ab8:	f7fa f876 	bl	8000ba8 <__aeabi_uldivmod>
 8006abc:	4602      	mov	r2, r0
 8006abe:	460b      	mov	r3, r1
 8006ac0:	4611      	mov	r1, r2
 8006ac2:	4b3c      	ldr	r3, [pc, #240]	; (8006bb4 <LL_USART_SetBaudRate+0x238>)
 8006ac4:	fba3 2301 	umull	r2, r3, r3, r1
 8006ac8:	095b      	lsrs	r3, r3, #5
 8006aca:	2264      	movs	r2, #100	; 0x64
 8006acc:	fb02 f303 	mul.w	r3, r2, r3
 8006ad0:	1acb      	subs	r3, r1, r3
 8006ad2:	00db      	lsls	r3, r3, #3
 8006ad4:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006ad8:	4b36      	ldr	r3, [pc, #216]	; (8006bb4 <LL_USART_SetBaudRate+0x238>)
 8006ada:	fba3 2302 	umull	r2, r3, r3, r2
 8006ade:	095b      	lsrs	r3, r3, #5
 8006ae0:	b29b      	uxth	r3, r3
 8006ae2:	005b      	lsls	r3, r3, #1
 8006ae4:	b29b      	uxth	r3, r3
 8006ae6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006aea:	b29b      	uxth	r3, r3
 8006aec:	4423      	add	r3, r4
 8006aee:	b29c      	uxth	r4, r3
 8006af0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006af4:	2200      	movs	r2, #0
 8006af6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006afa:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006afe:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	; 0xc0
 8006b02:	4642      	mov	r2, r8
 8006b04:	464b      	mov	r3, r9
 8006b06:	1891      	adds	r1, r2, r2
 8006b08:	63b9      	str	r1, [r7, #56]	; 0x38
 8006b0a:	415b      	adcs	r3, r3
 8006b0c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006b0e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006b12:	4641      	mov	r1, r8
 8006b14:	1851      	adds	r1, r2, r1
 8006b16:	6339      	str	r1, [r7, #48]	; 0x30
 8006b18:	4649      	mov	r1, r9
 8006b1a:	414b      	adcs	r3, r1
 8006b1c:	637b      	str	r3, [r7, #52]	; 0x34
 8006b1e:	f04f 0200 	mov.w	r2, #0
 8006b22:	f04f 0300 	mov.w	r3, #0
 8006b26:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006b2a:	4659      	mov	r1, fp
 8006b2c:	00cb      	lsls	r3, r1, #3
 8006b2e:	4651      	mov	r1, sl
 8006b30:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b34:	4651      	mov	r1, sl
 8006b36:	00ca      	lsls	r2, r1, #3
 8006b38:	4610      	mov	r0, r2
 8006b3a:	4619      	mov	r1, r3
 8006b3c:	4603      	mov	r3, r0
 8006b3e:	4642      	mov	r2, r8
 8006b40:	189b      	adds	r3, r3, r2
 8006b42:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006b46:	464b      	mov	r3, r9
 8006b48:	460a      	mov	r2, r1
 8006b4a:	eb42 0303 	adc.w	r3, r2, r3
 8006b4e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8006b52:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006b56:	2200      	movs	r2, #0
 8006b58:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006b5c:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8006b60:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8006b64:	460b      	mov	r3, r1
 8006b66:	18db      	adds	r3, r3, r3
 8006b68:	62bb      	str	r3, [r7, #40]	; 0x28
 8006b6a:	4613      	mov	r3, r2
 8006b6c:	eb42 0303 	adc.w	r3, r2, r3
 8006b70:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006b72:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006b76:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8006b7a:	f7fa f815 	bl	8000ba8 <__aeabi_uldivmod>
 8006b7e:	4602      	mov	r2, r0
 8006b80:	460b      	mov	r3, r1
 8006b82:	4b0c      	ldr	r3, [pc, #48]	; (8006bb4 <LL_USART_SetBaudRate+0x238>)
 8006b84:	fba3 1302 	umull	r1, r3, r3, r2
 8006b88:	095b      	lsrs	r3, r3, #5
 8006b8a:	2164      	movs	r1, #100	; 0x64
 8006b8c:	fb01 f303 	mul.w	r3, r1, r3
 8006b90:	1ad3      	subs	r3, r2, r3
 8006b92:	00db      	lsls	r3, r3, #3
 8006b94:	3332      	adds	r3, #50	; 0x32
 8006b96:	4a07      	ldr	r2, [pc, #28]	; (8006bb4 <LL_USART_SetBaudRate+0x238>)
 8006b98:	fba2 2303 	umull	r2, r3, r2, r3
 8006b9c:	095b      	lsrs	r3, r3, #5
 8006b9e:	b29b      	uxth	r3, r3
 8006ba0:	f003 0307 	and.w	r3, r3, #7
 8006ba4:	b29b      	uxth	r3, r3
 8006ba6:	4423      	add	r3, r4
 8006ba8:	b29b      	uxth	r3, r3
 8006baa:	461a      	mov	r2, r3
 8006bac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006bb0:	609a      	str	r2, [r3, #8]
}
 8006bb2:	e107      	b.n	8006dc4 <LL_USART_SetBaudRate+0x448>
 8006bb4:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8006bb8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006bc2:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006bc6:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 8006bca:	4642      	mov	r2, r8
 8006bcc:	464b      	mov	r3, r9
 8006bce:	1891      	adds	r1, r2, r2
 8006bd0:	6239      	str	r1, [r7, #32]
 8006bd2:	415b      	adcs	r3, r3
 8006bd4:	627b      	str	r3, [r7, #36]	; 0x24
 8006bd6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006bda:	4641      	mov	r1, r8
 8006bdc:	1854      	adds	r4, r2, r1
 8006bde:	4649      	mov	r1, r9
 8006be0:	eb43 0501 	adc.w	r5, r3, r1
 8006be4:	f04f 0200 	mov.w	r2, #0
 8006be8:	f04f 0300 	mov.w	r3, #0
 8006bec:	00eb      	lsls	r3, r5, #3
 8006bee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006bf2:	00e2      	lsls	r2, r4, #3
 8006bf4:	4614      	mov	r4, r2
 8006bf6:	461d      	mov	r5, r3
 8006bf8:	4643      	mov	r3, r8
 8006bfa:	18e3      	adds	r3, r4, r3
 8006bfc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006c00:	464b      	mov	r3, r9
 8006c02:	eb45 0303 	adc.w	r3, r5, r3
 8006c06:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8006c0a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006c0e:	2200      	movs	r2, #0
 8006c10:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006c14:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8006c18:	f04f 0200 	mov.w	r2, #0
 8006c1c:	f04f 0300 	mov.w	r3, #0
 8006c20:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 8006c24:	4629      	mov	r1, r5
 8006c26:	008b      	lsls	r3, r1, #2
 8006c28:	4621      	mov	r1, r4
 8006c2a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006c2e:	4621      	mov	r1, r4
 8006c30:	008a      	lsls	r2, r1, #2
 8006c32:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8006c36:	f7f9 ffb7 	bl	8000ba8 <__aeabi_uldivmod>
 8006c3a:	4602      	mov	r2, r0
 8006c3c:	460b      	mov	r3, r1
 8006c3e:	4b64      	ldr	r3, [pc, #400]	; (8006dd0 <LL_USART_SetBaudRate+0x454>)
 8006c40:	fba3 2302 	umull	r2, r3, r3, r2
 8006c44:	095b      	lsrs	r3, r3, #5
 8006c46:	b29b      	uxth	r3, r3
 8006c48:	011b      	lsls	r3, r3, #4
 8006c4a:	b29c      	uxth	r4, r3
 8006c4c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006c50:	2200      	movs	r2, #0
 8006c52:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006c56:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006c5a:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 8006c5e:	4642      	mov	r2, r8
 8006c60:	464b      	mov	r3, r9
 8006c62:	1891      	adds	r1, r2, r2
 8006c64:	61b9      	str	r1, [r7, #24]
 8006c66:	415b      	adcs	r3, r3
 8006c68:	61fb      	str	r3, [r7, #28]
 8006c6a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006c6e:	4641      	mov	r1, r8
 8006c70:	1851      	adds	r1, r2, r1
 8006c72:	6139      	str	r1, [r7, #16]
 8006c74:	4649      	mov	r1, r9
 8006c76:	414b      	adcs	r3, r1
 8006c78:	617b      	str	r3, [r7, #20]
 8006c7a:	f04f 0200 	mov.w	r2, #0
 8006c7e:	f04f 0300 	mov.w	r3, #0
 8006c82:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006c86:	4659      	mov	r1, fp
 8006c88:	00cb      	lsls	r3, r1, #3
 8006c8a:	4651      	mov	r1, sl
 8006c8c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006c90:	4651      	mov	r1, sl
 8006c92:	00ca      	lsls	r2, r1, #3
 8006c94:	4610      	mov	r0, r2
 8006c96:	4619      	mov	r1, r3
 8006c98:	4603      	mov	r3, r0
 8006c9a:	4642      	mov	r2, r8
 8006c9c:	189b      	adds	r3, r3, r2
 8006c9e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006ca2:	464b      	mov	r3, r9
 8006ca4:	460a      	mov	r2, r1
 8006ca6:	eb42 0303 	adc.w	r3, r2, r3
 8006caa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8006cae:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006cb8:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8006cbc:	f04f 0200 	mov.w	r2, #0
 8006cc0:	f04f 0300 	mov.w	r3, #0
 8006cc4:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	; 0x80
 8006cc8:	4649      	mov	r1, r9
 8006cca:	008b      	lsls	r3, r1, #2
 8006ccc:	4641      	mov	r1, r8
 8006cce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006cd2:	4641      	mov	r1, r8
 8006cd4:	008a      	lsls	r2, r1, #2
 8006cd6:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8006cda:	f7f9 ff65 	bl	8000ba8 <__aeabi_uldivmod>
 8006cde:	4602      	mov	r2, r0
 8006ce0:	460b      	mov	r3, r1
 8006ce2:	4b3b      	ldr	r3, [pc, #236]	; (8006dd0 <LL_USART_SetBaudRate+0x454>)
 8006ce4:	fba3 1302 	umull	r1, r3, r3, r2
 8006ce8:	095b      	lsrs	r3, r3, #5
 8006cea:	2164      	movs	r1, #100	; 0x64
 8006cec:	fb01 f303 	mul.w	r3, r1, r3
 8006cf0:	1ad3      	subs	r3, r2, r3
 8006cf2:	011b      	lsls	r3, r3, #4
 8006cf4:	3332      	adds	r3, #50	; 0x32
 8006cf6:	4a36      	ldr	r2, [pc, #216]	; (8006dd0 <LL_USART_SetBaudRate+0x454>)
 8006cf8:	fba2 2303 	umull	r2, r3, r2, r3
 8006cfc:	095b      	lsrs	r3, r3, #5
 8006cfe:	b29b      	uxth	r3, r3
 8006d00:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006d04:	b29b      	uxth	r3, r3
 8006d06:	4423      	add	r3, r4
 8006d08:	b29c      	uxth	r4, r3
 8006d0a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006d0e:	2200      	movs	r2, #0
 8006d10:	67bb      	str	r3, [r7, #120]	; 0x78
 8006d12:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006d14:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006d18:	4642      	mov	r2, r8
 8006d1a:	464b      	mov	r3, r9
 8006d1c:	1891      	adds	r1, r2, r2
 8006d1e:	60b9      	str	r1, [r7, #8]
 8006d20:	415b      	adcs	r3, r3
 8006d22:	60fb      	str	r3, [r7, #12]
 8006d24:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006d28:	4641      	mov	r1, r8
 8006d2a:	1851      	adds	r1, r2, r1
 8006d2c:	6039      	str	r1, [r7, #0]
 8006d2e:	4649      	mov	r1, r9
 8006d30:	414b      	adcs	r3, r1
 8006d32:	607b      	str	r3, [r7, #4]
 8006d34:	f04f 0200 	mov.w	r2, #0
 8006d38:	f04f 0300 	mov.w	r3, #0
 8006d3c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006d40:	4659      	mov	r1, fp
 8006d42:	00cb      	lsls	r3, r1, #3
 8006d44:	4651      	mov	r1, sl
 8006d46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006d4a:	4651      	mov	r1, sl
 8006d4c:	00ca      	lsls	r2, r1, #3
 8006d4e:	4610      	mov	r0, r2
 8006d50:	4619      	mov	r1, r3
 8006d52:	4603      	mov	r3, r0
 8006d54:	4642      	mov	r2, r8
 8006d56:	189b      	adds	r3, r3, r2
 8006d58:	673b      	str	r3, [r7, #112]	; 0x70
 8006d5a:	464b      	mov	r3, r9
 8006d5c:	460a      	mov	r2, r1
 8006d5e:	eb42 0303 	adc.w	r3, r2, r3
 8006d62:	677b      	str	r3, [r7, #116]	; 0x74
 8006d64:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006d68:	2200      	movs	r2, #0
 8006d6a:	66bb      	str	r3, [r7, #104]	; 0x68
 8006d6c:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006d6e:	f04f 0200 	mov.w	r2, #0
 8006d72:	f04f 0300 	mov.w	r3, #0
 8006d76:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	; 0x68
 8006d7a:	4649      	mov	r1, r9
 8006d7c:	008b      	lsls	r3, r1, #2
 8006d7e:	4641      	mov	r1, r8
 8006d80:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006d84:	4641      	mov	r1, r8
 8006d86:	008a      	lsls	r2, r1, #2
 8006d88:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8006d8c:	f7f9 ff0c 	bl	8000ba8 <__aeabi_uldivmod>
 8006d90:	4602      	mov	r2, r0
 8006d92:	460b      	mov	r3, r1
 8006d94:	4b0e      	ldr	r3, [pc, #56]	; (8006dd0 <LL_USART_SetBaudRate+0x454>)
 8006d96:	fba3 1302 	umull	r1, r3, r3, r2
 8006d9a:	095b      	lsrs	r3, r3, #5
 8006d9c:	2164      	movs	r1, #100	; 0x64
 8006d9e:	fb01 f303 	mul.w	r3, r1, r3
 8006da2:	1ad3      	subs	r3, r2, r3
 8006da4:	011b      	lsls	r3, r3, #4
 8006da6:	3332      	adds	r3, #50	; 0x32
 8006da8:	4a09      	ldr	r2, [pc, #36]	; (8006dd0 <LL_USART_SetBaudRate+0x454>)
 8006daa:	fba2 2303 	umull	r2, r3, r2, r3
 8006dae:	095b      	lsrs	r3, r3, #5
 8006db0:	b29b      	uxth	r3, r3
 8006db2:	f003 030f 	and.w	r3, r3, #15
 8006db6:	b29b      	uxth	r3, r3
 8006db8:	4423      	add	r3, r4
 8006dba:	b29b      	uxth	r3, r3
 8006dbc:	461a      	mov	r2, r3
 8006dbe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006dc2:	609a      	str	r2, [r3, #8]
}
 8006dc4:	bf00      	nop
 8006dc6:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006dd0:	51eb851f 	.word	0x51eb851f

08006dd4 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b088      	sub	sp, #32
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
 8006ddc:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8006dde:	2301      	movs	r3, #1
 8006de0:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8006de2:	2300      	movs	r3, #0
 8006de4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8006de6:	6878      	ldr	r0, [r7, #4]
 8006de8:	f7ff fd8e 	bl	8006908 <LL_USART_IsEnabled>
 8006dec:	4603      	mov	r3, r0
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d15e      	bne.n	8006eb0 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	68db      	ldr	r3, [r3, #12]
 8006df6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006dfa:	f023 030c 	bic.w	r3, r3, #12
 8006dfe:	683a      	ldr	r2, [r7, #0]
 8006e00:	6851      	ldr	r1, [r2, #4]
 8006e02:	683a      	ldr	r2, [r7, #0]
 8006e04:	68d2      	ldr	r2, [r2, #12]
 8006e06:	4311      	orrs	r1, r2
 8006e08:	683a      	ldr	r2, [r7, #0]
 8006e0a:	6912      	ldr	r2, [r2, #16]
 8006e0c:	4311      	orrs	r1, r2
 8006e0e:	683a      	ldr	r2, [r7, #0]
 8006e10:	6992      	ldr	r2, [r2, #24]
 8006e12:	430a      	orrs	r2, r1
 8006e14:	431a      	orrs	r2, r3
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	689b      	ldr	r3, [r3, #8]
 8006e1e:	4619      	mov	r1, r3
 8006e20:	6878      	ldr	r0, [r7, #4]
 8006e22:	f7ff fd85 	bl	8006930 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	695b      	ldr	r3, [r3, #20]
 8006e2a:	4619      	mov	r1, r3
 8006e2c:	6878      	ldr	r0, [r7, #4]
 8006e2e:	f7ff fd92 	bl	8006956 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8006e32:	f107 0308 	add.w	r3, r7, #8
 8006e36:	4618      	mov	r0, r3
 8006e38:	f7ff f934 	bl	80060a4 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	4a1f      	ldr	r2, [pc, #124]	; (8006ebc <LL_USART_Init+0xe8>)
 8006e40:	4293      	cmp	r3, r2
 8006e42:	d102      	bne.n	8006e4a <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8006e44:	697b      	ldr	r3, [r7, #20]
 8006e46:	61bb      	str	r3, [r7, #24]
 8006e48:	e021      	b.n	8006e8e <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	4a1c      	ldr	r2, [pc, #112]	; (8006ec0 <LL_USART_Init+0xec>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	d102      	bne.n	8006e58 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8006e52:	693b      	ldr	r3, [r7, #16]
 8006e54:	61bb      	str	r3, [r7, #24]
 8006e56:	e01a      	b.n	8006e8e <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	4a1a      	ldr	r2, [pc, #104]	; (8006ec4 <LL_USART_Init+0xf0>)
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	d102      	bne.n	8006e66 <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8006e60:	693b      	ldr	r3, [r7, #16]
 8006e62:	61bb      	str	r3, [r7, #24]
 8006e64:	e013      	b.n	8006e8e <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	4a17      	ldr	r2, [pc, #92]	; (8006ec8 <LL_USART_Init+0xf4>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d102      	bne.n	8006e74 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8006e6e:	697b      	ldr	r3, [r7, #20]
 8006e70:	61bb      	str	r3, [r7, #24]
 8006e72:	e00c      	b.n	8006e8e <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	4a15      	ldr	r2, [pc, #84]	; (8006ecc <LL_USART_Init+0xf8>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d102      	bne.n	8006e82 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8006e7c:	693b      	ldr	r3, [r7, #16]
 8006e7e:	61bb      	str	r3, [r7, #24]
 8006e80:	e005      	b.n	8006e8e <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	4a12      	ldr	r2, [pc, #72]	; (8006ed0 <LL_USART_Init+0xfc>)
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d101      	bne.n	8006e8e <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8006e8a:	693b      	ldr	r3, [r7, #16]
 8006e8c:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8006e8e:	69bb      	ldr	r3, [r7, #24]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d00d      	beq.n	8006eb0 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d009      	beq.n	8006eb0 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	699a      	ldr	r2, [r3, #24]
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	69b9      	ldr	r1, [r7, #24]
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f7ff fd66 	bl	800697c <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8006eb0:	7ffb      	ldrb	r3, [r7, #31]
}
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	3720      	adds	r7, #32
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	bd80      	pop	{r7, pc}
 8006eba:	bf00      	nop
 8006ebc:	40011000 	.word	0x40011000
 8006ec0:	40004400 	.word	0x40004400
 8006ec4:	40004800 	.word	0x40004800
 8006ec8:	40011400 	.word	0x40011400
 8006ecc:	40004c00 	.word	0x40004c00
 8006ed0:	40005000 	.word	0x40005000

08006ed4 <__errno>:
 8006ed4:	4b01      	ldr	r3, [pc, #4]	; (8006edc <__errno+0x8>)
 8006ed6:	6818      	ldr	r0, [r3, #0]
 8006ed8:	4770      	bx	lr
 8006eda:	bf00      	nop
 8006edc:	2000000c 	.word	0x2000000c

08006ee0 <__libc_init_array>:
 8006ee0:	b570      	push	{r4, r5, r6, lr}
 8006ee2:	4d0d      	ldr	r5, [pc, #52]	; (8006f18 <__libc_init_array+0x38>)
 8006ee4:	4c0d      	ldr	r4, [pc, #52]	; (8006f1c <__libc_init_array+0x3c>)
 8006ee6:	1b64      	subs	r4, r4, r5
 8006ee8:	10a4      	asrs	r4, r4, #2
 8006eea:	2600      	movs	r6, #0
 8006eec:	42a6      	cmp	r6, r4
 8006eee:	d109      	bne.n	8006f04 <__libc_init_array+0x24>
 8006ef0:	4d0b      	ldr	r5, [pc, #44]	; (8006f20 <__libc_init_array+0x40>)
 8006ef2:	4c0c      	ldr	r4, [pc, #48]	; (8006f24 <__libc_init_array+0x44>)
 8006ef4:	f002 fdc2 	bl	8009a7c <_init>
 8006ef8:	1b64      	subs	r4, r4, r5
 8006efa:	10a4      	asrs	r4, r4, #2
 8006efc:	2600      	movs	r6, #0
 8006efe:	42a6      	cmp	r6, r4
 8006f00:	d105      	bne.n	8006f0e <__libc_init_array+0x2e>
 8006f02:	bd70      	pop	{r4, r5, r6, pc}
 8006f04:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f08:	4798      	blx	r3
 8006f0a:	3601      	adds	r6, #1
 8006f0c:	e7ee      	b.n	8006eec <__libc_init_array+0xc>
 8006f0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f12:	4798      	blx	r3
 8006f14:	3601      	adds	r6, #1
 8006f16:	e7f2      	b.n	8006efe <__libc_init_array+0x1e>
 8006f18:	0800a26c 	.word	0x0800a26c
 8006f1c:	0800a26c 	.word	0x0800a26c
 8006f20:	0800a26c 	.word	0x0800a26c
 8006f24:	0800a270 	.word	0x0800a270

08006f28 <memset>:
 8006f28:	4402      	add	r2, r0
 8006f2a:	4603      	mov	r3, r0
 8006f2c:	4293      	cmp	r3, r2
 8006f2e:	d100      	bne.n	8006f32 <memset+0xa>
 8006f30:	4770      	bx	lr
 8006f32:	f803 1b01 	strb.w	r1, [r3], #1
 8006f36:	e7f9      	b.n	8006f2c <memset+0x4>

08006f38 <__cvt>:
 8006f38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f3c:	ec55 4b10 	vmov	r4, r5, d0
 8006f40:	2d00      	cmp	r5, #0
 8006f42:	460e      	mov	r6, r1
 8006f44:	4619      	mov	r1, r3
 8006f46:	462b      	mov	r3, r5
 8006f48:	bfbb      	ittet	lt
 8006f4a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006f4e:	461d      	movlt	r5, r3
 8006f50:	2300      	movge	r3, #0
 8006f52:	232d      	movlt	r3, #45	; 0x2d
 8006f54:	700b      	strb	r3, [r1, #0]
 8006f56:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f58:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006f5c:	4691      	mov	r9, r2
 8006f5e:	f023 0820 	bic.w	r8, r3, #32
 8006f62:	bfbc      	itt	lt
 8006f64:	4622      	movlt	r2, r4
 8006f66:	4614      	movlt	r4, r2
 8006f68:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006f6c:	d005      	beq.n	8006f7a <__cvt+0x42>
 8006f6e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006f72:	d100      	bne.n	8006f76 <__cvt+0x3e>
 8006f74:	3601      	adds	r6, #1
 8006f76:	2102      	movs	r1, #2
 8006f78:	e000      	b.n	8006f7c <__cvt+0x44>
 8006f7a:	2103      	movs	r1, #3
 8006f7c:	ab03      	add	r3, sp, #12
 8006f7e:	9301      	str	r3, [sp, #4]
 8006f80:	ab02      	add	r3, sp, #8
 8006f82:	9300      	str	r3, [sp, #0]
 8006f84:	ec45 4b10 	vmov	d0, r4, r5
 8006f88:	4653      	mov	r3, sl
 8006f8a:	4632      	mov	r2, r6
 8006f8c:	f000 fe18 	bl	8007bc0 <_dtoa_r>
 8006f90:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006f94:	4607      	mov	r7, r0
 8006f96:	d102      	bne.n	8006f9e <__cvt+0x66>
 8006f98:	f019 0f01 	tst.w	r9, #1
 8006f9c:	d022      	beq.n	8006fe4 <__cvt+0xac>
 8006f9e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006fa2:	eb07 0906 	add.w	r9, r7, r6
 8006fa6:	d110      	bne.n	8006fca <__cvt+0x92>
 8006fa8:	783b      	ldrb	r3, [r7, #0]
 8006faa:	2b30      	cmp	r3, #48	; 0x30
 8006fac:	d10a      	bne.n	8006fc4 <__cvt+0x8c>
 8006fae:	2200      	movs	r2, #0
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	4620      	mov	r0, r4
 8006fb4:	4629      	mov	r1, r5
 8006fb6:	f7f9 fd87 	bl	8000ac8 <__aeabi_dcmpeq>
 8006fba:	b918      	cbnz	r0, 8006fc4 <__cvt+0x8c>
 8006fbc:	f1c6 0601 	rsb	r6, r6, #1
 8006fc0:	f8ca 6000 	str.w	r6, [sl]
 8006fc4:	f8da 3000 	ldr.w	r3, [sl]
 8006fc8:	4499      	add	r9, r3
 8006fca:	2200      	movs	r2, #0
 8006fcc:	2300      	movs	r3, #0
 8006fce:	4620      	mov	r0, r4
 8006fd0:	4629      	mov	r1, r5
 8006fd2:	f7f9 fd79 	bl	8000ac8 <__aeabi_dcmpeq>
 8006fd6:	b108      	cbz	r0, 8006fdc <__cvt+0xa4>
 8006fd8:	f8cd 900c 	str.w	r9, [sp, #12]
 8006fdc:	2230      	movs	r2, #48	; 0x30
 8006fde:	9b03      	ldr	r3, [sp, #12]
 8006fe0:	454b      	cmp	r3, r9
 8006fe2:	d307      	bcc.n	8006ff4 <__cvt+0xbc>
 8006fe4:	9b03      	ldr	r3, [sp, #12]
 8006fe6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006fe8:	1bdb      	subs	r3, r3, r7
 8006fea:	4638      	mov	r0, r7
 8006fec:	6013      	str	r3, [r2, #0]
 8006fee:	b004      	add	sp, #16
 8006ff0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ff4:	1c59      	adds	r1, r3, #1
 8006ff6:	9103      	str	r1, [sp, #12]
 8006ff8:	701a      	strb	r2, [r3, #0]
 8006ffa:	e7f0      	b.n	8006fde <__cvt+0xa6>

08006ffc <__exponent>:
 8006ffc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006ffe:	4603      	mov	r3, r0
 8007000:	2900      	cmp	r1, #0
 8007002:	bfb8      	it	lt
 8007004:	4249      	neglt	r1, r1
 8007006:	f803 2b02 	strb.w	r2, [r3], #2
 800700a:	bfb4      	ite	lt
 800700c:	222d      	movlt	r2, #45	; 0x2d
 800700e:	222b      	movge	r2, #43	; 0x2b
 8007010:	2909      	cmp	r1, #9
 8007012:	7042      	strb	r2, [r0, #1]
 8007014:	dd2a      	ble.n	800706c <__exponent+0x70>
 8007016:	f10d 0407 	add.w	r4, sp, #7
 800701a:	46a4      	mov	ip, r4
 800701c:	270a      	movs	r7, #10
 800701e:	46a6      	mov	lr, r4
 8007020:	460a      	mov	r2, r1
 8007022:	fb91 f6f7 	sdiv	r6, r1, r7
 8007026:	fb07 1516 	mls	r5, r7, r6, r1
 800702a:	3530      	adds	r5, #48	; 0x30
 800702c:	2a63      	cmp	r2, #99	; 0x63
 800702e:	f104 34ff 	add.w	r4, r4, #4294967295
 8007032:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007036:	4631      	mov	r1, r6
 8007038:	dcf1      	bgt.n	800701e <__exponent+0x22>
 800703a:	3130      	adds	r1, #48	; 0x30
 800703c:	f1ae 0502 	sub.w	r5, lr, #2
 8007040:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007044:	1c44      	adds	r4, r0, #1
 8007046:	4629      	mov	r1, r5
 8007048:	4561      	cmp	r1, ip
 800704a:	d30a      	bcc.n	8007062 <__exponent+0x66>
 800704c:	f10d 0209 	add.w	r2, sp, #9
 8007050:	eba2 020e 	sub.w	r2, r2, lr
 8007054:	4565      	cmp	r5, ip
 8007056:	bf88      	it	hi
 8007058:	2200      	movhi	r2, #0
 800705a:	4413      	add	r3, r2
 800705c:	1a18      	subs	r0, r3, r0
 800705e:	b003      	add	sp, #12
 8007060:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007062:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007066:	f804 2f01 	strb.w	r2, [r4, #1]!
 800706a:	e7ed      	b.n	8007048 <__exponent+0x4c>
 800706c:	2330      	movs	r3, #48	; 0x30
 800706e:	3130      	adds	r1, #48	; 0x30
 8007070:	7083      	strb	r3, [r0, #2]
 8007072:	70c1      	strb	r1, [r0, #3]
 8007074:	1d03      	adds	r3, r0, #4
 8007076:	e7f1      	b.n	800705c <__exponent+0x60>

08007078 <_printf_float>:
 8007078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800707c:	ed2d 8b02 	vpush	{d8}
 8007080:	b08d      	sub	sp, #52	; 0x34
 8007082:	460c      	mov	r4, r1
 8007084:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007088:	4616      	mov	r6, r2
 800708a:	461f      	mov	r7, r3
 800708c:	4605      	mov	r5, r0
 800708e:	f001 fd3d 	bl	8008b0c <_localeconv_r>
 8007092:	f8d0 a000 	ldr.w	sl, [r0]
 8007096:	4650      	mov	r0, sl
 8007098:	f7f9 f89a 	bl	80001d0 <strlen>
 800709c:	2300      	movs	r3, #0
 800709e:	930a      	str	r3, [sp, #40]	; 0x28
 80070a0:	6823      	ldr	r3, [r4, #0]
 80070a2:	9305      	str	r3, [sp, #20]
 80070a4:	f8d8 3000 	ldr.w	r3, [r8]
 80070a8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80070ac:	3307      	adds	r3, #7
 80070ae:	f023 0307 	bic.w	r3, r3, #7
 80070b2:	f103 0208 	add.w	r2, r3, #8
 80070b6:	f8c8 2000 	str.w	r2, [r8]
 80070ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070be:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80070c2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80070c6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80070ca:	9307      	str	r3, [sp, #28]
 80070cc:	f8cd 8018 	str.w	r8, [sp, #24]
 80070d0:	ee08 0a10 	vmov	s16, r0
 80070d4:	4b9f      	ldr	r3, [pc, #636]	; (8007354 <_printf_float+0x2dc>)
 80070d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80070da:	f04f 32ff 	mov.w	r2, #4294967295
 80070de:	f7f9 fd25 	bl	8000b2c <__aeabi_dcmpun>
 80070e2:	bb88      	cbnz	r0, 8007148 <_printf_float+0xd0>
 80070e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80070e8:	4b9a      	ldr	r3, [pc, #616]	; (8007354 <_printf_float+0x2dc>)
 80070ea:	f04f 32ff 	mov.w	r2, #4294967295
 80070ee:	f7f9 fcff 	bl	8000af0 <__aeabi_dcmple>
 80070f2:	bb48      	cbnz	r0, 8007148 <_printf_float+0xd0>
 80070f4:	2200      	movs	r2, #0
 80070f6:	2300      	movs	r3, #0
 80070f8:	4640      	mov	r0, r8
 80070fa:	4649      	mov	r1, r9
 80070fc:	f7f9 fcee 	bl	8000adc <__aeabi_dcmplt>
 8007100:	b110      	cbz	r0, 8007108 <_printf_float+0x90>
 8007102:	232d      	movs	r3, #45	; 0x2d
 8007104:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007108:	4b93      	ldr	r3, [pc, #588]	; (8007358 <_printf_float+0x2e0>)
 800710a:	4894      	ldr	r0, [pc, #592]	; (800735c <_printf_float+0x2e4>)
 800710c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007110:	bf94      	ite	ls
 8007112:	4698      	movls	r8, r3
 8007114:	4680      	movhi	r8, r0
 8007116:	2303      	movs	r3, #3
 8007118:	6123      	str	r3, [r4, #16]
 800711a:	9b05      	ldr	r3, [sp, #20]
 800711c:	f023 0204 	bic.w	r2, r3, #4
 8007120:	6022      	str	r2, [r4, #0]
 8007122:	f04f 0900 	mov.w	r9, #0
 8007126:	9700      	str	r7, [sp, #0]
 8007128:	4633      	mov	r3, r6
 800712a:	aa0b      	add	r2, sp, #44	; 0x2c
 800712c:	4621      	mov	r1, r4
 800712e:	4628      	mov	r0, r5
 8007130:	f000 f9d8 	bl	80074e4 <_printf_common>
 8007134:	3001      	adds	r0, #1
 8007136:	f040 8090 	bne.w	800725a <_printf_float+0x1e2>
 800713a:	f04f 30ff 	mov.w	r0, #4294967295
 800713e:	b00d      	add	sp, #52	; 0x34
 8007140:	ecbd 8b02 	vpop	{d8}
 8007144:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007148:	4642      	mov	r2, r8
 800714a:	464b      	mov	r3, r9
 800714c:	4640      	mov	r0, r8
 800714e:	4649      	mov	r1, r9
 8007150:	f7f9 fcec 	bl	8000b2c <__aeabi_dcmpun>
 8007154:	b140      	cbz	r0, 8007168 <_printf_float+0xf0>
 8007156:	464b      	mov	r3, r9
 8007158:	2b00      	cmp	r3, #0
 800715a:	bfbc      	itt	lt
 800715c:	232d      	movlt	r3, #45	; 0x2d
 800715e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007162:	487f      	ldr	r0, [pc, #508]	; (8007360 <_printf_float+0x2e8>)
 8007164:	4b7f      	ldr	r3, [pc, #508]	; (8007364 <_printf_float+0x2ec>)
 8007166:	e7d1      	b.n	800710c <_printf_float+0x94>
 8007168:	6863      	ldr	r3, [r4, #4]
 800716a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800716e:	9206      	str	r2, [sp, #24]
 8007170:	1c5a      	adds	r2, r3, #1
 8007172:	d13f      	bne.n	80071f4 <_printf_float+0x17c>
 8007174:	2306      	movs	r3, #6
 8007176:	6063      	str	r3, [r4, #4]
 8007178:	9b05      	ldr	r3, [sp, #20]
 800717a:	6861      	ldr	r1, [r4, #4]
 800717c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007180:	2300      	movs	r3, #0
 8007182:	9303      	str	r3, [sp, #12]
 8007184:	ab0a      	add	r3, sp, #40	; 0x28
 8007186:	e9cd b301 	strd	fp, r3, [sp, #4]
 800718a:	ab09      	add	r3, sp, #36	; 0x24
 800718c:	ec49 8b10 	vmov	d0, r8, r9
 8007190:	9300      	str	r3, [sp, #0]
 8007192:	6022      	str	r2, [r4, #0]
 8007194:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007198:	4628      	mov	r0, r5
 800719a:	f7ff fecd 	bl	8006f38 <__cvt>
 800719e:	9b06      	ldr	r3, [sp, #24]
 80071a0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80071a2:	2b47      	cmp	r3, #71	; 0x47
 80071a4:	4680      	mov	r8, r0
 80071a6:	d108      	bne.n	80071ba <_printf_float+0x142>
 80071a8:	1cc8      	adds	r0, r1, #3
 80071aa:	db02      	blt.n	80071b2 <_printf_float+0x13a>
 80071ac:	6863      	ldr	r3, [r4, #4]
 80071ae:	4299      	cmp	r1, r3
 80071b0:	dd41      	ble.n	8007236 <_printf_float+0x1be>
 80071b2:	f1ab 0b02 	sub.w	fp, fp, #2
 80071b6:	fa5f fb8b 	uxtb.w	fp, fp
 80071ba:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80071be:	d820      	bhi.n	8007202 <_printf_float+0x18a>
 80071c0:	3901      	subs	r1, #1
 80071c2:	465a      	mov	r2, fp
 80071c4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80071c8:	9109      	str	r1, [sp, #36]	; 0x24
 80071ca:	f7ff ff17 	bl	8006ffc <__exponent>
 80071ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80071d0:	1813      	adds	r3, r2, r0
 80071d2:	2a01      	cmp	r2, #1
 80071d4:	4681      	mov	r9, r0
 80071d6:	6123      	str	r3, [r4, #16]
 80071d8:	dc02      	bgt.n	80071e0 <_printf_float+0x168>
 80071da:	6822      	ldr	r2, [r4, #0]
 80071dc:	07d2      	lsls	r2, r2, #31
 80071de:	d501      	bpl.n	80071e4 <_printf_float+0x16c>
 80071e0:	3301      	adds	r3, #1
 80071e2:	6123      	str	r3, [r4, #16]
 80071e4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d09c      	beq.n	8007126 <_printf_float+0xae>
 80071ec:	232d      	movs	r3, #45	; 0x2d
 80071ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80071f2:	e798      	b.n	8007126 <_printf_float+0xae>
 80071f4:	9a06      	ldr	r2, [sp, #24]
 80071f6:	2a47      	cmp	r2, #71	; 0x47
 80071f8:	d1be      	bne.n	8007178 <_printf_float+0x100>
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d1bc      	bne.n	8007178 <_printf_float+0x100>
 80071fe:	2301      	movs	r3, #1
 8007200:	e7b9      	b.n	8007176 <_printf_float+0xfe>
 8007202:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007206:	d118      	bne.n	800723a <_printf_float+0x1c2>
 8007208:	2900      	cmp	r1, #0
 800720a:	6863      	ldr	r3, [r4, #4]
 800720c:	dd0b      	ble.n	8007226 <_printf_float+0x1ae>
 800720e:	6121      	str	r1, [r4, #16]
 8007210:	b913      	cbnz	r3, 8007218 <_printf_float+0x1a0>
 8007212:	6822      	ldr	r2, [r4, #0]
 8007214:	07d0      	lsls	r0, r2, #31
 8007216:	d502      	bpl.n	800721e <_printf_float+0x1a6>
 8007218:	3301      	adds	r3, #1
 800721a:	440b      	add	r3, r1
 800721c:	6123      	str	r3, [r4, #16]
 800721e:	65a1      	str	r1, [r4, #88]	; 0x58
 8007220:	f04f 0900 	mov.w	r9, #0
 8007224:	e7de      	b.n	80071e4 <_printf_float+0x16c>
 8007226:	b913      	cbnz	r3, 800722e <_printf_float+0x1b6>
 8007228:	6822      	ldr	r2, [r4, #0]
 800722a:	07d2      	lsls	r2, r2, #31
 800722c:	d501      	bpl.n	8007232 <_printf_float+0x1ba>
 800722e:	3302      	adds	r3, #2
 8007230:	e7f4      	b.n	800721c <_printf_float+0x1a4>
 8007232:	2301      	movs	r3, #1
 8007234:	e7f2      	b.n	800721c <_printf_float+0x1a4>
 8007236:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800723a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800723c:	4299      	cmp	r1, r3
 800723e:	db05      	blt.n	800724c <_printf_float+0x1d4>
 8007240:	6823      	ldr	r3, [r4, #0]
 8007242:	6121      	str	r1, [r4, #16]
 8007244:	07d8      	lsls	r0, r3, #31
 8007246:	d5ea      	bpl.n	800721e <_printf_float+0x1a6>
 8007248:	1c4b      	adds	r3, r1, #1
 800724a:	e7e7      	b.n	800721c <_printf_float+0x1a4>
 800724c:	2900      	cmp	r1, #0
 800724e:	bfd4      	ite	le
 8007250:	f1c1 0202 	rsble	r2, r1, #2
 8007254:	2201      	movgt	r2, #1
 8007256:	4413      	add	r3, r2
 8007258:	e7e0      	b.n	800721c <_printf_float+0x1a4>
 800725a:	6823      	ldr	r3, [r4, #0]
 800725c:	055a      	lsls	r2, r3, #21
 800725e:	d407      	bmi.n	8007270 <_printf_float+0x1f8>
 8007260:	6923      	ldr	r3, [r4, #16]
 8007262:	4642      	mov	r2, r8
 8007264:	4631      	mov	r1, r6
 8007266:	4628      	mov	r0, r5
 8007268:	47b8      	blx	r7
 800726a:	3001      	adds	r0, #1
 800726c:	d12c      	bne.n	80072c8 <_printf_float+0x250>
 800726e:	e764      	b.n	800713a <_printf_float+0xc2>
 8007270:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007274:	f240 80e0 	bls.w	8007438 <_printf_float+0x3c0>
 8007278:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800727c:	2200      	movs	r2, #0
 800727e:	2300      	movs	r3, #0
 8007280:	f7f9 fc22 	bl	8000ac8 <__aeabi_dcmpeq>
 8007284:	2800      	cmp	r0, #0
 8007286:	d034      	beq.n	80072f2 <_printf_float+0x27a>
 8007288:	4a37      	ldr	r2, [pc, #220]	; (8007368 <_printf_float+0x2f0>)
 800728a:	2301      	movs	r3, #1
 800728c:	4631      	mov	r1, r6
 800728e:	4628      	mov	r0, r5
 8007290:	47b8      	blx	r7
 8007292:	3001      	adds	r0, #1
 8007294:	f43f af51 	beq.w	800713a <_printf_float+0xc2>
 8007298:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800729c:	429a      	cmp	r2, r3
 800729e:	db02      	blt.n	80072a6 <_printf_float+0x22e>
 80072a0:	6823      	ldr	r3, [r4, #0]
 80072a2:	07d8      	lsls	r0, r3, #31
 80072a4:	d510      	bpl.n	80072c8 <_printf_float+0x250>
 80072a6:	ee18 3a10 	vmov	r3, s16
 80072aa:	4652      	mov	r2, sl
 80072ac:	4631      	mov	r1, r6
 80072ae:	4628      	mov	r0, r5
 80072b0:	47b8      	blx	r7
 80072b2:	3001      	adds	r0, #1
 80072b4:	f43f af41 	beq.w	800713a <_printf_float+0xc2>
 80072b8:	f04f 0800 	mov.w	r8, #0
 80072bc:	f104 091a 	add.w	r9, r4, #26
 80072c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072c2:	3b01      	subs	r3, #1
 80072c4:	4543      	cmp	r3, r8
 80072c6:	dc09      	bgt.n	80072dc <_printf_float+0x264>
 80072c8:	6823      	ldr	r3, [r4, #0]
 80072ca:	079b      	lsls	r3, r3, #30
 80072cc:	f100 8105 	bmi.w	80074da <_printf_float+0x462>
 80072d0:	68e0      	ldr	r0, [r4, #12]
 80072d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80072d4:	4298      	cmp	r0, r3
 80072d6:	bfb8      	it	lt
 80072d8:	4618      	movlt	r0, r3
 80072da:	e730      	b.n	800713e <_printf_float+0xc6>
 80072dc:	2301      	movs	r3, #1
 80072de:	464a      	mov	r2, r9
 80072e0:	4631      	mov	r1, r6
 80072e2:	4628      	mov	r0, r5
 80072e4:	47b8      	blx	r7
 80072e6:	3001      	adds	r0, #1
 80072e8:	f43f af27 	beq.w	800713a <_printf_float+0xc2>
 80072ec:	f108 0801 	add.w	r8, r8, #1
 80072f0:	e7e6      	b.n	80072c0 <_printf_float+0x248>
 80072f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	dc39      	bgt.n	800736c <_printf_float+0x2f4>
 80072f8:	4a1b      	ldr	r2, [pc, #108]	; (8007368 <_printf_float+0x2f0>)
 80072fa:	2301      	movs	r3, #1
 80072fc:	4631      	mov	r1, r6
 80072fe:	4628      	mov	r0, r5
 8007300:	47b8      	blx	r7
 8007302:	3001      	adds	r0, #1
 8007304:	f43f af19 	beq.w	800713a <_printf_float+0xc2>
 8007308:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800730c:	4313      	orrs	r3, r2
 800730e:	d102      	bne.n	8007316 <_printf_float+0x29e>
 8007310:	6823      	ldr	r3, [r4, #0]
 8007312:	07d9      	lsls	r1, r3, #31
 8007314:	d5d8      	bpl.n	80072c8 <_printf_float+0x250>
 8007316:	ee18 3a10 	vmov	r3, s16
 800731a:	4652      	mov	r2, sl
 800731c:	4631      	mov	r1, r6
 800731e:	4628      	mov	r0, r5
 8007320:	47b8      	blx	r7
 8007322:	3001      	adds	r0, #1
 8007324:	f43f af09 	beq.w	800713a <_printf_float+0xc2>
 8007328:	f04f 0900 	mov.w	r9, #0
 800732c:	f104 0a1a 	add.w	sl, r4, #26
 8007330:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007332:	425b      	negs	r3, r3
 8007334:	454b      	cmp	r3, r9
 8007336:	dc01      	bgt.n	800733c <_printf_float+0x2c4>
 8007338:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800733a:	e792      	b.n	8007262 <_printf_float+0x1ea>
 800733c:	2301      	movs	r3, #1
 800733e:	4652      	mov	r2, sl
 8007340:	4631      	mov	r1, r6
 8007342:	4628      	mov	r0, r5
 8007344:	47b8      	blx	r7
 8007346:	3001      	adds	r0, #1
 8007348:	f43f aef7 	beq.w	800713a <_printf_float+0xc2>
 800734c:	f109 0901 	add.w	r9, r9, #1
 8007350:	e7ee      	b.n	8007330 <_printf_float+0x2b8>
 8007352:	bf00      	nop
 8007354:	7fefffff 	.word	0x7fefffff
 8007358:	08009e90 	.word	0x08009e90
 800735c:	08009e94 	.word	0x08009e94
 8007360:	08009e9c 	.word	0x08009e9c
 8007364:	08009e98 	.word	0x08009e98
 8007368:	08009ea0 	.word	0x08009ea0
 800736c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800736e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007370:	429a      	cmp	r2, r3
 8007372:	bfa8      	it	ge
 8007374:	461a      	movge	r2, r3
 8007376:	2a00      	cmp	r2, #0
 8007378:	4691      	mov	r9, r2
 800737a:	dc37      	bgt.n	80073ec <_printf_float+0x374>
 800737c:	f04f 0b00 	mov.w	fp, #0
 8007380:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007384:	f104 021a 	add.w	r2, r4, #26
 8007388:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800738a:	9305      	str	r3, [sp, #20]
 800738c:	eba3 0309 	sub.w	r3, r3, r9
 8007390:	455b      	cmp	r3, fp
 8007392:	dc33      	bgt.n	80073fc <_printf_float+0x384>
 8007394:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007398:	429a      	cmp	r2, r3
 800739a:	db3b      	blt.n	8007414 <_printf_float+0x39c>
 800739c:	6823      	ldr	r3, [r4, #0]
 800739e:	07da      	lsls	r2, r3, #31
 80073a0:	d438      	bmi.n	8007414 <_printf_float+0x39c>
 80073a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073a4:	9a05      	ldr	r2, [sp, #20]
 80073a6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80073a8:	1a9a      	subs	r2, r3, r2
 80073aa:	eba3 0901 	sub.w	r9, r3, r1
 80073ae:	4591      	cmp	r9, r2
 80073b0:	bfa8      	it	ge
 80073b2:	4691      	movge	r9, r2
 80073b4:	f1b9 0f00 	cmp.w	r9, #0
 80073b8:	dc35      	bgt.n	8007426 <_printf_float+0x3ae>
 80073ba:	f04f 0800 	mov.w	r8, #0
 80073be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80073c2:	f104 0a1a 	add.w	sl, r4, #26
 80073c6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80073ca:	1a9b      	subs	r3, r3, r2
 80073cc:	eba3 0309 	sub.w	r3, r3, r9
 80073d0:	4543      	cmp	r3, r8
 80073d2:	f77f af79 	ble.w	80072c8 <_printf_float+0x250>
 80073d6:	2301      	movs	r3, #1
 80073d8:	4652      	mov	r2, sl
 80073da:	4631      	mov	r1, r6
 80073dc:	4628      	mov	r0, r5
 80073de:	47b8      	blx	r7
 80073e0:	3001      	adds	r0, #1
 80073e2:	f43f aeaa 	beq.w	800713a <_printf_float+0xc2>
 80073e6:	f108 0801 	add.w	r8, r8, #1
 80073ea:	e7ec      	b.n	80073c6 <_printf_float+0x34e>
 80073ec:	4613      	mov	r3, r2
 80073ee:	4631      	mov	r1, r6
 80073f0:	4642      	mov	r2, r8
 80073f2:	4628      	mov	r0, r5
 80073f4:	47b8      	blx	r7
 80073f6:	3001      	adds	r0, #1
 80073f8:	d1c0      	bne.n	800737c <_printf_float+0x304>
 80073fa:	e69e      	b.n	800713a <_printf_float+0xc2>
 80073fc:	2301      	movs	r3, #1
 80073fe:	4631      	mov	r1, r6
 8007400:	4628      	mov	r0, r5
 8007402:	9205      	str	r2, [sp, #20]
 8007404:	47b8      	blx	r7
 8007406:	3001      	adds	r0, #1
 8007408:	f43f ae97 	beq.w	800713a <_printf_float+0xc2>
 800740c:	9a05      	ldr	r2, [sp, #20]
 800740e:	f10b 0b01 	add.w	fp, fp, #1
 8007412:	e7b9      	b.n	8007388 <_printf_float+0x310>
 8007414:	ee18 3a10 	vmov	r3, s16
 8007418:	4652      	mov	r2, sl
 800741a:	4631      	mov	r1, r6
 800741c:	4628      	mov	r0, r5
 800741e:	47b8      	blx	r7
 8007420:	3001      	adds	r0, #1
 8007422:	d1be      	bne.n	80073a2 <_printf_float+0x32a>
 8007424:	e689      	b.n	800713a <_printf_float+0xc2>
 8007426:	9a05      	ldr	r2, [sp, #20]
 8007428:	464b      	mov	r3, r9
 800742a:	4442      	add	r2, r8
 800742c:	4631      	mov	r1, r6
 800742e:	4628      	mov	r0, r5
 8007430:	47b8      	blx	r7
 8007432:	3001      	adds	r0, #1
 8007434:	d1c1      	bne.n	80073ba <_printf_float+0x342>
 8007436:	e680      	b.n	800713a <_printf_float+0xc2>
 8007438:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800743a:	2a01      	cmp	r2, #1
 800743c:	dc01      	bgt.n	8007442 <_printf_float+0x3ca>
 800743e:	07db      	lsls	r3, r3, #31
 8007440:	d538      	bpl.n	80074b4 <_printf_float+0x43c>
 8007442:	2301      	movs	r3, #1
 8007444:	4642      	mov	r2, r8
 8007446:	4631      	mov	r1, r6
 8007448:	4628      	mov	r0, r5
 800744a:	47b8      	blx	r7
 800744c:	3001      	adds	r0, #1
 800744e:	f43f ae74 	beq.w	800713a <_printf_float+0xc2>
 8007452:	ee18 3a10 	vmov	r3, s16
 8007456:	4652      	mov	r2, sl
 8007458:	4631      	mov	r1, r6
 800745a:	4628      	mov	r0, r5
 800745c:	47b8      	blx	r7
 800745e:	3001      	adds	r0, #1
 8007460:	f43f ae6b 	beq.w	800713a <_printf_float+0xc2>
 8007464:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007468:	2200      	movs	r2, #0
 800746a:	2300      	movs	r3, #0
 800746c:	f7f9 fb2c 	bl	8000ac8 <__aeabi_dcmpeq>
 8007470:	b9d8      	cbnz	r0, 80074aa <_printf_float+0x432>
 8007472:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007474:	f108 0201 	add.w	r2, r8, #1
 8007478:	3b01      	subs	r3, #1
 800747a:	4631      	mov	r1, r6
 800747c:	4628      	mov	r0, r5
 800747e:	47b8      	blx	r7
 8007480:	3001      	adds	r0, #1
 8007482:	d10e      	bne.n	80074a2 <_printf_float+0x42a>
 8007484:	e659      	b.n	800713a <_printf_float+0xc2>
 8007486:	2301      	movs	r3, #1
 8007488:	4652      	mov	r2, sl
 800748a:	4631      	mov	r1, r6
 800748c:	4628      	mov	r0, r5
 800748e:	47b8      	blx	r7
 8007490:	3001      	adds	r0, #1
 8007492:	f43f ae52 	beq.w	800713a <_printf_float+0xc2>
 8007496:	f108 0801 	add.w	r8, r8, #1
 800749a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800749c:	3b01      	subs	r3, #1
 800749e:	4543      	cmp	r3, r8
 80074a0:	dcf1      	bgt.n	8007486 <_printf_float+0x40e>
 80074a2:	464b      	mov	r3, r9
 80074a4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80074a8:	e6dc      	b.n	8007264 <_printf_float+0x1ec>
 80074aa:	f04f 0800 	mov.w	r8, #0
 80074ae:	f104 0a1a 	add.w	sl, r4, #26
 80074b2:	e7f2      	b.n	800749a <_printf_float+0x422>
 80074b4:	2301      	movs	r3, #1
 80074b6:	4642      	mov	r2, r8
 80074b8:	e7df      	b.n	800747a <_printf_float+0x402>
 80074ba:	2301      	movs	r3, #1
 80074bc:	464a      	mov	r2, r9
 80074be:	4631      	mov	r1, r6
 80074c0:	4628      	mov	r0, r5
 80074c2:	47b8      	blx	r7
 80074c4:	3001      	adds	r0, #1
 80074c6:	f43f ae38 	beq.w	800713a <_printf_float+0xc2>
 80074ca:	f108 0801 	add.w	r8, r8, #1
 80074ce:	68e3      	ldr	r3, [r4, #12]
 80074d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80074d2:	1a5b      	subs	r3, r3, r1
 80074d4:	4543      	cmp	r3, r8
 80074d6:	dcf0      	bgt.n	80074ba <_printf_float+0x442>
 80074d8:	e6fa      	b.n	80072d0 <_printf_float+0x258>
 80074da:	f04f 0800 	mov.w	r8, #0
 80074de:	f104 0919 	add.w	r9, r4, #25
 80074e2:	e7f4      	b.n	80074ce <_printf_float+0x456>

080074e4 <_printf_common>:
 80074e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074e8:	4616      	mov	r6, r2
 80074ea:	4699      	mov	r9, r3
 80074ec:	688a      	ldr	r2, [r1, #8]
 80074ee:	690b      	ldr	r3, [r1, #16]
 80074f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80074f4:	4293      	cmp	r3, r2
 80074f6:	bfb8      	it	lt
 80074f8:	4613      	movlt	r3, r2
 80074fa:	6033      	str	r3, [r6, #0]
 80074fc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007500:	4607      	mov	r7, r0
 8007502:	460c      	mov	r4, r1
 8007504:	b10a      	cbz	r2, 800750a <_printf_common+0x26>
 8007506:	3301      	adds	r3, #1
 8007508:	6033      	str	r3, [r6, #0]
 800750a:	6823      	ldr	r3, [r4, #0]
 800750c:	0699      	lsls	r1, r3, #26
 800750e:	bf42      	ittt	mi
 8007510:	6833      	ldrmi	r3, [r6, #0]
 8007512:	3302      	addmi	r3, #2
 8007514:	6033      	strmi	r3, [r6, #0]
 8007516:	6825      	ldr	r5, [r4, #0]
 8007518:	f015 0506 	ands.w	r5, r5, #6
 800751c:	d106      	bne.n	800752c <_printf_common+0x48>
 800751e:	f104 0a19 	add.w	sl, r4, #25
 8007522:	68e3      	ldr	r3, [r4, #12]
 8007524:	6832      	ldr	r2, [r6, #0]
 8007526:	1a9b      	subs	r3, r3, r2
 8007528:	42ab      	cmp	r3, r5
 800752a:	dc26      	bgt.n	800757a <_printf_common+0x96>
 800752c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007530:	1e13      	subs	r3, r2, #0
 8007532:	6822      	ldr	r2, [r4, #0]
 8007534:	bf18      	it	ne
 8007536:	2301      	movne	r3, #1
 8007538:	0692      	lsls	r2, r2, #26
 800753a:	d42b      	bmi.n	8007594 <_printf_common+0xb0>
 800753c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007540:	4649      	mov	r1, r9
 8007542:	4638      	mov	r0, r7
 8007544:	47c0      	blx	r8
 8007546:	3001      	adds	r0, #1
 8007548:	d01e      	beq.n	8007588 <_printf_common+0xa4>
 800754a:	6823      	ldr	r3, [r4, #0]
 800754c:	68e5      	ldr	r5, [r4, #12]
 800754e:	6832      	ldr	r2, [r6, #0]
 8007550:	f003 0306 	and.w	r3, r3, #6
 8007554:	2b04      	cmp	r3, #4
 8007556:	bf08      	it	eq
 8007558:	1aad      	subeq	r5, r5, r2
 800755a:	68a3      	ldr	r3, [r4, #8]
 800755c:	6922      	ldr	r2, [r4, #16]
 800755e:	bf0c      	ite	eq
 8007560:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007564:	2500      	movne	r5, #0
 8007566:	4293      	cmp	r3, r2
 8007568:	bfc4      	itt	gt
 800756a:	1a9b      	subgt	r3, r3, r2
 800756c:	18ed      	addgt	r5, r5, r3
 800756e:	2600      	movs	r6, #0
 8007570:	341a      	adds	r4, #26
 8007572:	42b5      	cmp	r5, r6
 8007574:	d11a      	bne.n	80075ac <_printf_common+0xc8>
 8007576:	2000      	movs	r0, #0
 8007578:	e008      	b.n	800758c <_printf_common+0xa8>
 800757a:	2301      	movs	r3, #1
 800757c:	4652      	mov	r2, sl
 800757e:	4649      	mov	r1, r9
 8007580:	4638      	mov	r0, r7
 8007582:	47c0      	blx	r8
 8007584:	3001      	adds	r0, #1
 8007586:	d103      	bne.n	8007590 <_printf_common+0xac>
 8007588:	f04f 30ff 	mov.w	r0, #4294967295
 800758c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007590:	3501      	adds	r5, #1
 8007592:	e7c6      	b.n	8007522 <_printf_common+0x3e>
 8007594:	18e1      	adds	r1, r4, r3
 8007596:	1c5a      	adds	r2, r3, #1
 8007598:	2030      	movs	r0, #48	; 0x30
 800759a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800759e:	4422      	add	r2, r4
 80075a0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80075a4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80075a8:	3302      	adds	r3, #2
 80075aa:	e7c7      	b.n	800753c <_printf_common+0x58>
 80075ac:	2301      	movs	r3, #1
 80075ae:	4622      	mov	r2, r4
 80075b0:	4649      	mov	r1, r9
 80075b2:	4638      	mov	r0, r7
 80075b4:	47c0      	blx	r8
 80075b6:	3001      	adds	r0, #1
 80075b8:	d0e6      	beq.n	8007588 <_printf_common+0xa4>
 80075ba:	3601      	adds	r6, #1
 80075bc:	e7d9      	b.n	8007572 <_printf_common+0x8e>
	...

080075c0 <_printf_i>:
 80075c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80075c4:	7e0f      	ldrb	r7, [r1, #24]
 80075c6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80075c8:	2f78      	cmp	r7, #120	; 0x78
 80075ca:	4691      	mov	r9, r2
 80075cc:	4680      	mov	r8, r0
 80075ce:	460c      	mov	r4, r1
 80075d0:	469a      	mov	sl, r3
 80075d2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80075d6:	d807      	bhi.n	80075e8 <_printf_i+0x28>
 80075d8:	2f62      	cmp	r7, #98	; 0x62
 80075da:	d80a      	bhi.n	80075f2 <_printf_i+0x32>
 80075dc:	2f00      	cmp	r7, #0
 80075de:	f000 80d8 	beq.w	8007792 <_printf_i+0x1d2>
 80075e2:	2f58      	cmp	r7, #88	; 0x58
 80075e4:	f000 80a3 	beq.w	800772e <_printf_i+0x16e>
 80075e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80075ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80075f0:	e03a      	b.n	8007668 <_printf_i+0xa8>
 80075f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80075f6:	2b15      	cmp	r3, #21
 80075f8:	d8f6      	bhi.n	80075e8 <_printf_i+0x28>
 80075fa:	a101      	add	r1, pc, #4	; (adr r1, 8007600 <_printf_i+0x40>)
 80075fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007600:	08007659 	.word	0x08007659
 8007604:	0800766d 	.word	0x0800766d
 8007608:	080075e9 	.word	0x080075e9
 800760c:	080075e9 	.word	0x080075e9
 8007610:	080075e9 	.word	0x080075e9
 8007614:	080075e9 	.word	0x080075e9
 8007618:	0800766d 	.word	0x0800766d
 800761c:	080075e9 	.word	0x080075e9
 8007620:	080075e9 	.word	0x080075e9
 8007624:	080075e9 	.word	0x080075e9
 8007628:	080075e9 	.word	0x080075e9
 800762c:	08007779 	.word	0x08007779
 8007630:	0800769d 	.word	0x0800769d
 8007634:	0800775b 	.word	0x0800775b
 8007638:	080075e9 	.word	0x080075e9
 800763c:	080075e9 	.word	0x080075e9
 8007640:	0800779b 	.word	0x0800779b
 8007644:	080075e9 	.word	0x080075e9
 8007648:	0800769d 	.word	0x0800769d
 800764c:	080075e9 	.word	0x080075e9
 8007650:	080075e9 	.word	0x080075e9
 8007654:	08007763 	.word	0x08007763
 8007658:	682b      	ldr	r3, [r5, #0]
 800765a:	1d1a      	adds	r2, r3, #4
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	602a      	str	r2, [r5, #0]
 8007660:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007664:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007668:	2301      	movs	r3, #1
 800766a:	e0a3      	b.n	80077b4 <_printf_i+0x1f4>
 800766c:	6820      	ldr	r0, [r4, #0]
 800766e:	6829      	ldr	r1, [r5, #0]
 8007670:	0606      	lsls	r6, r0, #24
 8007672:	f101 0304 	add.w	r3, r1, #4
 8007676:	d50a      	bpl.n	800768e <_printf_i+0xce>
 8007678:	680e      	ldr	r6, [r1, #0]
 800767a:	602b      	str	r3, [r5, #0]
 800767c:	2e00      	cmp	r6, #0
 800767e:	da03      	bge.n	8007688 <_printf_i+0xc8>
 8007680:	232d      	movs	r3, #45	; 0x2d
 8007682:	4276      	negs	r6, r6
 8007684:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007688:	485e      	ldr	r0, [pc, #376]	; (8007804 <_printf_i+0x244>)
 800768a:	230a      	movs	r3, #10
 800768c:	e019      	b.n	80076c2 <_printf_i+0x102>
 800768e:	680e      	ldr	r6, [r1, #0]
 8007690:	602b      	str	r3, [r5, #0]
 8007692:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007696:	bf18      	it	ne
 8007698:	b236      	sxthne	r6, r6
 800769a:	e7ef      	b.n	800767c <_printf_i+0xbc>
 800769c:	682b      	ldr	r3, [r5, #0]
 800769e:	6820      	ldr	r0, [r4, #0]
 80076a0:	1d19      	adds	r1, r3, #4
 80076a2:	6029      	str	r1, [r5, #0]
 80076a4:	0601      	lsls	r1, r0, #24
 80076a6:	d501      	bpl.n	80076ac <_printf_i+0xec>
 80076a8:	681e      	ldr	r6, [r3, #0]
 80076aa:	e002      	b.n	80076b2 <_printf_i+0xf2>
 80076ac:	0646      	lsls	r6, r0, #25
 80076ae:	d5fb      	bpl.n	80076a8 <_printf_i+0xe8>
 80076b0:	881e      	ldrh	r6, [r3, #0]
 80076b2:	4854      	ldr	r0, [pc, #336]	; (8007804 <_printf_i+0x244>)
 80076b4:	2f6f      	cmp	r7, #111	; 0x6f
 80076b6:	bf0c      	ite	eq
 80076b8:	2308      	moveq	r3, #8
 80076ba:	230a      	movne	r3, #10
 80076bc:	2100      	movs	r1, #0
 80076be:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80076c2:	6865      	ldr	r5, [r4, #4]
 80076c4:	60a5      	str	r5, [r4, #8]
 80076c6:	2d00      	cmp	r5, #0
 80076c8:	bfa2      	ittt	ge
 80076ca:	6821      	ldrge	r1, [r4, #0]
 80076cc:	f021 0104 	bicge.w	r1, r1, #4
 80076d0:	6021      	strge	r1, [r4, #0]
 80076d2:	b90e      	cbnz	r6, 80076d8 <_printf_i+0x118>
 80076d4:	2d00      	cmp	r5, #0
 80076d6:	d04d      	beq.n	8007774 <_printf_i+0x1b4>
 80076d8:	4615      	mov	r5, r2
 80076da:	fbb6 f1f3 	udiv	r1, r6, r3
 80076de:	fb03 6711 	mls	r7, r3, r1, r6
 80076e2:	5dc7      	ldrb	r7, [r0, r7]
 80076e4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80076e8:	4637      	mov	r7, r6
 80076ea:	42bb      	cmp	r3, r7
 80076ec:	460e      	mov	r6, r1
 80076ee:	d9f4      	bls.n	80076da <_printf_i+0x11a>
 80076f0:	2b08      	cmp	r3, #8
 80076f2:	d10b      	bne.n	800770c <_printf_i+0x14c>
 80076f4:	6823      	ldr	r3, [r4, #0]
 80076f6:	07de      	lsls	r6, r3, #31
 80076f8:	d508      	bpl.n	800770c <_printf_i+0x14c>
 80076fa:	6923      	ldr	r3, [r4, #16]
 80076fc:	6861      	ldr	r1, [r4, #4]
 80076fe:	4299      	cmp	r1, r3
 8007700:	bfde      	ittt	le
 8007702:	2330      	movle	r3, #48	; 0x30
 8007704:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007708:	f105 35ff 	addle.w	r5, r5, #4294967295
 800770c:	1b52      	subs	r2, r2, r5
 800770e:	6122      	str	r2, [r4, #16]
 8007710:	f8cd a000 	str.w	sl, [sp]
 8007714:	464b      	mov	r3, r9
 8007716:	aa03      	add	r2, sp, #12
 8007718:	4621      	mov	r1, r4
 800771a:	4640      	mov	r0, r8
 800771c:	f7ff fee2 	bl	80074e4 <_printf_common>
 8007720:	3001      	adds	r0, #1
 8007722:	d14c      	bne.n	80077be <_printf_i+0x1fe>
 8007724:	f04f 30ff 	mov.w	r0, #4294967295
 8007728:	b004      	add	sp, #16
 800772a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800772e:	4835      	ldr	r0, [pc, #212]	; (8007804 <_printf_i+0x244>)
 8007730:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007734:	6829      	ldr	r1, [r5, #0]
 8007736:	6823      	ldr	r3, [r4, #0]
 8007738:	f851 6b04 	ldr.w	r6, [r1], #4
 800773c:	6029      	str	r1, [r5, #0]
 800773e:	061d      	lsls	r5, r3, #24
 8007740:	d514      	bpl.n	800776c <_printf_i+0x1ac>
 8007742:	07df      	lsls	r7, r3, #31
 8007744:	bf44      	itt	mi
 8007746:	f043 0320 	orrmi.w	r3, r3, #32
 800774a:	6023      	strmi	r3, [r4, #0]
 800774c:	b91e      	cbnz	r6, 8007756 <_printf_i+0x196>
 800774e:	6823      	ldr	r3, [r4, #0]
 8007750:	f023 0320 	bic.w	r3, r3, #32
 8007754:	6023      	str	r3, [r4, #0]
 8007756:	2310      	movs	r3, #16
 8007758:	e7b0      	b.n	80076bc <_printf_i+0xfc>
 800775a:	6823      	ldr	r3, [r4, #0]
 800775c:	f043 0320 	orr.w	r3, r3, #32
 8007760:	6023      	str	r3, [r4, #0]
 8007762:	2378      	movs	r3, #120	; 0x78
 8007764:	4828      	ldr	r0, [pc, #160]	; (8007808 <_printf_i+0x248>)
 8007766:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800776a:	e7e3      	b.n	8007734 <_printf_i+0x174>
 800776c:	0659      	lsls	r1, r3, #25
 800776e:	bf48      	it	mi
 8007770:	b2b6      	uxthmi	r6, r6
 8007772:	e7e6      	b.n	8007742 <_printf_i+0x182>
 8007774:	4615      	mov	r5, r2
 8007776:	e7bb      	b.n	80076f0 <_printf_i+0x130>
 8007778:	682b      	ldr	r3, [r5, #0]
 800777a:	6826      	ldr	r6, [r4, #0]
 800777c:	6961      	ldr	r1, [r4, #20]
 800777e:	1d18      	adds	r0, r3, #4
 8007780:	6028      	str	r0, [r5, #0]
 8007782:	0635      	lsls	r5, r6, #24
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	d501      	bpl.n	800778c <_printf_i+0x1cc>
 8007788:	6019      	str	r1, [r3, #0]
 800778a:	e002      	b.n	8007792 <_printf_i+0x1d2>
 800778c:	0670      	lsls	r0, r6, #25
 800778e:	d5fb      	bpl.n	8007788 <_printf_i+0x1c8>
 8007790:	8019      	strh	r1, [r3, #0]
 8007792:	2300      	movs	r3, #0
 8007794:	6123      	str	r3, [r4, #16]
 8007796:	4615      	mov	r5, r2
 8007798:	e7ba      	b.n	8007710 <_printf_i+0x150>
 800779a:	682b      	ldr	r3, [r5, #0]
 800779c:	1d1a      	adds	r2, r3, #4
 800779e:	602a      	str	r2, [r5, #0]
 80077a0:	681d      	ldr	r5, [r3, #0]
 80077a2:	6862      	ldr	r2, [r4, #4]
 80077a4:	2100      	movs	r1, #0
 80077a6:	4628      	mov	r0, r5
 80077a8:	f7f8 fd1a 	bl	80001e0 <memchr>
 80077ac:	b108      	cbz	r0, 80077b2 <_printf_i+0x1f2>
 80077ae:	1b40      	subs	r0, r0, r5
 80077b0:	6060      	str	r0, [r4, #4]
 80077b2:	6863      	ldr	r3, [r4, #4]
 80077b4:	6123      	str	r3, [r4, #16]
 80077b6:	2300      	movs	r3, #0
 80077b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80077bc:	e7a8      	b.n	8007710 <_printf_i+0x150>
 80077be:	6923      	ldr	r3, [r4, #16]
 80077c0:	462a      	mov	r2, r5
 80077c2:	4649      	mov	r1, r9
 80077c4:	4640      	mov	r0, r8
 80077c6:	47d0      	blx	sl
 80077c8:	3001      	adds	r0, #1
 80077ca:	d0ab      	beq.n	8007724 <_printf_i+0x164>
 80077cc:	6823      	ldr	r3, [r4, #0]
 80077ce:	079b      	lsls	r3, r3, #30
 80077d0:	d413      	bmi.n	80077fa <_printf_i+0x23a>
 80077d2:	68e0      	ldr	r0, [r4, #12]
 80077d4:	9b03      	ldr	r3, [sp, #12]
 80077d6:	4298      	cmp	r0, r3
 80077d8:	bfb8      	it	lt
 80077da:	4618      	movlt	r0, r3
 80077dc:	e7a4      	b.n	8007728 <_printf_i+0x168>
 80077de:	2301      	movs	r3, #1
 80077e0:	4632      	mov	r2, r6
 80077e2:	4649      	mov	r1, r9
 80077e4:	4640      	mov	r0, r8
 80077e6:	47d0      	blx	sl
 80077e8:	3001      	adds	r0, #1
 80077ea:	d09b      	beq.n	8007724 <_printf_i+0x164>
 80077ec:	3501      	adds	r5, #1
 80077ee:	68e3      	ldr	r3, [r4, #12]
 80077f0:	9903      	ldr	r1, [sp, #12]
 80077f2:	1a5b      	subs	r3, r3, r1
 80077f4:	42ab      	cmp	r3, r5
 80077f6:	dcf2      	bgt.n	80077de <_printf_i+0x21e>
 80077f8:	e7eb      	b.n	80077d2 <_printf_i+0x212>
 80077fa:	2500      	movs	r5, #0
 80077fc:	f104 0619 	add.w	r6, r4, #25
 8007800:	e7f5      	b.n	80077ee <_printf_i+0x22e>
 8007802:	bf00      	nop
 8007804:	08009ea2 	.word	0x08009ea2
 8007808:	08009eb3 	.word	0x08009eb3

0800780c <iprintf>:
 800780c:	b40f      	push	{r0, r1, r2, r3}
 800780e:	4b0a      	ldr	r3, [pc, #40]	; (8007838 <iprintf+0x2c>)
 8007810:	b513      	push	{r0, r1, r4, lr}
 8007812:	681c      	ldr	r4, [r3, #0]
 8007814:	b124      	cbz	r4, 8007820 <iprintf+0x14>
 8007816:	69a3      	ldr	r3, [r4, #24]
 8007818:	b913      	cbnz	r3, 8007820 <iprintf+0x14>
 800781a:	4620      	mov	r0, r4
 800781c:	f001 f8d8 	bl	80089d0 <__sinit>
 8007820:	ab05      	add	r3, sp, #20
 8007822:	9a04      	ldr	r2, [sp, #16]
 8007824:	68a1      	ldr	r1, [r4, #8]
 8007826:	9301      	str	r3, [sp, #4]
 8007828:	4620      	mov	r0, r4
 800782a:	f001 fe95 	bl	8009558 <_vfiprintf_r>
 800782e:	b002      	add	sp, #8
 8007830:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007834:	b004      	add	sp, #16
 8007836:	4770      	bx	lr
 8007838:	2000000c 	.word	0x2000000c

0800783c <_puts_r>:
 800783c:	b570      	push	{r4, r5, r6, lr}
 800783e:	460e      	mov	r6, r1
 8007840:	4605      	mov	r5, r0
 8007842:	b118      	cbz	r0, 800784c <_puts_r+0x10>
 8007844:	6983      	ldr	r3, [r0, #24]
 8007846:	b90b      	cbnz	r3, 800784c <_puts_r+0x10>
 8007848:	f001 f8c2 	bl	80089d0 <__sinit>
 800784c:	69ab      	ldr	r3, [r5, #24]
 800784e:	68ac      	ldr	r4, [r5, #8]
 8007850:	b913      	cbnz	r3, 8007858 <_puts_r+0x1c>
 8007852:	4628      	mov	r0, r5
 8007854:	f001 f8bc 	bl	80089d0 <__sinit>
 8007858:	4b2c      	ldr	r3, [pc, #176]	; (800790c <_puts_r+0xd0>)
 800785a:	429c      	cmp	r4, r3
 800785c:	d120      	bne.n	80078a0 <_puts_r+0x64>
 800785e:	686c      	ldr	r4, [r5, #4]
 8007860:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007862:	07db      	lsls	r3, r3, #31
 8007864:	d405      	bmi.n	8007872 <_puts_r+0x36>
 8007866:	89a3      	ldrh	r3, [r4, #12]
 8007868:	0598      	lsls	r0, r3, #22
 800786a:	d402      	bmi.n	8007872 <_puts_r+0x36>
 800786c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800786e:	f001 f952 	bl	8008b16 <__retarget_lock_acquire_recursive>
 8007872:	89a3      	ldrh	r3, [r4, #12]
 8007874:	0719      	lsls	r1, r3, #28
 8007876:	d51d      	bpl.n	80078b4 <_puts_r+0x78>
 8007878:	6923      	ldr	r3, [r4, #16]
 800787a:	b1db      	cbz	r3, 80078b4 <_puts_r+0x78>
 800787c:	3e01      	subs	r6, #1
 800787e:	68a3      	ldr	r3, [r4, #8]
 8007880:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007884:	3b01      	subs	r3, #1
 8007886:	60a3      	str	r3, [r4, #8]
 8007888:	bb39      	cbnz	r1, 80078da <_puts_r+0x9e>
 800788a:	2b00      	cmp	r3, #0
 800788c:	da38      	bge.n	8007900 <_puts_r+0xc4>
 800788e:	4622      	mov	r2, r4
 8007890:	210a      	movs	r1, #10
 8007892:	4628      	mov	r0, r5
 8007894:	f000 f848 	bl	8007928 <__swbuf_r>
 8007898:	3001      	adds	r0, #1
 800789a:	d011      	beq.n	80078c0 <_puts_r+0x84>
 800789c:	250a      	movs	r5, #10
 800789e:	e011      	b.n	80078c4 <_puts_r+0x88>
 80078a0:	4b1b      	ldr	r3, [pc, #108]	; (8007910 <_puts_r+0xd4>)
 80078a2:	429c      	cmp	r4, r3
 80078a4:	d101      	bne.n	80078aa <_puts_r+0x6e>
 80078a6:	68ac      	ldr	r4, [r5, #8]
 80078a8:	e7da      	b.n	8007860 <_puts_r+0x24>
 80078aa:	4b1a      	ldr	r3, [pc, #104]	; (8007914 <_puts_r+0xd8>)
 80078ac:	429c      	cmp	r4, r3
 80078ae:	bf08      	it	eq
 80078b0:	68ec      	ldreq	r4, [r5, #12]
 80078b2:	e7d5      	b.n	8007860 <_puts_r+0x24>
 80078b4:	4621      	mov	r1, r4
 80078b6:	4628      	mov	r0, r5
 80078b8:	f000 f888 	bl	80079cc <__swsetup_r>
 80078bc:	2800      	cmp	r0, #0
 80078be:	d0dd      	beq.n	800787c <_puts_r+0x40>
 80078c0:	f04f 35ff 	mov.w	r5, #4294967295
 80078c4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80078c6:	07da      	lsls	r2, r3, #31
 80078c8:	d405      	bmi.n	80078d6 <_puts_r+0x9a>
 80078ca:	89a3      	ldrh	r3, [r4, #12]
 80078cc:	059b      	lsls	r3, r3, #22
 80078ce:	d402      	bmi.n	80078d6 <_puts_r+0x9a>
 80078d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80078d2:	f001 f921 	bl	8008b18 <__retarget_lock_release_recursive>
 80078d6:	4628      	mov	r0, r5
 80078d8:	bd70      	pop	{r4, r5, r6, pc}
 80078da:	2b00      	cmp	r3, #0
 80078dc:	da04      	bge.n	80078e8 <_puts_r+0xac>
 80078de:	69a2      	ldr	r2, [r4, #24]
 80078e0:	429a      	cmp	r2, r3
 80078e2:	dc06      	bgt.n	80078f2 <_puts_r+0xb6>
 80078e4:	290a      	cmp	r1, #10
 80078e6:	d004      	beq.n	80078f2 <_puts_r+0xb6>
 80078e8:	6823      	ldr	r3, [r4, #0]
 80078ea:	1c5a      	adds	r2, r3, #1
 80078ec:	6022      	str	r2, [r4, #0]
 80078ee:	7019      	strb	r1, [r3, #0]
 80078f0:	e7c5      	b.n	800787e <_puts_r+0x42>
 80078f2:	4622      	mov	r2, r4
 80078f4:	4628      	mov	r0, r5
 80078f6:	f000 f817 	bl	8007928 <__swbuf_r>
 80078fa:	3001      	adds	r0, #1
 80078fc:	d1bf      	bne.n	800787e <_puts_r+0x42>
 80078fe:	e7df      	b.n	80078c0 <_puts_r+0x84>
 8007900:	6823      	ldr	r3, [r4, #0]
 8007902:	250a      	movs	r5, #10
 8007904:	1c5a      	adds	r2, r3, #1
 8007906:	6022      	str	r2, [r4, #0]
 8007908:	701d      	strb	r5, [r3, #0]
 800790a:	e7db      	b.n	80078c4 <_puts_r+0x88>
 800790c:	08009f74 	.word	0x08009f74
 8007910:	08009f94 	.word	0x08009f94
 8007914:	08009f54 	.word	0x08009f54

08007918 <puts>:
 8007918:	4b02      	ldr	r3, [pc, #8]	; (8007924 <puts+0xc>)
 800791a:	4601      	mov	r1, r0
 800791c:	6818      	ldr	r0, [r3, #0]
 800791e:	f7ff bf8d 	b.w	800783c <_puts_r>
 8007922:	bf00      	nop
 8007924:	2000000c 	.word	0x2000000c

08007928 <__swbuf_r>:
 8007928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800792a:	460e      	mov	r6, r1
 800792c:	4614      	mov	r4, r2
 800792e:	4605      	mov	r5, r0
 8007930:	b118      	cbz	r0, 800793a <__swbuf_r+0x12>
 8007932:	6983      	ldr	r3, [r0, #24]
 8007934:	b90b      	cbnz	r3, 800793a <__swbuf_r+0x12>
 8007936:	f001 f84b 	bl	80089d0 <__sinit>
 800793a:	4b21      	ldr	r3, [pc, #132]	; (80079c0 <__swbuf_r+0x98>)
 800793c:	429c      	cmp	r4, r3
 800793e:	d12b      	bne.n	8007998 <__swbuf_r+0x70>
 8007940:	686c      	ldr	r4, [r5, #4]
 8007942:	69a3      	ldr	r3, [r4, #24]
 8007944:	60a3      	str	r3, [r4, #8]
 8007946:	89a3      	ldrh	r3, [r4, #12]
 8007948:	071a      	lsls	r2, r3, #28
 800794a:	d52f      	bpl.n	80079ac <__swbuf_r+0x84>
 800794c:	6923      	ldr	r3, [r4, #16]
 800794e:	b36b      	cbz	r3, 80079ac <__swbuf_r+0x84>
 8007950:	6923      	ldr	r3, [r4, #16]
 8007952:	6820      	ldr	r0, [r4, #0]
 8007954:	1ac0      	subs	r0, r0, r3
 8007956:	6963      	ldr	r3, [r4, #20]
 8007958:	b2f6      	uxtb	r6, r6
 800795a:	4283      	cmp	r3, r0
 800795c:	4637      	mov	r7, r6
 800795e:	dc04      	bgt.n	800796a <__swbuf_r+0x42>
 8007960:	4621      	mov	r1, r4
 8007962:	4628      	mov	r0, r5
 8007964:	f000 ffa0 	bl	80088a8 <_fflush_r>
 8007968:	bb30      	cbnz	r0, 80079b8 <__swbuf_r+0x90>
 800796a:	68a3      	ldr	r3, [r4, #8]
 800796c:	3b01      	subs	r3, #1
 800796e:	60a3      	str	r3, [r4, #8]
 8007970:	6823      	ldr	r3, [r4, #0]
 8007972:	1c5a      	adds	r2, r3, #1
 8007974:	6022      	str	r2, [r4, #0]
 8007976:	701e      	strb	r6, [r3, #0]
 8007978:	6963      	ldr	r3, [r4, #20]
 800797a:	3001      	adds	r0, #1
 800797c:	4283      	cmp	r3, r0
 800797e:	d004      	beq.n	800798a <__swbuf_r+0x62>
 8007980:	89a3      	ldrh	r3, [r4, #12]
 8007982:	07db      	lsls	r3, r3, #31
 8007984:	d506      	bpl.n	8007994 <__swbuf_r+0x6c>
 8007986:	2e0a      	cmp	r6, #10
 8007988:	d104      	bne.n	8007994 <__swbuf_r+0x6c>
 800798a:	4621      	mov	r1, r4
 800798c:	4628      	mov	r0, r5
 800798e:	f000 ff8b 	bl	80088a8 <_fflush_r>
 8007992:	b988      	cbnz	r0, 80079b8 <__swbuf_r+0x90>
 8007994:	4638      	mov	r0, r7
 8007996:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007998:	4b0a      	ldr	r3, [pc, #40]	; (80079c4 <__swbuf_r+0x9c>)
 800799a:	429c      	cmp	r4, r3
 800799c:	d101      	bne.n	80079a2 <__swbuf_r+0x7a>
 800799e:	68ac      	ldr	r4, [r5, #8]
 80079a0:	e7cf      	b.n	8007942 <__swbuf_r+0x1a>
 80079a2:	4b09      	ldr	r3, [pc, #36]	; (80079c8 <__swbuf_r+0xa0>)
 80079a4:	429c      	cmp	r4, r3
 80079a6:	bf08      	it	eq
 80079a8:	68ec      	ldreq	r4, [r5, #12]
 80079aa:	e7ca      	b.n	8007942 <__swbuf_r+0x1a>
 80079ac:	4621      	mov	r1, r4
 80079ae:	4628      	mov	r0, r5
 80079b0:	f000 f80c 	bl	80079cc <__swsetup_r>
 80079b4:	2800      	cmp	r0, #0
 80079b6:	d0cb      	beq.n	8007950 <__swbuf_r+0x28>
 80079b8:	f04f 37ff 	mov.w	r7, #4294967295
 80079bc:	e7ea      	b.n	8007994 <__swbuf_r+0x6c>
 80079be:	bf00      	nop
 80079c0:	08009f74 	.word	0x08009f74
 80079c4:	08009f94 	.word	0x08009f94
 80079c8:	08009f54 	.word	0x08009f54

080079cc <__swsetup_r>:
 80079cc:	4b32      	ldr	r3, [pc, #200]	; (8007a98 <__swsetup_r+0xcc>)
 80079ce:	b570      	push	{r4, r5, r6, lr}
 80079d0:	681d      	ldr	r5, [r3, #0]
 80079d2:	4606      	mov	r6, r0
 80079d4:	460c      	mov	r4, r1
 80079d6:	b125      	cbz	r5, 80079e2 <__swsetup_r+0x16>
 80079d8:	69ab      	ldr	r3, [r5, #24]
 80079da:	b913      	cbnz	r3, 80079e2 <__swsetup_r+0x16>
 80079dc:	4628      	mov	r0, r5
 80079de:	f000 fff7 	bl	80089d0 <__sinit>
 80079e2:	4b2e      	ldr	r3, [pc, #184]	; (8007a9c <__swsetup_r+0xd0>)
 80079e4:	429c      	cmp	r4, r3
 80079e6:	d10f      	bne.n	8007a08 <__swsetup_r+0x3c>
 80079e8:	686c      	ldr	r4, [r5, #4]
 80079ea:	89a3      	ldrh	r3, [r4, #12]
 80079ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80079f0:	0719      	lsls	r1, r3, #28
 80079f2:	d42c      	bmi.n	8007a4e <__swsetup_r+0x82>
 80079f4:	06dd      	lsls	r5, r3, #27
 80079f6:	d411      	bmi.n	8007a1c <__swsetup_r+0x50>
 80079f8:	2309      	movs	r3, #9
 80079fa:	6033      	str	r3, [r6, #0]
 80079fc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007a00:	81a3      	strh	r3, [r4, #12]
 8007a02:	f04f 30ff 	mov.w	r0, #4294967295
 8007a06:	e03e      	b.n	8007a86 <__swsetup_r+0xba>
 8007a08:	4b25      	ldr	r3, [pc, #148]	; (8007aa0 <__swsetup_r+0xd4>)
 8007a0a:	429c      	cmp	r4, r3
 8007a0c:	d101      	bne.n	8007a12 <__swsetup_r+0x46>
 8007a0e:	68ac      	ldr	r4, [r5, #8]
 8007a10:	e7eb      	b.n	80079ea <__swsetup_r+0x1e>
 8007a12:	4b24      	ldr	r3, [pc, #144]	; (8007aa4 <__swsetup_r+0xd8>)
 8007a14:	429c      	cmp	r4, r3
 8007a16:	bf08      	it	eq
 8007a18:	68ec      	ldreq	r4, [r5, #12]
 8007a1a:	e7e6      	b.n	80079ea <__swsetup_r+0x1e>
 8007a1c:	0758      	lsls	r0, r3, #29
 8007a1e:	d512      	bpl.n	8007a46 <__swsetup_r+0x7a>
 8007a20:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007a22:	b141      	cbz	r1, 8007a36 <__swsetup_r+0x6a>
 8007a24:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007a28:	4299      	cmp	r1, r3
 8007a2a:	d002      	beq.n	8007a32 <__swsetup_r+0x66>
 8007a2c:	4630      	mov	r0, r6
 8007a2e:	f001 fc89 	bl	8009344 <_free_r>
 8007a32:	2300      	movs	r3, #0
 8007a34:	6363      	str	r3, [r4, #52]	; 0x34
 8007a36:	89a3      	ldrh	r3, [r4, #12]
 8007a38:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007a3c:	81a3      	strh	r3, [r4, #12]
 8007a3e:	2300      	movs	r3, #0
 8007a40:	6063      	str	r3, [r4, #4]
 8007a42:	6923      	ldr	r3, [r4, #16]
 8007a44:	6023      	str	r3, [r4, #0]
 8007a46:	89a3      	ldrh	r3, [r4, #12]
 8007a48:	f043 0308 	orr.w	r3, r3, #8
 8007a4c:	81a3      	strh	r3, [r4, #12]
 8007a4e:	6923      	ldr	r3, [r4, #16]
 8007a50:	b94b      	cbnz	r3, 8007a66 <__swsetup_r+0x9a>
 8007a52:	89a3      	ldrh	r3, [r4, #12]
 8007a54:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007a58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a5c:	d003      	beq.n	8007a66 <__swsetup_r+0x9a>
 8007a5e:	4621      	mov	r1, r4
 8007a60:	4630      	mov	r0, r6
 8007a62:	f001 f87f 	bl	8008b64 <__smakebuf_r>
 8007a66:	89a0      	ldrh	r0, [r4, #12]
 8007a68:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007a6c:	f010 0301 	ands.w	r3, r0, #1
 8007a70:	d00a      	beq.n	8007a88 <__swsetup_r+0xbc>
 8007a72:	2300      	movs	r3, #0
 8007a74:	60a3      	str	r3, [r4, #8]
 8007a76:	6963      	ldr	r3, [r4, #20]
 8007a78:	425b      	negs	r3, r3
 8007a7a:	61a3      	str	r3, [r4, #24]
 8007a7c:	6923      	ldr	r3, [r4, #16]
 8007a7e:	b943      	cbnz	r3, 8007a92 <__swsetup_r+0xc6>
 8007a80:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007a84:	d1ba      	bne.n	80079fc <__swsetup_r+0x30>
 8007a86:	bd70      	pop	{r4, r5, r6, pc}
 8007a88:	0781      	lsls	r1, r0, #30
 8007a8a:	bf58      	it	pl
 8007a8c:	6963      	ldrpl	r3, [r4, #20]
 8007a8e:	60a3      	str	r3, [r4, #8]
 8007a90:	e7f4      	b.n	8007a7c <__swsetup_r+0xb0>
 8007a92:	2000      	movs	r0, #0
 8007a94:	e7f7      	b.n	8007a86 <__swsetup_r+0xba>
 8007a96:	bf00      	nop
 8007a98:	2000000c 	.word	0x2000000c
 8007a9c:	08009f74 	.word	0x08009f74
 8007aa0:	08009f94 	.word	0x08009f94
 8007aa4:	08009f54 	.word	0x08009f54

08007aa8 <quorem>:
 8007aa8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007aac:	6903      	ldr	r3, [r0, #16]
 8007aae:	690c      	ldr	r4, [r1, #16]
 8007ab0:	42a3      	cmp	r3, r4
 8007ab2:	4607      	mov	r7, r0
 8007ab4:	f2c0 8081 	blt.w	8007bba <quorem+0x112>
 8007ab8:	3c01      	subs	r4, #1
 8007aba:	f101 0814 	add.w	r8, r1, #20
 8007abe:	f100 0514 	add.w	r5, r0, #20
 8007ac2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007ac6:	9301      	str	r3, [sp, #4]
 8007ac8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007acc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007ad0:	3301      	adds	r3, #1
 8007ad2:	429a      	cmp	r2, r3
 8007ad4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007ad8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007adc:	fbb2 f6f3 	udiv	r6, r2, r3
 8007ae0:	d331      	bcc.n	8007b46 <quorem+0x9e>
 8007ae2:	f04f 0e00 	mov.w	lr, #0
 8007ae6:	4640      	mov	r0, r8
 8007ae8:	46ac      	mov	ip, r5
 8007aea:	46f2      	mov	sl, lr
 8007aec:	f850 2b04 	ldr.w	r2, [r0], #4
 8007af0:	b293      	uxth	r3, r2
 8007af2:	fb06 e303 	mla	r3, r6, r3, lr
 8007af6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007afa:	b29b      	uxth	r3, r3
 8007afc:	ebaa 0303 	sub.w	r3, sl, r3
 8007b00:	f8dc a000 	ldr.w	sl, [ip]
 8007b04:	0c12      	lsrs	r2, r2, #16
 8007b06:	fa13 f38a 	uxtah	r3, r3, sl
 8007b0a:	fb06 e202 	mla	r2, r6, r2, lr
 8007b0e:	9300      	str	r3, [sp, #0]
 8007b10:	9b00      	ldr	r3, [sp, #0]
 8007b12:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007b16:	b292      	uxth	r2, r2
 8007b18:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007b1c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007b20:	f8bd 3000 	ldrh.w	r3, [sp]
 8007b24:	4581      	cmp	r9, r0
 8007b26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b2a:	f84c 3b04 	str.w	r3, [ip], #4
 8007b2e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007b32:	d2db      	bcs.n	8007aec <quorem+0x44>
 8007b34:	f855 300b 	ldr.w	r3, [r5, fp]
 8007b38:	b92b      	cbnz	r3, 8007b46 <quorem+0x9e>
 8007b3a:	9b01      	ldr	r3, [sp, #4]
 8007b3c:	3b04      	subs	r3, #4
 8007b3e:	429d      	cmp	r5, r3
 8007b40:	461a      	mov	r2, r3
 8007b42:	d32e      	bcc.n	8007ba2 <quorem+0xfa>
 8007b44:	613c      	str	r4, [r7, #16]
 8007b46:	4638      	mov	r0, r7
 8007b48:	f001 fae4 	bl	8009114 <__mcmp>
 8007b4c:	2800      	cmp	r0, #0
 8007b4e:	db24      	blt.n	8007b9a <quorem+0xf2>
 8007b50:	3601      	adds	r6, #1
 8007b52:	4628      	mov	r0, r5
 8007b54:	f04f 0c00 	mov.w	ip, #0
 8007b58:	f858 2b04 	ldr.w	r2, [r8], #4
 8007b5c:	f8d0 e000 	ldr.w	lr, [r0]
 8007b60:	b293      	uxth	r3, r2
 8007b62:	ebac 0303 	sub.w	r3, ip, r3
 8007b66:	0c12      	lsrs	r2, r2, #16
 8007b68:	fa13 f38e 	uxtah	r3, r3, lr
 8007b6c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007b70:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007b74:	b29b      	uxth	r3, r3
 8007b76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b7a:	45c1      	cmp	r9, r8
 8007b7c:	f840 3b04 	str.w	r3, [r0], #4
 8007b80:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007b84:	d2e8      	bcs.n	8007b58 <quorem+0xb0>
 8007b86:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007b8a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007b8e:	b922      	cbnz	r2, 8007b9a <quorem+0xf2>
 8007b90:	3b04      	subs	r3, #4
 8007b92:	429d      	cmp	r5, r3
 8007b94:	461a      	mov	r2, r3
 8007b96:	d30a      	bcc.n	8007bae <quorem+0x106>
 8007b98:	613c      	str	r4, [r7, #16]
 8007b9a:	4630      	mov	r0, r6
 8007b9c:	b003      	add	sp, #12
 8007b9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ba2:	6812      	ldr	r2, [r2, #0]
 8007ba4:	3b04      	subs	r3, #4
 8007ba6:	2a00      	cmp	r2, #0
 8007ba8:	d1cc      	bne.n	8007b44 <quorem+0x9c>
 8007baa:	3c01      	subs	r4, #1
 8007bac:	e7c7      	b.n	8007b3e <quorem+0x96>
 8007bae:	6812      	ldr	r2, [r2, #0]
 8007bb0:	3b04      	subs	r3, #4
 8007bb2:	2a00      	cmp	r2, #0
 8007bb4:	d1f0      	bne.n	8007b98 <quorem+0xf0>
 8007bb6:	3c01      	subs	r4, #1
 8007bb8:	e7eb      	b.n	8007b92 <quorem+0xea>
 8007bba:	2000      	movs	r0, #0
 8007bbc:	e7ee      	b.n	8007b9c <quorem+0xf4>
	...

08007bc0 <_dtoa_r>:
 8007bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bc4:	ed2d 8b04 	vpush	{d8-d9}
 8007bc8:	ec57 6b10 	vmov	r6, r7, d0
 8007bcc:	b093      	sub	sp, #76	; 0x4c
 8007bce:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007bd0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007bd4:	9106      	str	r1, [sp, #24]
 8007bd6:	ee10 aa10 	vmov	sl, s0
 8007bda:	4604      	mov	r4, r0
 8007bdc:	9209      	str	r2, [sp, #36]	; 0x24
 8007bde:	930c      	str	r3, [sp, #48]	; 0x30
 8007be0:	46bb      	mov	fp, r7
 8007be2:	b975      	cbnz	r5, 8007c02 <_dtoa_r+0x42>
 8007be4:	2010      	movs	r0, #16
 8007be6:	f000 fffd 	bl	8008be4 <malloc>
 8007bea:	4602      	mov	r2, r0
 8007bec:	6260      	str	r0, [r4, #36]	; 0x24
 8007bee:	b920      	cbnz	r0, 8007bfa <_dtoa_r+0x3a>
 8007bf0:	4ba7      	ldr	r3, [pc, #668]	; (8007e90 <_dtoa_r+0x2d0>)
 8007bf2:	21ea      	movs	r1, #234	; 0xea
 8007bf4:	48a7      	ldr	r0, [pc, #668]	; (8007e94 <_dtoa_r+0x2d4>)
 8007bf6:	f001 fe45 	bl	8009884 <__assert_func>
 8007bfa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007bfe:	6005      	str	r5, [r0, #0]
 8007c00:	60c5      	str	r5, [r0, #12]
 8007c02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c04:	6819      	ldr	r1, [r3, #0]
 8007c06:	b151      	cbz	r1, 8007c1e <_dtoa_r+0x5e>
 8007c08:	685a      	ldr	r2, [r3, #4]
 8007c0a:	604a      	str	r2, [r1, #4]
 8007c0c:	2301      	movs	r3, #1
 8007c0e:	4093      	lsls	r3, r2
 8007c10:	608b      	str	r3, [r1, #8]
 8007c12:	4620      	mov	r0, r4
 8007c14:	f001 f83c 	bl	8008c90 <_Bfree>
 8007c18:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	601a      	str	r2, [r3, #0]
 8007c1e:	1e3b      	subs	r3, r7, #0
 8007c20:	bfaa      	itet	ge
 8007c22:	2300      	movge	r3, #0
 8007c24:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007c28:	f8c8 3000 	strge.w	r3, [r8]
 8007c2c:	4b9a      	ldr	r3, [pc, #616]	; (8007e98 <_dtoa_r+0x2d8>)
 8007c2e:	bfbc      	itt	lt
 8007c30:	2201      	movlt	r2, #1
 8007c32:	f8c8 2000 	strlt.w	r2, [r8]
 8007c36:	ea33 030b 	bics.w	r3, r3, fp
 8007c3a:	d11b      	bne.n	8007c74 <_dtoa_r+0xb4>
 8007c3c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007c3e:	f242 730f 	movw	r3, #9999	; 0x270f
 8007c42:	6013      	str	r3, [r2, #0]
 8007c44:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007c48:	4333      	orrs	r3, r6
 8007c4a:	f000 8592 	beq.w	8008772 <_dtoa_r+0xbb2>
 8007c4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c50:	b963      	cbnz	r3, 8007c6c <_dtoa_r+0xac>
 8007c52:	4b92      	ldr	r3, [pc, #584]	; (8007e9c <_dtoa_r+0x2dc>)
 8007c54:	e022      	b.n	8007c9c <_dtoa_r+0xdc>
 8007c56:	4b92      	ldr	r3, [pc, #584]	; (8007ea0 <_dtoa_r+0x2e0>)
 8007c58:	9301      	str	r3, [sp, #4]
 8007c5a:	3308      	adds	r3, #8
 8007c5c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007c5e:	6013      	str	r3, [r2, #0]
 8007c60:	9801      	ldr	r0, [sp, #4]
 8007c62:	b013      	add	sp, #76	; 0x4c
 8007c64:	ecbd 8b04 	vpop	{d8-d9}
 8007c68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c6c:	4b8b      	ldr	r3, [pc, #556]	; (8007e9c <_dtoa_r+0x2dc>)
 8007c6e:	9301      	str	r3, [sp, #4]
 8007c70:	3303      	adds	r3, #3
 8007c72:	e7f3      	b.n	8007c5c <_dtoa_r+0x9c>
 8007c74:	2200      	movs	r2, #0
 8007c76:	2300      	movs	r3, #0
 8007c78:	4650      	mov	r0, sl
 8007c7a:	4659      	mov	r1, fp
 8007c7c:	f7f8 ff24 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c80:	ec4b ab19 	vmov	d9, sl, fp
 8007c84:	4680      	mov	r8, r0
 8007c86:	b158      	cbz	r0, 8007ca0 <_dtoa_r+0xe0>
 8007c88:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	6013      	str	r3, [r2, #0]
 8007c8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	f000 856b 	beq.w	800876c <_dtoa_r+0xbac>
 8007c96:	4883      	ldr	r0, [pc, #524]	; (8007ea4 <_dtoa_r+0x2e4>)
 8007c98:	6018      	str	r0, [r3, #0]
 8007c9a:	1e43      	subs	r3, r0, #1
 8007c9c:	9301      	str	r3, [sp, #4]
 8007c9e:	e7df      	b.n	8007c60 <_dtoa_r+0xa0>
 8007ca0:	ec4b ab10 	vmov	d0, sl, fp
 8007ca4:	aa10      	add	r2, sp, #64	; 0x40
 8007ca6:	a911      	add	r1, sp, #68	; 0x44
 8007ca8:	4620      	mov	r0, r4
 8007caa:	f001 fad9 	bl	8009260 <__d2b>
 8007cae:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007cb2:	ee08 0a10 	vmov	s16, r0
 8007cb6:	2d00      	cmp	r5, #0
 8007cb8:	f000 8084 	beq.w	8007dc4 <_dtoa_r+0x204>
 8007cbc:	ee19 3a90 	vmov	r3, s19
 8007cc0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007cc4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007cc8:	4656      	mov	r6, sl
 8007cca:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007cce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007cd2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007cd6:	4b74      	ldr	r3, [pc, #464]	; (8007ea8 <_dtoa_r+0x2e8>)
 8007cd8:	2200      	movs	r2, #0
 8007cda:	4630      	mov	r0, r6
 8007cdc:	4639      	mov	r1, r7
 8007cde:	f7f8 fad3 	bl	8000288 <__aeabi_dsub>
 8007ce2:	a365      	add	r3, pc, #404	; (adr r3, 8007e78 <_dtoa_r+0x2b8>)
 8007ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ce8:	f7f8 fc86 	bl	80005f8 <__aeabi_dmul>
 8007cec:	a364      	add	r3, pc, #400	; (adr r3, 8007e80 <_dtoa_r+0x2c0>)
 8007cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cf2:	f7f8 facb 	bl	800028c <__adddf3>
 8007cf6:	4606      	mov	r6, r0
 8007cf8:	4628      	mov	r0, r5
 8007cfa:	460f      	mov	r7, r1
 8007cfc:	f7f8 fc12 	bl	8000524 <__aeabi_i2d>
 8007d00:	a361      	add	r3, pc, #388	; (adr r3, 8007e88 <_dtoa_r+0x2c8>)
 8007d02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d06:	f7f8 fc77 	bl	80005f8 <__aeabi_dmul>
 8007d0a:	4602      	mov	r2, r0
 8007d0c:	460b      	mov	r3, r1
 8007d0e:	4630      	mov	r0, r6
 8007d10:	4639      	mov	r1, r7
 8007d12:	f7f8 fabb 	bl	800028c <__adddf3>
 8007d16:	4606      	mov	r6, r0
 8007d18:	460f      	mov	r7, r1
 8007d1a:	f7f8 ff1d 	bl	8000b58 <__aeabi_d2iz>
 8007d1e:	2200      	movs	r2, #0
 8007d20:	9000      	str	r0, [sp, #0]
 8007d22:	2300      	movs	r3, #0
 8007d24:	4630      	mov	r0, r6
 8007d26:	4639      	mov	r1, r7
 8007d28:	f7f8 fed8 	bl	8000adc <__aeabi_dcmplt>
 8007d2c:	b150      	cbz	r0, 8007d44 <_dtoa_r+0x184>
 8007d2e:	9800      	ldr	r0, [sp, #0]
 8007d30:	f7f8 fbf8 	bl	8000524 <__aeabi_i2d>
 8007d34:	4632      	mov	r2, r6
 8007d36:	463b      	mov	r3, r7
 8007d38:	f7f8 fec6 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d3c:	b910      	cbnz	r0, 8007d44 <_dtoa_r+0x184>
 8007d3e:	9b00      	ldr	r3, [sp, #0]
 8007d40:	3b01      	subs	r3, #1
 8007d42:	9300      	str	r3, [sp, #0]
 8007d44:	9b00      	ldr	r3, [sp, #0]
 8007d46:	2b16      	cmp	r3, #22
 8007d48:	d85a      	bhi.n	8007e00 <_dtoa_r+0x240>
 8007d4a:	9a00      	ldr	r2, [sp, #0]
 8007d4c:	4b57      	ldr	r3, [pc, #348]	; (8007eac <_dtoa_r+0x2ec>)
 8007d4e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d56:	ec51 0b19 	vmov	r0, r1, d9
 8007d5a:	f7f8 febf 	bl	8000adc <__aeabi_dcmplt>
 8007d5e:	2800      	cmp	r0, #0
 8007d60:	d050      	beq.n	8007e04 <_dtoa_r+0x244>
 8007d62:	9b00      	ldr	r3, [sp, #0]
 8007d64:	3b01      	subs	r3, #1
 8007d66:	9300      	str	r3, [sp, #0]
 8007d68:	2300      	movs	r3, #0
 8007d6a:	930b      	str	r3, [sp, #44]	; 0x2c
 8007d6c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007d6e:	1b5d      	subs	r5, r3, r5
 8007d70:	1e6b      	subs	r3, r5, #1
 8007d72:	9305      	str	r3, [sp, #20]
 8007d74:	bf45      	ittet	mi
 8007d76:	f1c5 0301 	rsbmi	r3, r5, #1
 8007d7a:	9304      	strmi	r3, [sp, #16]
 8007d7c:	2300      	movpl	r3, #0
 8007d7e:	2300      	movmi	r3, #0
 8007d80:	bf4c      	ite	mi
 8007d82:	9305      	strmi	r3, [sp, #20]
 8007d84:	9304      	strpl	r3, [sp, #16]
 8007d86:	9b00      	ldr	r3, [sp, #0]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	db3d      	blt.n	8007e08 <_dtoa_r+0x248>
 8007d8c:	9b05      	ldr	r3, [sp, #20]
 8007d8e:	9a00      	ldr	r2, [sp, #0]
 8007d90:	920a      	str	r2, [sp, #40]	; 0x28
 8007d92:	4413      	add	r3, r2
 8007d94:	9305      	str	r3, [sp, #20]
 8007d96:	2300      	movs	r3, #0
 8007d98:	9307      	str	r3, [sp, #28]
 8007d9a:	9b06      	ldr	r3, [sp, #24]
 8007d9c:	2b09      	cmp	r3, #9
 8007d9e:	f200 8089 	bhi.w	8007eb4 <_dtoa_r+0x2f4>
 8007da2:	2b05      	cmp	r3, #5
 8007da4:	bfc4      	itt	gt
 8007da6:	3b04      	subgt	r3, #4
 8007da8:	9306      	strgt	r3, [sp, #24]
 8007daa:	9b06      	ldr	r3, [sp, #24]
 8007dac:	f1a3 0302 	sub.w	r3, r3, #2
 8007db0:	bfcc      	ite	gt
 8007db2:	2500      	movgt	r5, #0
 8007db4:	2501      	movle	r5, #1
 8007db6:	2b03      	cmp	r3, #3
 8007db8:	f200 8087 	bhi.w	8007eca <_dtoa_r+0x30a>
 8007dbc:	e8df f003 	tbb	[pc, r3]
 8007dc0:	59383a2d 	.word	0x59383a2d
 8007dc4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007dc8:	441d      	add	r5, r3
 8007dca:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007dce:	2b20      	cmp	r3, #32
 8007dd0:	bfc1      	itttt	gt
 8007dd2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007dd6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007dda:	fa0b f303 	lslgt.w	r3, fp, r3
 8007dde:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007de2:	bfda      	itte	le
 8007de4:	f1c3 0320 	rsble	r3, r3, #32
 8007de8:	fa06 f003 	lslle.w	r0, r6, r3
 8007dec:	4318      	orrgt	r0, r3
 8007dee:	f7f8 fb89 	bl	8000504 <__aeabi_ui2d>
 8007df2:	2301      	movs	r3, #1
 8007df4:	4606      	mov	r6, r0
 8007df6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007dfa:	3d01      	subs	r5, #1
 8007dfc:	930e      	str	r3, [sp, #56]	; 0x38
 8007dfe:	e76a      	b.n	8007cd6 <_dtoa_r+0x116>
 8007e00:	2301      	movs	r3, #1
 8007e02:	e7b2      	b.n	8007d6a <_dtoa_r+0x1aa>
 8007e04:	900b      	str	r0, [sp, #44]	; 0x2c
 8007e06:	e7b1      	b.n	8007d6c <_dtoa_r+0x1ac>
 8007e08:	9b04      	ldr	r3, [sp, #16]
 8007e0a:	9a00      	ldr	r2, [sp, #0]
 8007e0c:	1a9b      	subs	r3, r3, r2
 8007e0e:	9304      	str	r3, [sp, #16]
 8007e10:	4253      	negs	r3, r2
 8007e12:	9307      	str	r3, [sp, #28]
 8007e14:	2300      	movs	r3, #0
 8007e16:	930a      	str	r3, [sp, #40]	; 0x28
 8007e18:	e7bf      	b.n	8007d9a <_dtoa_r+0x1da>
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	9308      	str	r3, [sp, #32]
 8007e1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	dc55      	bgt.n	8007ed0 <_dtoa_r+0x310>
 8007e24:	2301      	movs	r3, #1
 8007e26:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007e2a:	461a      	mov	r2, r3
 8007e2c:	9209      	str	r2, [sp, #36]	; 0x24
 8007e2e:	e00c      	b.n	8007e4a <_dtoa_r+0x28a>
 8007e30:	2301      	movs	r3, #1
 8007e32:	e7f3      	b.n	8007e1c <_dtoa_r+0x25c>
 8007e34:	2300      	movs	r3, #0
 8007e36:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007e38:	9308      	str	r3, [sp, #32]
 8007e3a:	9b00      	ldr	r3, [sp, #0]
 8007e3c:	4413      	add	r3, r2
 8007e3e:	9302      	str	r3, [sp, #8]
 8007e40:	3301      	adds	r3, #1
 8007e42:	2b01      	cmp	r3, #1
 8007e44:	9303      	str	r3, [sp, #12]
 8007e46:	bfb8      	it	lt
 8007e48:	2301      	movlt	r3, #1
 8007e4a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	6042      	str	r2, [r0, #4]
 8007e50:	2204      	movs	r2, #4
 8007e52:	f102 0614 	add.w	r6, r2, #20
 8007e56:	429e      	cmp	r6, r3
 8007e58:	6841      	ldr	r1, [r0, #4]
 8007e5a:	d93d      	bls.n	8007ed8 <_dtoa_r+0x318>
 8007e5c:	4620      	mov	r0, r4
 8007e5e:	f000 fed7 	bl	8008c10 <_Balloc>
 8007e62:	9001      	str	r0, [sp, #4]
 8007e64:	2800      	cmp	r0, #0
 8007e66:	d13b      	bne.n	8007ee0 <_dtoa_r+0x320>
 8007e68:	4b11      	ldr	r3, [pc, #68]	; (8007eb0 <_dtoa_r+0x2f0>)
 8007e6a:	4602      	mov	r2, r0
 8007e6c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007e70:	e6c0      	b.n	8007bf4 <_dtoa_r+0x34>
 8007e72:	2301      	movs	r3, #1
 8007e74:	e7df      	b.n	8007e36 <_dtoa_r+0x276>
 8007e76:	bf00      	nop
 8007e78:	636f4361 	.word	0x636f4361
 8007e7c:	3fd287a7 	.word	0x3fd287a7
 8007e80:	8b60c8b3 	.word	0x8b60c8b3
 8007e84:	3fc68a28 	.word	0x3fc68a28
 8007e88:	509f79fb 	.word	0x509f79fb
 8007e8c:	3fd34413 	.word	0x3fd34413
 8007e90:	08009ed1 	.word	0x08009ed1
 8007e94:	08009ee8 	.word	0x08009ee8
 8007e98:	7ff00000 	.word	0x7ff00000
 8007e9c:	08009ecd 	.word	0x08009ecd
 8007ea0:	08009ec4 	.word	0x08009ec4
 8007ea4:	08009ea1 	.word	0x08009ea1
 8007ea8:	3ff80000 	.word	0x3ff80000
 8007eac:	0800a038 	.word	0x0800a038
 8007eb0:	08009f43 	.word	0x08009f43
 8007eb4:	2501      	movs	r5, #1
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	9306      	str	r3, [sp, #24]
 8007eba:	9508      	str	r5, [sp, #32]
 8007ebc:	f04f 33ff 	mov.w	r3, #4294967295
 8007ec0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	2312      	movs	r3, #18
 8007ec8:	e7b0      	b.n	8007e2c <_dtoa_r+0x26c>
 8007eca:	2301      	movs	r3, #1
 8007ecc:	9308      	str	r3, [sp, #32]
 8007ece:	e7f5      	b.n	8007ebc <_dtoa_r+0x2fc>
 8007ed0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ed2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007ed6:	e7b8      	b.n	8007e4a <_dtoa_r+0x28a>
 8007ed8:	3101      	adds	r1, #1
 8007eda:	6041      	str	r1, [r0, #4]
 8007edc:	0052      	lsls	r2, r2, #1
 8007ede:	e7b8      	b.n	8007e52 <_dtoa_r+0x292>
 8007ee0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ee2:	9a01      	ldr	r2, [sp, #4]
 8007ee4:	601a      	str	r2, [r3, #0]
 8007ee6:	9b03      	ldr	r3, [sp, #12]
 8007ee8:	2b0e      	cmp	r3, #14
 8007eea:	f200 809d 	bhi.w	8008028 <_dtoa_r+0x468>
 8007eee:	2d00      	cmp	r5, #0
 8007ef0:	f000 809a 	beq.w	8008028 <_dtoa_r+0x468>
 8007ef4:	9b00      	ldr	r3, [sp, #0]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	dd32      	ble.n	8007f60 <_dtoa_r+0x3a0>
 8007efa:	4ab7      	ldr	r2, [pc, #732]	; (80081d8 <_dtoa_r+0x618>)
 8007efc:	f003 030f 	and.w	r3, r3, #15
 8007f00:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007f04:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007f08:	9b00      	ldr	r3, [sp, #0]
 8007f0a:	05d8      	lsls	r0, r3, #23
 8007f0c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007f10:	d516      	bpl.n	8007f40 <_dtoa_r+0x380>
 8007f12:	4bb2      	ldr	r3, [pc, #712]	; (80081dc <_dtoa_r+0x61c>)
 8007f14:	ec51 0b19 	vmov	r0, r1, d9
 8007f18:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007f1c:	f7f8 fc96 	bl	800084c <__aeabi_ddiv>
 8007f20:	f007 070f 	and.w	r7, r7, #15
 8007f24:	4682      	mov	sl, r0
 8007f26:	468b      	mov	fp, r1
 8007f28:	2503      	movs	r5, #3
 8007f2a:	4eac      	ldr	r6, [pc, #688]	; (80081dc <_dtoa_r+0x61c>)
 8007f2c:	b957      	cbnz	r7, 8007f44 <_dtoa_r+0x384>
 8007f2e:	4642      	mov	r2, r8
 8007f30:	464b      	mov	r3, r9
 8007f32:	4650      	mov	r0, sl
 8007f34:	4659      	mov	r1, fp
 8007f36:	f7f8 fc89 	bl	800084c <__aeabi_ddiv>
 8007f3a:	4682      	mov	sl, r0
 8007f3c:	468b      	mov	fp, r1
 8007f3e:	e028      	b.n	8007f92 <_dtoa_r+0x3d2>
 8007f40:	2502      	movs	r5, #2
 8007f42:	e7f2      	b.n	8007f2a <_dtoa_r+0x36a>
 8007f44:	07f9      	lsls	r1, r7, #31
 8007f46:	d508      	bpl.n	8007f5a <_dtoa_r+0x39a>
 8007f48:	4640      	mov	r0, r8
 8007f4a:	4649      	mov	r1, r9
 8007f4c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007f50:	f7f8 fb52 	bl	80005f8 <__aeabi_dmul>
 8007f54:	3501      	adds	r5, #1
 8007f56:	4680      	mov	r8, r0
 8007f58:	4689      	mov	r9, r1
 8007f5a:	107f      	asrs	r7, r7, #1
 8007f5c:	3608      	adds	r6, #8
 8007f5e:	e7e5      	b.n	8007f2c <_dtoa_r+0x36c>
 8007f60:	f000 809b 	beq.w	800809a <_dtoa_r+0x4da>
 8007f64:	9b00      	ldr	r3, [sp, #0]
 8007f66:	4f9d      	ldr	r7, [pc, #628]	; (80081dc <_dtoa_r+0x61c>)
 8007f68:	425e      	negs	r6, r3
 8007f6a:	4b9b      	ldr	r3, [pc, #620]	; (80081d8 <_dtoa_r+0x618>)
 8007f6c:	f006 020f 	and.w	r2, r6, #15
 8007f70:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f78:	ec51 0b19 	vmov	r0, r1, d9
 8007f7c:	f7f8 fb3c 	bl	80005f8 <__aeabi_dmul>
 8007f80:	1136      	asrs	r6, r6, #4
 8007f82:	4682      	mov	sl, r0
 8007f84:	468b      	mov	fp, r1
 8007f86:	2300      	movs	r3, #0
 8007f88:	2502      	movs	r5, #2
 8007f8a:	2e00      	cmp	r6, #0
 8007f8c:	d17a      	bne.n	8008084 <_dtoa_r+0x4c4>
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d1d3      	bne.n	8007f3a <_dtoa_r+0x37a>
 8007f92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	f000 8082 	beq.w	800809e <_dtoa_r+0x4de>
 8007f9a:	4b91      	ldr	r3, [pc, #580]	; (80081e0 <_dtoa_r+0x620>)
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	4650      	mov	r0, sl
 8007fa0:	4659      	mov	r1, fp
 8007fa2:	f7f8 fd9b 	bl	8000adc <__aeabi_dcmplt>
 8007fa6:	2800      	cmp	r0, #0
 8007fa8:	d079      	beq.n	800809e <_dtoa_r+0x4de>
 8007faa:	9b03      	ldr	r3, [sp, #12]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d076      	beq.n	800809e <_dtoa_r+0x4de>
 8007fb0:	9b02      	ldr	r3, [sp, #8]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	dd36      	ble.n	8008024 <_dtoa_r+0x464>
 8007fb6:	9b00      	ldr	r3, [sp, #0]
 8007fb8:	4650      	mov	r0, sl
 8007fba:	4659      	mov	r1, fp
 8007fbc:	1e5f      	subs	r7, r3, #1
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	4b88      	ldr	r3, [pc, #544]	; (80081e4 <_dtoa_r+0x624>)
 8007fc2:	f7f8 fb19 	bl	80005f8 <__aeabi_dmul>
 8007fc6:	9e02      	ldr	r6, [sp, #8]
 8007fc8:	4682      	mov	sl, r0
 8007fca:	468b      	mov	fp, r1
 8007fcc:	3501      	adds	r5, #1
 8007fce:	4628      	mov	r0, r5
 8007fd0:	f7f8 faa8 	bl	8000524 <__aeabi_i2d>
 8007fd4:	4652      	mov	r2, sl
 8007fd6:	465b      	mov	r3, fp
 8007fd8:	f7f8 fb0e 	bl	80005f8 <__aeabi_dmul>
 8007fdc:	4b82      	ldr	r3, [pc, #520]	; (80081e8 <_dtoa_r+0x628>)
 8007fde:	2200      	movs	r2, #0
 8007fe0:	f7f8 f954 	bl	800028c <__adddf3>
 8007fe4:	46d0      	mov	r8, sl
 8007fe6:	46d9      	mov	r9, fp
 8007fe8:	4682      	mov	sl, r0
 8007fea:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8007fee:	2e00      	cmp	r6, #0
 8007ff0:	d158      	bne.n	80080a4 <_dtoa_r+0x4e4>
 8007ff2:	4b7e      	ldr	r3, [pc, #504]	; (80081ec <_dtoa_r+0x62c>)
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	4640      	mov	r0, r8
 8007ff8:	4649      	mov	r1, r9
 8007ffa:	f7f8 f945 	bl	8000288 <__aeabi_dsub>
 8007ffe:	4652      	mov	r2, sl
 8008000:	465b      	mov	r3, fp
 8008002:	4680      	mov	r8, r0
 8008004:	4689      	mov	r9, r1
 8008006:	f7f8 fd87 	bl	8000b18 <__aeabi_dcmpgt>
 800800a:	2800      	cmp	r0, #0
 800800c:	f040 8295 	bne.w	800853a <_dtoa_r+0x97a>
 8008010:	4652      	mov	r2, sl
 8008012:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008016:	4640      	mov	r0, r8
 8008018:	4649      	mov	r1, r9
 800801a:	f7f8 fd5f 	bl	8000adc <__aeabi_dcmplt>
 800801e:	2800      	cmp	r0, #0
 8008020:	f040 8289 	bne.w	8008536 <_dtoa_r+0x976>
 8008024:	ec5b ab19 	vmov	sl, fp, d9
 8008028:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800802a:	2b00      	cmp	r3, #0
 800802c:	f2c0 8148 	blt.w	80082c0 <_dtoa_r+0x700>
 8008030:	9a00      	ldr	r2, [sp, #0]
 8008032:	2a0e      	cmp	r2, #14
 8008034:	f300 8144 	bgt.w	80082c0 <_dtoa_r+0x700>
 8008038:	4b67      	ldr	r3, [pc, #412]	; (80081d8 <_dtoa_r+0x618>)
 800803a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800803e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008042:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008044:	2b00      	cmp	r3, #0
 8008046:	f280 80d5 	bge.w	80081f4 <_dtoa_r+0x634>
 800804a:	9b03      	ldr	r3, [sp, #12]
 800804c:	2b00      	cmp	r3, #0
 800804e:	f300 80d1 	bgt.w	80081f4 <_dtoa_r+0x634>
 8008052:	f040 826f 	bne.w	8008534 <_dtoa_r+0x974>
 8008056:	4b65      	ldr	r3, [pc, #404]	; (80081ec <_dtoa_r+0x62c>)
 8008058:	2200      	movs	r2, #0
 800805a:	4640      	mov	r0, r8
 800805c:	4649      	mov	r1, r9
 800805e:	f7f8 facb 	bl	80005f8 <__aeabi_dmul>
 8008062:	4652      	mov	r2, sl
 8008064:	465b      	mov	r3, fp
 8008066:	f7f8 fd4d 	bl	8000b04 <__aeabi_dcmpge>
 800806a:	9e03      	ldr	r6, [sp, #12]
 800806c:	4637      	mov	r7, r6
 800806e:	2800      	cmp	r0, #0
 8008070:	f040 8245 	bne.w	80084fe <_dtoa_r+0x93e>
 8008074:	9d01      	ldr	r5, [sp, #4]
 8008076:	2331      	movs	r3, #49	; 0x31
 8008078:	f805 3b01 	strb.w	r3, [r5], #1
 800807c:	9b00      	ldr	r3, [sp, #0]
 800807e:	3301      	adds	r3, #1
 8008080:	9300      	str	r3, [sp, #0]
 8008082:	e240      	b.n	8008506 <_dtoa_r+0x946>
 8008084:	07f2      	lsls	r2, r6, #31
 8008086:	d505      	bpl.n	8008094 <_dtoa_r+0x4d4>
 8008088:	e9d7 2300 	ldrd	r2, r3, [r7]
 800808c:	f7f8 fab4 	bl	80005f8 <__aeabi_dmul>
 8008090:	3501      	adds	r5, #1
 8008092:	2301      	movs	r3, #1
 8008094:	1076      	asrs	r6, r6, #1
 8008096:	3708      	adds	r7, #8
 8008098:	e777      	b.n	8007f8a <_dtoa_r+0x3ca>
 800809a:	2502      	movs	r5, #2
 800809c:	e779      	b.n	8007f92 <_dtoa_r+0x3d2>
 800809e:	9f00      	ldr	r7, [sp, #0]
 80080a0:	9e03      	ldr	r6, [sp, #12]
 80080a2:	e794      	b.n	8007fce <_dtoa_r+0x40e>
 80080a4:	9901      	ldr	r1, [sp, #4]
 80080a6:	4b4c      	ldr	r3, [pc, #304]	; (80081d8 <_dtoa_r+0x618>)
 80080a8:	4431      	add	r1, r6
 80080aa:	910d      	str	r1, [sp, #52]	; 0x34
 80080ac:	9908      	ldr	r1, [sp, #32]
 80080ae:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80080b2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80080b6:	2900      	cmp	r1, #0
 80080b8:	d043      	beq.n	8008142 <_dtoa_r+0x582>
 80080ba:	494d      	ldr	r1, [pc, #308]	; (80081f0 <_dtoa_r+0x630>)
 80080bc:	2000      	movs	r0, #0
 80080be:	f7f8 fbc5 	bl	800084c <__aeabi_ddiv>
 80080c2:	4652      	mov	r2, sl
 80080c4:	465b      	mov	r3, fp
 80080c6:	f7f8 f8df 	bl	8000288 <__aeabi_dsub>
 80080ca:	9d01      	ldr	r5, [sp, #4]
 80080cc:	4682      	mov	sl, r0
 80080ce:	468b      	mov	fp, r1
 80080d0:	4649      	mov	r1, r9
 80080d2:	4640      	mov	r0, r8
 80080d4:	f7f8 fd40 	bl	8000b58 <__aeabi_d2iz>
 80080d8:	4606      	mov	r6, r0
 80080da:	f7f8 fa23 	bl	8000524 <__aeabi_i2d>
 80080de:	4602      	mov	r2, r0
 80080e0:	460b      	mov	r3, r1
 80080e2:	4640      	mov	r0, r8
 80080e4:	4649      	mov	r1, r9
 80080e6:	f7f8 f8cf 	bl	8000288 <__aeabi_dsub>
 80080ea:	3630      	adds	r6, #48	; 0x30
 80080ec:	f805 6b01 	strb.w	r6, [r5], #1
 80080f0:	4652      	mov	r2, sl
 80080f2:	465b      	mov	r3, fp
 80080f4:	4680      	mov	r8, r0
 80080f6:	4689      	mov	r9, r1
 80080f8:	f7f8 fcf0 	bl	8000adc <__aeabi_dcmplt>
 80080fc:	2800      	cmp	r0, #0
 80080fe:	d163      	bne.n	80081c8 <_dtoa_r+0x608>
 8008100:	4642      	mov	r2, r8
 8008102:	464b      	mov	r3, r9
 8008104:	4936      	ldr	r1, [pc, #216]	; (80081e0 <_dtoa_r+0x620>)
 8008106:	2000      	movs	r0, #0
 8008108:	f7f8 f8be 	bl	8000288 <__aeabi_dsub>
 800810c:	4652      	mov	r2, sl
 800810e:	465b      	mov	r3, fp
 8008110:	f7f8 fce4 	bl	8000adc <__aeabi_dcmplt>
 8008114:	2800      	cmp	r0, #0
 8008116:	f040 80b5 	bne.w	8008284 <_dtoa_r+0x6c4>
 800811a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800811c:	429d      	cmp	r5, r3
 800811e:	d081      	beq.n	8008024 <_dtoa_r+0x464>
 8008120:	4b30      	ldr	r3, [pc, #192]	; (80081e4 <_dtoa_r+0x624>)
 8008122:	2200      	movs	r2, #0
 8008124:	4650      	mov	r0, sl
 8008126:	4659      	mov	r1, fp
 8008128:	f7f8 fa66 	bl	80005f8 <__aeabi_dmul>
 800812c:	4b2d      	ldr	r3, [pc, #180]	; (80081e4 <_dtoa_r+0x624>)
 800812e:	4682      	mov	sl, r0
 8008130:	468b      	mov	fp, r1
 8008132:	4640      	mov	r0, r8
 8008134:	4649      	mov	r1, r9
 8008136:	2200      	movs	r2, #0
 8008138:	f7f8 fa5e 	bl	80005f8 <__aeabi_dmul>
 800813c:	4680      	mov	r8, r0
 800813e:	4689      	mov	r9, r1
 8008140:	e7c6      	b.n	80080d0 <_dtoa_r+0x510>
 8008142:	4650      	mov	r0, sl
 8008144:	4659      	mov	r1, fp
 8008146:	f7f8 fa57 	bl	80005f8 <__aeabi_dmul>
 800814a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800814c:	9d01      	ldr	r5, [sp, #4]
 800814e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008150:	4682      	mov	sl, r0
 8008152:	468b      	mov	fp, r1
 8008154:	4649      	mov	r1, r9
 8008156:	4640      	mov	r0, r8
 8008158:	f7f8 fcfe 	bl	8000b58 <__aeabi_d2iz>
 800815c:	4606      	mov	r6, r0
 800815e:	f7f8 f9e1 	bl	8000524 <__aeabi_i2d>
 8008162:	3630      	adds	r6, #48	; 0x30
 8008164:	4602      	mov	r2, r0
 8008166:	460b      	mov	r3, r1
 8008168:	4640      	mov	r0, r8
 800816a:	4649      	mov	r1, r9
 800816c:	f7f8 f88c 	bl	8000288 <__aeabi_dsub>
 8008170:	f805 6b01 	strb.w	r6, [r5], #1
 8008174:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008176:	429d      	cmp	r5, r3
 8008178:	4680      	mov	r8, r0
 800817a:	4689      	mov	r9, r1
 800817c:	f04f 0200 	mov.w	r2, #0
 8008180:	d124      	bne.n	80081cc <_dtoa_r+0x60c>
 8008182:	4b1b      	ldr	r3, [pc, #108]	; (80081f0 <_dtoa_r+0x630>)
 8008184:	4650      	mov	r0, sl
 8008186:	4659      	mov	r1, fp
 8008188:	f7f8 f880 	bl	800028c <__adddf3>
 800818c:	4602      	mov	r2, r0
 800818e:	460b      	mov	r3, r1
 8008190:	4640      	mov	r0, r8
 8008192:	4649      	mov	r1, r9
 8008194:	f7f8 fcc0 	bl	8000b18 <__aeabi_dcmpgt>
 8008198:	2800      	cmp	r0, #0
 800819a:	d173      	bne.n	8008284 <_dtoa_r+0x6c4>
 800819c:	4652      	mov	r2, sl
 800819e:	465b      	mov	r3, fp
 80081a0:	4913      	ldr	r1, [pc, #76]	; (80081f0 <_dtoa_r+0x630>)
 80081a2:	2000      	movs	r0, #0
 80081a4:	f7f8 f870 	bl	8000288 <__aeabi_dsub>
 80081a8:	4602      	mov	r2, r0
 80081aa:	460b      	mov	r3, r1
 80081ac:	4640      	mov	r0, r8
 80081ae:	4649      	mov	r1, r9
 80081b0:	f7f8 fc94 	bl	8000adc <__aeabi_dcmplt>
 80081b4:	2800      	cmp	r0, #0
 80081b6:	f43f af35 	beq.w	8008024 <_dtoa_r+0x464>
 80081ba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80081bc:	1e6b      	subs	r3, r5, #1
 80081be:	930f      	str	r3, [sp, #60]	; 0x3c
 80081c0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80081c4:	2b30      	cmp	r3, #48	; 0x30
 80081c6:	d0f8      	beq.n	80081ba <_dtoa_r+0x5fa>
 80081c8:	9700      	str	r7, [sp, #0]
 80081ca:	e049      	b.n	8008260 <_dtoa_r+0x6a0>
 80081cc:	4b05      	ldr	r3, [pc, #20]	; (80081e4 <_dtoa_r+0x624>)
 80081ce:	f7f8 fa13 	bl	80005f8 <__aeabi_dmul>
 80081d2:	4680      	mov	r8, r0
 80081d4:	4689      	mov	r9, r1
 80081d6:	e7bd      	b.n	8008154 <_dtoa_r+0x594>
 80081d8:	0800a038 	.word	0x0800a038
 80081dc:	0800a010 	.word	0x0800a010
 80081e0:	3ff00000 	.word	0x3ff00000
 80081e4:	40240000 	.word	0x40240000
 80081e8:	401c0000 	.word	0x401c0000
 80081ec:	40140000 	.word	0x40140000
 80081f0:	3fe00000 	.word	0x3fe00000
 80081f4:	9d01      	ldr	r5, [sp, #4]
 80081f6:	4656      	mov	r6, sl
 80081f8:	465f      	mov	r7, fp
 80081fa:	4642      	mov	r2, r8
 80081fc:	464b      	mov	r3, r9
 80081fe:	4630      	mov	r0, r6
 8008200:	4639      	mov	r1, r7
 8008202:	f7f8 fb23 	bl	800084c <__aeabi_ddiv>
 8008206:	f7f8 fca7 	bl	8000b58 <__aeabi_d2iz>
 800820a:	4682      	mov	sl, r0
 800820c:	f7f8 f98a 	bl	8000524 <__aeabi_i2d>
 8008210:	4642      	mov	r2, r8
 8008212:	464b      	mov	r3, r9
 8008214:	f7f8 f9f0 	bl	80005f8 <__aeabi_dmul>
 8008218:	4602      	mov	r2, r0
 800821a:	460b      	mov	r3, r1
 800821c:	4630      	mov	r0, r6
 800821e:	4639      	mov	r1, r7
 8008220:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8008224:	f7f8 f830 	bl	8000288 <__aeabi_dsub>
 8008228:	f805 6b01 	strb.w	r6, [r5], #1
 800822c:	9e01      	ldr	r6, [sp, #4]
 800822e:	9f03      	ldr	r7, [sp, #12]
 8008230:	1bae      	subs	r6, r5, r6
 8008232:	42b7      	cmp	r7, r6
 8008234:	4602      	mov	r2, r0
 8008236:	460b      	mov	r3, r1
 8008238:	d135      	bne.n	80082a6 <_dtoa_r+0x6e6>
 800823a:	f7f8 f827 	bl	800028c <__adddf3>
 800823e:	4642      	mov	r2, r8
 8008240:	464b      	mov	r3, r9
 8008242:	4606      	mov	r6, r0
 8008244:	460f      	mov	r7, r1
 8008246:	f7f8 fc67 	bl	8000b18 <__aeabi_dcmpgt>
 800824a:	b9d0      	cbnz	r0, 8008282 <_dtoa_r+0x6c2>
 800824c:	4642      	mov	r2, r8
 800824e:	464b      	mov	r3, r9
 8008250:	4630      	mov	r0, r6
 8008252:	4639      	mov	r1, r7
 8008254:	f7f8 fc38 	bl	8000ac8 <__aeabi_dcmpeq>
 8008258:	b110      	cbz	r0, 8008260 <_dtoa_r+0x6a0>
 800825a:	f01a 0f01 	tst.w	sl, #1
 800825e:	d110      	bne.n	8008282 <_dtoa_r+0x6c2>
 8008260:	4620      	mov	r0, r4
 8008262:	ee18 1a10 	vmov	r1, s16
 8008266:	f000 fd13 	bl	8008c90 <_Bfree>
 800826a:	2300      	movs	r3, #0
 800826c:	9800      	ldr	r0, [sp, #0]
 800826e:	702b      	strb	r3, [r5, #0]
 8008270:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008272:	3001      	adds	r0, #1
 8008274:	6018      	str	r0, [r3, #0]
 8008276:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008278:	2b00      	cmp	r3, #0
 800827a:	f43f acf1 	beq.w	8007c60 <_dtoa_r+0xa0>
 800827e:	601d      	str	r5, [r3, #0]
 8008280:	e4ee      	b.n	8007c60 <_dtoa_r+0xa0>
 8008282:	9f00      	ldr	r7, [sp, #0]
 8008284:	462b      	mov	r3, r5
 8008286:	461d      	mov	r5, r3
 8008288:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800828c:	2a39      	cmp	r2, #57	; 0x39
 800828e:	d106      	bne.n	800829e <_dtoa_r+0x6de>
 8008290:	9a01      	ldr	r2, [sp, #4]
 8008292:	429a      	cmp	r2, r3
 8008294:	d1f7      	bne.n	8008286 <_dtoa_r+0x6c6>
 8008296:	9901      	ldr	r1, [sp, #4]
 8008298:	2230      	movs	r2, #48	; 0x30
 800829a:	3701      	adds	r7, #1
 800829c:	700a      	strb	r2, [r1, #0]
 800829e:	781a      	ldrb	r2, [r3, #0]
 80082a0:	3201      	adds	r2, #1
 80082a2:	701a      	strb	r2, [r3, #0]
 80082a4:	e790      	b.n	80081c8 <_dtoa_r+0x608>
 80082a6:	4ba6      	ldr	r3, [pc, #664]	; (8008540 <_dtoa_r+0x980>)
 80082a8:	2200      	movs	r2, #0
 80082aa:	f7f8 f9a5 	bl	80005f8 <__aeabi_dmul>
 80082ae:	2200      	movs	r2, #0
 80082b0:	2300      	movs	r3, #0
 80082b2:	4606      	mov	r6, r0
 80082b4:	460f      	mov	r7, r1
 80082b6:	f7f8 fc07 	bl	8000ac8 <__aeabi_dcmpeq>
 80082ba:	2800      	cmp	r0, #0
 80082bc:	d09d      	beq.n	80081fa <_dtoa_r+0x63a>
 80082be:	e7cf      	b.n	8008260 <_dtoa_r+0x6a0>
 80082c0:	9a08      	ldr	r2, [sp, #32]
 80082c2:	2a00      	cmp	r2, #0
 80082c4:	f000 80d7 	beq.w	8008476 <_dtoa_r+0x8b6>
 80082c8:	9a06      	ldr	r2, [sp, #24]
 80082ca:	2a01      	cmp	r2, #1
 80082cc:	f300 80ba 	bgt.w	8008444 <_dtoa_r+0x884>
 80082d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80082d2:	2a00      	cmp	r2, #0
 80082d4:	f000 80b2 	beq.w	800843c <_dtoa_r+0x87c>
 80082d8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80082dc:	9e07      	ldr	r6, [sp, #28]
 80082de:	9d04      	ldr	r5, [sp, #16]
 80082e0:	9a04      	ldr	r2, [sp, #16]
 80082e2:	441a      	add	r2, r3
 80082e4:	9204      	str	r2, [sp, #16]
 80082e6:	9a05      	ldr	r2, [sp, #20]
 80082e8:	2101      	movs	r1, #1
 80082ea:	441a      	add	r2, r3
 80082ec:	4620      	mov	r0, r4
 80082ee:	9205      	str	r2, [sp, #20]
 80082f0:	f000 fd86 	bl	8008e00 <__i2b>
 80082f4:	4607      	mov	r7, r0
 80082f6:	2d00      	cmp	r5, #0
 80082f8:	dd0c      	ble.n	8008314 <_dtoa_r+0x754>
 80082fa:	9b05      	ldr	r3, [sp, #20]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	dd09      	ble.n	8008314 <_dtoa_r+0x754>
 8008300:	42ab      	cmp	r3, r5
 8008302:	9a04      	ldr	r2, [sp, #16]
 8008304:	bfa8      	it	ge
 8008306:	462b      	movge	r3, r5
 8008308:	1ad2      	subs	r2, r2, r3
 800830a:	9204      	str	r2, [sp, #16]
 800830c:	9a05      	ldr	r2, [sp, #20]
 800830e:	1aed      	subs	r5, r5, r3
 8008310:	1ad3      	subs	r3, r2, r3
 8008312:	9305      	str	r3, [sp, #20]
 8008314:	9b07      	ldr	r3, [sp, #28]
 8008316:	b31b      	cbz	r3, 8008360 <_dtoa_r+0x7a0>
 8008318:	9b08      	ldr	r3, [sp, #32]
 800831a:	2b00      	cmp	r3, #0
 800831c:	f000 80af 	beq.w	800847e <_dtoa_r+0x8be>
 8008320:	2e00      	cmp	r6, #0
 8008322:	dd13      	ble.n	800834c <_dtoa_r+0x78c>
 8008324:	4639      	mov	r1, r7
 8008326:	4632      	mov	r2, r6
 8008328:	4620      	mov	r0, r4
 800832a:	f000 fe29 	bl	8008f80 <__pow5mult>
 800832e:	ee18 2a10 	vmov	r2, s16
 8008332:	4601      	mov	r1, r0
 8008334:	4607      	mov	r7, r0
 8008336:	4620      	mov	r0, r4
 8008338:	f000 fd78 	bl	8008e2c <__multiply>
 800833c:	ee18 1a10 	vmov	r1, s16
 8008340:	4680      	mov	r8, r0
 8008342:	4620      	mov	r0, r4
 8008344:	f000 fca4 	bl	8008c90 <_Bfree>
 8008348:	ee08 8a10 	vmov	s16, r8
 800834c:	9b07      	ldr	r3, [sp, #28]
 800834e:	1b9a      	subs	r2, r3, r6
 8008350:	d006      	beq.n	8008360 <_dtoa_r+0x7a0>
 8008352:	ee18 1a10 	vmov	r1, s16
 8008356:	4620      	mov	r0, r4
 8008358:	f000 fe12 	bl	8008f80 <__pow5mult>
 800835c:	ee08 0a10 	vmov	s16, r0
 8008360:	2101      	movs	r1, #1
 8008362:	4620      	mov	r0, r4
 8008364:	f000 fd4c 	bl	8008e00 <__i2b>
 8008368:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800836a:	2b00      	cmp	r3, #0
 800836c:	4606      	mov	r6, r0
 800836e:	f340 8088 	ble.w	8008482 <_dtoa_r+0x8c2>
 8008372:	461a      	mov	r2, r3
 8008374:	4601      	mov	r1, r0
 8008376:	4620      	mov	r0, r4
 8008378:	f000 fe02 	bl	8008f80 <__pow5mult>
 800837c:	9b06      	ldr	r3, [sp, #24]
 800837e:	2b01      	cmp	r3, #1
 8008380:	4606      	mov	r6, r0
 8008382:	f340 8081 	ble.w	8008488 <_dtoa_r+0x8c8>
 8008386:	f04f 0800 	mov.w	r8, #0
 800838a:	6933      	ldr	r3, [r6, #16]
 800838c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008390:	6918      	ldr	r0, [r3, #16]
 8008392:	f000 fce5 	bl	8008d60 <__hi0bits>
 8008396:	f1c0 0020 	rsb	r0, r0, #32
 800839a:	9b05      	ldr	r3, [sp, #20]
 800839c:	4418      	add	r0, r3
 800839e:	f010 001f 	ands.w	r0, r0, #31
 80083a2:	f000 8092 	beq.w	80084ca <_dtoa_r+0x90a>
 80083a6:	f1c0 0320 	rsb	r3, r0, #32
 80083aa:	2b04      	cmp	r3, #4
 80083ac:	f340 808a 	ble.w	80084c4 <_dtoa_r+0x904>
 80083b0:	f1c0 001c 	rsb	r0, r0, #28
 80083b4:	9b04      	ldr	r3, [sp, #16]
 80083b6:	4403      	add	r3, r0
 80083b8:	9304      	str	r3, [sp, #16]
 80083ba:	9b05      	ldr	r3, [sp, #20]
 80083bc:	4403      	add	r3, r0
 80083be:	4405      	add	r5, r0
 80083c0:	9305      	str	r3, [sp, #20]
 80083c2:	9b04      	ldr	r3, [sp, #16]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	dd07      	ble.n	80083d8 <_dtoa_r+0x818>
 80083c8:	ee18 1a10 	vmov	r1, s16
 80083cc:	461a      	mov	r2, r3
 80083ce:	4620      	mov	r0, r4
 80083d0:	f000 fe30 	bl	8009034 <__lshift>
 80083d4:	ee08 0a10 	vmov	s16, r0
 80083d8:	9b05      	ldr	r3, [sp, #20]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	dd05      	ble.n	80083ea <_dtoa_r+0x82a>
 80083de:	4631      	mov	r1, r6
 80083e0:	461a      	mov	r2, r3
 80083e2:	4620      	mov	r0, r4
 80083e4:	f000 fe26 	bl	8009034 <__lshift>
 80083e8:	4606      	mov	r6, r0
 80083ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d06e      	beq.n	80084ce <_dtoa_r+0x90e>
 80083f0:	ee18 0a10 	vmov	r0, s16
 80083f4:	4631      	mov	r1, r6
 80083f6:	f000 fe8d 	bl	8009114 <__mcmp>
 80083fa:	2800      	cmp	r0, #0
 80083fc:	da67      	bge.n	80084ce <_dtoa_r+0x90e>
 80083fe:	9b00      	ldr	r3, [sp, #0]
 8008400:	3b01      	subs	r3, #1
 8008402:	ee18 1a10 	vmov	r1, s16
 8008406:	9300      	str	r3, [sp, #0]
 8008408:	220a      	movs	r2, #10
 800840a:	2300      	movs	r3, #0
 800840c:	4620      	mov	r0, r4
 800840e:	f000 fc61 	bl	8008cd4 <__multadd>
 8008412:	9b08      	ldr	r3, [sp, #32]
 8008414:	ee08 0a10 	vmov	s16, r0
 8008418:	2b00      	cmp	r3, #0
 800841a:	f000 81b1 	beq.w	8008780 <_dtoa_r+0xbc0>
 800841e:	2300      	movs	r3, #0
 8008420:	4639      	mov	r1, r7
 8008422:	220a      	movs	r2, #10
 8008424:	4620      	mov	r0, r4
 8008426:	f000 fc55 	bl	8008cd4 <__multadd>
 800842a:	9b02      	ldr	r3, [sp, #8]
 800842c:	2b00      	cmp	r3, #0
 800842e:	4607      	mov	r7, r0
 8008430:	f300 808e 	bgt.w	8008550 <_dtoa_r+0x990>
 8008434:	9b06      	ldr	r3, [sp, #24]
 8008436:	2b02      	cmp	r3, #2
 8008438:	dc51      	bgt.n	80084de <_dtoa_r+0x91e>
 800843a:	e089      	b.n	8008550 <_dtoa_r+0x990>
 800843c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800843e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008442:	e74b      	b.n	80082dc <_dtoa_r+0x71c>
 8008444:	9b03      	ldr	r3, [sp, #12]
 8008446:	1e5e      	subs	r6, r3, #1
 8008448:	9b07      	ldr	r3, [sp, #28]
 800844a:	42b3      	cmp	r3, r6
 800844c:	bfbf      	itttt	lt
 800844e:	9b07      	ldrlt	r3, [sp, #28]
 8008450:	9607      	strlt	r6, [sp, #28]
 8008452:	1af2      	sublt	r2, r6, r3
 8008454:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008456:	bfb6      	itet	lt
 8008458:	189b      	addlt	r3, r3, r2
 800845a:	1b9e      	subge	r6, r3, r6
 800845c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800845e:	9b03      	ldr	r3, [sp, #12]
 8008460:	bfb8      	it	lt
 8008462:	2600      	movlt	r6, #0
 8008464:	2b00      	cmp	r3, #0
 8008466:	bfb7      	itett	lt
 8008468:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800846c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008470:	1a9d      	sublt	r5, r3, r2
 8008472:	2300      	movlt	r3, #0
 8008474:	e734      	b.n	80082e0 <_dtoa_r+0x720>
 8008476:	9e07      	ldr	r6, [sp, #28]
 8008478:	9d04      	ldr	r5, [sp, #16]
 800847a:	9f08      	ldr	r7, [sp, #32]
 800847c:	e73b      	b.n	80082f6 <_dtoa_r+0x736>
 800847e:	9a07      	ldr	r2, [sp, #28]
 8008480:	e767      	b.n	8008352 <_dtoa_r+0x792>
 8008482:	9b06      	ldr	r3, [sp, #24]
 8008484:	2b01      	cmp	r3, #1
 8008486:	dc18      	bgt.n	80084ba <_dtoa_r+0x8fa>
 8008488:	f1ba 0f00 	cmp.w	sl, #0
 800848c:	d115      	bne.n	80084ba <_dtoa_r+0x8fa>
 800848e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008492:	b993      	cbnz	r3, 80084ba <_dtoa_r+0x8fa>
 8008494:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008498:	0d1b      	lsrs	r3, r3, #20
 800849a:	051b      	lsls	r3, r3, #20
 800849c:	b183      	cbz	r3, 80084c0 <_dtoa_r+0x900>
 800849e:	9b04      	ldr	r3, [sp, #16]
 80084a0:	3301      	adds	r3, #1
 80084a2:	9304      	str	r3, [sp, #16]
 80084a4:	9b05      	ldr	r3, [sp, #20]
 80084a6:	3301      	adds	r3, #1
 80084a8:	9305      	str	r3, [sp, #20]
 80084aa:	f04f 0801 	mov.w	r8, #1
 80084ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	f47f af6a 	bne.w	800838a <_dtoa_r+0x7ca>
 80084b6:	2001      	movs	r0, #1
 80084b8:	e76f      	b.n	800839a <_dtoa_r+0x7da>
 80084ba:	f04f 0800 	mov.w	r8, #0
 80084be:	e7f6      	b.n	80084ae <_dtoa_r+0x8ee>
 80084c0:	4698      	mov	r8, r3
 80084c2:	e7f4      	b.n	80084ae <_dtoa_r+0x8ee>
 80084c4:	f43f af7d 	beq.w	80083c2 <_dtoa_r+0x802>
 80084c8:	4618      	mov	r0, r3
 80084ca:	301c      	adds	r0, #28
 80084cc:	e772      	b.n	80083b4 <_dtoa_r+0x7f4>
 80084ce:	9b03      	ldr	r3, [sp, #12]
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	dc37      	bgt.n	8008544 <_dtoa_r+0x984>
 80084d4:	9b06      	ldr	r3, [sp, #24]
 80084d6:	2b02      	cmp	r3, #2
 80084d8:	dd34      	ble.n	8008544 <_dtoa_r+0x984>
 80084da:	9b03      	ldr	r3, [sp, #12]
 80084dc:	9302      	str	r3, [sp, #8]
 80084de:	9b02      	ldr	r3, [sp, #8]
 80084e0:	b96b      	cbnz	r3, 80084fe <_dtoa_r+0x93e>
 80084e2:	4631      	mov	r1, r6
 80084e4:	2205      	movs	r2, #5
 80084e6:	4620      	mov	r0, r4
 80084e8:	f000 fbf4 	bl	8008cd4 <__multadd>
 80084ec:	4601      	mov	r1, r0
 80084ee:	4606      	mov	r6, r0
 80084f0:	ee18 0a10 	vmov	r0, s16
 80084f4:	f000 fe0e 	bl	8009114 <__mcmp>
 80084f8:	2800      	cmp	r0, #0
 80084fa:	f73f adbb 	bgt.w	8008074 <_dtoa_r+0x4b4>
 80084fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008500:	9d01      	ldr	r5, [sp, #4]
 8008502:	43db      	mvns	r3, r3
 8008504:	9300      	str	r3, [sp, #0]
 8008506:	f04f 0800 	mov.w	r8, #0
 800850a:	4631      	mov	r1, r6
 800850c:	4620      	mov	r0, r4
 800850e:	f000 fbbf 	bl	8008c90 <_Bfree>
 8008512:	2f00      	cmp	r7, #0
 8008514:	f43f aea4 	beq.w	8008260 <_dtoa_r+0x6a0>
 8008518:	f1b8 0f00 	cmp.w	r8, #0
 800851c:	d005      	beq.n	800852a <_dtoa_r+0x96a>
 800851e:	45b8      	cmp	r8, r7
 8008520:	d003      	beq.n	800852a <_dtoa_r+0x96a>
 8008522:	4641      	mov	r1, r8
 8008524:	4620      	mov	r0, r4
 8008526:	f000 fbb3 	bl	8008c90 <_Bfree>
 800852a:	4639      	mov	r1, r7
 800852c:	4620      	mov	r0, r4
 800852e:	f000 fbaf 	bl	8008c90 <_Bfree>
 8008532:	e695      	b.n	8008260 <_dtoa_r+0x6a0>
 8008534:	2600      	movs	r6, #0
 8008536:	4637      	mov	r7, r6
 8008538:	e7e1      	b.n	80084fe <_dtoa_r+0x93e>
 800853a:	9700      	str	r7, [sp, #0]
 800853c:	4637      	mov	r7, r6
 800853e:	e599      	b.n	8008074 <_dtoa_r+0x4b4>
 8008540:	40240000 	.word	0x40240000
 8008544:	9b08      	ldr	r3, [sp, #32]
 8008546:	2b00      	cmp	r3, #0
 8008548:	f000 80ca 	beq.w	80086e0 <_dtoa_r+0xb20>
 800854c:	9b03      	ldr	r3, [sp, #12]
 800854e:	9302      	str	r3, [sp, #8]
 8008550:	2d00      	cmp	r5, #0
 8008552:	dd05      	ble.n	8008560 <_dtoa_r+0x9a0>
 8008554:	4639      	mov	r1, r7
 8008556:	462a      	mov	r2, r5
 8008558:	4620      	mov	r0, r4
 800855a:	f000 fd6b 	bl	8009034 <__lshift>
 800855e:	4607      	mov	r7, r0
 8008560:	f1b8 0f00 	cmp.w	r8, #0
 8008564:	d05b      	beq.n	800861e <_dtoa_r+0xa5e>
 8008566:	6879      	ldr	r1, [r7, #4]
 8008568:	4620      	mov	r0, r4
 800856a:	f000 fb51 	bl	8008c10 <_Balloc>
 800856e:	4605      	mov	r5, r0
 8008570:	b928      	cbnz	r0, 800857e <_dtoa_r+0x9be>
 8008572:	4b87      	ldr	r3, [pc, #540]	; (8008790 <_dtoa_r+0xbd0>)
 8008574:	4602      	mov	r2, r0
 8008576:	f240 21ea 	movw	r1, #746	; 0x2ea
 800857a:	f7ff bb3b 	b.w	8007bf4 <_dtoa_r+0x34>
 800857e:	693a      	ldr	r2, [r7, #16]
 8008580:	3202      	adds	r2, #2
 8008582:	0092      	lsls	r2, r2, #2
 8008584:	f107 010c 	add.w	r1, r7, #12
 8008588:	300c      	adds	r0, #12
 800858a:	f000 fb33 	bl	8008bf4 <memcpy>
 800858e:	2201      	movs	r2, #1
 8008590:	4629      	mov	r1, r5
 8008592:	4620      	mov	r0, r4
 8008594:	f000 fd4e 	bl	8009034 <__lshift>
 8008598:	9b01      	ldr	r3, [sp, #4]
 800859a:	f103 0901 	add.w	r9, r3, #1
 800859e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80085a2:	4413      	add	r3, r2
 80085a4:	9305      	str	r3, [sp, #20]
 80085a6:	f00a 0301 	and.w	r3, sl, #1
 80085aa:	46b8      	mov	r8, r7
 80085ac:	9304      	str	r3, [sp, #16]
 80085ae:	4607      	mov	r7, r0
 80085b0:	4631      	mov	r1, r6
 80085b2:	ee18 0a10 	vmov	r0, s16
 80085b6:	f7ff fa77 	bl	8007aa8 <quorem>
 80085ba:	4641      	mov	r1, r8
 80085bc:	9002      	str	r0, [sp, #8]
 80085be:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80085c2:	ee18 0a10 	vmov	r0, s16
 80085c6:	f000 fda5 	bl	8009114 <__mcmp>
 80085ca:	463a      	mov	r2, r7
 80085cc:	9003      	str	r0, [sp, #12]
 80085ce:	4631      	mov	r1, r6
 80085d0:	4620      	mov	r0, r4
 80085d2:	f000 fdbb 	bl	800914c <__mdiff>
 80085d6:	68c2      	ldr	r2, [r0, #12]
 80085d8:	f109 3bff 	add.w	fp, r9, #4294967295
 80085dc:	4605      	mov	r5, r0
 80085de:	bb02      	cbnz	r2, 8008622 <_dtoa_r+0xa62>
 80085e0:	4601      	mov	r1, r0
 80085e2:	ee18 0a10 	vmov	r0, s16
 80085e6:	f000 fd95 	bl	8009114 <__mcmp>
 80085ea:	4602      	mov	r2, r0
 80085ec:	4629      	mov	r1, r5
 80085ee:	4620      	mov	r0, r4
 80085f0:	9207      	str	r2, [sp, #28]
 80085f2:	f000 fb4d 	bl	8008c90 <_Bfree>
 80085f6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80085fa:	ea43 0102 	orr.w	r1, r3, r2
 80085fe:	9b04      	ldr	r3, [sp, #16]
 8008600:	430b      	orrs	r3, r1
 8008602:	464d      	mov	r5, r9
 8008604:	d10f      	bne.n	8008626 <_dtoa_r+0xa66>
 8008606:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800860a:	d02a      	beq.n	8008662 <_dtoa_r+0xaa2>
 800860c:	9b03      	ldr	r3, [sp, #12]
 800860e:	2b00      	cmp	r3, #0
 8008610:	dd02      	ble.n	8008618 <_dtoa_r+0xa58>
 8008612:	9b02      	ldr	r3, [sp, #8]
 8008614:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008618:	f88b a000 	strb.w	sl, [fp]
 800861c:	e775      	b.n	800850a <_dtoa_r+0x94a>
 800861e:	4638      	mov	r0, r7
 8008620:	e7ba      	b.n	8008598 <_dtoa_r+0x9d8>
 8008622:	2201      	movs	r2, #1
 8008624:	e7e2      	b.n	80085ec <_dtoa_r+0xa2c>
 8008626:	9b03      	ldr	r3, [sp, #12]
 8008628:	2b00      	cmp	r3, #0
 800862a:	db04      	blt.n	8008636 <_dtoa_r+0xa76>
 800862c:	9906      	ldr	r1, [sp, #24]
 800862e:	430b      	orrs	r3, r1
 8008630:	9904      	ldr	r1, [sp, #16]
 8008632:	430b      	orrs	r3, r1
 8008634:	d122      	bne.n	800867c <_dtoa_r+0xabc>
 8008636:	2a00      	cmp	r2, #0
 8008638:	ddee      	ble.n	8008618 <_dtoa_r+0xa58>
 800863a:	ee18 1a10 	vmov	r1, s16
 800863e:	2201      	movs	r2, #1
 8008640:	4620      	mov	r0, r4
 8008642:	f000 fcf7 	bl	8009034 <__lshift>
 8008646:	4631      	mov	r1, r6
 8008648:	ee08 0a10 	vmov	s16, r0
 800864c:	f000 fd62 	bl	8009114 <__mcmp>
 8008650:	2800      	cmp	r0, #0
 8008652:	dc03      	bgt.n	800865c <_dtoa_r+0xa9c>
 8008654:	d1e0      	bne.n	8008618 <_dtoa_r+0xa58>
 8008656:	f01a 0f01 	tst.w	sl, #1
 800865a:	d0dd      	beq.n	8008618 <_dtoa_r+0xa58>
 800865c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008660:	d1d7      	bne.n	8008612 <_dtoa_r+0xa52>
 8008662:	2339      	movs	r3, #57	; 0x39
 8008664:	f88b 3000 	strb.w	r3, [fp]
 8008668:	462b      	mov	r3, r5
 800866a:	461d      	mov	r5, r3
 800866c:	3b01      	subs	r3, #1
 800866e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008672:	2a39      	cmp	r2, #57	; 0x39
 8008674:	d071      	beq.n	800875a <_dtoa_r+0xb9a>
 8008676:	3201      	adds	r2, #1
 8008678:	701a      	strb	r2, [r3, #0]
 800867a:	e746      	b.n	800850a <_dtoa_r+0x94a>
 800867c:	2a00      	cmp	r2, #0
 800867e:	dd07      	ble.n	8008690 <_dtoa_r+0xad0>
 8008680:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008684:	d0ed      	beq.n	8008662 <_dtoa_r+0xaa2>
 8008686:	f10a 0301 	add.w	r3, sl, #1
 800868a:	f88b 3000 	strb.w	r3, [fp]
 800868e:	e73c      	b.n	800850a <_dtoa_r+0x94a>
 8008690:	9b05      	ldr	r3, [sp, #20]
 8008692:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008696:	4599      	cmp	r9, r3
 8008698:	d047      	beq.n	800872a <_dtoa_r+0xb6a>
 800869a:	ee18 1a10 	vmov	r1, s16
 800869e:	2300      	movs	r3, #0
 80086a0:	220a      	movs	r2, #10
 80086a2:	4620      	mov	r0, r4
 80086a4:	f000 fb16 	bl	8008cd4 <__multadd>
 80086a8:	45b8      	cmp	r8, r7
 80086aa:	ee08 0a10 	vmov	s16, r0
 80086ae:	f04f 0300 	mov.w	r3, #0
 80086b2:	f04f 020a 	mov.w	r2, #10
 80086b6:	4641      	mov	r1, r8
 80086b8:	4620      	mov	r0, r4
 80086ba:	d106      	bne.n	80086ca <_dtoa_r+0xb0a>
 80086bc:	f000 fb0a 	bl	8008cd4 <__multadd>
 80086c0:	4680      	mov	r8, r0
 80086c2:	4607      	mov	r7, r0
 80086c4:	f109 0901 	add.w	r9, r9, #1
 80086c8:	e772      	b.n	80085b0 <_dtoa_r+0x9f0>
 80086ca:	f000 fb03 	bl	8008cd4 <__multadd>
 80086ce:	4639      	mov	r1, r7
 80086d0:	4680      	mov	r8, r0
 80086d2:	2300      	movs	r3, #0
 80086d4:	220a      	movs	r2, #10
 80086d6:	4620      	mov	r0, r4
 80086d8:	f000 fafc 	bl	8008cd4 <__multadd>
 80086dc:	4607      	mov	r7, r0
 80086de:	e7f1      	b.n	80086c4 <_dtoa_r+0xb04>
 80086e0:	9b03      	ldr	r3, [sp, #12]
 80086e2:	9302      	str	r3, [sp, #8]
 80086e4:	9d01      	ldr	r5, [sp, #4]
 80086e6:	ee18 0a10 	vmov	r0, s16
 80086ea:	4631      	mov	r1, r6
 80086ec:	f7ff f9dc 	bl	8007aa8 <quorem>
 80086f0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80086f4:	9b01      	ldr	r3, [sp, #4]
 80086f6:	f805 ab01 	strb.w	sl, [r5], #1
 80086fa:	1aea      	subs	r2, r5, r3
 80086fc:	9b02      	ldr	r3, [sp, #8]
 80086fe:	4293      	cmp	r3, r2
 8008700:	dd09      	ble.n	8008716 <_dtoa_r+0xb56>
 8008702:	ee18 1a10 	vmov	r1, s16
 8008706:	2300      	movs	r3, #0
 8008708:	220a      	movs	r2, #10
 800870a:	4620      	mov	r0, r4
 800870c:	f000 fae2 	bl	8008cd4 <__multadd>
 8008710:	ee08 0a10 	vmov	s16, r0
 8008714:	e7e7      	b.n	80086e6 <_dtoa_r+0xb26>
 8008716:	9b02      	ldr	r3, [sp, #8]
 8008718:	2b00      	cmp	r3, #0
 800871a:	bfc8      	it	gt
 800871c:	461d      	movgt	r5, r3
 800871e:	9b01      	ldr	r3, [sp, #4]
 8008720:	bfd8      	it	le
 8008722:	2501      	movle	r5, #1
 8008724:	441d      	add	r5, r3
 8008726:	f04f 0800 	mov.w	r8, #0
 800872a:	ee18 1a10 	vmov	r1, s16
 800872e:	2201      	movs	r2, #1
 8008730:	4620      	mov	r0, r4
 8008732:	f000 fc7f 	bl	8009034 <__lshift>
 8008736:	4631      	mov	r1, r6
 8008738:	ee08 0a10 	vmov	s16, r0
 800873c:	f000 fcea 	bl	8009114 <__mcmp>
 8008740:	2800      	cmp	r0, #0
 8008742:	dc91      	bgt.n	8008668 <_dtoa_r+0xaa8>
 8008744:	d102      	bne.n	800874c <_dtoa_r+0xb8c>
 8008746:	f01a 0f01 	tst.w	sl, #1
 800874a:	d18d      	bne.n	8008668 <_dtoa_r+0xaa8>
 800874c:	462b      	mov	r3, r5
 800874e:	461d      	mov	r5, r3
 8008750:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008754:	2a30      	cmp	r2, #48	; 0x30
 8008756:	d0fa      	beq.n	800874e <_dtoa_r+0xb8e>
 8008758:	e6d7      	b.n	800850a <_dtoa_r+0x94a>
 800875a:	9a01      	ldr	r2, [sp, #4]
 800875c:	429a      	cmp	r2, r3
 800875e:	d184      	bne.n	800866a <_dtoa_r+0xaaa>
 8008760:	9b00      	ldr	r3, [sp, #0]
 8008762:	3301      	adds	r3, #1
 8008764:	9300      	str	r3, [sp, #0]
 8008766:	2331      	movs	r3, #49	; 0x31
 8008768:	7013      	strb	r3, [r2, #0]
 800876a:	e6ce      	b.n	800850a <_dtoa_r+0x94a>
 800876c:	4b09      	ldr	r3, [pc, #36]	; (8008794 <_dtoa_r+0xbd4>)
 800876e:	f7ff ba95 	b.w	8007c9c <_dtoa_r+0xdc>
 8008772:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008774:	2b00      	cmp	r3, #0
 8008776:	f47f aa6e 	bne.w	8007c56 <_dtoa_r+0x96>
 800877a:	4b07      	ldr	r3, [pc, #28]	; (8008798 <_dtoa_r+0xbd8>)
 800877c:	f7ff ba8e 	b.w	8007c9c <_dtoa_r+0xdc>
 8008780:	9b02      	ldr	r3, [sp, #8]
 8008782:	2b00      	cmp	r3, #0
 8008784:	dcae      	bgt.n	80086e4 <_dtoa_r+0xb24>
 8008786:	9b06      	ldr	r3, [sp, #24]
 8008788:	2b02      	cmp	r3, #2
 800878a:	f73f aea8 	bgt.w	80084de <_dtoa_r+0x91e>
 800878e:	e7a9      	b.n	80086e4 <_dtoa_r+0xb24>
 8008790:	08009f43 	.word	0x08009f43
 8008794:	08009ea0 	.word	0x08009ea0
 8008798:	08009ec4 	.word	0x08009ec4

0800879c <__sflush_r>:
 800879c:	898a      	ldrh	r2, [r1, #12]
 800879e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087a2:	4605      	mov	r5, r0
 80087a4:	0710      	lsls	r0, r2, #28
 80087a6:	460c      	mov	r4, r1
 80087a8:	d458      	bmi.n	800885c <__sflush_r+0xc0>
 80087aa:	684b      	ldr	r3, [r1, #4]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	dc05      	bgt.n	80087bc <__sflush_r+0x20>
 80087b0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	dc02      	bgt.n	80087bc <__sflush_r+0x20>
 80087b6:	2000      	movs	r0, #0
 80087b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80087be:	2e00      	cmp	r6, #0
 80087c0:	d0f9      	beq.n	80087b6 <__sflush_r+0x1a>
 80087c2:	2300      	movs	r3, #0
 80087c4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80087c8:	682f      	ldr	r7, [r5, #0]
 80087ca:	602b      	str	r3, [r5, #0]
 80087cc:	d032      	beq.n	8008834 <__sflush_r+0x98>
 80087ce:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80087d0:	89a3      	ldrh	r3, [r4, #12]
 80087d2:	075a      	lsls	r2, r3, #29
 80087d4:	d505      	bpl.n	80087e2 <__sflush_r+0x46>
 80087d6:	6863      	ldr	r3, [r4, #4]
 80087d8:	1ac0      	subs	r0, r0, r3
 80087da:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80087dc:	b10b      	cbz	r3, 80087e2 <__sflush_r+0x46>
 80087de:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80087e0:	1ac0      	subs	r0, r0, r3
 80087e2:	2300      	movs	r3, #0
 80087e4:	4602      	mov	r2, r0
 80087e6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80087e8:	6a21      	ldr	r1, [r4, #32]
 80087ea:	4628      	mov	r0, r5
 80087ec:	47b0      	blx	r6
 80087ee:	1c43      	adds	r3, r0, #1
 80087f0:	89a3      	ldrh	r3, [r4, #12]
 80087f2:	d106      	bne.n	8008802 <__sflush_r+0x66>
 80087f4:	6829      	ldr	r1, [r5, #0]
 80087f6:	291d      	cmp	r1, #29
 80087f8:	d82c      	bhi.n	8008854 <__sflush_r+0xb8>
 80087fa:	4a2a      	ldr	r2, [pc, #168]	; (80088a4 <__sflush_r+0x108>)
 80087fc:	40ca      	lsrs	r2, r1
 80087fe:	07d6      	lsls	r6, r2, #31
 8008800:	d528      	bpl.n	8008854 <__sflush_r+0xb8>
 8008802:	2200      	movs	r2, #0
 8008804:	6062      	str	r2, [r4, #4]
 8008806:	04d9      	lsls	r1, r3, #19
 8008808:	6922      	ldr	r2, [r4, #16]
 800880a:	6022      	str	r2, [r4, #0]
 800880c:	d504      	bpl.n	8008818 <__sflush_r+0x7c>
 800880e:	1c42      	adds	r2, r0, #1
 8008810:	d101      	bne.n	8008816 <__sflush_r+0x7a>
 8008812:	682b      	ldr	r3, [r5, #0]
 8008814:	b903      	cbnz	r3, 8008818 <__sflush_r+0x7c>
 8008816:	6560      	str	r0, [r4, #84]	; 0x54
 8008818:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800881a:	602f      	str	r7, [r5, #0]
 800881c:	2900      	cmp	r1, #0
 800881e:	d0ca      	beq.n	80087b6 <__sflush_r+0x1a>
 8008820:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008824:	4299      	cmp	r1, r3
 8008826:	d002      	beq.n	800882e <__sflush_r+0x92>
 8008828:	4628      	mov	r0, r5
 800882a:	f000 fd8b 	bl	8009344 <_free_r>
 800882e:	2000      	movs	r0, #0
 8008830:	6360      	str	r0, [r4, #52]	; 0x34
 8008832:	e7c1      	b.n	80087b8 <__sflush_r+0x1c>
 8008834:	6a21      	ldr	r1, [r4, #32]
 8008836:	2301      	movs	r3, #1
 8008838:	4628      	mov	r0, r5
 800883a:	47b0      	blx	r6
 800883c:	1c41      	adds	r1, r0, #1
 800883e:	d1c7      	bne.n	80087d0 <__sflush_r+0x34>
 8008840:	682b      	ldr	r3, [r5, #0]
 8008842:	2b00      	cmp	r3, #0
 8008844:	d0c4      	beq.n	80087d0 <__sflush_r+0x34>
 8008846:	2b1d      	cmp	r3, #29
 8008848:	d001      	beq.n	800884e <__sflush_r+0xb2>
 800884a:	2b16      	cmp	r3, #22
 800884c:	d101      	bne.n	8008852 <__sflush_r+0xb6>
 800884e:	602f      	str	r7, [r5, #0]
 8008850:	e7b1      	b.n	80087b6 <__sflush_r+0x1a>
 8008852:	89a3      	ldrh	r3, [r4, #12]
 8008854:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008858:	81a3      	strh	r3, [r4, #12]
 800885a:	e7ad      	b.n	80087b8 <__sflush_r+0x1c>
 800885c:	690f      	ldr	r7, [r1, #16]
 800885e:	2f00      	cmp	r7, #0
 8008860:	d0a9      	beq.n	80087b6 <__sflush_r+0x1a>
 8008862:	0793      	lsls	r3, r2, #30
 8008864:	680e      	ldr	r6, [r1, #0]
 8008866:	bf08      	it	eq
 8008868:	694b      	ldreq	r3, [r1, #20]
 800886a:	600f      	str	r7, [r1, #0]
 800886c:	bf18      	it	ne
 800886e:	2300      	movne	r3, #0
 8008870:	eba6 0807 	sub.w	r8, r6, r7
 8008874:	608b      	str	r3, [r1, #8]
 8008876:	f1b8 0f00 	cmp.w	r8, #0
 800887a:	dd9c      	ble.n	80087b6 <__sflush_r+0x1a>
 800887c:	6a21      	ldr	r1, [r4, #32]
 800887e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008880:	4643      	mov	r3, r8
 8008882:	463a      	mov	r2, r7
 8008884:	4628      	mov	r0, r5
 8008886:	47b0      	blx	r6
 8008888:	2800      	cmp	r0, #0
 800888a:	dc06      	bgt.n	800889a <__sflush_r+0xfe>
 800888c:	89a3      	ldrh	r3, [r4, #12]
 800888e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008892:	81a3      	strh	r3, [r4, #12]
 8008894:	f04f 30ff 	mov.w	r0, #4294967295
 8008898:	e78e      	b.n	80087b8 <__sflush_r+0x1c>
 800889a:	4407      	add	r7, r0
 800889c:	eba8 0800 	sub.w	r8, r8, r0
 80088a0:	e7e9      	b.n	8008876 <__sflush_r+0xda>
 80088a2:	bf00      	nop
 80088a4:	20400001 	.word	0x20400001

080088a8 <_fflush_r>:
 80088a8:	b538      	push	{r3, r4, r5, lr}
 80088aa:	690b      	ldr	r3, [r1, #16]
 80088ac:	4605      	mov	r5, r0
 80088ae:	460c      	mov	r4, r1
 80088b0:	b913      	cbnz	r3, 80088b8 <_fflush_r+0x10>
 80088b2:	2500      	movs	r5, #0
 80088b4:	4628      	mov	r0, r5
 80088b6:	bd38      	pop	{r3, r4, r5, pc}
 80088b8:	b118      	cbz	r0, 80088c2 <_fflush_r+0x1a>
 80088ba:	6983      	ldr	r3, [r0, #24]
 80088bc:	b90b      	cbnz	r3, 80088c2 <_fflush_r+0x1a>
 80088be:	f000 f887 	bl	80089d0 <__sinit>
 80088c2:	4b14      	ldr	r3, [pc, #80]	; (8008914 <_fflush_r+0x6c>)
 80088c4:	429c      	cmp	r4, r3
 80088c6:	d11b      	bne.n	8008900 <_fflush_r+0x58>
 80088c8:	686c      	ldr	r4, [r5, #4]
 80088ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d0ef      	beq.n	80088b2 <_fflush_r+0xa>
 80088d2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80088d4:	07d0      	lsls	r0, r2, #31
 80088d6:	d404      	bmi.n	80088e2 <_fflush_r+0x3a>
 80088d8:	0599      	lsls	r1, r3, #22
 80088da:	d402      	bmi.n	80088e2 <_fflush_r+0x3a>
 80088dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80088de:	f000 f91a 	bl	8008b16 <__retarget_lock_acquire_recursive>
 80088e2:	4628      	mov	r0, r5
 80088e4:	4621      	mov	r1, r4
 80088e6:	f7ff ff59 	bl	800879c <__sflush_r>
 80088ea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80088ec:	07da      	lsls	r2, r3, #31
 80088ee:	4605      	mov	r5, r0
 80088f0:	d4e0      	bmi.n	80088b4 <_fflush_r+0xc>
 80088f2:	89a3      	ldrh	r3, [r4, #12]
 80088f4:	059b      	lsls	r3, r3, #22
 80088f6:	d4dd      	bmi.n	80088b4 <_fflush_r+0xc>
 80088f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80088fa:	f000 f90d 	bl	8008b18 <__retarget_lock_release_recursive>
 80088fe:	e7d9      	b.n	80088b4 <_fflush_r+0xc>
 8008900:	4b05      	ldr	r3, [pc, #20]	; (8008918 <_fflush_r+0x70>)
 8008902:	429c      	cmp	r4, r3
 8008904:	d101      	bne.n	800890a <_fflush_r+0x62>
 8008906:	68ac      	ldr	r4, [r5, #8]
 8008908:	e7df      	b.n	80088ca <_fflush_r+0x22>
 800890a:	4b04      	ldr	r3, [pc, #16]	; (800891c <_fflush_r+0x74>)
 800890c:	429c      	cmp	r4, r3
 800890e:	bf08      	it	eq
 8008910:	68ec      	ldreq	r4, [r5, #12]
 8008912:	e7da      	b.n	80088ca <_fflush_r+0x22>
 8008914:	08009f74 	.word	0x08009f74
 8008918:	08009f94 	.word	0x08009f94
 800891c:	08009f54 	.word	0x08009f54

08008920 <std>:
 8008920:	2300      	movs	r3, #0
 8008922:	b510      	push	{r4, lr}
 8008924:	4604      	mov	r4, r0
 8008926:	e9c0 3300 	strd	r3, r3, [r0]
 800892a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800892e:	6083      	str	r3, [r0, #8]
 8008930:	8181      	strh	r1, [r0, #12]
 8008932:	6643      	str	r3, [r0, #100]	; 0x64
 8008934:	81c2      	strh	r2, [r0, #14]
 8008936:	6183      	str	r3, [r0, #24]
 8008938:	4619      	mov	r1, r3
 800893a:	2208      	movs	r2, #8
 800893c:	305c      	adds	r0, #92	; 0x5c
 800893e:	f7fe faf3 	bl	8006f28 <memset>
 8008942:	4b05      	ldr	r3, [pc, #20]	; (8008958 <std+0x38>)
 8008944:	6263      	str	r3, [r4, #36]	; 0x24
 8008946:	4b05      	ldr	r3, [pc, #20]	; (800895c <std+0x3c>)
 8008948:	62a3      	str	r3, [r4, #40]	; 0x28
 800894a:	4b05      	ldr	r3, [pc, #20]	; (8008960 <std+0x40>)
 800894c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800894e:	4b05      	ldr	r3, [pc, #20]	; (8008964 <std+0x44>)
 8008950:	6224      	str	r4, [r4, #32]
 8008952:	6323      	str	r3, [r4, #48]	; 0x30
 8008954:	bd10      	pop	{r4, pc}
 8008956:	bf00      	nop
 8008958:	080097d9 	.word	0x080097d9
 800895c:	080097fb 	.word	0x080097fb
 8008960:	08009833 	.word	0x08009833
 8008964:	08009857 	.word	0x08009857

08008968 <_cleanup_r>:
 8008968:	4901      	ldr	r1, [pc, #4]	; (8008970 <_cleanup_r+0x8>)
 800896a:	f000 b8af 	b.w	8008acc <_fwalk_reent>
 800896e:	bf00      	nop
 8008970:	080088a9 	.word	0x080088a9

08008974 <__sfmoreglue>:
 8008974:	b570      	push	{r4, r5, r6, lr}
 8008976:	2268      	movs	r2, #104	; 0x68
 8008978:	1e4d      	subs	r5, r1, #1
 800897a:	4355      	muls	r5, r2
 800897c:	460e      	mov	r6, r1
 800897e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008982:	f000 fd4b 	bl	800941c <_malloc_r>
 8008986:	4604      	mov	r4, r0
 8008988:	b140      	cbz	r0, 800899c <__sfmoreglue+0x28>
 800898a:	2100      	movs	r1, #0
 800898c:	e9c0 1600 	strd	r1, r6, [r0]
 8008990:	300c      	adds	r0, #12
 8008992:	60a0      	str	r0, [r4, #8]
 8008994:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008998:	f7fe fac6 	bl	8006f28 <memset>
 800899c:	4620      	mov	r0, r4
 800899e:	bd70      	pop	{r4, r5, r6, pc}

080089a0 <__sfp_lock_acquire>:
 80089a0:	4801      	ldr	r0, [pc, #4]	; (80089a8 <__sfp_lock_acquire+0x8>)
 80089a2:	f000 b8b8 	b.w	8008b16 <__retarget_lock_acquire_recursive>
 80089a6:	bf00      	nop
 80089a8:	200003d9 	.word	0x200003d9

080089ac <__sfp_lock_release>:
 80089ac:	4801      	ldr	r0, [pc, #4]	; (80089b4 <__sfp_lock_release+0x8>)
 80089ae:	f000 b8b3 	b.w	8008b18 <__retarget_lock_release_recursive>
 80089b2:	bf00      	nop
 80089b4:	200003d9 	.word	0x200003d9

080089b8 <__sinit_lock_acquire>:
 80089b8:	4801      	ldr	r0, [pc, #4]	; (80089c0 <__sinit_lock_acquire+0x8>)
 80089ba:	f000 b8ac 	b.w	8008b16 <__retarget_lock_acquire_recursive>
 80089be:	bf00      	nop
 80089c0:	200003da 	.word	0x200003da

080089c4 <__sinit_lock_release>:
 80089c4:	4801      	ldr	r0, [pc, #4]	; (80089cc <__sinit_lock_release+0x8>)
 80089c6:	f000 b8a7 	b.w	8008b18 <__retarget_lock_release_recursive>
 80089ca:	bf00      	nop
 80089cc:	200003da 	.word	0x200003da

080089d0 <__sinit>:
 80089d0:	b510      	push	{r4, lr}
 80089d2:	4604      	mov	r4, r0
 80089d4:	f7ff fff0 	bl	80089b8 <__sinit_lock_acquire>
 80089d8:	69a3      	ldr	r3, [r4, #24]
 80089da:	b11b      	cbz	r3, 80089e4 <__sinit+0x14>
 80089dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089e0:	f7ff bff0 	b.w	80089c4 <__sinit_lock_release>
 80089e4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80089e8:	6523      	str	r3, [r4, #80]	; 0x50
 80089ea:	4b13      	ldr	r3, [pc, #76]	; (8008a38 <__sinit+0x68>)
 80089ec:	4a13      	ldr	r2, [pc, #76]	; (8008a3c <__sinit+0x6c>)
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	62a2      	str	r2, [r4, #40]	; 0x28
 80089f2:	42a3      	cmp	r3, r4
 80089f4:	bf04      	itt	eq
 80089f6:	2301      	moveq	r3, #1
 80089f8:	61a3      	streq	r3, [r4, #24]
 80089fa:	4620      	mov	r0, r4
 80089fc:	f000 f820 	bl	8008a40 <__sfp>
 8008a00:	6060      	str	r0, [r4, #4]
 8008a02:	4620      	mov	r0, r4
 8008a04:	f000 f81c 	bl	8008a40 <__sfp>
 8008a08:	60a0      	str	r0, [r4, #8]
 8008a0a:	4620      	mov	r0, r4
 8008a0c:	f000 f818 	bl	8008a40 <__sfp>
 8008a10:	2200      	movs	r2, #0
 8008a12:	60e0      	str	r0, [r4, #12]
 8008a14:	2104      	movs	r1, #4
 8008a16:	6860      	ldr	r0, [r4, #4]
 8008a18:	f7ff ff82 	bl	8008920 <std>
 8008a1c:	68a0      	ldr	r0, [r4, #8]
 8008a1e:	2201      	movs	r2, #1
 8008a20:	2109      	movs	r1, #9
 8008a22:	f7ff ff7d 	bl	8008920 <std>
 8008a26:	68e0      	ldr	r0, [r4, #12]
 8008a28:	2202      	movs	r2, #2
 8008a2a:	2112      	movs	r1, #18
 8008a2c:	f7ff ff78 	bl	8008920 <std>
 8008a30:	2301      	movs	r3, #1
 8008a32:	61a3      	str	r3, [r4, #24]
 8008a34:	e7d2      	b.n	80089dc <__sinit+0xc>
 8008a36:	bf00      	nop
 8008a38:	08009e8c 	.word	0x08009e8c
 8008a3c:	08008969 	.word	0x08008969

08008a40 <__sfp>:
 8008a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a42:	4607      	mov	r7, r0
 8008a44:	f7ff ffac 	bl	80089a0 <__sfp_lock_acquire>
 8008a48:	4b1e      	ldr	r3, [pc, #120]	; (8008ac4 <__sfp+0x84>)
 8008a4a:	681e      	ldr	r6, [r3, #0]
 8008a4c:	69b3      	ldr	r3, [r6, #24]
 8008a4e:	b913      	cbnz	r3, 8008a56 <__sfp+0x16>
 8008a50:	4630      	mov	r0, r6
 8008a52:	f7ff ffbd 	bl	80089d0 <__sinit>
 8008a56:	3648      	adds	r6, #72	; 0x48
 8008a58:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008a5c:	3b01      	subs	r3, #1
 8008a5e:	d503      	bpl.n	8008a68 <__sfp+0x28>
 8008a60:	6833      	ldr	r3, [r6, #0]
 8008a62:	b30b      	cbz	r3, 8008aa8 <__sfp+0x68>
 8008a64:	6836      	ldr	r6, [r6, #0]
 8008a66:	e7f7      	b.n	8008a58 <__sfp+0x18>
 8008a68:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008a6c:	b9d5      	cbnz	r5, 8008aa4 <__sfp+0x64>
 8008a6e:	4b16      	ldr	r3, [pc, #88]	; (8008ac8 <__sfp+0x88>)
 8008a70:	60e3      	str	r3, [r4, #12]
 8008a72:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008a76:	6665      	str	r5, [r4, #100]	; 0x64
 8008a78:	f000 f84c 	bl	8008b14 <__retarget_lock_init_recursive>
 8008a7c:	f7ff ff96 	bl	80089ac <__sfp_lock_release>
 8008a80:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008a84:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008a88:	6025      	str	r5, [r4, #0]
 8008a8a:	61a5      	str	r5, [r4, #24]
 8008a8c:	2208      	movs	r2, #8
 8008a8e:	4629      	mov	r1, r5
 8008a90:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008a94:	f7fe fa48 	bl	8006f28 <memset>
 8008a98:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008a9c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008aa0:	4620      	mov	r0, r4
 8008aa2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008aa4:	3468      	adds	r4, #104	; 0x68
 8008aa6:	e7d9      	b.n	8008a5c <__sfp+0x1c>
 8008aa8:	2104      	movs	r1, #4
 8008aaa:	4638      	mov	r0, r7
 8008aac:	f7ff ff62 	bl	8008974 <__sfmoreglue>
 8008ab0:	4604      	mov	r4, r0
 8008ab2:	6030      	str	r0, [r6, #0]
 8008ab4:	2800      	cmp	r0, #0
 8008ab6:	d1d5      	bne.n	8008a64 <__sfp+0x24>
 8008ab8:	f7ff ff78 	bl	80089ac <__sfp_lock_release>
 8008abc:	230c      	movs	r3, #12
 8008abe:	603b      	str	r3, [r7, #0]
 8008ac0:	e7ee      	b.n	8008aa0 <__sfp+0x60>
 8008ac2:	bf00      	nop
 8008ac4:	08009e8c 	.word	0x08009e8c
 8008ac8:	ffff0001 	.word	0xffff0001

08008acc <_fwalk_reent>:
 8008acc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ad0:	4606      	mov	r6, r0
 8008ad2:	4688      	mov	r8, r1
 8008ad4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008ad8:	2700      	movs	r7, #0
 8008ada:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008ade:	f1b9 0901 	subs.w	r9, r9, #1
 8008ae2:	d505      	bpl.n	8008af0 <_fwalk_reent+0x24>
 8008ae4:	6824      	ldr	r4, [r4, #0]
 8008ae6:	2c00      	cmp	r4, #0
 8008ae8:	d1f7      	bne.n	8008ada <_fwalk_reent+0xe>
 8008aea:	4638      	mov	r0, r7
 8008aec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008af0:	89ab      	ldrh	r3, [r5, #12]
 8008af2:	2b01      	cmp	r3, #1
 8008af4:	d907      	bls.n	8008b06 <_fwalk_reent+0x3a>
 8008af6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008afa:	3301      	adds	r3, #1
 8008afc:	d003      	beq.n	8008b06 <_fwalk_reent+0x3a>
 8008afe:	4629      	mov	r1, r5
 8008b00:	4630      	mov	r0, r6
 8008b02:	47c0      	blx	r8
 8008b04:	4307      	orrs	r7, r0
 8008b06:	3568      	adds	r5, #104	; 0x68
 8008b08:	e7e9      	b.n	8008ade <_fwalk_reent+0x12>
	...

08008b0c <_localeconv_r>:
 8008b0c:	4800      	ldr	r0, [pc, #0]	; (8008b10 <_localeconv_r+0x4>)
 8008b0e:	4770      	bx	lr
 8008b10:	20000160 	.word	0x20000160

08008b14 <__retarget_lock_init_recursive>:
 8008b14:	4770      	bx	lr

08008b16 <__retarget_lock_acquire_recursive>:
 8008b16:	4770      	bx	lr

08008b18 <__retarget_lock_release_recursive>:
 8008b18:	4770      	bx	lr

08008b1a <__swhatbuf_r>:
 8008b1a:	b570      	push	{r4, r5, r6, lr}
 8008b1c:	460e      	mov	r6, r1
 8008b1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b22:	2900      	cmp	r1, #0
 8008b24:	b096      	sub	sp, #88	; 0x58
 8008b26:	4614      	mov	r4, r2
 8008b28:	461d      	mov	r5, r3
 8008b2a:	da08      	bge.n	8008b3e <__swhatbuf_r+0x24>
 8008b2c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008b30:	2200      	movs	r2, #0
 8008b32:	602a      	str	r2, [r5, #0]
 8008b34:	061a      	lsls	r2, r3, #24
 8008b36:	d410      	bmi.n	8008b5a <__swhatbuf_r+0x40>
 8008b38:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008b3c:	e00e      	b.n	8008b5c <__swhatbuf_r+0x42>
 8008b3e:	466a      	mov	r2, sp
 8008b40:	f000 fee0 	bl	8009904 <_fstat_r>
 8008b44:	2800      	cmp	r0, #0
 8008b46:	dbf1      	blt.n	8008b2c <__swhatbuf_r+0x12>
 8008b48:	9a01      	ldr	r2, [sp, #4]
 8008b4a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008b4e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008b52:	425a      	negs	r2, r3
 8008b54:	415a      	adcs	r2, r3
 8008b56:	602a      	str	r2, [r5, #0]
 8008b58:	e7ee      	b.n	8008b38 <__swhatbuf_r+0x1e>
 8008b5a:	2340      	movs	r3, #64	; 0x40
 8008b5c:	2000      	movs	r0, #0
 8008b5e:	6023      	str	r3, [r4, #0]
 8008b60:	b016      	add	sp, #88	; 0x58
 8008b62:	bd70      	pop	{r4, r5, r6, pc}

08008b64 <__smakebuf_r>:
 8008b64:	898b      	ldrh	r3, [r1, #12]
 8008b66:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008b68:	079d      	lsls	r5, r3, #30
 8008b6a:	4606      	mov	r6, r0
 8008b6c:	460c      	mov	r4, r1
 8008b6e:	d507      	bpl.n	8008b80 <__smakebuf_r+0x1c>
 8008b70:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008b74:	6023      	str	r3, [r4, #0]
 8008b76:	6123      	str	r3, [r4, #16]
 8008b78:	2301      	movs	r3, #1
 8008b7a:	6163      	str	r3, [r4, #20]
 8008b7c:	b002      	add	sp, #8
 8008b7e:	bd70      	pop	{r4, r5, r6, pc}
 8008b80:	ab01      	add	r3, sp, #4
 8008b82:	466a      	mov	r2, sp
 8008b84:	f7ff ffc9 	bl	8008b1a <__swhatbuf_r>
 8008b88:	9900      	ldr	r1, [sp, #0]
 8008b8a:	4605      	mov	r5, r0
 8008b8c:	4630      	mov	r0, r6
 8008b8e:	f000 fc45 	bl	800941c <_malloc_r>
 8008b92:	b948      	cbnz	r0, 8008ba8 <__smakebuf_r+0x44>
 8008b94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b98:	059a      	lsls	r2, r3, #22
 8008b9a:	d4ef      	bmi.n	8008b7c <__smakebuf_r+0x18>
 8008b9c:	f023 0303 	bic.w	r3, r3, #3
 8008ba0:	f043 0302 	orr.w	r3, r3, #2
 8008ba4:	81a3      	strh	r3, [r4, #12]
 8008ba6:	e7e3      	b.n	8008b70 <__smakebuf_r+0xc>
 8008ba8:	4b0d      	ldr	r3, [pc, #52]	; (8008be0 <__smakebuf_r+0x7c>)
 8008baa:	62b3      	str	r3, [r6, #40]	; 0x28
 8008bac:	89a3      	ldrh	r3, [r4, #12]
 8008bae:	6020      	str	r0, [r4, #0]
 8008bb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008bb4:	81a3      	strh	r3, [r4, #12]
 8008bb6:	9b00      	ldr	r3, [sp, #0]
 8008bb8:	6163      	str	r3, [r4, #20]
 8008bba:	9b01      	ldr	r3, [sp, #4]
 8008bbc:	6120      	str	r0, [r4, #16]
 8008bbe:	b15b      	cbz	r3, 8008bd8 <__smakebuf_r+0x74>
 8008bc0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008bc4:	4630      	mov	r0, r6
 8008bc6:	f000 feaf 	bl	8009928 <_isatty_r>
 8008bca:	b128      	cbz	r0, 8008bd8 <__smakebuf_r+0x74>
 8008bcc:	89a3      	ldrh	r3, [r4, #12]
 8008bce:	f023 0303 	bic.w	r3, r3, #3
 8008bd2:	f043 0301 	orr.w	r3, r3, #1
 8008bd6:	81a3      	strh	r3, [r4, #12]
 8008bd8:	89a0      	ldrh	r0, [r4, #12]
 8008bda:	4305      	orrs	r5, r0
 8008bdc:	81a5      	strh	r5, [r4, #12]
 8008bde:	e7cd      	b.n	8008b7c <__smakebuf_r+0x18>
 8008be0:	08008969 	.word	0x08008969

08008be4 <malloc>:
 8008be4:	4b02      	ldr	r3, [pc, #8]	; (8008bf0 <malloc+0xc>)
 8008be6:	4601      	mov	r1, r0
 8008be8:	6818      	ldr	r0, [r3, #0]
 8008bea:	f000 bc17 	b.w	800941c <_malloc_r>
 8008bee:	bf00      	nop
 8008bf0:	2000000c 	.word	0x2000000c

08008bf4 <memcpy>:
 8008bf4:	440a      	add	r2, r1
 8008bf6:	4291      	cmp	r1, r2
 8008bf8:	f100 33ff 	add.w	r3, r0, #4294967295
 8008bfc:	d100      	bne.n	8008c00 <memcpy+0xc>
 8008bfe:	4770      	bx	lr
 8008c00:	b510      	push	{r4, lr}
 8008c02:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c06:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c0a:	4291      	cmp	r1, r2
 8008c0c:	d1f9      	bne.n	8008c02 <memcpy+0xe>
 8008c0e:	bd10      	pop	{r4, pc}

08008c10 <_Balloc>:
 8008c10:	b570      	push	{r4, r5, r6, lr}
 8008c12:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008c14:	4604      	mov	r4, r0
 8008c16:	460d      	mov	r5, r1
 8008c18:	b976      	cbnz	r6, 8008c38 <_Balloc+0x28>
 8008c1a:	2010      	movs	r0, #16
 8008c1c:	f7ff ffe2 	bl	8008be4 <malloc>
 8008c20:	4602      	mov	r2, r0
 8008c22:	6260      	str	r0, [r4, #36]	; 0x24
 8008c24:	b920      	cbnz	r0, 8008c30 <_Balloc+0x20>
 8008c26:	4b18      	ldr	r3, [pc, #96]	; (8008c88 <_Balloc+0x78>)
 8008c28:	4818      	ldr	r0, [pc, #96]	; (8008c8c <_Balloc+0x7c>)
 8008c2a:	2166      	movs	r1, #102	; 0x66
 8008c2c:	f000 fe2a 	bl	8009884 <__assert_func>
 8008c30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008c34:	6006      	str	r6, [r0, #0]
 8008c36:	60c6      	str	r6, [r0, #12]
 8008c38:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008c3a:	68f3      	ldr	r3, [r6, #12]
 8008c3c:	b183      	cbz	r3, 8008c60 <_Balloc+0x50>
 8008c3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c40:	68db      	ldr	r3, [r3, #12]
 8008c42:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008c46:	b9b8      	cbnz	r0, 8008c78 <_Balloc+0x68>
 8008c48:	2101      	movs	r1, #1
 8008c4a:	fa01 f605 	lsl.w	r6, r1, r5
 8008c4e:	1d72      	adds	r2, r6, #5
 8008c50:	0092      	lsls	r2, r2, #2
 8008c52:	4620      	mov	r0, r4
 8008c54:	f000 fb60 	bl	8009318 <_calloc_r>
 8008c58:	b160      	cbz	r0, 8008c74 <_Balloc+0x64>
 8008c5a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008c5e:	e00e      	b.n	8008c7e <_Balloc+0x6e>
 8008c60:	2221      	movs	r2, #33	; 0x21
 8008c62:	2104      	movs	r1, #4
 8008c64:	4620      	mov	r0, r4
 8008c66:	f000 fb57 	bl	8009318 <_calloc_r>
 8008c6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c6c:	60f0      	str	r0, [r6, #12]
 8008c6e:	68db      	ldr	r3, [r3, #12]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d1e4      	bne.n	8008c3e <_Balloc+0x2e>
 8008c74:	2000      	movs	r0, #0
 8008c76:	bd70      	pop	{r4, r5, r6, pc}
 8008c78:	6802      	ldr	r2, [r0, #0]
 8008c7a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008c7e:	2300      	movs	r3, #0
 8008c80:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008c84:	e7f7      	b.n	8008c76 <_Balloc+0x66>
 8008c86:	bf00      	nop
 8008c88:	08009ed1 	.word	0x08009ed1
 8008c8c:	08009fb4 	.word	0x08009fb4

08008c90 <_Bfree>:
 8008c90:	b570      	push	{r4, r5, r6, lr}
 8008c92:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008c94:	4605      	mov	r5, r0
 8008c96:	460c      	mov	r4, r1
 8008c98:	b976      	cbnz	r6, 8008cb8 <_Bfree+0x28>
 8008c9a:	2010      	movs	r0, #16
 8008c9c:	f7ff ffa2 	bl	8008be4 <malloc>
 8008ca0:	4602      	mov	r2, r0
 8008ca2:	6268      	str	r0, [r5, #36]	; 0x24
 8008ca4:	b920      	cbnz	r0, 8008cb0 <_Bfree+0x20>
 8008ca6:	4b09      	ldr	r3, [pc, #36]	; (8008ccc <_Bfree+0x3c>)
 8008ca8:	4809      	ldr	r0, [pc, #36]	; (8008cd0 <_Bfree+0x40>)
 8008caa:	218a      	movs	r1, #138	; 0x8a
 8008cac:	f000 fdea 	bl	8009884 <__assert_func>
 8008cb0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008cb4:	6006      	str	r6, [r0, #0]
 8008cb6:	60c6      	str	r6, [r0, #12]
 8008cb8:	b13c      	cbz	r4, 8008cca <_Bfree+0x3a>
 8008cba:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008cbc:	6862      	ldr	r2, [r4, #4]
 8008cbe:	68db      	ldr	r3, [r3, #12]
 8008cc0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008cc4:	6021      	str	r1, [r4, #0]
 8008cc6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008cca:	bd70      	pop	{r4, r5, r6, pc}
 8008ccc:	08009ed1 	.word	0x08009ed1
 8008cd0:	08009fb4 	.word	0x08009fb4

08008cd4 <__multadd>:
 8008cd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008cd8:	690d      	ldr	r5, [r1, #16]
 8008cda:	4607      	mov	r7, r0
 8008cdc:	460c      	mov	r4, r1
 8008cde:	461e      	mov	r6, r3
 8008ce0:	f101 0c14 	add.w	ip, r1, #20
 8008ce4:	2000      	movs	r0, #0
 8008ce6:	f8dc 3000 	ldr.w	r3, [ip]
 8008cea:	b299      	uxth	r1, r3
 8008cec:	fb02 6101 	mla	r1, r2, r1, r6
 8008cf0:	0c1e      	lsrs	r6, r3, #16
 8008cf2:	0c0b      	lsrs	r3, r1, #16
 8008cf4:	fb02 3306 	mla	r3, r2, r6, r3
 8008cf8:	b289      	uxth	r1, r1
 8008cfa:	3001      	adds	r0, #1
 8008cfc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008d00:	4285      	cmp	r5, r0
 8008d02:	f84c 1b04 	str.w	r1, [ip], #4
 8008d06:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008d0a:	dcec      	bgt.n	8008ce6 <__multadd+0x12>
 8008d0c:	b30e      	cbz	r6, 8008d52 <__multadd+0x7e>
 8008d0e:	68a3      	ldr	r3, [r4, #8]
 8008d10:	42ab      	cmp	r3, r5
 8008d12:	dc19      	bgt.n	8008d48 <__multadd+0x74>
 8008d14:	6861      	ldr	r1, [r4, #4]
 8008d16:	4638      	mov	r0, r7
 8008d18:	3101      	adds	r1, #1
 8008d1a:	f7ff ff79 	bl	8008c10 <_Balloc>
 8008d1e:	4680      	mov	r8, r0
 8008d20:	b928      	cbnz	r0, 8008d2e <__multadd+0x5a>
 8008d22:	4602      	mov	r2, r0
 8008d24:	4b0c      	ldr	r3, [pc, #48]	; (8008d58 <__multadd+0x84>)
 8008d26:	480d      	ldr	r0, [pc, #52]	; (8008d5c <__multadd+0x88>)
 8008d28:	21b5      	movs	r1, #181	; 0xb5
 8008d2a:	f000 fdab 	bl	8009884 <__assert_func>
 8008d2e:	6922      	ldr	r2, [r4, #16]
 8008d30:	3202      	adds	r2, #2
 8008d32:	f104 010c 	add.w	r1, r4, #12
 8008d36:	0092      	lsls	r2, r2, #2
 8008d38:	300c      	adds	r0, #12
 8008d3a:	f7ff ff5b 	bl	8008bf4 <memcpy>
 8008d3e:	4621      	mov	r1, r4
 8008d40:	4638      	mov	r0, r7
 8008d42:	f7ff ffa5 	bl	8008c90 <_Bfree>
 8008d46:	4644      	mov	r4, r8
 8008d48:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008d4c:	3501      	adds	r5, #1
 8008d4e:	615e      	str	r6, [r3, #20]
 8008d50:	6125      	str	r5, [r4, #16]
 8008d52:	4620      	mov	r0, r4
 8008d54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d58:	08009f43 	.word	0x08009f43
 8008d5c:	08009fb4 	.word	0x08009fb4

08008d60 <__hi0bits>:
 8008d60:	0c03      	lsrs	r3, r0, #16
 8008d62:	041b      	lsls	r3, r3, #16
 8008d64:	b9d3      	cbnz	r3, 8008d9c <__hi0bits+0x3c>
 8008d66:	0400      	lsls	r0, r0, #16
 8008d68:	2310      	movs	r3, #16
 8008d6a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008d6e:	bf04      	itt	eq
 8008d70:	0200      	lsleq	r0, r0, #8
 8008d72:	3308      	addeq	r3, #8
 8008d74:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008d78:	bf04      	itt	eq
 8008d7a:	0100      	lsleq	r0, r0, #4
 8008d7c:	3304      	addeq	r3, #4
 8008d7e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008d82:	bf04      	itt	eq
 8008d84:	0080      	lsleq	r0, r0, #2
 8008d86:	3302      	addeq	r3, #2
 8008d88:	2800      	cmp	r0, #0
 8008d8a:	db05      	blt.n	8008d98 <__hi0bits+0x38>
 8008d8c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008d90:	f103 0301 	add.w	r3, r3, #1
 8008d94:	bf08      	it	eq
 8008d96:	2320      	moveq	r3, #32
 8008d98:	4618      	mov	r0, r3
 8008d9a:	4770      	bx	lr
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	e7e4      	b.n	8008d6a <__hi0bits+0xa>

08008da0 <__lo0bits>:
 8008da0:	6803      	ldr	r3, [r0, #0]
 8008da2:	f013 0207 	ands.w	r2, r3, #7
 8008da6:	4601      	mov	r1, r0
 8008da8:	d00b      	beq.n	8008dc2 <__lo0bits+0x22>
 8008daa:	07da      	lsls	r2, r3, #31
 8008dac:	d423      	bmi.n	8008df6 <__lo0bits+0x56>
 8008dae:	0798      	lsls	r0, r3, #30
 8008db0:	bf49      	itett	mi
 8008db2:	085b      	lsrmi	r3, r3, #1
 8008db4:	089b      	lsrpl	r3, r3, #2
 8008db6:	2001      	movmi	r0, #1
 8008db8:	600b      	strmi	r3, [r1, #0]
 8008dba:	bf5c      	itt	pl
 8008dbc:	600b      	strpl	r3, [r1, #0]
 8008dbe:	2002      	movpl	r0, #2
 8008dc0:	4770      	bx	lr
 8008dc2:	b298      	uxth	r0, r3
 8008dc4:	b9a8      	cbnz	r0, 8008df2 <__lo0bits+0x52>
 8008dc6:	0c1b      	lsrs	r3, r3, #16
 8008dc8:	2010      	movs	r0, #16
 8008dca:	b2da      	uxtb	r2, r3
 8008dcc:	b90a      	cbnz	r2, 8008dd2 <__lo0bits+0x32>
 8008dce:	3008      	adds	r0, #8
 8008dd0:	0a1b      	lsrs	r3, r3, #8
 8008dd2:	071a      	lsls	r2, r3, #28
 8008dd4:	bf04      	itt	eq
 8008dd6:	091b      	lsreq	r3, r3, #4
 8008dd8:	3004      	addeq	r0, #4
 8008dda:	079a      	lsls	r2, r3, #30
 8008ddc:	bf04      	itt	eq
 8008dde:	089b      	lsreq	r3, r3, #2
 8008de0:	3002      	addeq	r0, #2
 8008de2:	07da      	lsls	r2, r3, #31
 8008de4:	d403      	bmi.n	8008dee <__lo0bits+0x4e>
 8008de6:	085b      	lsrs	r3, r3, #1
 8008de8:	f100 0001 	add.w	r0, r0, #1
 8008dec:	d005      	beq.n	8008dfa <__lo0bits+0x5a>
 8008dee:	600b      	str	r3, [r1, #0]
 8008df0:	4770      	bx	lr
 8008df2:	4610      	mov	r0, r2
 8008df4:	e7e9      	b.n	8008dca <__lo0bits+0x2a>
 8008df6:	2000      	movs	r0, #0
 8008df8:	4770      	bx	lr
 8008dfa:	2020      	movs	r0, #32
 8008dfc:	4770      	bx	lr
	...

08008e00 <__i2b>:
 8008e00:	b510      	push	{r4, lr}
 8008e02:	460c      	mov	r4, r1
 8008e04:	2101      	movs	r1, #1
 8008e06:	f7ff ff03 	bl	8008c10 <_Balloc>
 8008e0a:	4602      	mov	r2, r0
 8008e0c:	b928      	cbnz	r0, 8008e1a <__i2b+0x1a>
 8008e0e:	4b05      	ldr	r3, [pc, #20]	; (8008e24 <__i2b+0x24>)
 8008e10:	4805      	ldr	r0, [pc, #20]	; (8008e28 <__i2b+0x28>)
 8008e12:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008e16:	f000 fd35 	bl	8009884 <__assert_func>
 8008e1a:	2301      	movs	r3, #1
 8008e1c:	6144      	str	r4, [r0, #20]
 8008e1e:	6103      	str	r3, [r0, #16]
 8008e20:	bd10      	pop	{r4, pc}
 8008e22:	bf00      	nop
 8008e24:	08009f43 	.word	0x08009f43
 8008e28:	08009fb4 	.word	0x08009fb4

08008e2c <__multiply>:
 8008e2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e30:	4691      	mov	r9, r2
 8008e32:	690a      	ldr	r2, [r1, #16]
 8008e34:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008e38:	429a      	cmp	r2, r3
 8008e3a:	bfb8      	it	lt
 8008e3c:	460b      	movlt	r3, r1
 8008e3e:	460c      	mov	r4, r1
 8008e40:	bfbc      	itt	lt
 8008e42:	464c      	movlt	r4, r9
 8008e44:	4699      	movlt	r9, r3
 8008e46:	6927      	ldr	r7, [r4, #16]
 8008e48:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008e4c:	68a3      	ldr	r3, [r4, #8]
 8008e4e:	6861      	ldr	r1, [r4, #4]
 8008e50:	eb07 060a 	add.w	r6, r7, sl
 8008e54:	42b3      	cmp	r3, r6
 8008e56:	b085      	sub	sp, #20
 8008e58:	bfb8      	it	lt
 8008e5a:	3101      	addlt	r1, #1
 8008e5c:	f7ff fed8 	bl	8008c10 <_Balloc>
 8008e60:	b930      	cbnz	r0, 8008e70 <__multiply+0x44>
 8008e62:	4602      	mov	r2, r0
 8008e64:	4b44      	ldr	r3, [pc, #272]	; (8008f78 <__multiply+0x14c>)
 8008e66:	4845      	ldr	r0, [pc, #276]	; (8008f7c <__multiply+0x150>)
 8008e68:	f240 115d 	movw	r1, #349	; 0x15d
 8008e6c:	f000 fd0a 	bl	8009884 <__assert_func>
 8008e70:	f100 0514 	add.w	r5, r0, #20
 8008e74:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008e78:	462b      	mov	r3, r5
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	4543      	cmp	r3, r8
 8008e7e:	d321      	bcc.n	8008ec4 <__multiply+0x98>
 8008e80:	f104 0314 	add.w	r3, r4, #20
 8008e84:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008e88:	f109 0314 	add.w	r3, r9, #20
 8008e8c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008e90:	9202      	str	r2, [sp, #8]
 8008e92:	1b3a      	subs	r2, r7, r4
 8008e94:	3a15      	subs	r2, #21
 8008e96:	f022 0203 	bic.w	r2, r2, #3
 8008e9a:	3204      	adds	r2, #4
 8008e9c:	f104 0115 	add.w	r1, r4, #21
 8008ea0:	428f      	cmp	r7, r1
 8008ea2:	bf38      	it	cc
 8008ea4:	2204      	movcc	r2, #4
 8008ea6:	9201      	str	r2, [sp, #4]
 8008ea8:	9a02      	ldr	r2, [sp, #8]
 8008eaa:	9303      	str	r3, [sp, #12]
 8008eac:	429a      	cmp	r2, r3
 8008eae:	d80c      	bhi.n	8008eca <__multiply+0x9e>
 8008eb0:	2e00      	cmp	r6, #0
 8008eb2:	dd03      	ble.n	8008ebc <__multiply+0x90>
 8008eb4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d05a      	beq.n	8008f72 <__multiply+0x146>
 8008ebc:	6106      	str	r6, [r0, #16]
 8008ebe:	b005      	add	sp, #20
 8008ec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ec4:	f843 2b04 	str.w	r2, [r3], #4
 8008ec8:	e7d8      	b.n	8008e7c <__multiply+0x50>
 8008eca:	f8b3 a000 	ldrh.w	sl, [r3]
 8008ece:	f1ba 0f00 	cmp.w	sl, #0
 8008ed2:	d024      	beq.n	8008f1e <__multiply+0xf2>
 8008ed4:	f104 0e14 	add.w	lr, r4, #20
 8008ed8:	46a9      	mov	r9, r5
 8008eda:	f04f 0c00 	mov.w	ip, #0
 8008ede:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008ee2:	f8d9 1000 	ldr.w	r1, [r9]
 8008ee6:	fa1f fb82 	uxth.w	fp, r2
 8008eea:	b289      	uxth	r1, r1
 8008eec:	fb0a 110b 	mla	r1, sl, fp, r1
 8008ef0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008ef4:	f8d9 2000 	ldr.w	r2, [r9]
 8008ef8:	4461      	add	r1, ip
 8008efa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008efe:	fb0a c20b 	mla	r2, sl, fp, ip
 8008f02:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008f06:	b289      	uxth	r1, r1
 8008f08:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008f0c:	4577      	cmp	r7, lr
 8008f0e:	f849 1b04 	str.w	r1, [r9], #4
 8008f12:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008f16:	d8e2      	bhi.n	8008ede <__multiply+0xb2>
 8008f18:	9a01      	ldr	r2, [sp, #4]
 8008f1a:	f845 c002 	str.w	ip, [r5, r2]
 8008f1e:	9a03      	ldr	r2, [sp, #12]
 8008f20:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008f24:	3304      	adds	r3, #4
 8008f26:	f1b9 0f00 	cmp.w	r9, #0
 8008f2a:	d020      	beq.n	8008f6e <__multiply+0x142>
 8008f2c:	6829      	ldr	r1, [r5, #0]
 8008f2e:	f104 0c14 	add.w	ip, r4, #20
 8008f32:	46ae      	mov	lr, r5
 8008f34:	f04f 0a00 	mov.w	sl, #0
 8008f38:	f8bc b000 	ldrh.w	fp, [ip]
 8008f3c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008f40:	fb09 220b 	mla	r2, r9, fp, r2
 8008f44:	4492      	add	sl, r2
 8008f46:	b289      	uxth	r1, r1
 8008f48:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008f4c:	f84e 1b04 	str.w	r1, [lr], #4
 8008f50:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008f54:	f8be 1000 	ldrh.w	r1, [lr]
 8008f58:	0c12      	lsrs	r2, r2, #16
 8008f5a:	fb09 1102 	mla	r1, r9, r2, r1
 8008f5e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008f62:	4567      	cmp	r7, ip
 8008f64:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008f68:	d8e6      	bhi.n	8008f38 <__multiply+0x10c>
 8008f6a:	9a01      	ldr	r2, [sp, #4]
 8008f6c:	50a9      	str	r1, [r5, r2]
 8008f6e:	3504      	adds	r5, #4
 8008f70:	e79a      	b.n	8008ea8 <__multiply+0x7c>
 8008f72:	3e01      	subs	r6, #1
 8008f74:	e79c      	b.n	8008eb0 <__multiply+0x84>
 8008f76:	bf00      	nop
 8008f78:	08009f43 	.word	0x08009f43
 8008f7c:	08009fb4 	.word	0x08009fb4

08008f80 <__pow5mult>:
 8008f80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f84:	4615      	mov	r5, r2
 8008f86:	f012 0203 	ands.w	r2, r2, #3
 8008f8a:	4606      	mov	r6, r0
 8008f8c:	460f      	mov	r7, r1
 8008f8e:	d007      	beq.n	8008fa0 <__pow5mult+0x20>
 8008f90:	4c25      	ldr	r4, [pc, #148]	; (8009028 <__pow5mult+0xa8>)
 8008f92:	3a01      	subs	r2, #1
 8008f94:	2300      	movs	r3, #0
 8008f96:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008f9a:	f7ff fe9b 	bl	8008cd4 <__multadd>
 8008f9e:	4607      	mov	r7, r0
 8008fa0:	10ad      	asrs	r5, r5, #2
 8008fa2:	d03d      	beq.n	8009020 <__pow5mult+0xa0>
 8008fa4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008fa6:	b97c      	cbnz	r4, 8008fc8 <__pow5mult+0x48>
 8008fa8:	2010      	movs	r0, #16
 8008faa:	f7ff fe1b 	bl	8008be4 <malloc>
 8008fae:	4602      	mov	r2, r0
 8008fb0:	6270      	str	r0, [r6, #36]	; 0x24
 8008fb2:	b928      	cbnz	r0, 8008fc0 <__pow5mult+0x40>
 8008fb4:	4b1d      	ldr	r3, [pc, #116]	; (800902c <__pow5mult+0xac>)
 8008fb6:	481e      	ldr	r0, [pc, #120]	; (8009030 <__pow5mult+0xb0>)
 8008fb8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008fbc:	f000 fc62 	bl	8009884 <__assert_func>
 8008fc0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008fc4:	6004      	str	r4, [r0, #0]
 8008fc6:	60c4      	str	r4, [r0, #12]
 8008fc8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008fcc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008fd0:	b94c      	cbnz	r4, 8008fe6 <__pow5mult+0x66>
 8008fd2:	f240 2171 	movw	r1, #625	; 0x271
 8008fd6:	4630      	mov	r0, r6
 8008fd8:	f7ff ff12 	bl	8008e00 <__i2b>
 8008fdc:	2300      	movs	r3, #0
 8008fde:	f8c8 0008 	str.w	r0, [r8, #8]
 8008fe2:	4604      	mov	r4, r0
 8008fe4:	6003      	str	r3, [r0, #0]
 8008fe6:	f04f 0900 	mov.w	r9, #0
 8008fea:	07eb      	lsls	r3, r5, #31
 8008fec:	d50a      	bpl.n	8009004 <__pow5mult+0x84>
 8008fee:	4639      	mov	r1, r7
 8008ff0:	4622      	mov	r2, r4
 8008ff2:	4630      	mov	r0, r6
 8008ff4:	f7ff ff1a 	bl	8008e2c <__multiply>
 8008ff8:	4639      	mov	r1, r7
 8008ffa:	4680      	mov	r8, r0
 8008ffc:	4630      	mov	r0, r6
 8008ffe:	f7ff fe47 	bl	8008c90 <_Bfree>
 8009002:	4647      	mov	r7, r8
 8009004:	106d      	asrs	r5, r5, #1
 8009006:	d00b      	beq.n	8009020 <__pow5mult+0xa0>
 8009008:	6820      	ldr	r0, [r4, #0]
 800900a:	b938      	cbnz	r0, 800901c <__pow5mult+0x9c>
 800900c:	4622      	mov	r2, r4
 800900e:	4621      	mov	r1, r4
 8009010:	4630      	mov	r0, r6
 8009012:	f7ff ff0b 	bl	8008e2c <__multiply>
 8009016:	6020      	str	r0, [r4, #0]
 8009018:	f8c0 9000 	str.w	r9, [r0]
 800901c:	4604      	mov	r4, r0
 800901e:	e7e4      	b.n	8008fea <__pow5mult+0x6a>
 8009020:	4638      	mov	r0, r7
 8009022:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009026:	bf00      	nop
 8009028:	0800a100 	.word	0x0800a100
 800902c:	08009ed1 	.word	0x08009ed1
 8009030:	08009fb4 	.word	0x08009fb4

08009034 <__lshift>:
 8009034:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009038:	460c      	mov	r4, r1
 800903a:	6849      	ldr	r1, [r1, #4]
 800903c:	6923      	ldr	r3, [r4, #16]
 800903e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009042:	68a3      	ldr	r3, [r4, #8]
 8009044:	4607      	mov	r7, r0
 8009046:	4691      	mov	r9, r2
 8009048:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800904c:	f108 0601 	add.w	r6, r8, #1
 8009050:	42b3      	cmp	r3, r6
 8009052:	db0b      	blt.n	800906c <__lshift+0x38>
 8009054:	4638      	mov	r0, r7
 8009056:	f7ff fddb 	bl	8008c10 <_Balloc>
 800905a:	4605      	mov	r5, r0
 800905c:	b948      	cbnz	r0, 8009072 <__lshift+0x3e>
 800905e:	4602      	mov	r2, r0
 8009060:	4b2a      	ldr	r3, [pc, #168]	; (800910c <__lshift+0xd8>)
 8009062:	482b      	ldr	r0, [pc, #172]	; (8009110 <__lshift+0xdc>)
 8009064:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009068:	f000 fc0c 	bl	8009884 <__assert_func>
 800906c:	3101      	adds	r1, #1
 800906e:	005b      	lsls	r3, r3, #1
 8009070:	e7ee      	b.n	8009050 <__lshift+0x1c>
 8009072:	2300      	movs	r3, #0
 8009074:	f100 0114 	add.w	r1, r0, #20
 8009078:	f100 0210 	add.w	r2, r0, #16
 800907c:	4618      	mov	r0, r3
 800907e:	4553      	cmp	r3, sl
 8009080:	db37      	blt.n	80090f2 <__lshift+0xbe>
 8009082:	6920      	ldr	r0, [r4, #16]
 8009084:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009088:	f104 0314 	add.w	r3, r4, #20
 800908c:	f019 091f 	ands.w	r9, r9, #31
 8009090:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009094:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009098:	d02f      	beq.n	80090fa <__lshift+0xc6>
 800909a:	f1c9 0e20 	rsb	lr, r9, #32
 800909e:	468a      	mov	sl, r1
 80090a0:	f04f 0c00 	mov.w	ip, #0
 80090a4:	681a      	ldr	r2, [r3, #0]
 80090a6:	fa02 f209 	lsl.w	r2, r2, r9
 80090aa:	ea42 020c 	orr.w	r2, r2, ip
 80090ae:	f84a 2b04 	str.w	r2, [sl], #4
 80090b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80090b6:	4298      	cmp	r0, r3
 80090b8:	fa22 fc0e 	lsr.w	ip, r2, lr
 80090bc:	d8f2      	bhi.n	80090a4 <__lshift+0x70>
 80090be:	1b03      	subs	r3, r0, r4
 80090c0:	3b15      	subs	r3, #21
 80090c2:	f023 0303 	bic.w	r3, r3, #3
 80090c6:	3304      	adds	r3, #4
 80090c8:	f104 0215 	add.w	r2, r4, #21
 80090cc:	4290      	cmp	r0, r2
 80090ce:	bf38      	it	cc
 80090d0:	2304      	movcc	r3, #4
 80090d2:	f841 c003 	str.w	ip, [r1, r3]
 80090d6:	f1bc 0f00 	cmp.w	ip, #0
 80090da:	d001      	beq.n	80090e0 <__lshift+0xac>
 80090dc:	f108 0602 	add.w	r6, r8, #2
 80090e0:	3e01      	subs	r6, #1
 80090e2:	4638      	mov	r0, r7
 80090e4:	612e      	str	r6, [r5, #16]
 80090e6:	4621      	mov	r1, r4
 80090e8:	f7ff fdd2 	bl	8008c90 <_Bfree>
 80090ec:	4628      	mov	r0, r5
 80090ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090f2:	f842 0f04 	str.w	r0, [r2, #4]!
 80090f6:	3301      	adds	r3, #1
 80090f8:	e7c1      	b.n	800907e <__lshift+0x4a>
 80090fa:	3904      	subs	r1, #4
 80090fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8009100:	f841 2f04 	str.w	r2, [r1, #4]!
 8009104:	4298      	cmp	r0, r3
 8009106:	d8f9      	bhi.n	80090fc <__lshift+0xc8>
 8009108:	e7ea      	b.n	80090e0 <__lshift+0xac>
 800910a:	bf00      	nop
 800910c:	08009f43 	.word	0x08009f43
 8009110:	08009fb4 	.word	0x08009fb4

08009114 <__mcmp>:
 8009114:	b530      	push	{r4, r5, lr}
 8009116:	6902      	ldr	r2, [r0, #16]
 8009118:	690c      	ldr	r4, [r1, #16]
 800911a:	1b12      	subs	r2, r2, r4
 800911c:	d10e      	bne.n	800913c <__mcmp+0x28>
 800911e:	f100 0314 	add.w	r3, r0, #20
 8009122:	3114      	adds	r1, #20
 8009124:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009128:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800912c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009130:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009134:	42a5      	cmp	r5, r4
 8009136:	d003      	beq.n	8009140 <__mcmp+0x2c>
 8009138:	d305      	bcc.n	8009146 <__mcmp+0x32>
 800913a:	2201      	movs	r2, #1
 800913c:	4610      	mov	r0, r2
 800913e:	bd30      	pop	{r4, r5, pc}
 8009140:	4283      	cmp	r3, r0
 8009142:	d3f3      	bcc.n	800912c <__mcmp+0x18>
 8009144:	e7fa      	b.n	800913c <__mcmp+0x28>
 8009146:	f04f 32ff 	mov.w	r2, #4294967295
 800914a:	e7f7      	b.n	800913c <__mcmp+0x28>

0800914c <__mdiff>:
 800914c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009150:	460c      	mov	r4, r1
 8009152:	4606      	mov	r6, r0
 8009154:	4611      	mov	r1, r2
 8009156:	4620      	mov	r0, r4
 8009158:	4690      	mov	r8, r2
 800915a:	f7ff ffdb 	bl	8009114 <__mcmp>
 800915e:	1e05      	subs	r5, r0, #0
 8009160:	d110      	bne.n	8009184 <__mdiff+0x38>
 8009162:	4629      	mov	r1, r5
 8009164:	4630      	mov	r0, r6
 8009166:	f7ff fd53 	bl	8008c10 <_Balloc>
 800916a:	b930      	cbnz	r0, 800917a <__mdiff+0x2e>
 800916c:	4b3a      	ldr	r3, [pc, #232]	; (8009258 <__mdiff+0x10c>)
 800916e:	4602      	mov	r2, r0
 8009170:	f240 2132 	movw	r1, #562	; 0x232
 8009174:	4839      	ldr	r0, [pc, #228]	; (800925c <__mdiff+0x110>)
 8009176:	f000 fb85 	bl	8009884 <__assert_func>
 800917a:	2301      	movs	r3, #1
 800917c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009180:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009184:	bfa4      	itt	ge
 8009186:	4643      	movge	r3, r8
 8009188:	46a0      	movge	r8, r4
 800918a:	4630      	mov	r0, r6
 800918c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009190:	bfa6      	itte	ge
 8009192:	461c      	movge	r4, r3
 8009194:	2500      	movge	r5, #0
 8009196:	2501      	movlt	r5, #1
 8009198:	f7ff fd3a 	bl	8008c10 <_Balloc>
 800919c:	b920      	cbnz	r0, 80091a8 <__mdiff+0x5c>
 800919e:	4b2e      	ldr	r3, [pc, #184]	; (8009258 <__mdiff+0x10c>)
 80091a0:	4602      	mov	r2, r0
 80091a2:	f44f 7110 	mov.w	r1, #576	; 0x240
 80091a6:	e7e5      	b.n	8009174 <__mdiff+0x28>
 80091a8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80091ac:	6926      	ldr	r6, [r4, #16]
 80091ae:	60c5      	str	r5, [r0, #12]
 80091b0:	f104 0914 	add.w	r9, r4, #20
 80091b4:	f108 0514 	add.w	r5, r8, #20
 80091b8:	f100 0e14 	add.w	lr, r0, #20
 80091bc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80091c0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80091c4:	f108 0210 	add.w	r2, r8, #16
 80091c8:	46f2      	mov	sl, lr
 80091ca:	2100      	movs	r1, #0
 80091cc:	f859 3b04 	ldr.w	r3, [r9], #4
 80091d0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80091d4:	fa1f f883 	uxth.w	r8, r3
 80091d8:	fa11 f18b 	uxtah	r1, r1, fp
 80091dc:	0c1b      	lsrs	r3, r3, #16
 80091de:	eba1 0808 	sub.w	r8, r1, r8
 80091e2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80091e6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80091ea:	fa1f f888 	uxth.w	r8, r8
 80091ee:	1419      	asrs	r1, r3, #16
 80091f0:	454e      	cmp	r6, r9
 80091f2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80091f6:	f84a 3b04 	str.w	r3, [sl], #4
 80091fa:	d8e7      	bhi.n	80091cc <__mdiff+0x80>
 80091fc:	1b33      	subs	r3, r6, r4
 80091fe:	3b15      	subs	r3, #21
 8009200:	f023 0303 	bic.w	r3, r3, #3
 8009204:	3304      	adds	r3, #4
 8009206:	3415      	adds	r4, #21
 8009208:	42a6      	cmp	r6, r4
 800920a:	bf38      	it	cc
 800920c:	2304      	movcc	r3, #4
 800920e:	441d      	add	r5, r3
 8009210:	4473      	add	r3, lr
 8009212:	469e      	mov	lr, r3
 8009214:	462e      	mov	r6, r5
 8009216:	4566      	cmp	r6, ip
 8009218:	d30e      	bcc.n	8009238 <__mdiff+0xec>
 800921a:	f10c 0203 	add.w	r2, ip, #3
 800921e:	1b52      	subs	r2, r2, r5
 8009220:	f022 0203 	bic.w	r2, r2, #3
 8009224:	3d03      	subs	r5, #3
 8009226:	45ac      	cmp	ip, r5
 8009228:	bf38      	it	cc
 800922a:	2200      	movcc	r2, #0
 800922c:	441a      	add	r2, r3
 800922e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009232:	b17b      	cbz	r3, 8009254 <__mdiff+0x108>
 8009234:	6107      	str	r7, [r0, #16]
 8009236:	e7a3      	b.n	8009180 <__mdiff+0x34>
 8009238:	f856 8b04 	ldr.w	r8, [r6], #4
 800923c:	fa11 f288 	uxtah	r2, r1, r8
 8009240:	1414      	asrs	r4, r2, #16
 8009242:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009246:	b292      	uxth	r2, r2
 8009248:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800924c:	f84e 2b04 	str.w	r2, [lr], #4
 8009250:	1421      	asrs	r1, r4, #16
 8009252:	e7e0      	b.n	8009216 <__mdiff+0xca>
 8009254:	3f01      	subs	r7, #1
 8009256:	e7ea      	b.n	800922e <__mdiff+0xe2>
 8009258:	08009f43 	.word	0x08009f43
 800925c:	08009fb4 	.word	0x08009fb4

08009260 <__d2b>:
 8009260:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009264:	4689      	mov	r9, r1
 8009266:	2101      	movs	r1, #1
 8009268:	ec57 6b10 	vmov	r6, r7, d0
 800926c:	4690      	mov	r8, r2
 800926e:	f7ff fccf 	bl	8008c10 <_Balloc>
 8009272:	4604      	mov	r4, r0
 8009274:	b930      	cbnz	r0, 8009284 <__d2b+0x24>
 8009276:	4602      	mov	r2, r0
 8009278:	4b25      	ldr	r3, [pc, #148]	; (8009310 <__d2b+0xb0>)
 800927a:	4826      	ldr	r0, [pc, #152]	; (8009314 <__d2b+0xb4>)
 800927c:	f240 310a 	movw	r1, #778	; 0x30a
 8009280:	f000 fb00 	bl	8009884 <__assert_func>
 8009284:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009288:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800928c:	bb35      	cbnz	r5, 80092dc <__d2b+0x7c>
 800928e:	2e00      	cmp	r6, #0
 8009290:	9301      	str	r3, [sp, #4]
 8009292:	d028      	beq.n	80092e6 <__d2b+0x86>
 8009294:	4668      	mov	r0, sp
 8009296:	9600      	str	r6, [sp, #0]
 8009298:	f7ff fd82 	bl	8008da0 <__lo0bits>
 800929c:	9900      	ldr	r1, [sp, #0]
 800929e:	b300      	cbz	r0, 80092e2 <__d2b+0x82>
 80092a0:	9a01      	ldr	r2, [sp, #4]
 80092a2:	f1c0 0320 	rsb	r3, r0, #32
 80092a6:	fa02 f303 	lsl.w	r3, r2, r3
 80092aa:	430b      	orrs	r3, r1
 80092ac:	40c2      	lsrs	r2, r0
 80092ae:	6163      	str	r3, [r4, #20]
 80092b0:	9201      	str	r2, [sp, #4]
 80092b2:	9b01      	ldr	r3, [sp, #4]
 80092b4:	61a3      	str	r3, [r4, #24]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	bf14      	ite	ne
 80092ba:	2202      	movne	r2, #2
 80092bc:	2201      	moveq	r2, #1
 80092be:	6122      	str	r2, [r4, #16]
 80092c0:	b1d5      	cbz	r5, 80092f8 <__d2b+0x98>
 80092c2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80092c6:	4405      	add	r5, r0
 80092c8:	f8c9 5000 	str.w	r5, [r9]
 80092cc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80092d0:	f8c8 0000 	str.w	r0, [r8]
 80092d4:	4620      	mov	r0, r4
 80092d6:	b003      	add	sp, #12
 80092d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80092dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80092e0:	e7d5      	b.n	800928e <__d2b+0x2e>
 80092e2:	6161      	str	r1, [r4, #20]
 80092e4:	e7e5      	b.n	80092b2 <__d2b+0x52>
 80092e6:	a801      	add	r0, sp, #4
 80092e8:	f7ff fd5a 	bl	8008da0 <__lo0bits>
 80092ec:	9b01      	ldr	r3, [sp, #4]
 80092ee:	6163      	str	r3, [r4, #20]
 80092f0:	2201      	movs	r2, #1
 80092f2:	6122      	str	r2, [r4, #16]
 80092f4:	3020      	adds	r0, #32
 80092f6:	e7e3      	b.n	80092c0 <__d2b+0x60>
 80092f8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80092fc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009300:	f8c9 0000 	str.w	r0, [r9]
 8009304:	6918      	ldr	r0, [r3, #16]
 8009306:	f7ff fd2b 	bl	8008d60 <__hi0bits>
 800930a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800930e:	e7df      	b.n	80092d0 <__d2b+0x70>
 8009310:	08009f43 	.word	0x08009f43
 8009314:	08009fb4 	.word	0x08009fb4

08009318 <_calloc_r>:
 8009318:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800931a:	fba1 2402 	umull	r2, r4, r1, r2
 800931e:	b94c      	cbnz	r4, 8009334 <_calloc_r+0x1c>
 8009320:	4611      	mov	r1, r2
 8009322:	9201      	str	r2, [sp, #4]
 8009324:	f000 f87a 	bl	800941c <_malloc_r>
 8009328:	9a01      	ldr	r2, [sp, #4]
 800932a:	4605      	mov	r5, r0
 800932c:	b930      	cbnz	r0, 800933c <_calloc_r+0x24>
 800932e:	4628      	mov	r0, r5
 8009330:	b003      	add	sp, #12
 8009332:	bd30      	pop	{r4, r5, pc}
 8009334:	220c      	movs	r2, #12
 8009336:	6002      	str	r2, [r0, #0]
 8009338:	2500      	movs	r5, #0
 800933a:	e7f8      	b.n	800932e <_calloc_r+0x16>
 800933c:	4621      	mov	r1, r4
 800933e:	f7fd fdf3 	bl	8006f28 <memset>
 8009342:	e7f4      	b.n	800932e <_calloc_r+0x16>

08009344 <_free_r>:
 8009344:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009346:	2900      	cmp	r1, #0
 8009348:	d044      	beq.n	80093d4 <_free_r+0x90>
 800934a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800934e:	9001      	str	r0, [sp, #4]
 8009350:	2b00      	cmp	r3, #0
 8009352:	f1a1 0404 	sub.w	r4, r1, #4
 8009356:	bfb8      	it	lt
 8009358:	18e4      	addlt	r4, r4, r3
 800935a:	f000 fb19 	bl	8009990 <__malloc_lock>
 800935e:	4a1e      	ldr	r2, [pc, #120]	; (80093d8 <_free_r+0x94>)
 8009360:	9801      	ldr	r0, [sp, #4]
 8009362:	6813      	ldr	r3, [r2, #0]
 8009364:	b933      	cbnz	r3, 8009374 <_free_r+0x30>
 8009366:	6063      	str	r3, [r4, #4]
 8009368:	6014      	str	r4, [r2, #0]
 800936a:	b003      	add	sp, #12
 800936c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009370:	f000 bb14 	b.w	800999c <__malloc_unlock>
 8009374:	42a3      	cmp	r3, r4
 8009376:	d908      	bls.n	800938a <_free_r+0x46>
 8009378:	6825      	ldr	r5, [r4, #0]
 800937a:	1961      	adds	r1, r4, r5
 800937c:	428b      	cmp	r3, r1
 800937e:	bf01      	itttt	eq
 8009380:	6819      	ldreq	r1, [r3, #0]
 8009382:	685b      	ldreq	r3, [r3, #4]
 8009384:	1949      	addeq	r1, r1, r5
 8009386:	6021      	streq	r1, [r4, #0]
 8009388:	e7ed      	b.n	8009366 <_free_r+0x22>
 800938a:	461a      	mov	r2, r3
 800938c:	685b      	ldr	r3, [r3, #4]
 800938e:	b10b      	cbz	r3, 8009394 <_free_r+0x50>
 8009390:	42a3      	cmp	r3, r4
 8009392:	d9fa      	bls.n	800938a <_free_r+0x46>
 8009394:	6811      	ldr	r1, [r2, #0]
 8009396:	1855      	adds	r5, r2, r1
 8009398:	42a5      	cmp	r5, r4
 800939a:	d10b      	bne.n	80093b4 <_free_r+0x70>
 800939c:	6824      	ldr	r4, [r4, #0]
 800939e:	4421      	add	r1, r4
 80093a0:	1854      	adds	r4, r2, r1
 80093a2:	42a3      	cmp	r3, r4
 80093a4:	6011      	str	r1, [r2, #0]
 80093a6:	d1e0      	bne.n	800936a <_free_r+0x26>
 80093a8:	681c      	ldr	r4, [r3, #0]
 80093aa:	685b      	ldr	r3, [r3, #4]
 80093ac:	6053      	str	r3, [r2, #4]
 80093ae:	4421      	add	r1, r4
 80093b0:	6011      	str	r1, [r2, #0]
 80093b2:	e7da      	b.n	800936a <_free_r+0x26>
 80093b4:	d902      	bls.n	80093bc <_free_r+0x78>
 80093b6:	230c      	movs	r3, #12
 80093b8:	6003      	str	r3, [r0, #0]
 80093ba:	e7d6      	b.n	800936a <_free_r+0x26>
 80093bc:	6825      	ldr	r5, [r4, #0]
 80093be:	1961      	adds	r1, r4, r5
 80093c0:	428b      	cmp	r3, r1
 80093c2:	bf04      	itt	eq
 80093c4:	6819      	ldreq	r1, [r3, #0]
 80093c6:	685b      	ldreq	r3, [r3, #4]
 80093c8:	6063      	str	r3, [r4, #4]
 80093ca:	bf04      	itt	eq
 80093cc:	1949      	addeq	r1, r1, r5
 80093ce:	6021      	streq	r1, [r4, #0]
 80093d0:	6054      	str	r4, [r2, #4]
 80093d2:	e7ca      	b.n	800936a <_free_r+0x26>
 80093d4:	b003      	add	sp, #12
 80093d6:	bd30      	pop	{r4, r5, pc}
 80093d8:	200003dc 	.word	0x200003dc

080093dc <sbrk_aligned>:
 80093dc:	b570      	push	{r4, r5, r6, lr}
 80093de:	4e0e      	ldr	r6, [pc, #56]	; (8009418 <sbrk_aligned+0x3c>)
 80093e0:	460c      	mov	r4, r1
 80093e2:	6831      	ldr	r1, [r6, #0]
 80093e4:	4605      	mov	r5, r0
 80093e6:	b911      	cbnz	r1, 80093ee <sbrk_aligned+0x12>
 80093e8:	f000 f9e6 	bl	80097b8 <_sbrk_r>
 80093ec:	6030      	str	r0, [r6, #0]
 80093ee:	4621      	mov	r1, r4
 80093f0:	4628      	mov	r0, r5
 80093f2:	f000 f9e1 	bl	80097b8 <_sbrk_r>
 80093f6:	1c43      	adds	r3, r0, #1
 80093f8:	d00a      	beq.n	8009410 <sbrk_aligned+0x34>
 80093fa:	1cc4      	adds	r4, r0, #3
 80093fc:	f024 0403 	bic.w	r4, r4, #3
 8009400:	42a0      	cmp	r0, r4
 8009402:	d007      	beq.n	8009414 <sbrk_aligned+0x38>
 8009404:	1a21      	subs	r1, r4, r0
 8009406:	4628      	mov	r0, r5
 8009408:	f000 f9d6 	bl	80097b8 <_sbrk_r>
 800940c:	3001      	adds	r0, #1
 800940e:	d101      	bne.n	8009414 <sbrk_aligned+0x38>
 8009410:	f04f 34ff 	mov.w	r4, #4294967295
 8009414:	4620      	mov	r0, r4
 8009416:	bd70      	pop	{r4, r5, r6, pc}
 8009418:	200003e0 	.word	0x200003e0

0800941c <_malloc_r>:
 800941c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009420:	1ccd      	adds	r5, r1, #3
 8009422:	f025 0503 	bic.w	r5, r5, #3
 8009426:	3508      	adds	r5, #8
 8009428:	2d0c      	cmp	r5, #12
 800942a:	bf38      	it	cc
 800942c:	250c      	movcc	r5, #12
 800942e:	2d00      	cmp	r5, #0
 8009430:	4607      	mov	r7, r0
 8009432:	db01      	blt.n	8009438 <_malloc_r+0x1c>
 8009434:	42a9      	cmp	r1, r5
 8009436:	d905      	bls.n	8009444 <_malloc_r+0x28>
 8009438:	230c      	movs	r3, #12
 800943a:	603b      	str	r3, [r7, #0]
 800943c:	2600      	movs	r6, #0
 800943e:	4630      	mov	r0, r6
 8009440:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009444:	4e2e      	ldr	r6, [pc, #184]	; (8009500 <_malloc_r+0xe4>)
 8009446:	f000 faa3 	bl	8009990 <__malloc_lock>
 800944a:	6833      	ldr	r3, [r6, #0]
 800944c:	461c      	mov	r4, r3
 800944e:	bb34      	cbnz	r4, 800949e <_malloc_r+0x82>
 8009450:	4629      	mov	r1, r5
 8009452:	4638      	mov	r0, r7
 8009454:	f7ff ffc2 	bl	80093dc <sbrk_aligned>
 8009458:	1c43      	adds	r3, r0, #1
 800945a:	4604      	mov	r4, r0
 800945c:	d14d      	bne.n	80094fa <_malloc_r+0xde>
 800945e:	6834      	ldr	r4, [r6, #0]
 8009460:	4626      	mov	r6, r4
 8009462:	2e00      	cmp	r6, #0
 8009464:	d140      	bne.n	80094e8 <_malloc_r+0xcc>
 8009466:	6823      	ldr	r3, [r4, #0]
 8009468:	4631      	mov	r1, r6
 800946a:	4638      	mov	r0, r7
 800946c:	eb04 0803 	add.w	r8, r4, r3
 8009470:	f000 f9a2 	bl	80097b8 <_sbrk_r>
 8009474:	4580      	cmp	r8, r0
 8009476:	d13a      	bne.n	80094ee <_malloc_r+0xd2>
 8009478:	6821      	ldr	r1, [r4, #0]
 800947a:	3503      	adds	r5, #3
 800947c:	1a6d      	subs	r5, r5, r1
 800947e:	f025 0503 	bic.w	r5, r5, #3
 8009482:	3508      	adds	r5, #8
 8009484:	2d0c      	cmp	r5, #12
 8009486:	bf38      	it	cc
 8009488:	250c      	movcc	r5, #12
 800948a:	4629      	mov	r1, r5
 800948c:	4638      	mov	r0, r7
 800948e:	f7ff ffa5 	bl	80093dc <sbrk_aligned>
 8009492:	3001      	adds	r0, #1
 8009494:	d02b      	beq.n	80094ee <_malloc_r+0xd2>
 8009496:	6823      	ldr	r3, [r4, #0]
 8009498:	442b      	add	r3, r5
 800949a:	6023      	str	r3, [r4, #0]
 800949c:	e00e      	b.n	80094bc <_malloc_r+0xa0>
 800949e:	6822      	ldr	r2, [r4, #0]
 80094a0:	1b52      	subs	r2, r2, r5
 80094a2:	d41e      	bmi.n	80094e2 <_malloc_r+0xc6>
 80094a4:	2a0b      	cmp	r2, #11
 80094a6:	d916      	bls.n	80094d6 <_malloc_r+0xba>
 80094a8:	1961      	adds	r1, r4, r5
 80094aa:	42a3      	cmp	r3, r4
 80094ac:	6025      	str	r5, [r4, #0]
 80094ae:	bf18      	it	ne
 80094b0:	6059      	strne	r1, [r3, #4]
 80094b2:	6863      	ldr	r3, [r4, #4]
 80094b4:	bf08      	it	eq
 80094b6:	6031      	streq	r1, [r6, #0]
 80094b8:	5162      	str	r2, [r4, r5]
 80094ba:	604b      	str	r3, [r1, #4]
 80094bc:	4638      	mov	r0, r7
 80094be:	f104 060b 	add.w	r6, r4, #11
 80094c2:	f000 fa6b 	bl	800999c <__malloc_unlock>
 80094c6:	f026 0607 	bic.w	r6, r6, #7
 80094ca:	1d23      	adds	r3, r4, #4
 80094cc:	1af2      	subs	r2, r6, r3
 80094ce:	d0b6      	beq.n	800943e <_malloc_r+0x22>
 80094d0:	1b9b      	subs	r3, r3, r6
 80094d2:	50a3      	str	r3, [r4, r2]
 80094d4:	e7b3      	b.n	800943e <_malloc_r+0x22>
 80094d6:	6862      	ldr	r2, [r4, #4]
 80094d8:	42a3      	cmp	r3, r4
 80094da:	bf0c      	ite	eq
 80094dc:	6032      	streq	r2, [r6, #0]
 80094de:	605a      	strne	r2, [r3, #4]
 80094e0:	e7ec      	b.n	80094bc <_malloc_r+0xa0>
 80094e2:	4623      	mov	r3, r4
 80094e4:	6864      	ldr	r4, [r4, #4]
 80094e6:	e7b2      	b.n	800944e <_malloc_r+0x32>
 80094e8:	4634      	mov	r4, r6
 80094ea:	6876      	ldr	r6, [r6, #4]
 80094ec:	e7b9      	b.n	8009462 <_malloc_r+0x46>
 80094ee:	230c      	movs	r3, #12
 80094f0:	603b      	str	r3, [r7, #0]
 80094f2:	4638      	mov	r0, r7
 80094f4:	f000 fa52 	bl	800999c <__malloc_unlock>
 80094f8:	e7a1      	b.n	800943e <_malloc_r+0x22>
 80094fa:	6025      	str	r5, [r4, #0]
 80094fc:	e7de      	b.n	80094bc <_malloc_r+0xa0>
 80094fe:	bf00      	nop
 8009500:	200003dc 	.word	0x200003dc

08009504 <__sfputc_r>:
 8009504:	6893      	ldr	r3, [r2, #8]
 8009506:	3b01      	subs	r3, #1
 8009508:	2b00      	cmp	r3, #0
 800950a:	b410      	push	{r4}
 800950c:	6093      	str	r3, [r2, #8]
 800950e:	da08      	bge.n	8009522 <__sfputc_r+0x1e>
 8009510:	6994      	ldr	r4, [r2, #24]
 8009512:	42a3      	cmp	r3, r4
 8009514:	db01      	blt.n	800951a <__sfputc_r+0x16>
 8009516:	290a      	cmp	r1, #10
 8009518:	d103      	bne.n	8009522 <__sfputc_r+0x1e>
 800951a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800951e:	f7fe ba03 	b.w	8007928 <__swbuf_r>
 8009522:	6813      	ldr	r3, [r2, #0]
 8009524:	1c58      	adds	r0, r3, #1
 8009526:	6010      	str	r0, [r2, #0]
 8009528:	7019      	strb	r1, [r3, #0]
 800952a:	4608      	mov	r0, r1
 800952c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009530:	4770      	bx	lr

08009532 <__sfputs_r>:
 8009532:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009534:	4606      	mov	r6, r0
 8009536:	460f      	mov	r7, r1
 8009538:	4614      	mov	r4, r2
 800953a:	18d5      	adds	r5, r2, r3
 800953c:	42ac      	cmp	r4, r5
 800953e:	d101      	bne.n	8009544 <__sfputs_r+0x12>
 8009540:	2000      	movs	r0, #0
 8009542:	e007      	b.n	8009554 <__sfputs_r+0x22>
 8009544:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009548:	463a      	mov	r2, r7
 800954a:	4630      	mov	r0, r6
 800954c:	f7ff ffda 	bl	8009504 <__sfputc_r>
 8009550:	1c43      	adds	r3, r0, #1
 8009552:	d1f3      	bne.n	800953c <__sfputs_r+0xa>
 8009554:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009558 <_vfiprintf_r>:
 8009558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800955c:	460d      	mov	r5, r1
 800955e:	b09d      	sub	sp, #116	; 0x74
 8009560:	4614      	mov	r4, r2
 8009562:	4698      	mov	r8, r3
 8009564:	4606      	mov	r6, r0
 8009566:	b118      	cbz	r0, 8009570 <_vfiprintf_r+0x18>
 8009568:	6983      	ldr	r3, [r0, #24]
 800956a:	b90b      	cbnz	r3, 8009570 <_vfiprintf_r+0x18>
 800956c:	f7ff fa30 	bl	80089d0 <__sinit>
 8009570:	4b89      	ldr	r3, [pc, #548]	; (8009798 <_vfiprintf_r+0x240>)
 8009572:	429d      	cmp	r5, r3
 8009574:	d11b      	bne.n	80095ae <_vfiprintf_r+0x56>
 8009576:	6875      	ldr	r5, [r6, #4]
 8009578:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800957a:	07d9      	lsls	r1, r3, #31
 800957c:	d405      	bmi.n	800958a <_vfiprintf_r+0x32>
 800957e:	89ab      	ldrh	r3, [r5, #12]
 8009580:	059a      	lsls	r2, r3, #22
 8009582:	d402      	bmi.n	800958a <_vfiprintf_r+0x32>
 8009584:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009586:	f7ff fac6 	bl	8008b16 <__retarget_lock_acquire_recursive>
 800958a:	89ab      	ldrh	r3, [r5, #12]
 800958c:	071b      	lsls	r3, r3, #28
 800958e:	d501      	bpl.n	8009594 <_vfiprintf_r+0x3c>
 8009590:	692b      	ldr	r3, [r5, #16]
 8009592:	b9eb      	cbnz	r3, 80095d0 <_vfiprintf_r+0x78>
 8009594:	4629      	mov	r1, r5
 8009596:	4630      	mov	r0, r6
 8009598:	f7fe fa18 	bl	80079cc <__swsetup_r>
 800959c:	b1c0      	cbz	r0, 80095d0 <_vfiprintf_r+0x78>
 800959e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80095a0:	07dc      	lsls	r4, r3, #31
 80095a2:	d50e      	bpl.n	80095c2 <_vfiprintf_r+0x6a>
 80095a4:	f04f 30ff 	mov.w	r0, #4294967295
 80095a8:	b01d      	add	sp, #116	; 0x74
 80095aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095ae:	4b7b      	ldr	r3, [pc, #492]	; (800979c <_vfiprintf_r+0x244>)
 80095b0:	429d      	cmp	r5, r3
 80095b2:	d101      	bne.n	80095b8 <_vfiprintf_r+0x60>
 80095b4:	68b5      	ldr	r5, [r6, #8]
 80095b6:	e7df      	b.n	8009578 <_vfiprintf_r+0x20>
 80095b8:	4b79      	ldr	r3, [pc, #484]	; (80097a0 <_vfiprintf_r+0x248>)
 80095ba:	429d      	cmp	r5, r3
 80095bc:	bf08      	it	eq
 80095be:	68f5      	ldreq	r5, [r6, #12]
 80095c0:	e7da      	b.n	8009578 <_vfiprintf_r+0x20>
 80095c2:	89ab      	ldrh	r3, [r5, #12]
 80095c4:	0598      	lsls	r0, r3, #22
 80095c6:	d4ed      	bmi.n	80095a4 <_vfiprintf_r+0x4c>
 80095c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80095ca:	f7ff faa5 	bl	8008b18 <__retarget_lock_release_recursive>
 80095ce:	e7e9      	b.n	80095a4 <_vfiprintf_r+0x4c>
 80095d0:	2300      	movs	r3, #0
 80095d2:	9309      	str	r3, [sp, #36]	; 0x24
 80095d4:	2320      	movs	r3, #32
 80095d6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80095da:	f8cd 800c 	str.w	r8, [sp, #12]
 80095de:	2330      	movs	r3, #48	; 0x30
 80095e0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80097a4 <_vfiprintf_r+0x24c>
 80095e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80095e8:	f04f 0901 	mov.w	r9, #1
 80095ec:	4623      	mov	r3, r4
 80095ee:	469a      	mov	sl, r3
 80095f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80095f4:	b10a      	cbz	r2, 80095fa <_vfiprintf_r+0xa2>
 80095f6:	2a25      	cmp	r2, #37	; 0x25
 80095f8:	d1f9      	bne.n	80095ee <_vfiprintf_r+0x96>
 80095fa:	ebba 0b04 	subs.w	fp, sl, r4
 80095fe:	d00b      	beq.n	8009618 <_vfiprintf_r+0xc0>
 8009600:	465b      	mov	r3, fp
 8009602:	4622      	mov	r2, r4
 8009604:	4629      	mov	r1, r5
 8009606:	4630      	mov	r0, r6
 8009608:	f7ff ff93 	bl	8009532 <__sfputs_r>
 800960c:	3001      	adds	r0, #1
 800960e:	f000 80aa 	beq.w	8009766 <_vfiprintf_r+0x20e>
 8009612:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009614:	445a      	add	r2, fp
 8009616:	9209      	str	r2, [sp, #36]	; 0x24
 8009618:	f89a 3000 	ldrb.w	r3, [sl]
 800961c:	2b00      	cmp	r3, #0
 800961e:	f000 80a2 	beq.w	8009766 <_vfiprintf_r+0x20e>
 8009622:	2300      	movs	r3, #0
 8009624:	f04f 32ff 	mov.w	r2, #4294967295
 8009628:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800962c:	f10a 0a01 	add.w	sl, sl, #1
 8009630:	9304      	str	r3, [sp, #16]
 8009632:	9307      	str	r3, [sp, #28]
 8009634:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009638:	931a      	str	r3, [sp, #104]	; 0x68
 800963a:	4654      	mov	r4, sl
 800963c:	2205      	movs	r2, #5
 800963e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009642:	4858      	ldr	r0, [pc, #352]	; (80097a4 <_vfiprintf_r+0x24c>)
 8009644:	f7f6 fdcc 	bl	80001e0 <memchr>
 8009648:	9a04      	ldr	r2, [sp, #16]
 800964a:	b9d8      	cbnz	r0, 8009684 <_vfiprintf_r+0x12c>
 800964c:	06d1      	lsls	r1, r2, #27
 800964e:	bf44      	itt	mi
 8009650:	2320      	movmi	r3, #32
 8009652:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009656:	0713      	lsls	r3, r2, #28
 8009658:	bf44      	itt	mi
 800965a:	232b      	movmi	r3, #43	; 0x2b
 800965c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009660:	f89a 3000 	ldrb.w	r3, [sl]
 8009664:	2b2a      	cmp	r3, #42	; 0x2a
 8009666:	d015      	beq.n	8009694 <_vfiprintf_r+0x13c>
 8009668:	9a07      	ldr	r2, [sp, #28]
 800966a:	4654      	mov	r4, sl
 800966c:	2000      	movs	r0, #0
 800966e:	f04f 0c0a 	mov.w	ip, #10
 8009672:	4621      	mov	r1, r4
 8009674:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009678:	3b30      	subs	r3, #48	; 0x30
 800967a:	2b09      	cmp	r3, #9
 800967c:	d94e      	bls.n	800971c <_vfiprintf_r+0x1c4>
 800967e:	b1b0      	cbz	r0, 80096ae <_vfiprintf_r+0x156>
 8009680:	9207      	str	r2, [sp, #28]
 8009682:	e014      	b.n	80096ae <_vfiprintf_r+0x156>
 8009684:	eba0 0308 	sub.w	r3, r0, r8
 8009688:	fa09 f303 	lsl.w	r3, r9, r3
 800968c:	4313      	orrs	r3, r2
 800968e:	9304      	str	r3, [sp, #16]
 8009690:	46a2      	mov	sl, r4
 8009692:	e7d2      	b.n	800963a <_vfiprintf_r+0xe2>
 8009694:	9b03      	ldr	r3, [sp, #12]
 8009696:	1d19      	adds	r1, r3, #4
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	9103      	str	r1, [sp, #12]
 800969c:	2b00      	cmp	r3, #0
 800969e:	bfbb      	ittet	lt
 80096a0:	425b      	neglt	r3, r3
 80096a2:	f042 0202 	orrlt.w	r2, r2, #2
 80096a6:	9307      	strge	r3, [sp, #28]
 80096a8:	9307      	strlt	r3, [sp, #28]
 80096aa:	bfb8      	it	lt
 80096ac:	9204      	strlt	r2, [sp, #16]
 80096ae:	7823      	ldrb	r3, [r4, #0]
 80096b0:	2b2e      	cmp	r3, #46	; 0x2e
 80096b2:	d10c      	bne.n	80096ce <_vfiprintf_r+0x176>
 80096b4:	7863      	ldrb	r3, [r4, #1]
 80096b6:	2b2a      	cmp	r3, #42	; 0x2a
 80096b8:	d135      	bne.n	8009726 <_vfiprintf_r+0x1ce>
 80096ba:	9b03      	ldr	r3, [sp, #12]
 80096bc:	1d1a      	adds	r2, r3, #4
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	9203      	str	r2, [sp, #12]
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	bfb8      	it	lt
 80096c6:	f04f 33ff 	movlt.w	r3, #4294967295
 80096ca:	3402      	adds	r4, #2
 80096cc:	9305      	str	r3, [sp, #20]
 80096ce:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80097b4 <_vfiprintf_r+0x25c>
 80096d2:	7821      	ldrb	r1, [r4, #0]
 80096d4:	2203      	movs	r2, #3
 80096d6:	4650      	mov	r0, sl
 80096d8:	f7f6 fd82 	bl	80001e0 <memchr>
 80096dc:	b140      	cbz	r0, 80096f0 <_vfiprintf_r+0x198>
 80096de:	2340      	movs	r3, #64	; 0x40
 80096e0:	eba0 000a 	sub.w	r0, r0, sl
 80096e4:	fa03 f000 	lsl.w	r0, r3, r0
 80096e8:	9b04      	ldr	r3, [sp, #16]
 80096ea:	4303      	orrs	r3, r0
 80096ec:	3401      	adds	r4, #1
 80096ee:	9304      	str	r3, [sp, #16]
 80096f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096f4:	482c      	ldr	r0, [pc, #176]	; (80097a8 <_vfiprintf_r+0x250>)
 80096f6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80096fa:	2206      	movs	r2, #6
 80096fc:	f7f6 fd70 	bl	80001e0 <memchr>
 8009700:	2800      	cmp	r0, #0
 8009702:	d03f      	beq.n	8009784 <_vfiprintf_r+0x22c>
 8009704:	4b29      	ldr	r3, [pc, #164]	; (80097ac <_vfiprintf_r+0x254>)
 8009706:	bb1b      	cbnz	r3, 8009750 <_vfiprintf_r+0x1f8>
 8009708:	9b03      	ldr	r3, [sp, #12]
 800970a:	3307      	adds	r3, #7
 800970c:	f023 0307 	bic.w	r3, r3, #7
 8009710:	3308      	adds	r3, #8
 8009712:	9303      	str	r3, [sp, #12]
 8009714:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009716:	443b      	add	r3, r7
 8009718:	9309      	str	r3, [sp, #36]	; 0x24
 800971a:	e767      	b.n	80095ec <_vfiprintf_r+0x94>
 800971c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009720:	460c      	mov	r4, r1
 8009722:	2001      	movs	r0, #1
 8009724:	e7a5      	b.n	8009672 <_vfiprintf_r+0x11a>
 8009726:	2300      	movs	r3, #0
 8009728:	3401      	adds	r4, #1
 800972a:	9305      	str	r3, [sp, #20]
 800972c:	4619      	mov	r1, r3
 800972e:	f04f 0c0a 	mov.w	ip, #10
 8009732:	4620      	mov	r0, r4
 8009734:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009738:	3a30      	subs	r2, #48	; 0x30
 800973a:	2a09      	cmp	r2, #9
 800973c:	d903      	bls.n	8009746 <_vfiprintf_r+0x1ee>
 800973e:	2b00      	cmp	r3, #0
 8009740:	d0c5      	beq.n	80096ce <_vfiprintf_r+0x176>
 8009742:	9105      	str	r1, [sp, #20]
 8009744:	e7c3      	b.n	80096ce <_vfiprintf_r+0x176>
 8009746:	fb0c 2101 	mla	r1, ip, r1, r2
 800974a:	4604      	mov	r4, r0
 800974c:	2301      	movs	r3, #1
 800974e:	e7f0      	b.n	8009732 <_vfiprintf_r+0x1da>
 8009750:	ab03      	add	r3, sp, #12
 8009752:	9300      	str	r3, [sp, #0]
 8009754:	462a      	mov	r2, r5
 8009756:	4b16      	ldr	r3, [pc, #88]	; (80097b0 <_vfiprintf_r+0x258>)
 8009758:	a904      	add	r1, sp, #16
 800975a:	4630      	mov	r0, r6
 800975c:	f7fd fc8c 	bl	8007078 <_printf_float>
 8009760:	4607      	mov	r7, r0
 8009762:	1c78      	adds	r0, r7, #1
 8009764:	d1d6      	bne.n	8009714 <_vfiprintf_r+0x1bc>
 8009766:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009768:	07d9      	lsls	r1, r3, #31
 800976a:	d405      	bmi.n	8009778 <_vfiprintf_r+0x220>
 800976c:	89ab      	ldrh	r3, [r5, #12]
 800976e:	059a      	lsls	r2, r3, #22
 8009770:	d402      	bmi.n	8009778 <_vfiprintf_r+0x220>
 8009772:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009774:	f7ff f9d0 	bl	8008b18 <__retarget_lock_release_recursive>
 8009778:	89ab      	ldrh	r3, [r5, #12]
 800977a:	065b      	lsls	r3, r3, #25
 800977c:	f53f af12 	bmi.w	80095a4 <_vfiprintf_r+0x4c>
 8009780:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009782:	e711      	b.n	80095a8 <_vfiprintf_r+0x50>
 8009784:	ab03      	add	r3, sp, #12
 8009786:	9300      	str	r3, [sp, #0]
 8009788:	462a      	mov	r2, r5
 800978a:	4b09      	ldr	r3, [pc, #36]	; (80097b0 <_vfiprintf_r+0x258>)
 800978c:	a904      	add	r1, sp, #16
 800978e:	4630      	mov	r0, r6
 8009790:	f7fd ff16 	bl	80075c0 <_printf_i>
 8009794:	e7e4      	b.n	8009760 <_vfiprintf_r+0x208>
 8009796:	bf00      	nop
 8009798:	08009f74 	.word	0x08009f74
 800979c:	08009f94 	.word	0x08009f94
 80097a0:	08009f54 	.word	0x08009f54
 80097a4:	0800a10c 	.word	0x0800a10c
 80097a8:	0800a116 	.word	0x0800a116
 80097ac:	08007079 	.word	0x08007079
 80097b0:	08009533 	.word	0x08009533
 80097b4:	0800a112 	.word	0x0800a112

080097b8 <_sbrk_r>:
 80097b8:	b538      	push	{r3, r4, r5, lr}
 80097ba:	4d06      	ldr	r5, [pc, #24]	; (80097d4 <_sbrk_r+0x1c>)
 80097bc:	2300      	movs	r3, #0
 80097be:	4604      	mov	r4, r0
 80097c0:	4608      	mov	r0, r1
 80097c2:	602b      	str	r3, [r5, #0]
 80097c4:	f7f9 fd40 	bl	8003248 <_sbrk>
 80097c8:	1c43      	adds	r3, r0, #1
 80097ca:	d102      	bne.n	80097d2 <_sbrk_r+0x1a>
 80097cc:	682b      	ldr	r3, [r5, #0]
 80097ce:	b103      	cbz	r3, 80097d2 <_sbrk_r+0x1a>
 80097d0:	6023      	str	r3, [r4, #0]
 80097d2:	bd38      	pop	{r3, r4, r5, pc}
 80097d4:	200003e4 	.word	0x200003e4

080097d8 <__sread>:
 80097d8:	b510      	push	{r4, lr}
 80097da:	460c      	mov	r4, r1
 80097dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097e0:	f000 f8e2 	bl	80099a8 <_read_r>
 80097e4:	2800      	cmp	r0, #0
 80097e6:	bfab      	itete	ge
 80097e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80097ea:	89a3      	ldrhlt	r3, [r4, #12]
 80097ec:	181b      	addge	r3, r3, r0
 80097ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80097f2:	bfac      	ite	ge
 80097f4:	6563      	strge	r3, [r4, #84]	; 0x54
 80097f6:	81a3      	strhlt	r3, [r4, #12]
 80097f8:	bd10      	pop	{r4, pc}

080097fa <__swrite>:
 80097fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097fe:	461f      	mov	r7, r3
 8009800:	898b      	ldrh	r3, [r1, #12]
 8009802:	05db      	lsls	r3, r3, #23
 8009804:	4605      	mov	r5, r0
 8009806:	460c      	mov	r4, r1
 8009808:	4616      	mov	r6, r2
 800980a:	d505      	bpl.n	8009818 <__swrite+0x1e>
 800980c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009810:	2302      	movs	r3, #2
 8009812:	2200      	movs	r2, #0
 8009814:	f000 f898 	bl	8009948 <_lseek_r>
 8009818:	89a3      	ldrh	r3, [r4, #12]
 800981a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800981e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009822:	81a3      	strh	r3, [r4, #12]
 8009824:	4632      	mov	r2, r6
 8009826:	463b      	mov	r3, r7
 8009828:	4628      	mov	r0, r5
 800982a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800982e:	f000 b817 	b.w	8009860 <_write_r>

08009832 <__sseek>:
 8009832:	b510      	push	{r4, lr}
 8009834:	460c      	mov	r4, r1
 8009836:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800983a:	f000 f885 	bl	8009948 <_lseek_r>
 800983e:	1c43      	adds	r3, r0, #1
 8009840:	89a3      	ldrh	r3, [r4, #12]
 8009842:	bf15      	itete	ne
 8009844:	6560      	strne	r0, [r4, #84]	; 0x54
 8009846:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800984a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800984e:	81a3      	strheq	r3, [r4, #12]
 8009850:	bf18      	it	ne
 8009852:	81a3      	strhne	r3, [r4, #12]
 8009854:	bd10      	pop	{r4, pc}

08009856 <__sclose>:
 8009856:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800985a:	f000 b831 	b.w	80098c0 <_close_r>
	...

08009860 <_write_r>:
 8009860:	b538      	push	{r3, r4, r5, lr}
 8009862:	4d07      	ldr	r5, [pc, #28]	; (8009880 <_write_r+0x20>)
 8009864:	4604      	mov	r4, r0
 8009866:	4608      	mov	r0, r1
 8009868:	4611      	mov	r1, r2
 800986a:	2200      	movs	r2, #0
 800986c:	602a      	str	r2, [r5, #0]
 800986e:	461a      	mov	r2, r3
 8009870:	f7f8 ff0c 	bl	800268c <_write>
 8009874:	1c43      	adds	r3, r0, #1
 8009876:	d102      	bne.n	800987e <_write_r+0x1e>
 8009878:	682b      	ldr	r3, [r5, #0]
 800987a:	b103      	cbz	r3, 800987e <_write_r+0x1e>
 800987c:	6023      	str	r3, [r4, #0]
 800987e:	bd38      	pop	{r3, r4, r5, pc}
 8009880:	200003e4 	.word	0x200003e4

08009884 <__assert_func>:
 8009884:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009886:	4614      	mov	r4, r2
 8009888:	461a      	mov	r2, r3
 800988a:	4b09      	ldr	r3, [pc, #36]	; (80098b0 <__assert_func+0x2c>)
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	4605      	mov	r5, r0
 8009890:	68d8      	ldr	r0, [r3, #12]
 8009892:	b14c      	cbz	r4, 80098a8 <__assert_func+0x24>
 8009894:	4b07      	ldr	r3, [pc, #28]	; (80098b4 <__assert_func+0x30>)
 8009896:	9100      	str	r1, [sp, #0]
 8009898:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800989c:	4906      	ldr	r1, [pc, #24]	; (80098b8 <__assert_func+0x34>)
 800989e:	462b      	mov	r3, r5
 80098a0:	f000 f81e 	bl	80098e0 <fiprintf>
 80098a4:	f000 f89f 	bl	80099e6 <abort>
 80098a8:	4b04      	ldr	r3, [pc, #16]	; (80098bc <__assert_func+0x38>)
 80098aa:	461c      	mov	r4, r3
 80098ac:	e7f3      	b.n	8009896 <__assert_func+0x12>
 80098ae:	bf00      	nop
 80098b0:	2000000c 	.word	0x2000000c
 80098b4:	0800a11d 	.word	0x0800a11d
 80098b8:	0800a12a 	.word	0x0800a12a
 80098bc:	0800a158 	.word	0x0800a158

080098c0 <_close_r>:
 80098c0:	b538      	push	{r3, r4, r5, lr}
 80098c2:	4d06      	ldr	r5, [pc, #24]	; (80098dc <_close_r+0x1c>)
 80098c4:	2300      	movs	r3, #0
 80098c6:	4604      	mov	r4, r0
 80098c8:	4608      	mov	r0, r1
 80098ca:	602b      	str	r3, [r5, #0]
 80098cc:	f7f9 fc87 	bl	80031de <_close>
 80098d0:	1c43      	adds	r3, r0, #1
 80098d2:	d102      	bne.n	80098da <_close_r+0x1a>
 80098d4:	682b      	ldr	r3, [r5, #0]
 80098d6:	b103      	cbz	r3, 80098da <_close_r+0x1a>
 80098d8:	6023      	str	r3, [r4, #0]
 80098da:	bd38      	pop	{r3, r4, r5, pc}
 80098dc:	200003e4 	.word	0x200003e4

080098e0 <fiprintf>:
 80098e0:	b40e      	push	{r1, r2, r3}
 80098e2:	b503      	push	{r0, r1, lr}
 80098e4:	4601      	mov	r1, r0
 80098e6:	ab03      	add	r3, sp, #12
 80098e8:	4805      	ldr	r0, [pc, #20]	; (8009900 <fiprintf+0x20>)
 80098ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80098ee:	6800      	ldr	r0, [r0, #0]
 80098f0:	9301      	str	r3, [sp, #4]
 80098f2:	f7ff fe31 	bl	8009558 <_vfiprintf_r>
 80098f6:	b002      	add	sp, #8
 80098f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80098fc:	b003      	add	sp, #12
 80098fe:	4770      	bx	lr
 8009900:	2000000c 	.word	0x2000000c

08009904 <_fstat_r>:
 8009904:	b538      	push	{r3, r4, r5, lr}
 8009906:	4d07      	ldr	r5, [pc, #28]	; (8009924 <_fstat_r+0x20>)
 8009908:	2300      	movs	r3, #0
 800990a:	4604      	mov	r4, r0
 800990c:	4608      	mov	r0, r1
 800990e:	4611      	mov	r1, r2
 8009910:	602b      	str	r3, [r5, #0]
 8009912:	f7f9 fc70 	bl	80031f6 <_fstat>
 8009916:	1c43      	adds	r3, r0, #1
 8009918:	d102      	bne.n	8009920 <_fstat_r+0x1c>
 800991a:	682b      	ldr	r3, [r5, #0]
 800991c:	b103      	cbz	r3, 8009920 <_fstat_r+0x1c>
 800991e:	6023      	str	r3, [r4, #0]
 8009920:	bd38      	pop	{r3, r4, r5, pc}
 8009922:	bf00      	nop
 8009924:	200003e4 	.word	0x200003e4

08009928 <_isatty_r>:
 8009928:	b538      	push	{r3, r4, r5, lr}
 800992a:	4d06      	ldr	r5, [pc, #24]	; (8009944 <_isatty_r+0x1c>)
 800992c:	2300      	movs	r3, #0
 800992e:	4604      	mov	r4, r0
 8009930:	4608      	mov	r0, r1
 8009932:	602b      	str	r3, [r5, #0]
 8009934:	f7f9 fc6f 	bl	8003216 <_isatty>
 8009938:	1c43      	adds	r3, r0, #1
 800993a:	d102      	bne.n	8009942 <_isatty_r+0x1a>
 800993c:	682b      	ldr	r3, [r5, #0]
 800993e:	b103      	cbz	r3, 8009942 <_isatty_r+0x1a>
 8009940:	6023      	str	r3, [r4, #0]
 8009942:	bd38      	pop	{r3, r4, r5, pc}
 8009944:	200003e4 	.word	0x200003e4

08009948 <_lseek_r>:
 8009948:	b538      	push	{r3, r4, r5, lr}
 800994a:	4d07      	ldr	r5, [pc, #28]	; (8009968 <_lseek_r+0x20>)
 800994c:	4604      	mov	r4, r0
 800994e:	4608      	mov	r0, r1
 8009950:	4611      	mov	r1, r2
 8009952:	2200      	movs	r2, #0
 8009954:	602a      	str	r2, [r5, #0]
 8009956:	461a      	mov	r2, r3
 8009958:	f7f9 fc68 	bl	800322c <_lseek>
 800995c:	1c43      	adds	r3, r0, #1
 800995e:	d102      	bne.n	8009966 <_lseek_r+0x1e>
 8009960:	682b      	ldr	r3, [r5, #0]
 8009962:	b103      	cbz	r3, 8009966 <_lseek_r+0x1e>
 8009964:	6023      	str	r3, [r4, #0]
 8009966:	bd38      	pop	{r3, r4, r5, pc}
 8009968:	200003e4 	.word	0x200003e4

0800996c <__ascii_mbtowc>:
 800996c:	b082      	sub	sp, #8
 800996e:	b901      	cbnz	r1, 8009972 <__ascii_mbtowc+0x6>
 8009970:	a901      	add	r1, sp, #4
 8009972:	b142      	cbz	r2, 8009986 <__ascii_mbtowc+0x1a>
 8009974:	b14b      	cbz	r3, 800998a <__ascii_mbtowc+0x1e>
 8009976:	7813      	ldrb	r3, [r2, #0]
 8009978:	600b      	str	r3, [r1, #0]
 800997a:	7812      	ldrb	r2, [r2, #0]
 800997c:	1e10      	subs	r0, r2, #0
 800997e:	bf18      	it	ne
 8009980:	2001      	movne	r0, #1
 8009982:	b002      	add	sp, #8
 8009984:	4770      	bx	lr
 8009986:	4610      	mov	r0, r2
 8009988:	e7fb      	b.n	8009982 <__ascii_mbtowc+0x16>
 800998a:	f06f 0001 	mvn.w	r0, #1
 800998e:	e7f8      	b.n	8009982 <__ascii_mbtowc+0x16>

08009990 <__malloc_lock>:
 8009990:	4801      	ldr	r0, [pc, #4]	; (8009998 <__malloc_lock+0x8>)
 8009992:	f7ff b8c0 	b.w	8008b16 <__retarget_lock_acquire_recursive>
 8009996:	bf00      	nop
 8009998:	200003d8 	.word	0x200003d8

0800999c <__malloc_unlock>:
 800999c:	4801      	ldr	r0, [pc, #4]	; (80099a4 <__malloc_unlock+0x8>)
 800999e:	f7ff b8bb 	b.w	8008b18 <__retarget_lock_release_recursive>
 80099a2:	bf00      	nop
 80099a4:	200003d8 	.word	0x200003d8

080099a8 <_read_r>:
 80099a8:	b538      	push	{r3, r4, r5, lr}
 80099aa:	4d07      	ldr	r5, [pc, #28]	; (80099c8 <_read_r+0x20>)
 80099ac:	4604      	mov	r4, r0
 80099ae:	4608      	mov	r0, r1
 80099b0:	4611      	mov	r1, r2
 80099b2:	2200      	movs	r2, #0
 80099b4:	602a      	str	r2, [r5, #0]
 80099b6:	461a      	mov	r2, r3
 80099b8:	f7f9 fbf4 	bl	80031a4 <_read>
 80099bc:	1c43      	adds	r3, r0, #1
 80099be:	d102      	bne.n	80099c6 <_read_r+0x1e>
 80099c0:	682b      	ldr	r3, [r5, #0]
 80099c2:	b103      	cbz	r3, 80099c6 <_read_r+0x1e>
 80099c4:	6023      	str	r3, [r4, #0]
 80099c6:	bd38      	pop	{r3, r4, r5, pc}
 80099c8:	200003e4 	.word	0x200003e4

080099cc <__ascii_wctomb>:
 80099cc:	b149      	cbz	r1, 80099e2 <__ascii_wctomb+0x16>
 80099ce:	2aff      	cmp	r2, #255	; 0xff
 80099d0:	bf85      	ittet	hi
 80099d2:	238a      	movhi	r3, #138	; 0x8a
 80099d4:	6003      	strhi	r3, [r0, #0]
 80099d6:	700a      	strbls	r2, [r1, #0]
 80099d8:	f04f 30ff 	movhi.w	r0, #4294967295
 80099dc:	bf98      	it	ls
 80099de:	2001      	movls	r0, #1
 80099e0:	4770      	bx	lr
 80099e2:	4608      	mov	r0, r1
 80099e4:	4770      	bx	lr

080099e6 <abort>:
 80099e6:	b508      	push	{r3, lr}
 80099e8:	2006      	movs	r0, #6
 80099ea:	f000 f82b 	bl	8009a44 <raise>
 80099ee:	2001      	movs	r0, #1
 80099f0:	f7f9 fbce 	bl	8003190 <_exit>

080099f4 <_raise_r>:
 80099f4:	291f      	cmp	r1, #31
 80099f6:	b538      	push	{r3, r4, r5, lr}
 80099f8:	4604      	mov	r4, r0
 80099fa:	460d      	mov	r5, r1
 80099fc:	d904      	bls.n	8009a08 <_raise_r+0x14>
 80099fe:	2316      	movs	r3, #22
 8009a00:	6003      	str	r3, [r0, #0]
 8009a02:	f04f 30ff 	mov.w	r0, #4294967295
 8009a06:	bd38      	pop	{r3, r4, r5, pc}
 8009a08:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009a0a:	b112      	cbz	r2, 8009a12 <_raise_r+0x1e>
 8009a0c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009a10:	b94b      	cbnz	r3, 8009a26 <_raise_r+0x32>
 8009a12:	4620      	mov	r0, r4
 8009a14:	f000 f830 	bl	8009a78 <_getpid_r>
 8009a18:	462a      	mov	r2, r5
 8009a1a:	4601      	mov	r1, r0
 8009a1c:	4620      	mov	r0, r4
 8009a1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a22:	f000 b817 	b.w	8009a54 <_kill_r>
 8009a26:	2b01      	cmp	r3, #1
 8009a28:	d00a      	beq.n	8009a40 <_raise_r+0x4c>
 8009a2a:	1c59      	adds	r1, r3, #1
 8009a2c:	d103      	bne.n	8009a36 <_raise_r+0x42>
 8009a2e:	2316      	movs	r3, #22
 8009a30:	6003      	str	r3, [r0, #0]
 8009a32:	2001      	movs	r0, #1
 8009a34:	e7e7      	b.n	8009a06 <_raise_r+0x12>
 8009a36:	2400      	movs	r4, #0
 8009a38:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009a3c:	4628      	mov	r0, r5
 8009a3e:	4798      	blx	r3
 8009a40:	2000      	movs	r0, #0
 8009a42:	e7e0      	b.n	8009a06 <_raise_r+0x12>

08009a44 <raise>:
 8009a44:	4b02      	ldr	r3, [pc, #8]	; (8009a50 <raise+0xc>)
 8009a46:	4601      	mov	r1, r0
 8009a48:	6818      	ldr	r0, [r3, #0]
 8009a4a:	f7ff bfd3 	b.w	80099f4 <_raise_r>
 8009a4e:	bf00      	nop
 8009a50:	2000000c 	.word	0x2000000c

08009a54 <_kill_r>:
 8009a54:	b538      	push	{r3, r4, r5, lr}
 8009a56:	4d07      	ldr	r5, [pc, #28]	; (8009a74 <_kill_r+0x20>)
 8009a58:	2300      	movs	r3, #0
 8009a5a:	4604      	mov	r4, r0
 8009a5c:	4608      	mov	r0, r1
 8009a5e:	4611      	mov	r1, r2
 8009a60:	602b      	str	r3, [r5, #0]
 8009a62:	f7f9 fb85 	bl	8003170 <_kill>
 8009a66:	1c43      	adds	r3, r0, #1
 8009a68:	d102      	bne.n	8009a70 <_kill_r+0x1c>
 8009a6a:	682b      	ldr	r3, [r5, #0]
 8009a6c:	b103      	cbz	r3, 8009a70 <_kill_r+0x1c>
 8009a6e:	6023      	str	r3, [r4, #0]
 8009a70:	bd38      	pop	{r3, r4, r5, pc}
 8009a72:	bf00      	nop
 8009a74:	200003e4 	.word	0x200003e4

08009a78 <_getpid_r>:
 8009a78:	f7f9 bb72 	b.w	8003160 <_getpid>

08009a7c <_init>:
 8009a7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a7e:	bf00      	nop
 8009a80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a82:	bc08      	pop	{r3}
 8009a84:	469e      	mov	lr, r3
 8009a86:	4770      	bx	lr

08009a88 <_fini>:
 8009a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a8a:	bf00      	nop
 8009a8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a8e:	bc08      	pop	{r3}
 8009a90:	469e      	mov	lr, r3
 8009a92:	4770      	bx	lr
