/***********************************************************************//**
 * @file	: lpc177x_8x_emac.h
 * @brief	: Contains all macro definitions and function prototypes
 * 				support for Ethernet MAC firmware library on LPC177x_8x
 * @version	: 1.0
 * @date	: 05. Jan. 2011
 * @author	: NXP MCU SW Application Team
 * @note	: The driver was referenced from LPC24xx HAL package
 **************************************************************************
 * Software that is described herein is for illustrative purposes only
 * which provides customers with programming information regarding the
 * products. This software is supplied "AS IS" without any warranties.
 * NXP Semiconductors assumes no responsibility or liability for the
 * use of the software, conveys no license or title under any patent,
 * copyright, or mask work right to the product. NXP Semiconductors
 * reserves the right to make changes in the software without
 * notification. NXP Semiconductors also make no representation or
 * warranty that such application will be suitable for the specified
 * use without further testing or modification.
 **************************************************************************/

#ifndef PHY_DP83848C_H
#define PHY_DP83848C_H

#ifdef __cplusplus
extern "C"
{
#endif


#define DP83848C_MII_ADDR			0x0100				//Default PHY device address
#define EMAC_PHY_DEFAULT_ADDR		DP83848C_MII_ADDR


/* DP83848C PHY Basic Registers */
#define DP83848C_PHY_REG_BMCR		0x00        // Basic Mode Control Register
#define DP83848C_PHY_REG_BMSR		0x01        // Basic Mode Status Register

/* DP83848C PHY Extended Registers */
#define DP83848C_PHY_REG_IDR1		0x02        // PHY Identifier 1
#define DP83848C_PHY_REG_IDR2		0x03        // PHY Identifier 2
#define DP83848C_PHY_REG_ANAR		0x04        // Auto-Negotiation Advertisement
#define DP83848C_PHY_REG_ANLPAR		0x05        // Auto-Neg. Link Partner Abitily
#define DP83848C_PHY_REG_ANER		0x06        // Auto-Neg. Expansion Register

/* LAN8720 PHY Vendor-specific Registers */
#define DP83848C_PHY_REG_SRR		0x10        // Silicon Revision Register
#define DP83848C_PHY_REG_MCSR		0x11        // Mode Control/Status Register
#define DP83848C_PHY_REG_SR			0x12        // Special Register
#define DP83848C_PHY_REG_SECR		0x1A        // Symbol Error Conter Register
#define DP83848C_PHY_REG_CSIR		0x1B        // Control/Status Indication Reg
#define DP83848C_PHY_REG_SITC		0x1C        // Special Internal testability Controls
#define DP83848C_PHY_REG_ISR		0x1D        // Interrupt Source Register
#define DP83848C_PHY_REG_IMR		0x1E        // Interrupt Mask Register
#define DP83848C_PHY_REG_PHYCSR		0x1F        // PHY Special Control/Status Reg

/* PHY Basic Mode Control Register (BMCR) bitmap definitions */
#define DP83848C_PHY_BMCR_RESET_POS				(15)	//Reset
#define DP83848C_PHY_BMCR_LOOPBACK_POS			(14)	//Loop back
#define DP83848C_PHY_BMCR_SPEEDSEL_POS			(13)	//Speed selection
#define DP83848C_PHY_BMCR_AUTONEG_POS			(12)	//Auto Negotiation
#define DP83848C_PHY_BMCR_PWRDWN_POS			(11)	//Power down mode
#define DP83848C_PHY_BMCR_ISOLATE_POS			(10)	//Isolate
#define DP83848C_PHY_BMCR_RESTART_AN_POS		(9)		//Restart auto negotiation
#define DP83848C_PHY_BMCR_DUPLEX_POS			(8)		//Duplex mode
#define DP83848C_PHY_BMCR_COLLISION_POS			(7)		//Collistion test mode

/* PHY Basic Mode Status Status Register (BMSR) bitmap definitions */
#define DP83848C_PHY_BMSR_100BT4_POS			(15)	//100Base-T4
#define DP83848C_PHY_BMSR_100BTX_FULL_POS		(14)	//100Base-TX Full Duplex
#define DP83848C_PHY_BMSR_100BTX_HALF_POS		(13)	//100Base-TX Half Duplex
#define DP83848C_PHY_BMSR_10BT_FULL_POS			(12)	//10Base-TX Full Duplex
#define DP83848C_PHY_BMSR_10BT_HALF_POS			(11)	//10Base-TX Half Duplex
#define DP83848C_PHY_BMSR_MF_PREAM				(6)		//MF Preamable Supress
#define DP83848C_PHY_BMSR_AN_COMPLETE_POS		(5)		//Auto-Negotiate Complete
#define DP83848C_PHY_BMSR_REMOTE_FAULT_POS		(4)		//Remote Fault
#define DP83848C_PHY_BMSR_AN_ABILITY_POS		(3)		//Auto-Negotiate Ability
#define DP83848C_PHY_BMSR_LINK_ESTABLISHED_POS	(2)		//Link Status
#define DP83848C_PHY_BMSR_JABBER_DETECT_POS		(1)		//Jabber Detect
#define DP83848C_PHY_BMSR_EXTCAPBILITY_POS		(0)		//Extended Capabilities


//The Common Registers that are using in all PHY IC with EMAC component of LPC1788
#define EMAC_PHY_REG_BMCR					DP83848C_PHY_REG_BMCR
#define EMAC_PHY_REG_BMSR					DP83848C_PHY_REG_BMSR
#define EMAC_PHY_REG_IDR1					DP83848C_PHY_REG_IDR1
#define EMAC_PHY_REG_IDR2					DP83848C_PHY_REG_IDR2

#define EMAC_PHY_BMCR_RESET					(1 << DP83848C_PHY_BMCR_RESET_POS)
#define EMAC_PHY_BMCR_POWERDOWN				(1 << DP83848C_PHY_BMCR_PWRDWN_POS)
#define EMAC_PHY_BMCR_SPEED_SEL     		(1 << DP83848C_PHY_BMCR_SPEEDSEL_POS)
#define EMAC_PHY_BMCR_DUPLEX	     		(1 << DP83848C_PHY_BMCR_DUPLEX_POS)
#define EMAC_PHY_BMCR_AN		     		(1 << DP83848C_PHY_BMCR_AUTONEG_POS)


#define EMAC_PHY_BMSR_100BT4        	   	(1 << DP83848C_PHY_BMSR_100BT4_POS)
#define EMAC_PHY_BMSR_100TX_FULL			(1 << DP83848C_PHY_BMSR_100BTX_FULL_POS)
#define EMAC_PHY_BMSR_100TX_HALF			(1 << DP83848C_PHY_BMSR_100BTX_HALF_POS)
#define EMAC_PHY_BMSR_10BT_FULL				(1 << DP83848C_PHY_BMSR_10BT_FULL_POS)
#define EMAC_PHY_BMSR_10BT_HALF				(1 << DP83848C_PHY_BMSR_10BT_HALF_POS)
#define EMAC_PHY_BMSR_MF_PREAM				(1 << DP83848C_PHY_BMSR_MF_PREAM)
#define EMAC_PHY_BMSR_REMOTE_FAULT			(1 << DP83848C_PHY_BMSR_REMOTE_FAULT_POS)
#define EMAC_PHY_BMSR_LINK_ESTABLISHED		(1 << DP83848C_PHY_BMSR_LINK_ESTABLISHED_POS)


#define DP83848C_PHY_ID1				(0x2000)

#define DP83848C_PHY_ID2_OUI			(0x0017) //Organizationally Unique Identifer Number
#define DP83848C_PHY_ID2_MANF_MODEL		(0x0009) //Manufacturer Model Number
#define DP83848C_PHY_ID2_CRIT			(((DP83848C_PHY_ID2_OUI & 0x3F) << 6) | (DP83848C_PHY_ID2_MANF_MODEL & 0x3F))

#define EMAC_PHY_ID1_CRIT				(DP83848C_PHY_ID1)
#define EMAC_PHY_ID2_CRIT				(DP83848C_PHY_ID2_CRIT)




/**
 * @}
 */

/**
 * @}
 */


/**************************** GLOBAL/PUBLIC TYPES ***************************/

/**
 * @addtogroup PUBLIC_TYPES
 * @{
 */
/** @defgroup EMAC_TYPES
 * @{
 */

/**
 * @brief EMAC configuration structure definition
 */


#ifdef __cplusplus
}
#endif

#endif /* PHY_DP83848C_H */

