// Seed: 165805881
module module_0 (
    output wand id_0,
    input tri0 id_1,
    output uwire id_2
    , id_9,
    output wor id_3
    , id_10,
    input supply1 id_4,
    input tri0 id_5,
    output tri0 id_6,
    input tri0 id_7
    , id_11
);
  wire id_12;
  assign module_1.id_4 = 0;
  wire id_13;
endmodule
module module_1 #(
    parameter id_1 = 32'd27,
    parameter id_2 = 32'd90
) (
    output supply1 id_0,
    output wand _id_1,
    input supply0 _id_2,
    input wor id_3,
    input wire id_4,
    input wand id_5
);
  wire [-1 : -1 'b0] id_7[~  id_2  -  id_1 : 1], id_8;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_0,
      id_0,
      id_4,
      id_5,
      id_0,
      id_5
  );
endmodule
