{"sha": "6d81ba4545c36fac5d14b978388511bdd0641f1a", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NmQ4MWJhNDU0NWMzNmZhYzVkMTRiOTc4Mzg4NTExYmRkMDY0MWYxYQ==", "commit": {"author": {"name": "Chris Demetriou", "email": "cgd@sibyte.com", "date": "2000-08-06T00:02:49Z"}, "committer": {"name": "Jeff Law", "email": "law@gcc.gnu.org", "date": "2000-08-06T00:02:49Z"}, "message": "mips.h: Clean up comments and spacing near MASKs.\n\n        * mips.h: Clean up comments and spacing near MASKs.\n        (TARGET_UNIX_ASM): Delete.\n        (MASK_MIPS16, MASK_NO_CHECK_ZERO_DIV, MASK_CHECK_RANGE_DIV,\n        MASK_UNINIT_CONST_IN_RODATA): Change values to make mask\n        values contiguous.\n\nFrom-SVN: r35509", "tree": {"sha": "5d289e4d56183ceb69ac0068fc933b9f1deedab1", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/5d289e4d56183ceb69ac0068fc933b9f1deedab1"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/6d81ba4545c36fac5d14b978388511bdd0641f1a", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6d81ba4545c36fac5d14b978388511bdd0641f1a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/6d81ba4545c36fac5d14b978388511bdd0641f1a", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6d81ba4545c36fac5d14b978388511bdd0641f1a/comments", "author": null, "committer": null, "parents": [{"sha": "7e9c81d69a062ef8ed3e075f38377aa70274ab7b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7e9c81d69a062ef8ed3e075f38377aa70274ab7b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/7e9c81d69a062ef8ed3e075f38377aa70274ab7b"}], "stats": {"total": 82, "additions": 46, "deletions": 36}, "files": [{"sha": "15a145ab3973ce98be430126105733d78b8a0c1b", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6d81ba4545c36fac5d14b978388511bdd0641f1a/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6d81ba4545c36fac5d14b978388511bdd0641f1a/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=6d81ba4545c36fac5d14b978388511bdd0641f1a", "patch": "@@ -1,3 +1,11 @@\n+2000-08-05  Chris Demetriou  <cgd@sibyte.com>\n+\n+\t* mips.h: Clean up comments and spacing near MASKs.\n+\t(TARGET_UNIX_ASM): Delete.\n+\t(MASK_MIPS16, MASK_NO_CHECK_ZERO_DIV, MASK_CHECK_RANGE_DIV,\n+\tMASK_UNINIT_CONST_IN_RODATA): Change values to make mask\n+\tvalues contiguous.\n+\n 2000-08-05  Joseph S. Myers  <jsm28@cam.ac.uk>\n \n \t* c-common.c (print_char_table): Add entries for the X/Open '"}, {"sha": "06777ed4055158adda36194fb6cf5c63550f7f37", "filename": "gcc/config/mips/mips.h", "status": "modified", "additions": 38, "deletions": 36, "changes": 74, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6d81ba4545c36fac5d14b978388511bdd0641f1a/gcc%2Fconfig%2Fmips%2Fmips.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6d81ba4545c36fac5d14b978388511bdd0641f1a/gcc%2Fconfig%2Fmips%2Fmips.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.h?ref=6d81ba4545c36fac5d14b978388511bdd0641f1a", "patch": "@@ -185,48 +185,51 @@ extern void\t\tsbss_section PARAMS ((void));\n /* Macros used in the machine description to test the flags.  */\n \n \t\t\t\t\t/* Bits for real switches */\n-#define MASK_INT64\t0x00000001\t/* ints are 64 bits */\n-#define MASK_LONG64\t0x00000002\t/* longs are 64 bits */\n-#define MASK_SPLIT_ADDR\t0x00000004\t/* Address splitting is enabled.  */\n-#define MASK_GPOPT\t0x00000008\t/* Optimize for global pointer */\n-#define MASK_GAS\t0x00000010\t/* Gas used instead of MIPS as */\n-#define MASK_NAME_REGS\t0x00000020\t/* Use MIPS s/w reg name convention */\n-#define MASK_STATS\t0x00000040\t/* print statistics to stderr */\n-#define MASK_MEMCPY\t0x00000080\t/* call memcpy instead of inline code*/\n-#define MASK_SOFT_FLOAT\t0x00000100\t/* software floating point */\n-#define MASK_FLOAT64\t0x00000200\t/* fp registers are 64 bits */\n-#define MASK_ABICALLS\t0x00000400\t/* emit .abicalls/.cprestore/.cpload */\n-#define MASK_HALF_PIC\t0x00000800\t/* Emit OSF-style pic refs to externs*/\n-#define MASK_LONG_CALLS\t0x00001000\t/* Always call through a register */\n-#define MASK_64BIT\t0x00002000\t/* Use 64 bit GP registers and insns */\n-#define MASK_EMBEDDED_PIC 0x00004000\t/* Generate embedded PIC code */\n+#define MASK_INT64\t   0x00000001\t/* ints are 64 bits */\n+#define MASK_LONG64\t   0x00000002\t/* longs are 64 bits */\n+#define MASK_SPLIT_ADDR\t   0x00000004\t/* Address splitting is enabled.  */\n+#define MASK_GPOPT\t   0x00000008\t/* Optimize for global pointer */\n+#define MASK_GAS\t   0x00000010\t/* Gas used instead of MIPS as */\n+#define MASK_NAME_REGS\t   0x00000020\t/* Use MIPS s/w reg name convention */\n+#define MASK_STATS\t   0x00000040\t/* print statistics to stderr */\n+#define MASK_MEMCPY\t   0x00000080\t/* call memcpy instead of inline code*/\n+#define MASK_SOFT_FLOAT\t   0x00000100\t/* software floating point */\n+#define MASK_FLOAT64\t   0x00000200\t/* fp registers are 64 bits */\n+#define MASK_ABICALLS\t   0x00000400\t/* emit .abicalls/.cprestore/.cpload */\n+#define MASK_HALF_PIC\t   0x00000800\t/* Emit OSF-style pic refs to externs*/\n+#define MASK_LONG_CALLS\t   0x00001000\t/* Always call through a register */\n+#define MASK_64BIT\t   0x00002000\t/* Use 64 bit GP registers and insns */\n+#define MASK_EMBEDDED_PIC  0x00004000\t/* Generate embedded PIC code */\n #define MASK_EMBEDDED_DATA 0x00008000\t/* Reduce RAM usage, not fast code */\n-#define MASK_BIG_ENDIAN\t0x00010000\t/* Generate big endian code */\n-#define MASK_SINGLE_FLOAT 0x00020000\t/* Only single precision FPU.  */\n-#define MASK_MAD\t0x00040000\t/* Generate mad/madu as on 4650.  */\n-#define MASK_4300_MUL_FIX 0x00080000    /* Work-around early Vr4300 CPU bug */\n-#define MASK_MIPS3900\t0x00100000\t/* like -mips1 only 3900 */\n-#define MASK_MIPS16\t0x01000000\t/* Generate mips16 code */\n-#define MASK_NO_CHECK_ZERO_DIV 0x04000000\t/* divide by zero checking */\n-#define MASK_CHECK_RANGE_DIV 0x08000000\t/* divide result range checking */\n-#define MASK_UNINIT_CONST_IN_RODATA 0x10000000\t/* Store uninitialized\n-\t\t\t\t\t\t   consts in rodata */\n-\n-\t\t\t\t\t/* Dummy switches used only in spec's*/\n-#define MASK_MIPS_TFILE\t0x00000000\t/* flag for mips-tfile usage */\n+#define MASK_BIG_ENDIAN\t   0x00010000\t/* Generate big endian code */\n+#define MASK_SINGLE_FLOAT  0x00020000\t/* Only single precision FPU.  */\n+#define MASK_MAD\t   0x00040000\t/* Generate mad/madu as on 4650.  */\n+#define MASK_4300_MUL_FIX  0x00080000   /* Work-around early Vr4300 CPU bug */\n+#define MASK_MIPS3900\t   0x00100000\t/* like -mips1 only 3900 */\n+#define MASK_MIPS16\t   0x00200000\t/* Generate mips16 code */\n+#define MASK_NO_CHECK_ZERO_DIV \\\n+\t\t\t   0x00400000\t/* divide by zero checking */\n+#define MASK_CHECK_RANGE_DIV \\\n+\t\t\t   0x00800000\t/* divide result range checking */\n+#define MASK_UNINIT_CONST_IN_RODATA \\\n+\t\t\t   0x01000000\t/* Store uninitialized\n+\t\t\t\t\t   consts in rodata */\n \n \t\t\t\t\t/* Debug switches, not documented */\n-#define MASK_DEBUG\t0\t\t/* Eliminate version # in .s file */\n-#define MASK_DEBUG_A\t0x0\t\t/* don't allow <label>($reg) addrs */\n-#define MASK_DEBUG_B\t0x0\t\t/* GO_IF_LEGITIMATE_ADDRESS debug */\n-#define MASK_DEBUG_C\t0x0\t\t/* don't expand seq, etc. */\n+#define MASK_DEBUG\t0\t\t/* unused */\n+#define MASK_DEBUG_A\t0\t\t/* don't allow <label>($reg) addrs */\n+#define MASK_DEBUG_B\t0\t\t/* GO_IF_LEGITIMATE_ADDRESS debug */\n+#define MASK_DEBUG_C\t0\t\t/* don't expand seq, etc. */\n #define MASK_DEBUG_D\t0\t\t/* don't do define_split's */\n #define MASK_DEBUG_E\t0\t\t/* function_arg debug */\n-#define MASK_DEBUG_F\t0\n+#define MASK_DEBUG_F\t0\t\t/* ??? */\n #define MASK_DEBUG_G\t0\t\t/* don't support 64 bit arithmetic */\n #define MASK_DEBUG_H\t0               /* allow ints in FP registers */\n #define MASK_DEBUG_I\t0\t\t/* unused */\n \n+\t\t\t\t\t/* Dummy switches used only in specs */\n+#define MASK_MIPS_TFILE\t0\t\t/* flag for mips-tfile usage */\n+\n \t\t\t\t\t/* r4000 64 bit sizes */\n #define TARGET_INT64\t\t(target_flags & MASK_INT64)\n #define TARGET_LONG64\t\t(target_flags & MASK_LONG64)\n@@ -241,10 +244,9 @@ extern void\t\tsbss_section PARAMS ((void));\n \n \t\t\t\t\t/* Mips vs. GNU assembler */\n #define TARGET_GAS\t\t(target_flags & MASK_GAS)\n-#define TARGET_UNIX_ASM\t\t(!TARGET_GAS)\n-#define TARGET_MIPS_AS\t\tTARGET_UNIX_ASM\n+#define TARGET_MIPS_AS\t\t(!TARGET_GAS)\n \n-\t\t\t\t\t/* Debug Mode */\n+\t\t\t\t\t/* Debug Modes */\n #define TARGET_DEBUG_MODE\t(target_flags & MASK_DEBUG)\n #define TARGET_DEBUG_A_MODE\t(target_flags & MASK_DEBUG_A)\n #define TARGET_DEBUG_B_MODE\t(target_flags & MASK_DEBUG_B)"}]}