{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639246701981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639246701981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 11 22:18:21 2021 " "Processing started: Sat Dec 11 22:18:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639246701981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1639246701981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1639246701982 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1639246702445 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1639246702445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_baseline.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_baseline.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_soc_baseline " "Found entity 1: de0_nano_soc_baseline" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/user/Desktop/Verilog/lab5 - Copy/de0_nano_soc_baseline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639246713094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1639246713094 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.v(16) " "Verilog HDL information at counter.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "counter.v" "" { Text "C:/Users/user/Desktop/Verilog/lab5 - Copy/counter.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1639246713095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/user/Desktop/Verilog/lab5 - Copy/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639246713096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1639246713096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaycontroler.v 1 1 " "Found 1 design units, including 1 entities, in source file displaycontroler.v" { { "Info" "ISGN_ENTITY_NAME" "1 diplayControler " "Found entity 1: diplayControler" {  } { { "displayControler.v" "" { Text "C:/Users/user/Desktop/Verilog/lab5 - Copy/displayControler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639246713097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1639246713097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "C:/Users/user/Desktop/Verilog/lab5 - Copy/tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639246713099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1639246713099 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "num1 displayControler.v(12) " "Verilog HDL Implicit Net warning at displayControler.v(12): created implicit net for \"num1\"" {  } { { "displayControler.v" "" { Text "C:/Users/user/Desktop/Verilog/lab5 - Copy/displayControler.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1639246713099 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "num2 displayControler.v(13) " "Verilog HDL Implicit Net warning at displayControler.v(13): created implicit net for \"num2\"" {  } { { "displayControler.v" "" { Text "C:/Users/user/Desktop/Verilog/lab5 - Copy/displayControler.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1639246713099 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "num3 displayControler.v(14) " "Verilog HDL Implicit Net warning at displayControler.v(14): created implicit net for \"num3\"" {  } { { "displayControler.v" "" { Text "C:/Users/user/Desktop/Verilog/lab5 - Copy/displayControler.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1639246713099 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "num4 displayControler.v(15) " "Verilog HDL Implicit Net warning at displayControler.v(15): created implicit net for \"num4\"" {  } { { "displayControler.v" "" { Text "C:/Users/user/Desktop/Verilog/lab5 - Copy/displayControler.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1639246713099 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb " "Elaborating entity \"tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1639246713131 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk tb.v(5) " "Verilog HDL warning at tb.v(5): assignments to clk create a combinational loop" {  } { { "tb.v" "" { Text "C:/Users/user/Desktop/Verilog/lab5 - Copy/tb.v" 5 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1639246713131 "|tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:cnt " "Elaborating entity \"counter\" for hierarchy \"counter:cnt\"" {  } { { "tb.v" "cnt" { Text "C:/Users/user/Desktop/Verilog/lab5 - Copy/tb.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1639246713132 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 counter.v(10) " "Verilog HDL assignment warning at counter.v(10): truncated value with size 32 to match size of target (15)" {  } { { "counter.v" "" { Text "C:/Users/user/Desktop/Verilog/lab5 - Copy/counter.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1639246713133 "|tb|counter:cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diplayControler diplayControler:display " "Elaborating entity \"diplayControler\" for hierarchy \"diplayControler:display\"" {  } { { "tb.v" "display" { Text "C:/Users/user/Desktop/Verilog/lab5 - Copy/tb.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1639246713151 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displayControler.v(12) " "Verilog HDL assignment warning at displayControler.v(12): truncated value with size 32 to match size of target (1)" {  } { { "displayControler.v" "" { Text "C:/Users/user/Desktop/Verilog/lab5 - Copy/displayControler.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1639246713152 "|tb|diplayControler:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displayControler.v(13) " "Verilog HDL assignment warning at displayControler.v(13): truncated value with size 32 to match size of target (1)" {  } { { "displayControler.v" "" { Text "C:/Users/user/Desktop/Verilog/lab5 - Copy/displayControler.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1639246713152 "|tb|diplayControler:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displayControler.v(14) " "Verilog HDL assignment warning at displayControler.v(14): truncated value with size 32 to match size of target (1)" {  } { { "displayControler.v" "" { Text "C:/Users/user/Desktop/Verilog/lab5 - Copy/displayControler.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1639246713153 "|tb|diplayControler:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displayControler.v(15) " "Verilog HDL assignment warning at displayControler.v(15): truncated value with size 32 to match size of target (1)" {  } { { "displayControler.v" "" { Text "C:/Users/user/Desktop/Verilog/lab5 - Copy/displayControler.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1639246713153 "|tb|diplayControler:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 displayControler.v(18) " "Verilog HDL assignment warning at displayControler.v(18): truncated value with size 32 to match size of target (2)" {  } { { "displayControler.v" "" { Text "C:/Users/user/Desktop/Verilog/lab5 - Copy/displayControler.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1639246713153 "|tb|diplayControler:display"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/Verilog/lab5 - Copy/output_files/lab5.map.smsg " "Generated suppressed messages file C:/Users/user/Desktop/Verilog/lab5 - Copy/output_files/lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1639246713318 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639246713336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 11 22:18:33 2021 " "Processing ended: Sat Dec 11 22:18:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639246713336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639246713336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639246713336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1639246713336 ""}
