Analysis & Synthesis report for top
Wed Jun  6 16:58:58 2018
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |top|main:main_inst|loop_1_ii_state
 10. State Machine - |top|main:main_inst|cur_state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for memory_controller:memory_controller_inst|ram_dual_port:dd|altsyncram:ram_rtl_0|altsyncram_iu22:auto_generated
 16. Source assignments for memory_controller:memory_controller_inst|ram_dual_port:cc|altsyncram:ram_rtl_0|altsyncram_gu22:auto_generated
 17. Source assignments for memory_controller:memory_controller_inst|ram_dual_port:bb|altsyncram:ram_rtl_0|altsyncram_eu22:auto_generated
 18. Source assignments for memory_controller:memory_controller_inst|ram_dual_port:aa|altsyncram:ram_rtl_0|altsyncram_cu22:auto_generated
 19. Source assignments for memory_controller:memory_controller_inst|ram_dual_port:BANANA|altsyncram:ram_rtl_0|altsyncram_bb32:auto_generated
 20. Source assignments for memory_controller:memory_controller_inst|ram_dual_port:ii|altsyncram:ram_rtl_0|altsyncram_su22:auto_generated
 21. Source assignments for memory_controller:memory_controller_inst|ram_dual_port:h|altsyncram:ram_rtl_0|altsyncram_ir22:auto_generated
 22. Source assignments for memory_controller:memory_controller_inst|ram_dual_port:g|altsyncram:ram_rtl_0|altsyncram_hr22:auto_generated
 23. Source assignments for memory_controller:memory_controller_inst|ram_dual_port:f|altsyncram:ram_rtl_0|altsyncram_gr22:auto_generated
 24. Source assignments for memory_controller:memory_controller_inst|ram_dual_port:e|altsyncram:ram_rtl_0|altsyncram_fr22:auto_generated
 25. Source assignments for memory_controller:memory_controller_inst|ram_dual_port:d|altsyncram:ram_rtl_0|altsyncram_er22:auto_generated
 26. Source assignments for memory_controller:memory_controller_inst|ram_dual_port:c|altsyncram:ram_rtl_0|altsyncram_dr22:auto_generated
 27. Source assignments for memory_controller:memory_controller_inst|ram_dual_port:b|altsyncram:ram_rtl_0|altsyncram_cr22:auto_generated
 28. Parameter Settings for User Entity Instance: memory_controller:memory_controller_inst
 29. Parameter Settings for User Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:b
 30. Parameter Settings for User Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:c
 31. Parameter Settings for User Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:d
 32. Parameter Settings for User Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:e
 33. Parameter Settings for User Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:f
 34. Parameter Settings for User Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:g
 35. Parameter Settings for User Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:h
 36. Parameter Settings for User Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:ii
 37. Parameter Settings for User Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:BANANA
 38. Parameter Settings for User Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:aa
 39. Parameter Settings for User Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:bb
 40. Parameter Settings for User Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:cc
 41. Parameter Settings for User Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:dd
 42. Parameter Settings for User Entity Instance: main:main_inst
 43. Parameter Settings for Inferred Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:dd|altsyncram:ram_rtl_0
 44. Parameter Settings for Inferred Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:cc|altsyncram:ram_rtl_0
 45. Parameter Settings for Inferred Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:bb|altsyncram:ram_rtl_0
 46. Parameter Settings for Inferred Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:aa|altsyncram:ram_rtl_0
 47. Parameter Settings for Inferred Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:BANANA|altsyncram:ram_rtl_0
 48. Parameter Settings for Inferred Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:ii|altsyncram:ram_rtl_0
 49. Parameter Settings for Inferred Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:h|altsyncram:ram_rtl_0
 50. Parameter Settings for Inferred Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:g|altsyncram:ram_rtl_0
 51. Parameter Settings for Inferred Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:f|altsyncram:ram_rtl_0
 52. Parameter Settings for Inferred Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:e|altsyncram:ram_rtl_0
 53. Parameter Settings for Inferred Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:d|altsyncram:ram_rtl_0
 54. Parameter Settings for Inferred Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:c|altsyncram:ram_rtl_0
 55. Parameter Settings for Inferred Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:b|altsyncram:ram_rtl_0
 56. altsyncram Parameter Settings by Entity Instance
 57. Port Connectivity Checks: "memory_controller:memory_controller_inst|ram_dual_port:dd"
 58. Port Connectivity Checks: "memory_controller:memory_controller_inst|ram_dual_port:cc"
 59. Port Connectivity Checks: "memory_controller:memory_controller_inst|ram_dual_port:bb"
 60. Port Connectivity Checks: "memory_controller:memory_controller_inst|ram_dual_port:aa"
 61. Port Connectivity Checks: "memory_controller:memory_controller_inst|ram_dual_port:BANANA"
 62. Port Connectivity Checks: "memory_controller:memory_controller_inst|ram_dual_port:ii"
 63. Port Connectivity Checks: "memory_controller:memory_controller_inst|ram_dual_port:h"
 64. Port Connectivity Checks: "memory_controller:memory_controller_inst|ram_dual_port:g"
 65. Port Connectivity Checks: "memory_controller:memory_controller_inst|ram_dual_port:f"
 66. Port Connectivity Checks: "memory_controller:memory_controller_inst|ram_dual_port:e"
 67. Port Connectivity Checks: "memory_controller:memory_controller_inst|ram_dual_port:d"
 68. Port Connectivity Checks: "memory_controller:memory_controller_inst|ram_dual_port:c"
 69. Port Connectivity Checks: "memory_controller:memory_controller_inst|ram_dual_port:b"
 70. Post-Synthesis Netlist Statistics for Top Partition
 71. Elapsed Time Per Partition
 72. Analysis & Synthesis Messages
 73. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jun  6 16:58:58 2018           ;
; Quartus Prime Version           ; 16.1.2 Build 203 01/18/2017 SJ Standard Edition ;
; Revision Name                   ; top                                             ;
; Top-level Entity Name           ; top                                             ;
; Family                          ; Stratix V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 2912                                            ;
; Total pins                      ; 37                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 41,600                                          ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI STD RX PCSs          ; 0                                               ;
; Total HSSI 10G RX PCSs          ; 0                                               ;
; Total HSSI GEN3 RX PCSs         ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI STD TX PCSs          ; 0                                               ;
; Total HSSI 10G TX PCSs          ; 0                                               ;
; Total HSSI GEN3 TX PCSs         ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total HSSI PIPE GEN1_2s         ; 0                                               ;
; Total HSSI GEN3s                ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5SGXEA7N2F45C2     ;                    ;
; Top-level entity name                                                           ; top                ; top                ;
; Family name                                                                     ; StratixV           ; Cyclone V          ;
; DSP Block Balancing                                                             ; Logic Elements     ; Auto               ;
; Maximum DSP Block Usage                                                         ; 0                  ; -1 (Unlimited)     ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Auto DSP Block Replacement                                                      ; Off                ; On                 ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; adderchain.v                     ; yes             ; User Verilog HDL File                  ; /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.v           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /opt/IntelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; /opt/IntelFPGA/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; /opt/IntelFPGA/16.1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; /opt/IntelFPGA/16.1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                           ; /opt/IntelFPGA/16.1/quartus/libraries/megafunctions/aglobal161.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; /opt/IntelFPGA/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; /opt/IntelFPGA/16.1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; /opt/IntelFPGA/16.1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; /opt/IntelFPGA/16.1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_iu22.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/db/altsyncram_iu22.tdf ;         ;
; dd.mif                           ; yes             ; Auto-Found Memory Initialization File  ; /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/dd.mif                 ;         ;
; db/altsyncram_gu22.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/db/altsyncram_gu22.tdf ;         ;
; cc.mif                           ; yes             ; Auto-Found Memory Initialization File  ; /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/cc.mif                 ;         ;
; db/altsyncram_eu22.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/db/altsyncram_eu22.tdf ;         ;
; bb.mif                           ; yes             ; Auto-Found Memory Initialization File  ; /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/bb.mif                 ;         ;
; db/altsyncram_cu22.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/db/altsyncram_cu22.tdf ;         ;
; aa.mif                           ; yes             ; Auto-Found Memory Initialization File  ; /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/aa.mif                 ;         ;
; db/altsyncram_bb32.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/db/altsyncram_bb32.tdf ;         ;
; BANANA.mif                       ; yes             ; Auto-Found Memory Initialization File  ; /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/BANANA.mif             ;         ;
; db/altsyncram_su22.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/db/altsyncram_su22.tdf ;         ;
; ii.mif                           ; yes             ; Auto-Found Memory Initialization File  ; /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/ii.mif                 ;         ;
; db/altsyncram_ir22.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/db/altsyncram_ir22.tdf ;         ;
; h.mif                            ; yes             ; Auto-Found Memory Initialization File  ; /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/h.mif                  ;         ;
; db/altsyncram_hr22.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/db/altsyncram_hr22.tdf ;         ;
; g.mif                            ; yes             ; Auto-Found Memory Initialization File  ; /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/g.mif                  ;         ;
; db/altsyncram_gr22.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/db/altsyncram_gr22.tdf ;         ;
; f.mif                            ; yes             ; Auto-Found Memory Initialization File  ; /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/f.mif                  ;         ;
; db/altsyncram_fr22.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/db/altsyncram_fr22.tdf ;         ;
; e.mif                            ; yes             ; Auto-Found Memory Initialization File  ; /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/e.mif                  ;         ;
; db/altsyncram_er22.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/db/altsyncram_er22.tdf ;         ;
; d.mif                            ; yes             ; Auto-Found Memory Initialization File  ; /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/d.mif                  ;         ;
; db/altsyncram_dr22.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/db/altsyncram_dr22.tdf ;         ;
; c.mif                            ; yes             ; Auto-Found Memory Initialization File  ; /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/c.mif                  ;         ;
; db/altsyncram_cr22.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/db/altsyncram_cr22.tdf ;         ;
; b.mif                            ; yes             ; Auto-Found Memory Initialization File  ; /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/b.mif                  ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 2498      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 4287      ;
;     -- 7 input functions                    ; 39        ;
;     -- 6 input functions                    ; 599       ;
;     -- 5 input functions                    ; 367       ;
;     -- 4 input functions                    ; 556       ;
;     -- <=3 input functions                  ; 2726      ;
;                                             ;           ;
; Dedicated logic registers                   ; 2912      ;
;                                             ;           ;
; I/O pins                                    ; 37        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 41600     ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 3328      ;
; Total fan-out                               ; 32243     ;
; Average fan-out                             ; 4.19      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                    ; Entity Name       ; Library Name ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |top                                          ; 4287 (0)            ; 2912 (0)                  ; 41600             ; 0          ; 37   ; 0            ; |top                                                                                                                   ; top               ; work         ;
;    |main:main_inst|                           ; 3518 (3518)         ; 2820 (2820)               ; 0                 ; 0          ; 0    ; 0            ; |top|main:main_inst                                                                                                    ; main              ; work         ;
;    |memory_controller:memory_controller_inst| ; 769 (769)           ; 92 (92)                   ; 41600             ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst                                                                          ; memory_controller ; work         ;
;       |ram_dual_port:BANANA|                  ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:BANANA                                                     ; ram_dual_port     ; work         ;
;          |altsyncram:ram_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:BANANA|altsyncram:ram_rtl_0                                ; altsyncram        ; work         ;
;             |altsyncram_bb32:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:BANANA|altsyncram:ram_rtl_0|altsyncram_bb32:auto_generated ; altsyncram_bb32   ; work         ;
;       |ram_dual_port:aa|                      ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:aa                                                         ; ram_dual_port     ; work         ;
;          |altsyncram:ram_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:aa|altsyncram:ram_rtl_0                                    ; altsyncram        ; work         ;
;             |altsyncram_cu22:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:aa|altsyncram:ram_rtl_0|altsyncram_cu22:auto_generated     ; altsyncram_cu22   ; work         ;
;       |ram_dual_port:bb|                      ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:bb                                                         ; ram_dual_port     ; work         ;
;          |altsyncram:ram_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:bb|altsyncram:ram_rtl_0                                    ; altsyncram        ; work         ;
;             |altsyncram_eu22:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:bb|altsyncram:ram_rtl_0|altsyncram_eu22:auto_generated     ; altsyncram_eu22   ; work         ;
;       |ram_dual_port:b|                       ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:b                                                          ; ram_dual_port     ; work         ;
;          |altsyncram:ram_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:b|altsyncram:ram_rtl_0                                     ; altsyncram        ; work         ;
;             |altsyncram_cr22:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:b|altsyncram:ram_rtl_0|altsyncram_cr22:auto_generated      ; altsyncram_cr22   ; work         ;
;       |ram_dual_port:cc|                      ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:cc                                                         ; ram_dual_port     ; work         ;
;          |altsyncram:ram_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:cc|altsyncram:ram_rtl_0                                    ; altsyncram        ; work         ;
;             |altsyncram_gu22:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:cc|altsyncram:ram_rtl_0|altsyncram_gu22:auto_generated     ; altsyncram_gu22   ; work         ;
;       |ram_dual_port:c|                       ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:c                                                          ; ram_dual_port     ; work         ;
;          |altsyncram:ram_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:c|altsyncram:ram_rtl_0                                     ; altsyncram        ; work         ;
;             |altsyncram_dr22:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:c|altsyncram:ram_rtl_0|altsyncram_dr22:auto_generated      ; altsyncram_dr22   ; work         ;
;       |ram_dual_port:dd|                      ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:dd                                                         ; ram_dual_port     ; work         ;
;          |altsyncram:ram_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:dd|altsyncram:ram_rtl_0                                    ; altsyncram        ; work         ;
;             |altsyncram_iu22:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:dd|altsyncram:ram_rtl_0|altsyncram_iu22:auto_generated     ; altsyncram_iu22   ; work         ;
;       |ram_dual_port:d|                       ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:d                                                          ; ram_dual_port     ; work         ;
;          |altsyncram:ram_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:d|altsyncram:ram_rtl_0                                     ; altsyncram        ; work         ;
;             |altsyncram_er22:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:d|altsyncram:ram_rtl_0|altsyncram_er22:auto_generated      ; altsyncram_er22   ; work         ;
;       |ram_dual_port:e|                       ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:e                                                          ; ram_dual_port     ; work         ;
;          |altsyncram:ram_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:e|altsyncram:ram_rtl_0                                     ; altsyncram        ; work         ;
;             |altsyncram_fr22:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:e|altsyncram:ram_rtl_0|altsyncram_fr22:auto_generated      ; altsyncram_fr22   ; work         ;
;       |ram_dual_port:f|                       ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:f                                                          ; ram_dual_port     ; work         ;
;          |altsyncram:ram_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:f|altsyncram:ram_rtl_0                                     ; altsyncram        ; work         ;
;             |altsyncram_gr22:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:f|altsyncram:ram_rtl_0|altsyncram_gr22:auto_generated      ; altsyncram_gr22   ; work         ;
;       |ram_dual_port:g|                       ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:g                                                          ; ram_dual_port     ; work         ;
;          |altsyncram:ram_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:g|altsyncram:ram_rtl_0                                     ; altsyncram        ; work         ;
;             |altsyncram_hr22:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:g|altsyncram:ram_rtl_0|altsyncram_hr22:auto_generated      ; altsyncram_hr22   ; work         ;
;       |ram_dual_port:h|                       ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:h                                                          ; ram_dual_port     ; work         ;
;          |altsyncram:ram_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:h|altsyncram:ram_rtl_0                                     ; altsyncram        ; work         ;
;             |altsyncram_ir22:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:h|altsyncram:ram_rtl_0|altsyncram_ir22:auto_generated      ; altsyncram_ir22   ; work         ;
;       |ram_dual_port:ii|                      ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:ii                                                         ; ram_dual_port     ; work         ;
;          |altsyncram:ram_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:ii|altsyncram:ram_rtl_0                                    ; altsyncram        ; work         ;
;             |altsyncram_su22:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|memory_controller:memory_controller_inst|ram_dual_port:ii|altsyncram:ram_rtl_0|altsyncram_su22:auto_generated     ; altsyncram_su22   ; work         ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------------+
; Name                                                                                                                         ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF        ;
+------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------------+
; memory_controller:memory_controller_inst|ram_dual_port:BANANA|altsyncram:ram_rtl_0|altsyncram_bb32:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 100          ; 32           ; 100          ; 32           ; 3200 ; BANANA.mif ;
; memory_controller:memory_controller_inst|ram_dual_port:aa|altsyncram:ram_rtl_0|altsyncram_cu22:auto_generated|ALTSYNCRAM     ; AUTO ; True Dual Port ; 100          ; 32           ; 100          ; 32           ; 3200 ; aa.mif     ;
; memory_controller:memory_controller_inst|ram_dual_port:bb|altsyncram:ram_rtl_0|altsyncram_eu22:auto_generated|ALTSYNCRAM     ; AUTO ; True Dual Port ; 100          ; 32           ; 100          ; 32           ; 3200 ; bb.mif     ;
; memory_controller:memory_controller_inst|ram_dual_port:b|altsyncram:ram_rtl_0|altsyncram_cr22:auto_generated|ALTSYNCRAM      ; AUTO ; True Dual Port ; 100          ; 32           ; 100          ; 32           ; 3200 ; b.mif      ;
; memory_controller:memory_controller_inst|ram_dual_port:cc|altsyncram:ram_rtl_0|altsyncram_gu22:auto_generated|ALTSYNCRAM     ; AUTO ; True Dual Port ; 100          ; 32           ; 100          ; 32           ; 3200 ; cc.mif     ;
; memory_controller:memory_controller_inst|ram_dual_port:c|altsyncram:ram_rtl_0|altsyncram_dr22:auto_generated|ALTSYNCRAM      ; AUTO ; True Dual Port ; 100          ; 32           ; 100          ; 32           ; 3200 ; c.mif      ;
; memory_controller:memory_controller_inst|ram_dual_port:dd|altsyncram:ram_rtl_0|altsyncram_iu22:auto_generated|ALTSYNCRAM     ; AUTO ; True Dual Port ; 100          ; 32           ; 100          ; 32           ; 3200 ; dd.mif     ;
; memory_controller:memory_controller_inst|ram_dual_port:d|altsyncram:ram_rtl_0|altsyncram_er22:auto_generated|ALTSYNCRAM      ; AUTO ; True Dual Port ; 100          ; 32           ; 100          ; 32           ; 3200 ; d.mif      ;
; memory_controller:memory_controller_inst|ram_dual_port:e|altsyncram:ram_rtl_0|altsyncram_fr22:auto_generated|ALTSYNCRAM      ; AUTO ; True Dual Port ; 100          ; 32           ; 100          ; 32           ; 3200 ; e.mif      ;
; memory_controller:memory_controller_inst|ram_dual_port:f|altsyncram:ram_rtl_0|altsyncram_gr22:auto_generated|ALTSYNCRAM      ; AUTO ; True Dual Port ; 100          ; 32           ; 100          ; 32           ; 3200 ; f.mif      ;
; memory_controller:memory_controller_inst|ram_dual_port:g|altsyncram:ram_rtl_0|altsyncram_hr22:auto_generated|ALTSYNCRAM      ; AUTO ; True Dual Port ; 100          ; 32           ; 100          ; 32           ; 3200 ; g.mif      ;
; memory_controller:memory_controller_inst|ram_dual_port:h|altsyncram:ram_rtl_0|altsyncram_ir22:auto_generated|ALTSYNCRAM      ; AUTO ; True Dual Port ; 100          ; 32           ; 100          ; 32           ; 3200 ; h.mif      ;
; memory_controller:memory_controller_inst|ram_dual_port:ii|altsyncram:ram_rtl_0|altsyncram_su22:auto_generated|ALTSYNCRAM     ; AUTO ; True Dual Port ; 100          ; 32           ; 100          ; 32           ; 3200 ; ii.mif     ;
+------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|main:main_inst|loop_1_ii_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+
; Name                   ; loop_1_ii_state.100011 ; loop_1_ii_state.100010 ; loop_1_ii_state.100001 ; loop_1_ii_state.100000 ; loop_1_ii_state.011111 ; loop_1_ii_state.011110 ; loop_1_ii_state.011101 ; loop_1_ii_state.011100 ; loop_1_ii_state.011011 ; loop_1_ii_state.011010 ; loop_1_ii_state.011001 ; loop_1_ii_state.011000 ; loop_1_ii_state.010111 ; loop_1_ii_state.010110 ; loop_1_ii_state.010101 ; loop_1_ii_state.010100 ; loop_1_ii_state.010011 ; loop_1_ii_state.010010 ; loop_1_ii_state.010001 ; loop_1_ii_state.010000 ; loop_1_ii_state.001111 ; loop_1_ii_state.001110 ; loop_1_ii_state.001101 ; loop_1_ii_state.001100 ; loop_1_ii_state.001011 ; loop_1_ii_state.001010 ; loop_1_ii_state.001001 ; loop_1_ii_state.001000 ; loop_1_ii_state.000111 ; loop_1_ii_state.000110 ; loop_1_ii_state.000101 ; loop_1_ii_state.000100 ; loop_1_ii_state.000011 ; loop_1_ii_state.000010 ; loop_1_ii_state.000001 ; loop_1_ii_state.000000 ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+
; loop_1_ii_state.000000 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ;
; loop_1_ii_state.000001 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 1                      ;
; loop_1_ii_state.000010 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 1                      ;
; loop_1_ii_state.000011 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 1                      ;
; loop_1_ii_state.000100 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; loop_1_ii_state.000101 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; loop_1_ii_state.000110 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; loop_1_ii_state.000111 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; loop_1_ii_state.001000 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; loop_1_ii_state.001001 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; loop_1_ii_state.001010 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; loop_1_ii_state.001011 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; loop_1_ii_state.001100 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; loop_1_ii_state.001101 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; loop_1_ii_state.001110 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; loop_1_ii_state.001111 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; loop_1_ii_state.010000 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; loop_1_ii_state.010001 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; loop_1_ii_state.010010 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; loop_1_ii_state.010011 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; loop_1_ii_state.010100 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; loop_1_ii_state.010101 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; loop_1_ii_state.010110 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; loop_1_ii_state.010111 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; loop_1_ii_state.011000 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; loop_1_ii_state.011001 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; loop_1_ii_state.011010 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; loop_1_ii_state.011011 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; loop_1_ii_state.011100 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; loop_1_ii_state.011101 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; loop_1_ii_state.011110 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; loop_1_ii_state.011111 ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; loop_1_ii_state.100000 ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; loop_1_ii_state.100001 ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; loop_1_ii_state.100010 ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; loop_1_ii_state.100011 ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|main:main_inst|cur_state                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+---------------------------------------------+-------------------+
; Name                                        ; cur_state.LEGUP_F_main_BB__196_7 ; cur_state.LEGUP_F_main_BB__194_6 ; cur_state.LEGUP_F_main_BB__192_5 ; cur_state.LEGUP_F_main_BB__188_4 ; cur_state.LEGUP_F_main_BB__188_3 ; cur_state.LEGUP_F_main_BB__188_2 ; cur_state.LEGUP_loop_pipeline_wait_loop_1_1 ; cur_state.LEGUP_0 ;
+---------------------------------------------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+---------------------------------------------+-------------------+
; cur_state.LEGUP_0                           ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                           ; 0                 ;
; cur_state.LEGUP_loop_pipeline_wait_loop_1_1 ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 1                                           ; 1                 ;
; cur_state.LEGUP_F_main_BB__188_2            ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 1                                ; 0                                           ; 1                 ;
; cur_state.LEGUP_F_main_BB__188_3            ; 0                                ; 0                                ; 0                                ; 0                                ; 1                                ; 0                                ; 0                                           ; 1                 ;
; cur_state.LEGUP_F_main_BB__188_4            ; 0                                ; 0                                ; 0                                ; 1                                ; 0                                ; 0                                ; 0                                           ; 1                 ;
; cur_state.LEGUP_F_main_BB__192_5            ; 0                                ; 0                                ; 1                                ; 0                                ; 0                                ; 0                                ; 0                                           ; 1                 ;
; cur_state.LEGUP_F_main_BB__194_6            ; 0                                ; 1                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                           ; 1                 ;
; cur_state.LEGUP_F_main_BB__196_7            ; 1                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                           ; 1                 ;
+---------------------------------------------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+---------------------------------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                          ;
+------------------------------------------------+------------------------------------------------------------+
; Register name                                  ; Reason for Removal                                         ;
+------------------------------------------------+------------------------------------------------------------+
; main:main_inst|main_1_4_reg_stage0[0]          ; Merged with main:main_inst|main_1_2_reg_stage0[0]          ;
; main:main_inst|main_1_7_reg_stage0[0]          ; Merged with main:main_inst|main_1_2_reg_stage0[0]          ;
; main:main_inst|main_1_9_reg_stage0[0]          ; Merged with main:main_inst|main_1_2_reg_stage0[0]          ;
; main:main_inst|main_1_11_reg_stage0[0]         ; Merged with main:main_inst|main_1_2_reg_stage0[0]          ;
; main:main_inst|main_1_12_reg_stage0[0]         ; Merged with main:main_inst|main_1_2_reg_stage0[0]          ;
; main:main_inst|main_1_scevgep6_reg_stage0[2]   ; Merged with main:main_inst|main_1_2_reg_stage0[0]          ;
; main:main_inst|main_1_scevgep5_reg_stage0[2]   ; Merged with main:main_inst|main_1_2_reg_stage0[0]          ;
; main:main_inst|main_1_scevgep4_reg_stage0[2]   ; Merged with main:main_inst|main_1_2_reg_stage0[0]          ;
; main:main_inst|main_1_scevgep3_reg_stage0[2]   ; Merged with main:main_inst|main_1_2_reg_stage0[0]          ;
; main:main_inst|main_1_scevgep2_reg_stage0[2]   ; Merged with main:main_inst|main_1_2_reg_stage0[0]          ;
; main:main_inst|main_1_scevgep50_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep51_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep50_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep51_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep50_reg_stage0[4]  ; Merged with main:main_inst|main_1_scevgep51_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep50_reg_stage0[5]  ; Merged with main:main_inst|main_1_scevgep51_reg_stage0[5]  ;
; main:main_inst|main_1_scevgep50_reg_stage0[6]  ; Merged with main:main_inst|main_1_scevgep51_reg_stage0[6]  ;
; main:main_inst|main_1_scevgep50_reg_stage0[7]  ; Merged with main:main_inst|main_1_scevgep51_reg_stage0[7]  ;
; main:main_inst|main_1_scevgep50_reg_stage0[8]  ; Merged with main:main_inst|main_1_scevgep51_reg_stage0[8]  ;
; main:main_inst|main_1_scevgep50_reg_stage0[23] ; Merged with main:main_inst|main_1_scevgep51_reg_stage0[23] ;
; main:main_inst|main_1_scevgep1_reg_stage0[2]   ; Merged with main:main_inst|main_1_scevgep48_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep19_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep48_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep18_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep48_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep29_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep48_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep28_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep48_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep27_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep48_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep26_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep48_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep25_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep48_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep47_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep48_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep46_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep48_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep45_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep48_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep44_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep48_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep43_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep48_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep42_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep48_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep41_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep48_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep40_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep48_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep39_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep48_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep38_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep48_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep37_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep48_reg_stage0[2]  ;
; main:main_inst|main_1_9_reg_stage0[1]          ; Merged with main:main_inst|main_1_12_reg_stage0[1]         ;
; main:main_inst|main_1_scevgep6_reg_stage0[3]   ; Merged with main:main_inst|main_1_12_reg_stage0[1]         ;
; main:main_inst|main_1_scevgep5_reg_stage0[3]   ; Merged with main:main_inst|main_1_12_reg_stage0[1]         ;
; main:main_inst|main_1_scevgep4_reg_stage0[3]   ; Merged with main:main_inst|main_1_12_reg_stage0[1]         ;
; main:main_inst|main_1_scevgep3_reg_stage0[3]   ; Merged with main:main_inst|main_1_12_reg_stage0[1]         ;
; main:main_inst|main_1_scevgep2_reg_stage0[3]   ; Merged with main:main_inst|main_1_12_reg_stage0[1]         ;
; main:main_inst|main_1_2_reg_stage0[1]          ; Merged with main:main_inst|main_1_12_reg_stage0[1]         ;
; main:main_inst|main_1_scevgep6_reg_stage0[4]   ; Merged with main:main_inst|main_1_12_reg_stage0[2]         ;
; main:main_inst|main_1_scevgep5_reg_stage0[4]   ; Merged with main:main_inst|main_1_12_reg_stage0[2]         ;
; main:main_inst|main_1_scevgep4_reg_stage0[4]   ; Merged with main:main_inst|main_1_12_reg_stage0[2]         ;
; main:main_inst|main_1_scevgep3_reg_stage0[4]   ; Merged with main:main_inst|main_1_12_reg_stage0[2]         ;
; main:main_inst|main_1_scevgep2_reg_stage0[4]   ; Merged with main:main_inst|main_1_12_reg_stage0[2]         ;
; main:main_inst|main_1_2_reg_stage0[2]          ; Merged with main:main_inst|main_1_12_reg_stage0[2]         ;
; main:main_inst|main_1_scevgep46_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep45_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep44_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep43_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep42_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep41_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep40_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep39_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep38_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep37_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep46_reg_stage0[4]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep45_reg_stage0[4]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep44_reg_stage0[4]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep43_reg_stage0[4]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep42_reg_stage0[4]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep41_reg_stage0[4]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep40_reg_stage0[4]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep39_reg_stage0[4]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep38_reg_stage0[4]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep37_reg_stage0[4]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep46_reg_stage0[5]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[5]  ;
; main:main_inst|main_1_scevgep45_reg_stage0[5]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[5]  ;
; main:main_inst|main_1_scevgep44_reg_stage0[5]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[5]  ;
; main:main_inst|main_1_scevgep43_reg_stage0[5]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[5]  ;
; main:main_inst|main_1_scevgep42_reg_stage0[5]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[5]  ;
; main:main_inst|main_1_scevgep41_reg_stage0[5]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[5]  ;
; main:main_inst|main_1_scevgep40_reg_stage0[5]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[5]  ;
; main:main_inst|main_1_scevgep39_reg_stage0[5]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[5]  ;
; main:main_inst|main_1_scevgep38_reg_stage0[5]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[5]  ;
; main:main_inst|main_1_scevgep37_reg_stage0[5]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[5]  ;
; main:main_inst|main_1_scevgep46_reg_stage0[6]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[6]  ;
; main:main_inst|main_1_scevgep45_reg_stage0[6]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[6]  ;
; main:main_inst|main_1_scevgep44_reg_stage0[6]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[6]  ;
; main:main_inst|main_1_scevgep43_reg_stage0[6]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[6]  ;
; main:main_inst|main_1_scevgep42_reg_stage0[6]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[6]  ;
; main:main_inst|main_1_scevgep41_reg_stage0[6]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[6]  ;
; main:main_inst|main_1_scevgep40_reg_stage0[6]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[6]  ;
; main:main_inst|main_1_scevgep39_reg_stage0[6]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[6]  ;
; main:main_inst|main_1_scevgep38_reg_stage0[6]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[6]  ;
; main:main_inst|main_1_scevgep37_reg_stage0[6]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[6]  ;
; main:main_inst|main_1_scevgep46_reg_stage0[7]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[7]  ;
; main:main_inst|main_1_scevgep45_reg_stage0[7]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[7]  ;
; main:main_inst|main_1_scevgep44_reg_stage0[7]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[7]  ;
; main:main_inst|main_1_scevgep43_reg_stage0[7]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[7]  ;
; main:main_inst|main_1_scevgep42_reg_stage0[7]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[7]  ;
; main:main_inst|main_1_scevgep41_reg_stage0[7]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[7]  ;
; main:main_inst|main_1_scevgep40_reg_stage0[7]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[7]  ;
; main:main_inst|main_1_scevgep39_reg_stage0[7]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[7]  ;
; main:main_inst|main_1_scevgep38_reg_stage0[7]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[7]  ;
; main:main_inst|main_1_scevgep37_reg_stage0[7]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[7]  ;
; main:main_inst|main_1_scevgep46_reg_stage0[8]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[8]  ;
; main:main_inst|main_1_scevgep45_reg_stage0[8]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[8]  ;
; main:main_inst|main_1_scevgep44_reg_stage0[8]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[8]  ;
; main:main_inst|main_1_scevgep43_reg_stage0[8]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[8]  ;
; main:main_inst|main_1_scevgep42_reg_stage0[8]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[8]  ;
; main:main_inst|main_1_scevgep41_reg_stage0[8]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[8]  ;
; main:main_inst|main_1_scevgep40_reg_stage0[8]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[8]  ;
; main:main_inst|main_1_scevgep39_reg_stage0[8]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[8]  ;
; main:main_inst|main_1_scevgep38_reg_stage0[8]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[8]  ;
; main:main_inst|main_1_scevgep37_reg_stage0[8]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[8]  ;
; main:main_inst|main_1_scevgep46_reg_stage0[23] ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[23] ;
; main:main_inst|main_1_scevgep45_reg_stage0[23] ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[23] ;
; main:main_inst|main_1_scevgep44_reg_stage0[23] ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[23] ;
; main:main_inst|main_1_scevgep41_reg_stage0[23] ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[23] ;
; main:main_inst|main_1_scevgep39_reg_stage0[23] ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[23] ;
; main:main_inst|main_1_scevgep39_reg_stage0[24] ; Merged with main:main_inst|main_1_scevgep45_reg_stage0[24] ;
; main:main_inst|main_1_scevgep35_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep34_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep33_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep32_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep31_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep30_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep35_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep34_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep33_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep32_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep31_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep30_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep35_reg_stage0[4]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep34_reg_stage0[4]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep33_reg_stage0[4]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep32_reg_stage0[4]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep31_reg_stage0[4]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep30_reg_stage0[4]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep35_reg_stage0[5]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[5]  ;
; main:main_inst|main_1_scevgep34_reg_stage0[5]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[5]  ;
; main:main_inst|main_1_scevgep33_reg_stage0[5]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[5]  ;
; main:main_inst|main_1_scevgep32_reg_stage0[5]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[5]  ;
; main:main_inst|main_1_scevgep31_reg_stage0[5]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[5]  ;
; main:main_inst|main_1_scevgep30_reg_stage0[5]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[5]  ;
; main:main_inst|main_1_scevgep35_reg_stage0[6]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[6]  ;
; main:main_inst|main_1_scevgep34_reg_stage0[6]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[6]  ;
; main:main_inst|main_1_scevgep33_reg_stage0[6]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[6]  ;
; main:main_inst|main_1_scevgep32_reg_stage0[6]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[6]  ;
; main:main_inst|main_1_scevgep31_reg_stage0[6]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[6]  ;
; main:main_inst|main_1_scevgep30_reg_stage0[6]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[6]  ;
; main:main_inst|main_1_scevgep35_reg_stage0[7]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[7]  ;
; main:main_inst|main_1_scevgep34_reg_stage0[7]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[7]  ;
; main:main_inst|main_1_scevgep33_reg_stage0[7]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[7]  ;
; main:main_inst|main_1_scevgep32_reg_stage0[7]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[7]  ;
; main:main_inst|main_1_scevgep31_reg_stage0[7]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[7]  ;
; main:main_inst|main_1_scevgep30_reg_stage0[7]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[7]  ;
; main:main_inst|main_1_scevgep35_reg_stage0[8]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[8]  ;
; main:main_inst|main_1_scevgep34_reg_stage0[8]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[8]  ;
; main:main_inst|main_1_scevgep33_reg_stage0[8]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[8]  ;
; main:main_inst|main_1_scevgep32_reg_stage0[8]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[8]  ;
; main:main_inst|main_1_scevgep31_reg_stage0[8]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[8]  ;
; main:main_inst|main_1_scevgep30_reg_stage0[8]  ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[8]  ;
; main:main_inst|main_1_scevgep35_reg_stage0[23] ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[23] ;
; main:main_inst|main_1_scevgep34_reg_stage0[23] ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[23] ;
; main:main_inst|main_1_scevgep33_reg_stage0[23] ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[23] ;
; main:main_inst|main_1_scevgep30_reg_stage0[23] ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[23] ;
; main:main_inst|main_1_scevgep48_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep29_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep28_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep29_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep27_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep29_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep26_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep29_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep25_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep29_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep28_reg_stage0[4]  ; Merged with main:main_inst|main_1_scevgep29_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep27_reg_stage0[4]  ; Merged with main:main_inst|main_1_scevgep29_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep26_reg_stage0[4]  ; Merged with main:main_inst|main_1_scevgep29_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep25_reg_stage0[4]  ; Merged with main:main_inst|main_1_scevgep29_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep28_reg_stage0[5]  ; Merged with main:main_inst|main_1_scevgep29_reg_stage0[5]  ;
; main:main_inst|main_1_scevgep27_reg_stage0[5]  ; Merged with main:main_inst|main_1_scevgep29_reg_stage0[5]  ;
; main:main_inst|main_1_scevgep26_reg_stage0[5]  ; Merged with main:main_inst|main_1_scevgep29_reg_stage0[5]  ;
; main:main_inst|main_1_scevgep25_reg_stage0[5]  ; Merged with main:main_inst|main_1_scevgep29_reg_stage0[5]  ;
; main:main_inst|main_1_scevgep28_reg_stage0[6]  ; Merged with main:main_inst|main_1_scevgep29_reg_stage0[6]  ;
; main:main_inst|main_1_scevgep27_reg_stage0[6]  ; Merged with main:main_inst|main_1_scevgep29_reg_stage0[6]  ;
; main:main_inst|main_1_scevgep26_reg_stage0[6]  ; Merged with main:main_inst|main_1_scevgep29_reg_stage0[6]  ;
; main:main_inst|main_1_scevgep25_reg_stage0[6]  ; Merged with main:main_inst|main_1_scevgep29_reg_stage0[6]  ;
; main:main_inst|main_1_scevgep28_reg_stage0[7]  ; Merged with main:main_inst|main_1_scevgep29_reg_stage0[7]  ;
; main:main_inst|main_1_scevgep27_reg_stage0[7]  ; Merged with main:main_inst|main_1_scevgep29_reg_stage0[7]  ;
; main:main_inst|main_1_scevgep26_reg_stage0[7]  ; Merged with main:main_inst|main_1_scevgep29_reg_stage0[7]  ;
; main:main_inst|main_1_scevgep25_reg_stage0[7]  ; Merged with main:main_inst|main_1_scevgep29_reg_stage0[7]  ;
; main:main_inst|main_1_scevgep28_reg_stage0[8]  ; Merged with main:main_inst|main_1_scevgep29_reg_stage0[8]  ;
; main:main_inst|main_1_scevgep27_reg_stage0[8]  ; Merged with main:main_inst|main_1_scevgep29_reg_stage0[8]  ;
; main:main_inst|main_1_scevgep26_reg_stage0[8]  ; Merged with main:main_inst|main_1_scevgep29_reg_stage0[8]  ;
; main:main_inst|main_1_scevgep25_reg_stage0[8]  ; Merged with main:main_inst|main_1_scevgep29_reg_stage0[8]  ;
; main:main_inst|main_1_scevgep27_reg_stage0[23] ; Merged with main:main_inst|main_1_scevgep28_reg_stage0[23] ;
; main:main_inst|main_1_scevgep26_reg_stage0[23] ; Merged with main:main_inst|main_1_scevgep28_reg_stage0[23] ;
; main:main_inst|main_1_scevgep25_reg_stage0[23] ; Merged with main:main_inst|main_1_scevgep28_reg_stage0[23] ;
; main:main_inst|main_1_scevgep23_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep24_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep22_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep24_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep21_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep24_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep20_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep24_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep23_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep24_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep22_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep24_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep21_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep24_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep20_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep24_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep23_reg_stage0[4]  ; Merged with main:main_inst|main_1_scevgep24_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep22_reg_stage0[4]  ; Merged with main:main_inst|main_1_scevgep24_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep21_reg_stage0[4]  ; Merged with main:main_inst|main_1_scevgep24_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep20_reg_stage0[4]  ; Merged with main:main_inst|main_1_scevgep24_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep23_reg_stage0[5]  ; Merged with main:main_inst|main_1_scevgep24_reg_stage0[5]  ;
; main:main_inst|main_1_scevgep22_reg_stage0[5]  ; Merged with main:main_inst|main_1_scevgep24_reg_stage0[5]  ;
; main:main_inst|main_1_scevgep21_reg_stage0[5]  ; Merged with main:main_inst|main_1_scevgep24_reg_stage0[5]  ;
; main:main_inst|main_1_scevgep20_reg_stage0[5]  ; Merged with main:main_inst|main_1_scevgep24_reg_stage0[5]  ;
; main:main_inst|main_1_scevgep23_reg_stage0[6]  ; Merged with main:main_inst|main_1_scevgep24_reg_stage0[6]  ;
; main:main_inst|main_1_scevgep22_reg_stage0[6]  ; Merged with main:main_inst|main_1_scevgep24_reg_stage0[6]  ;
; main:main_inst|main_1_scevgep21_reg_stage0[6]  ; Merged with main:main_inst|main_1_scevgep24_reg_stage0[6]  ;
; main:main_inst|main_1_scevgep20_reg_stage0[6]  ; Merged with main:main_inst|main_1_scevgep24_reg_stage0[6]  ;
; main:main_inst|main_1_scevgep23_reg_stage0[7]  ; Merged with main:main_inst|main_1_scevgep24_reg_stage0[7]  ;
; main:main_inst|main_1_scevgep22_reg_stage0[7]  ; Merged with main:main_inst|main_1_scevgep24_reg_stage0[7]  ;
; main:main_inst|main_1_scevgep21_reg_stage0[7]  ; Merged with main:main_inst|main_1_scevgep24_reg_stage0[7]  ;
; main:main_inst|main_1_scevgep20_reg_stage0[7]  ; Merged with main:main_inst|main_1_scevgep24_reg_stage0[7]  ;
; main:main_inst|main_1_scevgep23_reg_stage0[8]  ; Merged with main:main_inst|main_1_scevgep24_reg_stage0[8]  ;
; main:main_inst|main_1_scevgep22_reg_stage0[8]  ; Merged with main:main_inst|main_1_scevgep24_reg_stage0[8]  ;
; main:main_inst|main_1_scevgep21_reg_stage0[8]  ; Merged with main:main_inst|main_1_scevgep24_reg_stage0[8]  ;
; main:main_inst|main_1_scevgep20_reg_stage0[8]  ; Merged with main:main_inst|main_1_scevgep24_reg_stage0[8]  ;
; main:main_inst|main_1_scevgep22_reg_stage0[23] ; Merged with main:main_inst|main_1_scevgep23_reg_stage0[23] ;
; main:main_inst|main_1_scevgep21_reg_stage0[23] ; Merged with main:main_inst|main_1_scevgep23_reg_stage0[23] ;
; main:main_inst|main_1_scevgep20_reg_stage0[23] ; Merged with main:main_inst|main_1_scevgep23_reg_stage0[23] ;
; main:main_inst|main_1_scevgep18_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep19_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep18_reg_stage0[4]  ; Merged with main:main_inst|main_1_scevgep19_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep18_reg_stage0[5]  ; Merged with main:main_inst|main_1_scevgep19_reg_stage0[5]  ;
; main:main_inst|main_1_scevgep18_reg_stage0[6]  ; Merged with main:main_inst|main_1_scevgep19_reg_stage0[6]  ;
; main:main_inst|main_1_scevgep18_reg_stage0[7]  ; Merged with main:main_inst|main_1_scevgep19_reg_stage0[7]  ;
; main:main_inst|main_1_scevgep18_reg_stage0[8]  ; Merged with main:main_inst|main_1_scevgep19_reg_stage0[8]  ;
; main:main_inst|main_1_scevgep16_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep17_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep16_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep17_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep16_reg_stage0[4]  ; Merged with main:main_inst|main_1_scevgep17_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep16_reg_stage0[5]  ; Merged with main:main_inst|main_1_scevgep17_reg_stage0[5]  ;
; main:main_inst|main_1_scevgep16_reg_stage0[6]  ; Merged with main:main_inst|main_1_scevgep17_reg_stage0[6]  ;
; main:main_inst|main_1_scevgep16_reg_stage0[7]  ; Merged with main:main_inst|main_1_scevgep17_reg_stage0[7]  ;
; main:main_inst|main_1_scevgep16_reg_stage0[8]  ; Merged with main:main_inst|main_1_scevgep17_reg_stage0[8]  ;
; main:main_inst|main_1_scevgep13_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep12_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep11_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep10_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep9_reg_stage0[2]   ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep8_reg_stage0[2]   ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep13_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep12_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep11_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep10_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep9_reg_stage0[3]   ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep8_reg_stage0[3]   ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep13_reg_stage0[4]  ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep12_reg_stage0[4]  ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep11_reg_stage0[4]  ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep10_reg_stage0[4]  ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep9_reg_stage0[4]   ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep8_reg_stage0[4]   ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep13_reg_stage0[5]  ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[5]  ;
; main:main_inst|main_1_scevgep12_reg_stage0[5]  ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[5]  ;
; main:main_inst|main_1_scevgep11_reg_stage0[5]  ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[5]  ;
; main:main_inst|main_1_scevgep10_reg_stage0[5]  ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[5]  ;
; main:main_inst|main_1_scevgep9_reg_stage0[5]   ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[5]  ;
; main:main_inst|main_1_scevgep8_reg_stage0[5]   ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[5]  ;
; main:main_inst|main_1_scevgep13_reg_stage0[6]  ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[6]  ;
; main:main_inst|main_1_scevgep12_reg_stage0[6]  ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[6]  ;
; main:main_inst|main_1_scevgep11_reg_stage0[6]  ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[6]  ;
; main:main_inst|main_1_scevgep10_reg_stage0[6]  ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[6]  ;
; main:main_inst|main_1_scevgep9_reg_stage0[6]   ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[6]  ;
; main:main_inst|main_1_scevgep8_reg_stage0[6]   ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[6]  ;
; main:main_inst|main_1_scevgep13_reg_stage0[7]  ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[7]  ;
; main:main_inst|main_1_scevgep12_reg_stage0[7]  ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[7]  ;
; main:main_inst|main_1_scevgep11_reg_stage0[7]  ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[7]  ;
; main:main_inst|main_1_scevgep10_reg_stage0[7]  ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[7]  ;
; main:main_inst|main_1_scevgep9_reg_stage0[7]   ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[7]  ;
; main:main_inst|main_1_scevgep8_reg_stage0[7]   ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[7]  ;
; main:main_inst|main_1_scevgep13_reg_stage0[8]  ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[8]  ;
; main:main_inst|main_1_scevgep12_reg_stage0[8]  ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[8]  ;
; main:main_inst|main_1_scevgep11_reg_stage0[8]  ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[8]  ;
; main:main_inst|main_1_scevgep10_reg_stage0[8]  ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[8]  ;
; main:main_inst|main_1_scevgep9_reg_stage0[8]   ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[8]  ;
; main:main_inst|main_1_scevgep8_reg_stage0[8]   ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[8]  ;
; main:main_inst|main_1_scevgep10_reg_stage0[23] ; Merged with main:main_inst|main_1_scevgep12_reg_stage0[23] ;
; main:main_inst|main_1_scevgep5_reg_stage0[5]   ; Merged with main:main_inst|main_1_scevgep6_reg_stage0[5]   ;
; main:main_inst|main_1_scevgep4_reg_stage0[5]   ; Merged with main:main_inst|main_1_scevgep6_reg_stage0[5]   ;
; main:main_inst|main_1_scevgep3_reg_stage0[5]   ; Merged with main:main_inst|main_1_scevgep6_reg_stage0[5]   ;
; main:main_inst|main_1_scevgep2_reg_stage0[5]   ; Merged with main:main_inst|main_1_scevgep6_reg_stage0[5]   ;
; main:main_inst|main_1_2_reg_stage0[3]          ; Merged with main:main_inst|main_1_scevgep6_reg_stage0[5]   ;
; main:main_inst|main_1_scevgep5_reg_stage0[6]   ; Merged with main:main_inst|main_1_scevgep6_reg_stage0[6]   ;
; main:main_inst|main_1_scevgep4_reg_stage0[6]   ; Merged with main:main_inst|main_1_scevgep6_reg_stage0[6]   ;
; main:main_inst|main_1_scevgep3_reg_stage0[6]   ; Merged with main:main_inst|main_1_scevgep6_reg_stage0[6]   ;
; main:main_inst|main_1_scevgep2_reg_stage0[6]   ; Merged with main:main_inst|main_1_scevgep6_reg_stage0[6]   ;
; main:main_inst|main_1_2_reg_stage0[4]          ; Merged with main:main_inst|main_1_scevgep6_reg_stage0[6]   ;
; main:main_inst|main_1_scevgep5_reg_stage0[7]   ; Merged with main:main_inst|main_1_scevgep6_reg_stage0[7]   ;
; main:main_inst|main_1_scevgep4_reg_stage0[7]   ; Merged with main:main_inst|main_1_scevgep6_reg_stage0[7]   ;
; main:main_inst|main_1_scevgep3_reg_stage0[7]   ; Merged with main:main_inst|main_1_scevgep6_reg_stage0[7]   ;
; main:main_inst|main_1_scevgep2_reg_stage0[7]   ; Merged with main:main_inst|main_1_scevgep6_reg_stage0[7]   ;
; main:main_inst|main_1_2_reg_stage0[5]          ; Merged with main:main_inst|main_1_scevgep6_reg_stage0[7]   ;
; main:main_inst|main_1_scevgep5_reg_stage0[8]   ; Merged with main:main_inst|main_1_scevgep6_reg_stage0[8]   ;
; main:main_inst|main_1_scevgep4_reg_stage0[8]   ; Merged with main:main_inst|main_1_scevgep6_reg_stage0[8]   ;
; main:main_inst|main_1_scevgep3_reg_stage0[8]   ; Merged with main:main_inst|main_1_scevgep6_reg_stage0[8]   ;
; main:main_inst|main_1_scevgep2_reg_stage0[8]   ; Merged with main:main_inst|main_1_scevgep6_reg_stage0[8]   ;
; main:main_inst|main_1_2_reg_stage0[6]          ; Merged with main:main_inst|main_1_scevgep6_reg_stage0[8]   ;
; main:main_inst|main_1_scevgep2_reg_stage0[23]  ; Merged with main:main_inst|main_1_scevgep5_reg_stage0[23]  ;
; main:main_inst|main_1_2_reg_stage0[21]         ; Merged with main:main_inst|main_1_scevgep5_reg_stage0[23]  ;
; main:main_inst|main_1_2_reg_stage0[22]         ; Merged with main:main_inst|main_1_scevgep5_reg_stage0[24]  ;
; main:main_inst|main_1_126_reg_stage0[31]       ; Merged with main:main_inst|main_1_107_reg_stage0[31]       ;
; main:main_inst|main_1_126_reg_stage0[30]       ; Merged with main:main_inst|main_1_107_reg_stage0[30]       ;
; main:main_inst|main_1_126_reg_stage0[29]       ; Merged with main:main_inst|main_1_107_reg_stage0[29]       ;
; main:main_inst|main_1_126_reg_stage0[28]       ; Merged with main:main_inst|main_1_107_reg_stage0[28]       ;
; main:main_inst|main_1_126_reg_stage0[27]       ; Merged with main:main_inst|main_1_107_reg_stage0[27]       ;
; main:main_inst|main_1_126_reg_stage0[26]       ; Merged with main:main_inst|main_1_107_reg_stage0[26]       ;
; main:main_inst|main_1_126_reg_stage0[25]       ; Merged with main:main_inst|main_1_107_reg_stage0[25]       ;
; main:main_inst|main_1_126_reg_stage0[24]       ; Merged with main:main_inst|main_1_107_reg_stage0[24]       ;
; main:main_inst|main_1_126_reg_stage0[23]       ; Merged with main:main_inst|main_1_107_reg_stage0[23]       ;
; main:main_inst|main_1_126_reg_stage0[22]       ; Merged with main:main_inst|main_1_107_reg_stage0[22]       ;
; main:main_inst|main_1_126_reg_stage0[21]       ; Merged with main:main_inst|main_1_107_reg_stage0[21]       ;
; main:main_inst|main_1_126_reg_stage0[20]       ; Merged with main:main_inst|main_1_107_reg_stage0[20]       ;
; main:main_inst|main_1_126_reg_stage0[19]       ; Merged with main:main_inst|main_1_107_reg_stage0[19]       ;
; main:main_inst|main_1_126_reg_stage0[18]       ; Merged with main:main_inst|main_1_107_reg_stage0[18]       ;
; main:main_inst|main_1_126_reg_stage0[17]       ; Merged with main:main_inst|main_1_107_reg_stage0[17]       ;
; main:main_inst|main_1_126_reg_stage0[16]       ; Merged with main:main_inst|main_1_107_reg_stage0[16]       ;
; main:main_inst|main_1_126_reg_stage0[15]       ; Merged with main:main_inst|main_1_107_reg_stage0[15]       ;
; main:main_inst|main_1_126_reg_stage0[14]       ; Merged with main:main_inst|main_1_107_reg_stage0[14]       ;
; main:main_inst|main_1_126_reg_stage0[13]       ; Merged with main:main_inst|main_1_107_reg_stage0[13]       ;
; main:main_inst|main_1_126_reg_stage0[12]       ; Merged with main:main_inst|main_1_107_reg_stage0[12]       ;
; main:main_inst|main_1_126_reg_stage0[11]       ; Merged with main:main_inst|main_1_107_reg_stage0[11]       ;
; main:main_inst|main_1_126_reg_stage0[10]       ; Merged with main:main_inst|main_1_107_reg_stage0[10]       ;
; main:main_inst|main_1_126_reg_stage0[9]        ; Merged with main:main_inst|main_1_107_reg_stage0[9]        ;
; main:main_inst|main_1_126_reg_stage0[8]        ; Merged with main:main_inst|main_1_107_reg_stage0[8]        ;
; main:main_inst|main_1_126_reg_stage0[7]        ; Merged with main:main_inst|main_1_107_reg_stage0[7]        ;
; main:main_inst|main_1_126_reg_stage0[6]        ; Merged with main:main_inst|main_1_107_reg_stage0[6]        ;
; main:main_inst|main_1_126_reg_stage0[5]        ; Merged with main:main_inst|main_1_107_reg_stage0[5]        ;
; main:main_inst|main_1_126_reg_stage0[4]        ; Merged with main:main_inst|main_1_107_reg_stage0[4]        ;
; main:main_inst|main_1_126_reg_stage0[3]        ; Merged with main:main_inst|main_1_107_reg_stage0[3]        ;
; main:main_inst|main_1_126_reg_stage0[2]        ; Merged with main:main_inst|main_1_107_reg_stage0[2]        ;
; main:main_inst|main_1_126_reg_stage0[1]        ; Merged with main:main_inst|main_1_107_reg_stage0[1]        ;
; main:main_inst|main_1_126_reg_stage0[0]        ; Merged with main:main_inst|main_1_107_reg_stage0[0]        ;
; main:main_inst|main_1_56_reg_stage0[31]        ; Merged with main:main_inst|main_1_37_reg_stage0[31]        ;
; main:main_inst|main_1_56_reg_stage0[30]        ; Merged with main:main_inst|main_1_37_reg_stage0[30]        ;
; main:main_inst|main_1_56_reg_stage0[29]        ; Merged with main:main_inst|main_1_37_reg_stage0[29]        ;
; main:main_inst|main_1_56_reg_stage0[28]        ; Merged with main:main_inst|main_1_37_reg_stage0[28]        ;
; main:main_inst|main_1_56_reg_stage0[27]        ; Merged with main:main_inst|main_1_37_reg_stage0[27]        ;
; main:main_inst|main_1_56_reg_stage0[26]        ; Merged with main:main_inst|main_1_37_reg_stage0[26]        ;
; main:main_inst|main_1_56_reg_stage0[25]        ; Merged with main:main_inst|main_1_37_reg_stage0[25]        ;
; main:main_inst|main_1_56_reg_stage0[24]        ; Merged with main:main_inst|main_1_37_reg_stage0[24]        ;
; main:main_inst|main_1_56_reg_stage0[23]        ; Merged with main:main_inst|main_1_37_reg_stage0[23]        ;
; main:main_inst|main_1_56_reg_stage0[22]        ; Merged with main:main_inst|main_1_37_reg_stage0[22]        ;
; main:main_inst|main_1_56_reg_stage0[21]        ; Merged with main:main_inst|main_1_37_reg_stage0[21]        ;
; main:main_inst|main_1_56_reg_stage0[20]        ; Merged with main:main_inst|main_1_37_reg_stage0[20]        ;
; main:main_inst|main_1_56_reg_stage0[19]        ; Merged with main:main_inst|main_1_37_reg_stage0[19]        ;
; main:main_inst|main_1_56_reg_stage0[18]        ; Merged with main:main_inst|main_1_37_reg_stage0[18]        ;
; main:main_inst|main_1_56_reg_stage0[17]        ; Merged with main:main_inst|main_1_37_reg_stage0[17]        ;
; main:main_inst|main_1_56_reg_stage0[16]        ; Merged with main:main_inst|main_1_37_reg_stage0[16]        ;
; main:main_inst|main_1_56_reg_stage0[15]        ; Merged with main:main_inst|main_1_37_reg_stage0[15]        ;
; main:main_inst|main_1_56_reg_stage0[14]        ; Merged with main:main_inst|main_1_37_reg_stage0[14]        ;
; main:main_inst|main_1_56_reg_stage0[13]        ; Merged with main:main_inst|main_1_37_reg_stage0[13]        ;
; main:main_inst|main_1_56_reg_stage0[12]        ; Merged with main:main_inst|main_1_37_reg_stage0[12]        ;
; main:main_inst|main_1_56_reg_stage0[11]        ; Merged with main:main_inst|main_1_37_reg_stage0[11]        ;
; main:main_inst|main_1_56_reg_stage0[10]        ; Merged with main:main_inst|main_1_37_reg_stage0[10]        ;
; main:main_inst|main_1_56_reg_stage0[9]         ; Merged with main:main_inst|main_1_37_reg_stage0[9]         ;
; main:main_inst|main_1_56_reg_stage0[8]         ; Merged with main:main_inst|main_1_37_reg_stage0[8]         ;
; main:main_inst|main_1_56_reg_stage0[7]         ; Merged with main:main_inst|main_1_37_reg_stage0[7]         ;
; main:main_inst|main_1_56_reg_stage0[6]         ; Merged with main:main_inst|main_1_37_reg_stage0[6]         ;
; main:main_inst|main_1_56_reg_stage0[5]         ; Merged with main:main_inst|main_1_37_reg_stage0[5]         ;
; main:main_inst|main_1_56_reg_stage0[4]         ; Merged with main:main_inst|main_1_37_reg_stage0[4]         ;
; main:main_inst|main_1_56_reg_stage0[3]         ; Merged with main:main_inst|main_1_37_reg_stage0[3]         ;
; main:main_inst|main_1_56_reg_stage0[2]         ; Merged with main:main_inst|main_1_37_reg_stage0[2]         ;
; main:main_inst|main_1_56_reg_stage0[1]         ; Merged with main:main_inst|main_1_37_reg_stage0[1]         ;
; main:main_inst|main_1_56_reg_stage0[0]         ; Merged with main:main_inst|main_1_37_reg_stage0[0]         ;
; main:main_inst|main_1_96_reg_stage0[31]        ; Merged with main:main_inst|main_1_115_reg_stage0[31]       ;
; main:main_inst|main_1_96_reg_stage0[30]        ; Merged with main:main_inst|main_1_115_reg_stage0[30]       ;
; main:main_inst|main_1_96_reg_stage0[29]        ; Merged with main:main_inst|main_1_115_reg_stage0[29]       ;
; main:main_inst|main_1_96_reg_stage0[28]        ; Merged with main:main_inst|main_1_115_reg_stage0[28]       ;
; main:main_inst|main_1_96_reg_stage0[27]        ; Merged with main:main_inst|main_1_115_reg_stage0[27]       ;
; main:main_inst|main_1_96_reg_stage0[26]        ; Merged with main:main_inst|main_1_115_reg_stage0[26]       ;
; main:main_inst|main_1_96_reg_stage0[25]        ; Merged with main:main_inst|main_1_115_reg_stage0[25]       ;
; main:main_inst|main_1_96_reg_stage0[24]        ; Merged with main:main_inst|main_1_115_reg_stage0[24]       ;
; main:main_inst|main_1_96_reg_stage0[23]        ; Merged with main:main_inst|main_1_115_reg_stage0[23]       ;
; main:main_inst|main_1_96_reg_stage0[22]        ; Merged with main:main_inst|main_1_115_reg_stage0[22]       ;
; main:main_inst|main_1_96_reg_stage0[21]        ; Merged with main:main_inst|main_1_115_reg_stage0[21]       ;
; main:main_inst|main_1_96_reg_stage0[20]        ; Merged with main:main_inst|main_1_115_reg_stage0[20]       ;
; main:main_inst|main_1_96_reg_stage0[19]        ; Merged with main:main_inst|main_1_115_reg_stage0[19]       ;
; main:main_inst|main_1_96_reg_stage0[18]        ; Merged with main:main_inst|main_1_115_reg_stage0[18]       ;
; main:main_inst|main_1_96_reg_stage0[17]        ; Merged with main:main_inst|main_1_115_reg_stage0[17]       ;
; main:main_inst|main_1_96_reg_stage0[16]        ; Merged with main:main_inst|main_1_115_reg_stage0[16]       ;
; main:main_inst|main_1_96_reg_stage0[15]        ; Merged with main:main_inst|main_1_115_reg_stage0[15]       ;
; main:main_inst|main_1_96_reg_stage0[14]        ; Merged with main:main_inst|main_1_115_reg_stage0[14]       ;
; main:main_inst|main_1_96_reg_stage0[13]        ; Merged with main:main_inst|main_1_115_reg_stage0[13]       ;
; main:main_inst|main_1_96_reg_stage0[12]        ; Merged with main:main_inst|main_1_115_reg_stage0[12]       ;
; main:main_inst|main_1_96_reg_stage0[11]        ; Merged with main:main_inst|main_1_115_reg_stage0[11]       ;
; main:main_inst|main_1_96_reg_stage0[10]        ; Merged with main:main_inst|main_1_115_reg_stage0[10]       ;
; main:main_inst|main_1_96_reg_stage0[9]         ; Merged with main:main_inst|main_1_115_reg_stage0[9]        ;
; main:main_inst|main_1_96_reg_stage0[8]         ; Merged with main:main_inst|main_1_115_reg_stage0[8]        ;
; main:main_inst|main_1_96_reg_stage0[7]         ; Merged with main:main_inst|main_1_115_reg_stage0[7]        ;
; main:main_inst|main_1_96_reg_stage0[6]         ; Merged with main:main_inst|main_1_115_reg_stage0[6]        ;
; main:main_inst|main_1_96_reg_stage0[5]         ; Merged with main:main_inst|main_1_115_reg_stage0[5]        ;
; main:main_inst|main_1_96_reg_stage0[4]         ; Merged with main:main_inst|main_1_115_reg_stage0[4]        ;
; main:main_inst|main_1_96_reg_stage0[3]         ; Merged with main:main_inst|main_1_115_reg_stage0[3]        ;
; main:main_inst|main_1_96_reg_stage0[2]         ; Merged with main:main_inst|main_1_115_reg_stage0[2]        ;
; main:main_inst|main_1_96_reg_stage0[1]         ; Merged with main:main_inst|main_1_115_reg_stage0[1]        ;
; main:main_inst|main_1_96_reg_stage0[0]         ; Merged with main:main_inst|main_1_115_reg_stage0[0]        ;
; main:main_inst|main_1_122_reg_stage0[31]       ; Merged with main:main_inst|main_1_103_reg_stage0[31]       ;
; main:main_inst|main_1_122_reg_stage0[30]       ; Merged with main:main_inst|main_1_103_reg_stage0[30]       ;
; main:main_inst|main_1_122_reg_stage0[29]       ; Merged with main:main_inst|main_1_103_reg_stage0[29]       ;
; main:main_inst|main_1_122_reg_stage0[28]       ; Merged with main:main_inst|main_1_103_reg_stage0[28]       ;
; main:main_inst|main_1_122_reg_stage0[27]       ; Merged with main:main_inst|main_1_103_reg_stage0[27]       ;
; main:main_inst|main_1_122_reg_stage0[26]       ; Merged with main:main_inst|main_1_103_reg_stage0[26]       ;
; main:main_inst|main_1_122_reg_stage0[25]       ; Merged with main:main_inst|main_1_103_reg_stage0[25]       ;
; main:main_inst|main_1_122_reg_stage0[24]       ; Merged with main:main_inst|main_1_103_reg_stage0[24]       ;
; main:main_inst|main_1_122_reg_stage0[23]       ; Merged with main:main_inst|main_1_103_reg_stage0[23]       ;
; main:main_inst|main_1_122_reg_stage0[22]       ; Merged with main:main_inst|main_1_103_reg_stage0[22]       ;
; main:main_inst|main_1_122_reg_stage0[21]       ; Merged with main:main_inst|main_1_103_reg_stage0[21]       ;
; main:main_inst|main_1_122_reg_stage0[20]       ; Merged with main:main_inst|main_1_103_reg_stage0[20]       ;
; main:main_inst|main_1_122_reg_stage0[19]       ; Merged with main:main_inst|main_1_103_reg_stage0[19]       ;
; main:main_inst|main_1_122_reg_stage0[18]       ; Merged with main:main_inst|main_1_103_reg_stage0[18]       ;
; main:main_inst|main_1_122_reg_stage0[17]       ; Merged with main:main_inst|main_1_103_reg_stage0[17]       ;
; main:main_inst|main_1_122_reg_stage0[16]       ; Merged with main:main_inst|main_1_103_reg_stage0[16]       ;
; main:main_inst|main_1_122_reg_stage0[15]       ; Merged with main:main_inst|main_1_103_reg_stage0[15]       ;
; main:main_inst|main_1_122_reg_stage0[14]       ; Merged with main:main_inst|main_1_103_reg_stage0[14]       ;
; main:main_inst|main_1_122_reg_stage0[13]       ; Merged with main:main_inst|main_1_103_reg_stage0[13]       ;
; main:main_inst|main_1_122_reg_stage0[12]       ; Merged with main:main_inst|main_1_103_reg_stage0[12]       ;
; main:main_inst|main_1_122_reg_stage0[11]       ; Merged with main:main_inst|main_1_103_reg_stage0[11]       ;
; main:main_inst|main_1_122_reg_stage0[10]       ; Merged with main:main_inst|main_1_103_reg_stage0[10]       ;
; main:main_inst|main_1_122_reg_stage0[9]        ; Merged with main:main_inst|main_1_103_reg_stage0[9]        ;
; main:main_inst|main_1_122_reg_stage0[8]        ; Merged with main:main_inst|main_1_103_reg_stage0[8]        ;
; main:main_inst|main_1_122_reg_stage0[7]        ; Merged with main:main_inst|main_1_103_reg_stage0[7]        ;
; main:main_inst|main_1_122_reg_stage0[6]        ; Merged with main:main_inst|main_1_103_reg_stage0[6]        ;
; main:main_inst|main_1_122_reg_stage0[5]        ; Merged with main:main_inst|main_1_103_reg_stage0[5]        ;
; main:main_inst|main_1_122_reg_stage0[4]        ; Merged with main:main_inst|main_1_103_reg_stage0[4]        ;
; main:main_inst|main_1_122_reg_stage0[3]        ; Merged with main:main_inst|main_1_103_reg_stage0[3]        ;
; main:main_inst|main_1_122_reg_stage0[2]        ; Merged with main:main_inst|main_1_103_reg_stage0[2]        ;
; main:main_inst|main_1_122_reg_stage0[1]        ; Merged with main:main_inst|main_1_103_reg_stage0[1]        ;
; main:main_inst|main_1_122_reg_stage0[0]        ; Merged with main:main_inst|main_1_103_reg_stage0[0]        ;
; main:main_inst|main_1_173_reg_stage0[31]       ; Merged with main:main_inst|main_1_154_reg_stage0[31]       ;
; main:main_inst|main_1_173_reg_stage0[30]       ; Merged with main:main_inst|main_1_154_reg_stage0[30]       ;
; main:main_inst|main_1_173_reg_stage0[29]       ; Merged with main:main_inst|main_1_154_reg_stage0[29]       ;
; main:main_inst|main_1_173_reg_stage0[28]       ; Merged with main:main_inst|main_1_154_reg_stage0[28]       ;
; main:main_inst|main_1_173_reg_stage0[27]       ; Merged with main:main_inst|main_1_154_reg_stage0[27]       ;
; main:main_inst|main_1_173_reg_stage0[26]       ; Merged with main:main_inst|main_1_154_reg_stage0[26]       ;
; main:main_inst|main_1_173_reg_stage0[25]       ; Merged with main:main_inst|main_1_154_reg_stage0[25]       ;
; main:main_inst|main_1_173_reg_stage0[24]       ; Merged with main:main_inst|main_1_154_reg_stage0[24]       ;
; main:main_inst|main_1_173_reg_stage0[23]       ; Merged with main:main_inst|main_1_154_reg_stage0[23]       ;
; main:main_inst|main_1_173_reg_stage0[22]       ; Merged with main:main_inst|main_1_154_reg_stage0[22]       ;
; main:main_inst|main_1_173_reg_stage0[21]       ; Merged with main:main_inst|main_1_154_reg_stage0[21]       ;
; main:main_inst|main_1_173_reg_stage0[20]       ; Merged with main:main_inst|main_1_154_reg_stage0[20]       ;
; main:main_inst|main_1_173_reg_stage0[19]       ; Merged with main:main_inst|main_1_154_reg_stage0[19]       ;
; main:main_inst|main_1_173_reg_stage0[18]       ; Merged with main:main_inst|main_1_154_reg_stage0[18]       ;
; main:main_inst|main_1_173_reg_stage0[17]       ; Merged with main:main_inst|main_1_154_reg_stage0[17]       ;
; main:main_inst|main_1_173_reg_stage0[16]       ; Merged with main:main_inst|main_1_154_reg_stage0[16]       ;
; main:main_inst|main_1_173_reg_stage0[15]       ; Merged with main:main_inst|main_1_154_reg_stage0[15]       ;
; main:main_inst|main_1_173_reg_stage0[14]       ; Merged with main:main_inst|main_1_154_reg_stage0[14]       ;
; main:main_inst|main_1_173_reg_stage0[13]       ; Merged with main:main_inst|main_1_154_reg_stage0[13]       ;
; main:main_inst|main_1_173_reg_stage0[12]       ; Merged with main:main_inst|main_1_154_reg_stage0[12]       ;
; main:main_inst|main_1_173_reg_stage0[11]       ; Merged with main:main_inst|main_1_154_reg_stage0[11]       ;
; main:main_inst|main_1_173_reg_stage0[10]       ; Merged with main:main_inst|main_1_154_reg_stage0[10]       ;
; main:main_inst|main_1_173_reg_stage0[9]        ; Merged with main:main_inst|main_1_154_reg_stage0[9]        ;
; main:main_inst|main_1_173_reg_stage0[8]        ; Merged with main:main_inst|main_1_154_reg_stage0[8]        ;
; main:main_inst|main_1_173_reg_stage0[7]        ; Merged with main:main_inst|main_1_154_reg_stage0[7]        ;
; main:main_inst|main_1_173_reg_stage0[6]        ; Merged with main:main_inst|main_1_154_reg_stage0[6]        ;
; main:main_inst|main_1_173_reg_stage0[5]        ; Merged with main:main_inst|main_1_154_reg_stage0[5]        ;
; main:main_inst|main_1_173_reg_stage0[4]        ; Merged with main:main_inst|main_1_154_reg_stage0[4]        ;
; main:main_inst|main_1_173_reg_stage0[3]        ; Merged with main:main_inst|main_1_154_reg_stage0[3]        ;
; main:main_inst|main_1_173_reg_stage0[2]        ; Merged with main:main_inst|main_1_154_reg_stage0[2]        ;
; main:main_inst|main_1_173_reg_stage0[1]        ; Merged with main:main_inst|main_1_154_reg_stage0[1]        ;
; main:main_inst|main_1_173_reg_stage0[0]        ; Merged with main:main_inst|main_1_154_reg_stage0[0]        ;
; main:main_inst|main_1_181_reg_stage0[31]       ; Merged with main:main_inst|main_1_162_reg_stage0[31]       ;
; main:main_inst|main_1_181_reg_stage0[30]       ; Merged with main:main_inst|main_1_162_reg_stage0[30]       ;
; main:main_inst|main_1_181_reg_stage0[29]       ; Merged with main:main_inst|main_1_162_reg_stage0[29]       ;
; main:main_inst|main_1_181_reg_stage0[28]       ; Merged with main:main_inst|main_1_162_reg_stage0[28]       ;
; main:main_inst|main_1_181_reg_stage0[27]       ; Merged with main:main_inst|main_1_162_reg_stage0[27]       ;
; main:main_inst|main_1_181_reg_stage0[26]       ; Merged with main:main_inst|main_1_162_reg_stage0[26]       ;
; main:main_inst|main_1_181_reg_stage0[25]       ; Merged with main:main_inst|main_1_162_reg_stage0[25]       ;
; main:main_inst|main_1_181_reg_stage0[24]       ; Merged with main:main_inst|main_1_162_reg_stage0[24]       ;
; main:main_inst|main_1_181_reg_stage0[23]       ; Merged with main:main_inst|main_1_162_reg_stage0[23]       ;
; main:main_inst|main_1_181_reg_stage0[22]       ; Merged with main:main_inst|main_1_162_reg_stage0[22]       ;
; main:main_inst|main_1_181_reg_stage0[21]       ; Merged with main:main_inst|main_1_162_reg_stage0[21]       ;
; main:main_inst|main_1_181_reg_stage0[20]       ; Merged with main:main_inst|main_1_162_reg_stage0[20]       ;
; main:main_inst|main_1_181_reg_stage0[19]       ; Merged with main:main_inst|main_1_162_reg_stage0[19]       ;
; main:main_inst|main_1_181_reg_stage0[18]       ; Merged with main:main_inst|main_1_162_reg_stage0[18]       ;
; main:main_inst|main_1_181_reg_stage0[17]       ; Merged with main:main_inst|main_1_162_reg_stage0[17]       ;
; main:main_inst|main_1_181_reg_stage0[16]       ; Merged with main:main_inst|main_1_162_reg_stage0[16]       ;
; main:main_inst|main_1_181_reg_stage0[15]       ; Merged with main:main_inst|main_1_162_reg_stage0[15]       ;
; main:main_inst|main_1_181_reg_stage0[14]       ; Merged with main:main_inst|main_1_162_reg_stage0[14]       ;
; main:main_inst|main_1_181_reg_stage0[13]       ; Merged with main:main_inst|main_1_162_reg_stage0[13]       ;
; main:main_inst|main_1_181_reg_stage0[12]       ; Merged with main:main_inst|main_1_162_reg_stage0[12]       ;
; main:main_inst|main_1_181_reg_stage0[11]       ; Merged with main:main_inst|main_1_162_reg_stage0[11]       ;
; main:main_inst|main_1_181_reg_stage0[10]       ; Merged with main:main_inst|main_1_162_reg_stage0[10]       ;
; main:main_inst|main_1_181_reg_stage0[9]        ; Merged with main:main_inst|main_1_162_reg_stage0[9]        ;
; main:main_inst|main_1_181_reg_stage0[8]        ; Merged with main:main_inst|main_1_162_reg_stage0[8]        ;
; main:main_inst|main_1_181_reg_stage0[7]        ; Merged with main:main_inst|main_1_162_reg_stage0[7]        ;
; main:main_inst|main_1_181_reg_stage0[6]        ; Merged with main:main_inst|main_1_162_reg_stage0[6]        ;
; main:main_inst|main_1_181_reg_stage0[5]        ; Merged with main:main_inst|main_1_162_reg_stage0[5]        ;
; main:main_inst|main_1_181_reg_stage0[4]        ; Merged with main:main_inst|main_1_162_reg_stage0[4]        ;
; main:main_inst|main_1_181_reg_stage0[3]        ; Merged with main:main_inst|main_1_162_reg_stage0[3]        ;
; main:main_inst|main_1_181_reg_stage0[2]        ; Merged with main:main_inst|main_1_162_reg_stage0[2]        ;
; main:main_inst|main_1_181_reg_stage0[1]        ; Merged with main:main_inst|main_1_162_reg_stage0[1]        ;
; main:main_inst|main_1_181_reg_stage0[0]        ; Merged with main:main_inst|main_1_162_reg_stage0[0]        ;
; main:main_inst|main_1_183_reg_stage0[31]       ; Merged with main:main_inst|main_1_164_reg_stage0[31]       ;
; main:main_inst|main_1_183_reg_stage0[30]       ; Merged with main:main_inst|main_1_164_reg_stage0[30]       ;
; main:main_inst|main_1_183_reg_stage0[29]       ; Merged with main:main_inst|main_1_164_reg_stage0[29]       ;
; main:main_inst|main_1_183_reg_stage0[28]       ; Merged with main:main_inst|main_1_164_reg_stage0[28]       ;
; main:main_inst|main_1_183_reg_stage0[27]       ; Merged with main:main_inst|main_1_164_reg_stage0[27]       ;
; main:main_inst|main_1_183_reg_stage0[26]       ; Merged with main:main_inst|main_1_164_reg_stage0[26]       ;
; main:main_inst|main_1_183_reg_stage0[25]       ; Merged with main:main_inst|main_1_164_reg_stage0[25]       ;
; main:main_inst|main_1_183_reg_stage0[24]       ; Merged with main:main_inst|main_1_164_reg_stage0[24]       ;
; main:main_inst|main_1_183_reg_stage0[23]       ; Merged with main:main_inst|main_1_164_reg_stage0[23]       ;
; main:main_inst|main_1_183_reg_stage0[22]       ; Merged with main:main_inst|main_1_164_reg_stage0[22]       ;
; main:main_inst|main_1_183_reg_stage0[21]       ; Merged with main:main_inst|main_1_164_reg_stage0[21]       ;
; main:main_inst|main_1_183_reg_stage0[20]       ; Merged with main:main_inst|main_1_164_reg_stage0[20]       ;
; main:main_inst|main_1_183_reg_stage0[19]       ; Merged with main:main_inst|main_1_164_reg_stage0[19]       ;
; main:main_inst|main_1_183_reg_stage0[18]       ; Merged with main:main_inst|main_1_164_reg_stage0[18]       ;
; main:main_inst|main_1_183_reg_stage0[17]       ; Merged with main:main_inst|main_1_164_reg_stage0[17]       ;
; main:main_inst|main_1_183_reg_stage0[16]       ; Merged with main:main_inst|main_1_164_reg_stage0[16]       ;
; main:main_inst|main_1_183_reg_stage0[15]       ; Merged with main:main_inst|main_1_164_reg_stage0[15]       ;
; main:main_inst|main_1_183_reg_stage0[14]       ; Merged with main:main_inst|main_1_164_reg_stage0[14]       ;
; main:main_inst|main_1_183_reg_stage0[13]       ; Merged with main:main_inst|main_1_164_reg_stage0[13]       ;
; main:main_inst|main_1_183_reg_stage0[12]       ; Merged with main:main_inst|main_1_164_reg_stage0[12]       ;
; main:main_inst|main_1_183_reg_stage0[11]       ; Merged with main:main_inst|main_1_164_reg_stage0[11]       ;
; main:main_inst|main_1_183_reg_stage0[10]       ; Merged with main:main_inst|main_1_164_reg_stage0[10]       ;
; main:main_inst|main_1_183_reg_stage0[9]        ; Merged with main:main_inst|main_1_164_reg_stage0[9]        ;
; main:main_inst|main_1_183_reg_stage0[8]        ; Merged with main:main_inst|main_1_164_reg_stage0[8]        ;
; main:main_inst|main_1_183_reg_stage0[7]        ; Merged with main:main_inst|main_1_164_reg_stage0[7]        ;
; main:main_inst|main_1_183_reg_stage0[6]        ; Merged with main:main_inst|main_1_164_reg_stage0[6]        ;
; main:main_inst|main_1_183_reg_stage0[5]        ; Merged with main:main_inst|main_1_164_reg_stage0[5]        ;
; main:main_inst|main_1_183_reg_stage0[4]        ; Merged with main:main_inst|main_1_164_reg_stage0[4]        ;
; main:main_inst|main_1_183_reg_stage0[3]        ; Merged with main:main_inst|main_1_164_reg_stage0[3]        ;
; main:main_inst|main_1_183_reg_stage0[2]        ; Merged with main:main_inst|main_1_164_reg_stage0[2]        ;
; main:main_inst|main_1_183_reg_stage0[1]        ; Merged with main:main_inst|main_1_164_reg_stage0[1]        ;
; main:main_inst|main_1_183_reg_stage0[0]        ; Merged with main:main_inst|main_1_164_reg_stage0[0]        ;
; main:main_inst|main_1_124_reg_stage0[31]       ; Merged with main:main_inst|main_1_105_reg_stage0[31]       ;
; main:main_inst|main_1_124_reg_stage0[30]       ; Merged with main:main_inst|main_1_105_reg_stage0[30]       ;
; main:main_inst|main_1_124_reg_stage0[29]       ; Merged with main:main_inst|main_1_105_reg_stage0[29]       ;
; main:main_inst|main_1_124_reg_stage0[28]       ; Merged with main:main_inst|main_1_105_reg_stage0[28]       ;
; main:main_inst|main_1_124_reg_stage0[27]       ; Merged with main:main_inst|main_1_105_reg_stage0[27]       ;
; main:main_inst|main_1_124_reg_stage0[26]       ; Merged with main:main_inst|main_1_105_reg_stage0[26]       ;
; main:main_inst|main_1_124_reg_stage0[25]       ; Merged with main:main_inst|main_1_105_reg_stage0[25]       ;
; main:main_inst|main_1_124_reg_stage0[24]       ; Merged with main:main_inst|main_1_105_reg_stage0[24]       ;
; main:main_inst|main_1_124_reg_stage0[23]       ; Merged with main:main_inst|main_1_105_reg_stage0[23]       ;
; main:main_inst|main_1_124_reg_stage0[22]       ; Merged with main:main_inst|main_1_105_reg_stage0[22]       ;
; main:main_inst|main_1_124_reg_stage0[21]       ; Merged with main:main_inst|main_1_105_reg_stage0[21]       ;
; main:main_inst|main_1_124_reg_stage0[20]       ; Merged with main:main_inst|main_1_105_reg_stage0[20]       ;
; main:main_inst|main_1_124_reg_stage0[19]       ; Merged with main:main_inst|main_1_105_reg_stage0[19]       ;
; main:main_inst|main_1_124_reg_stage0[18]       ; Merged with main:main_inst|main_1_105_reg_stage0[18]       ;
; main:main_inst|main_1_124_reg_stage0[17]       ; Merged with main:main_inst|main_1_105_reg_stage0[17]       ;
; main:main_inst|main_1_124_reg_stage0[16]       ; Merged with main:main_inst|main_1_105_reg_stage0[16]       ;
; main:main_inst|main_1_124_reg_stage0[15]       ; Merged with main:main_inst|main_1_105_reg_stage0[15]       ;
; main:main_inst|main_1_124_reg_stage0[14]       ; Merged with main:main_inst|main_1_105_reg_stage0[14]       ;
; main:main_inst|main_1_124_reg_stage0[13]       ; Merged with main:main_inst|main_1_105_reg_stage0[13]       ;
; main:main_inst|main_1_124_reg_stage0[12]       ; Merged with main:main_inst|main_1_105_reg_stage0[12]       ;
; main:main_inst|main_1_124_reg_stage0[11]       ; Merged with main:main_inst|main_1_105_reg_stage0[11]       ;
; main:main_inst|main_1_124_reg_stage0[10]       ; Merged with main:main_inst|main_1_105_reg_stage0[10]       ;
; main:main_inst|main_1_124_reg_stage0[9]        ; Merged with main:main_inst|main_1_105_reg_stage0[9]        ;
; main:main_inst|main_1_124_reg_stage0[8]        ; Merged with main:main_inst|main_1_105_reg_stage0[8]        ;
; main:main_inst|main_1_124_reg_stage0[7]        ; Merged with main:main_inst|main_1_105_reg_stage0[7]        ;
; main:main_inst|main_1_124_reg_stage0[6]        ; Merged with main:main_inst|main_1_105_reg_stage0[6]        ;
; main:main_inst|main_1_124_reg_stage0[5]        ; Merged with main:main_inst|main_1_105_reg_stage0[5]        ;
; main:main_inst|main_1_124_reg_stage0[4]        ; Merged with main:main_inst|main_1_105_reg_stage0[4]        ;
; main:main_inst|main_1_124_reg_stage0[3]        ; Merged with main:main_inst|main_1_105_reg_stage0[3]        ;
; main:main_inst|main_1_124_reg_stage0[2]        ; Merged with main:main_inst|main_1_105_reg_stage0[2]        ;
; main:main_inst|main_1_124_reg_stage0[1]        ; Merged with main:main_inst|main_1_105_reg_stage0[1]        ;
; main:main_inst|main_1_124_reg_stage0[0]        ; Merged with main:main_inst|main_1_105_reg_stage0[0]        ;
; main:main_inst|main_1_55_reg_stage0[31]        ; Merged with main:main_inst|main_1_36_reg_stage0[31]        ;
; main:main_inst|main_1_55_reg_stage0[30]        ; Merged with main:main_inst|main_1_36_reg_stage0[30]        ;
; main:main_inst|main_1_55_reg_stage0[29]        ; Merged with main:main_inst|main_1_36_reg_stage0[29]        ;
; main:main_inst|main_1_55_reg_stage0[28]        ; Merged with main:main_inst|main_1_36_reg_stage0[28]        ;
; main:main_inst|main_1_55_reg_stage0[27]        ; Merged with main:main_inst|main_1_36_reg_stage0[27]        ;
; main:main_inst|main_1_55_reg_stage0[26]        ; Merged with main:main_inst|main_1_36_reg_stage0[26]        ;
; main:main_inst|main_1_55_reg_stage0[25]        ; Merged with main:main_inst|main_1_36_reg_stage0[25]        ;
; main:main_inst|main_1_55_reg_stage0[24]        ; Merged with main:main_inst|main_1_36_reg_stage0[24]        ;
; main:main_inst|main_1_55_reg_stage0[23]        ; Merged with main:main_inst|main_1_36_reg_stage0[23]        ;
; main:main_inst|main_1_55_reg_stage0[22]        ; Merged with main:main_inst|main_1_36_reg_stage0[22]        ;
; main:main_inst|main_1_55_reg_stage0[21]        ; Merged with main:main_inst|main_1_36_reg_stage0[21]        ;
; main:main_inst|main_1_55_reg_stage0[20]        ; Merged with main:main_inst|main_1_36_reg_stage0[20]        ;
; main:main_inst|main_1_55_reg_stage0[19]        ; Merged with main:main_inst|main_1_36_reg_stage0[19]        ;
; main:main_inst|main_1_55_reg_stage0[18]        ; Merged with main:main_inst|main_1_36_reg_stage0[18]        ;
; main:main_inst|main_1_55_reg_stage0[17]        ; Merged with main:main_inst|main_1_36_reg_stage0[17]        ;
; main:main_inst|main_1_55_reg_stage0[16]        ; Merged with main:main_inst|main_1_36_reg_stage0[16]        ;
; main:main_inst|main_1_55_reg_stage0[15]        ; Merged with main:main_inst|main_1_36_reg_stage0[15]        ;
; main:main_inst|main_1_55_reg_stage0[14]        ; Merged with main:main_inst|main_1_36_reg_stage0[14]        ;
; main:main_inst|main_1_55_reg_stage0[13]        ; Merged with main:main_inst|main_1_36_reg_stage0[13]        ;
; main:main_inst|main_1_55_reg_stage0[12]        ; Merged with main:main_inst|main_1_36_reg_stage0[12]        ;
; main:main_inst|main_1_55_reg_stage0[11]        ; Merged with main:main_inst|main_1_36_reg_stage0[11]        ;
; main:main_inst|main_1_55_reg_stage0[10]        ; Merged with main:main_inst|main_1_36_reg_stage0[10]        ;
; main:main_inst|main_1_55_reg_stage0[9]         ; Merged with main:main_inst|main_1_36_reg_stage0[9]         ;
; main:main_inst|main_1_55_reg_stage0[8]         ; Merged with main:main_inst|main_1_36_reg_stage0[8]         ;
; main:main_inst|main_1_55_reg_stage0[7]         ; Merged with main:main_inst|main_1_36_reg_stage0[7]         ;
; main:main_inst|main_1_55_reg_stage0[6]         ; Merged with main:main_inst|main_1_36_reg_stage0[6]         ;
; main:main_inst|main_1_55_reg_stage0[5]         ; Merged with main:main_inst|main_1_36_reg_stage0[5]         ;
; main:main_inst|main_1_55_reg_stage0[4]         ; Merged with main:main_inst|main_1_36_reg_stage0[4]         ;
; main:main_inst|main_1_55_reg_stage0[3]         ; Merged with main:main_inst|main_1_36_reg_stage0[3]         ;
; main:main_inst|main_1_55_reg_stage0[2]         ; Merged with main:main_inst|main_1_36_reg_stage0[2]         ;
; main:main_inst|main_1_55_reg_stage0[1]         ; Merged with main:main_inst|main_1_36_reg_stage0[1]         ;
; main:main_inst|main_1_55_reg_stage0[0]         ; Merged with main:main_inst|main_1_36_reg_stage0[0]         ;
; main:main_inst|main_1_95_reg_stage0[31]        ; Merged with main:main_inst|main_1_114_reg_stage0[31]       ;
; main:main_inst|main_1_95_reg_stage0[30]        ; Merged with main:main_inst|main_1_114_reg_stage0[30]       ;
; main:main_inst|main_1_95_reg_stage0[29]        ; Merged with main:main_inst|main_1_114_reg_stage0[29]       ;
; main:main_inst|main_1_95_reg_stage0[28]        ; Merged with main:main_inst|main_1_114_reg_stage0[28]       ;
; main:main_inst|main_1_95_reg_stage0[27]        ; Merged with main:main_inst|main_1_114_reg_stage0[27]       ;
; main:main_inst|main_1_95_reg_stage0[26]        ; Merged with main:main_inst|main_1_114_reg_stage0[26]       ;
; main:main_inst|main_1_95_reg_stage0[25]        ; Merged with main:main_inst|main_1_114_reg_stage0[25]       ;
; main:main_inst|main_1_95_reg_stage0[24]        ; Merged with main:main_inst|main_1_114_reg_stage0[24]       ;
; main:main_inst|main_1_95_reg_stage0[23]        ; Merged with main:main_inst|main_1_114_reg_stage0[23]       ;
; main:main_inst|main_1_95_reg_stage0[22]        ; Merged with main:main_inst|main_1_114_reg_stage0[22]       ;
; main:main_inst|main_1_95_reg_stage0[21]        ; Merged with main:main_inst|main_1_114_reg_stage0[21]       ;
; main:main_inst|main_1_95_reg_stage0[20]        ; Merged with main:main_inst|main_1_114_reg_stage0[20]       ;
; main:main_inst|main_1_95_reg_stage0[19]        ; Merged with main:main_inst|main_1_114_reg_stage0[19]       ;
; main:main_inst|main_1_95_reg_stage0[18]        ; Merged with main:main_inst|main_1_114_reg_stage0[18]       ;
; main:main_inst|main_1_95_reg_stage0[17]        ; Merged with main:main_inst|main_1_114_reg_stage0[17]       ;
; main:main_inst|main_1_95_reg_stage0[16]        ; Merged with main:main_inst|main_1_114_reg_stage0[16]       ;
; main:main_inst|main_1_95_reg_stage0[15]        ; Merged with main:main_inst|main_1_114_reg_stage0[15]       ;
; main:main_inst|main_1_95_reg_stage0[14]        ; Merged with main:main_inst|main_1_114_reg_stage0[14]       ;
; main:main_inst|main_1_95_reg_stage0[13]        ; Merged with main:main_inst|main_1_114_reg_stage0[13]       ;
; main:main_inst|main_1_95_reg_stage0[12]        ; Merged with main:main_inst|main_1_114_reg_stage0[12]       ;
; main:main_inst|main_1_95_reg_stage0[11]        ; Merged with main:main_inst|main_1_114_reg_stage0[11]       ;
; main:main_inst|main_1_95_reg_stage0[10]        ; Merged with main:main_inst|main_1_114_reg_stage0[10]       ;
; main:main_inst|main_1_95_reg_stage0[9]         ; Merged with main:main_inst|main_1_114_reg_stage0[9]        ;
; main:main_inst|main_1_95_reg_stage0[8]         ; Merged with main:main_inst|main_1_114_reg_stage0[8]        ;
; main:main_inst|main_1_95_reg_stage0[7]         ; Merged with main:main_inst|main_1_114_reg_stage0[7]        ;
; main:main_inst|main_1_95_reg_stage0[6]         ; Merged with main:main_inst|main_1_114_reg_stage0[6]        ;
; main:main_inst|main_1_95_reg_stage0[5]         ; Merged with main:main_inst|main_1_114_reg_stage0[5]        ;
; main:main_inst|main_1_95_reg_stage0[4]         ; Merged with main:main_inst|main_1_114_reg_stage0[4]        ;
; main:main_inst|main_1_95_reg_stage0[3]         ; Merged with main:main_inst|main_1_114_reg_stage0[3]        ;
; main:main_inst|main_1_95_reg_stage0[2]         ; Merged with main:main_inst|main_1_114_reg_stage0[2]        ;
; main:main_inst|main_1_95_reg_stage0[1]         ; Merged with main:main_inst|main_1_114_reg_stage0[1]        ;
; main:main_inst|main_1_95_reg_stage0[0]         ; Merged with main:main_inst|main_1_114_reg_stage0[0]        ;
; main:main_inst|main_1_120_reg_stage0[31]       ; Merged with main:main_inst|main_1_101_reg_stage0[31]       ;
; main:main_inst|main_1_120_reg_stage0[30]       ; Merged with main:main_inst|main_1_101_reg_stage0[30]       ;
; main:main_inst|main_1_120_reg_stage0[29]       ; Merged with main:main_inst|main_1_101_reg_stage0[29]       ;
; main:main_inst|main_1_120_reg_stage0[28]       ; Merged with main:main_inst|main_1_101_reg_stage0[28]       ;
; main:main_inst|main_1_120_reg_stage0[27]       ; Merged with main:main_inst|main_1_101_reg_stage0[27]       ;
; main:main_inst|main_1_120_reg_stage0[26]       ; Merged with main:main_inst|main_1_101_reg_stage0[26]       ;
; main:main_inst|main_1_120_reg_stage0[25]       ; Merged with main:main_inst|main_1_101_reg_stage0[25]       ;
; main:main_inst|main_1_120_reg_stage0[24]       ; Merged with main:main_inst|main_1_101_reg_stage0[24]       ;
; main:main_inst|main_1_120_reg_stage0[23]       ; Merged with main:main_inst|main_1_101_reg_stage0[23]       ;
; main:main_inst|main_1_120_reg_stage0[22]       ; Merged with main:main_inst|main_1_101_reg_stage0[22]       ;
; main:main_inst|main_1_120_reg_stage0[21]       ; Merged with main:main_inst|main_1_101_reg_stage0[21]       ;
; main:main_inst|main_1_120_reg_stage0[20]       ; Merged with main:main_inst|main_1_101_reg_stage0[20]       ;
; main:main_inst|main_1_120_reg_stage0[19]       ; Merged with main:main_inst|main_1_101_reg_stage0[19]       ;
; main:main_inst|main_1_120_reg_stage0[18]       ; Merged with main:main_inst|main_1_101_reg_stage0[18]       ;
; main:main_inst|main_1_120_reg_stage0[17]       ; Merged with main:main_inst|main_1_101_reg_stage0[17]       ;
; main:main_inst|main_1_120_reg_stage0[16]       ; Merged with main:main_inst|main_1_101_reg_stage0[16]       ;
; main:main_inst|main_1_120_reg_stage0[15]       ; Merged with main:main_inst|main_1_101_reg_stage0[15]       ;
; main:main_inst|main_1_120_reg_stage0[14]       ; Merged with main:main_inst|main_1_101_reg_stage0[14]       ;
; main:main_inst|main_1_120_reg_stage0[13]       ; Merged with main:main_inst|main_1_101_reg_stage0[13]       ;
; main:main_inst|main_1_120_reg_stage0[12]       ; Merged with main:main_inst|main_1_101_reg_stage0[12]       ;
; main:main_inst|main_1_120_reg_stage0[11]       ; Merged with main:main_inst|main_1_101_reg_stage0[11]       ;
; main:main_inst|main_1_120_reg_stage0[10]       ; Merged with main:main_inst|main_1_101_reg_stage0[10]       ;
; main:main_inst|main_1_120_reg_stage0[9]        ; Merged with main:main_inst|main_1_101_reg_stage0[9]        ;
; main:main_inst|main_1_120_reg_stage0[8]        ; Merged with main:main_inst|main_1_101_reg_stage0[8]        ;
; main:main_inst|main_1_120_reg_stage0[7]        ; Merged with main:main_inst|main_1_101_reg_stage0[7]        ;
; main:main_inst|main_1_120_reg_stage0[6]        ; Merged with main:main_inst|main_1_101_reg_stage0[6]        ;
; main:main_inst|main_1_120_reg_stage0[5]        ; Merged with main:main_inst|main_1_101_reg_stage0[5]        ;
; main:main_inst|main_1_120_reg_stage0[4]        ; Merged with main:main_inst|main_1_101_reg_stage0[4]        ;
; main:main_inst|main_1_120_reg_stage0[3]        ; Merged with main:main_inst|main_1_101_reg_stage0[3]        ;
; main:main_inst|main_1_120_reg_stage0[2]        ; Merged with main:main_inst|main_1_101_reg_stage0[2]        ;
; main:main_inst|main_1_120_reg_stage0[1]        ; Merged with main:main_inst|main_1_101_reg_stage0[1]        ;
; main:main_inst|main_1_120_reg_stage0[0]        ; Merged with main:main_inst|main_1_101_reg_stage0[0]        ;
; main:main_inst|main_1_171_reg_stage0[31]       ; Merged with main:main_inst|main_1_152_reg_stage0[31]       ;
; main:main_inst|main_1_171_reg_stage0[30]       ; Merged with main:main_inst|main_1_152_reg_stage0[30]       ;
; main:main_inst|main_1_171_reg_stage0[29]       ; Merged with main:main_inst|main_1_152_reg_stage0[29]       ;
; main:main_inst|main_1_171_reg_stage0[28]       ; Merged with main:main_inst|main_1_152_reg_stage0[28]       ;
; main:main_inst|main_1_171_reg_stage0[27]       ; Merged with main:main_inst|main_1_152_reg_stage0[27]       ;
; main:main_inst|main_1_171_reg_stage0[26]       ; Merged with main:main_inst|main_1_152_reg_stage0[26]       ;
; main:main_inst|main_1_171_reg_stage0[25]       ; Merged with main:main_inst|main_1_152_reg_stage0[25]       ;
; main:main_inst|main_1_171_reg_stage0[24]       ; Merged with main:main_inst|main_1_152_reg_stage0[24]       ;
; main:main_inst|main_1_171_reg_stage0[23]       ; Merged with main:main_inst|main_1_152_reg_stage0[23]       ;
; main:main_inst|main_1_171_reg_stage0[22]       ; Merged with main:main_inst|main_1_152_reg_stage0[22]       ;
; main:main_inst|main_1_171_reg_stage0[21]       ; Merged with main:main_inst|main_1_152_reg_stage0[21]       ;
; main:main_inst|main_1_171_reg_stage0[20]       ; Merged with main:main_inst|main_1_152_reg_stage0[20]       ;
; main:main_inst|main_1_171_reg_stage0[19]       ; Merged with main:main_inst|main_1_152_reg_stage0[19]       ;
; main:main_inst|main_1_171_reg_stage0[18]       ; Merged with main:main_inst|main_1_152_reg_stage0[18]       ;
; main:main_inst|main_1_171_reg_stage0[17]       ; Merged with main:main_inst|main_1_152_reg_stage0[17]       ;
; main:main_inst|main_1_171_reg_stage0[16]       ; Merged with main:main_inst|main_1_152_reg_stage0[16]       ;
; main:main_inst|main_1_171_reg_stage0[15]       ; Merged with main:main_inst|main_1_152_reg_stage0[15]       ;
; main:main_inst|main_1_171_reg_stage0[14]       ; Merged with main:main_inst|main_1_152_reg_stage0[14]       ;
; main:main_inst|main_1_171_reg_stage0[13]       ; Merged with main:main_inst|main_1_152_reg_stage0[13]       ;
; main:main_inst|main_1_171_reg_stage0[12]       ; Merged with main:main_inst|main_1_152_reg_stage0[12]       ;
; main:main_inst|main_1_171_reg_stage0[11]       ; Merged with main:main_inst|main_1_152_reg_stage0[11]       ;
; main:main_inst|main_1_171_reg_stage0[10]       ; Merged with main:main_inst|main_1_152_reg_stage0[10]       ;
; main:main_inst|main_1_171_reg_stage0[9]        ; Merged with main:main_inst|main_1_152_reg_stage0[9]        ;
; main:main_inst|main_1_171_reg_stage0[8]        ; Merged with main:main_inst|main_1_152_reg_stage0[8]        ;
; main:main_inst|main_1_171_reg_stage0[7]        ; Merged with main:main_inst|main_1_152_reg_stage0[7]        ;
; main:main_inst|main_1_171_reg_stage0[6]        ; Merged with main:main_inst|main_1_152_reg_stage0[6]        ;
; main:main_inst|main_1_171_reg_stage0[5]        ; Merged with main:main_inst|main_1_152_reg_stage0[5]        ;
; main:main_inst|main_1_171_reg_stage0[4]        ; Merged with main:main_inst|main_1_152_reg_stage0[4]        ;
; main:main_inst|main_1_171_reg_stage0[3]        ; Merged with main:main_inst|main_1_152_reg_stage0[3]        ;
; main:main_inst|main_1_171_reg_stage0[2]        ; Merged with main:main_inst|main_1_152_reg_stage0[2]        ;
; main:main_inst|main_1_171_reg_stage0[1]        ; Merged with main:main_inst|main_1_152_reg_stage0[1]        ;
; main:main_inst|main_1_171_reg_stage0[0]        ; Merged with main:main_inst|main_1_152_reg_stage0[0]        ;
; main:main_inst|main_1_179_reg_stage0[31]       ; Merged with main:main_inst|main_1_160_reg_stage0[31]       ;
; main:main_inst|main_1_179_reg_stage0[30]       ; Merged with main:main_inst|main_1_160_reg_stage0[30]       ;
; main:main_inst|main_1_179_reg_stage0[29]       ; Merged with main:main_inst|main_1_160_reg_stage0[29]       ;
; main:main_inst|main_1_179_reg_stage0[28]       ; Merged with main:main_inst|main_1_160_reg_stage0[28]       ;
; main:main_inst|main_1_179_reg_stage0[27]       ; Merged with main:main_inst|main_1_160_reg_stage0[27]       ;
; main:main_inst|main_1_179_reg_stage0[26]       ; Merged with main:main_inst|main_1_160_reg_stage0[26]       ;
; main:main_inst|main_1_179_reg_stage0[25]       ; Merged with main:main_inst|main_1_160_reg_stage0[25]       ;
; main:main_inst|main_1_179_reg_stage0[24]       ; Merged with main:main_inst|main_1_160_reg_stage0[24]       ;
; main:main_inst|main_1_179_reg_stage0[23]       ; Merged with main:main_inst|main_1_160_reg_stage0[23]       ;
; main:main_inst|main_1_179_reg_stage0[22]       ; Merged with main:main_inst|main_1_160_reg_stage0[22]       ;
; main:main_inst|main_1_179_reg_stage0[21]       ; Merged with main:main_inst|main_1_160_reg_stage0[21]       ;
; main:main_inst|main_1_179_reg_stage0[20]       ; Merged with main:main_inst|main_1_160_reg_stage0[20]       ;
; main:main_inst|main_1_179_reg_stage0[19]       ; Merged with main:main_inst|main_1_160_reg_stage0[19]       ;
; main:main_inst|main_1_179_reg_stage0[18]       ; Merged with main:main_inst|main_1_160_reg_stage0[18]       ;
; main:main_inst|main_1_179_reg_stage0[17]       ; Merged with main:main_inst|main_1_160_reg_stage0[17]       ;
; main:main_inst|main_1_179_reg_stage0[16]       ; Merged with main:main_inst|main_1_160_reg_stage0[16]       ;
; main:main_inst|main_1_179_reg_stage0[15]       ; Merged with main:main_inst|main_1_160_reg_stage0[15]       ;
; main:main_inst|main_1_179_reg_stage0[14]       ; Merged with main:main_inst|main_1_160_reg_stage0[14]       ;
; main:main_inst|main_1_179_reg_stage0[13]       ; Merged with main:main_inst|main_1_160_reg_stage0[13]       ;
; main:main_inst|main_1_179_reg_stage0[12]       ; Merged with main:main_inst|main_1_160_reg_stage0[12]       ;
; main:main_inst|main_1_179_reg_stage0[11]       ; Merged with main:main_inst|main_1_160_reg_stage0[11]       ;
; main:main_inst|main_1_179_reg_stage0[10]       ; Merged with main:main_inst|main_1_160_reg_stage0[10]       ;
; main:main_inst|main_1_179_reg_stage0[9]        ; Merged with main:main_inst|main_1_160_reg_stage0[9]        ;
; main:main_inst|main_1_179_reg_stage0[8]        ; Merged with main:main_inst|main_1_160_reg_stage0[8]        ;
; main:main_inst|main_1_179_reg_stage0[7]        ; Merged with main:main_inst|main_1_160_reg_stage0[7]        ;
; main:main_inst|main_1_179_reg_stage0[6]        ; Merged with main:main_inst|main_1_160_reg_stage0[6]        ;
; main:main_inst|main_1_179_reg_stage0[5]        ; Merged with main:main_inst|main_1_160_reg_stage0[5]        ;
; main:main_inst|main_1_179_reg_stage0[4]        ; Merged with main:main_inst|main_1_160_reg_stage0[4]        ;
; main:main_inst|main_1_179_reg_stage0[3]        ; Merged with main:main_inst|main_1_160_reg_stage0[3]        ;
; main:main_inst|main_1_179_reg_stage0[2]        ; Merged with main:main_inst|main_1_160_reg_stage0[2]        ;
; main:main_inst|main_1_179_reg_stage0[1]        ; Merged with main:main_inst|main_1_160_reg_stage0[1]        ;
; main:main_inst|main_1_179_reg_stage0[0]        ; Merged with main:main_inst|main_1_160_reg_stage0[0]        ;
; main:main_inst|main_1_54_reg_stage0[31]        ; Merged with main:main_inst|main_1_35_reg_stage0[31]        ;
; main:main_inst|main_1_54_reg_stage0[30]        ; Merged with main:main_inst|main_1_35_reg_stage0[30]        ;
; main:main_inst|main_1_54_reg_stage0[29]        ; Merged with main:main_inst|main_1_35_reg_stage0[29]        ;
; main:main_inst|main_1_54_reg_stage0[28]        ; Merged with main:main_inst|main_1_35_reg_stage0[28]        ;
; main:main_inst|main_1_54_reg_stage0[27]        ; Merged with main:main_inst|main_1_35_reg_stage0[27]        ;
; main:main_inst|main_1_54_reg_stage0[26]        ; Merged with main:main_inst|main_1_35_reg_stage0[26]        ;
; main:main_inst|main_1_54_reg_stage0[25]        ; Merged with main:main_inst|main_1_35_reg_stage0[25]        ;
; main:main_inst|main_1_54_reg_stage0[24]        ; Merged with main:main_inst|main_1_35_reg_stage0[24]        ;
; main:main_inst|main_1_54_reg_stage0[23]        ; Merged with main:main_inst|main_1_35_reg_stage0[23]        ;
; main:main_inst|main_1_54_reg_stage0[22]        ; Merged with main:main_inst|main_1_35_reg_stage0[22]        ;
; main:main_inst|main_1_54_reg_stage0[21]        ; Merged with main:main_inst|main_1_35_reg_stage0[21]        ;
; main:main_inst|main_1_54_reg_stage0[20]        ; Merged with main:main_inst|main_1_35_reg_stage0[20]        ;
; main:main_inst|main_1_54_reg_stage0[19]        ; Merged with main:main_inst|main_1_35_reg_stage0[19]        ;
; main:main_inst|main_1_54_reg_stage0[18]        ; Merged with main:main_inst|main_1_35_reg_stage0[18]        ;
; main:main_inst|main_1_54_reg_stage0[17]        ; Merged with main:main_inst|main_1_35_reg_stage0[17]        ;
; main:main_inst|main_1_54_reg_stage0[16]        ; Merged with main:main_inst|main_1_35_reg_stage0[16]        ;
; main:main_inst|main_1_54_reg_stage0[15]        ; Merged with main:main_inst|main_1_35_reg_stage0[15]        ;
; main:main_inst|main_1_54_reg_stage0[14]        ; Merged with main:main_inst|main_1_35_reg_stage0[14]        ;
; main:main_inst|main_1_54_reg_stage0[13]        ; Merged with main:main_inst|main_1_35_reg_stage0[13]        ;
; main:main_inst|main_1_54_reg_stage0[12]        ; Merged with main:main_inst|main_1_35_reg_stage0[12]        ;
; main:main_inst|main_1_54_reg_stage0[11]        ; Merged with main:main_inst|main_1_35_reg_stage0[11]        ;
; main:main_inst|main_1_54_reg_stage0[10]        ; Merged with main:main_inst|main_1_35_reg_stage0[10]        ;
; main:main_inst|main_1_54_reg_stage0[9]         ; Merged with main:main_inst|main_1_35_reg_stage0[9]         ;
; main:main_inst|main_1_54_reg_stage0[8]         ; Merged with main:main_inst|main_1_35_reg_stage0[8]         ;
; main:main_inst|main_1_54_reg_stage0[7]         ; Merged with main:main_inst|main_1_35_reg_stage0[7]         ;
; main:main_inst|main_1_54_reg_stage0[6]         ; Merged with main:main_inst|main_1_35_reg_stage0[6]         ;
; main:main_inst|main_1_54_reg_stage0[5]         ; Merged with main:main_inst|main_1_35_reg_stage0[5]         ;
; main:main_inst|main_1_54_reg_stage0[4]         ; Merged with main:main_inst|main_1_35_reg_stage0[4]         ;
; main:main_inst|main_1_54_reg_stage0[3]         ; Merged with main:main_inst|main_1_35_reg_stage0[3]         ;
; main:main_inst|main_1_54_reg_stage0[2]         ; Merged with main:main_inst|main_1_35_reg_stage0[2]         ;
; main:main_inst|main_1_54_reg_stage0[1]         ; Merged with main:main_inst|main_1_35_reg_stage0[1]         ;
; main:main_inst|main_1_54_reg_stage0[0]         ; Merged with main:main_inst|main_1_35_reg_stage0[0]         ;
; main:main_inst|main_1_94_reg_stage0[31]        ; Merged with main:main_inst|main_1_113_reg_stage0[31]       ;
; main:main_inst|main_1_94_reg_stage0[30]        ; Merged with main:main_inst|main_1_113_reg_stage0[30]       ;
; main:main_inst|main_1_94_reg_stage0[29]        ; Merged with main:main_inst|main_1_113_reg_stage0[29]       ;
; main:main_inst|main_1_94_reg_stage0[28]        ; Merged with main:main_inst|main_1_113_reg_stage0[28]       ;
; main:main_inst|main_1_94_reg_stage0[27]        ; Merged with main:main_inst|main_1_113_reg_stage0[27]       ;
; main:main_inst|main_1_94_reg_stage0[26]        ; Merged with main:main_inst|main_1_113_reg_stage0[26]       ;
; main:main_inst|main_1_94_reg_stage0[25]        ; Merged with main:main_inst|main_1_113_reg_stage0[25]       ;
; main:main_inst|main_1_94_reg_stage0[24]        ; Merged with main:main_inst|main_1_113_reg_stage0[24]       ;
; main:main_inst|main_1_94_reg_stage0[23]        ; Merged with main:main_inst|main_1_113_reg_stage0[23]       ;
; main:main_inst|main_1_94_reg_stage0[22]        ; Merged with main:main_inst|main_1_113_reg_stage0[22]       ;
; main:main_inst|main_1_94_reg_stage0[21]        ; Merged with main:main_inst|main_1_113_reg_stage0[21]       ;
; main:main_inst|main_1_94_reg_stage0[20]        ; Merged with main:main_inst|main_1_113_reg_stage0[20]       ;
; main:main_inst|main_1_94_reg_stage0[19]        ; Merged with main:main_inst|main_1_113_reg_stage0[19]       ;
; main:main_inst|main_1_94_reg_stage0[18]        ; Merged with main:main_inst|main_1_113_reg_stage0[18]       ;
; main:main_inst|main_1_94_reg_stage0[17]        ; Merged with main:main_inst|main_1_113_reg_stage0[17]       ;
; main:main_inst|main_1_94_reg_stage0[16]        ; Merged with main:main_inst|main_1_113_reg_stage0[16]       ;
; main:main_inst|main_1_94_reg_stage0[15]        ; Merged with main:main_inst|main_1_113_reg_stage0[15]       ;
; main:main_inst|main_1_94_reg_stage0[14]        ; Merged with main:main_inst|main_1_113_reg_stage0[14]       ;
; main:main_inst|main_1_94_reg_stage0[13]        ; Merged with main:main_inst|main_1_113_reg_stage0[13]       ;
; main:main_inst|main_1_94_reg_stage0[12]        ; Merged with main:main_inst|main_1_113_reg_stage0[12]       ;
; main:main_inst|main_1_94_reg_stage0[11]        ; Merged with main:main_inst|main_1_113_reg_stage0[11]       ;
; main:main_inst|main_1_94_reg_stage0[10]        ; Merged with main:main_inst|main_1_113_reg_stage0[10]       ;
; main:main_inst|main_1_94_reg_stage0[9]         ; Merged with main:main_inst|main_1_113_reg_stage0[9]        ;
; main:main_inst|main_1_94_reg_stage0[8]         ; Merged with main:main_inst|main_1_113_reg_stage0[8]        ;
; main:main_inst|main_1_94_reg_stage0[7]         ; Merged with main:main_inst|main_1_113_reg_stage0[7]        ;
; main:main_inst|main_1_94_reg_stage0[6]         ; Merged with main:main_inst|main_1_113_reg_stage0[6]        ;
; main:main_inst|main_1_94_reg_stage0[5]         ; Merged with main:main_inst|main_1_113_reg_stage0[5]        ;
; main:main_inst|main_1_94_reg_stage0[4]         ; Merged with main:main_inst|main_1_113_reg_stage0[4]        ;
; main:main_inst|main_1_94_reg_stage0[3]         ; Merged with main:main_inst|main_1_113_reg_stage0[3]        ;
; main:main_inst|main_1_94_reg_stage0[2]         ; Merged with main:main_inst|main_1_113_reg_stage0[2]        ;
; main:main_inst|main_1_94_reg_stage0[1]         ; Merged with main:main_inst|main_1_113_reg_stage0[1]        ;
; main:main_inst|main_1_94_reg_stage0[0]         ; Merged with main:main_inst|main_1_113_reg_stage0[0]        ;
; main:main_inst|main_1_119_reg_stage0[31]       ; Merged with main:main_inst|main_1_100_reg_stage0[31]       ;
; main:main_inst|main_1_119_reg_stage0[30]       ; Merged with main:main_inst|main_1_100_reg_stage0[30]       ;
; main:main_inst|main_1_119_reg_stage0[29]       ; Merged with main:main_inst|main_1_100_reg_stage0[29]       ;
; main:main_inst|main_1_119_reg_stage0[28]       ; Merged with main:main_inst|main_1_100_reg_stage0[28]       ;
; main:main_inst|main_1_119_reg_stage0[27]       ; Merged with main:main_inst|main_1_100_reg_stage0[27]       ;
; main:main_inst|main_1_119_reg_stage0[26]       ; Merged with main:main_inst|main_1_100_reg_stage0[26]       ;
; main:main_inst|main_1_119_reg_stage0[25]       ; Merged with main:main_inst|main_1_100_reg_stage0[25]       ;
; main:main_inst|main_1_119_reg_stage0[24]       ; Merged with main:main_inst|main_1_100_reg_stage0[24]       ;
; main:main_inst|main_1_119_reg_stage0[23]       ; Merged with main:main_inst|main_1_100_reg_stage0[23]       ;
; main:main_inst|main_1_119_reg_stage0[22]       ; Merged with main:main_inst|main_1_100_reg_stage0[22]       ;
; main:main_inst|main_1_119_reg_stage0[21]       ; Merged with main:main_inst|main_1_100_reg_stage0[21]       ;
; main:main_inst|main_1_119_reg_stage0[20]       ; Merged with main:main_inst|main_1_100_reg_stage0[20]       ;
; main:main_inst|main_1_119_reg_stage0[19]       ; Merged with main:main_inst|main_1_100_reg_stage0[19]       ;
; main:main_inst|main_1_119_reg_stage0[18]       ; Merged with main:main_inst|main_1_100_reg_stage0[18]       ;
; main:main_inst|main_1_119_reg_stage0[17]       ; Merged with main:main_inst|main_1_100_reg_stage0[17]       ;
; main:main_inst|main_1_119_reg_stage0[16]       ; Merged with main:main_inst|main_1_100_reg_stage0[16]       ;
; main:main_inst|main_1_119_reg_stage0[15]       ; Merged with main:main_inst|main_1_100_reg_stage0[15]       ;
; main:main_inst|main_1_119_reg_stage0[14]       ; Merged with main:main_inst|main_1_100_reg_stage0[14]       ;
; main:main_inst|main_1_119_reg_stage0[13]       ; Merged with main:main_inst|main_1_100_reg_stage0[13]       ;
; main:main_inst|main_1_119_reg_stage0[12]       ; Merged with main:main_inst|main_1_100_reg_stage0[12]       ;
; main:main_inst|main_1_119_reg_stage0[11]       ; Merged with main:main_inst|main_1_100_reg_stage0[11]       ;
; main:main_inst|main_1_119_reg_stage0[10]       ; Merged with main:main_inst|main_1_100_reg_stage0[10]       ;
; main:main_inst|main_1_119_reg_stage0[9]        ; Merged with main:main_inst|main_1_100_reg_stage0[9]        ;
; main:main_inst|main_1_119_reg_stage0[8]        ; Merged with main:main_inst|main_1_100_reg_stage0[8]        ;
; main:main_inst|main_1_119_reg_stage0[7]        ; Merged with main:main_inst|main_1_100_reg_stage0[7]        ;
; main:main_inst|main_1_119_reg_stage0[6]        ; Merged with main:main_inst|main_1_100_reg_stage0[6]        ;
; main:main_inst|main_1_119_reg_stage0[5]        ; Merged with main:main_inst|main_1_100_reg_stage0[5]        ;
; main:main_inst|main_1_119_reg_stage0[4]        ; Merged with main:main_inst|main_1_100_reg_stage0[4]        ;
; main:main_inst|main_1_119_reg_stage0[3]        ; Merged with main:main_inst|main_1_100_reg_stage0[3]        ;
; main:main_inst|main_1_119_reg_stage0[2]        ; Merged with main:main_inst|main_1_100_reg_stage0[2]        ;
; main:main_inst|main_1_119_reg_stage0[1]        ; Merged with main:main_inst|main_1_100_reg_stage0[1]        ;
; main:main_inst|main_1_119_reg_stage0[0]        ; Merged with main:main_inst|main_1_100_reg_stage0[0]        ;
; main:main_inst|main_1_170_reg_stage0[31]       ; Merged with main:main_inst|main_1_151_reg_stage0[31]       ;
; main:main_inst|main_1_170_reg_stage0[30]       ; Merged with main:main_inst|main_1_151_reg_stage0[30]       ;
; main:main_inst|main_1_170_reg_stage0[29]       ; Merged with main:main_inst|main_1_151_reg_stage0[29]       ;
; main:main_inst|main_1_170_reg_stage0[28]       ; Merged with main:main_inst|main_1_151_reg_stage0[28]       ;
; main:main_inst|main_1_170_reg_stage0[27]       ; Merged with main:main_inst|main_1_151_reg_stage0[27]       ;
; main:main_inst|main_1_170_reg_stage0[26]       ; Merged with main:main_inst|main_1_151_reg_stage0[26]       ;
; main:main_inst|main_1_170_reg_stage0[25]       ; Merged with main:main_inst|main_1_151_reg_stage0[25]       ;
; main:main_inst|main_1_170_reg_stage0[24]       ; Merged with main:main_inst|main_1_151_reg_stage0[24]       ;
; main:main_inst|main_1_170_reg_stage0[23]       ; Merged with main:main_inst|main_1_151_reg_stage0[23]       ;
; main:main_inst|main_1_170_reg_stage0[22]       ; Merged with main:main_inst|main_1_151_reg_stage0[22]       ;
; main:main_inst|main_1_170_reg_stage0[21]       ; Merged with main:main_inst|main_1_151_reg_stage0[21]       ;
; main:main_inst|main_1_170_reg_stage0[20]       ; Merged with main:main_inst|main_1_151_reg_stage0[20]       ;
; main:main_inst|main_1_170_reg_stage0[19]       ; Merged with main:main_inst|main_1_151_reg_stage0[19]       ;
; main:main_inst|main_1_170_reg_stage0[18]       ; Merged with main:main_inst|main_1_151_reg_stage0[18]       ;
; main:main_inst|main_1_170_reg_stage0[17]       ; Merged with main:main_inst|main_1_151_reg_stage0[17]       ;
; main:main_inst|main_1_170_reg_stage0[16]       ; Merged with main:main_inst|main_1_151_reg_stage0[16]       ;
; main:main_inst|main_1_170_reg_stage0[15]       ; Merged with main:main_inst|main_1_151_reg_stage0[15]       ;
; main:main_inst|main_1_170_reg_stage0[14]       ; Merged with main:main_inst|main_1_151_reg_stage0[14]       ;
; main:main_inst|main_1_170_reg_stage0[13]       ; Merged with main:main_inst|main_1_151_reg_stage0[13]       ;
; main:main_inst|main_1_170_reg_stage0[12]       ; Merged with main:main_inst|main_1_151_reg_stage0[12]       ;
; main:main_inst|main_1_170_reg_stage0[11]       ; Merged with main:main_inst|main_1_151_reg_stage0[11]       ;
; main:main_inst|main_1_170_reg_stage0[10]       ; Merged with main:main_inst|main_1_151_reg_stage0[10]       ;
; main:main_inst|main_1_170_reg_stage0[9]        ; Merged with main:main_inst|main_1_151_reg_stage0[9]        ;
; main:main_inst|main_1_170_reg_stage0[8]        ; Merged with main:main_inst|main_1_151_reg_stage0[8]        ;
; main:main_inst|main_1_170_reg_stage0[7]        ; Merged with main:main_inst|main_1_151_reg_stage0[7]        ;
; main:main_inst|main_1_170_reg_stage0[6]        ; Merged with main:main_inst|main_1_151_reg_stage0[6]        ;
; main:main_inst|main_1_170_reg_stage0[5]        ; Merged with main:main_inst|main_1_151_reg_stage0[5]        ;
; main:main_inst|main_1_170_reg_stage0[4]        ; Merged with main:main_inst|main_1_151_reg_stage0[4]        ;
; main:main_inst|main_1_170_reg_stage0[3]        ; Merged with main:main_inst|main_1_151_reg_stage0[3]        ;
; main:main_inst|main_1_170_reg_stage0[2]        ; Merged with main:main_inst|main_1_151_reg_stage0[2]        ;
; main:main_inst|main_1_170_reg_stage0[1]        ; Merged with main:main_inst|main_1_151_reg_stage0[1]        ;
; main:main_inst|main_1_170_reg_stage0[0]        ; Merged with main:main_inst|main_1_151_reg_stage0[0]        ;
; main:main_inst|main_1_177_reg_stage0[31]       ; Merged with main:main_inst|main_1_158_reg_stage0[31]       ;
; main:main_inst|main_1_177_reg_stage0[30]       ; Merged with main:main_inst|main_1_158_reg_stage0[30]       ;
; main:main_inst|main_1_177_reg_stage0[29]       ; Merged with main:main_inst|main_1_158_reg_stage0[29]       ;
; main:main_inst|main_1_177_reg_stage0[28]       ; Merged with main:main_inst|main_1_158_reg_stage0[28]       ;
; main:main_inst|main_1_177_reg_stage0[27]       ; Merged with main:main_inst|main_1_158_reg_stage0[27]       ;
; main:main_inst|main_1_177_reg_stage0[26]       ; Merged with main:main_inst|main_1_158_reg_stage0[26]       ;
; main:main_inst|main_1_177_reg_stage0[25]       ; Merged with main:main_inst|main_1_158_reg_stage0[25]       ;
; main:main_inst|main_1_177_reg_stage0[24]       ; Merged with main:main_inst|main_1_158_reg_stage0[24]       ;
; main:main_inst|main_1_177_reg_stage0[23]       ; Merged with main:main_inst|main_1_158_reg_stage0[23]       ;
; main:main_inst|main_1_177_reg_stage0[22]       ; Merged with main:main_inst|main_1_158_reg_stage0[22]       ;
; main:main_inst|main_1_177_reg_stage0[21]       ; Merged with main:main_inst|main_1_158_reg_stage0[21]       ;
; main:main_inst|main_1_177_reg_stage0[20]       ; Merged with main:main_inst|main_1_158_reg_stage0[20]       ;
; main:main_inst|main_1_177_reg_stage0[19]       ; Merged with main:main_inst|main_1_158_reg_stage0[19]       ;
; main:main_inst|main_1_177_reg_stage0[18]       ; Merged with main:main_inst|main_1_158_reg_stage0[18]       ;
; main:main_inst|main_1_177_reg_stage0[17]       ; Merged with main:main_inst|main_1_158_reg_stage0[17]       ;
; main:main_inst|main_1_177_reg_stage0[16]       ; Merged with main:main_inst|main_1_158_reg_stage0[16]       ;
; main:main_inst|main_1_177_reg_stage0[15]       ; Merged with main:main_inst|main_1_158_reg_stage0[15]       ;
; main:main_inst|main_1_177_reg_stage0[14]       ; Merged with main:main_inst|main_1_158_reg_stage0[14]       ;
; main:main_inst|main_1_177_reg_stage0[13]       ; Merged with main:main_inst|main_1_158_reg_stage0[13]       ;
; main:main_inst|main_1_177_reg_stage0[12]       ; Merged with main:main_inst|main_1_158_reg_stage0[12]       ;
; main:main_inst|main_1_177_reg_stage0[11]       ; Merged with main:main_inst|main_1_158_reg_stage0[11]       ;
; main:main_inst|main_1_177_reg_stage0[10]       ; Merged with main:main_inst|main_1_158_reg_stage0[10]       ;
; main:main_inst|main_1_177_reg_stage0[9]        ; Merged with main:main_inst|main_1_158_reg_stage0[9]        ;
; main:main_inst|main_1_177_reg_stage0[8]        ; Merged with main:main_inst|main_1_158_reg_stage0[8]        ;
; main:main_inst|main_1_177_reg_stage0[7]        ; Merged with main:main_inst|main_1_158_reg_stage0[7]        ;
; main:main_inst|main_1_177_reg_stage0[6]        ; Merged with main:main_inst|main_1_158_reg_stage0[6]        ;
; main:main_inst|main_1_177_reg_stage0[5]        ; Merged with main:main_inst|main_1_158_reg_stage0[5]        ;
; main:main_inst|main_1_177_reg_stage0[4]        ; Merged with main:main_inst|main_1_158_reg_stage0[4]        ;
; main:main_inst|main_1_177_reg_stage0[3]        ; Merged with main:main_inst|main_1_158_reg_stage0[3]        ;
; main:main_inst|main_1_177_reg_stage0[2]        ; Merged with main:main_inst|main_1_158_reg_stage0[2]        ;
; main:main_inst|main_1_177_reg_stage0[1]        ; Merged with main:main_inst|main_1_158_reg_stage0[1]        ;
; main:main_inst|main_1_177_reg_stage0[0]        ; Merged with main:main_inst|main_1_158_reg_stage0[0]        ;
; main:main_inst|main_1_53_reg_stage0[31]        ; Merged with main:main_inst|main_1_34_reg_stage0[31]        ;
; main:main_inst|main_1_53_reg_stage0[30]        ; Merged with main:main_inst|main_1_34_reg_stage0[30]        ;
; main:main_inst|main_1_53_reg_stage0[29]        ; Merged with main:main_inst|main_1_34_reg_stage0[29]        ;
; main:main_inst|main_1_53_reg_stage0[28]        ; Merged with main:main_inst|main_1_34_reg_stage0[28]        ;
; main:main_inst|main_1_53_reg_stage0[27]        ; Merged with main:main_inst|main_1_34_reg_stage0[27]        ;
; main:main_inst|main_1_53_reg_stage0[26]        ; Merged with main:main_inst|main_1_34_reg_stage0[26]        ;
; main:main_inst|main_1_53_reg_stage0[25]        ; Merged with main:main_inst|main_1_34_reg_stage0[25]        ;
; main:main_inst|main_1_53_reg_stage0[24]        ; Merged with main:main_inst|main_1_34_reg_stage0[24]        ;
; main:main_inst|main_1_53_reg_stage0[23]        ; Merged with main:main_inst|main_1_34_reg_stage0[23]        ;
; main:main_inst|main_1_53_reg_stage0[22]        ; Merged with main:main_inst|main_1_34_reg_stage0[22]        ;
; main:main_inst|main_1_53_reg_stage0[21]        ; Merged with main:main_inst|main_1_34_reg_stage0[21]        ;
; main:main_inst|main_1_53_reg_stage0[20]        ; Merged with main:main_inst|main_1_34_reg_stage0[20]        ;
; main:main_inst|main_1_53_reg_stage0[19]        ; Merged with main:main_inst|main_1_34_reg_stage0[19]        ;
; main:main_inst|main_1_53_reg_stage0[18]        ; Merged with main:main_inst|main_1_34_reg_stage0[18]        ;
; main:main_inst|main_1_53_reg_stage0[17]        ; Merged with main:main_inst|main_1_34_reg_stage0[17]        ;
; main:main_inst|main_1_53_reg_stage0[16]        ; Merged with main:main_inst|main_1_34_reg_stage0[16]        ;
; main:main_inst|main_1_53_reg_stage0[15]        ; Merged with main:main_inst|main_1_34_reg_stage0[15]        ;
; main:main_inst|main_1_53_reg_stage0[14]        ; Merged with main:main_inst|main_1_34_reg_stage0[14]        ;
; main:main_inst|main_1_53_reg_stage0[13]        ; Merged with main:main_inst|main_1_34_reg_stage0[13]        ;
; main:main_inst|main_1_53_reg_stage0[12]        ; Merged with main:main_inst|main_1_34_reg_stage0[12]        ;
; main:main_inst|main_1_53_reg_stage0[11]        ; Merged with main:main_inst|main_1_34_reg_stage0[11]        ;
; main:main_inst|main_1_53_reg_stage0[10]        ; Merged with main:main_inst|main_1_34_reg_stage0[10]        ;
; main:main_inst|main_1_53_reg_stage0[9]         ; Merged with main:main_inst|main_1_34_reg_stage0[9]         ;
; main:main_inst|main_1_53_reg_stage0[8]         ; Merged with main:main_inst|main_1_34_reg_stage0[8]         ;
; main:main_inst|main_1_53_reg_stage0[7]         ; Merged with main:main_inst|main_1_34_reg_stage0[7]         ;
; main:main_inst|main_1_53_reg_stage0[6]         ; Merged with main:main_inst|main_1_34_reg_stage0[6]         ;
; main:main_inst|main_1_53_reg_stage0[5]         ; Merged with main:main_inst|main_1_34_reg_stage0[5]         ;
; main:main_inst|main_1_53_reg_stage0[4]         ; Merged with main:main_inst|main_1_34_reg_stage0[4]         ;
; main:main_inst|main_1_53_reg_stage0[3]         ; Merged with main:main_inst|main_1_34_reg_stage0[3]         ;
; main:main_inst|main_1_53_reg_stage0[2]         ; Merged with main:main_inst|main_1_34_reg_stage0[2]         ;
; main:main_inst|main_1_53_reg_stage0[1]         ; Merged with main:main_inst|main_1_34_reg_stage0[1]         ;
; main:main_inst|main_1_53_reg_stage0[0]         ; Merged with main:main_inst|main_1_34_reg_stage0[0]         ;
; main:main_inst|main_1_93_reg_stage0[31]        ; Merged with main:main_inst|main_1_112_reg_stage0[31]       ;
; main:main_inst|main_1_93_reg_stage0[30]        ; Merged with main:main_inst|main_1_112_reg_stage0[30]       ;
; main:main_inst|main_1_93_reg_stage0[29]        ; Merged with main:main_inst|main_1_112_reg_stage0[29]       ;
; main:main_inst|main_1_93_reg_stage0[28]        ; Merged with main:main_inst|main_1_112_reg_stage0[28]       ;
; main:main_inst|main_1_93_reg_stage0[27]        ; Merged with main:main_inst|main_1_112_reg_stage0[27]       ;
; main:main_inst|main_1_93_reg_stage0[26]        ; Merged with main:main_inst|main_1_112_reg_stage0[26]       ;
; main:main_inst|main_1_93_reg_stage0[25]        ; Merged with main:main_inst|main_1_112_reg_stage0[25]       ;
; main:main_inst|main_1_93_reg_stage0[24]        ; Merged with main:main_inst|main_1_112_reg_stage0[24]       ;
; main:main_inst|main_1_93_reg_stage0[23]        ; Merged with main:main_inst|main_1_112_reg_stage0[23]       ;
; main:main_inst|main_1_93_reg_stage0[22]        ; Merged with main:main_inst|main_1_112_reg_stage0[22]       ;
; main:main_inst|main_1_93_reg_stage0[21]        ; Merged with main:main_inst|main_1_112_reg_stage0[21]       ;
; main:main_inst|main_1_93_reg_stage0[20]        ; Merged with main:main_inst|main_1_112_reg_stage0[20]       ;
; main:main_inst|main_1_93_reg_stage0[19]        ; Merged with main:main_inst|main_1_112_reg_stage0[19]       ;
; main:main_inst|main_1_93_reg_stage0[18]        ; Merged with main:main_inst|main_1_112_reg_stage0[18]       ;
; main:main_inst|main_1_93_reg_stage0[17]        ; Merged with main:main_inst|main_1_112_reg_stage0[17]       ;
; main:main_inst|main_1_93_reg_stage0[16]        ; Merged with main:main_inst|main_1_112_reg_stage0[16]       ;
; main:main_inst|main_1_93_reg_stage0[15]        ; Merged with main:main_inst|main_1_112_reg_stage0[15]       ;
; main:main_inst|main_1_93_reg_stage0[14]        ; Merged with main:main_inst|main_1_112_reg_stage0[14]       ;
; main:main_inst|main_1_93_reg_stage0[13]        ; Merged with main:main_inst|main_1_112_reg_stage0[13]       ;
; main:main_inst|main_1_93_reg_stage0[12]        ; Merged with main:main_inst|main_1_112_reg_stage0[12]       ;
; main:main_inst|main_1_93_reg_stage0[11]        ; Merged with main:main_inst|main_1_112_reg_stage0[11]       ;
; main:main_inst|main_1_93_reg_stage0[10]        ; Merged with main:main_inst|main_1_112_reg_stage0[10]       ;
; main:main_inst|main_1_93_reg_stage0[9]         ; Merged with main:main_inst|main_1_112_reg_stage0[9]        ;
; main:main_inst|main_1_93_reg_stage0[8]         ; Merged with main:main_inst|main_1_112_reg_stage0[8]        ;
; main:main_inst|main_1_93_reg_stage0[7]         ; Merged with main:main_inst|main_1_112_reg_stage0[7]        ;
; main:main_inst|main_1_93_reg_stage0[6]         ; Merged with main:main_inst|main_1_112_reg_stage0[6]        ;
; main:main_inst|main_1_93_reg_stage0[5]         ; Merged with main:main_inst|main_1_112_reg_stage0[5]        ;
; main:main_inst|main_1_93_reg_stage0[4]         ; Merged with main:main_inst|main_1_112_reg_stage0[4]        ;
; main:main_inst|main_1_93_reg_stage0[3]         ; Merged with main:main_inst|main_1_112_reg_stage0[3]        ;
; main:main_inst|main_1_93_reg_stage0[2]         ; Merged with main:main_inst|main_1_112_reg_stage0[2]        ;
; main:main_inst|main_1_93_reg_stage0[1]         ; Merged with main:main_inst|main_1_112_reg_stage0[1]        ;
; main:main_inst|main_1_93_reg_stage0[0]         ; Merged with main:main_inst|main_1_112_reg_stage0[0]        ;
; main:main_inst|main_1_98_reg_stage0[31]        ; Merged with main:main_inst|main_1_117_reg_stage0[31]       ;
; main:main_inst|main_1_98_reg_stage0[30]        ; Merged with main:main_inst|main_1_117_reg_stage0[30]       ;
; main:main_inst|main_1_98_reg_stage0[29]        ; Merged with main:main_inst|main_1_117_reg_stage0[29]       ;
; main:main_inst|main_1_98_reg_stage0[28]        ; Merged with main:main_inst|main_1_117_reg_stage0[28]       ;
; main:main_inst|main_1_98_reg_stage0[27]        ; Merged with main:main_inst|main_1_117_reg_stage0[27]       ;
; main:main_inst|main_1_98_reg_stage0[26]        ; Merged with main:main_inst|main_1_117_reg_stage0[26]       ;
; main:main_inst|main_1_98_reg_stage0[25]        ; Merged with main:main_inst|main_1_117_reg_stage0[25]       ;
; main:main_inst|main_1_98_reg_stage0[24]        ; Merged with main:main_inst|main_1_117_reg_stage0[24]       ;
; main:main_inst|main_1_98_reg_stage0[23]        ; Merged with main:main_inst|main_1_117_reg_stage0[23]       ;
; main:main_inst|main_1_98_reg_stage0[22]        ; Merged with main:main_inst|main_1_117_reg_stage0[22]       ;
; main:main_inst|main_1_98_reg_stage0[21]        ; Merged with main:main_inst|main_1_117_reg_stage0[21]       ;
; main:main_inst|main_1_98_reg_stage0[20]        ; Merged with main:main_inst|main_1_117_reg_stage0[20]       ;
; main:main_inst|main_1_98_reg_stage0[19]        ; Merged with main:main_inst|main_1_117_reg_stage0[19]       ;
; main:main_inst|main_1_98_reg_stage0[18]        ; Merged with main:main_inst|main_1_117_reg_stage0[18]       ;
; main:main_inst|main_1_98_reg_stage0[17]        ; Merged with main:main_inst|main_1_117_reg_stage0[17]       ;
; main:main_inst|main_1_98_reg_stage0[16]        ; Merged with main:main_inst|main_1_117_reg_stage0[16]       ;
; main:main_inst|main_1_98_reg_stage0[15]        ; Merged with main:main_inst|main_1_117_reg_stage0[15]       ;
; main:main_inst|main_1_98_reg_stage0[14]        ; Merged with main:main_inst|main_1_117_reg_stage0[14]       ;
; main:main_inst|main_1_98_reg_stage0[13]        ; Merged with main:main_inst|main_1_117_reg_stage0[13]       ;
; main:main_inst|main_1_98_reg_stage0[12]        ; Merged with main:main_inst|main_1_117_reg_stage0[12]       ;
; main:main_inst|main_1_98_reg_stage0[11]        ; Merged with main:main_inst|main_1_117_reg_stage0[11]       ;
; main:main_inst|main_1_98_reg_stage0[10]        ; Merged with main:main_inst|main_1_117_reg_stage0[10]       ;
; main:main_inst|main_1_98_reg_stage0[9]         ; Merged with main:main_inst|main_1_117_reg_stage0[9]        ;
; main:main_inst|main_1_98_reg_stage0[8]         ; Merged with main:main_inst|main_1_117_reg_stage0[8]        ;
; main:main_inst|main_1_98_reg_stage0[7]         ; Merged with main:main_inst|main_1_117_reg_stage0[7]        ;
; main:main_inst|main_1_98_reg_stage0[6]         ; Merged with main:main_inst|main_1_117_reg_stage0[6]        ;
; main:main_inst|main_1_98_reg_stage0[5]         ; Merged with main:main_inst|main_1_117_reg_stage0[5]        ;
; main:main_inst|main_1_98_reg_stage0[4]         ; Merged with main:main_inst|main_1_117_reg_stage0[4]        ;
; main:main_inst|main_1_98_reg_stage0[3]         ; Merged with main:main_inst|main_1_117_reg_stage0[3]        ;
; main:main_inst|main_1_98_reg_stage0[2]         ; Merged with main:main_inst|main_1_117_reg_stage0[2]        ;
; main:main_inst|main_1_98_reg_stage0[1]         ; Merged with main:main_inst|main_1_117_reg_stage0[1]        ;
; main:main_inst|main_1_98_reg_stage0[0]         ; Merged with main:main_inst|main_1_117_reg_stage0[0]        ;
; main:main_inst|main_1_169_reg_stage0[31]       ; Merged with main:main_inst|main_1_150_reg_stage0[31]       ;
; main:main_inst|main_1_169_reg_stage0[30]       ; Merged with main:main_inst|main_1_150_reg_stage0[30]       ;
; main:main_inst|main_1_169_reg_stage0[29]       ; Merged with main:main_inst|main_1_150_reg_stage0[29]       ;
; main:main_inst|main_1_169_reg_stage0[28]       ; Merged with main:main_inst|main_1_150_reg_stage0[28]       ;
; main:main_inst|main_1_169_reg_stage0[27]       ; Merged with main:main_inst|main_1_150_reg_stage0[27]       ;
; main:main_inst|main_1_169_reg_stage0[26]       ; Merged with main:main_inst|main_1_150_reg_stage0[26]       ;
; main:main_inst|main_1_169_reg_stage0[25]       ; Merged with main:main_inst|main_1_150_reg_stage0[25]       ;
; main:main_inst|main_1_169_reg_stage0[24]       ; Merged with main:main_inst|main_1_150_reg_stage0[24]       ;
; main:main_inst|main_1_169_reg_stage0[23]       ; Merged with main:main_inst|main_1_150_reg_stage0[23]       ;
; main:main_inst|main_1_169_reg_stage0[22]       ; Merged with main:main_inst|main_1_150_reg_stage0[22]       ;
; main:main_inst|main_1_169_reg_stage0[21]       ; Merged with main:main_inst|main_1_150_reg_stage0[21]       ;
; main:main_inst|main_1_169_reg_stage0[20]       ; Merged with main:main_inst|main_1_150_reg_stage0[20]       ;
; main:main_inst|main_1_169_reg_stage0[19]       ; Merged with main:main_inst|main_1_150_reg_stage0[19]       ;
; main:main_inst|main_1_169_reg_stage0[18]       ; Merged with main:main_inst|main_1_150_reg_stage0[18]       ;
; main:main_inst|main_1_169_reg_stage0[17]       ; Merged with main:main_inst|main_1_150_reg_stage0[17]       ;
; main:main_inst|main_1_169_reg_stage0[16]       ; Merged with main:main_inst|main_1_150_reg_stage0[16]       ;
; main:main_inst|main_1_169_reg_stage0[15]       ; Merged with main:main_inst|main_1_150_reg_stage0[15]       ;
; main:main_inst|main_1_169_reg_stage0[14]       ; Merged with main:main_inst|main_1_150_reg_stage0[14]       ;
; main:main_inst|main_1_169_reg_stage0[13]       ; Merged with main:main_inst|main_1_150_reg_stage0[13]       ;
; main:main_inst|main_1_169_reg_stage0[12]       ; Merged with main:main_inst|main_1_150_reg_stage0[12]       ;
; main:main_inst|main_1_169_reg_stage0[11]       ; Merged with main:main_inst|main_1_150_reg_stage0[11]       ;
; main:main_inst|main_1_169_reg_stage0[10]       ; Merged with main:main_inst|main_1_150_reg_stage0[10]       ;
; main:main_inst|main_1_169_reg_stage0[9]        ; Merged with main:main_inst|main_1_150_reg_stage0[9]        ;
; main:main_inst|main_1_169_reg_stage0[8]        ; Merged with main:main_inst|main_1_150_reg_stage0[8]        ;
; main:main_inst|main_1_169_reg_stage0[7]        ; Merged with main:main_inst|main_1_150_reg_stage0[7]        ;
; main:main_inst|main_1_169_reg_stage0[6]        ; Merged with main:main_inst|main_1_150_reg_stage0[6]        ;
; main:main_inst|main_1_169_reg_stage0[5]        ; Merged with main:main_inst|main_1_150_reg_stage0[5]        ;
; main:main_inst|main_1_169_reg_stage0[4]        ; Merged with main:main_inst|main_1_150_reg_stage0[4]        ;
; main:main_inst|main_1_169_reg_stage0[3]        ; Merged with main:main_inst|main_1_150_reg_stage0[3]        ;
; main:main_inst|main_1_169_reg_stage0[2]        ; Merged with main:main_inst|main_1_150_reg_stage0[2]        ;
; main:main_inst|main_1_169_reg_stage0[1]        ; Merged with main:main_inst|main_1_150_reg_stage0[1]        ;
; main:main_inst|main_1_169_reg_stage0[0]        ; Merged with main:main_inst|main_1_150_reg_stage0[0]        ;
; main:main_inst|main_1_176_reg_stage0[31]       ; Merged with main:main_inst|main_1_157_reg_stage0[31]       ;
; main:main_inst|main_1_176_reg_stage0[30]       ; Merged with main:main_inst|main_1_157_reg_stage0[30]       ;
; main:main_inst|main_1_176_reg_stage0[29]       ; Merged with main:main_inst|main_1_157_reg_stage0[29]       ;
; main:main_inst|main_1_176_reg_stage0[28]       ; Merged with main:main_inst|main_1_157_reg_stage0[28]       ;
; main:main_inst|main_1_176_reg_stage0[27]       ; Merged with main:main_inst|main_1_157_reg_stage0[27]       ;
; main:main_inst|main_1_176_reg_stage0[26]       ; Merged with main:main_inst|main_1_157_reg_stage0[26]       ;
; main:main_inst|main_1_176_reg_stage0[25]       ; Merged with main:main_inst|main_1_157_reg_stage0[25]       ;
; main:main_inst|main_1_176_reg_stage0[24]       ; Merged with main:main_inst|main_1_157_reg_stage0[24]       ;
; main:main_inst|main_1_176_reg_stage0[23]       ; Merged with main:main_inst|main_1_157_reg_stage0[23]       ;
; main:main_inst|main_1_176_reg_stage0[22]       ; Merged with main:main_inst|main_1_157_reg_stage0[22]       ;
; main:main_inst|main_1_176_reg_stage0[21]       ; Merged with main:main_inst|main_1_157_reg_stage0[21]       ;
; main:main_inst|main_1_176_reg_stage0[20]       ; Merged with main:main_inst|main_1_157_reg_stage0[20]       ;
; main:main_inst|main_1_176_reg_stage0[19]       ; Merged with main:main_inst|main_1_157_reg_stage0[19]       ;
; main:main_inst|main_1_176_reg_stage0[18]       ; Merged with main:main_inst|main_1_157_reg_stage0[18]       ;
; main:main_inst|main_1_176_reg_stage0[17]       ; Merged with main:main_inst|main_1_157_reg_stage0[17]       ;
; main:main_inst|main_1_176_reg_stage0[16]       ; Merged with main:main_inst|main_1_157_reg_stage0[16]       ;
; main:main_inst|main_1_176_reg_stage0[15]       ; Merged with main:main_inst|main_1_157_reg_stage0[15]       ;
; main:main_inst|main_1_176_reg_stage0[14]       ; Merged with main:main_inst|main_1_157_reg_stage0[14]       ;
; main:main_inst|main_1_176_reg_stage0[13]       ; Merged with main:main_inst|main_1_157_reg_stage0[13]       ;
; main:main_inst|main_1_176_reg_stage0[12]       ; Merged with main:main_inst|main_1_157_reg_stage0[12]       ;
; main:main_inst|main_1_176_reg_stage0[11]       ; Merged with main:main_inst|main_1_157_reg_stage0[11]       ;
; main:main_inst|main_1_176_reg_stage0[10]       ; Merged with main:main_inst|main_1_157_reg_stage0[10]       ;
; main:main_inst|main_1_176_reg_stage0[9]        ; Merged with main:main_inst|main_1_157_reg_stage0[9]        ;
; main:main_inst|main_1_176_reg_stage0[8]        ; Merged with main:main_inst|main_1_157_reg_stage0[8]        ;
; main:main_inst|main_1_176_reg_stage0[7]        ; Merged with main:main_inst|main_1_157_reg_stage0[7]        ;
; main:main_inst|main_1_176_reg_stage0[6]        ; Merged with main:main_inst|main_1_157_reg_stage0[6]        ;
; main:main_inst|main_1_176_reg_stage0[5]        ; Merged with main:main_inst|main_1_157_reg_stage0[5]        ;
; main:main_inst|main_1_176_reg_stage0[4]        ; Merged with main:main_inst|main_1_157_reg_stage0[4]        ;
; main:main_inst|main_1_176_reg_stage0[3]        ; Merged with main:main_inst|main_1_157_reg_stage0[3]        ;
; main:main_inst|main_1_176_reg_stage0[2]        ; Merged with main:main_inst|main_1_157_reg_stage0[2]        ;
; main:main_inst|main_1_176_reg_stage0[1]        ; Merged with main:main_inst|main_1_157_reg_stage0[1]        ;
; main:main_inst|main_1_176_reg_stage0[0]        ; Merged with main:main_inst|main_1_157_reg_stage0[0]        ;
; main:main_inst|main_1_52_reg_stage0[31]        ; Merged with main:main_inst|main_1_33_reg_stage0[31]        ;
; main:main_inst|main_1_52_reg_stage0[30]        ; Merged with main:main_inst|main_1_33_reg_stage0[30]        ;
; main:main_inst|main_1_52_reg_stage0[29]        ; Merged with main:main_inst|main_1_33_reg_stage0[29]        ;
; main:main_inst|main_1_52_reg_stage0[28]        ; Merged with main:main_inst|main_1_33_reg_stage0[28]        ;
; main:main_inst|main_1_52_reg_stage0[27]        ; Merged with main:main_inst|main_1_33_reg_stage0[27]        ;
; main:main_inst|main_1_52_reg_stage0[26]        ; Merged with main:main_inst|main_1_33_reg_stage0[26]        ;
; main:main_inst|main_1_52_reg_stage0[25]        ; Merged with main:main_inst|main_1_33_reg_stage0[25]        ;
; main:main_inst|main_1_52_reg_stage0[24]        ; Merged with main:main_inst|main_1_33_reg_stage0[24]        ;
; main:main_inst|main_1_52_reg_stage0[23]        ; Merged with main:main_inst|main_1_33_reg_stage0[23]        ;
; main:main_inst|main_1_52_reg_stage0[22]        ; Merged with main:main_inst|main_1_33_reg_stage0[22]        ;
; main:main_inst|main_1_52_reg_stage0[21]        ; Merged with main:main_inst|main_1_33_reg_stage0[21]        ;
; main:main_inst|main_1_52_reg_stage0[20]        ; Merged with main:main_inst|main_1_33_reg_stage0[20]        ;
; main:main_inst|main_1_52_reg_stage0[19]        ; Merged with main:main_inst|main_1_33_reg_stage0[19]        ;
; main:main_inst|main_1_52_reg_stage0[18]        ; Merged with main:main_inst|main_1_33_reg_stage0[18]        ;
; main:main_inst|main_1_52_reg_stage0[17]        ; Merged with main:main_inst|main_1_33_reg_stage0[17]        ;
; main:main_inst|main_1_52_reg_stage0[16]        ; Merged with main:main_inst|main_1_33_reg_stage0[16]        ;
; main:main_inst|main_1_52_reg_stage0[15]        ; Merged with main:main_inst|main_1_33_reg_stage0[15]        ;
; main:main_inst|main_1_52_reg_stage0[14]        ; Merged with main:main_inst|main_1_33_reg_stage0[14]        ;
; main:main_inst|main_1_52_reg_stage0[13]        ; Merged with main:main_inst|main_1_33_reg_stage0[13]        ;
; main:main_inst|main_1_52_reg_stage0[12]        ; Merged with main:main_inst|main_1_33_reg_stage0[12]        ;
; main:main_inst|main_1_52_reg_stage0[11]        ; Merged with main:main_inst|main_1_33_reg_stage0[11]        ;
; main:main_inst|main_1_52_reg_stage0[10]        ; Merged with main:main_inst|main_1_33_reg_stage0[10]        ;
; main:main_inst|main_1_52_reg_stage0[9]         ; Merged with main:main_inst|main_1_33_reg_stage0[9]         ;
; main:main_inst|main_1_52_reg_stage0[8]         ; Merged with main:main_inst|main_1_33_reg_stage0[8]         ;
; main:main_inst|main_1_52_reg_stage0[7]         ; Merged with main:main_inst|main_1_33_reg_stage0[7]         ;
; main:main_inst|main_1_52_reg_stage0[6]         ; Merged with main:main_inst|main_1_33_reg_stage0[6]         ;
; main:main_inst|main_1_52_reg_stage0[5]         ; Merged with main:main_inst|main_1_33_reg_stage0[5]         ;
; main:main_inst|main_1_52_reg_stage0[4]         ; Merged with main:main_inst|main_1_33_reg_stage0[4]         ;
; main:main_inst|main_1_52_reg_stage0[3]         ; Merged with main:main_inst|main_1_33_reg_stage0[3]         ;
; main:main_inst|main_1_52_reg_stage0[2]         ; Merged with main:main_inst|main_1_33_reg_stage0[2]         ;
; main:main_inst|main_1_52_reg_stage0[1]         ; Merged with main:main_inst|main_1_33_reg_stage0[1]         ;
; main:main_inst|main_1_52_reg_stage0[0]         ; Merged with main:main_inst|main_1_33_reg_stage0[0]         ;
; main:main_inst|main_1_92_reg_stage0[31]        ; Merged with main:main_inst|main_1_111_reg_stage0[31]       ;
; main:main_inst|main_1_92_reg_stage0[30]        ; Merged with main:main_inst|main_1_111_reg_stage0[30]       ;
; main:main_inst|main_1_92_reg_stage0[29]        ; Merged with main:main_inst|main_1_111_reg_stage0[29]       ;
; main:main_inst|main_1_92_reg_stage0[28]        ; Merged with main:main_inst|main_1_111_reg_stage0[28]       ;
; main:main_inst|main_1_92_reg_stage0[27]        ; Merged with main:main_inst|main_1_111_reg_stage0[27]       ;
; main:main_inst|main_1_92_reg_stage0[26]        ; Merged with main:main_inst|main_1_111_reg_stage0[26]       ;
; main:main_inst|main_1_92_reg_stage0[25]        ; Merged with main:main_inst|main_1_111_reg_stage0[25]       ;
; main:main_inst|main_1_92_reg_stage0[24]        ; Merged with main:main_inst|main_1_111_reg_stage0[24]       ;
; main:main_inst|main_1_92_reg_stage0[23]        ; Merged with main:main_inst|main_1_111_reg_stage0[23]       ;
; main:main_inst|main_1_92_reg_stage0[22]        ; Merged with main:main_inst|main_1_111_reg_stage0[22]       ;
; main:main_inst|main_1_92_reg_stage0[21]        ; Merged with main:main_inst|main_1_111_reg_stage0[21]       ;
; main:main_inst|main_1_92_reg_stage0[20]        ; Merged with main:main_inst|main_1_111_reg_stage0[20]       ;
; main:main_inst|main_1_92_reg_stage0[19]        ; Merged with main:main_inst|main_1_111_reg_stage0[19]       ;
; main:main_inst|main_1_92_reg_stage0[18]        ; Merged with main:main_inst|main_1_111_reg_stage0[18]       ;
; main:main_inst|main_1_92_reg_stage0[17]        ; Merged with main:main_inst|main_1_111_reg_stage0[17]       ;
; main:main_inst|main_1_92_reg_stage0[16]        ; Merged with main:main_inst|main_1_111_reg_stage0[16]       ;
; main:main_inst|main_1_92_reg_stage0[15]        ; Merged with main:main_inst|main_1_111_reg_stage0[15]       ;
; main:main_inst|main_1_92_reg_stage0[14]        ; Merged with main:main_inst|main_1_111_reg_stage0[14]       ;
; main:main_inst|main_1_92_reg_stage0[13]        ; Merged with main:main_inst|main_1_111_reg_stage0[13]       ;
; main:main_inst|main_1_92_reg_stage0[12]        ; Merged with main:main_inst|main_1_111_reg_stage0[12]       ;
; main:main_inst|main_1_92_reg_stage0[11]        ; Merged with main:main_inst|main_1_111_reg_stage0[11]       ;
; main:main_inst|main_1_92_reg_stage0[10]        ; Merged with main:main_inst|main_1_111_reg_stage0[10]       ;
; main:main_inst|main_1_92_reg_stage0[9]         ; Merged with main:main_inst|main_1_111_reg_stage0[9]        ;
; main:main_inst|main_1_92_reg_stage0[8]         ; Merged with main:main_inst|main_1_111_reg_stage0[8]        ;
; main:main_inst|main_1_92_reg_stage0[7]         ; Merged with main:main_inst|main_1_111_reg_stage0[7]        ;
; main:main_inst|main_1_92_reg_stage0[6]         ; Merged with main:main_inst|main_1_111_reg_stage0[6]        ;
; main:main_inst|main_1_92_reg_stage0[5]         ; Merged with main:main_inst|main_1_111_reg_stage0[5]        ;
; main:main_inst|main_1_92_reg_stage0[4]         ; Merged with main:main_inst|main_1_111_reg_stage0[4]        ;
; main:main_inst|main_1_92_reg_stage0[3]         ; Merged with main:main_inst|main_1_111_reg_stage0[3]        ;
; main:main_inst|main_1_92_reg_stage0[2]         ; Merged with main:main_inst|main_1_111_reg_stage0[2]        ;
; main:main_inst|main_1_92_reg_stage0[1]         ; Merged with main:main_inst|main_1_111_reg_stage0[1]        ;
; main:main_inst|main_1_92_reg_stage0[0]         ; Merged with main:main_inst|main_1_111_reg_stage0[0]        ;
; main:main_inst|main_1_168_reg_stage0[31]       ; Merged with main:main_inst|main_1_149_reg_stage0[31]       ;
; main:main_inst|main_1_168_reg_stage0[30]       ; Merged with main:main_inst|main_1_149_reg_stage0[30]       ;
; main:main_inst|main_1_168_reg_stage0[29]       ; Merged with main:main_inst|main_1_149_reg_stage0[29]       ;
; main:main_inst|main_1_168_reg_stage0[28]       ; Merged with main:main_inst|main_1_149_reg_stage0[28]       ;
; main:main_inst|main_1_168_reg_stage0[27]       ; Merged with main:main_inst|main_1_149_reg_stage0[27]       ;
; main:main_inst|main_1_168_reg_stage0[26]       ; Merged with main:main_inst|main_1_149_reg_stage0[26]       ;
; main:main_inst|main_1_168_reg_stage0[25]       ; Merged with main:main_inst|main_1_149_reg_stage0[25]       ;
; main:main_inst|main_1_168_reg_stage0[24]       ; Merged with main:main_inst|main_1_149_reg_stage0[24]       ;
; main:main_inst|main_1_168_reg_stage0[23]       ; Merged with main:main_inst|main_1_149_reg_stage0[23]       ;
; main:main_inst|main_1_168_reg_stage0[22]       ; Merged with main:main_inst|main_1_149_reg_stage0[22]       ;
; main:main_inst|main_1_168_reg_stage0[21]       ; Merged with main:main_inst|main_1_149_reg_stage0[21]       ;
; main:main_inst|main_1_168_reg_stage0[20]       ; Merged with main:main_inst|main_1_149_reg_stage0[20]       ;
; main:main_inst|main_1_168_reg_stage0[19]       ; Merged with main:main_inst|main_1_149_reg_stage0[19]       ;
; main:main_inst|main_1_168_reg_stage0[18]       ; Merged with main:main_inst|main_1_149_reg_stage0[18]       ;
; main:main_inst|main_1_168_reg_stage0[17]       ; Merged with main:main_inst|main_1_149_reg_stage0[17]       ;
; main:main_inst|main_1_168_reg_stage0[16]       ; Merged with main:main_inst|main_1_149_reg_stage0[16]       ;
; main:main_inst|main_1_168_reg_stage0[15]       ; Merged with main:main_inst|main_1_149_reg_stage0[15]       ;
; main:main_inst|main_1_168_reg_stage0[14]       ; Merged with main:main_inst|main_1_149_reg_stage0[14]       ;
; main:main_inst|main_1_168_reg_stage0[13]       ; Merged with main:main_inst|main_1_149_reg_stage0[13]       ;
; main:main_inst|main_1_168_reg_stage0[12]       ; Merged with main:main_inst|main_1_149_reg_stage0[12]       ;
; main:main_inst|main_1_168_reg_stage0[11]       ; Merged with main:main_inst|main_1_149_reg_stage0[11]       ;
; main:main_inst|main_1_168_reg_stage0[10]       ; Merged with main:main_inst|main_1_149_reg_stage0[10]       ;
; main:main_inst|main_1_168_reg_stage0[9]        ; Merged with main:main_inst|main_1_149_reg_stage0[9]        ;
; main:main_inst|main_1_168_reg_stage0[8]        ; Merged with main:main_inst|main_1_149_reg_stage0[8]        ;
; main:main_inst|main_1_168_reg_stage0[7]        ; Merged with main:main_inst|main_1_149_reg_stage0[7]        ;
; main:main_inst|main_1_168_reg_stage0[6]        ; Merged with main:main_inst|main_1_149_reg_stage0[6]        ;
; main:main_inst|main_1_168_reg_stage0[5]        ; Merged with main:main_inst|main_1_149_reg_stage0[5]        ;
; main:main_inst|main_1_168_reg_stage0[4]        ; Merged with main:main_inst|main_1_149_reg_stage0[4]        ;
; main:main_inst|main_1_168_reg_stage0[3]        ; Merged with main:main_inst|main_1_149_reg_stage0[3]        ;
; main:main_inst|main_1_168_reg_stage0[2]        ; Merged with main:main_inst|main_1_149_reg_stage0[2]        ;
; main:main_inst|main_1_168_reg_stage0[1]        ; Merged with main:main_inst|main_1_149_reg_stage0[1]        ;
; main:main_inst|main_1_168_reg_stage0[0]        ; Merged with main:main_inst|main_1_149_reg_stage0[0]        ;
; main:main_inst|main_1_174_reg_stage0[31]       ; Merged with main:main_inst|main_1_155_reg_stage0[31]       ;
; main:main_inst|main_1_174_reg_stage0[30]       ; Merged with main:main_inst|main_1_155_reg_stage0[30]       ;
; main:main_inst|main_1_174_reg_stage0[29]       ; Merged with main:main_inst|main_1_155_reg_stage0[29]       ;
; main:main_inst|main_1_174_reg_stage0[28]       ; Merged with main:main_inst|main_1_155_reg_stage0[28]       ;
; main:main_inst|main_1_174_reg_stage0[27]       ; Merged with main:main_inst|main_1_155_reg_stage0[27]       ;
; main:main_inst|main_1_174_reg_stage0[26]       ; Merged with main:main_inst|main_1_155_reg_stage0[26]       ;
; main:main_inst|main_1_174_reg_stage0[25]       ; Merged with main:main_inst|main_1_155_reg_stage0[25]       ;
; main:main_inst|main_1_174_reg_stage0[24]       ; Merged with main:main_inst|main_1_155_reg_stage0[24]       ;
; main:main_inst|main_1_174_reg_stage0[23]       ; Merged with main:main_inst|main_1_155_reg_stage0[23]       ;
; main:main_inst|main_1_174_reg_stage0[22]       ; Merged with main:main_inst|main_1_155_reg_stage0[22]       ;
; main:main_inst|main_1_174_reg_stage0[21]       ; Merged with main:main_inst|main_1_155_reg_stage0[21]       ;
; main:main_inst|main_1_174_reg_stage0[20]       ; Merged with main:main_inst|main_1_155_reg_stage0[20]       ;
; main:main_inst|main_1_174_reg_stage0[19]       ; Merged with main:main_inst|main_1_155_reg_stage0[19]       ;
; main:main_inst|main_1_174_reg_stage0[18]       ; Merged with main:main_inst|main_1_155_reg_stage0[18]       ;
; main:main_inst|main_1_174_reg_stage0[17]       ; Merged with main:main_inst|main_1_155_reg_stage0[17]       ;
; main:main_inst|main_1_174_reg_stage0[16]       ; Merged with main:main_inst|main_1_155_reg_stage0[16]       ;
; main:main_inst|main_1_174_reg_stage0[15]       ; Merged with main:main_inst|main_1_155_reg_stage0[15]       ;
; main:main_inst|main_1_174_reg_stage0[14]       ; Merged with main:main_inst|main_1_155_reg_stage0[14]       ;
; main:main_inst|main_1_174_reg_stage0[13]       ; Merged with main:main_inst|main_1_155_reg_stage0[13]       ;
; main:main_inst|main_1_174_reg_stage0[12]       ; Merged with main:main_inst|main_1_155_reg_stage0[12]       ;
; main:main_inst|main_1_174_reg_stage0[11]       ; Merged with main:main_inst|main_1_155_reg_stage0[11]       ;
; main:main_inst|main_1_174_reg_stage0[10]       ; Merged with main:main_inst|main_1_155_reg_stage0[10]       ;
; main:main_inst|main_1_174_reg_stage0[9]        ; Merged with main:main_inst|main_1_155_reg_stage0[9]        ;
; main:main_inst|main_1_174_reg_stage0[8]        ; Merged with main:main_inst|main_1_155_reg_stage0[8]        ;
; main:main_inst|main_1_174_reg_stage0[7]        ; Merged with main:main_inst|main_1_155_reg_stage0[7]        ;
; main:main_inst|main_1_174_reg_stage0[6]        ; Merged with main:main_inst|main_1_155_reg_stage0[6]        ;
; main:main_inst|main_1_174_reg_stage0[5]        ; Merged with main:main_inst|main_1_155_reg_stage0[5]        ;
; main:main_inst|main_1_174_reg_stage0[4]        ; Merged with main:main_inst|main_1_155_reg_stage0[4]        ;
; main:main_inst|main_1_174_reg_stage0[3]        ; Merged with main:main_inst|main_1_155_reg_stage0[3]        ;
; main:main_inst|main_1_174_reg_stage0[2]        ; Merged with main:main_inst|main_1_155_reg_stage0[2]        ;
; main:main_inst|main_1_174_reg_stage0[1]        ; Merged with main:main_inst|main_1_155_reg_stage0[1]        ;
; main:main_inst|main_1_174_reg_stage0[0]        ; Merged with main:main_inst|main_1_155_reg_stage0[0]        ;
; main:main_inst|main_1_91_reg_stage0[31]        ; Merged with main:main_inst|main_1_110_reg_stage0[31]       ;
; main:main_inst|main_1_91_reg_stage0[30]        ; Merged with main:main_inst|main_1_110_reg_stage0[30]       ;
; main:main_inst|main_1_91_reg_stage0[29]        ; Merged with main:main_inst|main_1_110_reg_stage0[29]       ;
; main:main_inst|main_1_91_reg_stage0[28]        ; Merged with main:main_inst|main_1_110_reg_stage0[28]       ;
; main:main_inst|main_1_91_reg_stage0[27]        ; Merged with main:main_inst|main_1_110_reg_stage0[27]       ;
; main:main_inst|main_1_91_reg_stage0[26]        ; Merged with main:main_inst|main_1_110_reg_stage0[26]       ;
; main:main_inst|main_1_91_reg_stage0[25]        ; Merged with main:main_inst|main_1_110_reg_stage0[25]       ;
; main:main_inst|main_1_91_reg_stage0[24]        ; Merged with main:main_inst|main_1_110_reg_stage0[24]       ;
; main:main_inst|main_1_91_reg_stage0[23]        ; Merged with main:main_inst|main_1_110_reg_stage0[23]       ;
; main:main_inst|main_1_91_reg_stage0[22]        ; Merged with main:main_inst|main_1_110_reg_stage0[22]       ;
; main:main_inst|main_1_91_reg_stage0[21]        ; Merged with main:main_inst|main_1_110_reg_stage0[21]       ;
; main:main_inst|main_1_91_reg_stage0[20]        ; Merged with main:main_inst|main_1_110_reg_stage0[20]       ;
; main:main_inst|main_1_91_reg_stage0[19]        ; Merged with main:main_inst|main_1_110_reg_stage0[19]       ;
; main:main_inst|main_1_91_reg_stage0[18]        ; Merged with main:main_inst|main_1_110_reg_stage0[18]       ;
; main:main_inst|main_1_91_reg_stage0[17]        ; Merged with main:main_inst|main_1_110_reg_stage0[17]       ;
; main:main_inst|main_1_91_reg_stage0[16]        ; Merged with main:main_inst|main_1_110_reg_stage0[16]       ;
; main:main_inst|main_1_91_reg_stage0[15]        ; Merged with main:main_inst|main_1_110_reg_stage0[15]       ;
; main:main_inst|main_1_91_reg_stage0[14]        ; Merged with main:main_inst|main_1_110_reg_stage0[14]       ;
; main:main_inst|main_1_91_reg_stage0[13]        ; Merged with main:main_inst|main_1_110_reg_stage0[13]       ;
; main:main_inst|main_1_91_reg_stage0[12]        ; Merged with main:main_inst|main_1_110_reg_stage0[12]       ;
; main:main_inst|main_1_91_reg_stage0[11]        ; Merged with main:main_inst|main_1_110_reg_stage0[11]       ;
; main:main_inst|main_1_91_reg_stage0[10]        ; Merged with main:main_inst|main_1_110_reg_stage0[10]       ;
; main:main_inst|main_1_91_reg_stage0[9]         ; Merged with main:main_inst|main_1_110_reg_stage0[9]        ;
; main:main_inst|main_1_91_reg_stage0[8]         ; Merged with main:main_inst|main_1_110_reg_stage0[8]        ;
; main:main_inst|main_1_91_reg_stage0[7]         ; Merged with main:main_inst|main_1_110_reg_stage0[7]        ;
; main:main_inst|main_1_91_reg_stage0[6]         ; Merged with main:main_inst|main_1_110_reg_stage0[6]        ;
; main:main_inst|main_1_91_reg_stage0[5]         ; Merged with main:main_inst|main_1_110_reg_stage0[5]        ;
; main:main_inst|main_1_91_reg_stage0[4]         ; Merged with main:main_inst|main_1_110_reg_stage0[4]        ;
; main:main_inst|main_1_91_reg_stage0[3]         ; Merged with main:main_inst|main_1_110_reg_stage0[3]        ;
; main:main_inst|main_1_91_reg_stage0[2]         ; Merged with main:main_inst|main_1_110_reg_stage0[2]        ;
; main:main_inst|main_1_91_reg_stage0[1]         ; Merged with main:main_inst|main_1_110_reg_stage0[1]        ;
; main:main_inst|main_1_91_reg_stage0[0]         ; Merged with main:main_inst|main_1_110_reg_stage0[0]        ;
; main:main_inst|main_1_5_reg_stage0[0]          ; Merged with main:main_inst|main_1_2_reg_stage0[0]          ;
; main:main_inst|main_1_3_reg_stage0[0]          ; Merged with main:main_inst|main_1_2_reg_stage0[0]          ;
; main:main_inst|main_1_6_reg_stage0[0]          ; Merged with main:main_inst|main_1_2_reg_stage0[0]          ;
; main:main_inst|main_1_8_reg_stage0[0]          ; Merged with main:main_inst|main_1_2_reg_stage0[0]          ;
; main:main_inst|main_1_10_reg_stage0[0]         ; Merged with main:main_inst|main_1_2_reg_stage0[0]          ;
; main:main_inst|main_1_13_reg_stage0[0]         ; Merged with main:main_inst|main_1_2_reg_stage0[0]          ;
; main:main_inst|main_1_11_reg_stage1[0]         ; Merged with main:main_inst|main_1_5_reg_stage1[0]          ;
; main:main_inst|main_1_scevgep48_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep51_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep14_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep51_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep_reg_stage0[2]    ; Merged with main:main_inst|main_1_scevgep51_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep17_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep51_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep24_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep51_reg_stage0[2]  ;
; main:main_inst|main_1_scevgep36_reg_stage0[2]  ; Merged with main:main_inst|main_1_scevgep51_reg_stage0[2]  ;
; main:main_inst|main_1_11_reg_stage0[1]         ; Merged with main:main_inst|main_1_12_reg_stage0[1]         ;
; main:main_inst|main_1_4_reg_stage0[1]          ; Merged with main:main_inst|main_1_12_reg_stage0[1]         ;
; main:main_inst|main_1_7_reg_stage0[1]          ; Merged with main:main_inst|main_1_12_reg_stage0[1]         ;
; main:main_inst|main_1_9_reg_stage0[2]          ; Merged with main:main_inst|main_1_12_reg_stage0[2]         ;
; main:main_inst|main_1_scevgep6_reg_stage0[5]   ; Merged with main:main_inst|main_1_12_reg_stage0[3]         ;
; main:main_inst|main_1_scevgep29_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep1_reg_stage0[3]   ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep19_reg_stage0[3]  ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[3]  ;
; main:main_inst|main_1_scevgep37_reg_stage0[23] ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[23] ;
; main:main_inst|main_1_scevgep38_reg_stage0[23] ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[23] ;
; main:main_inst|main_1_scevgep40_reg_stage0[23] ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[23] ;
; main:main_inst|main_1_scevgep42_reg_stage0[23] ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[23] ;
; main:main_inst|main_1_scevgep43_reg_stage0[23] ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[23] ;
; main:main_inst|main_1_scevgep45_reg_stage0[24] ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[24] ;
; main:main_inst|main_1_scevgep41_reg_stage0[24] ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[24] ;
; main:main_inst|main_1_scevgep44_reg_stage0[24] ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[24] ;
; main:main_inst|main_1_scevgep46_reg_stage0[24] ; Merged with main:main_inst|main_1_scevgep47_reg_stage0[24] ;
; main:main_inst|main_1_scevgep39_reg_stage0[25] ; Merged with main:main_inst|main_1_scevgep45_reg_stage0[25] ;
; main:main_inst|main_1_scevgep12_reg_stage1[2]  ; Merged with main:main_inst|main_1_scevgep41_reg_stage1[2]  ;
; main:main_inst|main_1_scevgep30_reg_stage1[2]  ; Merged with main:main_inst|main_1_scevgep41_reg_stage1[2]  ;
; main:main_inst|main_1_scevgep31_reg_stage0[23] ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[23] ;
; main:main_inst|main_1_scevgep32_reg_stage0[23] ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[23] ;
; main:main_inst|main_1_scevgep34_reg_stage0[24] ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[24] ;
; main:main_inst|main_1_scevgep30_reg_stage0[24] ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[24] ;
; main:main_inst|main_1_scevgep33_reg_stage0[24] ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[24] ;
; main:main_inst|main_1_scevgep35_reg_stage0[24] ; Merged with main:main_inst|main_1_scevgep36_reg_stage0[24] ;
; main:main_inst|main_1_scevgep48_reg_stage0[4]  ; Merged with main:main_inst|main_1_scevgep29_reg_stage0[4]  ;
; main:main_inst|main_1_scevgep28_reg_stage0[23] ; Merged with main:main_inst|main_1_scevgep29_reg_stage0[23] ;
; main:main_inst|main_1_scevgep26_reg_stage0[24] ; Merged with main:main_inst|main_1_scevgep28_reg_stage0[24] ;
; main:main_inst|main_1_scevgep25_reg_stage0[24] ; Merged with main:main_inst|main_1_scevgep28_reg_stage0[24] ;
; main:main_inst|main_1_scevgep27_reg_stage0[24] ; Merged with main:main_inst|main_1_scevgep28_reg_stage0[24] ;
; main:main_inst|main_1_scevgep23_reg_stage0[23] ; Merged with main:main_inst|main_1_scevgep24_reg_stage0[23] ;
; main:main_inst|main_1_scevgep21_reg_stage0[24] ; Merged with main:main_inst|main_1_scevgep23_reg_stage0[24] ;
; main:main_inst|main_1_scevgep20_reg_stage0[24] ; Merged with main:main_inst|main_1_scevgep23_reg_stage0[24] ;
; main:main_inst|main_1_scevgep22_reg_stage0[24] ; Merged with main:main_inst|main_1_scevgep23_reg_stage0[24] ;
; main:main_inst|main_1_scevgep18_reg_stage0[23] ; Merged with main:main_inst|main_1_scevgep19_reg_stage0[23] ;
; main:main_inst|main_1_scevgep16_reg_stage0[23] ; Merged with main:main_inst|main_1_scevgep17_reg_stage0[23] ;
; main:main_inst|main_1_scevgep12_reg_stage0[23] ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[23] ;
; main:main_inst|main_1_scevgep8_reg_stage0[23]  ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[23] ;
; main:main_inst|main_1_scevgep9_reg_stage0[23]  ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[23] ;
; main:main_inst|main_1_scevgep11_reg_stage0[23] ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[23] ;
; main:main_inst|main_1_scevgep13_reg_stage0[23] ; Merged with main:main_inst|main_1_scevgep14_reg_stage0[23] ;
; main:main_inst|main_1_scevgep10_reg_stage0[24] ; Merged with main:main_inst|main_1_scevgep12_reg_stage0[24] ;
; main:main_inst|main_1_scevgep5_reg_stage0[23]  ; Merged with main:main_inst|main_1_scevgep6_reg_stage0[23]  ;
; main:main_inst|main_1_scevgep3_reg_stage0[23]  ; Merged with main:main_inst|main_1_scevgep6_reg_stage0[23]  ;
; main:main_inst|main_1_scevgep4_reg_stage0[23]  ; Merged with main:main_inst|main_1_scevgep6_reg_stage0[23]  ;
; main:main_inst|main_1_scevgep2_reg_stage0[24]  ; Merged with main:main_inst|main_1_scevgep5_reg_stage0[24]  ;
; main:main_inst|main_1_2_reg_stage0[23]         ; Merged with main:main_inst|main_1_scevgep5_reg_stage0[25]  ;
; main:main_inst|loop_1_ii_state~38              ; Lost fanout                                                ;
; main:main_inst|loop_1_ii_state~39              ; Lost fanout                                                ;
; main:main_inst|loop_1_ii_state~40              ; Lost fanout                                                ;
; main:main_inst|loop_1_ii_state~41              ; Lost fanout                                                ;
; main:main_inst|loop_1_ii_state~42              ; Lost fanout                                                ;
; main:main_inst|loop_1_ii_state~43              ; Lost fanout                                                ;
; main:main_inst|cur_state~10                    ; Lost fanout                                                ;
; main:main_inst|cur_state~11                    ; Lost fanout                                                ;
; main:main_inst|cur_state~12                    ; Lost fanout                                                ;
; Total Number of Removed Registers = 1266       ;                                                            ;
+------------------------------------------------+------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2912  ;
; Number of registers using Synchronous Clear  ; 53    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2628  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                   ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------+------+
; Register Name                                                                 ; Megafunction                                                            ; Type ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------+------+
; memory_controller:memory_controller_inst|ram_dual_port:dd|q_a_wire[0..31]     ; memory_controller:memory_controller_inst|ram_dual_port:dd|ram_rtl_0     ; RAM  ;
; memory_controller:memory_controller_inst|ram_dual_port:dd|q_b_wire[0..31]     ; memory_controller:memory_controller_inst|ram_dual_port:dd|ram_rtl_0     ; RAM  ;
; memory_controller:memory_controller_inst|ram_dual_port:cc|q_a_wire[0..31]     ; memory_controller:memory_controller_inst|ram_dual_port:cc|ram_rtl_0     ; RAM  ;
; memory_controller:memory_controller_inst|ram_dual_port:cc|q_b_wire[0..31]     ; memory_controller:memory_controller_inst|ram_dual_port:cc|ram_rtl_0     ; RAM  ;
; memory_controller:memory_controller_inst|ram_dual_port:bb|q_a_wire[0..31]     ; memory_controller:memory_controller_inst|ram_dual_port:bb|ram_rtl_0     ; RAM  ;
; memory_controller:memory_controller_inst|ram_dual_port:bb|q_b_wire[0..31]     ; memory_controller:memory_controller_inst|ram_dual_port:bb|ram_rtl_0     ; RAM  ;
; memory_controller:memory_controller_inst|ram_dual_port:aa|q_a_wire[0..31]     ; memory_controller:memory_controller_inst|ram_dual_port:aa|ram_rtl_0     ; RAM  ;
; memory_controller:memory_controller_inst|ram_dual_port:aa|q_b_wire[0..31]     ; memory_controller:memory_controller_inst|ram_dual_port:aa|ram_rtl_0     ; RAM  ;
; memory_controller:memory_controller_inst|ram_dual_port:BANANA|q_a_wire[0..31] ; memory_controller:memory_controller_inst|ram_dual_port:BANANA|ram_rtl_0 ; RAM  ;
; memory_controller:memory_controller_inst|ram_dual_port:BANANA|q_b_wire[0..31] ; memory_controller:memory_controller_inst|ram_dual_port:BANANA|ram_rtl_0 ; RAM  ;
; memory_controller:memory_controller_inst|ram_dual_port:ii|q_a_wire[0..31]     ; memory_controller:memory_controller_inst|ram_dual_port:ii|ram_rtl_0     ; RAM  ;
; memory_controller:memory_controller_inst|ram_dual_port:ii|q_b_wire[0..31]     ; memory_controller:memory_controller_inst|ram_dual_port:ii|ram_rtl_0     ; RAM  ;
; memory_controller:memory_controller_inst|ram_dual_port:h|q_a_wire[0..31]      ; memory_controller:memory_controller_inst|ram_dual_port:h|ram_rtl_0      ; RAM  ;
; memory_controller:memory_controller_inst|ram_dual_port:h|q_b_wire[0..31]      ; memory_controller:memory_controller_inst|ram_dual_port:h|ram_rtl_0      ; RAM  ;
; memory_controller:memory_controller_inst|ram_dual_port:g|q_a_wire[0..31]      ; memory_controller:memory_controller_inst|ram_dual_port:g|ram_rtl_0      ; RAM  ;
; memory_controller:memory_controller_inst|ram_dual_port:g|q_b_wire[0..31]      ; memory_controller:memory_controller_inst|ram_dual_port:g|ram_rtl_0      ; RAM  ;
; memory_controller:memory_controller_inst|ram_dual_port:f|q_a_wire[0..31]      ; memory_controller:memory_controller_inst|ram_dual_port:f|ram_rtl_0      ; RAM  ;
; memory_controller:memory_controller_inst|ram_dual_port:f|q_b_wire[0..31]      ; memory_controller:memory_controller_inst|ram_dual_port:f|ram_rtl_0      ; RAM  ;
; memory_controller:memory_controller_inst|ram_dual_port:e|q_a_wire[0..31]      ; memory_controller:memory_controller_inst|ram_dual_port:e|ram_rtl_0      ; RAM  ;
; memory_controller:memory_controller_inst|ram_dual_port:e|q_b_wire[0..31]      ; memory_controller:memory_controller_inst|ram_dual_port:e|ram_rtl_0      ; RAM  ;
; memory_controller:memory_controller_inst|ram_dual_port:d|q_a_wire[0..31]      ; memory_controller:memory_controller_inst|ram_dual_port:d|ram_rtl_0      ; RAM  ;
; memory_controller:memory_controller_inst|ram_dual_port:d|q_b_wire[0..31]      ; memory_controller:memory_controller_inst|ram_dual_port:d|ram_rtl_0      ; RAM  ;
; memory_controller:memory_controller_inst|ram_dual_port:c|q_a_wire[0..31]      ; memory_controller:memory_controller_inst|ram_dual_port:c|ram_rtl_0      ; RAM  ;
; memory_controller:memory_controller_inst|ram_dual_port:c|q_b_wire[0..31]      ; memory_controller:memory_controller_inst|ram_dual_port:c|ram_rtl_0      ; RAM  ;
; memory_controller:memory_controller_inst|ram_dual_port:b|q_a_wire[0..31]      ; memory_controller:memory_controller_inst|ram_dual_port:b|ram_rtl_0      ; RAM  ;
; memory_controller:memory_controller_inst|ram_dual_port:b|q_b_wire[0..31]      ; memory_controller:memory_controller_inst|ram_dual_port:b|ram_rtl_0      ; RAM  ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|main:main_inst|return_val[30]                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|main:main_inst|loop_1_i_stage0[1]              ;
; 3:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |top|main:main_inst|Add80                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|main:main_inst|memory_controller_in_a[17]      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |top|main:main_inst|cur_state                       ;
; 9:1                ; 32 bits   ; 192 LEs       ; 160 LEs              ; 32 LEs                 ; No         ; |top|main:main_inst|memory_controller_in_b[14]      ;
; 30:1               ; 4 bits    ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; No         ; |top|main:main_inst|memory_controller_address_b[7]  ;
; 35:1               ; 5 bits    ; 115 LEs       ; 45 LEs               ; 70 LEs                 ; No         ; |top|main:main_inst|memory_controller_address_a[4]  ;
; 37:1               ; 7 bits    ; 168 LEs       ; 126 LEs              ; 42 LEs                 ; No         ; |top|main:main_inst|memory_controller_address_b[27] ;
; 38:1               ; 7 bits    ; 175 LEs       ; 133 LEs              ; 42 LEs                 ; No         ; |top|main:main_inst|memory_controller_address_a[30] ;
; 39:1               ; 36 bits   ; 936 LEs       ; 936 LEs              ; 0 LEs                  ; No         ; |top|main:main_inst|loop_1_ii_state                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:memory_controller_inst|ram_dual_port:dd|altsyncram:ram_rtl_0|altsyncram_iu22:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:memory_controller_inst|ram_dual_port:cc|altsyncram:ram_rtl_0|altsyncram_gu22:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:memory_controller_inst|ram_dual_port:bb|altsyncram:ram_rtl_0|altsyncram_eu22:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:memory_controller_inst|ram_dual_port:aa|altsyncram:ram_rtl_0|altsyncram_cu22:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:memory_controller_inst|ram_dual_port:BANANA|altsyncram:ram_rtl_0|altsyncram_bb32:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:memory_controller_inst|ram_dual_port:ii|altsyncram:ram_rtl_0|altsyncram_su22:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:memory_controller_inst|ram_dual_port:h|altsyncram:ram_rtl_0|altsyncram_ir22:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:memory_controller_inst|ram_dual_port:g|altsyncram:ram_rtl_0|altsyncram_hr22:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:memory_controller_inst|ram_dual_port:f|altsyncram:ram_rtl_0|altsyncram_gr22:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:memory_controller_inst|ram_dual_port:e|altsyncram:ram_rtl_0|altsyncram_fr22:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:memory_controller_inst|ram_dual_port:d|altsyncram:ram_rtl_0|altsyncram_er22:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:memory_controller_inst|ram_dual_port:c|altsyncram:ram_rtl_0|altsyncram_dr22:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:memory_controller_inst|ram_dual_port:b|altsyncram:ram_rtl_0|altsyncram_cr22:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_controller:memory_controller_inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; latency        ; 2     ; Signed Integer                                               ;
; ram_latency    ; 1     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:b ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width_a        ; 32    ; Signed Integer                                                               ;
; width_b        ; 32    ; Signed Integer                                                               ;
; widthad_a      ; 7     ; Signed Integer                                                               ;
; widthad_b      ; 7     ; Signed Integer                                                               ;
; numwords_a     ; 100   ; Signed Integer                                                               ;
; numwords_b     ; 100   ; Signed Integer                                                               ;
; init_file      ; b.mif ; String                                                                       ;
; width_be_a     ; 1     ; Signed Integer                                                               ;
; width_be_b     ; 1     ; Signed Integer                                                               ;
; latency        ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:c ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width_a        ; 32    ; Signed Integer                                                               ;
; width_b        ; 32    ; Signed Integer                                                               ;
; widthad_a      ; 7     ; Signed Integer                                                               ;
; widthad_b      ; 7     ; Signed Integer                                                               ;
; numwords_a     ; 100   ; Signed Integer                                                               ;
; numwords_b     ; 100   ; Signed Integer                                                               ;
; init_file      ; c.mif ; String                                                                       ;
; width_be_a     ; 1     ; Signed Integer                                                               ;
; width_be_b     ; 1     ; Signed Integer                                                               ;
; latency        ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:d ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width_a        ; 32    ; Signed Integer                                                               ;
; width_b        ; 32    ; Signed Integer                                                               ;
; widthad_a      ; 7     ; Signed Integer                                                               ;
; widthad_b      ; 7     ; Signed Integer                                                               ;
; numwords_a     ; 100   ; Signed Integer                                                               ;
; numwords_b     ; 100   ; Signed Integer                                                               ;
; init_file      ; d.mif ; String                                                                       ;
; width_be_a     ; 1     ; Signed Integer                                                               ;
; width_be_b     ; 1     ; Signed Integer                                                               ;
; latency        ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:e ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width_a        ; 32    ; Signed Integer                                                               ;
; width_b        ; 32    ; Signed Integer                                                               ;
; widthad_a      ; 7     ; Signed Integer                                                               ;
; widthad_b      ; 7     ; Signed Integer                                                               ;
; numwords_a     ; 100   ; Signed Integer                                                               ;
; numwords_b     ; 100   ; Signed Integer                                                               ;
; init_file      ; e.mif ; String                                                                       ;
; width_be_a     ; 1     ; Signed Integer                                                               ;
; width_be_b     ; 1     ; Signed Integer                                                               ;
; latency        ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:f ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width_a        ; 32    ; Signed Integer                                                               ;
; width_b        ; 32    ; Signed Integer                                                               ;
; widthad_a      ; 7     ; Signed Integer                                                               ;
; widthad_b      ; 7     ; Signed Integer                                                               ;
; numwords_a     ; 100   ; Signed Integer                                                               ;
; numwords_b     ; 100   ; Signed Integer                                                               ;
; init_file      ; f.mif ; String                                                                       ;
; width_be_a     ; 1     ; Signed Integer                                                               ;
; width_be_b     ; 1     ; Signed Integer                                                               ;
; latency        ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:g ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width_a        ; 32    ; Signed Integer                                                               ;
; width_b        ; 32    ; Signed Integer                                                               ;
; widthad_a      ; 7     ; Signed Integer                                                               ;
; widthad_b      ; 7     ; Signed Integer                                                               ;
; numwords_a     ; 100   ; Signed Integer                                                               ;
; numwords_b     ; 100   ; Signed Integer                                                               ;
; init_file      ; g.mif ; String                                                                       ;
; width_be_a     ; 1     ; Signed Integer                                                               ;
; width_be_b     ; 1     ; Signed Integer                                                               ;
; latency        ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:h ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width_a        ; 32    ; Signed Integer                                                               ;
; width_b        ; 32    ; Signed Integer                                                               ;
; widthad_a      ; 7     ; Signed Integer                                                               ;
; widthad_b      ; 7     ; Signed Integer                                                               ;
; numwords_a     ; 100   ; Signed Integer                                                               ;
; numwords_b     ; 100   ; Signed Integer                                                               ;
; init_file      ; h.mif ; String                                                                       ;
; width_be_a     ; 1     ; Signed Integer                                                               ;
; width_be_b     ; 1     ; Signed Integer                                                               ;
; latency        ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:ii ;
+----------------+--------+------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                         ;
+----------------+--------+------------------------------------------------------------------------------+
; width_a        ; 32     ; Signed Integer                                                               ;
; width_b        ; 32     ; Signed Integer                                                               ;
; widthad_a      ; 7      ; Signed Integer                                                               ;
; widthad_b      ; 7      ; Signed Integer                                                               ;
; numwords_a     ; 100    ; Signed Integer                                                               ;
; numwords_b     ; 100    ; Signed Integer                                                               ;
; init_file      ; ii.mif ; String                                                                       ;
; width_be_a     ; 1      ; Signed Integer                                                               ;
; width_be_b     ; 1      ; Signed Integer                                                               ;
; latency        ; 1      ; Signed Integer                                                               ;
+----------------+--------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:BANANA ;
+----------------+------------+------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                         ;
+----------------+------------+------------------------------------------------------------------------------+
; width_a        ; 32         ; Signed Integer                                                               ;
; width_b        ; 32         ; Signed Integer                                                               ;
; widthad_a      ; 7          ; Signed Integer                                                               ;
; widthad_b      ; 7          ; Signed Integer                                                               ;
; numwords_a     ; 100        ; Signed Integer                                                               ;
; numwords_b     ; 100        ; Signed Integer                                                               ;
; init_file      ; BANANA.mif ; String                                                                       ;
; width_be_a     ; 1          ; Signed Integer                                                               ;
; width_be_b     ; 1          ; Signed Integer                                                               ;
; latency        ; 1          ; Signed Integer                                                               ;
+----------------+------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:aa ;
+----------------+--------+------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                         ;
+----------------+--------+------------------------------------------------------------------------------+
; width_a        ; 32     ; Signed Integer                                                               ;
; width_b        ; 32     ; Signed Integer                                                               ;
; widthad_a      ; 7      ; Signed Integer                                                               ;
; widthad_b      ; 7      ; Signed Integer                                                               ;
; numwords_a     ; 100    ; Signed Integer                                                               ;
; numwords_b     ; 100    ; Signed Integer                                                               ;
; init_file      ; aa.mif ; String                                                                       ;
; width_be_a     ; 1      ; Signed Integer                                                               ;
; width_be_b     ; 1      ; Signed Integer                                                               ;
; latency        ; 1      ; Signed Integer                                                               ;
+----------------+--------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:bb ;
+----------------+--------+------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                         ;
+----------------+--------+------------------------------------------------------------------------------+
; width_a        ; 32     ; Signed Integer                                                               ;
; width_b        ; 32     ; Signed Integer                                                               ;
; widthad_a      ; 7      ; Signed Integer                                                               ;
; widthad_b      ; 7      ; Signed Integer                                                               ;
; numwords_a     ; 100    ; Signed Integer                                                               ;
; numwords_b     ; 100    ; Signed Integer                                                               ;
; init_file      ; bb.mif ; String                                                                       ;
; width_be_a     ; 1      ; Signed Integer                                                               ;
; width_be_b     ; 1      ; Signed Integer                                                               ;
; latency        ; 1      ; Signed Integer                                                               ;
+----------------+--------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:cc ;
+----------------+--------+------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                         ;
+----------------+--------+------------------------------------------------------------------------------+
; width_a        ; 32     ; Signed Integer                                                               ;
; width_b        ; 32     ; Signed Integer                                                               ;
; widthad_a      ; 7      ; Signed Integer                                                               ;
; widthad_b      ; 7      ; Signed Integer                                                               ;
; numwords_a     ; 100    ; Signed Integer                                                               ;
; numwords_b     ; 100    ; Signed Integer                                                               ;
; init_file      ; cc.mif ; String                                                                       ;
; width_be_a     ; 1      ; Signed Integer                                                               ;
; width_be_b     ; 1      ; Signed Integer                                                               ;
; latency        ; 1      ; Signed Integer                                                               ;
+----------------+--------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:dd ;
+----------------+--------+------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                         ;
+----------------+--------+------------------------------------------------------------------------------+
; width_a        ; 32     ; Signed Integer                                                               ;
; width_b        ; 32     ; Signed Integer                                                               ;
; widthad_a      ; 7      ; Signed Integer                                                               ;
; widthad_b      ; 7      ; Signed Integer                                                               ;
; numwords_a     ; 100    ; Signed Integer                                                               ;
; numwords_b     ; 100    ; Signed Integer                                                               ;
; init_file      ; dd.mif ; String                                                                       ;
; width_be_a     ; 1      ; Signed Integer                                                               ;
; width_be_b     ; 1      ; Signed Integer                                                               ;
; latency        ; 1      ; Signed Integer                                                               ;
+----------------+--------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst                            ;
+-----------------------------------+----------------------------------+-----------------+
; Parameter Name                    ; Value                            ; Type            ;
+-----------------------------------+----------------------------------+-----------------+
; LEGUP_0                           ; 000                              ; Unsigned Binary ;
; LEGUP_loop_pipeline_wait_loop_1_1 ; 001                              ; Unsigned Binary ;
; LEGUP_F_main_BB__188_2            ; 010                              ; Unsigned Binary ;
; LEGUP_F_main_BB__188_3            ; 011                              ; Unsigned Binary ;
; LEGUP_F_main_BB__188_4            ; 100                              ; Unsigned Binary ;
; LEGUP_F_main_BB__192_5            ; 101                              ; Unsigned Binary ;
; LEGUP_F_main_BB__194_6            ; 110                              ; Unsigned Binary ;
; LEGUP_F_main_BB__196_7            ; 111                              ; Unsigned Binary ;
; tag_offset                        ; 000000000                        ; Unsigned Binary ;
; tag_addr_offset                   ; 00000000000000000000000000000000 ; Unsigned Binary ;
+-----------------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:dd|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                             ;
; WIDTH_A                            ; 32                   ; Untyped                                                             ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                             ;
; NUMWORDS_A                         ; 100                  ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 32                   ; Untyped                                                             ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 100                  ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; dd.mif               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Stratix V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_iu22      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:cc|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                             ;
; WIDTH_A                            ; 32                   ; Untyped                                                             ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                             ;
; NUMWORDS_A                         ; 100                  ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 32                   ; Untyped                                                             ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 100                  ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; cc.mif               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Stratix V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_gu22      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:bb|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                             ;
; WIDTH_A                            ; 32                   ; Untyped                                                             ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                             ;
; NUMWORDS_A                         ; 100                  ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 32                   ; Untyped                                                             ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 100                  ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; bb.mif               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Stratix V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_eu22      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:aa|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                             ;
; WIDTH_A                            ; 32                   ; Untyped                                                             ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                             ;
; NUMWORDS_A                         ; 100                  ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 32                   ; Untyped                                                             ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 100                  ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; aa.mif               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Stratix V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_cu22      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:BANANA|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                 ;
; WIDTH_A                            ; 32                   ; Untyped                                                                 ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                 ;
; NUMWORDS_A                         ; 100                  ; Untyped                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 32                   ; Untyped                                                                 ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 100                  ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; BANANA.mif           ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Stratix V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_bb32      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:ii|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                             ;
; WIDTH_A                            ; 32                   ; Untyped                                                             ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                             ;
; NUMWORDS_A                         ; 100                  ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 32                   ; Untyped                                                             ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 100                  ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; ii.mif               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Stratix V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_su22      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:h|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                            ;
; WIDTH_A                            ; 32                   ; Untyped                                                            ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                            ;
; NUMWORDS_A                         ; 100                  ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 32                   ; Untyped                                                            ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 100                  ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; h.mif                ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Stratix V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_ir22      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:g|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                            ;
; WIDTH_A                            ; 32                   ; Untyped                                                            ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                            ;
; NUMWORDS_A                         ; 100                  ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 32                   ; Untyped                                                            ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 100                  ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; g.mif                ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Stratix V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_hr22      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:f|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                            ;
; WIDTH_A                            ; 32                   ; Untyped                                                            ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                            ;
; NUMWORDS_A                         ; 100                  ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 32                   ; Untyped                                                            ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 100                  ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; f.mif                ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Stratix V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_gr22      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:e|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                            ;
; WIDTH_A                            ; 32                   ; Untyped                                                            ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                            ;
; NUMWORDS_A                         ; 100                  ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 32                   ; Untyped                                                            ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 100                  ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; e.mif                ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Stratix V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_fr22      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:d|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                            ;
; WIDTH_A                            ; 32                   ; Untyped                                                            ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                            ;
; NUMWORDS_A                         ; 100                  ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 32                   ; Untyped                                                            ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 100                  ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; d.mif                ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Stratix V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_er22      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:c|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                            ;
; WIDTH_A                            ; 32                   ; Untyped                                                            ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                            ;
; NUMWORDS_A                         ; 100                  ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 32                   ; Untyped                                                            ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 100                  ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; c.mif                ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Stratix V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_dr22      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory_controller:memory_controller_inst|ram_dual_port:b|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                            ;
; WIDTH_A                            ; 32                   ; Untyped                                                            ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                            ;
; NUMWORDS_A                         ; 100                  ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 32                   ; Untyped                                                            ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 100                  ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; b.mif                ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Stratix V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_cr22      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                               ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Number of entity instances                ; 13                                                                                 ;
; Entity Instance                           ; memory_controller:memory_controller_inst|ram_dual_port:dd|altsyncram:ram_rtl_0     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                 ;
;     -- NUMWORDS_A                         ; 100                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                 ;
;     -- NUMWORDS_B                         ; 100                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
; Entity Instance                           ; memory_controller:memory_controller_inst|ram_dual_port:cc|altsyncram:ram_rtl_0     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                 ;
;     -- NUMWORDS_A                         ; 100                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                 ;
;     -- NUMWORDS_B                         ; 100                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
; Entity Instance                           ; memory_controller:memory_controller_inst|ram_dual_port:bb|altsyncram:ram_rtl_0     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                 ;
;     -- NUMWORDS_A                         ; 100                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                 ;
;     -- NUMWORDS_B                         ; 100                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
; Entity Instance                           ; memory_controller:memory_controller_inst|ram_dual_port:aa|altsyncram:ram_rtl_0     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                 ;
;     -- NUMWORDS_A                         ; 100                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                 ;
;     -- NUMWORDS_B                         ; 100                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
; Entity Instance                           ; memory_controller:memory_controller_inst|ram_dual_port:BANANA|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                 ;
;     -- NUMWORDS_A                         ; 100                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                 ;
;     -- NUMWORDS_B                         ; 100                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
; Entity Instance                           ; memory_controller:memory_controller_inst|ram_dual_port:ii|altsyncram:ram_rtl_0     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                 ;
;     -- NUMWORDS_A                         ; 100                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                 ;
;     -- NUMWORDS_B                         ; 100                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
; Entity Instance                           ; memory_controller:memory_controller_inst|ram_dual_port:h|altsyncram:ram_rtl_0      ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                 ;
;     -- NUMWORDS_A                         ; 100                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                 ;
;     -- NUMWORDS_B                         ; 100                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
; Entity Instance                           ; memory_controller:memory_controller_inst|ram_dual_port:g|altsyncram:ram_rtl_0      ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                 ;
;     -- NUMWORDS_A                         ; 100                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                 ;
;     -- NUMWORDS_B                         ; 100                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
; Entity Instance                           ; memory_controller:memory_controller_inst|ram_dual_port:f|altsyncram:ram_rtl_0      ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                 ;
;     -- NUMWORDS_A                         ; 100                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                 ;
;     -- NUMWORDS_B                         ; 100                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
; Entity Instance                           ; memory_controller:memory_controller_inst|ram_dual_port:e|altsyncram:ram_rtl_0      ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                 ;
;     -- NUMWORDS_A                         ; 100                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                 ;
;     -- NUMWORDS_B                         ; 100                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
; Entity Instance                           ; memory_controller:memory_controller_inst|ram_dual_port:d|altsyncram:ram_rtl_0      ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                 ;
;     -- NUMWORDS_A                         ; 100                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                 ;
;     -- NUMWORDS_B                         ; 100                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
; Entity Instance                           ; memory_controller:memory_controller_inst|ram_dual_port:c|altsyncram:ram_rtl_0      ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                 ;
;     -- NUMWORDS_A                         ; 100                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                 ;
;     -- NUMWORDS_B                         ; 100                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
; Entity Instance                           ; memory_controller:memory_controller_inst|ram_dual_port:b|altsyncram:ram_rtl_0      ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                 ;
;     -- NUMWORDS_A                         ; 100                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                 ;
;     -- NUMWORDS_B                         ; 100                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_controller:memory_controller_inst|ram_dual_port:dd" ;
+-----------+-------+----------+--------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                ;
+-----------+-------+----------+--------------------------------------------------------+
; byteena_a ; Input ; Info     ; Stuck at VCC                                           ;
; byteena_b ; Input ; Info     ; Stuck at VCC                                           ;
+-----------+-------+----------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_controller:memory_controller_inst|ram_dual_port:cc" ;
+-----------+-------+----------+--------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                ;
+-----------+-------+----------+--------------------------------------------------------+
; byteena_a ; Input ; Info     ; Stuck at VCC                                           ;
; byteena_b ; Input ; Info     ; Stuck at VCC                                           ;
+-----------+-------+----------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_controller:memory_controller_inst|ram_dual_port:bb" ;
+-----------+-------+----------+--------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                ;
+-----------+-------+----------+--------------------------------------------------------+
; byteena_a ; Input ; Info     ; Stuck at VCC                                           ;
; byteena_b ; Input ; Info     ; Stuck at VCC                                           ;
+-----------+-------+----------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_controller:memory_controller_inst|ram_dual_port:aa" ;
+-----------+-------+----------+--------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                ;
+-----------+-------+----------+--------------------------------------------------------+
; byteena_a ; Input ; Info     ; Stuck at VCC                                           ;
; byteena_b ; Input ; Info     ; Stuck at VCC                                           ;
+-----------+-------+----------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_controller:memory_controller_inst|ram_dual_port:BANANA" ;
+-----------+-------+----------+------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                    ;
+-----------+-------+----------+------------------------------------------------------------+
; byteena_a ; Input ; Info     ; Stuck at VCC                                               ;
; byteena_b ; Input ; Info     ; Stuck at VCC                                               ;
+-----------+-------+----------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_controller:memory_controller_inst|ram_dual_port:ii" ;
+-----------+-------+----------+--------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                ;
+-----------+-------+----------+--------------------------------------------------------+
; byteena_a ; Input ; Info     ; Stuck at VCC                                           ;
; byteena_b ; Input ; Info     ; Stuck at VCC                                           ;
+-----------+-------+----------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_controller:memory_controller_inst|ram_dual_port:h" ;
+-----------+-------+----------+-------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                               ;
+-----------+-------+----------+-------------------------------------------------------+
; byteena_a ; Input ; Info     ; Stuck at VCC                                          ;
; byteena_b ; Input ; Info     ; Stuck at VCC                                          ;
+-----------+-------+----------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_controller:memory_controller_inst|ram_dual_port:g" ;
+-----------+-------+----------+-------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                               ;
+-----------+-------+----------+-------------------------------------------------------+
; byteena_a ; Input ; Info     ; Stuck at VCC                                          ;
; byteena_b ; Input ; Info     ; Stuck at VCC                                          ;
+-----------+-------+----------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_controller:memory_controller_inst|ram_dual_port:f" ;
+-----------+-------+----------+-------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                               ;
+-----------+-------+----------+-------------------------------------------------------+
; byteena_a ; Input ; Info     ; Stuck at VCC                                          ;
; byteena_b ; Input ; Info     ; Stuck at VCC                                          ;
+-----------+-------+----------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_controller:memory_controller_inst|ram_dual_port:e" ;
+-----------+-------+----------+-------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                               ;
+-----------+-------+----------+-------------------------------------------------------+
; byteena_a ; Input ; Info     ; Stuck at VCC                                          ;
; byteena_b ; Input ; Info     ; Stuck at VCC                                          ;
+-----------+-------+----------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_controller:memory_controller_inst|ram_dual_port:d" ;
+-----------+-------+----------+-------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                               ;
+-----------+-------+----------+-------------------------------------------------------+
; byteena_a ; Input ; Info     ; Stuck at VCC                                          ;
; byteena_b ; Input ; Info     ; Stuck at VCC                                          ;
+-----------+-------+----------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_controller:memory_controller_inst|ram_dual_port:c" ;
+-----------+-------+----------+-------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                               ;
+-----------+-------+----------+-------------------------------------------------------+
; byteena_a ; Input ; Info     ; Stuck at VCC                                          ;
; byteena_b ; Input ; Info     ; Stuck at VCC                                          ;
+-----------+-------+----------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_controller:memory_controller_inst|ram_dual_port:b" ;
+-----------+-------+----------+-------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                               ;
+-----------+-------+----------+-------------------------------------------------------+
; byteena_a ; Input ; Info     ; Stuck at VCC                                          ;
; byteena_b ; Input ; Info     ; Stuck at VCC                                          ;
+-----------+-------+----------+-------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 37                          ;
; stratixv_ff           ; 2912                        ;
;     ENA               ; 2577                        ;
;     ENA SCLR          ; 51                          ;
;     SCLR              ; 2                           ;
;     plain             ; 282                         ;
; stratixv_lcell_comb   ; 4287                        ;
;     arith             ; 1783                        ;
;         1 data inputs ; 700                         ;
;         2 data inputs ; 1019                        ;
;         5 data inputs ; 64                          ;
;     extend            ; 39                          ;
;         7 data inputs ; 39                          ;
;     normal            ; 1793                        ;
;         1 data inputs ; 31                          ;
;         2 data inputs ; 200                         ;
;         3 data inputs ; 104                         ;
;         4 data inputs ; 556                         ;
;         5 data inputs ; 303                         ;
;         6 data inputs ; 599                         ;
;     shared            ; 672                         ;
;         3 data inputs ; 672                         ;
; stratixv_ram_block    ; 416                         ;
;                       ;                             ;
; Max LUT depth         ; 8.10                        ;
; Average LUT depth     ; 3.64                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:39     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition
    Info: Processing started: Wed Jun  6 16:58:05 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 11 design units, including 11 entities, in source file adderchain.v
    Info (12023): Found entity 1: top File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.v Line: 58
    Info (12023): Found entity 2: memory_controller File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.v Line: 135
    Info (12023): Found entity 3: main File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.v Line: 1060
    Info (12023): Found entity 4: ram_dual_port File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.v Line: 7266
    Info (12023): Found entity 5: rom_dual_port File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.v Line: 7380
    Info (12023): Found entity 6: de2 File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.v Line: 7466
    Info (12023): Found entity 7: de4 File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.v Line: 7586
    Info (12023): Found entity 8: ML605 File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.v Line: 7618
    Info (12023): Found entity 9: circuit_start_control File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.v Line: 7725
    Info (12023): Found entity 10: hex_digits File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.v Line: 7733
    Info (12023): Found entity 11: main_tb File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.v Line: 7765
Warning (10236): Verilog HDL Implicit Net warning at adderchain.v(111): created implicit net for "clk2x" File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.v Line: 111
Warning (10236): Verilog HDL Implicit Net warning at adderchain.v(112): created implicit net for "clk1x_follower" File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.v Line: 112
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "memory_controller" for hierarchy "memory_controller:memory_controller_inst" File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.v Line: 107
Info (12128): Elaborating entity "ram_dual_port" for hierarchy "memory_controller:memory_controller_inst|ram_dual_port:b" File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.v Line: 205
Info (12128): Elaborating entity "ram_dual_port" for hierarchy "memory_controller:memory_controller_inst|ram_dual_port:c" File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.v Line: 240
Info (12128): Elaborating entity "ram_dual_port" for hierarchy "memory_controller:memory_controller_inst|ram_dual_port:d" File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.v Line: 275
Info (12128): Elaborating entity "ram_dual_port" for hierarchy "memory_controller:memory_controller_inst|ram_dual_port:e" File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.v Line: 310
Info (12128): Elaborating entity "ram_dual_port" for hierarchy "memory_controller:memory_controller_inst|ram_dual_port:f" File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.v Line: 345
Info (12128): Elaborating entity "ram_dual_port" for hierarchy "memory_controller:memory_controller_inst|ram_dual_port:g" File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.v Line: 380
Info (12128): Elaborating entity "ram_dual_port" for hierarchy "memory_controller:memory_controller_inst|ram_dual_port:h" File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.v Line: 415
Info (12128): Elaborating entity "ram_dual_port" for hierarchy "memory_controller:memory_controller_inst|ram_dual_port:ii" File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.v Line: 450
Info (12128): Elaborating entity "ram_dual_port" for hierarchy "memory_controller:memory_controller_inst|ram_dual_port:BANANA" File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.v Line: 485
Info (12128): Elaborating entity "ram_dual_port" for hierarchy "memory_controller:memory_controller_inst|ram_dual_port:aa" File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.v Line: 520
Info (12128): Elaborating entity "ram_dual_port" for hierarchy "memory_controller:memory_controller_inst|ram_dual_port:bb" File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.v Line: 555
Info (12128): Elaborating entity "ram_dual_port" for hierarchy "memory_controller:memory_controller_inst|ram_dual_port:cc" File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.v Line: 590
Info (12128): Elaborating entity "ram_dual_port" for hierarchy "memory_controller:memory_controller_inst|ram_dual_port:dd" File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.v Line: 625
Info (12128): Elaborating entity "main" for hierarchy "main:main_inst" File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.v Line: 130
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "memory_controller_waitrequest" is missing source, defaulting to GND File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.v Line: 73
Info (286030): Timing-Driven Synthesis is running
Info (19000): Inferred 13 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_controller:memory_controller_inst|ram_dual_port:dd|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_A set to 100
        Info (286033): Parameter NUMWORDS_B set to 100
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to dd.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_controller:memory_controller_inst|ram_dual_port:cc|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_A set to 100
        Info (286033): Parameter NUMWORDS_B set to 100
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to cc.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_controller:memory_controller_inst|ram_dual_port:bb|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_A set to 100
        Info (286033): Parameter NUMWORDS_B set to 100
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to bb.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_controller:memory_controller_inst|ram_dual_port:aa|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_A set to 100
        Info (286033): Parameter NUMWORDS_B set to 100
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to aa.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_controller:memory_controller_inst|ram_dual_port:BANANA|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_A set to 100
        Info (286033): Parameter NUMWORDS_B set to 100
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to BANANA.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_controller:memory_controller_inst|ram_dual_port:ii|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_A set to 100
        Info (286033): Parameter NUMWORDS_B set to 100
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to ii.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_controller:memory_controller_inst|ram_dual_port:h|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_A set to 100
        Info (286033): Parameter NUMWORDS_B set to 100
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to h.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_controller:memory_controller_inst|ram_dual_port:g|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_A set to 100
        Info (286033): Parameter NUMWORDS_B set to 100
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to g.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_controller:memory_controller_inst|ram_dual_port:f|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_A set to 100
        Info (286033): Parameter NUMWORDS_B set to 100
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to f.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_controller:memory_controller_inst|ram_dual_port:e|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_A set to 100
        Info (286033): Parameter NUMWORDS_B set to 100
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to e.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_controller:memory_controller_inst|ram_dual_port:d|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_A set to 100
        Info (286033): Parameter NUMWORDS_B set to 100
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to d.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_controller:memory_controller_inst|ram_dual_port:c|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_A set to 100
        Info (286033): Parameter NUMWORDS_B set to 100
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to c.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_controller:memory_controller_inst|ram_dual_port:b|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_A set to 100
        Info (286033): Parameter NUMWORDS_B set to 100
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to b.mif
Info (12130): Elaborated megafunction instantiation "memory_controller:memory_controller_inst|ram_dual_port:dd|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "memory_controller:memory_controller_inst|ram_dual_port:dd|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "100"
    Info (12134): Parameter "NUMWORDS_B" = "100"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "dd.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iu22.tdf
    Info (12023): Found entity 1: altsyncram_iu22 File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/db/altsyncram_iu22.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "memory_controller:memory_controller_inst|ram_dual_port:cc|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "memory_controller:memory_controller_inst|ram_dual_port:cc|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "100"
    Info (12134): Parameter "NUMWORDS_B" = "100"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "cc.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gu22.tdf
    Info (12023): Found entity 1: altsyncram_gu22 File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/db/altsyncram_gu22.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "memory_controller:memory_controller_inst|ram_dual_port:bb|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "memory_controller:memory_controller_inst|ram_dual_port:bb|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "100"
    Info (12134): Parameter "NUMWORDS_B" = "100"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "bb.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eu22.tdf
    Info (12023): Found entity 1: altsyncram_eu22 File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/db/altsyncram_eu22.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "memory_controller:memory_controller_inst|ram_dual_port:aa|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "memory_controller:memory_controller_inst|ram_dual_port:aa|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "100"
    Info (12134): Parameter "NUMWORDS_B" = "100"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "aa.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cu22.tdf
    Info (12023): Found entity 1: altsyncram_cu22 File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/db/altsyncram_cu22.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "memory_controller:memory_controller_inst|ram_dual_port:BANANA|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "memory_controller:memory_controller_inst|ram_dual_port:BANANA|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "100"
    Info (12134): Parameter "NUMWORDS_B" = "100"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "BANANA.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bb32.tdf
    Info (12023): Found entity 1: altsyncram_bb32 File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/db/altsyncram_bb32.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "memory_controller:memory_controller_inst|ram_dual_port:ii|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "memory_controller:memory_controller_inst|ram_dual_port:ii|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "100"
    Info (12134): Parameter "NUMWORDS_B" = "100"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "ii.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_su22.tdf
    Info (12023): Found entity 1: altsyncram_su22 File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/db/altsyncram_su22.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "memory_controller:memory_controller_inst|ram_dual_port:h|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "memory_controller:memory_controller_inst|ram_dual_port:h|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "100"
    Info (12134): Parameter "NUMWORDS_B" = "100"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "h.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ir22.tdf
    Info (12023): Found entity 1: altsyncram_ir22 File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/db/altsyncram_ir22.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "memory_controller:memory_controller_inst|ram_dual_port:g|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "memory_controller:memory_controller_inst|ram_dual_port:g|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "100"
    Info (12134): Parameter "NUMWORDS_B" = "100"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "g.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hr22.tdf
    Info (12023): Found entity 1: altsyncram_hr22 File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/db/altsyncram_hr22.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "memory_controller:memory_controller_inst|ram_dual_port:f|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "memory_controller:memory_controller_inst|ram_dual_port:f|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "100"
    Info (12134): Parameter "NUMWORDS_B" = "100"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "f.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gr22.tdf
    Info (12023): Found entity 1: altsyncram_gr22 File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/db/altsyncram_gr22.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "memory_controller:memory_controller_inst|ram_dual_port:e|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "memory_controller:memory_controller_inst|ram_dual_port:e|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "100"
    Info (12134): Parameter "NUMWORDS_B" = "100"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "e.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fr22.tdf
    Info (12023): Found entity 1: altsyncram_fr22 File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/db/altsyncram_fr22.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "memory_controller:memory_controller_inst|ram_dual_port:d|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "memory_controller:memory_controller_inst|ram_dual_port:d|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "100"
    Info (12134): Parameter "NUMWORDS_B" = "100"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "d.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_er22.tdf
    Info (12023): Found entity 1: altsyncram_er22 File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/db/altsyncram_er22.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "memory_controller:memory_controller_inst|ram_dual_port:c|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "memory_controller:memory_controller_inst|ram_dual_port:c|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "100"
    Info (12134): Parameter "NUMWORDS_B" = "100"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "c.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dr22.tdf
    Info (12023): Found entity 1: altsyncram_dr22 File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/db/altsyncram_dr22.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "memory_controller:memory_controller_inst|ram_dual_port:b|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "memory_controller:memory_controller_inst|ram_dual_port:b|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "100"
    Info (12134): Parameter "NUMWORDS_B" = "100"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "b.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cr22.tdf
    Info (12023): Found entity 1: altsyncram_cr22 File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/db/altsyncram_cr22.tdf Line: 28
Info (270000): Limiting DSP block usage to 0 DSP block(s) for the partition Top
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "waitrequest" File: /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/adderchain.v Line: 71
Info (21057): Implemented 5475 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 5022 logic cells
    Info (21064): Implemented 416 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 1117 megabytes
    Info: Processing ended: Wed Jun  6 16:58:58 2018
    Info: Elapsed time: 00:00:53
    Info: Total CPU time (on all processors): 00:01:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/leandro/makethemsuffer/scaling/adderchain/pipeline3/top.map.smsg.


