I 000046 55 2678          1493655451331 a1arc
(_unit VHDL (a1ent 0 3 (a1arc 0 11 ))
	(_version v98)
	(_time 1493655451332 2017.05.01 19:17:31)
	(_source (\./src/avtom_ne_min.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8c82dc87dedbdd9ada8298d6dc8f8d8a898ad98b88)
	(_entity
		(_time 1493655451329)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal TZ ~extSTD.STANDARD.TIME 0 4 \0.0 ns\ (_entity ((ns 0)))))
		(_type (_internal ~BIT_VECTOR{1~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
		(_port (_internal X ~BIT_VECTOR{1~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
		(_port (_internal Y ~BIT_VECTOR{0~downto~0}~12 0 7 (_entity (_out ))))
		(_type (_internal stab 0 25 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 15))(_to (i 0)(i 3))))))
		(_constant (_internal tab_st stab 0 26 (_architecture ((((i 0))((i 1))((i 16))((i 16)))(((i 2))((i 1))((i 16))((i 16)))(((i 2))((i 16))((i 3))((i 16)))(((i 4))((i 16))((i 3))((i 16)))(((i 4))((i 16))((i 5))((i 16)))(((i 6))((i 16))((i 5))((i 16)))(((i 6))((i 16))((i 7))((i 16)))(((i 8))((i 16))((i 7))((i 16)))(((i 8))((i 16))((i 9))((i 16)))(((i 10))((i 16))((i 9))((i 16)))(((i 10))((i 16))((i 11))((i 16)))(((i 12))((i 16))((i 11))((i 16)))(((i 12))((i 16))((i 16))((i 13)))(((i 14))((i 16))((i 16))((i 13)))(((i 14))((i 15))((i 16))((i 16)))(((i 15))((i 0))((i 16))((i 16)))))))
		(_type (_internal ~BIT_VECTOR{0~downto~0}~13 0 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
		(_type (_internal outtab 0 45 (_array ~BIT_VECTOR{0~downto~0}~13 ((_to (i 0)(i 15))))))
		(_constant (_internal tab_y outtab 0 46 (_architecture ((((i 0)))(((i 0)))(((i 0)))(((i 1)))(((i 0)))(((i 0)))(((i 1)))(((i 0)))(((i 0)))(((i 0)))(((i 0)))(((i 0)))(((i 0)))(((i 1)))(((i 0)))(((i 0)))))))
		(_signal (_internal st ~extSTD.STANDARD.INTEGER 0 47 (_architecture (_uni ((i 0))))))
		(_signal (_internal nexst ~extSTD.STANDARD.INTEGER 0 47 (_architecture (_uni ((i 0))))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_simple)(_target(1)(3))(_sensitivity(0)(2)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal vecint 2 0 13 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . a1arc 3 -1
	)
)
I 000046 55 2678          1493655456811 a1arc
(_unit VHDL (a1ent 0 3 (a1arc 0 11 ))
	(_version v98)
	(_time 1493655456812 2017.05.01 19:17:36)
	(_source (\./src/avtom_ne_min.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f0ffa7a5f1a7a1e6a6fee4aaa0f3f1f6f5f6a5f7f4)
	(_entity
		(_time 1493655451328)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal TZ ~extSTD.STANDARD.TIME 0 4 \0.0 ns\ (_entity ((ns 0)))))
		(_type (_internal ~BIT_VECTOR{1~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
		(_port (_internal X ~BIT_VECTOR{1~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
		(_port (_internal Y ~BIT_VECTOR{0~downto~0}~12 0 7 (_entity (_out ))))
		(_type (_internal stab 0 25 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 15))(_to (i 0)(i 3))))))
		(_constant (_internal tab_st stab 0 26 (_architecture ((((i 0))((i 1))((i 16))((i 16)))(((i 2))((i 1))((i 16))((i 16)))(((i 2))((i 16))((i 3))((i 16)))(((i 4))((i 16))((i 3))((i 16)))(((i 4))((i 16))((i 5))((i 16)))(((i 6))((i 16))((i 5))((i 16)))(((i 6))((i 16))((i 7))((i 16)))(((i 8))((i 16))((i 7))((i 16)))(((i 8))((i 16))((i 9))((i 16)))(((i 10))((i 16))((i 9))((i 16)))(((i 10))((i 16))((i 11))((i 16)))(((i 12))((i 16))((i 11))((i 16)))(((i 12))((i 16))((i 16))((i 13)))(((i 14))((i 16))((i 16))((i 13)))(((i 14))((i 15))((i 16))((i 16)))(((i 15))((i 0))((i 16))((i 16)))))))
		(_type (_internal ~BIT_VECTOR{0~downto~0}~13 0 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
		(_type (_internal outtab 0 45 (_array ~BIT_VECTOR{0~downto~0}~13 ((_to (i 0)(i 15))))))
		(_constant (_internal tab_y outtab 0 46 (_architecture ((((i 0)))(((i 0)))(((i 0)))(((i 1)))(((i 0)))(((i 0)))(((i 1)))(((i 0)))(((i 0)))(((i 0)))(((i 0)))(((i 0)))(((i 0)))(((i 1)))(((i 0)))(((i 0)))))))
		(_signal (_internal st ~extSTD.STANDARD.INTEGER 0 47 (_architecture (_uni ((i 0))))))
		(_signal (_internal nexst ~extSTD.STANDARD.INTEGER 0 47 (_architecture (_uni ((i 0))))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_simple)(_target(1)(3))(_sensitivity(0)(2)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal vecint 2 0 13 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . a1arc 3 -1
	)
)
I 000048 55 2290          1493659301765 avtomat
(_unit VHDL (avtomat 0 4 (avtomat 0 16 ))
	(_version v98)
	(_time 1493659301766 2017.05.01 20:21:41)
	(_source (\./src/avtom_min.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4c4e1f4f191a1c5a194c08161c4b484a4d4b4a4b48)
	(_entity
		(_time 1493659301761)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal TZ ~extSTD.STANDARD.TIME 0 6 \0.0 ns\ (_entity ((ns 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_inout ))))
		(_type (_internal stab 0 29 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 8))(_to (i 0)(i 3))))))
		(_type (_internal outtab 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_constant (_internal tab_st stab 0 31 (_architecture ((((i 0))((i 1))((i 2))((i 20)))(((i 0))((i 1))((i 20))((i 20)))(((i 3))((i 20))((i 2))((i 20)))(((i 3))((i 20))((i 4))((i 20)))(((i 5))((i 20))((i 4))((i 20)))(((i 5))((i 20))((i 6))((i 20)))(((i 7))((i 20))((i 6))((i 20)))(((i 7))((i 20))((i 6))((i 8)))(((i 0))((i 20))((i 20))((i 8)))))))
		(_constant (_internal tab_z outtab 0 41 (_architecture (((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))))))
		(_signal (_internal st ~extSTD.STANDARD.INTEGER 0 42 (_architecture (_uni ((i 0))))))
		(_signal (_internal nexst ~extSTD.STANDARD.INTEGER 0 42 (_architecture (_uni ((i 0))))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_wait_for)(_target(1)(3))(_sensitivity(0)(2)))))
			(line__55(_architecture 1 0 55 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal vecint 2 0 17 (_architecture (_function (_range(_to 0 2147483647 )))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . avtomat 3 -1
	)
)
I 000048 55 2212          1493660052272 avtomat
(_unit VHDL (avtomat 0 4 (avtomat 0 16 ))
	(_version v98)
	(_time 1493660052273 2017.05.01 20:34:12)
	(_source (\./src/avtom_min.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f6a2a2a7f6a0a6e0a3f4b2aca6f1f2f0f7f1f0f1f2)
	(_entity
		(_time 1493659301760)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal TZ ~extSTD.STANDARD.TIME 0 6 \0.0 ns\ (_entity ((ns 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_inout ))))
		(_type (_internal stab 0 29 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 6))(_to (i 0)(i 3))))))
		(_type (_internal outtab 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_constant (_internal tab_st stab 0 31 (_architecture ((((i 0))((i 0))((i 1))((i 20)))(((i 2))((i 20))((i 1))((i 20)))(((i 2))((i 20))((i 3))((i 20)))(((i 4))((i 20))((i 3))((i 20)))(((i 4))((i 20))((i 5))((i 20)))(((i 5))((i 20))((i 5))((i 6)))(((i 0))((i 20))((i 20))((i 6)))))))
		(_constant (_internal tab_z outtab 0 39 (_architecture (((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))))))
		(_signal (_internal st ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
		(_signal (_internal nexst ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_wait_for)(_target(1)(3))(_sensitivity(0)(2)))))
			(line__53(_architecture 1 0 53 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal vecint 2 0 17 (_architecture (_function (_range(_to 0 2147483647 )))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . avtomat 3 -1
	)
)
I 000048 55 2212          1493660298869 avtomat
(_unit VHDL (avtomat 0 4 (avtomat 0 16 ))
	(_version v98)
	(_time 1493660298870 2017.05.01 20:38:18)
	(_source (\./src/avtom_min.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 343a3730366264226136706e643330323533323330)
	(_entity
		(_time 1493659301760)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal TZ ~extSTD.STANDARD.TIME 0 6 \0.0 ns\ (_entity ((ns 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_inout ))))
		(_type (_internal stab 0 29 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 6))(_to (i 0)(i 3))))))
		(_type (_internal outtab 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_constant (_internal tab_st stab 0 31 (_architecture ((((i 0))((i 0))((i 1))((i 20)))(((i 2))((i 20))((i 1))((i 20)))(((i 2))((i 20))((i 3))((i 20)))(((i 4))((i 20))((i 3))((i 20)))(((i 4))((i 20))((i 5))((i 20)))(((i 5))((i 20))((i 5))((i 6)))(((i 0))((i 20))((i 20))((i 6)))))))
		(_constant (_internal tab_z outtab 0 39 (_architecture (((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))))))
		(_signal (_internal st ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
		(_signal (_internal nexst ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_wait_for)(_target(1)(3))(_sensitivity(0)(2)))))
			(line__53(_architecture 1 0 53 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal vecint 2 0 17 (_architecture (_function (_range(_to 0 2147483647 )))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . avtomat 3 -1
	)
)
I 000048 55 2212          1493660642836 avtomat
(_unit VHDL (avtomat 0 4 (avtomat 0 16 ))
	(_version v98)
	(_time 1493660642837 2017.05.01 20:44:02)
	(_source (\./src/avtom_min.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d386d380d68583c586d1978983d4d7d5d2d4d5d4d7)
	(_entity
		(_time 1493659301760)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal TZ ~extSTD.STANDARD.TIME 0 6 \0.0 ns\ (_entity ((ns 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_inout ))))
		(_type (_internal stab 0 29 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 6))(_to (i 0)(i 3))))))
		(_type (_internal outtab 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_constant (_internal tab_st stab 0 31 (_architecture ((((i 0))((i 0))((i 1))((i 20)))(((i 2))((i 20))((i 1))((i 20)))(((i 2))((i 20))((i 3))((i 20)))(((i 4))((i 20))((i 3))((i 20)))(((i 4))((i 20))((i 5))((i 20)))(((i 5))((i 20))((i 5))((i 6)))(((i 0))((i 20))((i 20))((i 6)))))))
		(_constant (_internal tab_z outtab 0 39 (_architecture (((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))))))
		(_signal (_internal st ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
		(_signal (_internal nexst ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_wait_for)(_target(1)(3))(_sensitivity(0)(2)))))
			(line__53(_architecture 1 0 53 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal vecint 2 0 17 (_architecture (_function (_range(_to 0 2147483647 )))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . avtomat 3 -1
	)
)
I 000048 55 2212          1493660645768 avtomat
(_unit VHDL (avtomat 0 4 (avtomat 0 16 ))
	(_version v98)
	(_time 1493660645769 2017.05.01 20:44:05)
	(_source (\./src/avtom_min.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 481d1d4b461e185e1d4a0c12184f4c4e494f4e4f4c)
	(_entity
		(_time 1493659301760)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal TZ ~extSTD.STANDARD.TIME 0 6 \0.0 ns\ (_entity ((ns 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_inout ))))
		(_type (_internal stab 0 29 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 6))(_to (i 0)(i 3))))))
		(_type (_internal outtab 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_constant (_internal tab_st stab 0 31 (_architecture ((((i 0))((i 0))((i 1))((i 20)))(((i 2))((i 20))((i 1))((i 20)))(((i 2))((i 20))((i 3))((i 20)))(((i 4))((i 20))((i 3))((i 20)))(((i 4))((i 20))((i 5))((i 20)))(((i 5))((i 20))((i 5))((i 6)))(((i 0))((i 20))((i 20))((i 6)))))))
		(_constant (_internal tab_z outtab 0 39 (_architecture (((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))))))
		(_signal (_internal st ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
		(_signal (_internal nexst ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_wait_for)(_target(1)(3))(_sensitivity(0)(2)))))
			(line__53(_architecture 1 0 53 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal vecint 2 0 17 (_architecture (_function (_range(_to 0 2147483647 )))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . avtomat 3 -1
	)
)
I 000046 55 2678          1493667901220 a1arc
(_unit VHDL (a1ent 0 3 (a1arc 0 11 ))
	(_version v98)
	(_time 1493667901221 2017.05.01 22:45:01)
	(_source (\./src/avtom_ne_min.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e2ece1b4e1b5b3f4b4ecf6b8b2e1e3e4e7e4b7e5e6)
	(_entity
		(_time 1493655451328)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal TZ ~extSTD.STANDARD.TIME 0 4 \0.0 ns\ (_entity ((ns 0)))))
		(_type (_internal ~BIT_VECTOR{1~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
		(_port (_internal X ~BIT_VECTOR{1~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
		(_port (_internal Y ~BIT_VECTOR{0~downto~0}~12 0 7 (_entity (_out ))))
		(_type (_internal stab 0 25 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 15))(_to (i 0)(i 3))))))
		(_constant (_internal tab_st stab 0 26 (_architecture ((((i 0))((i 1))((i 16))((i 16)))(((i 2))((i 1))((i 16))((i 16)))(((i 2))((i 16))((i 3))((i 16)))(((i 4))((i 16))((i 3))((i 16)))(((i 4))((i 16))((i 5))((i 16)))(((i 6))((i 16))((i 5))((i 16)))(((i 6))((i 16))((i 7))((i 16)))(((i 8))((i 16))((i 7))((i 16)))(((i 8))((i 16))((i 9))((i 16)))(((i 10))((i 16))((i 9))((i 16)))(((i 10))((i 16))((i 11))((i 16)))(((i 12))((i 16))((i 11))((i 16)))(((i 12))((i 16))((i 16))((i 13)))(((i 14))((i 16))((i 16))((i 13)))(((i 14))((i 15))((i 16))((i 16)))(((i 0))((i 15))((i 16))((i 16)))))))
		(_type (_internal ~BIT_VECTOR{0~downto~0}~13 0 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
		(_type (_internal outtab 0 45 (_array ~BIT_VECTOR{0~downto~0}~13 ((_to (i 0)(i 15))))))
		(_constant (_internal tab_y outtab 0 46 (_architecture ((((i 0)))(((i 0)))(((i 0)))(((i 1)))(((i 0)))(((i 0)))(((i 1)))(((i 0)))(((i 0)))(((i 0)))(((i 0)))(((i 0)))(((i 0)))(((i 1)))(((i 0)))(((i 0)))))))
		(_signal (_internal st ~extSTD.STANDARD.INTEGER 0 47 (_architecture (_uni ((i 0))))))
		(_signal (_internal nexst ~extSTD.STANDARD.INTEGER 0 47 (_architecture (_uni ((i 0))))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_simple)(_target(1)(3))(_sensitivity(0)(2)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal vecint 2 0 13 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . a1arc 3 -1
	)
)
I 000048 55 2212          1493667901392 avtomat
(_unit VHDL (avtomat 0 4 (avtomat 0 16 ))
	(_version v98)
	(_time 1493667901393 2017.05.01 22:45:01)
	(_source (\./src/avtom_min.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8e808c81ddd8de98db8ccad4de898a888f8988898a)
	(_entity
		(_time 1493659301760)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal TZ ~extSTD.STANDARD.TIME 0 6 \0.0 ns\ (_entity ((ns 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_inout ))))
		(_type (_internal stab 0 29 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 6))(_to (i 0)(i 3))))))
		(_type (_internal outtab 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_constant (_internal tab_st stab 0 31 (_architecture ((((i 0))((i 0))((i 1))((i 20)))(((i 2))((i 20))((i 1))((i 20)))(((i 2))((i 20))((i 3))((i 20)))(((i 4))((i 20))((i 3))((i 20)))(((i 4))((i 20))((i 5))((i 20)))(((i 5))((i 20))((i 5))((i 6)))(((i 0))((i 20))((i 20))((i 6)))))))
		(_constant (_internal tab_z outtab 0 39 (_architecture (((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))))))
		(_signal (_internal st ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
		(_signal (_internal nexst ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_wait_for)(_target(1)(3))(_sensitivity(0)(2)))))
			(line__53(_architecture 1 0 53 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal vecint 2 0 17 (_architecture (_function (_range(_to 0 2147483647 )))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . avtomat 3 -1
	)
)
I 000049 55 2690          1493669079828 kod_grey
(_unit VHDL (kod_grey 0 3 (kod_grey 0 10 ))
	(_version v98)
	(_time 1493669079829 2017.05.01 23:04:39)
	(_source (\./src/avtom_grey.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dddcda8fdf8a8dc888dcca868edbd8dad4db8fdb8b)
	(_entity
		(_time 1493669079826)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal K ~extSTD.STANDARD.INTEGER 0 5 \15\ (_entity ((i 15)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 6 \3\ (_entity ((i 3)))))
		(_generic (_internal TZ ~extSTD.STANDARD.TIME 0 7 \0.0 ns\ (_entity ((ns 0)))))
		(_type (_internal ~BIT_VECTOR{Lin~downto~0}~12 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~BIT_VECTOR{Lin~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_type (_internal ~BIT_VECTOR{Lst~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 4 )(i 0))))))
		(_type (_internal stab 0 23 (_array ~BIT_VECTOR{Lst~downto~0}~13 ((_to (i 0)(c 5))(_to (i 0)(c 6))))))
		(_type (_internal outtab 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_constant (_internal tab_st stab 0 25 (_architecture (_code 8))))
		(_constant (_internal tab_z outtab 0 42 (_architecture (_code 9))))
		(_type (_internal ~BIT_VECTOR{Lst~downto~0}~133 0 43 (_array ~extSTD.STANDARD.BIT ((_downto (c 10 )(i 0))))))
		(_signal (_internal st ~BIT_VECTOR{Lst~downto~0}~133 0 43 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal nexst ~BIT_VECTOR{Lst~downto~0}~133 0 43 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(1)(3))(_sensitivity(0)(2)))))
			(line__54(_architecture 1 0 54 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal vecint 2 0 11 (_architecture (_function (_range(_to 0 2147483647 )))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(16843009 )
		(0 )
		(16777216 )
		(16842752 )
		(16842753 )
		(16777217 )
		(16777473 )
		(256 )
		(257 )
	)
	(_model . kod_grey 11 -1
	)
)
I 000049 55 2690          1493669081611 kod_grey
(_unit VHDL (kod_grey 0 3 (kod_grey 0 10 ))
	(_version v98)
	(_time 1493669081612 2017.05.01 23:04:41)
	(_source (\./src/avtom_grey.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cfc1989acf989fda9aced8949cc9cac8c6c99dc999)
	(_entity
		(_time 1493669079825)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal K ~extSTD.STANDARD.INTEGER 0 5 \15\ (_entity ((i 15)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 6 \3\ (_entity ((i 3)))))
		(_generic (_internal TZ ~extSTD.STANDARD.TIME 0 7 \0.0 ns\ (_entity ((ns 0)))))
		(_type (_internal ~BIT_VECTOR{Lin~downto~0}~12 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~BIT_VECTOR{Lin~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_type (_internal ~BIT_VECTOR{Lst~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 4 )(i 0))))))
		(_type (_internal stab 0 23 (_array ~BIT_VECTOR{Lst~downto~0}~13 ((_to (i 0)(c 5))(_to (i 0)(c 6))))))
		(_type (_internal outtab 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_constant (_internal tab_st stab 0 25 (_architecture (_code 8))))
		(_constant (_internal tab_z outtab 0 42 (_architecture (_code 9))))
		(_type (_internal ~BIT_VECTOR{Lst~downto~0}~133 0 43 (_array ~extSTD.STANDARD.BIT ((_downto (c 10 )(i 0))))))
		(_signal (_internal st ~BIT_VECTOR{Lst~downto~0}~133 0 43 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal nexst ~BIT_VECTOR{Lst~downto~0}~133 0 43 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(1)(3))(_sensitivity(0)(2)))))
			(line__54(_architecture 1 0 54 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal vecint 2 0 11 (_architecture (_function (_range(_to 0 2147483647 )))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(16843009 )
		(0 )
		(16777216 )
		(16842752 )
		(16842753 )
		(16777217 )
		(16777473 )
		(256 )
		(257 )
	)
	(_model . kod_grey 11 -1
	)
)
I 000046 55 2492          1493676461548 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1493676461549 2017.05.02 01:07:41)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b3b7e0e7b1e5e5a5e4b4f5e9b0b5b2b4b1b5e6b5e5)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_read(0(0))(0(1))(10(3))(10(1))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
I 000046 55 2492          1493676463152 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1493676463153 2017.05.02 01:07:43)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fafeafaaaaacacecadfdbca0f9fcfbfdf8fcaffcac)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_read(0(0))(0(1))(10(3))(10(1))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
I 000046 55 2499          1493676902836 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1493676902837 2017.05.02 01:15:02)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 732175727125256524743529707572747175267525)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_read(0(0))(0(1))(10(2))(10(3))(10(1))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
I 000046 55 2492          1493678191445 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1493678191446 2017.05.02 01:36:31)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1a144f1d4a4c4c0c4d1d5c40191c1b1d181c4f1c4c)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_read(0(0))(0(1))(10(3))(10(1))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
I 000046 55 2492          1493678192904 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1493678192905 2017.05.02 01:36:32)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c5cbc490c19393d392c2839fc6c3c4c2c7c390c393)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_read(0(0))(0(1))(10(3))(10(1))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
I 000046 55 2485          1493679251461 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1493679251462 2017.05.02 01:54:11)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c5919490c19393d392c2839fc6c3c4c2c7c390c393)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_read(0(0))(0(1))(10(3))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
I 000046 55 2492          1493679357475 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1493679357476 2017.05.02 01:55:57)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e7e4b4b4e1b1b1f1b0e0a1bde4e1e6e0e5e1b2e1b1)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_read(0(0))(0(1))(10(3))(10(1))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
I 000046 55 2492          1493679375089 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1493679375090 2017.05.02 01:56:15)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b4bbe0e0b1e2e2a2e3b3f2eeb7b2b5b3b6b2e1b2e2)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_read(0(0))(0(1))(10(3))(10(1))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
I 000046 55 2492          1493679433457 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1493679433458 2017.05.02 01:57:13)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bbbab8efe8ededadecbcfde1b8bdbabcb9bdeebded)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_read(0(0))(0(1))(10(3))(10(1))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
I 000046 55 2492          1493679438852 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1493679438853 2017.05.02 01:57:18)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d1dfd583d18787c786d6978bd2d7d0d6d3d784d787)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_read(0(0))(0(1))(10(3))(10(1))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
I 000046 55 2492          1493679466156 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1493679466157 2017.05.02 01:57:46)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 75257674712323632272332f767374727773207323)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_read(0(0))(0(1))(10(3))(10(1))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
I 000046 55 2492          1493679509308 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1493679509309 2017.05.02 01:58:29)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 035452050155551554044559000502040105560555)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_read(0(0))(0(1))(10(3))(10(1))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
I 000046 55 2492          1493679584734 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1493679584735 2017.05.02 01:59:44)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a6f3fdf1a1f0f0b0f1a1e0fca5a0a7a1a4a0f3a0f0)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_read(0(0))(0(1))(10(3))(10(1))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
I 000046 55 2492          1493679691852 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1493679691853 2017.05.02 02:01:31)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0c0c0d0a5e5a5a1a5b0b4a560f0a0d0b0e0a590a5a)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_read(0(0))(0(1))(10(3))(10(1))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
I 000046 55 2492          1493679743902 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1493679743903 2017.05.02 02:02:23)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 65603065613333733262233f666364626763306333)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(1))(10(0))(0(0))(0(1))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
I 000046 55 2492          1493679817896 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1493679817897 2017.05.02 02:03:37)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6d6e376d383b3b7b3a6a2b376e6b6c6a6f6b386b3b)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_read(0(0))(0(1))(10(3))(10(1))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
I 000046 55 2678          1493890934185 a1arc
(_unit VHDL (a1ent 0 3 (a1arc 0 11 ))
	(_version v98)
	(_time 1493890934186 2017.05.04 12:42:14)
	(_source (\./src/avtom_ne_min.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f2a6f2a7f1a5a3e4a4fce6a8a2f1f3f4f7f4a7f5f6)
	(_entity
		(_time 1493655451328)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal TZ ~extSTD.STANDARD.TIME 0 4 \0.0 ns\ (_entity ((ns 0)))))
		(_type (_internal ~BIT_VECTOR{1~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
		(_port (_internal X ~BIT_VECTOR{1~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
		(_port (_internal Y ~BIT_VECTOR{0~downto~0}~12 0 7 (_entity (_out ))))
		(_type (_internal stab 0 25 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 15))(_to (i 0)(i 3))))))
		(_constant (_internal tab_st stab 0 26 (_architecture ((((i 0))((i 1))((i 16))((i 16)))(((i 2))((i 1))((i 16))((i 16)))(((i 2))((i 16))((i 3))((i 16)))(((i 4))((i 16))((i 3))((i 16)))(((i 4))((i 16))((i 5))((i 16)))(((i 6))((i 16))((i 5))((i 16)))(((i 6))((i 16))((i 7))((i 16)))(((i 8))((i 16))((i 7))((i 16)))(((i 8))((i 16))((i 9))((i 16)))(((i 10))((i 16))((i 9))((i 16)))(((i 10))((i 16))((i 11))((i 16)))(((i 12))((i 16))((i 11))((i 16)))(((i 12))((i 16))((i 16))((i 13)))(((i 14))((i 16))((i 16))((i 13)))(((i 14))((i 15))((i 16))((i 16)))(((i 0))((i 15))((i 16))((i 16)))))))
		(_type (_internal ~BIT_VECTOR{0~downto~0}~13 0 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
		(_type (_internal outtab 0 45 (_array ~BIT_VECTOR{0~downto~0}~13 ((_to (i 0)(i 15))))))
		(_constant (_internal tab_y outtab 0 46 (_architecture ((((i 0)))(((i 0)))(((i 0)))(((i 1)))(((i 0)))(((i 0)))(((i 1)))(((i 0)))(((i 0)))(((i 0)))(((i 0)))(((i 0)))(((i 0)))(((i 1)))(((i 0)))(((i 0)))))))
		(_signal (_internal st ~extSTD.STANDARD.INTEGER 0 47 (_architecture (_uni ((i 0))))))
		(_signal (_internal nexst ~extSTD.STANDARD.INTEGER 0 47 (_architecture (_uni ((i 0))))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_simple)(_target(1)(3))(_sensitivity(0)(2)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal vecint 2 0 13 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . a1arc 3 -1
	)
)
I 000048 55 2212          1493890934295 avtomat
(_unit VHDL (avtomat 0 4 (avtomat 0 16 ))
	(_version v98)
	(_time 1493890934296 2017.05.04 12:42:14)
	(_source (\./src/avtom_min.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5f0b5c5d0f090f490a5d1b050f585b595e5859585b)
	(_entity
		(_time 1493659301760)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal TZ ~extSTD.STANDARD.TIME 0 6 \0.0 ns\ (_entity ((ns 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_inout ))))
		(_type (_internal stab 0 29 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 6))(_to (i 0)(i 3))))))
		(_type (_internal outtab 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_constant (_internal tab_st stab 0 31 (_architecture ((((i 0))((i 0))((i 1))((i 20)))(((i 2))((i 20))((i 1))((i 20)))(((i 2))((i 20))((i 3))((i 20)))(((i 4))((i 20))((i 3))((i 20)))(((i 4))((i 20))((i 5))((i 20)))(((i 5))((i 20))((i 5))((i 6)))(((i 0))((i 20))((i 20))((i 6)))))))
		(_constant (_internal tab_z outtab 0 39 (_architecture (((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))))))
		(_signal (_internal st ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
		(_signal (_internal nexst ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_wait_for)(_target(1)(3))(_sensitivity(0)(2)))))
			(line__53(_architecture 1 0 53 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal vecint 2 0 17 (_architecture (_function (_range(_to 0 2147483647 )))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . avtomat 3 -1
	)
)
I 000049 55 2690          1493890934357 kod_grey
(_unit VHDL (kod_grey 0 3 (kod_grey 0 10 ))
	(_version v98)
	(_time 1493890934358 2017.05.04 12:42:14)
	(_source (\./src/avtom_grey.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9dc9cd929fcacd88c89c8ac6ce9b989a949bcf9bcb)
	(_entity
		(_time 1493669079825)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal K ~extSTD.STANDARD.INTEGER 0 5 \15\ (_entity ((i 15)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 6 \3\ (_entity ((i 3)))))
		(_generic (_internal TZ ~extSTD.STANDARD.TIME 0 7 \0.0 ns\ (_entity ((ns 0)))))
		(_type (_internal ~BIT_VECTOR{Lin~downto~0}~12 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~BIT_VECTOR{Lin~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_type (_internal ~BIT_VECTOR{Lst~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 4 )(i 0))))))
		(_type (_internal stab 0 23 (_array ~BIT_VECTOR{Lst~downto~0}~13 ((_to (i 0)(c 5))(_to (i 0)(c 6))))))
		(_type (_internal outtab 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_constant (_internal tab_st stab 0 25 (_architecture (_code 8))))
		(_constant (_internal tab_z outtab 0 42 (_architecture (_code 9))))
		(_type (_internal ~BIT_VECTOR{Lst~downto~0}~133 0 43 (_array ~extSTD.STANDARD.BIT ((_downto (c 10 )(i 0))))))
		(_signal (_internal st ~BIT_VECTOR{Lst~downto~0}~133 0 43 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal nexst ~BIT_VECTOR{Lst~downto~0}~133 0 43 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(1)(3))(_sensitivity(0)(2)))))
			(line__54(_architecture 1 0 54 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal vecint 2 0 11 (_architecture (_function (_range(_to 0 2147483647 )))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(16843009 )
		(0 )
		(16777216 )
		(16842752 )
		(16842753 )
		(16777217 )
		(16777473 )
		(256 )
		(257 )
	)
	(_model . kod_grey 11 -1
	)
)
I 000046 55 2492          1493890934435 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1493890934436 2017.05.04 12:42:14)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ebbfbbb8b8bdbdfdbcecadb1e8edeaece9edbeedbd)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_read(0(0))(0(1))(10(3))(10(1))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
I 000046 55 2492          1493891015045 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1493891015046 2017.05.04 12:43:35)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c99acf9cc19f9fdf9ece8f93cacfc8cecbcf9ccf9f)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_read(0(0))(0(1))(10(3))(10(1))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
I 000046 55 2492          1493895138177 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1493895138178 2017.05.04 13:52:18)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cb999e9e989d9ddd9ccc8d91c8cdcaccc9cd9ecd9d)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_read(0(0))(0(1))(10(3))(10(1))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
I 000046 55 2678          1493918561309 a1arc
(_unit VHDL (a1ent 0 3 (a1arc 0 11 ))
	(_version v98)
	(_time 1493918561310 2017.05.04 20:22:41)
	(_source (\./src/avtom_ne_min.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cacdcd9a9a9d9bdc9cc4de909ac9cbcccfcc9fcdce)
	(_entity
		(_time 1493655451328)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal TZ ~extSTD.STANDARD.TIME 0 4 \0.0 ns\ (_entity ((ns 0)))))
		(_type (_internal ~BIT_VECTOR{1~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
		(_port (_internal X ~BIT_VECTOR{1~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
		(_port (_internal Y ~BIT_VECTOR{0~downto~0}~12 0 7 (_entity (_out ))))
		(_type (_internal stab 0 25 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 15))(_to (i 0)(i 3))))))
		(_constant (_internal tab_st stab 0 26 (_architecture ((((i 0))((i 1))((i 16))((i 16)))(((i 2))((i 1))((i 16))((i 16)))(((i 2))((i 16))((i 3))((i 16)))(((i 4))((i 16))((i 3))((i 16)))(((i 4))((i 16))((i 5))((i 16)))(((i 6))((i 16))((i 5))((i 16)))(((i 6))((i 16))((i 7))((i 16)))(((i 8))((i 16))((i 7))((i 16)))(((i 8))((i 16))((i 9))((i 16)))(((i 10))((i 16))((i 9))((i 16)))(((i 10))((i 16))((i 11))((i 16)))(((i 12))((i 16))((i 11))((i 16)))(((i 12))((i 16))((i 16))((i 13)))(((i 14))((i 16))((i 16))((i 13)))(((i 14))((i 15))((i 16))((i 16)))(((i 0))((i 15))((i 16))((i 16)))))))
		(_type (_internal ~BIT_VECTOR{0~downto~0}~13 0 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
		(_type (_internal outtab 0 45 (_array ~BIT_VECTOR{0~downto~0}~13 ((_to (i 0)(i 15))))))
		(_constant (_internal tab_y outtab 0 46 (_architecture ((((i 0)))(((i 0)))(((i 0)))(((i 1)))(((i 0)))(((i 0)))(((i 1)))(((i 0)))(((i 0)))(((i 0)))(((i 0)))(((i 0)))(((i 0)))(((i 1)))(((i 0)))(((i 0)))))))
		(_signal (_internal st ~extSTD.STANDARD.INTEGER 0 47 (_architecture (_uni ((i 0))))))
		(_signal (_internal nexst ~extSTD.STANDARD.INTEGER 0 47 (_architecture (_uni ((i 0))))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_simple)(_target(1)(3))(_sensitivity(0)(2)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal vecint 2 0 13 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . a1arc 3 -1
	)
)
I 000048 55 2212          1493918561543 avtomat
(_unit VHDL (avtomat 0 4 (avtomat 0 16 ))
	(_version v98)
	(_time 1493918561544 2017.05.04 20:22:41)
	(_source (\./src/avtom_min.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b4b3b2e1b6e2e4a2e1b6f0eee4b3b0b2b5b3b2b3b0)
	(_entity
		(_time 1493659301760)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal TZ ~extSTD.STANDARD.TIME 0 6 \0.0 ns\ (_entity ((ns 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_inout ))))
		(_type (_internal stab 0 29 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 6))(_to (i 0)(i 3))))))
		(_type (_internal outtab 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_constant (_internal tab_st stab 0 31 (_architecture ((((i 0))((i 0))((i 1))((i 20)))(((i 2))((i 20))((i 1))((i 20)))(((i 2))((i 20))((i 3))((i 20)))(((i 4))((i 20))((i 3))((i 20)))(((i 4))((i 20))((i 5))((i 20)))(((i 5))((i 20))((i 5))((i 6)))(((i 0))((i 20))((i 20))((i 6)))))))
		(_constant (_internal tab_z outtab 0 39 (_architecture (((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))))))
		(_signal (_internal st ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
		(_signal (_internal nexst ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_wait_for)(_target(1)(3))(_sensitivity(0)(2)))))
			(line__53(_architecture 1 0 53 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal vecint 2 0 17 (_architecture (_function (_range(_to 0 2147483647 )))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . avtomat 3 -1
	)
)
I 000049 55 2690          1493918561605 kod_grey
(_unit VHDL (kod_grey 0 3 (kod_grey 0 10 ))
	(_version v98)
	(_time 1493918561606 2017.05.04 20:22:41)
	(_source (\./src/avtom_grey.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f3f4a6a3a6a4a3e6a6f2e4a8a0f5f6f4faf5a1f5a5)
	(_entity
		(_time 1493669079825)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal K ~extSTD.STANDARD.INTEGER 0 5 \15\ (_entity ((i 15)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 6 \3\ (_entity ((i 3)))))
		(_generic (_internal TZ ~extSTD.STANDARD.TIME 0 7 \0.0 ns\ (_entity ((ns 0)))))
		(_type (_internal ~BIT_VECTOR{Lin~downto~0}~12 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~BIT_VECTOR{Lin~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_type (_internal ~BIT_VECTOR{Lst~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 4 )(i 0))))))
		(_type (_internal stab 0 23 (_array ~BIT_VECTOR{Lst~downto~0}~13 ((_to (i 0)(c 5))(_to (i 0)(c 6))))))
		(_type (_internal outtab 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_constant (_internal tab_st stab 0 25 (_architecture (_code 8))))
		(_constant (_internal tab_z outtab 0 42 (_architecture (_code 9))))
		(_type (_internal ~BIT_VECTOR{Lst~downto~0}~133 0 43 (_array ~extSTD.STANDARD.BIT ((_downto (c 10 )(i 0))))))
		(_signal (_internal st ~BIT_VECTOR{Lst~downto~0}~133 0 43 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal nexst ~BIT_VECTOR{Lst~downto~0}~133 0 43 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(1)(3))(_sensitivity(0)(2)))))
			(line__54(_architecture 1 0 54 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal vecint 2 0 11 (_architecture (_function (_range(_to 0 2147483647 )))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(16843009 )
		(0 )
		(16777216 )
		(16842752 )
		(16842753 )
		(16777217 )
		(16777473 )
		(256 )
		(257 )
	)
	(_model . kod_grey 11 -1
	)
)
I 000046 55 2492          1493918561668 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1493918561669 2017.05.04 20:22:41)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 31366b34316767276636776b323730363337643767)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_read(0(0))(0(1))(10(3))(10(1))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
I 000046 55 2678          1495091006324 a1arc
(_unit VHDL (a1ent 0 3 (a1arc 0 11 ))
	(_version v98)
	(_time 1495091006325 2017.05.18 11:03:26)
	(_source (\./src/avtom_ne_min.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8fdd8a84d8d8de99d9819bd5df8c8e898a89da888b)
	(_entity
		(_time 1493655451328)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal TZ ~extSTD.STANDARD.TIME 0 4 \0.0 ns\ (_entity ((ns 0)))))
		(_type (_internal ~BIT_VECTOR{1~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
		(_port (_internal X ~BIT_VECTOR{1~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
		(_port (_internal Y ~BIT_VECTOR{0~downto~0}~12 0 7 (_entity (_out ))))
		(_type (_internal stab 0 25 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 15))(_to (i 0)(i 3))))))
		(_constant (_internal tab_st stab 0 26 (_architecture ((((i 0))((i 1))((i 16))((i 16)))(((i 2))((i 1))((i 16))((i 16)))(((i 2))((i 16))((i 3))((i 16)))(((i 4))((i 16))((i 3))((i 16)))(((i 4))((i 16))((i 5))((i 16)))(((i 6))((i 16))((i 5))((i 16)))(((i 6))((i 16))((i 7))((i 16)))(((i 8))((i 16))((i 7))((i 16)))(((i 8))((i 16))((i 9))((i 16)))(((i 10))((i 16))((i 9))((i 16)))(((i 10))((i 16))((i 11))((i 16)))(((i 12))((i 16))((i 11))((i 16)))(((i 12))((i 16))((i 16))((i 13)))(((i 14))((i 16))((i 16))((i 13)))(((i 14))((i 15))((i 16))((i 16)))(((i 0))((i 15))((i 16))((i 16)))))))
		(_type (_internal ~BIT_VECTOR{0~downto~0}~13 0 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
		(_type (_internal outtab 0 45 (_array ~BIT_VECTOR{0~downto~0}~13 ((_to (i 0)(i 15))))))
		(_constant (_internal tab_y outtab 0 46 (_architecture ((((i 0)))(((i 0)))(((i 0)))(((i 1)))(((i 0)))(((i 0)))(((i 1)))(((i 0)))(((i 0)))(((i 0)))(((i 0)))(((i 0)))(((i 0)))(((i 1)))(((i 0)))(((i 0)))))))
		(_signal (_internal st ~extSTD.STANDARD.INTEGER 0 47 (_architecture (_uni ((i 0))))))
		(_signal (_internal nexst ~extSTD.STANDARD.INTEGER 0 47 (_architecture (_uni ((i 0))))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_simple)(_target(1)(3))(_sensitivity(0)(2)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal vecint 2 0 13 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . a1arc 3 -1
	)
)
I 000048 55 2212          1495091006653 avtomat
(_unit VHDL (avtomat 0 4 (avtomat 0 16 ))
	(_version v98)
	(_time 1495091006654 2017.05.18 11:03:26)
	(_source (\./src/avtom_min.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d785d384d68187c182d5938d87d0d3d1d6d0d1d0d3)
	(_entity
		(_time 1493659301760)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal TZ ~extSTD.STANDARD.TIME 0 6 \0.0 ns\ (_entity ((ns 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_inout ))))
		(_type (_internal stab 0 29 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 6))(_to (i 0)(i 3))))))
		(_type (_internal outtab 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_constant (_internal tab_st stab 0 31 (_architecture ((((i 0))((i 0))((i 1))((i 20)))(((i 2))((i 20))((i 1))((i 20)))(((i 2))((i 20))((i 3))((i 20)))(((i 4))((i 20))((i 3))((i 20)))(((i 4))((i 20))((i 5))((i 20)))(((i 5))((i 20))((i 5))((i 6)))(((i 0))((i 20))((i 20))((i 6)))))))
		(_constant (_internal tab_z outtab 0 39 (_architecture (((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))))))
		(_signal (_internal st ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
		(_signal (_internal nexst ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_wait_for)(_target(1)(3))(_sensitivity(0)(2)))))
			(line__53(_architecture 1 0 53 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal vecint 2 0 17 (_architecture (_function (_range(_to 0 2147483647 )))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . avtomat 3 -1
	)
)
I 000049 55 2690          1495091006818 kod_grey
(_unit VHDL (kod_grey 0 3 (kod_grey 0 10 ))
	(_version v98)
	(_time 1495091006819 2017.05.18 11:03:26)
	(_source (\./src/avtom_grey.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 732127722624236626726428207576747a75217525)
	(_entity
		(_time 1493669079825)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal K ~extSTD.STANDARD.INTEGER 0 5 \15\ (_entity ((i 15)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 6 \3\ (_entity ((i 3)))))
		(_generic (_internal TZ ~extSTD.STANDARD.TIME 0 7 \0.0 ns\ (_entity ((ns 0)))))
		(_type (_internal ~BIT_VECTOR{Lin~downto~0}~12 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~BIT_VECTOR{Lin~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_type (_internal ~BIT_VECTOR{Lst~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 4 )(i 0))))))
		(_type (_internal stab 0 23 (_array ~BIT_VECTOR{Lst~downto~0}~13 ((_to (i 0)(c 5))(_to (i 0)(c 6))))))
		(_type (_internal outtab 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_constant (_internal tab_st stab 0 25 (_architecture (_code 8))))
		(_constant (_internal tab_z outtab 0 42 (_architecture (_code 9))))
		(_type (_internal ~BIT_VECTOR{Lst~downto~0}~133 0 43 (_array ~extSTD.STANDARD.BIT ((_downto (c 10 )(i 0))))))
		(_signal (_internal st ~BIT_VECTOR{Lst~downto~0}~133 0 43 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal nexst ~BIT_VECTOR{Lst~downto~0}~133 0 43 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(1)(3))(_sensitivity(0)(2)))))
			(line__54(_architecture 1 0 54 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal vecint 2 0 11 (_architecture (_function (_range(_to 0 2147483647 )))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(16843009 )
		(0 )
		(16777216 )
		(16842752 )
		(16842753 )
		(16777217 )
		(16777473 )
		(256 )
		(257 )
	)
	(_model . kod_grey 11 -1
	)
)
I 000046 55 2492          1495091006950 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1495091006951 2017.05.18 11:03:26)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ffadabafa8a9a9e9a8f8b9a5fcf9fef8fdf9aaf9a9)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_read(0(0))(0(1))(10(3))(10(1))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
I 000046 55 2492          1495094848681 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1495094848682 2017.05.18 12:07:28)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bfbee8ebe8e9e9a9e8b8f9e5bcb9beb8bdb9eab9e9)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_read(0(0))(0(1))(10(3))(10(1))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
I 000046 55 2492          1495094883407 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1495094883408 2017.05.18 12:08:03)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 65356365613333733262233f666364626763306333)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_read(0(0))(0(1))(10(3))(10(1))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
I 000046 55 2492          1495095158261 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1495095158262 2017.05.18 12:12:38)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0f0b0b0958595919580849550c090e080d095a0959)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_read(0(0))(0(1))(10(3))(10(1))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
I 000046 55 2492          1495095159105 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1495095159106 2017.05.18 12:12:39)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 595c095a510f0f4f0e5e1f035a5f585e5b5f0c5f0f)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_read(0(0))(0(1))(10(3))(10(1))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
I 000046 55 2492          1495095159677 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1495095159678 2017.05.18 12:12:39)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9a9fcc95cacccc8ccd9ddcc0999c9b9d989ccf9ccc)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_read(0(0))(0(1))(10(3))(10(1))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
I 000046 55 2492          1495095160393 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1495095160394 2017.05.18 12:12:40)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 686d3d68613e3e7e3f6f2e326b6e696f6a6e3d6e3e)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_read(0(0))(0(1))(10(3))(10(1))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
I 000046 55 2492          1495095161176 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1495095161177 2017.05.18 12:12:41)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 74717775712222622373322e777275737672217222)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_read(0(0))(0(1))(10(3))(10(1))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
I 000046 55 2678          1495095182553 a1arc
(_unit VHDL (a1ent 0 3 (a1arc 0 11 ))
	(_version v98)
	(_time 1495095182554 2017.05.18 12:13:02)
	(_source (\./src/avtom_ne_min.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f0fea5a5f1a7a1e6a6fee4aaa0f3f1f6f5f6a5f7f4)
	(_entity
		(_time 1493655451328)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal TZ ~extSTD.STANDARD.TIME 0 4 \0.0 ns\ (_entity ((ns 0)))))
		(_type (_internal ~BIT_VECTOR{1~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
		(_port (_internal X ~BIT_VECTOR{1~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
		(_port (_internal Y ~BIT_VECTOR{0~downto~0}~12 0 7 (_entity (_out ))))
		(_type (_internal stab 0 25 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 15))(_to (i 0)(i 3))))))
		(_constant (_internal tab_st stab 0 26 (_architecture ((((i 0))((i 1))((i 16))((i 16)))(((i 2))((i 1))((i 16))((i 16)))(((i 2))((i 16))((i 3))((i 16)))(((i 4))((i 16))((i 3))((i 16)))(((i 4))((i 16))((i 5))((i 16)))(((i 6))((i 16))((i 5))((i 16)))(((i 6))((i 16))((i 7))((i 16)))(((i 8))((i 16))((i 7))((i 16)))(((i 8))((i 16))((i 9))((i 16)))(((i 10))((i 16))((i 9))((i 16)))(((i 10))((i 16))((i 11))((i 16)))(((i 12))((i 16))((i 11))((i 16)))(((i 12))((i 16))((i 16))((i 13)))(((i 14))((i 16))((i 16))((i 13)))(((i 14))((i 15))((i 16))((i 16)))(((i 0))((i 15))((i 16))((i 16)))))))
		(_type (_internal ~BIT_VECTOR{0~downto~0}~13 0 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
		(_type (_internal outtab 0 45 (_array ~BIT_VECTOR{0~downto~0}~13 ((_to (i 0)(i 15))))))
		(_constant (_internal tab_y outtab 0 46 (_architecture ((((i 0)))(((i 0)))(((i 0)))(((i 1)))(((i 0)))(((i 0)))(((i 1)))(((i 0)))(((i 0)))(((i 0)))(((i 0)))(((i 0)))(((i 0)))(((i 1)))(((i 0)))(((i 0)))))))
		(_signal (_internal st ~extSTD.STANDARD.INTEGER 0 47 (_architecture (_uni ((i 0))))))
		(_signal (_internal nexst ~extSTD.STANDARD.INTEGER 0 47 (_architecture (_uni ((i 0))))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_simple)(_target(1)(3))(_sensitivity(0)(2)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal vecint 2 0 13 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . a1arc 3 -1
	)
)
I 000048 55 2212          1495095182667 avtomat
(_unit VHDL (avtomat 0 4 (avtomat 0 16 ))
	(_version v98)
	(_time 1495095182668 2017.05.18 12:13:02)
	(_source (\./src/avtom_min.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5d53095f0f0b0d4b085f19070d5a595b5c5a5b5a59)
	(_entity
		(_time 1493659301760)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal TZ ~extSTD.STANDARD.TIME 0 6 \0.0 ns\ (_entity ((ns 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_inout ))))
		(_type (_internal stab 0 29 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 6))(_to (i 0)(i 3))))))
		(_type (_internal outtab 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_constant (_internal tab_st stab 0 31 (_architecture ((((i 0))((i 0))((i 1))((i 20)))(((i 2))((i 20))((i 1))((i 20)))(((i 2))((i 20))((i 3))((i 20)))(((i 4))((i 20))((i 3))((i 20)))(((i 4))((i 20))((i 5))((i 20)))(((i 5))((i 20))((i 5))((i 6)))(((i 0))((i 20))((i 20))((i 6)))))))
		(_constant (_internal tab_z outtab 0 39 (_architecture (((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))))))
		(_signal (_internal st ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
		(_signal (_internal nexst ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_wait_for)(_target(1)(3))(_sensitivity(0)(2)))))
			(line__53(_architecture 1 0 53 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal vecint 2 0 17 (_architecture (_function (_range(_to 0 2147483647 )))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . avtomat 3 -1
	)
)
I 000049 55 2690          1495095182770 kod_grey
(_unit VHDL (kod_grey 0 3 (kod_grey 0 10 ))
	(_version v98)
	(_time 1495095182771 2017.05.18 12:13:02)
	(_source (\./src/avtom_grey.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cbc5cc9ecf9c9bde9ecadc9098cdceccc2cd99cd9d)
	(_entity
		(_time 1493669079825)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal K ~extSTD.STANDARD.INTEGER 0 5 \15\ (_entity ((i 15)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 6 \3\ (_entity ((i 3)))))
		(_generic (_internal TZ ~extSTD.STANDARD.TIME 0 7 \0.0 ns\ (_entity ((ns 0)))))
		(_type (_internal ~BIT_VECTOR{Lin~downto~0}~12 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~BIT_VECTOR{Lin~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_type (_internal ~BIT_VECTOR{Lst~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 4 )(i 0))))))
		(_type (_internal stab 0 23 (_array ~BIT_VECTOR{Lst~downto~0}~13 ((_to (i 0)(c 5))(_to (i 0)(c 6))))))
		(_type (_internal outtab 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_constant (_internal tab_st stab 0 25 (_architecture (_code 8))))
		(_constant (_internal tab_z outtab 0 42 (_architecture (_code 9))))
		(_type (_internal ~BIT_VECTOR{Lst~downto~0}~133 0 43 (_array ~extSTD.STANDARD.BIT ((_downto (c 10 )(i 0))))))
		(_signal (_internal st ~BIT_VECTOR{Lst~downto~0}~133 0 43 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal nexst ~BIT_VECTOR{Lst~downto~0}~133 0 43 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(1)(3))(_sensitivity(0)(2)))))
			(line__54(_architecture 1 0 54 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal vecint 2 0 11 (_architecture (_function (_range(_to 0 2147483647 )))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(16843009 )
		(0 )
		(16777216 )
		(16842752 )
		(16842753 )
		(16777217 )
		(16777473 )
		(256 )
		(257 )
	)
	(_model . kod_grey 11 -1
	)
)
I 000046 55 2492          1495095182894 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1495095182895 2017.05.18 12:13:02)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 47494345411111511040011d444146404541124111)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_read(0(0))(0(1))(10(3))(10(1))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
I 000046 55 2678          1495701879227 a1arc
(_unit VHDL (a1ent 0 3 (a1arc 0 11 ))
	(_version v98)
	(_time 1495701879228 2017.05.25 12:44:39)
	(_source (\./src/avtom_ne_min.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e7b7e1b1e1b0b6f1b1e9f3bdb7e4e6e1e2e1b2e0e3)
	(_entity
		(_time 1493655451328)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal TZ ~extSTD.STANDARD.TIME 0 4 \0.0 ns\ (_entity ((ns 0)))))
		(_type (_internal ~BIT_VECTOR{1~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
		(_port (_internal X ~BIT_VECTOR{1~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
		(_port (_internal Y ~BIT_VECTOR{0~downto~0}~12 0 7 (_entity (_out ))))
		(_type (_internal stab 0 25 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 15))(_to (i 0)(i 3))))))
		(_constant (_internal tab_st stab 0 26 (_architecture ((((i 0))((i 1))((i 16))((i 16)))(((i 2))((i 1))((i 16))((i 16)))(((i 2))((i 16))((i 3))((i 16)))(((i 4))((i 16))((i 3))((i 16)))(((i 4))((i 16))((i 5))((i 16)))(((i 6))((i 16))((i 5))((i 16)))(((i 6))((i 16))((i 7))((i 16)))(((i 16))((i 8))((i 7))((i 16)))(((i 16))((i 8))((i 9))((i 16)))(((i 10))((i 16))((i 9))((i 16)))(((i 10))((i 16))((i 11))((i 16)))(((i 12))((i 16))((i 11))((i 16)))(((i 12))((i 16))((i 16))((i 13)))(((i 14))((i 16))((i 16))((i 13)))(((i 14))((i 15))((i 16))((i 16)))(((i 0))((i 15))((i 16))((i 16)))))))
		(_type (_internal ~BIT_VECTOR{0~downto~0}~13 0 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
		(_type (_internal outtab 0 45 (_array ~BIT_VECTOR{0~downto~0}~13 ((_to (i 0)(i 15))))))
		(_constant (_internal tab_y outtab 0 46 (_architecture ((((i 0)))(((i 0)))(((i 0)))(((i 1)))(((i 0)))(((i 0)))(((i 1)))(((i 0)))(((i 0)))(((i 0)))(((i 0)))(((i 0)))(((i 0)))(((i 1)))(((i 0)))(((i 0)))))))
		(_signal (_internal st ~extSTD.STANDARD.INTEGER 0 47 (_architecture (_uni ((i 0))))))
		(_signal (_internal nexst ~extSTD.STANDARD.INTEGER 0 47 (_architecture (_uni ((i 0))))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_simple)(_target(1)(3))(_sensitivity(0)(2)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal vecint 2 0 13 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . a1arc 3 -1
	)
)
I 000046 55 2678          1495703214924 a1arc
(_unit VHDL (a1ent 0 3 (a1arc 0 11 ))
	(_version v98)
	(_time 1495703214925 2017.05.25 13:06:54)
	(_source (\./src/avtom_ne_min.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 77747f73712026612179632d277476717271227073)
	(_entity
		(_time 1493655451328)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal TZ ~extSTD.STANDARD.TIME 0 4 \0.0 ns\ (_entity ((ns 0)))))
		(_type (_internal ~BIT_VECTOR{1~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
		(_port (_internal X ~BIT_VECTOR{1~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
		(_port (_internal Y ~BIT_VECTOR{0~downto~0}~12 0 7 (_entity (_out ))))
		(_type (_internal stab 0 25 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 15))(_to (i 0)(i 3))))))
		(_constant (_internal tab_st stab 0 26 (_architecture ((((i 0))((i 1))((i 16))((i 16)))(((i 2))((i 1))((i 16))((i 16)))(((i 2))((i 16))((i 3))((i 16)))(((i 4))((i 16))((i 3))((i 16)))(((i 4))((i 16))((i 5))((i 16)))(((i 6))((i 16))((i 5))((i 16)))(((i 6))((i 16))((i 7))((i 16)))(((i 8))((i 16))((i 7))((i 16)))(((i 8))((i 16))((i 9))((i 16)))(((i 10))((i 16))((i 9))((i 16)))(((i 10))((i 16))((i 11))((i 16)))(((i 12))((i 16))((i 11))((i 16)))(((i 12))((i 16))((i 16))((i 13)))(((i 14))((i 16))((i 16))((i 13)))(((i 14))((i 15))((i 16))((i 16)))(((i 0))((i 15))((i 16))((i 16)))))))
		(_type (_internal ~BIT_VECTOR{0~downto~0}~13 0 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
		(_type (_internal outtab 0 45 (_array ~BIT_VECTOR{0~downto~0}~13 ((_to (i 0)(i 15))))))
		(_constant (_internal tab_y outtab 0 46 (_architecture ((((i 0)))(((i 0)))(((i 0)))(((i 1)))(((i 0)))(((i 0)))(((i 1)))(((i 0)))(((i 0)))(((i 0)))(((i 0)))(((i 0)))(((i 0)))(((i 1)))(((i 0)))(((i 0)))))))
		(_signal (_internal st ~extSTD.STANDARD.INTEGER 0 47 (_architecture (_uni ((i 0))))))
		(_signal (_internal nexst ~extSTD.STANDARD.INTEGER 0 47 (_architecture (_uni ((i 0))))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_simple)(_target(1)(3))(_sensitivity(0)(2)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal vecint 2 0 13 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . a1arc 3 -1
	)
)
I 000046 55 2678          1495703354871 a1arc
(_unit VHDL (a1ent 0 3 (a1arc 0 11 ))
	(_version v98)
	(_time 1495703354872 2017.05.25 13:09:14)
	(_source (\./src/avtom_ne_min.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2322712221747235752d3779732022252625762427)
	(_entity
		(_time 1493655451328)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal TZ ~extSTD.STANDARD.TIME 0 4 \0.0 ns\ (_entity ((ns 0)))))
		(_type (_internal ~BIT_VECTOR{1~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
		(_port (_internal X ~BIT_VECTOR{1~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
		(_port (_internal Y ~BIT_VECTOR{0~downto~0}~12 0 7 (_entity (_out ))))
		(_type (_internal stab 0 25 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 15))(_to (i 0)(i 3))))))
		(_constant (_internal tab_st stab 0 26 (_architecture ((((i 0))((i 1))((i 16))((i 16)))(((i 2))((i 1))((i 16))((i 16)))(((i 2))((i 16))((i 3))((i 16)))(((i 4))((i 16))((i 3))((i 16)))(((i 4))((i 16))((i 5))((i 16)))(((i 6))((i 16))((i 5))((i 16)))(((i 6))((i 16))((i 7))((i 16)))(((i 8))((i 16))((i 7))((i 16)))(((i 8))((i 16))((i 9))((i 16)))(((i 10))((i 16))((i 9))((i 16)))(((i 10))((i 16))((i 11))((i 16)))(((i 12))((i 16))((i 11))((i 16)))(((i 12))((i 16))((i 16))((i 13)))(((i 14))((i 16))((i 16))((i 13)))(((i 14))((i 15))((i 16))((i 16)))(((i 0))((i 15))((i 16))((i 16)))))))
		(_type (_internal ~BIT_VECTOR{0~downto~0}~13 0 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
		(_type (_internal outtab 0 45 (_array ~BIT_VECTOR{0~downto~0}~13 ((_to (i 0)(i 15))))))
		(_constant (_internal tab_y outtab 0 46 (_architecture ((((i 0)))(((i 0)))(((i 0)))(((i 1)))(((i 0)))(((i 0)))(((i 1)))(((i 0)))(((i 0)))(((i 0)))(((i 0)))(((i 0)))(((i 0)))(((i 1)))(((i 0)))(((i 0)))))))
		(_signal (_internal st ~extSTD.STANDARD.INTEGER 0 47 (_architecture (_uni ((i 0))))))
		(_signal (_internal nexst ~extSTD.STANDARD.INTEGER 0 47 (_architecture (_uni ((i 0))))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_simple)(_target(1)(3))(_sensitivity(0)(2)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal vecint 2 0 13 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . a1arc 3 -1
	)
)
I 000048 55 2212          1495703355011 avtomat
(_unit VHDL (avtomat 0 4 (avtomat 0 16 ))
	(_version v98)
	(_time 1495703355012 2017.05.25 13:09:15)
	(_source (\./src/avtom_min.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b0b1e2e5b6e6e0a6e5b2f4eae0b7b4b6b1b7b6b7b4)
	(_entity
		(_time 1493659301760)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal TZ ~extSTD.STANDARD.TIME 0 6 \0.0 ns\ (_entity ((ns 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_inout ))))
		(_type (_internal stab 0 29 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 6))(_to (i 0)(i 3))))))
		(_type (_internal outtab 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_constant (_internal tab_st stab 0 31 (_architecture ((((i 0))((i 0))((i 1))((i 20)))(((i 2))((i 20))((i 1))((i 20)))(((i 2))((i 20))((i 3))((i 20)))(((i 4))((i 20))((i 3))((i 20)))(((i 4))((i 20))((i 5))((i 20)))(((i 5))((i 20))((i 5))((i 6)))(((i 0))((i 20))((i 20))((i 6)))))))
		(_constant (_internal tab_z outtab 0 39 (_architecture (((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))))))
		(_signal (_internal st ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
		(_signal (_internal nexst ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_wait_for)(_target(1)(3))(_sensitivity(0)(2)))))
			(line__53(_architecture 1 0 53 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal vecint 2 0 17 (_architecture (_function (_range(_to 0 2147483647 )))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . avtomat 3 -1
	)
)
I 000049 55 2690          1495703355194 kod_grey
(_unit VHDL (kod_grey 0 3 (kod_grey 0 10 ))
	(_version v98)
	(_time 1495703355195 2017.05.25 13:09:15)
	(_source (\./src/avtom_grey.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6b6a6d6b6f3c3b7e3e6a7c30386d6e6c626d396d3d)
	(_entity
		(_time 1493669079825)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal K ~extSTD.STANDARD.INTEGER 0 5 \15\ (_entity ((i 15)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 6 \3\ (_entity ((i 3)))))
		(_generic (_internal TZ ~extSTD.STANDARD.TIME 0 7 \0.0 ns\ (_entity ((ns 0)))))
		(_type (_internal ~BIT_VECTOR{Lin~downto~0}~12 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~BIT_VECTOR{Lin~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_type (_internal ~BIT_VECTOR{Lst~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 4 )(i 0))))))
		(_type (_internal stab 0 23 (_array ~BIT_VECTOR{Lst~downto~0}~13 ((_to (i 0)(c 5))(_to (i 0)(c 6))))))
		(_type (_internal outtab 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_constant (_internal tab_st stab 0 25 (_architecture (_code 8))))
		(_constant (_internal tab_z outtab 0 42 (_architecture (_code 9))))
		(_type (_internal ~BIT_VECTOR{Lst~downto~0}~133 0 43 (_array ~extSTD.STANDARD.BIT ((_downto (c 10 )(i 0))))))
		(_signal (_internal st ~BIT_VECTOR{Lst~downto~0}~133 0 43 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal nexst ~BIT_VECTOR{Lst~downto~0}~133 0 43 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(1)(3))(_sensitivity(0)(2)))))
			(line__54(_architecture 1 0 54 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal vecint 2 0 11 (_architecture (_function (_range(_to 0 2147483647 )))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(16843009 )
		(0 )
		(16777216 )
		(16842752 )
		(16842753 )
		(16777217 )
		(16777473 )
		(256 )
		(257 )
	)
	(_model . kod_grey 11 -1
	)
)
I 000046 55 2492          1495703355337 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1495703355338 2017.05.25 13:09:15)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f7f6f1a7f1a1a1e1a0f0b1adf4f1f6f0f5f1a2f1a1)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_read(0(0))(0(1))(10(3))(10(1))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
V 000046 55 2678          1495703379640 a1arc
(_unit VHDL (a1ent 0 3 (a1arc 0 11 ))
	(_version v98)
	(_time 1495703379641 2017.05.25 13:09:39)
	(_source (\./src/avtom_ne_min.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e8bababee1bfb9febee6fcb2b8ebe9eeedeebdefec)
	(_entity
		(_time 1493655451328)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal TZ ~extSTD.STANDARD.TIME 0 4 \0.0 ns\ (_entity ((ns 0)))))
		(_type (_internal ~BIT_VECTOR{1~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
		(_port (_internal X ~BIT_VECTOR{1~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
		(_port (_internal Y ~BIT_VECTOR{0~downto~0}~12 0 7 (_entity (_out ))))
		(_type (_internal stab 0 25 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 15))(_to (i 0)(i 3))))))
		(_constant (_internal tab_st stab 0 26 (_architecture ((((i 0))((i 1))((i 16))((i 16)))(((i 2))((i 1))((i 16))((i 16)))(((i 2))((i 16))((i 3))((i 16)))(((i 4))((i 16))((i 3))((i 16)))(((i 4))((i 16))((i 5))((i 16)))(((i 6))((i 16))((i 5))((i 16)))(((i 6))((i 16))((i 7))((i 16)))(((i 8))((i 16))((i 7))((i 16)))(((i 8))((i 16))((i 9))((i 16)))(((i 10))((i 16))((i 9))((i 16)))(((i 10))((i 16))((i 11))((i 16)))(((i 12))((i 16))((i 11))((i 16)))(((i 12))((i 16))((i 16))((i 13)))(((i 14))((i 16))((i 16))((i 13)))(((i 14))((i 15))((i 16))((i 16)))(((i 0))((i 15))((i 16))((i 16)))))))
		(_type (_internal ~BIT_VECTOR{0~downto~0}~13 0 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
		(_type (_internal outtab 0 45 (_array ~BIT_VECTOR{0~downto~0}~13 ((_to (i 0)(i 15))))))
		(_constant (_internal tab_y outtab 0 46 (_architecture ((((i 0)))(((i 0)))(((i 0)))(((i 1)))(((i 0)))(((i 0)))(((i 1)))(((i 0)))(((i 0)))(((i 0)))(((i 0)))(((i 0)))(((i 0)))(((i 1)))(((i 0)))(((i 0)))))))
		(_signal (_internal st ~extSTD.STANDARD.INTEGER 0 47 (_architecture (_uni ((i 0))))))
		(_signal (_internal nexst ~extSTD.STANDARD.INTEGER 0 47 (_architecture (_uni ((i 0))))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_simple)(_target(1)(3))(_sensitivity(0)(2)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal vecint 2 0 13 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . a1arc 3 -1
	)
)
V 000048 55 2212          1495703379771 avtomat
(_unit VHDL (avtomat 0 4 (avtomat 0 16 ))
	(_version v98)
	(_time 1495703379772 2017.05.25 13:09:39)
	(_source (\./src/avtom_min.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 65373064663335733067213f356261636462636261)
	(_entity
		(_time 1493659301760)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal TZ ~extSTD.STANDARD.TIME 0 6 \0.0 ns\ (_entity ((ns 0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_inout ))))
		(_type (_internal stab 0 29 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 6))(_to (i 0)(i 3))))))
		(_type (_internal outtab 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_constant (_internal tab_st stab 0 31 (_architecture ((((i 0))((i 0))((i 1))((i 20)))(((i 2))((i 20))((i 1))((i 20)))(((i 2))((i 20))((i 3))((i 20)))(((i 4))((i 20))((i 3))((i 20)))(((i 4))((i 20))((i 5))((i 20)))(((i 5))((i 20))((i 5))((i 6)))(((i 0))((i 20))((i 20))((i 6)))))))
		(_constant (_internal tab_z outtab 0 39 (_architecture (((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))))))
		(_signal (_internal st ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
		(_signal (_internal nexst ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_wait_for)(_target(1)(3))(_sensitivity(0)(2)))))
			(line__53(_architecture 1 0 53 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal vecint 2 0 17 (_architecture (_function (_range(_to 0 2147483647 )))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . avtomat 3 -1
	)
)
I 000049 55 2690          1495703379897 kod_grey
(_unit VHDL (kod_grey 0 3 (kod_grey 0 10 ))
	(_version v98)
	(_time 1495703379898 2017.05.25 13:09:39)
	(_source (\./src/avtom_grey.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e2b0e4b1b6b5b2f7b7e3f5b9b1e4e7e5ebe4b0e4b4)
	(_entity
		(_time 1493669079825)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal K ~extSTD.STANDARD.INTEGER 0 5 \15\ (_entity ((i 15)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 6 \3\ (_entity ((i 3)))))
		(_generic (_internal TZ ~extSTD.STANDARD.TIME 0 7 \0.0 ns\ (_entity ((ns 0)))))
		(_type (_internal ~BIT_VECTOR{Lin~downto~0}~12 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~BIT_VECTOR{Lin~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_type (_internal ~BIT_VECTOR{Lst~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 4 )(i 0))))))
		(_type (_internal stab 0 23 (_array ~BIT_VECTOR{Lst~downto~0}~13 ((_to (i 0)(c 5))(_to (i 0)(c 6))))))
		(_type (_internal outtab 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_constant (_internal tab_st stab 0 25 (_architecture (_code 8))))
		(_constant (_internal tab_z outtab 0 42 (_architecture (_code 9))))
		(_type (_internal ~BIT_VECTOR{Lst~downto~0}~133 0 43 (_array ~extSTD.STANDARD.BIT ((_downto (c 10 )(i 0))))))
		(_signal (_internal st ~BIT_VECTOR{Lst~downto~0}~133 0 43 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal nexst ~BIT_VECTOR{Lst~downto~0}~133 0 43 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(1)(3))(_sensitivity(0)(2)))))
			(line__54(_architecture 1 0 54 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal vecint 2 0 11 (_architecture (_function (_range(_to 0 2147483647 )))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(16843009 )
		(0 )
		(16777216 )
		(16842752 )
		(16842753 )
		(16777217 )
		(16777473 )
		(256 )
		(257 )
	)
	(_model . kod_grey 11 -1
	)
)
I 000046 55 2492          1495703380030 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1495703380031 2017.05.25 13:09:40)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6e3c696e3a383878396928346d686f696c683b6838)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_read(0(0))(0(1))(10(3))(10(1))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
I 000049 55 2690          1495703534171 kod_grey
(_unit VHDL (kod_grey 0 3 (kod_grey 0 10 ))
	(_version v98)
	(_time 1495703534172 2017.05.25 13:12:14)
	(_source (\./src/avtom_grey.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8f8ad5818fd8df9ada8e98d4dc898a888689dd89d9)
	(_entity
		(_time 1493669079825)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal K ~extSTD.STANDARD.INTEGER 0 5 \15\ (_entity ((i 15)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 6 \3\ (_entity ((i 3)))))
		(_generic (_internal TZ ~extSTD.STANDARD.TIME 0 7 \0.0 ns\ (_entity ((ns 0)))))
		(_type (_internal ~BIT_VECTOR{Lin~downto~0}~12 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~BIT_VECTOR{Lin~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_type (_internal ~BIT_VECTOR{Lst~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 4 )(i 0))))))
		(_type (_internal stab 0 23 (_array ~BIT_VECTOR{Lst~downto~0}~13 ((_to (i 0)(c 5))(_to (i 0)(c 6))))))
		(_type (_internal outtab 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_constant (_internal tab_st stab 0 25 (_architecture (_code 8))))
		(_constant (_internal tab_z outtab 0 42 (_architecture (_code 9))))
		(_type (_internal ~BIT_VECTOR{Lst~downto~0}~133 0 43 (_array ~extSTD.STANDARD.BIT ((_downto (c 10 )(i 0))))))
		(_signal (_internal st ~BIT_VECTOR{Lst~downto~0}~133 0 43 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal nexst ~BIT_VECTOR{Lst~downto~0}~133 0 43 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(1)(3))(_sensitivity(0)(2)))))
			(line__54(_architecture 1 0 54 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal vecint 2 0 11 (_architecture (_function (_range(_to 0 2147483647 )))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(16843009 )
		(0 )
		(16777216 )
		(16842752 )
		(16842753 )
		(16777217 )
		(16777473 )
		(256 )
		(257 )
	)
	(_model . kod_grey 11 -1
	)
)
I 000046 55 2492          1495703675273 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1495703675274 2017.05.25 13:14:35)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bebdbaeaeae8e8a8e9b9f8e4bdb8bfb9bcb8ebb8e8)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_read(0(0))(0(1))(10(3))(10(1))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
I 000046 55 2492          1495703677361 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1495703677362 2017.05.25 13:14:37)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d9d98c8bd18f8fcf8ede9f83dadfd8dedbdf8cdf8f)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_read(0(0))(0(1))(10(3))(10(1))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
V 000049 55 2690          1495705192505 kod_grey
(_unit VHDL (kod_grey 0 3 (kod_grey 0 10 ))
	(_version v98)
	(_time 1495705192506 2017.05.25 13:39:52)
	(_source (\./src/avtom_grey.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 616f3561363631743460763a326764666867336737)
	(_entity
		(_time 1493669079825)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal K ~extSTD.STANDARD.INTEGER 0 5 \15\ (_entity ((i 15)))))
		(_generic (_internal M ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 6 \3\ (_entity ((i 3)))))
		(_generic (_internal TZ ~extSTD.STANDARD.TIME 0 7 \0.0 ns\ (_entity ((ns 0)))))
		(_type (_internal ~BIT_VECTOR{Lin~downto~0}~12 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~BIT_VECTOR{Lin~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_type (_internal ~BIT_VECTOR{Lst~downto~0}~13 0 23 (_array ~extSTD.STANDARD.BIT ((_downto (c 4 )(i 0))))))
		(_type (_internal stab 0 23 (_array ~BIT_VECTOR{Lst~downto~0}~13 ((_to (i 0)(c 5))(_to (i 0)(c 6))))))
		(_type (_internal outtab 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_constant (_internal tab_st stab 0 25 (_architecture (_code 8))))
		(_constant (_internal tab_z outtab 0 42 (_architecture (_code 9))))
		(_type (_internal ~BIT_VECTOR{Lst~downto~0}~133 0 43 (_array ~extSTD.STANDARD.BIT ((_downto (c 10 )(i 0))))))
		(_signal (_internal st ~BIT_VECTOR{Lst~downto~0}~133 0 43 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal nexst ~BIT_VECTOR{Lst~downto~0}~133 0 43 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(1)(3))(_sensitivity(0)(2)))))
			(line__54(_architecture 1 0 54 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal vecint 2 0 11 (_architecture (_function (_range(_to 0 2147483647 )))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(16843009 )
		(0 )
		(16777216 )
		(16842752 )
		(16842753 )
		(16777217 )
		(16777473 )
		(256 )
		(257 )
	)
	(_model . kod_grey 11 -1
	)
)
I 000046 55 2504          1495709222750 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1495709222751 2017.05.25 14:47:02)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8f89d881d8d9d999d888c9d58c898e888d89da89d9)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_sensitivity(0(1))(0(0))(10(3))(10(2))(10(1))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
V 000046 55 2504          1495709225486 karno
(_unit VHDL (karno 0 3 (karno 0 8 ))
	(_version v98)
	(_time 1495709225487 2017.05.25 14:47:05)
	(_source (\./src/avtomat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3a3d683f6a6c6c2c6d3d7c60393c3b3d383c6f3c6c)
	(_entity
		(_time 1493676452942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Lin ~extSTD.STANDARD.INTEGER 0 4 \1\ (_entity ((i 1)))))
		(_generic (_internal Lst ~extSTD.STANDARD.INTEGER 0 4 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{Lin~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_out ))))
		(_signal (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal r0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_signal (_internal s0 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{Lst~downto~0}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_sensitivity(0(1))(0(0))(10(3))(10(2))(10(1))(10(0))))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(10(1))(10(0))(10(2))))))
			(line__28(_architecture 2 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9))(_read(10(3))(10(2))(10(1))(10(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . karno 5 -1
	)
)
