#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000028779c0 .scope module, "CPUTester" "CPUTester" 2 1;
 .timescale 0 0;
v0000000002965f40_0 .var "clk", 0 0;
v00000000029664e0_0 .var "reset", 0 0;
S_0000000002897cd0 .scope module, "CPU_Test1" "mipsCPUData1" 2 10, 3 1 0, S_00000000028779c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v000000000294bd20_0 .net *"_s7", 3 0, L_000000000296baa0;  1 drivers
v000000000294b0a0_0 .net "aluCode", 2 0, v00000000028e18f0_0;  1 drivers
v000000000294a060_0 .net "aluMuxOut", 31 0, v00000000028e17b0_0;  1 drivers
v000000000294b280_0 .net "aluOut", 31 0, v00000000029498b0_0;  1 drivers
v000000000294ac40_0 .net "aluSource", 0 0, v00000000028e09f0_0;  1 drivers
v000000000294ace0_0 .net "andOut", 0 0, v000000000294aba0_0;  1 drivers
v000000000294b320_0 .net "branch", 0 0, v00000000028e10d0_0;  1 drivers
v000000000294b460_0 .net "branchAddOut", 31 0, v0000000002949db0_0;  1 drivers
v000000000294b500_0 .net "branchMuxOut", 31 0, v00000000028dfc30_0;  1 drivers
v000000000294a380_0 .net "clk", 0 0, v0000000002965f40_0;  1 drivers
v000000000294a100_0 .net "instruction", 31 0, L_000000000296b3c0;  1 drivers
v000000000294b8c0_0 .net "jump", 0 0, v00000000028dfa50_0;  1 drivers
v000000000294b5a0_0 .net "memRead", 0 0, v00000000028dfaf0_0;  1 drivers
v000000000294b640_0 .net "memWrite", 0 0, v00000000028dfb90_0;  1 drivers
v000000000294b6e0_0 .net "mem_to_reg", 0 0, v00000000028dfcd0_0;  1 drivers
v000000000294b960_0 .net "next", 31 0, v00000000029487d0_0;  1 drivers
v000000000294baa0_0 .net "pcAdd4", 31 0, L_000000000296bb40;  1 drivers
v000000000294bb40_0 .net "pcOut", 31 0, v0000000002948730_0;  1 drivers
v000000000294bbe0_0 .net "ramMuxOut", 31 0, v0000000002948870_0;  1 drivers
v000000000294bc80_0 .net "ramOut", 31 0, v000000000294a420_0;  1 drivers
v000000000294bdc0_0 .net "regMuxOut", 4 0, v0000000002949270_0;  1 drivers
v0000000002949f20_0 .net "regOutA", 31 0, v0000000002947f10_0;  1 drivers
v000000000294a1a0_0 .net "regOutB", 31 0, v0000000002948ff0_0;  1 drivers
v000000000294da80_0 .net "reg_dst", 0 0, v0000000002820610_0;  1 drivers
v000000000294e5c0_0 .net "reg_write", 0 0, v0000000002821010_0;  1 drivers
v000000000294d260_0 .net "reset", 0 0, v00000000029664e0_0;  1 drivers
v000000000294d300_0 .net "shftLeft28Out", 27 0, v000000000294a2e0_0;  1 drivers
v000000000294de40_0 .net "shftLeftOut", 31 0, v000000000294a880_0;  1 drivers
v000000000294df80_0 .net "signExtOut", 31 0, v000000000294a240_0;  1 drivers
v000000000294d6c0_0 .net "unSign", 0 0, v000000000285d2c0_0;  1 drivers
v000000000294e160_0 .net "zFlag", 0 0, v000000000294a920_0;  1 drivers
L_000000000296aa60 .part L_000000000296b3c0, 26, 6;
L_000000000296bdc0 .part L_000000000296b3c0, 16, 5;
L_000000000296ba00 .part L_000000000296b3c0, 11, 5;
L_000000000296baa0 .part L_000000000296bb40, 28, 4;
L_000000000296b1e0 .concat [ 28 4 0 0], v000000000294a2e0_0, L_000000000296baa0;
L_000000000296ab00 .part L_000000000296b3c0, 21, 5;
L_000000000296aba0 .part L_000000000296b3c0, 16, 5;
L_000000000296be60 .part L_000000000296b3c0, 0, 6;
L_000000000296b8c0 .part L_000000000296b3c0, 0, 16;
L_000000000296aec0 .part L_000000000296b3c0, 0, 26;
S_00000000028954b0 .scope module, "ALU_Mux" "mux32" 3 74, 4 23 0, S_0000000002897cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000028e0f90_0 .net "one", 31 0, v000000000294a240_0;  alias, 1 drivers
v00000000028e17b0_0 .var "result", 31 0;
v00000000028e04f0_0 .net "s", 0 0, v00000000028e09f0_0;  alias, 1 drivers
v00000000028e15d0_0 .net "zero", 31 0, v0000000002948ff0_0;  alias, 1 drivers
E_0000000002886960 .event edge, v00000000028e04f0_0, v00000000028e15d0_0, v00000000028e0f90_0;
S_00000000028a5b10 .scope module, "Branch_Mux" "mux32" 3 76, 4 23 0, S_0000000002897cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000028e1030_0 .net "one", 31 0, v0000000002949db0_0;  alias, 1 drivers
v00000000028dfc30_0 .var "result", 31 0;
v00000000028e1850_0 .net "s", 0 0, v000000000294aba0_0;  alias, 1 drivers
v00000000028e1670_0 .net "zero", 31 0, L_000000000296bb40;  alias, 1 drivers
E_0000000002886c60 .event edge, v00000000028e1850_0, v00000000028e1670_0, v00000000028e1030_0;
S_000000000289da00 .scope module, "Control_Unit" "control" 3 67, 5 1 0, S_0000000002897cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "reg_write"
    .port_info 5 /OUTPUT 1 "alu_src"
    .port_info 6 /OUTPUT 1 "memRead"
    .port_info 7 /OUTPUT 1 "memWrite"
    .port_info 8 /OUTPUT 1 "mem_to_reg"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 1 "unSign"
    .port_info 12 /OUTPUT 3 "aluCode"
v00000000028e18f0_0 .var "aluCode", 2 0;
v00000000028e09f0_0 .var "alu_src", 0 0;
v00000000028e10d0_0 .var "branch", 0 0;
v00000000028e13f0_0 .net "clk", 0 0, v0000000002965f40_0;  alias, 1 drivers
v00000000028dfa50_0 .var "jump", 0 0;
v00000000028dfaf0_0 .var "memRead", 0 0;
v00000000028dfb90_0 .var "memWrite", 0 0;
v00000000028dfcd0_0 .var "mem_to_reg", 0 0;
v00000000028202f0_0 .net "opcode", 5 0, L_000000000296aa60;  1 drivers
v0000000002820610_0 .var "reg_dst", 0 0;
v0000000002821010_0 .var "reg_write", 0 0;
v0000000002820890_0 .net "reset", 0 0, v00000000029664e0_0;  alias, 1 drivers
v000000000285d2c0_0 .var "unSign", 0 0;
E_00000000028870a0 .event edge, v0000000002820890_0, v00000000028202f0_0;
S_000000000287ebf0 .scope module, "Instruction_Memory" "instructMemTest1" 3 64, 5 255 0, S_0000000002897cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
v000000000285c3c0_0 .net "Enable", 0 0, v0000000002965f40_0;  alias, 1 drivers
v000000000285d540_0 .net "Instruction", 31 0, L_000000000296b3c0;  alias, 1 drivers
v00000000027f0420 .array "Mem", 511 0, 7 0;
v0000000002948a50_0 .net "PC", 31 0, v0000000002948730_0;  alias, 1 drivers
v0000000002949450_0 .net *"_s0", 7 0, L_0000000002969200;  1 drivers
v0000000002949a90_0 .net *"_s10", 32 0, L_00000000029681c0;  1 drivers
v00000000029494f0_0 .net *"_s12", 7 0, L_0000000002968300;  1 drivers
v0000000002948230_0 .net *"_s14", 32 0, L_000000000296b500;  1 drivers
L_0000000002990118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002948d70_0 .net *"_s17", 0 0, L_0000000002990118;  1 drivers
L_0000000002990160 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000002949310_0 .net/2u *"_s18", 32 0, L_0000000002990160;  1 drivers
v0000000002949770_0 .net *"_s2", 7 0, L_0000000002969340;  1 drivers
v00000000029493b0_0 .net *"_s20", 32 0, L_000000000296ad80;  1 drivers
v00000000029482d0_0 .net *"_s22", 7 0, L_000000000296b5a0;  1 drivers
v0000000002949810_0 .net *"_s24", 32 0, L_000000000296b820;  1 drivers
L_00000000029901a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002949630_0 .net *"_s27", 0 0, L_00000000029901a8;  1 drivers
L_00000000029901f0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000000002948af0_0 .net/2u *"_s28", 32 0, L_00000000029901f0;  1 drivers
v0000000002947fb0_0 .net *"_s30", 32 0, L_000000000296b960;  1 drivers
v00000000029499f0_0 .net *"_s4", 32 0, L_000000000296a1a0;  1 drivers
L_0000000002990088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029489b0_0 .net *"_s7", 0 0, L_0000000002990088;  1 drivers
L_00000000029900d0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000002948b90_0 .net/2u *"_s8", 32 0, L_00000000029900d0;  1 drivers
L_0000000002969200 .array/port v00000000027f0420, v0000000002948730_0;
L_0000000002969340 .array/port v00000000027f0420, L_00000000029681c0;
L_000000000296a1a0 .concat [ 32 1 0 0], v0000000002948730_0, L_0000000002990088;
L_00000000029681c0 .arith/sum 33, L_000000000296a1a0, L_00000000029900d0;
L_0000000002968300 .array/port v00000000027f0420, L_000000000296ad80;
L_000000000296b500 .concat [ 32 1 0 0], v0000000002948730_0, L_0000000002990118;
L_000000000296ad80 .arith/sum 33, L_000000000296b500, L_0000000002990160;
L_000000000296b5a0 .array/port v00000000027f0420, L_000000000296b960;
L_000000000296b820 .concat [ 32 1 0 0], v0000000002948730_0, L_00000000029901a8;
L_000000000296b960 .arith/sum 33, L_000000000296b820, L_00000000029901f0;
L_000000000296b3c0 .concat [ 8 8 8 8], L_000000000296b5a0, L_0000000002968300, L_0000000002969340, L_0000000002969200;
S_00000000028ad220 .scope module, "Jump_Mux" "mux32" 3 77, 4 23 0, S_0000000002897cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002948410_0 .net "one", 31 0, L_000000000296b1e0;  1 drivers
v00000000029487d0_0 .var "result", 31 0;
v0000000002948c30_0 .net "s", 0 0, v00000000028dfa50_0;  alias, 1 drivers
v0000000002948910_0 .net "zero", 31 0, v00000000028dfc30_0;  alias, 1 drivers
E_00000000028884a0 .event edge, v00000000028dfa50_0, v00000000028dfc30_0, v0000000002948410_0;
S_00000000028ad3a0 .scope module, "Program_Counter" "ProgramCounter" 3 60, 5 354 0, S_0000000002897cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
v0000000002948370_0 .net "Clk", 0 0, v0000000002965f40_0;  alias, 1 drivers
v0000000002949b30_0 .net "PCNext", 31 0, v00000000029487d0_0;  alias, 1 drivers
v0000000002948730_0 .var "PCResult", 31 0;
v0000000002949bd0_0 .net "Reset", 0 0, v00000000029664e0_0;  alias, 1 drivers
E_0000000002888620 .event posedge, v00000000028e13f0_0;
S_00000000027144a0 .scope module, "RAM_Mux" "mux32" 3 75, 4 23 0, S_0000000002897cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002948050_0 .net "one", 31 0, v00000000029498b0_0;  alias, 1 drivers
v0000000002948870_0 .var "result", 31 0;
v00000000029480f0_0 .net "s", 0 0, v00000000028dfcd0_0;  alias, 1 drivers
v00000000029484b0_0 .net "zero", 31 0, v000000000294a420_0;  alias, 1 drivers
E_000000000288a560 .event edge, v00000000028dfcd0_0, v00000000029484b0_0, v0000000002948050_0;
S_0000000002714620 .scope module, "Register_File" "RegisterFile" 3 80, 6 1 0, S_0000000002897cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v0000000002948550_0 .net "A_Address", 4 0, L_000000000296ab00;  1 drivers
v0000000002947f10_0 .var "A_Data", 31 0;
v0000000002948190_0 .net "B_Address", 4 0, L_000000000296aba0;  1 drivers
v0000000002948ff0_0 .var "B_Data", 31 0;
v00000000029485f0_0 .net "C_Address", 4 0, v0000000002949270_0;  alias, 1 drivers
v0000000002948cd0_0 .net "C_Data", 31 0, v0000000002948870_0;  alias, 1 drivers
v0000000002949130_0 .net "Clk", 0 0, v0000000002965f40_0;  alias, 1 drivers
v0000000002949590 .array "Registers", 31 0, 31 0;
v0000000002949090_0 .net "Write", 0 0, v00000000028dfcd0_0;  alias, 1 drivers
v0000000002949590_0 .array/port v0000000002949590, 0;
v0000000002949590_1 .array/port v0000000002949590, 1;
v0000000002949590_2 .array/port v0000000002949590, 2;
E_000000000288aba0/0 .event edge, v0000000002948550_0, v0000000002949590_0, v0000000002949590_1, v0000000002949590_2;
v0000000002949590_3 .array/port v0000000002949590, 3;
v0000000002949590_4 .array/port v0000000002949590, 4;
v0000000002949590_5 .array/port v0000000002949590, 5;
v0000000002949590_6 .array/port v0000000002949590, 6;
E_000000000288aba0/1 .event edge, v0000000002949590_3, v0000000002949590_4, v0000000002949590_5, v0000000002949590_6;
v0000000002949590_7 .array/port v0000000002949590, 7;
v0000000002949590_8 .array/port v0000000002949590, 8;
v0000000002949590_9 .array/port v0000000002949590, 9;
v0000000002949590_10 .array/port v0000000002949590, 10;
E_000000000288aba0/2 .event edge, v0000000002949590_7, v0000000002949590_8, v0000000002949590_9, v0000000002949590_10;
v0000000002949590_11 .array/port v0000000002949590, 11;
v0000000002949590_12 .array/port v0000000002949590, 12;
v0000000002949590_13 .array/port v0000000002949590, 13;
v0000000002949590_14 .array/port v0000000002949590, 14;
E_000000000288aba0/3 .event edge, v0000000002949590_11, v0000000002949590_12, v0000000002949590_13, v0000000002949590_14;
v0000000002949590_15 .array/port v0000000002949590, 15;
v0000000002949590_16 .array/port v0000000002949590, 16;
v0000000002949590_17 .array/port v0000000002949590, 17;
v0000000002949590_18 .array/port v0000000002949590, 18;
E_000000000288aba0/4 .event edge, v0000000002949590_15, v0000000002949590_16, v0000000002949590_17, v0000000002949590_18;
v0000000002949590_19 .array/port v0000000002949590, 19;
v0000000002949590_20 .array/port v0000000002949590, 20;
v0000000002949590_21 .array/port v0000000002949590, 21;
v0000000002949590_22 .array/port v0000000002949590, 22;
E_000000000288aba0/5 .event edge, v0000000002949590_19, v0000000002949590_20, v0000000002949590_21, v0000000002949590_22;
v0000000002949590_23 .array/port v0000000002949590, 23;
v0000000002949590_24 .array/port v0000000002949590, 24;
v0000000002949590_25 .array/port v0000000002949590, 25;
v0000000002949590_26 .array/port v0000000002949590, 26;
E_000000000288aba0/6 .event edge, v0000000002949590_23, v0000000002949590_24, v0000000002949590_25, v0000000002949590_26;
v0000000002949590_27 .array/port v0000000002949590, 27;
v0000000002949590_28 .array/port v0000000002949590, 28;
v0000000002949590_29 .array/port v0000000002949590, 29;
v0000000002949590_30 .array/port v0000000002949590, 30;
E_000000000288aba0/7 .event edge, v0000000002949590_27, v0000000002949590_28, v0000000002949590_29, v0000000002949590_30;
v0000000002949590_31 .array/port v0000000002949590, 31;
E_000000000288aba0/8 .event edge, v0000000002949590_31, v0000000002948190_0;
E_000000000288aba0 .event/or E_000000000288aba0/0, E_000000000288aba0/1, E_000000000288aba0/2, E_000000000288aba0/3, E_000000000288aba0/4, E_000000000288aba0/5, E_000000000288aba0/6, E_000000000288aba0/7, E_000000000288aba0/8;
S_0000000002708060 .scope module, "Register_Mux" "mux4" 3 73, 4 13 0, S_0000000002897cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v00000000029491d0_0 .net "one", 4 0, L_000000000296ba00;  1 drivers
v0000000002949270_0 .var "result", 4 0;
v0000000002949c70_0 .net "s", 0 0, v0000000002820610_0;  alias, 1 drivers
v0000000002948e10_0 .net "zero", 4 0, L_000000000296bdc0;  1 drivers
E_000000000288a6e0 .event edge, v0000000002820610_0, v0000000002948e10_0, v00000000029491d0_0;
S_00000000026ea370 .scope module, "addFour" "addplus4" 3 93, 7 3 0, S_0000000002897cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_0000000002990238 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000002948eb0_0 .net/2u *"_s0", 31 0, L_0000000002990238;  1 drivers
v0000000002948690_0 .net "pc", 31 0, v0000000002948730_0;  alias, 1 drivers
v0000000002948f50_0 .net "result", 31 0, L_000000000296bb40;  alias, 1 drivers
L_000000000296bb40 .arith/sum 32, v0000000002948730_0, L_0000000002990238;
S_00000000026ea4f0 .scope module, "adder" "adder" 3 94, 7 8 0, S_0000000002897cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v00000000029496d0_0 .net "entry0", 31 0, v000000000294a880_0;  alias, 1 drivers
v0000000002949d10_0 .net "entry1", 31 0, L_000000000296bb40;  alias, 1 drivers
v0000000002949db0_0 .var "result", 31 0;
E_000000000288a460 .event edge, v00000000029496d0_0, v00000000028e1670_0;
S_0000000002753080 .scope module, "alu" "ALU" 3 83, 8 1 0, S_0000000002897cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "zeroFlag"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
    .port_info 5 /INPUT 3 "aluCode"
v00000000029498b0_0 .var "Result", 31 0;
v0000000002949950_0 .net "a", 31 0, v0000000002947f10_0;  alias, 1 drivers
v000000000294ad80_0 .net "aluCode", 2 0, v00000000028e18f0_0;  alias, 1 drivers
v000000000294b3c0_0 .net "b", 31 0, v00000000028e17b0_0;  alias, 1 drivers
v000000000294b140_0 .var/i "counter", 31 0;
v000000000294ab00_0 .var/i "index", 31 0;
v000000000294a6a0_0 .net "operation", 5 0, L_000000000296be60;  1 drivers
v000000000294a740_0 .var "tempVar", 31 0;
v000000000294a4c0_0 .var/i "var", 31 0;
v000000000294a920_0 .var "zeroFlag", 0 0;
E_000000000288aca0 .event edge, v000000000294a6a0_0, v00000000028e17b0_0, v0000000002947f10_0;
S_0000000002753200 .scope module, "ram" "RAM" 3 86, 9 1 0, S_0000000002897cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "read"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /OUTPUT 32 "output_destination"
    .port_info 5 /INPUT 32 "dataIn"
P_00000000028aa530 .param/l "address_width" 0 9 7, +C4<00000000000000000000000000000101>;
P_00000000028aa568 .param/l "bus_width" 0 9 6, +C4<00000000000000000000000000100000>;
P_00000000028aa5a0 .param/l "words_no" 0 9 5, +C4<00000000000000000000000000100000>;
v000000000294b780_0 .net "address", 31 0, v00000000029498b0_0;  alias, 1 drivers
v000000000294a600_0 .net "clk", 0 0, v0000000002965f40_0;  alias, 1 drivers
v000000000294ae20_0 .net "dataIn", 31 0, v0000000002948ff0_0;  alias, 1 drivers
v000000000294b1e0 .array "mem", 31 0, 31 0;
v000000000294a420_0 .var "output_destination", 31 0;
v000000000294a560_0 .net "read", 0 0, v00000000028dfaf0_0;  alias, 1 drivers
v000000000294aec0_0 .net "write", 0 0, v00000000028dfb90_0;  alias, 1 drivers
S_000000000294c230 .scope module, "shftJump" "shftLeft28" 3 91, 7 20 0, S_0000000002897cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v000000000294a7e0_0 .net "in", 25 0, L_000000000296aec0;  1 drivers
v000000000294a2e0_0 .var "result", 27 0;
E_000000000288a5a0 .event edge, v000000000294a7e0_0;
S_000000000294c830 .scope module, "shftLeft" "shftLeft" 3 92, 7 42 0, S_0000000002897cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v000000000294ba00_0 .net "in", 31 0, v000000000294a240_0;  alias, 1 drivers
v000000000294a880_0 .var "result", 31 0;
E_000000000288ad20 .event edge, v00000000028e0f90_0;
S_000000000294c6b0 .scope module, "signExt" "signExtender" 3 90, 7 27 0, S_0000000002897cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v0000000002949fc0_0 .net "ins", 15 0, L_000000000296b8c0;  1 drivers
v000000000294a240_0 .var "result", 31 0;
v000000000294af60_0 .var "tempOnes", 15 0;
v000000000294a9c0_0 .var "tempZero", 15 0;
v000000000294b820_0 .net "unSign", 0 0, v000000000285d2c0_0;  alias, 1 drivers
E_000000000288a660 .event edge, v0000000002949fc0_0;
S_000000000294c3b0 .scope module, "simpleAND" "AND" 3 95, 7 14 0, S_0000000002897cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "Z_flag"
v000000000294b000_0 .net "Z_flag", 0 0, v000000000294a920_0;  alias, 1 drivers
v000000000294aa60_0 .net "branch", 0 0, v00000000028e10d0_0;  alias, 1 drivers
v000000000294aba0_0 .var "result", 0 0;
E_000000000288ae60 .event edge, v000000000294a920_0, v00000000028e10d0_0;
S_000000000294c9b0 .scope module, "CPU_Test2" "mipsCPUData2" 2 11, 3 106 0, S_00000000028779c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v000000000295c6a0_0 .net *"_s7", 3 0, L_000000000296a920;  1 drivers
v000000000295bde0_0 .net "aluCode", 2 0, v000000000294d440_0;  1 drivers
v000000000295b480_0 .net "aluMuxOut", 31 0, v000000000294d800_0;  1 drivers
v000000000295b200_0 .net "aluOut", 31 0, v000000000294f950_0;  1 drivers
v000000000295bfc0_0 .net "aluSource", 0 0, v000000000294d1c0_0;  1 drivers
v000000000295bd40_0 .net "andOut", 0 0, v000000000295b160_0;  1 drivers
v000000000295c9c0_0 .net "branch", 0 0, v000000000294d580_0;  1 drivers
v000000000295ba20_0 .net "branchAddOut", 31 0, v0000000002950df0_0;  1 drivers
v000000000295b520_0 .net "branchMuxOut", 31 0, v000000000294d940_0;  1 drivers
v000000000295bc00_0 .net "clk", 0 0, v0000000002965f40_0;  alias, 1 drivers
v000000000295b020_0 .net "instruction", 31 0, L_000000000296b640;  1 drivers
v000000000295b340_0 .net "jump", 0 0, v000000000294e980_0;  1 drivers
v000000000295ca60_0 .net "memRead", 0 0, v000000000294e480_0;  1 drivers
v000000000295b660_0 .net "memWrite", 0 0, v000000000294d620_0;  1 drivers
v000000000295c4c0_0 .net "mem_to_reg", 0 0, v000000000294e7a0_0;  1 drivers
v000000000295cc40_0 .net "next", 31 0, v0000000002950030_0;  1 drivers
v000000000295c1a0_0 .net "pcAdd4", 31 0, L_00000000029823c0;  1 drivers
v000000000295be80_0 .net "pcOut", 31 0, v000000000294ef50_0;  1 drivers
v000000000295bf20_0 .net "ramMuxOut", 31 0, v000000000294f310_0;  1 drivers
v000000000295b0c0_0 .net "ramOut", 31 0, v000000000294f770_0;  1 drivers
v000000000295b7a0_0 .net "regMuxOut", 4 0, v00000000029505d0_0;  1 drivers
v000000000295c7e0_0 .net "regOutA", 31 0, v0000000002950170_0;  1 drivers
v000000000295bca0_0 .net "regOutB", 31 0, v000000000294f090_0;  1 drivers
v000000000295c880_0 .net "reg_dst", 0 0, v000000000294dc60_0;  1 drivers
v000000000295c420_0 .net "reg_write", 0 0, v000000000294ea20_0;  1 drivers
v000000000295c920_0 .net "reset", 0 0, v00000000029664e0_0;  alias, 1 drivers
v000000000295b840_0 .net "shftLeft28Out", 27 0, v0000000002950c10_0;  1 drivers
v000000000295cb00_0 .net "shftLeftOut", 31 0, v000000000295bb60_0;  1 drivers
v000000000295b5c0_0 .net "signExtOut", 31 0, v000000000295cd80_0;  1 drivers
v000000000295ce20_0 .net "unSign", 0 0, v000000000294e520_0;  1 drivers
v000000000295c060_0 .net "zFlag", 0 0, v00000000029502b0_0;  1 drivers
L_000000000296a7e0 .part L_000000000296b640, 26, 6;
L_000000000296a880 .part L_000000000296b640, 16, 5;
L_000000000296b320 .part L_000000000296b640, 11, 5;
L_000000000296a920 .part L_00000000029823c0, 28, 4;
L_000000000296a9c0 .concat [ 28 4 0 0], v0000000002950c10_0, L_000000000296a920;
L_000000000296ace0 .part L_000000000296b640, 21, 5;
L_000000000296b140 .part L_000000000296b640, 16, 5;
L_000000000296b460 .part L_000000000296b640, 0, 6;
L_000000000296b6e0 .part L_000000000296b640, 0, 16;
L_00000000029800c0 .part L_000000000296b640, 0, 26;
S_000000000294ccb0 .scope module, "ALU_Mux" "mux32" 3 179, 4 23 0, S_000000000294c9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000294d760_0 .net "one", 31 0, v000000000295cd80_0;  alias, 1 drivers
v000000000294d800_0 .var "result", 31 0;
v000000000294d8a0_0 .net "s", 0 0, v000000000294d1c0_0;  alias, 1 drivers
v000000000294d4e0_0 .net "zero", 31 0, v000000000294f090_0;  alias, 1 drivers
E_000000000288af20 .event edge, v000000000294d8a0_0, v000000000294d4e0_0, v000000000294d760_0;
S_000000000294c530 .scope module, "Branch_Mux" "mux32" 3 181, 4 23 0, S_000000000294c9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000294db20_0 .net "one", 31 0, v0000000002950df0_0;  alias, 1 drivers
v000000000294d940_0 .var "result", 31 0;
v000000000294e3e0_0 .net "s", 0 0, v000000000295b160_0;  alias, 1 drivers
v000000000294d3a0_0 .net "zero", 31 0, L_00000000029823c0;  alias, 1 drivers
E_000000000288a7a0 .event edge, v000000000294e3e0_0, v000000000294d3a0_0, v000000000294db20_0;
S_000000000294cb30 .scope module, "Control_Unit" "control" 3 172, 5 1 0, S_000000000294c9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "reg_write"
    .port_info 5 /OUTPUT 1 "alu_src"
    .port_info 6 /OUTPUT 1 "memRead"
    .port_info 7 /OUTPUT 1 "memWrite"
    .port_info 8 /OUTPUT 1 "mem_to_reg"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 1 "unSign"
    .port_info 12 /OUTPUT 3 "aluCode"
v000000000294d440_0 .var "aluCode", 2 0;
v000000000294d1c0_0 .var "alu_src", 0 0;
v000000000294d580_0 .var "branch", 0 0;
v000000000294d9e0_0 .net "clk", 0 0, v0000000002965f40_0;  alias, 1 drivers
v000000000294e980_0 .var "jump", 0 0;
v000000000294e480_0 .var "memRead", 0 0;
v000000000294d620_0 .var "memWrite", 0 0;
v000000000294e7a0_0 .var "mem_to_reg", 0 0;
v000000000294dbc0_0 .net "opcode", 5 0, L_000000000296a7e0;  1 drivers
v000000000294dc60_0 .var "reg_dst", 0 0;
v000000000294ea20_0 .var "reg_write", 0 0;
v000000000294dd00_0 .net "reset", 0 0, v00000000029664e0_0;  alias, 1 drivers
v000000000294e520_0 .var "unSign", 0 0;
E_000000000288aa60 .event edge, v0000000002820890_0, v000000000294dbc0_0;
S_000000000294bf30 .scope module, "Instruction_Memory" "instructMemTest2" 3 169, 5 334 0, S_000000000294c9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
v000000000294dda0_0 .net "Enable", 0 0, v0000000002965f40_0;  alias, 1 drivers
v000000000294e660_0 .net "Instruction", 31 0, L_000000000296b640;  alias, 1 drivers
v000000000294e700 .array "Mem", 511 0, 7 0;
v000000000294dee0_0 .net "PC", 31 0, v000000000294ef50_0;  alias, 1 drivers
v000000000294cfe0_0 .net *"_s0", 7 0, L_000000000296b000;  1 drivers
v000000000294ec00_0 .net *"_s10", 32 0, L_000000000296af60;  1 drivers
v000000000294e020_0 .net *"_s12", 7 0, L_000000000296b280;  1 drivers
v000000000294e0c0_0 .net *"_s14", 32 0, L_000000000296b780;  1 drivers
L_0000000002990310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000294e200_0 .net *"_s17", 0 0, L_0000000002990310;  1 drivers
L_0000000002990358 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000000000294e2a0_0 .net/2u *"_s18", 32 0, L_0000000002990358;  1 drivers
v000000000294e340_0 .net *"_s2", 7 0, L_000000000296b0a0;  1 drivers
v000000000294e840_0 .net *"_s20", 32 0, L_000000000296ac40;  1 drivers
v000000000294e8e0_0 .net *"_s22", 7 0, L_000000000296ae20;  1 drivers
v000000000294eac0_0 .net *"_s24", 32 0, L_000000000296bc80;  1 drivers
L_00000000029903a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000294eb60_0 .net *"_s27", 0 0, L_00000000029903a0;  1 drivers
L_00000000029903e8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000000000294eca0_0 .net/2u *"_s28", 32 0, L_00000000029903e8;  1 drivers
v000000000294ed40_0 .net *"_s30", 32 0, L_000000000296bd20;  1 drivers
v000000000294ede0_0 .net *"_s4", 32 0, L_000000000296bbe0;  1 drivers
L_0000000002990280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000294cf40_0 .net *"_s7", 0 0, L_0000000002990280;  1 drivers
L_00000000029902c8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000000000294d080_0 .net/2u *"_s8", 32 0, L_00000000029902c8;  1 drivers
L_000000000296b000 .array/port v000000000294e700, v000000000294ef50_0;
L_000000000296b0a0 .array/port v000000000294e700, L_000000000296af60;
L_000000000296bbe0 .concat [ 32 1 0 0], v000000000294ef50_0, L_0000000002990280;
L_000000000296af60 .arith/sum 33, L_000000000296bbe0, L_00000000029902c8;
L_000000000296b280 .array/port v000000000294e700, L_000000000296ac40;
L_000000000296b780 .concat [ 32 1 0 0], v000000000294ef50_0, L_0000000002990310;
L_000000000296ac40 .arith/sum 33, L_000000000296b780, L_0000000002990358;
L_000000000296ae20 .array/port v000000000294e700, L_000000000296bd20;
L_000000000296bc80 .concat [ 32 1 0 0], v000000000294ef50_0, L_00000000029903a0;
L_000000000296bd20 .arith/sum 33, L_000000000296bc80, L_00000000029903e8;
L_000000000296b640 .concat [ 8 8 8 8], L_000000000296ae20, L_000000000296b280, L_000000000296b0a0, L_000000000296b000;
S_000000000294c0b0 .scope module, "Jump_Mux" "mux32" 3 182, 4 23 0, S_000000000294c9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000294d120_0 .net "one", 31 0, L_000000000296a9c0;  1 drivers
v0000000002950030_0 .var "result", 31 0;
v000000000294eff0_0 .net "s", 0 0, v000000000294e980_0;  alias, 1 drivers
v000000000294f270_0 .net "zero", 31 0, v000000000294d940_0;  alias, 1 drivers
E_000000000288b0a0 .event edge, v000000000294e980_0, v000000000294d940_0, v000000000294d120_0;
S_0000000002951ce0 .scope module, "Program_Counter" "ProgramCounter" 3 165, 5 354 0, S_000000000294c9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
v00000000029503f0_0 .net "Clk", 0 0, v0000000002965f40_0;  alias, 1 drivers
v0000000002950530_0 .net "PCNext", 31 0, v0000000002950030_0;  alias, 1 drivers
v000000000294ef50_0 .var "PCResult", 31 0;
v000000000294fa90_0 .net "Reset", 0 0, v00000000029664e0_0;  alias, 1 drivers
S_0000000002951260 .scope module, "RAM_Mux" "mux32" 3 180, 4 23 0, S_000000000294c9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002950350_0 .net "one", 31 0, v000000000294f950_0;  alias, 1 drivers
v000000000294f310_0 .var "result", 31 0;
v000000000294ff90_0 .net "s", 0 0, v000000000294e7a0_0;  alias, 1 drivers
v00000000029500d0_0 .net "zero", 31 0, v000000000294f770_0;  alias, 1 drivers
E_000000000288b0e0 .event edge, v000000000294e7a0_0, v00000000029500d0_0, v0000000002950350_0;
S_0000000002950f60 .scope module, "Register_File" "RegisterFile" 3 185, 6 1 0, S_000000000294c9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v0000000002950a30_0 .net "A_Address", 4 0, L_000000000296ace0;  1 drivers
v0000000002950170_0 .var "A_Data", 31 0;
v000000000294fbd0_0 .net "B_Address", 4 0, L_000000000296b140;  1 drivers
v000000000294f090_0 .var "B_Data", 31 0;
v000000000294fb30_0 .net "C_Address", 4 0, v00000000029505d0_0;  alias, 1 drivers
v000000000294f8b0_0 .net "C_Data", 31 0, v000000000294f310_0;  alias, 1 drivers
v000000000294f6d0_0 .net "Clk", 0 0, v0000000002965f40_0;  alias, 1 drivers
v00000000029508f0 .array "Registers", 31 0, 31 0;
v000000000294f3b0_0 .net "Write", 0 0, v000000000294e7a0_0;  alias, 1 drivers
v00000000029508f0_0 .array/port v00000000029508f0, 0;
v00000000029508f0_1 .array/port v00000000029508f0, 1;
v00000000029508f0_2 .array/port v00000000029508f0, 2;
E_000000000288b160/0 .event edge, v0000000002950a30_0, v00000000029508f0_0, v00000000029508f0_1, v00000000029508f0_2;
v00000000029508f0_3 .array/port v00000000029508f0, 3;
v00000000029508f0_4 .array/port v00000000029508f0, 4;
v00000000029508f0_5 .array/port v00000000029508f0, 5;
v00000000029508f0_6 .array/port v00000000029508f0, 6;
E_000000000288b160/1 .event edge, v00000000029508f0_3, v00000000029508f0_4, v00000000029508f0_5, v00000000029508f0_6;
v00000000029508f0_7 .array/port v00000000029508f0, 7;
v00000000029508f0_8 .array/port v00000000029508f0, 8;
v00000000029508f0_9 .array/port v00000000029508f0, 9;
v00000000029508f0_10 .array/port v00000000029508f0, 10;
E_000000000288b160/2 .event edge, v00000000029508f0_7, v00000000029508f0_8, v00000000029508f0_9, v00000000029508f0_10;
v00000000029508f0_11 .array/port v00000000029508f0, 11;
v00000000029508f0_12 .array/port v00000000029508f0, 12;
v00000000029508f0_13 .array/port v00000000029508f0, 13;
v00000000029508f0_14 .array/port v00000000029508f0, 14;
E_000000000288b160/3 .event edge, v00000000029508f0_11, v00000000029508f0_12, v00000000029508f0_13, v00000000029508f0_14;
v00000000029508f0_15 .array/port v00000000029508f0, 15;
v00000000029508f0_16 .array/port v00000000029508f0, 16;
v00000000029508f0_17 .array/port v00000000029508f0, 17;
v00000000029508f0_18 .array/port v00000000029508f0, 18;
E_000000000288b160/4 .event edge, v00000000029508f0_15, v00000000029508f0_16, v00000000029508f0_17, v00000000029508f0_18;
v00000000029508f0_19 .array/port v00000000029508f0, 19;
v00000000029508f0_20 .array/port v00000000029508f0, 20;
v00000000029508f0_21 .array/port v00000000029508f0, 21;
v00000000029508f0_22 .array/port v00000000029508f0, 22;
E_000000000288b160/5 .event edge, v00000000029508f0_19, v00000000029508f0_20, v00000000029508f0_21, v00000000029508f0_22;
v00000000029508f0_23 .array/port v00000000029508f0, 23;
v00000000029508f0_24 .array/port v00000000029508f0, 24;
v00000000029508f0_25 .array/port v00000000029508f0, 25;
v00000000029508f0_26 .array/port v00000000029508f0, 26;
E_000000000288b160/6 .event edge, v00000000029508f0_23, v00000000029508f0_24, v00000000029508f0_25, v00000000029508f0_26;
v00000000029508f0_27 .array/port v00000000029508f0, 27;
v00000000029508f0_28 .array/port v00000000029508f0, 28;
v00000000029508f0_29 .array/port v00000000029508f0, 29;
v00000000029508f0_30 .array/port v00000000029508f0, 30;
E_000000000288b160/7 .event edge, v00000000029508f0_27, v00000000029508f0_28, v00000000029508f0_29, v00000000029508f0_30;
v00000000029508f0_31 .array/port v00000000029508f0, 31;
E_000000000288b160/8 .event edge, v00000000029508f0_31, v000000000294fbd0_0;
E_000000000288b160 .event/or E_000000000288b160/0, E_000000000288b160/1, E_000000000288b160/2, E_000000000288b160/3, E_000000000288b160/4, E_000000000288b160/5, E_000000000288b160/6, E_000000000288b160/7, E_000000000288b160/8;
S_00000000029528e0 .scope module, "Register_Mux" "mux4" 3 178, 4 13 0, S_000000000294c9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v000000000294fc70_0 .net "one", 4 0, L_000000000296b320;  1 drivers
v00000000029505d0_0 .var "result", 4 0;
v0000000002950990_0 .net "s", 0 0, v000000000294dc60_0;  alias, 1 drivers
v000000000294f1d0_0 .net "zero", 4 0, L_000000000296a880;  1 drivers
E_000000000288b1a0 .event edge, v000000000294dc60_0, v000000000294f1d0_0, v000000000294fc70_0;
S_00000000029525e0 .scope module, "addFour" "addplus4" 3 198, 7 3 0, S_000000000294c9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_0000000002990430 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000294f450_0 .net/2u *"_s0", 31 0, L_0000000002990430;  1 drivers
v000000000294fd10_0 .net "pc", 31 0, v000000000294ef50_0;  alias, 1 drivers
v000000000294f4f0_0 .net "result", 31 0, L_00000000029823c0;  alias, 1 drivers
L_00000000029823c0 .arith/sum 32, v000000000294ef50_0, L_0000000002990430;
S_0000000002951e60 .scope module, "adder" "adder" 3 199, 7 8 0, S_000000000294c9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v0000000002950850_0 .net "entry0", 31 0, v000000000295bb60_0;  alias, 1 drivers
v0000000002950490_0 .net "entry1", 31 0, L_00000000029823c0;  alias, 1 drivers
v0000000002950df0_0 .var "result", 31 0;
E_000000000288a360 .event edge, v0000000002950850_0, v000000000294d3a0_0;
S_0000000002951fe0 .scope module, "alu" "ALU" 3 188, 8 1 0, S_000000000294c9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "zeroFlag"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
    .port_info 5 /INPUT 3 "aluCode"
v000000000294f950_0 .var "Result", 31 0;
v000000000294f590_0 .net "a", 31 0, v0000000002950170_0;  alias, 1 drivers
v0000000002950670_0 .net "aluCode", 2 0, v000000000294d440_0;  alias, 1 drivers
v0000000002950710_0 .net "b", 31 0, v000000000294d800_0;  alias, 1 drivers
v00000000029507b0_0 .var/i "counter", 31 0;
v0000000002950d50_0 .var/i "index", 31 0;
v000000000294fdb0_0 .net "operation", 5 0, L_000000000296b460;  1 drivers
v000000000294f130_0 .var "tempVar", 31 0;
v000000000294fef0_0 .var/i "var", 31 0;
v00000000029502b0_0 .var "zeroFlag", 0 0;
E_000000000288bbe0 .event edge, v000000000294fdb0_0, v000000000294d800_0, v0000000002950170_0;
S_0000000002952a60 .scope module, "ram" "RAM" 3 191, 9 1 0, S_000000000294c9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "read"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /OUTPUT 32 "output_destination"
    .port_info 5 /INPUT 32 "dataIn"
P_000000000289be80 .param/l "address_width" 0 9 7, +C4<00000000000000000000000000000101>;
P_000000000289beb8 .param/l "bus_width" 0 9 6, +C4<00000000000000000000000000100000>;
P_000000000289bef0 .param/l "words_no" 0 9 5, +C4<00000000000000000000000000100000>;
v000000000294f9f0_0 .net "address", 31 0, v000000000294f950_0;  alias, 1 drivers
v000000000294f630_0 .net "clk", 0 0, v0000000002965f40_0;  alias, 1 drivers
v000000000294fe50_0 .net "dataIn", 31 0, v000000000294f090_0;  alias, 1 drivers
v0000000002950ad0 .array "mem", 31 0, 31 0;
v000000000294f770_0 .var "output_destination", 31 0;
v000000000294f810_0 .net "read", 0 0, v000000000294e480_0;  alias, 1 drivers
v0000000002950210_0 .net "write", 0 0, v000000000294d620_0;  alias, 1 drivers
S_0000000002951860 .scope module, "shftJump" "shftLeft28" 3 196, 7 20 0, S_000000000294c9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v0000000002950b70_0 .net "in", 25 0, L_00000000029800c0;  1 drivers
v0000000002950c10_0 .var "result", 27 0;
E_000000000288a3a0 .event edge, v0000000002950b70_0;
S_0000000002952160 .scope module, "shftLeft" "shftLeft" 3 197, 7 42 0, S_000000000294c9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v0000000002950cb0_0 .net "in", 31 0, v000000000295cd80_0;  alias, 1 drivers
v000000000295bb60_0 .var "result", 31 0;
E_000000000288bb60 .event edge, v000000000294d760_0;
S_00000000029522e0 .scope module, "signExt" "signExtender" 3 195, 7 27 0, S_000000000294c9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v000000000295bac0_0 .net "ins", 15 0, L_000000000296b6e0;  1 drivers
v000000000295cd80_0 .var "result", 31 0;
v000000000295b700_0 .var "tempOnes", 15 0;
v000000000295b3e0_0 .var "tempZero", 15 0;
v000000000295c740_0 .net "unSign", 0 0, v000000000294e520_0;  alias, 1 drivers
E_000000000288b760 .event edge, v000000000295bac0_0;
S_0000000002952d60 .scope module, "simpleAND" "AND" 3 200, 7 14 0, S_000000000294c9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "Z_flag"
v000000000295b2a0_0 .net "Z_flag", 0 0, v00000000029502b0_0;  alias, 1 drivers
v000000000295cce0_0 .net "branch", 0 0, v000000000294d580_0;  alias, 1 drivers
v000000000295b160_0 .var "result", 0 0;
E_000000000288b8e0 .event edge, v00000000029502b0_0, v000000000294d580_0;
S_0000000002952be0 .scope module, "CPU_Test3" "mipsCPUData2" 2 12, 3 106 0, S_00000000028779c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v000000000295e4e0_0 .net *"_s7", 3 0, L_0000000002981420;  1 drivers
v000000000295d7c0_0 .net "aluCode", 2 0, v000000000295c560_0;  1 drivers
v000000000295da40_0 .net "aluMuxOut", 31 0, v000000000295cba0_0;  1 drivers
v000000000295dae0_0 .net "aluOut", 31 0, v000000000295e9e0_0;  1 drivers
v000000000295dcc0_0 .net "aluSource", 0 0, v000000000295c600_0;  1 drivers
v000000000295dd60_0 .net "andOut", 0 0, v000000000295d680_0;  1 drivers
v000000000295de00_0 .net "branch", 0 0, v00000000029609c0_0;  1 drivers
v000000000295dfe0_0 .net "branchAddOut", 31 0, v000000000295eb20_0;  1 drivers
v000000000295e080_0 .net "branchMuxOut", 31 0, v000000000295c240_0;  1 drivers
v000000000295e1c0_0 .net "clk", 0 0, v0000000002965f40_0;  alias, 1 drivers
v0000000002965b80_0 .net "instruction", 31 0, L_0000000002980b60;  1 drivers
v0000000002966800_0 .net "jump", 0 0, v00000000029607e0_0;  1 drivers
v0000000002966da0_0 .net "memRead", 0 0, v0000000002960420_0;  1 drivers
v0000000002965d60_0 .net "memWrite", 0 0, v0000000002960ba0_0;  1 drivers
v0000000002966300_0 .net "mem_to_reg", 0 0, v000000000295f8e0_0;  1 drivers
v0000000002965c20_0 .net "next", 31 0, v0000000002960600_0;  1 drivers
v0000000002965860_0 .net "pcAdd4", 31 0, L_0000000002980160;  1 drivers
v00000000029669e0_0 .net "pcOut", 31 0, v000000000295f3e0_0;  1 drivers
v00000000029663a0_0 .net "ramMuxOut", 31 0, v000000000295e580_0;  1 drivers
v0000000002966bc0_0 .net "ramOut", 31 0, v000000000295f340_0;  1 drivers
v00000000029668a0_0 .net "regMuxOut", 4 0, v000000000295f020_0;  1 drivers
v0000000002965ea0_0 .net "regOutA", 31 0, v000000000295ef80_0;  1 drivers
v0000000002965cc0_0 .net "regOutB", 31 0, v000000000295cfa0_0;  1 drivers
v0000000002965900_0 .net "reg_dst", 0 0, v0000000002960a60_0;  1 drivers
v0000000002965a40_0 .net "reg_write", 0 0, v000000000295f980_0;  1 drivers
v0000000002966a80_0 .net "reset", 0 0, v00000000029664e0_0;  alias, 1 drivers
v00000000029661c0_0 .net "shftLeft28Out", 27 0, v000000000295f5c0_0;  1 drivers
v0000000002966b20_0 .net "shftLeftOut", 31 0, v000000000295f660_0;  1 drivers
v0000000002966c60_0 .net "signExtOut", 31 0, v000000000295d540_0;  1 drivers
v0000000002966440_0 .net "unSign", 0 0, v000000000295ff20_0;  1 drivers
v0000000002966080_0 .net "zFlag", 0 0, v000000000295f160_0;  1 drivers
L_0000000002980980 .part L_0000000002980b60, 26, 6;
L_0000000002981380 .part L_0000000002980b60, 16, 5;
L_0000000002980200 .part L_0000000002980b60, 11, 5;
L_0000000002981420 .part L_0000000002980160, 28, 4;
L_0000000002980c00 .concat [ 28 4 0 0], v000000000295f5c0_0, L_0000000002981420;
L_0000000002980ac0 .part L_0000000002980b60, 21, 5;
L_00000000029808e0 .part L_0000000002980b60, 16, 5;
L_0000000002981600 .part L_0000000002980b60, 0, 6;
L_0000000002981b00 .part L_0000000002980b60, 0, 16;
L_00000000029816a0 .part L_0000000002980b60, 0, 26;
S_00000000029510e0 .scope module, "ALU_Mux" "mux32" 3 179, 4 23 0, S_0000000002952be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000295c380_0 .net "one", 31 0, v000000000295d540_0;  alias, 1 drivers
v000000000295cba0_0 .var "result", 31 0;
v000000000295c100_0 .net "s", 0 0, v000000000295c600_0;  alias, 1 drivers
v000000000295b8e0_0 .net "zero", 31 0, v000000000295cfa0_0;  alias, 1 drivers
E_000000000288b7a0 .event edge, v000000000295c100_0, v000000000295b8e0_0, v000000000295c380_0;
S_0000000002952460 .scope module, "Branch_Mux" "mux32" 3 181, 4 23 0, S_0000000002952be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000295af80_0 .net "one", 31 0, v000000000295eb20_0;  alias, 1 drivers
v000000000295c240_0 .var "result", 31 0;
v000000000295b980_0 .net "s", 0 0, v000000000295d680_0;  alias, 1 drivers
v000000000295c2e0_0 .net "zero", 31 0, L_0000000002980160;  alias, 1 drivers
E_000000000288b560 .event edge, v000000000295b980_0, v000000000295c2e0_0, v000000000295af80_0;
S_00000000029513e0 .scope module, "Control_Unit" "control" 3 172, 5 1 0, S_0000000002952be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "reg_write"
    .port_info 5 /OUTPUT 1 "alu_src"
    .port_info 6 /OUTPUT 1 "memRead"
    .port_info 7 /OUTPUT 1 "memWrite"
    .port_info 8 /OUTPUT 1 "mem_to_reg"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 1 "unSign"
    .port_info 12 /OUTPUT 3 "aluCode"
v000000000295c560_0 .var "aluCode", 2 0;
v000000000295c600_0 .var "alu_src", 0 0;
v00000000029609c0_0 .var "branch", 0 0;
v000000000295fc00_0 .net "clk", 0 0, v0000000002965f40_0;  alias, 1 drivers
v00000000029607e0_0 .var "jump", 0 0;
v0000000002960420_0 .var "memRead", 0 0;
v0000000002960ba0_0 .var "memWrite", 0 0;
v000000000295f8e0_0 .var "mem_to_reg", 0 0;
v000000000295fd40_0 .net "opcode", 5 0, L_0000000002980980;  1 drivers
v0000000002960a60_0 .var "reg_dst", 0 0;
v000000000295f980_0 .var "reg_write", 0 0;
v0000000002960100_0 .net "reset", 0 0, v00000000029664e0_0;  alias, 1 drivers
v000000000295ff20_0 .var "unSign", 0 0;
E_000000000288b4a0 .event edge, v0000000002820890_0, v000000000295fd40_0;
S_0000000002951560 .scope module, "Instruction_Memory" "instructMemTest2" 3 169, 5 334 0, S_0000000002952be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
v0000000002960b00_0 .net "Enable", 0 0, v0000000002965f40_0;  alias, 1 drivers
v00000000029602e0_0 .net "Instruction", 31 0, L_0000000002980b60;  alias, 1 drivers
v000000000295ffc0 .array "Mem", 511 0, 7 0;
v0000000002960060_0 .net "PC", 31 0, v000000000295f3e0_0;  alias, 1 drivers
v0000000002960240_0 .net *"_s0", 7 0, L_00000000029821e0;  1 drivers
v0000000002960740_0 .net *"_s10", 32 0, L_0000000002981e20;  1 drivers
v00000000029604c0_0 .net *"_s12", 7 0, L_0000000002980840;  1 drivers
v0000000002960d80_0 .net *"_s14", 32 0, L_0000000002980a20;  1 drivers
L_0000000002990508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000295fe80_0 .net *"_s17", 0 0, L_0000000002990508;  1 drivers
L_0000000002990550 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000000000295fde0_0 .net/2u *"_s18", 32 0, L_0000000002990550;  1 drivers
v000000000295fb60_0 .net *"_s2", 7 0, L_00000000029812e0;  1 drivers
v000000000295f840_0 .net *"_s20", 32 0, L_0000000002982500;  1 drivers
v000000000295fca0_0 .net *"_s22", 7 0, L_0000000002980520;  1 drivers
v00000000029601a0_0 .net *"_s24", 32 0, L_00000000029811a0;  1 drivers
L_0000000002990598 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002960380_0 .net *"_s27", 0 0, L_0000000002990598;  1 drivers
L_00000000029905e0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000000000295fa20_0 .net/2u *"_s28", 32 0, L_00000000029905e0;  1 drivers
v0000000002960e20_0 .net *"_s30", 32 0, L_0000000002980f20;  1 drivers
v000000000295fac0_0 .net *"_s4", 32 0, L_00000000029819c0;  1 drivers
L_0000000002990478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002960560_0 .net *"_s7", 0 0, L_0000000002990478;  1 drivers
L_00000000029904c0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000002960c40_0 .net/2u *"_s8", 32 0, L_00000000029904c0;  1 drivers
L_00000000029821e0 .array/port v000000000295ffc0, v000000000295f3e0_0;
L_00000000029812e0 .array/port v000000000295ffc0, L_0000000002981e20;
L_00000000029819c0 .concat [ 32 1 0 0], v000000000295f3e0_0, L_0000000002990478;
L_0000000002981e20 .arith/sum 33, L_00000000029819c0, L_00000000029904c0;
L_0000000002980840 .array/port v000000000295ffc0, L_0000000002982500;
L_0000000002980a20 .concat [ 32 1 0 0], v000000000295f3e0_0, L_0000000002990508;
L_0000000002982500 .arith/sum 33, L_0000000002980a20, L_0000000002990550;
L_0000000002980520 .array/port v000000000295ffc0, L_0000000002980f20;
L_00000000029811a0 .concat [ 32 1 0 0], v000000000295f3e0_0, L_0000000002990598;
L_0000000002980f20 .arith/sum 33, L_00000000029811a0, L_00000000029905e0;
L_0000000002980b60 .concat [ 8 8 8 8], L_0000000002980520, L_0000000002980840, L_00000000029812e0, L_00000000029821e0;
S_00000000029519e0 .scope module, "Jump_Mux" "mux32" 3 182, 4 23 0, S_0000000002952be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002960ce0_0 .net "one", 31 0, L_0000000002980c00;  1 drivers
v0000000002960600_0 .var "result", 31 0;
v00000000029606a0_0 .net "s", 0 0, v00000000029607e0_0;  alias, 1 drivers
v0000000002960880_0 .net "zero", 31 0, v000000000295c240_0;  alias, 1 drivers
E_000000000288c120 .event edge, v00000000029607e0_0, v000000000295c240_0, v0000000002960ce0_0;
S_00000000029516e0 .scope module, "Program_Counter" "ProgramCounter" 3 165, 5 354 0, S_0000000002952be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
v0000000002960920_0 .net "Clk", 0 0, v0000000002965f40_0;  alias, 1 drivers
v000000000295f7a0_0 .net "PCNext", 31 0, v0000000002960600_0;  alias, 1 drivers
v000000000295f3e0_0 .var "PCResult", 31 0;
v000000000295e800_0 .net "Reset", 0 0, v00000000029664e0_0;  alias, 1 drivers
S_0000000002951b60 .scope module, "RAM_Mux" "mux32" 3 180, 4 23 0, S_0000000002952be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000295e8a0_0 .net "one", 31 0, v000000000295e9e0_0;  alias, 1 drivers
v000000000295e580_0 .var "result", 31 0;
v000000000295ea80_0 .net "s", 0 0, v000000000295f8e0_0;  alias, 1 drivers
v000000000295e620_0 .net "zero", 31 0, v000000000295f340_0;  alias, 1 drivers
E_000000000288b5a0 .event edge, v000000000295f8e0_0, v000000000295e620_0, v000000000295e8a0_0;
S_0000000002952760 .scope module, "Register_File" "RegisterFile" 3 185, 6 1 0, S_0000000002952be0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v000000000295e940_0 .net "A_Address", 4 0, L_0000000002980ac0;  1 drivers
v000000000295ef80_0 .var "A_Data", 31 0;
v000000000295ebc0_0 .net "B_Address", 4 0, L_00000000029808e0;  1 drivers
v000000000295cfa0_0 .var "B_Data", 31 0;
v000000000295d220_0 .net "C_Address", 4 0, v000000000295f020_0;  alias, 1 drivers
v000000000295d9a0_0 .net "C_Data", 31 0, v000000000295e580_0;  alias, 1 drivers
v000000000295f520_0 .net "Clk", 0 0, v0000000002965f40_0;  alias, 1 drivers
v000000000295d360 .array "Registers", 31 0, 31 0;
v000000000295e6c0_0 .net "Write", 0 0, v000000000295f8e0_0;  alias, 1 drivers
v000000000295d360_0 .array/port v000000000295d360, 0;
v000000000295d360_1 .array/port v000000000295d360, 1;
v000000000295d360_2 .array/port v000000000295d360, 2;
E_000000000288b3a0/0 .event edge, v000000000295e940_0, v000000000295d360_0, v000000000295d360_1, v000000000295d360_2;
v000000000295d360_3 .array/port v000000000295d360, 3;
v000000000295d360_4 .array/port v000000000295d360, 4;
v000000000295d360_5 .array/port v000000000295d360, 5;
v000000000295d360_6 .array/port v000000000295d360, 6;
E_000000000288b3a0/1 .event edge, v000000000295d360_3, v000000000295d360_4, v000000000295d360_5, v000000000295d360_6;
v000000000295d360_7 .array/port v000000000295d360, 7;
v000000000295d360_8 .array/port v000000000295d360, 8;
v000000000295d360_9 .array/port v000000000295d360, 9;
v000000000295d360_10 .array/port v000000000295d360, 10;
E_000000000288b3a0/2 .event edge, v000000000295d360_7, v000000000295d360_8, v000000000295d360_9, v000000000295d360_10;
v000000000295d360_11 .array/port v000000000295d360, 11;
v000000000295d360_12 .array/port v000000000295d360, 12;
v000000000295d360_13 .array/port v000000000295d360, 13;
v000000000295d360_14 .array/port v000000000295d360, 14;
E_000000000288b3a0/3 .event edge, v000000000295d360_11, v000000000295d360_12, v000000000295d360_13, v000000000295d360_14;
v000000000295d360_15 .array/port v000000000295d360, 15;
v000000000295d360_16 .array/port v000000000295d360, 16;
v000000000295d360_17 .array/port v000000000295d360, 17;
v000000000295d360_18 .array/port v000000000295d360, 18;
E_000000000288b3a0/4 .event edge, v000000000295d360_15, v000000000295d360_16, v000000000295d360_17, v000000000295d360_18;
v000000000295d360_19 .array/port v000000000295d360, 19;
v000000000295d360_20 .array/port v000000000295d360, 20;
v000000000295d360_21 .array/port v000000000295d360, 21;
v000000000295d360_22 .array/port v000000000295d360, 22;
E_000000000288b3a0/5 .event edge, v000000000295d360_19, v000000000295d360_20, v000000000295d360_21, v000000000295d360_22;
v000000000295d360_23 .array/port v000000000295d360, 23;
v000000000295d360_24 .array/port v000000000295d360, 24;
v000000000295d360_25 .array/port v000000000295d360, 25;
v000000000295d360_26 .array/port v000000000295d360, 26;
E_000000000288b3a0/6 .event edge, v000000000295d360_23, v000000000295d360_24, v000000000295d360_25, v000000000295d360_26;
v000000000295d360_27 .array/port v000000000295d360, 27;
v000000000295d360_28 .array/port v000000000295d360, 28;
v000000000295d360_29 .array/port v000000000295d360, 29;
v000000000295d360_30 .array/port v000000000295d360, 30;
E_000000000288b3a0/7 .event edge, v000000000295d360_27, v000000000295d360_28, v000000000295d360_29, v000000000295d360_30;
v000000000295d360_31 .array/port v000000000295d360, 31;
E_000000000288b3a0/8 .event edge, v000000000295d360_31, v000000000295ebc0_0;
E_000000000288b3a0 .event/or E_000000000288b3a0/0, E_000000000288b3a0/1, E_000000000288b3a0/2, E_000000000288b3a0/3, E_000000000288b3a0/4, E_000000000288b3a0/5, E_000000000288b3a0/6, E_000000000288b3a0/7, E_000000000288b3a0/8;
S_00000000029615a0 .scope module, "Register_Mux" "mux4" 3 178, 4 13 0, S_0000000002952be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v000000000295ee40_0 .net "one", 4 0, L_0000000002980200;  1 drivers
v000000000295f020_0 .var "result", 4 0;
v000000000295d900_0 .net "s", 0 0, v0000000002960a60_0;  alias, 1 drivers
v000000000295dea0_0 .net "zero", 4 0, L_0000000002981380;  1 drivers
E_000000000288b520 .event edge, v0000000002960a60_0, v000000000295dea0_0, v000000000295ee40_0;
S_00000000029624a0 .scope module, "addFour" "addplus4" 3 198, 7 3 0, S_0000000002952be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_0000000002990628 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000295d180_0 .net/2u *"_s0", 31 0, L_0000000002990628;  1 drivers
v000000000295ed00_0 .net "pc", 31 0, v000000000295f3e0_0;  alias, 1 drivers
v000000000295e260_0 .net "result", 31 0, L_0000000002980160;  alias, 1 drivers
L_0000000002980160 .arith/sum 32, v000000000295f3e0_0, L_0000000002990628;
S_0000000002962da0 .scope module, "adder" "adder" 3 199, 7 8 0, S_0000000002952be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v000000000295eee0_0 .net "entry0", 31 0, v000000000295f660_0;  alias, 1 drivers
v000000000295d860_0 .net "entry1", 31 0, L_0000000002980160;  alias, 1 drivers
v000000000295eb20_0 .var "result", 31 0;
E_000000000288bf20 .event edge, v000000000295eee0_0, v000000000295c2e0_0;
S_0000000002961420 .scope module, "alu" "ALU" 3 188, 8 1 0, S_0000000002952be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "zeroFlag"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
    .port_info 5 /INPUT 3 "aluCode"
v000000000295e9e0_0 .var "Result", 31 0;
v000000000295f0c0_0 .net "a", 31 0, v000000000295ef80_0;  alias, 1 drivers
v000000000295d040_0 .net "aluCode", 2 0, v000000000295c560_0;  alias, 1 drivers
v000000000295f2a0_0 .net "b", 31 0, v000000000295cba0_0;  alias, 1 drivers
v000000000295ec60_0 .var/i "counter", 31 0;
v000000000295d400_0 .var/i "index", 31 0;
v000000000295e300_0 .net "operation", 5 0, L_0000000002981600;  1 drivers
v000000000295eda0_0 .var "tempVar", 31 0;
v000000000295df40_0 .var/i "var", 31 0;
v000000000295f160_0 .var "zeroFlag", 0 0;
E_000000000288c060 .event edge, v000000000295e300_0, v000000000295cba0_0, v000000000295ef80_0;
S_0000000002962620 .scope module, "ram" "RAM" 3 191, 9 1 0, S_0000000002952be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "read"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /OUTPUT 32 "output_destination"
    .port_info 5 /INPUT 32 "dataIn"
P_000000000271ed60 .param/l "address_width" 0 9 7, +C4<00000000000000000000000000000101>;
P_000000000271ed98 .param/l "bus_width" 0 9 6, +C4<00000000000000000000000000100000>;
P_000000000271edd0 .param/l "words_no" 0 9 5, +C4<00000000000000000000000000100000>;
v000000000295d4a0_0 .net "address", 31 0, v000000000295e9e0_0;  alias, 1 drivers
v000000000295f200_0 .net "clk", 0 0, v0000000002965f40_0;  alias, 1 drivers
v000000000295e120_0 .net "dataIn", 31 0, v000000000295cfa0_0;  alias, 1 drivers
v000000000295e760 .array "mem", 31 0, 31 0;
v000000000295f340_0 .var "output_destination", 31 0;
v000000000295f480_0 .net "read", 0 0, v0000000002960420_0;  alias, 1 drivers
v000000000295e3a0_0 .net "write", 0 0, v0000000002960ba0_0;  alias, 1 drivers
S_0000000002961720 .scope module, "shftJump" "shftLeft28" 3 196, 7 20 0, S_0000000002952be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v000000000295d2c0_0 .net "in", 25 0, L_00000000029816a0;  1 drivers
v000000000295f5c0_0 .var "result", 27 0;
E_000000000288b660 .event edge, v000000000295d2c0_0;
S_0000000002961ba0 .scope module, "shftLeft" "shftLeft" 3 197, 7 42 0, S_0000000002952be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v000000000295e440_0 .net "in", 31 0, v000000000295d540_0;  alias, 1 drivers
v000000000295f660_0 .var "result", 31 0;
E_000000000288bca0 .event edge, v000000000295c380_0;
S_0000000002962c20 .scope module, "signExt" "signExtender" 3 195, 7 27 0, S_0000000002952be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v000000000295db80_0 .net "ins", 15 0, L_0000000002981b00;  1 drivers
v000000000295d540_0 .var "result", 31 0;
v000000000295d5e0_0 .var "tempOnes", 15 0;
v000000000295d720_0 .var "tempZero", 15 0;
v000000000295f700_0 .net "unSign", 0 0, v000000000295ff20_0;  alias, 1 drivers
E_000000000288b4e0 .event edge, v000000000295db80_0;
S_00000000029618a0 .scope module, "simpleAND" "AND" 3 200, 7 14 0, S_0000000002952be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "Z_flag"
v000000000295d0e0_0 .net "Z_flag", 0 0, v000000000295f160_0;  alias, 1 drivers
v000000000295dc20_0 .net "branch", 0 0, v00000000029609c0_0;  alias, 1 drivers
v000000000295d680_0 .var "result", 0 0;
E_000000000288bfa0 .event edge, v000000000295f160_0, v00000000029609c0_0;
S_000000000289e900 .scope module, "mipsCPUData3" "mipsCPUData3" 3 211;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v00000000029689e0_0 .net *"_s7", 3 0, L_0000000002981880;  1 drivers
v0000000002969480_0 .net "aluCode", 2 0, v0000000002966260_0;  1 drivers
v000000000296a4c0_0 .net "aluMuxOut", 31 0, v0000000002966940_0;  1 drivers
v000000000296a380_0 .net "aluOut", 31 0, v0000000002963880_0;  1 drivers
v00000000029684e0_0 .net "aluSource", 0 0, v0000000002966620_0;  1 drivers
v0000000002969d40_0 .net "andOut", 0 0, v0000000002968ee0_0;  1 drivers
v0000000002968800_0 .net "branch", 0 0, v00000000029666c0_0;  1 drivers
v000000000296a6a0_0 .net "branchAddOut", 31 0, v0000000002965720_0;  1 drivers
v00000000029695c0_0 .net "branchMuxOut", 31 0, v0000000002966760_0;  1 drivers
o00000000029021c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002968b20_0 .net "clk", 0 0, o00000000029021c8;  0 drivers
v0000000002968bc0_0 .net "instruction", 31 0, L_00000000029803e0;  1 drivers
v0000000002969b60_0 .net "jump", 0 0, v0000000002966e40_0;  1 drivers
v0000000002969520_0 .net "memRead", 0 0, v00000000029657c0_0;  1 drivers
v0000000002968c60_0 .net "memWrite", 0 0, v00000000029652c0_0;  1 drivers
v0000000002969c00_0 .net "mem_to_reg", 0 0, v0000000002963920_0;  1 drivers
v0000000002968da0_0 .net "next", 31 0, v0000000002964e60_0;  1 drivers
v000000000296a420_0 .net "pcAdd4", 31 0, L_0000000002981100;  1 drivers
v0000000002968f80_0 .net "pcOut", 31 0, v00000000029640a0_0;  1 drivers
v00000000029693e0_0 .net "ramMuxOut", 31 0, v0000000002963b00_0;  1 drivers
v0000000002969020_0 .net "ramOut", 31 0, v00000000029683a0_0;  1 drivers
v000000000296a560_0 .net "regMuxOut", 4 0, v0000000002965220_0;  1 drivers
v00000000029690c0_0 .net "regOutA", 31 0, v0000000002964640_0;  1 drivers
v0000000002969840_0 .net "regOutB", 31 0, v00000000029646e0_0;  1 drivers
v000000000296a240_0 .net "reg_dst", 0 0, v0000000002964780_0;  1 drivers
v0000000002969660_0 .net "reg_write", 0 0, v0000000002964280_0;  1 drivers
o0000000002902348 .functor BUFZ 1, C4<z>; HiZ drive
v00000000029692a0_0 .net "reset", 0 0, o0000000002902348;  0 drivers
v0000000002969ca0_0 .net "shftLeft28Out", 27 0, v000000000296a600_0;  1 drivers
v00000000029698e0_0 .net "shftLeftOut", 31 0, v0000000002968620_0;  1 drivers
v000000000296a740_0 .net "signExtOut", 31 0, v000000000296a060_0;  1 drivers
v0000000002967fe0_0 .net "unSign", 0 0, v0000000002964960_0;  1 drivers
v0000000002969160_0 .net "zFlag", 0 0, v0000000002968440_0;  1 drivers
L_00000000029817e0 .part L_00000000029803e0, 26, 6;
L_0000000002981560 .part L_00000000029803e0, 16, 5;
L_0000000002981ec0 .part L_00000000029803e0, 11, 5;
L_0000000002981880 .part L_0000000002981100, 28, 4;
L_0000000002981ce0 .concat [ 28 4 0 0], v000000000296a600_0, L_0000000002981880;
L_0000000002981920 .part L_00000000029803e0, 21, 5;
L_0000000002981ba0 .part L_00000000029803e0, 16, 5;
L_0000000002982000 .part L_00000000029803e0, 0, 6;
L_0000000002980de0 .part L_00000000029803e0, 0, 16;
L_0000000002981060 .part L_00000000029803e0, 0, 26;
S_0000000002961120 .scope module, "ALU_Mux" "mux32" 3 284, 4 23 0, S_000000000289e900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002966580_0 .net "one", 31 0, v000000000296a060_0;  alias, 1 drivers
v0000000002966940_0 .var "result", 31 0;
v0000000002965e00_0 .net "s", 0 0, v0000000002966620_0;  alias, 1 drivers
v0000000002965fe0_0 .net "zero", 31 0, v00000000029646e0_0;  alias, 1 drivers
E_000000000288bee0 .event edge, v0000000002965e00_0, v0000000002965fe0_0, v0000000002966580_0;
S_0000000002960fa0 .scope module, "Branch_Mux" "mux32" 3 286, 4 23 0, S_000000000289e900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002966120_0 .net "one", 31 0, v0000000002965720_0;  alias, 1 drivers
v0000000002966760_0 .var "result", 31 0;
v00000000029659a0_0 .net "s", 0 0, v0000000002968ee0_0;  alias, 1 drivers
v0000000002965ae0_0 .net "zero", 31 0, L_0000000002981100;  alias, 1 drivers
E_000000000288bea0 .event edge, v00000000029659a0_0, v0000000002965ae0_0, v0000000002966120_0;
S_00000000029621a0 .scope module, "Control_Unit" "control" 3 277, 5 1 0, S_000000000289e900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "reg_write"
    .port_info 5 /OUTPUT 1 "alu_src"
    .port_info 6 /OUTPUT 1 "memRead"
    .port_info 7 /OUTPUT 1 "memWrite"
    .port_info 8 /OUTPUT 1 "mem_to_reg"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 1 "unSign"
    .port_info 12 /OUTPUT 3 "aluCode"
v0000000002966260_0 .var "aluCode", 2 0;
v0000000002966620_0 .var "alu_src", 0 0;
v00000000029666c0_0 .var "branch", 0 0;
v0000000002966d00_0 .net "clk", 0 0, o00000000029021c8;  alias, 0 drivers
v0000000002966e40_0 .var "jump", 0 0;
v00000000029657c0_0 .var "memRead", 0 0;
v00000000029652c0_0 .var "memWrite", 0 0;
v0000000002963920_0 .var "mem_to_reg", 0 0;
v0000000002964b40_0 .net "opcode", 5 0, L_00000000029817e0;  1 drivers
v0000000002964780_0 .var "reg_dst", 0 0;
v0000000002964280_0 .var "reg_write", 0 0;
v0000000002964320_0 .net "reset", 0 0, o0000000002902348;  alias, 0 drivers
v0000000002964960_0 .var "unSign", 0 0;
E_000000000288bba0 .event edge, v0000000002964320_0, v0000000002964b40_0;
S_00000000029612a0 .scope module, "Instruction_Memory" "instructMemTest3" 3 274, 5 344 0, S_000000000289e900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
v0000000002965040_0 .net "Enable", 0 0, o00000000029021c8;  alias, 0 drivers
v0000000002963740_0 .net "Instruction", 31 0, L_00000000029803e0;  alias, 1 drivers
v0000000002963e20 .array "Mem", 511 0, 7 0;
v0000000002963ec0_0 .net "PC", 31 0, v00000000029640a0_0;  alias, 1 drivers
v00000000029650e0_0 .net *"_s0", 7 0, L_0000000002980020;  1 drivers
v0000000002965540_0 .net *"_s10", 32 0, L_0000000002981f60;  1 drivers
v00000000029634c0_0 .net *"_s12", 7 0, L_0000000002980340;  1 drivers
v00000000029641e0_0 .net *"_s14", 32 0, L_0000000002981740;  1 drivers
L_0000000002990700 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002963060_0 .net *"_s17", 0 0, L_0000000002990700;  1 drivers
L_0000000002990748 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000002964a00_0 .net/2u *"_s18", 32 0, L_0000000002990748;  1 drivers
v0000000002964500_0 .net *"_s2", 7 0, L_00000000029802a0;  1 drivers
v00000000029639c0_0 .net *"_s20", 32 0, L_0000000002980d40;  1 drivers
v00000000029643c0_0 .net *"_s22", 7 0, L_00000000029814c0;  1 drivers
v0000000002964dc0_0 .net *"_s24", 32 0, L_0000000002980fc0;  1 drivers
L_0000000002990790 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002964820_0 .net *"_s27", 0 0, L_0000000002990790;  1 drivers
L_00000000029907d8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000000002963ce0_0 .net/2u *"_s28", 32 0, L_00000000029907d8;  1 drivers
v00000000029648c0_0 .net *"_s30", 32 0, L_0000000002980ca0;  1 drivers
v0000000002963600_0 .net *"_s4", 32 0, L_0000000002980e80;  1 drivers
L_0000000002990670 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002964aa0_0 .net *"_s7", 0 0, L_0000000002990670;  1 drivers
L_00000000029906b8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000002964460_0 .net/2u *"_s8", 32 0, L_00000000029906b8;  1 drivers
L_0000000002980020 .array/port v0000000002963e20, v00000000029640a0_0;
L_00000000029802a0 .array/port v0000000002963e20, L_0000000002981f60;
L_0000000002980e80 .concat [ 32 1 0 0], v00000000029640a0_0, L_0000000002990670;
L_0000000002981f60 .arith/sum 33, L_0000000002980e80, L_00000000029906b8;
L_0000000002980340 .array/port v0000000002963e20, L_0000000002980d40;
L_0000000002981740 .concat [ 32 1 0 0], v00000000029640a0_0, L_0000000002990700;
L_0000000002980d40 .arith/sum 33, L_0000000002981740, L_0000000002990748;
L_00000000029814c0 .array/port v0000000002963e20, L_0000000002980ca0;
L_0000000002980fc0 .concat [ 32 1 0 0], v00000000029640a0_0, L_0000000002990790;
L_0000000002980ca0 .arith/sum 33, L_0000000002980fc0, L_00000000029907d8;
L_00000000029803e0 .concat [ 8 8 8 8], L_00000000029814c0, L_0000000002980340, L_00000000029802a0, L_0000000002980020;
S_00000000029627a0 .scope module, "Jump_Mux" "mux32" 3 287, 4 23 0, S_000000000289e900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002963420_0 .net "one", 31 0, L_0000000002981ce0;  1 drivers
v0000000002964e60_0 .var "result", 31 0;
v0000000002964be0_0 .net "s", 0 0, v0000000002966e40_0;  alias, 1 drivers
v00000000029632e0_0 .net "zero", 31 0, v0000000002966760_0;  alias, 1 drivers
E_000000000288b360 .event edge, v0000000002966e40_0, v0000000002966760_0, v0000000002963420_0;
S_0000000002962aa0 .scope module, "Program_Counter" "ProgramCounter" 3 270, 5 354 0, S_000000000289e900;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
v0000000002962fc0_0 .net "Clk", 0 0, o00000000029021c8;  alias, 0 drivers
v0000000002964fa0_0 .net "PCNext", 31 0, v0000000002964e60_0;  alias, 1 drivers
v00000000029640a0_0 .var "PCResult", 31 0;
v0000000002963f60_0 .net "Reset", 0 0, o0000000002902348;  alias, 0 drivers
E_000000000288b420 .event posedge, v0000000002966d00_0;
S_0000000002962920 .scope module, "RAM_Mux" "mux32" 3 285, 4 23 0, S_000000000289e900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002963a60_0 .net "one", 31 0, v0000000002963880_0;  alias, 1 drivers
v0000000002963b00_0 .var "result", 31 0;
v0000000002964d20_0 .net "s", 0 0, v0000000002963920_0;  alias, 1 drivers
v0000000002963c40_0 .net "zero", 31 0, v00000000029683a0_0;  alias, 1 drivers
E_000000000288c1e0 .event edge, v0000000002963920_0, v0000000002963c40_0, v0000000002963a60_0;
S_0000000002961d20 .scope module, "Register_File" "RegisterFile" 3 290, 6 1 0, S_000000000289e900;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v00000000029645a0_0 .net "A_Address", 4 0, L_0000000002981920;  1 drivers
v0000000002964640_0 .var "A_Data", 31 0;
v0000000002964c80_0 .net "B_Address", 4 0, L_0000000002981ba0;  1 drivers
v00000000029646e0_0 .var "B_Data", 31 0;
v0000000002963560_0 .net "C_Address", 4 0, v0000000002965220_0;  alias, 1 drivers
v00000000029636a0_0 .net "C_Data", 31 0, v0000000002963b00_0;  alias, 1 drivers
v0000000002964000_0 .net "Clk", 0 0, o00000000029021c8;  alias, 0 drivers
v0000000002964140 .array "Registers", 31 0, 31 0;
v0000000002964f00_0 .net "Write", 0 0, v0000000002963920_0;  alias, 1 drivers
v0000000002964140_0 .array/port v0000000002964140, 0;
v0000000002964140_1 .array/port v0000000002964140, 1;
v0000000002964140_2 .array/port v0000000002964140, 2;
E_000000000288b460/0 .event edge, v00000000029645a0_0, v0000000002964140_0, v0000000002964140_1, v0000000002964140_2;
v0000000002964140_3 .array/port v0000000002964140, 3;
v0000000002964140_4 .array/port v0000000002964140, 4;
v0000000002964140_5 .array/port v0000000002964140, 5;
v0000000002964140_6 .array/port v0000000002964140, 6;
E_000000000288b460/1 .event edge, v0000000002964140_3, v0000000002964140_4, v0000000002964140_5, v0000000002964140_6;
v0000000002964140_7 .array/port v0000000002964140, 7;
v0000000002964140_8 .array/port v0000000002964140, 8;
v0000000002964140_9 .array/port v0000000002964140, 9;
v0000000002964140_10 .array/port v0000000002964140, 10;
E_000000000288b460/2 .event edge, v0000000002964140_7, v0000000002964140_8, v0000000002964140_9, v0000000002964140_10;
v0000000002964140_11 .array/port v0000000002964140, 11;
v0000000002964140_12 .array/port v0000000002964140, 12;
v0000000002964140_13 .array/port v0000000002964140, 13;
v0000000002964140_14 .array/port v0000000002964140, 14;
E_000000000288b460/3 .event edge, v0000000002964140_11, v0000000002964140_12, v0000000002964140_13, v0000000002964140_14;
v0000000002964140_15 .array/port v0000000002964140, 15;
v0000000002964140_16 .array/port v0000000002964140, 16;
v0000000002964140_17 .array/port v0000000002964140, 17;
v0000000002964140_18 .array/port v0000000002964140, 18;
E_000000000288b460/4 .event edge, v0000000002964140_15, v0000000002964140_16, v0000000002964140_17, v0000000002964140_18;
v0000000002964140_19 .array/port v0000000002964140, 19;
v0000000002964140_20 .array/port v0000000002964140, 20;
v0000000002964140_21 .array/port v0000000002964140, 21;
v0000000002964140_22 .array/port v0000000002964140, 22;
E_000000000288b460/5 .event edge, v0000000002964140_19, v0000000002964140_20, v0000000002964140_21, v0000000002964140_22;
v0000000002964140_23 .array/port v0000000002964140, 23;
v0000000002964140_24 .array/port v0000000002964140, 24;
v0000000002964140_25 .array/port v0000000002964140, 25;
v0000000002964140_26 .array/port v0000000002964140, 26;
E_000000000288b460/6 .event edge, v0000000002964140_23, v0000000002964140_24, v0000000002964140_25, v0000000002964140_26;
v0000000002964140_27 .array/port v0000000002964140, 27;
v0000000002964140_28 .array/port v0000000002964140, 28;
v0000000002964140_29 .array/port v0000000002964140, 29;
v0000000002964140_30 .array/port v0000000002964140, 30;
E_000000000288b460/7 .event edge, v0000000002964140_27, v0000000002964140_28, v0000000002964140_29, v0000000002964140_30;
v0000000002964140_31 .array/port v0000000002964140, 31;
E_000000000288b460/8 .event edge, v0000000002964140_31, v0000000002964c80_0;
E_000000000288b460 .event/or E_000000000288b460/0, E_000000000288b460/1, E_000000000288b460/2, E_000000000288b460/3, E_000000000288b460/4, E_000000000288b460/5, E_000000000288b460/6, E_000000000288b460/7, E_000000000288b460/8;
S_0000000002961a20 .scope module, "Register_Mux" "mux4" 3 283, 4 13 0, S_000000000289e900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v0000000002965180_0 .net "one", 4 0, L_0000000002981ec0;  1 drivers
v0000000002965220_0 .var "result", 4 0;
v0000000002965360_0 .net "s", 0 0, v0000000002964780_0;  alias, 1 drivers
v0000000002963100_0 .net "zero", 4 0, L_0000000002981560;  1 drivers
E_000000000288c0a0 .event edge, v0000000002964780_0, v0000000002963100_0, v0000000002965180_0;
S_0000000002961ea0 .scope module, "addFour" "addplus4" 3 303, 7 3 0, S_000000000289e900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_0000000002990820 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000029637e0_0 .net/2u *"_s0", 31 0, L_0000000002990820;  1 drivers
v0000000002965400_0 .net "pc", 31 0, v00000000029640a0_0;  alias, 1 drivers
v00000000029654a0_0 .net "result", 31 0, L_0000000002981100;  alias, 1 drivers
L_0000000002981100 .arith/sum 32, v00000000029640a0_0, L_0000000002990820;
S_0000000002962020 .scope module, "adder" "adder" 3 304, 7 8 0, S_000000000289e900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v00000000029655e0_0 .net "entry0", 31 0, v0000000002968620_0;  alias, 1 drivers
v0000000002965680_0 .net "entry1", 31 0, L_0000000002981100;  alias, 1 drivers
v0000000002965720_0 .var "result", 31 0;
E_000000000288b620 .event edge, v00000000029655e0_0, v0000000002965ae0_0;
S_0000000002962320 .scope module, "alu" "ALU" 3 293, 8 1 0, S_000000000289e900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "zeroFlag"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
    .port_info 5 /INPUT 3 "aluCode"
v0000000002963880_0 .var "Result", 31 0;
v0000000002963380_0 .net "a", 31 0, v0000000002964640_0;  alias, 1 drivers
v0000000002963ba0_0 .net "aluCode", 2 0, v0000000002966260_0;  alias, 1 drivers
v00000000029631a0_0 .net "b", 31 0, v0000000002966940_0;  alias, 1 drivers
v0000000002963d80_0 .var/i "counter", 31 0;
v0000000002963240_0 .var/i "index", 31 0;
v0000000002968940_0 .net "operation", 5 0, L_0000000002982000;  1 drivers
v0000000002968d00_0 .var "tempVar", 31 0;
v0000000002968e40_0 .var/i "var", 31 0;
v0000000002968440_0 .var "zeroFlag", 0 0;
E_000000000288bf60 .event edge, v0000000002968940_0, v0000000002966940_0, v0000000002964640_0;
S_000000000296d960 .scope module, "ram" "RAM" 3 296, 9 1 0, S_000000000289e900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "read"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /OUTPUT 32 "output_destination"
    .port_info 5 /INPUT 32 "dataIn"
P_0000000002739710 .param/l "address_width" 0 9 7, +C4<00000000000000000000000000000101>;
P_0000000002739748 .param/l "bus_width" 0 9 6, +C4<00000000000000000000000000100000>;
P_0000000002739780 .param/l "words_no" 0 9 5, +C4<00000000000000000000000000100000>;
v0000000002969700_0 .net "address", 31 0, v0000000002963880_0;  alias, 1 drivers
v0000000002968a80_0 .net "clk", 0 0, o00000000029021c8;  alias, 0 drivers
v0000000002969de0_0 .net "dataIn", 31 0, v00000000029646e0_0;  alias, 1 drivers
v00000000029686c0 .array "mem", 31 0, 31 0;
v00000000029683a0_0 .var "output_destination", 31 0;
v0000000002968760_0 .net "read", 0 0, v00000000029657c0_0;  alias, 1 drivers
v0000000002968580_0 .net "write", 0 0, v00000000029652c0_0;  alias, 1 drivers
S_000000000296cee0 .scope module, "shftJump" "shftLeft28" 3 301, 7 20 0, S_000000000289e900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v00000000029697a0_0 .net "in", 25 0, L_0000000002981060;  1 drivers
v000000000296a600_0 .var "result", 27 0;
E_000000000288b820 .event edge, v00000000029697a0_0;
S_000000000296d7e0 .scope module, "shftLeft" "shftLeft" 3 302, 7 42 0, S_000000000289e900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v0000000002969fc0_0 .net "in", 31 0, v000000000296a060_0;  alias, 1 drivers
v0000000002968620_0 .var "result", 31 0;
E_000000000288ba20 .event edge, v0000000002966580_0;
S_000000000296c460 .scope module, "signExt" "signExtender" 3 300, 7 27 0, S_000000000289e900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v0000000002969a20_0 .net "ins", 15 0, L_0000000002980de0;  1 drivers
v000000000296a060_0 .var "result", 31 0;
v0000000002968080_0 .var "tempOnes", 15 0;
v000000000296a2e0_0 .var "tempZero", 15 0;
v0000000002969ac0_0 .net "unSign", 0 0, v0000000002964960_0;  alias, 1 drivers
E_000000000288c1a0 .event edge, v0000000002969a20_0;
S_000000000296d060 .scope module, "simpleAND" "AND" 3 305, 7 14 0, S_000000000289e900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "Z_flag"
v00000000029688a0_0 .net "Z_flag", 0 0, v0000000002968440_0;  alias, 1 drivers
v0000000002969e80_0 .net "branch", 0 0, v00000000029666c0_0;  alias, 1 drivers
v0000000002968ee0_0 .var "result", 0 0;
E_000000000288b8a0 .event edge, v0000000002968440_0, v00000000029666c0_0;
S_000000000289c500 .scope module, "muxA" "muxA" 4 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
    .port_info 4 /INPUT 5 "two"
o0000000002903ea8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002969980_0 .net "one", 4 0, o0000000002903ea8;  0 drivers
v000000000296a100_0 .var "result", 4 0;
o0000000002903f08 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000002969f20_0 .net "s", 1 0, o0000000002903f08;  0 drivers
o0000000002903f38 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002968120_0 .net "two", 4 0, o0000000002903f38;  0 drivers
o0000000002903f68 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002968260_0 .net "zero", 4 0, o0000000002903f68;  0 drivers
E_000000000288b920 .event edge, v0000000002969f20_0, v0000000002968260_0, v0000000002969980_0, v0000000002968120_0;
    .scope S_00000000028ad3a0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002948730_0, 0;
    %end;
    .thread T_0;
    .scope S_00000000028ad3a0;
T_1 ;
    %wait E_0000000002888620;
    %load/vec4 v0000000002949bd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002948730_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000002949b30_0;
    %assign/vec4 v0000000002948730_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000287ebf0;
T_2 ;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 44, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 144, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 34, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 40, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 33, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 162, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 40, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 33, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 99, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 28, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 96, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 253, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 160, 0, 8;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 37, 0, 8;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 43, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 25, 0, 8;
    %ix/load 3, 44, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 45, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 7, 0, 8;
    %ix/load 3, 46, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 47, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 48, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 49, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 50, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 51, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 52, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 53, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 54, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 55, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f0420, 0, 4;
    %end;
    .thread T_2;
    .scope S_000000000289da00;
T_3 ;
    %wait E_00000000028870a0;
    %load/vec4 v0000000002820890_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002820610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002821010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028e09f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028e18f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfaf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028e10d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000285d2c0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000028202f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002820610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002821010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028e09f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028e18f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfaf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028e10d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000285d2c0_0, 0, 1;
    %jmp T_3.17;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002820610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002821010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028e09f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028e18f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfaf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfb90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028dfcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028e10d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000285d2c0_0, 0, 1;
    %jmp T_3.17;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002820610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002821010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028e09f0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000000028e18f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfaf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028e10d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000285d2c0_0, 0, 1;
    %jmp T_3.17;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002820610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002821010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028e09f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028e18f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfaf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028e10d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000285d2c0_0, 0, 1;
    %jmp T_3.17;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002821010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028e09f0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028e18f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfaf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028dfb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028e10d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000285d2c0_0, 0, 1;
    %jmp T_3.17;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002821010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028e09f0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000000028e18f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfaf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028dfb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028e10d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000285d2c0_0, 0, 1;
    %jmp T_3.17;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002821010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028e09f0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028e18f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfaf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028dfb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028e10d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000285d2c0_0, 0, 1;
    %jmp T_3.17;
T_3.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002821010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028e09f0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028e18f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfaf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028dfb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028e10d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000285d2c0_0, 0, 1;
    %jmp T_3.17;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002821010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028e09f0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028e18f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028dfaf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028e10d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000285d2c0_0, 0, 1;
    %jmp T_3.17;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002820610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002821010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028e09f0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000028e18f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfaf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfa50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028e10d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000285d2c0_0, 0, 1;
    %jmp T_3.17;
T_3.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002820610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002821010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028e09f0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000028e18f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfaf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfa50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028e10d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000285d2c0_0, 0, 1;
    %jmp T_3.17;
T_3.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002820610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002821010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028e09f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000028e18f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfaf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfa50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028e10d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000285d2c0_0, 0, 1;
    %jmp T_3.17;
T_3.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002820610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002821010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028e09f0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000000028e18f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfaf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfa50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028e10d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000285d2c0_0, 0, 1;
    %jmp T_3.17;
T_3.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002820610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002821010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028e09f0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028e18f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfaf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfb90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028dfcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028e10d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000285d2c0_0, 0, 1;
    %jmp T_3.17;
T_3.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002820610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002821010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028e09f0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028e18f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfaf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfb90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028dfcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dfa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028e10d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000285d2c0_0, 0, 1;
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000002708060;
T_4 ;
    %wait E_000000000288a6e0;
    %load/vec4 v0000000002949c70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0000000002948e10_0;
    %store/vec4 v0000000002949270_0, 0, 5;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000029491d0_0;
    %store/vec4 v0000000002949270_0, 0, 5;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000028954b0;
T_5 ;
    %wait E_0000000002886960;
    %load/vec4 v00000000028e04f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v00000000028e15d0_0;
    %store/vec4 v00000000028e17b0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000028e0f90_0;
    %store/vec4 v00000000028e17b0_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000027144a0;
T_6 ;
    %wait E_000000000288a560;
    %load/vec4 v00000000029480f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v00000000029484b0_0;
    %store/vec4 v0000000002948870_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000002948050_0;
    %store/vec4 v0000000002948870_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000000028a5b10;
T_7 ;
    %wait E_0000000002886c60;
    %load/vec4 v00000000028e1850_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v00000000028e1670_0;
    %store/vec4 v00000000028dfc30_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000028e1030_0;
    %store/vec4 v00000000028dfc30_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000028ad220;
T_8 ;
    %wait E_00000000028884a0;
    %load/vec4 v0000000002948c30_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0000000002948910_0;
    %store/vec4 v00000000029487d0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000002948410_0;
    %store/vec4 v00000000029487d0_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000002714620;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002949590, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002949590, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002949590, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002949590, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002949590, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002949590, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002949590, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002949590, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002949590, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002949590, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002949590, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002949590, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002949590, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002949590, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002949590, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002949590, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002949590, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002949590, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002949590, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002949590, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002949590, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002949590, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002949590, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002949590, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002949590, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002949590, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002949590, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002949590, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002949590, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002949590, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002949590, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002949590, 0, 4;
    %end;
    .thread T_9;
    .scope S_0000000002714620;
T_10 ;
    %wait E_0000000002888620;
    %load/vec4 v0000000002949090_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000029485f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000000002948cd0_0;
    %load/vec4 v00000000029485f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002949590, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000002714620;
T_11 ;
    %wait E_000000000288aba0;
    %load/vec4 v0000000002948550_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002949590, 4;
    %assign/vec4 v0000000002947f10_0, 0;
    %load/vec4 v0000000002948190_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002949590, 4;
    %assign/vec4 v0000000002948ff0_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000002753080;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000294b140_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0000000002753080;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000294a4c0_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0000000002753080;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294a920_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0000000002753080;
T_15 ;
    %wait E_000000000288aca0;
    %load/vec4 v000000000294ad80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.0 ;
    %load/vec4 v0000000002949950_0;
    %load/vec4 v000000000294b3c0_0;
    %cmp/e;
    %jmp/0xz  T_15.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000294a920_0, 0, 1;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294a920_0, 0, 1;
T_15.9 ;
    %jmp T_15.7;
T_15.1 ;
    %load/vec4 v0000000002949950_0;
    %load/vec4 v000000000294b3c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.11, 8;
T_15.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.11, 8;
 ; End of false expr.
    %blend;
T_15.11;
    %store/vec4 v00000000029498b0_0, 0, 32;
    %load/vec4 v00000000029498b0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.13, 8;
T_15.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.13, 8;
 ; End of false expr.
    %blend;
T_15.13;
    %store/vec4 v000000000294a920_0, 0, 1;
    %jmp T_15.7;
T_15.2 ;
    %load/vec4 v000000000294b3c0_0;
    %load/vec4 v0000000002949950_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.15, 8;
T_15.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.15, 8;
 ; End of false expr.
    %blend;
T_15.15;
    %store/vec4 v00000000029498b0_0, 0, 32;
    %load/vec4 v00000000029498b0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.17, 8;
T_15.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.17, 8;
 ; End of false expr.
    %blend;
T_15.17;
    %store/vec4 v000000000294a920_0, 0, 1;
    %jmp T_15.7;
T_15.3 ;
    %load/vec4 v000000000294a6a0_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_15.18, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000294ab00_0, 0, 32;
T_15.20 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000294ab00_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_15.21, 5;
    %load/vec4 v0000000002949950_0;
    %load/vec4 v000000000294ab00_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.22, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000294a4c0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000294ab00_0, 0, 32;
T_15.22 ;
    %load/vec4 v000000000294a4c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.24, 4;
    %load/vec4 v000000000294b140_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000294b140_0, 0, 32;
T_15.24 ;
    %load/vec4 v000000000294ab00_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000294ab00_0, 0, 32;
    %jmp T_15.20;
T_15.21 ;
    %load/vec4 v000000000294b140_0;
    %store/vec4 v00000000029498b0_0, 0, 32;
    %jmp T_15.19;
T_15.18 ;
    %load/vec4 v000000000294a6a0_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_15.26, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000294ab00_0, 0, 32;
T_15.28 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000294ab00_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_15.29, 5;
    %load/vec4 v0000000002949950_0;
    %load/vec4 v000000000294ab00_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.30, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000294a4c0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000294ab00_0, 0, 32;
T_15.30 ;
    %load/vec4 v000000000294a4c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.32, 4;
    %load/vec4 v000000000294b140_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000294b140_0, 0, 32;
T_15.32 ;
    %load/vec4 v000000000294ab00_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000294ab00_0, 0, 32;
    %jmp T_15.28;
T_15.29 ;
    %load/vec4 v000000000294b140_0;
    %store/vec4 v00000000029498b0_0, 0, 32;
T_15.26 ;
T_15.19 ;
    %jmp T_15.7;
T_15.4 ;
    %load/vec4 v0000000002949950_0;
    %load/vec4 v000000000294b3c0_0;
    %add;
    %store/vec4 v00000000029498b0_0, 0, 32;
    %jmp T_15.7;
T_15.5 ;
    %load/vec4 v0000000002949950_0;
    %load/vec4 v000000000294b3c0_0;
    %add;
    %store/vec4 v00000000029498b0_0, 0, 32;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v000000000294a6a0_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_15.34, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_15.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_15.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_15.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_15.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_15.39, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_15.40, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.41, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_15.42, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_15.43, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_15.44, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_15.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_15.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_15.47, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_15.48, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_15.49, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_15.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_15.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_15.52, 6;
    %jmp T_15.53;
T_15.34 ;
    %load/vec4 v000000000294b3c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.54, 4;
    %load/vec4 v0000000002949950_0;
    %store/vec4 v00000000029498b0_0, 0, 32;
T_15.54 ;
    %jmp T_15.53;
T_15.35 ;
    %load/vec4 v000000000294b3c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.56, 4;
    %load/vec4 v0000000002949950_0;
    %store/vec4 v00000000029498b0_0, 0, 32;
T_15.56 ;
    %jmp T_15.53;
T_15.36 ;
    %load/vec4 v0000000002949950_0;
    %load/vec4 v000000000294b3c0_0;
    %and;
    %store/vec4 v00000000029498b0_0, 0, 32;
    %jmp T_15.53;
T_15.37 ;
    %load/vec4 v0000000002949950_0;
    %load/vec4 v000000000294b3c0_0;
    %or;
    %store/vec4 v00000000029498b0_0, 0, 32;
    %jmp T_15.53;
T_15.38 ;
    %load/vec4 v0000000002949950_0;
    %load/vec4 v000000000294b3c0_0;
    %xor;
    %store/vec4 v00000000029498b0_0, 0, 32;
    %jmp T_15.53;
T_15.39 ;
    %load/vec4 v0000000002949950_0;
    %load/vec4 v000000000294b3c0_0;
    %or;
    %inv;
    %store/vec4 v00000000029498b0_0, 0, 32;
    %jmp T_15.53;
T_15.40 ;
    %load/vec4 v0000000002949950_0;
    %load/vec4 v000000000294b3c0_0;
    %add;
    %store/vec4 v00000000029498b0_0, 0, 32;
    %jmp T_15.53;
T_15.41 ;
    %jmp T_15.53;
T_15.42 ;
    %load/vec4 v0000000002949950_0;
    %load/vec4 v000000000294b3c0_0;
    %add;
    %store/vec4 v00000000029498b0_0, 0, 32;
    %load/vec4 v00000000029498b0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.59, 8;
T_15.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.59, 8;
 ; End of false expr.
    %blend;
T_15.59;
    %store/vec4 v000000000294a920_0, 0, 1;
    %jmp T_15.53;
T_15.43 ;
    %load/vec4 v000000000294b3c0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v000000000294a740_0, 0, 32;
    %load/vec4 v0000000002949950_0;
    %load/vec4 v000000000294a740_0;
    %add;
    %store/vec4 v00000000029498b0_0, 0, 32;
    %load/vec4 v00000000029498b0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.61, 8;
T_15.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.61, 8;
 ; End of false expr.
    %blend;
T_15.61;
    %store/vec4 v000000000294a920_0, 0, 1;
    %jmp T_15.53;
T_15.44 ;
    %load/vec4 v000000000294b3c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029498b0_0, 0, 32;
    %jmp T_15.53;
T_15.45 ;
    %load/vec4 v000000000294b3c0_0;
    %ix/getv 4, v0000000002949950_0;
    %shiftl 4;
    %store/vec4 v00000000029498b0_0, 0, 32;
    %jmp T_15.53;
T_15.46 ;
    %load/vec4 v000000000294b3c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000029498b0_0, 0, 32;
    %jmp T_15.53;
T_15.47 ;
    %load/vec4 v000000000294b3c0_0;
    %ix/getv 4, v0000000002949950_0;
    %shiftr 4;
    %store/vec4 v00000000029498b0_0, 0, 32;
    %jmp T_15.53;
T_15.48 ;
    %load/vec4 v0000000002949950_0;
    %load/vec4 v000000000294b3c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.62, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029498b0_0, 0, 32;
    %jmp T_15.63;
T_15.62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029498b0_0, 0, 32;
T_15.63 ;
    %jmp T_15.53;
T_15.49 ;
    %load/vec4 v0000000002949950_0;
    %load/vec4 v000000000294b3c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.64, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029498b0_0, 0, 32;
    %jmp T_15.65;
T_15.64 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029498b0_0, 0, 32;
T_15.65 ;
    %jmp T_15.53;
T_15.50 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000294ab00_0, 0, 32;
T_15.66 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000294ab00_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_15.67, 5;
    %load/vec4 v0000000002949950_0;
    %load/vec4 v000000000294ab00_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.68, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000294a4c0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000294ab00_0, 0, 32;
T_15.68 ;
    %load/vec4 v000000000294a4c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.70, 4;
    %load/vec4 v000000000294b140_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000294b140_0, 0, 32;
T_15.70 ;
    %load/vec4 v000000000294ab00_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000294ab00_0, 0, 32;
    %jmp T_15.66;
T_15.67 ;
    %load/vec4 v000000000294b140_0;
    %store/vec4 v00000000029498b0_0, 0, 32;
    %jmp T_15.53;
T_15.51 ;
    %load/vec4 v0000000002949950_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000029498b0_0, 0, 32;
    %jmp T_15.53;
T_15.52 ;
    %load/vec4 v0000000002949950_0;
    %ix/getv 4, v000000000294b3c0_0;
    %shiftr 4;
    %store/vec4 v00000000029498b0_0, 0, 32;
    %jmp T_15.53;
T_15.53 ;
    %pop/vec4 1;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000002753200;
T_16 ;
    %wait E_0000000002888620;
    %load/vec4 v000000000294a560_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %ix/getv 4, v000000000294b780_0;
    %load/vec4a v000000000294b1e0, 4;
    %assign/vec4 v000000000294a420_0, 0;
T_16.0 ;
    %load/vec4 v000000000294aec0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v000000000294ae20_0;
    %ix/getv 3, v000000000294b780_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000294b1e0, 0, 4;
T_16.2 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000000000294c6b0;
T_17 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000000000294af60_0, 0, 16;
    %end;
    .thread T_17;
    .scope S_000000000294c6b0;
T_18 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000294a9c0_0, 0, 16;
    %end;
    .thread T_18;
    .scope S_000000000294c6b0;
T_19 ;
    %wait E_000000000288a660;
    %load/vec4 v0000000002949fc0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v000000000294b820_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v000000000294a9c0_0;
    %load/vec4 v0000000002949fc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000294a240_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000000000294af60_0;
    %load/vec4 v0000000002949fc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000294a240_0, 0, 32;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000000000294c230;
T_20 ;
    %wait E_000000000288a5a0;
    %load/vec4 v000000000294a7e0_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000294a2e0_0, 0, 28;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000000000294c830;
T_21 ;
    %wait E_000000000288ad20;
    %load/vec4 v000000000294ba00_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000294a880_0, 0, 32;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00000000026ea4f0;
T_22 ;
    %wait E_000000000288a460;
    %load/vec4 v00000000029496d0_0;
    %load/vec4 v0000000002949d10_0;
    %add;
    %store/vec4 v0000000002949db0_0, 0, 32;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000000000294c3b0;
T_23 ;
    %wait E_000000000288ae60;
    %load/vec4 v000000000294aa60_0;
    %load/vec4 v000000000294b000_0;
    %and;
    %store/vec4 v000000000294aba0_0, 0, 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000000002951ce0;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000294ef50_0, 0;
    %end;
    .thread T_24;
    .scope S_0000000002951ce0;
T_25 ;
    %wait E_0000000002888620;
    %load/vec4 v000000000294fa90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000294ef50_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000000002950530_0;
    %assign/vec4 v000000000294ef50_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000000000294bf30;
T_26 ;
    %vpi_call 5 339 "$readmemb", "Input/testcode_mips2.txt", v000000000294e700 {0 0 0};
    %end;
    .thread T_26;
    .scope S_000000000294cb30;
T_27 ;
    %wait E_000000000288aa60;
    %load/vec4 v000000000294dd00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294dc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294ea20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000294d440_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e520_0, 0, 1;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v000000000294dbc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_27.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_27.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_27.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_27.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_27.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_27.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_27.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_27.15, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294dc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294ea20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000294d440_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e520_0, 0, 1;
    %jmp T_27.17;
T_27.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000294dc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000294ea20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000294d440_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000294e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e520_0, 0, 1;
    %jmp T_27.17;
T_27.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000294dc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000294ea20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d1c0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000000000294d440_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e520_0, 0, 1;
    %jmp T_27.17;
T_27.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294dc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294ea20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000294d440_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e520_0, 0, 1;
    %jmp T_27.17;
T_27.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294ea20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d1c0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000294d440_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000294d620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e520_0, 0, 1;
    %jmp T_27.17;
T_27.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294ea20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000294d1c0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000000000294d440_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000294d620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e520_0, 0, 1;
    %jmp T_27.17;
T_27.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294ea20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d1c0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000294d440_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000294d620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e520_0, 0, 1;
    %jmp T_27.17;
T_27.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294ea20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d1c0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000294d440_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000294d620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e520_0, 0, 1;
    %jmp T_27.17;
T_27.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000294ea20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d1c0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000294d440_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000294e480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000294e520_0, 0, 1;
    %jmp T_27.17;
T_27.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294dc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294ea20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d1c0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000000000294d440_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000294d580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e520_0, 0, 1;
    %jmp T_27.17;
T_27.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294dc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294ea20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d1c0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000000000294d440_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000294d580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e520_0, 0, 1;
    %jmp T_27.17;
T_27.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294dc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294ea20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d1c0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000000000294d440_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000294d580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e520_0, 0, 1;
    %jmp T_27.17;
T_27.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294dc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294ea20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d1c0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000000000294d440_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000294d580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e520_0, 0, 1;
    %jmp T_27.17;
T_27.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294dc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000294ea20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000294d1c0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000294d440_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000294e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000294e520_0, 0, 1;
    %jmp T_27.17;
T_27.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294dc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000294ea20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000294d1c0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000294d440_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000294e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294d580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294e520_0, 0, 1;
    %jmp T_27.17;
T_27.17 ;
    %pop/vec4 1;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_00000000029528e0;
T_28 ;
    %wait E_000000000288b1a0;
    %load/vec4 v0000000002950990_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v000000000294f1d0_0;
    %store/vec4 v00000000029505d0_0, 0, 5;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v000000000294fc70_0;
    %store/vec4 v00000000029505d0_0, 0, 5;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000000000294ccb0;
T_29 ;
    %wait E_000000000288af20;
    %load/vec4 v000000000294d8a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_29.0, 4;
    %load/vec4 v000000000294d4e0_0;
    %store/vec4 v000000000294d800_0, 0, 32;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000000000294d760_0;
    %store/vec4 v000000000294d800_0, 0, 32;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0000000002951260;
T_30 ;
    %wait E_000000000288b0e0;
    %load/vec4 v000000000294ff90_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_30.0, 4;
    %load/vec4 v00000000029500d0_0;
    %store/vec4 v000000000294f310_0, 0, 32;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000000002950350_0;
    %store/vec4 v000000000294f310_0, 0, 32;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000000000294c530;
T_31 ;
    %wait E_000000000288a7a0;
    %load/vec4 v000000000294e3e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_31.0, 4;
    %load/vec4 v000000000294d3a0_0;
    %store/vec4 v000000000294d940_0, 0, 32;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000000000294db20_0;
    %store/vec4 v000000000294d940_0, 0, 32;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_000000000294c0b0;
T_32 ;
    %wait E_000000000288b0a0;
    %load/vec4 v000000000294eff0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_32.0, 4;
    %load/vec4 v000000000294f270_0;
    %store/vec4 v0000000002950030_0, 0, 32;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000000000294d120_0;
    %store/vec4 v0000000002950030_0, 0, 32;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0000000002950f60;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029508f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029508f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029508f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029508f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029508f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029508f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029508f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029508f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029508f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029508f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029508f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029508f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029508f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029508f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029508f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029508f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029508f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029508f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029508f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029508f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029508f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029508f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029508f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029508f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029508f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029508f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029508f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029508f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029508f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029508f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029508f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029508f0, 0, 4;
    %end;
    .thread T_33;
    .scope S_0000000002950f60;
T_34 ;
    %wait E_0000000002888620;
    %load/vec4 v000000000294f3b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000294fb30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v000000000294f8b0_0;
    %load/vec4 v000000000294fb30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029508f0, 0, 4;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000000002950f60;
T_35 ;
    %wait E_000000000288b160;
    %load/vec4 v0000000002950a30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000029508f0, 4;
    %assign/vec4 v0000000002950170_0, 0;
    %load/vec4 v000000000294fbd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000029508f0, 4;
    %assign/vec4 v000000000294f090_0, 0;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000000002951fe0;
T_36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029507b0_0, 0, 32;
    %end;
    .thread T_36;
    .scope S_0000000002951fe0;
T_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000294fef0_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_0000000002951fe0;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029502b0_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0000000002951fe0;
T_39 ;
    %wait E_000000000288bbe0;
    %load/vec4 v0000000002950670_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %jmp T_39.7;
T_39.0 ;
    %load/vec4 v000000000294f590_0;
    %load/vec4 v0000000002950710_0;
    %cmp/e;
    %jmp/0xz  T_39.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029502b0_0, 0, 1;
    %jmp T_39.9;
T_39.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029502b0_0, 0, 1;
T_39.9 ;
    %jmp T_39.7;
T_39.1 ;
    %load/vec4 v000000000294f590_0;
    %load/vec4 v0000000002950710_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %store/vec4 v000000000294f950_0, 0, 32;
    %load/vec4 v000000000294f950_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %store/vec4 v00000000029502b0_0, 0, 1;
    %jmp T_39.7;
T_39.2 ;
    %load/vec4 v0000000002950710_0;
    %load/vec4 v000000000294f590_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_39.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_39.15, 8;
T_39.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_39.15, 8;
 ; End of false expr.
    %blend;
T_39.15;
    %store/vec4 v000000000294f950_0, 0, 32;
    %load/vec4 v000000000294f950_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_39.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_39.17, 8;
T_39.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_39.17, 8;
 ; End of false expr.
    %blend;
T_39.17;
    %store/vec4 v00000000029502b0_0, 0, 1;
    %jmp T_39.7;
T_39.3 ;
    %load/vec4 v000000000294fdb0_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_39.18, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002950d50_0, 0, 32;
T_39.20 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002950d50_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_39.21, 5;
    %load/vec4 v000000000294f590_0;
    %load/vec4 v0000000002950d50_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_39.22, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000294fef0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002950d50_0, 0, 32;
T_39.22 ;
    %load/vec4 v000000000294fef0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.24, 4;
    %load/vec4 v00000000029507b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029507b0_0, 0, 32;
T_39.24 ;
    %load/vec4 v0000000002950d50_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002950d50_0, 0, 32;
    %jmp T_39.20;
T_39.21 ;
    %load/vec4 v00000000029507b0_0;
    %store/vec4 v000000000294f950_0, 0, 32;
    %jmp T_39.19;
T_39.18 ;
    %load/vec4 v000000000294fdb0_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_39.26, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002950d50_0, 0, 32;
T_39.28 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002950d50_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_39.29, 5;
    %load/vec4 v000000000294f590_0;
    %load/vec4 v0000000002950d50_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_39.30, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000294fef0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002950d50_0, 0, 32;
T_39.30 ;
    %load/vec4 v000000000294fef0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.32, 4;
    %load/vec4 v00000000029507b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029507b0_0, 0, 32;
T_39.32 ;
    %load/vec4 v0000000002950d50_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002950d50_0, 0, 32;
    %jmp T_39.28;
T_39.29 ;
    %load/vec4 v00000000029507b0_0;
    %store/vec4 v000000000294f950_0, 0, 32;
T_39.26 ;
T_39.19 ;
    %jmp T_39.7;
T_39.4 ;
    %load/vec4 v000000000294f590_0;
    %load/vec4 v0000000002950710_0;
    %add;
    %store/vec4 v000000000294f950_0, 0, 32;
    %jmp T_39.7;
T_39.5 ;
    %load/vec4 v000000000294f590_0;
    %load/vec4 v0000000002950710_0;
    %add;
    %store/vec4 v000000000294f950_0, 0, 32;
    %jmp T_39.7;
T_39.6 ;
    %load/vec4 v000000000294fdb0_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_39.34, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_39.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_39.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_39.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_39.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_39.39, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_39.40, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_39.41, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_39.42, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_39.43, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_39.44, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_39.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_39.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_39.47, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_39.48, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_39.49, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_39.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_39.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_39.52, 6;
    %jmp T_39.53;
T_39.34 ;
    %load/vec4 v0000000002950710_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_39.54, 4;
    %load/vec4 v000000000294f590_0;
    %store/vec4 v000000000294f950_0, 0, 32;
T_39.54 ;
    %jmp T_39.53;
T_39.35 ;
    %load/vec4 v0000000002950710_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.56, 4;
    %load/vec4 v000000000294f590_0;
    %store/vec4 v000000000294f950_0, 0, 32;
T_39.56 ;
    %jmp T_39.53;
T_39.36 ;
    %load/vec4 v000000000294f590_0;
    %load/vec4 v0000000002950710_0;
    %and;
    %store/vec4 v000000000294f950_0, 0, 32;
    %jmp T_39.53;
T_39.37 ;
    %load/vec4 v000000000294f590_0;
    %load/vec4 v0000000002950710_0;
    %or;
    %store/vec4 v000000000294f950_0, 0, 32;
    %jmp T_39.53;
T_39.38 ;
    %load/vec4 v000000000294f590_0;
    %load/vec4 v0000000002950710_0;
    %xor;
    %store/vec4 v000000000294f950_0, 0, 32;
    %jmp T_39.53;
T_39.39 ;
    %load/vec4 v000000000294f590_0;
    %load/vec4 v0000000002950710_0;
    %or;
    %inv;
    %store/vec4 v000000000294f950_0, 0, 32;
    %jmp T_39.53;
T_39.40 ;
    %load/vec4 v000000000294f590_0;
    %load/vec4 v0000000002950710_0;
    %add;
    %store/vec4 v000000000294f950_0, 0, 32;
    %jmp T_39.53;
T_39.41 ;
    %jmp T_39.53;
T_39.42 ;
    %load/vec4 v000000000294f590_0;
    %load/vec4 v0000000002950710_0;
    %add;
    %store/vec4 v000000000294f950_0, 0, 32;
    %load/vec4 v000000000294f950_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_39.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_39.59, 8;
T_39.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_39.59, 8;
 ; End of false expr.
    %blend;
T_39.59;
    %store/vec4 v00000000029502b0_0, 0, 1;
    %jmp T_39.53;
T_39.43 ;
    %load/vec4 v0000000002950710_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v000000000294f130_0, 0, 32;
    %load/vec4 v000000000294f590_0;
    %load/vec4 v000000000294f130_0;
    %add;
    %store/vec4 v000000000294f950_0, 0, 32;
    %load/vec4 v000000000294f950_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_39.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_39.61, 8;
T_39.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_39.61, 8;
 ; End of false expr.
    %blend;
T_39.61;
    %store/vec4 v00000000029502b0_0, 0, 1;
    %jmp T_39.53;
T_39.44 ;
    %load/vec4 v0000000002950710_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000294f950_0, 0, 32;
    %jmp T_39.53;
T_39.45 ;
    %load/vec4 v0000000002950710_0;
    %ix/getv 4, v000000000294f590_0;
    %shiftl 4;
    %store/vec4 v000000000294f950_0, 0, 32;
    %jmp T_39.53;
T_39.46 ;
    %load/vec4 v0000000002950710_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000294f950_0, 0, 32;
    %jmp T_39.53;
T_39.47 ;
    %load/vec4 v0000000002950710_0;
    %ix/getv 4, v000000000294f590_0;
    %shiftr 4;
    %store/vec4 v000000000294f950_0, 0, 32;
    %jmp T_39.53;
T_39.48 ;
    %load/vec4 v000000000294f590_0;
    %load/vec4 v0000000002950710_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.62, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000294f950_0, 0, 32;
    %jmp T_39.63;
T_39.62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000294f950_0, 0, 32;
T_39.63 ;
    %jmp T_39.53;
T_39.49 ;
    %load/vec4 v000000000294f590_0;
    %load/vec4 v0000000002950710_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.64, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000294f950_0, 0, 32;
    %jmp T_39.65;
T_39.64 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000294f950_0, 0, 32;
T_39.65 ;
    %jmp T_39.53;
T_39.50 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002950d50_0, 0, 32;
T_39.66 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002950d50_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_39.67, 5;
    %load/vec4 v000000000294f590_0;
    %load/vec4 v0000000002950d50_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_39.68, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000294fef0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002950d50_0, 0, 32;
T_39.68 ;
    %load/vec4 v000000000294fef0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.70, 4;
    %load/vec4 v00000000029507b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029507b0_0, 0, 32;
T_39.70 ;
    %load/vec4 v0000000002950d50_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002950d50_0, 0, 32;
    %jmp T_39.66;
T_39.67 ;
    %load/vec4 v00000000029507b0_0;
    %store/vec4 v000000000294f950_0, 0, 32;
    %jmp T_39.53;
T_39.51 ;
    %load/vec4 v000000000294f590_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000294f950_0, 0, 32;
    %jmp T_39.53;
T_39.52 ;
    %load/vec4 v000000000294f590_0;
    %ix/getv 4, v0000000002950710_0;
    %shiftr 4;
    %store/vec4 v000000000294f950_0, 0, 32;
    %jmp T_39.53;
T_39.53 ;
    %pop/vec4 1;
    %jmp T_39.7;
T_39.7 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0000000002952a60;
T_40 ;
    %wait E_0000000002888620;
    %load/vec4 v000000000294f810_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_40.0, 4;
    %ix/getv 4, v000000000294f9f0_0;
    %load/vec4a v0000000002950ad0, 4;
    %assign/vec4 v000000000294f770_0, 0;
T_40.0 ;
    %load/vec4 v0000000002950210_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_40.2, 4;
    %load/vec4 v000000000294fe50_0;
    %ix/getv 3, v000000000294f9f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002950ad0, 0, 4;
T_40.2 ;
    %jmp T_40;
    .thread T_40;
    .scope S_00000000029522e0;
T_41 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000000000295b700_0, 0, 16;
    %end;
    .thread T_41;
    .scope S_00000000029522e0;
T_42 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000295b3e0_0, 0, 16;
    %end;
    .thread T_42;
    .scope S_00000000029522e0;
T_43 ;
    %wait E_000000000288b760;
    %load/vec4 v000000000295bac0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v000000000295c740_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_43.0, 4;
    %load/vec4 v000000000295b3e0_0;
    %load/vec4 v000000000295bac0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000295cd80_0, 0, 32;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v000000000295b700_0;
    %load/vec4 v000000000295bac0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000295cd80_0, 0, 32;
T_43.1 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0000000002951860;
T_44 ;
    %wait E_000000000288a3a0;
    %load/vec4 v0000000002950b70_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002950c10_0, 0, 28;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0000000002952160;
T_45 ;
    %wait E_000000000288bb60;
    %load/vec4 v0000000002950cb0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000295bb60_0, 0, 32;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0000000002951e60;
T_46 ;
    %wait E_000000000288a360;
    %load/vec4 v0000000002950850_0;
    %load/vec4 v0000000002950490_0;
    %add;
    %store/vec4 v0000000002950df0_0, 0, 32;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000000002952d60;
T_47 ;
    %wait E_000000000288b8e0;
    %load/vec4 v000000000295cce0_0;
    %load/vec4 v000000000295b2a0_0;
    %and;
    %store/vec4 v000000000295b160_0, 0, 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_00000000029516e0;
T_48 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000295f3e0_0, 0;
    %end;
    .thread T_48;
    .scope S_00000000029516e0;
T_49 ;
    %wait E_0000000002888620;
    %load/vec4 v000000000295e800_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_49.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000295f3e0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v000000000295f7a0_0;
    %assign/vec4 v000000000295f3e0_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0000000002951560;
T_50 ;
    %vpi_call 5 339 "$readmemb", "Input/testcode_mips2.txt", v000000000295ffc0 {0 0 0};
    %end;
    .thread T_50;
    .scope S_00000000029513e0;
T_51 ;
    %wait E_000000000288b4a0;
    %load/vec4 v0000000002960100_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_51.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295c600_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000295c560_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029607e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029609c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295ff20_0, 0, 1;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v000000000295fd40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_51.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_51.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_51.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_51.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_51.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_51.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_51.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_51.15, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295c600_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000295c560_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029607e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029609c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295ff20_0, 0, 1;
    %jmp T_51.17;
T_51.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002960a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000295f980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295c600_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000295c560_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000295f8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029607e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029609c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295ff20_0, 0, 1;
    %jmp T_51.17;
T_51.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002960a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000295f980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295c600_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000000000295c560_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029607e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029609c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295ff20_0, 0, 1;
    %jmp T_51.17;
T_51.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295c600_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000295c560_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029607e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029609c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295ff20_0, 0, 1;
    %jmp T_51.17;
T_51.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295c600_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000295c560_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002960ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029607e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029609c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295ff20_0, 0, 1;
    %jmp T_51.17;
T_51.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000295c600_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000000000295c560_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002960ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029607e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029609c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295ff20_0, 0, 1;
    %jmp T_51.17;
T_51.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295c600_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000295c560_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002960ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029607e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029609c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295ff20_0, 0, 1;
    %jmp T_51.17;
T_51.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295c600_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000295c560_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002960ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029607e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029609c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295ff20_0, 0, 1;
    %jmp T_51.17;
T_51.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000295f980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295c600_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000295c560_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002960420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029607e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029609c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000295ff20_0, 0, 1;
    %jmp T_51.17;
T_51.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295c600_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000000000295c560_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029607e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029609c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295ff20_0, 0, 1;
    %jmp T_51.17;
T_51.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295c600_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000000000295c560_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029607e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029609c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295ff20_0, 0, 1;
    %jmp T_51.17;
T_51.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295c600_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000000000295c560_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029607e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029609c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295ff20_0, 0, 1;
    %jmp T_51.17;
T_51.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295c600_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000000000295c560_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029607e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029609c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295ff20_0, 0, 1;
    %jmp T_51.17;
T_51.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000295f980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000295c600_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000295c560_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000295f8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029607e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029609c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000295ff20_0, 0, 1;
    %jmp T_51.17;
T_51.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000295f980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000295c600_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000295c560_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000295f8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029607e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029609c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295ff20_0, 0, 1;
    %jmp T_51.17;
T_51.17 ;
    %pop/vec4 1;
T_51.1 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_00000000029615a0;
T_52 ;
    %wait E_000000000288b520;
    %load/vec4 v000000000295d900_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_52.0, 4;
    %load/vec4 v000000000295dea0_0;
    %store/vec4 v000000000295f020_0, 0, 5;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v000000000295ee40_0;
    %store/vec4 v000000000295f020_0, 0, 5;
T_52.1 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_00000000029510e0;
T_53 ;
    %wait E_000000000288b7a0;
    %load/vec4 v000000000295c100_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_53.0, 4;
    %load/vec4 v000000000295b8e0_0;
    %store/vec4 v000000000295cba0_0, 0, 32;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v000000000295c380_0;
    %store/vec4 v000000000295cba0_0, 0, 32;
T_53.1 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0000000002951b60;
T_54 ;
    %wait E_000000000288b5a0;
    %load/vec4 v000000000295ea80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_54.0, 4;
    %load/vec4 v000000000295e620_0;
    %store/vec4 v000000000295e580_0, 0, 32;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v000000000295e8a0_0;
    %store/vec4 v000000000295e580_0, 0, 32;
T_54.1 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0000000002952460;
T_55 ;
    %wait E_000000000288b560;
    %load/vec4 v000000000295b980_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_55.0, 4;
    %load/vec4 v000000000295c2e0_0;
    %store/vec4 v000000000295c240_0, 0, 32;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v000000000295af80_0;
    %store/vec4 v000000000295c240_0, 0, 32;
T_55.1 ;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_00000000029519e0;
T_56 ;
    %wait E_000000000288c120;
    %load/vec4 v00000000029606a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_56.0, 4;
    %load/vec4 v0000000002960880_0;
    %store/vec4 v0000000002960600_0, 0, 32;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0000000002960ce0_0;
    %store/vec4 v0000000002960600_0, 0, 32;
T_56.1 ;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0000000002952760;
T_57 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295d360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295d360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295d360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295d360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295d360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295d360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295d360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295d360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295d360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295d360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295d360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295d360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295d360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295d360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295d360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295d360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295d360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295d360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295d360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295d360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295d360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295d360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295d360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295d360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295d360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295d360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295d360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295d360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295d360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295d360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295d360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295d360, 0, 4;
    %end;
    .thread T_57;
    .scope S_0000000002952760;
T_58 ;
    %wait E_0000000002888620;
    %load/vec4 v000000000295e6c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000295d220_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v000000000295d9a0_0;
    %load/vec4 v000000000295d220_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295d360, 0, 4;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0000000002952760;
T_59 ;
    %wait E_000000000288b3a0;
    %load/vec4 v000000000295e940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000295d360, 4;
    %assign/vec4 v000000000295ef80_0, 0;
    %load/vec4 v000000000295ebc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000295d360, 4;
    %assign/vec4 v000000000295cfa0_0, 0;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0000000002961420;
T_60 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000295ec60_0, 0, 32;
    %end;
    .thread T_60;
    .scope S_0000000002961420;
T_61 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000295df40_0, 0, 32;
    %end;
    .thread T_61;
    .scope S_0000000002961420;
T_62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f160_0, 0, 1;
    %end;
    .thread T_62;
    .scope S_0000000002961420;
T_63 ;
    %wait E_000000000288c060;
    %load/vec4 v000000000295d040_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_63.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_63.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %jmp T_63.7;
T_63.0 ;
    %load/vec4 v000000000295f0c0_0;
    %load/vec4 v000000000295f2a0_0;
    %cmp/e;
    %jmp/0xz  T_63.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000295f160_0, 0, 1;
    %jmp T_63.9;
T_63.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f160_0, 0, 1;
T_63.9 ;
    %jmp T_63.7;
T_63.1 ;
    %load/vec4 v000000000295f0c0_0;
    %load/vec4 v000000000295f2a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_63.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_63.11, 8;
T_63.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_63.11, 8;
 ; End of false expr.
    %blend;
T_63.11;
    %store/vec4 v000000000295e9e0_0, 0, 32;
    %load/vec4 v000000000295e9e0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_63.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_63.13, 8;
T_63.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_63.13, 8;
 ; End of false expr.
    %blend;
T_63.13;
    %store/vec4 v000000000295f160_0, 0, 1;
    %jmp T_63.7;
T_63.2 ;
    %load/vec4 v000000000295f2a0_0;
    %load/vec4 v000000000295f0c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_63.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_63.15, 8;
T_63.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_63.15, 8;
 ; End of false expr.
    %blend;
T_63.15;
    %store/vec4 v000000000295e9e0_0, 0, 32;
    %load/vec4 v000000000295e9e0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_63.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_63.17, 8;
T_63.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_63.17, 8;
 ; End of false expr.
    %blend;
T_63.17;
    %store/vec4 v000000000295f160_0, 0, 1;
    %jmp T_63.7;
T_63.3 ;
    %load/vec4 v000000000295e300_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_63.18, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000295d400_0, 0, 32;
T_63.20 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000295d400_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_63.21, 5;
    %load/vec4 v000000000295f0c0_0;
    %load/vec4 v000000000295d400_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_63.22, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000295df40_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000295d400_0, 0, 32;
T_63.22 ;
    %load/vec4 v000000000295df40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_63.24, 4;
    %load/vec4 v000000000295ec60_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000295ec60_0, 0, 32;
T_63.24 ;
    %load/vec4 v000000000295d400_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000295d400_0, 0, 32;
    %jmp T_63.20;
T_63.21 ;
    %load/vec4 v000000000295ec60_0;
    %store/vec4 v000000000295e9e0_0, 0, 32;
    %jmp T_63.19;
T_63.18 ;
    %load/vec4 v000000000295e300_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_63.26, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000295d400_0, 0, 32;
T_63.28 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000295d400_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_63.29, 5;
    %load/vec4 v000000000295f0c0_0;
    %load/vec4 v000000000295d400_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_63.30, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000295df40_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000295d400_0, 0, 32;
T_63.30 ;
    %load/vec4 v000000000295df40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_63.32, 4;
    %load/vec4 v000000000295ec60_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000295ec60_0, 0, 32;
T_63.32 ;
    %load/vec4 v000000000295d400_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000295d400_0, 0, 32;
    %jmp T_63.28;
T_63.29 ;
    %load/vec4 v000000000295ec60_0;
    %store/vec4 v000000000295e9e0_0, 0, 32;
T_63.26 ;
T_63.19 ;
    %jmp T_63.7;
T_63.4 ;
    %load/vec4 v000000000295f0c0_0;
    %load/vec4 v000000000295f2a0_0;
    %add;
    %store/vec4 v000000000295e9e0_0, 0, 32;
    %jmp T_63.7;
T_63.5 ;
    %load/vec4 v000000000295f0c0_0;
    %load/vec4 v000000000295f2a0_0;
    %add;
    %store/vec4 v000000000295e9e0_0, 0, 32;
    %jmp T_63.7;
T_63.6 ;
    %load/vec4 v000000000295e300_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_63.34, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_63.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_63.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_63.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_63.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_63.39, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_63.40, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_63.41, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_63.42, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_63.43, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_63.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_63.47, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_63.48, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_63.49, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_63.52, 6;
    %jmp T_63.53;
T_63.34 ;
    %load/vec4 v000000000295f2a0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_63.54, 4;
    %load/vec4 v000000000295f0c0_0;
    %store/vec4 v000000000295e9e0_0, 0, 32;
T_63.54 ;
    %jmp T_63.53;
T_63.35 ;
    %load/vec4 v000000000295f2a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_63.56, 4;
    %load/vec4 v000000000295f0c0_0;
    %store/vec4 v000000000295e9e0_0, 0, 32;
T_63.56 ;
    %jmp T_63.53;
T_63.36 ;
    %load/vec4 v000000000295f0c0_0;
    %load/vec4 v000000000295f2a0_0;
    %and;
    %store/vec4 v000000000295e9e0_0, 0, 32;
    %jmp T_63.53;
T_63.37 ;
    %load/vec4 v000000000295f0c0_0;
    %load/vec4 v000000000295f2a0_0;
    %or;
    %store/vec4 v000000000295e9e0_0, 0, 32;
    %jmp T_63.53;
T_63.38 ;
    %load/vec4 v000000000295f0c0_0;
    %load/vec4 v000000000295f2a0_0;
    %xor;
    %store/vec4 v000000000295e9e0_0, 0, 32;
    %jmp T_63.53;
T_63.39 ;
    %load/vec4 v000000000295f0c0_0;
    %load/vec4 v000000000295f2a0_0;
    %or;
    %inv;
    %store/vec4 v000000000295e9e0_0, 0, 32;
    %jmp T_63.53;
T_63.40 ;
    %load/vec4 v000000000295f0c0_0;
    %load/vec4 v000000000295f2a0_0;
    %add;
    %store/vec4 v000000000295e9e0_0, 0, 32;
    %jmp T_63.53;
T_63.41 ;
    %jmp T_63.53;
T_63.42 ;
    %load/vec4 v000000000295f0c0_0;
    %load/vec4 v000000000295f2a0_0;
    %add;
    %store/vec4 v000000000295e9e0_0, 0, 32;
    %load/vec4 v000000000295e9e0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_63.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_63.59, 8;
T_63.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_63.59, 8;
 ; End of false expr.
    %blend;
T_63.59;
    %store/vec4 v000000000295f160_0, 0, 1;
    %jmp T_63.53;
T_63.43 ;
    %load/vec4 v000000000295f2a0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v000000000295eda0_0, 0, 32;
    %load/vec4 v000000000295f0c0_0;
    %load/vec4 v000000000295eda0_0;
    %add;
    %store/vec4 v000000000295e9e0_0, 0, 32;
    %load/vec4 v000000000295e9e0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_63.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_63.61, 8;
T_63.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_63.61, 8;
 ; End of false expr.
    %blend;
T_63.61;
    %store/vec4 v000000000295f160_0, 0, 1;
    %jmp T_63.53;
T_63.44 ;
    %load/vec4 v000000000295f2a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000295e9e0_0, 0, 32;
    %jmp T_63.53;
T_63.45 ;
    %load/vec4 v000000000295f2a0_0;
    %ix/getv 4, v000000000295f0c0_0;
    %shiftl 4;
    %store/vec4 v000000000295e9e0_0, 0, 32;
    %jmp T_63.53;
T_63.46 ;
    %load/vec4 v000000000295f2a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000295e9e0_0, 0, 32;
    %jmp T_63.53;
T_63.47 ;
    %load/vec4 v000000000295f2a0_0;
    %ix/getv 4, v000000000295f0c0_0;
    %shiftr 4;
    %store/vec4 v000000000295e9e0_0, 0, 32;
    %jmp T_63.53;
T_63.48 ;
    %load/vec4 v000000000295f0c0_0;
    %load/vec4 v000000000295f2a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_63.62, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000295e9e0_0, 0, 32;
    %jmp T_63.63;
T_63.62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000295e9e0_0, 0, 32;
T_63.63 ;
    %jmp T_63.53;
T_63.49 ;
    %load/vec4 v000000000295f0c0_0;
    %load/vec4 v000000000295f2a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_63.64, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000295e9e0_0, 0, 32;
    %jmp T_63.65;
T_63.64 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000295e9e0_0, 0, 32;
T_63.65 ;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000295d400_0, 0, 32;
T_63.66 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000295d400_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_63.67, 5;
    %load/vec4 v000000000295f0c0_0;
    %load/vec4 v000000000295d400_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_63.68, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000295df40_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000295d400_0, 0, 32;
T_63.68 ;
    %load/vec4 v000000000295df40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_63.70, 4;
    %load/vec4 v000000000295ec60_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000295ec60_0, 0, 32;
T_63.70 ;
    %load/vec4 v000000000295d400_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000295d400_0, 0, 32;
    %jmp T_63.66;
T_63.67 ;
    %load/vec4 v000000000295ec60_0;
    %store/vec4 v000000000295e9e0_0, 0, 32;
    %jmp T_63.53;
T_63.51 ;
    %load/vec4 v000000000295f0c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000295e9e0_0, 0, 32;
    %jmp T_63.53;
T_63.52 ;
    %load/vec4 v000000000295f0c0_0;
    %ix/getv 4, v000000000295f2a0_0;
    %shiftr 4;
    %store/vec4 v000000000295e9e0_0, 0, 32;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
    %jmp T_63.7;
T_63.7 ;
    %pop/vec4 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0000000002962620;
T_64 ;
    %wait E_0000000002888620;
    %load/vec4 v000000000295f480_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_64.0, 4;
    %ix/getv 4, v000000000295d4a0_0;
    %load/vec4a v000000000295e760, 4;
    %assign/vec4 v000000000295f340_0, 0;
T_64.0 ;
    %load/vec4 v000000000295e3a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_64.2, 4;
    %load/vec4 v000000000295e120_0;
    %ix/getv 3, v000000000295d4a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295e760, 0, 4;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0000000002962c20;
T_65 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000000000295d5e0_0, 0, 16;
    %end;
    .thread T_65;
    .scope S_0000000002962c20;
T_66 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000295d720_0, 0, 16;
    %end;
    .thread T_66;
    .scope S_0000000002962c20;
T_67 ;
    %wait E_000000000288b4e0;
    %load/vec4 v000000000295db80_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v000000000295f700_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_67.0, 4;
    %load/vec4 v000000000295d720_0;
    %load/vec4 v000000000295db80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000295d540_0, 0, 32;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v000000000295d5e0_0;
    %load/vec4 v000000000295db80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000295d540_0, 0, 32;
T_67.1 ;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0000000002961720;
T_68 ;
    %wait E_000000000288b660;
    %load/vec4 v000000000295d2c0_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000295f5c0_0, 0, 28;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0000000002961ba0;
T_69 ;
    %wait E_000000000288bca0;
    %load/vec4 v000000000295e440_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000295f660_0, 0, 32;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0000000002962da0;
T_70 ;
    %wait E_000000000288bf20;
    %load/vec4 v000000000295eee0_0;
    %load/vec4 v000000000295d860_0;
    %add;
    %store/vec4 v000000000295eb20_0, 0, 32;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_00000000029618a0;
T_71 ;
    %wait E_000000000288bfa0;
    %load/vec4 v000000000295dc20_0;
    %load/vec4 v000000000295d0e0_0;
    %and;
    %store/vec4 v000000000295d680_0, 0, 1;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_00000000028779c0;
T_72 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029664e0_0, 0, 1;
    %end;
    .thread T_72;
    .scope S_00000000028779c0;
T_73 ;
    %vpi_call 2 18 "$dumpfile", "results/CPUFileTest.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, v0000000002965f40_0, v00000000029664e0_0, S_00000000028ad3a0, S_0000000002951ce0, S_00000000029516e0, S_000000000287ebf0, S_000000000294bf30, S_0000000002951560, S_000000000289da00, S_000000000294cb30, S_00000000029513e0, S_0000000002753080, S_0000000002951fe0, S_0000000002961420, S_0000000002714620, S_0000000002950f60, S_0000000002952760, S_0000000002753200, S_0000000002952a60, S_0000000002962620, S_00000000026ea370, S_00000000026ea4f0, S_00000000029525e0, S_0000000002951e60, S_00000000029624a0, S_0000000002962da0, S_000000000294c6b0, S_000000000294c230, S_000000000294c830, S_000000000294c3b0, S_00000000029522e0, S_0000000002951860, S_0000000002952160, S_0000000002952d60, S_0000000002962c20, S_0000000002961720, S_0000000002961ba0, S_00000000029618a0, S_00000000028ad220, S_00000000028954b0, S_0000000002708060, S_00000000027144a0, S_00000000028a5b10, S_000000000294c0b0, S_000000000294ccb0, S_00000000029528e0, S_0000000002951260, S_000000000294c530, S_00000000029519e0, S_00000000029510e0, S_00000000029615a0, S_0000000002951b60, S_0000000002952460 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002965f40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002965f40_0, 0, 1;
    %vpi_call 2 98 "$display", "\012---------TEST BENCH 1-----------\012" {0 0 0};
    %vpi_call 2 99 "$display", "\012Program Counter: %d", v0000000002948730_0 {0 0 0};
    %vpi_call 2 100 "$display", "\012Current Instruction: %b", v000000000285d540_0 {0 0 0};
    %vpi_call 2 101 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 102 "$display", "\012Operation Code: %b", v00000000028202f0_0 {0 0 0};
    %vpi_call 2 103 "$display", "\012Register S Address: %d", v0000000002948550_0 {0 0 0};
    %vpi_call 2 104 "$display", "\012Register T Adresss: %d", v0000000002948190_0 {0 0 0};
    %vpi_call 2 105 "$display", "\012Offset: %d", v0000000002949fc0_0 {0 0 0};
    %vpi_call 2 107 "$display", "\012---------TEST BENCH 2-----------\012" {0 0 0};
    %vpi_call 2 108 "$display", "\012Program Counter: %d", v000000000294ef50_0 {0 0 0};
    %vpi_call 2 109 "$display", "\012Current Instruction: %b", v000000000294e660_0 {0 0 0};
    %vpi_call 2 110 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 111 "$display", "\012Operation Code: %b", v000000000294dbc0_0 {0 0 0};
    %vpi_call 2 112 "$display", "\012Register S Address: %d", v0000000002950a30_0 {0 0 0};
    %vpi_call 2 113 "$display", "\012Register T Adresss: %d", v000000000294fbd0_0 {0 0 0};
    %vpi_call 2 114 "$display", "\012Offset: %d", v000000000295bac0_0 {0 0 0};
    %vpi_call 2 116 "$display", "\012---------TEST BENCH 3-----------\012" {0 0 0};
    %vpi_call 2 117 "$display", "\012Program Counter: %d", v000000000295f3e0_0 {0 0 0};
    %vpi_call 2 118 "$display", "\012Current Instruction: %b", v00000000029602e0_0 {0 0 0};
    %vpi_call 2 119 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 120 "$display", "\012Operation Code: %b", v000000000295fd40_0 {0 0 0};
    %vpi_call 2 121 "$display", "\012Register S Address: %d", v000000000295e940_0 {0 0 0};
    %vpi_call 2 122 "$display", "\012Register T Adresss: %d", v000000000295ebc0_0 {0 0 0};
    %vpi_call 2 123 "$display", "\012Offset: %d", v000000000295db80_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002965f40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002965f40_0, 0, 1;
    %vpi_call 2 126 "$display", "\012---------TEST BENCH 1-----------\012" {0 0 0};
    %vpi_call 2 127 "$display", "\012Program Counter: %d", v0000000002948730_0 {0 0 0};
    %vpi_call 2 128 "$display", "\012Current Instruction: %b", v000000000285d540_0 {0 0 0};
    %vpi_call 2 129 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 130 "$display", "\012Operation Code: %b", v00000000028202f0_0 {0 0 0};
    %vpi_call 2 131 "$display", "\012Register S Address: %d", v0000000002948550_0 {0 0 0};
    %vpi_call 2 132 "$display", "\012Register T Adresss: %d", v0000000002948190_0 {0 0 0};
    %vpi_call 2 133 "$display", "\012Offset: %d", v0000000002949fc0_0 {0 0 0};
    %vpi_call 2 135 "$display", "\012---------TEST BENCH 2-----------\012" {0 0 0};
    %vpi_call 2 136 "$display", "\012Program Counter: %d", v000000000294ef50_0 {0 0 0};
    %vpi_call 2 137 "$display", "\012Current Instruction: %b", v000000000294e660_0 {0 0 0};
    %vpi_call 2 138 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 139 "$display", "\012Operation Code: %b", v000000000294dbc0_0 {0 0 0};
    %vpi_call 2 140 "$display", "\012Register S Address: %d", v0000000002950a30_0 {0 0 0};
    %vpi_call 2 141 "$display", "\012Register T Adresss: %d", v000000000294fbd0_0 {0 0 0};
    %vpi_call 2 142 "$display", "\012Offset: %d", v000000000295bac0_0 {0 0 0};
    %vpi_call 2 144 "$display", "\012---------TEST BENCH 3-----------\012" {0 0 0};
    %vpi_call 2 145 "$display", "\012Program Counter: %d", v000000000295f3e0_0 {0 0 0};
    %vpi_call 2 146 "$display", "\012Current Instruction: %b", v00000000029602e0_0 {0 0 0};
    %vpi_call 2 147 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 148 "$display", "\012Operation Code: %b", v000000000295fd40_0 {0 0 0};
    %vpi_call 2 149 "$display", "\012Register S Address: %d", v000000000295e940_0 {0 0 0};
    %vpi_call 2 150 "$display", "\012Register T Adresss: %d", v000000000295ebc0_0 {0 0 0};
    %vpi_call 2 151 "$display", "\012Offset: %d", v000000000295db80_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002965f40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002965f40_0, 0, 1;
    %vpi_call 2 154 "$display", "\012---------TEST BENCH 1-----------\012" {0 0 0};
    %vpi_call 2 155 "$display", "\012Program Counter: %d", v0000000002948730_0 {0 0 0};
    %vpi_call 2 156 "$display", "\012Current Instruction: %b", v000000000285d540_0 {0 0 0};
    %vpi_call 2 157 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 158 "$display", "\012Operation Code: %b", v00000000028202f0_0 {0 0 0};
    %vpi_call 2 159 "$display", "\012Register S Address: %d", v0000000002948550_0 {0 0 0};
    %vpi_call 2 160 "$display", "\012Register T Adresss: %d", v0000000002948190_0 {0 0 0};
    %vpi_call 2 161 "$display", "\012Offset: %d", v0000000002949fc0_0 {0 0 0};
    %vpi_call 2 163 "$display", "\012---------TEST BENCH 2-----------\012" {0 0 0};
    %vpi_call 2 164 "$display", "\012Program Counter: %d", v000000000294ef50_0 {0 0 0};
    %vpi_call 2 165 "$display", "\012Current Instruction: %b", v000000000294e660_0 {0 0 0};
    %vpi_call 2 166 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 167 "$display", "\012Operation Code: %b", v000000000294dbc0_0 {0 0 0};
    %vpi_call 2 168 "$display", "\012Register S Address: %d", v0000000002950a30_0 {0 0 0};
    %vpi_call 2 169 "$display", "\012Register T Adresss: %d", v000000000294fbd0_0 {0 0 0};
    %vpi_call 2 170 "$display", "\012Offset: %d", v000000000295bac0_0 {0 0 0};
    %vpi_call 2 172 "$display", "\012---------TEST BENCH 3-----------\012" {0 0 0};
    %vpi_call 2 173 "$display", "\012Program Counter: %d", v000000000295f3e0_0 {0 0 0};
    %vpi_call 2 174 "$display", "\012Current Instruction: %b", v00000000029602e0_0 {0 0 0};
    %vpi_call 2 175 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 176 "$display", "\012Operation Code: %b", v000000000295fd40_0 {0 0 0};
    %vpi_call 2 177 "$display", "\012Register S Address: %d", v000000000295e940_0 {0 0 0};
    %vpi_call 2 178 "$display", "\012Register T Adresss: %d", v000000000295ebc0_0 {0 0 0};
    %vpi_call 2 179 "$display", "\012Offset: %d", v000000000295db80_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002965f40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002965f40_0, 0, 1;
    %vpi_call 2 182 "$display", "\012---------TEST BENCH 1-----------\012" {0 0 0};
    %vpi_call 2 183 "$display", "\012Program Counter: %d", v0000000002948730_0 {0 0 0};
    %vpi_call 2 184 "$display", "\012Current Instruction: %b", v000000000285d540_0 {0 0 0};
    %vpi_call 2 185 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 186 "$display", "\012Operation Code: %b", v00000000028202f0_0 {0 0 0};
    %vpi_call 2 187 "$display", "\012Register S Address: %d", v0000000002948550_0 {0 0 0};
    %vpi_call 2 188 "$display", "\012Register T Adresss: %d", v0000000002948190_0 {0 0 0};
    %vpi_call 2 189 "$display", "\012Offset: %d", v0000000002949fc0_0 {0 0 0};
    %vpi_call 2 191 "$display", "\012---------TEST BENCH 2-----------\012" {0 0 0};
    %vpi_call 2 192 "$display", "\012Program Counter: %d", v000000000294ef50_0 {0 0 0};
    %vpi_call 2 193 "$display", "\012Current Instruction: %b", v000000000294e660_0 {0 0 0};
    %vpi_call 2 194 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 195 "$display", "\012Operation Code: %b", v000000000294dbc0_0 {0 0 0};
    %vpi_call 2 196 "$display", "\012Register S Address: %d", v0000000002950a30_0 {0 0 0};
    %vpi_call 2 197 "$display", "\012Register T Adresss: %d", v000000000294fbd0_0 {0 0 0};
    %vpi_call 2 198 "$display", "\012Offset: %d", v000000000295bac0_0 {0 0 0};
    %vpi_call 2 200 "$display", "\012---------TEST BENCH 3-----------\012" {0 0 0};
    %vpi_call 2 201 "$display", "\012Program Counter: %d", v000000000295f3e0_0 {0 0 0};
    %vpi_call 2 202 "$display", "\012Current Instruction: %b", v00000000029602e0_0 {0 0 0};
    %vpi_call 2 203 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 204 "$display", "\012Operation Code: %b", v000000000295fd40_0 {0 0 0};
    %vpi_call 2 205 "$display", "\012Register S Address: %d", v000000000295e940_0 {0 0 0};
    %vpi_call 2 206 "$display", "\012Register T Adresss: %d", v000000000295ebc0_0 {0 0 0};
    %vpi_call 2 207 "$display", "\012Offset: %d", v000000000295db80_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002965f40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002965f40_0, 0, 1;
    %vpi_call 2 210 "$display", "\012---------TEST BENCH 1-----------\012" {0 0 0};
    %vpi_call 2 211 "$display", "\012Program Counter: %d", v0000000002948730_0 {0 0 0};
    %vpi_call 2 212 "$display", "\012Current Instruction: %b", v000000000285d540_0 {0 0 0};
    %vpi_call 2 213 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 214 "$display", "\012Operation Code: %b", v00000000028202f0_0 {0 0 0};
    %vpi_call 2 215 "$display", "\012Register S Address: %d", v0000000002948550_0 {0 0 0};
    %vpi_call 2 216 "$display", "\012Register T Adresss: %d", v0000000002948190_0 {0 0 0};
    %vpi_call 2 217 "$display", "\012Offset: %d", v0000000002949fc0_0 {0 0 0};
    %vpi_call 2 219 "$display", "\012---------TEST BENCH 2-----------\012" {0 0 0};
    %vpi_call 2 220 "$display", "\012Program Counter: %d", v000000000294ef50_0 {0 0 0};
    %vpi_call 2 221 "$display", "\012Current Instruction: %b", v000000000294e660_0 {0 0 0};
    %vpi_call 2 222 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 223 "$display", "\012Operation Code: %b", v000000000294dbc0_0 {0 0 0};
    %vpi_call 2 224 "$display", "\012Register S Address: %d", v0000000002950a30_0 {0 0 0};
    %vpi_call 2 225 "$display", "\012Register T Adresss: %d", v000000000294fbd0_0 {0 0 0};
    %vpi_call 2 226 "$display", "\012Offset: %d", v000000000295bac0_0 {0 0 0};
    %vpi_call 2 228 "$display", "\012---------TEST BENCH 3-----------\012" {0 0 0};
    %vpi_call 2 229 "$display", "\012Program Counter: %d", v000000000295f3e0_0 {0 0 0};
    %vpi_call 2 230 "$display", "\012Current Instruction: %b", v00000000029602e0_0 {0 0 0};
    %vpi_call 2 231 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 232 "$display", "\012Operation Code: %b", v000000000295fd40_0 {0 0 0};
    %vpi_call 2 233 "$display", "\012Register S Address: %d", v000000000295e940_0 {0 0 0};
    %vpi_call 2 234 "$display", "\012Register T Adresss: %d", v000000000295ebc0_0 {0 0 0};
    %vpi_call 2 235 "$display", "\012Offset: %d", v000000000295db80_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002965f40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002965f40_0, 0, 1;
    %vpi_call 2 238 "$display", "\012---------TEST BENCH 1-----------\012" {0 0 0};
    %vpi_call 2 239 "$display", "\012Program Counter: %d", v0000000002948730_0 {0 0 0};
    %vpi_call 2 240 "$display", "\012Current Instruction: %b", v000000000285d540_0 {0 0 0};
    %vpi_call 2 241 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 242 "$display", "\012Operation Code: %b", v00000000028202f0_0 {0 0 0};
    %vpi_call 2 243 "$display", "\012Register S Address: %d", v0000000002948550_0 {0 0 0};
    %vpi_call 2 244 "$display", "\012Register T Adresss: %d", v0000000002948190_0 {0 0 0};
    %vpi_call 2 245 "$display", "\012Offset: %d", v0000000002949fc0_0 {0 0 0};
    %vpi_call 2 247 "$display", "\012---------TEST BENCH 2-----------\012" {0 0 0};
    %vpi_call 2 248 "$display", "\012Program Counter: %d", v000000000294ef50_0 {0 0 0};
    %vpi_call 2 249 "$display", "\012Current Instruction: %b", v000000000294e660_0 {0 0 0};
    %vpi_call 2 250 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 251 "$display", "\012Operation Code: %b", v000000000294dbc0_0 {0 0 0};
    %vpi_call 2 252 "$display", "\012Register S Address: %d", v0000000002950a30_0 {0 0 0};
    %vpi_call 2 253 "$display", "\012Register T Adresss: %d", v000000000294fbd0_0 {0 0 0};
    %vpi_call 2 254 "$display", "\012Offset: %d", v000000000295bac0_0 {0 0 0};
    %vpi_call 2 256 "$display", "\012---------TEST BENCH 3-----------\012" {0 0 0};
    %vpi_call 2 257 "$display", "\012Program Counter: %d", v000000000295f3e0_0 {0 0 0};
    %vpi_call 2 258 "$display", "\012Current Instruction: %b", v00000000029602e0_0 {0 0 0};
    %vpi_call 2 259 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 260 "$display", "\012Operation Code: %b", v000000000295fd40_0 {0 0 0};
    %vpi_call 2 261 "$display", "\012Register S Address: %d", v000000000295e940_0 {0 0 0};
    %vpi_call 2 262 "$display", "\012Register T Adresss: %d", v000000000295ebc0_0 {0 0 0};
    %vpi_call 2 263 "$display", "\012Offset: %d", v000000000295db80_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002965f40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002965f40_0, 0, 1;
    %vpi_call 2 266 "$display", "\012---------TEST BENCH 1-----------\012" {0 0 0};
    %vpi_call 2 267 "$display", "\012Program Counter: %d", v0000000002948730_0 {0 0 0};
    %vpi_call 2 268 "$display", "\012Current Instruction: %b", v000000000285d540_0 {0 0 0};
    %vpi_call 2 269 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 270 "$display", "\012Operation Code: %b", v00000000028202f0_0 {0 0 0};
    %vpi_call 2 271 "$display", "\012Register S Address: %d", v0000000002948550_0 {0 0 0};
    %vpi_call 2 272 "$display", "\012Register T Adresss: %d", v0000000002948190_0 {0 0 0};
    %vpi_call 2 273 "$display", "\012Offset: %d", v0000000002949fc0_0 {0 0 0};
    %vpi_call 2 275 "$display", "\012---------TEST BENCH 2-----------\012" {0 0 0};
    %vpi_call 2 276 "$display", "\012Program Counter: %d", v000000000294ef50_0 {0 0 0};
    %vpi_call 2 277 "$display", "\012Current Instruction: %b", v000000000294e660_0 {0 0 0};
    %vpi_call 2 278 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 279 "$display", "\012Operation Code: %b", v000000000294dbc0_0 {0 0 0};
    %vpi_call 2 280 "$display", "\012Register S Address: %d", v0000000002950a30_0 {0 0 0};
    %vpi_call 2 281 "$display", "\012Register T Adresss: %d", v000000000294fbd0_0 {0 0 0};
    %vpi_call 2 282 "$display", "\012Offset: %d", v000000000295bac0_0 {0 0 0};
    %vpi_call 2 284 "$display", "\012---------TEST BENCH 3-----------\012" {0 0 0};
    %vpi_call 2 285 "$display", "\012Program Counter: %d", v000000000295f3e0_0 {0 0 0};
    %vpi_call 2 286 "$display", "\012Current Instruction: %b", v00000000029602e0_0 {0 0 0};
    %vpi_call 2 287 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 288 "$display", "\012Operation Code: %b", v000000000295fd40_0 {0 0 0};
    %vpi_call 2 289 "$display", "\012Register S Address: %d", v000000000295e940_0 {0 0 0};
    %vpi_call 2 290 "$display", "\012Register T Adresss: %d", v000000000295ebc0_0 {0 0 0};
    %vpi_call 2 291 "$display", "\012Offset: %d", v000000000295db80_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002965f40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002965f40_0, 0, 1;
    %vpi_call 2 294 "$display", "\012---------TEST BENCH 1-----------\012" {0 0 0};
    %vpi_call 2 295 "$display", "\012Program Counter: %d", v0000000002948730_0 {0 0 0};
    %vpi_call 2 296 "$display", "\012Current Instruction: %b", v000000000285d540_0 {0 0 0};
    %vpi_call 2 297 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 298 "$display", "\012Operation Code: %b", v00000000028202f0_0 {0 0 0};
    %vpi_call 2 299 "$display", "\012Register S Address: %d", v0000000002948550_0 {0 0 0};
    %vpi_call 2 300 "$display", "\012Register T Adresss: %d", v0000000002948190_0 {0 0 0};
    %vpi_call 2 301 "$display", "\012Offset: %d", v0000000002949fc0_0 {0 0 0};
    %vpi_call 2 303 "$display", "\012---------TEST BENCH 2-----------\012" {0 0 0};
    %vpi_call 2 304 "$display", "\012Program Counter: %d", v000000000294ef50_0 {0 0 0};
    %vpi_call 2 305 "$display", "\012Current Instruction: %b", v000000000294e660_0 {0 0 0};
    %vpi_call 2 306 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 307 "$display", "\012Operation Code: %b", v000000000294dbc0_0 {0 0 0};
    %vpi_call 2 308 "$display", "\012Register S Address: %d", v0000000002950a30_0 {0 0 0};
    %vpi_call 2 309 "$display", "\012Register T Adresss: %d", v000000000294fbd0_0 {0 0 0};
    %vpi_call 2 310 "$display", "\012Offset: %d", v000000000295bac0_0 {0 0 0};
    %vpi_call 2 312 "$display", "\012---------TEST BENCH 3-----------\012" {0 0 0};
    %vpi_call 2 313 "$display", "\012Program Counter: %d", v000000000295f3e0_0 {0 0 0};
    %vpi_call 2 314 "$display", "\012Current Instruction: %b", v00000000029602e0_0 {0 0 0};
    %vpi_call 2 315 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 316 "$display", "\012Operation Code: %b", v000000000295fd40_0 {0 0 0};
    %vpi_call 2 317 "$display", "\012Register S Address: %d", v000000000295e940_0 {0 0 0};
    %vpi_call 2 318 "$display", "\012Register T Adresss: %d", v000000000295ebc0_0 {0 0 0};
    %vpi_call 2 319 "$display", "\012Offset: %d", v000000000295db80_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002965f40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002965f40_0, 0, 1;
    %vpi_call 2 322 "$display", "\012---------TEST BENCH 1-----------\012" {0 0 0};
    %vpi_call 2 323 "$display", "\012Program Counter: %d", v0000000002948730_0 {0 0 0};
    %vpi_call 2 324 "$display", "\012Current Instruction: %b", v000000000285d540_0 {0 0 0};
    %vpi_call 2 325 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 326 "$display", "\012Operation Code: %b", v00000000028202f0_0 {0 0 0};
    %vpi_call 2 327 "$display", "\012Register S Address: %d", v0000000002948550_0 {0 0 0};
    %vpi_call 2 328 "$display", "\012Register T Adresss: %d", v0000000002948190_0 {0 0 0};
    %vpi_call 2 329 "$display", "\012Offset: %d", v0000000002949fc0_0 {0 0 0};
    %vpi_call 2 331 "$display", "\012---------TEST BENCH 2-----------\012" {0 0 0};
    %vpi_call 2 332 "$display", "\012Program Counter: %d", v000000000294ef50_0 {0 0 0};
    %vpi_call 2 333 "$display", "\012Current Instruction: %b", v000000000294e660_0 {0 0 0};
    %vpi_call 2 334 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 335 "$display", "\012Operation Code: %b", v000000000294dbc0_0 {0 0 0};
    %vpi_call 2 336 "$display", "\012Register S Address: %d", v0000000002950a30_0 {0 0 0};
    %vpi_call 2 337 "$display", "\012Register T Adresss: %d", v000000000294fbd0_0 {0 0 0};
    %vpi_call 2 338 "$display", "\012Offset: %d", v000000000295bac0_0 {0 0 0};
    %vpi_call 2 340 "$display", "\012---------TEST BENCH 3-----------\012" {0 0 0};
    %vpi_call 2 341 "$display", "\012Program Counter: %d", v000000000295f3e0_0 {0 0 0};
    %vpi_call 2 342 "$display", "\012Current Instruction: %b", v00000000029602e0_0 {0 0 0};
    %vpi_call 2 343 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 344 "$display", "\012Operation Code: %b", v000000000295fd40_0 {0 0 0};
    %vpi_call 2 345 "$display", "\012Register S Address: %d", v000000000295e940_0 {0 0 0};
    %vpi_call 2 346 "$display", "\012Register T Adresss: %d", v000000000295ebc0_0 {0 0 0};
    %vpi_call 2 347 "$display", "\012Offset: %d", v000000000295db80_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002965f40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002965f40_0, 0, 1;
    %vpi_call 2 350 "$display", "\012---------TEST BENCH 1-----------\012" {0 0 0};
    %vpi_call 2 351 "$display", "\012Program Counter: %d", v0000000002948730_0 {0 0 0};
    %vpi_call 2 352 "$display", "\012Current Instruction: %b", v000000000285d540_0 {0 0 0};
    %vpi_call 2 353 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 354 "$display", "\012Operation Code: %b", v00000000028202f0_0 {0 0 0};
    %vpi_call 2 355 "$display", "\012Register S Address: %d", v0000000002948550_0 {0 0 0};
    %vpi_call 2 356 "$display", "\012Register T Adresss: %d", v0000000002948190_0 {0 0 0};
    %vpi_call 2 357 "$display", "\012Offset: %d", v0000000002949fc0_0 {0 0 0};
    %end;
    .thread T_73;
    .scope S_0000000002962aa0;
T_74 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000029640a0_0, 0;
    %end;
    .thread T_74;
    .scope S_0000000002962aa0;
T_75 ;
    %wait E_000000000288b420;
    %load/vec4 v0000000002963f60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_75.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000029640a0_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0000000002964fa0_0;
    %assign/vec4 v00000000029640a0_0, 0;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_00000000029612a0;
T_76 ;
    %vpi_call 5 349 "$readmemb", "Input/testcode_mips3.txt", v0000000002963e20 {0 0 0};
    %end;
    .thread T_76;
    .scope S_00000000029621a0;
T_77 ;
    %wait E_000000000288bba0;
    %load/vec4 v0000000002964320_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_77.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966620_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002966260_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029657c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029652c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002963920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029666c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964960_0, 0, 1;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0000000002964b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_77.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_77.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_77.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_77.5, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_77.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_77.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_77.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_77.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_77.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_77.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_77.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_77.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_77.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_77.15, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966620_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002966260_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029657c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029652c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002963920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029666c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964960_0, 0, 1;
    %jmp T_77.17;
T_77.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002964780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002964280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966620_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002966260_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029657c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029652c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002963920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029666c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964960_0, 0, 1;
    %jmp T_77.17;
T_77.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002964780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002964280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966620_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000002966260_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029657c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029652c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002963920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029666c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964960_0, 0, 1;
    %jmp T_77.17;
T_77.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966620_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002966260_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029657c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029652c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002963920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029666c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964960_0, 0, 1;
    %jmp T_77.17;
T_77.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966620_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002966260_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029657c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029652c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002963920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029666c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964960_0, 0, 1;
    %jmp T_77.17;
T_77.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002966620_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000002966260_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029657c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029652c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002963920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029666c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964960_0, 0, 1;
    %jmp T_77.17;
T_77.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966620_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002966260_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029657c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029652c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002963920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029666c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964960_0, 0, 1;
    %jmp T_77.17;
T_77.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966620_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002966260_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029657c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029652c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002963920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029666c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964960_0, 0, 1;
    %jmp T_77.17;
T_77.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002964280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966620_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002966260_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029657c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029652c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002963920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029666c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002964960_0, 0, 1;
    %jmp T_77.17;
T_77.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966620_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002966260_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029657c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029652c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002963920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029666c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964960_0, 0, 1;
    %jmp T_77.17;
T_77.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966620_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002966260_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029657c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029652c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002963920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029666c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964960_0, 0, 1;
    %jmp T_77.17;
T_77.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966620_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002966260_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029657c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029652c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002963920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029666c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964960_0, 0, 1;
    %jmp T_77.17;
T_77.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966620_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000002966260_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029657c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029652c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002963920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029666c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964960_0, 0, 1;
    %jmp T_77.17;
T_77.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002964280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002966620_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002966260_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029657c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029652c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002963920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029666c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002964960_0, 0, 1;
    %jmp T_77.17;
T_77.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002964280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002966620_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002966260_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029657c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029652c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002963920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029666c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002964960_0, 0, 1;
    %jmp T_77.17;
T_77.17 ;
    %pop/vec4 1;
T_77.1 ;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0000000002961a20;
T_78 ;
    %wait E_000000000288c0a0;
    %load/vec4 v0000000002965360_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_78.0, 4;
    %load/vec4 v0000000002963100_0;
    %store/vec4 v0000000002965220_0, 0, 5;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0000000002965180_0;
    %store/vec4 v0000000002965220_0, 0, 5;
T_78.1 ;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0000000002961120;
T_79 ;
    %wait E_000000000288bee0;
    %load/vec4 v0000000002965e00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_79.0, 4;
    %load/vec4 v0000000002965fe0_0;
    %store/vec4 v0000000002966940_0, 0, 32;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0000000002966580_0;
    %store/vec4 v0000000002966940_0, 0, 32;
T_79.1 ;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0000000002962920;
T_80 ;
    %wait E_000000000288c1e0;
    %load/vec4 v0000000002964d20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_80.0, 4;
    %load/vec4 v0000000002963c40_0;
    %store/vec4 v0000000002963b00_0, 0, 32;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0000000002963a60_0;
    %store/vec4 v0000000002963b00_0, 0, 32;
T_80.1 ;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0000000002960fa0;
T_81 ;
    %wait E_000000000288bea0;
    %load/vec4 v00000000029659a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_81.0, 4;
    %load/vec4 v0000000002965ae0_0;
    %store/vec4 v0000000002966760_0, 0, 32;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0000000002966120_0;
    %store/vec4 v0000000002966760_0, 0, 32;
T_81.1 ;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_00000000029627a0;
T_82 ;
    %wait E_000000000288b360;
    %load/vec4 v0000000002964be0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_82.0, 4;
    %load/vec4 v00000000029632e0_0;
    %store/vec4 v0000000002964e60_0, 0, 32;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0000000002963420_0;
    %store/vec4 v0000000002964e60_0, 0, 32;
T_82.1 ;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0000000002961d20;
T_83 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002964140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002964140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002964140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002964140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002964140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002964140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002964140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002964140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002964140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002964140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002964140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002964140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002964140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002964140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002964140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002964140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002964140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002964140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002964140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002964140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002964140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002964140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002964140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002964140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002964140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002964140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002964140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002964140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002964140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002964140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002964140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002964140, 0, 4;
    %end;
    .thread T_83;
    .scope S_0000000002961d20;
T_84 ;
    %wait E_000000000288b420;
    %load/vec4 v0000000002964f00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002963560_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %load/vec4 v00000000029636a0_0;
    %load/vec4 v0000000002963560_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002964140, 0, 4;
T_84.0 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0000000002961d20;
T_85 ;
    %wait E_000000000288b460;
    %load/vec4 v00000000029645a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002964140, 4;
    %assign/vec4 v0000000002964640_0, 0;
    %load/vec4 v0000000002964c80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002964140, 4;
    %assign/vec4 v00000000029646e0_0, 0;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0000000002962320;
T_86 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002963d80_0, 0, 32;
    %end;
    .thread T_86;
    .scope S_0000000002962320;
T_87 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002968e40_0, 0, 32;
    %end;
    .thread T_87;
    .scope S_0000000002962320;
T_88 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002968440_0, 0, 1;
    %end;
    .thread T_88;
    .scope S_0000000002962320;
T_89 ;
    %wait E_000000000288bf60;
    %load/vec4 v0000000002963ba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_89.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_89.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_89.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_89.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_89.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_89.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_89.6, 6;
    %jmp T_89.7;
T_89.0 ;
    %load/vec4 v0000000002963380_0;
    %load/vec4 v00000000029631a0_0;
    %cmp/e;
    %jmp/0xz  T_89.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002968440_0, 0, 1;
    %jmp T_89.9;
T_89.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002968440_0, 0, 1;
T_89.9 ;
    %jmp T_89.7;
T_89.1 ;
    %load/vec4 v0000000002963380_0;
    %load/vec4 v00000000029631a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_89.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_89.11, 8;
T_89.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_89.11, 8;
 ; End of false expr.
    %blend;
T_89.11;
    %store/vec4 v0000000002963880_0, 0, 32;
    %load/vec4 v0000000002963880_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_89.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_89.13, 8;
T_89.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_89.13, 8;
 ; End of false expr.
    %blend;
T_89.13;
    %store/vec4 v0000000002968440_0, 0, 1;
    %jmp T_89.7;
T_89.2 ;
    %load/vec4 v00000000029631a0_0;
    %load/vec4 v0000000002963380_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_89.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_89.15, 8;
T_89.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_89.15, 8;
 ; End of false expr.
    %blend;
T_89.15;
    %store/vec4 v0000000002963880_0, 0, 32;
    %load/vec4 v0000000002963880_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_89.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_89.17, 8;
T_89.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_89.17, 8;
 ; End of false expr.
    %blend;
T_89.17;
    %store/vec4 v0000000002968440_0, 0, 1;
    %jmp T_89.7;
T_89.3 ;
    %load/vec4 v0000000002968940_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_89.18, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002963240_0, 0, 32;
T_89.20 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002963240_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_89.21, 5;
    %load/vec4 v0000000002963380_0;
    %load/vec4 v0000000002963240_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_89.22, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002968e40_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002963240_0, 0, 32;
T_89.22 ;
    %load/vec4 v0000000002968e40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_89.24, 4;
    %load/vec4 v0000000002963d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002963d80_0, 0, 32;
T_89.24 ;
    %load/vec4 v0000000002963240_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002963240_0, 0, 32;
    %jmp T_89.20;
T_89.21 ;
    %load/vec4 v0000000002963d80_0;
    %store/vec4 v0000000002963880_0, 0, 32;
    %jmp T_89.19;
T_89.18 ;
    %load/vec4 v0000000002968940_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_89.26, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002963240_0, 0, 32;
T_89.28 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002963240_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_89.29, 5;
    %load/vec4 v0000000002963380_0;
    %load/vec4 v0000000002963240_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_89.30, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002968e40_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002963240_0, 0, 32;
T_89.30 ;
    %load/vec4 v0000000002968e40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_89.32, 4;
    %load/vec4 v0000000002963d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002963d80_0, 0, 32;
T_89.32 ;
    %load/vec4 v0000000002963240_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002963240_0, 0, 32;
    %jmp T_89.28;
T_89.29 ;
    %load/vec4 v0000000002963d80_0;
    %store/vec4 v0000000002963880_0, 0, 32;
T_89.26 ;
T_89.19 ;
    %jmp T_89.7;
T_89.4 ;
    %load/vec4 v0000000002963380_0;
    %load/vec4 v00000000029631a0_0;
    %add;
    %store/vec4 v0000000002963880_0, 0, 32;
    %jmp T_89.7;
T_89.5 ;
    %load/vec4 v0000000002963380_0;
    %load/vec4 v00000000029631a0_0;
    %add;
    %store/vec4 v0000000002963880_0, 0, 32;
    %jmp T_89.7;
T_89.6 ;
    %load/vec4 v0000000002968940_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_89.34, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_89.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_89.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_89.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_89.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_89.39, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_89.40, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_89.41, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_89.42, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_89.43, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_89.44, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_89.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_89.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_89.47, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_89.48, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_89.49, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_89.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_89.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_89.52, 6;
    %jmp T_89.53;
T_89.34 ;
    %load/vec4 v00000000029631a0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_89.54, 4;
    %load/vec4 v0000000002963380_0;
    %store/vec4 v0000000002963880_0, 0, 32;
T_89.54 ;
    %jmp T_89.53;
T_89.35 ;
    %load/vec4 v00000000029631a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_89.56, 4;
    %load/vec4 v0000000002963380_0;
    %store/vec4 v0000000002963880_0, 0, 32;
T_89.56 ;
    %jmp T_89.53;
T_89.36 ;
    %load/vec4 v0000000002963380_0;
    %load/vec4 v00000000029631a0_0;
    %and;
    %store/vec4 v0000000002963880_0, 0, 32;
    %jmp T_89.53;
T_89.37 ;
    %load/vec4 v0000000002963380_0;
    %load/vec4 v00000000029631a0_0;
    %or;
    %store/vec4 v0000000002963880_0, 0, 32;
    %jmp T_89.53;
T_89.38 ;
    %load/vec4 v0000000002963380_0;
    %load/vec4 v00000000029631a0_0;
    %xor;
    %store/vec4 v0000000002963880_0, 0, 32;
    %jmp T_89.53;
T_89.39 ;
    %load/vec4 v0000000002963380_0;
    %load/vec4 v00000000029631a0_0;
    %or;
    %inv;
    %store/vec4 v0000000002963880_0, 0, 32;
    %jmp T_89.53;
T_89.40 ;
    %load/vec4 v0000000002963380_0;
    %load/vec4 v00000000029631a0_0;
    %add;
    %store/vec4 v0000000002963880_0, 0, 32;
    %jmp T_89.53;
T_89.41 ;
    %jmp T_89.53;
T_89.42 ;
    %load/vec4 v0000000002963380_0;
    %load/vec4 v00000000029631a0_0;
    %add;
    %store/vec4 v0000000002963880_0, 0, 32;
    %load/vec4 v0000000002963880_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_89.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_89.59, 8;
T_89.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_89.59, 8;
 ; End of false expr.
    %blend;
T_89.59;
    %store/vec4 v0000000002968440_0, 0, 1;
    %jmp T_89.53;
T_89.43 ;
    %load/vec4 v00000000029631a0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000002968d00_0, 0, 32;
    %load/vec4 v0000000002963380_0;
    %load/vec4 v0000000002968d00_0;
    %add;
    %store/vec4 v0000000002963880_0, 0, 32;
    %load/vec4 v0000000002963880_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_89.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_89.61, 8;
T_89.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_89.61, 8;
 ; End of false expr.
    %blend;
T_89.61;
    %store/vec4 v0000000002968440_0, 0, 1;
    %jmp T_89.53;
T_89.44 ;
    %load/vec4 v00000000029631a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002963880_0, 0, 32;
    %jmp T_89.53;
T_89.45 ;
    %load/vec4 v00000000029631a0_0;
    %ix/getv 4, v0000000002963380_0;
    %shiftl 4;
    %store/vec4 v0000000002963880_0, 0, 32;
    %jmp T_89.53;
T_89.46 ;
    %load/vec4 v00000000029631a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002963880_0, 0, 32;
    %jmp T_89.53;
T_89.47 ;
    %load/vec4 v00000000029631a0_0;
    %ix/getv 4, v0000000002963380_0;
    %shiftr 4;
    %store/vec4 v0000000002963880_0, 0, 32;
    %jmp T_89.53;
T_89.48 ;
    %load/vec4 v0000000002963380_0;
    %load/vec4 v00000000029631a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_89.62, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002963880_0, 0, 32;
    %jmp T_89.63;
T_89.62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002963880_0, 0, 32;
T_89.63 ;
    %jmp T_89.53;
T_89.49 ;
    %load/vec4 v0000000002963380_0;
    %load/vec4 v00000000029631a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_89.64, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002963880_0, 0, 32;
    %jmp T_89.65;
T_89.64 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002963880_0, 0, 32;
T_89.65 ;
    %jmp T_89.53;
T_89.50 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002963240_0, 0, 32;
T_89.66 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002963240_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_89.67, 5;
    %load/vec4 v0000000002963380_0;
    %load/vec4 v0000000002963240_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_89.68, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002968e40_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002963240_0, 0, 32;
T_89.68 ;
    %load/vec4 v0000000002968e40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_89.70, 4;
    %load/vec4 v0000000002963d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002963d80_0, 0, 32;
T_89.70 ;
    %load/vec4 v0000000002963240_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002963240_0, 0, 32;
    %jmp T_89.66;
T_89.67 ;
    %load/vec4 v0000000002963d80_0;
    %store/vec4 v0000000002963880_0, 0, 32;
    %jmp T_89.53;
T_89.51 ;
    %load/vec4 v0000000002963380_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002963880_0, 0, 32;
    %jmp T_89.53;
T_89.52 ;
    %load/vec4 v0000000002963380_0;
    %ix/getv 4, v00000000029631a0_0;
    %shiftr 4;
    %store/vec4 v0000000002963880_0, 0, 32;
    %jmp T_89.53;
T_89.53 ;
    %pop/vec4 1;
    %jmp T_89.7;
T_89.7 ;
    %pop/vec4 1;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_000000000296d960;
T_90 ;
    %wait E_000000000288b420;
    %load/vec4 v0000000002968760_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_90.0, 4;
    %ix/getv 4, v0000000002969700_0;
    %load/vec4a v00000000029686c0, 4;
    %assign/vec4 v00000000029683a0_0, 0;
T_90.0 ;
    %load/vec4 v0000000002968580_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_90.2, 4;
    %load/vec4 v0000000002969de0_0;
    %ix/getv 3, v0000000002969700_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029686c0, 0, 4;
T_90.2 ;
    %jmp T_90;
    .thread T_90;
    .scope S_000000000296c460;
T_91 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000000002968080_0, 0, 16;
    %end;
    .thread T_91;
    .scope S_000000000296c460;
T_92 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000296a2e0_0, 0, 16;
    %end;
    .thread T_92;
    .scope S_000000000296c460;
T_93 ;
    %wait E_000000000288c1a0;
    %load/vec4 v0000000002969a20_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000002969ac0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_93.0, 4;
    %load/vec4 v000000000296a2e0_0;
    %load/vec4 v0000000002969a20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000296a060_0, 0, 32;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0000000002968080_0;
    %load/vec4 v0000000002969a20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000296a060_0, 0, 32;
T_93.1 ;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_000000000296cee0;
T_94 ;
    %wait E_000000000288b820;
    %load/vec4 v00000000029697a0_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000296a600_0, 0, 28;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_000000000296d7e0;
T_95 ;
    %wait E_000000000288ba20;
    %load/vec4 v0000000002969fc0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002968620_0, 0, 32;
    %jmp T_95;
    .thread T_95, $push;
    .scope S_0000000002962020;
T_96 ;
    %wait E_000000000288b620;
    %load/vec4 v00000000029655e0_0;
    %load/vec4 v0000000002965680_0;
    %add;
    %store/vec4 v0000000002965720_0, 0, 32;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_000000000296d060;
T_97 ;
    %wait E_000000000288b8a0;
    %load/vec4 v0000000002969e80_0;
    %load/vec4 v00000000029688a0_0;
    %and;
    %store/vec4 v0000000002968ee0_0, 0, 1;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_000000000289c500;
T_98 ;
    %wait E_000000000288b920;
    %load/vec4 v0000000002969f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_98.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_98.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_98.2, 6;
    %load/vec4 v0000000002968260_0;
    %store/vec4 v000000000296a100_0, 0, 5;
    %jmp T_98.4;
T_98.0 ;
    %load/vec4 v0000000002968260_0;
    %store/vec4 v000000000296a100_0, 0, 5;
    %jmp T_98.4;
T_98.1 ;
    %load/vec4 v0000000002969980_0;
    %store/vec4 v000000000296a100_0, 0, 5;
    %jmp T_98.4;
T_98.2 ;
    %load/vec4 v0000000002968120_0;
    %store/vec4 v000000000296a100_0, 0, 5;
    %jmp T_98.4;
T_98.4 ;
    %pop/vec4 1;
    %jmp T_98;
    .thread T_98, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "CPUTest.vl";
    "CPU.v";
    "MuxModules.v";
    "ControlModules.v";
    "RegisterFile.v";
    "UtilModules.v";
    "ALUModule.v";
    "RamModules.v";
