Search.setIndex({docnames:["MMIO_inst","ctrl","ethphy","identifier_mem","index","interrupts"],envversion:{"sphinx.domains.c":1,"sphinx.domains.changeset":1,"sphinx.domains.cpp":1,"sphinx.domains.javascript":1,"sphinx.domains.math":2,"sphinx.domains.python":1,"sphinx.domains.rst":1,"sphinx.domains.std":1,sphinx:55},filenames:["MMIO_inst.rst","ctrl.rst","ethphy.rst","identifier_mem.rst","index.rst","interrupts.rst"],objects:{},objnames:{},objtypes:{},terms:{"0b0":2,"0b00":2,"0b01":2,"0b1":2,"0b10":2,"0x0":[0,1,2,3],"0x00000000":0,"0x00000004":0,"0x00000008":0,"0x0000000c":0,"0x00000010":0,"0x00000014":0,"0x00000018":0,"0x0000001c":0,"0x00000020":0,"0x00000024":0,"0x00000028":0,"0x0000002c":0,"0x00000030":0,"0x00000034":0,"0x00000038":0,"0x0000003c":0,"0x00000040":0,"0x00000044":0,"0x00000048":0,"0x0000004c":0,"0x00000050":0,"0x00000054":0,"0x00000058":0,"0x0000005c":0,"0x00000060":0,"0x00000064":0,"0x00000800":1,"0x00000804":1,"0x00000808":1,"0x00001000":2,"0x00001004":2,"0x00001008":2,"0x0000100c":2,"0x00001800":3,"0x10":0,"0x1234578":1,"0x14":0,"0x18":0,"0x1c":0,"0x20":0,"0x24":0,"0x28":0,"0x2c":0,"0x30":0,"0x34":0,"0x38":0,"0x3c":0,"0x4":[0,1,2],"0x40":0,"0x44":0,"0x48":0,"0x4c":0,"0x50":0,"0x54":0,"0x58":0,"0x5c":0,"0x60":0,"0x64":0,"0x8":[0,1,2],"0xc":[0,2],"1000mbp":2,"100mbp":2,"10mbp":2,"125mhz":2,"25mhz":2,"5mhz":2,The:[1,5],Use:1,acceler:0,access:1,address:[0,1,2,3],base:5,bit:3,bus:1,call:5,can:1,central:5,clock_spe:2,control:4,correctli:1,count:0,counter:0,cpu:[1,5],cpu_rst:1,csr:1,ctrl:4,descript:[0,1,2],devic:5,dir:0,dir_inv:0,dir_setup:0,dir_width:0,down:[0,2],duplex:2,duplex_statu:2,enabl:0,encod:0,endian:1,error:1,ethphi:4,event:5,eventmanag:5,field:[0,1,2],flag:0,follow:5,full:[1,2],gener:5,gpio:0,half:2,has:5,hold:1,identifier_mem:4,index:4,individu:5,initi:1,interrupt:4,invers:0,link:2,link_statu:2,look:5,max:0,memori:3,minimum:0,mmio_inst:4,modul:5,name:[0,1,2],number:[1,5],occur:5,out:0,page:4,period:0,pin:0,puls:1,pwm:0,read:1,relev:5,reset:[0,1],scratch:1,search:4,setup:0,sgenabl:0,sgreset:0,should:5,sinc:1,soc:1,soc_rst:1,softwar:1,space:1,specif:5,start:1,statu:0,step:0,step_inv:0,step_width:0,stepgen:0,steptim:0,system:5,tabl:5,thi:[1,5],time:0,timeout:1,total:1,used:1,valu:[1,2],vel:0,veloc:0,verifi:1,wallclock:0,watchdog:0,when:5,which:5,width:0,wire:5,wishbon:1,work:1,write:1,you:5},titles:["MMIO_INST","CTRL","ETHPHY","IDENTIFIER_MEM","Documentation for LiteX SoC Project","Interrupt Controller"],titleterms:{assign:5,control:5,ctrl:1,ctrl_bus_error:1,ctrl_reset:1,ctrl_scratch:1,document:4,ethphi:2,ethphy_crg_reset:2,ethphy_mdio_r:2,ethphy_mdio_w:2,ethphy_rx_inband_statu:2,group:4,identifier_mem:3,indic:4,interrupt:5,list:[0,1,2,3],litex:4,mmio_inst:0,mmio_inst_enc_count_0:0,mmio_inst_enc_count_1:0,mmio_inst_enc_count_2:0,mmio_inst_enc_res_en:0,mmio_inst_gpios_in:0,mmio_inst_gpios_out:0,mmio_inst_max_acc_0:0,mmio_inst_max_acc_1:0,mmio_inst_max_acc_2:0,mmio_inst_pwm_0:0,mmio_inst_pwm_1:0,mmio_inst_pwm_2:0,mmio_inst_res_st_reg:0,mmio_inst_sg_count_0:0,mmio_inst_sg_count_1:0,mmio_inst_sg_count_2:0,mmio_inst_sg_vel_0:0,mmio_inst_sg_vel_1:0,mmio_inst_sg_vel_2:0,mmio_inst_step_res_en:0,mmio_inst_stepdirinv:0,mmio_inst_steptim:0,mmio_inst_velocity_0:0,mmio_inst_velocity_1:0,mmio_inst_velocity_2:0,mmio_inst_wallclock:0,modul:4,project:4,regist:[0,1,2,3,4],soc:4,tabl:4}})