// Individual bit access constants
const char B0 = 0;
const char B1 = 1;
const char B2 = 2;
const char B3 = 3;
const char B4 = 4;
const char B5 = 5;
const char B6 = 6;
const char B7 = 7;
const char B8 = 8;
const char B9 = 9;
const char B10 = 10;
const char B11 = 11;
const char B12 = 12;
const char B13 = 13;
const char B14 = 14;
const char B15 = 15;
const char B16 = 16;
const char B17 = 17;
const char B18 = 18;
const char B19 = 19;
const char B20 = 20;
const char B21 = 21;
const char B22 = 22;
const char B23 = 23;
const char B24 = 24;
const char B25 = 25;
const char B26 = 26;
const char B27 = 27;
const char B28 = 28;
const char B29 = 29;
const char B30 = 30;
const char B31 = 31;

const unsigned long __BOOT_FLASH_SIZE = 0x00028000;

const unsigned long __FLASH_SIZE = 0x00080000;

// FLASH library legacy constants & requirements
const unsigned int _FLASH_ERASE = 0x1000;
const unsigned int _FLASH_WRITE_LATCH = 0x0200;
const unsigned int __FLASH_ERASE = _FLASH_ERASE;
const unsigned int __FLASH_WRITE_LATCH = _FLASH_WRITE_LATCH;
const unsigned int __FLASH_ERASE_BLOCK = __FLASH_ERASE;
const unsigned int __FLASH_WRITE_BLOCK = __FLASH_WRITE_LATCH;

// Working space registers
rx unsigned long R0  absolute 0x0000;
rx unsigned long R1  absolute 0x0004;
rx unsigned long R2  absolute 0x0008;
rx unsigned long R3  absolute 0x000C;
rx unsigned long R4  absolute 0x0010;
rx unsigned long R5  absolute 0x0014;
rx unsigned long R6  absolute 0x0018;
rx unsigned long R7  absolute 0x001C;
rx unsigned long R8  absolute 0x0020;
rx unsigned long R9  absolute 0x0024;
rx unsigned long R10 absolute 0x0028;
rx unsigned long R11 absolute 0x002C;
rx unsigned long R12 absolute 0x0030;
rx unsigned long R13 absolute 0x0034;
rx unsigned long R14 absolute 0x0038;
rx unsigned long R15 absolute 0x003C;
rx unsigned long R16 absolute 0x0040;
rx unsigned long R17 absolute 0x0044;
rx unsigned long R18 absolute 0x0048;
rx unsigned long R19 absolute 0x004C;
rx unsigned long R20 absolute 0x0050;
rx unsigned long R21 absolute 0x0054;
rx unsigned long R22 absolute 0x0058;
rx unsigned long R23 absolute 0x005C;
rx unsigned long R24 absolute 0x0060;
rx unsigned long R25 absolute 0x0064;
rx unsigned long R26 absolute 0x0068;
rx unsigned long R27 absolute 0x006C;
rx unsigned long R28 absolute 0x0070;
rx unsigned long R29 absolute 0x0074;
rx unsigned long R30 absolute 0x0078;
rx unsigned long R31 absolute 0x007C;

rx unsigned long GP  absolute 0x0004;
rx unsigned long SP  absolute 0x0074;
rx unsigned long RA  absolute 0x007C;

const unsigned short ICS_AUTO                  =     0;
const unsigned short ICS_SOFT                  =     1;
const unsigned short ICS_SRS                   =     2;
const unsigned short ICS_OFF                   =     3;

const unsigned int IVT_CORE_TIMER            = 0x0000;
const unsigned int IVT_CORE_SOFTWARE_0       = 0x0001;
const unsigned int IVT_CORE_SOFTWARE_1       = 0x0002;
const unsigned int IVT_EXTERNAL_0            = 0x0003;
const unsigned int IVT_TIMER_1               = 0x0004;
const unsigned int IVT_INPUT_CAPTURE_1       = 0x0005;
const unsigned int IVT_OUTPUT_COMPARE_1      = 0x0006;
const unsigned int IVT_EXTERNAL_1            = 0x0007;
const unsigned int IVT_TIMER_2               = 0x0008;
const unsigned int IVT_INPUT_CAPTURE_2       = 0x0009;
const unsigned int IVT_OUTPUT_COMPARE_2      = 0x000A;
const unsigned int IVT_EXTERNAL_2            = 0x000B;
const unsigned int IVT_TIMER_3               = 0x000C;
const unsigned int IVT_INPUT_CAPTURE_3       = 0x000D;
const unsigned int IVT_OUTPUT_COMPARE_3      = 0x000E;
const unsigned int IVT_EXTERNAL_3            = 0x000F;
const unsigned int IVT_TIMER_4               = 0x0010;
const unsigned int IVT_INPUT_CAPTURE_4       = 0x0011;
const unsigned int IVT_OUTPUT_COMPARE_4      = 0x0012;
const unsigned int IVT_EXTERNAL_4            = 0x0013;
const unsigned int IVT_TIMER_5               = 0x0014;
const unsigned int IVT_INPUT_CAPTURE_5       = 0x0015;
const unsigned int IVT_OUTPUT_COMPARE_5      = 0x0016;
const unsigned int IVT_ADC                   = 0x0017;
const unsigned int IVT_FAIL_SAFE_MONITOR     = 0x0018;
const unsigned int IVT_RTCC                  = 0x0019;
const unsigned int IVT_FCE                   = 0x001A;
const unsigned int IVT_COMPARATOR_1          = 0x001B;
const unsigned int IVT_COMPARATOR_2          = 0x001C;
const unsigned int IVT_RESERVED29            = 0x001D;
const unsigned int IVT_SPI_1                 = 0x001E;
const unsigned int IVT_UART_1                = 0x001F;
const unsigned int IVT_I2C_1                 = 0x0020;
const unsigned int IVT_CHANGE_NOTICE         = 0x0021;
const unsigned int IVT_PMP                   = 0x0022;
const unsigned int IVT_SPI_2                 = 0x0023;
const unsigned int IVT_UART_2                = 0x0024;
const unsigned int IVT_I2C_2                 = 0x0025;
const unsigned int IVT_UART_3                = 0x0026;
const unsigned int IVT_UART_4                = 0x0027;
const unsigned int IVT_RESERVED40            = 0x0028;
const unsigned int IVT_CTMU                  = 0x0029;
const unsigned int IVT_DMA_0                 = 0x002A;
const unsigned int IVT_DMA_1                 = 0x002B;
const unsigned int IVT_DMA_2                 = 0x002C;
const unsigned int IVT_DMA_3                 = 0x002D;


// Special function registers (SFRs)
sfr atomic unsigned long   volatile WDTCON           absolute 0xBF800000;
    const register unsigned short int WDTCLR = 0;
    sbit  WDTCLR_bit at WDTCON.B0;
    const register unsigned short int WDTWINEN = 1;
    sbit  WDTWINEN_bit at WDTCON.B1;
    const register unsigned short int SWDTPS0 = 2;
    sbit  SWDTPS0_bit at WDTCON.B2;
    const register unsigned short int SWDTPS1 = 3;
    sbit  SWDTPS1_bit at WDTCON.B3;
    const register unsigned short int SWDTPS2 = 4;
    sbit  SWDTPS2_bit at WDTCON.B4;
    const register unsigned short int SWDTPS3 = 5;
    sbit  SWDTPS3_bit at WDTCON.B5;
    const register unsigned short int SWDTPS4 = 6;
    sbit  SWDTPS4_bit at WDTCON.B6;
    const register unsigned short int ON_ = 15;
    sbit  ON_bit at WDTCON.B15;
    sbit  SWDTPS0_WDTCON_bit at WDTCON.B2;
    sbit  SWDTPS1_WDTCON_bit at WDTCON.B3;
    sbit  SWDTPS2_WDTCON_bit at WDTCON.B4;
    sbit  SWDTPS3_WDTCON_bit at WDTCON.B5;
    sbit  SWDTPS4_WDTCON_bit at WDTCON.B6;
    const register unsigned short int WDTPSTA0 = 2;
    sbit  WDTPSTA0_bit at WDTCON.B2;
    const register unsigned short int WDTPSTA1 = 3;
    sbit  WDTPSTA1_bit at WDTCON.B3;
    const register unsigned short int WDTPSTA2 = 4;
    sbit  WDTPSTA2_bit at WDTCON.B4;
    const register unsigned short int WDTPSTA3 = 5;
    sbit  WDTPSTA3_bit at WDTCON.B5;
    const register unsigned short int WDTPSTA4 = 6;
    sbit  WDTPSTA4_bit at WDTCON.B6;
    const register unsigned short int WDTPS0 = 2;
    sbit  WDTPS0_bit at WDTCON.B2;
    const register unsigned short int WDTPS1 = 3;
    sbit  WDTPS1_bit at WDTCON.B3;
    const register unsigned short int WDTPS2 = 4;
    sbit  WDTPS2_bit at WDTCON.B4;
    const register unsigned short int WDTPS3 = 5;
    sbit  WDTPS3_bit at WDTCON.B5;
    const register unsigned short int WDTPS4 = 6;
    sbit  WDTPS4_bit at WDTCON.B6;
sfr unsigned long   volatile WDTCONCLR        absolute 0xBF800004;
sfr unsigned long   volatile WDTCONSET        absolute 0xBF800008;
sfr unsigned long   volatile WDTCONINV        absolute 0xBF80000C;
sfr atomic unsigned long   volatile RTCCON           absolute 0xBF800200;
    const register unsigned short int RTCOE = 0;
    sbit  RTCOE_bit at RTCCON.B0;
    const register unsigned short int HALFSEC = 1;
    sbit  HALFSEC_bit at RTCCON.B1;
    const register unsigned short int RTCSYNC = 2;
    sbit  RTCSYNC_bit at RTCCON.B2;
    const register unsigned short int RTCWREN = 3;
    sbit  RTCWREN_bit at RTCCON.B3;
    const register unsigned short int RTCCLKON = 6;
    sbit  RTCCLKON_bit at RTCCON.B6;
    const register unsigned short int RTSECSEL = 7;
    sbit  RTSECSEL_bit at RTCCON.B7;
    const register unsigned short int SIDL = 13;
    sbit  SIDL_bit at RTCCON.B13;
    sbit  ON_RTCCON_bit at RTCCON.B15;
    const register unsigned short int CAL0 = 16;
    sbit  CAL0_bit at RTCCON.B16;
    const register unsigned short int CAL1 = 17;
    sbit  CAL1_bit at RTCCON.B17;
    const register unsigned short int CAL2 = 18;
    sbit  CAL2_bit at RTCCON.B18;
    const register unsigned short int CAL3 = 19;
    sbit  CAL3_bit at RTCCON.B19;
    const register unsigned short int CAL4 = 20;
    sbit  CAL4_bit at RTCCON.B20;
    const register unsigned short int CAL5 = 21;
    sbit  CAL5_bit at RTCCON.B21;
    const register unsigned short int CAL6 = 22;
    sbit  CAL6_bit at RTCCON.B22;
    const register unsigned short int CAL7 = 23;
    sbit  CAL7_bit at RTCCON.B23;
    const register unsigned short int CAL8 = 24;
    sbit  CAL8_bit at RTCCON.B24;
    const register unsigned short int CAL9 = 25;
    sbit  CAL9_bit at RTCCON.B25;
sfr unsigned long   volatile RTCCONCLR        absolute 0xBF800204;
sfr unsigned long   volatile RTCCONSET        absolute 0xBF800208;
sfr unsigned long   volatile RTCCONINV        absolute 0xBF80020C;
sfr atomic unsigned long   volatile RTCALRM          absolute 0xBF800210;
    const register unsigned short int ARPT0 = 0;
    sbit  ARPT0_bit at RTCALRM.B0;
    const register unsigned short int ARPT1 = 1;
    sbit  ARPT1_bit at RTCALRM.B1;
    const register unsigned short int ARPT2 = 2;
    sbit  ARPT2_bit at RTCALRM.B2;
    const register unsigned short int ARPT3 = 3;
    sbit  ARPT3_bit at RTCALRM.B3;
    const register unsigned short int ARPT4 = 4;
    sbit  ARPT4_bit at RTCALRM.B4;
    const register unsigned short int ARPT5 = 5;
    sbit  ARPT5_bit at RTCALRM.B5;
    const register unsigned short int ARPT6 = 6;
    sbit  ARPT6_bit at RTCALRM.B6;
    const register unsigned short int ARPT7 = 7;
    sbit  ARPT7_bit at RTCALRM.B7;
    const register unsigned short int AMASK0 = 8;
    sbit  AMASK0_bit at RTCALRM.B8;
    const register unsigned short int AMASK1 = 9;
    sbit  AMASK1_bit at RTCALRM.B9;
    const register unsigned short int AMASK2 = 10;
    sbit  AMASK2_bit at RTCALRM.B10;
    const register unsigned short int AMASK3 = 11;
    sbit  AMASK3_bit at RTCALRM.B11;
    const register unsigned short int ALRMSYNC = 12;
    sbit  ALRMSYNC_bit at RTCALRM.B12;
    const register unsigned short int PIV = 13;
    sbit  PIV_bit at RTCALRM.B13;
    const register unsigned short int CHIME = 14;
    sbit  CHIME_bit at RTCALRM.B14;
    const register unsigned short int ALRMEN = 15;
    sbit  ALRMEN_bit at RTCALRM.B15;
sfr unsigned long   volatile RTCALRMCLR       absolute 0xBF800214;
sfr unsigned long   volatile RTCALRMSET       absolute 0xBF800218;
sfr unsigned long   volatile RTCALRMINV       absolute 0xBF80021C;
sfr atomic unsigned long   volatile RTCTIME          absolute 0xBF800220;
    const register unsigned short int SEC010 = 8;
    sbit  SEC010_bit at RTCTIME.B8;
    const register unsigned short int SEC011 = 9;
    sbit  SEC011_bit at RTCTIME.B9;
    const register unsigned short int SEC012 = 10;
    sbit  SEC012_bit at RTCTIME.B10;
    const register unsigned short int SEC013 = 11;
    sbit  SEC013_bit at RTCTIME.B11;
    const register unsigned short int SEC100 = 12;
    sbit  SEC100_bit at RTCTIME.B12;
    const register unsigned short int SEC101 = 13;
    sbit  SEC101_bit at RTCTIME.B13;
    const register unsigned short int SEC102 = 14;
    sbit  SEC102_bit at RTCTIME.B14;
    const register unsigned short int SEC103 = 15;
    sbit  SEC103_bit at RTCTIME.B15;
    const register unsigned short int MIN010 = 16;
    sbit  MIN010_bit at RTCTIME.B16;
    const register unsigned short int MIN011 = 17;
    sbit  MIN011_bit at RTCTIME.B17;
    const register unsigned short int MIN012 = 18;
    sbit  MIN012_bit at RTCTIME.B18;
    const register unsigned short int MIN013 = 19;
    sbit  MIN013_bit at RTCTIME.B19;
    const register unsigned short int MIN100 = 20;
    sbit  MIN100_bit at RTCTIME.B20;
    const register unsigned short int MIN101 = 21;
    sbit  MIN101_bit at RTCTIME.B21;
    const register unsigned short int MIN102 = 22;
    sbit  MIN102_bit at RTCTIME.B22;
    const register unsigned short int MIN103 = 23;
    sbit  MIN103_bit at RTCTIME.B23;
    const register unsigned short int HR010 = 24;
    sbit  HR010_bit at RTCTIME.B24;
    const register unsigned short int HR011 = 25;
    sbit  HR011_bit at RTCTIME.B25;
    const register unsigned short int HR012 = 26;
    sbit  HR012_bit at RTCTIME.B26;
    const register unsigned short int HR013 = 27;
    sbit  HR013_bit at RTCTIME.B27;
    const register unsigned short int HR100 = 28;
    sbit  HR100_bit at RTCTIME.B28;
    const register unsigned short int HR101 = 29;
    sbit  HR101_bit at RTCTIME.B29;
    const register unsigned short int HR102 = 30;
    sbit  HR102_bit at RTCTIME.B30;
    const register unsigned short int HR103 = 31;
    sbit  HR103_bit at RTCTIME.B31;
sfr unsigned long   volatile RTCTIMECLR       absolute 0xBF800224;
sfr unsigned long   volatile RTCTIMESET       absolute 0xBF800228;
sfr unsigned long   volatile RTCTIMEINV       absolute 0xBF80022C;
sfr atomic unsigned long   volatile RTCDATE          absolute 0xBF800230;
    const register unsigned short int WDAY010 = 0;
    sbit  WDAY010_bit at RTCDATE.B0;
    const register unsigned short int WDAY011 = 1;
    sbit  WDAY011_bit at RTCDATE.B1;
    const register unsigned short int WDAY012 = 2;
    sbit  WDAY012_bit at RTCDATE.B2;
    const register unsigned short int WDAY013 = 3;
    sbit  WDAY013_bit at RTCDATE.B3;
    const register unsigned short int DAY010 = 8;
    sbit  DAY010_bit at RTCDATE.B8;
    const register unsigned short int DAY011 = 9;
    sbit  DAY011_bit at RTCDATE.B9;
    const register unsigned short int DAY012 = 10;
    sbit  DAY012_bit at RTCDATE.B10;
    const register unsigned short int DAY013 = 11;
    sbit  DAY013_bit at RTCDATE.B11;
    const register unsigned short int DAY100 = 12;
    sbit  DAY100_bit at RTCDATE.B12;
    const register unsigned short int DAY101 = 13;
    sbit  DAY101_bit at RTCDATE.B13;
    const register unsigned short int DAY102 = 14;
    sbit  DAY102_bit at RTCDATE.B14;
    const register unsigned short int DAY103 = 15;
    sbit  DAY103_bit at RTCDATE.B15;
    const register unsigned short int MONTH010 = 16;
    sbit  MONTH010_bit at RTCDATE.B16;
    const register unsigned short int MONTH011 = 17;
    sbit  MONTH011_bit at RTCDATE.B17;
    const register unsigned short int MONTH012 = 18;
    sbit  MONTH012_bit at RTCDATE.B18;
    const register unsigned short int MONTH013 = 19;
    sbit  MONTH013_bit at RTCDATE.B19;
    const register unsigned short int MONTH100 = 20;
    sbit  MONTH100_bit at RTCDATE.B20;
    const register unsigned short int MONTH101 = 21;
    sbit  MONTH101_bit at RTCDATE.B21;
    const register unsigned short int MONTH102 = 22;
    sbit  MONTH102_bit at RTCDATE.B22;
    const register unsigned short int MONTH103 = 23;
    sbit  MONTH103_bit at RTCDATE.B23;
    const register unsigned short int YEAR010 = 24;
    sbit  YEAR010_bit at RTCDATE.B24;
    const register unsigned short int YEAR011 = 25;
    sbit  YEAR011_bit at RTCDATE.B25;
    const register unsigned short int YEAR012 = 26;
    sbit  YEAR012_bit at RTCDATE.B26;
    const register unsigned short int YEAR013 = 27;
    sbit  YEAR013_bit at RTCDATE.B27;
    const register unsigned short int YEAR100 = 28;
    sbit  YEAR100_bit at RTCDATE.B28;
    const register unsigned short int YEAR101 = 29;
    sbit  YEAR101_bit at RTCDATE.B29;
    const register unsigned short int YEAR102 = 30;
    sbit  YEAR102_bit at RTCDATE.B30;
    const register unsigned short int YEAR103 = 31;
    sbit  YEAR103_bit at RTCDATE.B31;
sfr unsigned long   volatile RTCDATECLR       absolute 0xBF800234;
sfr unsigned long   volatile RTCDATESET       absolute 0xBF800238;
sfr unsigned long   volatile RTCDATEINV       absolute 0xBF80023C;
sfr atomic unsigned long   volatile ALRMTIME         absolute 0xBF800240;
    sbit  SEC010_ALRMTIME_bit at ALRMTIME.B8;
    sbit  SEC011_ALRMTIME_bit at ALRMTIME.B9;
    sbit  SEC012_ALRMTIME_bit at ALRMTIME.B10;
    sbit  SEC013_ALRMTIME_bit at ALRMTIME.B11;
    sbit  SEC100_ALRMTIME_bit at ALRMTIME.B12;
    sbit  SEC101_ALRMTIME_bit at ALRMTIME.B13;
    sbit  SEC102_ALRMTIME_bit at ALRMTIME.B14;
    sbit  SEC103_ALRMTIME_bit at ALRMTIME.B15;
    sbit  MIN010_ALRMTIME_bit at ALRMTIME.B16;
    sbit  MIN011_ALRMTIME_bit at ALRMTIME.B17;
    sbit  MIN012_ALRMTIME_bit at ALRMTIME.B18;
    sbit  MIN013_ALRMTIME_bit at ALRMTIME.B19;
    sbit  MIN100_ALRMTIME_bit at ALRMTIME.B20;
    sbit  MIN101_ALRMTIME_bit at ALRMTIME.B21;
    sbit  MIN102_ALRMTIME_bit at ALRMTIME.B22;
    sbit  MIN103_ALRMTIME_bit at ALRMTIME.B23;
    sbit  HR010_ALRMTIME_bit at ALRMTIME.B24;
    sbit  HR011_ALRMTIME_bit at ALRMTIME.B25;
    sbit  HR012_ALRMTIME_bit at ALRMTIME.B26;
    sbit  HR013_ALRMTIME_bit at ALRMTIME.B27;
    sbit  HR100_ALRMTIME_bit at ALRMTIME.B28;
    sbit  HR101_ALRMTIME_bit at ALRMTIME.B29;
    sbit  HR102_ALRMTIME_bit at ALRMTIME.B30;
    sbit  HR103_ALRMTIME_bit at ALRMTIME.B31;
sfr unsigned long   volatile ALRMTIMECLR      absolute 0xBF800244;
sfr unsigned long   volatile ALRMTIMESET      absolute 0xBF800248;
sfr unsigned long   volatile ALRMTIMEINV      absolute 0xBF80024C;
sfr atomic unsigned long   volatile ALRMDATE         absolute 0xBF800250;
    sbit  WDAY010_ALRMDATE_bit at ALRMDATE.B0;
    sbit  WDAY011_ALRMDATE_bit at ALRMDATE.B1;
    sbit  WDAY012_ALRMDATE_bit at ALRMDATE.B2;
    sbit  WDAY013_ALRMDATE_bit at ALRMDATE.B3;
    sbit  DAY010_ALRMDATE_bit at ALRMDATE.B8;
    sbit  DAY011_ALRMDATE_bit at ALRMDATE.B9;
    sbit  DAY012_ALRMDATE_bit at ALRMDATE.B10;
    sbit  DAY013_ALRMDATE_bit at ALRMDATE.B11;
    sbit  DAY100_ALRMDATE_bit at ALRMDATE.B12;
    sbit  DAY101_ALRMDATE_bit at ALRMDATE.B13;
    sbit  DAY102_ALRMDATE_bit at ALRMDATE.B14;
    sbit  DAY103_ALRMDATE_bit at ALRMDATE.B15;
    sbit  MONTH010_ALRMDATE_bit at ALRMDATE.B16;
    sbit  MONTH011_ALRMDATE_bit at ALRMDATE.B17;
    sbit  MONTH012_ALRMDATE_bit at ALRMDATE.B18;
    sbit  MONTH013_ALRMDATE_bit at ALRMDATE.B19;
    sbit  MONTH100_ALRMDATE_bit at ALRMDATE.B20;
    sbit  MONTH101_ALRMDATE_bit at ALRMDATE.B21;
    sbit  MONTH102_ALRMDATE_bit at ALRMDATE.B22;
    sbit  MONTH103_ALRMDATE_bit at ALRMDATE.B23;
sfr unsigned long   volatile ALRMDATECLR      absolute 0xBF800254;
sfr unsigned long   volatile ALRMDATESET      absolute 0xBF800258;
sfr unsigned long   volatile ALRMDATEINV      absolute 0xBF80025C;
sfr atomic unsigned long   volatile T1CON            absolute 0xBF800600;
    const register unsigned short int TCS = 1;
    sbit  TCS_bit at T1CON.B1;
    const register unsigned short int TSYNC = 2;
    sbit  TSYNC_bit at T1CON.B2;
    const register unsigned short int TCKPS0 = 4;
    sbit  TCKPS0_bit at T1CON.B4;
    const register unsigned short int TCKPS1 = 5;
    sbit  TCKPS1_bit at T1CON.B5;
    const register unsigned short int TGATE = 7;
    sbit  TGATE_bit at T1CON.B7;
    const register unsigned short int TWIP = 11;
    sbit  TWIP_bit at T1CON.B11;
    const register unsigned short int TWDIS = 12;
    sbit  TWDIS_bit at T1CON.B12;
    sbit  SIDL_T1CON_bit at T1CON.B13;
    sbit  ON_T1CON_bit at T1CON.B15;
    sbit  TCKPS0_T1CON_bit at T1CON.B4;
    sbit  TCKPS1_T1CON_bit at T1CON.B5;
    const register unsigned short int TSIDL = 13;
    sbit  TSIDL_bit at T1CON.B13;
    const register unsigned short int TON = 15;
    sbit  TON_bit at T1CON.B15;
sfr unsigned long   volatile T1CONCLR         absolute 0xBF800604;
sfr unsigned long   volatile T1CONSET         absolute 0xBF800608;
sfr unsigned long   volatile T1CONINV         absolute 0xBF80060C;
sfr atomic unsigned long   volatile TMR1             absolute 0xBF800610;
sfr unsigned long   volatile TMR1CLR          absolute 0xBF800614;
sfr unsigned long   volatile TMR1SET          absolute 0xBF800618;
sfr unsigned long   volatile TMR1INV          absolute 0xBF80061C;
sfr atomic unsigned long   volatile PR1              absolute 0xBF800620;
sfr unsigned long   volatile PR1CLR           absolute 0xBF800624;
sfr unsigned long   volatile PR1SET           absolute 0xBF800628;
sfr unsigned long   volatile PR1INV           absolute 0xBF80062C;
sfr atomic unsigned long   volatile T2CON            absolute 0xBF800800;
    sbit  TCS_T2CON_bit at T2CON.B1;
    const register unsigned short int T32 = 3;
    sbit  T32_bit at T2CON.B3;
    sbit  TCKPS0_T2CON_bit at T2CON.B4;
    sbit  TCKPS1_T2CON_bit at T2CON.B5;
    const register unsigned short int TCKPS2 = 6;
    sbit  TCKPS2_bit at T2CON.B6;
    sbit  TGATE_T2CON_bit at T2CON.B7;
    sbit  SIDL_T2CON_bit at T2CON.B13;
    sbit  ON_T2CON_bit at T2CON.B15;
    sbit  TCKPS2_T2CON_bit at T2CON.B6;
    sbit  TSIDL_T2CON_bit at T2CON.B13;
    sbit  TON_T2CON_bit at T2CON.B15;
sfr unsigned long   volatile T2CONCLR         absolute 0xBF800804;
sfr unsigned long   volatile T2CONSET         absolute 0xBF800808;
sfr unsigned long   volatile T2CONINV         absolute 0xBF80080C;
sfr atomic unsigned long   volatile TMR2             absolute 0xBF800810;
sfr unsigned long   volatile TMR2CLR          absolute 0xBF800814;
sfr unsigned long   volatile TMR2SET          absolute 0xBF800818;
sfr unsigned long   volatile TMR2INV          absolute 0xBF80081C;
sfr atomic unsigned long   volatile PR2              absolute 0xBF800820;
sfr unsigned long   volatile PR2CLR           absolute 0xBF800824;
sfr unsigned long   volatile PR2SET           absolute 0xBF800828;
sfr unsigned long   volatile PR2INV           absolute 0xBF80082C;
sfr atomic unsigned long   volatile T3CON            absolute 0xBF800A00;
    sbit  TCS_T3CON_bit at T3CON.B1;
    sbit  TCKPS0_T3CON_bit at T3CON.B4;
    sbit  TCKPS1_T3CON_bit at T3CON.B5;
    sbit  TCKPS2_T3CON_bit at T3CON.B6;
    sbit  TGATE_T3CON_bit at T3CON.B7;
    sbit  SIDL_T3CON_bit at T3CON.B13;
    sbit  ON_T3CON_bit at T3CON.B15;
    sbit  TSIDL_T3CON_bit at T3CON.B13;
    sbit  TON_T3CON_bit at T3CON.B15;
sfr unsigned long   volatile T3CONCLR         absolute 0xBF800A04;
sfr unsigned long   volatile T3CONSET         absolute 0xBF800A08;
sfr unsigned long   volatile T3CONINV         absolute 0xBF800A0C;
sfr atomic unsigned long   volatile TMR3             absolute 0xBF800A10;
sfr unsigned long   volatile TMR3CLR          absolute 0xBF800A14;
sfr unsigned long   volatile TMR3SET          absolute 0xBF800A18;
sfr unsigned long   volatile TMR3INV          absolute 0xBF800A1C;
sfr atomic unsigned long   volatile PR3              absolute 0xBF800A20;
sfr unsigned long   volatile PR3CLR           absolute 0xBF800A24;
sfr unsigned long   volatile PR3SET           absolute 0xBF800A28;
sfr unsigned long   volatile PR3INV           absolute 0xBF800A2C;
sfr atomic unsigned long   volatile T4CON            absolute 0xBF800C00;
    sbit  TCS_T4CON_bit at T4CON.B1;
    sbit  T32_T4CON_bit at T4CON.B3;
    sbit  TCKPS0_T4CON_bit at T4CON.B4;
    sbit  TCKPS1_T4CON_bit at T4CON.B5;
    sbit  TCKPS2_T4CON_bit at T4CON.B6;
    sbit  TGATE_T4CON_bit at T4CON.B7;
    sbit  SIDL_T4CON_bit at T4CON.B13;
    sbit  ON_T4CON_bit at T4CON.B15;
    sbit  TSIDL_T4CON_bit at T4CON.B13;
    sbit  TON_T4CON_bit at T4CON.B15;
sfr unsigned long   volatile T4CONCLR         absolute 0xBF800C04;
sfr unsigned long   volatile T4CONSET         absolute 0xBF800C08;
sfr unsigned long   volatile T4CONINV         absolute 0xBF800C0C;
sfr atomic unsigned long   volatile TMR4             absolute 0xBF800C10;
sfr unsigned long   volatile TMR4CLR          absolute 0xBF800C14;
sfr unsigned long   volatile TMR4SET          absolute 0xBF800C18;
sfr unsigned long   volatile TMR4INV          absolute 0xBF800C1C;
sfr atomic unsigned long   volatile PR4              absolute 0xBF800C20;
sfr unsigned long   volatile PR4CLR           absolute 0xBF800C24;
sfr unsigned long   volatile PR4SET           absolute 0xBF800C28;
sfr unsigned long   volatile PR4INV           absolute 0xBF800C2C;
sfr atomic unsigned long   volatile T5CON            absolute 0xBF800E00;
    sbit  TCS_T5CON_bit at T5CON.B1;
    sbit  TCKPS0_T5CON_bit at T5CON.B4;
    sbit  TCKPS1_T5CON_bit at T5CON.B5;
    sbit  TCKPS2_T5CON_bit at T5CON.B6;
    sbit  TGATE_T5CON_bit at T5CON.B7;
    sbit  SIDL_T5CON_bit at T5CON.B13;
    sbit  ON_T5CON_bit at T5CON.B15;
    sbit  TSIDL_T5CON_bit at T5CON.B13;
    sbit  TON_T5CON_bit at T5CON.B15;
sfr unsigned long   volatile T5CONCLR         absolute 0xBF800E04;
sfr unsigned long   volatile T5CONSET         absolute 0xBF800E08;
sfr unsigned long   volatile T5CONINV         absolute 0xBF800E0C;
sfr atomic unsigned long   volatile TMR5             absolute 0xBF800E10;
sfr unsigned long   volatile TMR5CLR          absolute 0xBF800E14;
sfr unsigned long   volatile TMR5SET          absolute 0xBF800E18;
sfr unsigned long   volatile TMR5INV          absolute 0xBF800E1C;
sfr atomic unsigned long   volatile PR5              absolute 0xBF800E20;
sfr unsigned long   volatile PR5CLR           absolute 0xBF800E24;
sfr unsigned long   volatile PR5SET           absolute 0xBF800E28;
sfr unsigned long   volatile PR5INV           absolute 0xBF800E2C;
sfr atomic unsigned long   volatile IC1CON           absolute 0xBF802000;
    const register unsigned short int ICM0 = 0;
    sbit  ICM0_bit at IC1CON.B0;
    const register unsigned short int ICM1 = 1;
    sbit  ICM1_bit at IC1CON.B1;
    const register unsigned short int ICM2 = 2;
    sbit  ICM2_bit at IC1CON.B2;
    const register unsigned short int ICBNE = 3;
    sbit  ICBNE_bit at IC1CON.B3;
    const register unsigned short int ICOV = 4;
    sbit  ICOV_bit at IC1CON.B4;
    const register unsigned short int ICI0 = 5;
    sbit  ICI0_bit at IC1CON.B5;
    const register unsigned short int ICI1 = 6;
    sbit  ICI1_bit at IC1CON.B6;
    const register unsigned short int ICTMR = 7;
    sbit  ICTMR_bit at IC1CON.B7;
    const register unsigned short int C32 = 8;
    sbit  C32_bit at IC1CON.B8;
    const register unsigned short int FEDGE = 9;
    sbit  FEDGE_bit at IC1CON.B9;
    sbit  SIDL_IC1CON_bit at IC1CON.B13;
    sbit  ON_IC1CON_bit at IC1CON.B15;
    sbit  ICM0_IC1CON_bit at IC1CON.B0;
    sbit  ICM1_IC1CON_bit at IC1CON.B1;
    sbit  ICM2_IC1CON_bit at IC1CON.B2;
    sbit  ICI0_IC1CON_bit at IC1CON.B5;
    sbit  ICI1_IC1CON_bit at IC1CON.B6;
    const register unsigned short int ICSIDL = 13;
    sbit  ICSIDL_bit at IC1CON.B13;
sfr unsigned long   volatile IC1CONCLR        absolute 0xBF802004;
sfr unsigned long   volatile IC1CONSET        absolute 0xBF802008;
sfr unsigned long   volatile IC1CONINV        absolute 0xBF80200C;
sfr unsigned long   volatile IC1BUF           absolute 0xBF802010;
sfr atomic unsigned long   volatile IC2CON           absolute 0xBF802200;
    sbit  ICM0_IC2CON_bit at IC2CON.B0;
    sbit  ICM1_IC2CON_bit at IC2CON.B1;
    sbit  ICM2_IC2CON_bit at IC2CON.B2;
    sbit  ICBNE_IC2CON_bit at IC2CON.B3;
    sbit  ICOV_IC2CON_bit at IC2CON.B4;
    sbit  ICI0_IC2CON_bit at IC2CON.B5;
    sbit  ICI1_IC2CON_bit at IC2CON.B6;
    sbit  ICTMR_IC2CON_bit at IC2CON.B7;
    sbit  C32_IC2CON_bit at IC2CON.B8;
    sbit  FEDGE_IC2CON_bit at IC2CON.B9;
    sbit  SIDL_IC2CON_bit at IC2CON.B13;
    sbit  ON_IC2CON_bit at IC2CON.B15;
    sbit  ICSIDL_IC2CON_bit at IC2CON.B13;
sfr unsigned long   volatile IC2CONCLR        absolute 0xBF802204;
sfr unsigned long   volatile IC2CONSET        absolute 0xBF802208;
sfr unsigned long   volatile IC2CONINV        absolute 0xBF80220C;
sfr unsigned long   volatile IC2BUF           absolute 0xBF802210;
sfr atomic unsigned long   volatile IC3CON           absolute 0xBF802400;
    sbit  ICM0_IC3CON_bit at IC3CON.B0;
    sbit  ICM1_IC3CON_bit at IC3CON.B1;
    sbit  ICM2_IC3CON_bit at IC3CON.B2;
    sbit  ICBNE_IC3CON_bit at IC3CON.B3;
    sbit  ICOV_IC3CON_bit at IC3CON.B4;
    sbit  ICI0_IC3CON_bit at IC3CON.B5;
    sbit  ICI1_IC3CON_bit at IC3CON.B6;
    sbit  ICTMR_IC3CON_bit at IC3CON.B7;
    sbit  C32_IC3CON_bit at IC3CON.B8;
    sbit  FEDGE_IC3CON_bit at IC3CON.B9;
    sbit  SIDL_IC3CON_bit at IC3CON.B13;
    sbit  ON_IC3CON_bit at IC3CON.B15;
    sbit  ICSIDL_IC3CON_bit at IC3CON.B13;
sfr unsigned long   volatile IC3CONCLR        absolute 0xBF802404;
sfr unsigned long   volatile IC3CONSET        absolute 0xBF802408;
sfr unsigned long   volatile IC3CONINV        absolute 0xBF80240C;
sfr unsigned long   volatile IC3BUF           absolute 0xBF802410;
sfr atomic unsigned long   volatile IC4CON           absolute 0xBF802600;
    sbit  ICM0_IC4CON_bit at IC4CON.B0;
    sbit  ICM1_IC4CON_bit at IC4CON.B1;
    sbit  ICM2_IC4CON_bit at IC4CON.B2;
    sbit  ICBNE_IC4CON_bit at IC4CON.B3;
    sbit  ICOV_IC4CON_bit at IC4CON.B4;
    sbit  ICI0_IC4CON_bit at IC4CON.B5;
    sbit  ICI1_IC4CON_bit at IC4CON.B6;
    sbit  ICTMR_IC4CON_bit at IC4CON.B7;
    sbit  C32_IC4CON_bit at IC4CON.B8;
    sbit  FEDGE_IC4CON_bit at IC4CON.B9;
    sbit  SIDL_IC4CON_bit at IC4CON.B13;
    sbit  ON_IC4CON_bit at IC4CON.B15;
    sbit  ICSIDL_IC4CON_bit at IC4CON.B13;
sfr unsigned long   volatile IC4CONCLR        absolute 0xBF802604;
sfr unsigned long   volatile IC4CONSET        absolute 0xBF802608;
sfr unsigned long   volatile IC4CONINV        absolute 0xBF80260C;
sfr unsigned long   volatile IC4BUF           absolute 0xBF802610;
sfr atomic unsigned long   volatile IC5CON           absolute 0xBF802800;
    sbit  ICM0_IC5CON_bit at IC5CON.B0;
    sbit  ICM1_IC5CON_bit at IC5CON.B1;
    sbit  ICM2_IC5CON_bit at IC5CON.B2;
    sbit  ICBNE_IC5CON_bit at IC5CON.B3;
    sbit  ICOV_IC5CON_bit at IC5CON.B4;
    sbit  ICI0_IC5CON_bit at IC5CON.B5;
    sbit  ICI1_IC5CON_bit at IC5CON.B6;
    sbit  ICTMR_IC5CON_bit at IC5CON.B7;
    sbit  C32_IC5CON_bit at IC5CON.B8;
    sbit  FEDGE_IC5CON_bit at IC5CON.B9;
    sbit  SIDL_IC5CON_bit at IC5CON.B13;
    sbit  ON_IC5CON_bit at IC5CON.B15;
    sbit  ICSIDL_IC5CON_bit at IC5CON.B13;
sfr unsigned long   volatile IC5CONCLR        absolute 0xBF802804;
sfr unsigned long   volatile IC5CONSET        absolute 0xBF802808;
sfr unsigned long   volatile IC5CONINV        absolute 0xBF80280C;
sfr unsigned long   volatile IC5BUF           absolute 0xBF802810;
sfr atomic unsigned long   volatile OC1CON           absolute 0xBF803000;
    const register unsigned short int OCM0 = 0;
    sbit  OCM0_bit at OC1CON.B0;
    const register unsigned short int OCM1 = 1;
    sbit  OCM1_bit at OC1CON.B1;
    const register unsigned short int OCM2 = 2;
    sbit  OCM2_bit at OC1CON.B2;
    const register unsigned short int OCTSEL = 3;
    sbit  OCTSEL_bit at OC1CON.B3;
    const register unsigned short int OCFLT = 4;
    sbit  OCFLT_bit at OC1CON.B4;
    const register unsigned short int OC32 = 5;
    sbit  OC32_bit at OC1CON.B5;
    sbit  SIDL_OC1CON_bit at OC1CON.B13;
    sbit  ON_OC1CON_bit at OC1CON.B15;
    sbit  OCM0_OC1CON_bit at OC1CON.B0;
    sbit  OCM1_OC1CON_bit at OC1CON.B1;
    sbit  OCM2_OC1CON_bit at OC1CON.B2;
    const register unsigned short int OCSIDL = 13;
    sbit  OCSIDL_bit at OC1CON.B13;
sfr unsigned long   volatile OC1CONCLR        absolute 0xBF803004;
sfr unsigned long   volatile OC1CONSET        absolute 0xBF803008;
sfr unsigned long   volatile OC1CONINV        absolute 0xBF80300C;
sfr atomic unsigned long   volatile OC1R             absolute 0xBF803010;
sfr unsigned long   volatile OC1RCLR          absolute 0xBF803014;
sfr unsigned long   volatile OC1RSET          absolute 0xBF803018;
sfr unsigned long   volatile OC1RINV          absolute 0xBF80301C;
sfr atomic unsigned long            OC1RS            absolute 0xBF803020;
sfr unsigned long   volatile OC1RSCLR         absolute 0xBF803024;
sfr unsigned long   volatile OC1RSSET         absolute 0xBF803028;
sfr unsigned long   volatile OC1RSINV         absolute 0xBF80302C;
sfr atomic unsigned long   volatile OC2CON           absolute 0xBF803200;
    sbit  OCM0_OC2CON_bit at OC2CON.B0;
    sbit  OCM1_OC2CON_bit at OC2CON.B1;
    sbit  OCM2_OC2CON_bit at OC2CON.B2;
    sbit  OCTSEL_OC2CON_bit at OC2CON.B3;
    sbit  OCFLT_OC2CON_bit at OC2CON.B4;
    sbit  OC32_OC2CON_bit at OC2CON.B5;
    sbit  SIDL_OC2CON_bit at OC2CON.B13;
    sbit  ON_OC2CON_bit at OC2CON.B15;
    sbit  OCSIDL_OC2CON_bit at OC2CON.B13;
sfr unsigned long   volatile OC2CONCLR        absolute 0xBF803204;
sfr unsigned long   volatile OC2CONSET        absolute 0xBF803208;
sfr unsigned long   volatile OC2CONINV        absolute 0xBF80320C;
sfr atomic unsigned long   volatile OC2R             absolute 0xBF803210;
sfr unsigned long   volatile OC2RCLR          absolute 0xBF803214;
sfr unsigned long   volatile OC2RSET          absolute 0xBF803218;
sfr unsigned long   volatile OC2RINV          absolute 0xBF80321C;
sfr atomic unsigned long            OC2RS            absolute 0xBF803220;
sfr unsigned long   volatile OC2RSCLR         absolute 0xBF803224;
sfr unsigned long   volatile OC2RSSET         absolute 0xBF803228;
sfr unsigned long   volatile OC2RSINV         absolute 0xBF80322C;
sfr atomic unsigned long   volatile OC3CON           absolute 0xBF803400;
    sbit  OCM0_OC3CON_bit at OC3CON.B0;
    sbit  OCM1_OC3CON_bit at OC3CON.B1;
    sbit  OCM2_OC3CON_bit at OC3CON.B2;
    sbit  OCTSEL_OC3CON_bit at OC3CON.B3;
    sbit  OCFLT_OC3CON_bit at OC3CON.B4;
    sbit  OC32_OC3CON_bit at OC3CON.B5;
    sbit  SIDL_OC3CON_bit at OC3CON.B13;
    sbit  ON_OC3CON_bit at OC3CON.B15;
    sbit  OCSIDL_OC3CON_bit at OC3CON.B13;
sfr unsigned long   volatile OC3CONCLR        absolute 0xBF803404;
sfr unsigned long   volatile OC3CONSET        absolute 0xBF803408;
sfr unsigned long   volatile OC3CONINV        absolute 0xBF80340C;
sfr atomic unsigned long   volatile OC3R             absolute 0xBF803410;
sfr unsigned long   volatile OC3RCLR          absolute 0xBF803414;
sfr unsigned long   volatile OC3RSET          absolute 0xBF803418;
sfr unsigned long   volatile OC3RINV          absolute 0xBF80341C;
sfr atomic unsigned long            OC3RS            absolute 0xBF803420;
sfr unsigned long   volatile OC3RSCLR         absolute 0xBF803424;
sfr unsigned long   volatile OC3RSSET         absolute 0xBF803428;
sfr unsigned long   volatile OC3RSINV         absolute 0xBF80342C;
sfr atomic unsigned long   volatile OC4CON           absolute 0xBF803600;
    sbit  OCM0_OC4CON_bit at OC4CON.B0;
    sbit  OCM1_OC4CON_bit at OC4CON.B1;
    sbit  OCM2_OC4CON_bit at OC4CON.B2;
    sbit  OCTSEL_OC4CON_bit at OC4CON.B3;
    sbit  OCFLT_OC4CON_bit at OC4CON.B4;
    sbit  OC32_OC4CON_bit at OC4CON.B5;
    sbit  SIDL_OC4CON_bit at OC4CON.B13;
    sbit  ON_OC4CON_bit at OC4CON.B15;
    sbit  OCSIDL_OC4CON_bit at OC4CON.B13;
sfr unsigned long   volatile OC4CONCLR        absolute 0xBF803604;
sfr unsigned long   volatile OC4CONSET        absolute 0xBF803608;
sfr unsigned long   volatile OC4CONINV        absolute 0xBF80360C;
sfr atomic unsigned long   volatile OC4R             absolute 0xBF803610;
sfr unsigned long   volatile OC4RCLR          absolute 0xBF803614;
sfr unsigned long   volatile OC4RSET          absolute 0xBF803618;
sfr unsigned long   volatile OC4RINV          absolute 0xBF80361C;
sfr atomic unsigned long            OC4RS            absolute 0xBF803620;
sfr unsigned long   volatile OC4RSCLR         absolute 0xBF803624;
sfr unsigned long   volatile OC4RSSET         absolute 0xBF803628;
sfr unsigned long   volatile OC4RSINV         absolute 0xBF80362C;
sfr atomic unsigned long   volatile OC5CON           absolute 0xBF803800;
    sbit  OCM0_OC5CON_bit at OC5CON.B0;
    sbit  OCM1_OC5CON_bit at OC5CON.B1;
    sbit  OCM2_OC5CON_bit at OC5CON.B2;
    sbit  OCTSEL_OC5CON_bit at OC5CON.B3;
    sbit  OCFLT_OC5CON_bit at OC5CON.B4;
    sbit  OC32_OC5CON_bit at OC5CON.B5;
    sbit  SIDL_OC5CON_bit at OC5CON.B13;
    sbit  ON_OC5CON_bit at OC5CON.B15;
    sbit  OCSIDL_OC5CON_bit at OC5CON.B13;
sfr unsigned long   volatile OC5CONCLR        absolute 0xBF803804;
sfr unsigned long   volatile OC5CONSET        absolute 0xBF803808;
sfr unsigned long   volatile OC5CONINV        absolute 0xBF80380C;
sfr atomic unsigned long   volatile OC5R             absolute 0xBF803810;
sfr unsigned long   volatile OC5RCLR          absolute 0xBF803814;
sfr unsigned long   volatile OC5RSET          absolute 0xBF803818;
sfr unsigned long   volatile OC5RINV          absolute 0xBF80381C;
sfr atomic unsigned long            OC5RS            absolute 0xBF803820;
sfr unsigned long   volatile OC5RSCLR         absolute 0xBF803824;
sfr unsigned long   volatile OC5RSSET         absolute 0xBF803828;
sfr unsigned long   volatile OC5RSINV         absolute 0xBF80382C;
sfr atomic unsigned long   volatile I2C1CON          absolute 0xBF805000;
    const register unsigned short int SEN = 0;
    sbit  SEN_bit at I2C1CON.B0;
    const register unsigned short int RSEN = 1;
    sbit  RSEN_bit at I2C1CON.B1;
    const register unsigned short int PEN = 2;
    sbit  PEN_bit at I2C1CON.B2;
    const register unsigned short int RCEN = 3;
    sbit  RCEN_bit at I2C1CON.B3;
    const register unsigned short int ACKEN = 4;
    sbit  ACKEN_bit at I2C1CON.B4;
    const register unsigned short int ACKDT = 5;
    sbit  ACKDT_bit at I2C1CON.B5;
    const register unsigned short int STREN = 6;
    sbit  STREN_bit at I2C1CON.B6;
    const register unsigned short int GCEN = 7;
    sbit  GCEN_bit at I2C1CON.B7;
    const register unsigned short int SMEN = 8;
    sbit  SMEN_bit at I2C1CON.B8;
    const register unsigned short int DISSLW = 9;
    sbit  DISSLW_bit at I2C1CON.B9;
    const register unsigned short int A10M = 10;
    sbit  A10M_bit at I2C1CON.B10;
    const register unsigned short int STRICT = 11;
    sbit  STRICT_bit at I2C1CON.B11;
    const register unsigned short int SCLREL = 12;
    sbit  SCLREL_bit at I2C1CON.B12;
    sbit  SIDL_I2C1CON_bit at I2C1CON.B13;
    sbit  ON_I2C1CON_bit at I2C1CON.B15;
    const register unsigned short int IPMIEN = 11;
    sbit  IPMIEN_bit at I2C1CON.B11;
    const register unsigned short int I2CSIDL = 13;
    sbit  I2CSIDL_bit at I2C1CON.B13;
    const register unsigned short int I2CEN = 15;
    sbit  I2CEN_bit at I2C1CON.B15;
sfr unsigned long   volatile I2C1CONCLR       absolute 0xBF805004;
sfr unsigned long   volatile I2C1CONSET       absolute 0xBF805008;
sfr unsigned long   volatile I2C1CONINV       absolute 0xBF80500C;
sfr atomic unsigned long   volatile I2C1STAT         absolute 0xBF805010;
    const register unsigned short int TBF = 0;
    sbit  TBF_bit at I2C1STAT.B0;
    const register unsigned short int RBF = 1;
    sbit  RBF_bit at I2C1STAT.B1;
    const register unsigned short int R_W = 2;
    sbit  R_W_bit at I2C1STAT.B2;
    const register unsigned short int S = 3;
    sbit  S_bit at I2C1STAT.B3;
    const register unsigned short int P = 4;
    sbit  P_bit at I2C1STAT.B4;
    const register unsigned short int D_A = 5;
    sbit  D_A_bit at I2C1STAT.B5;
    const register unsigned short int I2COV = 6;
    sbit  I2COV_bit at I2C1STAT.B6;
    const register unsigned short int IWCOL = 7;
    sbit  IWCOL_bit at I2C1STAT.B7;
    const register unsigned short int ADD10 = 8;
    sbit  ADD10_bit at I2C1STAT.B8;
    const register unsigned short int GCSTAT = 9;
    sbit  GCSTAT_bit at I2C1STAT.B9;
    const register unsigned short int BCL = 10;
    sbit  BCL_bit at I2C1STAT.B10;
    const register unsigned short int TRSTAT = 14;
    sbit  TRSTAT_bit at I2C1STAT.B14;
    const register unsigned short int ACKSTAT = 15;
    sbit  ACKSTAT_bit at I2C1STAT.B15;
    const register unsigned short int I2CPOV = 6;
    sbit  I2CPOV_bit at I2C1STAT.B6;
sfr unsigned long   volatile I2C1STATCLR      absolute 0xBF805014;
sfr unsigned long   volatile I2C1STATSET      absolute 0xBF805018;
sfr unsigned long   volatile I2C1STATINV      absolute 0xBF80501C;
sfr atomic unsigned long   volatile I2C1ADD          absolute 0xBF805020;
sfr unsigned long   volatile I2C1ADDCLR       absolute 0xBF805024;
sfr unsigned long   volatile I2C1ADDSET       absolute 0xBF805028;
sfr unsigned long   volatile I2C1ADDINV       absolute 0xBF80502C;
sfr atomic unsigned long   volatile I2C1MSK          absolute 0xBF805030;
sfr unsigned long   volatile I2C1MSKCLR       absolute 0xBF805034;
sfr unsigned long   volatile I2C1MSKSET       absolute 0xBF805038;
sfr unsigned long   volatile I2C1MSKINV       absolute 0xBF80503C;
sfr atomic unsigned long            I2C1BRG          absolute 0xBF805040;
sfr unsigned long   volatile I2C1BRGCLR       absolute 0xBF805044;
sfr unsigned long   volatile I2C1BRGSET       absolute 0xBF805048;
sfr unsigned long   volatile I2C1BRGINV       absolute 0xBF80504C;
sfr atomic unsigned long   volatile I2C1TRN          absolute 0xBF805050;
sfr unsigned long   volatile I2C1TRNCLR       absolute 0xBF805054;
sfr unsigned long   volatile I2C1TRNSET       absolute 0xBF805058;
sfr unsigned long   volatile I2C1TRNINV       absolute 0xBF80505C;
sfr unsigned long   volatile I2C1RCV          absolute 0xBF805060;
sfr atomic unsigned long   volatile I2C2CON          absolute 0xBF805100;
    sbit  SEN_I2C2CON_bit at I2C2CON.B0;
    sbit  RSEN_I2C2CON_bit at I2C2CON.B1;
    sbit  PEN_I2C2CON_bit at I2C2CON.B2;
    sbit  RCEN_I2C2CON_bit at I2C2CON.B3;
    sbit  ACKEN_I2C2CON_bit at I2C2CON.B4;
    sbit  ACKDT_I2C2CON_bit at I2C2CON.B5;
    sbit  STREN_I2C2CON_bit at I2C2CON.B6;
    sbit  GCEN_I2C2CON_bit at I2C2CON.B7;
    sbit  SMEN_I2C2CON_bit at I2C2CON.B8;
    sbit  DISSLW_I2C2CON_bit at I2C2CON.B9;
    sbit  A10M_I2C2CON_bit at I2C2CON.B10;
    sbit  STRICT_I2C2CON_bit at I2C2CON.B11;
    sbit  SCLREL_I2C2CON_bit at I2C2CON.B12;
    sbit  SIDL_I2C2CON_bit at I2C2CON.B13;
    sbit  ON_I2C2CON_bit at I2C2CON.B15;
    sbit  IPMIEN_I2C2CON_bit at I2C2CON.B11;
    sbit  I2CSIDL_I2C2CON_bit at I2C2CON.B13;
    sbit  I2CEN_I2C2CON_bit at I2C2CON.B15;
sfr atomic unsigned long   volatile I2CABCON         absolute 0xBF805100;
    sbit  SEN_I2CABCON_bit at I2CABCON.B0;
    sbit  RSEN_I2CABCON_bit at I2CABCON.B1;
    sbit  PEN_I2CABCON_bit at I2CABCON.B2;
    sbit  RCEN_I2CABCON_bit at I2CABCON.B3;
    sbit  ACKEN_I2CABCON_bit at I2CABCON.B4;
    sbit  ACKDT_I2CABCON_bit at I2CABCON.B5;
    sbit  STREN_I2CABCON_bit at I2CABCON.B6;
    sbit  GCEN_I2CABCON_bit at I2CABCON.B7;
    sbit  SMEN_I2CABCON_bit at I2CABCON.B8;
    sbit  DISSLW_I2CABCON_bit at I2CABCON.B9;
    sbit  A10M_I2CABCON_bit at I2CABCON.B10;
    sbit  STRICT_I2CABCON_bit at I2CABCON.B11;
    sbit  SCLREL_I2CABCON_bit at I2CABCON.B12;
    sbit  SIDL_I2CABCON_bit at I2CABCON.B13;
    sbit  ON_I2CABCON_bit at I2CABCON.B15;
    sbit  IPMIEN_I2CABCON_bit at I2CABCON.B11;
    sbit  I2CSIDL_I2CABCON_bit at I2CABCON.B13;
    sbit  I2CEN_I2CABCON_bit at I2CABCON.B15;
sfr unsigned long   volatile I2C2CONCLR       absolute 0xBF805104;
sfr unsigned long   volatile I2CABCONCLR      absolute 0xBF805104;
sfr unsigned long   volatile I2C2CONSET       absolute 0xBF805108;
sfr unsigned long   volatile I2CABCONSET      absolute 0xBF805108;
sfr unsigned long   volatile I2C2CONINV       absolute 0xBF80510C;
sfr unsigned long   volatile I2CABCONINV      absolute 0xBF80510C;
sfr atomic unsigned long   volatile I2C2STAT         absolute 0xBF805110;
    sbit  TBF_I2C2STAT_bit at I2C2STAT.B0;
    sbit  RBF_I2C2STAT_bit at I2C2STAT.B1;
    sbit  R_W_I2C2STAT_bit at I2C2STAT.B2;
    sbit  S_I2C2STAT_bit at I2C2STAT.B3;
    sbit  P_I2C2STAT_bit at I2C2STAT.B4;
    sbit  D_A_I2C2STAT_bit at I2C2STAT.B5;
    sbit  I2COV_I2C2STAT_bit at I2C2STAT.B6;
    sbit  IWCOL_I2C2STAT_bit at I2C2STAT.B7;
    sbit  ADD10_I2C2STAT_bit at I2C2STAT.B8;
    sbit  GCSTAT_I2C2STAT_bit at I2C2STAT.B9;
    sbit  BCL_I2C2STAT_bit at I2C2STAT.B10;
    sbit  TRSTAT_I2C2STAT_bit at I2C2STAT.B14;
    sbit  ACKSTAT_I2C2STAT_bit at I2C2STAT.B15;
    sbit  I2CPOV_I2C2STAT_bit at I2C2STAT.B6;
sfr atomic unsigned long   volatile I2CABSTAT        absolute 0xBF805110;
    sbit  TBF_I2CABSTAT_bit at I2CABSTAT.B0;
    sbit  RBF_I2CABSTAT_bit at I2CABSTAT.B1;
    sbit  R_W_I2CABSTAT_bit at I2CABSTAT.B2;
    sbit  S_I2CABSTAT_bit at I2CABSTAT.B3;
    sbit  P_I2CABSTAT_bit at I2CABSTAT.B4;
    sbit  D_A_I2CABSTAT_bit at I2CABSTAT.B5;
    sbit  I2COV_I2CABSTAT_bit at I2CABSTAT.B6;
    sbit  IWCOL_I2CABSTAT_bit at I2CABSTAT.B7;
    sbit  ADD10_I2CABSTAT_bit at I2CABSTAT.B8;
    sbit  GCSTAT_I2CABSTAT_bit at I2CABSTAT.B9;
    sbit  BCL_I2CABSTAT_bit at I2CABSTAT.B10;
    sbit  TRSTAT_I2CABSTAT_bit at I2CABSTAT.B14;
    sbit  ACKSTAT_I2CABSTAT_bit at I2CABSTAT.B15;
    sbit  I2CPOV_I2CABSTAT_bit at I2CABSTAT.B6;
sfr unsigned long   volatile I2C2STATCLR      absolute 0xBF805114;
sfr unsigned long   volatile I2CABSTATCLR     absolute 0xBF805114;
sfr unsigned long   volatile I2C2STATSET      absolute 0xBF805118;
sfr unsigned long   volatile I2CABSTATSET     absolute 0xBF805118;
sfr unsigned long   volatile I2C2STATINV      absolute 0xBF80511C;
sfr unsigned long   volatile I2CABSTATINV     absolute 0xBF80511C;
sfr atomic unsigned long   volatile I2C2ADD          absolute 0xBF805120;
sfr atomic unsigned long   volatile I2CABADD         absolute 0xBF805120;
sfr unsigned long   volatile I2C2ADDCLR       absolute 0xBF805124;
sfr unsigned long   volatile I2CABADDCLR      absolute 0xBF805124;
sfr unsigned long   volatile I2C2ADDSET       absolute 0xBF805128;
sfr unsigned long   volatile I2CABADDSET      absolute 0xBF805128;
sfr unsigned long   volatile I2C2ADDINV       absolute 0xBF80512C;
sfr unsigned long   volatile I2CABADDINV      absolute 0xBF80512C;
sfr atomic unsigned long   volatile I2C2MSK          absolute 0xBF805130;
sfr atomic unsigned long   volatile I2CABMSK         absolute 0xBF805130;
sfr unsigned long   volatile I2C2MSKCLR       absolute 0xBF805134;
sfr unsigned long   volatile I2CABMSKCLR      absolute 0xBF805134;
sfr unsigned long   volatile I2C2MSKSET       absolute 0xBF805138;
sfr unsigned long   volatile I2CABMSKSET      absolute 0xBF805138;
sfr unsigned long   volatile I2C2MSKINV       absolute 0xBF80513C;
sfr unsigned long   volatile I2CABMSKINV      absolute 0xBF80513C;
sfr atomic unsigned long            I2C2BRG          absolute 0xBF805140;
sfr atomic unsigned long   volatile I2CABBRG         absolute 0xBF805140;
sfr unsigned long   volatile I2C2BRGCLR       absolute 0xBF805144;
sfr unsigned long   volatile I2CABBRGCLR      absolute 0xBF805144;
sfr unsigned long   volatile I2C2BRGSET       absolute 0xBF805148;
sfr unsigned long   volatile I2CABBRGSET      absolute 0xBF805148;
sfr unsigned long   volatile I2C2BRGINV       absolute 0xBF80514C;
sfr unsigned long   volatile I2CABBRGINV      absolute 0xBF80514C;
sfr atomic unsigned long   volatile I2C2TRN          absolute 0xBF805150;
sfr atomic unsigned long   volatile I2CABTRN         absolute 0xBF805150;
sfr unsigned long   volatile I2C2TRNCLR       absolute 0xBF805154;
sfr unsigned long   volatile I2CABTRNCLR      absolute 0xBF805154;
sfr unsigned long   volatile I2C2TRNSET       absolute 0xBF805158;
sfr unsigned long   volatile I2CABTRNSET      absolute 0xBF805158;
sfr unsigned long   volatile I2C2TRNINV       absolute 0xBF80515C;
sfr unsigned long   volatile I2CABTRNINV      absolute 0xBF80515C;
sfr unsigned long   volatile I2C2RCV          absolute 0xBF805160;
sfr unsigned long   volatile I2CABRCV         absolute 0xBF805160;
sfr atomic unsigned long   volatile SPI1CON          absolute 0xBF805800;
    const register unsigned short int SRXISEL0 = 0;
    sbit  SRXISEL0_bit at SPI1CON.B0;
    const register unsigned short int SRXISEL1 = 1;
    sbit  SRXISEL1_bit at SPI1CON.B1;
    const register unsigned short int STXISEL0 = 2;
    sbit  STXISEL0_bit at SPI1CON.B2;
    const register unsigned short int STXISEL1 = 3;
    sbit  STXISEL1_bit at SPI1CON.B3;
    const register unsigned short int DISSDI = 4;
    sbit  DISSDI_bit at SPI1CON.B4;
    const register unsigned short int MSTEN = 5;
    sbit  MSTEN_bit at SPI1CON.B5;
    const register unsigned short int CKP = 6;
    sbit  CKP_bit at SPI1CON.B6;
    const register unsigned short int SSEN = 7;
    sbit  SSEN_bit at SPI1CON.B7;
    const register unsigned short int CKE = 8;
    sbit  CKE_bit at SPI1CON.B8;
    const register unsigned short int SMP = 9;
    sbit  SMP_bit at SPI1CON.B9;
    const register unsigned short int MODE16 = 10;
    sbit  MODE16_bit at SPI1CON.B10;
    const register unsigned short int MODE32 = 11;
    sbit  MODE32_bit at SPI1CON.B11;
    const register unsigned short int DISSDO = 12;
    sbit  DISSDO_bit at SPI1CON.B12;
    sbit  SIDL_SPI1CON_bit at SPI1CON.B13;
    sbit  ON_SPI1CON_bit at SPI1CON.B15;
    const register unsigned short int ENHBUF = 16;
    sbit  ENHBUF_bit at SPI1CON.B16;
    const register unsigned short int SPIFE = 17;
    sbit  SPIFE_bit at SPI1CON.B17;
    const register unsigned short int MCLKSEL = 23;
    sbit  MCLKSEL_bit at SPI1CON.B23;
    const register unsigned short int FRMCNT0 = 24;
    sbit  FRMCNT0_bit at SPI1CON.B24;
    const register unsigned short int FRMCNT1 = 25;
    sbit  FRMCNT1_bit at SPI1CON.B25;
    const register unsigned short int FRMCNT2 = 26;
    sbit  FRMCNT2_bit at SPI1CON.B26;
    const register unsigned short int FRMSYPW = 27;
    sbit  FRMSYPW_bit at SPI1CON.B27;
    const register unsigned short int MSSEN = 28;
    sbit  MSSEN_bit at SPI1CON.B28;
    const register unsigned short int FRMPOL = 29;
    sbit  FRMPOL_bit at SPI1CON.B29;
    const register unsigned short int FRMSYNC = 30;
    sbit  FRMSYNC_bit at SPI1CON.B30;
    const register unsigned short int FRMEN = 31;
    sbit  FRMEN_bit at SPI1CON.B31;
sfr unsigned long   volatile SPI1CONCLR       absolute 0xBF805804;
sfr unsigned long   volatile SPI1CONSET       absolute 0xBF805808;
sfr unsigned long   volatile SPI1CONINV       absolute 0xBF80580C;
sfr atomic unsigned long   volatile SPI1STAT         absolute 0xBF805810;
    const register unsigned short int SPIRBF = 0;
    sbit  SPIRBF_bit at SPI1STAT.B0;
    const register unsigned short int SPITBF = 1;
    sbit  SPITBF_bit at SPI1STAT.B1;
    const register unsigned short int SPITBE = 3;
    sbit  SPITBE_bit at SPI1STAT.B3;
    const register unsigned short int SPIRBE = 5;
    sbit  SPIRBE_bit at SPI1STAT.B5;
    const register unsigned short int SPIROV = 6;
    sbit  SPIROV_bit at SPI1STAT.B6;
    const register unsigned short int SRMT = 7;
    sbit  SRMT_bit at SPI1STAT.B7;
    const register unsigned short int SPITUR = 8;
    sbit  SPITUR_bit at SPI1STAT.B8;
    const register unsigned short int SPIBUSY = 11;
    sbit  SPIBUSY_bit at SPI1STAT.B11;
    const register unsigned short int FRMERR = 12;
    sbit  FRMERR_bit at SPI1STAT.B12;
    const register unsigned short int TXBUFELM0 = 16;
    sbit  TXBUFELM0_bit at SPI1STAT.B16;
    const register unsigned short int TXBUFELM1 = 17;
    sbit  TXBUFELM1_bit at SPI1STAT.B17;
    const register unsigned short int TXBUFELM2 = 18;
    sbit  TXBUFELM2_bit at SPI1STAT.B18;
    const register unsigned short int TXBUFELM3 = 19;
    sbit  TXBUFELM3_bit at SPI1STAT.B19;
    const register unsigned short int TXBUFELM4 = 20;
    sbit  TXBUFELM4_bit at SPI1STAT.B20;
    const register unsigned short int RXBUFELM0 = 24;
    sbit  RXBUFELM0_bit at SPI1STAT.B24;
    const register unsigned short int RXBUFELM1 = 25;
    sbit  RXBUFELM1_bit at SPI1STAT.B25;
    const register unsigned short int RXBUFELM2 = 26;
    sbit  RXBUFELM2_bit at SPI1STAT.B26;
    const register unsigned short int RXBUFELM3 = 27;
    sbit  RXBUFELM3_bit at SPI1STAT.B27;
    const register unsigned short int RXBUFELM4 = 28;
    sbit  RXBUFELM4_bit at SPI1STAT.B28;
sfr unsigned long   volatile SPI1STATCLR      absolute 0xBF805814;
sfr unsigned long   volatile SPI1STATSET      absolute 0xBF805818;
sfr unsigned long   volatile SPI1STATINV      absolute 0xBF80581C;
sfr unsigned long   volatile SPI1BUF          absolute 0xBF805820;
sfr atomic unsigned long   volatile SPI1BRG          absolute 0xBF805830;
sfr unsigned long   volatile SPI1BRGCLR       absolute 0xBF805834;
sfr unsigned long   volatile SPI1BRGSET       absolute 0xBF805838;
sfr unsigned long   volatile SPI1BRGINV       absolute 0xBF80583C;
sfr atomic unsigned long   volatile SPI1CON2         absolute 0xBF805840;
    const register unsigned short int AUDMOD0 = 0;
    sbit  AUDMOD0_bit at SPI1CON2.B0;
    const register unsigned short int AUDMOD1 = 1;
    sbit  AUDMOD1_bit at SPI1CON2.B1;
    const register unsigned short int AUDMONO = 3;
    sbit  AUDMONO_bit at SPI1CON2.B3;
    const register unsigned short int AUDEN = 7;
    sbit  AUDEN_bit at SPI1CON2.B7;
    const register unsigned short int IGNTUR = 8;
    sbit  IGNTUR_bit at SPI1CON2.B8;
    const register unsigned short int IGNROV = 9;
    sbit  IGNROV_bit at SPI1CON2.B9;
    const register unsigned short int SPITUREN = 10;
    sbit  SPITUREN_bit at SPI1CON2.B10;
    const register unsigned short int SPIROVEN = 11;
    sbit  SPIROVEN_bit at SPI1CON2.B11;
    const register unsigned short int FRMERREN = 12;
    sbit  FRMERREN_bit at SPI1CON2.B12;
    const register unsigned short int SPISGNEXT = 15;
    sbit  SPISGNEXT_bit at SPI1CON2.B15;
    sbit  AUDMOD0_SPI1CON2_bit at SPI1CON2.B0;
    sbit  AUDMOD1_SPI1CON2_bit at SPI1CON2.B1;
sfr unsigned long   volatile SPI1CON2CLR      absolute 0xBF805844;
sfr unsigned long   volatile SPI1CON2SET      absolute 0xBF805848;
sfr unsigned long   volatile SPI1CON2INV      absolute 0xBF80584C;
sfr atomic unsigned long   volatile SPI2CON          absolute 0xBF805A00;
    sbit  SRXISEL0_SPI2CON_bit at SPI2CON.B0;
    sbit  SRXISEL1_SPI2CON_bit at SPI2CON.B1;
    sbit  STXISEL0_SPI2CON_bit at SPI2CON.B2;
    sbit  STXISEL1_SPI2CON_bit at SPI2CON.B3;
    sbit  DISSDI_SPI2CON_bit at SPI2CON.B4;
    sbit  MSTEN_SPI2CON_bit at SPI2CON.B5;
    sbit  CKP_SPI2CON_bit at SPI2CON.B6;
    sbit  SSEN_SPI2CON_bit at SPI2CON.B7;
    sbit  CKE_SPI2CON_bit at SPI2CON.B8;
    sbit  SMP_SPI2CON_bit at SPI2CON.B9;
    sbit  MODE16_SPI2CON_bit at SPI2CON.B10;
    sbit  MODE32_SPI2CON_bit at SPI2CON.B11;
    sbit  DISSDO_SPI2CON_bit at SPI2CON.B12;
    sbit  SIDL_SPI2CON_bit at SPI2CON.B13;
    sbit  ON_SPI2CON_bit at SPI2CON.B15;
    sbit  ENHBUF_SPI2CON_bit at SPI2CON.B16;
    sbit  SPIFE_SPI2CON_bit at SPI2CON.B17;
    sbit  MCLKSEL_SPI2CON_bit at SPI2CON.B23;
    sbit  FRMCNT0_SPI2CON_bit at SPI2CON.B24;
    sbit  FRMCNT1_SPI2CON_bit at SPI2CON.B25;
    sbit  FRMCNT2_SPI2CON_bit at SPI2CON.B26;
    sbit  FRMSYPW_SPI2CON_bit at SPI2CON.B27;
    sbit  MSSEN_SPI2CON_bit at SPI2CON.B28;
    sbit  FRMPOL_SPI2CON_bit at SPI2CON.B29;
    sbit  FRMSYNC_SPI2CON_bit at SPI2CON.B30;
    sbit  FRMEN_SPI2CON_bit at SPI2CON.B31;
sfr unsigned long   volatile SPI2CONCLR       absolute 0xBF805A04;
sfr unsigned long   volatile SPI2CONSET       absolute 0xBF805A08;
sfr unsigned long   volatile SPI2CONINV       absolute 0xBF805A0C;
sfr atomic unsigned long   volatile SPI2STAT         absolute 0xBF805A10;
    sbit  SPIRBF_SPI2STAT_bit at SPI2STAT.B0;
    sbit  SPITBF_SPI2STAT_bit at SPI2STAT.B1;
    sbit  SPITBE_SPI2STAT_bit at SPI2STAT.B3;
    sbit  SPIRBE_SPI2STAT_bit at SPI2STAT.B5;
    sbit  SPIROV_SPI2STAT_bit at SPI2STAT.B6;
    sbit  SRMT_SPI2STAT_bit at SPI2STAT.B7;
    sbit  SPITUR_SPI2STAT_bit at SPI2STAT.B8;
    sbit  SPIBUSY_SPI2STAT_bit at SPI2STAT.B11;
    sbit  FRMERR_SPI2STAT_bit at SPI2STAT.B12;
    sbit  TXBUFELM0_SPI2STAT_bit at SPI2STAT.B16;
    sbit  TXBUFELM1_SPI2STAT_bit at SPI2STAT.B17;
    sbit  TXBUFELM2_SPI2STAT_bit at SPI2STAT.B18;
    sbit  TXBUFELM3_SPI2STAT_bit at SPI2STAT.B19;
    sbit  TXBUFELM4_SPI2STAT_bit at SPI2STAT.B20;
    sbit  RXBUFELM0_SPI2STAT_bit at SPI2STAT.B24;
    sbit  RXBUFELM1_SPI2STAT_bit at SPI2STAT.B25;
    sbit  RXBUFELM2_SPI2STAT_bit at SPI2STAT.B26;
    sbit  RXBUFELM3_SPI2STAT_bit at SPI2STAT.B27;
    sbit  RXBUFELM4_SPI2STAT_bit at SPI2STAT.B28;
sfr unsigned long   volatile SPI2STATCLR      absolute 0xBF805A14;
sfr unsigned long   volatile SPI2STATSET      absolute 0xBF805A18;
sfr unsigned long   volatile SPI2STATINV      absolute 0xBF805A1C;
sfr unsigned long   volatile SPI2BUF          absolute 0xBF805A20;
sfr atomic unsigned long   volatile SPI2BRG          absolute 0xBF805A30;
sfr unsigned long   volatile SPI2BRGCLR       absolute 0xBF805A34;
sfr unsigned long   volatile SPI2BRGSET       absolute 0xBF805A38;
sfr unsigned long   volatile SPI2BRGINV       absolute 0xBF805A3C;
sfr atomic unsigned long   volatile SPI2CON2         absolute 0xBF805A40;
    sbit  AUDMOD0_SPI2CON2_bit at SPI2CON2.B0;
    sbit  AUDMOD1_SPI2CON2_bit at SPI2CON2.B1;
    sbit  AUDMONO_SPI2CON2_bit at SPI2CON2.B3;
    sbit  AUDEN_SPI2CON2_bit at SPI2CON2.B7;
    sbit  IGNTUR_SPI2CON2_bit at SPI2CON2.B8;
    sbit  IGNROV_SPI2CON2_bit at SPI2CON2.B9;
    sbit  SPITUREN_SPI2CON2_bit at SPI2CON2.B10;
    sbit  SPIROVEN_SPI2CON2_bit at SPI2CON2.B11;
    sbit  FRMERREN_SPI2CON2_bit at SPI2CON2.B12;
    sbit  SPISGNEXT_SPI2CON2_bit at SPI2CON2.B15;
sfr unsigned long   volatile SPI2CON2CLR      absolute 0xBF805A44;
sfr unsigned long   volatile SPI2CON2SET      absolute 0xBF805A48;
sfr unsigned long   volatile SPI2CON2INV      absolute 0xBF805A4C;
sfr atomic unsigned long   volatile U1MODE           absolute 0xBF806000;
    const register unsigned short int STSEL = 0;
    sbit  STSEL_bit at U1MODE.B0;
    const register unsigned short int PDSEL0 = 1;
    sbit  PDSEL0_bit at U1MODE.B1;
    const register unsigned short int PDSEL1 = 2;
    sbit  PDSEL1_bit at U1MODE.B2;
    const register unsigned short int BRGH = 3;
    sbit  BRGH_bit at U1MODE.B3;
    const register unsigned short int RXINV = 4;
    sbit  RXINV_bit at U1MODE.B4;
    const register unsigned short int ABAUD = 5;
    sbit  ABAUD_bit at U1MODE.B5;
    const register unsigned short int LPBACK = 6;
    sbit  LPBACK_bit at U1MODE.B6;
    const register unsigned short int WAKE = 7;
    sbit  WAKE_bit at U1MODE.B7;
    const register unsigned short int UEN0 = 8;
    sbit  UEN0_bit at U1MODE.B8;
    const register unsigned short int UEN1 = 9;
    sbit  UEN1_bit at U1MODE.B9;
    const register unsigned short int RTSMD = 11;
    sbit  RTSMD_bit at U1MODE.B11;
    const register unsigned short int IREN = 12;
    sbit  IREN_bit at U1MODE.B12;
    sbit  SIDL_U1MODE_bit at U1MODE.B13;
    sbit  ON_U1MODE_bit at U1MODE.B15;
    sbit  PDSEL0_U1MODE_bit at U1MODE.B1;
    sbit  PDSEL1_U1MODE_bit at U1MODE.B2;
    sbit  UEN0_U1MODE_bit at U1MODE.B8;
    sbit  UEN1_U1MODE_bit at U1MODE.B9;
    const register unsigned short int USIDL = 13;
    sbit  USIDL_bit at U1MODE.B13;
    const register unsigned short int UARTEN = 15;
    sbit  UARTEN_bit at U1MODE.B15;
sfr atomic unsigned long   volatile UDCMODE          absolute 0xBF806000;
    sbit  STSEL_UDCMODE_bit at UDCMODE.B0;
    sbit  PDSEL0_UDCMODE_bit at UDCMODE.B1;
    sbit  PDSEL1_UDCMODE_bit at UDCMODE.B2;
    sbit  BRGH_UDCMODE_bit at UDCMODE.B3;
    sbit  RXINV_UDCMODE_bit at UDCMODE.B4;
    sbit  ABAUD_UDCMODE_bit at UDCMODE.B5;
    sbit  LPBACK_UDCMODE_bit at UDCMODE.B6;
    sbit  WAKE_UDCMODE_bit at UDCMODE.B7;
    sbit  UEN0_UDCMODE_bit at UDCMODE.B8;
    sbit  UEN1_UDCMODE_bit at UDCMODE.B9;
    sbit  RTSMD_UDCMODE_bit at UDCMODE.B11;
    sbit  IREN_UDCMODE_bit at UDCMODE.B12;
    sbit  SIDL_UDCMODE_bit at UDCMODE.B13;
    sbit  ON_UDCMODE_bit at UDCMODE.B15;
    sbit  USIDL_UDCMODE_bit at UDCMODE.B13;
    sbit  UARTEN_UDCMODE_bit at UDCMODE.B15;
sfr unsigned long   volatile U1MODECLR        absolute 0xBF806004;
sfr unsigned long   volatile UDCMODECLR       absolute 0xBF806004;
sfr unsigned long   volatile U1MODESET        absolute 0xBF806008;
sfr unsigned long   volatile UDCMODESET       absolute 0xBF806008;
sfr unsigned long   volatile U1MODEINV        absolute 0xBF80600C;
sfr unsigned long   volatile UDCMODEINV       absolute 0xBF80600C;
sfr atomic unsigned long   volatile U1STA            absolute 0xBF806010;
    const register unsigned short int URXDA = 0;
    sbit  URXDA_bit at U1STA.B0;
    const register unsigned short int OERR = 1;
    sbit  OERR_bit at U1STA.B1;
    const register unsigned short int FERR = 2;
    sbit  FERR_bit at U1STA.B2;
    const register unsigned short int PERR = 3;
    sbit  PERR_bit at U1STA.B3;
    const register unsigned short int RIDLE = 4;
    sbit  RIDLE_bit at U1STA.B4;
    const register unsigned short int ADDEN = 5;
    sbit  ADDEN_bit at U1STA.B5;
    const register unsigned short int URXISEL0 = 6;
    sbit  URXISEL0_bit at U1STA.B6;
    const register unsigned short int URXISEL1 = 7;
    sbit  URXISEL1_bit at U1STA.B7;
    const register unsigned short int TRMT = 8;
    sbit  TRMT_bit at U1STA.B8;
    const register unsigned short int UTXBF = 9;
    sbit  UTXBF_bit at U1STA.B9;
    const register unsigned short int UTXEN = 10;
    sbit  UTXEN_bit at U1STA.B10;
    const register unsigned short int UTXBRK = 11;
    sbit  UTXBRK_bit at U1STA.B11;
    const register unsigned short int URXEN = 12;
    sbit  URXEN_bit at U1STA.B12;
    const register unsigned short int UTXINV = 13;
    sbit  UTXINV_bit at U1STA.B13;
    const register unsigned short int UTXISEL0 = 14;
    sbit  UTXISEL0_bit at U1STA.B14;
    const register unsigned short int UTXISEL1 = 15;
    sbit  UTXISEL1_bit at U1STA.B15;
    const register unsigned short int ADDR0 = 16;
    sbit  ADDR0_bit at U1STA.B16;
    const register unsigned short int ADDR1 = 17;
    sbit  ADDR1_bit at U1STA.B17;
    const register unsigned short int ADDR2 = 18;
    sbit  ADDR2_bit at U1STA.B18;
    const register unsigned short int ADDR3 = 19;
    sbit  ADDR3_bit at U1STA.B19;
    const register unsigned short int ADDR4 = 20;
    sbit  ADDR4_bit at U1STA.B20;
    const register unsigned short int ADDR5 = 21;
    sbit  ADDR5_bit at U1STA.B21;
    const register unsigned short int ADDR6 = 22;
    sbit  ADDR6_bit at U1STA.B22;
    const register unsigned short int ADDR7 = 23;
    sbit  ADDR7_bit at U1STA.B23;
    const register unsigned short int ADM_EN = 24;
    sbit  ADM_EN_bit at U1STA.B24;
    sbit  URXISEL0_U1STA_bit at U1STA.B6;
    sbit  URXISEL1_U1STA_bit at U1STA.B7;
    sbit  UTXISEL0_U1STA_bit at U1STA.B14;
    sbit  UTXISEL1_U1STA_bit at U1STA.B15;
    const register unsigned short int UTXSEL0 = 14;
    sbit  UTXSEL0_bit at U1STA.B14;
    const register unsigned short int UTXSEL1 = 15;
    sbit  UTXSEL1_bit at U1STA.B15;
sfr atomic unsigned long   volatile UDCSTA           absolute 0xBF806010;
    sbit  URXDA_UDCSTA_bit at UDCSTA.B0;
    sbit  OERR_UDCSTA_bit at UDCSTA.B1;
    sbit  FERR_UDCSTA_bit at UDCSTA.B2;
    sbit  PERR_UDCSTA_bit at UDCSTA.B3;
    sbit  RIDLE_UDCSTA_bit at UDCSTA.B4;
    sbit  ADDEN_UDCSTA_bit at UDCSTA.B5;
    sbit  URXISEL0_UDCSTA_bit at UDCSTA.B6;
    sbit  URXISEL1_UDCSTA_bit at UDCSTA.B7;
    sbit  TRMT_UDCSTA_bit at UDCSTA.B8;
    sbit  UTXBF_UDCSTA_bit at UDCSTA.B9;
    sbit  UTXEN_UDCSTA_bit at UDCSTA.B10;
    sbit  UTXBRK_UDCSTA_bit at UDCSTA.B11;
    sbit  URXEN_UDCSTA_bit at UDCSTA.B12;
    sbit  UTXINV_UDCSTA_bit at UDCSTA.B13;
    sbit  UTXISEL0_UDCSTA_bit at UDCSTA.B14;
    sbit  UTXISEL1_UDCSTA_bit at UDCSTA.B15;
    sbit  ADDR0_UDCSTA_bit at UDCSTA.B16;
    sbit  ADDR1_UDCSTA_bit at UDCSTA.B17;
    sbit  ADDR2_UDCSTA_bit at UDCSTA.B18;
    sbit  ADDR3_UDCSTA_bit at UDCSTA.B19;
    sbit  ADDR4_UDCSTA_bit at UDCSTA.B20;
    sbit  ADDR5_UDCSTA_bit at UDCSTA.B21;
    sbit  ADDR6_UDCSTA_bit at UDCSTA.B22;
    sbit  ADDR7_UDCSTA_bit at UDCSTA.B23;
    sbit  ADM_EN_UDCSTA_bit at UDCSTA.B24;
    sbit  UTXSEL0_UDCSTA_bit at UDCSTA.B14;
    sbit  UTXSEL1_UDCSTA_bit at UDCSTA.B15;
sfr unsigned long   volatile U1STACLR         absolute 0xBF806014;
sfr unsigned long   volatile UDCSTACLR        absolute 0xBF806014;
sfr unsigned long   volatile U1STASET         absolute 0xBF806018;
sfr unsigned long   volatile UDCSTASET        absolute 0xBF806018;
sfr unsigned long   volatile U1STAINV         absolute 0xBF80601C;
sfr unsigned long   volatile UDCSTAINV        absolute 0xBF80601C;
sfr unsigned long            U1TXREG          absolute 0xBF806020;
sfr unsigned long   volatile UDCTXREG         absolute 0xBF806020;
sfr unsigned long   volatile U1RXREG          absolute 0xBF806030;
sfr unsigned long   volatile UDCRXREG         absolute 0xBF806030;
sfr atomic unsigned long            U1BRG            absolute 0xBF806040;
sfr atomic unsigned long   volatile UDCBRG           absolute 0xBF806040;
sfr unsigned long   volatile U1BRGCLR         absolute 0xBF806044;
sfr unsigned long   volatile UDCBRGCLR        absolute 0xBF806044;
sfr unsigned long   volatile U1BRGSET         absolute 0xBF806048;
sfr unsigned long   volatile UDCBRGSET        absolute 0xBF806048;
sfr unsigned long   volatile U1BRGINV         absolute 0xBF80604C;
sfr unsigned long   volatile UDCBRGINV        absolute 0xBF80604C;
sfr atomic unsigned long   volatile U2MODE           absolute 0xBF806200;
    sbit  STSEL_U2MODE_bit at U2MODE.B0;
    sbit  PDSEL0_U2MODE_bit at U2MODE.B1;
    sbit  PDSEL1_U2MODE_bit at U2MODE.B2;
    sbit  BRGH_U2MODE_bit at U2MODE.B3;
    sbit  RXINV_U2MODE_bit at U2MODE.B4;
    sbit  ABAUD_U2MODE_bit at U2MODE.B5;
    sbit  LPBACK_U2MODE_bit at U2MODE.B6;
    sbit  WAKE_U2MODE_bit at U2MODE.B7;
    sbit  UEN0_U2MODE_bit at U2MODE.B8;
    sbit  UEN1_U2MODE_bit at U2MODE.B9;
    sbit  RTSMD_U2MODE_bit at U2MODE.B11;
    sbit  IREN_U2MODE_bit at U2MODE.B12;
    sbit  SIDL_U2MODE_bit at U2MODE.B13;
    sbit  ON_U2MODE_bit at U2MODE.B15;
    sbit  USIDL_U2MODE_bit at U2MODE.B13;
    sbit  UARTEN_U2MODE_bit at U2MODE.B15;
sfr atomic unsigned long   volatile U8932MODE        absolute 0xBF806200;
    sbit  STSEL_U8932MODE_bit at U8932MODE.B0;
    sbit  PDSEL0_U8932MODE_bit at U8932MODE.B1;
    sbit  PDSEL1_U8932MODE_bit at U8932MODE.B2;
    sbit  BRGH_U8932MODE_bit at U8932MODE.B3;
    sbit  RXINV_U8932MODE_bit at U8932MODE.B4;
    sbit  ABAUD_U8932MODE_bit at U8932MODE.B5;
    sbit  LPBACK_U8932MODE_bit at U8932MODE.B6;
    sbit  WAKE_U8932MODE_bit at U8932MODE.B7;
    sbit  UEN0_U8932MODE_bit at U8932MODE.B8;
    sbit  UEN1_U8932MODE_bit at U8932MODE.B9;
    sbit  RTSMD_U8932MODE_bit at U8932MODE.B11;
    sbit  IREN_U8932MODE_bit at U8932MODE.B12;
    sbit  SIDL_U8932MODE_bit at U8932MODE.B13;
    sbit  ON_U8932MODE_bit at U8932MODE.B15;
    sbit  USIDL_U8932MODE_bit at U8932MODE.B13;
    sbit  UARTEN_U8932MODE_bit at U8932MODE.B15;
sfr unsigned long   volatile U2MODECLR        absolute 0xBF806204;
sfr unsigned long   volatile U8932MODECLR     absolute 0xBF806204;
sfr unsigned long   volatile U2MODESET        absolute 0xBF806208;
sfr unsigned long   volatile U8932MODESET     absolute 0xBF806208;
sfr unsigned long   volatile U2MODEINV        absolute 0xBF80620C;
sfr unsigned long   volatile U8932MODEINV     absolute 0xBF80620C;
sfr atomic unsigned long   volatile U2STA            absolute 0xBF806210;
    sbit  URXDA_U2STA_bit at U2STA.B0;
    sbit  OERR_U2STA_bit at U2STA.B1;
    sbit  FERR_U2STA_bit at U2STA.B2;
    sbit  PERR_U2STA_bit at U2STA.B3;
    sbit  RIDLE_U2STA_bit at U2STA.B4;
    sbit  ADDEN_U2STA_bit at U2STA.B5;
    sbit  URXISEL0_U2STA_bit at U2STA.B6;
    sbit  URXISEL1_U2STA_bit at U2STA.B7;
    sbit  TRMT_U2STA_bit at U2STA.B8;
    sbit  UTXBF_U2STA_bit at U2STA.B9;
    sbit  UTXEN_U2STA_bit at U2STA.B10;
    sbit  UTXBRK_U2STA_bit at U2STA.B11;
    sbit  URXEN_U2STA_bit at U2STA.B12;
    sbit  UTXINV_U2STA_bit at U2STA.B13;
    sbit  UTXISEL0_U2STA_bit at U2STA.B14;
    sbit  UTXISEL1_U2STA_bit at U2STA.B15;
    sbit  ADDR0_U2STA_bit at U2STA.B16;
    sbit  ADDR1_U2STA_bit at U2STA.B17;
    sbit  ADDR2_U2STA_bit at U2STA.B18;
    sbit  ADDR3_U2STA_bit at U2STA.B19;
    sbit  ADDR4_U2STA_bit at U2STA.B20;
    sbit  ADDR5_U2STA_bit at U2STA.B21;
    sbit  ADDR6_U2STA_bit at U2STA.B22;
    sbit  ADDR7_U2STA_bit at U2STA.B23;
    sbit  ADM_EN_U2STA_bit at U2STA.B24;
    sbit  UTXSEL0_U2STA_bit at U2STA.B14;
    sbit  UTXSEL1_U2STA_bit at U2STA.B15;
sfr atomic unsigned long   volatile U8932STA         absolute 0xBF806210;
    sbit  URXDA_U8932STA_bit at U8932STA.B0;
    sbit  OERR_U8932STA_bit at U8932STA.B1;
    sbit  FERR_U8932STA_bit at U8932STA.B2;
    sbit  PERR_U8932STA_bit at U8932STA.B3;
    sbit  RIDLE_U8932STA_bit at U8932STA.B4;
    sbit  ADDEN_U8932STA_bit at U8932STA.B5;
    sbit  URXISEL0_U8932STA_bit at U8932STA.B6;
    sbit  URXISEL1_U8932STA_bit at U8932STA.B7;
    sbit  TRMT_U8932STA_bit at U8932STA.B8;
    sbit  UTXBF_U8932STA_bit at U8932STA.B9;
    sbit  UTXEN_U8932STA_bit at U8932STA.B10;
    sbit  UTXBRK_U8932STA_bit at U8932STA.B11;
    sbit  URXEN_U8932STA_bit at U8932STA.B12;
    sbit  UTXINV_U8932STA_bit at U8932STA.B13;
    sbit  UTXISEL0_U8932STA_bit at U8932STA.B14;
    sbit  UTXISEL1_U8932STA_bit at U8932STA.B15;
    sbit  ADDR0_U8932STA_bit at U8932STA.B16;
    sbit  ADDR1_U8932STA_bit at U8932STA.B17;
    sbit  ADDR2_U8932STA_bit at U8932STA.B18;
    sbit  ADDR3_U8932STA_bit at U8932STA.B19;
    sbit  ADDR4_U8932STA_bit at U8932STA.B20;
    sbit  ADDR5_U8932STA_bit at U8932STA.B21;
    sbit  ADDR6_U8932STA_bit at U8932STA.B22;
    sbit  ADDR7_U8932STA_bit at U8932STA.B23;
    sbit  ADM_EN_U8932STA_bit at U8932STA.B24;
    sbit  UTXSEL0_U8932STA_bit at U8932STA.B14;
    sbit  UTXSEL1_U8932STA_bit at U8932STA.B15;
sfr unsigned long   volatile U2STACLR         absolute 0xBF806214;
sfr unsigned long   volatile U8932STACLR      absolute 0xBF806214;
sfr unsigned long   volatile U2STASET         absolute 0xBF806218;
sfr unsigned long   volatile U8932STASET      absolute 0xBF806218;
sfr unsigned long   volatile U2STAINV         absolute 0xBF80621C;
sfr unsigned long   volatile U8932STAINV      absolute 0xBF80621C;
sfr unsigned long            U2TXREG          absolute 0xBF806220;
sfr unsigned long   volatile U8932TXREG       absolute 0xBF806220;
sfr unsigned long   volatile U2RXREG          absolute 0xBF806230;
sfr unsigned long   volatile U8932RXREG       absolute 0xBF806230;
sfr atomic unsigned long            U2BRG            absolute 0xBF806240;
sfr atomic unsigned long   volatile U8932BRG         absolute 0xBF806240;
sfr unsigned long   volatile U2BRGCLR         absolute 0xBF806244;
sfr unsigned long   volatile U8932BRGCLR      absolute 0xBF806244;
sfr unsigned long   volatile U2BRGSET         absolute 0xBF806248;
sfr unsigned long   volatile U8932BRGSET      absolute 0xBF806248;
sfr unsigned long   volatile U2BRGINV         absolute 0xBF80624C;
sfr unsigned long   volatile U8932BRGINV      absolute 0xBF80624C;
sfr atomic unsigned long   volatile U3MODE           absolute 0xBF806400;
    sbit  STSEL_U3MODE_bit at U3MODE.B0;
    sbit  PDSEL0_U3MODE_bit at U3MODE.B1;
    sbit  PDSEL1_U3MODE_bit at U3MODE.B2;
    sbit  BRGH_U3MODE_bit at U3MODE.B3;
    sbit  RXINV_U3MODE_bit at U3MODE.B4;
    sbit  ABAUD_U3MODE_bit at U3MODE.B5;
    sbit  LPBACK_U3MODE_bit at U3MODE.B6;
    sbit  WAKE_U3MODE_bit at U3MODE.B7;
    sbit  UEN0_U3MODE_bit at U3MODE.B8;
    sbit  UEN1_U3MODE_bit at U3MODE.B9;
    sbit  RTSMD_U3MODE_bit at U3MODE.B11;
    sbit  IREN_U3MODE_bit at U3MODE.B12;
    sbit  SIDL_U3MODE_bit at U3MODE.B13;
    sbit  ON_U3MODE_bit at U3MODE.B15;
    sbit  USIDL_U3MODE_bit at U3MODE.B13;
    sbit  UARTEN_U3MODE_bit at U3MODE.B15;
sfr atomic unsigned long   volatile U39MODE          absolute 0xBF806400;
    sbit  STSEL_U39MODE_bit at U39MODE.B0;
    sbit  PDSEL0_U39MODE_bit at U39MODE.B1;
    sbit  PDSEL1_U39MODE_bit at U39MODE.B2;
    sbit  BRGH_U39MODE_bit at U39MODE.B3;
    sbit  RXINV_U39MODE_bit at U39MODE.B4;
    sbit  ABAUD_U39MODE_bit at U39MODE.B5;
    sbit  LPBACK_U39MODE_bit at U39MODE.B6;
    sbit  WAKE_U39MODE_bit at U39MODE.B7;
    sbit  UEN0_U39MODE_bit at U39MODE.B8;
    sbit  UEN1_U39MODE_bit at U39MODE.B9;
    sbit  RTSMD_U39MODE_bit at U39MODE.B11;
    sbit  IREN_U39MODE_bit at U39MODE.B12;
    sbit  SIDL_U39MODE_bit at U39MODE.B13;
    sbit  ON_U39MODE_bit at U39MODE.B15;
    sbit  USIDL_U39MODE_bit at U39MODE.B13;
    sbit  UARTEN_U39MODE_bit at U39MODE.B15;
sfr unsigned long   volatile U3MODECLR        absolute 0xBF806404;
sfr unsigned long   volatile U39MODECLR       absolute 0xBF806404;
sfr unsigned long   volatile U3MODESET        absolute 0xBF806408;
sfr unsigned long   volatile U39MODESET       absolute 0xBF806408;
sfr unsigned long   volatile U3MODEINV        absolute 0xBF80640C;
sfr unsigned long   volatile U39MODEINV       absolute 0xBF80640C;
sfr atomic unsigned long   volatile U3STA            absolute 0xBF806410;
    sbit  URXDA_U3STA_bit at U3STA.B0;
    sbit  OERR_U3STA_bit at U3STA.B1;
    sbit  FERR_U3STA_bit at U3STA.B2;
    sbit  PERR_U3STA_bit at U3STA.B3;
    sbit  RIDLE_U3STA_bit at U3STA.B4;
    sbit  ADDEN_U3STA_bit at U3STA.B5;
    sbit  URXISEL0_U3STA_bit at U3STA.B6;
    sbit  URXISEL1_U3STA_bit at U3STA.B7;
    sbit  TRMT_U3STA_bit at U3STA.B8;
    sbit  UTXBF_U3STA_bit at U3STA.B9;
    sbit  UTXEN_U3STA_bit at U3STA.B10;
    sbit  UTXBRK_U3STA_bit at U3STA.B11;
    sbit  URXEN_U3STA_bit at U3STA.B12;
    sbit  UTXINV_U3STA_bit at U3STA.B13;
    sbit  UTXISEL0_U3STA_bit at U3STA.B14;
    sbit  UTXISEL1_U3STA_bit at U3STA.B15;
    sbit  ADDR0_U3STA_bit at U3STA.B16;
    sbit  ADDR1_U3STA_bit at U3STA.B17;
    sbit  ADDR2_U3STA_bit at U3STA.B18;
    sbit  ADDR3_U3STA_bit at U3STA.B19;
    sbit  ADDR4_U3STA_bit at U3STA.B20;
    sbit  ADDR5_U3STA_bit at U3STA.B21;
    sbit  ADDR6_U3STA_bit at U3STA.B22;
    sbit  ADDR7_U3STA_bit at U3STA.B23;
    sbit  ADM_EN_U3STA_bit at U3STA.B24;
    sbit  UTXSEL0_U3STA_bit at U3STA.B14;
    sbit  UTXSEL1_U3STA_bit at U3STA.B15;
sfr atomic unsigned long   volatile U39STA           absolute 0xBF806410;
    sbit  URXDA_U39STA_bit at U39STA.B0;
    sbit  OERR_U39STA_bit at U39STA.B1;
    sbit  FERR_U39STA_bit at U39STA.B2;
    sbit  PERR_U39STA_bit at U39STA.B3;
    sbit  RIDLE_U39STA_bit at U39STA.B4;
    sbit  ADDEN_U39STA_bit at U39STA.B5;
    sbit  URXISEL0_U39STA_bit at U39STA.B6;
    sbit  URXISEL1_U39STA_bit at U39STA.B7;
    sbit  TRMT_U39STA_bit at U39STA.B8;
    sbit  UTXBF_U39STA_bit at U39STA.B9;
    sbit  UTXEN_U39STA_bit at U39STA.B10;
    sbit  UTXBRK_U39STA_bit at U39STA.B11;
    sbit  URXEN_U39STA_bit at U39STA.B12;
    sbit  UTXINV_U39STA_bit at U39STA.B13;
    sbit  UTXISEL0_U39STA_bit at U39STA.B14;
    sbit  UTXISEL1_U39STA_bit at U39STA.B15;
    sbit  ADDR0_U39STA_bit at U39STA.B16;
    sbit  ADDR1_U39STA_bit at U39STA.B17;
    sbit  ADDR2_U39STA_bit at U39STA.B18;
    sbit  ADDR3_U39STA_bit at U39STA.B19;
    sbit  ADDR4_U39STA_bit at U39STA.B20;
    sbit  ADDR5_U39STA_bit at U39STA.B21;
    sbit  ADDR6_U39STA_bit at U39STA.B22;
    sbit  ADDR7_U39STA_bit at U39STA.B23;
    sbit  ADM_EN_U39STA_bit at U39STA.B24;
    sbit  UTXSEL0_U39STA_bit at U39STA.B14;
    sbit  UTXSEL1_U39STA_bit at U39STA.B15;
sfr unsigned long   volatile U3STACLR         absolute 0xBF806414;
sfr unsigned long   volatile U39STACLR        absolute 0xBF806414;
sfr unsigned long   volatile U3STASET         absolute 0xBF806418;
sfr unsigned long   volatile U39STASET        absolute 0xBF806418;
sfr unsigned long   volatile U3STAINV         absolute 0xBF80641C;
sfr unsigned long   volatile U39STAINV        absolute 0xBF80641C;
sfr unsigned long            U3TXREG          absolute 0xBF806420;
sfr unsigned long   volatile U39TXREG         absolute 0xBF806420;
sfr unsigned long   volatile U3RXREG          absolute 0xBF806430;
sfr unsigned long   volatile U39RXREG         absolute 0xBF806430;
sfr atomic unsigned long            U3BRG            absolute 0xBF806440;
sfr atomic unsigned long   volatile U39BRG           absolute 0xBF806440;
sfr unsigned long   volatile U3BRGCLR         absolute 0xBF806444;
sfr unsigned long   volatile U39BRGCLR        absolute 0xBF806444;
sfr unsigned long   volatile U3BRGSET         absolute 0xBF806448;
sfr unsigned long   volatile U39BRGSET        absolute 0xBF806448;
sfr unsigned long   volatile U3BRGINV         absolute 0xBF80644C;
sfr unsigned long   volatile U39BRGINV        absolute 0xBF80644C;
sfr atomic unsigned long   volatile U4MODE           absolute 0xBF806600;
    sbit  STSEL_U4MODE_bit at U4MODE.B0;
    sbit  PDSEL0_U4MODE_bit at U4MODE.B1;
    sbit  PDSEL1_U4MODE_bit at U4MODE.B2;
    sbit  BRGH_U4MODE_bit at U4MODE.B3;
    sbit  RXINV_U4MODE_bit at U4MODE.B4;
    sbit  ABAUD_U4MODE_bit at U4MODE.B5;
    sbit  LPBACK_U4MODE_bit at U4MODE.B6;
    sbit  WAKE_U4MODE_bit at U4MODE.B7;
    sbit  UEN0_U4MODE_bit at U4MODE.B8;
    sbit  UEN1_U4MODE_bit at U4MODE.B9;
    sbit  RTSMD_U4MODE_bit at U4MODE.B11;
    sbit  IREN_U4MODE_bit at U4MODE.B12;
    sbit  SIDL_U4MODE_bit at U4MODE.B13;
    sbit  ON_U4MODE_bit at U4MODE.B15;
    sbit  USIDL_U4MODE_bit at U4MODE.B13;
    sbit  UARTEN_U4MODE_bit at U4MODE.B15;
sfr atomic unsigned long   volatile UodMODE          absolute 0xBF806600;
    sbit  STSEL_UodMODE_bit at UodMODE.B0;
    sbit  PDSEL0_UodMODE_bit at UodMODE.B1;
    sbit  PDSEL1_UodMODE_bit at UodMODE.B2;
    sbit  BRGH_UodMODE_bit at UodMODE.B3;
    sbit  RXINV_UodMODE_bit at UodMODE.B4;
    sbit  ABAUD_UodMODE_bit at UodMODE.B5;
    sbit  LPBACK_UodMODE_bit at UodMODE.B6;
    sbit  WAKE_UodMODE_bit at UodMODE.B7;
    sbit  UEN0_UodMODE_bit at UodMODE.B8;
    sbit  UEN1_UodMODE_bit at UodMODE.B9;
    sbit  RTSMD_UodMODE_bit at UodMODE.B11;
    sbit  IREN_UodMODE_bit at UodMODE.B12;
    sbit  SIDL_UodMODE_bit at UodMODE.B13;
    sbit  ON_UodMODE_bit at UodMODE.B15;
    sbit  USIDL_UodMODE_bit at UodMODE.B13;
    sbit  UARTEN_UodMODE_bit at UodMODE.B15;
sfr unsigned long   volatile U4MODECLR        absolute 0xBF806604;
sfr unsigned long   volatile UodMODECLR       absolute 0xBF806604;
sfr unsigned long   volatile U4MODESET        absolute 0xBF806608;
sfr unsigned long   volatile UodMODESET       absolute 0xBF806608;
sfr unsigned long   volatile U4MODEINV        absolute 0xBF80660C;
sfr unsigned long   volatile UodMODEINV       absolute 0xBF80660C;
sfr atomic unsigned long   volatile U4STA            absolute 0xBF806610;
    sbit  URXDA_U4STA_bit at U4STA.B0;
    sbit  OERR_U4STA_bit at U4STA.B1;
    sbit  FERR_U4STA_bit at U4STA.B2;
    sbit  PERR_U4STA_bit at U4STA.B3;
    sbit  RIDLE_U4STA_bit at U4STA.B4;
    sbit  ADDEN_U4STA_bit at U4STA.B5;
    sbit  URXISEL0_U4STA_bit at U4STA.B6;
    sbit  URXISEL1_U4STA_bit at U4STA.B7;
    sbit  TRMT_U4STA_bit at U4STA.B8;
    sbit  UTXBF_U4STA_bit at U4STA.B9;
    sbit  UTXEN_U4STA_bit at U4STA.B10;
    sbit  UTXBRK_U4STA_bit at U4STA.B11;
    sbit  URXEN_U4STA_bit at U4STA.B12;
    sbit  UTXINV_U4STA_bit at U4STA.B13;
    sbit  UTXISEL0_U4STA_bit at U4STA.B14;
    sbit  UTXISEL1_U4STA_bit at U4STA.B15;
    sbit  ADDR0_U4STA_bit at U4STA.B16;
    sbit  ADDR1_U4STA_bit at U4STA.B17;
    sbit  ADDR2_U4STA_bit at U4STA.B18;
    sbit  ADDR3_U4STA_bit at U4STA.B19;
    sbit  ADDR4_U4STA_bit at U4STA.B20;
    sbit  ADDR5_U4STA_bit at U4STA.B21;
    sbit  ADDR6_U4STA_bit at U4STA.B22;
    sbit  ADDR7_U4STA_bit at U4STA.B23;
    sbit  ADM_EN_U4STA_bit at U4STA.B24;
    sbit  UTXSEL0_U4STA_bit at U4STA.B14;
    sbit  UTXSEL1_U4STA_bit at U4STA.B15;
sfr atomic unsigned long   volatile UodSTA           absolute 0xBF806610;
    sbit  URXDA_UodSTA_bit at UodSTA.B0;
    sbit  OERR_UodSTA_bit at UodSTA.B1;
    sbit  FERR_UodSTA_bit at UodSTA.B2;
    sbit  PERR_UodSTA_bit at UodSTA.B3;
    sbit  RIDLE_UodSTA_bit at UodSTA.B4;
    sbit  ADDEN_UodSTA_bit at UodSTA.B5;
    sbit  URXISEL0_UodSTA_bit at UodSTA.B6;
    sbit  URXISEL1_UodSTA_bit at UodSTA.B7;
    sbit  TRMT_UodSTA_bit at UodSTA.B8;
    sbit  UTXBF_UodSTA_bit at UodSTA.B9;
    sbit  UTXEN_UodSTA_bit at UodSTA.B10;
    sbit  UTXBRK_UodSTA_bit at UodSTA.B11;
    sbit  URXEN_UodSTA_bit at UodSTA.B12;
    sbit  UTXINV_UodSTA_bit at UodSTA.B13;
    sbit  UTXISEL0_UodSTA_bit at UodSTA.B14;
    sbit  UTXISEL1_UodSTA_bit at UodSTA.B15;
    sbit  ADDR0_UodSTA_bit at UodSTA.B16;
    sbit  ADDR1_UodSTA_bit at UodSTA.B17;
    sbit  ADDR2_UodSTA_bit at UodSTA.B18;
    sbit  ADDR3_UodSTA_bit at UodSTA.B19;
    sbit  ADDR4_UodSTA_bit at UodSTA.B20;
    sbit  ADDR5_UodSTA_bit at UodSTA.B21;
    sbit  ADDR6_UodSTA_bit at UodSTA.B22;
    sbit  ADDR7_UodSTA_bit at UodSTA.B23;
    sbit  ADM_EN_UodSTA_bit at UodSTA.B24;
    sbit  UTXSEL0_UodSTA_bit at UodSTA.B14;
    sbit  UTXSEL1_UodSTA_bit at UodSTA.B15;
sfr unsigned long   volatile U4STACLR         absolute 0xBF806614;
sfr unsigned long   volatile UodSTACLR        absolute 0xBF806614;
sfr unsigned long   volatile U4STASET         absolute 0xBF806618;
sfr unsigned long   volatile UodSTASET        absolute 0xBF806618;
sfr unsigned long   volatile U4STAINV         absolute 0xBF80661C;
sfr unsigned long   volatile UodSTAINV        absolute 0xBF80661C;
sfr unsigned long            U4TXREG          absolute 0xBF806620;
sfr unsigned long   volatile UodTXREG         absolute 0xBF806620;
sfr unsigned long   volatile U4RXREG          absolute 0xBF806630;
sfr unsigned long   volatile UodRXREG         absolute 0xBF806630;
sfr atomic unsigned long            U4BRG            absolute 0xBF806640;
sfr atomic unsigned long   volatile UodBRG           absolute 0xBF806640;
sfr unsigned long   volatile U4BRGCLR         absolute 0xBF806644;
sfr unsigned long   volatile UodBRGCLR        absolute 0xBF806644;
sfr unsigned long   volatile U4BRGSET         absolute 0xBF806648;
sfr unsigned long   volatile UodBRGSET        absolute 0xBF806648;
sfr unsigned long   volatile U4BRGINV         absolute 0xBF80664C;
sfr unsigned long   volatile UodBRGINV        absolute 0xBF80664C;
sfr atomic unsigned long            PMCON            absolute 0xBF807000;
    const register unsigned short int RDSP = 0;
    sbit  RDSP_bit at PMCON.B0;
    const register unsigned short int WRSP = 1;
    sbit  WRSP_bit at PMCON.B1;
    const register unsigned short int CS1P = 3;
    sbit  CS1P_bit at PMCON.B3;
    const register unsigned short int CS2P = 4;
    sbit  CS2P_bit at PMCON.B4;
    const register unsigned short int ALP = 5;
    sbit  ALP_bit at PMCON.B5;
    const register unsigned short int CSF0 = 6;
    sbit  CSF0_bit at PMCON.B6;
    const register unsigned short int CSF1 = 7;
    sbit  CSF1_bit at PMCON.B7;
    const register unsigned short int PTRDEN = 8;
    sbit  PTRDEN_bit at PMCON.B8;
    const register unsigned short int PTWREN = 9;
    sbit  PTWREN_bit at PMCON.B9;
    const register unsigned short int PMPTTL = 10;
    sbit  PMPTTL_bit at PMCON.B10;
    const register unsigned short int ADRMUX0 = 11;
    sbit  ADRMUX0_bit at PMCON.B11;
    const register unsigned short int ADRMUX1 = 12;
    sbit  ADRMUX1_bit at PMCON.B12;
    sbit  SIDL_PMCON_bit at PMCON.B13;
    sbit  ON_PMCON_bit at PMCON.B15;
    sbit  CSF0_PMCON_bit at PMCON.B6;
    sbit  CSF1_PMCON_bit at PMCON.B7;
    sbit  ADRMUX0_PMCON_bit at PMCON.B11;
    sbit  ADRMUX1_PMCON_bit at PMCON.B12;
    const register unsigned short int PSIDL = 13;
    sbit  PSIDL_bit at PMCON.B13;
    const register unsigned short int PMPEN = 15;
    sbit  PMPEN_bit at PMCON.B15;
sfr unsigned long   volatile PMCONCLR         absolute 0xBF807004;
sfr unsigned long   volatile PMCONSET         absolute 0xBF807008;
sfr unsigned long   volatile PMCONINV         absolute 0xBF80700C;
sfr atomic unsigned long   volatile PMMODE           absolute 0xBF807010;
    const register unsigned short int WAITE0 = 0;
    sbit  WAITE0_bit at PMMODE.B0;
    const register unsigned short int WAITE1 = 1;
    sbit  WAITE1_bit at PMMODE.B1;
    const register unsigned short int WAITM0 = 2;
    sbit  WAITM0_bit at PMMODE.B2;
    const register unsigned short int WAITM1 = 3;
    sbit  WAITM1_bit at PMMODE.B3;
    const register unsigned short int WAITM2 = 4;
    sbit  WAITM2_bit at PMMODE.B4;
    const register unsigned short int WAITM3 = 5;
    sbit  WAITM3_bit at PMMODE.B5;
    const register unsigned short int WAITB0 = 6;
    sbit  WAITB0_bit at PMMODE.B6;
    const register unsigned short int WAITB1 = 7;
    sbit  WAITB1_bit at PMMODE.B7;
    const register unsigned short int MODE0 = 8;
    sbit  MODE0_bit at PMMODE.B8;
    const register unsigned short int MODE1 = 9;
    sbit  MODE1_bit at PMMODE.B9;
    sbit  MODE16_PMMODE_bit at PMMODE.B10;
    const register unsigned short int INCM0 = 11;
    sbit  INCM0_bit at PMMODE.B11;
    const register unsigned short int INCM1 = 12;
    sbit  INCM1_bit at PMMODE.B12;
    const register unsigned short int IRQM0 = 13;
    sbit  IRQM0_bit at PMMODE.B13;
    const register unsigned short int IRQM1 = 14;
    sbit  IRQM1_bit at PMMODE.B14;
    const register unsigned short int BUSY = 15;
    sbit  BUSY_bit at PMMODE.B15;
    sbit  WAITE0_PMMODE_bit at PMMODE.B0;
    sbit  WAITE1_PMMODE_bit at PMMODE.B1;
    sbit  WAITM0_PMMODE_bit at PMMODE.B2;
    sbit  WAITM1_PMMODE_bit at PMMODE.B3;
    sbit  WAITM2_PMMODE_bit at PMMODE.B4;
    sbit  WAITM3_PMMODE_bit at PMMODE.B5;
    sbit  WAITB0_PMMODE_bit at PMMODE.B6;
    sbit  WAITB1_PMMODE_bit at PMMODE.B7;
    sbit  MODE0_PMMODE_bit at PMMODE.B8;
    sbit  MODE1_PMMODE_bit at PMMODE.B9;
    sbit  INCM0_PMMODE_bit at PMMODE.B11;
    sbit  INCM1_PMMODE_bit at PMMODE.B12;
    sbit  IRQM0_PMMODE_bit at PMMODE.B13;
    sbit  IRQM1_PMMODE_bit at PMMODE.B14;
sfr unsigned long   volatile PMMODECLR        absolute 0xBF807014;
sfr unsigned long   volatile PMMODESET        absolute 0xBF807018;
sfr unsigned long   volatile PMMODEINV        absolute 0xBF80701C;
sfr atomic unsigned long   volatile PMADDR           absolute 0xBF807020;
    sbit  ADDR0_PMADDR_bit at PMADDR.B0;
    sbit  ADDR1_PMADDR_bit at PMADDR.B1;
    sbit  ADDR2_PMADDR_bit at PMADDR.B2;
    sbit  ADDR3_PMADDR_bit at PMADDR.B3;
    sbit  ADDR4_PMADDR_bit at PMADDR.B4;
    sbit  ADDR5_PMADDR_bit at PMADDR.B5;
    sbit  ADDR6_PMADDR_bit at PMADDR.B6;
    sbit  ADDR7_PMADDR_bit at PMADDR.B7;
    const register unsigned short int ADDR8 = 8;
    sbit  ADDR8_bit at PMADDR.B8;
    const register unsigned short int ADDR9 = 9;
    sbit  ADDR9_bit at PMADDR.B9;
    const register unsigned short int ADDR10 = 10;
    sbit  ADDR10_bit at PMADDR.B10;
    const register unsigned short int ADDR11 = 11;
    sbit  ADDR11_bit at PMADDR.B11;
    const register unsigned short int ADDR12 = 12;
    sbit  ADDR12_bit at PMADDR.B12;
    const register unsigned short int ADDR13 = 13;
    sbit  ADDR13_bit at PMADDR.B13;
    const register unsigned short int CS0 = 14;
    sbit  CS0_bit at PMADDR.B14;
    const register unsigned short int CS1 = 15;
    sbit  CS1_bit at PMADDR.B15;
    const register unsigned short int PADDR0 = 0;
    sbit  PADDR0_bit at PMADDR.B0;
    const register unsigned short int PADDR1 = 1;
    sbit  PADDR1_bit at PMADDR.B1;
    const register unsigned short int PADDR2 = 2;
    sbit  PADDR2_bit at PMADDR.B2;
    const register unsigned short int PADDR3 = 3;
    sbit  PADDR3_bit at PMADDR.B3;
    const register unsigned short int PADDR4 = 4;
    sbit  PADDR4_bit at PMADDR.B4;
    const register unsigned short int PADDR5 = 5;
    sbit  PADDR5_bit at PMADDR.B5;
    const register unsigned short int PADDR6 = 6;
    sbit  PADDR6_bit at PMADDR.B6;
    const register unsigned short int PADDR7 = 7;
    sbit  PADDR7_bit at PMADDR.B7;
    const register unsigned short int PADDR8 = 8;
    sbit  PADDR8_bit at PMADDR.B8;
    const register unsigned short int PADDR9 = 9;
    sbit  PADDR9_bit at PMADDR.B9;
    const register unsigned short int PADDR10 = 10;
    sbit  PADDR10_bit at PMADDR.B10;
    const register unsigned short int PADDR11 = 11;
    sbit  PADDR11_bit at PMADDR.B11;
    const register unsigned short int PADDR12 = 12;
    sbit  PADDR12_bit at PMADDR.B12;
    const register unsigned short int PADDR13 = 13;
    sbit  PADDR13_bit at PMADDR.B13;
    sbit  CS1_PMADDR_bit at PMADDR.B14;
    const register unsigned short int CS2 = 15;
    sbit  CS2_bit at PMADDR.B15;
sfr unsigned long   volatile PMADDRCLR        absolute 0xBF807024;
sfr unsigned long   volatile PMADDRSET        absolute 0xBF807028;
sfr unsigned long   volatile PMADDRINV        absolute 0xBF80702C;
sfr atomic unsigned long   volatile PMDOUT           absolute 0xBF807030;
    const register unsigned short int DATAOUT0 = 0;
    sbit  DATAOUT0_bit at PMDOUT.B0;
    const register unsigned short int DATAOUT1 = 1;
    sbit  DATAOUT1_bit at PMDOUT.B1;
    const register unsigned short int DATAOUT2 = 2;
    sbit  DATAOUT2_bit at PMDOUT.B2;
    const register unsigned short int DATAOUT3 = 3;
    sbit  DATAOUT3_bit at PMDOUT.B3;
    const register unsigned short int DATAOUT4 = 4;
    sbit  DATAOUT4_bit at PMDOUT.B4;
    const register unsigned short int DATAOUT5 = 5;
    sbit  DATAOUT5_bit at PMDOUT.B5;
    const register unsigned short int DATAOUT6 = 6;
    sbit  DATAOUT6_bit at PMDOUT.B6;
    const register unsigned short int DATAOUT7 = 7;
    sbit  DATAOUT7_bit at PMDOUT.B7;
    const register unsigned short int DATAOUT8 = 8;
    sbit  DATAOUT8_bit at PMDOUT.B8;
    const register unsigned short int DATAOUT9 = 9;
    sbit  DATAOUT9_bit at PMDOUT.B9;
    const register unsigned short int DATAOUT10 = 10;
    sbit  DATAOUT10_bit at PMDOUT.B10;
    const register unsigned short int DATAOUT11 = 11;
    sbit  DATAOUT11_bit at PMDOUT.B11;
    const register unsigned short int DATAOUT12 = 12;
    sbit  DATAOUT12_bit at PMDOUT.B12;
    const register unsigned short int DATAOUT13 = 13;
    sbit  DATAOUT13_bit at PMDOUT.B13;
    const register unsigned short int DATAOUT14 = 14;
    sbit  DATAOUT14_bit at PMDOUT.B14;
    const register unsigned short int DATAOUT15 = 15;
    sbit  DATAOUT15_bit at PMDOUT.B15;
    const register unsigned short int DATAOUT16 = 16;
    sbit  DATAOUT16_bit at PMDOUT.B16;
    const register unsigned short int DATAOUT17 = 17;
    sbit  DATAOUT17_bit at PMDOUT.B17;
    const register unsigned short int DATAOUT18 = 18;
    sbit  DATAOUT18_bit at PMDOUT.B18;
    const register unsigned short int DATAOUT19 = 19;
    sbit  DATAOUT19_bit at PMDOUT.B19;
    const register unsigned short int DATAOUT20 = 20;
    sbit  DATAOUT20_bit at PMDOUT.B20;
    const register unsigned short int DATAOUT21 = 21;
    sbit  DATAOUT21_bit at PMDOUT.B21;
    const register unsigned short int DATAOUT22 = 22;
    sbit  DATAOUT22_bit at PMDOUT.B22;
    const register unsigned short int DATAOUT23 = 23;
    sbit  DATAOUT23_bit at PMDOUT.B23;
    const register unsigned short int DATAOUT24 = 24;
    sbit  DATAOUT24_bit at PMDOUT.B24;
    const register unsigned short int DATAOUT25 = 25;
    sbit  DATAOUT25_bit at PMDOUT.B25;
    const register unsigned short int DATAOUT26 = 26;
    sbit  DATAOUT26_bit at PMDOUT.B26;
    const register unsigned short int DATAOUT27 = 27;
    sbit  DATAOUT27_bit at PMDOUT.B27;
    const register unsigned short int DATAOUT28 = 28;
    sbit  DATAOUT28_bit at PMDOUT.B28;
    const register unsigned short int DATAOUT29 = 29;
    sbit  DATAOUT29_bit at PMDOUT.B29;
    const register unsigned short int DATAOUT30 = 30;
    sbit  DATAOUT30_bit at PMDOUT.B30;
    const register unsigned short int DATAOUT31 = 31;
    sbit  DATAOUT31_bit at PMDOUT.B31;
sfr unsigned long   volatile PMDOUTCLR        absolute 0xBF807034;
sfr unsigned long   volatile PMDOUTSET        absolute 0xBF807038;
sfr unsigned long   volatile PMDOUTINV        absolute 0xBF80703C;
sfr atomic unsigned long   volatile PMDIN            absolute 0xBF807040;
    const register unsigned short int DATAIN0 = 0;
    sbit  DATAIN0_bit at PMDIN.B0;
    const register unsigned short int DATAIN1 = 1;
    sbit  DATAIN1_bit at PMDIN.B1;
    const register unsigned short int DATAIN2 = 2;
    sbit  DATAIN2_bit at PMDIN.B2;
    const register unsigned short int DATAIN3 = 3;
    sbit  DATAIN3_bit at PMDIN.B3;
    const register unsigned short int DATAIN4 = 4;
    sbit  DATAIN4_bit at PMDIN.B4;
    const register unsigned short int DATAIN5 = 5;
    sbit  DATAIN5_bit at PMDIN.B5;
    const register unsigned short int DATAIN6 = 6;
    sbit  DATAIN6_bit at PMDIN.B6;
    const register unsigned short int DATAIN7 = 7;
    sbit  DATAIN7_bit at PMDIN.B7;
    const register unsigned short int DATAIN8 = 8;
    sbit  DATAIN8_bit at PMDIN.B8;
    const register unsigned short int DATAIN9 = 9;
    sbit  DATAIN9_bit at PMDIN.B9;
    const register unsigned short int DATAIN10 = 10;
    sbit  DATAIN10_bit at PMDIN.B10;
    const register unsigned short int DATAIN11 = 11;
    sbit  DATAIN11_bit at PMDIN.B11;
    const register unsigned short int DATAIN12 = 12;
    sbit  DATAIN12_bit at PMDIN.B12;
    const register unsigned short int DATAIN13 = 13;
    sbit  DATAIN13_bit at PMDIN.B13;
    const register unsigned short int DATAIN14 = 14;
    sbit  DATAIN14_bit at PMDIN.B14;
    const register unsigned short int DATAIN15 = 15;
    sbit  DATAIN15_bit at PMDIN.B15;
    const register unsigned short int DATAIN16 = 16;
    sbit  DATAIN16_bit at PMDIN.B16;
    const register unsigned short int DATAIN17 = 17;
    sbit  DATAIN17_bit at PMDIN.B17;
    const register unsigned short int DATAIN18 = 18;
    sbit  DATAIN18_bit at PMDIN.B18;
    const register unsigned short int DATAIN19 = 19;
    sbit  DATAIN19_bit at PMDIN.B19;
    const register unsigned short int DATAIN20 = 20;
    sbit  DATAIN20_bit at PMDIN.B20;
    const register unsigned short int DATAIN21 = 21;
    sbit  DATAIN21_bit at PMDIN.B21;
    const register unsigned short int DATAIN22 = 22;
    sbit  DATAIN22_bit at PMDIN.B22;
    const register unsigned short int DATAIN23 = 23;
    sbit  DATAIN23_bit at PMDIN.B23;
    const register unsigned short int DATAIN24 = 24;
    sbit  DATAIN24_bit at PMDIN.B24;
    const register unsigned short int DATAIN25 = 25;
    sbit  DATAIN25_bit at PMDIN.B25;
    const register unsigned short int DATAIN26 = 26;
    sbit  DATAIN26_bit at PMDIN.B26;
    const register unsigned short int DATAIN27 = 27;
    sbit  DATAIN27_bit at PMDIN.B27;
    const register unsigned short int DATAIN28 = 28;
    sbit  DATAIN28_bit at PMDIN.B28;
    const register unsigned short int DATAIN29 = 29;
    sbit  DATAIN29_bit at PMDIN.B29;
    const register unsigned short int DATAIN30 = 30;
    sbit  DATAIN30_bit at PMDIN.B30;
    const register unsigned short int DATAIN31 = 31;
    sbit  DATAIN31_bit at PMDIN.B31;
sfr unsigned long   volatile PMDINCLR         absolute 0xBF807044;
sfr unsigned long   volatile PMDINSET         absolute 0xBF807048;
sfr unsigned long   volatile PMDININV         absolute 0xBF80704C;
sfr atomic unsigned long   volatile PMAEN            absolute 0xBF807050;
    const register unsigned short int PTEN0 = 0;
    sbit  PTEN0_bit at PMAEN.B0;
    const register unsigned short int PTEN1 = 1;
    sbit  PTEN1_bit at PMAEN.B1;
    const register unsigned short int PTEN2 = 2;
    sbit  PTEN2_bit at PMAEN.B2;
    const register unsigned short int PTEN3 = 3;
    sbit  PTEN3_bit at PMAEN.B3;
    const register unsigned short int PTEN4 = 4;
    sbit  PTEN4_bit at PMAEN.B4;
    const register unsigned short int PTEN5 = 5;
    sbit  PTEN5_bit at PMAEN.B5;
    const register unsigned short int PTEN6 = 6;
    sbit  PTEN6_bit at PMAEN.B6;
    const register unsigned short int PTEN7 = 7;
    sbit  PTEN7_bit at PMAEN.B7;
    const register unsigned short int PTEN8 = 8;
    sbit  PTEN8_bit at PMAEN.B8;
    const register unsigned short int PTEN9 = 9;
    sbit  PTEN9_bit at PMAEN.B9;
    const register unsigned short int PTEN10 = 10;
    sbit  PTEN10_bit at PMAEN.B10;
    const register unsigned short int PTEN11 = 11;
    sbit  PTEN11_bit at PMAEN.B11;
    const register unsigned short int PTEN12 = 12;
    sbit  PTEN12_bit at PMAEN.B12;
    const register unsigned short int PTEN13 = 13;
    sbit  PTEN13_bit at PMAEN.B13;
    const register unsigned short int PTEN14 = 14;
    sbit  PTEN14_bit at PMAEN.B14;
    const register unsigned short int PTEN15 = 15;
    sbit  PTEN15_bit at PMAEN.B15;
    sbit  PTEN0_PMAEN_bit at PMAEN.B0;
    sbit  PTEN1_PMAEN_bit at PMAEN.B1;
    sbit  PTEN2_PMAEN_bit at PMAEN.B2;
    sbit  PTEN3_PMAEN_bit at PMAEN.B3;
    sbit  PTEN4_PMAEN_bit at PMAEN.B4;
    sbit  PTEN5_PMAEN_bit at PMAEN.B5;
    sbit  PTEN6_PMAEN_bit at PMAEN.B6;
    sbit  PTEN7_PMAEN_bit at PMAEN.B7;
    sbit  PTEN8_PMAEN_bit at PMAEN.B8;
    sbit  PTEN9_PMAEN_bit at PMAEN.B9;
    sbit  PTEN10_PMAEN_bit at PMAEN.B10;
    sbit  PTEN11_PMAEN_bit at PMAEN.B11;
    sbit  PTEN12_PMAEN_bit at PMAEN.B12;
    sbit  PTEN13_PMAEN_bit at PMAEN.B13;
    sbit  PTEN14_PMAEN_bit at PMAEN.B14;
    sbit  PTEN15_PMAEN_bit at PMAEN.B15;
sfr unsigned long   volatile PMAENCLR         absolute 0xBF807054;
sfr unsigned long   volatile PMAENSET         absolute 0xBF807058;
sfr unsigned long   volatile PMAENINV         absolute 0xBF80705C;
sfr atomic unsigned long   volatile PMSTAT           absolute 0xBF807060;
    const register unsigned short int OB0E = 0;
    sbit  OB0E_bit at PMSTAT.B0;
    const register unsigned short int OB1E = 1;
    sbit  OB1E_bit at PMSTAT.B1;
    const register unsigned short int OB2E = 2;
    sbit  OB2E_bit at PMSTAT.B2;
    const register unsigned short int OB3E = 3;
    sbit  OB3E_bit at PMSTAT.B3;
    const register unsigned short int OBUF = 6;
    sbit  OBUF_bit at PMSTAT.B6;
    const register unsigned short int OBE = 7;
    sbit  OBE_bit at PMSTAT.B7;
    const register unsigned short int IB0F = 8;
    sbit  IB0F_bit at PMSTAT.B8;
    const register unsigned short int IB1F = 9;
    sbit  IB1F_bit at PMSTAT.B9;
    const register unsigned short int IB2F = 10;
    sbit  IB2F_bit at PMSTAT.B10;
    const register unsigned short int IB3F = 11;
    sbit  IB3F_bit at PMSTAT.B11;
    const register unsigned short int IBOV = 14;
    sbit  IBOV_bit at PMSTAT.B14;
    const register unsigned short int IBF = 15;
    sbit  IBF_bit at PMSTAT.B15;
sfr unsigned long   volatile PMSTATCLR        absolute 0xBF807064;
sfr unsigned long   volatile PMSTATSET        absolute 0xBF807068;
sfr unsigned long   volatile PMSTATINV        absolute 0xBF80706C;
sfr atomic unsigned long   volatile AD1CON1          absolute 0xBF809000;
    const register unsigned short int DONE = 0;
    sbit  DONE_bit at AD1CON1.B0;
    const register unsigned short int SAMP = 1;
    sbit  SAMP_bit at AD1CON1.B1;
    const register unsigned short int ASAM = 2;
    sbit  ASAM_bit at AD1CON1.B2;
    const register unsigned short int CLRASAM = 4;
    sbit  CLRASAM_bit at AD1CON1.B4;
    const register unsigned short int SSRC0 = 5;
    sbit  SSRC0_bit at AD1CON1.B5;
    const register unsigned short int SSRC1 = 6;
    sbit  SSRC1_bit at AD1CON1.B6;
    const register unsigned short int SSRC2 = 7;
    sbit  SSRC2_bit at AD1CON1.B7;
    const register unsigned short int FORM0 = 8;
    sbit  FORM0_bit at AD1CON1.B8;
    const register unsigned short int FORM1 = 9;
    sbit  FORM1_bit at AD1CON1.B9;
    const register unsigned short int FORM2 = 10;
    sbit  FORM2_bit at AD1CON1.B10;
    sbit  SIDL_AD1CON1_bit at AD1CON1.B13;
    sbit  ON_AD1CON1_bit at AD1CON1.B15;
    sbit  SSRC0_AD1CON1_bit at AD1CON1.B5;
    sbit  SSRC1_AD1CON1_bit at AD1CON1.B6;
    sbit  SSRC2_AD1CON1_bit at AD1CON1.B7;
    sbit  FORM0_AD1CON1_bit at AD1CON1.B8;
    sbit  FORM1_AD1CON1_bit at AD1CON1.B9;
    sbit  FORM2_AD1CON1_bit at AD1CON1.B10;
    const register unsigned short int ADSIDL = 13;
    sbit  ADSIDL_bit at AD1CON1.B13;
    const register unsigned short int ADON = 15;
    sbit  ADON_bit at AD1CON1.B15;
sfr unsigned long   volatile AD1CON1CLR       absolute 0xBF809004;
sfr unsigned long   volatile AD1CON1SET       absolute 0xBF809008;
sfr unsigned long   volatile AD1CON1INV       absolute 0xBF80900C;
sfr atomic unsigned long   volatile AD1CON2          absolute 0xBF809010;
    const register unsigned short int ALTS = 0;
    sbit  ALTS_bit at AD1CON2.B0;
    const register unsigned short int BUFM = 1;
    sbit  BUFM_bit at AD1CON2.B1;
    const register unsigned short int SMPI0 = 2;
    sbit  SMPI0_bit at AD1CON2.B2;
    const register unsigned short int SMPI1 = 3;
    sbit  SMPI1_bit at AD1CON2.B3;
    const register unsigned short int SMPI2 = 4;
    sbit  SMPI2_bit at AD1CON2.B4;
    const register unsigned short int SMPI3 = 5;
    sbit  SMPI3_bit at AD1CON2.B5;
    const register unsigned short int BUFS = 7;
    sbit  BUFS_bit at AD1CON2.B7;
    const register unsigned short int CSCNA = 10;
    sbit  CSCNA_bit at AD1CON2.B10;
    const register unsigned short int OFFCAL = 12;
    sbit  OFFCAL_bit at AD1CON2.B12;
    const register unsigned short int VCFG0 = 13;
    sbit  VCFG0_bit at AD1CON2.B13;
    const register unsigned short int VCFG1 = 14;
    sbit  VCFG1_bit at AD1CON2.B14;
    const register unsigned short int VCFG2 = 15;
    sbit  VCFG2_bit at AD1CON2.B15;
    sbit  SMPI0_AD1CON2_bit at AD1CON2.B2;
    sbit  SMPI1_AD1CON2_bit at AD1CON2.B3;
    sbit  SMPI2_AD1CON2_bit at AD1CON2.B4;
    sbit  SMPI3_AD1CON2_bit at AD1CON2.B5;
    sbit  VCFG0_AD1CON2_bit at AD1CON2.B13;
    sbit  VCFG1_AD1CON2_bit at AD1CON2.B14;
    sbit  VCFG2_AD1CON2_bit at AD1CON2.B15;
sfr unsigned long   volatile AD1CON2CLR       absolute 0xBF809014;
sfr unsigned long   volatile AD1CON2SET       absolute 0xBF809018;
sfr unsigned long   volatile AD1CON2INV       absolute 0xBF80901C;
sfr atomic unsigned long   volatile AD1CON3          absolute 0xBF809020;
    const register unsigned short int ADCS0 = 0;
    sbit  ADCS0_bit at AD1CON3.B0;
    const register unsigned short int ADCS1 = 1;
    sbit  ADCS1_bit at AD1CON3.B1;
    const register unsigned short int ADCS2 = 2;
    sbit  ADCS2_bit at AD1CON3.B2;
    const register unsigned short int ADCS3 = 3;
    sbit  ADCS3_bit at AD1CON3.B3;
    const register unsigned short int ADCS4 = 4;
    sbit  ADCS4_bit at AD1CON3.B4;
    const register unsigned short int ADCS5 = 5;
    sbit  ADCS5_bit at AD1CON3.B5;
    const register unsigned short int ADCS6 = 6;
    sbit  ADCS6_bit at AD1CON3.B6;
    const register unsigned short int ADCS7 = 7;
    sbit  ADCS7_bit at AD1CON3.B7;
    const register unsigned short int SAMC0 = 8;
    sbit  SAMC0_bit at AD1CON3.B8;
    const register unsigned short int SAMC1 = 9;
    sbit  SAMC1_bit at AD1CON3.B9;
    const register unsigned short int SAMC2 = 10;
    sbit  SAMC2_bit at AD1CON3.B10;
    const register unsigned short int SAMC3 = 11;
    sbit  SAMC3_bit at AD1CON3.B11;
    const register unsigned short int SAMC4 = 12;
    sbit  SAMC4_bit at AD1CON3.B12;
    const register unsigned short int ADRC = 15;
    sbit  ADRC_bit at AD1CON3.B15;
    sbit  ADCS0_AD1CON3_bit at AD1CON3.B0;
    sbit  ADCS1_AD1CON3_bit at AD1CON3.B1;
    sbit  ADCS2_AD1CON3_bit at AD1CON3.B2;
    sbit  ADCS3_AD1CON3_bit at AD1CON3.B3;
    sbit  ADCS4_AD1CON3_bit at AD1CON3.B4;
    sbit  ADCS5_AD1CON3_bit at AD1CON3.B5;
    sbit  ADCS6_AD1CON3_bit at AD1CON3.B6;
    sbit  ADCS7_AD1CON3_bit at AD1CON3.B7;
    sbit  SAMC0_AD1CON3_bit at AD1CON3.B8;
    sbit  SAMC1_AD1CON3_bit at AD1CON3.B9;
    sbit  SAMC2_AD1CON3_bit at AD1CON3.B10;
    sbit  SAMC3_AD1CON3_bit at AD1CON3.B11;
    sbit  SAMC4_AD1CON3_bit at AD1CON3.B12;
sfr unsigned long   volatile AD1CON3CLR       absolute 0xBF809024;
sfr unsigned long   volatile AD1CON3SET       absolute 0xBF809028;
sfr unsigned long   volatile AD1CON3INV       absolute 0xBF80902C;
sfr atomic unsigned long            AD1CHS           absolute 0xBF809040;
    const register unsigned short int CH0SA0 = 16;
    sbit  CH0SA0_bit at AD1CHS.B16;
    const register unsigned short int CH0SA1 = 17;
    sbit  CH0SA1_bit at AD1CHS.B17;
    const register unsigned short int CH0SA2 = 18;
    sbit  CH0SA2_bit at AD1CHS.B18;
    const register unsigned short int CH0SA3 = 19;
    sbit  CH0SA3_bit at AD1CHS.B19;
    const register unsigned short int CH0SA4 = 20;
    sbit  CH0SA4_bit at AD1CHS.B20;
    const register unsigned short int CH0NA = 23;
    sbit  CH0NA_bit at AD1CHS.B23;
    const register unsigned short int CH0SB0 = 24;
    sbit  CH0SB0_bit at AD1CHS.B24;
    const register unsigned short int CH0SB1 = 25;
    sbit  CH0SB1_bit at AD1CHS.B25;
    const register unsigned short int CH0SB2 = 26;
    sbit  CH0SB2_bit at AD1CHS.B26;
    const register unsigned short int CH0SB3 = 27;
    sbit  CH0SB3_bit at AD1CHS.B27;
    const register unsigned short int CH0SB4 = 28;
    sbit  CH0SB4_bit at AD1CHS.B28;
    const register unsigned short int CH0NB = 31;
    sbit  CH0NB_bit at AD1CHS.B31;
    sbit  CH0SA0_AD1CHS_bit at AD1CHS.B16;
    sbit  CH0SA1_AD1CHS_bit at AD1CHS.B17;
    sbit  CH0SA2_AD1CHS_bit at AD1CHS.B18;
    sbit  CH0SA3_AD1CHS_bit at AD1CHS.B19;
    sbit  CH0SA4_AD1CHS_bit at AD1CHS.B20;
    sbit  CH0SB0_AD1CHS_bit at AD1CHS.B24;
    sbit  CH0SB1_AD1CHS_bit at AD1CHS.B25;
    sbit  CH0SB2_AD1CHS_bit at AD1CHS.B26;
    sbit  CH0SB3_AD1CHS_bit at AD1CHS.B27;
    sbit  CH0SB4_AD1CHS_bit at AD1CHS.B28;
sfr unsigned long   volatile AD1CHSCLR        absolute 0xBF809044;
sfr unsigned long   volatile AD1CHSSET        absolute 0xBF809048;
sfr unsigned long   volatile AD1CHSINV        absolute 0xBF80904C;
sfr atomic unsigned long            AD1CSSL          absolute 0xBF809050;
    const register unsigned short int CSSL0 = 0;
    sbit  CSSL0_bit at AD1CSSL.B0;
    const register unsigned short int CSSL1 = 1;
    sbit  CSSL1_bit at AD1CSSL.B1;
    const register unsigned short int CSSL2 = 2;
    sbit  CSSL2_bit at AD1CSSL.B2;
    const register unsigned short int CSSL3 = 3;
    sbit  CSSL3_bit at AD1CSSL.B3;
    const register unsigned short int CSSL4 = 4;
    sbit  CSSL4_bit at AD1CSSL.B4;
    const register unsigned short int CSSL5 = 5;
    sbit  CSSL5_bit at AD1CSSL.B5;
    const register unsigned short int CSSL6 = 6;
    sbit  CSSL6_bit at AD1CSSL.B6;
    const register unsigned short int CSSL7 = 7;
    sbit  CSSL7_bit at AD1CSSL.B7;
    const register unsigned short int CSSL8 = 8;
    sbit  CSSL8_bit at AD1CSSL.B8;
    const register unsigned short int CSSL9 = 9;
    sbit  CSSL9_bit at AD1CSSL.B9;
    const register unsigned short int CSSL10 = 10;
    sbit  CSSL10_bit at AD1CSSL.B10;
    const register unsigned short int CSSL11 = 11;
    sbit  CSSL11_bit at AD1CSSL.B11;
    const register unsigned short int CSSL12 = 12;
    sbit  CSSL12_bit at AD1CSSL.B12;
    const register unsigned short int CSSL13 = 13;
    sbit  CSSL13_bit at AD1CSSL.B13;
    const register unsigned short int CSSL14 = 14;
    sbit  CSSL14_bit at AD1CSSL.B14;
    const register unsigned short int CSSL15 = 15;
    sbit  CSSL15_bit at AD1CSSL.B15;
    const register unsigned short int CSSL16 = 16;
    sbit  CSSL16_bit at AD1CSSL.B16;
    const register unsigned short int CSSL17 = 17;
    sbit  CSSL17_bit at AD1CSSL.B17;
    const register unsigned short int CSSL18 = 18;
    sbit  CSSL18_bit at AD1CSSL.B18;
    const register unsigned short int CSSL19 = 19;
    sbit  CSSL19_bit at AD1CSSL.B19;
    const register unsigned short int CSSL20 = 20;
    sbit  CSSL20_bit at AD1CSSL.B20;
    const register unsigned short int CSSL21 = 21;
    sbit  CSSL21_bit at AD1CSSL.B21;
    const register unsigned short int CSSL22 = 22;
    sbit  CSSL22_bit at AD1CSSL.B22;
    const register unsigned short int CSSL23 = 23;
    sbit  CSSL23_bit at AD1CSSL.B23;
    const register unsigned short int CSSL24 = 24;
    sbit  CSSL24_bit at AD1CSSL.B24;
    const register unsigned short int CSSL25 = 25;
    sbit  CSSL25_bit at AD1CSSL.B25;
    const register unsigned short int CSSL26 = 26;
    sbit  CSSL26_bit at AD1CSSL.B26;
    const register unsigned short int CSSL27 = 27;
    sbit  CSSL27_bit at AD1CSSL.B27;
    const register unsigned short int CSSL28 = 28;
    sbit  CSSL28_bit at AD1CSSL.B28;
    const register unsigned short int CSSL29 = 29;
    sbit  CSSL29_bit at AD1CSSL.B29;
    const register unsigned short int CSSL30 = 30;
    sbit  CSSL30_bit at AD1CSSL.B30;
    sbit  CSSL0_AD1CSSL_bit at AD1CSSL.B0;
    sbit  CSSL1_AD1CSSL_bit at AD1CSSL.B1;
    sbit  CSSL2_AD1CSSL_bit at AD1CSSL.B2;
    sbit  CSSL3_AD1CSSL_bit at AD1CSSL.B3;
    sbit  CSSL4_AD1CSSL_bit at AD1CSSL.B4;
    sbit  CSSL5_AD1CSSL_bit at AD1CSSL.B5;
    sbit  CSSL6_AD1CSSL_bit at AD1CSSL.B6;
    sbit  CSSL7_AD1CSSL_bit at AD1CSSL.B7;
    sbit  CSSL8_AD1CSSL_bit at AD1CSSL.B8;
    sbit  CSSL9_AD1CSSL_bit at AD1CSSL.B9;
    sbit  CSSL10_AD1CSSL_bit at AD1CSSL.B10;
    sbit  CSSL11_AD1CSSL_bit at AD1CSSL.B11;
    sbit  CSSL12_AD1CSSL_bit at AD1CSSL.B12;
    sbit  CSSL13_AD1CSSL_bit at AD1CSSL.B13;
    sbit  CSSL14_AD1CSSL_bit at AD1CSSL.B14;
    sbit  CSSL15_AD1CSSL_bit at AD1CSSL.B15;
    sbit  CSSL16_AD1CSSL_bit at AD1CSSL.B16;
    sbit  CSSL17_AD1CSSL_bit at AD1CSSL.B17;
    sbit  CSSL18_AD1CSSL_bit at AD1CSSL.B18;
    sbit  CSSL19_AD1CSSL_bit at AD1CSSL.B19;
    sbit  CSSL20_AD1CSSL_bit at AD1CSSL.B20;
    sbit  CSSL21_AD1CSSL_bit at AD1CSSL.B21;
    sbit  CSSL22_AD1CSSL_bit at AD1CSSL.B22;
    sbit  CSSL23_AD1CSSL_bit at AD1CSSL.B23;
    sbit  CSSL24_AD1CSSL_bit at AD1CSSL.B24;
    sbit  CSSL25_AD1CSSL_bit at AD1CSSL.B25;
    sbit  CSSL26_AD1CSSL_bit at AD1CSSL.B26;
    sbit  CSSL27_AD1CSSL_bit at AD1CSSL.B27;
    sbit  CSSL28_AD1CSSL_bit at AD1CSSL.B28;
    sbit  CSSL29_AD1CSSL_bit at AD1CSSL.B29;
    sbit  CSSL30_AD1CSSL_bit at AD1CSSL.B30;
sfr unsigned long   volatile AD1CSSLCLR       absolute 0xBF809054;
sfr unsigned long   volatile AD1CSSLSET       absolute 0xBF809058;
sfr unsigned long   volatile AD1CSSLINV       absolute 0xBF80905C;
sfr unsigned long   volatile ADC1BUF0         absolute 0xBF809070;
sfr unsigned long   volatile ADC1BUF1         absolute 0xBF809080;
sfr unsigned long   volatile ADC1BUF2         absolute 0xBF809090;
sfr unsigned long   volatile ADC1BUF3         absolute 0xBF8090A0;
sfr unsigned long   volatile ADC1BUF4         absolute 0xBF8090B0;
sfr unsigned long   volatile ADC1BUF5         absolute 0xBF8090C0;
sfr unsigned long   volatile ADC1BUF6         absolute 0xBF8090D0;
sfr unsigned long   volatile ADC1BUF7         absolute 0xBF8090E0;
sfr unsigned long   volatile ADC1BUF8         absolute 0xBF8090F0;
sfr unsigned long   volatile ADC1BUF9         absolute 0xBF809100;
sfr unsigned long   volatile ADC1BUFA         absolute 0xBF809110;
sfr unsigned long   volatile ADC1BUFB         absolute 0xBF809120;
sfr unsigned long   volatile ADC1BUFC         absolute 0xBF809130;
sfr unsigned long   volatile ADC1BUFD         absolute 0xBF809140;
sfr unsigned long   volatile ADC1BUFE         absolute 0xBF809150;
sfr unsigned long   volatile ADC1BUFF         absolute 0xBF809160;
sfr atomic unsigned long            CVRCON           absolute 0xBF809800;
    const register unsigned short int CVR0 = 0;
    sbit  CVR0_bit at CVRCON.B0;
    const register unsigned short int CVR1 = 1;
    sbit  CVR1_bit at CVRCON.B1;
    const register unsigned short int CVR2 = 2;
    sbit  CVR2_bit at CVRCON.B2;
    const register unsigned short int CVR3 = 3;
    sbit  CVR3_bit at CVRCON.B3;
    const register unsigned short int CVRSS = 4;
    sbit  CVRSS_bit at CVRCON.B4;
    const register unsigned short int CVRR = 5;
    sbit  CVRR_bit at CVRCON.B5;
    const register unsigned short int CVROE = 6;
    sbit  CVROE_bit at CVRCON.B6;
    sbit  ON_CVRCON_bit at CVRCON.B15;
    sbit  CVR0_CVRCON_bit at CVRCON.B0;
    sbit  CVR1_CVRCON_bit at CVRCON.B1;
    sbit  CVR2_CVRCON_bit at CVRCON.B2;
    sbit  CVR3_CVRCON_bit at CVRCON.B3;
sfr unsigned long   volatile CVRCONCLR        absolute 0xBF809804;
sfr unsigned long   volatile CVRCONSET        absolute 0xBF809808;
sfr unsigned long   volatile CVRCONINV        absolute 0xBF80980C;
sfr atomic unsigned long   volatile CM1CON           absolute 0xBF80A000;
    const register unsigned short int CCH0 = 0;
    sbit  CCH0_bit at CM1CON.B0;
    const register unsigned short int CCH1 = 1;
    sbit  CCH1_bit at CM1CON.B1;
    const register unsigned short int CREF = 4;
    sbit  CREF_bit at CM1CON.B4;
    const register unsigned short int EVPOL0 = 6;
    sbit  EVPOL0_bit at CM1CON.B6;
    const register unsigned short int EVPOL1 = 7;
    sbit  EVPOL1_bit at CM1CON.B7;
    const register unsigned short int COUT = 8;
    sbit  COUT_bit at CM1CON.B8;
    const register unsigned short int CPOL = 13;
    sbit  CPOL_bit at CM1CON.B13;
    const register unsigned short int COE = 14;
    sbit  COE_bit at CM1CON.B14;
    sbit  ON_CM1CON_bit at CM1CON.B15;
    sbit  CCH0_CM1CON_bit at CM1CON.B0;
    sbit  CCH1_CM1CON_bit at CM1CON.B1;
    sbit  EVPOL0_CM1CON_bit at CM1CON.B6;
    sbit  EVPOL1_CM1CON_bit at CM1CON.B7;
sfr unsigned long   volatile CM1CONCLR        absolute 0xBF80A004;
sfr unsigned long   volatile CM1CONSET        absolute 0xBF80A008;
sfr unsigned long   volatile CM1CONINV        absolute 0xBF80A00C;
sfr atomic unsigned long   volatile CM2CON           absolute 0xBF80A010;
    sbit  CCH0_CM2CON_bit at CM2CON.B0;
    sbit  CCH1_CM2CON_bit at CM2CON.B1;
    sbit  CREF_CM2CON_bit at CM2CON.B4;
    sbit  EVPOL0_CM2CON_bit at CM2CON.B6;
    sbit  EVPOL1_CM2CON_bit at CM2CON.B7;
    sbit  COUT_CM2CON_bit at CM2CON.B8;
    sbit  CPOL_CM2CON_bit at CM2CON.B13;
    sbit  COE_CM2CON_bit at CM2CON.B14;
    sbit  ON_CM2CON_bit at CM2CON.B15;
sfr unsigned long   volatile CM2CONCLR        absolute 0xBF80A014;
sfr unsigned long   volatile CM2CONSET        absolute 0xBF80A018;
sfr unsigned long   volatile CM2CONINV        absolute 0xBF80A01C;
sfr atomic unsigned long   volatile CMSTAT           absolute 0xBF80A060;
    const register unsigned short int C1OUT = 0;
    sbit  C1OUT_bit at CMSTAT.B0;
    const register unsigned short int C2OUT = 1;
    sbit  C2OUT_bit at CMSTAT.B1;
    sbit  SIDL_CMSTAT_bit at CMSTAT.B13;
sfr unsigned long   volatile CMSTATCLR        absolute 0xBF80A064;
sfr unsigned long   volatile CMSTATSET        absolute 0xBF80A068;
sfr unsigned long   volatile CMSTATINV        absolute 0xBF80A06C;
sfr atomic unsigned long   volatile CTMUCON          absolute 0xBF80A200;
    const register unsigned short int IRNG0 = 0;
    sbit  IRNG0_bit at CTMUCON.B0;
    const register unsigned short int IRNG1 = 1;
    sbit  IRNG1_bit at CTMUCON.B1;
    const register unsigned short int ITRIM0 = 2;
    sbit  ITRIM0_bit at CTMUCON.B2;
    const register unsigned short int ITRIM1 = 3;
    sbit  ITRIM1_bit at CTMUCON.B3;
    const register unsigned short int ITRIM2 = 4;
    sbit  ITRIM2_bit at CTMUCON.B4;
    const register unsigned short int ITRIM3 = 5;
    sbit  ITRIM3_bit at CTMUCON.B5;
    const register unsigned short int ITRIM4 = 6;
    sbit  ITRIM4_bit at CTMUCON.B6;
    const register unsigned short int ITRIM5 = 7;
    sbit  ITRIM5_bit at CTMUCON.B7;
    const register unsigned short int CTTRIG = 8;
    sbit  CTTRIG_bit at CTMUCON.B8;
    const register unsigned short int IDISSEN = 9;
    sbit  IDISSEN_bit at CTMUCON.B9;
    const register unsigned short int EDGSEQEN = 10;
    sbit  EDGSEQEN_bit at CTMUCON.B10;
    const register unsigned short int EDGEN = 11;
    sbit  EDGEN_bit at CTMUCON.B11;
    const register unsigned short int TGEN = 12;
    sbit  TGEN_bit at CTMUCON.B12;
    const register unsigned short int CTMUSIDL = 13;
    sbit  CTMUSIDL_bit at CTMUCON.B13;
    sbit  ON_CTMUCON_bit at CTMUCON.B15;
    const register unsigned short int EDG2SEL0 = 18;
    sbit  EDG2SEL0_bit at CTMUCON.B18;
    const register unsigned short int EDG2SEL1 = 19;
    sbit  EDG2SEL1_bit at CTMUCON.B19;
    const register unsigned short int EDG2SEL2 = 20;
    sbit  EDG2SEL2_bit at CTMUCON.B20;
    const register unsigned short int EDG2SEL3 = 21;
    sbit  EDG2SEL3_bit at CTMUCON.B21;
    const register unsigned short int EDG2POL = 22;
    sbit  EDG2POL_bit at CTMUCON.B22;
    const register unsigned short int EDG2MOD = 23;
    sbit  EDG2MOD_bit at CTMUCON.B23;
    const register unsigned short int EDG1STAT = 24;
    sbit  EDG1STAT_bit at CTMUCON.B24;
    const register unsigned short int EDG2STAT = 25;
    sbit  EDG2STAT_bit at CTMUCON.B25;
    const register unsigned short int EDG1SEL0 = 26;
    sbit  EDG1SEL0_bit at CTMUCON.B26;
    const register unsigned short int EDG1SEL1 = 27;
    sbit  EDG1SEL1_bit at CTMUCON.B27;
    const register unsigned short int EDG1SEL2 = 28;
    sbit  EDG1SEL2_bit at CTMUCON.B28;
    const register unsigned short int EDG1SEL3 = 29;
    sbit  EDG1SEL3_bit at CTMUCON.B29;
    const register unsigned short int EDG1POL = 30;
    sbit  EDG1POL_bit at CTMUCON.B30;
    const register unsigned short int EDG1MOD = 31;
    sbit  EDG1MOD_bit at CTMUCON.B31;
sfr unsigned long   volatile CTMUCONCLR       absolute 0xBF80A204;
sfr unsigned long   volatile CTMUCONSET       absolute 0xBF80A208;
sfr unsigned long   volatile CTMUCONINV       absolute 0xBF80A20C;
sfr atomic unsigned long   volatile OSCCON           absolute 0xBF80F000;
    const register unsigned short int OSWEN = 0;
    sbit  OSWEN_bit at OSCCON.B0;
    const register unsigned short int SOSCEN = 1;
    sbit  SOSCEN_bit at OSCCON.B1;
    const register unsigned short int UFRCEN = 2;
    sbit  UFRCEN_bit at OSCCON.B2;
    const register unsigned short int CF = 3;
    sbit  CF_bit at OSCCON.B3;
    const register unsigned short int SLPEN = 4;
    sbit  SLPEN_bit at OSCCON.B4;
    const register unsigned short int SLOCK = 5;
    sbit  SLOCK_bit at OSCCON.B5;
    const register unsigned short int ULOCK = 6;
    sbit  ULOCK_bit at OSCCON.B6;
    const register unsigned short int CLKLOCK = 7;
    sbit  CLKLOCK_bit at OSCCON.B7;
    const register unsigned short int NOSC0 = 8;
    sbit  NOSC0_bit at OSCCON.B8;
    const register unsigned short int NOSC1 = 9;
    sbit  NOSC1_bit at OSCCON.B9;
    const register unsigned short int NOSC2 = 10;
    sbit  NOSC2_bit at OSCCON.B10;
    const register unsigned short int COSC0 = 12;
    sbit  COSC0_bit at OSCCON.B12;
    const register unsigned short int COSC1 = 13;
    sbit  COSC1_bit at OSCCON.B13;
    const register unsigned short int COSC2 = 14;
    sbit  COSC2_bit at OSCCON.B14;
    const register unsigned short int PLLMULT0 = 16;
    sbit  PLLMULT0_bit at OSCCON.B16;
    const register unsigned short int PLLMULT1 = 17;
    sbit  PLLMULT1_bit at OSCCON.B17;
    const register unsigned short int PLLMULT2 = 18;
    sbit  PLLMULT2_bit at OSCCON.B18;
    const register unsigned short int PBDIV0 = 19;
    sbit  PBDIV0_bit at OSCCON.B19;
    const register unsigned short int PBDIV1 = 20;
    sbit  PBDIV1_bit at OSCCON.B20;
    const register unsigned short int PBDIVRDY = 21;
    sbit  PBDIVRDY_bit at OSCCON.B21;
    const register unsigned short int SOSCRDY = 22;
    sbit  SOSCRDY_bit at OSCCON.B22;
    const register unsigned short int FRCDIV0 = 24;
    sbit  FRCDIV0_bit at OSCCON.B24;
    const register unsigned short int FRCDIV1 = 25;
    sbit  FRCDIV1_bit at OSCCON.B25;
    const register unsigned short int FRCDIV2 = 26;
    sbit  FRCDIV2_bit at OSCCON.B26;
    const register unsigned short int PLLODIV0 = 27;
    sbit  PLLODIV0_bit at OSCCON.B27;
    const register unsigned short int PLLODIV1 = 28;
    sbit  PLLODIV1_bit at OSCCON.B28;
    const register unsigned short int PLLODIV2 = 29;
    sbit  PLLODIV2_bit at OSCCON.B29;
    sbit  NOSC0_OSCCON_bit at OSCCON.B8;
    sbit  NOSC1_OSCCON_bit at OSCCON.B9;
    sbit  NOSC2_OSCCON_bit at OSCCON.B10;
    sbit  COSC0_OSCCON_bit at OSCCON.B12;
    sbit  COSC1_OSCCON_bit at OSCCON.B13;
    sbit  COSC2_OSCCON_bit at OSCCON.B14;
    sbit  PLLMULT0_OSCCON_bit at OSCCON.B16;
    sbit  PLLMULT1_OSCCON_bit at OSCCON.B17;
    sbit  PLLMULT2_OSCCON_bit at OSCCON.B18;
    sbit  PBDIV0_OSCCON_bit at OSCCON.B19;
    sbit  PBDIV1_OSCCON_bit at OSCCON.B20;
    sbit  FRCDIV0_OSCCON_bit at OSCCON.B24;
    sbit  FRCDIV1_OSCCON_bit at OSCCON.B25;
    sbit  FRCDIV2_OSCCON_bit at OSCCON.B26;
    sbit  PLLODIV0_OSCCON_bit at OSCCON.B27;
    sbit  PLLODIV1_OSCCON_bit at OSCCON.B28;
    sbit  PLLODIV2_OSCCON_bit at OSCCON.B29;
sfr unsigned long   volatile OSCCONCLR        absolute 0xBF80F004;
sfr unsigned long   volatile OSCCONSET        absolute 0xBF80F008;
sfr unsigned long   volatile OSCCONINV        absolute 0xBF80F00C;
sfr atomic unsigned long   volatile OSCTUN           absolute 0xBF80F010;
    const register unsigned short int TUN0 = 0;
    sbit  TUN0_bit at OSCTUN.B0;
    const register unsigned short int TUN1 = 1;
    sbit  TUN1_bit at OSCTUN.B1;
    const register unsigned short int TUN2 = 2;
    sbit  TUN2_bit at OSCTUN.B2;
    const register unsigned short int TUN3 = 3;
    sbit  TUN3_bit at OSCTUN.B3;
    const register unsigned short int TUN4 = 4;
    sbit  TUN4_bit at OSCTUN.B4;
    const register unsigned short int TUN5 = 5;
    sbit  TUN5_bit at OSCTUN.B5;
    sbit  TUN0_OSCTUN_bit at OSCTUN.B0;
    sbit  TUN1_OSCTUN_bit at OSCTUN.B1;
    sbit  TUN2_OSCTUN_bit at OSCTUN.B2;
    sbit  TUN3_OSCTUN_bit at OSCTUN.B3;
    sbit  TUN4_OSCTUN_bit at OSCTUN.B4;
    sbit  TUN5_OSCTUN_bit at OSCTUN.B5;
sfr unsigned long   volatile OSCTUNCLR        absolute 0xBF80F014;
sfr unsigned long   volatile OSCTUNSET        absolute 0xBF80F018;
sfr unsigned long   volatile OSCTUNINV        absolute 0xBF80F01C;
sfr atomic unsigned long            REFOCON          absolute 0xBF80F020;
    const register unsigned short int ROSEL0 = 0;
    sbit  ROSEL0_bit at REFOCON.B0;
    const register unsigned short int ROSEL1 = 1;
    sbit  ROSEL1_bit at REFOCON.B1;
    const register unsigned short int ROSEL2 = 2;
    sbit  ROSEL2_bit at REFOCON.B2;
    const register unsigned short int ROSEL3 = 3;
    sbit  ROSEL3_bit at REFOCON.B3;
    const register unsigned short int ACTIVE = 8;
    sbit  ACTIVE_bit at REFOCON.B8;
    const register unsigned short int DIVSWEN = 9;
    sbit  DIVSWEN_bit at REFOCON.B9;
    const register unsigned short int RSLP = 11;
    sbit  RSLP_bit at REFOCON.B11;
    const register unsigned short int OE = 12;
    sbit  OE_bit at REFOCON.B12;
    sbit  SIDL_REFOCON_bit at REFOCON.B13;
    sbit  ON_REFOCON_bit at REFOCON.B15;
    const register unsigned short int RODIV0 = 16;
    sbit  RODIV0_bit at REFOCON.B16;
    const register unsigned short int RODIV1 = 17;
    sbit  RODIV1_bit at REFOCON.B17;
    const register unsigned short int RODIV2 = 18;
    sbit  RODIV2_bit at REFOCON.B18;
    const register unsigned short int RODIV3 = 19;
    sbit  RODIV3_bit at REFOCON.B19;
    const register unsigned short int RODIV4 = 20;
    sbit  RODIV4_bit at REFOCON.B20;
    const register unsigned short int RODIV5 = 21;
    sbit  RODIV5_bit at REFOCON.B21;
    const register unsigned short int RODIV6 = 22;
    sbit  RODIV6_bit at REFOCON.B22;
    const register unsigned short int RODIV7 = 23;
    sbit  RODIV7_bit at REFOCON.B23;
    const register unsigned short int RODIV8 = 24;
    sbit  RODIV8_bit at REFOCON.B24;
    const register unsigned short int RODIV9 = 25;
    sbit  RODIV9_bit at REFOCON.B25;
    const register unsigned short int RODIV10 = 26;
    sbit  RODIV10_bit at REFOCON.B26;
    const register unsigned short int RODIV11 = 27;
    sbit  RODIV11_bit at REFOCON.B27;
    const register unsigned short int RODIV12 = 28;
    sbit  RODIV12_bit at REFOCON.B28;
    const register unsigned short int RODIV13 = 29;
    sbit  RODIV13_bit at REFOCON.B29;
    const register unsigned short int RODIV14 = 30;
    sbit  RODIV14_bit at REFOCON.B30;
sfr unsigned long   volatile REFOCONCLR       absolute 0xBF80F024;
sfr unsigned long   volatile REFOCONSET       absolute 0xBF80F028;
sfr unsigned long   volatile REFOCONINV       absolute 0xBF80F02C;
sfr atomic unsigned long   volatile REFOTRIM         absolute 0xBF80F030;
    const register unsigned short int ROTRIM0 = 23;
    sbit  ROTRIM0_bit at REFOTRIM.B23;
    const register unsigned short int ROTRIM1 = 24;
    sbit  ROTRIM1_bit at REFOTRIM.B24;
    const register unsigned short int ROTRIM2 = 25;
    sbit  ROTRIM2_bit at REFOTRIM.B25;
    const register unsigned short int ROTRIM3 = 26;
    sbit  ROTRIM3_bit at REFOTRIM.B26;
    const register unsigned short int ROTRIM4 = 27;
    sbit  ROTRIM4_bit at REFOTRIM.B27;
    const register unsigned short int ROTRIM5 = 28;
    sbit  ROTRIM5_bit at REFOTRIM.B28;
    const register unsigned short int ROTRIM6 = 29;
    sbit  ROTRIM6_bit at REFOTRIM.B29;
    const register unsigned short int ROTRIM7 = 30;
    sbit  ROTRIM7_bit at REFOTRIM.B30;
    const register unsigned short int ROTRIM8 = 31;
    sbit  ROTRIM8_bit at REFOTRIM.B31;
sfr unsigned long   volatile REFOTRIMCLR      absolute 0xBF80F034;
sfr unsigned long   volatile REFOTRIMSET      absolute 0xBF80F038;
sfr unsigned long   volatile REFOTRIMINV      absolute 0xBF80F03C;
sfr unsigned long   volatile CFGCON           absolute 0xBF80F200;
    const register unsigned short int TDOEN = 0;
    sbit  TDOEN_bit at CFGCON.B0;
    const register unsigned short int TROEN = 2;
    sbit  TROEN_bit at CFGCON.B2;
    const register unsigned short int JTAGEN = 3;
    sbit  JTAGEN_bit at CFGCON.B3;
    const register unsigned short int PMDLOCK = 12;
    sbit  PMDLOCK_bit at CFGCON.B12;
    const register unsigned short int IOLOCK = 13;
    sbit  IOLOCK_bit at CFGCON.B13;
sfr unsigned long   volatile DDPCON           absolute 0xBF80F200;
    sbit  TDOEN_DDPCON_bit at DDPCON.B0;
    sbit  TROEN_DDPCON_bit at DDPCON.B2;
    sbit  JTAGEN_DDPCON_bit at DDPCON.B3;
    sbit  PMDLOCK_DDPCON_bit at DDPCON.B12;
    sbit  IOLOCK_DDPCON_bit at DDPCON.B13;
sfr unsigned long   volatile DEVID            absolute 0xBF80F220;
    const register unsigned short int DEVID0 = 0;
    sbit  DEVID0_bit at DEVID.B0;
    const register unsigned short int DEVID1 = 1;
    sbit  DEVID1_bit at DEVID.B1;
    const register unsigned short int DEVID2 = 2;
    sbit  DEVID2_bit at DEVID.B2;
    const register unsigned short int DEVID3 = 3;
    sbit  DEVID3_bit at DEVID.B3;
    const register unsigned short int DEVID4 = 4;
    sbit  DEVID4_bit at DEVID.B4;
    const register unsigned short int DEVID5 = 5;
    sbit  DEVID5_bit at DEVID.B5;
    const register unsigned short int DEVID6 = 6;
    sbit  DEVID6_bit at DEVID.B6;
    const register unsigned short int DEVID7 = 7;
    sbit  DEVID7_bit at DEVID.B7;
    const register unsigned short int DEVID8 = 8;
    sbit  DEVID8_bit at DEVID.B8;
    const register unsigned short int DEVID9 = 9;
    sbit  DEVID9_bit at DEVID.B9;
    const register unsigned short int DEVID10 = 10;
    sbit  DEVID10_bit at DEVID.B10;
    const register unsigned short int DEVID11 = 11;
    sbit  DEVID11_bit at DEVID.B11;
    const register unsigned short int DEVID12 = 12;
    sbit  DEVID12_bit at DEVID.B12;
    const register unsigned short int DEVID13 = 13;
    sbit  DEVID13_bit at DEVID.B13;
    const register unsigned short int DEVID14 = 14;
    sbit  DEVID14_bit at DEVID.B14;
    const register unsigned short int DEVID15 = 15;
    sbit  DEVID15_bit at DEVID.B15;
    const register unsigned short int DEVID16 = 16;
    sbit  DEVID16_bit at DEVID.B16;
    const register unsigned short int DEVID17 = 17;
    sbit  DEVID17_bit at DEVID.B17;
    const register unsigned short int DEVID18 = 18;
    sbit  DEVID18_bit at DEVID.B18;
    const register unsigned short int DEVID19 = 19;
    sbit  DEVID19_bit at DEVID.B19;
    const register unsigned short int DEVID20 = 20;
    sbit  DEVID20_bit at DEVID.B20;
    const register unsigned short int DEVID21 = 21;
    sbit  DEVID21_bit at DEVID.B21;
    const register unsigned short int DEVID22 = 22;
    sbit  DEVID22_bit at DEVID.B22;
    const register unsigned short int DEVID23 = 23;
    sbit  DEVID23_bit at DEVID.B23;
    const register unsigned short int DEVID24 = 24;
    sbit  DEVID24_bit at DEVID.B24;
    const register unsigned short int DEVID25 = 25;
    sbit  DEVID25_bit at DEVID.B25;
    const register unsigned short int DEVID26 = 26;
    sbit  DEVID26_bit at DEVID.B26;
    const register unsigned short int DEVID27 = 27;
    sbit  DEVID27_bit at DEVID.B27;
    const register unsigned short int VER0 = 28;
    sbit  VER0_bit at DEVID.B28;
    const register unsigned short int VER1 = 29;
    sbit  VER1_bit at DEVID.B29;
    const register unsigned short int VER2 = 30;
    sbit  VER2_bit at DEVID.B30;
    const register unsigned short int VER3 = 31;
    sbit  VER3_bit at DEVID.B31;
sfr atomic unsigned long   volatile SYSKEY           absolute 0xBF80F230;
sfr unsigned long   volatile SYSKEYCLR        absolute 0xBF80F234;
sfr unsigned long   volatile SYSKEYSET        absolute 0xBF80F238;
sfr unsigned long   volatile SYSKEYINV        absolute 0xBF80F23C;
sfr atomic unsigned long            PMD1             absolute 0xBF80F240;
    const register unsigned short int AD1MD = 0;
    sbit  AD1MD_bit at PMD1.B0;
    const register unsigned short int CTMUMD = 8;
    sbit  CTMUMD_bit at PMD1.B8;
    const register unsigned short int CVRMD = 12;
    sbit  CVRMD_bit at PMD1.B12;
sfr unsigned long   volatile PMD1CLR          absolute 0xBF80F244;
sfr unsigned long   volatile PMD1SET          absolute 0xBF80F248;
sfr unsigned long   volatile PMD1INV          absolute 0xBF80F24C;
sfr atomic unsigned long            PMD2             absolute 0xBF80F250;
    const register unsigned short int CMP1MD = 0;
    sbit  CMP1MD_bit at PMD2.B0;
    const register unsigned short int CMP2MD = 1;
    sbit  CMP2MD_bit at PMD2.B1;
sfr unsigned long   volatile PMD2CLR          absolute 0xBF80F254;
sfr unsigned long   volatile PMD2SET          absolute 0xBF80F258;
sfr unsigned long   volatile PMD2INV          absolute 0xBF80F25C;
sfr atomic unsigned long            PMD3             absolute 0xBF80F260;
    const register unsigned short int IC1MD = 0;
    sbit  IC1MD_bit at PMD3.B0;
    const register unsigned short int IC2MD = 1;
    sbit  IC2MD_bit at PMD3.B1;
    const register unsigned short int IC3MD = 2;
    sbit  IC3MD_bit at PMD3.B2;
    const register unsigned short int IC4MD = 3;
    sbit  IC4MD_bit at PMD3.B3;
    const register unsigned short int IC5MD = 4;
    sbit  IC5MD_bit at PMD3.B4;
    const register unsigned short int OC1MD = 16;
    sbit  OC1MD_bit at PMD3.B16;
    const register unsigned short int OC2MD = 17;
    sbit  OC2MD_bit at PMD3.B17;
    const register unsigned short int OC3MD = 18;
    sbit  OC3MD_bit at PMD3.B18;
    const register unsigned short int OC4MD = 19;
    sbit  OC4MD_bit at PMD3.B19;
    const register unsigned short int OC5MD = 20;
    sbit  OC5MD_bit at PMD3.B20;
sfr unsigned long   volatile PMD3CLR          absolute 0xBF80F264;
sfr unsigned long   volatile PMD3SET          absolute 0xBF80F268;
sfr unsigned long   volatile PMD3INV          absolute 0xBF80F26C;
sfr atomic unsigned long   volatile PMD4             absolute 0xBF80F270;
    const register unsigned short int T1MD = 0;
    sbit  T1MD_bit at PMD4.B0;
    const register unsigned short int T2MD = 1;
    sbit  T2MD_bit at PMD4.B1;
    const register unsigned short int T3MD = 2;
    sbit  T3MD_bit at PMD4.B2;
    const register unsigned short int T4MD = 3;
    sbit  T4MD_bit at PMD4.B3;
    const register unsigned short int T5MD = 4;
    sbit  T5MD_bit at PMD4.B4;
sfr unsigned long   volatile PMD4CLR          absolute 0xBF80F274;
sfr unsigned long   volatile PMD4SET          absolute 0xBF80F278;
sfr unsigned long   volatile PMD4INV          absolute 0xBF80F27C;
sfr atomic unsigned long   volatile PMD5             absolute 0xBF80F280;
    const register unsigned short int U1MD = 0;
    sbit  U1MD_bit at PMD5.B0;
    const register unsigned short int U2MD = 1;
    sbit  U2MD_bit at PMD5.B1;
    const register unsigned short int U3MD = 2;
    sbit  U3MD_bit at PMD5.B2;
    const register unsigned short int U4MD = 3;
    sbit  U4MD_bit at PMD5.B3;
    const register unsigned short int SPI1MD = 8;
    sbit  SPI1MD_bit at PMD5.B8;
    const register unsigned short int SPI2MD = 9;
    sbit  SPI2MD_bit at PMD5.B9;
    const register unsigned short int I2C1MD = 16;
    sbit  I2C1MD_bit at PMD5.B16;
    const register unsigned short int I2C2MD = 17;
    sbit  I2C2MD_bit at PMD5.B17;
sfr unsigned long   volatile PMD5CLR          absolute 0xBF80F284;
sfr unsigned long   volatile PMD5SET          absolute 0xBF80F288;
sfr unsigned long   volatile PMD5INV          absolute 0xBF80F28C;
sfr atomic unsigned long   volatile PMD6             absolute 0xBF80F290;
    const register unsigned short int RTCCMD = 0;
    sbit  RTCCMD_bit at PMD6.B0;
    const register unsigned short int REFOMD = 1;
    sbit  REFOMD_bit at PMD6.B1;
    const register unsigned short int PMPMD = 16;
    sbit  PMPMD_bit at PMD6.B16;
sfr unsigned long   volatile PMD6CLR          absolute 0xBF80F294;
sfr unsigned long   volatile PMD6SET          absolute 0xBF80F298;
sfr unsigned long   volatile PMD6INV          absolute 0xBF80F29C;
sfr atomic unsigned long   volatile NVMCON           absolute 0xBF80F400;
    const register unsigned short int NVMOP0 = 0;
    sbit  NVMOP0_bit at NVMCON.B0;
    const register unsigned short int NVMOP1 = 1;
    sbit  NVMOP1_bit at NVMCON.B1;
    const register unsigned short int NVMOP2 = 2;
    sbit  NVMOP2_bit at NVMCON.B2;
    const register unsigned short int NVMOP3 = 3;
    sbit  NVMOP3_bit at NVMCON.B3;
    const register unsigned short int LVDSTAT = 11;
    sbit  LVDSTAT_bit at NVMCON.B11;
    const register unsigned short int LVDERR = 12;
    sbit  LVDERR_bit at NVMCON.B12;
    const register unsigned short int WRERR = 13;
    sbit  WRERR_bit at NVMCON.B13;
    const register unsigned short int WREN = 14;
    sbit  WREN_bit at NVMCON.B14;
    const register unsigned short int WR = 15;
    sbit  WR_bit at NVMCON.B15;
    sbit  NVMOP0_NVMCON_bit at NVMCON.B0;
    sbit  NVMOP1_NVMCON_bit at NVMCON.B1;
    sbit  NVMOP2_NVMCON_bit at NVMCON.B2;
    sbit  NVMOP3_NVMCON_bit at NVMCON.B3;
    const register unsigned short int PROGOP0 = 0;
    sbit  PROGOP0_bit at NVMCON.B0;
    const register unsigned short int PROGOP1 = 1;
    sbit  PROGOP1_bit at NVMCON.B1;
    const register unsigned short int PROGOP2 = 2;
    sbit  PROGOP2_bit at NVMCON.B2;
    const register unsigned short int PROGOP3 = 3;
    sbit  PROGOP3_bit at NVMCON.B3;
    sbit  PROGOP0_NVMCON_bit at NVMCON.B0;
    sbit  PROGOP1_NVMCON_bit at NVMCON.B1;
    sbit  PROGOP2_NVMCON_bit at NVMCON.B2;
    sbit  PROGOP3_NVMCON_bit at NVMCON.B3;
sfr unsigned long   volatile NVMCONCLR        absolute 0xBF80F404;
sfr unsigned long   volatile NVMCONSET        absolute 0xBF80F408;
sfr unsigned long   volatile NVMCONINV        absolute 0xBF80F40C;
sfr unsigned long            NVMKEY           absolute 0xBF80F410;
sfr atomic unsigned long   volatile NVMADDR          absolute 0xBF80F420;
sfr unsigned long   volatile NVMADDRCLR       absolute 0xBF80F424;
sfr unsigned long   volatile NVMADDRSET       absolute 0xBF80F428;
sfr unsigned long   volatile NVMADDRINV       absolute 0xBF80F42C;
sfr unsigned long   volatile NVMDATA          absolute 0xBF80F430;
sfr unsigned long   volatile NVMSRCADDR       absolute 0xBF80F440;
sfr atomic unsigned long   volatile RCON             absolute 0xBF80F600;
    const register unsigned short int POR = 0;
    sbit  POR_bit at RCON.B0;
    const register unsigned short int BOR = 1;
    sbit  BOR_bit at RCON.B1;
    const register unsigned short int IDLE = 2;
    sbit  IDLE_bit at RCON.B2;
    const register unsigned short int SLEEP = 3;
    sbit  SLEEP_bit at RCON.B3;
    const register unsigned short int WDTO = 4;
    sbit  WDTO_bit at RCON.B4;
    const register unsigned short int SWR = 6;
    sbit  SWR_bit at RCON.B6;
    const register unsigned short int EXTR = 7;
    sbit  EXTR_bit at RCON.B7;
    const register unsigned short int VREGS = 8;
    sbit  VREGS_bit at RCON.B8;
    const register unsigned short int CMR = 9;
    sbit  CMR_bit at RCON.B9;
    const register unsigned short int HVDR = 29;
    sbit  HVDR_bit at RCON.B29;
sfr unsigned long   volatile RCONCLR          absolute 0xBF80F604;
sfr unsigned long   volatile RCONSET          absolute 0xBF80F608;
sfr unsigned long   volatile RCONINV          absolute 0xBF80F60C;
sfr atomic unsigned long   volatile RSWRST           absolute 0xBF80F610;
    const register unsigned short int SWRST = 0;
    sbit  SWRST_bit at RSWRST.B0;
sfr unsigned long   volatile RSWRSTCLR        absolute 0xBF80F614;
sfr unsigned long   volatile RSWRSTSET        absolute 0xBF80F618;
sfr unsigned long   volatile RSWRSTINV        absolute 0xBF80F61C;
sfr unsigned long   volatile INT1R            absolute 0xBF80FA04;
    const register unsigned short int INT1R0 = 0;
    sbit  INT1R0_bit at INT1R.B0;
    const register unsigned short int INT1R1 = 1;
    sbit  INT1R1_bit at INT1R.B1;
    const register unsigned short int INT1R2 = 2;
    sbit  INT1R2_bit at INT1R.B2;
    const register unsigned short int INT1R3 = 3;
    sbit  INT1R3_bit at INT1R.B3;
sfr unsigned long   volatile INT2R            absolute 0xBF80FA08;
    const register unsigned short int INT2R0 = 0;
    sbit  INT2R0_bit at INT2R.B0;
    const register unsigned short int INT2R1 = 1;
    sbit  INT2R1_bit at INT2R.B1;
    const register unsigned short int INT2R2 = 2;
    sbit  INT2R2_bit at INT2R.B2;
    const register unsigned short int INT2R3 = 3;
    sbit  INT2R3_bit at INT2R.B3;
sfr unsigned long   volatile INT3R            absolute 0xBF80FA0C;
    const register unsigned short int INT3R0 = 0;
    sbit  INT3R0_bit at INT3R.B0;
    const register unsigned short int INT3R1 = 1;
    sbit  INT3R1_bit at INT3R.B1;
    const register unsigned short int INT3R2 = 2;
    sbit  INT3R2_bit at INT3R.B2;
    const register unsigned short int INT3R3 = 3;
    sbit  INT3R3_bit at INT3R.B3;
sfr unsigned long   volatile INT4R            absolute 0xBF80FA10;
    const register unsigned short int INT4R0 = 0;
    sbit  INT4R0_bit at INT4R.B0;
    const register unsigned short int INT4R1 = 1;
    sbit  INT4R1_bit at INT4R.B1;
    const register unsigned short int INT4R2 = 2;
    sbit  INT4R2_bit at INT4R.B2;
    const register unsigned short int INT4R3 = 3;
    sbit  INT4R3_bit at INT4R.B3;
sfr unsigned long   volatile T2CKR            absolute 0xBF80FA18;
    const register unsigned short int T2CKR0 = 0;
    sbit  T2CKR0_bit at T2CKR.B0;
    const register unsigned short int T2CKR1 = 1;
    sbit  T2CKR1_bit at T2CKR.B1;
    const register unsigned short int T2CKR2 = 2;
    sbit  T2CKR2_bit at T2CKR.B2;
    const register unsigned short int T2CKR3 = 3;
    sbit  T2CKR3_bit at T2CKR.B3;
sfr unsigned long   volatile T3CKR            absolute 0xBF80FA1C;
    const register unsigned short int T3CKR0 = 0;
    sbit  T3CKR0_bit at T3CKR.B0;
    const register unsigned short int T3CKR1 = 1;
    sbit  T3CKR1_bit at T3CKR.B1;
    const register unsigned short int T3CKR2 = 2;
    sbit  T3CKR2_bit at T3CKR.B2;
    const register unsigned short int T3CKR3 = 3;
    sbit  T3CKR3_bit at T3CKR.B3;
sfr unsigned long   volatile T4CKR            absolute 0xBF80FA20;
    const register unsigned short int T4CKR0 = 0;
    sbit  T4CKR0_bit at T4CKR.B0;
    const register unsigned short int T4CKR1 = 1;
    sbit  T4CKR1_bit at T4CKR.B1;
    const register unsigned short int T4CKR2 = 2;
    sbit  T4CKR2_bit at T4CKR.B2;
    const register unsigned short int T4CKR3 = 3;
    sbit  T4CKR3_bit at T4CKR.B3;
sfr unsigned long   volatile T5CKR            absolute 0xBF80FA24;
    const register unsigned short int T5CKR0 = 0;
    sbit  T5CKR0_bit at T5CKR.B0;
    const register unsigned short int T5CKR1 = 1;
    sbit  T5CKR1_bit at T5CKR.B1;
    const register unsigned short int T5CKR2 = 2;
    sbit  T5CKR2_bit at T5CKR.B2;
    const register unsigned short int T5CKR3 = 3;
    sbit  T5CKR3_bit at T5CKR.B3;
sfr unsigned long   volatile IC1R             absolute 0xBF80FA28;
    const register unsigned short int IC1R0 = 0;
    sbit  IC1R0_bit at IC1R.B0;
    const register unsigned short int IC1R1 = 1;
    sbit  IC1R1_bit at IC1R.B1;
    const register unsigned short int IC1R2 = 2;
    sbit  IC1R2_bit at IC1R.B2;
    const register unsigned short int IC1R3 = 3;
    sbit  IC1R3_bit at IC1R.B3;
sfr unsigned long   volatile IC2R             absolute 0xBF80FA2C;
    const register unsigned short int IC2R0 = 0;
    sbit  IC2R0_bit at IC2R.B0;
    const register unsigned short int IC2R1 = 1;
    sbit  IC2R1_bit at IC2R.B1;
    const register unsigned short int IC2R2 = 2;
    sbit  IC2R2_bit at IC2R.B2;
    const register unsigned short int IC2R3 = 3;
    sbit  IC2R3_bit at IC2R.B3;
sfr unsigned long   volatile IC3R             absolute 0xBF80FA30;
    const register unsigned short int IC3R0 = 0;
    sbit  IC3R0_bit at IC3R.B0;
    const register unsigned short int IC3R1 = 1;
    sbit  IC3R1_bit at IC3R.B1;
    const register unsigned short int IC3R2 = 2;
    sbit  IC3R2_bit at IC3R.B2;
    const register unsigned short int IC3R3 = 3;
    sbit  IC3R3_bit at IC3R.B3;
sfr unsigned long   volatile IC4R             absolute 0xBF80FA34;
    const register unsigned short int IC4R0 = 0;
    sbit  IC4R0_bit at IC4R.B0;
    const register unsigned short int IC4R1 = 1;
    sbit  IC4R1_bit at IC4R.B1;
    const register unsigned short int IC4R2 = 2;
    sbit  IC4R2_bit at IC4R.B2;
    const register unsigned short int IC4R3 = 3;
    sbit  IC4R3_bit at IC4R.B3;
sfr unsigned long   volatile IC5R             absolute 0xBF80FA38;
    const register unsigned short int IC5R0 = 0;
    sbit  IC5R0_bit at IC5R.B0;
    const register unsigned short int IC5R1 = 1;
    sbit  IC5R1_bit at IC5R.B1;
    const register unsigned short int IC5R2 = 2;
    sbit  IC5R2_bit at IC5R.B2;
    const register unsigned short int IC5R3 = 3;
    sbit  IC5R3_bit at IC5R.B3;
sfr unsigned long   volatile OCFAR            absolute 0xBF80FA48;
    const register unsigned short int OCFAR0 = 0;
    sbit  OCFAR0_bit at OCFAR.B0;
    const register unsigned short int OCFAR1 = 1;
    sbit  OCFAR1_bit at OCFAR.B1;
    const register unsigned short int OCFAR2 = 2;
    sbit  OCFAR2_bit at OCFAR.B2;
    const register unsigned short int OCFAR3 = 3;
    sbit  OCFAR3_bit at OCFAR.B3;
sfr unsigned long   volatile U1RXR            absolute 0xBF80FA50;
    const register unsigned short int U1RXR0 = 0;
    sbit  U1RXR0_bit at U1RXR.B0;
    const register unsigned short int U1RXR1 = 1;
    sbit  U1RXR1_bit at U1RXR.B1;
    const register unsigned short int U1RXR2 = 2;
    sbit  U1RXR2_bit at U1RXR.B2;
    const register unsigned short int U1RXR3 = 3;
    sbit  U1RXR3_bit at U1RXR.B3;
sfr unsigned long   volatile U1CTSR           absolute 0xBF80FA54;
    const register unsigned short int U1CTSR0 = 0;
    sbit  U1CTSR0_bit at U1CTSR.B0;
    const register unsigned short int U1CTSR1 = 1;
    sbit  U1CTSR1_bit at U1CTSR.B1;
    const register unsigned short int U1CTSR2 = 2;
    sbit  U1CTSR2_bit at U1CTSR.B2;
    const register unsigned short int U1CTSR3 = 3;
    sbit  U1CTSR3_bit at U1CTSR.B3;
sfr unsigned long   volatile U2RXR            absolute 0xBF80FA58;
    const register unsigned short int U2RXR0 = 0;
    sbit  U2RXR0_bit at U2RXR.B0;
    const register unsigned short int U2RXR1 = 1;
    sbit  U2RXR1_bit at U2RXR.B1;
    const register unsigned short int U2RXR2 = 2;
    sbit  U2RXR2_bit at U2RXR.B2;
    const register unsigned short int U2RXR3 = 3;
    sbit  U2RXR3_bit at U2RXR.B3;
sfr unsigned long   volatile U2CTSR           absolute 0xBF80FA5C;
    const register unsigned short int U2CTSR0 = 0;
    sbit  U2CTSR0_bit at U2CTSR.B0;
    const register unsigned short int U2CTSR1 = 1;
    sbit  U2CTSR1_bit at U2CTSR.B1;
    const register unsigned short int U2CTSR2 = 2;
    sbit  U2CTSR2_bit at U2CTSR.B2;
    const register unsigned short int U2CTSR3 = 3;
    sbit  U2CTSR3_bit at U2CTSR.B3;
sfr unsigned long   volatile U3RXR            absolute 0xBF80FA60;
    const register unsigned short int U3RXR0 = 0;
    sbit  U3RXR0_bit at U3RXR.B0;
    const register unsigned short int U3RXR1 = 1;
    sbit  U3RXR1_bit at U3RXR.B1;
    const register unsigned short int U3RXR2 = 2;
    sbit  U3RXR2_bit at U3RXR.B2;
    const register unsigned short int U3RXR3 = 3;
    sbit  U3RXR3_bit at U3RXR.B3;
sfr unsigned long   volatile U3CTSR           absolute 0xBF80FA64;
    const register unsigned short int U3CTSR0 = 0;
    sbit  U3CTSR0_bit at U3CTSR.B0;
    const register unsigned short int U3CTSR1 = 1;
    sbit  U3CTSR1_bit at U3CTSR.B1;
    const register unsigned short int U3CTSR2 = 2;
    sbit  U3CTSR2_bit at U3CTSR.B2;
    const register unsigned short int U3CTSR3 = 3;
    sbit  U3CTSR3_bit at U3CTSR.B3;
sfr unsigned long   volatile U4RXR            absolute 0xBF80FA68;
    const register unsigned short int U4RXR0 = 0;
    sbit  U4RXR0_bit at U4RXR.B0;
    const register unsigned short int U4RXR1 = 1;
    sbit  U4RXR1_bit at U4RXR.B1;
    const register unsigned short int U4RXR2 = 2;
    sbit  U4RXR2_bit at U4RXR.B2;
    const register unsigned short int U4RXR3 = 3;
    sbit  U4RXR3_bit at U4RXR.B3;
sfr unsigned long   volatile U4CTSR           absolute 0xBF80FA6C;
    const register unsigned short int U4CTSR0 = 0;
    sbit  U4CTSR0_bit at U4CTSR.B0;
    const register unsigned short int U4CTSR1 = 1;
    sbit  U4CTSR1_bit at U4CTSR.B1;
    const register unsigned short int U4CTSR2 = 2;
    sbit  U4CTSR2_bit at U4CTSR.B2;
    const register unsigned short int U4CTSR3 = 3;
    sbit  U4CTSR3_bit at U4CTSR.B3;
sfr unsigned long   volatile U5RXR            absolute 0xBF80FA70;
    const register unsigned short int U5RXR0 = 0;
    sbit  U5RXR0_bit at U5RXR.B0;
    const register unsigned short int U5RXR1 = 1;
    sbit  U5RXR1_bit at U5RXR.B1;
    const register unsigned short int U5RXR2 = 2;
    sbit  U5RXR2_bit at U5RXR.B2;
    const register unsigned short int U5RXR3 = 3;
    sbit  U5RXR3_bit at U5RXR.B3;
sfr unsigned long   volatile U5CTSR           absolute 0xBF80FA74;
    const register unsigned short int U5CTSR0 = 0;
    sbit  U5CTSR0_bit at U5CTSR.B0;
    const register unsigned short int U5CTSR1 = 1;
    sbit  U5CTSR1_bit at U5CTSR.B1;
    const register unsigned short int U5CTSR2 = 2;
    sbit  U5CTSR2_bit at U5CTSR.B2;
    const register unsigned short int U5CTSR3 = 3;
    sbit  U5CTSR3_bit at U5CTSR.B3;
sfr unsigned long   volatile SDI1R            absolute 0xBF80FA84;
    const register unsigned short int SDI1R0 = 0;
    sbit  SDI1R0_bit at SDI1R.B0;
    const register unsigned short int SDI1R1 = 1;
    sbit  SDI1R1_bit at SDI1R.B1;
    const register unsigned short int SDI1R2 = 2;
    sbit  SDI1R2_bit at SDI1R.B2;
    const register unsigned short int SDI1R3 = 3;
    sbit  SDI1R3_bit at SDI1R.B3;
sfr unsigned long   volatile SS1R             absolute 0xBF80FA88;
    const register unsigned short int SS1R0 = 0;
    sbit  SS1R0_bit at SS1R.B0;
    const register unsigned short int SS1R1 = 1;
    sbit  SS1R1_bit at SS1R.B1;
    const register unsigned short int SS1R2 = 2;
    sbit  SS1R2_bit at SS1R.B2;
    const register unsigned short int SS1R3 = 3;
    sbit  SS1R3_bit at SS1R.B3;
sfr unsigned long   volatile SDI2R            absolute 0xBF80FA90;
    const register unsigned short int SDI2R0 = 0;
    sbit  SDI2R0_bit at SDI2R.B0;
    const register unsigned short int SDI2R1 = 1;
    sbit  SDI2R1_bit at SDI2R.B1;
    const register unsigned short int SDI2R2 = 2;
    sbit  SDI2R2_bit at SDI2R.B2;
    const register unsigned short int SDI2R3 = 3;
    sbit  SDI2R3_bit at SDI2R.B3;
sfr unsigned long   volatile SS2R             absolute 0xBF80FA94;
    const register unsigned short int SS2R0 = 0;
    sbit  SS2R0_bit at SS2R.B0;
    const register unsigned short int SS2R1 = 1;
    sbit  SS2R1_bit at SS2R.B1;
    const register unsigned short int SS2R2 = 2;
    sbit  SS2R2_bit at SS2R.B2;
    const register unsigned short int SS2R3 = 3;
    sbit  SS2R3_bit at SS2R.B3;
sfr unsigned long   volatile REFCLKIR         absolute 0xBF80FAD0;
    const register unsigned short int REFCLKIR0 = 0;
    sbit  REFCLKIR0_bit at REFCLKIR.B0;
    const register unsigned short int REFCLKIR1 = 1;
    sbit  REFCLKIR1_bit at REFCLKIR.B1;
    const register unsigned short int REFCLKIR2 = 2;
    sbit  REFCLKIR2_bit at REFCLKIR.B2;
    const register unsigned short int REFCLKIR3 = 3;
    sbit  REFCLKIR3_bit at REFCLKIR.B3;
sfr unsigned long   volatile RPB0R            absolute 0xBF80FB40;
    const register unsigned short int RPB0R0 = 0;
    sbit  RPB0R0_bit at RPB0R.B0;
    const register unsigned short int RPB0R1 = 1;
    sbit  RPB0R1_bit at RPB0R.B1;
    const register unsigned short int RPB0R2 = 2;
    sbit  RPB0R2_bit at RPB0R.B2;
    const register unsigned short int RPB0R3 = 3;
    sbit  RPB0R3_bit at RPB0R.B3;
sfr unsigned long   volatile RPB1R            absolute 0xBF80FB44;
    const register unsigned short int RPB1R0 = 0;
    sbit  RPB1R0_bit at RPB1R.B0;
    const register unsigned short int RPB1R1 = 1;
    sbit  RPB1R1_bit at RPB1R.B1;
    const register unsigned short int RPB1R2 = 2;
    sbit  RPB1R2_bit at RPB1R.B2;
    const register unsigned short int RPB1R3 = 3;
    sbit  RPB1R3_bit at RPB1R.B3;
sfr unsigned long   volatile RPB2R            absolute 0xBF80FB48;
    const register unsigned short int RPB2R0 = 0;
    sbit  RPB2R0_bit at RPB2R.B0;
    const register unsigned short int RPB2R1 = 1;
    sbit  RPB2R1_bit at RPB2R.B1;
    const register unsigned short int RPB2R2 = 2;
    sbit  RPB2R2_bit at RPB2R.B2;
    const register unsigned short int RPB2R3 = 3;
    sbit  RPB2R3_bit at RPB2R.B3;
sfr unsigned long   volatile RPB3R            absolute 0xBF80FB4C;
    const register unsigned short int RPB3R0 = 0;
    sbit  RPB3R0_bit at RPB3R.B0;
    const register unsigned short int RPB3R1 = 1;
    sbit  RPB3R1_bit at RPB3R.B1;
    const register unsigned short int RPB3R2 = 2;
    sbit  RPB3R2_bit at RPB3R.B2;
    const register unsigned short int RPB3R3 = 3;
    sbit  RPB3R3_bit at RPB3R.B3;
sfr unsigned long   volatile RPB5R            absolute 0xBF80FB54;
    const register unsigned short int RPB5R0 = 0;
    sbit  RPB5R0_bit at RPB5R.B0;
    const register unsigned short int RPB5R1 = 1;
    sbit  RPB5R1_bit at RPB5R.B1;
    const register unsigned short int RPB5R2 = 2;
    sbit  RPB5R2_bit at RPB5R.B2;
    const register unsigned short int RPB5R3 = 3;
    sbit  RPB5R3_bit at RPB5R.B3;
sfr unsigned long   volatile RPB6R            absolute 0xBF80FB58;
    const register unsigned short int RPB6R0 = 0;
    sbit  RPB6R0_bit at RPB6R.B0;
    const register unsigned short int RPB6R1 = 1;
    sbit  RPB6R1_bit at RPB6R.B1;
    const register unsigned short int RPB6R2 = 2;
    sbit  RPB6R2_bit at RPB6R.B2;
    const register unsigned short int RPB6R3 = 3;
    sbit  RPB6R3_bit at RPB6R.B3;
sfr unsigned long   volatile RPB7R            absolute 0xBF80FB5C;
    const register unsigned short int RPB7R0 = 0;
    sbit  RPB7R0_bit at RPB7R.B0;
    const register unsigned short int RPB7R1 = 1;
    sbit  RPB7R1_bit at RPB7R.B1;
    const register unsigned short int RPB7R2 = 2;
    sbit  RPB7R2_bit at RPB7R.B2;
    const register unsigned short int RPB7R3 = 3;
    sbit  RPB7R3_bit at RPB7R.B3;
sfr unsigned long   volatile RPB8R            absolute 0xBF80FB60;
    const register unsigned short int RPB8R0 = 0;
    sbit  RPB8R0_bit at RPB8R.B0;
    const register unsigned short int RPB8R1 = 1;
    sbit  RPB8R1_bit at RPB8R.B1;
    const register unsigned short int RPB8R2 = 2;
    sbit  RPB8R2_bit at RPB8R.B2;
    const register unsigned short int RPB8R3 = 3;
    sbit  RPB8R3_bit at RPB8R.B3;
sfr unsigned long   volatile RPB9R            absolute 0xBF80FB64;
    const register unsigned short int RPB9R0 = 0;
    sbit  RPB9R0_bit at RPB9R.B0;
    const register unsigned short int RPB9R1 = 1;
    sbit  RPB9R1_bit at RPB9R.B1;
    const register unsigned short int RPB9R2 = 2;
    sbit  RPB9R2_bit at RPB9R.B2;
    const register unsigned short int RPB9R3 = 3;
    sbit  RPB9R3_bit at RPB9R.B3;
sfr unsigned long   volatile RPB10R           absolute 0xBF80FB68;
    const register unsigned short int RPB10R0 = 0;
    sbit  RPB10R0_bit at RPB10R.B0;
    const register unsigned short int RPB10R1 = 1;
    sbit  RPB10R1_bit at RPB10R.B1;
    const register unsigned short int RPB10R2 = 2;
    sbit  RPB10R2_bit at RPB10R.B2;
    const register unsigned short int RPB10R3 = 3;
    sbit  RPB10R3_bit at RPB10R.B3;
sfr unsigned long   volatile RPB14R           absolute 0xBF80FB78;
    const register unsigned short int RPB14R0 = 0;
    sbit  RPB14R0_bit at RPB14R.B0;
    const register unsigned short int RPB14R1 = 1;
    sbit  RPB14R1_bit at RPB14R.B1;
    const register unsigned short int RPB14R2 = 2;
    sbit  RPB14R2_bit at RPB14R.B2;
    const register unsigned short int RPB14R3 = 3;
    sbit  RPB14R3_bit at RPB14R.B3;
sfr unsigned long   volatile RPB15R           absolute 0xBF80FB7C;
    const register unsigned short int RPB15R0 = 0;
    sbit  RPB15R0_bit at RPB15R.B0;
    const register unsigned short int RPB15R1 = 1;
    sbit  RPB15R1_bit at RPB15R.B1;
    const register unsigned short int RPB15R2 = 2;
    sbit  RPB15R2_bit at RPB15R.B2;
    const register unsigned short int RPB15R3 = 3;
    sbit  RPB15R3_bit at RPB15R.B3;
sfr unsigned long   volatile RPC13R           absolute 0xBF80FBB4;
    const register unsigned short int RPC13R0 = 0;
    sbit  RPC13R0_bit at RPC13R.B0;
    const register unsigned short int RPC13R1 = 1;
    sbit  RPC13R1_bit at RPC13R.B1;
    const register unsigned short int RPC13R2 = 2;
    sbit  RPC13R2_bit at RPC13R.B2;
    const register unsigned short int RPC13R3 = 3;
    sbit  RPC13R3_bit at RPC13R.B3;
sfr unsigned long   volatile RPC14R           absolute 0xBF80FBB8;
    const register unsigned short int RPC14R0 = 0;
    sbit  RPC14R0_bit at RPC14R.B0;
    const register unsigned short int RPC14R1 = 1;
    sbit  RPC14R1_bit at RPC14R.B1;
    const register unsigned short int RPC14R2 = 2;
    sbit  RPC14R2_bit at RPC14R.B2;
    const register unsigned short int RPC14R3 = 3;
    sbit  RPC14R3_bit at RPC14R.B3;
sfr unsigned long   volatile RPD0R            absolute 0xBF80FBC0;
    const register unsigned short int RPD0R0 = 0;
    sbit  RPD0R0_bit at RPD0R.B0;
    const register unsigned short int RPD0R1 = 1;
    sbit  RPD0R1_bit at RPD0R.B1;
    const register unsigned short int RPD0R2 = 2;
    sbit  RPD0R2_bit at RPD0R.B2;
    const register unsigned short int RPD0R3 = 3;
    sbit  RPD0R3_bit at RPD0R.B3;
sfr unsigned long   volatile RPD1R            absolute 0xBF80FBC4;
    const register unsigned short int RPD1R0 = 0;
    sbit  RPD1R0_bit at RPD1R.B0;
    const register unsigned short int RPD1R1 = 1;
    sbit  RPD1R1_bit at RPD1R.B1;
    const register unsigned short int RPD1R2 = 2;
    sbit  RPD1R2_bit at RPD1R.B2;
    const register unsigned short int RPD1R3 = 3;
    sbit  RPD1R3_bit at RPD1R.B3;
sfr unsigned long   volatile RPD2R            absolute 0xBF80FBC8;
    const register unsigned short int RPD2R0 = 0;
    sbit  RPD2R0_bit at RPD2R.B0;
    const register unsigned short int RPD2R1 = 1;
    sbit  RPD2R1_bit at RPD2R.B1;
    const register unsigned short int RPD2R2 = 2;
    sbit  RPD2R2_bit at RPD2R.B2;
    const register unsigned short int RPD2R3 = 3;
    sbit  RPD2R3_bit at RPD2R.B3;
sfr unsigned long   volatile RPD3R            absolute 0xBF80FBCC;
    const register unsigned short int RPD3R0 = 0;
    sbit  RPD3R0_bit at RPD3R.B0;
    const register unsigned short int RPD3R1 = 1;
    sbit  RPD3R1_bit at RPD3R.B1;
    const register unsigned short int RPD3R2 = 2;
    sbit  RPD3R2_bit at RPD3R.B2;
    const register unsigned short int RPD3R3 = 3;
    sbit  RPD3R3_bit at RPD3R.B3;
sfr unsigned long   volatile RPD4R            absolute 0xBF80FBD0;
    const register unsigned short int RPD4R0 = 0;
    sbit  RPD4R0_bit at RPD4R.B0;
    const register unsigned short int RPD4R1 = 1;
    sbit  RPD4R1_bit at RPD4R.B1;
    const register unsigned short int RPD4R2 = 2;
    sbit  RPD4R2_bit at RPD4R.B2;
    const register unsigned short int RPD4R3 = 3;
    sbit  RPD4R3_bit at RPD4R.B3;
sfr unsigned long   volatile RPD5R            absolute 0xBF80FBD4;
    const register unsigned short int RPD5R0 = 0;
    sbit  RPD5R0_bit at RPD5R.B0;
    const register unsigned short int RPD5R1 = 1;
    sbit  RPD5R1_bit at RPD5R.B1;
    const register unsigned short int RPD5R2 = 2;
    sbit  RPD5R2_bit at RPD5R.B2;
    const register unsigned short int RPD5R3 = 3;
    sbit  RPD5R3_bit at RPD5R.B3;
sfr unsigned long   volatile RPD8R            absolute 0xBF80FBE0;
    const register unsigned short int RPD8R0 = 0;
    sbit  RPD8R0_bit at RPD8R.B0;
    const register unsigned short int RPD8R1 = 1;
    sbit  RPD8R1_bit at RPD8R.B1;
    const register unsigned short int RPD8R2 = 2;
    sbit  RPD8R2_bit at RPD8R.B2;
    const register unsigned short int RPD8R3 = 3;
    sbit  RPD8R3_bit at RPD8R.B3;
sfr unsigned long   volatile RPD9R            absolute 0xBF80FBE4;
    const register unsigned short int RPD9R0 = 0;
    sbit  RPD9R0_bit at RPD9R.B0;
    const register unsigned short int RPD9R1 = 1;
    sbit  RPD9R1_bit at RPD9R.B1;
    const register unsigned short int RPD9R2 = 2;
    sbit  RPD9R2_bit at RPD9R.B2;
    const register unsigned short int RPD9R3 = 3;
    sbit  RPD9R3_bit at RPD9R.B3;
sfr unsigned long   volatile RPD10R           absolute 0xBF80FBE8;
    const register unsigned short int RPD10R0 = 0;
    sbit  RPD10R0_bit at RPD10R.B0;
    const register unsigned short int RPD10R1 = 1;
    sbit  RPD10R1_bit at RPD10R.B1;
    const register unsigned short int RPD10R2 = 2;
    sbit  RPD10R2_bit at RPD10R.B2;
    const register unsigned short int RPD10R3 = 3;
    sbit  RPD10R3_bit at RPD10R.B3;
sfr unsigned long   volatile RPD11R           absolute 0xBF80FBEC;
    const register unsigned short int RPD11R0 = 0;
    sbit  RPD11R0_bit at RPD11R.B0;
    const register unsigned short int RPD11R1 = 1;
    sbit  RPD11R1_bit at RPD11R.B1;
    const register unsigned short int RPD11R2 = 2;
    sbit  RPD11R2_bit at RPD11R.B2;
    const register unsigned short int RPD11R3 = 3;
    sbit  RPD11R3_bit at RPD11R.B3;
sfr unsigned long   volatile RPE3R            absolute 0xBF80FC0C;
    const register unsigned short int RPE3R0 = 0;
    sbit  RPE3R0_bit at RPE3R.B0;
    const register unsigned short int RPE3R1 = 1;
    sbit  RPE3R1_bit at RPE3R.B1;
    const register unsigned short int RPE3R2 = 2;
    sbit  RPE3R2_bit at RPE3R.B2;
    const register unsigned short int RPE3R3 = 3;
    sbit  RPE3R3_bit at RPE3R.B3;
sfr unsigned long   volatile RPE5R            absolute 0xBF80FC14;
    const register unsigned short int RPE5R0 = 0;
    sbit  RPE5R0_bit at RPE5R.B0;
    const register unsigned short int RPE5R1 = 1;
    sbit  RPE5R1_bit at RPE5R.B1;
    const register unsigned short int RPE5R2 = 2;
    sbit  RPE5R2_bit at RPE5R.B2;
    const register unsigned short int RPE5R3 = 3;
    sbit  RPE5R3_bit at RPE5R.B3;
sfr unsigned long   volatile RPF0R            absolute 0xBF80FC40;
    const register unsigned short int RPF0R0 = 0;
    sbit  RPF0R0_bit at RPF0R.B0;
    const register unsigned short int RPF0R1 = 1;
    sbit  RPF0R1_bit at RPF0R.B1;
    const register unsigned short int RPF0R2 = 2;
    sbit  RPF0R2_bit at RPF0R.B2;
    const register unsigned short int RPF0R3 = 3;
    sbit  RPF0R3_bit at RPF0R.B3;
sfr unsigned long   volatile RPF1R            absolute 0xBF80FC44;
    const register unsigned short int RPF1R0 = 0;
    sbit  RPF1R0_bit at RPF1R.B0;
    const register unsigned short int RPF1R1 = 1;
    sbit  RPF1R1_bit at RPF1R.B1;
    const register unsigned short int RPF1R2 = 2;
    sbit  RPF1R2_bit at RPF1R.B2;
    const register unsigned short int RPF1R3 = 3;
    sbit  RPF1R3_bit at RPF1R.B3;
sfr unsigned long   volatile RPF2R            absolute 0xBF80FC48;
    const register unsigned short int RPF2R0 = 0;
    sbit  RPF2R0_bit at RPF2R.B0;
    const register unsigned short int RPF2R1 = 1;
    sbit  RPF2R1_bit at RPF2R.B1;
    const register unsigned short int RPF2R2 = 2;
    sbit  RPF2R2_bit at RPF2R.B2;
    const register unsigned short int RPF2R3 = 3;
    sbit  RPF2R3_bit at RPF2R.B3;
sfr unsigned long   volatile RPF3R            absolute 0xBF80FC4C;
    const register unsigned short int RPF3R0 = 0;
    sbit  RPF3R0_bit at RPF3R.B0;
    const register unsigned short int RPF3R1 = 1;
    sbit  RPF3R1_bit at RPF3R.B1;
    const register unsigned short int RPF3R2 = 2;
    sbit  RPF3R2_bit at RPF3R.B2;
    const register unsigned short int RPF3R3 = 3;
    sbit  RPF3R3_bit at RPF3R.B3;
sfr unsigned long   volatile RPF4R            absolute 0xBF80FC50;
    const register unsigned short int RPF4R0 = 0;
    sbit  RPF4R0_bit at RPF4R.B0;
    const register unsigned short int RPF4R1 = 1;
    sbit  RPF4R1_bit at RPF4R.B1;
    const register unsigned short int RPF4R2 = 2;
    sbit  RPF4R2_bit at RPF4R.B2;
    const register unsigned short int RPF4R3 = 3;
    sbit  RPF4R3_bit at RPF4R.B3;
sfr unsigned long   volatile RPF5R            absolute 0xBF80FC54;
    const register unsigned short int RPF5R0 = 0;
    sbit  RPF5R0_bit at RPF5R.B0;
    const register unsigned short int RPF5R1 = 1;
    sbit  RPF5R1_bit at RPF5R.B1;
    const register unsigned short int RPF5R2 = 2;
    sbit  RPF5R2_bit at RPF5R.B2;
    const register unsigned short int RPF5R3 = 3;
    sbit  RPF5R3_bit at RPF5R.B3;
sfr unsigned long   volatile RPF6R            absolute 0xBF80FC58;
    const register unsigned short int RPF6R0 = 0;
    sbit  RPF6R0_bit at RPF6R.B0;
    const register unsigned short int RPF6R1 = 1;
    sbit  RPF6R1_bit at RPF6R.B1;
    const register unsigned short int RPF6R2 = 2;
    sbit  RPF6R2_bit at RPF6R.B2;
    const register unsigned short int RPF6R3 = 3;
    sbit  RPF6R3_bit at RPF6R.B3;
sfr unsigned long   volatile RPG6R            absolute 0xBF80FC98;
    const register unsigned short int RPG6R0 = 0;
    sbit  RPG6R0_bit at RPG6R.B0;
    const register unsigned short int RPG6R1 = 1;
    sbit  RPG6R1_bit at RPG6R.B1;
    const register unsigned short int RPG6R2 = 2;
    sbit  RPG6R2_bit at RPG6R.B2;
    const register unsigned short int RPG6R3 = 3;
    sbit  RPG6R3_bit at RPG6R.B3;
sfr unsigned long   volatile RPG7R            absolute 0xBF80FC9C;
    const register unsigned short int RPG7R0 = 0;
    sbit  RPG7R0_bit at RPG7R.B0;
    const register unsigned short int RPG7R1 = 1;
    sbit  RPG7R1_bit at RPG7R.B1;
    const register unsigned short int RPG7R2 = 2;
    sbit  RPG7R2_bit at RPG7R.B2;
    const register unsigned short int RPG7R3 = 3;
    sbit  RPG7R3_bit at RPG7R.B3;
sfr unsigned long   volatile RPG8R            absolute 0xBF80FCA0;
    const register unsigned short int RPG8R0 = 0;
    sbit  RPG8R0_bit at RPG8R.B0;
    const register unsigned short int RPG8R1 = 1;
    sbit  RPG8R1_bit at RPG8R.B1;
    const register unsigned short int RPG8R2 = 2;
    sbit  RPG8R2_bit at RPG8R.B2;
    const register unsigned short int RPG8R3 = 3;
    sbit  RPG8R3_bit at RPG8R.B3;
sfr unsigned long   volatile RPG9R            absolute 0xBF80FCA4;
    const register unsigned short int RPG9R0 = 0;
    sbit  RPG9R0_bit at RPG9R.B0;
    const register unsigned short int RPG9R1 = 1;
    sbit  RPG9R1_bit at RPG9R.B1;
    const register unsigned short int RPG9R2 = 2;
    sbit  RPG9R2_bit at RPG9R.B2;
    const register unsigned short int RPG9R3 = 3;
    sbit  RPG9R3_bit at RPG9R.B3;
sfr atomic unsigned long   volatile INTCON           absolute 0xBF881000;
    const register unsigned short int INT0EP = 0;
    sbit  INT0EP_bit at INTCON.B0;
    const register unsigned short int INT1EP = 1;
    sbit  INT1EP_bit at INTCON.B1;
    const register unsigned short int INT2EP = 2;
    sbit  INT2EP_bit at INTCON.B2;
    const register unsigned short int INT3EP = 3;
    sbit  INT3EP_bit at INTCON.B3;
    const register unsigned short int INT4EP = 4;
    sbit  INT4EP_bit at INTCON.B4;
    const register unsigned short int TPC0 = 8;
    sbit  TPC0_bit at INTCON.B8;
    const register unsigned short int TPC1 = 9;
    sbit  TPC1_bit at INTCON.B9;
    const register unsigned short int TPC2 = 10;
    sbit  TPC2_bit at INTCON.B10;
    const register unsigned short int MVEC = 12;
    sbit  MVEC_bit at INTCON.B12;
    const register unsigned short int SS0 = 16;
    sbit  SS0_bit at INTCON.B16;
sfr unsigned long   volatile INTCONCLR        absolute 0xBF881004;
sfr unsigned long   volatile INTCONSET        absolute 0xBF881008;
sfr unsigned long   volatile INTCONINV        absolute 0xBF88100C;
sfr unsigned long   volatile INTSTAT          absolute 0xBF881010;
    const register unsigned short int VEC0 = 0;
    sbit  VEC0_bit at INTSTAT.B0;
    const register unsigned short int VEC1 = 1;
    sbit  VEC1_bit at INTSTAT.B1;
    const register unsigned short int VEC2 = 2;
    sbit  VEC2_bit at INTSTAT.B2;
    const register unsigned short int VEC3 = 3;
    sbit  VEC3_bit at INTSTAT.B3;
    const register unsigned short int VEC4 = 4;
    sbit  VEC4_bit at INTSTAT.B4;
    const register unsigned short int VEC5 = 5;
    sbit  VEC5_bit at INTSTAT.B5;
    const register unsigned short int SRIPL0 = 8;
    sbit  SRIPL0_bit at INTSTAT.B8;
    const register unsigned short int SRIPL1 = 9;
    sbit  SRIPL1_bit at INTSTAT.B9;
    const register unsigned short int SRIPL2 = 10;
    sbit  SRIPL2_bit at INTSTAT.B10;
sfr atomic unsigned long   volatile IPTMR            absolute 0xBF881020;
sfr unsigned long   volatile IPTMRCLR         absolute 0xBF881024;
sfr unsigned long   volatile IPTMRSET         absolute 0xBF881028;
sfr unsigned long   volatile IPTMRINV         absolute 0xBF88102C;
sfr atomic unsigned long   volatile IFS0             absolute 0xBF881030;
    const register unsigned short int CTIF = 0;
    sbit  CTIF_bit at IFS0.B0;
    const register unsigned short int CS0IF = 1;
    sbit  CS0IF_bit at IFS0.B1;
    const register unsigned short int CS1IF = 2;
    sbit  CS1IF_bit at IFS0.B2;
    const register unsigned short int INT0IF = 3;
    sbit  INT0IF_bit at IFS0.B3;
    const register unsigned short int T1IF = 4;
    sbit  T1IF_bit at IFS0.B4;
    const register unsigned short int IC1EIF = 5;
    sbit  IC1EIF_bit at IFS0.B5;
    const register unsigned short int IC1IF = 6;
    sbit  IC1IF_bit at IFS0.B6;
    const register unsigned short int OC1IF = 7;
    sbit  OC1IF_bit at IFS0.B7;
    const register unsigned short int INT1IF = 8;
    sbit  INT1IF_bit at IFS0.B8;
    const register unsigned short int T2IF = 9;
    sbit  T2IF_bit at IFS0.B9;
    const register unsigned short int IC2EIF = 10;
    sbit  IC2EIF_bit at IFS0.B10;
    const register unsigned short int IC2IF = 11;
    sbit  IC2IF_bit at IFS0.B11;
    const register unsigned short int OC2IF = 12;
    sbit  OC2IF_bit at IFS0.B12;
    const register unsigned short int INT2IF = 13;
    sbit  INT2IF_bit at IFS0.B13;
    const register unsigned short int T3IF = 14;
    sbit  T3IF_bit at IFS0.B14;
    const register unsigned short int IC3EIF = 15;
    sbit  IC3EIF_bit at IFS0.B15;
    const register unsigned short int IC3IF = 16;
    sbit  IC3IF_bit at IFS0.B16;
    const register unsigned short int OC3IF = 17;
    sbit  OC3IF_bit at IFS0.B17;
    const register unsigned short int INT3IF = 18;
    sbit  INT3IF_bit at IFS0.B18;
    const register unsigned short int T4IF = 19;
    sbit  T4IF_bit at IFS0.B19;
    const register unsigned short int IC4EIF = 20;
    sbit  IC4EIF_bit at IFS0.B20;
    const register unsigned short int IC4IF = 21;
    sbit  IC4IF_bit at IFS0.B21;
    const register unsigned short int OC4IF = 22;
    sbit  OC4IF_bit at IFS0.B22;
    const register unsigned short int INT4IF = 23;
    sbit  INT4IF_bit at IFS0.B23;
    const register unsigned short int T5IF = 24;
    sbit  T5IF_bit at IFS0.B24;
    const register unsigned short int IC5EIF = 25;
    sbit  IC5EIF_bit at IFS0.B25;
    const register unsigned short int IC5IF = 26;
    sbit  IC5IF_bit at IFS0.B26;
    const register unsigned short int OC5IF = 27;
    sbit  OC5IF_bit at IFS0.B27;
    const register unsigned short int AD1IF = 28;
    sbit  AD1IF_bit at IFS0.B28;
    const register unsigned short int FSCMIF = 29;
    sbit  FSCMIF_bit at IFS0.B29;
    const register unsigned short int RTCCIF = 30;
    sbit  RTCCIF_bit at IFS0.B30;
    const register unsigned short int FCEIF = 31;
    sbit  FCEIF_bit at IFS0.B31;
sfr unsigned long   volatile IFS0CLR          absolute 0xBF881034;
sfr unsigned long   volatile IFS0SET          absolute 0xBF881038;
sfr unsigned long   volatile IFS0INV          absolute 0xBF88103C;
sfr atomic unsigned long   volatile IFS1             absolute 0xBF881040;
    const register unsigned short int CMP1IF = 0;
    sbit  CMP1IF_bit at IFS1.B0;
    const register unsigned short int CMP2IF = 1;
    sbit  CMP2IF_bit at IFS1.B1;
    const register unsigned short int SPI1EIF = 3;
    sbit  SPI1EIF_bit at IFS1.B3;
    const register unsigned short int SPI1RXIF = 4;
    sbit  SPI1RXIF_bit at IFS1.B4;
    const register unsigned short int SPI1TXIF = 5;
    sbit  SPI1TXIF_bit at IFS1.B5;
    const register unsigned short int U1EIF = 6;
    sbit  U1EIF_bit at IFS1.B6;
    const register unsigned short int U1RXIF = 7;
    sbit  U1RXIF_bit at IFS1.B7;
    const register unsigned short int U1TXIF = 8;
    sbit  U1TXIF_bit at IFS1.B8;
    const register unsigned short int I2C1BIF = 9;
    sbit  I2C1BIF_bit at IFS1.B9;
    const register unsigned short int I2C1SIF = 10;
    sbit  I2C1SIF_bit at IFS1.B10;
    const register unsigned short int I2C1MIF = 11;
    sbit  I2C1MIF_bit at IFS1.B11;
    const register unsigned short int CNAIF = 12;
    sbit  CNAIF_bit at IFS1.B12;
    const register unsigned short int CNBIF = 13;
    sbit  CNBIF_bit at IFS1.B13;
    const register unsigned short int CNCIF = 14;
    sbit  CNCIF_bit at IFS1.B14;
    const register unsigned short int CNDIF = 15;
    sbit  CNDIF_bit at IFS1.B15;
    const register unsigned short int CNEIF = 16;
    sbit  CNEIF_bit at IFS1.B16;
    const register unsigned short int CNFIF = 17;
    sbit  CNFIF_bit at IFS1.B17;
    const register unsigned short int CNGIF = 18;
    sbit  CNGIF_bit at IFS1.B18;
    const register unsigned short int PMPIF = 19;
    sbit  PMPIF_bit at IFS1.B19;
    const register unsigned short int PMPEIF = 20;
    sbit  PMPEIF_bit at IFS1.B20;
    const register unsigned short int SPI2EIF = 21;
    sbit  SPI2EIF_bit at IFS1.B21;
    const register unsigned short int SPI2RXIF = 22;
    sbit  SPI2RXIF_bit at IFS1.B22;
    const register unsigned short int SPI2TXIF = 23;
    sbit  SPI2TXIF_bit at IFS1.B23;
    const register unsigned short int U2EIF = 24;
    sbit  U2EIF_bit at IFS1.B24;
    const register unsigned short int U2RXIF = 25;
    sbit  U2RXIF_bit at IFS1.B25;
    const register unsigned short int U2TXIF = 26;
    sbit  U2TXIF_bit at IFS1.B26;
    const register unsigned short int I2C2BIF = 27;
    sbit  I2C2BIF_bit at IFS1.B27;
    const register unsigned short int I2C2SIF = 28;
    sbit  I2C2SIF_bit at IFS1.B28;
    const register unsigned short int I2C2MIF = 29;
    sbit  I2C2MIF_bit at IFS1.B29;
    const register unsigned short int U3EIF = 30;
    sbit  U3EIF_bit at IFS1.B30;
    const register unsigned short int U3RXIF = 31;
    sbit  U3RXIF_bit at IFS1.B31;
sfr unsigned long   volatile IFS1CLR          absolute 0xBF881044;
sfr unsigned long   volatile IFS1SET          absolute 0xBF881048;
sfr unsigned long   volatile IFS1INV          absolute 0xBF88104C;
sfr atomic unsigned long   volatile IFS2             absolute 0xBF881050;
    const register unsigned short int U3TXIF = 0;
    sbit  U3TXIF_bit at IFS2.B0;
    const register unsigned short int U4EIF = 1;
    sbit  U4EIF_bit at IFS2.B1;
    const register unsigned short int U4RXIF = 2;
    sbit  U4RXIF_bit at IFS2.B2;
    const register unsigned short int U4TXIF = 3;
    sbit  U4TXIF_bit at IFS2.B3;
    const register unsigned short int CTMUIF = 7;
    sbit  CTMUIF_bit at IFS2.B7;
    const register unsigned short int DMA0IF = 8;
    sbit  DMA0IF_bit at IFS2.B8;
    const register unsigned short int DMA1IF = 9;
    sbit  DMA1IF_bit at IFS2.B9;
    const register unsigned short int DMA2IF = 10;
    sbit  DMA2IF_bit at IFS2.B10;
    const register unsigned short int DMA3IF = 11;
    sbit  DMA3IF_bit at IFS2.B11;
sfr unsigned long   volatile IFS2CLR          absolute 0xBF881054;
sfr unsigned long   volatile IFS2SET          absolute 0xBF881058;
sfr unsigned long   volatile IFS2INV          absolute 0xBF88105C;
sfr atomic unsigned long            IEC0             absolute 0xBF881060;
    const register unsigned short int CTIE = 0;
    sbit  CTIE_bit at IEC0.B0;
    const register unsigned short int CS0IE = 1;
    sbit  CS0IE_bit at IEC0.B1;
    const register unsigned short int CS1IE = 2;
    sbit  CS1IE_bit at IEC0.B2;
    const register unsigned short int INT0IE = 3;
    sbit  INT0IE_bit at IEC0.B3;
    const register unsigned short int T1IE = 4;
    sbit  T1IE_bit at IEC0.B4;
    const register unsigned short int IC1EIE = 5;
    sbit  IC1EIE_bit at IEC0.B5;
    const register unsigned short int IC1IE = 6;
    sbit  IC1IE_bit at IEC0.B6;
    const register unsigned short int OC1IE = 7;
    sbit  OC1IE_bit at IEC0.B7;
    const register unsigned short int INT1IE = 8;
    sbit  INT1IE_bit at IEC0.B8;
    const register unsigned short int T2IE = 9;
    sbit  T2IE_bit at IEC0.B9;
    const register unsigned short int IC2EIE = 10;
    sbit  IC2EIE_bit at IEC0.B10;
    const register unsigned short int IC2IE = 11;
    sbit  IC2IE_bit at IEC0.B11;
    const register unsigned short int OC2IE = 12;
    sbit  OC2IE_bit at IEC0.B12;
    const register unsigned short int INT2IE = 13;
    sbit  INT2IE_bit at IEC0.B13;
    const register unsigned short int T3IE = 14;
    sbit  T3IE_bit at IEC0.B14;
    const register unsigned short int IC3EIE = 15;
    sbit  IC3EIE_bit at IEC0.B15;
    const register unsigned short int IC3IE = 16;
    sbit  IC3IE_bit at IEC0.B16;
    const register unsigned short int OC3IE = 17;
    sbit  OC3IE_bit at IEC0.B17;
    const register unsigned short int INT3IE = 18;
    sbit  INT3IE_bit at IEC0.B18;
    const register unsigned short int T4IE = 19;
    sbit  T4IE_bit at IEC0.B19;
    const register unsigned short int IC4EIE = 20;
    sbit  IC4EIE_bit at IEC0.B20;
    const register unsigned short int IC4IE = 21;
    sbit  IC4IE_bit at IEC0.B21;
    const register unsigned short int OC4IE = 22;
    sbit  OC4IE_bit at IEC0.B22;
    const register unsigned short int INT4IE = 23;
    sbit  INT4IE_bit at IEC0.B23;
    const register unsigned short int T5IE = 24;
    sbit  T5IE_bit at IEC0.B24;
    const register unsigned short int IC5EIE = 25;
    sbit  IC5EIE_bit at IEC0.B25;
    const register unsigned short int IC5IE = 26;
    sbit  IC5IE_bit at IEC0.B26;
    const register unsigned short int OC5IE = 27;
    sbit  OC5IE_bit at IEC0.B27;
    const register unsigned short int AD1IE = 28;
    sbit  AD1IE_bit at IEC0.B28;
    const register unsigned short int FSCMIE = 29;
    sbit  FSCMIE_bit at IEC0.B29;
    const register unsigned short int RTCCIE = 30;
    sbit  RTCCIE_bit at IEC0.B30;
    const register unsigned short int FCEIE = 31;
    sbit  FCEIE_bit at IEC0.B31;
sfr unsigned long   volatile IEC0CLR          absolute 0xBF881064;
sfr unsigned long   volatile IEC0SET          absolute 0xBF881068;
sfr unsigned long   volatile IEC0INV          absolute 0xBF88106C;
sfr atomic unsigned long            IEC1             absolute 0xBF881070;
    const register unsigned short int CMP1IE = 0;
    sbit  CMP1IE_bit at IEC1.B0;
    const register unsigned short int CMP2IE = 1;
    sbit  CMP2IE_bit at IEC1.B1;
    const register unsigned short int SPI1EIE = 3;
    sbit  SPI1EIE_bit at IEC1.B3;
    const register unsigned short int SPI1RXIE = 4;
    sbit  SPI1RXIE_bit at IEC1.B4;
    const register unsigned short int SPI1TXIE = 5;
    sbit  SPI1TXIE_bit at IEC1.B5;
    const register unsigned short int U1EIE_CONST = 6;
    sbit  U1EIE_CONST_bit at IEC1.B6;
    const register unsigned short int U1RXIE = 7;
    sbit  U1RXIE_bit at IEC1.B7;
    const register unsigned short int U1TXIE = 8;
    sbit  U1TXIE_bit at IEC1.B8;
    const register unsigned short int I2C1BIE = 9;
    sbit  I2C1BIE_bit at IEC1.B9;
    const register unsigned short int I2C1SIE = 10;
    sbit  I2C1SIE_bit at IEC1.B10;
    const register unsigned short int I2C1MIE = 11;
    sbit  I2C1MIE_bit at IEC1.B11;
    const register unsigned short int CNAIE = 12;
    sbit  CNAIE_bit at IEC1.B12;
    const register unsigned short int CNBIE = 13;
    sbit  CNBIE_bit at IEC1.B13;
    const register unsigned short int CNCIE = 14;
    sbit  CNCIE_bit at IEC1.B14;
    const register unsigned short int CNDIE = 15;
    sbit  CNDIE_bit at IEC1.B15;
    const register unsigned short int CNEIE = 16;
    sbit  CNEIE_bit at IEC1.B16;
    const register unsigned short int CNFIE = 17;
    sbit  CNFIE_bit at IEC1.B17;
    const register unsigned short int CNGIE = 18;
    sbit  CNGIE_bit at IEC1.B18;
    const register unsigned short int PMPIE = 19;
    sbit  PMPIE_bit at IEC1.B19;
    const register unsigned short int PMPEIE = 20;
    sbit  PMPEIE_bit at IEC1.B20;
    const register unsigned short int SPI2EIE = 21;
    sbit  SPI2EIE_bit at IEC1.B21;
    const register unsigned short int SPI2RXIE = 22;
    sbit  SPI2RXIE_bit at IEC1.B22;
    const register unsigned short int SPI2TXIE = 23;
    sbit  SPI2TXIE_bit at IEC1.B23;
    const register unsigned short int U2EIE = 24;
    sbit  U2EIE_bit at IEC1.B24;
    const register unsigned short int U2RXIE = 25;
    sbit  U2RXIE_bit at IEC1.B25;
    const register unsigned short int U2TXIE = 26;
    sbit  U2TXIE_bit at IEC1.B26;
    const register unsigned short int I2C2BIE = 27;
    sbit  I2C2BIE_bit at IEC1.B27;
    const register unsigned short int I2C2SIE = 28;
    sbit  I2C2SIE_bit at IEC1.B28;
    const register unsigned short int I2C2MIE = 29;
    sbit  I2C2MIE_bit at IEC1.B29;
    const register unsigned short int U3EIE = 30;
    sbit  U3EIE_bit at IEC1.B30;
    const register unsigned short int U3RXIE = 31;
    sbit  U3RXIE_bit at IEC1.B31;
sfr unsigned long   volatile IEC1CLR          absolute 0xBF881074;
sfr unsigned long   volatile IEC1SET          absolute 0xBF881078;
sfr unsigned long   volatile IEC1INV          absolute 0xBF88107C;
sfr atomic unsigned long            IEC2             absolute 0xBF881080;
    const register unsigned short int U3TXIE = 0;
    sbit  U3TXIE_bit at IEC2.B0;
    const register unsigned short int U4EIE = 1;
    sbit  U4EIE_bit at IEC2.B1;
    const register unsigned short int U4RXIE = 2;
    sbit  U4RXIE_bit at IEC2.B2;
    const register unsigned short int U4TXIE = 3;
    sbit  U4TXIE_bit at IEC2.B3;
    const register unsigned short int CTMUIE = 7;
    sbit  CTMUIE_bit at IEC2.B7;
    const register unsigned short int DMA0IE = 8;
    sbit  DMA0IE_bit at IEC2.B8;
    const register unsigned short int DMA1IE = 9;
    sbit  DMA1IE_bit at IEC2.B9;
    const register unsigned short int DMA2IE = 10;
    sbit  DMA2IE_bit at IEC2.B10;
    const register unsigned short int DMA3IE = 11;
    sbit  DMA3IE_bit at IEC2.B11;
sfr unsigned long   volatile IEC2CLR          absolute 0xBF881084;
sfr unsigned long   volatile IEC2SET          absolute 0xBF881088;
sfr unsigned long   volatile IEC2INV          absolute 0xBF88108C;
sfr atomic unsigned long            IPC0             absolute 0xBF881090;
    const register unsigned short int CTIS0 = 0;
    sbit  CTIS0_bit at IPC0.B0;
    const register unsigned short int CTIS1 = 1;
    sbit  CTIS1_bit at IPC0.B1;
    const register unsigned short int CTIP0 = 2;
    sbit  CTIP0_bit at IPC0.B2;
    const register unsigned short int CTIP1 = 3;
    sbit  CTIP1_bit at IPC0.B3;
    const register unsigned short int CTIP2 = 4;
    sbit  CTIP2_bit at IPC0.B4;
    const register unsigned short int CS0IS0 = 8;
    sbit  CS0IS0_bit at IPC0.B8;
    const register unsigned short int CS0IS1 = 9;
    sbit  CS0IS1_bit at IPC0.B9;
    const register unsigned short int CS0IP0 = 10;
    sbit  CS0IP0_bit at IPC0.B10;
    const register unsigned short int CS0IP1 = 11;
    sbit  CS0IP1_bit at IPC0.B11;
    const register unsigned short int CS0IP2 = 12;
    sbit  CS0IP2_bit at IPC0.B12;
    const register unsigned short int CS1IS0 = 16;
    sbit  CS1IS0_bit at IPC0.B16;
    const register unsigned short int CS1IS1 = 17;
    sbit  CS1IS1_bit at IPC0.B17;
    const register unsigned short int CS1IP0 = 18;
    sbit  CS1IP0_bit at IPC0.B18;
    const register unsigned short int CS1IP1 = 19;
    sbit  CS1IP1_bit at IPC0.B19;
    const register unsigned short int CS1IP2 = 20;
    sbit  CS1IP2_bit at IPC0.B20;
    const register unsigned short int INT0IS0 = 24;
    sbit  INT0IS0_bit at IPC0.B24;
    const register unsigned short int INT0IS1 = 25;
    sbit  INT0IS1_bit at IPC0.B25;
    const register unsigned short int INT0IP0 = 26;
    sbit  INT0IP0_bit at IPC0.B26;
    const register unsigned short int INT0IP1 = 27;
    sbit  INT0IP1_bit at IPC0.B27;
    const register unsigned short int INT0IP2 = 28;
    sbit  INT0IP2_bit at IPC0.B28;
sfr unsigned long   volatile IPC0CLR          absolute 0xBF881094;
sfr unsigned long   volatile IPC0SET          absolute 0xBF881098;
sfr unsigned long   volatile IPC0INV          absolute 0xBF88109C;
sfr atomic unsigned long            IPC1             absolute 0xBF8810A0;
    const register unsigned short int T1IS0 = 0;
    sbit  T1IS0_bit at IPC1.B0;
    const register unsigned short int T1IS1 = 1;
    sbit  T1IS1_bit at IPC1.B1;
    const register unsigned short int T1IP0 = 2;
    sbit  T1IP0_bit at IPC1.B2;
    const register unsigned short int T1IP1 = 3;
    sbit  T1IP1_bit at IPC1.B3;
    const register unsigned short int T1IP2 = 4;
    sbit  T1IP2_bit at IPC1.B4;
    const register unsigned short int IC1IS0 = 8;
    sbit  IC1IS0_bit at IPC1.B8;
    const register unsigned short int IC1IS1 = 9;
    sbit  IC1IS1_bit at IPC1.B9;
    const register unsigned short int IC1IP0 = 10;
    sbit  IC1IP0_bit at IPC1.B10;
    const register unsigned short int IC1IP1 = 11;
    sbit  IC1IP1_bit at IPC1.B11;
    const register unsigned short int IC1IP2 = 12;
    sbit  IC1IP2_bit at IPC1.B12;
    const register unsigned short int OC1IS0 = 16;
    sbit  OC1IS0_bit at IPC1.B16;
    const register unsigned short int OC1IS1 = 17;
    sbit  OC1IS1_bit at IPC1.B17;
    const register unsigned short int OC1IP0 = 18;
    sbit  OC1IP0_bit at IPC1.B18;
    const register unsigned short int OC1IP1 = 19;
    sbit  OC1IP1_bit at IPC1.B19;
    const register unsigned short int OC1IP2 = 20;
    sbit  OC1IP2_bit at IPC1.B20;
    const register unsigned short int INT1IS0 = 24;
    sbit  INT1IS0_bit at IPC1.B24;
    const register unsigned short int INT1IS1 = 25;
    sbit  INT1IS1_bit at IPC1.B25;
    const register unsigned short int INT1IP0 = 26;
    sbit  INT1IP0_bit at IPC1.B26;
    const register unsigned short int INT1IP1 = 27;
    sbit  INT1IP1_bit at IPC1.B27;
    const register unsigned short int INT1IP2 = 28;
    sbit  INT1IP2_bit at IPC1.B28;
sfr unsigned long   volatile IPC1CLR          absolute 0xBF8810A4;
sfr unsigned long   volatile IPC1SET          absolute 0xBF8810A8;
sfr unsigned long   volatile IPC1INV          absolute 0xBF8810AC;
sfr atomic unsigned long            IPC2             absolute 0xBF8810B0;
    const register unsigned short int T2IS0 = 0;
    sbit  T2IS0_bit at IPC2.B0;
    const register unsigned short int T2IS1 = 1;
    sbit  T2IS1_bit at IPC2.B1;
    const register unsigned short int T2IP0 = 2;
    sbit  T2IP0_bit at IPC2.B2;
    const register unsigned short int T2IP1 = 3;
    sbit  T2IP1_bit at IPC2.B3;
    const register unsigned short int T2IP2 = 4;
    sbit  T2IP2_bit at IPC2.B4;
    const register unsigned short int IC2IS0 = 8;
    sbit  IC2IS0_bit at IPC2.B8;
    const register unsigned short int IC2IS1 = 9;
    sbit  IC2IS1_bit at IPC2.B9;
    const register unsigned short int IC2IP0 = 10;
    sbit  IC2IP0_bit at IPC2.B10;
    const register unsigned short int IC2IP1 = 11;
    sbit  IC2IP1_bit at IPC2.B11;
    const register unsigned short int IC2IP2 = 12;
    sbit  IC2IP2_bit at IPC2.B12;
    const register unsigned short int OC2IS0 = 16;
    sbit  OC2IS0_bit at IPC2.B16;
    const register unsigned short int OC2IS1 = 17;
    sbit  OC2IS1_bit at IPC2.B17;
    const register unsigned short int OC2IP0 = 18;
    sbit  OC2IP0_bit at IPC2.B18;
    const register unsigned short int OC2IP1 = 19;
    sbit  OC2IP1_bit at IPC2.B19;
    const register unsigned short int OC2IP2 = 20;
    sbit  OC2IP2_bit at IPC2.B20;
    const register unsigned short int INT2IS0 = 24;
    sbit  INT2IS0_bit at IPC2.B24;
    const register unsigned short int INT2IS1 = 25;
    sbit  INT2IS1_bit at IPC2.B25;
    const register unsigned short int INT2IP0 = 26;
    sbit  INT2IP0_bit at IPC2.B26;
    const register unsigned short int INT2IP1 = 27;
    sbit  INT2IP1_bit at IPC2.B27;
    const register unsigned short int INT2IP2 = 28;
    sbit  INT2IP2_bit at IPC2.B28;
sfr unsigned long   volatile IPC2CLR          absolute 0xBF8810B4;
sfr unsigned long   volatile IPC2SET          absolute 0xBF8810B8;
sfr unsigned long   volatile IPC2INV          absolute 0xBF8810BC;
sfr atomic unsigned long            IPC3             absolute 0xBF8810C0;
    const register unsigned short int T3IS0 = 0;
    sbit  T3IS0_bit at IPC3.B0;
    const register unsigned short int T3IS1 = 1;
    sbit  T3IS1_bit at IPC3.B1;
    const register unsigned short int T3IP0 = 2;
    sbit  T3IP0_bit at IPC3.B2;
    const register unsigned short int T3IP1 = 3;
    sbit  T3IP1_bit at IPC3.B3;
    const register unsigned short int T3IP2 = 4;
    sbit  T3IP2_bit at IPC3.B4;
    const register unsigned short int IC3IS0 = 8;
    sbit  IC3IS0_bit at IPC3.B8;
    const register unsigned short int IC3IS1 = 9;
    sbit  IC3IS1_bit at IPC3.B9;
    const register unsigned short int IC3IP0 = 10;
    sbit  IC3IP0_bit at IPC3.B10;
    const register unsigned short int IC3IP1 = 11;
    sbit  IC3IP1_bit at IPC3.B11;
    const register unsigned short int IC3IP2 = 12;
    sbit  IC3IP2_bit at IPC3.B12;
    const register unsigned short int OC3IS0 = 16;
    sbit  OC3IS0_bit at IPC3.B16;
    const register unsigned short int OC3IS1 = 17;
    sbit  OC3IS1_bit at IPC3.B17;
    const register unsigned short int OC3IP0 = 18;
    sbit  OC3IP0_bit at IPC3.B18;
    const register unsigned short int OC3IP1 = 19;
    sbit  OC3IP1_bit at IPC3.B19;
    const register unsigned short int OC3IP2 = 20;
    sbit  OC3IP2_bit at IPC3.B20;
    const register unsigned short int INT3IS0 = 24;
    sbit  INT3IS0_bit at IPC3.B24;
    const register unsigned short int INT3IS1 = 25;
    sbit  INT3IS1_bit at IPC3.B25;
    const register unsigned short int INT3IP0 = 26;
    sbit  INT3IP0_bit at IPC3.B26;
    const register unsigned short int INT3IP1 = 27;
    sbit  INT3IP1_bit at IPC3.B27;
    const register unsigned short int INT3IP2 = 28;
    sbit  INT3IP2_bit at IPC3.B28;
sfr unsigned long   volatile IPC3CLR          absolute 0xBF8810C4;
sfr unsigned long   volatile IPC3SET          absolute 0xBF8810C8;
sfr unsigned long   volatile IPC3INV          absolute 0xBF8810CC;
sfr atomic unsigned long            IPC4             absolute 0xBF8810D0;
    const register unsigned short int T4IS0 = 0;
    sbit  T4IS0_bit at IPC4.B0;
    const register unsigned short int T4IS1 = 1;
    sbit  T4IS1_bit at IPC4.B1;
    const register unsigned short int T4IP0 = 2;
    sbit  T4IP0_bit at IPC4.B2;
    const register unsigned short int T4IP1 = 3;
    sbit  T4IP1_bit at IPC4.B3;
    const register unsigned short int T4IP2 = 4;
    sbit  T4IP2_bit at IPC4.B4;
    const register unsigned short int IC4IS0 = 8;
    sbit  IC4IS0_bit at IPC4.B8;
    const register unsigned short int IC4IS1 = 9;
    sbit  IC4IS1_bit at IPC4.B9;
    const register unsigned short int IC4IP0 = 10;
    sbit  IC4IP0_bit at IPC4.B10;
    const register unsigned short int IC4IP1 = 11;
    sbit  IC4IP1_bit at IPC4.B11;
    const register unsigned short int IC4IP2 = 12;
    sbit  IC4IP2_bit at IPC4.B12;
    const register unsigned short int OC4IS0 = 16;
    sbit  OC4IS0_bit at IPC4.B16;
    const register unsigned short int OC4IS1 = 17;
    sbit  OC4IS1_bit at IPC4.B17;
    const register unsigned short int OC4IP0 = 18;
    sbit  OC4IP0_bit at IPC4.B18;
    const register unsigned short int OC4IP1 = 19;
    sbit  OC4IP1_bit at IPC4.B19;
    const register unsigned short int OC4IP2 = 20;
    sbit  OC4IP2_bit at IPC4.B20;
    const register unsigned short int INT4IS0 = 24;
    sbit  INT4IS0_bit at IPC4.B24;
    const register unsigned short int INT4IS1 = 25;
    sbit  INT4IS1_bit at IPC4.B25;
    const register unsigned short int INT4IP0 = 26;
    sbit  INT4IP0_bit at IPC4.B26;
    const register unsigned short int INT4IP1 = 27;
    sbit  INT4IP1_bit at IPC4.B27;
    const register unsigned short int INT4IP2 = 28;
    sbit  INT4IP2_bit at IPC4.B28;
sfr unsigned long   volatile IPC4CLR          absolute 0xBF8810D4;
sfr unsigned long   volatile IPC4SET          absolute 0xBF8810D8;
sfr unsigned long   volatile IPC4INV          absolute 0xBF8810DC;
sfr atomic unsigned long            IPC5             absolute 0xBF8810E0;
    const register unsigned short int T5IS0 = 0;
    sbit  T5IS0_bit at IPC5.B0;
    const register unsigned short int T5IS1 = 1;
    sbit  T5IS1_bit at IPC5.B1;
    const register unsigned short int T5IP0 = 2;
    sbit  T5IP0_bit at IPC5.B2;
    const register unsigned short int T5IP1 = 3;
    sbit  T5IP1_bit at IPC5.B3;
    const register unsigned short int T5IP2 = 4;
    sbit  T5IP2_bit at IPC5.B4;
    const register unsigned short int IC5IS0 = 8;
    sbit  IC5IS0_bit at IPC5.B8;
    const register unsigned short int IC5IS1 = 9;
    sbit  IC5IS1_bit at IPC5.B9;
    const register unsigned short int IC5IP0 = 10;
    sbit  IC5IP0_bit at IPC5.B10;
    const register unsigned short int IC5IP1 = 11;
    sbit  IC5IP1_bit at IPC5.B11;
    const register unsigned short int IC5IP2 = 12;
    sbit  IC5IP2_bit at IPC5.B12;
    const register unsigned short int OC5IS0 = 16;
    sbit  OC5IS0_bit at IPC5.B16;
    const register unsigned short int OC5IS1 = 17;
    sbit  OC5IS1_bit at IPC5.B17;
    const register unsigned short int OC5IP0 = 18;
    sbit  OC5IP0_bit at IPC5.B18;
    const register unsigned short int OC5IP1 = 19;
    sbit  OC5IP1_bit at IPC5.B19;
    const register unsigned short int OC5IP2 = 20;
    sbit  OC5IP2_bit at IPC5.B20;
    const register unsigned short int AD1IS0 = 24;
    sbit  AD1IS0_bit at IPC5.B24;
    const register unsigned short int AD1IS1 = 25;
    sbit  AD1IS1_bit at IPC5.B25;
    const register unsigned short int AD1IP0 = 26;
    sbit  AD1IP0_bit at IPC5.B26;
    const register unsigned short int AD1IP1 = 27;
    sbit  AD1IP1_bit at IPC5.B27;
    const register unsigned short int AD1IP2 = 28;
    sbit  AD1IP2_bit at IPC5.B28;
sfr unsigned long   volatile IPC5CLR          absolute 0xBF8810E4;
sfr unsigned long   volatile IPC5SET          absolute 0xBF8810E8;
sfr unsigned long   volatile IPC5INV          absolute 0xBF8810EC;
sfr atomic unsigned long            IPC6             absolute 0xBF8810F0;
    const register unsigned short int FSCMIS0 = 0;
    sbit  FSCMIS0_bit at IPC6.B0;
    const register unsigned short int FSCMIS1 = 1;
    sbit  FSCMIS1_bit at IPC6.B1;
    const register unsigned short int FSCMIP0 = 2;
    sbit  FSCMIP0_bit at IPC6.B2;
    const register unsigned short int FSCMIP1 = 3;
    sbit  FSCMIP1_bit at IPC6.B3;
    const register unsigned short int FSCMIP2 = 4;
    sbit  FSCMIP2_bit at IPC6.B4;
    const register unsigned short int RTCCIS0 = 8;
    sbit  RTCCIS0_bit at IPC6.B8;
    const register unsigned short int RTCCIS1 = 9;
    sbit  RTCCIS1_bit at IPC6.B9;
    const register unsigned short int RTCCIP0 = 10;
    sbit  RTCCIP0_bit at IPC6.B10;
    const register unsigned short int RTCCIP1 = 11;
    sbit  RTCCIP1_bit at IPC6.B11;
    const register unsigned short int RTCCIP2 = 12;
    sbit  RTCCIP2_bit at IPC6.B12;
    const register unsigned short int FCEIS0 = 16;
    sbit  FCEIS0_bit at IPC6.B16;
    const register unsigned short int FCEIS1 = 17;
    sbit  FCEIS1_bit at IPC6.B17;
    const register unsigned short int FCEIP0 = 18;
    sbit  FCEIP0_bit at IPC6.B18;
    const register unsigned short int FCEIP1 = 19;
    sbit  FCEIP1_bit at IPC6.B19;
    const register unsigned short int FCEIP2 = 20;
    sbit  FCEIP2_bit at IPC6.B20;
    const register unsigned short int CMP1IS0 = 24;
    sbit  CMP1IS0_bit at IPC6.B24;
    const register unsigned short int CMP1IS1 = 25;
    sbit  CMP1IS1_bit at IPC6.B25;
    const register unsigned short int CMP1IP0 = 26;
    sbit  CMP1IP0_bit at IPC6.B26;
    const register unsigned short int CMP1IP1 = 27;
    sbit  CMP1IP1_bit at IPC6.B27;
    const register unsigned short int CMP1IP2 = 28;
    sbit  CMP1IP2_bit at IPC6.B28;
sfr unsigned long   volatile IPC6CLR          absolute 0xBF8810F4;
sfr unsigned long   volatile IPC6SET          absolute 0xBF8810F8;
sfr unsigned long   volatile IPC6INV          absolute 0xBF8810FC;
sfr atomic unsigned long            IPC7             absolute 0xBF881100;
    const register unsigned short int CMP2IS0 = 0;
    sbit  CMP2IS0_bit at IPC7.B0;
    const register unsigned short int CMP2IS1 = 1;
    sbit  CMP2IS1_bit at IPC7.B1;
    const register unsigned short int CMP2IP0 = 2;
    sbit  CMP2IP0_bit at IPC7.B2;
    const register unsigned short int CMP2IP1 = 3;
    sbit  CMP2IP1_bit at IPC7.B3;
    const register unsigned short int CMP2IP2 = 4;
    sbit  CMP2IP2_bit at IPC7.B4;
    const register unsigned short int SPI1IS0 = 16;
    sbit  SPI1IS0_bit at IPC7.B16;
    const register unsigned short int SPI1IS1 = 17;
    sbit  SPI1IS1_bit at IPC7.B17;
    const register unsigned short int SPI1IP0 = 18;
    sbit  SPI1IP0_bit at IPC7.B18;
    const register unsigned short int SPI1IP1 = 19;
    sbit  SPI1IP1_bit at IPC7.B19;
    const register unsigned short int SPI1IP2 = 20;
    sbit  SPI1IP2_bit at IPC7.B20;
    const register unsigned short int U1IS0 = 24;
    sbit  U1IS0_bit at IPC7.B24;
    const register unsigned short int U1IS1 = 25;
    sbit  U1IS1_bit at IPC7.B25;
    const register unsigned short int U1IP0 = 26;
    sbit  U1IP0_bit at IPC7.B26;
    const register unsigned short int U1IP1 = 27;
    sbit  U1IP1_bit at IPC7.B27;
    const register unsigned short int U1IP2 = 28;
    sbit  U1IP2_bit at IPC7.B28;
sfr unsigned long   volatile IPC7CLR          absolute 0xBF881104;
sfr unsigned long   volatile IPC7SET          absolute 0xBF881108;
sfr unsigned long   volatile IPC7INV          absolute 0xBF88110C;
sfr atomic unsigned long            IPC8             absolute 0xBF881110;
    const register unsigned short int I2C1IS0 = 0;
    sbit  I2C1IS0_bit at IPC8.B0;
    const register unsigned short int I2C1IS1 = 1;
    sbit  I2C1IS1_bit at IPC8.B1;
    const register unsigned short int I2C1IP0 = 2;
    sbit  I2C1IP0_bit at IPC8.B2;
    const register unsigned short int I2C1IP1 = 3;
    sbit  I2C1IP1_bit at IPC8.B3;
    const register unsigned short int I2C1IP2 = 4;
    sbit  I2C1IP2_bit at IPC8.B4;
    const register unsigned short int CNIS0 = 8;
    sbit  CNIS0_bit at IPC8.B8;
    const register unsigned short int CNIS1 = 9;
    sbit  CNIS1_bit at IPC8.B9;
    const register unsigned short int CNIP0 = 10;
    sbit  CNIP0_bit at IPC8.B10;
    const register unsigned short int CNIP1 = 11;
    sbit  CNIP1_bit at IPC8.B11;
    const register unsigned short int CNIP2 = 12;
    sbit  CNIP2_bit at IPC8.B12;
    const register unsigned short int PMPIS0 = 16;
    sbit  PMPIS0_bit at IPC8.B16;
    const register unsigned short int PMPIS1 = 17;
    sbit  PMPIS1_bit at IPC8.B17;
    const register unsigned short int PMPIP0 = 18;
    sbit  PMPIP0_bit at IPC8.B18;
    const register unsigned short int PMPIP1 = 19;
    sbit  PMPIP1_bit at IPC8.B19;
    const register unsigned short int PMPIP2 = 20;
    sbit  PMPIP2_bit at IPC8.B20;
    const register unsigned short int SPI2IS0 = 24;
    sbit  SPI2IS0_bit at IPC8.B24;
    const register unsigned short int SPI2IS1 = 25;
    sbit  SPI2IS1_bit at IPC8.B25;
    const register unsigned short int SPI2IP0 = 26;
    sbit  SPI2IP0_bit at IPC8.B26;
    const register unsigned short int SPI2IP1 = 27;
    sbit  SPI2IP1_bit at IPC8.B27;
    const register unsigned short int SPI2IP2 = 28;
    sbit  SPI2IP2_bit at IPC8.B28;
sfr unsigned long   volatile IPC8CLR          absolute 0xBF881114;
sfr unsigned long   volatile IPC8SET          absolute 0xBF881118;
sfr unsigned long   volatile IPC8INV          absolute 0xBF88111C;
sfr atomic unsigned long            IPC9             absolute 0xBF881120;
    const register unsigned short int U2IS0 = 0;
    sbit  U2IS0_bit at IPC9.B0;
    const register unsigned short int U2IS1 = 1;
    sbit  U2IS1_bit at IPC9.B1;
    const register unsigned short int U2IP0 = 2;
    sbit  U2IP0_bit at IPC9.B2;
    const register unsigned short int U2IP1 = 3;
    sbit  U2IP1_bit at IPC9.B3;
    const register unsigned short int U2IP2 = 4;
    sbit  U2IP2_bit at IPC9.B4;
    const register unsigned short int I2C2IS0 = 8;
    sbit  I2C2IS0_bit at IPC9.B8;
    const register unsigned short int I2C2IS1 = 9;
    sbit  I2C2IS1_bit at IPC9.B9;
    const register unsigned short int I2C2IP0 = 10;
    sbit  I2C2IP0_bit at IPC9.B10;
    const register unsigned short int I2C2IP1 = 11;
    sbit  I2C2IP1_bit at IPC9.B11;
    const register unsigned short int I2C2IP2 = 12;
    sbit  I2C2IP2_bit at IPC9.B12;
    const register unsigned short int U3IS0 = 16;
    sbit  U3IS0_bit at IPC9.B16;
    const register unsigned short int U3IS1 = 17;
    sbit  U3IS1_bit at IPC9.B17;
    const register unsigned short int U3IP0 = 18;
    sbit  U3IP0_bit at IPC9.B18;
    const register unsigned short int U3IP1 = 19;
    sbit  U3IP1_bit at IPC9.B19;
    const register unsigned short int U3IP2 = 20;
    sbit  U3IP2_bit at IPC9.B20;
    const register unsigned short int U4IS0 = 24;
    sbit  U4IS0_bit at IPC9.B24;
    const register unsigned short int U4IS1 = 25;
    sbit  U4IS1_bit at IPC9.B25;
    const register unsigned short int U4IP0 = 26;
    sbit  U4IP0_bit at IPC9.B26;
    const register unsigned short int U4IP1 = 27;
    sbit  U4IP1_bit at IPC9.B27;
    const register unsigned short int U4IP2 = 28;
    sbit  U4IP2_bit at IPC9.B28;
sfr unsigned long   volatile IPC9CLR          absolute 0xBF881124;
sfr unsigned long   volatile IPC9SET          absolute 0xBF881128;
sfr unsigned long   volatile IPC9INV          absolute 0xBF88112C;
sfr atomic unsigned long            IPC10            absolute 0xBF881130;
    const register unsigned short int CTMUIP0 = 8;
    sbit  CTMUIP0_bit at IPC10.B8;
    const register unsigned short int CTMUIP1 = 9;
    sbit  CTMUIP1_bit at IPC10.B9;
    const register unsigned short int CTMUIS0 = 10;
    sbit  CTMUIS0_bit at IPC10.B10;
    const register unsigned short int CTMUIS1 = 11;
    sbit  CTMUIS1_bit at IPC10.B11;
    const register unsigned short int CTMUIS2 = 12;
    sbit  CTMUIS2_bit at IPC10.B12;
    const register unsigned short int DMA0IS0 = 16;
    sbit  DMA0IS0_bit at IPC10.B16;
    const register unsigned short int DMA0IS1 = 17;
    sbit  DMA0IS1_bit at IPC10.B17;
    const register unsigned short int DMA0IP0 = 18;
    sbit  DMA0IP0_bit at IPC10.B18;
    const register unsigned short int DMA0IP1 = 19;
    sbit  DMA0IP1_bit at IPC10.B19;
    const register unsigned short int DMA0IP2 = 20;
    sbit  DMA0IP2_bit at IPC10.B20;
    const register unsigned short int DMA1IS0 = 24;
    sbit  DMA1IS0_bit at IPC10.B24;
    const register unsigned short int DMA1IS1 = 25;
    sbit  DMA1IS1_bit at IPC10.B25;
    const register unsigned short int DMA1IP0 = 26;
    sbit  DMA1IP0_bit at IPC10.B26;
    const register unsigned short int DMA1IP1 = 27;
    sbit  DMA1IP1_bit at IPC10.B27;
    const register unsigned short int DMA1IP2 = 28;
    sbit  DMA1IP2_bit at IPC10.B28;
sfr unsigned long   volatile IPC10CLR         absolute 0xBF881134;
sfr unsigned long   volatile IPC10SET         absolute 0xBF881138;
sfr unsigned long   volatile IPC10INV         absolute 0xBF88113C;
sfr atomic unsigned long            IPC11            absolute 0xBF881140;
    const register unsigned short int DMA2IS0 = 0;
    sbit  DMA2IS0_bit at IPC11.B0;
    const register unsigned short int DMA2IS1 = 1;
    sbit  DMA2IS1_bit at IPC11.B1;
    const register unsigned short int DMA2IP0 = 2;
    sbit  DMA2IP0_bit at IPC11.B2;
    const register unsigned short int DMA2IP1 = 3;
    sbit  DMA2IP1_bit at IPC11.B3;
    const register unsigned short int DMA2IP2 = 4;
    sbit  DMA2IP2_bit at IPC11.B4;
    const register unsigned short int DMA3IS0 = 8;
    sbit  DMA3IS0_bit at IPC11.B8;
    const register unsigned short int DMA3IS1 = 9;
    sbit  DMA3IS1_bit at IPC11.B9;
    const register unsigned short int DMA3IP0 = 10;
    sbit  DMA3IP0_bit at IPC11.B10;
    const register unsigned short int DMA3IP1 = 11;
    sbit  DMA3IP1_bit at IPC11.B11;
    const register unsigned short int DMA3IP2 = 12;
    sbit  DMA3IP2_bit at IPC11.B12;
sfr unsigned long   volatile IPC11CLR         absolute 0xBF881144;
sfr unsigned long   volatile IPC11SET         absolute 0xBF881148;
sfr unsigned long   volatile IPC11INV         absolute 0xBF88114C;
sfr atomic unsigned long   volatile BMXCON           absolute 0xBF882000;
    const register unsigned short int BMXARB0 = 0;
    sbit  BMXARB0_bit at BMXCON.B0;
    const register unsigned short int BMXARB1 = 1;
    sbit  BMXARB1_bit at BMXCON.B1;
    const register unsigned short int BMXARB2 = 2;
    sbit  BMXARB2_bit at BMXCON.B2;
    const register unsigned short int BMXWSDRM = 6;
    sbit  BMXWSDRM_bit at BMXCON.B6;
    const register unsigned short int BMXERRIS = 16;
    sbit  BMXERRIS_bit at BMXCON.B16;
    const register unsigned short int BMXERRDS = 17;
    sbit  BMXERRDS_bit at BMXCON.B17;
    const register unsigned short int BMXERRDMA = 18;
    sbit  BMXERRDMA_bit at BMXCON.B18;
    const register unsigned short int BMXERRICD = 19;
    sbit  BMXERRICD_bit at BMXCON.B19;
    const register unsigned short int BMXERRIXI = 20;
    sbit  BMXERRIXI_bit at BMXCON.B20;
    const register unsigned short int BMXCHEDMA = 26;
    sbit  BMXCHEDMA_bit at BMXCON.B26;
sfr unsigned long   volatile BMXCONCLR        absolute 0xBF882004;
sfr unsigned long   volatile BMXCONSET        absolute 0xBF882008;
sfr unsigned long   volatile BMXCONINV        absolute 0xBF88200C;
sfr atomic unsigned long   volatile BMXDKPBA         absolute 0xBF882010;
sfr unsigned long   volatile BMXDKPBACLR      absolute 0xBF882014;
sfr unsigned long   volatile BMXDKPBASET      absolute 0xBF882018;
sfr unsigned long   volatile BMXDKPBAINV      absolute 0xBF88201C;
sfr atomic unsigned long   volatile BMXDUDBA         absolute 0xBF882020;
sfr unsigned long   volatile BMXDUDBACLR      absolute 0xBF882024;
sfr unsigned long   volatile BMXDUDBASET      absolute 0xBF882028;
sfr unsigned long   volatile BMXDUDBAINV      absolute 0xBF88202C;
sfr atomic unsigned long   volatile BMXDUPBA         absolute 0xBF882030;
sfr unsigned long   volatile BMXDUPBACLR      absolute 0xBF882034;
sfr unsigned long   volatile BMXDUPBASET      absolute 0xBF882038;
sfr unsigned long   volatile BMXDUPBAINV      absolute 0xBF88203C;
sfr unsigned long   volatile BMXDRMSZ         absolute 0xBF882040;
sfr atomic unsigned long   volatile BMXPUPBA         absolute 0xBF882050;
sfr unsigned long   volatile BMXPUPBACLR      absolute 0xBF882054;
sfr unsigned long   volatile BMXPUPBASET      absolute 0xBF882058;
sfr unsigned long   volatile BMXPUPBAINV      absolute 0xBF88205C;
sfr unsigned long   volatile BMXPFMSZ         absolute 0xBF882060;
sfr unsigned long   volatile BMXBOOTSZ        absolute 0xBF882070;
sfr atomic unsigned long   volatile DMACON           absolute 0xBF883000;
    const register unsigned short int DMABUSY = 11;
    sbit  DMABUSY_bit at DMACON.B11;
    const register unsigned short int SUSPEND = 12;
    sbit  SUSPEND_bit at DMACON.B12;
    sbit  ON_DMACON_bit at DMACON.B15;
sfr unsigned long   volatile DMACONCLR        absolute 0xBF883004;
sfr unsigned long   volatile DMACONSET        absolute 0xBF883008;
sfr unsigned long   volatile DMACONINV        absolute 0xBF88300C;
sfr atomic unsigned long   volatile DMASTAT          absolute 0xBF883010;
    const register unsigned short int DMACH0 = 0;
    sbit  DMACH0_bit at DMASTAT.B0;
    const register unsigned short int DMACH1 = 1;
    sbit  DMACH1_bit at DMASTAT.B1;
    const register unsigned short int DMACH2 = 2;
    sbit  DMACH2_bit at DMASTAT.B2;
    const register unsigned short int RDWR = 3;
    sbit  RDWR_bit at DMASTAT.B3;
sfr unsigned long   volatile DMASTATCLR       absolute 0xBF883014;
sfr unsigned long   volatile DMASTATSET       absolute 0xBF883018;
sfr unsigned long   volatile DMASTATINV       absolute 0xBF88301C;
sfr atomic unsigned long   volatile DMAADDR          absolute 0xBF883020;
sfr unsigned long   volatile DMAADDRCLR       absolute 0xBF883024;
sfr unsigned long   volatile DMAADDRSET       absolute 0xBF883028;
sfr unsigned long   volatile DMAADDRINV       absolute 0xBF88302C;
sfr atomic unsigned long   volatile DCRCCON          absolute 0xBF883030;
    const register unsigned short int CRCCH0 = 0;
    sbit  CRCCH0_bit at DCRCCON.B0;
    const register unsigned short int CRCCH1 = 1;
    sbit  CRCCH1_bit at DCRCCON.B1;
    const register unsigned short int CRCCH2 = 2;
    sbit  CRCCH2_bit at DCRCCON.B2;
    const register unsigned short int CRCTYP = 5;
    sbit  CRCTYP_bit at DCRCCON.B5;
    const register unsigned short int CRCAPP = 6;
    sbit  CRCAPP_bit at DCRCCON.B6;
    const register unsigned short int CRCEN = 7;
    sbit  CRCEN_bit at DCRCCON.B7;
    const register unsigned short int PLEN0 = 8;
    sbit  PLEN0_bit at DCRCCON.B8;
    const register unsigned short int PLEN1 = 9;
    sbit  PLEN1_bit at DCRCCON.B9;
    const register unsigned short int PLEN2 = 10;
    sbit  PLEN2_bit at DCRCCON.B10;
    const register unsigned short int PLEN3 = 11;
    sbit  PLEN3_bit at DCRCCON.B11;
    const register unsigned short int PLEN4 = 12;
    sbit  PLEN4_bit at DCRCCON.B12;
    const register unsigned short int BITO = 24;
    sbit  BITO_bit at DCRCCON.B24;
    const register unsigned short int WBO = 27;
    sbit  WBO_bit at DCRCCON.B27;
    const register unsigned short int BYTO0 = 28;
    sbit  BYTO0_bit at DCRCCON.B28;
    const register unsigned short int BYTO1 = 29;
    sbit  BYTO1_bit at DCRCCON.B29;
sfr unsigned long   volatile DCRCCONCLR       absolute 0xBF883034;
sfr unsigned long   volatile DCRCCONSET       absolute 0xBF883038;
sfr unsigned long   volatile DCRCCONINV       absolute 0xBF88303C;
sfr atomic unsigned long   volatile DCRCDATA         absolute 0xBF883040;
sfr unsigned long   volatile DCRCDATACLR      absolute 0xBF883044;
sfr unsigned long   volatile DCRCDATASET      absolute 0xBF883048;
sfr unsigned long   volatile DCRCDATAINV      absolute 0xBF88304C;
sfr atomic unsigned long   volatile DCRCXOR          absolute 0xBF883050;
sfr unsigned long   volatile DCRCXORCLR       absolute 0xBF883054;
sfr unsigned long   volatile DCRCXORSET       absolute 0xBF883058;
sfr unsigned long   volatile DCRCXORINV       absolute 0xBF88305C;
sfr atomic unsigned long   volatile DCH0CON          absolute 0xBF883060;
    const register unsigned short int CHPRI0 = 0;
    sbit  CHPRI0_bit at DCH0CON.B0;
    const register unsigned short int CHPRI1 = 1;
    sbit  CHPRI1_bit at DCH0CON.B1;
    const register unsigned short int CHEDET = 2;
    sbit  CHEDET_bit at DCH0CON.B2;
    const register unsigned short int CHAEN = 4;
    sbit  CHAEN_bit at DCH0CON.B4;
    const register unsigned short int CHCHN = 5;
    sbit  CHCHN_bit at DCH0CON.B5;
    const register unsigned short int CHAED = 6;
    sbit  CHAED_bit at DCH0CON.B6;
    const register unsigned short int CHEN = 7;
    sbit  CHEN_bit at DCH0CON.B7;
    const register unsigned short int CHCHNS = 8;
    sbit  CHCHNS_bit at DCH0CON.B8;
    const register unsigned short int CHBUSY = 15;
    sbit  CHBUSY_bit at DCH0CON.B15;
sfr unsigned long   volatile DCH0CONCLR       absolute 0xBF883064;
sfr unsigned long   volatile DCH0CONSET       absolute 0xBF883068;
sfr unsigned long   volatile DCH0CONINV       absolute 0xBF88306C;
sfr atomic unsigned long   volatile DCH0ECON         absolute 0xBF883070;
    const register unsigned short int AIRQEN = 3;
    sbit  AIRQEN_bit at DCH0ECON.B3;
    const register unsigned short int SIRQEN = 4;
    sbit  SIRQEN_bit at DCH0ECON.B4;
    const register unsigned short int PATEN = 5;
    sbit  PATEN_bit at DCH0ECON.B5;
    const register unsigned short int CABORT = 6;
    sbit  CABORT_bit at DCH0ECON.B6;
    const register unsigned short int CFORCE = 7;
    sbit  CFORCE_bit at DCH0ECON.B7;
    const register unsigned short int CHSIRQ0 = 8;
    sbit  CHSIRQ0_bit at DCH0ECON.B8;
    const register unsigned short int CHSIRQ1 = 9;
    sbit  CHSIRQ1_bit at DCH0ECON.B9;
    const register unsigned short int CHSIRQ2 = 10;
    sbit  CHSIRQ2_bit at DCH0ECON.B10;
    const register unsigned short int CHSIRQ3 = 11;
    sbit  CHSIRQ3_bit at DCH0ECON.B11;
    const register unsigned short int CHSIRQ4 = 12;
    sbit  CHSIRQ4_bit at DCH0ECON.B12;
    const register unsigned short int CHSIRQ5 = 13;
    sbit  CHSIRQ5_bit at DCH0ECON.B13;
    const register unsigned short int CHSIRQ6 = 14;
    sbit  CHSIRQ6_bit at DCH0ECON.B14;
    const register unsigned short int CHSIRQ7 = 15;
    sbit  CHSIRQ7_bit at DCH0ECON.B15;
    const register unsigned short int CHAIRQ0 = 16;
    sbit  CHAIRQ0_bit at DCH0ECON.B16;
    const register unsigned short int CHAIRQ1 = 17;
    sbit  CHAIRQ1_bit at DCH0ECON.B17;
    const register unsigned short int CHAIRQ2 = 18;
    sbit  CHAIRQ2_bit at DCH0ECON.B18;
    const register unsigned short int CHAIRQ3 = 19;
    sbit  CHAIRQ3_bit at DCH0ECON.B19;
    const register unsigned short int CHAIRQ4 = 20;
    sbit  CHAIRQ4_bit at DCH0ECON.B20;
    const register unsigned short int CHAIRQ5 = 21;
    sbit  CHAIRQ5_bit at DCH0ECON.B21;
    const register unsigned short int CHAIRQ6 = 22;
    sbit  CHAIRQ6_bit at DCH0ECON.B22;
    const register unsigned short int CHAIRQ7 = 23;
    sbit  CHAIRQ7_bit at DCH0ECON.B23;
sfr unsigned long   volatile DCH0ECONCLR      absolute 0xBF883074;
sfr unsigned long   volatile DCH0ECONSET      absolute 0xBF883078;
sfr unsigned long   volatile DCH0ECONINV      absolute 0xBF88307C;
sfr atomic unsigned long   volatile DCH0INT          absolute 0xBF883080;
    const register unsigned short int CHERIF = 0;
    sbit  CHERIF_bit at DCH0INT.B0;
    const register unsigned short int CHTAIF = 1;
    sbit  CHTAIF_bit at DCH0INT.B1;
    const register unsigned short int CHCCIF = 2;
    sbit  CHCCIF_bit at DCH0INT.B2;
    const register unsigned short int CHBCIF = 3;
    sbit  CHBCIF_bit at DCH0INT.B3;
    const register unsigned short int CHDHIF = 4;
    sbit  CHDHIF_bit at DCH0INT.B4;
    const register unsigned short int CHDDIF = 5;
    sbit  CHDDIF_bit at DCH0INT.B5;
    const register unsigned short int CHSHIF = 6;
    sbit  CHSHIF_bit at DCH0INT.B6;
    const register unsigned short int CHSDIF = 7;
    sbit  CHSDIF_bit at DCH0INT.B7;
    const register unsigned short int CHERIE = 16;
    sbit  CHERIE_bit at DCH0INT.B16;
    const register unsigned short int CHTAIE = 17;
    sbit  CHTAIE_bit at DCH0INT.B17;
    const register unsigned short int CHCCIE = 18;
    sbit  CHCCIE_bit at DCH0INT.B18;
    const register unsigned short int CHBCIE = 19;
    sbit  CHBCIE_bit at DCH0INT.B19;
    const register unsigned short int CHDHIE = 20;
    sbit  CHDHIE_bit at DCH0INT.B20;
    const register unsigned short int CHDDIE = 21;
    sbit  CHDDIE_bit at DCH0INT.B21;
    const register unsigned short int CHSHIE = 22;
    sbit  CHSHIE_bit at DCH0INT.B22;
    const register unsigned short int CHSDIE = 23;
    sbit  CHSDIE_bit at DCH0INT.B23;
sfr unsigned long   volatile DCH0INTCLR       absolute 0xBF883084;
sfr unsigned long   volatile DCH0INTSET       absolute 0xBF883088;
sfr unsigned long   volatile DCH0INTINV       absolute 0xBF88308C;
sfr atomic unsigned long   volatile DCH0SSA          absolute 0xBF883090;
    const register unsigned short int CHSSA0 = 0;
    sbit  CHSSA0_bit at DCH0SSA.B0;
    const register unsigned short int CHSSA1 = 1;
    sbit  CHSSA1_bit at DCH0SSA.B1;
    const register unsigned short int CHSSA2 = 2;
    sbit  CHSSA2_bit at DCH0SSA.B2;
    const register unsigned short int CHSSA3 = 3;
    sbit  CHSSA3_bit at DCH0SSA.B3;
    const register unsigned short int CHSSA4 = 4;
    sbit  CHSSA4_bit at DCH0SSA.B4;
    const register unsigned short int CHSSA5 = 5;
    sbit  CHSSA5_bit at DCH0SSA.B5;
    const register unsigned short int CHSSA6 = 6;
    sbit  CHSSA6_bit at DCH0SSA.B6;
    const register unsigned short int CHSSA7 = 7;
    sbit  CHSSA7_bit at DCH0SSA.B7;
    const register unsigned short int CHSSA8 = 8;
    sbit  CHSSA8_bit at DCH0SSA.B8;
    const register unsigned short int CHSSA9 = 9;
    sbit  CHSSA9_bit at DCH0SSA.B9;
    const register unsigned short int CHSSA10 = 10;
    sbit  CHSSA10_bit at DCH0SSA.B10;
    const register unsigned short int CHSSA11 = 11;
    sbit  CHSSA11_bit at DCH0SSA.B11;
    const register unsigned short int CHSSA12 = 12;
    sbit  CHSSA12_bit at DCH0SSA.B12;
    const register unsigned short int CHSSA13 = 13;
    sbit  CHSSA13_bit at DCH0SSA.B13;
    const register unsigned short int CHSSA14 = 14;
    sbit  CHSSA14_bit at DCH0SSA.B14;
    const register unsigned short int CHSSA15 = 15;
    sbit  CHSSA15_bit at DCH0SSA.B15;
    const register unsigned short int CHSSA16 = 16;
    sbit  CHSSA16_bit at DCH0SSA.B16;
    const register unsigned short int CHSSA17 = 17;
    sbit  CHSSA17_bit at DCH0SSA.B17;
    const register unsigned short int CHSSA18 = 18;
    sbit  CHSSA18_bit at DCH0SSA.B18;
    const register unsigned short int CHSSA19 = 19;
    sbit  CHSSA19_bit at DCH0SSA.B19;
    const register unsigned short int CHSSA20 = 20;
    sbit  CHSSA20_bit at DCH0SSA.B20;
    const register unsigned short int CHSSA21 = 21;
    sbit  CHSSA21_bit at DCH0SSA.B21;
    const register unsigned short int CHSSA22 = 22;
    sbit  CHSSA22_bit at DCH0SSA.B22;
    const register unsigned short int CHSSA23 = 23;
    sbit  CHSSA23_bit at DCH0SSA.B23;
    const register unsigned short int CHSSA24 = 24;
    sbit  CHSSA24_bit at DCH0SSA.B24;
    const register unsigned short int CHSSA25 = 25;
    sbit  CHSSA25_bit at DCH0SSA.B25;
    const register unsigned short int CHSSA26 = 26;
    sbit  CHSSA26_bit at DCH0SSA.B26;
    const register unsigned short int CHSSA27 = 27;
    sbit  CHSSA27_bit at DCH0SSA.B27;
    const register unsigned short int CHSSA28 = 28;
    sbit  CHSSA28_bit at DCH0SSA.B28;
    const register unsigned short int CHSSA29 = 29;
    sbit  CHSSA29_bit at DCH0SSA.B29;
    const register unsigned short int CHSSA30 = 30;
    sbit  CHSSA30_bit at DCH0SSA.B30;
    const register unsigned short int CHSSA31 = 31;
    sbit  CHSSA31_bit at DCH0SSA.B31;
sfr unsigned long   volatile DCH0SSACLR       absolute 0xBF883094;
sfr unsigned long   volatile DCH0SSASET       absolute 0xBF883098;
sfr unsigned long   volatile DCH0SSAINV       absolute 0xBF88309C;
sfr atomic unsigned long   volatile DCH0DSA          absolute 0xBF8830A0;
    const register unsigned short int CHDSA0 = 0;
    sbit  CHDSA0_bit at DCH0DSA.B0;
    const register unsigned short int CHDSA1 = 1;
    sbit  CHDSA1_bit at DCH0DSA.B1;
    const register unsigned short int CHDSA2 = 2;
    sbit  CHDSA2_bit at DCH0DSA.B2;
    const register unsigned short int CHDSA3 = 3;
    sbit  CHDSA3_bit at DCH0DSA.B3;
    const register unsigned short int CHDSA4 = 4;
    sbit  CHDSA4_bit at DCH0DSA.B4;
    const register unsigned short int CHDSA5 = 5;
    sbit  CHDSA5_bit at DCH0DSA.B5;
    const register unsigned short int CHDSA6 = 6;
    sbit  CHDSA6_bit at DCH0DSA.B6;
    const register unsigned short int CHDSA7 = 7;
    sbit  CHDSA7_bit at DCH0DSA.B7;
    const register unsigned short int CHDSA8 = 8;
    sbit  CHDSA8_bit at DCH0DSA.B8;
    const register unsigned short int CHDSA9 = 9;
    sbit  CHDSA9_bit at DCH0DSA.B9;
    const register unsigned short int CHDSA10 = 10;
    sbit  CHDSA10_bit at DCH0DSA.B10;
    const register unsigned short int CHDSA11 = 11;
    sbit  CHDSA11_bit at DCH0DSA.B11;
    const register unsigned short int CHDSA12 = 12;
    sbit  CHDSA12_bit at DCH0DSA.B12;
    const register unsigned short int CHDSA13 = 13;
    sbit  CHDSA13_bit at DCH0DSA.B13;
    const register unsigned short int CHDSA14 = 14;
    sbit  CHDSA14_bit at DCH0DSA.B14;
    const register unsigned short int CHDSA15 = 15;
    sbit  CHDSA15_bit at DCH0DSA.B15;
    const register unsigned short int CHDSA16 = 16;
    sbit  CHDSA16_bit at DCH0DSA.B16;
    const register unsigned short int CHDSA17 = 17;
    sbit  CHDSA17_bit at DCH0DSA.B17;
    const register unsigned short int CHDSA18 = 18;
    sbit  CHDSA18_bit at DCH0DSA.B18;
    const register unsigned short int CHDSA19 = 19;
    sbit  CHDSA19_bit at DCH0DSA.B19;
    const register unsigned short int CHDSA20 = 20;
    sbit  CHDSA20_bit at DCH0DSA.B20;
    const register unsigned short int CHDSA21 = 21;
    sbit  CHDSA21_bit at DCH0DSA.B21;
    const register unsigned short int CHDSA22 = 22;
    sbit  CHDSA22_bit at DCH0DSA.B22;
    const register unsigned short int CHDSA23 = 23;
    sbit  CHDSA23_bit at DCH0DSA.B23;
    const register unsigned short int CHDSA24 = 24;
    sbit  CHDSA24_bit at DCH0DSA.B24;
    const register unsigned short int CHDSA25 = 25;
    sbit  CHDSA25_bit at DCH0DSA.B25;
    const register unsigned short int CHDSA26 = 26;
    sbit  CHDSA26_bit at DCH0DSA.B26;
    const register unsigned short int CHDSA27 = 27;
    sbit  CHDSA27_bit at DCH0DSA.B27;
    const register unsigned short int CHDSA28 = 28;
    sbit  CHDSA28_bit at DCH0DSA.B28;
    const register unsigned short int CHDSA29 = 29;
    sbit  CHDSA29_bit at DCH0DSA.B29;
    const register unsigned short int CHDSA30 = 30;
    sbit  CHDSA30_bit at DCH0DSA.B30;
    const register unsigned short int CHDSA31 = 31;
    sbit  CHDSA31_bit at DCH0DSA.B31;
sfr unsigned long   volatile DCH0DSACLR       absolute 0xBF8830A4;
sfr unsigned long   volatile DCH0DSASET       absolute 0xBF8830A8;
sfr unsigned long   volatile DCH0DSAINV       absolute 0xBF8830AC;
sfr atomic unsigned long   volatile DCH0SSIZ         absolute 0xBF8830B0;
sfr unsigned long   volatile DCH0SSIZCLR      absolute 0xBF8830B4;
sfr unsigned long   volatile DCH0SSIZSET      absolute 0xBF8830B8;
sfr unsigned long   volatile DCH0SSIZINV      absolute 0xBF8830BC;
sfr atomic unsigned long   volatile DCH0DSIZ         absolute 0xBF8830C0;
sfr unsigned long   volatile DCH0DSIZCLR      absolute 0xBF8830C4;
sfr unsigned long   volatile DCH0DSIZSET      absolute 0xBF8830C8;
sfr unsigned long   volatile DCH0DSIZINV      absolute 0xBF8830CC;
sfr atomic unsigned long   volatile DCH0SPTR         absolute 0xBF8830D0;
sfr unsigned long   volatile DCH0SPTRCLR      absolute 0xBF8830D4;
sfr unsigned long   volatile DCH0SPTRSET      absolute 0xBF8830D8;
sfr unsigned long   volatile DCH0SPTRINV      absolute 0xBF8830DC;
sfr atomic unsigned long   volatile DCH0DPTR         absolute 0xBF8830E0;
sfr unsigned long   volatile DCH0DPTRCLR      absolute 0xBF8830E4;
sfr unsigned long   volatile DCH0DPTRSET      absolute 0xBF8830E8;
sfr unsigned long   volatile DCH0DPTRINV      absolute 0xBF8830EC;
sfr atomic unsigned long   volatile DCH0CSIZ         absolute 0xBF8830F0;
sfr unsigned long   volatile DCH0CSIZCLR      absolute 0xBF8830F4;
sfr unsigned long   volatile DCH0CSIZSET      absolute 0xBF8830F8;
sfr unsigned long   volatile DCH0CSIZINV      absolute 0xBF8830FC;
sfr atomic unsigned long   volatile DCH0CPTR         absolute 0xBF883100;
sfr unsigned long   volatile DCH0CPTRCLR      absolute 0xBF883104;
sfr unsigned long   volatile DCH0CPTRSET      absolute 0xBF883108;
sfr unsigned long   volatile DCH0CPTRINV      absolute 0xBF88310C;
sfr atomic unsigned long   volatile DCH0DAT          absolute 0xBF883110;
sfr unsigned long   volatile DCH0DATCLR       absolute 0xBF883114;
sfr unsigned long   volatile DCH0DATSET       absolute 0xBF883118;
sfr unsigned long   volatile DCH0DATINV       absolute 0xBF88311C;
sfr atomic unsigned long   volatile DCH1CON          absolute 0xBF883120;
    sbit  CHPRI0_DCH1CON_bit at DCH1CON.B0;
    sbit  CHPRI1_DCH1CON_bit at DCH1CON.B1;
    sbit  CHEDET_DCH1CON_bit at DCH1CON.B2;
    sbit  CHAEN_DCH1CON_bit at DCH1CON.B4;
    sbit  CHCHN_DCH1CON_bit at DCH1CON.B5;
    sbit  CHAED_DCH1CON_bit at DCH1CON.B6;
    sbit  CHEN_DCH1CON_bit at DCH1CON.B7;
    sbit  CHCHNS_DCH1CON_bit at DCH1CON.B8;
    sbit  CHBUSY_DCH1CON_bit at DCH1CON.B15;
sfr unsigned long   volatile DCH1CONCLR       absolute 0xBF883124;
sfr unsigned long   volatile DCH1CONSET       absolute 0xBF883128;
sfr unsigned long   volatile DCH1CONINV       absolute 0xBF88312C;
sfr atomic unsigned long   volatile DCH1ECON         absolute 0xBF883130;
    sbit  AIRQEN_DCH1ECON_bit at DCH1ECON.B3;
    sbit  SIRQEN_DCH1ECON_bit at DCH1ECON.B4;
    sbit  PATEN_DCH1ECON_bit at DCH1ECON.B5;
    sbit  CABORT_DCH1ECON_bit at DCH1ECON.B6;
    sbit  CFORCE_DCH1ECON_bit at DCH1ECON.B7;
    sbit  CHSIRQ0_DCH1ECON_bit at DCH1ECON.B8;
    sbit  CHSIRQ1_DCH1ECON_bit at DCH1ECON.B9;
    sbit  CHSIRQ2_DCH1ECON_bit at DCH1ECON.B10;
    sbit  CHSIRQ3_DCH1ECON_bit at DCH1ECON.B11;
    sbit  CHSIRQ4_DCH1ECON_bit at DCH1ECON.B12;
    sbit  CHSIRQ5_DCH1ECON_bit at DCH1ECON.B13;
    sbit  CHSIRQ6_DCH1ECON_bit at DCH1ECON.B14;
    sbit  CHSIRQ7_DCH1ECON_bit at DCH1ECON.B15;
    sbit  CHAIRQ0_DCH1ECON_bit at DCH1ECON.B16;
    sbit  CHAIRQ1_DCH1ECON_bit at DCH1ECON.B17;
    sbit  CHAIRQ2_DCH1ECON_bit at DCH1ECON.B18;
    sbit  CHAIRQ3_DCH1ECON_bit at DCH1ECON.B19;
    sbit  CHAIRQ4_DCH1ECON_bit at DCH1ECON.B20;
    sbit  CHAIRQ5_DCH1ECON_bit at DCH1ECON.B21;
    sbit  CHAIRQ6_DCH1ECON_bit at DCH1ECON.B22;
    sbit  CHAIRQ7_DCH1ECON_bit at DCH1ECON.B23;
sfr unsigned long   volatile DCH1ECONCLR      absolute 0xBF883134;
sfr unsigned long   volatile DCH1ECONSET      absolute 0xBF883138;
sfr unsigned long   volatile DCH1ECONINV      absolute 0xBF88313C;
sfr atomic unsigned long   volatile DCH1INT          absolute 0xBF883140;
    sbit  CHERIF_DCH1INT_bit at DCH1INT.B0;
    sbit  CHTAIF_DCH1INT_bit at DCH1INT.B1;
    sbit  CHCCIF_DCH1INT_bit at DCH1INT.B2;
    sbit  CHBCIF_DCH1INT_bit at DCH1INT.B3;
    sbit  CHDHIF_DCH1INT_bit at DCH1INT.B4;
    sbit  CHDDIF_DCH1INT_bit at DCH1INT.B5;
    sbit  CHSHIF_DCH1INT_bit at DCH1INT.B6;
    sbit  CHSDIF_DCH1INT_bit at DCH1INT.B7;
    sbit  CHERIE_DCH1INT_bit at DCH1INT.B16;
    sbit  CHTAIE_DCH1INT_bit at DCH1INT.B17;
    sbit  CHCCIE_DCH1INT_bit at DCH1INT.B18;
    sbit  CHBCIE_DCH1INT_bit at DCH1INT.B19;
    sbit  CHDHIE_DCH1INT_bit at DCH1INT.B20;
    sbit  CHDDIE_DCH1INT_bit at DCH1INT.B21;
    sbit  CHSHIE_DCH1INT_bit at DCH1INT.B22;
    sbit  CHSDIE_DCH1INT_bit at DCH1INT.B23;
sfr unsigned long   volatile DCH1INTCLR       absolute 0xBF883144;
sfr unsigned long   volatile DCH1INTSET       absolute 0xBF883148;
sfr unsigned long   volatile DCH1INTINV       absolute 0xBF88314C;
sfr atomic unsigned long   volatile DCH1SSA          absolute 0xBF883150;
    sbit  CHSSA0_DCH1SSA_bit at DCH1SSA.B0;
    sbit  CHSSA1_DCH1SSA_bit at DCH1SSA.B1;
    sbit  CHSSA2_DCH1SSA_bit at DCH1SSA.B2;
    sbit  CHSSA3_DCH1SSA_bit at DCH1SSA.B3;
    sbit  CHSSA4_DCH1SSA_bit at DCH1SSA.B4;
    sbit  CHSSA5_DCH1SSA_bit at DCH1SSA.B5;
    sbit  CHSSA6_DCH1SSA_bit at DCH1SSA.B6;
    sbit  CHSSA7_DCH1SSA_bit at DCH1SSA.B7;
    sbit  CHSSA8_DCH1SSA_bit at DCH1SSA.B8;
    sbit  CHSSA9_DCH1SSA_bit at DCH1SSA.B9;
    sbit  CHSSA10_DCH1SSA_bit at DCH1SSA.B10;
    sbit  CHSSA11_DCH1SSA_bit at DCH1SSA.B11;
    sbit  CHSSA12_DCH1SSA_bit at DCH1SSA.B12;
    sbit  CHSSA13_DCH1SSA_bit at DCH1SSA.B13;
    sbit  CHSSA14_DCH1SSA_bit at DCH1SSA.B14;
    sbit  CHSSA15_DCH1SSA_bit at DCH1SSA.B15;
    sbit  CHSSA16_DCH1SSA_bit at DCH1SSA.B16;
    sbit  CHSSA17_DCH1SSA_bit at DCH1SSA.B17;
    sbit  CHSSA18_DCH1SSA_bit at DCH1SSA.B18;
    sbit  CHSSA19_DCH1SSA_bit at DCH1SSA.B19;
    sbit  CHSSA20_DCH1SSA_bit at DCH1SSA.B20;
    sbit  CHSSA21_DCH1SSA_bit at DCH1SSA.B21;
    sbit  CHSSA22_DCH1SSA_bit at DCH1SSA.B22;
    sbit  CHSSA23_DCH1SSA_bit at DCH1SSA.B23;
    sbit  CHSSA24_DCH1SSA_bit at DCH1SSA.B24;
    sbit  CHSSA25_DCH1SSA_bit at DCH1SSA.B25;
    sbit  CHSSA26_DCH1SSA_bit at DCH1SSA.B26;
    sbit  CHSSA27_DCH1SSA_bit at DCH1SSA.B27;
    sbit  CHSSA28_DCH1SSA_bit at DCH1SSA.B28;
    sbit  CHSSA29_DCH1SSA_bit at DCH1SSA.B29;
    sbit  CHSSA30_DCH1SSA_bit at DCH1SSA.B30;
    sbit  CHSSA31_DCH1SSA_bit at DCH1SSA.B31;
sfr unsigned long   volatile DCH1SSACLR       absolute 0xBF883154;
sfr unsigned long   volatile DCH1SSASET       absolute 0xBF883158;
sfr unsigned long   volatile DCH1SSAINV       absolute 0xBF88315C;
sfr atomic unsigned long   volatile DCH1DSA          absolute 0xBF883160;
    sbit  CHDSA0_DCH1DSA_bit at DCH1DSA.B0;
    sbit  CHDSA1_DCH1DSA_bit at DCH1DSA.B1;
    sbit  CHDSA2_DCH1DSA_bit at DCH1DSA.B2;
    sbit  CHDSA3_DCH1DSA_bit at DCH1DSA.B3;
    sbit  CHDSA4_DCH1DSA_bit at DCH1DSA.B4;
    sbit  CHDSA5_DCH1DSA_bit at DCH1DSA.B5;
    sbit  CHDSA6_DCH1DSA_bit at DCH1DSA.B6;
    sbit  CHDSA7_DCH1DSA_bit at DCH1DSA.B7;
    sbit  CHDSA8_DCH1DSA_bit at DCH1DSA.B8;
    sbit  CHDSA9_DCH1DSA_bit at DCH1DSA.B9;
    sbit  CHDSA10_DCH1DSA_bit at DCH1DSA.B10;
    sbit  CHDSA11_DCH1DSA_bit at DCH1DSA.B11;
    sbit  CHDSA12_DCH1DSA_bit at DCH1DSA.B12;
    sbit  CHDSA13_DCH1DSA_bit at DCH1DSA.B13;
    sbit  CHDSA14_DCH1DSA_bit at DCH1DSA.B14;
    sbit  CHDSA15_DCH1DSA_bit at DCH1DSA.B15;
    sbit  CHDSA16_DCH1DSA_bit at DCH1DSA.B16;
    sbit  CHDSA17_DCH1DSA_bit at DCH1DSA.B17;
    sbit  CHDSA18_DCH1DSA_bit at DCH1DSA.B18;
    sbit  CHDSA19_DCH1DSA_bit at DCH1DSA.B19;
    sbit  CHDSA20_DCH1DSA_bit at DCH1DSA.B20;
    sbit  CHDSA21_DCH1DSA_bit at DCH1DSA.B21;
    sbit  CHDSA22_DCH1DSA_bit at DCH1DSA.B22;
    sbit  CHDSA23_DCH1DSA_bit at DCH1DSA.B23;
    sbit  CHDSA24_DCH1DSA_bit at DCH1DSA.B24;
    sbit  CHDSA25_DCH1DSA_bit at DCH1DSA.B25;
    sbit  CHDSA26_DCH1DSA_bit at DCH1DSA.B26;
    sbit  CHDSA27_DCH1DSA_bit at DCH1DSA.B27;
    sbit  CHDSA28_DCH1DSA_bit at DCH1DSA.B28;
    sbit  CHDSA29_DCH1DSA_bit at DCH1DSA.B29;
    sbit  CHDSA30_DCH1DSA_bit at DCH1DSA.B30;
    sbit  CHDSA31_DCH1DSA_bit at DCH1DSA.B31;
sfr unsigned long   volatile DCH1DSACLR       absolute 0xBF883164;
sfr unsigned long   volatile DCH1DSASET       absolute 0xBF883168;
sfr unsigned long   volatile DCH1DSAINV       absolute 0xBF88316C;
sfr atomic unsigned long   volatile DCH1SSIZ         absolute 0xBF883170;
sfr unsigned long   volatile DCH1SSIZCLR      absolute 0xBF883174;
sfr unsigned long   volatile DCH1SSIZSET      absolute 0xBF883178;
sfr unsigned long   volatile DCH1SSIZINV      absolute 0xBF88317C;
sfr atomic unsigned long   volatile DCH1DSIZ         absolute 0xBF883180;
sfr unsigned long   volatile DCH1DSIZCLR      absolute 0xBF883184;
sfr unsigned long   volatile DCH1DSIZSET      absolute 0xBF883188;
sfr unsigned long   volatile DCH1DSIZINV      absolute 0xBF88318C;
sfr atomic unsigned long   volatile DCH1SPTR         absolute 0xBF883190;
sfr unsigned long   volatile DCH1SPTRCLR      absolute 0xBF883194;
sfr unsigned long   volatile DCH1SPTRSET      absolute 0xBF883198;
sfr unsigned long   volatile DCH1SPTRINV      absolute 0xBF88319C;
sfr atomic unsigned long   volatile DCH1DPTR         absolute 0xBF8831A0;
sfr unsigned long   volatile DCH1DPTRCLR      absolute 0xBF8831A4;
sfr unsigned long   volatile DCH1DPTRSET      absolute 0xBF8831A8;
sfr unsigned long   volatile DCH1DPTRINV      absolute 0xBF8831AC;
sfr atomic unsigned long   volatile DCH1CSIZ         absolute 0xBF8831B0;
sfr unsigned long   volatile DCH1CSIZCLR      absolute 0xBF8831B4;
sfr unsigned long   volatile DCH1CSIZSET      absolute 0xBF8831B8;
sfr unsigned long   volatile DCH1CSIZINV      absolute 0xBF8831BC;
sfr atomic unsigned long   volatile DCH1CPTR         absolute 0xBF8831C0;
sfr unsigned long   volatile DCH1CPTRCLR      absolute 0xBF8831C4;
sfr unsigned long   volatile DCH1CPTRSET      absolute 0xBF8831C8;
sfr unsigned long   volatile DCH1CPTRINV      absolute 0xBF8831CC;
sfr atomic unsigned long   volatile DCH1DAT          absolute 0xBF8831D0;
sfr unsigned long   volatile DCH1DATCLR       absolute 0xBF8831D4;
sfr unsigned long   volatile DCH1DATSET       absolute 0xBF8831D8;
sfr unsigned long   volatile DCH1DATINV       absolute 0xBF8831DC;
sfr atomic unsigned long   volatile DCH2CON          absolute 0xBF8831E0;
    sbit  CHPRI0_DCH2CON_bit at DCH2CON.B0;
    sbit  CHPRI1_DCH2CON_bit at DCH2CON.B1;
    sbit  CHEDET_DCH2CON_bit at DCH2CON.B2;
    sbit  CHAEN_DCH2CON_bit at DCH2CON.B4;
    sbit  CHCHN_DCH2CON_bit at DCH2CON.B5;
    sbit  CHAED_DCH2CON_bit at DCH2CON.B6;
    sbit  CHEN_DCH2CON_bit at DCH2CON.B7;
    sbit  CHCHNS_DCH2CON_bit at DCH2CON.B8;
    sbit  CHBUSY_DCH2CON_bit at DCH2CON.B15;
sfr unsigned long   volatile DCH2CONCLR       absolute 0xBF8831E4;
sfr unsigned long   volatile DCH2CONSET       absolute 0xBF8831E8;
sfr unsigned long   volatile DCH2CONINV       absolute 0xBF8831EC;
sfr atomic unsigned long   volatile DCH2ECON         absolute 0xBF8831F0;
    sbit  AIRQEN_DCH2ECON_bit at DCH2ECON.B3;
    sbit  SIRQEN_DCH2ECON_bit at DCH2ECON.B4;
    sbit  PATEN_DCH2ECON_bit at DCH2ECON.B5;
    sbit  CABORT_DCH2ECON_bit at DCH2ECON.B6;
    sbit  CFORCE_DCH2ECON_bit at DCH2ECON.B7;
    sbit  CHSIRQ0_DCH2ECON_bit at DCH2ECON.B8;
    sbit  CHSIRQ1_DCH2ECON_bit at DCH2ECON.B9;
    sbit  CHSIRQ2_DCH2ECON_bit at DCH2ECON.B10;
    sbit  CHSIRQ3_DCH2ECON_bit at DCH2ECON.B11;
    sbit  CHSIRQ4_DCH2ECON_bit at DCH2ECON.B12;
    sbit  CHSIRQ5_DCH2ECON_bit at DCH2ECON.B13;
    sbit  CHSIRQ6_DCH2ECON_bit at DCH2ECON.B14;
    sbit  CHSIRQ7_DCH2ECON_bit at DCH2ECON.B15;
    sbit  CHAIRQ0_DCH2ECON_bit at DCH2ECON.B16;
    sbit  CHAIRQ1_DCH2ECON_bit at DCH2ECON.B17;
    sbit  CHAIRQ2_DCH2ECON_bit at DCH2ECON.B18;
    sbit  CHAIRQ3_DCH2ECON_bit at DCH2ECON.B19;
    sbit  CHAIRQ4_DCH2ECON_bit at DCH2ECON.B20;
    sbit  CHAIRQ5_DCH2ECON_bit at DCH2ECON.B21;
    sbit  CHAIRQ6_DCH2ECON_bit at DCH2ECON.B22;
    sbit  CHAIRQ7_DCH2ECON_bit at DCH2ECON.B23;
sfr unsigned long   volatile DCH2ECONCLR      absolute 0xBF8831F4;
sfr unsigned long   volatile DCH2ECONSET      absolute 0xBF8831F8;
sfr unsigned long   volatile DCH2ECONINV      absolute 0xBF8831FC;
sfr atomic unsigned long   volatile DCH2INT          absolute 0xBF883200;
    sbit  CHERIF_DCH2INT_bit at DCH2INT.B0;
    sbit  CHTAIF_DCH2INT_bit at DCH2INT.B1;
    sbit  CHCCIF_DCH2INT_bit at DCH2INT.B2;
    sbit  CHBCIF_DCH2INT_bit at DCH2INT.B3;
    sbit  CHDHIF_DCH2INT_bit at DCH2INT.B4;
    sbit  CHDDIF_DCH2INT_bit at DCH2INT.B5;
    sbit  CHSHIF_DCH2INT_bit at DCH2INT.B6;
    sbit  CHSDIF_DCH2INT_bit at DCH2INT.B7;
    sbit  CHERIE_DCH2INT_bit at DCH2INT.B16;
    sbit  CHTAIE_DCH2INT_bit at DCH2INT.B17;
    sbit  CHCCIE_DCH2INT_bit at DCH2INT.B18;
    sbit  CHBCIE_DCH2INT_bit at DCH2INT.B19;
    sbit  CHDHIE_DCH2INT_bit at DCH2INT.B20;
    sbit  CHDDIE_DCH2INT_bit at DCH2INT.B21;
    sbit  CHSHIE_DCH2INT_bit at DCH2INT.B22;
    sbit  CHSDIE_DCH2INT_bit at DCH2INT.B23;
sfr unsigned long   volatile DCH2INTCLR       absolute 0xBF883204;
sfr unsigned long   volatile DCH2INTSET       absolute 0xBF883208;
sfr unsigned long   volatile DCH2INTINV       absolute 0xBF88320C;
sfr atomic unsigned long   volatile DCH2SSA          absolute 0xBF883210;
    sbit  CHSSA0_DCH2SSA_bit at DCH2SSA.B0;
    sbit  CHSSA1_DCH2SSA_bit at DCH2SSA.B1;
    sbit  CHSSA2_DCH2SSA_bit at DCH2SSA.B2;
    sbit  CHSSA3_DCH2SSA_bit at DCH2SSA.B3;
    sbit  CHSSA4_DCH2SSA_bit at DCH2SSA.B4;
    sbit  CHSSA5_DCH2SSA_bit at DCH2SSA.B5;
    sbit  CHSSA6_DCH2SSA_bit at DCH2SSA.B6;
    sbit  CHSSA7_DCH2SSA_bit at DCH2SSA.B7;
    sbit  CHSSA8_DCH2SSA_bit at DCH2SSA.B8;
    sbit  CHSSA9_DCH2SSA_bit at DCH2SSA.B9;
    sbit  CHSSA10_DCH2SSA_bit at DCH2SSA.B10;
    sbit  CHSSA11_DCH2SSA_bit at DCH2SSA.B11;
    sbit  CHSSA12_DCH2SSA_bit at DCH2SSA.B12;
    sbit  CHSSA13_DCH2SSA_bit at DCH2SSA.B13;
    sbit  CHSSA14_DCH2SSA_bit at DCH2SSA.B14;
    sbit  CHSSA15_DCH2SSA_bit at DCH2SSA.B15;
    sbit  CHSSA16_DCH2SSA_bit at DCH2SSA.B16;
    sbit  CHSSA17_DCH2SSA_bit at DCH2SSA.B17;
    sbit  CHSSA18_DCH2SSA_bit at DCH2SSA.B18;
    sbit  CHSSA19_DCH2SSA_bit at DCH2SSA.B19;
    sbit  CHSSA20_DCH2SSA_bit at DCH2SSA.B20;
    sbit  CHSSA21_DCH2SSA_bit at DCH2SSA.B21;
    sbit  CHSSA22_DCH2SSA_bit at DCH2SSA.B22;
    sbit  CHSSA23_DCH2SSA_bit at DCH2SSA.B23;
    sbit  CHSSA24_DCH2SSA_bit at DCH2SSA.B24;
    sbit  CHSSA25_DCH2SSA_bit at DCH2SSA.B25;
    sbit  CHSSA26_DCH2SSA_bit at DCH2SSA.B26;
    sbit  CHSSA27_DCH2SSA_bit at DCH2SSA.B27;
    sbit  CHSSA28_DCH2SSA_bit at DCH2SSA.B28;
    sbit  CHSSA29_DCH2SSA_bit at DCH2SSA.B29;
    sbit  CHSSA30_DCH2SSA_bit at DCH2SSA.B30;
    sbit  CHSSA31_DCH2SSA_bit at DCH2SSA.B31;
sfr unsigned long   volatile DCH2SSACLR       absolute 0xBF883214;
sfr unsigned long   volatile DCH2SSASET       absolute 0xBF883218;
sfr unsigned long   volatile DCH2SSAINV       absolute 0xBF88321C;
sfr atomic unsigned long   volatile DCH2DSA          absolute 0xBF883220;
    sbit  CHDSA0_DCH2DSA_bit at DCH2DSA.B0;
    sbit  CHDSA1_DCH2DSA_bit at DCH2DSA.B1;
    sbit  CHDSA2_DCH2DSA_bit at DCH2DSA.B2;
    sbit  CHDSA3_DCH2DSA_bit at DCH2DSA.B3;
    sbit  CHDSA4_DCH2DSA_bit at DCH2DSA.B4;
    sbit  CHDSA5_DCH2DSA_bit at DCH2DSA.B5;
    sbit  CHDSA6_DCH2DSA_bit at DCH2DSA.B6;
    sbit  CHDSA7_DCH2DSA_bit at DCH2DSA.B7;
    sbit  CHDSA8_DCH2DSA_bit at DCH2DSA.B8;
    sbit  CHDSA9_DCH2DSA_bit at DCH2DSA.B9;
    sbit  CHDSA10_DCH2DSA_bit at DCH2DSA.B10;
    sbit  CHDSA11_DCH2DSA_bit at DCH2DSA.B11;
    sbit  CHDSA12_DCH2DSA_bit at DCH2DSA.B12;
    sbit  CHDSA13_DCH2DSA_bit at DCH2DSA.B13;
    sbit  CHDSA14_DCH2DSA_bit at DCH2DSA.B14;
    sbit  CHDSA15_DCH2DSA_bit at DCH2DSA.B15;
    sbit  CHDSA16_DCH2DSA_bit at DCH2DSA.B16;
    sbit  CHDSA17_DCH2DSA_bit at DCH2DSA.B17;
    sbit  CHDSA18_DCH2DSA_bit at DCH2DSA.B18;
    sbit  CHDSA19_DCH2DSA_bit at DCH2DSA.B19;
    sbit  CHDSA20_DCH2DSA_bit at DCH2DSA.B20;
    sbit  CHDSA21_DCH2DSA_bit at DCH2DSA.B21;
    sbit  CHDSA22_DCH2DSA_bit at DCH2DSA.B22;
    sbit  CHDSA23_DCH2DSA_bit at DCH2DSA.B23;
    sbit  CHDSA24_DCH2DSA_bit at DCH2DSA.B24;
    sbit  CHDSA25_DCH2DSA_bit at DCH2DSA.B25;
    sbit  CHDSA26_DCH2DSA_bit at DCH2DSA.B26;
    sbit  CHDSA27_DCH2DSA_bit at DCH2DSA.B27;
    sbit  CHDSA28_DCH2DSA_bit at DCH2DSA.B28;
    sbit  CHDSA29_DCH2DSA_bit at DCH2DSA.B29;
    sbit  CHDSA30_DCH2DSA_bit at DCH2DSA.B30;
    sbit  CHDSA31_DCH2DSA_bit at DCH2DSA.B31;
sfr unsigned long   volatile DCH2DSACLR       absolute 0xBF883224;
sfr unsigned long   volatile DCH2DSASET       absolute 0xBF883228;
sfr unsigned long   volatile DCH2DSAINV       absolute 0xBF88322C;
sfr atomic unsigned long   volatile DCH2SSIZ         absolute 0xBF883230;
sfr unsigned long   volatile DCH2SSIZCLR      absolute 0xBF883234;
sfr unsigned long   volatile DCH2SSIZSET      absolute 0xBF883238;
sfr unsigned long   volatile DCH2SSIZINV      absolute 0xBF88323C;
sfr atomic unsigned long   volatile DCH2DSIZ         absolute 0xBF883240;
sfr unsigned long   volatile DCH2DSIZCLR      absolute 0xBF883244;
sfr unsigned long   volatile DCH2DSIZSET      absolute 0xBF883248;
sfr unsigned long   volatile DCH2DSIZINV      absolute 0xBF88324C;
sfr atomic unsigned long   volatile DCH2SPTR         absolute 0xBF883250;
sfr unsigned long   volatile DCH2SPTRCLR      absolute 0xBF883254;
sfr unsigned long   volatile DCH2SPTRSET      absolute 0xBF883258;
sfr unsigned long   volatile DCH2SPTRINV      absolute 0xBF88325C;
sfr atomic unsigned long   volatile DCH2DPTR         absolute 0xBF883260;
sfr unsigned long   volatile DCH2DPTRCLR      absolute 0xBF883264;
sfr unsigned long   volatile DCH2DPTRSET      absolute 0xBF883268;
sfr unsigned long   volatile DCH2DPTRINV      absolute 0xBF88326C;
sfr atomic unsigned long   volatile DCH2CSIZ         absolute 0xBF883270;
sfr unsigned long   volatile DCH2CSIZCLR      absolute 0xBF883274;
sfr unsigned long   volatile DCH2CSIZSET      absolute 0xBF883278;
sfr unsigned long   volatile DCH2CSIZINV      absolute 0xBF88327C;
sfr atomic unsigned long   volatile DCH2CPTR         absolute 0xBF883280;
sfr unsigned long   volatile DCH2CPTRCLR      absolute 0xBF883284;
sfr unsigned long   volatile DCH2CPTRSET      absolute 0xBF883288;
sfr unsigned long   volatile DCH2CPTRINV      absolute 0xBF88328C;
sfr atomic unsigned long   volatile DCH2DAT          absolute 0xBF883290;
sfr unsigned long   volatile DCH2DATCLR       absolute 0xBF883294;
sfr unsigned long   volatile DCH2DATSET       absolute 0xBF883298;
sfr unsigned long   volatile DCH2DATINV       absolute 0xBF88329C;
sfr atomic unsigned long   volatile DCH3CON          absolute 0xBF8832A0;
    sbit  CHPRI0_DCH3CON_bit at DCH3CON.B0;
    sbit  CHPRI1_DCH3CON_bit at DCH3CON.B1;
    sbit  CHEDET_DCH3CON_bit at DCH3CON.B2;
    sbit  CHAEN_DCH3CON_bit at DCH3CON.B4;
    sbit  CHCHN_DCH3CON_bit at DCH3CON.B5;
    sbit  CHAED_DCH3CON_bit at DCH3CON.B6;
    sbit  CHEN_DCH3CON_bit at DCH3CON.B7;
    sbit  CHCHNS_DCH3CON_bit at DCH3CON.B8;
    sbit  CHBUSY_DCH3CON_bit at DCH3CON.B15;
sfr unsigned long   volatile DCH3CONCLR       absolute 0xBF8832A4;
sfr unsigned long   volatile DCH3CONSET       absolute 0xBF8832A8;
sfr unsigned long   volatile DCH3CONINV       absolute 0xBF8832AC;
sfr atomic unsigned long   volatile DCH3ECON         absolute 0xBF8832B0;
    sbit  AIRQEN_DCH3ECON_bit at DCH3ECON.B3;
    sbit  SIRQEN_DCH3ECON_bit at DCH3ECON.B4;
    sbit  PATEN_DCH3ECON_bit at DCH3ECON.B5;
    sbit  CABORT_DCH3ECON_bit at DCH3ECON.B6;
    sbit  CFORCE_DCH3ECON_bit at DCH3ECON.B7;
    sbit  CHSIRQ0_DCH3ECON_bit at DCH3ECON.B8;
    sbit  CHSIRQ1_DCH3ECON_bit at DCH3ECON.B9;
    sbit  CHSIRQ2_DCH3ECON_bit at DCH3ECON.B10;
    sbit  CHSIRQ3_DCH3ECON_bit at DCH3ECON.B11;
    sbit  CHSIRQ4_DCH3ECON_bit at DCH3ECON.B12;
    sbit  CHSIRQ5_DCH3ECON_bit at DCH3ECON.B13;
    sbit  CHSIRQ6_DCH3ECON_bit at DCH3ECON.B14;
    sbit  CHSIRQ7_DCH3ECON_bit at DCH3ECON.B15;
    sbit  CHAIRQ0_DCH3ECON_bit at DCH3ECON.B16;
    sbit  CHAIRQ1_DCH3ECON_bit at DCH3ECON.B17;
    sbit  CHAIRQ2_DCH3ECON_bit at DCH3ECON.B18;
    sbit  CHAIRQ3_DCH3ECON_bit at DCH3ECON.B19;
    sbit  CHAIRQ4_DCH3ECON_bit at DCH3ECON.B20;
    sbit  CHAIRQ5_DCH3ECON_bit at DCH3ECON.B21;
    sbit  CHAIRQ6_DCH3ECON_bit at DCH3ECON.B22;
    sbit  CHAIRQ7_DCH3ECON_bit at DCH3ECON.B23;
sfr unsigned long   volatile DCH3ECONCLR      absolute 0xBF8832B4;
sfr unsigned long   volatile DCH3ECONSET      absolute 0xBF8832B8;
sfr unsigned long   volatile DCH3ECONINV      absolute 0xBF8832BC;
sfr atomic unsigned long   volatile DCH3INT          absolute 0xBF8832C0;
    sbit  CHERIF_DCH3INT_bit at DCH3INT.B0;
    sbit  CHTAIF_DCH3INT_bit at DCH3INT.B1;
    sbit  CHCCIF_DCH3INT_bit at DCH3INT.B2;
    sbit  CHBCIF_DCH3INT_bit at DCH3INT.B3;
    sbit  CHDHIF_DCH3INT_bit at DCH3INT.B4;
    sbit  CHDDIF_DCH3INT_bit at DCH3INT.B5;
    sbit  CHSHIF_DCH3INT_bit at DCH3INT.B6;
    sbit  CHSDIF_DCH3INT_bit at DCH3INT.B7;
    sbit  CHERIE_DCH3INT_bit at DCH3INT.B16;
    sbit  CHTAIE_DCH3INT_bit at DCH3INT.B17;
    sbit  CHCCIE_DCH3INT_bit at DCH3INT.B18;
    sbit  CHBCIE_DCH3INT_bit at DCH3INT.B19;
    sbit  CHDHIE_DCH3INT_bit at DCH3INT.B20;
    sbit  CHDDIE_DCH3INT_bit at DCH3INT.B21;
    sbit  CHSHIE_DCH3INT_bit at DCH3INT.B22;
    sbit  CHSDIE_DCH3INT_bit at DCH3INT.B23;
sfr unsigned long   volatile DCH3INTCLR       absolute 0xBF8832C4;
sfr unsigned long   volatile DCH3INTSET       absolute 0xBF8832C8;
sfr unsigned long   volatile DCH3INTINV       absolute 0xBF8832CC;
sfr atomic unsigned long   volatile DCH3SSA          absolute 0xBF8832D0;
    sbit  CHSSA0_DCH3SSA_bit at DCH3SSA.B0;
    sbit  CHSSA1_DCH3SSA_bit at DCH3SSA.B1;
    sbit  CHSSA2_DCH3SSA_bit at DCH3SSA.B2;
    sbit  CHSSA3_DCH3SSA_bit at DCH3SSA.B3;
    sbit  CHSSA4_DCH3SSA_bit at DCH3SSA.B4;
    sbit  CHSSA5_DCH3SSA_bit at DCH3SSA.B5;
    sbit  CHSSA6_DCH3SSA_bit at DCH3SSA.B6;
    sbit  CHSSA7_DCH3SSA_bit at DCH3SSA.B7;
    sbit  CHSSA8_DCH3SSA_bit at DCH3SSA.B8;
    sbit  CHSSA9_DCH3SSA_bit at DCH3SSA.B9;
    sbit  CHSSA10_DCH3SSA_bit at DCH3SSA.B10;
    sbit  CHSSA11_DCH3SSA_bit at DCH3SSA.B11;
    sbit  CHSSA12_DCH3SSA_bit at DCH3SSA.B12;
    sbit  CHSSA13_DCH3SSA_bit at DCH3SSA.B13;
    sbit  CHSSA14_DCH3SSA_bit at DCH3SSA.B14;
    sbit  CHSSA15_DCH3SSA_bit at DCH3SSA.B15;
    sbit  CHSSA16_DCH3SSA_bit at DCH3SSA.B16;
    sbit  CHSSA17_DCH3SSA_bit at DCH3SSA.B17;
    sbit  CHSSA18_DCH3SSA_bit at DCH3SSA.B18;
    sbit  CHSSA19_DCH3SSA_bit at DCH3SSA.B19;
    sbit  CHSSA20_DCH3SSA_bit at DCH3SSA.B20;
    sbit  CHSSA21_DCH3SSA_bit at DCH3SSA.B21;
    sbit  CHSSA22_DCH3SSA_bit at DCH3SSA.B22;
    sbit  CHSSA23_DCH3SSA_bit at DCH3SSA.B23;
    sbit  CHSSA24_DCH3SSA_bit at DCH3SSA.B24;
    sbit  CHSSA25_DCH3SSA_bit at DCH3SSA.B25;
    sbit  CHSSA26_DCH3SSA_bit at DCH3SSA.B26;
    sbit  CHSSA27_DCH3SSA_bit at DCH3SSA.B27;
    sbit  CHSSA28_DCH3SSA_bit at DCH3SSA.B28;
    sbit  CHSSA29_DCH3SSA_bit at DCH3SSA.B29;
    sbit  CHSSA30_DCH3SSA_bit at DCH3SSA.B30;
    sbit  CHSSA31_DCH3SSA_bit at DCH3SSA.B31;
sfr unsigned long   volatile DCH3SSACLR       absolute 0xBF8832D4;
sfr unsigned long   volatile DCH3SSASET       absolute 0xBF8832D8;
sfr unsigned long   volatile DCH3SSAINV       absolute 0xBF8832DC;
sfr atomic unsigned long   volatile DCH3DSA          absolute 0xBF8832E0;
    sbit  CHDSA0_DCH3DSA_bit at DCH3DSA.B0;
    sbit  CHDSA1_DCH3DSA_bit at DCH3DSA.B1;
    sbit  CHDSA2_DCH3DSA_bit at DCH3DSA.B2;
    sbit  CHDSA3_DCH3DSA_bit at DCH3DSA.B3;
    sbit  CHDSA4_DCH3DSA_bit at DCH3DSA.B4;
    sbit  CHDSA5_DCH3DSA_bit at DCH3DSA.B5;
    sbit  CHDSA6_DCH3DSA_bit at DCH3DSA.B6;
    sbit  CHDSA7_DCH3DSA_bit at DCH3DSA.B7;
    sbit  CHDSA8_DCH3DSA_bit at DCH3DSA.B8;
    sbit  CHDSA9_DCH3DSA_bit at DCH3DSA.B9;
    sbit  CHDSA10_DCH3DSA_bit at DCH3DSA.B10;
    sbit  CHDSA11_DCH3DSA_bit at DCH3DSA.B11;
    sbit  CHDSA12_DCH3DSA_bit at DCH3DSA.B12;
    sbit  CHDSA13_DCH3DSA_bit at DCH3DSA.B13;
    sbit  CHDSA14_DCH3DSA_bit at DCH3DSA.B14;
    sbit  CHDSA15_DCH3DSA_bit at DCH3DSA.B15;
    sbit  CHDSA16_DCH3DSA_bit at DCH3DSA.B16;
    sbit  CHDSA17_DCH3DSA_bit at DCH3DSA.B17;
    sbit  CHDSA18_DCH3DSA_bit at DCH3DSA.B18;
    sbit  CHDSA19_DCH3DSA_bit at DCH3DSA.B19;
    sbit  CHDSA20_DCH3DSA_bit at DCH3DSA.B20;
    sbit  CHDSA21_DCH3DSA_bit at DCH3DSA.B21;
    sbit  CHDSA22_DCH3DSA_bit at DCH3DSA.B22;
    sbit  CHDSA23_DCH3DSA_bit at DCH3DSA.B23;
    sbit  CHDSA24_DCH3DSA_bit at DCH3DSA.B24;
    sbit  CHDSA25_DCH3DSA_bit at DCH3DSA.B25;
    sbit  CHDSA26_DCH3DSA_bit at DCH3DSA.B26;
    sbit  CHDSA27_DCH3DSA_bit at DCH3DSA.B27;
    sbit  CHDSA28_DCH3DSA_bit at DCH3DSA.B28;
    sbit  CHDSA29_DCH3DSA_bit at DCH3DSA.B29;
    sbit  CHDSA30_DCH3DSA_bit at DCH3DSA.B30;
    sbit  CHDSA31_DCH3DSA_bit at DCH3DSA.B31;
sfr unsigned long   volatile DCH3DSACLR       absolute 0xBF8832E4;
sfr unsigned long   volatile DCH3DSASET       absolute 0xBF8832E8;
sfr unsigned long   volatile DCH3DSAINV       absolute 0xBF8832EC;
sfr atomic unsigned long   volatile DCH3SSIZ         absolute 0xBF8832F0;
sfr unsigned long   volatile DCH3SSIZCLR      absolute 0xBF8832F4;
sfr unsigned long   volatile DCH3SSIZSET      absolute 0xBF8832F8;
sfr unsigned long   volatile DCH3SSIZINV      absolute 0xBF8832FC;
sfr atomic unsigned long   volatile DCH3DSIZ         absolute 0xBF883300;
sfr unsigned long   volatile DCH3DSIZCLR      absolute 0xBF883304;
sfr unsigned long   volatile DCH3DSIZSET      absolute 0xBF883308;
sfr unsigned long   volatile DCH3DSIZINV      absolute 0xBF88330C;
sfr atomic unsigned long   volatile DCH3SPTR         absolute 0xBF883310;
sfr unsigned long   volatile DCH3SPTRCLR      absolute 0xBF883314;
sfr unsigned long   volatile DCH3SPTRSET      absolute 0xBF883318;
sfr unsigned long   volatile DCH3SPTRINV      absolute 0xBF88331C;
sfr atomic unsigned long   volatile DCH3DPTR         absolute 0xBF883320;
sfr unsigned long   volatile DCH3DPTRCLR      absolute 0xBF883324;
sfr unsigned long   volatile DCH3DPTRSET      absolute 0xBF883328;
sfr unsigned long   volatile DCH3DPTRINV      absolute 0xBF88332C;
sfr atomic unsigned long   volatile DCH3CSIZ         absolute 0xBF883330;
sfr unsigned long   volatile DCH3CSIZCLR      absolute 0xBF883334;
sfr unsigned long   volatile DCH3CSIZSET      absolute 0xBF883338;
sfr unsigned long   volatile DCH3CSIZINV      absolute 0xBF88333C;
sfr atomic unsigned long   volatile DCH3CPTR         absolute 0xBF883340;
sfr unsigned long   volatile DCH3CPTRCLR      absolute 0xBF883344;
sfr unsigned long   volatile DCH3CPTRSET      absolute 0xBF883348;
sfr unsigned long   volatile DCH3CPTRINV      absolute 0xBF88334C;
sfr atomic unsigned long   volatile DCH3DAT          absolute 0xBF883350;
sfr unsigned long   volatile DCH3DATCLR       absolute 0xBF883354;
sfr unsigned long   volatile DCH3DATSET       absolute 0xBF883358;
sfr unsigned long   volatile DCH3DATINV       absolute 0xBF88335C;
sfr atomic unsigned long   volatile CHECON           absolute 0xBF884000;
    const register unsigned short int PFMWS0 = 0;
    sbit  PFMWS0_bit at CHECON.B0;
    const register unsigned short int PFMWS1 = 1;
    sbit  PFMWS1_bit at CHECON.B1;
    const register unsigned short int PFMWS2 = 2;
    sbit  PFMWS2_bit at CHECON.B2;
    const register unsigned short int PREFEN0 = 4;
    sbit  PREFEN0_bit at CHECON.B4;
    const register unsigned short int PREFEN1 = 5;
    sbit  PREFEN1_bit at CHECON.B5;
    const register unsigned short int DCSZ0 = 8;
    sbit  DCSZ0_bit at CHECON.B8;
    const register unsigned short int DCSZ1 = 9;
    sbit  DCSZ1_bit at CHECON.B9;
    const register unsigned short int CHECOH = 16;
    sbit  CHECOH_bit at CHECON.B16;
sfr unsigned long   volatile CHECONCLR        absolute 0xBF884004;
sfr unsigned long   volatile CHECONSET        absolute 0xBF884008;
sfr unsigned long   volatile CHECONINV        absolute 0xBF88400C;
sfr atomic unsigned long   volatile CHEACC           absolute 0xBF884010;
    const register unsigned short int CHEIDX0 = 0;
    sbit  CHEIDX0_bit at CHEACC.B0;
    const register unsigned short int CHEIDX1 = 1;
    sbit  CHEIDX1_bit at CHEACC.B1;
    const register unsigned short int CHEIDX2 = 2;
    sbit  CHEIDX2_bit at CHEACC.B2;
    const register unsigned short int CHEIDX3 = 3;
    sbit  CHEIDX3_bit at CHEACC.B3;
    const register unsigned short int CHEWEN = 31;
    sbit  CHEWEN_bit at CHEACC.B31;
sfr unsigned long   volatile CHEACCCLR        absolute 0xBF884014;
sfr unsigned long   volatile CHEACCSET        absolute 0xBF884018;
sfr unsigned long   volatile CHEACCINV        absolute 0xBF88401C;
sfr atomic unsigned long   volatile CHETAG           absolute 0xBF884020;
    const register unsigned short int LTYPE = 1;
    sbit  LTYPE_bit at CHETAG.B1;
    const register unsigned short int LLOCK = 2;
    sbit  LLOCK_bit at CHETAG.B2;
    const register unsigned short int LVALID = 3;
    sbit  LVALID_bit at CHETAG.B3;
    const register unsigned short int LTAG0 = 4;
    sbit  LTAG0_bit at CHETAG.B4;
    const register unsigned short int LTAG1 = 5;
    sbit  LTAG1_bit at CHETAG.B5;
    const register unsigned short int LTAG2 = 6;
    sbit  LTAG2_bit at CHETAG.B6;
    const register unsigned short int LTAG3 = 7;
    sbit  LTAG3_bit at CHETAG.B7;
    const register unsigned short int LTAG4 = 8;
    sbit  LTAG4_bit at CHETAG.B8;
    const register unsigned short int LTAG5 = 9;
    sbit  LTAG5_bit at CHETAG.B9;
    const register unsigned short int LTAG6 = 10;
    sbit  LTAG6_bit at CHETAG.B10;
    const register unsigned short int LTAG7 = 11;
    sbit  LTAG7_bit at CHETAG.B11;
    const register unsigned short int LTAG8 = 12;
    sbit  LTAG8_bit at CHETAG.B12;
    const register unsigned short int LTAG9 = 13;
    sbit  LTAG9_bit at CHETAG.B13;
    const register unsigned short int LTAG10 = 14;
    sbit  LTAG10_bit at CHETAG.B14;
    const register unsigned short int LTAG11 = 15;
    sbit  LTAG11_bit at CHETAG.B15;
    const register unsigned short int LTAG12 = 16;
    sbit  LTAG12_bit at CHETAG.B16;
    const register unsigned short int LTAG13 = 17;
    sbit  LTAG13_bit at CHETAG.B17;
    const register unsigned short int LTAG14 = 18;
    sbit  LTAG14_bit at CHETAG.B18;
    const register unsigned short int LTAG15 = 19;
    sbit  LTAG15_bit at CHETAG.B19;
    const register unsigned short int LTAG16 = 20;
    sbit  LTAG16_bit at CHETAG.B20;
    const register unsigned short int LTAG17 = 21;
    sbit  LTAG17_bit at CHETAG.B21;
    const register unsigned short int LTAG18 = 22;
    sbit  LTAG18_bit at CHETAG.B22;
    const register unsigned short int LTAG19 = 23;
    sbit  LTAG19_bit at CHETAG.B23;
    const register unsigned short int LTAGBOOT = 31;
    sbit  LTAGBOOT_bit at CHETAG.B31;
sfr unsigned long   volatile CHETAGCLR        absolute 0xBF884024;
sfr unsigned long   volatile CHETAGSET        absolute 0xBF884028;
sfr unsigned long   volatile CHETAGINV        absolute 0xBF88402C;
sfr atomic unsigned long   volatile CHEMSK           absolute 0xBF884030;
    const register unsigned short int LMASK0 = 5;
    sbit  LMASK0_bit at CHEMSK.B5;
    const register unsigned short int LMASK1 = 6;
    sbit  LMASK1_bit at CHEMSK.B6;
    const register unsigned short int LMASK2 = 7;
    sbit  LMASK2_bit at CHEMSK.B7;
    const register unsigned short int LMASK3 = 8;
    sbit  LMASK3_bit at CHEMSK.B8;
    const register unsigned short int LMASK4 = 9;
    sbit  LMASK4_bit at CHEMSK.B9;
    const register unsigned short int LMASK5 = 10;
    sbit  LMASK5_bit at CHEMSK.B10;
    const register unsigned short int LMASK6 = 11;
    sbit  LMASK6_bit at CHEMSK.B11;
    const register unsigned short int LMASK7 = 12;
    sbit  LMASK7_bit at CHEMSK.B12;
    const register unsigned short int LMASK8 = 13;
    sbit  LMASK8_bit at CHEMSK.B13;
    const register unsigned short int LMASK9 = 14;
    sbit  LMASK9_bit at CHEMSK.B14;
    const register unsigned short int LMASK10 = 15;
    sbit  LMASK10_bit at CHEMSK.B15;
sfr unsigned long   volatile CHEMSKCLR        absolute 0xBF884034;
sfr unsigned long   volatile CHEMSKSET        absolute 0xBF884038;
sfr unsigned long   volatile CHEMSKINV        absolute 0xBF88403C;
sfr unsigned long   volatile CHEW0            absolute 0xBF884040;
    const register unsigned short int CHEW00 = 0;
    sbit  CHEW00_bit at CHEW0.B0;
    const register unsigned short int CHEW01 = 1;
    sbit  CHEW01_bit at CHEW0.B1;
    const register unsigned short int CHEW02 = 2;
    sbit  CHEW02_bit at CHEW0.B2;
    const register unsigned short int CHEW03 = 3;
    sbit  CHEW03_bit at CHEW0.B3;
    const register unsigned short int CHEW04 = 4;
    sbit  CHEW04_bit at CHEW0.B4;
    const register unsigned short int CHEW05 = 5;
    sbit  CHEW05_bit at CHEW0.B5;
    const register unsigned short int CHEW06 = 6;
    sbit  CHEW06_bit at CHEW0.B6;
    const register unsigned short int CHEW07 = 7;
    sbit  CHEW07_bit at CHEW0.B7;
    const register unsigned short int CHEW08 = 8;
    sbit  CHEW08_bit at CHEW0.B8;
    const register unsigned short int CHEW09 = 9;
    sbit  CHEW09_bit at CHEW0.B9;
    const register unsigned short int CHEW010 = 10;
    sbit  CHEW010_bit at CHEW0.B10;
    const register unsigned short int CHEW011 = 11;
    sbit  CHEW011_bit at CHEW0.B11;
    const register unsigned short int CHEW012 = 12;
    sbit  CHEW012_bit at CHEW0.B12;
    const register unsigned short int CHEW013 = 13;
    sbit  CHEW013_bit at CHEW0.B13;
    const register unsigned short int CHEW014 = 14;
    sbit  CHEW014_bit at CHEW0.B14;
    const register unsigned short int CHEW015 = 15;
    sbit  CHEW015_bit at CHEW0.B15;
    const register unsigned short int CHEW016 = 16;
    sbit  CHEW016_bit at CHEW0.B16;
    const register unsigned short int CHEW017 = 17;
    sbit  CHEW017_bit at CHEW0.B17;
    const register unsigned short int CHEW018 = 18;
    sbit  CHEW018_bit at CHEW0.B18;
    const register unsigned short int CHEW019 = 19;
    sbit  CHEW019_bit at CHEW0.B19;
    const register unsigned short int CHEW020 = 20;
    sbit  CHEW020_bit at CHEW0.B20;
    const register unsigned short int CHEW021 = 21;
    sbit  CHEW021_bit at CHEW0.B21;
    const register unsigned short int CHEW022 = 22;
    sbit  CHEW022_bit at CHEW0.B22;
    const register unsigned short int CHEW023 = 23;
    sbit  CHEW023_bit at CHEW0.B23;
    const register unsigned short int CHEW024 = 24;
    sbit  CHEW024_bit at CHEW0.B24;
    const register unsigned short int CHEW025 = 25;
    sbit  CHEW025_bit at CHEW0.B25;
    const register unsigned short int CHEW026 = 26;
    sbit  CHEW026_bit at CHEW0.B26;
    const register unsigned short int CHEW027 = 27;
    sbit  CHEW027_bit at CHEW0.B27;
    const register unsigned short int CHEW028 = 28;
    sbit  CHEW028_bit at CHEW0.B28;
    const register unsigned short int CHEW029 = 29;
    sbit  CHEW029_bit at CHEW0.B29;
    const register unsigned short int CHEW030 = 30;
    sbit  CHEW030_bit at CHEW0.B30;
    const register unsigned short int CHEW031 = 31;
    sbit  CHEW031_bit at CHEW0.B31;
sfr unsigned long   volatile CHEW1            absolute 0xBF884050;
    const register unsigned short int CHEW10 = 0;
    sbit  CHEW10_bit at CHEW1.B0;
    const register unsigned short int CHEW11 = 1;
    sbit  CHEW11_bit at CHEW1.B1;
    const register unsigned short int CHEW12 = 2;
    sbit  CHEW12_bit at CHEW1.B2;
    const register unsigned short int CHEW13 = 3;
    sbit  CHEW13_bit at CHEW1.B3;
    const register unsigned short int CHEW14 = 4;
    sbit  CHEW14_bit at CHEW1.B4;
    const register unsigned short int CHEW15 = 5;
    sbit  CHEW15_bit at CHEW1.B5;
    const register unsigned short int CHEW16 = 6;
    sbit  CHEW16_bit at CHEW1.B6;
    const register unsigned short int CHEW17 = 7;
    sbit  CHEW17_bit at CHEW1.B7;
    const register unsigned short int CHEW18 = 8;
    sbit  CHEW18_bit at CHEW1.B8;
    const register unsigned short int CHEW19 = 9;
    sbit  CHEW19_bit at CHEW1.B9;
    const register unsigned short int CHEW110 = 10;
    sbit  CHEW110_bit at CHEW1.B10;
    const register unsigned short int CHEW111 = 11;
    sbit  CHEW111_bit at CHEW1.B11;
    const register unsigned short int CHEW112 = 12;
    sbit  CHEW112_bit at CHEW1.B12;
    const register unsigned short int CHEW113 = 13;
    sbit  CHEW113_bit at CHEW1.B13;
    const register unsigned short int CHEW114 = 14;
    sbit  CHEW114_bit at CHEW1.B14;
    const register unsigned short int CHEW115 = 15;
    sbit  CHEW115_bit at CHEW1.B15;
    const register unsigned short int CHEW116 = 16;
    sbit  CHEW116_bit at CHEW1.B16;
    const register unsigned short int CHEW117 = 17;
    sbit  CHEW117_bit at CHEW1.B17;
    const register unsigned short int CHEW118 = 18;
    sbit  CHEW118_bit at CHEW1.B18;
    const register unsigned short int CHEW119 = 19;
    sbit  CHEW119_bit at CHEW1.B19;
    const register unsigned short int CHEW120 = 20;
    sbit  CHEW120_bit at CHEW1.B20;
    const register unsigned short int CHEW121 = 21;
    sbit  CHEW121_bit at CHEW1.B21;
    const register unsigned short int CHEW122 = 22;
    sbit  CHEW122_bit at CHEW1.B22;
    const register unsigned short int CHEW123 = 23;
    sbit  CHEW123_bit at CHEW1.B23;
    const register unsigned short int CHEW124 = 24;
    sbit  CHEW124_bit at CHEW1.B24;
    const register unsigned short int CHEW125 = 25;
    sbit  CHEW125_bit at CHEW1.B25;
    const register unsigned short int CHEW126 = 26;
    sbit  CHEW126_bit at CHEW1.B26;
    const register unsigned short int CHEW127 = 27;
    sbit  CHEW127_bit at CHEW1.B27;
    const register unsigned short int CHEW128 = 28;
    sbit  CHEW128_bit at CHEW1.B28;
    const register unsigned short int CHEW129 = 29;
    sbit  CHEW129_bit at CHEW1.B29;
    const register unsigned short int CHEW130 = 30;
    sbit  CHEW130_bit at CHEW1.B30;
    const register unsigned short int CHEW131 = 31;
    sbit  CHEW131_bit at CHEW1.B31;
sfr unsigned long   volatile CHEW2            absolute 0xBF884060;
    const register unsigned short int CHEW20 = 0;
    sbit  CHEW20_bit at CHEW2.B0;
    const register unsigned short int CHEW21 = 1;
    sbit  CHEW21_bit at CHEW2.B1;
    const register unsigned short int CHEW22 = 2;
    sbit  CHEW22_bit at CHEW2.B2;
    const register unsigned short int CHEW23 = 3;
    sbit  CHEW23_bit at CHEW2.B3;
    const register unsigned short int CHEW24 = 4;
    sbit  CHEW24_bit at CHEW2.B4;
    const register unsigned short int CHEW25 = 5;
    sbit  CHEW25_bit at CHEW2.B5;
    const register unsigned short int CHEW26 = 6;
    sbit  CHEW26_bit at CHEW2.B6;
    const register unsigned short int CHEW27 = 7;
    sbit  CHEW27_bit at CHEW2.B7;
    const register unsigned short int CHEW28 = 8;
    sbit  CHEW28_bit at CHEW2.B8;
    const register unsigned short int CHEW29 = 9;
    sbit  CHEW29_bit at CHEW2.B9;
    const register unsigned short int CHEW210 = 10;
    sbit  CHEW210_bit at CHEW2.B10;
    const register unsigned short int CHEW211 = 11;
    sbit  CHEW211_bit at CHEW2.B11;
    const register unsigned short int CHEW212 = 12;
    sbit  CHEW212_bit at CHEW2.B12;
    const register unsigned short int CHEW213 = 13;
    sbit  CHEW213_bit at CHEW2.B13;
    const register unsigned short int CHEW214 = 14;
    sbit  CHEW214_bit at CHEW2.B14;
    const register unsigned short int CHEW215 = 15;
    sbit  CHEW215_bit at CHEW2.B15;
    const register unsigned short int CHEW216 = 16;
    sbit  CHEW216_bit at CHEW2.B16;
    const register unsigned short int CHEW217 = 17;
    sbit  CHEW217_bit at CHEW2.B17;
    const register unsigned short int CHEW218 = 18;
    sbit  CHEW218_bit at CHEW2.B18;
    const register unsigned short int CHEW219 = 19;
    sbit  CHEW219_bit at CHEW2.B19;
    const register unsigned short int CHEW220 = 20;
    sbit  CHEW220_bit at CHEW2.B20;
    const register unsigned short int CHEW221 = 21;
    sbit  CHEW221_bit at CHEW2.B21;
    const register unsigned short int CHEW222 = 22;
    sbit  CHEW222_bit at CHEW2.B22;
    const register unsigned short int CHEW223 = 23;
    sbit  CHEW223_bit at CHEW2.B23;
    const register unsigned short int CHEW224 = 24;
    sbit  CHEW224_bit at CHEW2.B24;
    const register unsigned short int CHEW225 = 25;
    sbit  CHEW225_bit at CHEW2.B25;
    const register unsigned short int CHEW226 = 26;
    sbit  CHEW226_bit at CHEW2.B26;
    const register unsigned short int CHEW227 = 27;
    sbit  CHEW227_bit at CHEW2.B27;
    const register unsigned short int CHEW228 = 28;
    sbit  CHEW228_bit at CHEW2.B28;
    const register unsigned short int CHEW229 = 29;
    sbit  CHEW229_bit at CHEW2.B29;
    const register unsigned short int CHEW230 = 30;
    sbit  CHEW230_bit at CHEW2.B30;
    const register unsigned short int CHEW231 = 31;
    sbit  CHEW231_bit at CHEW2.B31;
sfr unsigned long   volatile CHEW3            absolute 0xBF884070;
    const register unsigned short int CHEW30 = 0;
    sbit  CHEW30_bit at CHEW3.B0;
    const register unsigned short int CHEW31 = 1;
    sbit  CHEW31_bit at CHEW3.B1;
    const register unsigned short int CHEW32 = 2;
    sbit  CHEW32_bit at CHEW3.B2;
    const register unsigned short int CHEW33 = 3;
    sbit  CHEW33_bit at CHEW3.B3;
    const register unsigned short int CHEW34 = 4;
    sbit  CHEW34_bit at CHEW3.B4;
    const register unsigned short int CHEW35 = 5;
    sbit  CHEW35_bit at CHEW3.B5;
    const register unsigned short int CHEW36 = 6;
    sbit  CHEW36_bit at CHEW3.B6;
    const register unsigned short int CHEW37 = 7;
    sbit  CHEW37_bit at CHEW3.B7;
    const register unsigned short int CHEW38 = 8;
    sbit  CHEW38_bit at CHEW3.B8;
    const register unsigned short int CHEW39 = 9;
    sbit  CHEW39_bit at CHEW3.B9;
    const register unsigned short int CHEW310 = 10;
    sbit  CHEW310_bit at CHEW3.B10;
    const register unsigned short int CHEW311 = 11;
    sbit  CHEW311_bit at CHEW3.B11;
    const register unsigned short int CHEW312 = 12;
    sbit  CHEW312_bit at CHEW3.B12;
    const register unsigned short int CHEW313 = 13;
    sbit  CHEW313_bit at CHEW3.B13;
    const register unsigned short int CHEW314 = 14;
    sbit  CHEW314_bit at CHEW3.B14;
    const register unsigned short int CHEW315 = 15;
    sbit  CHEW315_bit at CHEW3.B15;
    const register unsigned short int CHEW316 = 16;
    sbit  CHEW316_bit at CHEW3.B16;
    const register unsigned short int CHEW317 = 17;
    sbit  CHEW317_bit at CHEW3.B17;
    const register unsigned short int CHEW318 = 18;
    sbit  CHEW318_bit at CHEW3.B18;
    const register unsigned short int CHEW319 = 19;
    sbit  CHEW319_bit at CHEW3.B19;
    const register unsigned short int CHEW320 = 20;
    sbit  CHEW320_bit at CHEW3.B20;
    const register unsigned short int CHEW321 = 21;
    sbit  CHEW321_bit at CHEW3.B21;
    const register unsigned short int CHEW322 = 22;
    sbit  CHEW322_bit at CHEW3.B22;
    const register unsigned short int CHEW323 = 23;
    sbit  CHEW323_bit at CHEW3.B23;
    const register unsigned short int CHEW324 = 24;
    sbit  CHEW324_bit at CHEW3.B24;
    const register unsigned short int CHEW325 = 25;
    sbit  CHEW325_bit at CHEW3.B25;
    const register unsigned short int CHEW326 = 26;
    sbit  CHEW326_bit at CHEW3.B26;
    const register unsigned short int CHEW327 = 27;
    sbit  CHEW327_bit at CHEW3.B27;
    const register unsigned short int CHEW328 = 28;
    sbit  CHEW328_bit at CHEW3.B28;
    const register unsigned short int CHEW329 = 29;
    sbit  CHEW329_bit at CHEW3.B29;
    const register unsigned short int CHEW330 = 30;
    sbit  CHEW330_bit at CHEW3.B30;
    const register unsigned short int CHEW331 = 31;
    sbit  CHEW331_bit at CHEW3.B31;
sfr unsigned long   volatile CHELRU           absolute 0xBF884080;
    const register unsigned short int CHELRU0 = 0;
    sbit  CHELRU0_bit at CHELRU.B0;
    const register unsigned short int CHELRU1 = 1;
    sbit  CHELRU1_bit at CHELRU.B1;
    const register unsigned short int CHELRU2 = 2;
    sbit  CHELRU2_bit at CHELRU.B2;
    const register unsigned short int CHELRU3 = 3;
    sbit  CHELRU3_bit at CHELRU.B3;
    const register unsigned short int CHELRU4 = 4;
    sbit  CHELRU4_bit at CHELRU.B4;
    const register unsigned short int CHELRU5 = 5;
    sbit  CHELRU5_bit at CHELRU.B5;
    const register unsigned short int CHELRU6 = 6;
    sbit  CHELRU6_bit at CHELRU.B6;
    const register unsigned short int CHELRU7 = 7;
    sbit  CHELRU7_bit at CHELRU.B7;
    const register unsigned short int CHELRU8 = 8;
    sbit  CHELRU8_bit at CHELRU.B8;
    const register unsigned short int CHELRU9 = 9;
    sbit  CHELRU9_bit at CHELRU.B9;
    const register unsigned short int CHELRU10 = 10;
    sbit  CHELRU10_bit at CHELRU.B10;
    const register unsigned short int CHELRU11 = 11;
    sbit  CHELRU11_bit at CHELRU.B11;
    const register unsigned short int CHELRU12 = 12;
    sbit  CHELRU12_bit at CHELRU.B12;
    const register unsigned short int CHELRU13 = 13;
    sbit  CHELRU13_bit at CHELRU.B13;
    const register unsigned short int CHELRU14 = 14;
    sbit  CHELRU14_bit at CHELRU.B14;
    const register unsigned short int CHELRU15 = 15;
    sbit  CHELRU15_bit at CHELRU.B15;
    const register unsigned short int CHELRU16 = 16;
    sbit  CHELRU16_bit at CHELRU.B16;
    const register unsigned short int CHELRU17 = 17;
    sbit  CHELRU17_bit at CHELRU.B17;
    const register unsigned short int CHELRU18 = 18;
    sbit  CHELRU18_bit at CHELRU.B18;
    const register unsigned short int CHELRU19 = 19;
    sbit  CHELRU19_bit at CHELRU.B19;
    const register unsigned short int CHELRU20 = 20;
    sbit  CHELRU20_bit at CHELRU.B20;
    const register unsigned short int CHELRU21 = 21;
    sbit  CHELRU21_bit at CHELRU.B21;
    const register unsigned short int CHELRU22 = 22;
    sbit  CHELRU22_bit at CHELRU.B22;
    const register unsigned short int CHELRU23 = 23;
    sbit  CHELRU23_bit at CHELRU.B23;
    const register unsigned short int CHELRU24 = 24;
    sbit  CHELRU24_bit at CHELRU.B24;
sfr unsigned long   volatile CHEHIT           absolute 0xBF884090;
    const register unsigned short int CHEHIT0 = 0;
    sbit  CHEHIT0_bit at CHEHIT.B0;
    const register unsigned short int CHEHIT1 = 1;
    sbit  CHEHIT1_bit at CHEHIT.B1;
    const register unsigned short int CHEHIT2 = 2;
    sbit  CHEHIT2_bit at CHEHIT.B2;
    const register unsigned short int CHEHIT3 = 3;
    sbit  CHEHIT3_bit at CHEHIT.B3;
    const register unsigned short int CHEHIT4 = 4;
    sbit  CHEHIT4_bit at CHEHIT.B4;
    const register unsigned short int CHEHIT5 = 5;
    sbit  CHEHIT5_bit at CHEHIT.B5;
    const register unsigned short int CHEHIT6 = 6;
    sbit  CHEHIT6_bit at CHEHIT.B6;
    const register unsigned short int CHEHIT7 = 7;
    sbit  CHEHIT7_bit at CHEHIT.B7;
    const register unsigned short int CHEHIT8 = 8;
    sbit  CHEHIT8_bit at CHEHIT.B8;
    const register unsigned short int CHEHIT9 = 9;
    sbit  CHEHIT9_bit at CHEHIT.B9;
    const register unsigned short int CHEHIT10 = 10;
    sbit  CHEHIT10_bit at CHEHIT.B10;
    const register unsigned short int CHEHIT11 = 11;
    sbit  CHEHIT11_bit at CHEHIT.B11;
    const register unsigned short int CHEHIT12 = 12;
    sbit  CHEHIT12_bit at CHEHIT.B12;
    const register unsigned short int CHEHIT13 = 13;
    sbit  CHEHIT13_bit at CHEHIT.B13;
    const register unsigned short int CHEHIT14 = 14;
    sbit  CHEHIT14_bit at CHEHIT.B14;
    const register unsigned short int CHEHIT15 = 15;
    sbit  CHEHIT15_bit at CHEHIT.B15;
    const register unsigned short int CHEHIT16 = 16;
    sbit  CHEHIT16_bit at CHEHIT.B16;
    const register unsigned short int CHEHIT17 = 17;
    sbit  CHEHIT17_bit at CHEHIT.B17;
    const register unsigned short int CHEHIT18 = 18;
    sbit  CHEHIT18_bit at CHEHIT.B18;
    const register unsigned short int CHEHIT19 = 19;
    sbit  CHEHIT19_bit at CHEHIT.B19;
    const register unsigned short int CHEHIT20 = 20;
    sbit  CHEHIT20_bit at CHEHIT.B20;
    const register unsigned short int CHEHIT21 = 21;
    sbit  CHEHIT21_bit at CHEHIT.B21;
    const register unsigned short int CHEHIT22 = 22;
    sbit  CHEHIT22_bit at CHEHIT.B22;
    const register unsigned short int CHEHIT23 = 23;
    sbit  CHEHIT23_bit at CHEHIT.B23;
    const register unsigned short int CHEHIT24 = 24;
    sbit  CHEHIT24_bit at CHEHIT.B24;
    const register unsigned short int CHEHIT25 = 25;
    sbit  CHEHIT25_bit at CHEHIT.B25;
    const register unsigned short int CHEHIT26 = 26;
    sbit  CHEHIT26_bit at CHEHIT.B26;
    const register unsigned short int CHEHIT27 = 27;
    sbit  CHEHIT27_bit at CHEHIT.B27;
    const register unsigned short int CHEHIT28 = 28;
    sbit  CHEHIT28_bit at CHEHIT.B28;
    const register unsigned short int CHEHIT29 = 29;
    sbit  CHEHIT29_bit at CHEHIT.B29;
    const register unsigned short int CHEHIT30 = 30;
    sbit  CHEHIT30_bit at CHEHIT.B30;
    const register unsigned short int CHEHIT31 = 31;
    sbit  CHEHIT31_bit at CHEHIT.B31;
sfr unsigned long   volatile CHEMIS           absolute 0xBF8840A0;
    const register unsigned short int CHEMIS0 = 0;
    sbit  CHEMIS0_bit at CHEMIS.B0;
    const register unsigned short int CHEMIS1 = 1;
    sbit  CHEMIS1_bit at CHEMIS.B1;
    const register unsigned short int CHEMIS2 = 2;
    sbit  CHEMIS2_bit at CHEMIS.B2;
    const register unsigned short int CHEMIS3 = 3;
    sbit  CHEMIS3_bit at CHEMIS.B3;
    const register unsigned short int CHEMIS4 = 4;
    sbit  CHEMIS4_bit at CHEMIS.B4;
    const register unsigned short int CHEMIS5 = 5;
    sbit  CHEMIS5_bit at CHEMIS.B5;
    const register unsigned short int CHEMIS6 = 6;
    sbit  CHEMIS6_bit at CHEMIS.B6;
    const register unsigned short int CHEMIS7 = 7;
    sbit  CHEMIS7_bit at CHEMIS.B7;
    const register unsigned short int CHEMIS8 = 8;
    sbit  CHEMIS8_bit at CHEMIS.B8;
    const register unsigned short int CHEMIS9 = 9;
    sbit  CHEMIS9_bit at CHEMIS.B9;
    const register unsigned short int CHEMIS10 = 10;
    sbit  CHEMIS10_bit at CHEMIS.B10;
    const register unsigned short int CHEMIS11 = 11;
    sbit  CHEMIS11_bit at CHEMIS.B11;
    const register unsigned short int CHEMIS12 = 12;
    sbit  CHEMIS12_bit at CHEMIS.B12;
    const register unsigned short int CHEMIS13 = 13;
    sbit  CHEMIS13_bit at CHEMIS.B13;
    const register unsigned short int CHEMIS14 = 14;
    sbit  CHEMIS14_bit at CHEMIS.B14;
    const register unsigned short int CHEMIS15 = 15;
    sbit  CHEMIS15_bit at CHEMIS.B15;
    const register unsigned short int CHEMIS16 = 16;
    sbit  CHEMIS16_bit at CHEMIS.B16;
    const register unsigned short int CHEMIS17 = 17;
    sbit  CHEMIS17_bit at CHEMIS.B17;
    const register unsigned short int CHEMIS18 = 18;
    sbit  CHEMIS18_bit at CHEMIS.B18;
    const register unsigned short int CHEMIS19 = 19;
    sbit  CHEMIS19_bit at CHEMIS.B19;
    const register unsigned short int CHEMIS20 = 20;
    sbit  CHEMIS20_bit at CHEMIS.B20;
    const register unsigned short int CHEMIS21 = 21;
    sbit  CHEMIS21_bit at CHEMIS.B21;
    const register unsigned short int CHEMIS22 = 22;
    sbit  CHEMIS22_bit at CHEMIS.B22;
    const register unsigned short int CHEMIS23 = 23;
    sbit  CHEMIS23_bit at CHEMIS.B23;
    const register unsigned short int CHEMIS24 = 24;
    sbit  CHEMIS24_bit at CHEMIS.B24;
    const register unsigned short int CHEMIS25 = 25;
    sbit  CHEMIS25_bit at CHEMIS.B25;
    const register unsigned short int CHEMIS26 = 26;
    sbit  CHEMIS26_bit at CHEMIS.B26;
    const register unsigned short int CHEMIS27 = 27;
    sbit  CHEMIS27_bit at CHEMIS.B27;
    const register unsigned short int CHEMIS28 = 28;
    sbit  CHEMIS28_bit at CHEMIS.B28;
    const register unsigned short int CHEMIS29 = 29;
    sbit  CHEMIS29_bit at CHEMIS.B29;
    const register unsigned short int CHEMIS30 = 30;
    sbit  CHEMIS30_bit at CHEMIS.B30;
    const register unsigned short int CHEMIS31 = 31;
    sbit  CHEMIS31_bit at CHEMIS.B31;
sfr unsigned long   volatile CHEPFABT         absolute 0xBF8840C0;
    const register unsigned short int CHEPFABT0 = 0;
    sbit  CHEPFABT0_bit at CHEPFABT.B0;
    const register unsigned short int CHEPFABT1 = 1;
    sbit  CHEPFABT1_bit at CHEPFABT.B1;
    const register unsigned short int CHEPFABT2 = 2;
    sbit  CHEPFABT2_bit at CHEPFABT.B2;
    const register unsigned short int CHEPFABT3 = 3;
    sbit  CHEPFABT3_bit at CHEPFABT.B3;
    const register unsigned short int CHEPFABT4 = 4;
    sbit  CHEPFABT4_bit at CHEPFABT.B4;
    const register unsigned short int CHEPFABT5 = 5;
    sbit  CHEPFABT5_bit at CHEPFABT.B5;
    const register unsigned short int CHEPFABT6 = 6;
    sbit  CHEPFABT6_bit at CHEPFABT.B6;
    const register unsigned short int CHEPFABT7 = 7;
    sbit  CHEPFABT7_bit at CHEPFABT.B7;
    const register unsigned short int CHEPFABT8 = 8;
    sbit  CHEPFABT8_bit at CHEPFABT.B8;
    const register unsigned short int CHEPFABT9 = 9;
    sbit  CHEPFABT9_bit at CHEPFABT.B9;
    const register unsigned short int CHEPFABT10 = 10;
    sbit  CHEPFABT10_bit at CHEPFABT.B10;
    const register unsigned short int CHEPFABT11 = 11;
    sbit  CHEPFABT11_bit at CHEPFABT.B11;
    const register unsigned short int CHEPFABT12 = 12;
    sbit  CHEPFABT12_bit at CHEPFABT.B12;
    const register unsigned short int CHEPFABT13 = 13;
    sbit  CHEPFABT13_bit at CHEPFABT.B13;
    const register unsigned short int CHEPFABT14 = 14;
    sbit  CHEPFABT14_bit at CHEPFABT.B14;
    const register unsigned short int CHEPFABT15 = 15;
    sbit  CHEPFABT15_bit at CHEPFABT.B15;
    const register unsigned short int CHEPFABT16 = 16;
    sbit  CHEPFABT16_bit at CHEPFABT.B16;
    const register unsigned short int CHEPFABT17 = 17;
    sbit  CHEPFABT17_bit at CHEPFABT.B17;
    const register unsigned short int CHEPFABT18 = 18;
    sbit  CHEPFABT18_bit at CHEPFABT.B18;
    const register unsigned short int CHEPFABT19 = 19;
    sbit  CHEPFABT19_bit at CHEPFABT.B19;
    const register unsigned short int CHEPFABT20 = 20;
    sbit  CHEPFABT20_bit at CHEPFABT.B20;
    const register unsigned short int CHEPFABT21 = 21;
    sbit  CHEPFABT21_bit at CHEPFABT.B21;
    const register unsigned short int CHEPFABT22 = 22;
    sbit  CHEPFABT22_bit at CHEPFABT.B22;
    const register unsigned short int CHEPFABT23 = 23;
    sbit  CHEPFABT23_bit at CHEPFABT.B23;
    const register unsigned short int CHEPFABT24 = 24;
    sbit  CHEPFABT24_bit at CHEPFABT.B24;
    const register unsigned short int CHEPFABT25 = 25;
    sbit  CHEPFABT25_bit at CHEPFABT.B25;
    const register unsigned short int CHEPFABT26 = 26;
    sbit  CHEPFABT26_bit at CHEPFABT.B26;
    const register unsigned short int CHEPFABT27 = 27;
    sbit  CHEPFABT27_bit at CHEPFABT.B27;
    const register unsigned short int CHEPFABT28 = 28;
    sbit  CHEPFABT28_bit at CHEPFABT.B28;
    const register unsigned short int CHEPFABT29 = 29;
    sbit  CHEPFABT29_bit at CHEPFABT.B29;
    const register unsigned short int CHEPFABT30 = 30;
    sbit  CHEPFABT30_bit at CHEPFABT.B30;
    const register unsigned short int CHEPFABT31 = 31;
    sbit  CHEPFABT31_bit at CHEPFABT.B31;
sfr atomic unsigned long   volatile ANSELB           absolute 0xBF886100;
    const register unsigned short int ANSB0 = 0;
    sbit  ANSB0_bit at ANSELB.B0;
    const register unsigned short int ANSB1 = 1;
    sbit  ANSB1_bit at ANSELB.B1;
    const register unsigned short int ANSB2 = 2;
    sbit  ANSB2_bit at ANSELB.B2;
    const register unsigned short int ANSB3 = 3;
    sbit  ANSB3_bit at ANSELB.B3;
    const register unsigned short int ANSB4 = 4;
    sbit  ANSB4_bit at ANSELB.B4;
    const register unsigned short int ANSB5 = 5;
    sbit  ANSB5_bit at ANSELB.B5;
    const register unsigned short int ANSB6 = 6;
    sbit  ANSB6_bit at ANSELB.B6;
    const register unsigned short int ANSB7 = 7;
    sbit  ANSB7_bit at ANSELB.B7;
    const register unsigned short int ANSB8 = 8;
    sbit  ANSB8_bit at ANSELB.B8;
    const register unsigned short int ANSB9 = 9;
    sbit  ANSB9_bit at ANSELB.B9;
    const register unsigned short int ANSB10 = 10;
    sbit  ANSB10_bit at ANSELB.B10;
    const register unsigned short int ANSB11 = 11;
    sbit  ANSB11_bit at ANSELB.B11;
    const register unsigned short int ANSB12 = 12;
    sbit  ANSB12_bit at ANSELB.B12;
    const register unsigned short int ANSB13 = 13;
    sbit  ANSB13_bit at ANSELB.B13;
    const register unsigned short int ANSB14 = 14;
    sbit  ANSB14_bit at ANSELB.B14;
    const register unsigned short int ANSB15 = 15;
    sbit  ANSB15_bit at ANSELB.B15;
sfr unsigned long   volatile ANSELBCLR        absolute 0xBF886104;
sfr unsigned long   volatile ANSELBSET        absolute 0xBF886108;
sfr unsigned long   volatile ANSELBINV        absolute 0xBF88610C;
sfr atomic unsigned long   volatile TRISB            absolute 0xBF886110;
    const register unsigned short int TRISB0 = 0;
    sbit  TRISB0_bit at TRISB.B0;
    const register unsigned short int TRISB1 = 1;
    sbit  TRISB1_bit at TRISB.B1;
    const register unsigned short int TRISB2 = 2;
    sbit  TRISB2_bit at TRISB.B2;
    const register unsigned short int TRISB3 = 3;
    sbit  TRISB3_bit at TRISB.B3;
    const register unsigned short int TRISB4 = 4;
    sbit  TRISB4_bit at TRISB.B4;
    const register unsigned short int TRISB5 = 5;
    sbit  TRISB5_bit at TRISB.B5;
    const register unsigned short int TRISB6 = 6;
    sbit  TRISB6_bit at TRISB.B6;
    const register unsigned short int TRISB7 = 7;
    sbit  TRISB7_bit at TRISB.B7;
    const register unsigned short int TRISB8 = 8;
    sbit  TRISB8_bit at TRISB.B8;
    const register unsigned short int TRISB9 = 9;
    sbit  TRISB9_bit at TRISB.B9;
    const register unsigned short int TRISB10 = 10;
    sbit  TRISB10_bit at TRISB.B10;
    const register unsigned short int TRISB11 = 11;
    sbit  TRISB11_bit at TRISB.B11;
    const register unsigned short int TRISB12 = 12;
    sbit  TRISB12_bit at TRISB.B12;
    const register unsigned short int TRISB13 = 13;
    sbit  TRISB13_bit at TRISB.B13;
    const register unsigned short int TRISB14 = 14;
    sbit  TRISB14_bit at TRISB.B14;
    const register unsigned short int TRISB15 = 15;
    sbit  TRISB15_bit at TRISB.B15;
sfr unsigned long   volatile TRISBCLR         absolute 0xBF886114;
sfr unsigned long   volatile TRISBSET         absolute 0xBF886118;
sfr unsigned long   volatile TRISBINV         absolute 0xBF88611C;
sfr atomic unsigned long   volatile PORTB            absolute 0xBF886120;
    const register unsigned short int RB0 = 0;
    sbit  RB0_bit at PORTB.B0;
    const register unsigned short int RB1 = 1;
    sbit  RB1_bit at PORTB.B1;
    const register unsigned short int RB2 = 2;
    sbit  RB2_bit at PORTB.B2;
    const register unsigned short int RB3 = 3;
    sbit  RB3_bit at PORTB.B3;
    const register unsigned short int RB4 = 4;
    sbit  RB4_bit at PORTB.B4;
    const register unsigned short int RB5 = 5;
    sbit  RB5_bit at PORTB.B5;
    const register unsigned short int RB6 = 6;
    sbit  RB6_bit at PORTB.B6;
    const register unsigned short int RB7 = 7;
    sbit  RB7_bit at PORTB.B7;
    const register unsigned short int RB8 = 8;
    sbit  RB8_bit at PORTB.B8;
    const register unsigned short int RB9 = 9;
    sbit  RB9_bit at PORTB.B9;
    const register unsigned short int RB10 = 10;
    sbit  RB10_bit at PORTB.B10;
    const register unsigned short int RB11 = 11;
    sbit  RB11_bit at PORTB.B11;
    const register unsigned short int RB12 = 12;
    sbit  RB12_bit at PORTB.B12;
    const register unsigned short int RB13 = 13;
    sbit  RB13_bit at PORTB.B13;
    const register unsigned short int RB14 = 14;
    sbit  RB14_bit at PORTB.B14;
    const register unsigned short int RB15 = 15;
    sbit  RB15_bit at PORTB.B15;
sfr unsigned long   volatile PORTBCLR         absolute 0xBF886124;
sfr unsigned long   volatile PORTBSET         absolute 0xBF886128;
sfr unsigned long   volatile PORTBINV         absolute 0xBF88612C;
sfr atomic unsigned long   volatile LATB             absolute 0xBF886130;
    const register unsigned short int LATB0 = 0;
    sbit  LATB0_bit at LATB.B0;
    const register unsigned short int LATB1 = 1;
    sbit  LATB1_bit at LATB.B1;
    const register unsigned short int LATB2 = 2;
    sbit  LATB2_bit at LATB.B2;
    const register unsigned short int LATB3 = 3;
    sbit  LATB3_bit at LATB.B3;
    const register unsigned short int LATB4 = 4;
    sbit  LATB4_bit at LATB.B4;
    const register unsigned short int LATB5 = 5;
    sbit  LATB5_bit at LATB.B5;
    const register unsigned short int LATB6 = 6;
    sbit  LATB6_bit at LATB.B6;
    const register unsigned short int LATB7 = 7;
    sbit  LATB7_bit at LATB.B7;
    const register unsigned short int LATB8 = 8;
    sbit  LATB8_bit at LATB.B8;
    const register unsigned short int LATB9 = 9;
    sbit  LATB9_bit at LATB.B9;
    const register unsigned short int LATB10 = 10;
    sbit  LATB10_bit at LATB.B10;
    const register unsigned short int LATB11 = 11;
    sbit  LATB11_bit at LATB.B11;
    const register unsigned short int LATB12 = 12;
    sbit  LATB12_bit at LATB.B12;
    const register unsigned short int LATB13 = 13;
    sbit  LATB13_bit at LATB.B13;
    const register unsigned short int LATB14 = 14;
    sbit  LATB14_bit at LATB.B14;
    const register unsigned short int LATB15 = 15;
    sbit  LATB15_bit at LATB.B15;
sfr unsigned long   volatile LATBCLR          absolute 0xBF886134;
sfr unsigned long   volatile LATBSET          absolute 0xBF886138;
sfr unsigned long   volatile LATBINV          absolute 0xBF88613C;
sfr atomic unsigned long   volatile ODCB             absolute 0xBF886140;
    const register unsigned short int ODCB0 = 0;
    sbit  ODCB0_bit at ODCB.B0;
    const register unsigned short int ODCB1 = 1;
    sbit  ODCB1_bit at ODCB.B1;
    const register unsigned short int ODCB2 = 2;
    sbit  ODCB2_bit at ODCB.B2;
    const register unsigned short int ODCB3 = 3;
    sbit  ODCB3_bit at ODCB.B3;
    const register unsigned short int ODCB4 = 4;
    sbit  ODCB4_bit at ODCB.B4;
    const register unsigned short int ODCB5 = 5;
    sbit  ODCB5_bit at ODCB.B5;
    const register unsigned short int ODCB6 = 6;
    sbit  ODCB6_bit at ODCB.B6;
    const register unsigned short int ODCB7 = 7;
    sbit  ODCB7_bit at ODCB.B7;
    const register unsigned short int ODCB8 = 8;
    sbit  ODCB8_bit at ODCB.B8;
    const register unsigned short int ODCB9 = 9;
    sbit  ODCB9_bit at ODCB.B9;
    const register unsigned short int ODCB10 = 10;
    sbit  ODCB10_bit at ODCB.B10;
    const register unsigned short int ODCB11 = 11;
    sbit  ODCB11_bit at ODCB.B11;
    const register unsigned short int ODCB12 = 12;
    sbit  ODCB12_bit at ODCB.B12;
    const register unsigned short int ODCB13 = 13;
    sbit  ODCB13_bit at ODCB.B13;
    const register unsigned short int ODCB14 = 14;
    sbit  ODCB14_bit at ODCB.B14;
    const register unsigned short int ODCB15 = 15;
    sbit  ODCB15_bit at ODCB.B15;
sfr unsigned long   volatile ODCBCLR          absolute 0xBF886144;
sfr unsigned long   volatile ODCBSET          absolute 0xBF886148;
sfr unsigned long   volatile ODCBINV          absolute 0xBF88614C;
sfr atomic unsigned long   volatile CNPUB            absolute 0xBF886150;
    const register unsigned short int CNPUB0 = 0;
    sbit  CNPUB0_bit at CNPUB.B0;
    const register unsigned short int CNPUB1 = 1;
    sbit  CNPUB1_bit at CNPUB.B1;
    const register unsigned short int CNPUB2 = 2;
    sbit  CNPUB2_bit at CNPUB.B2;
    const register unsigned short int CNPUB3 = 3;
    sbit  CNPUB3_bit at CNPUB.B3;
    const register unsigned short int CNPUB4 = 4;
    sbit  CNPUB4_bit at CNPUB.B4;
    const register unsigned short int CNPUB5 = 5;
    sbit  CNPUB5_bit at CNPUB.B5;
    const register unsigned short int CNPUB6 = 6;
    sbit  CNPUB6_bit at CNPUB.B6;
    const register unsigned short int CNPUB7 = 7;
    sbit  CNPUB7_bit at CNPUB.B7;
    const register unsigned short int CNPUB8 = 8;
    sbit  CNPUB8_bit at CNPUB.B8;
    const register unsigned short int CNPUB9 = 9;
    sbit  CNPUB9_bit at CNPUB.B9;
    const register unsigned short int CNPUB10 = 10;
    sbit  CNPUB10_bit at CNPUB.B10;
    const register unsigned short int CNPUB11 = 11;
    sbit  CNPUB11_bit at CNPUB.B11;
    const register unsigned short int CNPUB12 = 12;
    sbit  CNPUB12_bit at CNPUB.B12;
    const register unsigned short int CNPUB13 = 13;
    sbit  CNPUB13_bit at CNPUB.B13;
    const register unsigned short int CNPUB14 = 14;
    sbit  CNPUB14_bit at CNPUB.B14;
    const register unsigned short int CNPUB15 = 15;
    sbit  CNPUB15_bit at CNPUB.B15;
sfr unsigned long   volatile CNPUBCLR         absolute 0xBF886154;
sfr unsigned long   volatile CNPUBSET         absolute 0xBF886158;
sfr unsigned long   volatile CNPUBINV         absolute 0xBF88615C;
sfr atomic unsigned long   volatile CNPDB            absolute 0xBF886160;
    const register unsigned short int CNPDB0 = 0;
    sbit  CNPDB0_bit at CNPDB.B0;
    const register unsigned short int CNPDB1 = 1;
    sbit  CNPDB1_bit at CNPDB.B1;
    const register unsigned short int CNPDB2 = 2;
    sbit  CNPDB2_bit at CNPDB.B2;
    const register unsigned short int CNPDB3 = 3;
    sbit  CNPDB3_bit at CNPDB.B3;
    const register unsigned short int CNPDB4 = 4;
    sbit  CNPDB4_bit at CNPDB.B4;
    const register unsigned short int CNPDB5 = 5;
    sbit  CNPDB5_bit at CNPDB.B5;
    const register unsigned short int CNPDB6 = 6;
    sbit  CNPDB6_bit at CNPDB.B6;
    const register unsigned short int CNPDB7 = 7;
    sbit  CNPDB7_bit at CNPDB.B7;
    const register unsigned short int CNPDB8 = 8;
    sbit  CNPDB8_bit at CNPDB.B8;
    const register unsigned short int CNPDB9 = 9;
    sbit  CNPDB9_bit at CNPDB.B9;
    const register unsigned short int CNPDB10 = 10;
    sbit  CNPDB10_bit at CNPDB.B10;
    const register unsigned short int CNPDB11 = 11;
    sbit  CNPDB11_bit at CNPDB.B11;
    const register unsigned short int CNPDB12 = 12;
    sbit  CNPDB12_bit at CNPDB.B12;
    const register unsigned short int CNPDB13 = 13;
    sbit  CNPDB13_bit at CNPDB.B13;
    const register unsigned short int CNPDB14 = 14;
    sbit  CNPDB14_bit at CNPDB.B14;
    const register unsigned short int CNPDB15 = 15;
    sbit  CNPDB15_bit at CNPDB.B15;
sfr unsigned long   volatile CNPDBCLR         absolute 0xBF886164;
sfr unsigned long   volatile CNPDBSET         absolute 0xBF886168;
sfr unsigned long   volatile CNPDBINV         absolute 0xBF88616C;
sfr atomic unsigned long   volatile CNCONB           absolute 0xBF886170;
    sbit  SIDL_CNCONB_bit at CNCONB.B13;
    sbit  ON_CNCONB_bit at CNCONB.B15;
sfr unsigned long   volatile CNCONBCLR        absolute 0xBF886174;
sfr unsigned long   volatile CNCONBSET        absolute 0xBF886178;
sfr unsigned long   volatile CNCONBINV        absolute 0xBF88617C;
sfr atomic unsigned long   volatile CNENB            absolute 0xBF886180;
    const register unsigned short int CNIEB0 = 0;
    sbit  CNIEB0_bit at CNENB.B0;
    const register unsigned short int CNIEB1 = 1;
    sbit  CNIEB1_bit at CNENB.B1;
    const register unsigned short int CNIEB2 = 2;
    sbit  CNIEB2_bit at CNENB.B2;
    const register unsigned short int CNIEB3 = 3;
    sbit  CNIEB3_bit at CNENB.B3;
    const register unsigned short int CNIEB4 = 4;
    sbit  CNIEB4_bit at CNENB.B4;
    const register unsigned short int CNIEB5 = 5;
    sbit  CNIEB5_bit at CNENB.B5;
    const register unsigned short int CNIEB6 = 6;
    sbit  CNIEB6_bit at CNENB.B6;
    const register unsigned short int CNIEB7 = 7;
    sbit  CNIEB7_bit at CNENB.B7;
    const register unsigned short int CNIEB8 = 8;
    sbit  CNIEB8_bit at CNENB.B8;
    const register unsigned short int CNIEB9 = 9;
    sbit  CNIEB9_bit at CNENB.B9;
    const register unsigned short int CNIEB10 = 10;
    sbit  CNIEB10_bit at CNENB.B10;
    const register unsigned short int CNIEB11 = 11;
    sbit  CNIEB11_bit at CNENB.B11;
    const register unsigned short int CNIEB12 = 12;
    sbit  CNIEB12_bit at CNENB.B12;
    const register unsigned short int CNIEB13 = 13;
    sbit  CNIEB13_bit at CNENB.B13;
    const register unsigned short int CNIEB14 = 14;
    sbit  CNIEB14_bit at CNENB.B14;
    const register unsigned short int CNIEB15 = 15;
    sbit  CNIEB15_bit at CNENB.B15;
sfr unsigned long   volatile CNENBCLR         absolute 0xBF886184;
sfr unsigned long   volatile CNENBSET         absolute 0xBF886188;
sfr unsigned long   volatile CNENBINV         absolute 0xBF88618C;
sfr atomic unsigned long   volatile CNSTATB          absolute 0xBF886190;
    const register unsigned short int CNSTATB0 = 0;
    sbit  CNSTATB0_bit at CNSTATB.B0;
    const register unsigned short int CNSTATB1 = 1;
    sbit  CNSTATB1_bit at CNSTATB.B1;
    const register unsigned short int CNSTATB2 = 2;
    sbit  CNSTATB2_bit at CNSTATB.B2;
    const register unsigned short int CNSTATB3 = 3;
    sbit  CNSTATB3_bit at CNSTATB.B3;
    const register unsigned short int CNSTATB4 = 4;
    sbit  CNSTATB4_bit at CNSTATB.B4;
    const register unsigned short int CNSTATB5 = 5;
    sbit  CNSTATB5_bit at CNSTATB.B5;
    const register unsigned short int CNSTATB6 = 6;
    sbit  CNSTATB6_bit at CNSTATB.B6;
    const register unsigned short int CNSTATB7 = 7;
    sbit  CNSTATB7_bit at CNSTATB.B7;
    const register unsigned short int CNSTATB8 = 8;
    sbit  CNSTATB8_bit at CNSTATB.B8;
    const register unsigned short int CNSTATB9 = 9;
    sbit  CNSTATB9_bit at CNSTATB.B9;
    const register unsigned short int CNSTATB10 = 10;
    sbit  CNSTATB10_bit at CNSTATB.B10;
    const register unsigned short int CNSTATB11 = 11;
    sbit  CNSTATB11_bit at CNSTATB.B11;
    const register unsigned short int CNSTATB12 = 12;
    sbit  CNSTATB12_bit at CNSTATB.B12;
    const register unsigned short int CNSTATB13 = 13;
    sbit  CNSTATB13_bit at CNSTATB.B13;
    const register unsigned short int CNSTATB14 = 14;
    sbit  CNSTATB14_bit at CNSTATB.B14;
    const register unsigned short int CNSTATB15 = 15;
    sbit  CNSTATB15_bit at CNSTATB.B15;
sfr unsigned long   volatile CNSTATBCLR       absolute 0xBF886194;
sfr unsigned long   volatile CNSTATBSET       absolute 0xBF886198;
sfr unsigned long   volatile CNSTATBINV       absolute 0xBF88619C;
sfr atomic unsigned long   volatile ANSELC           absolute 0xBF886200;
sfr unsigned long   volatile ANSELCCLR        absolute 0xBF886204;
sfr unsigned long   volatile ANSELCSET        absolute 0xBF886208;
sfr unsigned long   volatile ANSELCINV        absolute 0xBF88620C;
sfr atomic unsigned long   volatile TRISC            absolute 0xBF886210;
    const register unsigned short int TRISC12 = 12;
    sbit  TRISC12_bit at TRISC.B12;
    const register unsigned short int TRISC13 = 13;
    sbit  TRISC13_bit at TRISC.B13;
    const register unsigned short int TRISC14 = 14;
    sbit  TRISC14_bit at TRISC.B14;
    const register unsigned short int TRISC15 = 15;
    sbit  TRISC15_bit at TRISC.B15;
sfr unsigned long   volatile TRISCCLR         absolute 0xBF886214;
sfr unsigned long   volatile TRISCSET         absolute 0xBF886218;
sfr unsigned long   volatile TRISCINV         absolute 0xBF88621C;
sfr atomic unsigned long   volatile PORTC            absolute 0xBF886220;
    const register unsigned short int RC12 = 12;
    sbit  RC12_bit at PORTC.B12;
    const register unsigned short int RC13 = 13;
    sbit  RC13_bit at PORTC.B13;
    const register unsigned short int RC14 = 14;
    sbit  RC14_bit at PORTC.B14;
    const register unsigned short int RC15 = 15;
    sbit  RC15_bit at PORTC.B15;
sfr unsigned long   volatile PORTCCLR         absolute 0xBF886224;
sfr unsigned long   volatile PORTCSET         absolute 0xBF886228;
sfr unsigned long   volatile PORTCINV         absolute 0xBF88622C;
sfr atomic unsigned long   volatile LATC             absolute 0xBF886230;
    const register unsigned short int LATC12 = 12;
    sbit  LATC12_bit at LATC.B12;
    const register unsigned short int LATC13 = 13;
    sbit  LATC13_bit at LATC.B13;
    const register unsigned short int LATC14 = 14;
    sbit  LATC14_bit at LATC.B14;
    const register unsigned short int LATC15 = 15;
    sbit  LATC15_bit at LATC.B15;
sfr unsigned long   volatile LATCCLR          absolute 0xBF886234;
sfr unsigned long   volatile LATCSET          absolute 0xBF886238;
sfr unsigned long   volatile LATCINV          absolute 0xBF88623C;
sfr atomic unsigned long   volatile ODCC             absolute 0xBF886240;
    const register unsigned short int ODCC12 = 12;
    sbit  ODCC12_bit at ODCC.B12;
    const register unsigned short int ODCC13 = 13;
    sbit  ODCC13_bit at ODCC.B13;
    const register unsigned short int ODCC14 = 14;
    sbit  ODCC14_bit at ODCC.B14;
    const register unsigned short int ODCC15 = 15;
    sbit  ODCC15_bit at ODCC.B15;
sfr unsigned long   volatile ODCCCLR          absolute 0xBF886244;
sfr unsigned long   volatile ODCCSET          absolute 0xBF886248;
sfr unsigned long   volatile ODCCINV          absolute 0xBF88624C;
sfr atomic unsigned long   volatile CNPUC            absolute 0xBF886250;
    const register unsigned short int CNPUC12 = 12;
    sbit  CNPUC12_bit at CNPUC.B12;
    const register unsigned short int CNPUC13 = 13;
    sbit  CNPUC13_bit at CNPUC.B13;
    const register unsigned short int CNPUC14 = 14;
    sbit  CNPUC14_bit at CNPUC.B14;
    const register unsigned short int CNPUC15 = 15;
    sbit  CNPUC15_bit at CNPUC.B15;
sfr unsigned long   volatile CNPUCCLR         absolute 0xBF886254;
sfr unsigned long   volatile CNPUCSET         absolute 0xBF886258;
sfr unsigned long   volatile CNPUCINV         absolute 0xBF88625C;
sfr atomic unsigned long   volatile CNPDC            absolute 0xBF886260;
    const register unsigned short int CNPDC12 = 12;
    sbit  CNPDC12_bit at CNPDC.B12;
    const register unsigned short int CNPDC13 = 13;
    sbit  CNPDC13_bit at CNPDC.B13;
    const register unsigned short int CNPDC14 = 14;
    sbit  CNPDC14_bit at CNPDC.B14;
    const register unsigned short int CNPDC15 = 15;
    sbit  CNPDC15_bit at CNPDC.B15;
sfr unsigned long   volatile CNPDCCLR         absolute 0xBF886264;
sfr unsigned long   volatile CNPDCSET         absolute 0xBF886268;
sfr unsigned long   volatile CNPDCINV         absolute 0xBF88626C;
sfr atomic unsigned long   volatile CNCONC           absolute 0xBF886270;
    sbit  SIDL_CNCONC_bit at CNCONC.B13;
    sbit  ON_CNCONC_bit at CNCONC.B15;
sfr unsigned long   volatile CNCONCCLR        absolute 0xBF886274;
sfr unsigned long   volatile CNCONCSET        absolute 0xBF886278;
sfr unsigned long   volatile CNCONCINV        absolute 0xBF88627C;
sfr atomic unsigned long   volatile CNENC            absolute 0xBF886280;
    const register unsigned short int CNIEC12 = 12;
    sbit  CNIEC12_bit at CNENC.B12;
    const register unsigned short int CNIEC13 = 13;
    sbit  CNIEC13_bit at CNENC.B13;
    const register unsigned short int CNIEC14 = 14;
    sbit  CNIEC14_bit at CNENC.B14;
    const register unsigned short int CNIEC15 = 15;
    sbit  CNIEC15_bit at CNENC.B15;
sfr unsigned long   volatile CNENCCLR         absolute 0xBF886284;
sfr unsigned long   volatile CNENCSET         absolute 0xBF886288;
sfr unsigned long   volatile CNENCINV         absolute 0xBF88628C;
sfr atomic unsigned long   volatile CNSTATC          absolute 0xBF886290;
    const register unsigned short int CNSTATC12 = 12;
    sbit  CNSTATC12_bit at CNSTATC.B12;
    const register unsigned short int CNSTATC13 = 13;
    sbit  CNSTATC13_bit at CNSTATC.B13;
    const register unsigned short int CNSTATC14 = 14;
    sbit  CNSTATC14_bit at CNSTATC.B14;
    const register unsigned short int CNSTATC15 = 15;
    sbit  CNSTATC15_bit at CNSTATC.B15;
sfr unsigned long   volatile CNSTATCCLR       absolute 0xBF886294;
sfr unsigned long   volatile CNSTATCSET       absolute 0xBF886298;
sfr unsigned long   volatile CNSTATCINV       absolute 0xBF88629C;
sfr atomic unsigned long   volatile ANSELD           absolute 0xBF886300;
    const register unsigned short int ANSD1 = 1;
    sbit  ANSD1_bit at ANSELD.B1;
    const register unsigned short int ANSD2 = 2;
    sbit  ANSD2_bit at ANSELD.B2;
    const register unsigned short int ANSD3 = 3;
    sbit  ANSD3_bit at ANSELD.B3;
sfr unsigned long   volatile ANSELDCLR        absolute 0xBF886304;
sfr unsigned long   volatile ANSELDSET        absolute 0xBF886308;
sfr unsigned long   volatile ANSELDINV        absolute 0xBF88630C;
sfr atomic unsigned long   volatile TRISD            absolute 0xBF886310;
    const register unsigned short int TRISD0 = 0;
    sbit  TRISD0_bit at TRISD.B0;
    const register unsigned short int TRISD1 = 1;
    sbit  TRISD1_bit at TRISD.B1;
    const register unsigned short int TRISD2 = 2;
    sbit  TRISD2_bit at TRISD.B2;
    const register unsigned short int TRISD3 = 3;
    sbit  TRISD3_bit at TRISD.B3;
    const register unsigned short int TRISD4 = 4;
    sbit  TRISD4_bit at TRISD.B4;
    const register unsigned short int TRISD5 = 5;
    sbit  TRISD5_bit at TRISD.B5;
    const register unsigned short int TRISD6 = 6;
    sbit  TRISD6_bit at TRISD.B6;
    const register unsigned short int TRISD7 = 7;
    sbit  TRISD7_bit at TRISD.B7;
    const register unsigned short int TRISD8 = 8;
    sbit  TRISD8_bit at TRISD.B8;
    const register unsigned short int TRISD9 = 9;
    sbit  TRISD9_bit at TRISD.B9;
    const register unsigned short int TRISD10 = 10;
    sbit  TRISD10_bit at TRISD.B10;
    const register unsigned short int TRISD11 = 11;
    sbit  TRISD11_bit at TRISD.B11;
sfr unsigned long   volatile TRISDCLR         absolute 0xBF886314;
sfr unsigned long   volatile TRISDSET         absolute 0xBF886318;
sfr unsigned long   volatile TRISDINV         absolute 0xBF88631C;
sfr atomic unsigned long   volatile PORTD            absolute 0xBF886320;
    const register unsigned short int RD0 = 0;
    sbit  RD0_bit at PORTD.B0;
    const register unsigned short int RD1 = 1;
    sbit  RD1_bit at PORTD.B1;
    const register unsigned short int RD2 = 2;
    sbit  RD2_bit at PORTD.B2;
    const register unsigned short int RD3 = 3;
    sbit  RD3_bit at PORTD.B3;
    const register unsigned short int RD4 = 4;
    sbit  RD4_bit at PORTD.B4;
    const register unsigned short int RD5 = 5;
    sbit  RD5_bit at PORTD.B5;
    const register unsigned short int RD6 = 6;
    sbit  RD6_bit at PORTD.B6;
    const register unsigned short int RD7 = 7;
    sbit  RD7_bit at PORTD.B7;
    const register unsigned short int RD8 = 8;
    sbit  RD8_bit at PORTD.B8;
    const register unsigned short int RD9 = 9;
    sbit  RD9_bit at PORTD.B9;
    const register unsigned short int RD10 = 10;
    sbit  RD10_bit at PORTD.B10;
    const register unsigned short int RD11 = 11;
    sbit  RD11_bit at PORTD.B11;
sfr unsigned long   volatile PORTDCLR         absolute 0xBF886324;
sfr unsigned long   volatile PORTDSET         absolute 0xBF886328;
sfr unsigned long   volatile PORTDINV         absolute 0xBF88632C;
sfr atomic unsigned long   volatile LATD             absolute 0xBF886330;
    const register unsigned short int LATD0 = 0;
    sbit  LATD0_bit at LATD.B0;
    const register unsigned short int LATD1 = 1;
    sbit  LATD1_bit at LATD.B1;
    const register unsigned short int LATD2 = 2;
    sbit  LATD2_bit at LATD.B2;
    const register unsigned short int LATD3 = 3;
    sbit  LATD3_bit at LATD.B3;
    const register unsigned short int LATD4 = 4;
    sbit  LATD4_bit at LATD.B4;
    const register unsigned short int LATD5 = 5;
    sbit  LATD5_bit at LATD.B5;
    const register unsigned short int LATD6 = 6;
    sbit  LATD6_bit at LATD.B6;
    const register unsigned short int LATD7 = 7;
    sbit  LATD7_bit at LATD.B7;
    const register unsigned short int LATD8 = 8;
    sbit  LATD8_bit at LATD.B8;
    const register unsigned short int LATD9 = 9;
    sbit  LATD9_bit at LATD.B9;
    const register unsigned short int LATD10 = 10;
    sbit  LATD10_bit at LATD.B10;
    const register unsigned short int LATD11 = 11;
    sbit  LATD11_bit at LATD.B11;
sfr unsigned long   volatile LATDCLR          absolute 0xBF886334;
sfr unsigned long   volatile LATDSET          absolute 0xBF886338;
sfr unsigned long   volatile LATDINV          absolute 0xBF88633C;
sfr atomic unsigned long   volatile ODCD             absolute 0xBF886340;
    const register unsigned short int ODCD0 = 0;
    sbit  ODCD0_bit at ODCD.B0;
    const register unsigned short int ODCD1 = 1;
    sbit  ODCD1_bit at ODCD.B1;
    const register unsigned short int ODCD2 = 2;
    sbit  ODCD2_bit at ODCD.B2;
    const register unsigned short int ODCD3 = 3;
    sbit  ODCD3_bit at ODCD.B3;
    const register unsigned short int ODCD4 = 4;
    sbit  ODCD4_bit at ODCD.B4;
    const register unsigned short int ODCD5 = 5;
    sbit  ODCD5_bit at ODCD.B5;
    const register unsigned short int ODCD6 = 6;
    sbit  ODCD6_bit at ODCD.B6;
    const register unsigned short int ODCD7 = 7;
    sbit  ODCD7_bit at ODCD.B7;
    const register unsigned short int ODCD8 = 8;
    sbit  ODCD8_bit at ODCD.B8;
    const register unsigned short int ODCD9 = 9;
    sbit  ODCD9_bit at ODCD.B9;
    const register unsigned short int ODCD10 = 10;
    sbit  ODCD10_bit at ODCD.B10;
    const register unsigned short int ODCD11 = 11;
    sbit  ODCD11_bit at ODCD.B11;
sfr unsigned long   volatile ODCDCLR          absolute 0xBF886344;
sfr unsigned long   volatile ODCDSET          absolute 0xBF886348;
sfr unsigned long   volatile ODCDINV          absolute 0xBF88634C;
sfr atomic unsigned long   volatile CNPUD            absolute 0xBF886350;
    const register unsigned short int CNPUD0 = 0;
    sbit  CNPUD0_bit at CNPUD.B0;
    const register unsigned short int CNPUD1 = 1;
    sbit  CNPUD1_bit at CNPUD.B1;
    const register unsigned short int CNPUD2 = 2;
    sbit  CNPUD2_bit at CNPUD.B2;
    const register unsigned short int CNPUD3 = 3;
    sbit  CNPUD3_bit at CNPUD.B3;
    const register unsigned short int CNPUD4 = 4;
    sbit  CNPUD4_bit at CNPUD.B4;
    const register unsigned short int CNPUD5 = 5;
    sbit  CNPUD5_bit at CNPUD.B5;
    const register unsigned short int CNPUD6 = 6;
    sbit  CNPUD6_bit at CNPUD.B6;
    const register unsigned short int CNPUD7 = 7;
    sbit  CNPUD7_bit at CNPUD.B7;
    const register unsigned short int CNPUD8 = 8;
    sbit  CNPUD8_bit at CNPUD.B8;
    const register unsigned short int CNPUD9 = 9;
    sbit  CNPUD9_bit at CNPUD.B9;
    const register unsigned short int CNPUD10 = 10;
    sbit  CNPUD10_bit at CNPUD.B10;
    const register unsigned short int CNPUD11 = 11;
    sbit  CNPUD11_bit at CNPUD.B11;
sfr unsigned long   volatile CNPUDCLR         absolute 0xBF886354;
sfr unsigned long   volatile CNPUDSET         absolute 0xBF886358;
sfr unsigned long   volatile CNPUDINV         absolute 0xBF88635C;
sfr atomic unsigned long   volatile CNPDD            absolute 0xBF886360;
    const register unsigned short int CNPDD0 = 0;
    sbit  CNPDD0_bit at CNPDD.B0;
    const register unsigned short int CNPDD1 = 1;
    sbit  CNPDD1_bit at CNPDD.B1;
    const register unsigned short int CNPDD2 = 2;
    sbit  CNPDD2_bit at CNPDD.B2;
    const register unsigned short int CNPDD3 = 3;
    sbit  CNPDD3_bit at CNPDD.B3;
    const register unsigned short int CNPDD4 = 4;
    sbit  CNPDD4_bit at CNPDD.B4;
    const register unsigned short int CNPDD5 = 5;
    sbit  CNPDD5_bit at CNPDD.B5;
    const register unsigned short int CNPDD6 = 6;
    sbit  CNPDD6_bit at CNPDD.B6;
    const register unsigned short int CNPDD7 = 7;
    sbit  CNPDD7_bit at CNPDD.B7;
    const register unsigned short int CNPDD8 = 8;
    sbit  CNPDD8_bit at CNPDD.B8;
    const register unsigned short int CNPDD9 = 9;
    sbit  CNPDD9_bit at CNPDD.B9;
    const register unsigned short int CNPDD10 = 10;
    sbit  CNPDD10_bit at CNPDD.B10;
    const register unsigned short int CNPDD11 = 11;
    sbit  CNPDD11_bit at CNPDD.B11;
sfr unsigned long   volatile CNPDDCLR         absolute 0xBF886364;
sfr unsigned long   volatile CNPDDSET         absolute 0xBF886368;
sfr unsigned long   volatile CNPDDINV         absolute 0xBF88636C;
sfr atomic unsigned long   volatile CNCOND           absolute 0xBF886370;
    sbit  SIDL_CNCOND_bit at CNCOND.B13;
    sbit  ON_CNCOND_bit at CNCOND.B15;
sfr unsigned long   volatile CNCONDCLR        absolute 0xBF886374;
sfr unsigned long   volatile CNCONDSET        absolute 0xBF886378;
sfr unsigned long   volatile CNCONDINV        absolute 0xBF88637C;
sfr atomic unsigned long   volatile CNEND            absolute 0xBF886380;
    const register unsigned short int CNIED0 = 0;
    sbit  CNIED0_bit at CNEND.B0;
    const register unsigned short int CNIED1 = 1;
    sbit  CNIED1_bit at CNEND.B1;
    const register unsigned short int CNIED2 = 2;
    sbit  CNIED2_bit at CNEND.B2;
    const register unsigned short int CNIED3 = 3;
    sbit  CNIED3_bit at CNEND.B3;
    const register unsigned short int CNIED4 = 4;
    sbit  CNIED4_bit at CNEND.B4;
    const register unsigned short int CNIED5 = 5;
    sbit  CNIED5_bit at CNEND.B5;
    const register unsigned short int CNIED6 = 6;
    sbit  CNIED6_bit at CNEND.B6;
    const register unsigned short int CNIED7 = 7;
    sbit  CNIED7_bit at CNEND.B7;
    const register unsigned short int CNIED8 = 8;
    sbit  CNIED8_bit at CNEND.B8;
    const register unsigned short int CNIED9 = 9;
    sbit  CNIED9_bit at CNEND.B9;
    const register unsigned short int CNIED10 = 10;
    sbit  CNIED10_bit at CNEND.B10;
    const register unsigned short int CNIED11 = 11;
    sbit  CNIED11_bit at CNEND.B11;
sfr unsigned long   volatile CNENDCLR         absolute 0xBF886384;
sfr unsigned long   volatile CNENDSET         absolute 0xBF886388;
sfr unsigned long   volatile CNENDINV         absolute 0xBF88638C;
sfr atomic unsigned long   volatile CNSTATD          absolute 0xBF886390;
    const register unsigned short int CNSTATD0 = 0;
    sbit  CNSTATD0_bit at CNSTATD.B0;
    const register unsigned short int CNSTATD1 = 1;
    sbit  CNSTATD1_bit at CNSTATD.B1;
    const register unsigned short int CNSTATD2 = 2;
    sbit  CNSTATD2_bit at CNSTATD.B2;
    const register unsigned short int CNSTATD3 = 3;
    sbit  CNSTATD3_bit at CNSTATD.B3;
    const register unsigned short int CNSTATD4 = 4;
    sbit  CNSTATD4_bit at CNSTATD.B4;
    const register unsigned short int CNSTATD5 = 5;
    sbit  CNSTATD5_bit at CNSTATD.B5;
    const register unsigned short int CNSTATD6 = 6;
    sbit  CNSTATD6_bit at CNSTATD.B6;
    const register unsigned short int CNSTATD7 = 7;
    sbit  CNSTATD7_bit at CNSTATD.B7;
    const register unsigned short int CNSTATD8 = 8;
    sbit  CNSTATD8_bit at CNSTATD.B8;
    const register unsigned short int CNSTATD9 = 9;
    sbit  CNSTATD9_bit at CNSTATD.B9;
    const register unsigned short int CNSTATD10 = 10;
    sbit  CNSTATD10_bit at CNSTATD.B10;
    const register unsigned short int CNSTATD11 = 11;
    sbit  CNSTATD11_bit at CNSTATD.B11;
sfr unsigned long   volatile CNSTATDCLR       absolute 0xBF886394;
sfr unsigned long   volatile CNSTATDSET       absolute 0xBF886398;
sfr unsigned long   volatile CNSTATDINV       absolute 0xBF88639C;
sfr atomic unsigned long   volatile ANSELE           absolute 0xBF886400;
    const register unsigned short int ANSE2 = 2;
    sbit  ANSE2_bit at ANSELE.B2;
    const register unsigned short int ANSE4 = 4;
    sbit  ANSE4_bit at ANSELE.B4;
    const register unsigned short int ANSE5 = 5;
    sbit  ANSE5_bit at ANSELE.B5;
    const register unsigned short int ANSE6 = 6;
    sbit  ANSE6_bit at ANSELE.B6;
    const register unsigned short int ANSE7 = 7;
    sbit  ANSE7_bit at ANSELE.B7;
sfr unsigned long   volatile ANSELECLR        absolute 0xBF886404;
sfr unsigned long   volatile ANSELESET        absolute 0xBF886408;
sfr unsigned long   volatile ANSELEINV        absolute 0xBF88640C;
sfr atomic unsigned long   volatile TRISE            absolute 0xBF886410;
    const register unsigned short int TRISE0 = 0;
    sbit  TRISE0_bit at TRISE.B0;
    const register unsigned short int TRISE1 = 1;
    sbit  TRISE1_bit at TRISE.B1;
    const register unsigned short int TRISE2 = 2;
    sbit  TRISE2_bit at TRISE.B2;
    const register unsigned short int TRISE3 = 3;
    sbit  TRISE3_bit at TRISE.B3;
    const register unsigned short int TRISE4 = 4;
    sbit  TRISE4_bit at TRISE.B4;
    const register unsigned short int TRISE5 = 5;
    sbit  TRISE5_bit at TRISE.B5;
    const register unsigned short int TRISE6 = 6;
    sbit  TRISE6_bit at TRISE.B6;
    const register unsigned short int TRISE7 = 7;
    sbit  TRISE7_bit at TRISE.B7;
sfr unsigned long   volatile TRISECLR         absolute 0xBF886414;
sfr unsigned long   volatile TRISESET         absolute 0xBF886418;
sfr unsigned long   volatile TRISEINV         absolute 0xBF88641C;
sfr atomic unsigned long   volatile PORTE            absolute 0xBF886420;
    const register unsigned short int RE0 = 0;
    sbit  RE0_bit at PORTE.B0;
    const register unsigned short int RE1 = 1;
    sbit  RE1_bit at PORTE.B1;
    const register unsigned short int RE2 = 2;
    sbit  RE2_bit at PORTE.B2;
    const register unsigned short int RE3 = 3;
    sbit  RE3_bit at PORTE.B3;
    const register unsigned short int RE4 = 4;
    sbit  RE4_bit at PORTE.B4;
    const register unsigned short int RE5 = 5;
    sbit  RE5_bit at PORTE.B5;
    const register unsigned short int RE6 = 6;
    sbit  RE6_bit at PORTE.B6;
    const register unsigned short int RE7 = 7;
    sbit  RE7_bit at PORTE.B7;
sfr unsigned long   volatile PORTECLR         absolute 0xBF886424;
sfr unsigned long   volatile PORTESET         absolute 0xBF886428;
sfr unsigned long   volatile PORTEINV         absolute 0xBF88642C;
sfr atomic unsigned long   volatile LATE             absolute 0xBF886430;
    const register unsigned short int LATE0 = 0;
    sbit  LATE0_bit at LATE.B0;
    const register unsigned short int LATE1 = 1;
    sbit  LATE1_bit at LATE.B1;
    const register unsigned short int LATE2 = 2;
    sbit  LATE2_bit at LATE.B2;
    const register unsigned short int LATE3 = 3;
    sbit  LATE3_bit at LATE.B3;
    const register unsigned short int LATE4 = 4;
    sbit  LATE4_bit at LATE.B4;
    const register unsigned short int LATE5 = 5;
    sbit  LATE5_bit at LATE.B5;
    const register unsigned short int LATE6 = 6;
    sbit  LATE6_bit at LATE.B6;
    const register unsigned short int LATE7 = 7;
    sbit  LATE7_bit at LATE.B7;
sfr unsigned long   volatile LATECLR          absolute 0xBF886434;
sfr unsigned long   volatile LATESET          absolute 0xBF886438;
sfr unsigned long   volatile LATEINV          absolute 0xBF88643C;
sfr atomic unsigned long   volatile ODCE             absolute 0xBF886440;
    const register unsigned short int ODCE0 = 0;
    sbit  ODCE0_bit at ODCE.B0;
    const register unsigned short int ODCE1 = 1;
    sbit  ODCE1_bit at ODCE.B1;
    const register unsigned short int ODCE2 = 2;
    sbit  ODCE2_bit at ODCE.B2;
    const register unsigned short int ODCE3 = 3;
    sbit  ODCE3_bit at ODCE.B3;
    const register unsigned short int ODCE4 = 4;
    sbit  ODCE4_bit at ODCE.B4;
    const register unsigned short int ODCE5 = 5;
    sbit  ODCE5_bit at ODCE.B5;
    const register unsigned short int ODCE6 = 6;
    sbit  ODCE6_bit at ODCE.B6;
    const register unsigned short int ODCE7 = 7;
    sbit  ODCE7_bit at ODCE.B7;
sfr unsigned long   volatile ODCECLR          absolute 0xBF886444;
sfr unsigned long   volatile ODCESET          absolute 0xBF886448;
sfr unsigned long   volatile ODCEINV          absolute 0xBF88644C;
sfr atomic unsigned long   volatile CNPUE            absolute 0xBF886450;
    const register unsigned short int CNPUE0 = 0;
    sbit  CNPUE0_bit at CNPUE.B0;
    const register unsigned short int CNPUE1 = 1;
    sbit  CNPUE1_bit at CNPUE.B1;
    const register unsigned short int CNPUE2 = 2;
    sbit  CNPUE2_bit at CNPUE.B2;
    const register unsigned short int CNPUE3 = 3;
    sbit  CNPUE3_bit at CNPUE.B3;
    const register unsigned short int CNPUE4 = 4;
    sbit  CNPUE4_bit at CNPUE.B4;
    const register unsigned short int CNPUE5 = 5;
    sbit  CNPUE5_bit at CNPUE.B5;
    const register unsigned short int CNPUE6 = 6;
    sbit  CNPUE6_bit at CNPUE.B6;
    const register unsigned short int CNPUE7 = 7;
    sbit  CNPUE7_bit at CNPUE.B7;
sfr unsigned long   volatile CNPUECLR         absolute 0xBF886454;
sfr unsigned long   volatile CNPUESET         absolute 0xBF886458;
sfr unsigned long   volatile CNPUEINV         absolute 0xBF88645C;
sfr atomic unsigned long   volatile CNPDE            absolute 0xBF886460;
    const register unsigned short int CNPDE0 = 0;
    sbit  CNPDE0_bit at CNPDE.B0;
    const register unsigned short int CNPDE1 = 1;
    sbit  CNPDE1_bit at CNPDE.B1;
    const register unsigned short int CNPDE2 = 2;
    sbit  CNPDE2_bit at CNPDE.B2;
    const register unsigned short int CNPDE3 = 3;
    sbit  CNPDE3_bit at CNPDE.B3;
    const register unsigned short int CNPDE4 = 4;
    sbit  CNPDE4_bit at CNPDE.B4;
    const register unsigned short int CNPDE5 = 5;
    sbit  CNPDE5_bit at CNPDE.B5;
    const register unsigned short int CNPDE6 = 6;
    sbit  CNPDE6_bit at CNPDE.B6;
    const register unsigned short int CNPDE7 = 7;
    sbit  CNPDE7_bit at CNPDE.B7;
sfr unsigned long   volatile CNPDECLR         absolute 0xBF886464;
sfr unsigned long   volatile CNPDESET         absolute 0xBF886468;
sfr unsigned long   volatile CNPDEINV         absolute 0xBF88646C;
sfr atomic unsigned long   volatile CNCONE           absolute 0xBF886470;
    sbit  SIDL_CNCONE_bit at CNCONE.B13;
    sbit  ON_CNCONE_bit at CNCONE.B15;
sfr unsigned long   volatile CNCONECLR        absolute 0xBF886474;
sfr unsigned long   volatile CNCONESET        absolute 0xBF886478;
sfr unsigned long   volatile CNCONEINV        absolute 0xBF88647C;
sfr atomic unsigned long   volatile CNENE            absolute 0xBF886480;
    const register unsigned short int CNIEE0 = 0;
    sbit  CNIEE0_bit at CNENE.B0;
    const register unsigned short int CNIEE1 = 1;
    sbit  CNIEE1_bit at CNENE.B1;
    const register unsigned short int CNIEE2 = 2;
    sbit  CNIEE2_bit at CNENE.B2;
    const register unsigned short int CNIEE3 = 3;
    sbit  CNIEE3_bit at CNENE.B3;
    const register unsigned short int CNIEE4 = 4;
    sbit  CNIEE4_bit at CNENE.B4;
    const register unsigned short int CNIEE5 = 5;
    sbit  CNIEE5_bit at CNENE.B5;
    const register unsigned short int CNIEE6 = 6;
    sbit  CNIEE6_bit at CNENE.B6;
    const register unsigned short int CNIEE7 = 7;
    sbit  CNIEE7_bit at CNENE.B7;
sfr unsigned long   volatile CNENECLR         absolute 0xBF886484;
sfr unsigned long   volatile CNENESET         absolute 0xBF886488;
sfr unsigned long   volatile CNENEINV         absolute 0xBF88648C;
sfr atomic unsigned long   volatile CNSTATE          absolute 0xBF886490;
    const register unsigned short int CNSTATE0 = 0;
    sbit  CNSTATE0_bit at CNSTATE.B0;
    const register unsigned short int CNSTATE1 = 1;
    sbit  CNSTATE1_bit at CNSTATE.B1;
    const register unsigned short int CNSTATE2 = 2;
    sbit  CNSTATE2_bit at CNSTATE.B2;
    const register unsigned short int CNSTATE3 = 3;
    sbit  CNSTATE3_bit at CNSTATE.B3;
    const register unsigned short int CNSTATE4 = 4;
    sbit  CNSTATE4_bit at CNSTATE.B4;
    const register unsigned short int CNSTATE5 = 5;
    sbit  CNSTATE5_bit at CNSTATE.B5;
    const register unsigned short int CNSTATE6 = 6;
    sbit  CNSTATE6_bit at CNSTATE.B6;
    const register unsigned short int CNSTATE7 = 7;
    sbit  CNSTATE7_bit at CNSTATE.B7;
sfr unsigned long   volatile CNSTATECLR       absolute 0xBF886494;
sfr unsigned long   volatile CNSTATESET       absolute 0xBF886498;
sfr unsigned long   volatile CNSTATEINV       absolute 0xBF88649C;
sfr atomic unsigned long   volatile ANSELF           absolute 0xBF886500;
sfr unsigned long   volatile ANSELFCLR        absolute 0xBF886504;
sfr unsigned long   volatile ANSELFSET        absolute 0xBF886508;
sfr unsigned long   volatile ANSELFINV        absolute 0xBF88650C;
sfr atomic unsigned long   volatile TRISF            absolute 0xBF886510;
    const register unsigned short int TRISF0 = 0;
    sbit  TRISF0_bit at TRISF.B0;
    const register unsigned short int TRISF1 = 1;
    sbit  TRISF1_bit at TRISF.B1;
    const register unsigned short int TRISF2 = 2;
    sbit  TRISF2_bit at TRISF.B2;
    const register unsigned short int TRISF3 = 3;
    sbit  TRISF3_bit at TRISF.B3;
    const register unsigned short int TRISF4 = 4;
    sbit  TRISF4_bit at TRISF.B4;
    const register unsigned short int TRISF5 = 5;
    sbit  TRISF5_bit at TRISF.B5;
    const register unsigned short int TRISF6 = 6;
    sbit  TRISF6_bit at TRISF.B6;
sfr unsigned long   volatile TRISFCLR         absolute 0xBF886514;
sfr unsigned long   volatile TRISFSET         absolute 0xBF886518;
sfr unsigned long   volatile TRISFINV         absolute 0xBF88651C;
sfr atomic unsigned long   volatile PORTF            absolute 0xBF886520;
    const register unsigned short int RF0 = 0;
    sbit  RF0_bit at PORTF.B0;
    const register unsigned short int RF1 = 1;
    sbit  RF1_bit at PORTF.B1;
    const register unsigned short int RF2 = 2;
    sbit  RF2_bit at PORTF.B2;
    const register unsigned short int RF3 = 3;
    sbit  RF3_bit at PORTF.B3;
    const register unsigned short int RF4 = 4;
    sbit  RF4_bit at PORTF.B4;
    const register unsigned short int RF5 = 5;
    sbit  RF5_bit at PORTF.B5;
    const register unsigned short int RF6 = 6;
    sbit  RF6_bit at PORTF.B6;
sfr unsigned long   volatile PORTFCLR         absolute 0xBF886524;
sfr unsigned long   volatile PORTFSET         absolute 0xBF886528;
sfr unsigned long   volatile PORTFINV         absolute 0xBF88652C;
sfr atomic unsigned long   volatile LATF             absolute 0xBF886530;
    const register unsigned short int LATF0 = 0;
    sbit  LATF0_bit at LATF.B0;
    const register unsigned short int LATF1 = 1;
    sbit  LATF1_bit at LATF.B1;
    const register unsigned short int LATF2 = 2;
    sbit  LATF2_bit at LATF.B2;
    const register unsigned short int LATF3 = 3;
    sbit  LATF3_bit at LATF.B3;
    const register unsigned short int LATF4 = 4;
    sbit  LATF4_bit at LATF.B4;
    const register unsigned short int LATF5 = 5;
    sbit  LATF5_bit at LATF.B5;
    const register unsigned short int LATF6 = 6;
    sbit  LATF6_bit at LATF.B6;
sfr unsigned long   volatile LATFCLR          absolute 0xBF886534;
sfr unsigned long   volatile LATFSET          absolute 0xBF886538;
sfr unsigned long   volatile LATFINV          absolute 0xBF88653C;
sfr atomic unsigned long   volatile ODCF             absolute 0xBF886540;
    const register unsigned short int ODCF0 = 0;
    sbit  ODCF0_bit at ODCF.B0;
    const register unsigned short int ODCF1 = 1;
    sbit  ODCF1_bit at ODCF.B1;
    const register unsigned short int ODCF2 = 2;
    sbit  ODCF2_bit at ODCF.B2;
    const register unsigned short int ODCF3 = 3;
    sbit  ODCF3_bit at ODCF.B3;
    const register unsigned short int ODCF4 = 4;
    sbit  ODCF4_bit at ODCF.B4;
    const register unsigned short int ODCF5 = 5;
    sbit  ODCF5_bit at ODCF.B5;
    const register unsigned short int ODCF6 = 6;
    sbit  ODCF6_bit at ODCF.B6;
sfr unsigned long   volatile ODCFCLR          absolute 0xBF886544;
sfr unsigned long   volatile ODCFSET          absolute 0xBF886548;
sfr unsigned long   volatile ODCFINV          absolute 0xBF88654C;
sfr atomic unsigned long   volatile CNPUF            absolute 0xBF886550;
    const register unsigned short int CNPUF0 = 0;
    sbit  CNPUF0_bit at CNPUF.B0;
    const register unsigned short int CNPUF1 = 1;
    sbit  CNPUF1_bit at CNPUF.B1;
    const register unsigned short int CNPUF2 = 2;
    sbit  CNPUF2_bit at CNPUF.B2;
    const register unsigned short int CNPUF3 = 3;
    sbit  CNPUF3_bit at CNPUF.B3;
    const register unsigned short int CNPUF4 = 4;
    sbit  CNPUF4_bit at CNPUF.B4;
    const register unsigned short int CNPUF5 = 5;
    sbit  CNPUF5_bit at CNPUF.B5;
    const register unsigned short int CNPUF6 = 6;
    sbit  CNPUF6_bit at CNPUF.B6;
sfr unsigned long   volatile CNPUFCLR         absolute 0xBF886554;
sfr unsigned long   volatile CNPUFSET         absolute 0xBF886558;
sfr unsigned long   volatile CNPUFINV         absolute 0xBF88655C;
sfr atomic unsigned long   volatile CNPDF            absolute 0xBF886560;
    const register unsigned short int CNPDF0 = 0;
    sbit  CNPDF0_bit at CNPDF.B0;
    const register unsigned short int CNPDF1 = 1;
    sbit  CNPDF1_bit at CNPDF.B1;
    const register unsigned short int CNPDF2 = 2;
    sbit  CNPDF2_bit at CNPDF.B2;
    const register unsigned short int CNPDF3 = 3;
    sbit  CNPDF3_bit at CNPDF.B3;
    const register unsigned short int CNPDF4 = 4;
    sbit  CNPDF4_bit at CNPDF.B4;
    const register unsigned short int CNPDF5 = 5;
    sbit  CNPDF5_bit at CNPDF.B5;
    const register unsigned short int CNPDF6 = 6;
    sbit  CNPDF6_bit at CNPDF.B6;
sfr unsigned long   volatile CNPDFCLR         absolute 0xBF886564;
sfr unsigned long   volatile CNPDFSET         absolute 0xBF886568;
sfr unsigned long   volatile CNPDFINV         absolute 0xBF88656C;
sfr atomic unsigned long   volatile CNCONF           absolute 0xBF886570;
    sbit  SIDL_CNCONF_bit at CNCONF.B13;
    sbit  ON_CNCONF_bit at CNCONF.B15;
sfr unsigned long   volatile CNCONFCLR        absolute 0xBF886574;
sfr unsigned long   volatile CNCONFSET        absolute 0xBF886578;
sfr unsigned long   volatile CNCONFINV        absolute 0xBF88657C;
sfr atomic unsigned long   volatile CNENF            absolute 0xBF886580;
    const register unsigned short int CNIEF0 = 0;
    sbit  CNIEF0_bit at CNENF.B0;
    const register unsigned short int CNIEF1 = 1;
    sbit  CNIEF1_bit at CNENF.B1;
    const register unsigned short int CNIEF2 = 2;
    sbit  CNIEF2_bit at CNENF.B2;
    const register unsigned short int CNIEF3 = 3;
    sbit  CNIEF3_bit at CNENF.B3;
    const register unsigned short int CNIEF4 = 4;
    sbit  CNIEF4_bit at CNENF.B4;
    const register unsigned short int CNIEF5 = 5;
    sbit  CNIEF5_bit at CNENF.B5;
    const register unsigned short int CNIEF6 = 6;
    sbit  CNIEF6_bit at CNENF.B6;
sfr unsigned long   volatile CNENFCLR         absolute 0xBF886584;
sfr unsigned long   volatile CNENFSET         absolute 0xBF886588;
sfr unsigned long   volatile CNENFINV         absolute 0xBF88658C;
sfr atomic unsigned long   volatile CNSTATF          absolute 0xBF886590;
    const register unsigned short int CNSTATF0 = 0;
    sbit  CNSTATF0_bit at CNSTATF.B0;
    const register unsigned short int CNSTATF1 = 1;
    sbit  CNSTATF1_bit at CNSTATF.B1;
    const register unsigned short int CNSTATF2 = 2;
    sbit  CNSTATF2_bit at CNSTATF.B2;
    const register unsigned short int CNSTATF3 = 3;
    sbit  CNSTATF3_bit at CNSTATF.B3;
    const register unsigned short int CNSTATF4 = 4;
    sbit  CNSTATF4_bit at CNSTATF.B4;
    const register unsigned short int CNSTATF5 = 5;
    sbit  CNSTATF5_bit at CNSTATF.B5;
    const register unsigned short int CNSTATF6 = 6;
    sbit  CNSTATF6_bit at CNSTATF.B6;
sfr unsigned long   volatile CNSTATFCLR       absolute 0xBF886594;
sfr unsigned long   volatile CNSTATFSET       absolute 0xBF886598;
sfr unsigned long   volatile CNSTATFINV       absolute 0xBF88659C;
sfr atomic unsigned long   volatile ANSELG           absolute 0xBF886600;
    const register unsigned short int ANSG6 = 6;
    sbit  ANSG6_bit at ANSELG.B6;
    const register unsigned short int ANSG7 = 7;
    sbit  ANSG7_bit at ANSELG.B7;
    const register unsigned short int ANSG8 = 8;
    sbit  ANSG8_bit at ANSELG.B8;
    const register unsigned short int ANSG9 = 9;
    sbit  ANSG9_bit at ANSELG.B9;
sfr unsigned long   volatile ANSELGCLR        absolute 0xBF886604;
sfr unsigned long   volatile ANSELGSET        absolute 0xBF886608;
sfr unsigned long   volatile ANSELGINV        absolute 0xBF88660C;
sfr atomic unsigned long   volatile TRISG            absolute 0xBF886610;
    const register unsigned short int TRISG2 = 2;
    sbit  TRISG2_bit at TRISG.B2;
    const register unsigned short int TRISG3 = 3;
    sbit  TRISG3_bit at TRISG.B3;
    const register unsigned short int TRISG6 = 6;
    sbit  TRISG6_bit at TRISG.B6;
    const register unsigned short int TRISG7 = 7;
    sbit  TRISG7_bit at TRISG.B7;
    const register unsigned short int TRISG8 = 8;
    sbit  TRISG8_bit at TRISG.B8;
    const register unsigned short int TRISG9 = 9;
    sbit  TRISG9_bit at TRISG.B9;
sfr unsigned long   volatile TRISGCLR         absolute 0xBF886614;
sfr unsigned long   volatile TRISGSET         absolute 0xBF886618;
sfr unsigned long   volatile TRISGINV         absolute 0xBF88661C;
sfr atomic unsigned long   volatile PORTG            absolute 0xBF886620;
    const register unsigned short int RG2 = 2;
    sbit  RG2_bit at PORTG.B2;
    const register unsigned short int RG3 = 3;
    sbit  RG3_bit at PORTG.B3;
    const register unsigned short int RG6 = 6;
    sbit  RG6_bit at PORTG.B6;
    const register unsigned short int RG7 = 7;
    sbit  RG7_bit at PORTG.B7;
    const register unsigned short int RG8 = 8;
    sbit  RG8_bit at PORTG.B8;
    const register unsigned short int RG9 = 9;
    sbit  RG9_bit at PORTG.B9;
sfr unsigned long   volatile PORTGCLR         absolute 0xBF886624;
sfr unsigned long   volatile PORTGSET         absolute 0xBF886628;
sfr unsigned long   volatile PORTGINV         absolute 0xBF88662C;
sfr atomic unsigned long   volatile LATG             absolute 0xBF886630;
    const register unsigned short int LATG2 = 2;
    sbit  LATG2_bit at LATG.B2;
    const register unsigned short int LATG3 = 3;
    sbit  LATG3_bit at LATG.B3;
    const register unsigned short int LATG6 = 6;
    sbit  LATG6_bit at LATG.B6;
    const register unsigned short int LATG7 = 7;
    sbit  LATG7_bit at LATG.B7;
    const register unsigned short int LATG8 = 8;
    sbit  LATG8_bit at LATG.B8;
    const register unsigned short int LATG9 = 9;
    sbit  LATG9_bit at LATG.B9;
sfr unsigned long   volatile LATGCLR          absolute 0xBF886634;
sfr unsigned long   volatile LATGSET          absolute 0xBF886638;
sfr unsigned long   volatile LATGINV          absolute 0xBF88663C;
sfr atomic unsigned long   volatile ODCG             absolute 0xBF886640;
    const register unsigned short int ODCG2 = 2;
    sbit  ODCG2_bit at ODCG.B2;
    const register unsigned short int ODCG3 = 3;
    sbit  ODCG3_bit at ODCG.B3;
    const register unsigned short int ODCG6 = 6;
    sbit  ODCG6_bit at ODCG.B6;
    const register unsigned short int ODCG7 = 7;
    sbit  ODCG7_bit at ODCG.B7;
    const register unsigned short int ODCG8 = 8;
    sbit  ODCG8_bit at ODCG.B8;
    const register unsigned short int ODCG9 = 9;
    sbit  ODCG9_bit at ODCG.B9;
sfr unsigned long   volatile ODCGCLR          absolute 0xBF886644;
sfr unsigned long   volatile ODCGSET          absolute 0xBF886648;
sfr unsigned long   volatile ODCGINV          absolute 0xBF88664C;
sfr atomic unsigned long   volatile CNPUG            absolute 0xBF886650;
    const register unsigned short int CNPUG2 = 2;
    sbit  CNPUG2_bit at CNPUG.B2;
    const register unsigned short int CNPUG3 = 3;
    sbit  CNPUG3_bit at CNPUG.B3;
    const register unsigned short int CNPUG6 = 6;
    sbit  CNPUG6_bit at CNPUG.B6;
    const register unsigned short int CNPUG7 = 7;
    sbit  CNPUG7_bit at CNPUG.B7;
    const register unsigned short int CNPUG8 = 8;
    sbit  CNPUG8_bit at CNPUG.B8;
    const register unsigned short int CNPUG9 = 9;
    sbit  CNPUG9_bit at CNPUG.B9;
sfr unsigned long   volatile CNPUGCLR         absolute 0xBF886654;
sfr unsigned long   volatile CNPUGSET         absolute 0xBF886658;
sfr unsigned long   volatile CNPUGINV         absolute 0xBF88665C;
sfr atomic unsigned long   volatile CNPDG            absolute 0xBF886660;
    const register unsigned short int CNPDG2 = 2;
    sbit  CNPDG2_bit at CNPDG.B2;
    const register unsigned short int CNPDG3 = 3;
    sbit  CNPDG3_bit at CNPDG.B3;
    const register unsigned short int CNPDG6 = 6;
    sbit  CNPDG6_bit at CNPDG.B6;
    const register unsigned short int CNPDG7 = 7;
    sbit  CNPDG7_bit at CNPDG.B7;
    const register unsigned short int CNPDG8 = 8;
    sbit  CNPDG8_bit at CNPDG.B8;
    const register unsigned short int CNPDG9 = 9;
    sbit  CNPDG9_bit at CNPDG.B9;
sfr unsigned long   volatile CNPDGCLR         absolute 0xBF886664;
sfr unsigned long   volatile CNPDGSET         absolute 0xBF886668;
sfr unsigned long   volatile CNPDGINV         absolute 0xBF88666C;
sfr atomic unsigned long   volatile CNCONG           absolute 0xBF886670;
    sbit  SIDL_CNCONG_bit at CNCONG.B13;
    sbit  ON_CNCONG_bit at CNCONG.B15;
sfr unsigned long   volatile CNCONGCLR        absolute 0xBF886674;
sfr unsigned long   volatile CNCONGSET        absolute 0xBF886678;
sfr unsigned long   volatile CNCONGINV        absolute 0xBF88667C;
sfr atomic unsigned long   volatile CNENG            absolute 0xBF886680;
    const register unsigned short int CNIEG2 = 2;
    sbit  CNIEG2_bit at CNENG.B2;
    const register unsigned short int CNIEG3 = 3;
    sbit  CNIEG3_bit at CNENG.B3;
    const register unsigned short int CNIEG6 = 6;
    sbit  CNIEG6_bit at CNENG.B6;
    const register unsigned short int CNIEG7 = 7;
    sbit  CNIEG7_bit at CNENG.B7;
    const register unsigned short int CNIEG8 = 8;
    sbit  CNIEG8_bit at CNENG.B8;
    const register unsigned short int CNIEG9 = 9;
    sbit  CNIEG9_bit at CNENG.B9;
sfr unsigned long   volatile CNENGCLR         absolute 0xBF886684;
sfr unsigned long   volatile CNENGSET         absolute 0xBF886688;
sfr unsigned long   volatile CNENGINV         absolute 0xBF88668C;
sfr atomic unsigned long   volatile CNSTATG          absolute 0xBF886690;
    const register unsigned short int CNSTATG2 = 2;
    sbit  CNSTATG2_bit at CNSTATG.B2;
    const register unsigned short int CNSTATG3 = 3;
    sbit  CNSTATG3_bit at CNSTATG.B3;
    const register unsigned short int CNSTATG6 = 6;
    sbit  CNSTATG6_bit at CNSTATG.B6;
    const register unsigned short int CNSTATG7 = 7;
    sbit  CNSTATG7_bit at CNSTATG.B7;
    const register unsigned short int CNSTATG8 = 8;
    sbit  CNSTATG8_bit at CNSTATG.B8;
    const register unsigned short int CNSTATG9 = 9;
    sbit  CNSTATG9_bit at CNSTATG.B9;
sfr unsigned long   volatile CNSTATGCLR       absolute 0xBF886694;
sfr unsigned long   volatile CNSTATGSET       absolute 0xBF886698;
sfr unsigned long   volatile CNSTATGINV       absolute 0xBF88669C;
sfr unsigned long   volatile DEVCFG3          absolute 0xBFC02FF0;
    const register unsigned short int USERID0 = 0;
    sbit  USERID0_bit at DEVCFG3.B0;
    const register unsigned short int USERID1 = 1;
    sbit  USERID1_bit at DEVCFG3.B1;
    const register unsigned short int USERID2 = 2;
    sbit  USERID2_bit at DEVCFG3.B2;
    const register unsigned short int USERID3 = 3;
    sbit  USERID3_bit at DEVCFG3.B3;
    const register unsigned short int USERID4 = 4;
    sbit  USERID4_bit at DEVCFG3.B4;
    const register unsigned short int USERID5 = 5;
    sbit  USERID5_bit at DEVCFG3.B5;
    const register unsigned short int USERID6 = 6;
    sbit  USERID6_bit at DEVCFG3.B6;
    const register unsigned short int USERID7 = 7;
    sbit  USERID7_bit at DEVCFG3.B7;
    const register unsigned short int USERID8 = 8;
    sbit  USERID8_bit at DEVCFG3.B8;
    const register unsigned short int USERID9 = 9;
    sbit  USERID9_bit at DEVCFG3.B9;
    const register unsigned short int USERID10 = 10;
    sbit  USERID10_bit at DEVCFG3.B10;
    const register unsigned short int USERID11 = 11;
    sbit  USERID11_bit at DEVCFG3.B11;
    const register unsigned short int USERID12 = 12;
    sbit  USERID12_bit at DEVCFG3.B12;
    const register unsigned short int USERID13 = 13;
    sbit  USERID13_bit at DEVCFG3.B13;
    const register unsigned short int USERID14 = 14;
    sbit  USERID14_bit at DEVCFG3.B14;
    const register unsigned short int USERID15 = 15;
    sbit  USERID15_bit at DEVCFG3.B15;
    const register unsigned short int FSRSSEL0 = 16;
    sbit  FSRSSEL0_bit at DEVCFG3.B16;
    const register unsigned short int FSRSSEL1 = 17;
    sbit  FSRSSEL1_bit at DEVCFG3.B17;
    const register unsigned short int FSRSSEL2 = 18;
    sbit  FSRSSEL2_bit at DEVCFG3.B18;
    const register unsigned short int PMDL1WAY = 28;
    sbit  PMDL1WAY_bit at DEVCFG3.B28;
    const register unsigned short int IOL1WAY = 29;
    sbit  IOL1WAY_bit at DEVCFG3.B29;
sfr unsigned long   volatile DEVCFG2          absolute 0xBFC02FF4;
    const register unsigned short int FPLLIDIV0 = 0;
    sbit  FPLLIDIV0_bit at DEVCFG2.B0;
    const register unsigned short int FPLLIDIV1 = 1;
    sbit  FPLLIDIV1_bit at DEVCFG2.B1;
    const register unsigned short int FPLLIDIV2 = 2;
    sbit  FPLLIDIV2_bit at DEVCFG2.B2;
    const register unsigned short int FPLLMUL0 = 4;
    sbit  FPLLMUL0_bit at DEVCFG2.B4;
    const register unsigned short int FPLLMUL1 = 5;
    sbit  FPLLMUL1_bit at DEVCFG2.B5;
    const register unsigned short int FPLLMUL2 = 6;
    sbit  FPLLMUL2_bit at DEVCFG2.B6;
    const register unsigned short int FPLLODIV0 = 16;
    sbit  FPLLODIV0_bit at DEVCFG2.B16;
    const register unsigned short int FPLLODIV1 = 17;
    sbit  FPLLODIV1_bit at DEVCFG2.B17;
    const register unsigned short int FPLLODIV2 = 18;
    sbit  FPLLODIV2_bit at DEVCFG2.B18;
sfr unsigned long   volatile DEVCFG1          absolute 0xBFC02FF8;
    const register unsigned short int FNOSC0 = 0;
    sbit  FNOSC0_bit at DEVCFG1.B0;
    const register unsigned short int FNOSC1 = 1;
    sbit  FNOSC1_bit at DEVCFG1.B1;
    const register unsigned short int FNOSC2 = 2;
    sbit  FNOSC2_bit at DEVCFG1.B2;
    const register unsigned short int FSOSCEN = 5;
    sbit  FSOSCEN_bit at DEVCFG1.B5;
    const register unsigned short int IESO = 7;
    sbit  IESO_bit at DEVCFG1.B7;
    const register unsigned short int POSCMOD0 = 8;
    sbit  POSCMOD0_bit at DEVCFG1.B8;
    const register unsigned short int POSCMOD1 = 9;
    sbit  POSCMOD1_bit at DEVCFG1.B9;
    const register unsigned short int OSCIOFNC = 10;
    sbit  OSCIOFNC_bit at DEVCFG1.B10;
    const register unsigned short int FPBDIV0 = 12;
    sbit  FPBDIV0_bit at DEVCFG1.B12;
    const register unsigned short int FPBDIV1 = 13;
    sbit  FPBDIV1_bit at DEVCFG1.B13;
    const register unsigned short int FCKSM0 = 14;
    sbit  FCKSM0_bit at DEVCFG1.B14;
    const register unsigned short int FCKSM1 = 15;
    sbit  FCKSM1_bit at DEVCFG1.B15;
    sbit  WDTPS0_DEVCFG1_bit at DEVCFG1.B16;
    sbit  WDTPS1_DEVCFG1_bit at DEVCFG1.B17;
    sbit  WDTPS2_DEVCFG1_bit at DEVCFG1.B18;
    sbit  WDTPS3_DEVCFG1_bit at DEVCFG1.B19;
    sbit  WDTPS4_DEVCFG1_bit at DEVCFG1.B20;
    const register unsigned short int WINDIS = 22;
    sbit  WINDIS_bit at DEVCFG1.B22;
    const register unsigned short int FWDTEN = 23;
    sbit  FWDTEN_bit at DEVCFG1.B23;
    const register unsigned short int FWDTWINSZ0 = 24;
    sbit  FWDTWINSZ0_bit at DEVCFG1.B24;
    const register unsigned short int FWDTWINSZ1 = 25;
    sbit  FWDTWINSZ1_bit at DEVCFG1.B25;

    // Start of structures implementation


typedef struct tagWDTCONBITS {
union {
  struct {
    unsigned WDTCLR:1;
    unsigned WDTWINEN:1;
    unsigned SWDTPS:5;
    unsigned :8;
    unsigned ON:1;
  };
  struct {
    unsigned :2;
    unsigned SWDTPS0:1;
    unsigned SWDTPS1:1;
    unsigned SWDTPS2:1;
    unsigned SWDTPS3:1;
    unsigned SWDTPS4:1;
  };
  struct {
    unsigned :2;
    unsigned WDTPSTA:5;
  };
  struct {
    unsigned :2;
    unsigned WDTPS:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeWDTCONBITS;
sfr atomic volatile typeWDTCONBITS WDTCONbits absolute 0xBF800000;
sfr volatile typeWDTCONBITS WDTCONCLRbits absolute 0xBF800004;
sfr volatile typeWDTCONBITS WDTCONSETbits absolute 0xBF800008;
sfr volatile typeWDTCONBITS WDTCONINVbits absolute 0xBF80000C;

typedef struct tagRTCCONBITS {
union {
  struct {
    unsigned RTCOE:1;
    unsigned HALFSEC:1;
    unsigned RTCSYNC:1;
    unsigned RTCWREN:1;
    unsigned :2;
    unsigned RTCCLKON:1;
    unsigned RTSECSEL:1;
    unsigned :5;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
    unsigned CAL:10;
  };
  struct {
    unsigned w:32;
  };
};
} typeRTCCONBITS;
sfr atomic volatile typeRTCCONBITS RTCCONbits absolute 0xBF800200;
sfr volatile typeRTCCONBITS RTCCONCLRbits absolute 0xBF800204;
sfr volatile typeRTCCONBITS RTCCONSETbits absolute 0xBF800208;
sfr volatile typeRTCCONBITS RTCCONINVbits absolute 0xBF80020C;

typedef struct tagRTCALRMBITS {
union {
  struct {
    unsigned ARPT:8;
    unsigned AMASK:4;
    unsigned ALRMSYNC:1;
    unsigned PIV:1;
    unsigned CHIME:1;
    unsigned ALRMEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeRTCALRMBITS;
sfr atomic volatile typeRTCALRMBITS RTCALRMbits absolute 0xBF800210;
sfr volatile typeRTCALRMBITS RTCALRMCLRbits absolute 0xBF800214;
sfr volatile typeRTCALRMBITS RTCALRMSETbits absolute 0xBF800218;
sfr volatile typeRTCALRMBITS RTCALRMINVbits absolute 0xBF80021C;

typedef struct tagRTCTIMEBITS {
union {
  struct {
    unsigned :8;
    unsigned SEC01:4;
    unsigned SEC10:4;
    unsigned MIN01:4;
    unsigned MIN10:4;
    unsigned HR01:4;
    unsigned HR10:4;
  };
  struct {
    unsigned w:32;
  };
};
} typeRTCTIMEBITS;
sfr atomic volatile typeRTCTIMEBITS RTCTIMEbits absolute 0xBF800220;
sfr volatile typeRTCTIMEBITS RTCTIMECLRbits absolute 0xBF800224;
sfr volatile typeRTCTIMEBITS RTCTIMESETbits absolute 0xBF800228;
sfr volatile typeRTCTIMEBITS RTCTIMEINVbits absolute 0xBF80022C;

typedef struct tagRTCDATEBITS {
union {
  struct {
    unsigned WDAY01:4;
    unsigned :4;
    unsigned DAY01:4;
    unsigned DAY10:4;
    unsigned MONTH01:4;
    unsigned MONTH10:4;
    unsigned YEAR01:4;
    unsigned YEAR10:4;
  };
  struct {
    unsigned w:32;
  };
};
} typeRTCDATEBITS;
sfr atomic volatile typeRTCDATEBITS RTCDATEbits absolute 0xBF800230;
sfr volatile typeRTCDATEBITS RTCDATECLRbits absolute 0xBF800234;
sfr volatile typeRTCDATEBITS RTCDATESETbits absolute 0xBF800238;
sfr volatile typeRTCDATEBITS RTCDATEINVbits absolute 0xBF80023C;

typedef struct tagALRMTIMEBITS {
union {
  struct {
    unsigned :8;
    unsigned SEC01:4;
    unsigned SEC10:4;
    unsigned MIN01:4;
    unsigned MIN10:4;
    unsigned HR01:4;
    unsigned HR10:4;
  };
  struct {
    unsigned w:32;
  };
};
} typeALRMTIMEBITS;
sfr atomic volatile typeALRMTIMEBITS ALRMTIMEbits absolute 0xBF800240;
sfr volatile typeALRMTIMEBITS ALRMTIMECLRbits absolute 0xBF800244;
sfr volatile typeALRMTIMEBITS ALRMTIMESETbits absolute 0xBF800248;
sfr volatile typeALRMTIMEBITS ALRMTIMEINVbits absolute 0xBF80024C;

typedef struct tagALRMDATEBITS {
union {
  struct {
    unsigned WDAY01:4;
    unsigned :4;
    unsigned DAY01:4;
    unsigned DAY10:4;
    unsigned MONTH01:4;
    unsigned MONTH10:4;
  };
  struct {
    unsigned w:32;
  };
};
} typeALRMDATEBITS;
sfr atomic volatile typeALRMDATEBITS ALRMDATEbits absolute 0xBF800250;
sfr volatile typeALRMDATEBITS ALRMDATECLRbits absolute 0xBF800254;
sfr volatile typeALRMDATEBITS ALRMDATESETbits absolute 0xBF800258;
sfr volatile typeALRMDATEBITS ALRMDATEINVbits absolute 0xBF80025C;

typedef struct tagT1CONBITS {
union {
  struct {
    unsigned :1;
    unsigned TCS:1;
    unsigned TSYNC:1;
    unsigned :1;
    unsigned TCKPS:2;
    unsigned :1;
    unsigned TGATE:1;
    unsigned :3;
    unsigned TWIP:1;
    unsigned TWDIS:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :4;
    unsigned TCKPS0:1;
    unsigned TCKPS1:1;
  };
  struct {
    unsigned :13;
    unsigned TSIDL:1;
    unsigned :1;
    unsigned TON:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeT1CONBITS;
sfr atomic volatile typeT1CONBITS T1CONbits absolute 0xBF800600;
sfr volatile typeT1CONBITS T1CONCLRbits absolute 0xBF800604;
sfr volatile typeT1CONBITS T1CONSETbits absolute 0xBF800608;
sfr volatile typeT1CONBITS T1CONINVbits absolute 0xBF80060C;
sfr atomic volatile typeT1CONBITS TMR1bits absolute 0xBF800610;
sfr volatile typeT1CONBITS TMR1CLRbits absolute 0xBF800614;
sfr volatile typeT1CONBITS TMR1SETbits absolute 0xBF800618;
sfr volatile typeT1CONBITS TMR1INVbits absolute 0xBF80061C;
sfr atomic volatile typeT1CONBITS PR1bits absolute 0xBF800620;
sfr volatile typeT1CONBITS PR1CLRbits absolute 0xBF800624;
sfr volatile typeT1CONBITS PR1SETbits absolute 0xBF800628;
sfr volatile typeT1CONBITS PR1INVbits absolute 0xBF80062C;

typedef struct tagT2CONBITS {
union {
  struct {
    unsigned :1;
    unsigned TCS:1;
    unsigned :1;
    unsigned T32:1;
    unsigned TCKPS:3;
    unsigned TGATE:1;
    unsigned :5;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :4;
    unsigned TCKPS0:1;
    unsigned TCKPS1:1;
    unsigned TCKPS2:1;
  };
  struct {
    unsigned :13;
    unsigned TSIDL:1;
    unsigned :1;
    unsigned TON:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeT2CONBITS;
sfr atomic volatile typeT2CONBITS T2CONbits absolute 0xBF800800;
sfr volatile typeT2CONBITS T2CONCLRbits absolute 0xBF800804;
sfr volatile typeT2CONBITS T2CONSETbits absolute 0xBF800808;
sfr volatile typeT2CONBITS T2CONINVbits absolute 0xBF80080C;
sfr atomic volatile typeT2CONBITS TMR2bits absolute 0xBF800810;
sfr volatile typeT2CONBITS TMR2CLRbits absolute 0xBF800814;
sfr volatile typeT2CONBITS TMR2SETbits absolute 0xBF800818;
sfr volatile typeT2CONBITS TMR2INVbits absolute 0xBF80081C;
sfr atomic volatile typeT2CONBITS PR2bits absolute 0xBF800820;
sfr volatile typeT2CONBITS PR2CLRbits absolute 0xBF800824;
sfr volatile typeT2CONBITS PR2SETbits absolute 0xBF800828;
sfr volatile typeT2CONBITS PR2INVbits absolute 0xBF80082C;

typedef struct tagT3CONBITS {
union {
  struct {
    unsigned :1;
    unsigned TCS:1;
    unsigned :2;
    unsigned TCKPS:3;
    unsigned TGATE:1;
    unsigned :5;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :4;
    unsigned TCKPS0:1;
    unsigned TCKPS1:1;
    unsigned TCKPS2:1;
  };
  struct {
    unsigned :13;
    unsigned TSIDL:1;
    unsigned :1;
    unsigned TON:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeT3CONBITS;
sfr atomic volatile typeT3CONBITS T3CONbits absolute 0xBF800A00;
sfr volatile typeT3CONBITS T3CONCLRbits absolute 0xBF800A04;
sfr volatile typeT3CONBITS T3CONSETbits absolute 0xBF800A08;
sfr volatile typeT3CONBITS T3CONINVbits absolute 0xBF800A0C;
sfr atomic volatile typeT3CONBITS TMR3bits absolute 0xBF800A10;
sfr volatile typeT3CONBITS TMR3CLRbits absolute 0xBF800A14;
sfr volatile typeT3CONBITS TMR3SETbits absolute 0xBF800A18;
sfr volatile typeT3CONBITS TMR3INVbits absolute 0xBF800A1C;
sfr atomic volatile typeT3CONBITS PR3bits absolute 0xBF800A20;
sfr volatile typeT3CONBITS PR3CLRbits absolute 0xBF800A24;
sfr volatile typeT3CONBITS PR3SETbits absolute 0xBF800A28;
sfr volatile typeT3CONBITS PR3INVbits absolute 0xBF800A2C;

typedef struct tagT4CONBITS {
union {
  struct {
    unsigned :1;
    unsigned TCS:1;
    unsigned :1;
    unsigned T32:1;
    unsigned TCKPS:3;
    unsigned TGATE:1;
    unsigned :5;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :4;
    unsigned TCKPS0:1;
    unsigned TCKPS1:1;
    unsigned TCKPS2:1;
  };
  struct {
    unsigned :13;
    unsigned TSIDL:1;
    unsigned :1;
    unsigned TON:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeT4CONBITS;
sfr atomic volatile typeT4CONBITS T4CONbits absolute 0xBF800C00;
sfr volatile typeT4CONBITS T4CONCLRbits absolute 0xBF800C04;
sfr volatile typeT4CONBITS T4CONSETbits absolute 0xBF800C08;
sfr volatile typeT4CONBITS T4CONINVbits absolute 0xBF800C0C;
sfr atomic volatile typeT4CONBITS TMR4bits absolute 0xBF800C10;
sfr volatile typeT4CONBITS TMR4CLRbits absolute 0xBF800C14;
sfr volatile typeT4CONBITS TMR4SETbits absolute 0xBF800C18;
sfr volatile typeT4CONBITS TMR4INVbits absolute 0xBF800C1C;
sfr atomic volatile typeT4CONBITS PR4bits absolute 0xBF800C20;
sfr volatile typeT4CONBITS PR4CLRbits absolute 0xBF800C24;
sfr volatile typeT4CONBITS PR4SETbits absolute 0xBF800C28;
sfr volatile typeT4CONBITS PR4INVbits absolute 0xBF800C2C;

typedef struct tagT5CONBITS {
union {
  struct {
    unsigned :1;
    unsigned TCS:1;
    unsigned :2;
    unsigned TCKPS:3;
    unsigned TGATE:1;
    unsigned :5;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :4;
    unsigned TCKPS0:1;
    unsigned TCKPS1:1;
    unsigned TCKPS2:1;
  };
  struct {
    unsigned :13;
    unsigned TSIDL:1;
    unsigned :1;
    unsigned TON:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeT5CONBITS;
sfr atomic volatile typeT5CONBITS T5CONbits absolute 0xBF800E00;
sfr volatile typeT5CONBITS T5CONCLRbits absolute 0xBF800E04;
sfr volatile typeT5CONBITS T5CONSETbits absolute 0xBF800E08;
sfr volatile typeT5CONBITS T5CONINVbits absolute 0xBF800E0C;
sfr atomic volatile typeT5CONBITS TMR5bits absolute 0xBF800E10;
sfr volatile typeT5CONBITS TMR5CLRbits absolute 0xBF800E14;
sfr volatile typeT5CONBITS TMR5SETbits absolute 0xBF800E18;
sfr volatile typeT5CONBITS TMR5INVbits absolute 0xBF800E1C;
sfr atomic volatile typeT5CONBITS PR5bits absolute 0xBF800E20;
sfr volatile typeT5CONBITS PR5CLRbits absolute 0xBF800E24;
sfr volatile typeT5CONBITS PR5SETbits absolute 0xBF800E28;
sfr volatile typeT5CONBITS PR5INVbits absolute 0xBF800E2C;

typedef struct tagIC1CONBITS {
union {
  struct {
    unsigned ICM:3;
    unsigned ICBNE:1;
    unsigned ICOV:1;
    unsigned ICI:2;
    unsigned ICTMR:1;
    unsigned C32:1;
    unsigned FEDGE:1;
    unsigned :3;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned ICM0:1;
    unsigned ICM1:1;
    unsigned ICM2:1;
    unsigned :2;
    unsigned ICI0:1;
    unsigned ICI1:1;
  };
  struct {
    unsigned :13;
    unsigned ICSIDL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeIC1CONBITS;
sfr atomic volatile typeIC1CONBITS IC1CONbits absolute 0xBF802000;
sfr volatile typeIC1CONBITS IC1CONCLRbits absolute 0xBF802004;
sfr volatile typeIC1CONBITS IC1CONSETbits absolute 0xBF802008;
sfr volatile typeIC1CONBITS IC1CONINVbits absolute 0xBF80200C;
sfr volatile typeIC1CONBITS IC1BUFbits absolute 0xBF802010;

typedef struct tagIC2CONBITS {
union {
  struct {
    unsigned ICM:3;
    unsigned ICBNE:1;
    unsigned ICOV:1;
    unsigned ICI:2;
    unsigned ICTMR:1;
    unsigned C32:1;
    unsigned FEDGE:1;
    unsigned :3;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned ICM0:1;
    unsigned ICM1:1;
    unsigned ICM2:1;
    unsigned :2;
    unsigned ICI0:1;
    unsigned ICI1:1;
  };
  struct {
    unsigned :13;
    unsigned ICSIDL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeIC2CONBITS;
sfr atomic volatile typeIC2CONBITS IC2CONbits absolute 0xBF802200;
sfr volatile typeIC2CONBITS IC2CONCLRbits absolute 0xBF802204;
sfr volatile typeIC2CONBITS IC2CONSETbits absolute 0xBF802208;
sfr volatile typeIC2CONBITS IC2CONINVbits absolute 0xBF80220C;
sfr volatile typeIC2CONBITS IC2BUFbits absolute 0xBF802210;

typedef struct tagIC3CONBITS {
union {
  struct {
    unsigned ICM:3;
    unsigned ICBNE:1;
    unsigned ICOV:1;
    unsigned ICI:2;
    unsigned ICTMR:1;
    unsigned C32:1;
    unsigned FEDGE:1;
    unsigned :3;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned ICM0:1;
    unsigned ICM1:1;
    unsigned ICM2:1;
    unsigned :2;
    unsigned ICI0:1;
    unsigned ICI1:1;
  };
  struct {
    unsigned :13;
    unsigned ICSIDL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeIC3CONBITS;
sfr atomic volatile typeIC3CONBITS IC3CONbits absolute 0xBF802400;
sfr volatile typeIC3CONBITS IC3CONCLRbits absolute 0xBF802404;
sfr volatile typeIC3CONBITS IC3CONSETbits absolute 0xBF802408;
sfr volatile typeIC3CONBITS IC3CONINVbits absolute 0xBF80240C;
sfr volatile typeIC3CONBITS IC3BUFbits absolute 0xBF802410;

typedef struct tagIC4CONBITS {
union {
  struct {
    unsigned ICM:3;
    unsigned ICBNE:1;
    unsigned ICOV:1;
    unsigned ICI:2;
    unsigned ICTMR:1;
    unsigned C32:1;
    unsigned FEDGE:1;
    unsigned :3;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned ICM0:1;
    unsigned ICM1:1;
    unsigned ICM2:1;
    unsigned :2;
    unsigned ICI0:1;
    unsigned ICI1:1;
  };
  struct {
    unsigned :13;
    unsigned ICSIDL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeIC4CONBITS;
sfr atomic volatile typeIC4CONBITS IC4CONbits absolute 0xBF802600;
sfr volatile typeIC4CONBITS IC4CONCLRbits absolute 0xBF802604;
sfr volatile typeIC4CONBITS IC4CONSETbits absolute 0xBF802608;
sfr volatile typeIC4CONBITS IC4CONINVbits absolute 0xBF80260C;
sfr volatile typeIC4CONBITS IC4BUFbits absolute 0xBF802610;

typedef struct tagIC5CONBITS {
union {
  struct {
    unsigned ICM:3;
    unsigned ICBNE:1;
    unsigned ICOV:1;
    unsigned ICI:2;
    unsigned ICTMR:1;
    unsigned C32:1;
    unsigned FEDGE:1;
    unsigned :3;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned ICM0:1;
    unsigned ICM1:1;
    unsigned ICM2:1;
    unsigned :2;
    unsigned ICI0:1;
    unsigned ICI1:1;
  };
  struct {
    unsigned :13;
    unsigned ICSIDL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeIC5CONBITS;
sfr atomic volatile typeIC5CONBITS IC5CONbits absolute 0xBF802800;
sfr volatile typeIC5CONBITS IC5CONCLRbits absolute 0xBF802804;
sfr volatile typeIC5CONBITS IC5CONSETbits absolute 0xBF802808;
sfr volatile typeIC5CONBITS IC5CONINVbits absolute 0xBF80280C;
sfr volatile typeIC5CONBITS IC5BUFbits absolute 0xBF802810;

typedef struct tagOC1CONBITS {
union {
  struct {
    unsigned OCM:3;
    unsigned OCTSEL:1;
    unsigned OCFLT:1;
    unsigned OC32:1;
    unsigned :7;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned OCM0:1;
    unsigned OCM1:1;
    unsigned OCM2:1;
  };
  struct {
    unsigned :13;
    unsigned OCSIDL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeOC1CONBITS;
sfr atomic volatile typeOC1CONBITS OC1CONbits absolute 0xBF803000;
sfr volatile typeOC1CONBITS OC1CONCLRbits absolute 0xBF803004;
sfr volatile typeOC1CONBITS OC1CONSETbits absolute 0xBF803008;
sfr volatile typeOC1CONBITS OC1CONINVbits absolute 0xBF80300C;
sfr atomic volatile typeOC1CONBITS OC1Rbits absolute 0xBF803010;
sfr volatile typeOC1CONBITS OC1RCLRbits absolute 0xBF803014;
sfr volatile typeOC1CONBITS OC1RSETbits absolute 0xBF803018;
sfr volatile typeOC1CONBITS OC1RINVbits absolute 0xBF80301C;
sfr atomic volatile typeOC1CONBITS OC1RSbits absolute 0xBF803020;
sfr volatile typeOC1CONBITS OC1RSCLRbits absolute 0xBF803024;
sfr volatile typeOC1CONBITS OC1RSSETbits absolute 0xBF803028;
sfr volatile typeOC1CONBITS OC1RSINVbits absolute 0xBF80302C;

typedef struct tagOC2CONBITS {
union {
  struct {
    unsigned OCM:3;
    unsigned OCTSEL:1;
    unsigned OCFLT:1;
    unsigned OC32:1;
    unsigned :7;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned OCM0:1;
    unsigned OCM1:1;
    unsigned OCM2:1;
  };
  struct {
    unsigned :13;
    unsigned OCSIDL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeOC2CONBITS;
sfr atomic volatile typeOC2CONBITS OC2CONbits absolute 0xBF803200;
sfr volatile typeOC2CONBITS OC2CONCLRbits absolute 0xBF803204;
sfr volatile typeOC2CONBITS OC2CONSETbits absolute 0xBF803208;
sfr volatile typeOC2CONBITS OC2CONINVbits absolute 0xBF80320C;
sfr atomic volatile typeOC2CONBITS OC2Rbits absolute 0xBF803210;
sfr volatile typeOC2CONBITS OC2RCLRbits absolute 0xBF803214;
sfr volatile typeOC2CONBITS OC2RSETbits absolute 0xBF803218;
sfr volatile typeOC2CONBITS OC2RINVbits absolute 0xBF80321C;
sfr atomic volatile typeOC2CONBITS OC2RSbits absolute 0xBF803220;
sfr volatile typeOC2CONBITS OC2RSCLRbits absolute 0xBF803224;
sfr volatile typeOC2CONBITS OC2RSSETbits absolute 0xBF803228;
sfr volatile typeOC2CONBITS OC2RSINVbits absolute 0xBF80322C;

typedef struct tagOC3CONBITS {
union {
  struct {
    unsigned OCM:3;
    unsigned OCTSEL:1;
    unsigned OCFLT:1;
    unsigned OC32:1;
    unsigned :7;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned OCM0:1;
    unsigned OCM1:1;
    unsigned OCM2:1;
  };
  struct {
    unsigned :13;
    unsigned OCSIDL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeOC3CONBITS;
sfr atomic volatile typeOC3CONBITS OC3CONbits absolute 0xBF803400;
sfr volatile typeOC3CONBITS OC3CONCLRbits absolute 0xBF803404;
sfr volatile typeOC3CONBITS OC3CONSETbits absolute 0xBF803408;
sfr volatile typeOC3CONBITS OC3CONINVbits absolute 0xBF80340C;
sfr atomic volatile typeOC3CONBITS OC3Rbits absolute 0xBF803410;
sfr volatile typeOC3CONBITS OC3RCLRbits absolute 0xBF803414;
sfr volatile typeOC3CONBITS OC3RSETbits absolute 0xBF803418;
sfr volatile typeOC3CONBITS OC3RINVbits absolute 0xBF80341C;
sfr atomic volatile typeOC3CONBITS OC3RSbits absolute 0xBF803420;
sfr volatile typeOC3CONBITS OC3RSCLRbits absolute 0xBF803424;
sfr volatile typeOC3CONBITS OC3RSSETbits absolute 0xBF803428;
sfr volatile typeOC3CONBITS OC3RSINVbits absolute 0xBF80342C;

typedef struct tagOC4CONBITS {
union {
  struct {
    unsigned OCM:3;
    unsigned OCTSEL:1;
    unsigned OCFLT:1;
    unsigned OC32:1;
    unsigned :7;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned OCM0:1;
    unsigned OCM1:1;
    unsigned OCM2:1;
  };
  struct {
    unsigned :13;
    unsigned OCSIDL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeOC4CONBITS;
sfr atomic volatile typeOC4CONBITS OC4CONbits absolute 0xBF803600;
sfr volatile typeOC4CONBITS OC4CONCLRbits absolute 0xBF803604;
sfr volatile typeOC4CONBITS OC4CONSETbits absolute 0xBF803608;
sfr volatile typeOC4CONBITS OC4CONINVbits absolute 0xBF80360C;
sfr atomic volatile typeOC4CONBITS OC4Rbits absolute 0xBF803610;
sfr volatile typeOC4CONBITS OC4RCLRbits absolute 0xBF803614;
sfr volatile typeOC4CONBITS OC4RSETbits absolute 0xBF803618;
sfr volatile typeOC4CONBITS OC4RINVbits absolute 0xBF80361C;
sfr atomic volatile typeOC4CONBITS OC4RSbits absolute 0xBF803620;
sfr volatile typeOC4CONBITS OC4RSCLRbits absolute 0xBF803624;
sfr volatile typeOC4CONBITS OC4RSSETbits absolute 0xBF803628;
sfr volatile typeOC4CONBITS OC4RSINVbits absolute 0xBF80362C;

typedef struct tagOC5CONBITS {
union {
  struct {
    unsigned OCM:3;
    unsigned OCTSEL:1;
    unsigned OCFLT:1;
    unsigned OC32:1;
    unsigned :7;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned OCM0:1;
    unsigned OCM1:1;
    unsigned OCM2:1;
  };
  struct {
    unsigned :13;
    unsigned OCSIDL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeOC5CONBITS;
sfr atomic volatile typeOC5CONBITS OC5CONbits absolute 0xBF803800;
sfr volatile typeOC5CONBITS OC5CONCLRbits absolute 0xBF803804;
sfr volatile typeOC5CONBITS OC5CONSETbits absolute 0xBF803808;
sfr volatile typeOC5CONBITS OC5CONINVbits absolute 0xBF80380C;
sfr atomic volatile typeOC5CONBITS OC5Rbits absolute 0xBF803810;
sfr volatile typeOC5CONBITS OC5RCLRbits absolute 0xBF803814;
sfr volatile typeOC5CONBITS OC5RSETbits absolute 0xBF803818;
sfr volatile typeOC5CONBITS OC5RINVbits absolute 0xBF80381C;
sfr atomic volatile typeOC5CONBITS OC5RSbits absolute 0xBF803820;
sfr volatile typeOC5CONBITS OC5RSCLRbits absolute 0xBF803824;
sfr volatile typeOC5CONBITS OC5RSSETbits absolute 0xBF803828;
sfr volatile typeOC5CONBITS OC5RSINVbits absolute 0xBF80382C;

typedef struct tagI2C1CONBITS {
union {
  struct {
    unsigned SEN:1;
    unsigned RSEN:1;
    unsigned PEN:1;
    unsigned RCEN:1;
    unsigned ACKEN:1;
    unsigned ACKDT:1;
    unsigned STREN:1;
    unsigned GCEN:1;
    unsigned SMEN:1;
    unsigned DISSLW:1;
    unsigned A10M:1;
    unsigned STRICT:1;
    unsigned SCLREL:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :11;
    unsigned IPMIEN:1;
    unsigned :1;
    unsigned I2CSIDL:1;
    unsigned :1;
    unsigned I2CEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeI2C1CONBITS;
sfr atomic volatile typeI2C1CONBITS I2C1CONbits absolute 0xBF805000;
sfr volatile typeI2C1CONBITS I2C1CONCLRbits absolute 0xBF805004;
sfr volatile typeI2C1CONBITS I2C1CONSETbits absolute 0xBF805008;
sfr volatile typeI2C1CONBITS I2C1CONINVbits absolute 0xBF80500C;

typedef struct tagI2C1STATBITS {
union {
  struct {
    unsigned TBF:1;
    unsigned RBF:1;
    unsigned R_W:1;
    unsigned S:1;
    unsigned P:1;
    unsigned D_A:1;
    unsigned I2COV:1;
    unsigned IWCOL:1;
    unsigned ADD10:1;
    unsigned GCSTAT:1;
    unsigned BCL:1;
    unsigned :3;
    unsigned TRSTAT:1;
    unsigned ACKSTAT:1;
  };
  struct {
    unsigned :6;
    unsigned I2CPOV:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeI2C1STATBITS;
sfr atomic volatile typeI2C1STATBITS I2C1STATbits absolute 0xBF805010;
sfr volatile typeI2C1STATBITS I2C1STATCLRbits absolute 0xBF805014;
sfr volatile typeI2C1STATBITS I2C1STATSETbits absolute 0xBF805018;
sfr volatile typeI2C1STATBITS I2C1STATINVbits absolute 0xBF80501C;
sfr atomic volatile typeI2C1STATBITS I2C1ADDbits absolute 0xBF805020;
sfr volatile typeI2C1STATBITS I2C1ADDCLRbits absolute 0xBF805024;
sfr volatile typeI2C1STATBITS I2C1ADDSETbits absolute 0xBF805028;
sfr volatile typeI2C1STATBITS I2C1ADDINVbits absolute 0xBF80502C;
sfr atomic volatile typeI2C1STATBITS I2C1MSKbits absolute 0xBF805030;
sfr volatile typeI2C1STATBITS I2C1MSKCLRbits absolute 0xBF805034;
sfr volatile typeI2C1STATBITS I2C1MSKSETbits absolute 0xBF805038;
sfr volatile typeI2C1STATBITS I2C1MSKINVbits absolute 0xBF80503C;
sfr atomic volatile typeI2C1STATBITS I2C1BRGbits absolute 0xBF805040;
sfr volatile typeI2C1STATBITS I2C1BRGCLRbits absolute 0xBF805044;
sfr volatile typeI2C1STATBITS I2C1BRGSETbits absolute 0xBF805048;
sfr volatile typeI2C1STATBITS I2C1BRGINVbits absolute 0xBF80504C;
sfr atomic volatile typeI2C1STATBITS I2C1TRNbits absolute 0xBF805050;
sfr volatile typeI2C1STATBITS I2C1TRNCLRbits absolute 0xBF805054;
sfr volatile typeI2C1STATBITS I2C1TRNSETbits absolute 0xBF805058;
sfr volatile typeI2C1STATBITS I2C1TRNINVbits absolute 0xBF80505C;
sfr volatile typeI2C1STATBITS I2C1RCVbits absolute 0xBF805060;

typedef struct tagI2C2CONBITS {
union {
  struct {
    unsigned SEN:1;
    unsigned RSEN:1;
    unsigned PEN:1;
    unsigned RCEN:1;
    unsigned ACKEN:1;
    unsigned ACKDT:1;
    unsigned STREN:1;
    unsigned GCEN:1;
    unsigned SMEN:1;
    unsigned DISSLW:1;
    unsigned A10M:1;
    unsigned STRICT:1;
    unsigned SCLREL:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :11;
    unsigned IPMIEN:1;
    unsigned :1;
    unsigned I2CSIDL:1;
    unsigned :1;
    unsigned I2CEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeI2C2CONBITS;
sfr atomic volatile typeI2C2CONBITS I2C2CONbits absolute 0xBF805100;

typedef struct tagI2CABCONBITS {
union {
  struct {
    unsigned SEN:1;
    unsigned RSEN:1;
    unsigned PEN:1;
    unsigned RCEN:1;
    unsigned ACKEN:1;
    unsigned ACKDT:1;
    unsigned STREN:1;
    unsigned GCEN:1;
    unsigned SMEN:1;
    unsigned DISSLW:1;
    unsigned A10M:1;
    unsigned STRICT:1;
    unsigned SCLREL:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :11;
    unsigned IPMIEN:1;
    unsigned :1;
    unsigned I2CSIDL:1;
    unsigned :1;
    unsigned I2CEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeI2CABCONBITS;
sfr atomic volatile typeI2CABCONBITS I2CABCONbits absolute 0xBF805100;
sfr volatile typeI2CABCONBITS I2C2CONCLRbits absolute 0xBF805104;
sfr volatile typeI2CABCONBITS I2C2CONSETbits absolute 0xBF805108;
sfr volatile typeI2CABCONBITS I2C2CONINVbits absolute 0xBF80510C;

typedef struct tagI2C2STATBITS {
union {
  struct {
    unsigned TBF:1;
    unsigned RBF:1;
    unsigned R_W:1;
    unsigned S:1;
    unsigned P:1;
    unsigned D_A:1;
    unsigned I2COV:1;
    unsigned IWCOL:1;
    unsigned ADD10:1;
    unsigned GCSTAT:1;
    unsigned BCL:1;
    unsigned :3;
    unsigned TRSTAT:1;
    unsigned ACKSTAT:1;
  };
  struct {
    unsigned :6;
    unsigned I2CPOV:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeI2C2STATBITS;
sfr atomic volatile typeI2C2STATBITS I2C2STATbits absolute 0xBF805110;

typedef struct tagI2CABSTATBITS {
union {
  struct {
    unsigned TBF:1;
    unsigned RBF:1;
    unsigned R_W:1;
    unsigned S:1;
    unsigned P:1;
    unsigned D_A:1;
    unsigned I2COV:1;
    unsigned IWCOL:1;
    unsigned ADD10:1;
    unsigned GCSTAT:1;
    unsigned BCL:1;
    unsigned :3;
    unsigned TRSTAT:1;
    unsigned ACKSTAT:1;
  };
  struct {
    unsigned :6;
    unsigned I2CPOV:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeI2CABSTATBITS;
sfr atomic volatile typeI2CABSTATBITS I2CABSTATbits absolute 0xBF805110;
sfr volatile typeI2CABSTATBITS I2C2STATCLRbits absolute 0xBF805114;
sfr volatile typeI2CABSTATBITS I2C2STATSETbits absolute 0xBF805118;
sfr volatile typeI2CABSTATBITS I2C2STATINVbits absolute 0xBF80511C;
sfr atomic volatile typeI2CABSTATBITS I2C2ADDbits absolute 0xBF805120;
sfr volatile typeI2CABSTATBITS I2C2ADDCLRbits absolute 0xBF805124;
sfr volatile typeI2CABSTATBITS I2C2ADDSETbits absolute 0xBF805128;
sfr volatile typeI2CABSTATBITS I2C2ADDINVbits absolute 0xBF80512C;
sfr atomic volatile typeI2CABSTATBITS I2C2MSKbits absolute 0xBF805130;
sfr volatile typeI2CABSTATBITS I2C2MSKCLRbits absolute 0xBF805134;
sfr volatile typeI2CABSTATBITS I2C2MSKSETbits absolute 0xBF805138;
sfr volatile typeI2CABSTATBITS I2C2MSKINVbits absolute 0xBF80513C;
sfr atomic volatile typeI2CABSTATBITS I2C2BRGbits absolute 0xBF805140;
sfr volatile typeI2CABSTATBITS I2C2BRGCLRbits absolute 0xBF805144;
sfr volatile typeI2CABSTATBITS I2C2BRGSETbits absolute 0xBF805148;
sfr volatile typeI2CABSTATBITS I2C2BRGINVbits absolute 0xBF80514C;
sfr atomic volatile typeI2CABSTATBITS I2C2TRNbits absolute 0xBF805150;
sfr volatile typeI2CABSTATBITS I2C2TRNCLRbits absolute 0xBF805154;
sfr volatile typeI2CABSTATBITS I2C2TRNSETbits absolute 0xBF805158;
sfr volatile typeI2CABSTATBITS I2C2TRNINVbits absolute 0xBF80515C;
sfr volatile typeI2CABSTATBITS I2C2RCVbits absolute 0xBF805160;

typedef struct tagSPI1CONBITS {
union {
  struct {
    unsigned SRXISEL:2;
    unsigned STXISEL:2;
    unsigned DISSDI:1;
    unsigned MSTEN:1;
    unsigned CKP:1;
    unsigned SSEN:1;
    unsigned CKE:1;
    unsigned SMP:1;
    unsigned MODE16:1;
    unsigned MODE32:1;
    unsigned DISSDO:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
    unsigned ENHBUF:1;
    unsigned SPIFE:1;
    unsigned :5;
    unsigned MCLKSEL:1;
    unsigned FRMCNT:3;
    unsigned FRMSYPW:1;
    unsigned MSSEN:1;
    unsigned FRMPOL:1;
    unsigned FRMSYNC:1;
    unsigned FRMEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeSPI1CONBITS;
sfr atomic volatile typeSPI1CONBITS SPI1CONbits absolute 0xBF805800;
sfr volatile typeSPI1CONBITS SPI1CONCLRbits absolute 0xBF805804;
sfr volatile typeSPI1CONBITS SPI1CONSETbits absolute 0xBF805808;
sfr volatile typeSPI1CONBITS SPI1CONINVbits absolute 0xBF80580C;

typedef struct tagSPI1STATBITS {
union {
  struct {
    unsigned SPIRBF:1;
    unsigned SPITBF:1;
    unsigned :1;
    unsigned SPITBE:1;
    unsigned :1;
    unsigned SPIRBE:1;
    unsigned SPIROV:1;
    unsigned SRMT:1;
    unsigned SPITUR:1;
    unsigned :2;
    unsigned SPIBUSY:1;
    unsigned FRMERR:1;
    unsigned :3;
    unsigned TXBUFELM:5;
    unsigned :3;
    unsigned RXBUFELM:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeSPI1STATBITS;
sfr atomic volatile typeSPI1STATBITS SPI1STATbits absolute 0xBF805810;
sfr volatile typeSPI1STATBITS SPI1STATCLRbits absolute 0xBF805814;
sfr volatile typeSPI1STATBITS SPI1STATSETbits absolute 0xBF805818;
sfr volatile typeSPI1STATBITS SPI1STATINVbits absolute 0xBF80581C;
sfr volatile typeSPI1STATBITS SPI1BUFbits absolute 0xBF805820;
sfr atomic volatile typeSPI1STATBITS SPI1BRGbits absolute 0xBF805830;
sfr volatile typeSPI1STATBITS SPI1BRGCLRbits absolute 0xBF805834;
sfr volatile typeSPI1STATBITS SPI1BRGSETbits absolute 0xBF805838;
sfr volatile typeSPI1STATBITS SPI1BRGINVbits absolute 0xBF80583C;

typedef struct tagSPI1CON2BITS {
union {
  struct {
    unsigned AUDMOD:2;
    unsigned :1;
    unsigned AUDMONO:1;
    unsigned :3;
    unsigned AUDEN:1;
    unsigned IGNTUR:1;
    unsigned IGNROV:1;
    unsigned SPITUREN:1;
    unsigned SPIROVEN:1;
    unsigned FRMERREN:1;
    unsigned :2;
    unsigned SPISGNEXT:1;
  };
  struct {
    unsigned AUDMOD0:1;
    unsigned AUDMOD1:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeSPI1CON2BITS;
sfr atomic volatile typeSPI1CON2BITS SPI1CON2bits absolute 0xBF805840;
sfr volatile typeSPI1CON2BITS SPI1CON2CLRbits absolute 0xBF805844;
sfr volatile typeSPI1CON2BITS SPI1CON2SETbits absolute 0xBF805848;
sfr volatile typeSPI1CON2BITS SPI1CON2INVbits absolute 0xBF80584C;

typedef struct tagSPI2CONBITS {
union {
  struct {
    unsigned SRXISEL:2;
    unsigned STXISEL:2;
    unsigned DISSDI:1;
    unsigned MSTEN:1;
    unsigned CKP:1;
    unsigned SSEN:1;
    unsigned CKE:1;
    unsigned SMP:1;
    unsigned MODE16:1;
    unsigned MODE32:1;
    unsigned DISSDO:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
    unsigned ENHBUF:1;
    unsigned SPIFE:1;
    unsigned :5;
    unsigned MCLKSEL:1;
    unsigned FRMCNT:3;
    unsigned FRMSYPW:1;
    unsigned MSSEN:1;
    unsigned FRMPOL:1;
    unsigned FRMSYNC:1;
    unsigned FRMEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeSPI2CONBITS;
sfr atomic volatile typeSPI2CONBITS SPI2CONbits absolute 0xBF805A00;
sfr volatile typeSPI2CONBITS SPI2CONCLRbits absolute 0xBF805A04;
sfr volatile typeSPI2CONBITS SPI2CONSETbits absolute 0xBF805A08;
sfr volatile typeSPI2CONBITS SPI2CONINVbits absolute 0xBF805A0C;

typedef struct tagSPI2STATBITS {
union {
  struct {
    unsigned SPIRBF:1;
    unsigned SPITBF:1;
    unsigned :1;
    unsigned SPITBE:1;
    unsigned :1;
    unsigned SPIRBE:1;
    unsigned SPIROV:1;
    unsigned SRMT:1;
    unsigned SPITUR:1;
    unsigned :2;
    unsigned SPIBUSY:1;
    unsigned FRMERR:1;
    unsigned :3;
    unsigned TXBUFELM:5;
    unsigned :3;
    unsigned RXBUFELM:5;
  };
  struct {
    unsigned w:32;
  };
};
} typeSPI2STATBITS;
sfr atomic volatile typeSPI2STATBITS SPI2STATbits absolute 0xBF805A10;
sfr volatile typeSPI2STATBITS SPI2STATCLRbits absolute 0xBF805A14;
sfr volatile typeSPI2STATBITS SPI2STATSETbits absolute 0xBF805A18;
sfr volatile typeSPI2STATBITS SPI2STATINVbits absolute 0xBF805A1C;
sfr volatile typeSPI2STATBITS SPI2BUFbits absolute 0xBF805A20;
sfr atomic volatile typeSPI2STATBITS SPI2BRGbits absolute 0xBF805A30;
sfr volatile typeSPI2STATBITS SPI2BRGCLRbits absolute 0xBF805A34;
sfr volatile typeSPI2STATBITS SPI2BRGSETbits absolute 0xBF805A38;
sfr volatile typeSPI2STATBITS SPI2BRGINVbits absolute 0xBF805A3C;

typedef struct tagSPI2CON2BITS {
union {
  struct {
    unsigned AUDMOD:2;
    unsigned :1;
    unsigned AUDMONO:1;
    unsigned :3;
    unsigned AUDEN:1;
    unsigned IGNTUR:1;
    unsigned IGNROV:1;
    unsigned SPITUREN:1;
    unsigned SPIROVEN:1;
    unsigned FRMERREN:1;
    unsigned :2;
    unsigned SPISGNEXT:1;
  };
  struct {
    unsigned AUDMOD0:1;
    unsigned AUDMOD1:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeSPI2CON2BITS;
sfr atomic volatile typeSPI2CON2BITS SPI2CON2bits absolute 0xBF805A40;
sfr volatile typeSPI2CON2BITS SPI2CON2CLRbits absolute 0xBF805A44;
sfr volatile typeSPI2CON2BITS SPI2CON2SETbits absolute 0xBF805A48;
sfr volatile typeSPI2CON2BITS SPI2CON2INVbits absolute 0xBF805A4C;

typedef struct tagU1MODEBITS {
union {
  struct {
    unsigned STSEL:1;
    unsigned PDSEL:2;
    unsigned BRGH:1;
    unsigned RXINV:1;
    unsigned ABAUD:1;
    unsigned LPBACK:1;
    unsigned WAKE:1;
    unsigned UEN:2;
    unsigned :1;
    unsigned RTSMD:1;
    unsigned IREN:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :1;
    unsigned PDSEL0:1;
    unsigned PDSEL1:1;
    unsigned :5;
    unsigned UEN0:1;
    unsigned UEN1:1;
  };
  struct {
    unsigned :13;
    unsigned USIDL:1;
    unsigned :1;
    unsigned UARTEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeU1MODEBITS;
sfr atomic volatile typeU1MODEBITS U1MODEbits absolute 0xBF806000;

typedef struct tagUDCMODEBITS {
union {
  struct {
    unsigned STSEL:1;
    unsigned PDSEL:2;
    unsigned BRGH:1;
    unsigned RXINV:1;
    unsigned ABAUD:1;
    unsigned LPBACK:1;
    unsigned WAKE:1;
    unsigned UEN:2;
    unsigned :1;
    unsigned RTSMD:1;
    unsigned IREN:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :1;
    unsigned PDSEL0:1;
    unsigned PDSEL1:1;
    unsigned :5;
    unsigned UEN0:1;
    unsigned UEN1:1;
  };
  struct {
    unsigned :13;
    unsigned USIDL:1;
    unsigned :1;
    unsigned UARTEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeUDCMODEBITS;
sfr atomic volatile typeUDCMODEBITS UDCMODEbits absolute 0xBF806000;
sfr volatile typeUDCMODEBITS U1MODECLRbits absolute 0xBF806004;
sfr volatile typeUDCMODEBITS U1MODESETbits absolute 0xBF806008;
sfr volatile typeUDCMODEBITS U1MODEINVbits absolute 0xBF80600C;

typedef struct tagU1STABITS {
union {
  struct {
    unsigned URXDA:1;
    unsigned OERR:1;
    unsigned FERR:1;
    unsigned PERR:1;
    unsigned RIDLE:1;
    unsigned ADDEN:1;
    unsigned URXISEL:2;
    unsigned TRMT:1;
    unsigned UTXBF:1;
    unsigned UTXEN:1;
    unsigned UTXBRK:1;
    unsigned URXEN:1;
    unsigned UTXINV:1;
    unsigned UTXISEL:2;
    unsigned ADDR:8;
    unsigned ADM_EN:1;
  };
  struct {
    unsigned :6;
    unsigned URXISEL0:1;
    unsigned URXISEL1:1;
    unsigned :6;
    unsigned UTXISEL0:1;
    unsigned UTXISEL1:1;
  };
  struct {
    unsigned :14;
    unsigned UTXSEL:2;
  };
  struct {
    unsigned w:32;
  };
};
} typeU1STABITS;
sfr atomic volatile typeU1STABITS U1STAbits absolute 0xBF806010;

typedef struct tagUDCSTABITS {
union {
  struct {
    unsigned URXDA:1;
    unsigned OERR:1;
    unsigned FERR:1;
    unsigned PERR:1;
    unsigned RIDLE:1;
    unsigned ADDEN:1;
    unsigned URXISEL:2;
    unsigned TRMT:1;
    unsigned UTXBF:1;
    unsigned UTXEN:1;
    unsigned UTXBRK:1;
    unsigned URXEN:1;
    unsigned UTXINV:1;
    unsigned UTXISEL:2;
    unsigned ADDR:8;
    unsigned ADM_EN:1;
  };
  struct {
    unsigned :6;
    unsigned URXISEL0:1;
    unsigned URXISEL1:1;
    unsigned :6;
    unsigned UTXISEL0:1;
    unsigned UTXISEL1:1;
  };
  struct {
    unsigned :14;
    unsigned UTXSEL:2;
  };
  struct {
    unsigned w:32;
  };
};
} typeUDCSTABITS;
sfr atomic volatile typeUDCSTABITS UDCSTAbits absolute 0xBF806010;
sfr volatile typeUDCSTABITS U1STACLRbits absolute 0xBF806014;
sfr volatile typeUDCSTABITS U1STASETbits absolute 0xBF806018;
sfr volatile typeUDCSTABITS U1STAINVbits absolute 0xBF80601C;
sfr volatile typeUDCSTABITS U1TXREGbits absolute 0xBF806020;
sfr volatile typeUDCSTABITS U1RXREGbits absolute 0xBF806030;
sfr atomic volatile typeUDCSTABITS U1BRGbits absolute 0xBF806040;
sfr volatile typeUDCSTABITS U1BRGCLRbits absolute 0xBF806044;
sfr volatile typeUDCSTABITS U1BRGSETbits absolute 0xBF806048;
sfr volatile typeUDCSTABITS U1BRGINVbits absolute 0xBF80604C;

typedef struct tagU2MODEBITS {
union {
  struct {
    unsigned STSEL:1;
    unsigned PDSEL:2;
    unsigned BRGH:1;
    unsigned RXINV:1;
    unsigned ABAUD:1;
    unsigned LPBACK:1;
    unsigned WAKE:1;
    unsigned UEN:2;
    unsigned :1;
    unsigned RTSMD:1;
    unsigned IREN:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :1;
    unsigned PDSEL0:1;
    unsigned PDSEL1:1;
    unsigned :5;
    unsigned UEN0:1;
    unsigned UEN1:1;
  };
  struct {
    unsigned :13;
    unsigned USIDL:1;
    unsigned :1;
    unsigned UARTEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeU2MODEBITS;
sfr atomic volatile typeU2MODEBITS U2MODEbits absolute 0xBF806200;

typedef struct tagU8932MODEBITS {
union {
  struct {
    unsigned STSEL:1;
    unsigned PDSEL:2;
    unsigned BRGH:1;
    unsigned RXINV:1;
    unsigned ABAUD:1;
    unsigned LPBACK:1;
    unsigned WAKE:1;
    unsigned UEN:2;
    unsigned :1;
    unsigned RTSMD:1;
    unsigned IREN:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :1;
    unsigned PDSEL0:1;
    unsigned PDSEL1:1;
    unsigned :5;
    unsigned UEN0:1;
    unsigned UEN1:1;
  };
  struct {
    unsigned :13;
    unsigned USIDL:1;
    unsigned :1;
    unsigned UARTEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeU8932MODEBITS;
sfr atomic volatile typeU8932MODEBITS U8932MODEbits absolute 0xBF806200;
sfr volatile typeU8932MODEBITS U2MODECLRbits absolute 0xBF806204;
sfr volatile typeU8932MODEBITS U2MODESETbits absolute 0xBF806208;
sfr volatile typeU8932MODEBITS U2MODEINVbits absolute 0xBF80620C;

typedef struct tagU2STABITS {
union {
  struct {
    unsigned URXDA:1;
    unsigned OERR:1;
    unsigned FERR:1;
    unsigned PERR:1;
    unsigned RIDLE:1;
    unsigned ADDEN:1;
    unsigned URXISEL:2;
    unsigned TRMT:1;
    unsigned UTXBF:1;
    unsigned UTXEN:1;
    unsigned UTXBRK:1;
    unsigned URXEN:1;
    unsigned UTXINV:1;
    unsigned UTXISEL:2;
    unsigned ADDR:8;
    unsigned ADM_EN:1;
  };
  struct {
    unsigned :6;
    unsigned URXISEL0:1;
    unsigned URXISEL1:1;
    unsigned :6;
    unsigned UTXISEL0:1;
    unsigned UTXISEL1:1;
  };
  struct {
    unsigned :14;
    unsigned UTXSEL:2;
  };
  struct {
    unsigned w:32;
  };
};
} typeU2STABITS;
sfr atomic volatile typeU2STABITS U2STAbits absolute 0xBF806210;

typedef struct tagU8932STABITS {
union {
  struct {
    unsigned URXDA:1;
    unsigned OERR:1;
    unsigned FERR:1;
    unsigned PERR:1;
    unsigned RIDLE:1;
    unsigned ADDEN:1;
    unsigned URXISEL:2;
    unsigned TRMT:1;
    unsigned UTXBF:1;
    unsigned UTXEN:1;
    unsigned UTXBRK:1;
    unsigned URXEN:1;
    unsigned UTXINV:1;
    unsigned UTXISEL:2;
    unsigned ADDR:8;
    unsigned ADM_EN:1;
  };
  struct {
    unsigned :6;
    unsigned URXISEL0:1;
    unsigned URXISEL1:1;
    unsigned :6;
    unsigned UTXISEL0:1;
    unsigned UTXISEL1:1;
  };
  struct {
    unsigned :14;
    unsigned UTXSEL:2;
  };
  struct {
    unsigned w:32;
  };
};
} typeU8932STABITS;
sfr atomic volatile typeU8932STABITS U8932STAbits absolute 0xBF806210;
sfr volatile typeU8932STABITS U2STACLRbits absolute 0xBF806214;
sfr volatile typeU8932STABITS U2STASETbits absolute 0xBF806218;
sfr volatile typeU8932STABITS U2STAINVbits absolute 0xBF80621C;
sfr volatile typeU8932STABITS U2TXREGbits absolute 0xBF806220;
sfr volatile typeU8932STABITS U2RXREGbits absolute 0xBF806230;
sfr atomic volatile typeU8932STABITS U2BRGbits absolute 0xBF806240;
sfr volatile typeU8932STABITS U2BRGCLRbits absolute 0xBF806244;
sfr volatile typeU8932STABITS U2BRGSETbits absolute 0xBF806248;
sfr volatile typeU8932STABITS U2BRGINVbits absolute 0xBF80624C;

typedef struct tagU39MODEBITS {
union {
  struct {
    unsigned STSEL:1;
    unsigned PDSEL:2;
    unsigned BRGH:1;
    unsigned RXINV:1;
    unsigned ABAUD:1;
    unsigned LPBACK:1;
    unsigned WAKE:1;
    unsigned UEN:2;
    unsigned :1;
    unsigned RTSMD:1;
    unsigned IREN:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :1;
    unsigned PDSEL0:1;
    unsigned PDSEL1:1;
    unsigned :5;
    unsigned UEN0:1;
    unsigned UEN1:1;
  };
  struct {
    unsigned :13;
    unsigned USIDL:1;
    unsigned :1;
    unsigned UARTEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeU39MODEBITS;
sfr atomic volatile typeU39MODEBITS U39MODEbits absolute 0xBF806400;

typedef struct tagU3MODEBITS {
union {
  struct {
    unsigned STSEL:1;
    unsigned PDSEL:2;
    unsigned BRGH:1;
    unsigned RXINV:1;
    unsigned ABAUD:1;
    unsigned LPBACK:1;
    unsigned WAKE:1;
    unsigned UEN:2;
    unsigned :1;
    unsigned RTSMD:1;
    unsigned IREN:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :1;
    unsigned PDSEL0:1;
    unsigned PDSEL1:1;
    unsigned :5;
    unsigned UEN0:1;
    unsigned UEN1:1;
  };
  struct {
    unsigned :13;
    unsigned USIDL:1;
    unsigned :1;
    unsigned UARTEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeU3MODEBITS;
sfr atomic volatile typeU3MODEBITS U3MODEbits absolute 0xBF806400;
sfr volatile typeU3MODEBITS U39MODECLRbits absolute 0xBF806404;
sfr volatile typeU3MODEBITS U39MODESETbits absolute 0xBF806408;
sfr volatile typeU3MODEBITS U39MODEINVbits absolute 0xBF80640C;

typedef struct tagU39STABITS {
union {
  struct {
    unsigned URXDA:1;
    unsigned OERR:1;
    unsigned FERR:1;
    unsigned PERR:1;
    unsigned RIDLE:1;
    unsigned ADDEN:1;
    unsigned URXISEL:2;
    unsigned TRMT:1;
    unsigned UTXBF:1;
    unsigned UTXEN:1;
    unsigned UTXBRK:1;
    unsigned URXEN:1;
    unsigned UTXINV:1;
    unsigned UTXISEL:2;
    unsigned ADDR:8;
    unsigned ADM_EN:1;
  };
  struct {
    unsigned :6;
    unsigned URXISEL0:1;
    unsigned URXISEL1:1;
    unsigned :6;
    unsigned UTXISEL0:1;
    unsigned UTXISEL1:1;
  };
  struct {
    unsigned :14;
    unsigned UTXSEL:2;
  };
  struct {
    unsigned w:32;
  };
};
} typeU39STABITS;
sfr atomic volatile typeU39STABITS U39STAbits absolute 0xBF806410;

typedef struct tagU3STABITS {
union {
  struct {
    unsigned URXDA:1;
    unsigned OERR:1;
    unsigned FERR:1;
    unsigned PERR:1;
    unsigned RIDLE:1;
    unsigned ADDEN:1;
    unsigned URXISEL:2;
    unsigned TRMT:1;
    unsigned UTXBF:1;
    unsigned UTXEN:1;
    unsigned UTXBRK:1;
    unsigned URXEN:1;
    unsigned UTXINV:1;
    unsigned UTXISEL:2;
    unsigned ADDR:8;
    unsigned ADM_EN:1;
  };
  struct {
    unsigned :6;
    unsigned URXISEL0:1;
    unsigned URXISEL1:1;
    unsigned :6;
    unsigned UTXISEL0:1;
    unsigned UTXISEL1:1;
  };
  struct {
    unsigned :14;
    unsigned UTXSEL:2;
  };
  struct {
    unsigned w:32;
  };
};
} typeU3STABITS;
sfr atomic volatile typeU3STABITS U3STAbits absolute 0xBF806410;
sfr volatile typeU3STABITS U39STACLRbits absolute 0xBF806414;
sfr volatile typeU3STABITS U39STASETbits absolute 0xBF806418;
sfr volatile typeU3STABITS U39STAINVbits absolute 0xBF80641C;
sfr volatile typeU3STABITS U39TXREGbits absolute 0xBF806420;
sfr volatile typeU3STABITS U39RXREGbits absolute 0xBF806430;
sfr atomic volatile typeU3STABITS U39BRGbits absolute 0xBF806440;
sfr volatile typeU3STABITS U39BRGCLRbits absolute 0xBF806444;
sfr volatile typeU3STABITS U39BRGSETbits absolute 0xBF806448;
sfr volatile typeU3STABITS U39BRGINVbits absolute 0xBF80644C;

typedef struct tagU4MODEBITS {
union {
  struct {
    unsigned STSEL:1;
    unsigned PDSEL:2;
    unsigned BRGH:1;
    unsigned RXINV:1;
    unsigned ABAUD:1;
    unsigned LPBACK:1;
    unsigned WAKE:1;
    unsigned UEN:2;
    unsigned :1;
    unsigned RTSMD:1;
    unsigned IREN:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :1;
    unsigned PDSEL0:1;
    unsigned PDSEL1:1;
    unsigned :5;
    unsigned UEN0:1;
    unsigned UEN1:1;
  };
  struct {
    unsigned :13;
    unsigned USIDL:1;
    unsigned :1;
    unsigned UARTEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeU4MODEBITS;
sfr atomic volatile typeU4MODEBITS U4MODEbits absolute 0xBF806600;

typedef struct tagUodMODEBITS {
union {
  struct {
    unsigned STSEL:1;
    unsigned PDSEL:2;
    unsigned BRGH:1;
    unsigned RXINV:1;
    unsigned ABAUD:1;
    unsigned LPBACK:1;
    unsigned WAKE:1;
    unsigned UEN:2;
    unsigned :1;
    unsigned RTSMD:1;
    unsigned IREN:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :1;
    unsigned PDSEL0:1;
    unsigned PDSEL1:1;
    unsigned :5;
    unsigned UEN0:1;
    unsigned UEN1:1;
  };
  struct {
    unsigned :13;
    unsigned USIDL:1;
    unsigned :1;
    unsigned UARTEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeUodMODEBITS;
sfr atomic volatile typeUodMODEBITS UodMODEbits absolute 0xBF806600;
sfr volatile typeUodMODEBITS U4MODECLRbits absolute 0xBF806604;
sfr volatile typeUodMODEBITS U4MODESETbits absolute 0xBF806608;
sfr volatile typeUodMODEBITS U4MODEINVbits absolute 0xBF80660C;

typedef struct tagU4STABITS {
union {
  struct {
    unsigned URXDA:1;
    unsigned OERR:1;
    unsigned FERR:1;
    unsigned PERR:1;
    unsigned RIDLE:1;
    unsigned ADDEN:1;
    unsigned URXISEL:2;
    unsigned TRMT:1;
    unsigned UTXBF:1;
    unsigned UTXEN:1;
    unsigned UTXBRK:1;
    unsigned URXEN:1;
    unsigned UTXINV:1;
    unsigned UTXISEL:2;
    unsigned ADDR:8;
    unsigned ADM_EN:1;
  };
  struct {
    unsigned :6;
    unsigned URXISEL0:1;
    unsigned URXISEL1:1;
    unsigned :6;
    unsigned UTXISEL0:1;
    unsigned UTXISEL1:1;
  };
  struct {
    unsigned :14;
    unsigned UTXSEL:2;
  };
  struct {
    unsigned w:32;
  };
};
} typeU4STABITS;
sfr atomic volatile typeU4STABITS U4STAbits absolute 0xBF806610;

typedef struct tagUodSTABITS {
union {
  struct {
    unsigned URXDA:1;
    unsigned OERR:1;
    unsigned FERR:1;
    unsigned PERR:1;
    unsigned RIDLE:1;
    unsigned ADDEN:1;
    unsigned URXISEL:2;
    unsigned TRMT:1;
    unsigned UTXBF:1;
    unsigned UTXEN:1;
    unsigned UTXBRK:1;
    unsigned URXEN:1;
    unsigned UTXINV:1;
    unsigned UTXISEL:2;
    unsigned ADDR:8;
    unsigned ADM_EN:1;
  };
  struct {
    unsigned :6;
    unsigned URXISEL0:1;
    unsigned URXISEL1:1;
    unsigned :6;
    unsigned UTXISEL0:1;
    unsigned UTXISEL1:1;
  };
  struct {
    unsigned :14;
    unsigned UTXSEL:2;
  };
  struct {
    unsigned w:32;
  };
};
} typeUodSTABITS;
sfr atomic volatile typeUodSTABITS UodSTAbits absolute 0xBF806610;
sfr volatile typeUodSTABITS U4STACLRbits absolute 0xBF806614;
sfr volatile typeUodSTABITS U4STASETbits absolute 0xBF806618;
sfr volatile typeUodSTABITS U4STAINVbits absolute 0xBF80661C;
sfr volatile typeUodSTABITS U4TXREGbits absolute 0xBF806620;
sfr volatile typeUodSTABITS U4RXREGbits absolute 0xBF806630;
sfr atomic volatile typeUodSTABITS U4BRGbits absolute 0xBF806640;
sfr volatile typeUodSTABITS U4BRGCLRbits absolute 0xBF806644;
sfr volatile typeUodSTABITS U4BRGSETbits absolute 0xBF806648;
sfr volatile typeUodSTABITS U4BRGINVbits absolute 0xBF80664C;

typedef struct tagPMCONBITS {
union {
  struct {
    unsigned RDSP:1;
    unsigned WRSP:1;
    unsigned :1;
    unsigned CS1P:1;
    unsigned CS2P:1;
    unsigned ALP:1;
    unsigned CSF:2;
    unsigned PTRDEN:1;
    unsigned PTWREN:1;
    unsigned PMPTTL:1;
    unsigned ADRMUX:2;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :6;
    unsigned CSF0:1;
    unsigned CSF1:1;
    unsigned :3;
    unsigned ADRMUX0:1;
    unsigned ADRMUX1:1;
  };
  struct {
    unsigned :13;
    unsigned PSIDL:1;
    unsigned :1;
    unsigned PMPEN:1;
  };
  struct {
    unsigned w:32;
  };
};
} typePMCONBITS;
sfr atomic volatile typePMCONBITS PMCONbits absolute 0xBF807000;
sfr volatile typePMCONBITS PMCONCLRbits absolute 0xBF807004;
sfr volatile typePMCONBITS PMCONSETbits absolute 0xBF807008;
sfr volatile typePMCONBITS PMCONINVbits absolute 0xBF80700C;

typedef struct tagPMMODEBITS {
union {
  struct {
    unsigned WAITE:2;
    unsigned WAITM:4;
    unsigned WAITB:2;
    unsigned MODE:2;
    unsigned MODE16:1;
    unsigned INCM:2;
    unsigned IRQM:2;
    unsigned BUSY:1;
  };
  struct {
    unsigned WAITE0:1;
    unsigned WAITE1:1;
    unsigned WAITM0:1;
    unsigned WAITM1:1;
    unsigned WAITM2:1;
    unsigned WAITM3:1;
    unsigned WAITB0:1;
    unsigned WAITB1:1;
    unsigned MODE0:1;
    unsigned MODE1:1;
    unsigned :1;
    unsigned INCM0:1;
    unsigned INCM1:1;
    unsigned IRQM0:1;
    unsigned IRQM1:1;
  };
  struct {
    unsigned w:32;
  };
};
} typePMMODEBITS;
sfr atomic volatile typePMMODEBITS PMMODEbits absolute 0xBF807010;
sfr volatile typePMMODEBITS PMMODECLRbits absolute 0xBF807014;
sfr volatile typePMMODEBITS PMMODESETbits absolute 0xBF807018;
sfr volatile typePMMODEBITS PMMODEINVbits absolute 0xBF80701C;

typedef struct tagPMADDRBITS {
union {
  struct {
    unsigned ADDR:14;
    unsigned CS:2;
  };
  struct {
    unsigned PADDR:14;
  };
  struct {
    unsigned :14;
    unsigned CS1:1;
    unsigned CS2:1;
  };
  struct {
    unsigned w:32;
  };
};
} typePMADDRBITS;
sfr atomic volatile typePMADDRBITS PMADDRbits absolute 0xBF807020;
sfr volatile typePMADDRBITS PMADDRCLRbits absolute 0xBF807024;
sfr volatile typePMADDRBITS PMADDRSETbits absolute 0xBF807028;
sfr volatile typePMADDRBITS PMADDRINVbits absolute 0xBF80702C;

typedef struct tagPMDOUTBITS {
union {
  struct {
    unsigned DATAOUT:32;
  };
  struct {
    unsigned w:32;
  };
};
} typePMDOUTBITS;
sfr atomic volatile typePMDOUTBITS PMDOUTbits absolute 0xBF807030;
sfr volatile typePMDOUTBITS PMDOUTCLRbits absolute 0xBF807034;
sfr volatile typePMDOUTBITS PMDOUTSETbits absolute 0xBF807038;
sfr volatile typePMDOUTBITS PMDOUTINVbits absolute 0xBF80703C;

typedef struct tagPMDINBITS {
union {
  struct {
    unsigned DATAIN:32;
  };
  struct {
    unsigned w:32;
  };
};
} typePMDINBITS;
sfr atomic volatile typePMDINBITS PMDINbits absolute 0xBF807040;
sfr volatile typePMDINBITS PMDINCLRbits absolute 0xBF807044;
sfr volatile typePMDINBITS PMDINSETbits absolute 0xBF807048;
sfr volatile typePMDINBITS PMDININVbits absolute 0xBF80704C;

typedef struct tagPMAENBITS {
union {
  struct {
    unsigned PTEN:16;
  };
  struct {
    unsigned PTEN0:1;
    unsigned PTEN1:1;
    unsigned PTEN2:1;
    unsigned PTEN3:1;
    unsigned PTEN4:1;
    unsigned PTEN5:1;
    unsigned PTEN6:1;
    unsigned PTEN7:1;
    unsigned PTEN8:1;
    unsigned PTEN9:1;
    unsigned PTEN10:1;
    unsigned PTEN11:1;
    unsigned PTEN12:1;
    unsigned PTEN13:1;
    unsigned PTEN14:1;
    unsigned PTEN15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typePMAENBITS;
sfr atomic volatile typePMAENBITS PMAENbits absolute 0xBF807050;
sfr volatile typePMAENBITS PMAENCLRbits absolute 0xBF807054;
sfr volatile typePMAENBITS PMAENSETbits absolute 0xBF807058;
sfr volatile typePMAENBITS PMAENINVbits absolute 0xBF80705C;

typedef struct tagPMSTATBITS {
union {
  struct {
    unsigned OB0E:1;
    unsigned OB1E:1;
    unsigned OB2E:1;
    unsigned OB3E:1;
    unsigned :2;
    unsigned OBUF:1;
    unsigned OBE:1;
    unsigned IB0F:1;
    unsigned IB1F:1;
    unsigned IB2F:1;
    unsigned IB3F:1;
    unsigned :2;
    unsigned IBOV:1;
    unsigned IBF:1;
  };
  struct {
    unsigned w:32;
  };
};
} typePMSTATBITS;
sfr atomic volatile typePMSTATBITS PMSTATbits absolute 0xBF807060;
sfr volatile typePMSTATBITS PMSTATCLRbits absolute 0xBF807064;
sfr volatile typePMSTATBITS PMSTATSETbits absolute 0xBF807068;
sfr volatile typePMSTATBITS PMSTATINVbits absolute 0xBF80706C;

typedef struct tagAD1CON1BITS {
union {
  struct {
    unsigned DONE:1;
    unsigned SAMP:1;
    unsigned ASAM:1;
    unsigned :1;
    unsigned CLRASAM:1;
    unsigned SSRC:3;
    unsigned FORM:3;
    unsigned :2;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned :5;
    unsigned SSRC0:1;
    unsigned SSRC1:1;
    unsigned SSRC2:1;
    unsigned FORM0:1;
    unsigned FORM1:1;
    unsigned FORM2:1;
  };
  struct {
    unsigned :13;
    unsigned ADSIDL:1;
    unsigned :1;
    unsigned ADON:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeAD1CON1BITS;
sfr atomic volatile typeAD1CON1BITS AD1CON1bits absolute 0xBF809000;
sfr volatile typeAD1CON1BITS AD1CON1CLRbits absolute 0xBF809004;
sfr volatile typeAD1CON1BITS AD1CON1SETbits absolute 0xBF809008;
sfr volatile typeAD1CON1BITS AD1CON1INVbits absolute 0xBF80900C;

typedef struct tagAD1CON2BITS {
union {
  struct {
    unsigned ALTS:1;
    unsigned BUFM:1;
    unsigned SMPI:4;
    unsigned :1;
    unsigned BUFS:1;
    unsigned :2;
    unsigned CSCNA:1;
    unsigned :1;
    unsigned OFFCAL:1;
    unsigned VCFG:3;
  };
  struct {
    unsigned :2;
    unsigned SMPI0:1;
    unsigned SMPI1:1;
    unsigned SMPI2:1;
    unsigned SMPI3:1;
    unsigned :7;
    unsigned VCFG0:1;
    unsigned VCFG1:1;
    unsigned VCFG2:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeAD1CON2BITS;
sfr atomic volatile typeAD1CON2BITS AD1CON2bits absolute 0xBF809010;
sfr volatile typeAD1CON2BITS AD1CON2CLRbits absolute 0xBF809014;
sfr volatile typeAD1CON2BITS AD1CON2SETbits absolute 0xBF809018;
sfr volatile typeAD1CON2BITS AD1CON2INVbits absolute 0xBF80901C;

typedef struct tagAD1CON3BITS {
union {
  struct {
    unsigned ADCS:8;
    unsigned SAMC:5;
    unsigned :2;
    unsigned ADRC:1;
  };
  struct {
    unsigned ADCS0:1;
    unsigned ADCS1:1;
    unsigned ADCS2:1;
    unsigned ADCS3:1;
    unsigned ADCS4:1;
    unsigned ADCS5:1;
    unsigned ADCS6:1;
    unsigned ADCS7:1;
    unsigned SAMC0:1;
    unsigned SAMC1:1;
    unsigned SAMC2:1;
    unsigned SAMC3:1;
    unsigned SAMC4:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeAD1CON3BITS;
sfr atomic volatile typeAD1CON3BITS AD1CON3bits absolute 0xBF809020;
sfr volatile typeAD1CON3BITS AD1CON3CLRbits absolute 0xBF809024;
sfr volatile typeAD1CON3BITS AD1CON3SETbits absolute 0xBF809028;
sfr volatile typeAD1CON3BITS AD1CON3INVbits absolute 0xBF80902C;

typedef struct tagAD1CHSBITS {
union {
  struct {
    unsigned :16;
    unsigned CH0SA:5;
    unsigned :2;
    unsigned CH0NA:1;
    unsigned CH0SB:5;
    unsigned :2;
    unsigned CH0NB:1;
  };
  struct {
    unsigned :16;
    unsigned CH0SA0:1;
    unsigned CH0SA1:1;
    unsigned CH0SA2:1;
    unsigned CH0SA3:1;
    unsigned CH0SA4:1;
    unsigned :3;
    unsigned CH0SB0:1;
    unsigned CH0SB1:1;
    unsigned CH0SB2:1;
    unsigned CH0SB3:1;
    unsigned CH0SB4:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeAD1CHSBITS;
sfr atomic volatile typeAD1CHSBITS AD1CHSbits absolute 0xBF809040;
sfr volatile typeAD1CHSBITS AD1CHSCLRbits absolute 0xBF809044;
sfr volatile typeAD1CHSBITS AD1CHSSETbits absolute 0xBF809048;
sfr volatile typeAD1CHSBITS AD1CHSINVbits absolute 0xBF80904C;

typedef struct tagAD1CSSLBITS {
union {
  struct {
    unsigned CSSL:31;
  };
  struct {
    unsigned CSSL0:1;
    unsigned CSSL1:1;
    unsigned CSSL2:1;
    unsigned CSSL3:1;
    unsigned CSSL4:1;
    unsigned CSSL5:1;
    unsigned CSSL6:1;
    unsigned CSSL7:1;
    unsigned CSSL8:1;
    unsigned CSSL9:1;
    unsigned CSSL10:1;
    unsigned CSSL11:1;
    unsigned CSSL12:1;
    unsigned CSSL13:1;
    unsigned CSSL14:1;
    unsigned CSSL15:1;
    unsigned CSSL16:1;
    unsigned CSSL17:1;
    unsigned CSSL18:1;
    unsigned CSSL19:1;
    unsigned CSSL20:1;
    unsigned CSSL21:1;
    unsigned CSSL22:1;
    unsigned CSSL23:1;
    unsigned CSSL24:1;
    unsigned CSSL25:1;
    unsigned CSSL26:1;
    unsigned CSSL27:1;
    unsigned CSSL28:1;
    unsigned CSSL29:1;
    unsigned CSSL30:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeAD1CSSLBITS;
sfr atomic volatile typeAD1CSSLBITS AD1CSSLbits absolute 0xBF809050;
sfr volatile typeAD1CSSLBITS AD1CSSLCLRbits absolute 0xBF809054;
sfr volatile typeAD1CSSLBITS AD1CSSLSETbits absolute 0xBF809058;
sfr volatile typeAD1CSSLBITS AD1CSSLINVbits absolute 0xBF80905C;
sfr volatile typeAD1CSSLBITS ADC1BUF0bits absolute 0xBF809070;
sfr volatile typeAD1CSSLBITS ADC1BUF1bits absolute 0xBF809080;
sfr volatile typeAD1CSSLBITS ADC1BUF2bits absolute 0xBF809090;
sfr volatile typeAD1CSSLBITS ADC1BUF3bits absolute 0xBF8090A0;
sfr volatile typeAD1CSSLBITS ADC1BUF4bits absolute 0xBF8090B0;
sfr volatile typeAD1CSSLBITS ADC1BUF5bits absolute 0xBF8090C0;
sfr volatile typeAD1CSSLBITS ADC1BUF6bits absolute 0xBF8090D0;
sfr volatile typeAD1CSSLBITS ADC1BUF7bits absolute 0xBF8090E0;
sfr volatile typeAD1CSSLBITS ADC1BUF8bits absolute 0xBF8090F0;
sfr volatile typeAD1CSSLBITS ADC1BUF9bits absolute 0xBF809100;
sfr volatile typeAD1CSSLBITS ADC1BUFAbits absolute 0xBF809110;
sfr volatile typeAD1CSSLBITS ADC1BUFBbits absolute 0xBF809120;
sfr volatile typeAD1CSSLBITS ADC1BUFCbits absolute 0xBF809130;
sfr volatile typeAD1CSSLBITS ADC1BUFDbits absolute 0xBF809140;
sfr volatile typeAD1CSSLBITS ADC1BUFEbits absolute 0xBF809150;
sfr volatile typeAD1CSSLBITS ADC1BUFFbits absolute 0xBF809160;

typedef struct tagCVRCONBITS {
union {
  struct {
    unsigned CVR:4;
    unsigned CVRSS:1;
    unsigned CVRR:1;
    unsigned CVROE:1;
    unsigned :8;
    unsigned ON:1;
  };
  struct {
    unsigned CVR0:1;
    unsigned CVR1:1;
    unsigned CVR2:1;
    unsigned CVR3:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCVRCONBITS;
sfr atomic volatile typeCVRCONBITS CVRCONbits absolute 0xBF809800;
sfr volatile typeCVRCONBITS CVRCONCLRbits absolute 0xBF809804;
sfr volatile typeCVRCONBITS CVRCONSETbits absolute 0xBF809808;
sfr volatile typeCVRCONBITS CVRCONINVbits absolute 0xBF80980C;

typedef struct tagCM1CONBITS {
union {
  struct {
    unsigned CCH:2;
    unsigned :2;
    unsigned CREF:1;
    unsigned :1;
    unsigned EVPOL:2;
    unsigned COUT:1;
    unsigned :4;
    unsigned CPOL:1;
    unsigned COE:1;
    unsigned ON:1;
  };
  struct {
    unsigned CCH0:1;
    unsigned CCH1:1;
    unsigned :4;
    unsigned EVPOL0:1;
    unsigned EVPOL1:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCM1CONBITS;
sfr atomic volatile typeCM1CONBITS CM1CONbits absolute 0xBF80A000;
sfr volatile typeCM1CONBITS CM1CONCLRbits absolute 0xBF80A004;
sfr volatile typeCM1CONBITS CM1CONSETbits absolute 0xBF80A008;
sfr volatile typeCM1CONBITS CM1CONINVbits absolute 0xBF80A00C;

typedef struct tagCM2CONBITS {
union {
  struct {
    unsigned CCH:2;
    unsigned :2;
    unsigned CREF:1;
    unsigned :1;
    unsigned EVPOL:2;
    unsigned COUT:1;
    unsigned :4;
    unsigned CPOL:1;
    unsigned COE:1;
    unsigned ON:1;
  };
  struct {
    unsigned CCH0:1;
    unsigned CCH1:1;
    unsigned :4;
    unsigned EVPOL0:1;
    unsigned EVPOL1:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCM2CONBITS;
sfr atomic volatile typeCM2CONBITS CM2CONbits absolute 0xBF80A010;
sfr volatile typeCM2CONBITS CM2CONCLRbits absolute 0xBF80A014;
sfr volatile typeCM2CONBITS CM2CONSETbits absolute 0xBF80A018;
sfr volatile typeCM2CONBITS CM2CONINVbits absolute 0xBF80A01C;

typedef struct tagCMSTATBITS {
union {
  struct {
    unsigned C1OUT:1;
    unsigned C2OUT:1;
    unsigned :11;
    unsigned SIDL:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCMSTATBITS;
sfr atomic volatile typeCMSTATBITS CMSTATbits absolute 0xBF80A060;
sfr volatile typeCMSTATBITS CMSTATCLRbits absolute 0xBF80A064;
sfr volatile typeCMSTATBITS CMSTATSETbits absolute 0xBF80A068;
sfr volatile typeCMSTATBITS CMSTATINVbits absolute 0xBF80A06C;

typedef struct tagCTMUCONBITS {
union {
  struct {
    unsigned IRNG:2;
    unsigned ITRIM:6;
    unsigned CTTRIG:1;
    unsigned IDISSEN:1;
    unsigned EDGSEQEN:1;
    unsigned EDGEN:1;
    unsigned TGEN:1;
    unsigned CTMUSIDL:1;
    unsigned :1;
    unsigned ON:1;
    unsigned :2;
    unsigned EDG2SEL:4;
    unsigned EDG2POL:1;
    unsigned EDG2MOD:1;
    unsigned EDG1STAT:1;
    unsigned EDG2STAT:1;
    unsigned EDG1SEL:4;
    unsigned EDG1POL:1;
    unsigned EDG1MOD:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCTMUCONBITS;
sfr atomic volatile typeCTMUCONBITS CTMUCONbits absolute 0xBF80A200;
sfr volatile typeCTMUCONBITS CTMUCONCLRbits absolute 0xBF80A204;
sfr volatile typeCTMUCONBITS CTMUCONSETbits absolute 0xBF80A208;
sfr volatile typeCTMUCONBITS CTMUCONINVbits absolute 0xBF80A20C;

typedef struct tagOSCCONBITS {
union {
  struct {
    unsigned OSWEN:1;
    unsigned SOSCEN:1;
    unsigned UFRCEN:1;
    unsigned CF:1;
    unsigned SLPEN:1;
    unsigned SLOCK:1;
    unsigned ULOCK:1;
    unsigned CLKLOCK:1;
    unsigned NOSC:3;
    unsigned :1;
    unsigned COSC:3;
    unsigned :1;
    unsigned PLLMULT:3;
    unsigned PBDIV:2;
    unsigned PBDIVRDY:1;
    unsigned SOSCRDY:1;
    unsigned :1;
    unsigned FRCDIV:3;
    unsigned PLLODIV:3;
  };
  struct {
    unsigned :8;
    unsigned NOSC0:1;
    unsigned NOSC1:1;
    unsigned NOSC2:1;
    unsigned :1;
    unsigned COSC0:1;
    unsigned COSC1:1;
    unsigned COSC2:1;
    unsigned :1;
    unsigned PLLMULT0:1;
    unsigned PLLMULT1:1;
    unsigned PLLMULT2:1;
    unsigned PBDIV0:1;
    unsigned PBDIV1:1;
    unsigned :3;
    unsigned FRCDIV0:1;
    unsigned FRCDIV1:1;
    unsigned FRCDIV2:1;
    unsigned PLLODIV0:1;
    unsigned PLLODIV1:1;
    unsigned PLLODIV2:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeOSCCONBITS;
sfr atomic volatile typeOSCCONBITS OSCCONbits absolute 0xBF80F000;
sfr volatile typeOSCCONBITS OSCCONCLRbits absolute 0xBF80F004;
sfr volatile typeOSCCONBITS OSCCONSETbits absolute 0xBF80F008;
sfr volatile typeOSCCONBITS OSCCONINVbits absolute 0xBF80F00C;

typedef struct tagOSCTUNBITS {
union {
  struct {
    unsigned TUN:6;
  };
  struct {
    unsigned TUN0:1;
    unsigned TUN1:1;
    unsigned TUN2:1;
    unsigned TUN3:1;
    unsigned TUN4:1;
    unsigned TUN5:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeOSCTUNBITS;
sfr atomic volatile typeOSCTUNBITS OSCTUNbits absolute 0xBF80F010;
sfr volatile typeOSCTUNBITS OSCTUNCLRbits absolute 0xBF80F014;
sfr volatile typeOSCTUNBITS OSCTUNSETbits absolute 0xBF80F018;
sfr volatile typeOSCTUNBITS OSCTUNINVbits absolute 0xBF80F01C;

typedef struct tagREFOCONBITS {
union {
  struct {
    unsigned ROSEL:4;
    unsigned :4;
    unsigned ACTIVE:1;
    unsigned DIVSWEN:1;
    unsigned :1;
    unsigned RSLP:1;
    unsigned OE:1;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
    unsigned RODIV:15;
  };
  struct {
    unsigned w:32;
  };
};
} typeREFOCONBITS;
sfr atomic volatile typeREFOCONBITS REFOCONbits absolute 0xBF80F020;
sfr volatile typeREFOCONBITS REFOCONCLRbits absolute 0xBF80F024;
sfr volatile typeREFOCONBITS REFOCONSETbits absolute 0xBF80F028;
sfr volatile typeREFOCONBITS REFOCONINVbits absolute 0xBF80F02C;

typedef struct tagREFOTRIMBITS {
union {
  struct {
    unsigned :23;
    unsigned ROTRIM:9;
  };
  struct {
    unsigned w:32;
  };
};
} typeREFOTRIMBITS;
sfr atomic volatile typeREFOTRIMBITS REFOTRIMbits absolute 0xBF80F030;
sfr volatile typeREFOTRIMBITS REFOTRIMCLRbits absolute 0xBF80F034;
sfr volatile typeREFOTRIMBITS REFOTRIMSETbits absolute 0xBF80F038;
sfr volatile typeREFOTRIMBITS REFOTRIMINVbits absolute 0xBF80F03C;

typedef struct tagCFGCONBITS {
union {
  unsigned TDOEN:1;
  unsigned :1;
  unsigned TROEN:1;
  unsigned JTAGEN:1;
  unsigned :8;
  unsigned PMDLOCK:1;
  unsigned IOLOCK:1;
};
} typeCFGCONBITS;
sfr volatile typeCFGCONBITS CFGCONbits absolute 0xBF80F200;

typedef struct tagDDPCONBITS {
union {
  unsigned TDOEN:1;
  unsigned :1;
  unsigned TROEN:1;
  unsigned JTAGEN:1;
  unsigned :8;
  unsigned PMDLOCK:1;
  unsigned IOLOCK:1;
};
} typeDDPCONBITS;
sfr volatile typeDDPCONBITS DDPCONbits absolute 0xBF80F200;

typedef struct tagDEVIDBITS {
union {
  unsigned DEVID:28;
  unsigned VER:4;
};
} typeDEVIDBITS;
sfr volatile typeDEVIDBITS DEVIDbits absolute 0xBF80F220;
sfr atomic volatile typeDEVIDBITS SYSKEYbits absolute 0xBF80F230;
sfr volatile typeDEVIDBITS SYSKEYCLRbits absolute 0xBF80F234;
sfr volatile typeDEVIDBITS SYSKEYSETbits absolute 0xBF80F238;
sfr volatile typeDEVIDBITS SYSKEYINVbits absolute 0xBF80F23C;

typedef struct tagPMD1BITS {
union {
  unsigned AD1MD:1;
  unsigned :7;
  unsigned CTMUMD:1;
  unsigned :3;
  unsigned CVRMD:1;
};
} typePMD1BITS;
sfr atomic volatile typePMD1BITS PMD1bits absolute 0xBF80F240;
sfr volatile typePMD1BITS PMD1CLRbits absolute 0xBF80F244;
sfr volatile typePMD1BITS PMD1SETbits absolute 0xBF80F248;
sfr volatile typePMD1BITS PMD1INVbits absolute 0xBF80F24C;

typedef struct tagPMD2BITS {
union {
  unsigned CMP1MD:1;
  unsigned CMP2MD:1;
};
} typePMD2BITS;
sfr atomic volatile typePMD2BITS PMD2bits absolute 0xBF80F250;
sfr volatile typePMD2BITS PMD2CLRbits absolute 0xBF80F254;
sfr volatile typePMD2BITS PMD2SETbits absolute 0xBF80F258;
sfr volatile typePMD2BITS PMD2INVbits absolute 0xBF80F25C;

typedef struct tagPMD3BITS {
union {
  unsigned IC1MD:1;
  unsigned IC2MD:1;
  unsigned IC3MD:1;
  unsigned IC4MD:1;
  unsigned IC5MD:1;
  unsigned :11;
  unsigned OC1MD:1;
  unsigned OC2MD:1;
  unsigned OC3MD:1;
  unsigned OC4MD:1;
  unsigned OC5MD:1;
};
} typePMD3BITS;
sfr atomic volatile typePMD3BITS PMD3bits absolute 0xBF80F260;
sfr volatile typePMD3BITS PMD3CLRbits absolute 0xBF80F264;
sfr volatile typePMD3BITS PMD3SETbits absolute 0xBF80F268;
sfr volatile typePMD3BITS PMD3INVbits absolute 0xBF80F26C;

typedef struct tagPMD4BITS {
union {
  unsigned T1MD:1;
  unsigned T2MD:1;
  unsigned T3MD:1;
  unsigned T4MD:1;
  unsigned T5MD:1;
};
} typePMD4BITS;
sfr atomic volatile typePMD4BITS PMD4bits absolute 0xBF80F270;
sfr volatile typePMD4BITS PMD4CLRbits absolute 0xBF80F274;
sfr volatile typePMD4BITS PMD4SETbits absolute 0xBF80F278;
sfr volatile typePMD4BITS PMD4INVbits absolute 0xBF80F27C;

typedef struct tagPMD5BITS {
union {
  unsigned U1MD:1;
  unsigned U2MD:1;
  unsigned U3MD:1;
  unsigned U4MD:1;
  unsigned :4;
  unsigned SPI1MD:1;
  unsigned SPI2MD:1;
  unsigned :6;
  unsigned I2C1MD:1;
  unsigned I2C2MD:1;
};
} typePMD5BITS;
sfr atomic volatile typePMD5BITS PMD5bits absolute 0xBF80F280;
sfr volatile typePMD5BITS PMD5CLRbits absolute 0xBF80F284;
sfr volatile typePMD5BITS PMD5SETbits absolute 0xBF80F288;
sfr volatile typePMD5BITS PMD5INVbits absolute 0xBF80F28C;

typedef struct tagPMD6BITS {
union {
  unsigned RTCCMD:1;
  unsigned REFOMD:1;
  unsigned :14;
  unsigned PMPMD:1;
};
} typePMD6BITS;
sfr atomic volatile typePMD6BITS PMD6bits absolute 0xBF80F290;
sfr volatile typePMD6BITS PMD6CLRbits absolute 0xBF80F294;
sfr volatile typePMD6BITS PMD6SETbits absolute 0xBF80F298;
sfr volatile typePMD6BITS PMD6INVbits absolute 0xBF80F29C;

typedef struct tagNVMCONBITS {
union {
  struct {
    unsigned NVMOP:4;
    unsigned :7;
    unsigned LVDSTAT:1;
    unsigned LVDERR:1;
    unsigned WRERR:1;
    unsigned WREN:1;
    unsigned WR:1;
  };
  struct {
    unsigned NVMOP0:1;
    unsigned NVMOP1:1;
    unsigned NVMOP2:1;
    unsigned NVMOP3:1;
  };
  struct {
    unsigned PROGOP:4;
  };
  struct {
    unsigned PROGOP0:1;
    unsigned PROGOP1:1;
    unsigned PROGOP2:1;
    unsigned PROGOP3:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeNVMCONBITS;
sfr atomic volatile typeNVMCONBITS NVMCONbits absolute 0xBF80F400;
sfr volatile typeNVMCONBITS NVMCONCLRbits absolute 0xBF80F404;
sfr volatile typeNVMCONBITS NVMCONSETbits absolute 0xBF80F408;
sfr volatile typeNVMCONBITS NVMCONINVbits absolute 0xBF80F40C;
sfr volatile typeNVMCONBITS NVMKEYbits absolute 0xBF80F410;
sfr atomic volatile typeNVMCONBITS NVMADDRbits absolute 0xBF80F420;
sfr volatile typeNVMCONBITS NVMADDRCLRbits absolute 0xBF80F424;
sfr volatile typeNVMCONBITS NVMADDRSETbits absolute 0xBF80F428;
sfr volatile typeNVMCONBITS NVMADDRINVbits absolute 0xBF80F42C;
sfr volatile typeNVMCONBITS NVMDATAbits absolute 0xBF80F430;
sfr volatile typeNVMCONBITS NVMSRCADDRbits absolute 0xBF80F440;

typedef struct tagRCONBITS {
union {
  struct {
    unsigned POR:1;
    unsigned BOR:1;
    unsigned IDLE:1;
    unsigned SLEEP:1;
    unsigned WDTO:1;
    unsigned :1;
    unsigned SWR:1;
    unsigned EXTR:1;
    unsigned VREGS:1;
    unsigned CMR:1;
    unsigned :19;
    unsigned HVDR:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeRCONBITS;
sfr atomic volatile typeRCONBITS RCONbits absolute 0xBF80F600;
sfr volatile typeRCONBITS RCONCLRbits absolute 0xBF80F604;
sfr volatile typeRCONBITS RCONSETbits absolute 0xBF80F608;
sfr volatile typeRCONBITS RCONINVbits absolute 0xBF80F60C;

typedef struct tagRSWRSTBITS {
union {
  struct {
    unsigned SWRST:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeRSWRSTBITS;
sfr atomic volatile typeRSWRSTBITS RSWRSTbits absolute 0xBF80F610;
sfr volatile typeRSWRSTBITS RSWRSTCLRbits absolute 0xBF80F614;
sfr volatile typeRSWRSTBITS RSWRSTSETbits absolute 0xBF80F618;
sfr volatile typeRSWRSTBITS RSWRSTINVbits absolute 0xBF80F61C;

typedef struct tagINT1RBITS {
union {
  unsigned INT1R:4;
};
} typeINT1RBITS;
sfr volatile typeINT1RBITS INT1Rbits absolute 0xBF80FA04;

typedef struct tagINT2RBITS {
union {
  unsigned INT2R:4;
};
} typeINT2RBITS;
sfr volatile typeINT2RBITS INT2Rbits absolute 0xBF80FA08;

typedef struct tagINT3RBITS {
union {
  unsigned INT3R:4;
};
} typeINT3RBITS;
sfr volatile typeINT3RBITS INT3Rbits absolute 0xBF80FA0C;

typedef struct tagINT4RBITS {
union {
  unsigned INT4R:4;
};
} typeINT4RBITS;
sfr volatile typeINT4RBITS INT4Rbits absolute 0xBF80FA10;

typedef struct tagT2CKRBITS {
union {
  unsigned T2CKR:4;
};
} typeT2CKRBITS;
sfr volatile typeT2CKRBITS T2CKRbits absolute 0xBF80FA18;

typedef struct tagT3CKRBITS {
union {
  unsigned T3CKR:4;
};
} typeT3CKRBITS;
sfr volatile typeT3CKRBITS T3CKRbits absolute 0xBF80FA1C;

typedef struct tagT4CKRBITS {
union {
  unsigned T4CKR:4;
};
} typeT4CKRBITS;
sfr volatile typeT4CKRBITS T4CKRbits absolute 0xBF80FA20;

typedef struct tagT5CKRBITS {
union {
  unsigned T5CKR:4;
};
} typeT5CKRBITS;
sfr volatile typeT5CKRBITS T5CKRbits absolute 0xBF80FA24;

typedef struct tagIC1RBITS {
union {
  unsigned IC1R:4;
};
} typeIC1RBITS;
sfr volatile typeIC1RBITS IC1Rbits absolute 0xBF80FA28;

typedef struct tagIC2RBITS {
union {
  unsigned IC2R:4;
};
} typeIC2RBITS;
sfr volatile typeIC2RBITS IC2Rbits absolute 0xBF80FA2C;

typedef struct tagIC3RBITS {
union {
  unsigned IC3R:4;
};
} typeIC3RBITS;
sfr volatile typeIC3RBITS IC3Rbits absolute 0xBF80FA30;

typedef struct tagIC4RBITS {
union {
  unsigned IC4R:4;
};
} typeIC4RBITS;
sfr volatile typeIC4RBITS IC4Rbits absolute 0xBF80FA34;

typedef struct tagIC5RBITS {
union {
  unsigned IC5R:4;
};
} typeIC5RBITS;
sfr volatile typeIC5RBITS IC5Rbits absolute 0xBF80FA38;

typedef struct tagOCFARBITS {
union {
  unsigned OCFAR:4;
};
} typeOCFARBITS;
sfr volatile typeOCFARBITS OCFARbits absolute 0xBF80FA48;

typedef struct tagU1RXRBITS {
union {
  unsigned U1RXR:4;
};
} typeU1RXRBITS;
sfr volatile typeU1RXRBITS U1RXRbits absolute 0xBF80FA50;

typedef struct tagU1CTSRBITS {
union {
  unsigned U1CTSR:4;
};
} typeU1CTSRBITS;
sfr volatile typeU1CTSRBITS U1CTSRbits absolute 0xBF80FA54;

typedef struct tagU2RXRBITS {
union {
  unsigned U2RXR:4;
};
} typeU2RXRBITS;
sfr volatile typeU2RXRBITS U2RXRbits absolute 0xBF80FA58;

typedef struct tagU2CTSRBITS {
union {
  unsigned U2CTSR:4;
};
} typeU2CTSRBITS;
sfr volatile typeU2CTSRBITS U2CTSRbits absolute 0xBF80FA5C;

typedef struct tagU3RXRBITS {
union {
  unsigned U3RXR:4;
};
} typeU3RXRBITS;
sfr volatile typeU3RXRBITS U3RXRbits absolute 0xBF80FA60;

typedef struct tagU3CTSRBITS {
union {
  unsigned U3CTSR:4;
};
} typeU3CTSRBITS;
sfr volatile typeU3CTSRBITS U3CTSRbits absolute 0xBF80FA64;

typedef struct tagU4RXRBITS {
union {
  unsigned U4RXR:4;
};
} typeU4RXRBITS;
sfr volatile typeU4RXRBITS U4RXRbits absolute 0xBF80FA68;

typedef struct tagU4CTSRBITS {
union {
  unsigned U4CTSR:4;
};
} typeU4CTSRBITS;
sfr volatile typeU4CTSRBITS U4CTSRbits absolute 0xBF80FA6C;

typedef struct tagU5RXRBITS {
union {
  unsigned U5RXR:4;
};
} typeU5RXRBITS;
sfr volatile typeU5RXRBITS U5RXRbits absolute 0xBF80FA70;

typedef struct tagU5CTSRBITS {
union {
  unsigned U5CTSR:4;
};
} typeU5CTSRBITS;
sfr volatile typeU5CTSRBITS U5CTSRbits absolute 0xBF80FA74;

typedef struct tagSDI1RBITS {
union {
  unsigned SDI1R:4;
};
} typeSDI1RBITS;
sfr volatile typeSDI1RBITS SDI1Rbits absolute 0xBF80FA84;

typedef struct tagSS1RBITS {
union {
  unsigned SS1R:4;
};
} typeSS1RBITS;
sfr volatile typeSS1RBITS SS1Rbits absolute 0xBF80FA88;

typedef struct tagSDI2RBITS {
union {
  unsigned SDI2R:4;
};
} typeSDI2RBITS;
sfr volatile typeSDI2RBITS SDI2Rbits absolute 0xBF80FA90;

typedef struct tagSS2RBITS {
union {
  unsigned SS2R:4;
};
} typeSS2RBITS;
sfr volatile typeSS2RBITS SS2Rbits absolute 0xBF80FA94;

typedef struct tagREFCLKIRBITS {
union {
  unsigned REFCLKIR:4;
};
} typeREFCLKIRBITS;
sfr volatile typeREFCLKIRBITS REFCLKIRbits absolute 0xBF80FAD0;

typedef struct tagRPB0RBITS {
union {
  unsigned RPB0R:4;
};
} typeRPB0RBITS;
sfr volatile typeRPB0RBITS RPB0Rbits absolute 0xBF80FB40;

typedef struct tagRPB1RBITS {
union {
  unsigned RPB1R:4;
};
} typeRPB1RBITS;
sfr volatile typeRPB1RBITS RPB1Rbits absolute 0xBF80FB44;

typedef struct tagRPB2RBITS {
union {
  unsigned RPB2R:4;
};
} typeRPB2RBITS;
sfr volatile typeRPB2RBITS RPB2Rbits absolute 0xBF80FB48;

typedef struct tagRPB3RBITS {
union {
  unsigned RPB3R:4;
};
} typeRPB3RBITS;
sfr volatile typeRPB3RBITS RPB3Rbits absolute 0xBF80FB4C;

typedef struct tagRPB5RBITS {
union {
  unsigned RPB5R:4;
};
} typeRPB5RBITS;
sfr volatile typeRPB5RBITS RPB5Rbits absolute 0xBF80FB54;

typedef struct tagRPB6RBITS {
union {
  unsigned RPB6R:4;
};
} typeRPB6RBITS;
sfr volatile typeRPB6RBITS RPB6Rbits absolute 0xBF80FB58;

typedef struct tagRPB7RBITS {
union {
  unsigned RPB7R:4;
};
} typeRPB7RBITS;
sfr volatile typeRPB7RBITS RPB7Rbits absolute 0xBF80FB5C;

typedef struct tagRPB8RBITS {
union {
  unsigned RPB8R:4;
};
} typeRPB8RBITS;
sfr volatile typeRPB8RBITS RPB8Rbits absolute 0xBF80FB60;

typedef struct tagRPB9RBITS {
union {
  unsigned RPB9R:4;
};
} typeRPB9RBITS;
sfr volatile typeRPB9RBITS RPB9Rbits absolute 0xBF80FB64;

typedef struct tagRPB10RBITS {
union {
  unsigned RPB10R:4;
};
} typeRPB10RBITS;
sfr volatile typeRPB10RBITS RPB10Rbits absolute 0xBF80FB68;

typedef struct tagRPB14RBITS {
union {
  unsigned RPB14R:4;
};
} typeRPB14RBITS;
sfr volatile typeRPB14RBITS RPB14Rbits absolute 0xBF80FB78;

typedef struct tagRPB15RBITS {
union {
  unsigned RPB15R:4;
};
} typeRPB15RBITS;
sfr volatile typeRPB15RBITS RPB15Rbits absolute 0xBF80FB7C;

typedef struct tagRPC13RBITS {
union {
  unsigned RPC13R:4;
};
} typeRPC13RBITS;
sfr volatile typeRPC13RBITS RPC13Rbits absolute 0xBF80FBB4;

typedef struct tagRPC14RBITS {
union {
  unsigned RPC14R:4;
};
} typeRPC14RBITS;
sfr volatile typeRPC14RBITS RPC14Rbits absolute 0xBF80FBB8;

typedef struct tagRPD0RBITS {
union {
  unsigned RPD0R:4;
};
} typeRPD0RBITS;
sfr volatile typeRPD0RBITS RPD0Rbits absolute 0xBF80FBC0;

typedef struct tagRPD1RBITS {
union {
  unsigned RPD1R:4;
};
} typeRPD1RBITS;
sfr volatile typeRPD1RBITS RPD1Rbits absolute 0xBF80FBC4;

typedef struct tagRPD2RBITS {
union {
  unsigned RPD2R:4;
};
} typeRPD2RBITS;
sfr volatile typeRPD2RBITS RPD2Rbits absolute 0xBF80FBC8;

typedef struct tagRPD3RBITS {
union {
  unsigned RPD3R:4;
};
} typeRPD3RBITS;
sfr volatile typeRPD3RBITS RPD3Rbits absolute 0xBF80FBCC;

typedef struct tagRPD4RBITS {
union {
  unsigned RPD4R:4;
};
} typeRPD4RBITS;
sfr volatile typeRPD4RBITS RPD4Rbits absolute 0xBF80FBD0;

typedef struct tagRPD5RBITS {
union {
  unsigned RPD5R:4;
};
} typeRPD5RBITS;
sfr volatile typeRPD5RBITS RPD5Rbits absolute 0xBF80FBD4;

typedef struct tagRPD8RBITS {
union {
  unsigned RPD8R:4;
};
} typeRPD8RBITS;
sfr volatile typeRPD8RBITS RPD8Rbits absolute 0xBF80FBE0;

typedef struct tagRPD9RBITS {
union {
  unsigned RPD9R:4;
};
} typeRPD9RBITS;
sfr volatile typeRPD9RBITS RPD9Rbits absolute 0xBF80FBE4;

typedef struct tagRPD10RBITS {
union {
  unsigned RPD10R:4;
};
} typeRPD10RBITS;
sfr volatile typeRPD10RBITS RPD10Rbits absolute 0xBF80FBE8;

typedef struct tagRPD11RBITS {
union {
  unsigned RPD11R:4;
};
} typeRPD11RBITS;
sfr volatile typeRPD11RBITS RPD11Rbits absolute 0xBF80FBEC;

typedef struct tagRPE3RBITS {
union {
  unsigned RPE3R:4;
};
} typeRPE3RBITS;
sfr volatile typeRPE3RBITS RPE3Rbits absolute 0xBF80FC0C;

typedef struct tagRPE5RBITS {
union {
  unsigned RPE5R:4;
};
} typeRPE5RBITS;
sfr volatile typeRPE5RBITS RPE5Rbits absolute 0xBF80FC14;

typedef struct tagRPF0RBITS {
union {
  unsigned RPF0R:4;
};
} typeRPF0RBITS;
sfr volatile typeRPF0RBITS RPF0Rbits absolute 0xBF80FC40;

typedef struct tagRPF1RBITS {
union {
  unsigned RPF1R:4;
};
} typeRPF1RBITS;
sfr volatile typeRPF1RBITS RPF1Rbits absolute 0xBF80FC44;

typedef struct tagRPF2RBITS {
union {
  unsigned RPF2R:4;
};
} typeRPF2RBITS;
sfr volatile typeRPF2RBITS RPF2Rbits absolute 0xBF80FC48;

typedef struct tagRPF3RBITS {
union {
  unsigned RPF3R:4;
};
} typeRPF3RBITS;
sfr volatile typeRPF3RBITS RPF3Rbits absolute 0xBF80FC4C;

typedef struct tagRPF4RBITS {
union {
  unsigned RPF4R:4;
};
} typeRPF4RBITS;
sfr volatile typeRPF4RBITS RPF4Rbits absolute 0xBF80FC50;

typedef struct tagRPF5RBITS {
union {
  unsigned RPF5R:4;
};
} typeRPF5RBITS;
sfr volatile typeRPF5RBITS RPF5Rbits absolute 0xBF80FC54;

typedef struct tagRPF6RBITS {
union {
  unsigned RPF6R:4;
};
} typeRPF6RBITS;
sfr volatile typeRPF6RBITS RPF6Rbits absolute 0xBF80FC58;

typedef struct tagRPG6RBITS {
union {
  unsigned RPG6R:4;
};
} typeRPG6RBITS;
sfr volatile typeRPG6RBITS RPG6Rbits absolute 0xBF80FC98;

typedef struct tagRPG7RBITS {
union {
  unsigned RPG7R:4;
};
} typeRPG7RBITS;
sfr volatile typeRPG7RBITS RPG7Rbits absolute 0xBF80FC9C;

typedef struct tagRPG8RBITS {
union {
  unsigned RPG8R:4;
};
} typeRPG8RBITS;
sfr volatile typeRPG8RBITS RPG8Rbits absolute 0xBF80FCA0;

typedef struct tagRPG9RBITS {
union {
  unsigned RPG9R:4;
};
} typeRPG9RBITS;
sfr volatile typeRPG9RBITS RPG9Rbits absolute 0xBF80FCA4;

typedef struct tagINTCONBITS {
union {
  struct {
    unsigned INT0EP:1;
    unsigned INT1EP:1;
    unsigned INT2EP:1;
    unsigned INT3EP:1;
    unsigned INT4EP:1;
    unsigned :3;
    unsigned TPC:3;
    unsigned :1;
    unsigned MVEC:1;
    unsigned :3;
    unsigned SS0:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeINTCONBITS;
sfr atomic volatile typeINTCONBITS INTCONbits absolute 0xBF881000;
sfr volatile typeINTCONBITS INTCONCLRbits absolute 0xBF881004;
sfr volatile typeINTCONBITS INTCONSETbits absolute 0xBF881008;
sfr volatile typeINTCONBITS INTCONINVbits absolute 0xBF88100C;

typedef struct tagINTSTATBITS {
union {
  unsigned VEC:6;
  unsigned :2;
  unsigned SRIPL:3;
};
} typeINTSTATBITS;
sfr volatile typeINTSTATBITS INTSTATbits absolute 0xBF881010;
sfr atomic volatile typeINTSTATBITS IPTMRbits absolute 0xBF881020;
sfr volatile typeINTSTATBITS IPTMRCLRbits absolute 0xBF881024;
sfr volatile typeINTSTATBITS IPTMRSETbits absolute 0xBF881028;
sfr volatile typeINTSTATBITS IPTMRINVbits absolute 0xBF88102C;

typedef struct tagIFS0BITS {
union {
  struct {
    unsigned CTIF:1;
    unsigned CS0IF:1;
    unsigned CS1IF:1;
    unsigned INT0IF:1;
    unsigned T1IF:1;
    unsigned IC1EIF:1;
    unsigned IC1IF:1;
    unsigned OC1IF:1;
    unsigned INT1IF:1;
    unsigned T2IF:1;
    unsigned IC2EIF:1;
    unsigned IC2IF:1;
    unsigned OC2IF:1;
    unsigned INT2IF:1;
    unsigned T3IF:1;
    unsigned IC3EIF:1;
    unsigned IC3IF:1;
    unsigned OC3IF:1;
    unsigned INT3IF:1;
    unsigned T4IF:1;
    unsigned IC4EIF:1;
    unsigned IC4IF:1;
    unsigned OC4IF:1;
    unsigned INT4IF:1;
    unsigned T5IF:1;
    unsigned IC5EIF:1;
    unsigned IC5IF:1;
    unsigned OC5IF:1;
    unsigned AD1IF:1;
    unsigned FSCMIF:1;
    unsigned RTCCIF:1;
    unsigned FCEIF:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeIFS0BITS;
sfr atomic volatile typeIFS0BITS IFS0bits absolute 0xBF881030;
sfr volatile typeIFS0BITS IFS0CLRbits absolute 0xBF881034;
sfr volatile typeIFS0BITS IFS0SETbits absolute 0xBF881038;
sfr volatile typeIFS0BITS IFS0INVbits absolute 0xBF88103C;

typedef struct tagIFS1BITS {
union {
  struct {
    unsigned CMP1IF:1;
    unsigned CMP2IF:1;
    unsigned :1;
    unsigned SPI1EIF:1;
    unsigned SPI1RXIF:1;
    unsigned SPI1TXIF:1;
    unsigned U1EIF:1;
    unsigned U1RXIF:1;
    unsigned U1TXIF:1;
    unsigned I2C1BIF:1;
    unsigned I2C1SIF:1;
    unsigned I2C1MIF:1;
    unsigned CNAIF:1;
    unsigned CNBIF:1;
    unsigned CNCIF:1;
    unsigned CNDIF:1;
    unsigned CNEIF:1;
    unsigned CNFIF:1;
    unsigned CNGIF:1;
    unsigned PMPIF:1;
    unsigned PMPEIF:1;
    unsigned SPI2EIF:1;
    unsigned SPI2RXIF:1;
    unsigned SPI2TXIF:1;
    unsigned U2EIF:1;
    unsigned U2RXIF:1;
    unsigned U2TXIF:1;
    unsigned I2C2BIF:1;
    unsigned I2C2SIF:1;
    unsigned I2C2MIF:1;
    unsigned U3EIF:1;
    unsigned U3RXIF:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeIFS1BITS;
sfr atomic volatile typeIFS1BITS IFS1bits absolute 0xBF881040;
sfr volatile typeIFS1BITS IFS1CLRbits absolute 0xBF881044;
sfr volatile typeIFS1BITS IFS1SETbits absolute 0xBF881048;
sfr volatile typeIFS1BITS IFS1INVbits absolute 0xBF88104C;

typedef struct tagIFS2BITS {
union {
  unsigned U3TXIF:1;
  unsigned U4EIF:1;
  unsigned U4RXIF:1;
  unsigned U4TXIF:1;
  unsigned :3;
  unsigned CTMUIF:1;
  unsigned DMA0IF:1;
  unsigned DMA1IF:1;
  unsigned DMA2IF:1;
  unsigned DMA3IF:1;
};
} typeIFS2BITS;
sfr atomic volatile typeIFS2BITS IFS2bits absolute 0xBF881050;
sfr volatile typeIFS2BITS IFS2CLRbits absolute 0xBF881054;
sfr volatile typeIFS2BITS IFS2SETbits absolute 0xBF881058;
sfr volatile typeIFS2BITS IFS2INVbits absolute 0xBF88105C;

typedef struct tagIEC0BITS {
union {
  struct {
    unsigned CTIE:1;
    unsigned CS0IE:1;
    unsigned CS1IE:1;
    unsigned INT0IE:1;
    unsigned T1IE:1;
    unsigned IC1EIE:1;
    unsigned IC1IE:1;
    unsigned OC1IE:1;
    unsigned INT1IE:1;
    unsigned T2IE:1;
    unsigned IC2EIE:1;
    unsigned IC2IE:1;
    unsigned OC2IE:1;
    unsigned INT2IE:1;
    unsigned T3IE:1;
    unsigned IC3EIE:1;
    unsigned IC3IE:1;
    unsigned OC3IE:1;
    unsigned INT3IE:1;
    unsigned T4IE:1;
    unsigned IC4EIE:1;
    unsigned IC4IE:1;
    unsigned OC4IE:1;
    unsigned INT4IE:1;
    unsigned T5IE:1;
    unsigned IC5EIE:1;
    unsigned IC5IE:1;
    unsigned OC5IE:1;
    unsigned AD1IE:1;
    unsigned FSCMIE:1;
    unsigned RTCCIE:1;
    unsigned FCEIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeIEC0BITS;
sfr atomic volatile typeIEC0BITS IEC0bits absolute 0xBF881060;
sfr volatile typeIEC0BITS IEC0CLRbits absolute 0xBF881064;
sfr volatile typeIEC0BITS IEC0SETbits absolute 0xBF881068;
sfr volatile typeIEC0BITS IEC0INVbits absolute 0xBF88106C;

typedef struct tagIEC1BITS {
union {
  struct {
    unsigned CMP1IE:1;
    unsigned CMP2IE:1;
    unsigned :1;
    unsigned SPI1EIE:1;
    unsigned SPI1RXIE:1;
    unsigned SPI1TXIE:1;
    unsigned U1EIE:1;
    unsigned U1RXIE:1;
    unsigned U1TXIE:1;
    unsigned I2C1BIE:1;
    unsigned I2C1SIE:1;
    unsigned I2C1MIE:1;
    unsigned CNAIE:1;
    unsigned CNBIE:1;
    unsigned CNCIE:1;
    unsigned CNDIE:1;
    unsigned CNEIE:1;
    unsigned CNFIE:1;
    unsigned CNGIE:1;
    unsigned PMPIE:1;
    unsigned PMPEIE:1;
    unsigned SPI2EIE:1;
    unsigned SPI2RXIE:1;
    unsigned SPI2TXIE:1;
    unsigned U2EIE:1;
    unsigned U2RXIE:1;
    unsigned U2TXIE:1;
    unsigned I2C2BIE:1;
    unsigned I2C2SIE:1;
    unsigned I2C2MIE:1;
    unsigned U3EIE:1;
    unsigned U3RXIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeIEC1BITS;
sfr atomic volatile typeIEC1BITS IEC1bits absolute 0xBF881070;
sfr volatile typeIEC1BITS IEC1CLRbits absolute 0xBF881074;
sfr volatile typeIEC1BITS IEC1SETbits absolute 0xBF881078;
sfr volatile typeIEC1BITS IEC1INVbits absolute 0xBF88107C;

typedef struct tagIEC2BITS {
union {
  unsigned U3TXIE:1;
  unsigned U4EIE:1;
  unsigned U4RXIE:1;
  unsigned U4TXIE:1;
  unsigned :3;
  unsigned CTMUIE:1;
  unsigned DMA0IE:1;
  unsigned DMA1IE:1;
  unsigned DMA2IE:1;
  unsigned DMA3IE:1;
};
} typeIEC2BITS;
sfr atomic volatile typeIEC2BITS IEC2bits absolute 0xBF881080;
sfr volatile typeIEC2BITS IEC2CLRbits absolute 0xBF881084;
sfr volatile typeIEC2BITS IEC2SETbits absolute 0xBF881088;
sfr volatile typeIEC2BITS IEC2INVbits absolute 0xBF88108C;

typedef struct tagIPC0BITS {
union {
  struct {
    unsigned CTIS:2;
    unsigned CTIP:3;
    unsigned :3;
    unsigned CS0IS:2;
    unsigned CS0IP:3;
    unsigned :3;
    unsigned CS1IS:2;
    unsigned CS1IP:3;
    unsigned :3;
    unsigned INT0IS:2;
    unsigned INT0IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC0BITS;
sfr atomic volatile typeIPC0BITS IPC0bits absolute 0xBF881090;
sfr volatile typeIPC0BITS IPC0CLRbits absolute 0xBF881094;
sfr volatile typeIPC0BITS IPC0SETbits absolute 0xBF881098;
sfr volatile typeIPC0BITS IPC0INVbits absolute 0xBF88109C;

typedef struct tagIPC1BITS {
union {
  struct {
    unsigned T1IS:2;
    unsigned T1IP:3;
    unsigned :3;
    unsigned IC1IS:2;
    unsigned IC1IP:3;
    unsigned :3;
    unsigned OC1IS:2;
    unsigned OC1IP:3;
    unsigned :3;
    unsigned INT1IS:2;
    unsigned INT1IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC1BITS;
sfr atomic volatile typeIPC1BITS IPC1bits absolute 0xBF8810A0;
sfr volatile typeIPC1BITS IPC1CLRbits absolute 0xBF8810A4;
sfr volatile typeIPC1BITS IPC1SETbits absolute 0xBF8810A8;
sfr volatile typeIPC1BITS IPC1INVbits absolute 0xBF8810AC;

typedef struct tagIPC2BITS {
union {
  struct {
    unsigned T2IS:2;
    unsigned T2IP:3;
    unsigned :3;
    unsigned IC2IS:2;
    unsigned IC2IP:3;
    unsigned :3;
    unsigned OC2IS:2;
    unsigned OC2IP:3;
    unsigned :3;
    unsigned INT2IS:2;
    unsigned INT2IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC2BITS;
sfr atomic volatile typeIPC2BITS IPC2bits absolute 0xBF8810B0;
sfr volatile typeIPC2BITS IPC2CLRbits absolute 0xBF8810B4;
sfr volatile typeIPC2BITS IPC2SETbits absolute 0xBF8810B8;
sfr volatile typeIPC2BITS IPC2INVbits absolute 0xBF8810BC;

typedef struct tagIPC3BITS {
union {
  struct {
    unsigned T3IS:2;
    unsigned T3IP:3;
    unsigned :3;
    unsigned IC3IS:2;
    unsigned IC3IP:3;
    unsigned :3;
    unsigned OC3IS:2;
    unsigned OC3IP:3;
    unsigned :3;
    unsigned INT3IS:2;
    unsigned INT3IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC3BITS;
sfr atomic volatile typeIPC3BITS IPC3bits absolute 0xBF8810C0;
sfr volatile typeIPC3BITS IPC3CLRbits absolute 0xBF8810C4;
sfr volatile typeIPC3BITS IPC3SETbits absolute 0xBF8810C8;
sfr volatile typeIPC3BITS IPC3INVbits absolute 0xBF8810CC;

typedef struct tagIPC4BITS {
union {
  struct {
    unsigned T4IS:2;
    unsigned T4IP:3;
    unsigned :3;
    unsigned IC4IS:2;
    unsigned IC4IP:3;
    unsigned :3;
    unsigned OC4IS:2;
    unsigned OC4IP:3;
    unsigned :3;
    unsigned INT4IS:2;
    unsigned INT4IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC4BITS;
sfr atomic volatile typeIPC4BITS IPC4bits absolute 0xBF8810D0;
sfr volatile typeIPC4BITS IPC4CLRbits absolute 0xBF8810D4;
sfr volatile typeIPC4BITS IPC4SETbits absolute 0xBF8810D8;
sfr volatile typeIPC4BITS IPC4INVbits absolute 0xBF8810DC;

typedef struct tagIPC5BITS {
union {
  struct {
    unsigned T5IS:2;
    unsigned T5IP:3;
    unsigned :3;
    unsigned IC5IS:2;
    unsigned IC5IP:3;
    unsigned :3;
    unsigned OC5IS:2;
    unsigned OC5IP:3;
    unsigned :3;
    unsigned AD1IS:2;
    unsigned AD1IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC5BITS;
sfr atomic volatile typeIPC5BITS IPC5bits absolute 0xBF8810E0;
sfr volatile typeIPC5BITS IPC5CLRbits absolute 0xBF8810E4;
sfr volatile typeIPC5BITS IPC5SETbits absolute 0xBF8810E8;
sfr volatile typeIPC5BITS IPC5INVbits absolute 0xBF8810EC;

typedef struct tagIPC6BITS {
union {
  struct {
    unsigned FSCMIS:2;
    unsigned FSCMIP:3;
    unsigned :3;
    unsigned RTCCIS:2;
    unsigned RTCCIP:3;
    unsigned :3;
    unsigned FCEIS:2;
    unsigned FCEIP:3;
    unsigned :3;
    unsigned CMP1IS:2;
    unsigned CMP1IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC6BITS;
sfr atomic volatile typeIPC6BITS IPC6bits absolute 0xBF8810F0;
sfr volatile typeIPC6BITS IPC6CLRbits absolute 0xBF8810F4;
sfr volatile typeIPC6BITS IPC6SETbits absolute 0xBF8810F8;
sfr volatile typeIPC6BITS IPC6INVbits absolute 0xBF8810FC;

typedef struct tagIPC7BITS {
union {
  struct {
    unsigned CMP2IS:2;
    unsigned CMP2IP:3;
    unsigned :11;
    unsigned SPI1IS:2;
    unsigned SPI1IP:3;
    unsigned :3;
    unsigned U1IS:2;
    unsigned U1IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC7BITS;
sfr atomic volatile typeIPC7BITS IPC7bits absolute 0xBF881100;
sfr volatile typeIPC7BITS IPC7CLRbits absolute 0xBF881104;
sfr volatile typeIPC7BITS IPC7SETbits absolute 0xBF881108;
sfr volatile typeIPC7BITS IPC7INVbits absolute 0xBF88110C;

typedef struct tagIPC8BITS {
union {
  struct {
    unsigned I2C1IS:2;
    unsigned I2C1IP:3;
    unsigned :3;
    unsigned CNIS:2;
    unsigned CNIP:3;
    unsigned :3;
    unsigned PMPIS:2;
    unsigned PMPIP:3;
    unsigned :3;
    unsigned SPI2IS:2;
    unsigned SPI2IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC8BITS;
sfr atomic volatile typeIPC8BITS IPC8bits absolute 0xBF881110;
sfr volatile typeIPC8BITS IPC8CLRbits absolute 0xBF881114;
sfr volatile typeIPC8BITS IPC8SETbits absolute 0xBF881118;
sfr volatile typeIPC8BITS IPC8INVbits absolute 0xBF88111C;

typedef struct tagIPC9BITS {
union {
  struct {
    unsigned U2IS:2;
    unsigned U2IP:3;
    unsigned :3;
    unsigned I2C2IS:2;
    unsigned I2C2IP:3;
    unsigned :3;
    unsigned U3IS:2;
    unsigned U3IP:3;
    unsigned :3;
    unsigned U4IS:2;
    unsigned U4IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC9BITS;
sfr atomic volatile typeIPC9BITS IPC9bits absolute 0xBF881120;
sfr volatile typeIPC9BITS IPC9CLRbits absolute 0xBF881124;
sfr volatile typeIPC9BITS IPC9SETbits absolute 0xBF881128;
sfr volatile typeIPC9BITS IPC9INVbits absolute 0xBF88112C;

typedef struct tagIPC10BITS {
union {
  struct {
    unsigned :8;
    unsigned CTMUIP:2;
    unsigned CTMUIS:3;
    unsigned :3;
    unsigned DMA0IS:2;
    unsigned DMA0IP:3;
    unsigned :3;
    unsigned DMA1IS:2;
    unsigned DMA1IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC10BITS;
sfr atomic volatile typeIPC10BITS IPC10bits absolute 0xBF881130;
sfr volatile typeIPC10BITS IPC10CLRbits absolute 0xBF881134;
sfr volatile typeIPC10BITS IPC10SETbits absolute 0xBF881138;
sfr volatile typeIPC10BITS IPC10INVbits absolute 0xBF88113C;

typedef struct tagIPC11BITS {
union {
  struct {
    unsigned DMA2IS:2;
    unsigned DMA2IP:3;
    unsigned :3;
    unsigned DMA3IS:2;
    unsigned DMA3IP:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeIPC11BITS;
sfr atomic volatile typeIPC11BITS IPC11bits absolute 0xBF881140;
sfr volatile typeIPC11BITS IPC11CLRbits absolute 0xBF881144;
sfr volatile typeIPC11BITS IPC11SETbits absolute 0xBF881148;
sfr volatile typeIPC11BITS IPC11INVbits absolute 0xBF88114C;

typedef struct tagBMXCONBITS {
union {
  struct {
    unsigned BMXARB:3;
    unsigned :3;
    unsigned BMXWSDRM:1;
    unsigned :9;
    unsigned BMXERRIS:1;
    unsigned BMXERRDS:1;
    unsigned BMXERRDMA:1;
    unsigned BMXERRICD:1;
    unsigned BMXERRIXI:1;
    unsigned :5;
    unsigned BMXCHEDMA:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeBMXCONBITS;
sfr atomic volatile typeBMXCONBITS BMXCONbits absolute 0xBF882000;
sfr volatile typeBMXCONBITS BMXCONCLRbits absolute 0xBF882004;
sfr volatile typeBMXCONBITS BMXCONSETbits absolute 0xBF882008;
sfr volatile typeBMXCONBITS BMXCONINVbits absolute 0xBF88200C;
sfr atomic volatile typeBMXCONBITS BMXDKPBAbits absolute 0xBF882010;
sfr volatile typeBMXCONBITS BMXDKPBACLRbits absolute 0xBF882014;
sfr volatile typeBMXCONBITS BMXDKPBASETbits absolute 0xBF882018;
sfr volatile typeBMXCONBITS BMXDKPBAINVbits absolute 0xBF88201C;
sfr atomic volatile typeBMXCONBITS BMXDUDBAbits absolute 0xBF882020;
sfr volatile typeBMXCONBITS BMXDUDBACLRbits absolute 0xBF882024;
sfr volatile typeBMXCONBITS BMXDUDBASETbits absolute 0xBF882028;
sfr volatile typeBMXCONBITS BMXDUDBAINVbits absolute 0xBF88202C;
sfr atomic volatile typeBMXCONBITS BMXDUPBAbits absolute 0xBF882030;
sfr volatile typeBMXCONBITS BMXDUPBACLRbits absolute 0xBF882034;
sfr volatile typeBMXCONBITS BMXDUPBASETbits absolute 0xBF882038;
sfr volatile typeBMXCONBITS BMXDUPBAINVbits absolute 0xBF88203C;
sfr volatile typeBMXCONBITS BMXDRMSZbits absolute 0xBF882040;
sfr atomic volatile typeBMXCONBITS BMXPUPBAbits absolute 0xBF882050;
sfr volatile typeBMXCONBITS BMXPUPBACLRbits absolute 0xBF882054;
sfr volatile typeBMXCONBITS BMXPUPBASETbits absolute 0xBF882058;
sfr volatile typeBMXCONBITS BMXPUPBAINVbits absolute 0xBF88205C;
sfr volatile typeBMXCONBITS BMXPFMSZbits absolute 0xBF882060;
sfr volatile typeBMXCONBITS BMXBOOTSZbits absolute 0xBF882070;

typedef struct tagDMACONBITS {
union {
  struct {
    unsigned :11;
    unsigned DMABUSY:1;
    unsigned SUSPEND:1;
    unsigned :2;
    unsigned ON:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeDMACONBITS;
sfr atomic volatile typeDMACONBITS DMACONbits absolute 0xBF883000;
sfr volatile typeDMACONBITS DMACONCLRbits absolute 0xBF883004;
sfr volatile typeDMACONBITS DMACONSETbits absolute 0xBF883008;
sfr volatile typeDMACONBITS DMACONINVbits absolute 0xBF88300C;

typedef struct tagDMASTATBITS {
union {
  struct {
    unsigned DMACH:3;
    unsigned RDWR:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeDMASTATBITS;
sfr atomic volatile typeDMASTATBITS DMASTATbits absolute 0xBF883010;
sfr volatile typeDMASTATBITS DMASTATCLRbits absolute 0xBF883014;
sfr volatile typeDMASTATBITS DMASTATSETbits absolute 0xBF883018;
sfr volatile typeDMASTATBITS DMASTATINVbits absolute 0xBF88301C;
sfr atomic volatile typeDMASTATBITS DMAADDRbits absolute 0xBF883020;
sfr volatile typeDMASTATBITS DMAADDRCLRbits absolute 0xBF883024;
sfr volatile typeDMASTATBITS DMAADDRSETbits absolute 0xBF883028;
sfr volatile typeDMASTATBITS DMAADDRINVbits absolute 0xBF88302C;

typedef struct tagDCRCCONBITS {
union {
  struct {
    unsigned CRCCH:3;
    unsigned :2;
    unsigned CRCTYP:1;
    unsigned CRCAPP:1;
    unsigned CRCEN:1;
    unsigned PLEN:5;
    unsigned :11;
    unsigned BITO:1;
    unsigned :2;
    unsigned WBO:1;
    unsigned BYTO:2;
  };
  struct {
    unsigned w:32;
  };
};
} typeDCRCCONBITS;
sfr atomic volatile typeDCRCCONBITS DCRCCONbits absolute 0xBF883030;
sfr volatile typeDCRCCONBITS DCRCCONCLRbits absolute 0xBF883034;
sfr volatile typeDCRCCONBITS DCRCCONSETbits absolute 0xBF883038;
sfr volatile typeDCRCCONBITS DCRCCONINVbits absolute 0xBF88303C;
sfr atomic volatile typeDCRCCONBITS DCRCDATAbits absolute 0xBF883040;
sfr volatile typeDCRCCONBITS DCRCDATACLRbits absolute 0xBF883044;
sfr volatile typeDCRCCONBITS DCRCDATASETbits absolute 0xBF883048;
sfr volatile typeDCRCCONBITS DCRCDATAINVbits absolute 0xBF88304C;
sfr atomic volatile typeDCRCCONBITS DCRCXORbits absolute 0xBF883050;
sfr volatile typeDCRCCONBITS DCRCXORCLRbits absolute 0xBF883054;
sfr volatile typeDCRCCONBITS DCRCXORSETbits absolute 0xBF883058;
sfr volatile typeDCRCCONBITS DCRCXORINVbits absolute 0xBF88305C;

typedef struct tagDCH0CONBITS {
union {
  struct {
    unsigned CHPRI:2;
    unsigned CHEDET:1;
    unsigned :1;
    unsigned CHAEN:1;
    unsigned CHCHN:1;
    unsigned CHAED:1;
    unsigned CHEN:1;
    unsigned CHCHNS:1;
    unsigned :6;
    unsigned CHBUSY:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeDCH0CONBITS;
sfr atomic volatile typeDCH0CONBITS DCH0CONbits absolute 0xBF883060;
sfr volatile typeDCH0CONBITS DCH0CONCLRbits absolute 0xBF883064;
sfr volatile typeDCH0CONBITS DCH0CONSETbits absolute 0xBF883068;
sfr volatile typeDCH0CONBITS DCH0CONINVbits absolute 0xBF88306C;

typedef struct tagDCH0ECONBITS {
union {
  struct {
    unsigned :3;
    unsigned AIRQEN:1;
    unsigned SIRQEN:1;
    unsigned PATEN:1;
    unsigned CABORT:1;
    unsigned CFORCE:1;
    unsigned CHSIRQ:8;
    unsigned CHAIRQ:8;
  };
  struct {
    unsigned w:32;
  };
};
} typeDCH0ECONBITS;
sfr atomic volatile typeDCH0ECONBITS DCH0ECONbits absolute 0xBF883070;
sfr volatile typeDCH0ECONBITS DCH0ECONCLRbits absolute 0xBF883074;
sfr volatile typeDCH0ECONBITS DCH0ECONSETbits absolute 0xBF883078;
sfr volatile typeDCH0ECONBITS DCH0ECONINVbits absolute 0xBF88307C;

typedef struct tagDCH0INTBITS {
union {
  struct {
    unsigned CHERIF:1;
    unsigned CHTAIF:1;
    unsigned CHCCIF:1;
    unsigned CHBCIF:1;
    unsigned CHDHIF:1;
    unsigned CHDDIF:1;
    unsigned CHSHIF:1;
    unsigned CHSDIF:1;
    unsigned :8;
    unsigned CHERIE:1;
    unsigned CHTAIE:1;
    unsigned CHCCIE:1;
    unsigned CHBCIE:1;
    unsigned CHDHIE:1;
    unsigned CHDDIE:1;
    unsigned CHSHIE:1;
    unsigned CHSDIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeDCH0INTBITS;
sfr atomic volatile typeDCH0INTBITS DCH0INTbits absolute 0xBF883080;
sfr volatile typeDCH0INTBITS DCH0INTCLRbits absolute 0xBF883084;
sfr volatile typeDCH0INTBITS DCH0INTSETbits absolute 0xBF883088;
sfr volatile typeDCH0INTBITS DCH0INTINVbits absolute 0xBF88308C;

typedef struct tagDCH0SSABITS {
union {
  unsigned CHSSA:32;
};
} typeDCH0SSABITS;
sfr atomic volatile typeDCH0SSABITS DCH0SSAbits absolute 0xBF883090;
sfr volatile typeDCH0SSABITS DCH0SSACLRbits absolute 0xBF883094;
sfr volatile typeDCH0SSABITS DCH0SSASETbits absolute 0xBF883098;
sfr volatile typeDCH0SSABITS DCH0SSAINVbits absolute 0xBF88309C;

typedef struct tagDCH0DSABITS {
union {
  unsigned CHDSA:32;
};
} typeDCH0DSABITS;
sfr atomic volatile typeDCH0DSABITS DCH0DSAbits absolute 0xBF8830A0;
sfr volatile typeDCH0DSABITS DCH0DSACLRbits absolute 0xBF8830A4;
sfr volatile typeDCH0DSABITS DCH0DSASETbits absolute 0xBF8830A8;
sfr volatile typeDCH0DSABITS DCH0DSAINVbits absolute 0xBF8830AC;
sfr atomic volatile typeDCH0DSABITS DCH0SSIZbits absolute 0xBF8830B0;
sfr volatile typeDCH0DSABITS DCH0SSIZCLRbits absolute 0xBF8830B4;
sfr volatile typeDCH0DSABITS DCH0SSIZSETbits absolute 0xBF8830B8;
sfr volatile typeDCH0DSABITS DCH0SSIZINVbits absolute 0xBF8830BC;
sfr atomic volatile typeDCH0DSABITS DCH0DSIZbits absolute 0xBF8830C0;
sfr volatile typeDCH0DSABITS DCH0DSIZCLRbits absolute 0xBF8830C4;
sfr volatile typeDCH0DSABITS DCH0DSIZSETbits absolute 0xBF8830C8;
sfr volatile typeDCH0DSABITS DCH0DSIZINVbits absolute 0xBF8830CC;
sfr atomic volatile typeDCH0DSABITS DCH0SPTRbits absolute 0xBF8830D0;
sfr volatile typeDCH0DSABITS DCH0SPTRCLRbits absolute 0xBF8830D4;
sfr volatile typeDCH0DSABITS DCH0SPTRSETbits absolute 0xBF8830D8;
sfr volatile typeDCH0DSABITS DCH0SPTRINVbits absolute 0xBF8830DC;
sfr atomic volatile typeDCH0DSABITS DCH0DPTRbits absolute 0xBF8830E0;
sfr volatile typeDCH0DSABITS DCH0DPTRCLRbits absolute 0xBF8830E4;
sfr volatile typeDCH0DSABITS DCH0DPTRSETbits absolute 0xBF8830E8;
sfr volatile typeDCH0DSABITS DCH0DPTRINVbits absolute 0xBF8830EC;
sfr atomic volatile typeDCH0DSABITS DCH0CSIZbits absolute 0xBF8830F0;
sfr volatile typeDCH0DSABITS DCH0CSIZCLRbits absolute 0xBF8830F4;
sfr volatile typeDCH0DSABITS DCH0CSIZSETbits absolute 0xBF8830F8;
sfr volatile typeDCH0DSABITS DCH0CSIZINVbits absolute 0xBF8830FC;
sfr atomic volatile typeDCH0DSABITS DCH0CPTRbits absolute 0xBF883100;
sfr volatile typeDCH0DSABITS DCH0CPTRCLRbits absolute 0xBF883104;
sfr volatile typeDCH0DSABITS DCH0CPTRSETbits absolute 0xBF883108;
sfr volatile typeDCH0DSABITS DCH0CPTRINVbits absolute 0xBF88310C;
sfr atomic volatile typeDCH0DSABITS DCH0DATbits absolute 0xBF883110;
sfr volatile typeDCH0DSABITS DCH0DATCLRbits absolute 0xBF883114;
sfr volatile typeDCH0DSABITS DCH0DATSETbits absolute 0xBF883118;
sfr volatile typeDCH0DSABITS DCH0DATINVbits absolute 0xBF88311C;

typedef struct tagDCH1CONBITS {
union {
  struct {
    unsigned CHPRI:2;
    unsigned CHEDET:1;
    unsigned :1;
    unsigned CHAEN:1;
    unsigned CHCHN:1;
    unsigned CHAED:1;
    unsigned CHEN:1;
    unsigned CHCHNS:1;
    unsigned :6;
    unsigned CHBUSY:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeDCH1CONBITS;
sfr atomic volatile typeDCH1CONBITS DCH1CONbits absolute 0xBF883120;
sfr volatile typeDCH1CONBITS DCH1CONCLRbits absolute 0xBF883124;
sfr volatile typeDCH1CONBITS DCH1CONSETbits absolute 0xBF883128;
sfr volatile typeDCH1CONBITS DCH1CONINVbits absolute 0xBF88312C;

typedef struct tagDCH1ECONBITS {
union {
  struct {
    unsigned :3;
    unsigned AIRQEN:1;
    unsigned SIRQEN:1;
    unsigned PATEN:1;
    unsigned CABORT:1;
    unsigned CFORCE:1;
    unsigned CHSIRQ:8;
    unsigned CHAIRQ:8;
  };
  struct {
    unsigned w:32;
  };
};
} typeDCH1ECONBITS;
sfr atomic volatile typeDCH1ECONBITS DCH1ECONbits absolute 0xBF883130;
sfr volatile typeDCH1ECONBITS DCH1ECONCLRbits absolute 0xBF883134;
sfr volatile typeDCH1ECONBITS DCH1ECONSETbits absolute 0xBF883138;
sfr volatile typeDCH1ECONBITS DCH1ECONINVbits absolute 0xBF88313C;

typedef struct tagDCH1INTBITS {
union {
  struct {
    unsigned CHERIF:1;
    unsigned CHTAIF:1;
    unsigned CHCCIF:1;
    unsigned CHBCIF:1;
    unsigned CHDHIF:1;
    unsigned CHDDIF:1;
    unsigned CHSHIF:1;
    unsigned CHSDIF:1;
    unsigned :8;
    unsigned CHERIE:1;
    unsigned CHTAIE:1;
    unsigned CHCCIE:1;
    unsigned CHBCIE:1;
    unsigned CHDHIE:1;
    unsigned CHDDIE:1;
    unsigned CHSHIE:1;
    unsigned CHSDIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeDCH1INTBITS;
sfr atomic volatile typeDCH1INTBITS DCH1INTbits absolute 0xBF883140;
sfr volatile typeDCH1INTBITS DCH1INTCLRbits absolute 0xBF883144;
sfr volatile typeDCH1INTBITS DCH1INTSETbits absolute 0xBF883148;
sfr volatile typeDCH1INTBITS DCH1INTINVbits absolute 0xBF88314C;

typedef struct tagDCH1SSABITS {
union {
  unsigned CHSSA:32;
};
} typeDCH1SSABITS;
sfr atomic volatile typeDCH1SSABITS DCH1SSAbits absolute 0xBF883150;
sfr volatile typeDCH1SSABITS DCH1SSACLRbits absolute 0xBF883154;
sfr volatile typeDCH1SSABITS DCH1SSASETbits absolute 0xBF883158;
sfr volatile typeDCH1SSABITS DCH1SSAINVbits absolute 0xBF88315C;

typedef struct tagDCH1DSABITS {
union {
  unsigned CHDSA:32;
};
} typeDCH1DSABITS;
sfr atomic volatile typeDCH1DSABITS DCH1DSAbits absolute 0xBF883160;
sfr volatile typeDCH1DSABITS DCH1DSACLRbits absolute 0xBF883164;
sfr volatile typeDCH1DSABITS DCH1DSASETbits absolute 0xBF883168;
sfr volatile typeDCH1DSABITS DCH1DSAINVbits absolute 0xBF88316C;
sfr atomic volatile typeDCH1DSABITS DCH1SSIZbits absolute 0xBF883170;
sfr volatile typeDCH1DSABITS DCH1SSIZCLRbits absolute 0xBF883174;
sfr volatile typeDCH1DSABITS DCH1SSIZSETbits absolute 0xBF883178;
sfr volatile typeDCH1DSABITS DCH1SSIZINVbits absolute 0xBF88317C;
sfr atomic volatile typeDCH1DSABITS DCH1DSIZbits absolute 0xBF883180;
sfr volatile typeDCH1DSABITS DCH1DSIZCLRbits absolute 0xBF883184;
sfr volatile typeDCH1DSABITS DCH1DSIZSETbits absolute 0xBF883188;
sfr volatile typeDCH1DSABITS DCH1DSIZINVbits absolute 0xBF88318C;
sfr atomic volatile typeDCH1DSABITS DCH1SPTRbits absolute 0xBF883190;
sfr volatile typeDCH1DSABITS DCH1SPTRCLRbits absolute 0xBF883194;
sfr volatile typeDCH1DSABITS DCH1SPTRSETbits absolute 0xBF883198;
sfr volatile typeDCH1DSABITS DCH1SPTRINVbits absolute 0xBF88319C;
sfr atomic volatile typeDCH1DSABITS DCH1DPTRbits absolute 0xBF8831A0;
sfr volatile typeDCH1DSABITS DCH1DPTRCLRbits absolute 0xBF8831A4;
sfr volatile typeDCH1DSABITS DCH1DPTRSETbits absolute 0xBF8831A8;
sfr volatile typeDCH1DSABITS DCH1DPTRINVbits absolute 0xBF8831AC;
sfr atomic volatile typeDCH1DSABITS DCH1CSIZbits absolute 0xBF8831B0;
sfr volatile typeDCH1DSABITS DCH1CSIZCLRbits absolute 0xBF8831B4;
sfr volatile typeDCH1DSABITS DCH1CSIZSETbits absolute 0xBF8831B8;
sfr volatile typeDCH1DSABITS DCH1CSIZINVbits absolute 0xBF8831BC;
sfr atomic volatile typeDCH1DSABITS DCH1CPTRbits absolute 0xBF8831C0;
sfr volatile typeDCH1DSABITS DCH1CPTRCLRbits absolute 0xBF8831C4;
sfr volatile typeDCH1DSABITS DCH1CPTRSETbits absolute 0xBF8831C8;
sfr volatile typeDCH1DSABITS DCH1CPTRINVbits absolute 0xBF8831CC;
sfr atomic volatile typeDCH1DSABITS DCH1DATbits absolute 0xBF8831D0;
sfr volatile typeDCH1DSABITS DCH1DATCLRbits absolute 0xBF8831D4;
sfr volatile typeDCH1DSABITS DCH1DATSETbits absolute 0xBF8831D8;
sfr volatile typeDCH1DSABITS DCH1DATINVbits absolute 0xBF8831DC;

typedef struct tagDCH2CONBITS {
union {
  struct {
    unsigned CHPRI:2;
    unsigned CHEDET:1;
    unsigned :1;
    unsigned CHAEN:1;
    unsigned CHCHN:1;
    unsigned CHAED:1;
    unsigned CHEN:1;
    unsigned CHCHNS:1;
    unsigned :6;
    unsigned CHBUSY:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeDCH2CONBITS;
sfr atomic volatile typeDCH2CONBITS DCH2CONbits absolute 0xBF8831E0;
sfr volatile typeDCH2CONBITS DCH2CONCLRbits absolute 0xBF8831E4;
sfr volatile typeDCH2CONBITS DCH2CONSETbits absolute 0xBF8831E8;
sfr volatile typeDCH2CONBITS DCH2CONINVbits absolute 0xBF8831EC;

typedef struct tagDCH2ECONBITS {
union {
  struct {
    unsigned :3;
    unsigned AIRQEN:1;
    unsigned SIRQEN:1;
    unsigned PATEN:1;
    unsigned CABORT:1;
    unsigned CFORCE:1;
    unsigned CHSIRQ:8;
    unsigned CHAIRQ:8;
  };
  struct {
    unsigned w:32;
  };
};
} typeDCH2ECONBITS;
sfr atomic volatile typeDCH2ECONBITS DCH2ECONbits absolute 0xBF8831F0;
sfr volatile typeDCH2ECONBITS DCH2ECONCLRbits absolute 0xBF8831F4;
sfr volatile typeDCH2ECONBITS DCH2ECONSETbits absolute 0xBF8831F8;
sfr volatile typeDCH2ECONBITS DCH2ECONINVbits absolute 0xBF8831FC;

typedef struct tagDCH2INTBITS {
union {
  struct {
    unsigned CHERIF:1;
    unsigned CHTAIF:1;
    unsigned CHCCIF:1;
    unsigned CHBCIF:1;
    unsigned CHDHIF:1;
    unsigned CHDDIF:1;
    unsigned CHSHIF:1;
    unsigned CHSDIF:1;
    unsigned :8;
    unsigned CHERIE:1;
    unsigned CHTAIE:1;
    unsigned CHCCIE:1;
    unsigned CHBCIE:1;
    unsigned CHDHIE:1;
    unsigned CHDDIE:1;
    unsigned CHSHIE:1;
    unsigned CHSDIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeDCH2INTBITS;
sfr atomic volatile typeDCH2INTBITS DCH2INTbits absolute 0xBF883200;
sfr volatile typeDCH2INTBITS DCH2INTCLRbits absolute 0xBF883204;
sfr volatile typeDCH2INTBITS DCH2INTSETbits absolute 0xBF883208;
sfr volatile typeDCH2INTBITS DCH2INTINVbits absolute 0xBF88320C;

typedef struct tagDCH2SSABITS {
union {
  unsigned CHSSA:32;
};
} typeDCH2SSABITS;
sfr atomic volatile typeDCH2SSABITS DCH2SSAbits absolute 0xBF883210;
sfr volatile typeDCH2SSABITS DCH2SSACLRbits absolute 0xBF883214;
sfr volatile typeDCH2SSABITS DCH2SSASETbits absolute 0xBF883218;
sfr volatile typeDCH2SSABITS DCH2SSAINVbits absolute 0xBF88321C;

typedef struct tagDCH2DSABITS {
union {
  unsigned CHDSA:32;
};
} typeDCH2DSABITS;
sfr atomic volatile typeDCH2DSABITS DCH2DSAbits absolute 0xBF883220;
sfr volatile typeDCH2DSABITS DCH2DSACLRbits absolute 0xBF883224;
sfr volatile typeDCH2DSABITS DCH2DSASETbits absolute 0xBF883228;
sfr volatile typeDCH2DSABITS DCH2DSAINVbits absolute 0xBF88322C;
sfr atomic volatile typeDCH2DSABITS DCH2SSIZbits absolute 0xBF883230;
sfr volatile typeDCH2DSABITS DCH2SSIZCLRbits absolute 0xBF883234;
sfr volatile typeDCH2DSABITS DCH2SSIZSETbits absolute 0xBF883238;
sfr volatile typeDCH2DSABITS DCH2SSIZINVbits absolute 0xBF88323C;
sfr atomic volatile typeDCH2DSABITS DCH2DSIZbits absolute 0xBF883240;
sfr volatile typeDCH2DSABITS DCH2DSIZCLRbits absolute 0xBF883244;
sfr volatile typeDCH2DSABITS DCH2DSIZSETbits absolute 0xBF883248;
sfr volatile typeDCH2DSABITS DCH2DSIZINVbits absolute 0xBF88324C;
sfr atomic volatile typeDCH2DSABITS DCH2SPTRbits absolute 0xBF883250;
sfr volatile typeDCH2DSABITS DCH2SPTRCLRbits absolute 0xBF883254;
sfr volatile typeDCH2DSABITS DCH2SPTRSETbits absolute 0xBF883258;
sfr volatile typeDCH2DSABITS DCH2SPTRINVbits absolute 0xBF88325C;
sfr atomic volatile typeDCH2DSABITS DCH2DPTRbits absolute 0xBF883260;
sfr volatile typeDCH2DSABITS DCH2DPTRCLRbits absolute 0xBF883264;
sfr volatile typeDCH2DSABITS DCH2DPTRSETbits absolute 0xBF883268;
sfr volatile typeDCH2DSABITS DCH2DPTRINVbits absolute 0xBF88326C;
sfr atomic volatile typeDCH2DSABITS DCH2CSIZbits absolute 0xBF883270;
sfr volatile typeDCH2DSABITS DCH2CSIZCLRbits absolute 0xBF883274;
sfr volatile typeDCH2DSABITS DCH2CSIZSETbits absolute 0xBF883278;
sfr volatile typeDCH2DSABITS DCH2CSIZINVbits absolute 0xBF88327C;
sfr atomic volatile typeDCH2DSABITS DCH2CPTRbits absolute 0xBF883280;
sfr volatile typeDCH2DSABITS DCH2CPTRCLRbits absolute 0xBF883284;
sfr volatile typeDCH2DSABITS DCH2CPTRSETbits absolute 0xBF883288;
sfr volatile typeDCH2DSABITS DCH2CPTRINVbits absolute 0xBF88328C;
sfr atomic volatile typeDCH2DSABITS DCH2DATbits absolute 0xBF883290;
sfr volatile typeDCH2DSABITS DCH2DATCLRbits absolute 0xBF883294;
sfr volatile typeDCH2DSABITS DCH2DATSETbits absolute 0xBF883298;
sfr volatile typeDCH2DSABITS DCH2DATINVbits absolute 0xBF88329C;

typedef struct tagDCH3CONBITS {
union {
  struct {
    unsigned CHPRI:2;
    unsigned CHEDET:1;
    unsigned :1;
    unsigned CHAEN:1;
    unsigned CHCHN:1;
    unsigned CHAED:1;
    unsigned CHEN:1;
    unsigned CHCHNS:1;
    unsigned :6;
    unsigned CHBUSY:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeDCH3CONBITS;
sfr atomic volatile typeDCH3CONBITS DCH3CONbits absolute 0xBF8832A0;
sfr volatile typeDCH3CONBITS DCH3CONCLRbits absolute 0xBF8832A4;
sfr volatile typeDCH3CONBITS DCH3CONSETbits absolute 0xBF8832A8;
sfr volatile typeDCH3CONBITS DCH3CONINVbits absolute 0xBF8832AC;

typedef struct tagDCH3ECONBITS {
union {
  struct {
    unsigned :3;
    unsigned AIRQEN:1;
    unsigned SIRQEN:1;
    unsigned PATEN:1;
    unsigned CABORT:1;
    unsigned CFORCE:1;
    unsigned CHSIRQ:8;
    unsigned CHAIRQ:8;
  };
  struct {
    unsigned w:32;
  };
};
} typeDCH3ECONBITS;
sfr atomic volatile typeDCH3ECONBITS DCH3ECONbits absolute 0xBF8832B0;
sfr volatile typeDCH3ECONBITS DCH3ECONCLRbits absolute 0xBF8832B4;
sfr volatile typeDCH3ECONBITS DCH3ECONSETbits absolute 0xBF8832B8;
sfr volatile typeDCH3ECONBITS DCH3ECONINVbits absolute 0xBF8832BC;

typedef struct tagDCH3INTBITS {
union {
  struct {
    unsigned CHERIF:1;
    unsigned CHTAIF:1;
    unsigned CHCCIF:1;
    unsigned CHBCIF:1;
    unsigned CHDHIF:1;
    unsigned CHDDIF:1;
    unsigned CHSHIF:1;
    unsigned CHSDIF:1;
    unsigned :8;
    unsigned CHERIE:1;
    unsigned CHTAIE:1;
    unsigned CHCCIE:1;
    unsigned CHBCIE:1;
    unsigned CHDHIE:1;
    unsigned CHDDIE:1;
    unsigned CHSHIE:1;
    unsigned CHSDIE:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeDCH3INTBITS;
sfr atomic volatile typeDCH3INTBITS DCH3INTbits absolute 0xBF8832C0;
sfr volatile typeDCH3INTBITS DCH3INTCLRbits absolute 0xBF8832C4;
sfr volatile typeDCH3INTBITS DCH3INTSETbits absolute 0xBF8832C8;
sfr volatile typeDCH3INTBITS DCH3INTINVbits absolute 0xBF8832CC;

typedef struct tagDCH3SSABITS {
union {
  unsigned CHSSA:32;
};
} typeDCH3SSABITS;
sfr atomic volatile typeDCH3SSABITS DCH3SSAbits absolute 0xBF8832D0;
sfr volatile typeDCH3SSABITS DCH3SSACLRbits absolute 0xBF8832D4;
sfr volatile typeDCH3SSABITS DCH3SSASETbits absolute 0xBF8832D8;
sfr volatile typeDCH3SSABITS DCH3SSAINVbits absolute 0xBF8832DC;

typedef struct tagDCH3DSABITS {
union {
  unsigned CHDSA:32;
};
} typeDCH3DSABITS;
sfr atomic volatile typeDCH3DSABITS DCH3DSAbits absolute 0xBF8832E0;
sfr volatile typeDCH3DSABITS DCH3DSACLRbits absolute 0xBF8832E4;
sfr volatile typeDCH3DSABITS DCH3DSASETbits absolute 0xBF8832E8;
sfr volatile typeDCH3DSABITS DCH3DSAINVbits absolute 0xBF8832EC;
sfr atomic volatile typeDCH3DSABITS DCH3SSIZbits absolute 0xBF8832F0;
sfr volatile typeDCH3DSABITS DCH3SSIZCLRbits absolute 0xBF8832F4;
sfr volatile typeDCH3DSABITS DCH3SSIZSETbits absolute 0xBF8832F8;
sfr volatile typeDCH3DSABITS DCH3SSIZINVbits absolute 0xBF8832FC;
sfr atomic volatile typeDCH3DSABITS DCH3DSIZbits absolute 0xBF883300;
sfr volatile typeDCH3DSABITS DCH3DSIZCLRbits absolute 0xBF883304;
sfr volatile typeDCH3DSABITS DCH3DSIZSETbits absolute 0xBF883308;
sfr volatile typeDCH3DSABITS DCH3DSIZINVbits absolute 0xBF88330C;
sfr atomic volatile typeDCH3DSABITS DCH3SPTRbits absolute 0xBF883310;
sfr volatile typeDCH3DSABITS DCH3SPTRCLRbits absolute 0xBF883314;
sfr volatile typeDCH3DSABITS DCH3SPTRSETbits absolute 0xBF883318;
sfr volatile typeDCH3DSABITS DCH3SPTRINVbits absolute 0xBF88331C;
sfr atomic volatile typeDCH3DSABITS DCH3DPTRbits absolute 0xBF883320;
sfr volatile typeDCH3DSABITS DCH3DPTRCLRbits absolute 0xBF883324;
sfr volatile typeDCH3DSABITS DCH3DPTRSETbits absolute 0xBF883328;
sfr volatile typeDCH3DSABITS DCH3DPTRINVbits absolute 0xBF88332C;
sfr atomic volatile typeDCH3DSABITS DCH3CSIZbits absolute 0xBF883330;
sfr volatile typeDCH3DSABITS DCH3CSIZCLRbits absolute 0xBF883334;
sfr volatile typeDCH3DSABITS DCH3CSIZSETbits absolute 0xBF883338;
sfr volatile typeDCH3DSABITS DCH3CSIZINVbits absolute 0xBF88333C;
sfr atomic volatile typeDCH3DSABITS DCH3CPTRbits absolute 0xBF883340;
sfr volatile typeDCH3DSABITS DCH3CPTRCLRbits absolute 0xBF883344;
sfr volatile typeDCH3DSABITS DCH3CPTRSETbits absolute 0xBF883348;
sfr volatile typeDCH3DSABITS DCH3CPTRINVbits absolute 0xBF88334C;
sfr atomic volatile typeDCH3DSABITS DCH3DATbits absolute 0xBF883350;
sfr volatile typeDCH3DSABITS DCH3DATCLRbits absolute 0xBF883354;
sfr volatile typeDCH3DSABITS DCH3DATSETbits absolute 0xBF883358;
sfr volatile typeDCH3DSABITS DCH3DATINVbits absolute 0xBF88335C;

typedef struct tagCHECONBITS {
union {
  struct {
    unsigned PFMWS:3;
    unsigned :1;
    unsigned PREFEN:2;
    unsigned :2;
    unsigned DCSZ:2;
    unsigned :6;
    unsigned CHECOH:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCHECONBITS;
sfr atomic volatile typeCHECONBITS CHECONbits absolute 0xBF884000;
sfr volatile typeCHECONBITS CHECONCLRbits absolute 0xBF884004;
sfr volatile typeCHECONBITS CHECONSETbits absolute 0xBF884008;
sfr volatile typeCHECONBITS CHECONINVbits absolute 0xBF88400C;

typedef struct tagCHEACCBITS {
union {
  unsigned CHEIDX:4;
  unsigned :27;
  unsigned CHEWEN:1;
};
} typeCHEACCBITS;
sfr atomic volatile typeCHEACCBITS CHEACCbits absolute 0xBF884010;
sfr volatile typeCHEACCBITS CHEACCCLRbits absolute 0xBF884014;
sfr volatile typeCHEACCBITS CHEACCSETbits absolute 0xBF884018;
sfr volatile typeCHEACCBITS CHEACCINVbits absolute 0xBF88401C;

typedef struct tagCHETAGBITS {
union {
  struct {
    unsigned :1;
    unsigned LTYPE:1;
    unsigned LLOCK:1;
    unsigned LVALID:1;
    unsigned LTAG:20;
    unsigned :7;
    unsigned LTAGBOOT:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCHETAGBITS;
sfr atomic volatile typeCHETAGBITS CHETAGbits absolute 0xBF884020;
sfr volatile typeCHETAGBITS CHETAGCLRbits absolute 0xBF884024;
sfr volatile typeCHETAGBITS CHETAGSETbits absolute 0xBF884028;
sfr volatile typeCHETAGBITS CHETAGINVbits absolute 0xBF88402C;

typedef struct tagCHEMSKBITS {
union {
  unsigned :5;
  unsigned LMASK:11;
};
} typeCHEMSKBITS;
sfr atomic volatile typeCHEMSKBITS CHEMSKbits absolute 0xBF884030;
sfr volatile typeCHEMSKBITS CHEMSKCLRbits absolute 0xBF884034;
sfr volatile typeCHEMSKBITS CHEMSKSETbits absolute 0xBF884038;
sfr volatile typeCHEMSKBITS CHEMSKINVbits absolute 0xBF88403C;

typedef struct tagCHEW0BITS {
union {
  unsigned CHEW0:32;
};
} typeCHEW0BITS;
sfr volatile typeCHEW0BITS CHEW0bits absolute 0xBF884040;

typedef struct tagCHEW1BITS {
union {
  unsigned CHEW1:32;
};
} typeCHEW1BITS;
sfr volatile typeCHEW1BITS CHEW1bits absolute 0xBF884050;

typedef struct tagCHEW2BITS {
union {
  unsigned CHEW2:32;
};
} typeCHEW2BITS;
sfr volatile typeCHEW2BITS CHEW2bits absolute 0xBF884060;

typedef struct tagCHEW3BITS {
union {
  unsigned CHEW3:32;
};
} typeCHEW3BITS;
sfr volatile typeCHEW3BITS CHEW3bits absolute 0xBF884070;

typedef struct tagCHELRUBITS {
union {
  unsigned CHELRU:25;
};
} typeCHELRUBITS;
sfr volatile typeCHELRUBITS CHELRUbits absolute 0xBF884080;

typedef struct tagCHEHITBITS {
union {
  unsigned CHEHIT:32;
};
} typeCHEHITBITS;
sfr volatile typeCHEHITBITS CHEHITbits absolute 0xBF884090;

typedef struct tagCHEMISBITS {
union {
  unsigned CHEMIS:32;
};
} typeCHEMISBITS;
sfr volatile typeCHEMISBITS CHEMISbits absolute 0xBF8840A0;

typedef struct tagCHEPFABTBITS {
union {
  unsigned CHEPFABT:32;
};
} typeCHEPFABTBITS;
sfr volatile typeCHEPFABTBITS CHEPFABTbits absolute 0xBF8840C0;

typedef struct tagANSELBBITS {
union {
  struct {
    unsigned ANSB0:1;
    unsigned ANSB1:1;
    unsigned ANSB2:1;
    unsigned ANSB3:1;
    unsigned ANSB4:1;
    unsigned ANSB5:1;
    unsigned ANSB6:1;
    unsigned ANSB7:1;
    unsigned ANSB8:1;
    unsigned ANSB9:1;
    unsigned ANSB10:1;
    unsigned ANSB11:1;
    unsigned ANSB12:1;
    unsigned ANSB13:1;
    unsigned ANSB14:1;
    unsigned ANSB15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeANSELBBITS;
sfr atomic volatile typeANSELBBITS ANSELBbits absolute 0xBF886100;
sfr volatile typeANSELBBITS ANSELBCLRbits absolute 0xBF886104;
sfr volatile typeANSELBBITS ANSELBSETbits absolute 0xBF886108;
sfr volatile typeANSELBBITS ANSELBINVbits absolute 0xBF88610C;

typedef struct tagTRISBBITS {
union {
  struct {
    unsigned TRISB0:1;
    unsigned TRISB1:1;
    unsigned TRISB2:1;
    unsigned TRISB3:1;
    unsigned TRISB4:1;
    unsigned TRISB5:1;
    unsigned TRISB6:1;
    unsigned TRISB7:1;
    unsigned TRISB8:1;
    unsigned TRISB9:1;
    unsigned TRISB10:1;
    unsigned TRISB11:1;
    unsigned TRISB12:1;
    unsigned TRISB13:1;
    unsigned TRISB14:1;
    unsigned TRISB15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeTRISBBITS;
sfr atomic volatile typeTRISBBITS TRISBbits absolute 0xBF886110;
sfr volatile typeTRISBBITS TRISBCLRbits absolute 0xBF886114;
sfr volatile typeTRISBBITS TRISBSETbits absolute 0xBF886118;
sfr volatile typeTRISBBITS TRISBINVbits absolute 0xBF88611C;

typedef struct tagPORTBBITS {
union {
  struct {
    unsigned RB0:1;
    unsigned RB1:1;
    unsigned RB2:1;
    unsigned RB3:1;
    unsigned RB4:1;
    unsigned RB5:1;
    unsigned RB6:1;
    unsigned RB7:1;
    unsigned RB8:1;
    unsigned RB9:1;
    unsigned RB10:1;
    unsigned RB11:1;
    unsigned RB12:1;
    unsigned RB13:1;
    unsigned RB14:1;
    unsigned RB15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typePORTBBITS;
sfr atomic volatile typePORTBBITS PORTBbits absolute 0xBF886120;
sfr volatile typePORTBBITS PORTBCLRbits absolute 0xBF886124;
sfr volatile typePORTBBITS PORTBSETbits absolute 0xBF886128;
sfr volatile typePORTBBITS PORTBINVbits absolute 0xBF88612C;

typedef struct tagLATBBITS {
union {
  struct {
    unsigned LATB0:1;
    unsigned LATB1:1;
    unsigned LATB2:1;
    unsigned LATB3:1;
    unsigned LATB4:1;
    unsigned LATB5:1;
    unsigned LATB6:1;
    unsigned LATB7:1;
    unsigned LATB8:1;
    unsigned LATB9:1;
    unsigned LATB10:1;
    unsigned LATB11:1;
    unsigned LATB12:1;
    unsigned LATB13:1;
    unsigned LATB14:1;
    unsigned LATB15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeLATBBITS;
sfr atomic volatile typeLATBBITS LATBbits absolute 0xBF886130;
sfr volatile typeLATBBITS LATBCLRbits absolute 0xBF886134;
sfr volatile typeLATBBITS LATBSETbits absolute 0xBF886138;
sfr volatile typeLATBBITS LATBINVbits absolute 0xBF88613C;

typedef struct tagODCBBITS {
union {
  struct {
    unsigned ODCB0:1;
    unsigned ODCB1:1;
    unsigned ODCB2:1;
    unsigned ODCB3:1;
    unsigned ODCB4:1;
    unsigned ODCB5:1;
    unsigned ODCB6:1;
    unsigned ODCB7:1;
    unsigned ODCB8:1;
    unsigned ODCB9:1;
    unsigned ODCB10:1;
    unsigned ODCB11:1;
    unsigned ODCB12:1;
    unsigned ODCB13:1;
    unsigned ODCB14:1;
    unsigned ODCB15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeODCBBITS;
sfr atomic volatile typeODCBBITS ODCBbits absolute 0xBF886140;
sfr volatile typeODCBBITS ODCBCLRbits absolute 0xBF886144;
sfr volatile typeODCBBITS ODCBSETbits absolute 0xBF886148;
sfr volatile typeODCBBITS ODCBINVbits absolute 0xBF88614C;

typedef struct tagCNPUBBITS {
union {
  struct {
    unsigned CNPUB0:1;
    unsigned CNPUB1:1;
    unsigned CNPUB2:1;
    unsigned CNPUB3:1;
    unsigned CNPUB4:1;
    unsigned CNPUB5:1;
    unsigned CNPUB6:1;
    unsigned CNPUB7:1;
    unsigned CNPUB8:1;
    unsigned CNPUB9:1;
    unsigned CNPUB10:1;
    unsigned CNPUB11:1;
    unsigned CNPUB12:1;
    unsigned CNPUB13:1;
    unsigned CNPUB14:1;
    unsigned CNPUB15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNPUBBITS;
sfr atomic volatile typeCNPUBBITS CNPUBbits absolute 0xBF886150;
sfr volatile typeCNPUBBITS CNPUBCLRbits absolute 0xBF886154;
sfr volatile typeCNPUBBITS CNPUBSETbits absolute 0xBF886158;
sfr volatile typeCNPUBBITS CNPUBINVbits absolute 0xBF88615C;

typedef struct tagCNPDBBITS {
union {
  struct {
    unsigned CNPDB0:1;
    unsigned CNPDB1:1;
    unsigned CNPDB2:1;
    unsigned CNPDB3:1;
    unsigned CNPDB4:1;
    unsigned CNPDB5:1;
    unsigned CNPDB6:1;
    unsigned CNPDB7:1;
    unsigned CNPDB8:1;
    unsigned CNPDB9:1;
    unsigned CNPDB10:1;
    unsigned CNPDB11:1;
    unsigned CNPDB12:1;
    unsigned CNPDB13:1;
    unsigned CNPDB14:1;
    unsigned CNPDB15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNPDBBITS;
sfr atomic volatile typeCNPDBBITS CNPDBbits absolute 0xBF886160;
sfr volatile typeCNPDBBITS CNPDBCLRbits absolute 0xBF886164;
sfr volatile typeCNPDBBITS CNPDBSETbits absolute 0xBF886168;
sfr volatile typeCNPDBBITS CNPDBINVbits absolute 0xBF88616C;

typedef struct tagCNCONBBITS {
union {
  struct {
    unsigned :13;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNCONBBITS;
sfr atomic volatile typeCNCONBBITS CNCONBbits absolute 0xBF886170;
sfr volatile typeCNCONBBITS CNCONBCLRbits absolute 0xBF886174;
sfr volatile typeCNCONBBITS CNCONBSETbits absolute 0xBF886178;
sfr volatile typeCNCONBBITS CNCONBINVbits absolute 0xBF88617C;

typedef struct tagCNENBBITS {
union {
  struct {
    unsigned CNIEB0:1;
    unsigned CNIEB1:1;
    unsigned CNIEB2:1;
    unsigned CNIEB3:1;
    unsigned CNIEB4:1;
    unsigned CNIEB5:1;
    unsigned CNIEB6:1;
    unsigned CNIEB7:1;
    unsigned CNIEB8:1;
    unsigned CNIEB9:1;
    unsigned CNIEB10:1;
    unsigned CNIEB11:1;
    unsigned CNIEB12:1;
    unsigned CNIEB13:1;
    unsigned CNIEB14:1;
    unsigned CNIEB15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNENBBITS;
sfr atomic volatile typeCNENBBITS CNENBbits absolute 0xBF886180;
sfr volatile typeCNENBBITS CNENBCLRbits absolute 0xBF886184;
sfr volatile typeCNENBBITS CNENBSETbits absolute 0xBF886188;
sfr volatile typeCNENBBITS CNENBINVbits absolute 0xBF88618C;

typedef struct tagCNSTATBBITS {
union {
  struct {
    unsigned CNSTATB0:1;
    unsigned CNSTATB1:1;
    unsigned CNSTATB2:1;
    unsigned CNSTATB3:1;
    unsigned CNSTATB4:1;
    unsigned CNSTATB5:1;
    unsigned CNSTATB6:1;
    unsigned CNSTATB7:1;
    unsigned CNSTATB8:1;
    unsigned CNSTATB9:1;
    unsigned CNSTATB10:1;
    unsigned CNSTATB11:1;
    unsigned CNSTATB12:1;
    unsigned CNSTATB13:1;
    unsigned CNSTATB14:1;
    unsigned CNSTATB15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNSTATBBITS;
sfr atomic volatile typeCNSTATBBITS CNSTATBbits absolute 0xBF886190;
sfr volatile typeCNSTATBBITS CNSTATBCLRbits absolute 0xBF886194;
sfr volatile typeCNSTATBBITS CNSTATBSETbits absolute 0xBF886198;
sfr volatile typeCNSTATBBITS CNSTATBINVbits absolute 0xBF88619C;

typedef struct tagANSELCBITS {
union {
  unsigned w:32;
};
} typeANSELCBITS;
sfr atomic volatile typeANSELCBITS ANSELCbits absolute 0xBF886200;
sfr volatile typeANSELCBITS ANSELCCLRbits absolute 0xBF886204;
sfr volatile typeANSELCBITS ANSELCSETbits absolute 0xBF886208;
sfr volatile typeANSELCBITS ANSELCINVbits absolute 0xBF88620C;

typedef struct tagTRISCBITS {
union {
  struct {
    unsigned :12;
    unsigned TRISC12:1;
    unsigned TRISC13:1;
    unsigned TRISC14:1;
    unsigned TRISC15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeTRISCBITS;
sfr atomic volatile typeTRISCBITS TRISCbits absolute 0xBF886210;
sfr volatile typeTRISCBITS TRISCCLRbits absolute 0xBF886214;
sfr volatile typeTRISCBITS TRISCSETbits absolute 0xBF886218;
sfr volatile typeTRISCBITS TRISCINVbits absolute 0xBF88621C;

typedef struct tagPORTCBITS {
union {
  struct {
    unsigned :12;
    unsigned RC12:1;
    unsigned RC13:1;
    unsigned RC14:1;
    unsigned RC15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typePORTCBITS;
sfr atomic volatile typePORTCBITS PORTCbits absolute 0xBF886220;
sfr volatile typePORTCBITS PORTCCLRbits absolute 0xBF886224;
sfr volatile typePORTCBITS PORTCSETbits absolute 0xBF886228;
sfr volatile typePORTCBITS PORTCINVbits absolute 0xBF88622C;

typedef struct tagLATCBITS {
union {
  struct {
    unsigned :12;
    unsigned LATC12:1;
    unsigned LATC13:1;
    unsigned LATC14:1;
    unsigned LATC15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeLATCBITS;
sfr atomic volatile typeLATCBITS LATCbits absolute 0xBF886230;
sfr volatile typeLATCBITS LATCCLRbits absolute 0xBF886234;
sfr volatile typeLATCBITS LATCSETbits absolute 0xBF886238;
sfr volatile typeLATCBITS LATCINVbits absolute 0xBF88623C;

typedef struct tagODCCBITS {
union {
  struct {
    unsigned :12;
    unsigned ODCC12:1;
    unsigned ODCC13:1;
    unsigned ODCC14:1;
    unsigned ODCC15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeODCCBITS;
sfr atomic volatile typeODCCBITS ODCCbits absolute 0xBF886240;
sfr volatile typeODCCBITS ODCCCLRbits absolute 0xBF886244;
sfr volatile typeODCCBITS ODCCSETbits absolute 0xBF886248;
sfr volatile typeODCCBITS ODCCINVbits absolute 0xBF88624C;

typedef struct tagCNPUCBITS {
union {
  struct {
    unsigned :12;
    unsigned CNPUC12:1;
    unsigned CNPUC13:1;
    unsigned CNPUC14:1;
    unsigned CNPUC15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNPUCBITS;
sfr atomic volatile typeCNPUCBITS CNPUCbits absolute 0xBF886250;
sfr volatile typeCNPUCBITS CNPUCCLRbits absolute 0xBF886254;
sfr volatile typeCNPUCBITS CNPUCSETbits absolute 0xBF886258;
sfr volatile typeCNPUCBITS CNPUCINVbits absolute 0xBF88625C;

typedef struct tagCNPDCBITS {
union {
  struct {
    unsigned :12;
    unsigned CNPDC12:1;
    unsigned CNPDC13:1;
    unsigned CNPDC14:1;
    unsigned CNPDC15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNPDCBITS;
sfr atomic volatile typeCNPDCBITS CNPDCbits absolute 0xBF886260;
sfr volatile typeCNPDCBITS CNPDCCLRbits absolute 0xBF886264;
sfr volatile typeCNPDCBITS CNPDCSETbits absolute 0xBF886268;
sfr volatile typeCNPDCBITS CNPDCINVbits absolute 0xBF88626C;

typedef struct tagCNCONCBITS {
union {
  struct {
    unsigned :13;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNCONCBITS;
sfr atomic volatile typeCNCONCBITS CNCONCbits absolute 0xBF886270;
sfr volatile typeCNCONCBITS CNCONCCLRbits absolute 0xBF886274;
sfr volatile typeCNCONCBITS CNCONCSETbits absolute 0xBF886278;
sfr volatile typeCNCONCBITS CNCONCINVbits absolute 0xBF88627C;

typedef struct tagCNENCBITS {
union {
  struct {
    unsigned :12;
    unsigned CNIEC12:1;
    unsigned CNIEC13:1;
    unsigned CNIEC14:1;
    unsigned CNIEC15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNENCBITS;
sfr atomic volatile typeCNENCBITS CNENCbits absolute 0xBF886280;
sfr volatile typeCNENCBITS CNENCCLRbits absolute 0xBF886284;
sfr volatile typeCNENCBITS CNENCSETbits absolute 0xBF886288;
sfr volatile typeCNENCBITS CNENCINVbits absolute 0xBF88628C;

typedef struct tagCNSTATCBITS {
union {
  struct {
    unsigned :12;
    unsigned CNSTATC12:1;
    unsigned CNSTATC13:1;
    unsigned CNSTATC14:1;
    unsigned CNSTATC15:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNSTATCBITS;
sfr atomic volatile typeCNSTATCBITS CNSTATCbits absolute 0xBF886290;
sfr volatile typeCNSTATCBITS CNSTATCCLRbits absolute 0xBF886294;
sfr volatile typeCNSTATCBITS CNSTATCSETbits absolute 0xBF886298;
sfr volatile typeCNSTATCBITS CNSTATCINVbits absolute 0xBF88629C;

typedef struct tagANSELDBITS {
union {
  struct {
    unsigned :1;
    unsigned ANSD1:1;
    unsigned ANSD2:1;
    unsigned ANSD3:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeANSELDBITS;
sfr atomic volatile typeANSELDBITS ANSELDbits absolute 0xBF886300;
sfr volatile typeANSELDBITS ANSELDCLRbits absolute 0xBF886304;
sfr volatile typeANSELDBITS ANSELDSETbits absolute 0xBF886308;
sfr volatile typeANSELDBITS ANSELDINVbits absolute 0xBF88630C;

typedef struct tagTRISDBITS {
union {
  struct {
    unsigned TRISD0:1;
    unsigned TRISD1:1;
    unsigned TRISD2:1;
    unsigned TRISD3:1;
    unsigned TRISD4:1;
    unsigned TRISD5:1;
    unsigned TRISD6:1;
    unsigned TRISD7:1;
    unsigned TRISD8:1;
    unsigned TRISD9:1;
    unsigned TRISD10:1;
    unsigned TRISD11:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeTRISDBITS;
sfr atomic volatile typeTRISDBITS TRISDbits absolute 0xBF886310;
sfr volatile typeTRISDBITS TRISDCLRbits absolute 0xBF886314;
sfr volatile typeTRISDBITS TRISDSETbits absolute 0xBF886318;
sfr volatile typeTRISDBITS TRISDINVbits absolute 0xBF88631C;

typedef struct tagPORTDBITS {
union {
  struct {
    unsigned RD0:1;
    unsigned RD1:1;
    unsigned RD2:1;
    unsigned RD3:1;
    unsigned RD4:1;
    unsigned RD5:1;
    unsigned RD6:1;
    unsigned RD7:1;
    unsigned RD8:1;
    unsigned RD9:1;
    unsigned RD10:1;
    unsigned RD11:1;
  };
  struct {
    unsigned w:32;
  };
};
} typePORTDBITS;
sfr atomic volatile typePORTDBITS PORTDbits absolute 0xBF886320;
sfr volatile typePORTDBITS PORTDCLRbits absolute 0xBF886324;
sfr volatile typePORTDBITS PORTDSETbits absolute 0xBF886328;
sfr volatile typePORTDBITS PORTDINVbits absolute 0xBF88632C;

typedef struct tagLATDBITS {
union {
  struct {
    unsigned LATD0:1;
    unsigned LATD1:1;
    unsigned LATD2:1;
    unsigned LATD3:1;
    unsigned LATD4:1;
    unsigned LATD5:1;
    unsigned LATD6:1;
    unsigned LATD7:1;
    unsigned LATD8:1;
    unsigned LATD9:1;
    unsigned LATD10:1;
    unsigned LATD11:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeLATDBITS;
sfr atomic volatile typeLATDBITS LATDbits absolute 0xBF886330;
sfr volatile typeLATDBITS LATDCLRbits absolute 0xBF886334;
sfr volatile typeLATDBITS LATDSETbits absolute 0xBF886338;
sfr volatile typeLATDBITS LATDINVbits absolute 0xBF88633C;

typedef struct tagODCDBITS {
union {
  struct {
    unsigned ODCD0:1;
    unsigned ODCD1:1;
    unsigned ODCD2:1;
    unsigned ODCD3:1;
    unsigned ODCD4:1;
    unsigned ODCD5:1;
    unsigned ODCD6:1;
    unsigned ODCD7:1;
    unsigned ODCD8:1;
    unsigned ODCD9:1;
    unsigned ODCD10:1;
    unsigned ODCD11:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeODCDBITS;
sfr atomic volatile typeODCDBITS ODCDbits absolute 0xBF886340;
sfr volatile typeODCDBITS ODCDCLRbits absolute 0xBF886344;
sfr volatile typeODCDBITS ODCDSETbits absolute 0xBF886348;
sfr volatile typeODCDBITS ODCDINVbits absolute 0xBF88634C;

typedef struct tagCNPUDBITS {
union {
  struct {
    unsigned CNPUD0:1;
    unsigned CNPUD1:1;
    unsigned CNPUD2:1;
    unsigned CNPUD3:1;
    unsigned CNPUD4:1;
    unsigned CNPUD5:1;
    unsigned CNPUD6:1;
    unsigned CNPUD7:1;
    unsigned CNPUD8:1;
    unsigned CNPUD9:1;
    unsigned CNPUD10:1;
    unsigned CNPUD11:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNPUDBITS;
sfr atomic volatile typeCNPUDBITS CNPUDbits absolute 0xBF886350;
sfr volatile typeCNPUDBITS CNPUDCLRbits absolute 0xBF886354;
sfr volatile typeCNPUDBITS CNPUDSETbits absolute 0xBF886358;
sfr volatile typeCNPUDBITS CNPUDINVbits absolute 0xBF88635C;

typedef struct tagCNPDDBITS {
union {
  struct {
    unsigned CNPDD0:1;
    unsigned CNPDD1:1;
    unsigned CNPDD2:1;
    unsigned CNPDD3:1;
    unsigned CNPDD4:1;
    unsigned CNPDD5:1;
    unsigned CNPDD6:1;
    unsigned CNPDD7:1;
    unsigned CNPDD8:1;
    unsigned CNPDD9:1;
    unsigned CNPDD10:1;
    unsigned CNPDD11:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNPDDBITS;
sfr atomic volatile typeCNPDDBITS CNPDDbits absolute 0xBF886360;
sfr volatile typeCNPDDBITS CNPDDCLRbits absolute 0xBF886364;
sfr volatile typeCNPDDBITS CNPDDSETbits absolute 0xBF886368;
sfr volatile typeCNPDDBITS CNPDDINVbits absolute 0xBF88636C;

typedef struct tagCNCONDBITS {
union {
  struct {
    unsigned :13;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNCONDBITS;
sfr atomic volatile typeCNCONDBITS CNCONDbits absolute 0xBF886370;
sfr volatile typeCNCONDBITS CNCONDCLRbits absolute 0xBF886374;
sfr volatile typeCNCONDBITS CNCONDSETbits absolute 0xBF886378;
sfr volatile typeCNCONDBITS CNCONDINVbits absolute 0xBF88637C;

typedef struct tagCNENDBITS {
union {
  struct {
    unsigned CNIED0:1;
    unsigned CNIED1:1;
    unsigned CNIED2:1;
    unsigned CNIED3:1;
    unsigned CNIED4:1;
    unsigned CNIED5:1;
    unsigned CNIED6:1;
    unsigned CNIED7:1;
    unsigned CNIED8:1;
    unsigned CNIED9:1;
    unsigned CNIED10:1;
    unsigned CNIED11:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNENDBITS;
sfr atomic volatile typeCNENDBITS CNENDbits absolute 0xBF886380;
sfr volatile typeCNENDBITS CNENDCLRbits absolute 0xBF886384;
sfr volatile typeCNENDBITS CNENDSETbits absolute 0xBF886388;
sfr volatile typeCNENDBITS CNENDINVbits absolute 0xBF88638C;

typedef struct tagCNSTATDBITS {
union {
  struct {
    unsigned CNSTATD0:1;
    unsigned CNSTATD1:1;
    unsigned CNSTATD2:1;
    unsigned CNSTATD3:1;
    unsigned CNSTATD4:1;
    unsigned CNSTATD5:1;
    unsigned CNSTATD6:1;
    unsigned CNSTATD7:1;
    unsigned CNSTATD8:1;
    unsigned CNSTATD9:1;
    unsigned CNSTATD10:1;
    unsigned CNSTATD11:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNSTATDBITS;
sfr atomic volatile typeCNSTATDBITS CNSTATDbits absolute 0xBF886390;
sfr volatile typeCNSTATDBITS CNSTATDCLRbits absolute 0xBF886394;
sfr volatile typeCNSTATDBITS CNSTATDSETbits absolute 0xBF886398;
sfr volatile typeCNSTATDBITS CNSTATDINVbits absolute 0xBF88639C;

typedef struct tagANSELEBITS {
union {
  struct {
    unsigned :2;
    unsigned ANSE2:1;
    unsigned :1;
    unsigned ANSE4:1;
    unsigned ANSE5:1;
    unsigned ANSE6:1;
    unsigned ANSE7:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeANSELEBITS;
sfr atomic volatile typeANSELEBITS ANSELEbits absolute 0xBF886400;
sfr volatile typeANSELEBITS ANSELECLRbits absolute 0xBF886404;
sfr volatile typeANSELEBITS ANSELESETbits absolute 0xBF886408;
sfr volatile typeANSELEBITS ANSELEINVbits absolute 0xBF88640C;

typedef struct tagTRISEBITS {
union {
  struct {
    unsigned TRISE0:1;
    unsigned TRISE1:1;
    unsigned TRISE2:1;
    unsigned TRISE3:1;
    unsigned TRISE4:1;
    unsigned TRISE5:1;
    unsigned TRISE6:1;
    unsigned TRISE7:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeTRISEBITS;
sfr atomic volatile typeTRISEBITS TRISEbits absolute 0xBF886410;
sfr volatile typeTRISEBITS TRISECLRbits absolute 0xBF886414;
sfr volatile typeTRISEBITS TRISESETbits absolute 0xBF886418;
sfr volatile typeTRISEBITS TRISEINVbits absolute 0xBF88641C;

typedef struct tagPORTEBITS {
union {
  struct {
    unsigned RE0:1;
    unsigned RE1:1;
    unsigned RE2:1;
    unsigned RE3:1;
    unsigned RE4:1;
    unsigned RE5:1;
    unsigned RE6:1;
    unsigned RE7:1;
  };
  struct {
    unsigned w:32;
  };
};
} typePORTEBITS;
sfr atomic volatile typePORTEBITS PORTEbits absolute 0xBF886420;
sfr volatile typePORTEBITS PORTECLRbits absolute 0xBF886424;
sfr volatile typePORTEBITS PORTESETbits absolute 0xBF886428;
sfr volatile typePORTEBITS PORTEINVbits absolute 0xBF88642C;

typedef struct tagLATEBITS {
union {
  struct {
    unsigned LATE0:1;
    unsigned LATE1:1;
    unsigned LATE2:1;
    unsigned LATE3:1;
    unsigned LATE4:1;
    unsigned LATE5:1;
    unsigned LATE6:1;
    unsigned LATE7:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeLATEBITS;
sfr atomic volatile typeLATEBITS LATEbits absolute 0xBF886430;
sfr volatile typeLATEBITS LATECLRbits absolute 0xBF886434;
sfr volatile typeLATEBITS LATESETbits absolute 0xBF886438;
sfr volatile typeLATEBITS LATEINVbits absolute 0xBF88643C;

typedef struct tagODCEBITS {
union {
  struct {
    unsigned ODCE0:1;
    unsigned ODCE1:1;
    unsigned ODCE2:1;
    unsigned ODCE3:1;
    unsigned ODCE4:1;
    unsigned ODCE5:1;
    unsigned ODCE6:1;
    unsigned ODCE7:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeODCEBITS;
sfr atomic volatile typeODCEBITS ODCEbits absolute 0xBF886440;
sfr volatile typeODCEBITS ODCECLRbits absolute 0xBF886444;
sfr volatile typeODCEBITS ODCESETbits absolute 0xBF886448;
sfr volatile typeODCEBITS ODCEINVbits absolute 0xBF88644C;

typedef struct tagCNPUEBITS {
union {
  struct {
    unsigned CNPUE0:1;
    unsigned CNPUE1:1;
    unsigned CNPUE2:1;
    unsigned CNPUE3:1;
    unsigned CNPUE4:1;
    unsigned CNPUE5:1;
    unsigned CNPUE6:1;
    unsigned CNPUE7:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNPUEBITS;
sfr atomic volatile typeCNPUEBITS CNPUEbits absolute 0xBF886450;
sfr volatile typeCNPUEBITS CNPUECLRbits absolute 0xBF886454;
sfr volatile typeCNPUEBITS CNPUESETbits absolute 0xBF886458;
sfr volatile typeCNPUEBITS CNPUEINVbits absolute 0xBF88645C;

typedef struct tagCNPDEBITS {
union {
  struct {
    unsigned CNPDE0:1;
    unsigned CNPDE1:1;
    unsigned CNPDE2:1;
    unsigned CNPDE3:1;
    unsigned CNPDE4:1;
    unsigned CNPDE5:1;
    unsigned CNPDE6:1;
    unsigned CNPDE7:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNPDEBITS;
sfr atomic volatile typeCNPDEBITS CNPDEbits absolute 0xBF886460;
sfr volatile typeCNPDEBITS CNPDECLRbits absolute 0xBF886464;
sfr volatile typeCNPDEBITS CNPDESETbits absolute 0xBF886468;
sfr volatile typeCNPDEBITS CNPDEINVbits absolute 0xBF88646C;

typedef struct tagCNCONEBITS {
union {
  struct {
    unsigned :13;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNCONEBITS;
sfr atomic volatile typeCNCONEBITS CNCONEbits absolute 0xBF886470;
sfr volatile typeCNCONEBITS CNCONECLRbits absolute 0xBF886474;
sfr volatile typeCNCONEBITS CNCONESETbits absolute 0xBF886478;
sfr volatile typeCNCONEBITS CNCONEINVbits absolute 0xBF88647C;

typedef struct tagCNENEBITS {
union {
  struct {
    unsigned CNIEE0:1;
    unsigned CNIEE1:1;
    unsigned CNIEE2:1;
    unsigned CNIEE3:1;
    unsigned CNIEE4:1;
    unsigned CNIEE5:1;
    unsigned CNIEE6:1;
    unsigned CNIEE7:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNENEBITS;
sfr atomic volatile typeCNENEBITS CNENEbits absolute 0xBF886480;
sfr volatile typeCNENEBITS CNENECLRbits absolute 0xBF886484;
sfr volatile typeCNENEBITS CNENESETbits absolute 0xBF886488;
sfr volatile typeCNENEBITS CNENEINVbits absolute 0xBF88648C;

typedef struct tagCNSTATEBITS {
union {
  struct {
    unsigned CNSTATE0:1;
    unsigned CNSTATE1:1;
    unsigned CNSTATE2:1;
    unsigned CNSTATE3:1;
    unsigned CNSTATE4:1;
    unsigned CNSTATE5:1;
    unsigned CNSTATE6:1;
    unsigned CNSTATE7:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNSTATEBITS;
sfr atomic volatile typeCNSTATEBITS CNSTATEbits absolute 0xBF886490;
sfr volatile typeCNSTATEBITS CNSTATECLRbits absolute 0xBF886494;
sfr volatile typeCNSTATEBITS CNSTATESETbits absolute 0xBF886498;
sfr volatile typeCNSTATEBITS CNSTATEINVbits absolute 0xBF88649C;

typedef struct tagANSELFBITS {
union {
  unsigned w:32;
};
} typeANSELFBITS;
sfr atomic volatile typeANSELFBITS ANSELFbits absolute 0xBF886500;
sfr volatile typeANSELFBITS ANSELFCLRbits absolute 0xBF886504;
sfr volatile typeANSELFBITS ANSELFSETbits absolute 0xBF886508;
sfr volatile typeANSELFBITS ANSELFINVbits absolute 0xBF88650C;

typedef struct tagTRISFBITS {
union {
  struct {
    unsigned TRISF0:1;
    unsigned TRISF1:1;
    unsigned TRISF2:1;
    unsigned TRISF3:1;
    unsigned TRISF4:1;
    unsigned TRISF5:1;
    unsigned TRISF6:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeTRISFBITS;
sfr atomic volatile typeTRISFBITS TRISFbits absolute 0xBF886510;
sfr volatile typeTRISFBITS TRISFCLRbits absolute 0xBF886514;
sfr volatile typeTRISFBITS TRISFSETbits absolute 0xBF886518;
sfr volatile typeTRISFBITS TRISFINVbits absolute 0xBF88651C;

typedef struct tagPORTFBITS {
union {
  struct {
    unsigned RF0:1;
    unsigned RF1:1;
    unsigned RF2:1;
    unsigned RF3:1;
    unsigned RF4:1;
    unsigned RF5:1;
    unsigned RF6:1;
  };
  struct {
    unsigned w:32;
  };
};
} typePORTFBITS;
sfr atomic volatile typePORTFBITS PORTFbits absolute 0xBF886520;
sfr volatile typePORTFBITS PORTFCLRbits absolute 0xBF886524;
sfr volatile typePORTFBITS PORTFSETbits absolute 0xBF886528;
sfr volatile typePORTFBITS PORTFINVbits absolute 0xBF88652C;

typedef struct tagLATFBITS {
union {
  struct {
    unsigned LATF0:1;
    unsigned LATF1:1;
    unsigned LATF2:1;
    unsigned LATF3:1;
    unsigned LATF4:1;
    unsigned LATF5:1;
    unsigned LATF6:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeLATFBITS;
sfr atomic volatile typeLATFBITS LATFbits absolute 0xBF886530;
sfr volatile typeLATFBITS LATFCLRbits absolute 0xBF886534;
sfr volatile typeLATFBITS LATFSETbits absolute 0xBF886538;
sfr volatile typeLATFBITS LATFINVbits absolute 0xBF88653C;

typedef struct tagODCFBITS {
union {
  struct {
    unsigned ODCF0:1;
    unsigned ODCF1:1;
    unsigned ODCF2:1;
    unsigned ODCF3:1;
    unsigned ODCF4:1;
    unsigned ODCF5:1;
    unsigned ODCF6:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeODCFBITS;
sfr atomic volatile typeODCFBITS ODCFbits absolute 0xBF886540;
sfr volatile typeODCFBITS ODCFCLRbits absolute 0xBF886544;
sfr volatile typeODCFBITS ODCFSETbits absolute 0xBF886548;
sfr volatile typeODCFBITS ODCFINVbits absolute 0xBF88654C;

typedef struct tagCNPUFBITS {
union {
  struct {
    unsigned CNPUF0:1;
    unsigned CNPUF1:1;
    unsigned CNPUF2:1;
    unsigned CNPUF3:1;
    unsigned CNPUF4:1;
    unsigned CNPUF5:1;
    unsigned CNPUF6:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNPUFBITS;
sfr atomic volatile typeCNPUFBITS CNPUFbits absolute 0xBF886550;
sfr volatile typeCNPUFBITS CNPUFCLRbits absolute 0xBF886554;
sfr volatile typeCNPUFBITS CNPUFSETbits absolute 0xBF886558;
sfr volatile typeCNPUFBITS CNPUFINVbits absolute 0xBF88655C;

typedef struct tagCNPDFBITS {
union {
  struct {
    unsigned CNPDF0:1;
    unsigned CNPDF1:1;
    unsigned CNPDF2:1;
    unsigned CNPDF3:1;
    unsigned CNPDF4:1;
    unsigned CNPDF5:1;
    unsigned CNPDF6:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNPDFBITS;
sfr atomic volatile typeCNPDFBITS CNPDFbits absolute 0xBF886560;
sfr volatile typeCNPDFBITS CNPDFCLRbits absolute 0xBF886564;
sfr volatile typeCNPDFBITS CNPDFSETbits absolute 0xBF886568;
sfr volatile typeCNPDFBITS CNPDFINVbits absolute 0xBF88656C;

typedef struct tagCNCONFBITS {
union {
  struct {
    unsigned :13;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNCONFBITS;
sfr atomic volatile typeCNCONFBITS CNCONFbits absolute 0xBF886570;
sfr volatile typeCNCONFBITS CNCONFCLRbits absolute 0xBF886574;
sfr volatile typeCNCONFBITS CNCONFSETbits absolute 0xBF886578;
sfr volatile typeCNCONFBITS CNCONFINVbits absolute 0xBF88657C;

typedef struct tagCNENFBITS {
union {
  struct {
    unsigned CNIEF0:1;
    unsigned CNIEF1:1;
    unsigned CNIEF2:1;
    unsigned CNIEF3:1;
    unsigned CNIEF4:1;
    unsigned CNIEF5:1;
    unsigned CNIEF6:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNENFBITS;
sfr atomic volatile typeCNENFBITS CNENFbits absolute 0xBF886580;
sfr volatile typeCNENFBITS CNENFCLRbits absolute 0xBF886584;
sfr volatile typeCNENFBITS CNENFSETbits absolute 0xBF886588;
sfr volatile typeCNENFBITS CNENFINVbits absolute 0xBF88658C;

typedef struct tagCNSTATFBITS {
union {
  struct {
    unsigned CNSTATF0:1;
    unsigned CNSTATF1:1;
    unsigned CNSTATF2:1;
    unsigned CNSTATF3:1;
    unsigned CNSTATF4:1;
    unsigned CNSTATF5:1;
    unsigned CNSTATF6:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNSTATFBITS;
sfr atomic volatile typeCNSTATFBITS CNSTATFbits absolute 0xBF886590;
sfr volatile typeCNSTATFBITS CNSTATFCLRbits absolute 0xBF886594;
sfr volatile typeCNSTATFBITS CNSTATFSETbits absolute 0xBF886598;
sfr volatile typeCNSTATFBITS CNSTATFINVbits absolute 0xBF88659C;

typedef struct tagANSELGBITS {
union {
  struct {
    unsigned :6;
    unsigned ANSG6:1;
    unsigned ANSG7:1;
    unsigned ANSG8:1;
    unsigned ANSG9:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeANSELGBITS;
sfr atomic volatile typeANSELGBITS ANSELGbits absolute 0xBF886600;
sfr volatile typeANSELGBITS ANSELGCLRbits absolute 0xBF886604;
sfr volatile typeANSELGBITS ANSELGSETbits absolute 0xBF886608;
sfr volatile typeANSELGBITS ANSELGINVbits absolute 0xBF88660C;

typedef struct tagTRISGBITS {
union {
  struct {
    unsigned :2;
    unsigned TRISG2:1;
    unsigned TRISG3:1;
    unsigned :2;
    unsigned TRISG6:1;
    unsigned TRISG7:1;
    unsigned TRISG8:1;
    unsigned TRISG9:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeTRISGBITS;
sfr atomic volatile typeTRISGBITS TRISGbits absolute 0xBF886610;
sfr volatile typeTRISGBITS TRISGCLRbits absolute 0xBF886614;
sfr volatile typeTRISGBITS TRISGSETbits absolute 0xBF886618;
sfr volatile typeTRISGBITS TRISGINVbits absolute 0xBF88661C;

typedef struct tagPORTGBITS {
union {
  struct {
    unsigned :2;
    unsigned RG2:1;
    unsigned RG3:1;
    unsigned :2;
    unsigned RG6:1;
    unsigned RG7:1;
    unsigned RG8:1;
    unsigned RG9:1;
  };
  struct {
    unsigned w:32;
  };
};
} typePORTGBITS;
sfr atomic volatile typePORTGBITS PORTGbits absolute 0xBF886620;
sfr volatile typePORTGBITS PORTGCLRbits absolute 0xBF886624;
sfr volatile typePORTGBITS PORTGSETbits absolute 0xBF886628;
sfr volatile typePORTGBITS PORTGINVbits absolute 0xBF88662C;

typedef struct tagLATGBITS {
union {
  struct {
    unsigned :2;
    unsigned LATG2:1;
    unsigned LATG3:1;
    unsigned :2;
    unsigned LATG6:1;
    unsigned LATG7:1;
    unsigned LATG8:1;
    unsigned LATG9:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeLATGBITS;
sfr atomic volatile typeLATGBITS LATGbits absolute 0xBF886630;
sfr volatile typeLATGBITS LATGCLRbits absolute 0xBF886634;
sfr volatile typeLATGBITS LATGSETbits absolute 0xBF886638;
sfr volatile typeLATGBITS LATGINVbits absolute 0xBF88663C;

typedef struct tagODCGBITS {
union {
  struct {
    unsigned :2;
    unsigned ODCG2:1;
    unsigned ODCG3:1;
    unsigned :2;
    unsigned ODCG6:1;
    unsigned ODCG7:1;
    unsigned ODCG8:1;
    unsigned ODCG9:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeODCGBITS;
sfr atomic volatile typeODCGBITS ODCGbits absolute 0xBF886640;
sfr volatile typeODCGBITS ODCGCLRbits absolute 0xBF886644;
sfr volatile typeODCGBITS ODCGSETbits absolute 0xBF886648;
sfr volatile typeODCGBITS ODCGINVbits absolute 0xBF88664C;

typedef struct tagCNPUGBITS {
union {
  struct {
    unsigned :2;
    unsigned CNPUG2:1;
    unsigned CNPUG3:1;
    unsigned :2;
    unsigned CNPUG6:1;
    unsigned CNPUG7:1;
    unsigned CNPUG8:1;
    unsigned CNPUG9:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNPUGBITS;
sfr atomic volatile typeCNPUGBITS CNPUGbits absolute 0xBF886650;
sfr volatile typeCNPUGBITS CNPUGCLRbits absolute 0xBF886654;
sfr volatile typeCNPUGBITS CNPUGSETbits absolute 0xBF886658;
sfr volatile typeCNPUGBITS CNPUGINVbits absolute 0xBF88665C;

typedef struct tagCNPDGBITS {
union {
  struct {
    unsigned :2;
    unsigned CNPDG2:1;
    unsigned CNPDG3:1;
    unsigned :2;
    unsigned CNPDG6:1;
    unsigned CNPDG7:1;
    unsigned CNPDG8:1;
    unsigned CNPDG9:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNPDGBITS;
sfr atomic volatile typeCNPDGBITS CNPDGbits absolute 0xBF886660;
sfr volatile typeCNPDGBITS CNPDGCLRbits absolute 0xBF886664;
sfr volatile typeCNPDGBITS CNPDGSETbits absolute 0xBF886668;
sfr volatile typeCNPDGBITS CNPDGINVbits absolute 0xBF88666C;

typedef struct tagCNCONGBITS {
union {
  struct {
    unsigned :13;
    unsigned SIDL:1;
    unsigned :1;
    unsigned ON:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNCONGBITS;
sfr atomic volatile typeCNCONGBITS CNCONGbits absolute 0xBF886670;
sfr volatile typeCNCONGBITS CNCONGCLRbits absolute 0xBF886674;
sfr volatile typeCNCONGBITS CNCONGSETbits absolute 0xBF886678;
sfr volatile typeCNCONGBITS CNCONGINVbits absolute 0xBF88667C;

typedef struct tagCNENGBITS {
union {
  struct {
    unsigned :2;
    unsigned CNIEG2:1;
    unsigned CNIEG3:1;
    unsigned :2;
    unsigned CNIEG6:1;
    unsigned CNIEG7:1;
    unsigned CNIEG8:1;
    unsigned CNIEG9:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNENGBITS;
sfr atomic volatile typeCNENGBITS CNENGbits absolute 0xBF886680;
sfr volatile typeCNENGBITS CNENGCLRbits absolute 0xBF886684;
sfr volatile typeCNENGBITS CNENGSETbits absolute 0xBF886688;
sfr volatile typeCNENGBITS CNENGINVbits absolute 0xBF88668C;

typedef struct tagCNSTATGBITS {
union {
  struct {
    unsigned :2;
    unsigned CNSTATG2:1;
    unsigned CNSTATG3:1;
    unsigned :2;
    unsigned CNSTATG6:1;
    unsigned CNSTATG7:1;
    unsigned CNSTATG8:1;
    unsigned CNSTATG9:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeCNSTATGBITS;
sfr atomic volatile typeCNSTATGBITS CNSTATGbits absolute 0xBF886690;
sfr volatile typeCNSTATGBITS CNSTATGCLRbits absolute 0xBF886694;
sfr volatile typeCNSTATGBITS CNSTATGSETbits absolute 0xBF886698;
sfr volatile typeCNSTATGBITS CNSTATGINVbits absolute 0xBF88669C;

typedef struct tagDEVCFG3BITS {
union {
  struct {
    unsigned USERID:16;
    unsigned FSRSSEL:3;
    unsigned :9;
    unsigned PMDL1WAY:1;
    unsigned IOL1WAY:1;
  };
  struct {
    unsigned w:32;
  };
};
} typeDEVCFG3BITS;
sfr volatile typeDEVCFG3BITS DEVCFG3bits absolute 0xBFC02FF0;

typedef struct tagDEVCFG2BITS {
union {
  struct {
    unsigned FPLLIDIV:3;
    unsigned :1;
    unsigned FPLLMUL:3;
    unsigned :9;
    unsigned FPLLODIV:3;
  };
  struct {
    unsigned w:32;
  };
};
} typeDEVCFG2BITS;
sfr volatile typeDEVCFG2BITS DEVCFG2bits absolute 0xBFC02FF4;

typedef struct tagDEVCFG1BITS {
union {
  struct {
    unsigned FNOSC:3;
    unsigned :2;
    unsigned FSOSCEN:1;
    unsigned :1;
    unsigned IESO:1;
    unsigned POSCMOD:2;
    unsigned OSCIOFNC:1;
    unsigned :1;
    unsigned FPBDIV:2;
    unsigned FCKSM:2;
    unsigned WDTPS:5;
    unsigned :1;
    unsigned WINDIS:1;
    unsigned FWDTEN:1;
    unsigned FWDTWINSZ:2;
  };
  struct {
    unsigned w:32;
  };
};
} typeDEVCFG1BITS;
sfr volatile typeDEVCFG1BITS DEVCFG1bits absolute 0xBFC02FF8;
