0.6
2018.3
Dec  7 2018
00:33:28
E:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.ip_user_files/ipstatic/hdl/ip/DWT_ap_fadd_2_full_dsp_32.vhd,1708224120,vhdl,,,,dwt_ap_fadd_2_full_dsp_32,,,,,,,,
E:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.ip_user_files/ipstatic/hdl/ip/DWT_ap_fmul_1_max_dsp_32.vhd,1708224120,vhdl,,,,dwt_ap_fmul_1_max_dsp_32,,,,,,,,
E:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.ip_user_files/ipstatic/hdl/verilog/DWT.v,1708224120,verilog,,E:/FPGA/Xilinx/tests/DWT_test/project_1/sim/tb_DWT.v,,DWT,,,,,,,,
E:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.ip_user_files/ipstatic/hdl/verilog/DWT_data_in.v,1708224120,verilog,,E:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.ip_user_files/ipstatic/hdl/verilog/DWT_data_input.v,,DWT_data_in;DWT_data_in_ram,,,,,,,,
E:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.ip_user_files/ipstatic/hdl/verilog/DWT_data_input.v,1708224120,verilog,,E:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.ip_user_files/ipstatic/hdl/verilog/DWT_data_output.v,,DWT_data_input;DWT_data_input_ram,,,,,,,,
E:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.ip_user_files/ipstatic/hdl/verilog/DWT_data_output.v,1708224120,verilog,,E:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.ip_user_files/ipstatic/hdl/verilog/DWT_fadd_32ns_32nbkb.v,,DWT_data_output;DWT_data_output_ram,,,,,,,,
E:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.ip_user_files/ipstatic/hdl/verilog/DWT_fadd_32ns_32nbkb.v,1708224120,verilog,,E:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.ip_user_files/ipstatic/hdl/verilog/DWT_filter_g.v,,DWT_fadd_32ns_32nbkb,,,,,,,,
E:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.ip_user_files/ipstatic/hdl/verilog/DWT_filter_g.v,1708224120,verilog,,E:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.ip_user_files/ipstatic/hdl/verilog/DWT_filter_h.v,,DWT_filter_g;DWT_filter_g_rom,,,,,,,,
E:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.ip_user_files/ipstatic/hdl/verilog/DWT_filter_h.v,1708224120,verilog,,E:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.ip_user_files/ipstatic/hdl/verilog/DWT_fmul_32ns_32ncud.v,,DWT_filter_h;DWT_filter_h_rom,,,,,,,,
E:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.ip_user_files/ipstatic/hdl/verilog/DWT_fmul_32ns_32ncud.v,1708224120,verilog,,E:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.ip_user_files/ipstatic/hdl/verilog/DWT.v,,DWT_fmul_32ns_32ncud,,,,,,,,
E:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
E:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/sim/DWT_0.vhd,1708224118,vhdl,,,,dwt_0,,,,,,,,
E:/FPGA/Xilinx/tests/DWT_test/project_1/sim/tb_DWT.v,1708314968,verilog,,,,tb_DWT,,,,,,,,
