{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528387697515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528387697519 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 07 18:08:17 2018 " "Processing started: Thu Jun 07 18:08:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528387697519 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387697519 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Counter -c Counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Counter -c Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387697519 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528387697951 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528387697951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/analog_to_buttons.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/analog_to_buttons.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 analog_to_buttons-behavior " "Found design unit 1: analog_to_buttons-behavior" {  } { { "vhdl/analog_to_buttons.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/vhdl/analog_to_buttons.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528387707031 ""} { "Info" "ISGN_ENTITY_NAME" "1 analog_to_buttons " "Found entity 1: analog_to_buttons" {  } { { "vhdl/analog_to_buttons.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/vhdl/analog_to_buttons.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528387707031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/adcreader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/adcreader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adcReader-behavior " "Found design unit 1: adcReader-behavior" {  } { { "vhdl/adcReader.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/vhdl/adcReader.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528387707034 ""} { "Info" "ISGN_ENTITY_NAME" "1 adcReader " "Found entity 1: adcReader" {  } { { "vhdl/adcReader.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/vhdl/adcReader.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528387707034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mycounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mycounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myCounter-behavioral " "Found design unit 1: myCounter-behavioral" {  } { { "myCounter.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/myCounter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528387707039 ""} { "Info" "ISGN_ENTITY_NAME" "1 myCounter " "Found entity 1: myCounter" {  } { { "myCounter.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/myCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528387707039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.bdf" "" { Schematic "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528387707042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterwithoutput.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counterwithoutput.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CounterWithOutput " "Found entity 1: CounterWithOutput" {  } { { "CounterWithOutput.bdf" "" { Schematic "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/CounterWithOutput.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528387707045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-behavioral " "Found design unit 1: debounce-behavioral" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528387707049 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528387707049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707049 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CounterWithOutput " "Elaborating entity \"CounterWithOutput\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528387707087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adcReader adcReader:inst1 " "Elaborating entity \"adcReader\" for hierarchy \"adcReader:inst1\"" {  } { { "CounterWithOutput.bdf" "inst1" { Schematic "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/CounterWithOutput.bdf" { { 40 -240 -64 280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528387707090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myCounter myCounter:inst " "Elaborating entity \"myCounter\" for hierarchy \"myCounter:inst\"" {  } { { "CounterWithOutput.bdf" "inst" { Schematic "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/CounterWithOutput.bdf" { { 48 296 488 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528387707093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "analog_to_buttons analog_to_buttons:inst4 " "Elaborating entity \"analog_to_buttons\" for hierarchy \"analog_to_buttons:inst4\"" {  } { { "CounterWithOutput.bdf" "inst4" { Schematic "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/CounterWithOutput.bdf" { { 40 -24 192 120 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528387707094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:inst9 " "Elaborating entity \"debounce\" for hierarchy \"debounce:inst9\"" {  } { { "CounterWithOutput.bdf" "inst9" { Schematic "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/CounterWithOutput.bdf" { { -88 -128 96 -8 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528387707096 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter Vhdl1.vhd(25) " "VHDL Process Statement warning at Vhdl1.vhd(25): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528387707097 "|CounterWithOutput|debounce:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA Vhdl1.vhd(27) " "VHDL Process Statement warning at Vhdl1.vhd(27): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528387707097 "|CounterWithOutput|debounce:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OP1 Vhdl1.vhd(28) " "VHDL Process Statement warning at Vhdl1.vhd(28): signal \"OP1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528387707097 "|CounterWithOutput|debounce:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OP2 Vhdl1.vhd(29) " "VHDL Process Statement warning at Vhdl1.vhd(29): signal \"OP2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528387707097 "|CounterWithOutput|debounce:inst9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OP1 Vhdl1.vhd(20) " "VHDL Process Statement warning at Vhdl1.vhd(20): inferring latch(es) for signal or variable \"OP1\", which holds its previous value in one or more paths through the process" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1528387707098 "|CounterWithOutput|debounce:inst9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OP2 Vhdl1.vhd(20) " "VHDL Process Statement warning at Vhdl1.vhd(20): inferring latch(es) for signal or variable \"OP2\", which holds its previous value in one or more paths through the process" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1528387707098 "|CounterWithOutput|debounce:inst9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OP3 Vhdl1.vhd(20) " "VHDL Process Statement warning at Vhdl1.vhd(20): inferring latch(es) for signal or variable \"OP3\", which holds its previous value in one or more paths through the process" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1528387707098 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP3\[0\] Vhdl1.vhd(20) " "Inferred latch for \"OP3\[0\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707098 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP3\[1\] Vhdl1.vhd(20) " "Inferred latch for \"OP3\[1\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707098 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP3\[2\] Vhdl1.vhd(20) " "Inferred latch for \"OP3\[2\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707098 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP3\[3\] Vhdl1.vhd(20) " "Inferred latch for \"OP3\[3\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707098 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP3\[4\] Vhdl1.vhd(20) " "Inferred latch for \"OP3\[4\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707098 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP3\[5\] Vhdl1.vhd(20) " "Inferred latch for \"OP3\[5\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707098 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP3\[6\] Vhdl1.vhd(20) " "Inferred latch for \"OP3\[6\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707099 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP3\[7\] Vhdl1.vhd(20) " "Inferred latch for \"OP3\[7\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707099 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP3\[8\] Vhdl1.vhd(20) " "Inferred latch for \"OP3\[8\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707099 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP3\[9\] Vhdl1.vhd(20) " "Inferred latch for \"OP3\[9\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707099 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP3\[10\] Vhdl1.vhd(20) " "Inferred latch for \"OP3\[10\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707099 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP3\[11\] Vhdl1.vhd(20) " "Inferred latch for \"OP3\[11\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707099 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[0\] Vhdl1.vhd(20) " "Inferred latch for \"OP2\[0\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707099 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[1\] Vhdl1.vhd(20) " "Inferred latch for \"OP2\[1\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707099 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[2\] Vhdl1.vhd(20) " "Inferred latch for \"OP2\[2\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707099 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[3\] Vhdl1.vhd(20) " "Inferred latch for \"OP2\[3\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707099 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[4\] Vhdl1.vhd(20) " "Inferred latch for \"OP2\[4\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707099 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[5\] Vhdl1.vhd(20) " "Inferred latch for \"OP2\[5\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707099 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[6\] Vhdl1.vhd(20) " "Inferred latch for \"OP2\[6\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707099 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[7\] Vhdl1.vhd(20) " "Inferred latch for \"OP2\[7\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707099 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[8\] Vhdl1.vhd(20) " "Inferred latch for \"OP2\[8\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707099 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[9\] Vhdl1.vhd(20) " "Inferred latch for \"OP2\[9\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707099 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[10\] Vhdl1.vhd(20) " "Inferred latch for \"OP2\[10\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707099 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[11\] Vhdl1.vhd(20) " "Inferred latch for \"OP2\[11\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707099 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[0\] Vhdl1.vhd(20) " "Inferred latch for \"OP1\[0\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707099 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[1\] Vhdl1.vhd(20) " "Inferred latch for \"OP1\[1\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707099 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[2\] Vhdl1.vhd(20) " "Inferred latch for \"OP1\[2\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707100 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[3\] Vhdl1.vhd(20) " "Inferred latch for \"OP1\[3\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707100 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[4\] Vhdl1.vhd(20) " "Inferred latch for \"OP1\[4\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707100 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[5\] Vhdl1.vhd(20) " "Inferred latch for \"OP1\[5\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707100 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[6\] Vhdl1.vhd(20) " "Inferred latch for \"OP1\[6\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707100 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[7\] Vhdl1.vhd(20) " "Inferred latch for \"OP1\[7\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707100 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[8\] Vhdl1.vhd(20) " "Inferred latch for \"OP1\[8\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707100 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[9\] Vhdl1.vhd(20) " "Inferred latch for \"OP1\[9\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707100 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[10\] Vhdl1.vhd(20) " "Inferred latch for \"OP1\[10\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707100 "|CounterWithOutput|debounce:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[11\] Vhdl1.vhd(20) " "Inferred latch for \"OP1\[11\]\" at Vhdl1.vhd(20)" {  } { { "Vhdl1.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/ex05_restored/Vhdl1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387707100 "|CounterWithOutput|debounce:inst9"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1528387707583 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528387708038 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528387708038 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "153 " "Implemented 153 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528387708092 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528387708092 ""} { "Info" "ICUT_CUT_TM_LCELLS" "145 " "Implemented 145 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528387708092 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528387708092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528387708125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 07 18:08:28 2018 " "Processing ended: Thu Jun 07 18:08:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528387708125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528387708125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528387708125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528387708125 ""}
