K_REGS_GATE_LATENCY_MASK 0x2000
#define PSX81_BIF_CPM_CONTROL__REFCLK_REGS_GATE_LATENCY__SHIFT 0xd
#define PSX81_BIF_CPM_CONTROL__LCLK_GATE_TXCLK_FREE_MASK 0x4000
#define PSX81_BIF_CPM_CONTROL__LCLK_GATE_TXCLK_FREE__SHIFT 0xe
#define PSX81_BIF_CPM_CONTROL__RCVR_DET_CLK_ENABLE_MASK 0x8000
#define PSX81_BIF_CPM_CONTROL__RCVR_DET_CLK_ENABLE__SHIFT 0xf
#define PSX81_BIF_CPM_CONTROL__TXCLK_PERM_GATE_PLL_PDN_MASK 0x10000
#define PSX81_BIF_CPM_CONTROL__TXCLK_PERM_GATE_PLL_PDN__SHIFT 0x10
#define PSX81_BIF_CPM_CONTROL__FAST_TXCLK_LATENCY_MASK 0xe0000
#define PSX81_BIF_CPM_CONTROL__FAST_TXCLK_LATENCY__SHIFT 0x11
#define PSX81_BIF_CPM_CONTROL__MASTER_PCIE_PLL_SELECT_MASK 0x100000
#define PSX81_BIF_CPM_CONTROL__MASTER_PCIE_PLL_SELECT__SHIFT 0x14
#define PSX81_BIF_CPM_CONTROL__MASTER_PCIE_PLL_AUTO_MASK 0x200000
#define PSX81_BIF_CPM_CONTROL__MASTER_PCIE_PLL_AUTO__SHIFT 0x15
#define PSX81_BIF_CPM_CONTROL__REFCLK_XSTCLK_ENABLE_MASK 0x400000
#define PSX81_BIF_CPM_CONTROL__REFCLK_XSTCLK_ENABLE__SHIFT 0x16
#define PSX81_BIF_CPM_CONTROL__REFCLK_XSTCLK_LATENCY_MASK 0x800000
#define PSX81_BIF_CPM_CONTROL__REFCLK_XSTCLK_LATENCY__SHIFT 0x17
#define PSX81_BIF_CPM_CONTROL__SPARE_REGS_MASK 0xff000000
#define PSX81_BIF_CPM_CONTROL__SPARE_REGS__SHIFT 0x18
#define PSX81_BIF_LM_CONTROL__LoopbackSelect_MASK 0x1e
#define PSX81_BIF_LM_CONTROL__LoopbackSelect__SHIFT 0x1
#define PSX81_BIF_LM_CONTROL__PRBSPCIeLbSelect_MASK 0x20
#define PSX81_BIF_LM_CONTROL__PRBSPCIeLbSelect__SHIFT 0x5
#define PSX81_BIF_LM_CONTROL__LoopbackHalfRate_MASK 0xc0
#define PSX81_BIF_LM_CONTROL__LoopbackHalfRate__SHIFT 0x6
#define PSX81_BIF_LM_CONTROL__LoopbackFifoPtr_MASK 0x700
#define PSX81_BIF_LM_CONTROL__LoopbackFifoPtr__SHIFT 0x8
#define PSX81_BIF_LM_PCIETXMUX0__TXLANE0_MASK 0xff
#define PSX81_BIF_LM_PCIETXMUX0__TXLANE0__SHIFT 0x0
#define PSX81_BIF_LM_PCIETXMUX0__TXLANE1_MASK 0xff00
#define PSX81_BIF_LM_PCIETXMUX0__TXLANE1__SHIFT 0x8
#define PSX81_BIF_LM_PCIETXMUX0__TXLANE2_MASK 0xff0000
#define PSX81_BIF_LM_PCIETXMUX0__TXLANE2__SHIFT 0x10
#define PSX81_BIF_LM_PCIETXMUX0__TXLANE3_MASK 0xff000000
#define PSX81_BIF_LM_PCIETXMUX0__TXLANE3__SHIFT 0x18
#define PSX81_BIF_LM_PCIETXMUX1__TXLANE4_MASK 0xff
#define PSX81_BIF_LM_PCIETXMUX1__TXLANE4__SHIFT 0x0
#define PSX81_BIF_LM_PCIETXMUX1__TXLANE5_MASK 0xff00
#define PSX81_BIF_LM_PCIETXMUX1__TXLANE5__SHIFT 0x8
#define PSX81_BIF_LM_PCIETXMUX1__TXLANE6_MASK 0xff0000
#define PSX81_BIF_LM_PCIETXMUX1__TXLANE6__SHIFT 0x10
#define PSX81_BIF_LM_PCIETXMUX1__TXLANE7_MASK 0xff000000
#define PSX81_BIF_LM_PCIETXMUX1__TXLANE7__SHIFT 0x18
#define PSX81_BIF_LM_PCIETXMUX2__TXLANE8_MASK 0xff
#define PSX81_BIF_LM_PCIETXMUX2__TXLANE8__SHIFT 0x0
#define PSX81_BIF_LM_PCIETXMUX2__TXLANE9_MASK 0xff00
#define PSX81_BIF_LM_PCIETXMUX2__TXLANE9__SHIFT 0x8
#define PSX81_BIF_LM_PCIETXMUX2__TXLANE10_MASK 0xff0000
#define PSX81_BIF_LM_PCIETXMUX2__TXLANE10__SHIFT 0x10
#define PSX81_BIF_LM_PCIETXMUX2__TXLANE11_MASK 0xff000000
#define PSX81_BIF_LM_PCIETXMUX2__TXLANE11__SHIFT 0x18
#define PSX81_BIF_LM_PCIETXMUX3__TXLANE12_MASK 0xff
#define PSX81_BIF_LM_PCIETXMUX3__TXLANE12__SHIFT 0x0
#define PSX81_BIF_LM_PCIETXMUX3__TXLANE13_MASK 0xff00
#define PSX81_BIF_LM_PCIETXMUX3__TXLANE13__SHIFT 0x8
#define PSX81_BIF_LM_PCIETXMUX3__TXLANE14_MASK 0xff0000
#define PSX81_BIF_LM_PCIETXMUX3__TXLANE14__SHIFT 0x10
#define PSX81_BIF_LM_PCIETXMUX3__TXLANE15_MASK 0xff000000
#define PSX81_BIF_LM_PCIETXMUX3__TXLANE15__SHIFT 0x18
#define PSX81_BIF_LM_PCIERXMUX0__RXLANE0_MASK 0xff
#define PSX81_BIF_LM_PCIERXMUX0__RXLANE0__SHIFT 0x0
#define PSX81_BIF_LM_PCIERXMUX0__RXLANE1_MASK 0xff00
#define PSX81_BIF_LM_PCIERXMUX0__RXLANE1__SHIFT 0x8
#define PSX81_BIF_LM_PCIERXMUX0__RXLANE2_MASK 0xff0000
#define PSX81_BIF_LM_PCIERXMUX0__RXLANE2__SHIFT 0x10
#define PSX81_BIF_LM_PCIERXMUX0__RXLANE3_MASK 0xff000000
#define PSX81_BIF_LM_PCIERXMUX0__RXLANE3__SHIFT 0x18
#define PSX81_BIF_LM_PCIERXMUX1__RXLANE4_MASK 0xff
#define PSX81_BIF_LM_PCIERXMUX1__RXLANE4__SHIFT 0x0
#define PSX81_BIF_LM_PCIERXMUX1__RXLANE5_MASK 0xff00
#define PSX81_BIF_LM_PCIERXMUX1__RXLANE5__SHIFT 0x8
#define PSX81_BIF_LM_PCIERXMUX1__RXLANE6_MASK 0xff0000
#define PSX81_BIF_LM_PCIERXMUX1__RXLANE6__SHIFT 0x10
#define PSX81_BIF_LM_PCIERXMUX1__RXLANE7_MASK 0xff000000
#define PSX81_BIF_LM_PCIERXMUX1__RXLANE7__SHIFT 0x18
#define PSX81_BIF_LM_PCIERXMUX2__RXLANE8_MASK 0xff
#define PSX81_BIF_LM_PCIERXMUX2__RXLANE8__SHIFT 0x0
#define PSX81_BIF_LM_PCIERXMUX2__RXLANE9_MASK 0xff00
#define PSX81_BIF_LM_PCIERXMUX2__RXLANE9__SHIFT 0x8
#define PSX81_BIF_LM_PCIERXMUX2__RXLANE10_MASK 0xff0000
#define PSX81_BIF_LM_PCIERXMUX2__RXLANE10__SHIFT 0x10
#define PSX81_BIF_LM_PCIERXMUX2__RXLANE11_MASK 0xff000000
#define PSX81_BIF_LM_PCIERXMUX2__RXLANE11__SHIFT 0x18
#define PSX81_BIF_LM_PCIERXMUX3__RXLANE12_MASK 0xff
#define PSX81_BIF_LM_PCIERXMUX3__RXLANE12__SHIFT 0x0
#define PSX81_BIF_LM_PCIERXMUX3__RXLANE13_MASK 0xff00
#define PSX81_BIF_LM_PCIERXMUX3__RXLANE13__SHIFT 0x8
#define PSX81_BIF_LM_PCIERXMUX3__RXLANE14_MASK 0xff0000
#define PSX81_BIF_LM_PCIERXMUX3__RXLANE14__SHIFT 0x10
#define PSX81_BIF_LM_PCIERXMUX3__RXLANE15_MASK 0xff000000
#define PSX81_BIF_LM_PCIERXMUX3__RXLANE15__SHIFT 0x18
#define PSX81_BIF_LM_LANEENABLE__LANE_enable_MASK 0xffff
#define PSX81_BIF_LM_LANEENABLE__LANE_enable__SHIFT 0x0
#define PSX81_BIF_LM_PRBSCONTROL__PRBSPCIeSelect_MASK 0xffff
#define PSX81_BIF_LM_PRBSCONTROL__PRBSPCIeSelect__SHIFT 0x0
#define PSX81_BIF_LM_PRBSCONTROL__LMLaneDegrade0_MASK 0x10000000
#define PSX81_BIF_LM_PRBSCONTROL__LMLaneDegrade0__SHIFT 0x1c
#define PSX81_BIF_LM_PRBSCONTROL__LMLaneDegrade1_MASK 0x20000000
#define PSX81_BIF_LM_PRBSCONTROL__LMLaneDegrade1__SHIFT 0x1d
#define PSX81_BIF_LM_PRBSCONTROL__LMLaneDegrade2_MASK 0x40000000
#define PSX81_BIF_LM_PRBSCONTROL__LMLaneDegrade2__SHIFT 0x1e
#define PSX81_BIF_LM_PRBSCONTROL__LMLaneDegrade3_MASK 0x80000000
#define PSX81_BIF_LM_PRBSCONTROL__LMLaneDegrade3__SHIFT 0x1f
#define PSX81_BIF_LM_POWERCONTROL__LMTxPhyCmd0_MASK 0x7
#define PSX81_BIF_LM_POWERCONTROL__LMTxPhyCmd0__SHIFT 0x0
#define PSX81_BIF_LM_POWERCONTROL__LMRxPhyCmd0_MASK 0x38
#define PSX81_BIF_LM_POWERCONTROL__LMRxPhyCmd0__SHIFT 0x3
#define PSX81_BIF_LM_POWERCONTROL__LMLinkSpeed0_MASK 0xc0
#define PSX81_BIF_LM_POWERCONTROL__LMLinkSpeed0__SHIFT 0x6
#define PSX81_BIF_LM_POWERCONTROL__LMTxPhyCmd1_MASK 0x700
#define PSX81_BIF_LM_POWERCONTROL__LMTxPhyCmd1__SHIFT 0x8
#define PSX81_BIF_LM_POWERCONTROL__LMRxPhyCmd1_MASK 0x3800
#define PSX81_BIF_LM_POWERCONTROL__LMRxPhyCmd1__SHIFT 0xb
#define PSX81_BIF_LM_POWERCONTROL__LMLinkSpeed1_MASK 0xc000
#define PSX81_BIF_LM_POWERCONTROL__LMLinkSpeed1__SHIFT 0xe
#define PSX81_BIF_LM_POWERCONTROL__LMTxPhyCmd2_MASK 0x70000
#define PSX81_BIF_LM_POWERCONTROL__LMTxPhyCmd2__SHIFT 0x10
#define PSX81_BIF_LM_POWERCONTROL__LMRxPhyCmd2_MASK 0x380000
#define PSX81_BIF_LM_POWERCONTROL__LMRxPhyCmd2__SHIFT 0x13
#define PSX81_BIF_LM_POWERCONTROL__LMLinkSpeed2_MASK 0xc00000
#define PSX81_BIF_LM_POWERCONTROL__LMLinkSpeed2__SHIFT 0x16
#define PSX81_BIF_LM_POWERCONTROL__LMTxPhyCmd3_MASK 0x7000000
#define PSX81_BIF_LM_POWERCONTROL__LMTxPhyCmd3__SHIFT 0x18
#define PSX81_BIF_LM_POWERCONTROL__LMRxPhyCmd3_MASK 0x38000000
#define PSX81_BIF_LM_POWERCONTROL__LMRxPhyCmd3__SHIFT 0x1b
#define PSX81_BIF_LM_POWERCONTROL__LMLinkSpeed3_MASK 0xc0000000
#define PSX81_BIF_LM_POWERCONTROL__LMLinkSpeed3__SHIFT 0x1e
#define PSX81_BIF_LM_POWERCONTROL1__LMTxEn0_MASK 0x1
#define PSX81_BIF_LM_POWERCONTROL1__LMTxEn0__SHIFT 0x0
#define PSX81_BIF_LM_POWERCONTROL1__LMTxClkEn0_MASK 0x2
#define PSX81_BIF_LM_POWERCONTROL1__LMTxClkEn0__SHIFT 0x1
#define PSX81_BIF_LM_POWERCONTROL1__LMTxMargin0_MASK 0x1c
#define PSX81_BIF_LM_POWERCONTROL1__LMTxMargin0__SHIFT 0x2
#define PSX81_BIF_LM_POWERCONTROL1__LMSkipBit0_MASK 0x20
#define PSX81_BIF_LM_POWERCONTROL1__LMSkipBit0__SHIFT 0x5
#define PSX81_BIF_LM_POWERCONTROL1__LMLaneUnused0_MASK 0x40
#define PSX81_BIF_LM_POWERCONTROL1__LMLaneUnused0__SHIFT 0x6
#define PSX81_BIF_LM_POWERCONTROL1__LMTxMarginEn0_MASK 0x80
#define PSX81_BIF_LM_POWERCONTROL1__LMTxMarginEn0__SHIFT 0x7
#define PSX81_BIF_LM_POWERCONTROL1__LMDeemph0_MASK 0x100
#define PSX81_BIF_LM_POWERCONTROL1__LMDeemph0__SHIFT 0x8
#define PSX81_BIF_LM_POWERCONTROL1__LMTxEn1_MASK 0x200
#define PSX81_BIF_LM_POWERCONTROL1__LMTxEn1__SHIFT 0x9
#define PSX81_BIF_LM_POWERCONTROL1__LMTxClkEn1_MASK 0x400
#define PSX81_BIF_LM_POWERCONTROL1__LMTxClkEn1__SHIFT 0xa
#define PSX81_BIF_LM_POWERCONTROL1__LMTxMargin1_MASK 0x3800
#define PSX81_BIF_LM_POWERCONTROL1__LMTxMargin1__SHIFT 0xb
#define PSX81_BIF_LM_POWERCONTROL1__LMSkipBit1_MASK 0x4000
#define PSX81_BIF_LM_POWERCONTROL1__LMSkipBit1__SHIFT 0xe
#define PSX81_BIF_LM_POWERCONTROL1__LMLaneUnused1_MASK 0x8000
#define PSX81_BIF_LM_POWERCONTROL1__LMLaneUnused1__SHIFT 0xf
#define PSX81_BIF_LM_POWERCONTROL1__LMTxMarginEn1_MASK 0x10000
#define PSX81_BIF_LM_POWERCONTROL1__LMTxMarginEn1__SHIFT 0x10
#define PSX81_BIF_LM_POWERCONTROL1__LMDeemph1_MASK 0x20000
#define PSX81_BIF_LM_POWERCONTROL1__LMDeemph1__SHIFT 0x11
#define PSX81_BIF_LM_POWERCONTROL1__LMTxEn2_MASK 0x40000
#define PSX81_BIF_LM_POWERCONTROL1__LMTxEn2__SHIFT 0x12
#define PSX81_BIF_LM_POWERCONTROL1__LMTxClkEn2_MASK 0x80000
#define PSX81_BIF_LM_POWERCONTROL1__LMTxClkEn2__SHIFT 0x13
#define PSX81_BIF_LM_POWERCONTROL1__LMTxMargin2_MASK 0x700000
#define PSX81_BIF_LM_POWERCONTROL1__LMTxMargin2__SHIFT 0x14
#define PSX81_BIF_LM_POWERCONTROL1__LMSkipBit2_MASK 0x800000
#define PSX81_BIF_LM_POWERCONTROL1__LMSkipBit2__SHIFT 0x17
#define PSX81_BIF_LM_POWERCONTROL1__LMLaneUnused2_MASK 0x1000000
#define PSX81_BIF_LM_POWERCONTROL1__LMLaneUnused2__SHIFT 0x18
#define PSX81_BIF_LM_POWERCONTROL1__LMTxMarginEn2_MASK 0x2000000
#define PSX81_BIF_LM_POWERCONTROL1__LMTxMarginEn2__SHIFT 0x19
#define PSX81_BIF_LM_POWERCONTROL1__LMDeemph2_MASK 0x4000000
#define PSX81_BIF_LM_POWERCONTROL1__LMDeemph2__SHIFT 0x1a
#define PSX81_BIF_LM_POWERCONTROL1__TxCoeffID0_MASK 0x18000000
#define PSX81_BIF_LM_POWERCONTROL1__TxCoeffID0__SHIFT 0x1b
#define PSX81_BIF_LM_POWERCONTROL1__TxCoeffID1_MASK 0x60000000
#define PSX81_BIF_LM_POWERCONTROL1__TxCoeffID1__SHIFT 0x1d
#define PSX81_BIF_LM_POWERCONTROL2__LMTxEn3_MASK 0x1
#define PSX81_BIF_LM_POWERCONTROL2__LMTxEn3__SHIFT 0x0
#define PSX81_BIF_LM_POWERCONTROL2__LMTxClkEn3_MASK 0x2
#define PSX81_BIF_LM_POWERCONTROL2__LMTxClkEn3__SHIFT 0x1
#define PSX81_BIF_LM_POWERCONTROL2__LMTxMargin3_MASK 0x1c
#define PSX81_BIF_LM_POWERCONTROL2__LMTxMargin3__SHIFT 0x2
#define PSX81_BIF_LM_POWERCONTROL2__LMSkipBit3_MASK 0x20
#define PSX81_BIF_LM_POWERCONTROL2__LMSkipBit3__SHIFT 0x5
#define PSX81_BIF_LM_POWERCONTROL2__LMLaneUnused3_MASK 0x40
#define PSX81_BIF_LM_POWERCONTROL2__LMLaneUnused3__SHIFT 0x6
#define PSX81_BIF_LM_POWERCONTROL2__LMTxMarginEn3_MASK 0x80
#define PSX81_BIF_LM_POWERCONTROL2__LMTxMarginEn3__SHIFT 0x7
#define PSX81_BIF_LM_POWERCONTROL2__LMDeemph3_MASK 0x100
#define PSX81_BIF_LM_POWERCONTROL2__LMDeemph3__SHIFT 0x8
#define PSX81_BIF_LM_POWERCONTROL2__TxCoeffID2_MASK 0x600
#define PSX81_BIF_LM_POWERCONTROL2__TxCoeffID2__SHIFT 0x9
#define PSX81_BIF_LM_POWERCONTROL2__TxCoeffID3_MASK 0x1800
#define PSX81_BIF_LM_POWERCONTROL2__TxCoeffID3__SHIFT 0xb
#define PSX81_BIF_LM_POWERCONTROL2__TxCoeff0_MASK 0x7e000
#define PSX81_BIF_LM_POWERCONTROL2__TxCoeff0__SHIFT 0xd
#define PSX81_BIF_LM_POWERCONTROL2__TxCoeff1_MASK 0x1f80000
#define PSX81_BIF_LM_POWERCONTROL2__TxCoeff1__SHIFT 0x13
#define PSX81_BIF_LM_POWERCONTROL2__TxCoeff2_MASK 0x7e000000
#define PSX81_BIF_LM_POWERCONTROL2__TxCoeff2__SHIFT 0x19
#define PSX81_BIF_LM_POWERCONTROL3__TxCoeff3_MASK 0x3f
#define PSX81_BIF_LM_POWERCONTROL3__TxCoeff3__SHIFT 0x0
#define PSX81_BIF_LM_POWERCONTROL3__RxEqCtl0_MASK 0xfc0
#define PSX81_BIF_LM_POWERCONTROL3__RxEqCtl0__SHIFT 0x6
#define PSX81_BIF_LM_POWERCONTROL3__RxEqCtl1_MASK 0x3f000
#define PSX81_BIF_LM_POWERCONTROL3__RxEqCtl1__SHIFT 0xc
#define PSX81_BIF_LM_POWERCONTROL3__RxEqCtl2_MASK 0xfc0000
#define PSX81_BIF_LM_POWERCONTROL3__RxEqCtl2__SHIFT 0x12
#define PSX81_BIF_LM_POWERCONTROL3__RxEqCtl3_MASK 0x3f000000
#define PSX81_BIF_LM_POWERCONTROL3__RxEqCtl3__SHIFT 0x18
#define PSX81_BIF_LM_POWERCONTROL4__LinkNum0_MASK 0x7
#define PSX81_BIF_LM_POWERCONTROL4__LinkNum0__SHIFT 0x0
#define PSX81_BIF_LM_POWERCONTROL4__LinkNum1_MASK 0x38
#define PSX81_BIF_LM_POWERCONTROL4__LinkNum1__SHIFT 0x3
#define PSX81_BIF_LM_POWERCONTROL4__LinkNum2_MASK 0x1c0
#define PSX81_BIF_LM_POWERCONTROL4__LinkNum2__SHIFT 0x6
#define PSX81_BIF_LM_POWERCONTROL4__LinkNum3_MASK 0xe00
#define PSX81_BIF_LM_POWERCONTROL4__LinkNum3__SHIFT 0x9
#define PSX81_BIF_LM_POWERCONTROL4__LaneNum0_MASK 0xf000
#define PSX81_BIF_LM_POWERCONTROL4__LaneNum0__SHIFT 0xc
#define PSX81_BIF_LM_POWERCONTROL4__LaneNum1_MASK 0xf0000
#define PSX81_BIF_LM_POWERCONTROL4__LaneNum1__SHIFT 0x10
#define PSX81_BIF_LM_POWERCONTROL4__LaneNum2_MASK 0xf00000
#define PSX81_BIF_LM_POWERCONTROL4__LaneNum2__SHIFT 0x14
#define PSX81_BIF_LM_POWERCONTROL4__LaneNum3_MASK 0xf000000
#define PSX81_BIF_LM_POWERCONTROL4__LaneNum3__SHIFT 0x18
#define PSX81_BIF_LM_POWERCONTROL4__SpcMode0_MASK 0x10000000
#define PSX81_BIF_LM_POWERCONTROL4__SpcMode0__SHIFT 0x1c
#define PSX81_BIF_LM_POWERCONTROL4__SpcMode1_MASK 0x20000000
#define PSX81_BIF_LM_POWERCONTROL4__SpcMode1__SHIFT 0x1d
#define PSX81_BIF_LM_POWERCONTROL4__SpcMode2_MASK 0x40000000
#define PSX81_BIF_LM_POWERCONTROL4__SpcMode2__SHIFT 0x1e
#define PSX81_BIF_LM_POWERCONTROL4__SpcMode3_MASK 0x80000000
#define PSX81_BIF_LM_POWERCONTROL4__SpcMode3__SHIFT 0x1f
#define PSX80_PHY0_COM_COMMON_FUSE1__fuse1_valid_MASK 0x1
#define PSX80_PHY0_COM_COMMON_FUSE1__fuse1_valid__SHIFT 0x0
#define PSX80_PHY0_COM_COMMON_FUSE1__fuse1_ei_det_thresh_sel_MASK 0x6
#define PSX80_PHY0_COM_COMMON_FUSE1__fuse1_ei_det_thresh_sel__SHIFT 0x1
#define PSX80_PHY0_COM_COMMON_FUSE1__fuse1_dll_flock_disable_MASK 0x8
#define PSX80_PHY0_COM_COMMON_FUSE1__fuse1_dll_flock_disable__SHIFT 0x3
#define PSX80_PHY0_COM_COMMON_FUSE1__fuse1_cdr_ph_gain_gen12_MASK 0xf0
#define PSX80_PHY0_COM_COMMON_FUSE1__fuse1_cdr_ph_gain_gen12__SHIFT 0x4
#define PSX80_PHY0_COM_COMMON_FUSE1__fuse1_cdr_pi_stpsz_gen12_MASK 0x100
#define PSX80_PHY0_COM_COMMON_FUSE1__fuse1_cdr_pi_stpsz_gen12__SHIFT 0x8
#define PSX80_PHY0_COM_COMMON_FUSE1__fuse1_ron_ctl_MASK 0x600
#define PSX80_PHY0_COM_COMMON_FUSE1__fuse1_ron_ctl__SHIFT 0x9
#define PSX80_PHY0_COM_COMMON_FUSE1__fuse1_rtt_ctl_MASK 0x1800
#define PSX80_PHY0_COM_COMMON_FUSE1__fuse1_rtt_ctl__SHIFT 0xb
#define PSX80_PHY0_COM_COMMON_FUSE1__fuse1_rxdetect_samp_time_MASK 0xc0000
#define PSX80_PHY0_COM_COMMON_FUSE1__fuse1_rxdetect_samp_time__SHIFT 0x12
#define PSX80_PHY0_COM_COMMON_FUSE1__fuse1_spare_MASK 0xfff00000
#define PSX80_PHY0_COM_COMMON_FUSE1__fuse1_spare__SHIFT 0x14
#define PSX80_PHY0_COM_COMMON_FUSE2__fuse2_valid_MASK 0x1
#define PSX80_PHY0_COM_COMMON_FUSE2__fuse2_valid__SHIFT 0x0
#define PSX80_PHY0_COM_COMMON_FUSE2__fuse2_spare_MASK 0xfffffffe
#define PSX80_PHY0_COM_COMMON_FUSE2__fuse2_spare__SHIFT 0x1
#define PSX80_PHY0_COM_COMMON_FUSE3__fuse3_valid_MASK 0x1
#define PSX80_PHY0_COM_COMMON_FUSE3__fuse3_valid__SHIFT 0x0
#define PSX80_PHY0_COM_COMMON_FUSE3__fuse3_dll_cpi_sel_MASK 0xe
#define PSX80_PHY0_COM_COMMON_FUSE3__fuse3_dll_cpi_sel__SHIFT 0x1
#define PSX80_PHY0_COM_COMMON_FUSE3__fuse3_ron_override_val_MASK 0x3f0
#define PSX80_PHY0_COM_COMMON_FUSE3__fuse3_ron_override_val__SHIFT 0x4
#define PSX80_PHY0_COM_COMMON_FUSE3__fuse3_rtt_override_val_MASK 0xfc00
#define PSX80_PHY0_COM_COMMON_FUSE3__fuse3_rtt_override_val__SHIFT 0xa
#define PSX80_PHY0_COM_COMMON_FUSE3__fuse3_lcpll_bw_adj_MASK 0xf0000
#define PSX80_PHY0_COM_COMMON_FUSE3__fuse3_lcpll_bw_adj__SHIFT 0x10
#define PSX80_PHY0_COM_COMMON_FUSE3__fuse3_lcpll_ref_adj_MASK 0xf00000
#define PSX80_PHY0_COM_COMMON_FUSE3__fuse3_lcpll_ref_adj__SHIFT 0x14
#define PSX80_PHY0_COM_COMMON_FUSE3__fuse3_ropll_ref_adj_MASK 0xf000000
#define PSX80_PHY0_COM_COMMON_FUSE3__fuse3_ropll_ref_adj__SHIFT 0x18
#define PSX80_PHY0_COM_COMMON_FUSE3__fuse3_refresh_cal_en_MASK 0x10000000
#define PSX80_PHY0_COM_COMMON_FUSE3__fuse3_refresh_cal_en__SHIFT 0x1c
#define PSX80_PHY0_COM_COMMON_FUSE3__fuse3_spare_MASK 0xe0000000
#define PSX80_PHY0_COM_COMMON_FUSE3__fuse3_spare__SHIFT 0x1d
#define PSX80_PHY0_COM_COMMON_ELECIDLE__ei_det_dis_ps0_MASK 0x1
#define PSX80_PHY0_COM_COMMON_ELECIDLE__ei_det_dis_ps0__SHIFT 0x0
#define PSX80_PHY0_COM_COMMON_ELECIDLE__ei_det_initiate_ofc_cal_MASK 0x2
#define PSX80_PHY0_COM_COMMON_ELECIDLE__ei_det_initiate_ofc_cal__SHIFT 0x1
#define PSX80_PHY0_COM_COMMON_ELECIDLE__ei_det_dac_test_ofc_sel_MASK 0x4
#define PSX80_PHY0_COM_COMMON_ELECIDLE__ei_det_dac_test_ofc_sel__SHIFT 0x2
#define PSX80_PHY0_COM_COMMON_ELECIDLE__ei_det_dac_test_code_MASK 0x3f0
#define PSX80_PHY0_COM_COMMON_ELECIDLE__ei_det_dac_test_code__SHIFT 0x4
#define PSX80_PHY0_COM_COMMON_DFX__nelb_en_MASK 0x1
#define PSX80_PHY0_COM_COMMON_DFX__nelb_en__SHIFT 0x0
#define PSX80_PHY0_COM_C