{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543852309868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543852309876 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 03 16:51:49 2018 " "Processing started: Mon Dec 03 16:51:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543852309876 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543852309876 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_single_cycle -c mips_single_cycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_single_cycle -c mips_single_cycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543852309876 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543852310540 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543852310540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMemory-Behavioral " "Found design unit 1: DataMemory-Behavioral" {  } { { "DataMemory.vhd" "" { Text "C:/AC1/aula8/parte1/DataMemory.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543852321291 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.vhd" "" { Text "C:/AC1/aula8/parte1/DataMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543852321291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543852321291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControlUnit-Behavioral " "Found design unit 1: ALUControlUnit-Behavioral" {  } { { "ALUControlUnit.vhd" "" { Text "C:/AC1/aula8/parte1/ALUControlUnit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543852321295 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControlUnit " "Found entity 1: ALUControlUnit" {  } { { "ALUControlUnit.vhd" "" { Text "C:/AC1/aula8/parte1/ALUControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543852321295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543852321295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displayunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayUnit-Behavioral " "Found design unit 1: DisplayUnit-Behavioral" {  } { { "DisplayUnit.vhd" "" { Text "C:/AC1/aula8/parte1/DisplayUnit.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543852321300 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayUnit " "Found entity 1: DisplayUnit" {  } { { "DisplayUnit.vhd" "" { Text "C:/AC1/aula8/parte1/DisplayUnit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543852321300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543852321300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/AC1/aula8/parte1/DebounceUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543852321307 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/AC1/aula8/parte1/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543852321307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543852321307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayunit_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file displayunit_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayUnit_pkg " "Found design unit 1: DisplayUnit_pkg" {  } { { "DisplayUnit_pkg.vhd" "" { Text "C:/AC1/aula8/parte1/DisplayUnit_pkg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543852321312 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DisplayUnit_pkg-body " "Found design unit 2: DisplayUnit_pkg-body" {  } { { "DisplayUnit_pkg.vhd" "" { Text "C:/AC1/aula8/parte1/DisplayUnit_pkg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543852321312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543852321312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file mips_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_pkg " "Found design unit 1: MIPS_pkg" {  } { { "MIPS_pkg.vhd" "" { Text "C:/AC1/aula8/parte1/MIPS_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543852321316 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_pkg-body " "Found design unit 2: MIPS_pkg-body" {  } { { "MIPS_pkg.vhd" "" { Text "C:/AC1/aula8/parte1/MIPS_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543852321316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543852321316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcupdate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcupdate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCupdate-Behavioral " "Found design unit 1: PCupdate-Behavioral" {  } { { "PCupdate.vhd" "" { Text "C:/AC1/aula8/parte1/PCupdate.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543852321321 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCupdate " "Found entity 1: PCupdate" {  } { { "PCupdate.vhd" "" { Text "C:/AC1/aula8/parte1/PCupdate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543852321321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543852321321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionMemory-Behavioral " "Found design unit 1: InstructionMemory-Behavioral" {  } { { "InstructionMemory.vhd" "" { Text "C:/AC1/aula8/parte1/InstructionMemory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543852321326 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.vhd" "" { Text "C:/AC1/aula8/parte1/InstructionMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543852321326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543852321326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-Behavioral " "Found design unit 1: SignExtend-Behavioral" {  } { { "SignExtend.vhd" "" { Text "C:/AC1/aula8/parte1/SignExtend.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543852321332 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "C:/AC1/aula8/parte1/SignExtend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543852321332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543852321332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrsplitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instrsplitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstrSplitter-Behavioral " "Found design unit 1: InstrSplitter-Behavioral" {  } { { "InstrSplitter.vhd" "" { Text "C:/AC1/aula8/parte1/InstrSplitter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543852321337 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstrSplitter " "Found entity 1: InstrSplitter" {  } { { "InstrSplitter.vhd" "" { Text "C:/AC1/aula8/parte1/InstrSplitter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543852321337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543852321337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_single_cycle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_single_cycle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_single_cycle-Structural " "Found design unit 1: mips_single_cycle-Structural" {  } { { "mips_single_cycle.vhd" "" { Text "C:/AC1/aula8/parte1/mips_single_cycle.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543852321342 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_single_cycle " "Found entity 1: mips_single_cycle" {  } { { "mips_single_cycle.vhd" "" { Text "C:/AC1/aula8/parte1/mips_single_cycle.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543852321342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543852321342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-Structural " "Found design unit 1: RegFile-Structural" {  } { { "RegFile.vhd" "" { Text "C:/AC1/aula8/parte1/RegFile.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543852321346 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.vhd" "" { Text "C:/AC1/aula8/parte1/RegFile.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543852321346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543852321346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dp_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DP_Memory-Behavioral " "Found design unit 1: DP_Memory-Behavioral" {  } { { "DP_Memory.vhd" "" { Text "C:/AC1/aula8/parte1/DP_Memory.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543852321351 ""} { "Info" "ISGN_ENTITY_NAME" "1 DP_Memory " "Found entity 1: DP_Memory" {  } { { "DP_Memory.vhd" "" { Text "C:/AC1/aula8/parte1/DP_Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543852321351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543852321351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU32-Behavioral " "Found design unit 1: ALU32-Behavioral" {  } { { "ALU32.vhd" "" { Text "C:/AC1/aula8/parte1/ALU32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543852321358 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU32 " "Found entity 1: ALU32" {  } { { "ALU32.vhd" "" { Text "C:/AC1/aula8/parte1/ALU32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543852321358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543852321358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2N-Behavioral " "Found design unit 1: Mux2N-Behavioral" {  } { { "Mux2N.vhd" "" { Text "C:/AC1/aula8/parte1/Mux2N.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543852321363 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2N " "Found entity 1: Mux2N" {  } { { "Mux2N.vhd" "" { Text "C:/AC1/aula8/parte1/Mux2N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543852321363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543852321363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavioral " "Found design unit 1: ControlUnit-Behavioral" {  } { { "ControlUnit.vhd" "" { Text "C:/AC1/aula8/parte1/ControlUnit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543852321368 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/AC1/aula8/parte1/ControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543852321368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543852321368 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_single_cycle " "Elaborating entity \"mips_single_cycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543852321489 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_regDst mips_single_cycle.vhd(25) " "Verilog HDL or VHDL warning at mips_single_cycle.vhd(25): object \"s_regDst\" assigned a value but never read" {  } { { "mips_single_cycle.vhd" "" { Text "C:/AC1/aula8/parte1/mips_single_cycle.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543852321492 "|mips_single_cycle"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ALUsrc mips_single_cycle.vhd(26) " "Verilog HDL or VHDL warning at mips_single_cycle.vhd(26): object \"s_ALUsrc\" assigned a value but never read" {  } { { "mips_single_cycle.vhd" "" { Text "C:/AC1/aula8/parte1/mips_single_cycle.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543852321492 "|mips_single_cycle"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_regWrite mips_single_cycle.vhd(26) " "Verilog HDL or VHDL warning at mips_single_cycle.vhd(26): object \"s_regWrite\" assigned a value but never read" {  } { { "mips_single_cycle.vhd" "" { Text "C:/AC1/aula8/parte1/mips_single_cycle.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543852321492 "|mips_single_cycle"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ALUop mips_single_cycle.vhd(27) " "Verilog HDL or VHDL warning at mips_single_cycle.vhd(27): object \"s_ALUop\" assigned a value but never read" {  } { { "mips_single_cycle.vhd" "" { Text "C:/AC1/aula8/parte1/mips_single_cycle.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543852321492 "|mips_single_cycle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PCupdate PCupdate:pcupdt A:behavioral " "Elaborating entity \"PCupdate\" using architecture \"A:behavioral\" for hierarchy \"PCupdate:pcupdt\"" {  } { { "mips_single_cycle.vhd" "pcupdt" { Text "C:/AC1/aula8/parte1/mips_single_cycle.vhd" 38 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543852321495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemory InstructionMemory:instmem A:behavioral " "Elaborating entity \"InstructionMemory\" using architecture \"A:behavioral\" for hierarchy \"InstructionMemory:instmem\"" {  } { { "mips_single_cycle.vhd" "instmem" { Text "C:/AC1/aula8/parte1/mips_single_cycle.vhd" 51 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543852321499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstrSplitter InstrSplitter:splitter A:behavioral " "Elaborating entity \"InstrSplitter\" using architecture \"A:behavioral\" for hierarchy \"InstrSplitter:splitter\"" {  } { { "mips_single_cycle.vhd" "splitter" { Text "C:/AC1/aula8/parte1/mips_single_cycle.vhd" 58 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543852321535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SignExtend SignExtend:sign_extend A:behavioral " "Elaborating entity \"SignExtend\" using architecture \"A:behavioral\" for hierarchy \"SignExtend:sign_extend\"" {  } { { "mips_single_cycle.vhd" "sign_extend" { Text "C:/AC1/aula8/parte1/mips_single_cycle.vhd" 71 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543852321538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DebounceUnit DebounceUnit:debnc A:behavioral " "Elaborating entity \"DebounceUnit\" using architecture \"A:behavioral\" for hierarchy \"DebounceUnit:debnc\"" {  } { { "mips_single_cycle.vhd" "debnc" { Text "C:/AC1/aula8/parte1/mips_single_cycle.vhd" 76 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543852321540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DisplayUnit DisplayUnit:displ A:behavioral " "Elaborating entity \"DisplayUnit\" using architecture \"A:behavioral\" for hierarchy \"DisplayUnit:displ\"" {  } { { "mips_single_cycle.vhd" "displ" { Text "C:/AC1/aula8/parte1/mips_single_cycle.vhd" 86 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543852321542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ALUControlUnit ALUControlUnit:aluControl A:behavioral " "Elaborating entity \"ALUControlUnit\" using architecture \"A:behavioral\" for hierarchy \"ALUControlUnit:aluControl\"" {  } { { "mips_single_cycle.vhd" "aluControl" { Text "C:/AC1/aula8/parte1/mips_single_cycle.vhd" 107 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543852321547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ALU32 ALU32:ALU A:behavioral " "Elaborating entity \"ALU32\" using architecture \"A:behavioral\" for hierarchy \"ALU32:ALU\"" {  } { { "mips_single_cycle.vhd" "ALU" { Text "C:/AC1/aula8/parte1/mips_single_cycle.vhd" 112 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543852321549 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero ALU32.vhd(18) " "VHDL Process Statement warning at ALU32.vhd(18): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "ALU32.vhd" "" { Text "C:/AC1/aula8/parte1/ALU32.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543852321550 "|mips_single_cycle|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero ALU32.vhd(18) " "Inferred latch for \"zero\" at ALU32.vhd(18)" {  } { { "ALU32.vhd" "" { Text "C:/AC1/aula8/parte1/ALU32.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543852321550 "|mips_single_cycle|ALU32:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux2N Mux2N:M1 A:behavioral " "Elaborating entity \"Mux2N\" using architecture \"A:behavioral\" for hierarchy \"Mux2N:M1\"" {  } { { "mips_single_cycle.vhd" "M1" { Text "C:/AC1/aula8/parte1/mips_single_cycle.vhd" 123 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543852321552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux2N Mux2N:M2 A:behavioral " "Elaborating entity \"Mux2N\" using architecture \"A:behavioral\" for hierarchy \"Mux2N:M2\"" {  } { { "mips_single_cycle.vhd" "M2" { Text "C:/AC1/aula8/parte1/mips_single_cycle.vhd" 130 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543852321555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegFile RegFile:regFile A:structural " "Elaborating entity \"RegFile\" using architecture \"A:structural\" for hierarchy \"RegFile:regFile\"" {  } { { "mips_single_cycle.vhd" "regFile" { Text "C:/AC1/aula8/parte1/mips_single_cycle.vhd" 137 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543852321557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DP_Memory RegFile:regFile\|DP_Memory:rs_mem A:behavioral " "Elaborating entity \"DP_Memory\" using architecture \"A:behavioral\" for hierarchy \"RegFile:regFile\|DP_Memory:rs_mem\"" {  } { { "RegFile.vhd" "rs_mem" { Text "C:/AC1/aula8/parte1/RegFile.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543852321560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemory DataMemory:DMemory A:behavioral " "Elaborating entity \"DataMemory\" using architecture \"A:behavioral\" for hierarchy \"DataMemory:DMemory\"" {  } { { "mips_single_cycle.vhd" "DMemory" { Text "C:/AC1/aula8/parte1/mips_single_cycle.vhd" 152 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543852321569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ControlUnit ControlUnit:controlUnit A:behavioral " "Elaborating entity \"ControlUnit\" using architecture \"A:behavioral\" for hierarchy \"ControlUnit:controlUnit\"" {  } { { "mips_single_cycle.vhd" "controlUnit" { Text "C:/AC1/aula8/parte1/mips_single_cycle.vhd" 162 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543852321571 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegFile:regFile\|DP_Memory:rt_mem\|s_memory " "RAM logic \"RegFile:regFile\|DP_Memory:rt_mem\|s_memory\" is uninferred due to asynchronous read logic" {  } { { "DP_Memory.vhd" "s_memory" { Text "C:/AC1/aula8/parte1/DP_Memory.vhd" 25 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1543852322040 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegFile:regFile\|DP_Memory:rs_mem\|s_memory " "RAM logic \"RegFile:regFile\|DP_Memory:rs_mem\|s_memory\" is uninferred due to asynchronous read logic" {  } { { "DP_Memory.vhd" "s_memory" { Text "C:/AC1/aula8/parte1/DP_Memory.vhd" 25 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1543852322040 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegFile:regFile\|DP_Memory:debug_memory\|s_memory " "RAM logic \"RegFile:regFile\|DP_Memory:debug_memory\|s_memory\" is uninferred due to asynchronous read logic" {  } { { "DP_Memory.vhd" "s_memory" { Text "C:/AC1/aula8/parte1/DP_Memory.vhd" 25 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1543852322040 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DataMemory:DMemory\|s_memory " "RAM logic \"DataMemory:DMemory\|s_memory\" is uninferred due to asynchronous read logic" {  } { { "DataMemory.vhd" "s_memory" { Text "C:/AC1/aula8/parte1/DataMemory.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1543852322040 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1543852322040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALU32:ALU\|zero " "LATCH primitive \"ALU32:ALU\|zero\" is permanently disabled" {  } { { "ALU32.vhd" "" { Text "C:/AC1/aula8/parte1/ALU32.vhd" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1543852322155 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] VCC " "Pin \"LEDR\[1\]\" is stuck at VCC" {  } { { "mips_single_cycle.vhd" "" { Text "C:/AC1/aula8/parte1/mips_single_cycle.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543852325399 "|mips_single_cycle|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_PC_1__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_PC_1__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543852325399 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_PC_1__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_PC_0__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_PC_0__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543852325399 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_PC_0__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_30__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_30__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543852325399 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_IMdata_30__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_28__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_28__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543852325399 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_IMdata_28__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_25__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_25__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543852325399 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_IMdata_25__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_24__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_24__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543852325399 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_IMdata_24__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_23__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_23__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543852325399 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_IMdata_23__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_20__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_20__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543852325399 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_IMdata_20__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_19__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_19__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543852325399 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_IMdata_19__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_18__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_18__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543852325399 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_IMdata_18__gl_output"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543852325399 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543852325619 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1824 " "1824 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543852328502 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543852329095 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543852329095 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5894 " "Implemented 5894 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543852329581 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543852329581 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5822 " "Implemented 5822 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543852329581 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543852329581 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543852329661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 03 16:52:09 2018 " "Processing ended: Mon Dec 03 16:52:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543852329661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543852329661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543852329661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543852329661 ""}
