INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CALAB/exp20/module_verify/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/DATA_Bank_RAM/sim/DATA_Bank_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_Bank_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CALAB/exp20/module_verify/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/TAG_RAM/sim/TAG_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TAG_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CALAB/exp20/module_verify/cache_verify/rtl/xilinx_ip/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CALAB/exp20/module_verify/cache_verify/rtl/xilinx_ip/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CALAB/exp20/myCPU/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CALAB/exp20/module_verify/cache_verify/rtl/cache_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CALAB/exp20/module_verify/cache_verify/testbench/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
