
`timescale 1ns / 1ns

module test;


wire  G, P;

reg  A, B, CLK, Sub;



Domino_SPG top(G, P, A, B, CLK, Sub); 
 
