{
  "Top": "compute_neighbor_tables",
  "RtlTop": "compute_neighbor_tables",
  "RtlPrefix": "",
  "RtlSubPrefix": "compute_neighbor_tables_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu55c",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "edge_list": {
      "index": "0",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "edge_list_address0",
          "name": "edge_list_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "edge_list_ce0",
          "name": "edge_list_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "edge_list_q0",
          "name": "edge_list_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "edge_list_address1",
          "name": "edge_list_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "edge_list_ce1",
          "name": "edge_list_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "edge_list_q1",
          "name": "edge_list_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "in_degree_table": {
      "index": "1",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "in_degree_table_address0",
          "name": "in_degree_table_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "in_degree_table_ce0",
          "name": "in_degree_table_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "in_degree_table_q0",
          "name": "in_degree_table_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "out_degree_table": {
      "index": "2",
      "direction": "unused",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "out_degree_table_address0",
          "name": "out_degree_table_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_degree_table_ce0",
          "name": "out_degree_table_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_degree_table_we0",
          "name": "out_degree_table_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_degree_table_d0",
          "name": "out_degree_table_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_degree_table_q0",
          "name": "out_degree_table_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "out_degree_table_address1",
          "name": "out_degree_table_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_degree_table_ce1",
          "name": "out_degree_table_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_degree_table_we1",
          "name": "out_degree_table_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_degree_table_d1",
          "name": "out_degree_table_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_degree_table_q1",
          "name": "out_degree_table_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "neighbor_table_offsets": {
      "index": "3",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "neighbor_table_offsets_address0",
          "name": "neighbor_table_offsets_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "neighbor_table_offsets_ce0",
          "name": "neighbor_table_offsets_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "neighbor_table_offsets_we0",
          "name": "neighbor_table_offsets_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "neighbor_table_offsets_d0",
          "name": "neighbor_table_offsets_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "neighbor_table": {
      "index": "4",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "neighbor_table_address0",
          "name": "neighbor_table_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "neighbor_table_ce0",
          "name": "neighbor_table_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "neighbor_table_we0",
          "name": "neighbor_table_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "neighbor_table_d0",
          "name": "neighbor_table_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "num_nodes": {
      "index": "5",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "num_nodes",
          "name": "num_nodes",
          "usage": "data",
          "direction": "in"
        }]
    },
    "num_edges": {
      "index": "6",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "num_edges",
          "name": "num_edges",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_interface -m_axi_latency=0"],
    "DirectiveTcl": ["set_directive_top compute_neighbor_tables -name compute_neighbor_tables"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "compute_neighbor_tables"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "12 ~ 560",
    "Latency": "11"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "compute_neighbor_tables",
    "Version": "1.0",
    "DisplayName": "Compute_neighbor_tables",
    "Revision": "2114190838",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_compute_neighbor_tables_1_0.zip"
  },
  "Files": {
    "CSource": ["\/home\/zqy\/LLM4CHIP\/C2HLS\/eval_models\/test_cases\/compute_neighbor_tables\/compute_neighbor_tables_fast.cpp"],
    "Vhdl": [
      "impl\/vhdl\/compute_neighbor_tables_compute_neighbor_tables_Pipeline_VITIS_LOOP_17_1.vhd",
      "impl\/vhdl\/compute_neighbor_tables_compute_neighbor_tables_Pipeline_VITIS_LOOP_19_1.vhd",
      "impl\/vhdl\/compute_neighbor_tables_compute_neighbor_tables_Pipeline_VITIS_LOOP_20_1.vhd",
      "impl\/vhdl\/compute_neighbor_tables_compute_neighbor_tables_Pipeline_VITIS_LOOP_23_1.vhd",
      "impl\/vhdl\/compute_neighbor_tables_compute_neighbor_tables_Pipeline_VITIS_LOOP_25_2.vhd",
      "impl\/vhdl\/compute_neighbor_tables_compute_neighbor_tables_Pipeline_VITIS_LOOP_27_2.vhd",
      "impl\/vhdl\/compute_neighbor_tables_compute_neighbor_tables_Pipeline_VITIS_LOOP_28_2.vhd",
      "impl\/vhdl\/compute_neighbor_tables_compute_neighbor_tables_Pipeline_VITIS_LOOP_31_2.vhd",
      "impl\/vhdl\/compute_neighbor_tables_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/compute_neighbor_tables_mul_31ns_33ns_38_1_1.vhd",
      "impl\/vhdl\/compute_neighbor_tables_mul_32ns_34ns_39_1_1.vhd",
      "impl\/vhdl\/compute_neighbor_tables_mux_42_32_1_1.vhd",
      "impl\/vhdl\/compute_neighbor_tables_neightbor_table_offsets_temp_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/compute_neighbor_tables_neightbor_table_offsets_temp_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/compute_neighbor_tables_urem_31ns_6ns_31_35_1.vhd",
      "impl\/vhdl\/compute_neighbor_tables_urem_32ns_6ns_32_36_1.vhd",
      "impl\/vhdl\/compute_neighbor_tables.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/compute_neighbor_tables_compute_neighbor_tables_Pipeline_VITIS_LOOP_17_1.v",
      "impl\/verilog\/compute_neighbor_tables_compute_neighbor_tables_Pipeline_VITIS_LOOP_19_1.v",
      "impl\/verilog\/compute_neighbor_tables_compute_neighbor_tables_Pipeline_VITIS_LOOP_20_1.v",
      "impl\/verilog\/compute_neighbor_tables_compute_neighbor_tables_Pipeline_VITIS_LOOP_23_1.v",
      "impl\/verilog\/compute_neighbor_tables_compute_neighbor_tables_Pipeline_VITIS_LOOP_25_2.v",
      "impl\/verilog\/compute_neighbor_tables_compute_neighbor_tables_Pipeline_VITIS_LOOP_27_2.v",
      "impl\/verilog\/compute_neighbor_tables_compute_neighbor_tables_Pipeline_VITIS_LOOP_28_2.v",
      "impl\/verilog\/compute_neighbor_tables_compute_neighbor_tables_Pipeline_VITIS_LOOP_31_2.v",
      "impl\/verilog\/compute_neighbor_tables_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/compute_neighbor_tables_mul_31ns_33ns_38_1_1.v",
      "impl\/verilog\/compute_neighbor_tables_mul_32ns_34ns_39_1_1.v",
      "impl\/verilog\/compute_neighbor_tables_mux_42_32_1_1.v",
      "impl\/verilog\/compute_neighbor_tables_neightbor_table_offsets_temp_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/compute_neighbor_tables_neightbor_table_offsets_temp_RAM_AUTO_1R1W.v",
      "impl\/verilog\/compute_neighbor_tables_urem_31ns_6ns_31_35_1.v",
      "impl\/verilog\/compute_neighbor_tables_urem_32ns_6ns_32_36_1.v",
      "impl\/verilog\/compute_neighbor_tables.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/compute_neighbor_tables.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "edge_list_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"edge_list_address0": "DATA"},
      "ports": ["edge_list_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "edge_list"
        }]
    },
    "edge_list_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"edge_list_q0": "DATA"},
      "ports": ["edge_list_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "edge_list"
        }]
    },
    "edge_list_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"edge_list_address1": "DATA"},
      "ports": ["edge_list_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "edge_list"
        }]
    },
    "edge_list_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"edge_list_q1": "DATA"},
      "ports": ["edge_list_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "edge_list"
        }]
    },
    "in_degree_table_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"in_degree_table_address0": "DATA"},
      "ports": ["in_degree_table_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "in_degree_table"
        }]
    },
    "in_degree_table_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"in_degree_table_q0": "DATA"},
      "ports": ["in_degree_table_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "in_degree_table"
        }]
    },
    "out_degree_table_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"out_degree_table_address0": "DATA"},
      "ports": ["out_degree_table_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "out_degree_table"
        }]
    },
    "out_degree_table_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"out_degree_table_d0": "DATA"},
      "ports": ["out_degree_table_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "out_degree_table"
        }]
    },
    "out_degree_table_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"out_degree_table_q0": "DATA"},
      "ports": ["out_degree_table_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "out_degree_table"
        }]
    },
    "out_degree_table_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"out_degree_table_address1": "DATA"},
      "ports": ["out_degree_table_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "out_degree_table"
        }]
    },
    "out_degree_table_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"out_degree_table_d1": "DATA"},
      "ports": ["out_degree_table_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "out_degree_table"
        }]
    },
    "out_degree_table_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"out_degree_table_q1": "DATA"},
      "ports": ["out_degree_table_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "out_degree_table"
        }]
    },
    "neighbor_table_offsets_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"neighbor_table_offsets_address0": "DATA"},
      "ports": ["neighbor_table_offsets_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "neighbor_table_offsets"
        }]
    },
    "neighbor_table_offsets_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"neighbor_table_offsets_d0": "DATA"},
      "ports": ["neighbor_table_offsets_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "neighbor_table_offsets"
        }]
    },
    "neighbor_table_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"neighbor_table_address0": "DATA"},
      "ports": ["neighbor_table_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "neighbor_table"
        }]
    },
    "neighbor_table_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"neighbor_table_d0": "DATA"},
      "ports": ["neighbor_table_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "neighbor_table"
        }]
    },
    "num_nodes": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"num_nodes": "DATA"},
      "ports": ["num_nodes"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "num_nodes"
        }]
    },
    "num_edges": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"num_edges": "DATA"},
      "ports": ["num_edges"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "num_edges"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "edge_list_address0": {
      "dir": "out",
      "width": "11"
    },
    "edge_list_ce0": {
      "dir": "out",
      "width": "1"
    },
    "edge_list_q0": {
      "dir": "in",
      "width": "32"
    },
    "edge_list_address1": {
      "dir": "out",
      "width": "11"
    },
    "edge_list_ce1": {
      "dir": "out",
      "width": "1"
    },
    "edge_list_q1": {
      "dir": "in",
      "width": "32"
    },
    "in_degree_table_address0": {
      "dir": "out",
      "width": "7"
    },
    "in_degree_table_ce0": {
      "dir": "out",
      "width": "1"
    },
    "in_degree_table_q0": {
      "dir": "in",
      "width": "32"
    },
    "out_degree_table_address0": {
      "dir": "out",
      "width": "7"
    },
    "out_degree_table_ce0": {
      "dir": "out",
      "width": "1"
    },
    "out_degree_table_we0": {
      "dir": "out",
      "width": "1"
    },
    "out_degree_table_d0": {
      "dir": "out",
      "width": "32"
    },
    "out_degree_table_q0": {
      "dir": "in",
      "width": "32"
    },
    "out_degree_table_address1": {
      "dir": "out",
      "width": "7"
    },
    "out_degree_table_ce1": {
      "dir": "out",
      "width": "1"
    },
    "out_degree_table_we1": {
      "dir": "out",
      "width": "1"
    },
    "out_degree_table_d1": {
      "dir": "out",
      "width": "32"
    },
    "out_degree_table_q1": {
      "dir": "in",
      "width": "32"
    },
    "neighbor_table_offsets_address0": {
      "dir": "out",
      "width": "7"
    },
    "neighbor_table_offsets_ce0": {
      "dir": "out",
      "width": "1"
    },
    "neighbor_table_offsets_we0": {
      "dir": "out",
      "width": "1"
    },
    "neighbor_table_offsets_d0": {
      "dir": "out",
      "width": "32"
    },
    "neighbor_table_address0": {
      "dir": "out",
      "width": "10"
    },
    "neighbor_table_ce0": {
      "dir": "out",
      "width": "1"
    },
    "neighbor_table_we0": {
      "dir": "out",
      "width": "1"
    },
    "neighbor_table_d0": {
      "dir": "out",
      "width": "32"
    },
    "num_nodes": {
      "dir": "in",
      "width": "32"
    },
    "num_edges": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "compute_neighbor_tables",
      "Instances": [
        {
          "ModuleName": "compute_neighbor_tables_Pipeline_VITIS_LOOP_23_1",
          "InstanceName": "grp_compute_neighbor_tables_Pipeline_VITIS_LOOP_23_1_fu_100"
        },
        {
          "ModuleName": "compute_neighbor_tables_Pipeline_VITIS_LOOP_31_2",
          "InstanceName": "grp_compute_neighbor_tables_Pipeline_VITIS_LOOP_31_2_fu_111"
        }
      ]
    },
    "Info": {
      "compute_neighbor_tables_Pipeline_VITIS_LOOP_23_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_neighbor_tables_Pipeline_VITIS_LOOP_31_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_neighbor_tables": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "compute_neighbor_tables_Pipeline_VITIS_LOOP_23_1": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "27",
          "LatencyWorst": "52",
          "PipelineIIMin": "3",
          "PipelineIIMax": "52",
          "PipelineII": "3 ~ 52",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.676"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_23_1",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "50",
            "Latency": "1 ~ 50",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "97",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "160",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "compute_neighbor_tables_Pipeline_VITIS_LOOP_31_2": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "253",
          "LatencyWorst": "503",
          "PipelineIIMin": "4",
          "PipelineIIMax": "503",
          "PipelineII": "4 ~ 503",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.499"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_31_2",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "501",
            "Latency": "2 ~ 501",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "150",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "225",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "compute_neighbor_tables": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "284",
          "LatencyWorst": "559",
          "PipelineIIMin": "12",
          "PipelineIIMax": "560",
          "PipelineII": "12 ~ 560",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.499"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "FF": "254",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "561",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-07-28 11:58:38 UTC",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2.2"
  }
}
