TimeQuest Timing Analyzer report for MIPS
Thu Apr 14 12:36:15 2016
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'DivisorFrequencia:inst4|inst2'
 12. Slow Model Setup: 'clock'
 13. Slow Model Hold: 'clock'
 14. Slow Model Hold: 'DivisorFrequencia:inst4|inst2'
 15. Slow Model Minimum Pulse Width: 'clock'
 16. Slow Model Minimum Pulse Width: 'DivisorFrequencia:inst4|inst2'
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'DivisorFrequencia:inst4|inst2'
 25. Fast Model Setup: 'clock'
 26. Fast Model Hold: 'clock'
 27. Fast Model Hold: 'DivisorFrequencia:inst4|inst2'
 28. Fast Model Minimum Pulse Width: 'clock'
 29. Fast Model Minimum Pulse Width: 'DivisorFrequencia:inst4|inst2'
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Multicorner Timing Analysis Summary
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; MIPS                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                       ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; Clock Name                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                           ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; clock                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                         ;
; DivisorFrequencia:inst4|inst2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { DivisorFrequencia:inst4|inst2 } ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+


+--------------------------------------------------------------------+
; Slow Model Fmax Summary                                            ;
+-----------+-----------------+-------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                    ; Note ;
+-----------+-----------------+-------------------------------+------+
; 43.93 MHz ; 43.93 MHz       ; DivisorFrequencia:inst4|inst2 ;      ;
; 66.62 MHz ; 66.62 MHz       ; clock                         ;      ;
+-----------+-----------------+-------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------+
; Slow Model Setup Summary                                ;
+-------------------------------+---------+---------------+
; Clock                         ; Slack   ; End Point TNS ;
+-------------------------------+---------+---------------+
; DivisorFrequencia:inst4|inst2 ; -26.379 ; -19986.421    ;
; clock                         ; -14.011 ; -583.657      ;
+-------------------------------+---------+---------------+


+--------------------------------------------------------+
; Slow Model Hold Summary                                ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clock                         ; -2.530 ; -3.943        ;
; DivisorFrequencia:inst4|inst2 ; 0.233  ; 0.000         ;
+-------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                 ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clock                         ; -2.000 ; -377.758      ;
; DivisorFrequencia:inst4|inst2 ; -0.500 ; -1022.000     ;
+-------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'DivisorFrequencia:inst4|inst2'                                                                                                                                                                                                                                                               ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                                 ; Launch Clock ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; -26.379 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.129      ; 27.044     ;
; -26.379 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.129      ; 27.044     ;
; -26.379 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.129      ; 27.044     ;
; -26.379 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.129      ; 27.044     ;
; -26.379 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.129      ; 27.044     ;
; -26.379 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.129      ; 27.044     ;
; -26.379 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.129      ; 27.044     ;
; -26.379 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.129      ; 27.044     ;
; -26.221 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.129      ; 26.886     ;
; -26.221 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.129      ; 26.886     ;
; -26.221 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.129      ; 26.886     ;
; -26.221 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.129      ; 26.886     ;
; -26.221 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.129      ; 26.886     ;
; -26.221 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.129      ; 26.886     ;
; -26.221 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.129      ; 26.886     ;
; -26.221 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.129      ; 26.886     ;
; -26.220 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.129      ; 26.885     ;
; -26.220 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.129      ; 26.885     ;
; -26.220 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.129      ; 26.885     ;
; -26.220 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.129      ; 26.885     ;
; -26.220 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.129      ; 26.885     ;
; -26.220 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.129      ; 26.885     ;
; -26.220 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.129      ; 26.885     ;
; -26.220 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.129      ; 26.885     ;
; -26.216 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.129      ; 26.881     ;
; -26.216 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.129      ; 26.881     ;
; -26.216 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.129      ; 26.881     ;
; -26.216 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.129      ; 26.881     ;
; -26.216 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.129      ; 26.881     ;
; -26.216 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.129      ; 26.881     ;
; -26.216 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.129      ; 26.881     ;
; -26.216 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.129      ; 26.881     ;
; -25.871 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.127      ; 26.534     ;
; -25.871 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.127      ; 26.534     ;
; -25.871 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.127      ; 26.534     ;
; -25.871 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.127      ; 26.534     ;
; -25.871 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.127      ; 26.534     ;
; -25.871 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.127      ; 26.534     ;
; -25.871 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.127      ; 26.534     ;
; -25.871 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.127      ; 26.534     ;
; -25.866 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.104      ; 26.506     ;
; -25.866 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.104      ; 26.506     ;
; -25.866 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.104      ; 26.506     ;
; -25.866 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.104      ; 26.506     ;
; -25.866 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.104      ; 26.506     ;
; -25.866 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.104      ; 26.506     ;
; -25.866 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.104      ; 26.506     ;
; -25.866 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.104      ; 26.506     ;
; -25.864 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.081      ; 26.481     ;
; -25.864 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.081      ; 26.481     ;
; -25.864 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.081      ; 26.481     ;
; -25.864 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.081      ; 26.481     ;
; -25.864 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.081      ; 26.481     ;
; -25.864 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.081      ; 26.481     ;
; -25.864 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.081      ; 26.481     ;
; -25.864 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.081      ; 26.481     ;
; -25.863 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.081      ; 26.480     ;
; -25.863 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.081      ; 26.480     ;
; -25.863 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.081      ; 26.480     ;
; -25.863 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.081      ; 26.480     ;
; -25.863 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.081      ; 26.480     ;
; -25.863 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.081      ; 26.480     ;
; -25.863 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.081      ; 26.480     ;
; -25.863 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.081      ; 26.480     ;
; -25.854 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.116      ; 26.506     ;
; -25.854 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.116      ; 26.506     ;
; -25.854 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.116      ; 26.506     ;
; -25.854 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.116      ; 26.506     ;
; -25.854 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.116      ; 26.506     ;
; -25.854 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.116      ; 26.506     ;
; -25.854 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.116      ; 26.506     ;
; -25.854 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.116      ; 26.506     ;
; -25.851 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.116      ; 26.503     ;
; -25.851 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.116      ; 26.503     ;
; -25.851 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.116      ; 26.503     ;
; -25.851 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.116      ; 26.503     ;
; -25.851 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.116      ; 26.503     ;
; -25.851 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.116      ; 26.503     ;
; -25.851 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.116      ; 26.503     ;
; -25.851 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.116      ; 26.503     ;
; -25.837 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.109      ; 26.482     ;
; -25.837 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.109      ; 26.482     ;
; -25.837 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.109      ; 26.482     ;
; -25.837 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.109      ; 26.482     ;
; -25.837 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.109      ; 26.482     ;
; -25.837 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.109      ; 26.482     ;
; -25.837 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.109      ; 26.482     ;
; -25.837 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.109      ; 26.482     ;
; -25.828 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.130      ; 26.494     ;
; -25.828 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.130      ; 26.494     ;
; -25.828 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.130      ; 26.494     ;
; -25.828 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.130      ; 26.494     ;
; -25.828 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.130      ; 26.494     ;
; -25.828 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.130      ; 26.494     ;
; -25.828 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.130      ; 26.494     ;
; -25.828 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.130      ; 26.494     ;
; -25.824 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.130      ; 26.490     ;
; -25.824 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.130      ; 26.490     ;
; -25.824 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.130      ; 26.490     ;
; -25.824 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.130      ; 26.490     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -14.011 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.004     ; 14.972     ;
; -14.011 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.004     ; 14.972     ;
; -14.011 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.004     ; 14.972     ;
; -14.011 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.004     ; 14.972     ;
; -14.011 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.004     ; 14.972     ;
; -14.011 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.004     ; 14.972     ;
; -14.011 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.004     ; 14.972     ;
; -14.011 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.004     ; 14.972     ;
; -13.751 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.002     ; 14.714     ;
; -13.751 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.002     ; 14.714     ;
; -13.751 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.002     ; 14.714     ;
; -13.751 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.002     ; 14.714     ;
; -13.751 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.002     ; 14.714     ;
; -13.751 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.002     ; 14.714     ;
; -13.751 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.002     ; 14.714     ;
; -13.751 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.002     ; 14.714     ;
; -13.661 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.004     ; 14.622     ;
; -13.661 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.004     ; 14.622     ;
; -13.661 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.004     ; 14.622     ;
; -13.661 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.004     ; 14.622     ;
; -13.661 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.004     ; 14.622     ;
; -13.661 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.004     ; 14.622     ;
; -13.661 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.004     ; 14.622     ;
; -13.661 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.004     ; 14.622     ;
; -13.616 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; -0.004     ; 14.577     ;
; -13.616 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; -0.004     ; 14.577     ;
; -13.616 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; -0.004     ; 14.577     ;
; -13.616 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; -0.004     ; 14.577     ;
; -13.616 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; -0.004     ; 14.577     ;
; -13.616 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; -0.004     ; 14.577     ;
; -13.616 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; -0.004     ; 14.577     ;
; -13.616 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; -0.004     ; 14.577     ;
; -13.368 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.002     ; 14.331     ;
; -13.368 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.002     ; 14.331     ;
; -13.368 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.002     ; 14.331     ;
; -13.368 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.002     ; 14.331     ;
; -13.368 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.002     ; 14.331     ;
; -13.368 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.002     ; 14.331     ;
; -13.368 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.002     ; 14.331     ;
; -13.368 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.002     ; 14.331     ;
; -13.315 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.002     ; 14.278     ;
; -13.315 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.002     ; 14.278     ;
; -13.315 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.002     ; 14.278     ;
; -13.315 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.002     ; 14.278     ;
; -13.315 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.002     ; 14.278     ;
; -13.315 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.002     ; 14.278     ;
; -13.315 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.002     ; 14.278     ;
; -13.315 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.002     ; 14.278     ;
; -12.868 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; -0.004     ; 13.829     ;
; -12.868 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; -0.004     ; 13.829     ;
; -12.868 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; -0.004     ; 13.829     ;
; -12.868 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; -0.004     ; 13.829     ;
; -12.868 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; -0.004     ; 13.829     ;
; -12.868 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; -0.004     ; 13.829     ;
; -12.868 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; -0.004     ; 13.829     ;
; -12.868 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; -0.004     ; 13.829     ;
; -12.754 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; -0.004     ; 13.715     ;
; -12.754 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; -0.004     ; 13.715     ;
; -12.754 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; -0.004     ; 13.715     ;
; -12.754 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; -0.004     ; 13.715     ;
; -12.754 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; -0.004     ; 13.715     ;
; -12.754 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; -0.004     ; 13.715     ;
; -12.754 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; -0.004     ; 13.715     ;
; -12.754 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; -0.004     ; 13.715     ;
; -12.749 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.002     ; 13.712     ;
; -12.749 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.002     ; 13.712     ;
; -12.749 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.002     ; 13.712     ;
; -12.749 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.002     ; 13.712     ;
; -12.749 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.002     ; 13.712     ;
; -12.749 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.002     ; 13.712     ;
; -12.749 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.002     ; 13.712     ;
; -12.749 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.002     ; 13.712     ;
; -12.583 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.002     ; 13.546     ;
; -12.583 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.002     ; 13.546     ;
; -12.583 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.002     ; 13.546     ;
; -12.583 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.002     ; 13.546     ;
; -12.583 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.002     ; 13.546     ;
; -12.583 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.002     ; 13.546     ;
; -12.583 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.002     ; 13.546     ;
; -12.583 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.002     ; 13.546     ;
; -12.339 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.002     ; 13.302     ;
; -12.339 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.002     ; 13.302     ;
; -12.339 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.002     ; 13.302     ;
; -12.339 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.002     ; 13.302     ;
; -12.339 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.002     ; 13.302     ;
; -12.339 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.002     ; 13.302     ;
; -12.339 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.002     ; 13.302     ;
; -12.339 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.002     ; 13.302     ;
; -12.193 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; -0.004     ; 13.154     ;
; -12.193 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; -0.004     ; 13.154     ;
; -12.193 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; -0.004     ; 13.154     ;
; -12.193 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; -0.004     ; 13.154     ;
; -12.193 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; -0.004     ; 13.154     ;
; -12.193 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; -0.004     ; 13.154     ;
; -12.193 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; -0.004     ; 13.154     ;
; -12.193 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; -0.004     ; 13.154     ;
; -11.768 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg1  ; clock        ; clock       ; 1.000        ; -0.004     ; 12.729     ;
; -11.768 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg1  ; clock        ; clock       ; 1.000        ; -0.004     ; 12.729     ;
; -11.768 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg1  ; clock        ; clock       ; 1.000        ; -0.004     ; 12.729     ;
; -11.768 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg1  ; clock        ; clock       ; 1.000        ; -0.004     ; 12.729     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                                                             ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -2.530 ; DivisorFrequencia:inst4|inst2                                                                                                         ; DivisorFrequencia:inst4|inst2                                                                                                                       ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.671      ; 0.657      ;
; -2.030 ; DivisorFrequencia:inst4|inst2                                                                                                         ; DivisorFrequencia:inst4|inst2                                                                                                                       ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 2.671      ; 0.657      ;
; -0.882 ; DivisorFrequencia:inst4|inst2                                                                                                         ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_we_reg                     ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.726      ; 2.328      ;
; -0.531 ; DivisorFrequencia:inst4|inst2                                                                                                         ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_we_reg                      ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 2.724      ; 2.677      ;
; -0.382 ; DivisorFrequencia:inst4|inst2                                                                                                         ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_we_reg                     ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 2.726      ; 2.328      ;
; -0.031 ; DivisorFrequencia:inst4|inst2                                                                                                         ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_we_reg                      ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 2.724      ; 2.677      ;
; 0.391  ; DivisorFrequencia:inst4|inst                                                                                                          ; DivisorFrequencia:inst4|inst                                                                                                                        ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; DivisorFrequencia:inst4|inst1                                                                                                         ; DivisorFrequencia:inst4|inst1                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.521  ; DivisorFrequencia:inst4|inst1                                                                                                         ; DivisorFrequencia:inst4|inst2                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.787      ;
; 0.524  ; DivisorFrequencia:inst4|inst                                                                                                          ; DivisorFrequencia:inst4|inst1                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.790      ;
; 1.371  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.129     ; 0.976      ;
; 1.371  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.129     ; 0.976      ;
; 1.378  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.129     ; 0.983      ;
; 1.379  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.129     ; 0.984      ;
; 1.650  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a0~porta_address_reg6  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.109     ; 1.275      ;
; 1.652  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a0~porta_address_reg7  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.109     ; 1.277      ;
; 1.658  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a0~porta_address_reg2  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.109     ; 1.283      ;
; 1.699  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a0~porta_address_reg5  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.109     ; 1.324      ;
; 1.881  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.131     ; 1.484      ;
; 1.892  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.131     ; 1.495      ;
; 1.903  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a0~porta_address_reg3  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.111     ; 1.526      ;
; 1.934  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.131     ; 1.537      ;
; 1.957  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.131     ; 1.560      ;
; 2.160  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a0~porta_address_reg1  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.111     ; 1.783      ;
; 2.166  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a0~porta_address_reg0  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.111     ; 1.789      ;
; 2.171  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]                                                                                    ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a0~porta_address_reg4  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.111     ; 1.794      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg0  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg1  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a13~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg2  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a14~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg3  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a15~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg4  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a16~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg5  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a17~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg6  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a18~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg7  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a19~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg8  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a20~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg9  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a21~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg10 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a22~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a23~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a24~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg13 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a25~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg14 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a26~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg15 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a27~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg16 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a28~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg17 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a29~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg0   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg1   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a1~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg2   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a2~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg3   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a3~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg4   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a4~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg5   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a5~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg6   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a6~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg7   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a7~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg8   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a8~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg9   ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a9~porta_memory_reg0                 ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg10  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a10~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg11  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a11~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg12  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a30~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg13  ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a31~porta_memory_reg0                ; clock                         ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.883  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|18                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg6                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.117     ; 2.500      ;
; 3.006  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|17                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg5                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.103     ; 2.637      ;
; 3.102  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|21                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg9                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.133     ; 2.703      ;
; 3.125  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|14                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.123     ; 2.736      ;
; 3.134  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|11                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.129     ; 2.739      ;
; 3.202  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|03                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg3                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.132     ; 2.804      ;
; 3.209  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|19                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg7                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.127     ; 2.816      ;
; 3.212  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|04                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg4                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.132     ; 2.814      ;
; 3.267  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|14                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.123     ; 2.878      ;
; 3.276  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|18                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg6                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.117     ; 2.893      ;
; 3.289  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|12                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg0                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.133     ; 2.890      ;
; 3.315  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|04                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg4                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.132     ; 2.917      ;
; 3.332  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|11                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.127     ; 2.939      ;
; 3.346  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|19                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg7                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.127     ; 2.953      ;
; 3.357  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|30                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.128     ; 2.963      ;
; 3.367  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|27                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg15               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.127     ; 2.974      ;
; 3.380  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|19                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg7                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.102     ; 3.012      ;
; 3.383  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|15                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg3                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.117     ; 3.000      ;
; 3.397  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|06                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg6                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.124     ; 3.007      ;
; 3.397  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|04                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg4                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.136     ; 2.995      ;
; 3.398  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|11                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.129     ; 3.003      ;
; 3.401  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|17                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg5                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.103     ; 3.032      ;
; 3.428  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|16                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg4                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.130     ; 3.032      ;
; 3.436  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|15                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg3                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.099     ; 3.071      ;
; 3.456  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|12                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg0                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.129     ; 3.061      ;
; 3.458  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|10                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg10                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.119     ; 3.073      ;
; 3.466  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|15                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg3                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.118     ; 3.082      ;
; 3.470  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|19                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg7                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.101     ; 3.103      ;
; 3.483  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|26                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg14               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.131     ; 3.086      ;
; 3.488  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|04                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg4                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.128     ; 3.094      ;
; 3.491  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|12                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg0                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.124     ; 3.101      ;
; 3.492  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|30                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.124     ; 3.102      ;
; 3.494  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|03                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg3                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.132     ; 3.096      ;
; 3.499  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|23                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg11               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.131     ; 3.102      ;
; 3.504  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|21                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg9                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.133     ; 3.105      ;
; 3.505  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|10                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg10                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.119     ; 3.120      ;
; 3.563  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|09                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg9                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.134     ; 3.163      ;
; 3.566  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|29                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg17               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.101     ; 3.199      ;
; 3.570  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|28                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg16               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.111     ; 3.193      ;
; 3.589  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|11                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.127     ; 3.196      ;
; 3.600  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|14                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.122     ; 3.212      ;
; 3.606  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|03                                                                               ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg3                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.124     ; 3.216      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'DivisorFrequencia:inst4|inst2'                                                                                                                                                                               ;
+-------+-----------------------------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                 ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.233 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.852      ; 3.601      ;
; 0.391 ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]      ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]      ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.440 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|09 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.851      ; 3.807      ;
; 0.620 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|09 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.852      ; 3.988      ;
; 0.627 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|12 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.849      ; 3.992      ;
; 0.627 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.849      ; 3.992      ;
; 0.638 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|09 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.851      ; 4.005      ;
; 0.703 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.850      ; 4.069      ;
; 0.730 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.852      ; 4.098      ;
; 0.733 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 2.852      ; 3.601      ;
; 0.784 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.851      ; 4.151      ;
; 0.784 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.851      ; 4.151      ;
; 0.784 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.851      ; 4.151      ;
; 0.784 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|04 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.851      ; 4.151      ;
; 0.784 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|03 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.851      ; 4.151      ;
; 0.907 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.856      ; 4.279      ;
; 0.907 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.856      ; 4.279      ;
; 0.907 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.856      ; 4.279      ;
; 0.907 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.856      ; 4.279      ;
; 0.924 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.852      ; 4.292      ;
; 0.937 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.858      ; 4.311      ;
; 0.937 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.858      ; 4.311      ;
; 0.940 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|09 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 2.851      ; 3.807      ;
; 0.974 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|12 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.854      ; 4.344      ;
; 0.974 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|09 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.854      ; 4.344      ;
; 0.974 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.854      ; 4.344      ;
; 0.974 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.854      ; 4.344      ;
; 0.974 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.854      ; 4.344      ;
; 0.977 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.851      ; 4.344      ;
; 0.977 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|04 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.851      ; 4.344      ;
; 0.990 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.856      ; 4.362      ;
; 0.991 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.848      ; 4.355      ;
; 0.991 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|10 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.848      ; 4.355      ;
; 0.991 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|03 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.848      ; 4.355      ;
; 0.991 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|14 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.848      ; 4.355      ;
; 0.991 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.848      ; 4.355      ;
; 0.991 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.848      ; 4.355      ;
; 0.991 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.848      ; 4.355      ;
; 1.003 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|10 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.857      ; 4.376      ;
; 1.003 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|09 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.857      ; 4.376      ;
; 1.003 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.857      ; 4.376      ;
; 1.003 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.857      ; 4.376      ;
; 1.013 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.854      ; 4.383      ;
; 1.013 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.854      ; 4.383      ;
; 1.013 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.854      ; 4.383      ;
; 1.013 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.854      ; 4.383      ;
; 1.013 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.854      ; 4.383      ;
; 1.013 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.854      ; 4.383      ;
; 1.023 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|12 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.854      ; 4.393      ;
; 1.023 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|10 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.854      ; 4.393      ;
; 1.023 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.854      ; 4.393      ;
; 1.023 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.854      ; 4.393      ;
; 1.023 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.854      ; 4.393      ;
; 1.023 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.854      ; 4.393      ;
; 1.085 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|13 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.854      ; 4.455      ;
; 1.111 ; program_counter:ProgramCounter|lpm_dff:133|dffs[15] ; program_counter:ProgramCounter|lpm_dff:133|dffs[16]     ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.377      ;
; 1.120 ; program_counter:ProgramCounter|lpm_dff:133|dffs[10] ; program_counter:ProgramCounter|lpm_dff:133|dffs[11]     ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.386      ;
; 1.120 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|09 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 2.852      ; 3.988      ;
; 1.127 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|12 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 2.849      ; 3.992      ;
; 1.127 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 2.849      ; 3.992      ;
; 1.136 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.858      ; 4.510      ;
; 1.136 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.858      ; 4.510      ;
; 1.136 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.858      ; 4.510      ;
; 1.136 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.858      ; 4.510      ;
; 1.136 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.858      ; 4.510      ;
; 1.136 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.858      ; 4.510      ;
; 1.138 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|09 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 2.851      ; 4.005      ;
; 1.175 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|12 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.849      ; 4.540      ;
; 1.177 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.852      ; 4.545      ;
; 1.177 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.852      ; 4.545      ;
; 1.177 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.852      ; 4.545      ;
; 1.177 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|05 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.852      ; 4.545      ;
; 1.177 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.852      ; 4.545      ;
; 1.183 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.856      ; 4.555      ;
; 1.183 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|04 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.856      ; 4.555      ;
; 1.183 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|03 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.856      ; 4.555      ;
; 1.183 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.856      ; 4.555      ;
; 1.187 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.858      ; 4.561      ;
; 1.187 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.858      ; 4.561      ;
; 1.187 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.858      ; 4.561      ;
; 1.194 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.850      ; 4.560      ;
; 1.194 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.850      ; 4.560      ;
; 1.194 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|13 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.850      ; 4.560      ;
; 1.194 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|15 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.850      ; 4.560      ;
; 1.194 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.850      ; 4.560      ;
; 1.194 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.850      ; 4.560      ;
; 1.196 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|12 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.851      ; 4.563      ;
; 1.203 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 2.850      ; 4.069      ;
; 1.217 ; program_counter:ProgramCounter|lpm_dff:133|dffs[30] ; program_counter:ProgramCounter|lpm_dff:133|dffs[31]     ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.483      ;
; 1.218 ; program_counter:ProgramCounter|lpm_dff:133|dffs[24] ; program_counter:ProgramCounter|lpm_dff:133|dffs[25]     ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.484      ;
; 1.221 ; program_counter:ProgramCounter|lpm_dff:133|dffs[18] ; program_counter:ProgramCounter|lpm_dff:133|dffs[18]     ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.487      ;
; 1.228 ; program_counter:ProgramCounter|lpm_dff:133|dffs[16] ; program_counter:ProgramCounter|lpm_dff:133|dffs[16]     ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.494      ;
; 1.230 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; -0.500       ; 2.852      ; 4.098      ;
; 1.237 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.856      ; 4.609      ;
; 1.237 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.856      ; 4.609      ;
; 1.237 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.856      ; 4.609      ;
; 1.237 ; DivisorFrequencia:inst4|inst2                       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 2.856      ; 4.609      ;
; 1.237 ; program_counter:ProgramCounter|lpm_dff:133|dffs[30] ; program_counter:ProgramCounter|lpm_dff:133|dffs[30]     ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.503      ;
; 1.238 ; program_counter:ProgramCounter|lpm_dff:133|dffs[28] ; program_counter:ProgramCounter|lpm_dff:133|dffs[28]     ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 0.000      ; 1.504      ;
+-------+-----------------------------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg7  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'DivisorFrequencia:inst4|inst2'                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|00 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|00 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|03 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|03 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|14 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|14 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|19 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|19 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|21 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|21 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|24 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|24 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|01 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|01 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|02 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|02 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|03 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|03 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|04 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|04 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|05 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|05 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|07 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|07 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|11 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|11 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|12 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|12 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|13 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|13 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|14 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|14 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|17 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|17 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 5.475  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 10.539 ; 10.539 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 8.575  ; 8.575  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 9.210  ; 9.210  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 8.577  ; 8.577  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 8.599  ; 8.599  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 10.539 ; 10.539 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 8.349  ; 8.349  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 8.533  ; 8.533  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 8.760  ; 8.760  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 7.765  ; 7.765  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 7.691  ; 7.691  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 7.681  ; 7.681  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 7.499  ; 7.499  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 7.757  ; 7.757  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 7.876  ; 7.876  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 7.671  ; 7.671  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 7.759  ; 7.759  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 7.974  ; 7.974  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 7.856  ; 7.856  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 8.036  ; 8.036  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 7.740  ; 7.740  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 8.059  ; 8.059  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 8.489  ; 8.489  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 7.962  ; 7.962  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 7.623  ; 7.623  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 8.093  ; 8.093  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 8.099  ; 8.099  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 8.016  ; 8.016  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 8.096  ; 8.096  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 7.644  ; 7.644  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 8.004  ; 8.004  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 5.817  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 3.964  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 30.404 ; 30.404 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 28.737 ; 28.737 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 29.782 ; 29.782 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 29.293 ; 29.293 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 28.268 ; 28.268 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 29.746 ; 29.746 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 29.622 ; 29.622 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 30.404 ; 30.404 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 29.419 ; 29.419 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 29.645 ; 29.645 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 29.032 ; 29.032 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 29.784 ; 29.784 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 29.211 ; 29.211 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 28.903 ; 28.903 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 29.471 ; 29.471 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 29.790 ; 29.790 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 29.536 ; 29.536 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 29.589 ; 29.589 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 29.047 ; 29.047 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 29.475 ; 29.475 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 29.333 ; 29.333 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 28.891 ; 28.891 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 28.752 ; 28.752 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 29.842 ; 29.842 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 29.329 ; 29.329 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 29.694 ; 29.694 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 29.497 ; 29.497 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 29.007 ; 29.007 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 29.279 ; 29.279 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 29.988 ; 29.988 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 29.639 ; 29.639 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 5.475  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 5.817  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;        ; 3.964  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 15.257 ; 15.257 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 15.257 ; 15.257 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 14.841 ; 14.841 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 13.209 ; 13.209 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 15.257 ; 15.257 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 13.092 ; 13.092 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 11.515 ; 11.515 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 11.176 ; 11.176 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 11.413 ; 11.413 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 11.283 ; 11.283 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 11.320 ; 11.320 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 13.092 ; 13.092 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 11.695 ; 11.695 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 10.675 ; 10.675 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 11.337 ; 11.337 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 11.578 ; 11.578 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 11.331 ; 11.331 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 10.434 ; 10.434 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 11.124 ; 11.124 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 11.303 ; 11.303 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 11.782 ; 11.782 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 11.102 ; 11.102 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 10.386 ; 10.386 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 11.672 ; 11.672 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 10.893 ; 10.893 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 10.928 ; 10.928 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 11.533 ; 11.533 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 11.234 ; 11.234 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 11.176 ; 11.176 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 11.161 ; 11.161 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 10.976 ; 10.976 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 10.747 ; 10.747 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 11.239 ; 11.239 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 10.950 ; 10.950 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 10.980 ; 10.980 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 10.696 ; 10.696 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 12.171 ; 12.171 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 10.634 ; 10.634 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 13.273 ; 13.273 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 14.540 ; 14.540 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 14.836 ; 14.836 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 14.313 ; 14.313 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 14.836 ; 14.836 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 12.832 ; 12.832 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 14.841 ; 14.841 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 15.173 ; 15.173 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 13.082 ; 13.082 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 11.525 ; 11.525 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 10.915 ; 10.915 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 11.103 ; 11.103 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 11.253 ; 11.253 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 11.274 ; 11.274 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 13.082 ; 13.082 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 13.052 ; 13.052 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 11.525 ; 11.525 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 10.915 ; 10.915 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 11.383 ; 11.383 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 11.283 ; 11.283 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 11.274 ; 11.274 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 13.052 ; 13.052 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 11.184 ; 11.184 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 10.143 ; 10.143 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 11.042 ; 11.042 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 11.548 ; 11.548 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 11.321 ; 11.321 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 10.404 ; 10.404 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 11.114 ; 11.114 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 10.829 ; 10.829 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 11.782 ; 11.782 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 11.082 ; 11.082 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 34.522 ; 34.522 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 32.855 ; 32.855 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 33.900 ; 33.900 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 33.411 ; 33.411 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 32.386 ; 32.386 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 33.864 ; 33.864 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 33.740 ; 33.740 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 34.522 ; 34.522 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 33.537 ; 33.537 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 33.763 ; 33.763 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 33.150 ; 33.150 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 33.902 ; 33.902 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 33.329 ; 33.329 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 33.021 ; 33.021 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 33.589 ; 33.589 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 33.908 ; 33.908 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 33.654 ; 33.654 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 33.707 ; 33.707 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 33.165 ; 33.165 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 33.593 ; 33.593 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 33.451 ; 33.451 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 33.009 ; 33.009 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 32.870 ; 32.870 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 33.960 ; 33.960 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 33.447 ; 33.447 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 33.812 ; 33.812 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 33.615 ; 33.615 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 33.125 ; 33.125 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 33.397 ; 33.397 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 34.106 ; 34.106 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 33.757 ; 33.757 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 12.181 ; 12.181 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 11.239 ; 11.239 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 10.970 ; 10.970 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 10.980 ; 10.980 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 10.676 ; 10.676 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 12.181 ; 12.181 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 10.634 ; 10.634 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 12.039 ; 12.039 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 10.434 ; 10.434 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 11.124 ; 11.124 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 11.313 ; 11.313 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 12.039 ; 12.039 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 11.092 ; 11.092 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 11.234 ; 11.234 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 11.234 ; 11.234 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 11.158 ; 11.158 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 11.151 ; 11.151 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 10.956 ; 10.956 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 10.757 ; 10.757 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 11.543 ; 11.543 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 10.386 ; 10.386 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 11.153 ; 11.153 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 11.096 ; 11.096 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 10.928 ; 10.928 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 11.543 ; 11.543 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 11.548 ; 11.548 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 11.174 ; 11.174 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 10.143 ; 10.143 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 11.337 ; 11.337 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 11.548 ; 11.548 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 11.321 ; 11.321 ; Fall       ; clock                         ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 5.475  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 7.499  ; 7.499  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 8.575  ; 8.575  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 9.210  ; 9.210  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 8.577  ; 8.577  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 8.599  ; 8.599  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 10.539 ; 10.539 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 8.349  ; 8.349  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 8.533  ; 8.533  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 8.760  ; 8.760  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 7.765  ; 7.765  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 7.691  ; 7.691  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 7.681  ; 7.681  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 7.499  ; 7.499  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 7.757  ; 7.757  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 7.876  ; 7.876  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 7.671  ; 7.671  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 7.759  ; 7.759  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 7.974  ; 7.974  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 7.856  ; 7.856  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 8.036  ; 8.036  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 7.740  ; 7.740  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 8.059  ; 8.059  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 8.489  ; 8.489  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 7.962  ; 7.962  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 7.623  ; 7.623  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 8.093  ; 8.093  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 8.099  ; 8.099  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 8.016  ; 8.016  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 8.096  ; 8.096  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 7.644  ; 7.644  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 8.004  ; 8.004  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 5.817  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 3.964  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 8.435  ; 8.435  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 8.638  ; 8.638  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 8.634  ; 8.634  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 9.697  ; 9.697  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 9.358  ; 9.358  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 8.793  ; 8.793  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 9.333  ; 9.333  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 10.284 ; 10.284 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 9.604  ; 9.604  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 9.462  ; 9.462  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 8.435  ; 8.435  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 9.602  ; 9.602  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 8.997  ; 8.997  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 8.815  ; 8.815  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 9.088  ; 9.088  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 9.245  ; 9.245  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 9.698  ; 9.698  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 9.139  ; 9.139  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 8.747  ; 8.747  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 9.096  ; 9.096  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 10.203 ; 10.203 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 9.387  ; 9.387  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 8.586  ; 8.586  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 9.778  ; 9.778  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 8.967  ; 8.967  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 9.353  ; 9.353  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 9.150  ; 9.150  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 8.639  ; 8.639  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 8.957  ; 8.957  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 9.624  ; 9.624  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 9.255  ; 9.255  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 5.475  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 5.817  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;        ; 3.964  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 12.931 ; 12.931 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 12.931 ; 12.931 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 13.868 ; 13.868 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 12.390 ; 12.390 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 12.931 ; 12.931 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 10.386 ; 10.386 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 11.515 ; 11.515 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 11.176 ; 11.176 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 11.413 ; 11.413 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 11.283 ; 11.283 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 11.320 ; 11.320 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 13.092 ; 13.092 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 11.695 ; 11.695 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 10.675 ; 10.675 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 11.337 ; 11.337 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 11.578 ; 11.578 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 11.331 ; 11.331 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 10.434 ; 10.434 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 11.124 ; 11.124 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 11.303 ; 11.303 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 11.782 ; 11.782 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 11.102 ; 11.102 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 10.386 ; 10.386 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 11.672 ; 11.672 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 10.893 ; 10.893 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 10.928 ; 10.928 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 11.533 ; 11.533 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 11.234 ; 11.234 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 11.176 ; 11.176 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 11.161 ; 11.161 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 10.976 ; 10.976 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 10.747 ; 10.747 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 11.239 ; 11.239 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 10.950 ; 10.950 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 10.980 ; 10.980 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 10.696 ; 10.696 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 12.171 ; 12.171 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 10.634 ; 10.634 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 12.259 ; 12.259 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 12.045 ; 12.045 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 11.565 ; 11.565 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 11.565 ; 11.565 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 12.343 ; 12.343 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 11.901 ; 11.901 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 13.868 ; 13.868 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 12.509 ; 12.509 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 10.915 ; 10.915 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 11.525 ; 11.525 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 10.915 ; 10.915 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 11.103 ; 11.103 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 11.253 ; 11.253 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 11.274 ; 11.274 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 13.082 ; 13.082 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 10.143 ; 10.143 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 11.525 ; 11.525 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 10.915 ; 10.915 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 11.383 ; 11.383 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 11.283 ; 11.283 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 11.274 ; 11.274 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 13.052 ; 13.052 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 11.184 ; 11.184 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 10.143 ; 10.143 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 11.042 ; 11.042 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 11.548 ; 11.548 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 11.321 ; 11.321 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 10.404 ; 10.404 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 11.114 ; 11.114 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 10.829 ; 10.829 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 11.782 ; 11.782 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 11.082 ; 11.082 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 11.888 ; 11.888 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 13.083 ; 13.083 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 13.571 ; 13.571 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 14.285 ; 14.285 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 12.626 ; 12.626 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 14.358 ; 14.358 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 12.668 ; 12.668 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 12.794 ; 12.794 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 12.527 ; 12.527 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 12.575 ; 12.575 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 12.403 ; 12.403 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 12.885 ; 12.885 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 12.489 ; 12.489 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 11.888 ; 11.888 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 12.455 ; 12.455 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 13.004 ; 13.004 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 12.608 ; 12.608 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 12.657 ; 12.657 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 12.118 ; 12.118 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 12.545 ; 12.545 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 13.851 ; 13.851 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 12.583 ; 12.583 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 12.575 ; 12.575 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 13.705 ; 13.705 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 13.020 ; 13.020 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 13.151 ; 13.151 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 13.306 ; 13.306 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 12.809 ; 12.809 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 12.726 ; 12.726 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 13.442 ; 13.442 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 13.092 ; 13.092 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 10.634 ; 10.634 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 11.239 ; 11.239 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 10.970 ; 10.970 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 10.980 ; 10.980 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 10.676 ; 10.676 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 12.181 ; 12.181 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 10.634 ; 10.634 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 10.434 ; 10.434 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 10.434 ; 10.434 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 11.124 ; 11.124 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 11.313 ; 11.313 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 12.039 ; 12.039 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 11.092 ; 11.092 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 10.757 ; 10.757 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 11.234 ; 11.234 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 11.158 ; 11.158 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 11.151 ; 11.151 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 10.956 ; 10.956 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 10.757 ; 10.757 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 10.386 ; 10.386 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 10.386 ; 10.386 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 11.153 ; 11.153 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 11.096 ; 11.096 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 10.928 ; 10.928 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 11.543 ; 11.543 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 10.143 ; 10.143 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 11.174 ; 11.174 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 10.143 ; 10.143 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 11.337 ; 11.337 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 11.548 ; 11.548 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 11.321 ; 11.321 ; Fall       ; clock                         ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+


+---------------------------------------------------------+
; Fast Model Setup Summary                                ;
+-------------------------------+---------+---------------+
; Clock                         ; Slack   ; End Point TNS ;
+-------------------------------+---------+---------------+
; DivisorFrequencia:inst4|inst2 ; -11.738 ; -9069.826     ;
; clock                         ; -6.140  ; -276.754      ;
+-------------------------------+---------+---------------+


+--------------------------------------------------------+
; Fast Model Hold Summary                                ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clock                         ; -1.558 ; -3.128        ;
; DivisorFrequencia:inst4|inst2 ; -0.294 ; -1.208        ;
+-------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                 ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clock                         ; -2.000 ; -377.758      ;
; DivisorFrequencia:inst4|inst2 ; -0.500 ; -1022.000     ;
+-------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'DivisorFrequencia:inst4|inst2'                                                                                                                                                                                                                                                               ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                                 ; Launch Clock ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; -11.738 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.295     ;
; -11.738 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.295     ;
; -11.738 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.295     ;
; -11.738 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.295     ;
; -11.738 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.295     ;
; -11.738 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.295     ;
; -11.738 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.295     ;
; -11.738 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.295     ;
; -11.659 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.216     ;
; -11.659 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.216     ;
; -11.659 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.216     ;
; -11.659 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.216     ;
; -11.659 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.216     ;
; -11.659 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.216     ;
; -11.659 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.216     ;
; -11.659 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.216     ;
; -11.659 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.216     ;
; -11.659 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.216     ;
; -11.659 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.216     ;
; -11.659 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.216     ;
; -11.659 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.216     ;
; -11.659 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.216     ;
; -11.659 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.216     ;
; -11.659 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.216     ;
; -11.655 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.212     ;
; -11.655 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.212     ;
; -11.655 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.212     ;
; -11.655 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.212     ;
; -11.655 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.212     ;
; -11.655 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.212     ;
; -11.655 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.212     ;
; -11.655 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.212     ;
; -11.542 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; -0.017     ; 12.057     ;
; -11.542 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; -0.017     ; 12.057     ;
; -11.542 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; -0.017     ; 12.057     ;
; -11.542 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; -0.017     ; 12.057     ;
; -11.542 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; -0.017     ; 12.057     ;
; -11.542 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; -0.017     ; 12.057     ;
; -11.542 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; -0.017     ; 12.057     ;
; -11.542 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; -0.017     ; 12.057     ;
; -11.542 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; -0.017     ; 12.057     ;
; -11.542 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; -0.017     ; 12.057     ;
; -11.542 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; -0.017     ; 12.057     ;
; -11.542 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; -0.017     ; 12.057     ;
; -11.542 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; -0.017     ; 12.057     ;
; -11.542 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; -0.017     ; 12.057     ;
; -11.542 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; -0.017     ; 12.057     ;
; -11.542 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; -0.017     ; 12.057     ;
; -11.541 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.004      ; 12.077     ;
; -11.541 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.004      ; 12.077     ;
; -11.541 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.004      ; 12.077     ;
; -11.541 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.004      ; 12.077     ;
; -11.541 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.004      ; 12.077     ;
; -11.541 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.004      ; 12.077     ;
; -11.541 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.004      ; 12.077     ;
; -11.541 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.004      ; 12.077     ;
; -11.533 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.023      ; 12.088     ;
; -11.533 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.023      ; 12.088     ;
; -11.533 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.023      ; 12.088     ;
; -11.533 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.023      ; 12.088     ;
; -11.533 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.023      ; 12.088     ;
; -11.533 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.023      ; 12.088     ;
; -11.533 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.023      ; 12.088     ;
; -11.533 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.023      ; 12.088     ;
; -11.510 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.067     ;
; -11.510 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.067     ;
; -11.510 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.067     ;
; -11.510 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.067     ;
; -11.510 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.067     ;
; -11.510 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.067     ;
; -11.510 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.067     ;
; -11.510 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.067     ;
; -11.504 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.061     ;
; -11.504 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.061     ;
; -11.504 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.061     ;
; -11.504 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.061     ;
; -11.504 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.061     ;
; -11.504 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.061     ;
; -11.504 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.061     ;
; -11.504 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.025      ; 12.061     ;
; -11.494 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.011      ; 12.037     ;
; -11.494 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.011      ; 12.037     ;
; -11.494 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.011      ; 12.037     ;
; -11.494 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.011      ; 12.037     ;
; -11.494 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.011      ; 12.037     ;
; -11.494 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.011      ; 12.037     ;
; -11.494 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.011      ; 12.037     ;
; -11.494 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.011      ; 12.037     ;
; -11.490 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.011      ; 12.033     ;
; -11.490 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.011      ; 12.033     ;
; -11.490 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.011      ; 12.033     ;
; -11.490 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.011      ; 12.033     ;
; -11.490 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.011      ; 12.033     ;
; -11.490 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.011      ; 12.033     ;
; -11.490 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.011      ; 12.033     ;
; -11.490 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31 ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.011      ; 12.033     ;
; -11.487 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.007      ; 12.026     ;
; -11.487 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.007      ; 12.026     ;
; -11.487 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.007      ; 12.026     ;
; -11.487 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; program_counter:ProgramCounter|lpm_dff:133|dffs[22]     ; clock        ; DivisorFrequencia:inst4|inst2 ; 0.500        ; 0.007      ; 12.026     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.140 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.004     ; 7.135      ;
; -6.140 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.004     ; 7.135      ;
; -6.140 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.004     ; 7.135      ;
; -6.140 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.004     ; 7.135      ;
; -6.140 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.004     ; 7.135      ;
; -6.140 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.004     ; 7.135      ;
; -6.140 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.004     ; 7.135      ;
; -6.140 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 1.000        ; -0.004     ; 7.135      ;
; -6.029 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.002     ; 7.026      ;
; -6.029 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.002     ; 7.026      ;
; -6.029 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.002     ; 7.026      ;
; -6.029 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.002     ; 7.026      ;
; -6.029 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.002     ; 7.026      ;
; -6.029 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.002     ; 7.026      ;
; -6.029 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.002     ; 7.026      ;
; -6.029 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.002     ; 7.026      ;
; -6.014 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; -0.004     ; 7.009      ;
; -6.014 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; -0.004     ; 7.009      ;
; -6.014 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; -0.004     ; 7.009      ;
; -6.014 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; -0.004     ; 7.009      ;
; -6.014 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; -0.004     ; 7.009      ;
; -6.014 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; -0.004     ; 7.009      ;
; -6.014 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; -0.004     ; 7.009      ;
; -6.014 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 1.000        ; -0.004     ; 7.009      ;
; -6.006 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.004     ; 7.001      ;
; -6.006 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.004     ; 7.001      ;
; -6.006 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.004     ; 7.001      ;
; -6.006 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.004     ; 7.001      ;
; -6.006 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.004     ; 7.001      ;
; -6.006 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.004     ; 7.001      ;
; -6.006 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.004     ; 7.001      ;
; -6.006 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 1.000        ; -0.004     ; 7.001      ;
; -5.876 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.873      ;
; -5.876 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.873      ;
; -5.876 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.873      ;
; -5.876 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.873      ;
; -5.876 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.873      ;
; -5.876 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.873      ;
; -5.876 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.873      ;
; -5.876 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.873      ;
; -5.875 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.872      ;
; -5.875 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.872      ;
; -5.875 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.872      ;
; -5.875 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.872      ;
; -5.875 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.872      ;
; -5.875 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.872      ;
; -5.875 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.872      ;
; -5.875 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.872      ;
; -5.680 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; -0.004     ; 6.675      ;
; -5.680 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; -0.004     ; 6.675      ;
; -5.680 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; -0.004     ; 6.675      ;
; -5.680 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; -0.004     ; 6.675      ;
; -5.680 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; -0.004     ; 6.675      ;
; -5.680 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; -0.004     ; 6.675      ;
; -5.680 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; -0.004     ; 6.675      ;
; -5.680 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 1.000        ; -0.004     ; 6.675      ;
; -5.628 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; -0.004     ; 6.623      ;
; -5.628 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; -0.004     ; 6.623      ;
; -5.628 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; -0.004     ; 6.623      ;
; -5.628 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; -0.004     ; 6.623      ;
; -5.628 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; -0.004     ; 6.623      ;
; -5.628 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; -0.004     ; 6.623      ;
; -5.628 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; -0.004     ; 6.623      ;
; -5.628 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 1.000        ; -0.004     ; 6.623      ;
; -5.616 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.613      ;
; -5.616 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.613      ;
; -5.616 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.613      ;
; -5.616 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.613      ;
; -5.616 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.613      ;
; -5.616 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.613      ;
; -5.616 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.613      ;
; -5.616 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.613      ;
; -5.553 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.550      ;
; -5.553 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.550      ;
; -5.553 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.550      ;
; -5.553 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.550      ;
; -5.553 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.550      ;
; -5.553 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.550      ;
; -5.553 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.550      ;
; -5.553 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.550      ;
; -5.487 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.484      ;
; -5.487 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.484      ;
; -5.487 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.484      ;
; -5.487 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.484      ;
; -5.487 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.484      ;
; -5.487 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.484      ;
; -5.487 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.484      ;
; -5.487 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.002     ; 6.484      ;
; -5.432 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; -0.004     ; 6.427      ;
; -5.432 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; -0.004     ; 6.427      ;
; -5.432 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; -0.004     ; 6.427      ;
; -5.432 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; -0.004     ; 6.427      ;
; -5.432 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; -0.004     ; 6.427      ;
; -5.432 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; -0.004     ; 6.427      ;
; -5.432 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; -0.004     ; 6.427      ;
; -5.432 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 1.000        ; -0.004     ; 6.427      ;
; -5.256 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg1  ; clock        ; clock       ; 1.000        ; -0.004     ; 6.251      ;
; -5.256 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg1  ; clock        ; clock       ; 1.000        ; -0.004     ; 6.251      ;
; -5.256 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg1  ; clock        ; clock       ; 1.000        ; -0.004     ; 6.251      ;
; -5.256 ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg1  ; clock        ; clock       ; 1.000        ; -0.004     ; 6.251      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                                                                                                             ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -1.558 ; DivisorFrequencia:inst4|inst2                           ; DivisorFrequencia:inst4|inst2                                                                                                                       ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.632      ; 0.367      ;
; -1.058 ; DivisorFrequencia:inst4|inst2                           ; DivisorFrequencia:inst4|inst2                                                                                                                       ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 1.632      ; 0.367      ;
; -0.872 ; DivisorFrequencia:inst4|inst2                           ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_we_reg                     ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.692      ; 1.099      ;
; -0.698 ; DivisorFrequencia:inst4|inst2                           ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_we_reg                      ; DivisorFrequencia:inst4|inst2 ; clock       ; 0.000        ; 1.690      ; 1.271      ;
; -0.372 ; DivisorFrequencia:inst4|inst2                           ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_we_reg                     ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 1.692      ; 1.099      ;
; -0.198 ; DivisorFrequencia:inst4|inst2                           ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_we_reg                      ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 1.690      ; 1.271      ;
; 0.215  ; DivisorFrequencia:inst4|inst                            ; DivisorFrequencia:inst4|inst                                                                                                                        ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; DivisorFrequencia:inst4|inst1                           ; DivisorFrequencia:inst4|inst1                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.240  ; DivisorFrequencia:inst4|inst1                           ; DivisorFrequencia:inst4|inst2                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.242  ; DivisorFrequencia:inst4|inst                            ; DivisorFrequencia:inst4|inst1                                                                                                                       ; clock                         ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.875  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg7 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.025     ; 0.488      ;
; 0.875  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg6 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.025     ; 0.488      ;
; 0.877  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg2 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.025     ; 0.490      ;
; 0.878  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg5 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.025     ; 0.491      ;
; 0.994  ; program_counter:ProgramCounter|lpm_dff:133|dffs[9]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a0~porta_address_reg7  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.006     ; 0.626      ;
; 0.994  ; program_counter:ProgramCounter|lpm_dff:133|dffs[8]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a0~porta_address_reg6  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.006     ; 0.626      ;
; 0.996  ; program_counter:ProgramCounter|lpm_dff:133|dffs[4]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a0~porta_address_reg2  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.006     ; 0.628      ;
; 1.022  ; program_counter:ProgramCounter|lpm_dff:133|dffs[7]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a0~porta_address_reg5  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.006     ; 0.654      ;
; 1.108  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a0~porta_address_reg3  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.007     ; 0.739      ;
; 1.116  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg4 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.026     ; 0.728      ;
; 1.119  ; program_counter:ProgramCounter|lpm_dff:133|dffs[5]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg3 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.026     ; 0.731      ;
; 1.146  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg0 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.026     ; 0.758      ;
; 1.163  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a14~porta_address_reg1 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.026     ; 0.775      ;
; 1.233  ; program_counter:ProgramCounter|lpm_dff:133|dffs[3]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a0~porta_address_reg1  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.007     ; 0.864      ;
; 1.233  ; program_counter:ProgramCounter|lpm_dff:133|dffs[2]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a0~porta_address_reg0  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.007     ; 0.864      ;
; 1.239  ; program_counter:ProgramCounter|lpm_dff:133|dffs[6]      ; instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ram_block1a0~porta_address_reg4  ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.007     ; 0.870      ;
; 1.554  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|18 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg6                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.014     ; 1.178      ;
; 1.581  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|17 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg5                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.003     ; 1.216      ;
; 1.610  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.024     ; 1.224      ;
; 1.624  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|14 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.019     ; 1.243      ;
; 1.641  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|04 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg4                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.028     ; 1.251      ;
; 1.642  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|21 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg9                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.029     ; 1.251      ;
; 1.649  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|19 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg7                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.023     ; 1.264      ;
; 1.689  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|14 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.019     ; 1.308      ;
; 1.707  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|30 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.024     ; 1.321      ;
; 1.709  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|03 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg3                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.028     ; 1.319      ;
; 1.714  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|19 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg7                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.023     ; 1.329      ;
; 1.717  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg0                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.029     ; 1.326      ;
; 1.717  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|18 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg6                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.014     ; 1.341      ;
; 1.723  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.024     ; 1.337      ;
; 1.724  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.023     ; 1.339      ;
; 1.734  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|15 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg3                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.014     ; 1.358      ;
; 1.745  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|17 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg5                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.003     ; 1.380      ;
; 1.761  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|04 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg4                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.028     ; 1.371      ;
; 1.762  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|27 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg15               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.023     ; 1.377      ;
; 1.764  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|19 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg7                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.003     ; 1.399      ;
; 1.770  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|06 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg6                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.021     ; 1.387      ;
; 1.777  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|04 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg4                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.023     ; 1.392      ;
; 1.778  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg0                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.025     ; 1.391      ;
; 1.779  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|15 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg3                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.014     ; 1.403      ;
; 1.781  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg0                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.020     ; 1.399      ;
; 1.783  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|04 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg4                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.032     ; 1.389      ;
; 1.785  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|10 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg10                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.016     ; 1.407      ;
; 1.795  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|10 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg10                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.016     ; 1.417      ;
; 1.801  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|15 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg3                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 0.000      ; 1.439      ;
; 1.803  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|16 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg4                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.026     ; 1.415      ;
; 1.805  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|30 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.020     ; 1.423      ;
; 1.810  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|21 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg9                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.029     ; 1.419      ;
; 1.811  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|28 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg16               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.009     ; 1.440      ;
; 1.812  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|19 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg7                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.002     ; 1.448      ;
; 1.815  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|26 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg14               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.028     ; 1.425      ;
; 1.815  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|03 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg3                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.028     ; 1.425      ;
; 1.826  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|15 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg3                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.014     ; 1.450      ;
; 1.837  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.023     ; 1.452      ;
; 1.839  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|23 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg11               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.028     ; 1.449      ;
; 1.844  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|29 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg17               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.002     ; 1.480      ;
; 1.845  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|30 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.027     ; 1.456      ;
; 1.851  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|14 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.019     ; 1.470      ;
; 1.852  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|18 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg6                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.014     ; 1.476      ;
; 1.858  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.025     ; 1.471      ;
; 1.861  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|30 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg12                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.024     ; 1.475      ;
; 1.863  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg0                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.019     ; 1.482      ;
; 1.869  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|29 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg17               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.023     ; 1.484      ;
; 1.870  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|01 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg1                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.029     ; 1.479      ;
; 1.874  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|04 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg4                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.028     ; 1.484      ;
; 1.874  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|26 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg14               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.009     ; 1.503      ;
; 1.875  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|00 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg0                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.029     ; 1.484      ;
; 1.875  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|17 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg5                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.014     ; 1.499      ;
; 1.876  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|20 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg8                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.022     ; 1.492      ;
; 1.879  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg0                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.029     ; 1.488      ;
; 1.884  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.022     ; 1.500      ;
; 1.888  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg0                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.020     ; 1.506      ;
; 1.889  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|26 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg14               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.007     ; 1.520      ;
; 1.896  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|09 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg9                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.030     ; 1.504      ;
; 1.897  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|03 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg3                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.020     ; 1.515      ;
; 1.898  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|27 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg15               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.007     ; 1.529      ;
; 1.901  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|08 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg8                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.027     ; 1.512      ;
; 1.910  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|14 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.019     ; 1.529      ;
; 1.912  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|27 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg15               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.023     ; 1.527      ;
; 1.915  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|14 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg2                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.014     ; 1.539      ;
; 1.916  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|08 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg8                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.027     ; 1.527      ;
; 1.920  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|10 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg10                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.027     ; 1.531      ;
; 1.920  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg0                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.019     ; 1.539      ;
; 1.921  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|08 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg8                 ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.028     ; 1.531      ;
; 1.922  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|11 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg11                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.025     ; 1.535      ;
; 1.927  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|29 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg17               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.023     ; 1.542      ;
; 1.936  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|28 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg16               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.006     ; 1.568      ;
; 1.939  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|12 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg0                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.025     ; 1.552      ;
; 1.940  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|28 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg16               ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; -0.009     ; 1.569      ;
; 1.941  ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|17 ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg5                ; DivisorFrequencia:inst4|inst2 ; clock       ; -0.500       ; 0.000      ; 1.579      ;
+--------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'DivisorFrequencia:inst4|inst2'                                                                                                                                                          ;
+--------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                 ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.294 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.714      ; 1.713      ;
; -0.197 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|09 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.713      ; 1.809      ;
; -0.118 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|09 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.714      ; 1.889      ;
; -0.113 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|12 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.711      ; 1.891      ;
; -0.113 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.711      ; 1.891      ;
; -0.107 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|09 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.713      ; 1.899      ;
; -0.082 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.712      ; 1.923      ;
; -0.059 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.713      ; 1.947      ;
; -0.025 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.712      ; 1.980      ;
; -0.025 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.712      ; 1.980      ;
; -0.025 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.712      ; 1.980      ;
; -0.025 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|04 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.712      ; 1.980      ;
; -0.025 ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|03 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.712      ; 1.980      ;
; 0.020  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.719      ; 2.032      ;
; 0.020  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.719      ; 2.032      ;
; 0.020  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.719      ; 2.032      ;
; 0.020  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.719      ; 2.032      ;
; 0.038  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.720      ; 2.051      ;
; 0.038  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.720      ; 2.051      ;
; 0.045  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|12 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.716      ; 2.054      ;
; 0.045  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.713      ; 2.051      ;
; 0.045  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|09 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.716      ; 2.054      ;
; 0.045  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.716      ; 2.054      ;
; 0.045  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.716      ; 2.054      ;
; 0.045  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.716      ; 2.054      ;
; 0.065  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.718      ; 2.076      ;
; 0.066  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.712      ; 2.071      ;
; 0.066  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|04 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.712      ; 2.071      ;
; 0.074  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.709      ; 2.076      ;
; 0.074  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|10 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.709      ; 2.076      ;
; 0.074  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|03 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.709      ; 2.076      ;
; 0.074  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|14 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.709      ; 2.076      ;
; 0.074  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.709      ; 2.076      ;
; 0.074  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.709      ; 2.076      ;
; 0.074  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.709      ; 2.076      ;
; 0.083  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.717      ; 2.093      ;
; 0.083  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.717      ; 2.093      ;
; 0.083  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.717      ; 2.093      ;
; 0.083  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.717      ; 2.093      ;
; 0.083  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.717      ; 2.093      ;
; 0.083  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.717      ; 2.093      ;
; 0.086  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|12 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.716      ; 2.095      ;
; 0.086  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|10 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.716      ; 2.095      ;
; 0.086  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.716      ; 2.095      ;
; 0.086  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.716      ; 2.095      ;
; 0.086  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.716      ; 2.095      ;
; 0.086  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.716      ; 2.095      ;
; 0.087  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|10 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.719      ; 2.099      ;
; 0.087  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|09 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.719      ; 2.099      ;
; 0.087  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.719      ; 2.099      ;
; 0.087  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.719      ; 2.099      ;
; 0.116  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|13 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.715      ; 2.124      ;
; 0.130  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.714      ; 2.137      ;
; 0.130  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.714      ; 2.137      ;
; 0.130  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.714      ; 2.137      ;
; 0.130  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|05 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.714      ; 2.137      ;
; 0.130  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.714      ; 2.137      ;
; 0.135  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.719      ; 2.147      ;
; 0.135  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.719      ; 2.147      ;
; 0.135  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.719      ; 2.147      ;
; 0.135  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.719      ; 2.147      ;
; 0.135  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|18 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.719      ; 2.147      ;
; 0.135  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.719      ; 2.147      ;
; 0.145  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|12 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.710      ; 2.148      ;
; 0.146  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|30 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.718      ; 2.157      ;
; 0.146  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|04 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.718      ; 2.157      ;
; 0.146  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|03 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.718      ; 2.157      ;
; 0.146  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.718      ; 2.157      ;
; 0.155  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|12 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.711      ; 2.159      ;
; 0.158  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.720      ; 2.171      ;
; 0.158  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.720      ; 2.171      ;
; 0.158  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.720      ; 2.171      ;
; 0.162  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|11 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.711      ; 2.166      ;
; 0.162  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|01 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.711      ; 2.166      ;
; 0.162  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|13 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.711      ; 2.166      ;
; 0.162  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|15 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.711      ; 2.166      ;
; 0.162  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|16 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.711      ; 2.166      ;
; 0.162  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|17 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.711      ; 2.166      ;
; 0.174  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|26 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.719      ; 2.186      ;
; 0.174  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.719      ; 2.186      ;
; 0.174  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.719      ; 2.186      ;
; 0.174  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|24 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.719      ; 2.186      ;
; 0.175  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|08 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.718      ; 2.186      ;
; 0.175  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|07 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.718      ; 2.186      ;
; 0.175  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.718      ; 2.186      ;
; 0.175  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|13 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.718      ; 2.186      ;
; 0.175  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|19 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.718      ; 2.186      ;
; 0.186  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|06 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.717      ; 2.196      ;
; 0.186  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|05 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.717      ; 2.196      ;
; 0.186  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|04 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.717      ; 2.196      ;
; 0.186  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|03 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.717      ; 2.196      ;
; 0.186  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|02 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.717      ; 2.196      ;
; 0.186  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|15 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.717      ; 2.196      ;
; 0.187  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|21 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.708      ; 2.188      ;
; 0.187  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|22 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.708      ; 2.188      ;
; 0.187  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|23 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.708      ; 2.188      ;
; 0.190  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|10 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.693      ; 2.176      ;
; 0.190  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|13 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.693      ; 2.176      ;
; 0.195  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|31 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.707      ; 2.195      ;
; 0.195  ; DivisorFrequencia:inst4|inst2 ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|04 ; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 0.000        ; 1.707      ; 2.195      ;
+--------+-------------------------------+---------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ram_block1a12~porta_datain_reg7  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'DivisorFrequencia:inst4|inst2'                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|00 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|00 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|03 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|03 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|14 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|14 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|19 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|19 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|21 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|21 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|24 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|24 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|01 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|01 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|02 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|02 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|03 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|03 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|04 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|04 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|05 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|05 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|07 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|07 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|11 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|11 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|12 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|12 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|13 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|13 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|14 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|14 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|17 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DivisorFrequencia:inst4|inst2 ; Rise       ; bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|17 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 2.786  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 5.689  ; 5.689  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 4.762  ; 4.762  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 5.019  ; 5.019  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 4.774  ; 4.774  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 4.764  ; 4.764  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 5.689  ; 5.689  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 4.653  ; 4.653  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 4.649  ; 4.649  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 4.749  ; 4.749  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 4.277  ; 4.277  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 4.241  ; 4.241  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 4.237  ; 4.237  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 4.157  ; 4.157  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 4.289  ; 4.289  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 4.365  ; 4.365  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 4.246  ; 4.246  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 4.277  ; 4.277  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 4.388  ; 4.388  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 4.319  ; 4.319  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 4.311  ; 4.311  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 4.283  ; 4.283  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 4.417  ; 4.417  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 4.620  ; 4.620  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 4.371  ; 4.371  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 4.160  ; 4.160  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 4.347  ; 4.347  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 4.350  ; 4.350  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 4.401  ; 4.401  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 4.350  ; 4.350  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 4.187  ; 4.187  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 4.397  ; 4.397  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 2.960  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 2.148  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 13.987 ; 13.987 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 13.209 ; 13.209 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 13.700 ; 13.700 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 13.486 ; 13.486 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 13.012 ; 13.012 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 13.696 ; 13.696 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 13.573 ; 13.573 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 13.987 ; 13.987 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 13.487 ; 13.487 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 13.645 ; 13.645 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 13.396 ; 13.396 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 13.698 ; 13.698 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 13.403 ; 13.403 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 13.259 ; 13.259 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 13.553 ; 13.553 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 13.706 ; 13.706 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 13.586 ; 13.586 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 13.630 ; 13.630 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 13.409 ; 13.409 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 13.550 ; 13.550 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 13.539 ; 13.539 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 13.235 ; 13.235 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 13.240 ; 13.240 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 13.698 ; 13.698 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 13.438 ; 13.438 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 13.657 ; 13.657 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 13.571 ; 13.571 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 13.364 ; 13.364 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 13.377 ; 13.377 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 13.854 ; 13.854 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 13.666 ; 13.666 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 2.786  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 2.960  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;        ; 2.148  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 8.331  ; 8.331  ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 8.331  ; 8.331  ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 8.140  ; 8.140  ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 7.396  ; 7.396  ; Fall       ; clock                         ;
; Branch           ; clock                         ; 8.331  ; 8.331  ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 7.423  ; 7.423  ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 6.673  ; 6.673  ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 6.354  ; 6.354  ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 6.581  ; 6.581  ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 6.437  ; 6.437  ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 6.516  ; 6.516  ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 7.423  ; 7.423  ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 6.750  ; 6.750  ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 6.249  ; 6.249  ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 6.593  ; 6.593  ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 6.655  ; 6.655  ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 6.528  ; 6.528  ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 6.069  ; 6.069  ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 6.447  ; 6.447  ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 6.491  ; 6.491  ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 6.758  ; 6.758  ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 6.462  ; 6.462  ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 6.094  ; 6.094  ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 6.667  ; 6.667  ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 6.300  ; 6.300  ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 6.329  ; 6.329  ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 6.610  ; 6.610  ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 6.456  ; 6.456  ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 6.494  ; 6.494  ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 6.434  ; 6.434  ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 6.343  ; 6.343  ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 6.242  ; 6.242  ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 6.427  ; 6.427  ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 6.258  ; 6.258  ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 6.332  ; 6.332  ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 6.170  ; 6.170  ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 6.900  ; 6.900  ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 6.130  ; 6.130  ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 7.398  ; 7.398  ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 7.964  ; 7.964  ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 8.137  ; 8.137  ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 7.857  ; 7.857  ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 8.137  ; 8.137  ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 7.150  ; 7.150  ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 8.140  ; 8.140  ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 8.272  ; 8.272  ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 7.413  ; 7.413  ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 6.683  ; 6.683  ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 6.244  ; 6.244  ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 6.427  ; 6.427  ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 6.407  ; 6.407  ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 6.497  ; 6.497  ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 7.413  ; 7.413  ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 7.383  ; 7.383  ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 6.683  ; 6.683  ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 6.244  ; 6.244  ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 6.551  ; 6.551  ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 6.437  ; 6.437  ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 6.497  ; 6.497  ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 7.383  ; 7.383  ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 6.504  ; 6.504  ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 6.001  ; 6.001  ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 6.449  ; 6.449  ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 6.625  ; 6.625  ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 6.518  ; 6.518  ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 6.039  ; 6.039  ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 6.437  ; 6.437  ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 6.290  ; 6.290  ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 6.758  ; 6.758  ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 6.442  ; 6.442  ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 16.441 ; 16.441 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 15.663 ; 15.663 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 16.154 ; 16.154 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 15.940 ; 15.940 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 15.466 ; 15.466 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 16.150 ; 16.150 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 16.027 ; 16.027 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 16.441 ; 16.441 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 15.941 ; 15.941 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 16.099 ; 16.099 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 15.850 ; 15.850 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 16.152 ; 16.152 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 15.857 ; 15.857 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 15.713 ; 15.713 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 16.007 ; 16.007 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 16.160 ; 16.160 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 16.040 ; 16.040 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 16.084 ; 16.084 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 15.863 ; 15.863 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 16.004 ; 16.004 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 15.993 ; 15.993 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 15.689 ; 15.689 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 15.694 ; 15.694 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 16.152 ; 16.152 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 15.892 ; 15.892 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 16.111 ; 16.111 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 16.025 ; 16.025 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 15.818 ; 15.818 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 15.831 ; 15.831 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 16.308 ; 16.308 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 16.120 ; 16.120 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 6.910  ; 6.910  ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 6.427  ; 6.427  ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 6.278  ; 6.278  ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 6.332  ; 6.332  ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 6.150  ; 6.150  ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 6.910  ; 6.910  ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 6.130  ; 6.130  ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 6.910  ; 6.910  ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 6.069  ; 6.069  ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 6.447  ; 6.447  ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 6.501  ; 6.501  ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 6.910  ; 6.910  ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 6.452  ; 6.452  ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 6.484  ; 6.484  ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 6.456  ; 6.456  ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 6.484  ; 6.484  ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 6.424  ; 6.424  ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 6.323  ; 6.323  ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 6.252  ; 6.252  ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 6.620  ; 6.620  ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 6.094  ; 6.094  ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 6.400  ; 6.400  ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 6.477  ; 6.477  ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 6.329  ; 6.329  ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 6.620  ; 6.620  ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 6.625  ; 6.625  ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 6.494  ; 6.494  ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 6.001  ; 6.001  ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 6.593  ; 6.593  ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 6.625  ; 6.625  ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 6.518  ; 6.518  ; Fall       ; clock                         ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 2.786 ;       ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 4.157 ; 4.157 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 4.762 ; 4.762 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 5.019 ; 5.019 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 4.774 ; 4.774 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 4.764 ; 4.764 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 5.689 ; 5.689 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 4.653 ; 4.653 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 4.649 ; 4.649 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 4.749 ; 4.749 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 4.277 ; 4.277 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 4.241 ; 4.241 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 4.237 ; 4.237 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 4.157 ; 4.157 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 4.289 ; 4.289 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 4.365 ; 4.365 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 4.246 ; 4.246 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 4.277 ; 4.277 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 4.388 ; 4.388 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 4.319 ; 4.319 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 4.311 ; 4.311 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 4.283 ; 4.283 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 4.417 ; 4.417 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 4.620 ; 4.620 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 4.371 ; 4.371 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 4.160 ; 4.160 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 4.347 ; 4.347 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 4.350 ; 4.350 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 4.401 ; 4.401 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 4.350 ; 4.350 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 4.187 ; 4.187 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 4.397 ; 4.397 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;       ; 2.960 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 2.148 ;       ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 4.588 ; 4.588 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 4.666 ; 4.666 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 4.737 ; 4.737 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 5.161 ; 5.161 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 5.001 ; 5.001 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 4.825 ; 4.825 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 4.916 ; 4.916 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 5.407 ; 5.407 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 5.032 ; 5.032 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 5.010 ; 5.010 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 4.588 ; 4.588 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 5.063 ; 5.063 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 4.758 ; 4.758 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 4.670 ; 4.670 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 4.846 ; 4.846 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 4.928 ; 4.928 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 5.112 ; 5.112 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 4.893 ; 4.893 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 4.731 ; 4.731 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 4.846 ; 4.846 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 5.422 ; 5.422 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 4.936 ; 4.936 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 4.637 ; 4.637 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 5.147 ; 5.147 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 4.750 ; 4.750 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 4.982 ; 4.982 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 4.891 ; 4.891 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 4.673 ; 4.673 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 4.709 ; 4.709 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 5.167 ; 5.167 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 4.967 ; 4.967 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;       ; 2.786 ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 2.960 ;       ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;       ; 2.148 ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 7.258 ; 7.258 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 7.258 ; 7.258 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 7.716 ; 7.716 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 7.042 ; 7.042 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 7.258 ; 7.258 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 6.069 ; 6.069 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 6.673 ; 6.673 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 6.354 ; 6.354 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 6.581 ; 6.581 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 6.437 ; 6.437 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 6.516 ; 6.516 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 7.423 ; 7.423 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 6.750 ; 6.750 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 6.249 ; 6.249 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 6.593 ; 6.593 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 6.655 ; 6.655 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 6.528 ; 6.528 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 6.069 ; 6.069 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 6.447 ; 6.447 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 6.491 ; 6.491 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 6.758 ; 6.758 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 6.462 ; 6.462 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 6.094 ; 6.094 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 6.667 ; 6.667 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 6.300 ; 6.300 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 6.329 ; 6.329 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 6.610 ; 6.610 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 6.456 ; 6.456 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 6.494 ; 6.494 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 6.434 ; 6.434 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 6.343 ; 6.343 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 6.242 ; 6.242 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 6.427 ; 6.427 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 6.258 ; 6.258 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 6.332 ; 6.332 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 6.170 ; 6.170 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 6.900 ; 6.900 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 6.130 ; 6.130 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 6.960 ; 6.960 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 6.809 ; 6.809 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 6.643 ; 6.643 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 6.643 ; 6.643 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 6.960 ; 6.960 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 6.731 ; 6.731 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 7.716 ; 7.716 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 7.031 ; 7.031 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 6.244 ; 6.244 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 6.683 ; 6.683 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 6.244 ; 6.244 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 6.427 ; 6.427 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 6.407 ; 6.407 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 6.497 ; 6.497 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 7.413 ; 7.413 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 6.001 ; 6.001 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 6.683 ; 6.683 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 6.244 ; 6.244 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 6.551 ; 6.551 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 6.437 ; 6.437 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 6.497 ; 6.497 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 7.383 ; 7.383 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 6.504 ; 6.504 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 6.001 ; 6.001 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 6.449 ; 6.449 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 6.625 ; 6.625 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 6.518 ; 6.518 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 6.039 ; 6.039 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 6.437 ; 6.437 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 6.290 ; 6.290 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 6.758 ; 6.758 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 6.442 ; 6.442 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 6.694 ; 6.694 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 7.270 ; 7.270 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 7.514 ; 7.514 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 7.887 ; 7.887 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 7.078 ; 7.078 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 7.872 ; 7.872 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 7.066 ; 7.066 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 7.171 ; 7.171 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 6.976 ; 6.976 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 7.063 ; 7.063 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 7.017 ; 7.017 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 7.179 ; 7.179 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 6.996 ; 6.996 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 6.694 ; 6.694 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 7.023 ; 7.023 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 7.253 ; 7.253 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 7.078 ; 7.078 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 7.122 ; 7.122 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 6.902 ; 6.902 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 7.043 ; 7.043 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 7.687 ; 7.687 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 7.025 ; 7.025 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 7.087 ; 7.087 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 7.567 ; 7.567 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 7.228 ; 7.228 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 7.384 ; 7.384 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 7.456 ; 7.456 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 7.245 ; 7.245 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 7.096 ; 7.096 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 7.579 ; 7.579 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 7.390 ; 7.390 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 6.130 ; 6.130 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 6.427 ; 6.427 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 6.278 ; 6.278 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 6.332 ; 6.332 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 6.150 ; 6.150 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 6.910 ; 6.910 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 6.130 ; 6.130 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 6.069 ; 6.069 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 6.069 ; 6.069 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 6.447 ; 6.447 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 6.501 ; 6.501 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 6.910 ; 6.910 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 6.452 ; 6.452 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 6.252 ; 6.252 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 6.456 ; 6.456 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 6.484 ; 6.484 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 6.424 ; 6.424 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 6.323 ; 6.323 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 6.252 ; 6.252 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 6.094 ; 6.094 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 6.094 ; 6.094 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 6.400 ; 6.400 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 6.477 ; 6.477 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 6.329 ; 6.329 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 6.620 ; 6.620 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 6.001 ; 6.001 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 6.494 ; 6.494 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 6.001 ; 6.001 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 6.593 ; 6.593 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 6.625 ; 6.625 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 6.518 ; 6.518 ; Fall       ; clock                         ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+--------------------------------+------------+--------+----------+---------+---------------------+
; Clock                          ; Setup      ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------+------------+--------+----------+---------+---------------------+
; Worst-case Slack               ; -26.379    ; -2.530 ; N/A      ; N/A     ; -2.000              ;
;  DivisorFrequencia:inst4|inst2 ; -26.379    ; -0.294 ; N/A      ; N/A     ; -0.500              ;
;  clock                         ; -14.011    ; -2.530 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS                ; -20570.078 ; -4.336 ; 0.0      ; 0.0     ; -1399.758           ;
;  DivisorFrequencia:inst4|inst2 ; -19986.421 ; -1.208 ; N/A      ; N/A     ; -1022.000           ;
;  clock                         ; -583.657   ; -3.943 ; N/A      ; N/A     ; -377.758            ;
+--------------------------------+------------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 5.475  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 10.539 ; 10.539 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 8.575  ; 8.575  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 9.210  ; 9.210  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 8.577  ; 8.577  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 8.599  ; 8.599  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 10.539 ; 10.539 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 8.349  ; 8.349  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 8.533  ; 8.533  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 8.760  ; 8.760  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 7.765  ; 7.765  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 7.691  ; 7.691  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 7.681  ; 7.681  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 7.499  ; 7.499  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 7.757  ; 7.757  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 7.876  ; 7.876  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 7.671  ; 7.671  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 7.759  ; 7.759  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 7.974  ; 7.974  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 7.856  ; 7.856  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 8.036  ; 8.036  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 7.740  ; 7.740  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 8.059  ; 8.059  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 8.489  ; 8.489  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 7.962  ; 7.962  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 7.623  ; 7.623  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 8.093  ; 8.093  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 8.099  ; 8.099  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 8.016  ; 8.016  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 8.096  ; 8.096  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 7.644  ; 7.644  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 8.004  ; 8.004  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 5.817  ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 3.964  ;        ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 30.404 ; 30.404 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 28.737 ; 28.737 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 29.782 ; 29.782 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 29.293 ; 29.293 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 28.268 ; 28.268 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 29.746 ; 29.746 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 29.622 ; 29.622 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 30.404 ; 30.404 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 29.419 ; 29.419 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 29.645 ; 29.645 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 29.032 ; 29.032 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 29.784 ; 29.784 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 29.211 ; 29.211 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 28.903 ; 28.903 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 29.471 ; 29.471 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 29.790 ; 29.790 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 29.536 ; 29.536 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 29.589 ; 29.589 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 29.047 ; 29.047 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 29.475 ; 29.475 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 29.333 ; 29.333 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 28.891 ; 28.891 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 28.752 ; 28.752 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 29.842 ; 29.842 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 29.329 ; 29.329 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 29.694 ; 29.694 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 29.497 ; 29.497 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 29.007 ; 29.007 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 29.279 ; 29.279 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 29.988 ; 29.988 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 29.639 ; 29.639 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;        ; 5.475  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 5.817  ;        ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;        ; 3.964  ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 15.257 ; 15.257 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 15.257 ; 15.257 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 14.841 ; 14.841 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 13.209 ; 13.209 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 15.257 ; 15.257 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 13.092 ; 13.092 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 11.515 ; 11.515 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 11.176 ; 11.176 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 11.413 ; 11.413 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 11.283 ; 11.283 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 11.320 ; 11.320 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 13.092 ; 13.092 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 11.695 ; 11.695 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 10.675 ; 10.675 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 11.337 ; 11.337 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 11.578 ; 11.578 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 11.331 ; 11.331 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 10.434 ; 10.434 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 11.124 ; 11.124 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 11.303 ; 11.303 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 11.782 ; 11.782 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 11.102 ; 11.102 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 10.386 ; 10.386 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 11.672 ; 11.672 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 10.893 ; 10.893 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 10.928 ; 10.928 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 11.533 ; 11.533 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 11.234 ; 11.234 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 11.176 ; 11.176 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 11.161 ; 11.161 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 10.976 ; 10.976 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 10.747 ; 10.747 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 11.239 ; 11.239 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 10.950 ; 10.950 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 10.980 ; 10.980 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 10.696 ; 10.696 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 12.171 ; 12.171 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 10.634 ; 10.634 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 13.273 ; 13.273 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 14.540 ; 14.540 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 14.836 ; 14.836 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 14.313 ; 14.313 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 14.836 ; 14.836 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 12.832 ; 12.832 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 14.841 ; 14.841 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 15.173 ; 15.173 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 13.082 ; 13.082 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 11.525 ; 11.525 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 10.915 ; 10.915 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 11.103 ; 11.103 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 11.253 ; 11.253 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 11.274 ; 11.274 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 13.082 ; 13.082 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 13.052 ; 13.052 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 11.525 ; 11.525 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 10.915 ; 10.915 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 11.383 ; 11.383 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 11.283 ; 11.283 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 11.274 ; 11.274 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 13.052 ; 13.052 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 11.184 ; 11.184 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 10.143 ; 10.143 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 11.042 ; 11.042 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 11.548 ; 11.548 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 11.321 ; 11.321 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 10.404 ; 10.404 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 11.114 ; 11.114 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 10.829 ; 10.829 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 11.782 ; 11.782 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 11.082 ; 11.082 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 34.522 ; 34.522 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 32.855 ; 32.855 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 33.900 ; 33.900 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 33.411 ; 33.411 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 32.386 ; 32.386 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 33.864 ; 33.864 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 33.740 ; 33.740 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 34.522 ; 34.522 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 33.537 ; 33.537 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 33.763 ; 33.763 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 33.150 ; 33.150 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 33.902 ; 33.902 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 33.329 ; 33.329 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 33.021 ; 33.021 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 33.589 ; 33.589 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 33.908 ; 33.908 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 33.654 ; 33.654 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 33.707 ; 33.707 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 33.165 ; 33.165 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 33.593 ; 33.593 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 33.451 ; 33.451 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 33.009 ; 33.009 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 32.870 ; 32.870 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 33.960 ; 33.960 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 33.447 ; 33.447 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 33.812 ; 33.812 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 33.615 ; 33.615 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 33.125 ; 33.125 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 33.397 ; 33.397 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 34.106 ; 34.106 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 33.757 ; 33.757 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 12.181 ; 12.181 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 11.239 ; 11.239 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 10.970 ; 10.970 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 10.980 ; 10.980 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 10.676 ; 10.676 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 12.181 ; 12.181 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 10.634 ; 10.634 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 12.039 ; 12.039 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 10.434 ; 10.434 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 11.124 ; 11.124 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 11.313 ; 11.313 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 12.039 ; 12.039 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 11.092 ; 11.092 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 11.234 ; 11.234 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 11.234 ; 11.234 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 11.158 ; 11.158 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 11.151 ; 11.151 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 10.956 ; 10.956 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 10.757 ; 10.757 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 11.543 ; 11.543 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 10.386 ; 10.386 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 11.153 ; 11.153 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 11.096 ; 11.096 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 10.928 ; 10.928 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 11.543 ; 11.543 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 11.548 ; 11.548 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 11.174 ; 11.174 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 10.143 ; 10.143 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 11.337 ; 11.337 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 11.548 ; 11.548 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 11.321 ; 11.321 ; Fall       ; clock                         ;
+------------------+-------------------------------+--------+--------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+
; Data Port        ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+
; MemWrite         ; DivisorFrequencia:inst4|inst2 ; 2.786 ;       ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; PC[*]            ; DivisorFrequencia:inst4|inst2 ; 4.157 ; 4.157 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[2]           ; DivisorFrequencia:inst4|inst2 ; 4.762 ; 4.762 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[3]           ; DivisorFrequencia:inst4|inst2 ; 5.019 ; 5.019 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[4]           ; DivisorFrequencia:inst4|inst2 ; 4.774 ; 4.774 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[5]           ; DivisorFrequencia:inst4|inst2 ; 4.764 ; 4.764 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[6]           ; DivisorFrequencia:inst4|inst2 ; 5.689 ; 5.689 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[7]           ; DivisorFrequencia:inst4|inst2 ; 4.653 ; 4.653 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[8]           ; DivisorFrequencia:inst4|inst2 ; 4.649 ; 4.649 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[9]           ; DivisorFrequencia:inst4|inst2 ; 4.749 ; 4.749 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[10]          ; DivisorFrequencia:inst4|inst2 ; 4.277 ; 4.277 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[11]          ; DivisorFrequencia:inst4|inst2 ; 4.241 ; 4.241 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[12]          ; DivisorFrequencia:inst4|inst2 ; 4.237 ; 4.237 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[13]          ; DivisorFrequencia:inst4|inst2 ; 4.157 ; 4.157 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[14]          ; DivisorFrequencia:inst4|inst2 ; 4.289 ; 4.289 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[15]          ; DivisorFrequencia:inst4|inst2 ; 4.365 ; 4.365 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[16]          ; DivisorFrequencia:inst4|inst2 ; 4.246 ; 4.246 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[17]          ; DivisorFrequencia:inst4|inst2 ; 4.277 ; 4.277 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[18]          ; DivisorFrequencia:inst4|inst2 ; 4.388 ; 4.388 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[19]          ; DivisorFrequencia:inst4|inst2 ; 4.319 ; 4.319 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[20]          ; DivisorFrequencia:inst4|inst2 ; 4.311 ; 4.311 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[21]          ; DivisorFrequencia:inst4|inst2 ; 4.283 ; 4.283 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[22]          ; DivisorFrequencia:inst4|inst2 ; 4.417 ; 4.417 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[23]          ; DivisorFrequencia:inst4|inst2 ; 4.620 ; 4.620 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[24]          ; DivisorFrequencia:inst4|inst2 ; 4.371 ; 4.371 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[25]          ; DivisorFrequencia:inst4|inst2 ; 4.160 ; 4.160 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[26]          ; DivisorFrequencia:inst4|inst2 ; 4.347 ; 4.347 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[27]          ; DivisorFrequencia:inst4|inst2 ; 4.350 ; 4.350 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[28]          ; DivisorFrequencia:inst4|inst2 ; 4.401 ; 4.401 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[29]          ; DivisorFrequencia:inst4|inst2 ; 4.350 ; 4.350 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[30]          ; DivisorFrequencia:inst4|inst2 ; 4.187 ; 4.187 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  PC[31]          ; DivisorFrequencia:inst4|inst2 ; 4.397 ; 4.397 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ;       ; 2.960 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ; 2.148 ;       ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; nextPC[*]        ; DivisorFrequencia:inst4|inst2 ; 4.588 ; 4.588 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[2]       ; DivisorFrequencia:inst4|inst2 ; 4.666 ; 4.666 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[3]       ; DivisorFrequencia:inst4|inst2 ; 4.737 ; 4.737 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[4]       ; DivisorFrequencia:inst4|inst2 ; 5.161 ; 5.161 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[5]       ; DivisorFrequencia:inst4|inst2 ; 5.001 ; 5.001 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[6]       ; DivisorFrequencia:inst4|inst2 ; 4.825 ; 4.825 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[7]       ; DivisorFrequencia:inst4|inst2 ; 4.916 ; 4.916 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[8]       ; DivisorFrequencia:inst4|inst2 ; 5.407 ; 5.407 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[9]       ; DivisorFrequencia:inst4|inst2 ; 5.032 ; 5.032 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[10]      ; DivisorFrequencia:inst4|inst2 ; 5.010 ; 5.010 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[11]      ; DivisorFrequencia:inst4|inst2 ; 4.588 ; 4.588 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[12]      ; DivisorFrequencia:inst4|inst2 ; 5.063 ; 5.063 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[13]      ; DivisorFrequencia:inst4|inst2 ; 4.758 ; 4.758 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[14]      ; DivisorFrequencia:inst4|inst2 ; 4.670 ; 4.670 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[15]      ; DivisorFrequencia:inst4|inst2 ; 4.846 ; 4.846 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[16]      ; DivisorFrequencia:inst4|inst2 ; 4.928 ; 4.928 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[17]      ; DivisorFrequencia:inst4|inst2 ; 5.112 ; 5.112 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[18]      ; DivisorFrequencia:inst4|inst2 ; 4.893 ; 4.893 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[19]      ; DivisorFrequencia:inst4|inst2 ; 4.731 ; 4.731 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[20]      ; DivisorFrequencia:inst4|inst2 ; 4.846 ; 4.846 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[21]      ; DivisorFrequencia:inst4|inst2 ; 5.422 ; 5.422 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[22]      ; DivisorFrequencia:inst4|inst2 ; 4.936 ; 4.936 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[23]      ; DivisorFrequencia:inst4|inst2 ; 4.637 ; 4.637 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[24]      ; DivisorFrequencia:inst4|inst2 ; 5.147 ; 5.147 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[25]      ; DivisorFrequencia:inst4|inst2 ; 4.750 ; 4.750 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[26]      ; DivisorFrequencia:inst4|inst2 ; 4.982 ; 4.982 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[27]      ; DivisorFrequencia:inst4|inst2 ; 4.891 ; 4.891 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[28]      ; DivisorFrequencia:inst4|inst2 ; 4.673 ; 4.673 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[29]      ; DivisorFrequencia:inst4|inst2 ; 4.709 ; 4.709 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[30]      ; DivisorFrequencia:inst4|inst2 ; 5.167 ; 5.167 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
;  nextPC[31]      ; DivisorFrequencia:inst4|inst2 ; 4.967 ; 4.967 ; Rise       ; DivisorFrequencia:inst4|inst2 ;
; MemWrite         ; DivisorFrequencia:inst4|inst2 ;       ; 2.786 ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; RegWrite         ; DivisorFrequencia:inst4|inst2 ; 2.960 ;       ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; clkSys           ; DivisorFrequencia:inst4|inst2 ;       ; 2.148 ; Fall       ; DivisorFrequencia:inst4|inst2 ;
; ALUOp[*]         ; clock                         ; 7.258 ; 7.258 ; Fall       ; clock                         ;
;  ALUOp[0]        ; clock                         ; 7.258 ; 7.258 ; Fall       ; clock                         ;
;  ALUOp[1]        ; clock                         ; 7.716 ; 7.716 ; Fall       ; clock                         ;
; ALUSrc           ; clock                         ; 7.042 ; 7.042 ; Fall       ; clock                         ;
; Branch           ; clock                         ; 7.258 ; 7.258 ; Fall       ; clock                         ;
; Instruction[*]   ; clock                         ; 6.069 ; 6.069 ; Fall       ; clock                         ;
;  Instruction[0]  ; clock                         ; 6.673 ; 6.673 ; Fall       ; clock                         ;
;  Instruction[1]  ; clock                         ; 6.354 ; 6.354 ; Fall       ; clock                         ;
;  Instruction[2]  ; clock                         ; 6.581 ; 6.581 ; Fall       ; clock                         ;
;  Instruction[3]  ; clock                         ; 6.437 ; 6.437 ; Fall       ; clock                         ;
;  Instruction[4]  ; clock                         ; 6.516 ; 6.516 ; Fall       ; clock                         ;
;  Instruction[5]  ; clock                         ; 7.423 ; 7.423 ; Fall       ; clock                         ;
;  Instruction[6]  ; clock                         ; 6.750 ; 6.750 ; Fall       ; clock                         ;
;  Instruction[7]  ; clock                         ; 6.249 ; 6.249 ; Fall       ; clock                         ;
;  Instruction[8]  ; clock                         ; 6.593 ; 6.593 ; Fall       ; clock                         ;
;  Instruction[9]  ; clock                         ; 6.655 ; 6.655 ; Fall       ; clock                         ;
;  Instruction[10] ; clock                         ; 6.528 ; 6.528 ; Fall       ; clock                         ;
;  Instruction[11] ; clock                         ; 6.069 ; 6.069 ; Fall       ; clock                         ;
;  Instruction[12] ; clock                         ; 6.447 ; 6.447 ; Fall       ; clock                         ;
;  Instruction[13] ; clock                         ; 6.491 ; 6.491 ; Fall       ; clock                         ;
;  Instruction[14] ; clock                         ; 6.758 ; 6.758 ; Fall       ; clock                         ;
;  Instruction[15] ; clock                         ; 6.462 ; 6.462 ; Fall       ; clock                         ;
;  Instruction[16] ; clock                         ; 6.094 ; 6.094 ; Fall       ; clock                         ;
;  Instruction[17] ; clock                         ; 6.667 ; 6.667 ; Fall       ; clock                         ;
;  Instruction[18] ; clock                         ; 6.300 ; 6.300 ; Fall       ; clock                         ;
;  Instruction[19] ; clock                         ; 6.329 ; 6.329 ; Fall       ; clock                         ;
;  Instruction[20] ; clock                         ; 6.610 ; 6.610 ; Fall       ; clock                         ;
;  Instruction[21] ; clock                         ; 6.456 ; 6.456 ; Fall       ; clock                         ;
;  Instruction[22] ; clock                         ; 6.494 ; 6.494 ; Fall       ; clock                         ;
;  Instruction[23] ; clock                         ; 6.434 ; 6.434 ; Fall       ; clock                         ;
;  Instruction[24] ; clock                         ; 6.343 ; 6.343 ; Fall       ; clock                         ;
;  Instruction[25] ; clock                         ; 6.242 ; 6.242 ; Fall       ; clock                         ;
;  Instruction[26] ; clock                         ; 6.427 ; 6.427 ; Fall       ; clock                         ;
;  Instruction[27] ; clock                         ; 6.258 ; 6.258 ; Fall       ; clock                         ;
;  Instruction[28] ; clock                         ; 6.332 ; 6.332 ; Fall       ; clock                         ;
;  Instruction[29] ; clock                         ; 6.170 ; 6.170 ; Fall       ; clock                         ;
;  Instruction[30] ; clock                         ; 6.900 ; 6.900 ; Fall       ; clock                         ;
;  Instruction[31] ; clock                         ; 6.130 ; 6.130 ; Fall       ; clock                         ;
; MemToReg         ; clock                         ; 6.960 ; 6.960 ; Fall       ; clock                         ;
; MemWrite         ; clock                         ; 6.809 ; 6.809 ; Fall       ; clock                         ;
; Operation[*]     ; clock                         ; 6.643 ; 6.643 ; Fall       ; clock                         ;
;  Operation[0]    ; clock                         ; 6.643 ; 6.643 ; Fall       ; clock                         ;
;  Operation[1]    ; clock                         ; 6.960 ; 6.960 ; Fall       ; clock                         ;
;  Operation[2]    ; clock                         ; 6.731 ; 6.731 ; Fall       ; clock                         ;
; RegDst           ; clock                         ; 7.716 ; 7.716 ; Fall       ; clock                         ;
; RegWrite         ; clock                         ; 7.031 ; 7.031 ; Fall       ; clock                         ;
; function[*]      ; clock                         ; 6.244 ; 6.244 ; Fall       ; clock                         ;
;  function[0]     ; clock                         ; 6.683 ; 6.683 ; Fall       ; clock                         ;
;  function[1]     ; clock                         ; 6.244 ; 6.244 ; Fall       ; clock                         ;
;  function[2]     ; clock                         ; 6.427 ; 6.427 ; Fall       ; clock                         ;
;  function[3]     ; clock                         ; 6.407 ; 6.407 ; Fall       ; clock                         ;
;  function[4]     ; clock                         ; 6.497 ; 6.497 ; Fall       ; clock                         ;
;  function[5]     ; clock                         ; 7.413 ; 7.413 ; Fall       ; clock                         ;
; imed16[*]        ; clock                         ; 6.001 ; 6.001 ; Fall       ; clock                         ;
;  imed16[0]       ; clock                         ; 6.683 ; 6.683 ; Fall       ; clock                         ;
;  imed16[1]       ; clock                         ; 6.244 ; 6.244 ; Fall       ; clock                         ;
;  imed16[2]       ; clock                         ; 6.551 ; 6.551 ; Fall       ; clock                         ;
;  imed16[3]       ; clock                         ; 6.437 ; 6.437 ; Fall       ; clock                         ;
;  imed16[4]       ; clock                         ; 6.497 ; 6.497 ; Fall       ; clock                         ;
;  imed16[5]       ; clock                         ; 7.383 ; 7.383 ; Fall       ; clock                         ;
;  imed16[6]       ; clock                         ; 6.504 ; 6.504 ; Fall       ; clock                         ;
;  imed16[7]       ; clock                         ; 6.001 ; 6.001 ; Fall       ; clock                         ;
;  imed16[8]       ; clock                         ; 6.449 ; 6.449 ; Fall       ; clock                         ;
;  imed16[9]       ; clock                         ; 6.625 ; 6.625 ; Fall       ; clock                         ;
;  imed16[10]      ; clock                         ; 6.518 ; 6.518 ; Fall       ; clock                         ;
;  imed16[11]      ; clock                         ; 6.039 ; 6.039 ; Fall       ; clock                         ;
;  imed16[12]      ; clock                         ; 6.437 ; 6.437 ; Fall       ; clock                         ;
;  imed16[13]      ; clock                         ; 6.290 ; 6.290 ; Fall       ; clock                         ;
;  imed16[14]      ; clock                         ; 6.758 ; 6.758 ; Fall       ; clock                         ;
;  imed16[15]      ; clock                         ; 6.442 ; 6.442 ; Fall       ; clock                         ;
; nextPC[*]        ; clock                         ; 6.694 ; 6.694 ; Fall       ; clock                         ;
;  nextPC[2]       ; clock                         ; 7.270 ; 7.270 ; Fall       ; clock                         ;
;  nextPC[3]       ; clock                         ; 7.514 ; 7.514 ; Fall       ; clock                         ;
;  nextPC[4]       ; clock                         ; 7.887 ; 7.887 ; Fall       ; clock                         ;
;  nextPC[5]       ; clock                         ; 7.078 ; 7.078 ; Fall       ; clock                         ;
;  nextPC[6]       ; clock                         ; 7.872 ; 7.872 ; Fall       ; clock                         ;
;  nextPC[7]       ; clock                         ; 7.066 ; 7.066 ; Fall       ; clock                         ;
;  nextPC[8]       ; clock                         ; 7.171 ; 7.171 ; Fall       ; clock                         ;
;  nextPC[9]       ; clock                         ; 6.976 ; 6.976 ; Fall       ; clock                         ;
;  nextPC[10]      ; clock                         ; 7.063 ; 7.063 ; Fall       ; clock                         ;
;  nextPC[11]      ; clock                         ; 7.017 ; 7.017 ; Fall       ; clock                         ;
;  nextPC[12]      ; clock                         ; 7.179 ; 7.179 ; Fall       ; clock                         ;
;  nextPC[13]      ; clock                         ; 6.996 ; 6.996 ; Fall       ; clock                         ;
;  nextPC[14]      ; clock                         ; 6.694 ; 6.694 ; Fall       ; clock                         ;
;  nextPC[15]      ; clock                         ; 7.023 ; 7.023 ; Fall       ; clock                         ;
;  nextPC[16]      ; clock                         ; 7.253 ; 7.253 ; Fall       ; clock                         ;
;  nextPC[17]      ; clock                         ; 7.078 ; 7.078 ; Fall       ; clock                         ;
;  nextPC[18]      ; clock                         ; 7.122 ; 7.122 ; Fall       ; clock                         ;
;  nextPC[19]      ; clock                         ; 6.902 ; 6.902 ; Fall       ; clock                         ;
;  nextPC[20]      ; clock                         ; 7.043 ; 7.043 ; Fall       ; clock                         ;
;  nextPC[21]      ; clock                         ; 7.687 ; 7.687 ; Fall       ; clock                         ;
;  nextPC[22]      ; clock                         ; 7.025 ; 7.025 ; Fall       ; clock                         ;
;  nextPC[23]      ; clock                         ; 7.087 ; 7.087 ; Fall       ; clock                         ;
;  nextPC[24]      ; clock                         ; 7.567 ; 7.567 ; Fall       ; clock                         ;
;  nextPC[25]      ; clock                         ; 7.228 ; 7.228 ; Fall       ; clock                         ;
;  nextPC[26]      ; clock                         ; 7.384 ; 7.384 ; Fall       ; clock                         ;
;  nextPC[27]      ; clock                         ; 7.456 ; 7.456 ; Fall       ; clock                         ;
;  nextPC[28]      ; clock                         ; 7.245 ; 7.245 ; Fall       ; clock                         ;
;  nextPC[29]      ; clock                         ; 7.096 ; 7.096 ; Fall       ; clock                         ;
;  nextPC[30]      ; clock                         ; 7.579 ; 7.579 ; Fall       ; clock                         ;
;  nextPC[31]      ; clock                         ; 7.390 ; 7.390 ; Fall       ; clock                         ;
; op[*]            ; clock                         ; 6.130 ; 6.130 ; Fall       ; clock                         ;
;  op[26]          ; clock                         ; 6.427 ; 6.427 ; Fall       ; clock                         ;
;  op[27]          ; clock                         ; 6.278 ; 6.278 ; Fall       ; clock                         ;
;  op[28]          ; clock                         ; 6.332 ; 6.332 ; Fall       ; clock                         ;
;  op[29]          ; clock                         ; 6.150 ; 6.150 ; Fall       ; clock                         ;
;  op[30]          ; clock                         ; 6.910 ; 6.910 ; Fall       ; clock                         ;
;  op[31]          ; clock                         ; 6.130 ; 6.130 ; Fall       ; clock                         ;
; rd[*]            ; clock                         ; 6.069 ; 6.069 ; Fall       ; clock                         ;
;  rd[11]          ; clock                         ; 6.069 ; 6.069 ; Fall       ; clock                         ;
;  rd[12]          ; clock                         ; 6.447 ; 6.447 ; Fall       ; clock                         ;
;  rd[13]          ; clock                         ; 6.501 ; 6.501 ; Fall       ; clock                         ;
;  rd[14]          ; clock                         ; 6.910 ; 6.910 ; Fall       ; clock                         ;
;  rd[15]          ; clock                         ; 6.452 ; 6.452 ; Fall       ; clock                         ;
; rs[*]            ; clock                         ; 6.252 ; 6.252 ; Fall       ; clock                         ;
;  rs[21]          ; clock                         ; 6.456 ; 6.456 ; Fall       ; clock                         ;
;  rs[22]          ; clock                         ; 6.484 ; 6.484 ; Fall       ; clock                         ;
;  rs[23]          ; clock                         ; 6.424 ; 6.424 ; Fall       ; clock                         ;
;  rs[24]          ; clock                         ; 6.323 ; 6.323 ; Fall       ; clock                         ;
;  rs[25]          ; clock                         ; 6.252 ; 6.252 ; Fall       ; clock                         ;
; rt[*]            ; clock                         ; 6.094 ; 6.094 ; Fall       ; clock                         ;
;  rt[16]          ; clock                         ; 6.094 ; 6.094 ; Fall       ; clock                         ;
;  rt[17]          ; clock                         ; 6.400 ; 6.400 ; Fall       ; clock                         ;
;  rt[18]          ; clock                         ; 6.477 ; 6.477 ; Fall       ; clock                         ;
;  rt[19]          ; clock                         ; 6.329 ; 6.329 ; Fall       ; clock                         ;
;  rt[20]          ; clock                         ; 6.620 ; 6.620 ; Fall       ; clock                         ;
; shamt[*]         ; clock                         ; 6.001 ; 6.001 ; Fall       ; clock                         ;
;  shamt[6]        ; clock                         ; 6.494 ; 6.494 ; Fall       ; clock                         ;
;  shamt[7]        ; clock                         ; 6.001 ; 6.001 ; Fall       ; clock                         ;
;  shamt[8]        ; clock                         ; 6.593 ; 6.593 ; Fall       ; clock                         ;
;  shamt[9]        ; clock                         ; 6.625 ; 6.625 ; Fall       ; clock                         ;
;  shamt[10]       ; clock                         ; 6.518 ; 6.518 ; Fall       ; clock                         ;
+------------------+-------------------------------+-------+-------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                           ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; clock                         ; clock                         ; 0        ; 0        ; 0        ; 110188   ;
; DivisorFrequencia:inst4|inst2 ; clock                         ; 0        ; 0        ; 9079     ; 3        ;
; clock                         ; DivisorFrequencia:inst4|inst2 ; 0        ; 28578000 ; 0        ; 0        ;
; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 2315634  ; 992      ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                            ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; clock                         ; clock                         ; 0        ; 0        ; 0        ; 110188   ;
; DivisorFrequencia:inst4|inst2 ; clock                         ; 0        ; 0        ; 9079     ; 3        ;
; clock                         ; DivisorFrequencia:inst4|inst2 ; 0        ; 28578000 ; 0        ; 0        ;
; DivisorFrequencia:inst4|inst2 ; DivisorFrequencia:inst4|inst2 ; 2315634  ; 992      ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 0     ; 0     ;
; Unconstrained Input Ports       ; 1     ; 1     ;
; Unconstrained Input Port Paths  ; 1022  ; 1022  ;
; Unconstrained Output Ports      ; 152   ; 152   ;
; Unconstrained Output Port Paths ; 31490 ; 31490 ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Apr 14 12:36:11 2016
Info: Command: quartus_sta MIPS -c MIPS
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name DivisorFrequencia:inst4|inst2 DivisorFrequencia:inst4|inst2
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -26.379
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -26.379    -19986.421 DivisorFrequencia:inst4|inst2 
    Info (332119):   -14.011      -583.657 clock 
Info (332146): Worst-case hold slack is -2.530
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.530        -3.943 clock 
    Info (332119):     0.233         0.000 DivisorFrequencia:inst4|inst2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -377.758 clock 
    Info (332119):    -0.500     -1022.000 DivisorFrequencia:inst4|inst2 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -11.738
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -11.738     -9069.826 DivisorFrequencia:inst4|inst2 
    Info (332119):    -6.140      -276.754 clock 
Info (332146): Worst-case hold slack is -1.558
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.558        -3.128 clock 
    Info (332119):    -0.294        -1.208 DivisorFrequencia:inst4|inst2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -377.758 clock 
    Info (332119):    -0.500     -1022.000 DivisorFrequencia:inst4|inst2 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 353 megabytes
    Info: Processing ended: Thu Apr 14 12:36:15 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


