--------------- Build Started: 04/02/2020 14:27:20 Project: UART_Full_Duplex, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\bryan.lee\AppData\Local\Cypress Semiconductor\PSoC Creator\4.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\bryan.lee\Documents\GitHub\hello-world\Cypress\UART\CE210741\UART_Full_Duplex.cydsn\UART_Full_Duplex.cyprj -d CY8C5868AXI-LP035 -s C:\Users\bryan.lee\Documents\GitHub\hello-world\Cypress\UART\CE210741\UART_Full_Duplex.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 04/02/2020 14:27:31 ---------------
