
*** Running vivado
    with args -log Omega_network.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Omega_network.tcl


ECHO disattivato.
ECHO disattivato.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Omega_network.tcl -notrace
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 463.652 ; gain = 198.305
Command: synth_design -top Omega_network -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13772
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 899.340 ; gain = 411.820
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Omega_network' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Switch_multistadio/Switch_multistadio.srcs/sources_1/new/Omega_network.vhd:45]
INFO: [Synth 8-3491] module 'Unita_operativa' declared at 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Switch_multistadio/Switch_multistadio.srcs/sources_1/new/Unita_operativa.vhd:25' bound to instance 'ou' of component 'Unita_operativa' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Switch_multistadio/Switch_multistadio.srcs/sources_1/new/Omega_network.vhd:67]
INFO: [Synth 8-638] synthesizing module 'Unita_operativa' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Switch_multistadio/Switch_multistadio.srcs/sources_1/new/Unita_operativa.vhd:33]
INFO: [Synth 8-3491] module 'Switch' declared at 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Switch_multistadio/Switch_multistadio.srcs/sources_1/new/Switch.vhd:34' bound to instance 's0' of component 'Switch' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Switch_multistadio/Switch_multistadio.srcs/sources_1/new/Unita_operativa.vhd:46]
INFO: [Synth 8-638] synthesizing module 'Switch' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Switch_multistadio/Switch_multistadio.srcs/sources_1/new/Switch.vhd:45]
INFO: [Synth 8-3491] module 'mux_2_1' declared at 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/mux_2_1.vhd:7' bound to instance 'mux' of component 'mux_2_1' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Switch_multistadio/Switch_multistadio.srcs/sources_1/new/Switch.vhd:63]
INFO: [Synth 8-638] synthesizing module 'mux_2_1' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/mux_2_1.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'mux_2_1' (0#1) [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/mux_2_1.vhd:16]
INFO: [Synth 8-3491] module 'demux_1_2' declared at 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/demux_1_2.vhd:4' bound to instance 'demux' of component 'demux_1_2' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Switch_multistadio/Switch_multistadio.srcs/sources_1/new/Switch.vhd:70]
INFO: [Synth 8-638] synthesizing module 'demux_1_2' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/demux_1_2.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'demux_1_2' (0#1) [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/demux_1_2.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Switch' (0#1) [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Switch_multistadio/Switch_multistadio.srcs/sources_1/new/Switch.vhd:45]
INFO: [Synth 8-3491] module 'Switch' declared at 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Switch_multistadio/Switch_multistadio.srcs/sources_1/new/Switch.vhd:34' bound to instance 's1' of component 'Switch' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Switch_multistadio/Switch_multistadio.srcs/sources_1/new/Unita_operativa.vhd:55]
INFO: [Synth 8-3491] module 'Switch' declared at 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Switch_multistadio/Switch_multistadio.srcs/sources_1/new/Switch.vhd:34' bound to instance 's2' of component 'Switch' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Switch_multistadio/Switch_multistadio.srcs/sources_1/new/Unita_operativa.vhd:64]
INFO: [Synth 8-3491] module 'Switch' declared at 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Switch_multistadio/Switch_multistadio.srcs/sources_1/new/Switch.vhd:34' bound to instance 's3' of component 'Switch' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Switch_multistadio/Switch_multistadio.srcs/sources_1/new/Unita_operativa.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'Unita_operativa' (0#1) [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Switch_multistadio/Switch_multistadio.srcs/sources_1/new/Unita_operativa.vhd:33]
INFO: [Synth 8-3491] module 'Unita_di_controllo' declared at 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Switch_multistadio/Switch_multistadio.srcs/sources_1/new/Unita_di_controllo.vhd:23' bound to instance 'cu' of component 'Unita_di_controllo' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Switch_multistadio/Switch_multistadio.srcs/sources_1/new/Omega_network.vhd:81]
INFO: [Synth 8-638] synthesizing module 'Unita_di_controllo' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Switch_multistadio/Switch_multistadio.srcs/sources_1/new/Unita_di_controllo.vhd:32]
INFO: [Synth 8-3491] module 'Gestore_priorita' declared at 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Switch_multistadio/Switch_multistadio.srcs/sources_1/new/Gestione_priorita.vhd:25' bound to instance 'gestore' of component 'gestore_priorita' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Switch_multistadio/Switch_multistadio.srcs/sources_1/new/Unita_di_controllo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Gestore_priorita' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Switch_multistadio/Switch_multistadio.srcs/sources_1/new/Gestione_priorita.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Gestore_priorita' (0#1) [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Switch_multistadio/Switch_multistadio.srcs/sources_1/new/Gestione_priorita.vhd:32]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/mux_4_1.vhd:4' bound to instance 'mux' of component 'mux_4_1' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Switch_multistadio/Switch_multistadio.srcs/sources_1/new/Unita_di_controllo.vhd:69]
INFO: [Synth 8-638] synthesizing module 'mux_4_1' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/mux_4_1.vhd:16]
INFO: [Synth 8-3491] module 'mux_2_1' declared at 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/mux_2_1.vhd:7' bound to instance 'mux0' of component 'mux_2_1' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/mux_4_1.vhd:30]
INFO: [Synth 8-3491] module 'mux_2_1' declared at 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/mux_2_1.vhd:7' bound to instance 'mux1' of component 'mux_2_1' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/mux_4_1.vhd:38]
INFO: [Synth 8-3491] module 'mux_2_1' declared at 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/mux_2_1.vhd:7' bound to instance 'mux2' of component 'mux_2_1' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/mux_4_1.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux_4_1' (0#1) [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/mux_4_1.vhd:16]
INFO: [Synth 8-3491] module 'demux_1_4' declared at 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/demux_1_4.vhd:4' bound to instance 'demux' of component 'demux_1_4' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Switch_multistadio/Switch_multistadio.srcs/sources_1/new/Unita_di_controllo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'demux_1_4' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/demux_1_4.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'demux_1_4' (0#1) [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/demux_1_4.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Unita_di_controllo' (0#1) [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Switch_multistadio/Switch_multistadio.srcs/sources_1/new/Unita_di_controllo.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Omega_network' (0#1) [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Switch_multistadio/Switch_multistadio.srcs/sources_1/new/Omega_network.vhd:45]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 990.125 ; gain = 502.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 990.125 ; gain = 502.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 990.125 ; gain = 502.605
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 990.125 ; gain = 502.605
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    2 Bit        Muxes := 21    
	   4 Input    2 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1206.199 ; gain = 718.680
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1206.199 ; gain = 718.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1206.199 ; gain = 718.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1206.199 ; gain = 718.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1206.199 ; gain = 718.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1206.199 ; gain = 718.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1206.199 ; gain = 718.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1206.199 ; gain = 718.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1206.199 ; gain = 718.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     2|
|2     |LUT6 |    14|
|3     |IBUF |    28|
|4     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    52|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1206.199 ; gain = 718.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1206.199 ; gain = 718.680
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1206.199 ; gain = 718.680
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1216.020 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1309.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 53076976
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1309.438 ; gain = 845.785
INFO: [Common 17-1381] The checkpoint 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Switch_multistadio/Switch_multistadio.runs/synth_1/Omega_network.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Omega_network_utilization_synth.rpt -pb Omega_network_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 28 21:13:49 2025...
