INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_1/project_1.sim/sim_1/synth/timing/xsim/tb_shiftReg_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftReg
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_1/project_1.srcs/sim_1/new/tb_shiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shiftReg
