// Seed: 4018096098
module module_0 (
    input tri1 id_0,
    input tri0 id_1
);
  wire id_3;
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    input tri1 id_2,
    output wire id_3,
    output wire id_4,
    output tri0 id_5,
    input uwire id_6,
    input wire id_7,
    output wor id_8,
    input supply0 id_9,
    input supply0 id_10,
    input supply0 id_11,
    input wor id_12
);
  wire id_14;
  wire id_15;
  assign id_3 = id_12;
  tri1 id_16 = 1;
  assign id_5 = id_16;
  wire id_17;
  module_0(
      id_6, id_11
  );
endmodule
