// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vcva5_sim.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "Vcva5_sim___024root.h"

VL_ATTR_COLD void Vcva5_sim___024root___eval_static__TOP(Vcva5_sim___024root* vlSelf);

VL_ATTR_COLD void Vcva5_sim___024root___eval_static(Vcva5_sim___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vcva5_sim__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcva5_sim___024root___eval_static\n"); );
    // Body
    Vcva5_sim___024root___eval_static__TOP(vlSelf);
    vlSelf->__Vm_traceActivity[3U] = 1U;
    vlSelf->__Vm_traceActivity[2U] = 1U;
    vlSelf->__Vm_traceActivity[1U] = 1U;
    vlSelf->__Vm_traceActivity[0U] = 1U;
}

VL_ATTR_COLD void Vcva5_sim___024root___eval_static__TOP(Vcva5_sim___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vcva5_sim__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcva5_sim___024root___eval_static__TOP\n"); );
    // Body
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__interruput_code_table[7U] = 0U;
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__interruput_code_table[6U] = 0U;
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__interruput_code_table[5U] = 0xbU;
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__interruput_code_table[4U] = 7U;
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__interruput_code_table[3U] = 3U;
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__interruput_code_table[2U] = 9U;
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__interruput_code_table[1U] = 5U;
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__interruput_code_table[0U] = 1U;
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__dividend_clz_block__DOT__clz_low_table[0U] = 3U;
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__dividend_clz_block__DOT__clz_low_table[1U] = 2U;
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__dividend_clz_block__DOT__clz_low_table[2U] = 1U;
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__dividend_clz_block__DOT__clz_low_table[3U] = 1U;
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__dividend_clz_block__DOT__clz_low_table[4U] = 0U;
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__dividend_clz_block__DOT__clz_low_table[5U] = 0U;
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__dividend_clz_block__DOT__clz_low_table[6U] = 0U;
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__dividend_clz_block__DOT__clz_low_table[7U] = 0U;
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divisor_clz_block__DOT__clz_low_table[0U] = 3U;
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divisor_clz_block__DOT__clz_low_table[1U] = 2U;
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divisor_clz_block__DOT__clz_low_table[2U] = 1U;
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divisor_clz_block__DOT__clz_low_table[3U] = 1U;
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divisor_clz_block__DOT__clz_low_table[4U] = 0U;
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divisor_clz_block__DOT__clz_low_table[5U] = 0U;
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divisor_clz_block__DOT__clz_low_table[6U] = 0U;
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divisor_clz_block__DOT__clz_low_table[7U] = 0U;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__count = 0U;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__r_count_d = 0U;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__w_count_d = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__state_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__id_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__addr_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__data_reg = 0ULL;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__strb_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__wuser_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__burst_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__burst_size_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__master_burst_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__master_burst_size_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__burst_active_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__first_transfer_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_awready_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_wready_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_bid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_bresp_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_buser_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_bvalid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awaddr_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awlen_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awsize_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awburst_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awlock_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awcache_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awprot_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awqos_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awregion_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awuser_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awvalid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_bready_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wready_int_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wdata_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wstrb_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wlast_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wuser_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wvalid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__temp_m_axi_wdata_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__temp_m_axi_wstrb_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__temp_m_axi_wlast_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__temp_m_axi_wuser_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__temp_m_axi_wvalid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__state_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__id_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__addr_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__data_reg = 0ULL;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__resp_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__ruser_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__burst_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__burst_size_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__master_burst_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__master_burst_size_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_arready_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_araddr_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arlen_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arsize_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arburst_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arlock_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arcache_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arprot_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arqos_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arregion_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_aruser_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arvalid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_rready_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rready_int_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rdata_reg = 0ULL;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rresp_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rlast_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_ruser_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rvalid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__temp_s_axi_rid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__temp_s_axi_rdata_reg = 0ULL;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__temp_s_axi_rresp_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__temp_s_axi_rlast_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__temp_s_axi_ruser_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__temp_s_axi_rvalid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__w_select_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__w_drop_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__w_select_valid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_bid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_bvalid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__w_select_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__w_drop_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__w_select_valid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_bid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_bvalid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_count_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__w_select_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__w_select_valid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__w_select_new_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__s_axi_aready_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_aregion_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_select_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_avalid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_decerr_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_wc_valid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_rc_valid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_count_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_valid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_encoded_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__mask_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk3__DOT__m_axi_bready_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bresp_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_buser_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bvalid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__s_axi_aready_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_aregion_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_select_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_avalid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_decerr_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_wc_valid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_rc_valid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_count_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_valid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_encoded_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__mask_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__m_axi_bready_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bresp_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_buser_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bvalid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_valid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__mask_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__s_axi_awready_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awaddr_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awlen_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awsize_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awburst_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awlock_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awcache_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awprot_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awqos_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awregion_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awuser_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awvalid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_wready_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_wdata_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_wstrb_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_wlast_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_wuser_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_wvalid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_m_axi_wdata_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_m_axi_wstrb_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_m_axi_wlast_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_m_axi_wuser_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_m_axi_wvalid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_rid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_rlast_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_rvalid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_len_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_rid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_rlast_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_rvalid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_len_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_count_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__s_axi_aready_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_aregion_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_select_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_avalid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_decerr_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_wc_valid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_rc_valid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_count_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_valid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_encoded_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__mask_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_rready_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rdata_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rresp_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rlast_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_ruser_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rvalid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rdata_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rresp_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rlast_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_ruser_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rvalid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__s_axi_aready_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_aregion_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_select_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_avalid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_decerr_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_wc_valid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_rc_valid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_count_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_valid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_encoded_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__mask_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_rready_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rdata_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rresp_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rlast_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_ruser_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rvalid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rdata_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rresp_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rlast_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_ruser_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rvalid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_valid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__mask_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__s_axi_arready_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arid_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_araddr_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arlen_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arsize_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arburst_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arlock_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arcache_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arprot_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arqos_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arregion_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_aruser_reg = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arvalid_reg = 0U;
}

VL_ATTR_COLD void Vcva5_sim___024root___eval_initial__TOP(Vcva5_sim___024root* vlSelf);

VL_ATTR_COLD void Vcva5_sim___024root___eval_initial(Vcva5_sim___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vcva5_sim__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcva5_sim___024root___eval_initial\n"); );
    // Body
    Vcva5_sim___024root___eval_initial__TOP(vlSelf);
    vlSelf->__Vm_traceActivity[3U] = 1U;
    vlSelf->__Vm_traceActivity[2U] = 1U;
    vlSelf->__Vm_traceActivity[1U] = 1U;
    vlSelf->__Vm_traceActivity[0U] = 1U;
    vlSelf->__Vtrigrprev__TOP__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start;
    vlSelf->__Vtrigrprev__TOP__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start;
    vlSelf->__Vtrigrprev__TOP__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start;
    vlSelf->__Vtrigrprev__TOP__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start;
    vlSelf->__Vtrigrprev__TOP__clk = vlSelf->clk;
}

VL_ATTR_COLD void Vcva5_sim___024root___eval_final(Vcva5_sim___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vcva5_sim__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcva5_sim___024root___eval_final\n"); );
}

VL_ATTR_COLD void Vcva5_sim___024root___eval_triggers__stl(Vcva5_sim___024root* vlSelf);
#ifdef VL_DEBUG
VL_ATTR_COLD void Vcva5_sim___024root___dump_triggers__stl(Vcva5_sim___024root* vlSelf);
#endif  // VL_DEBUG
VL_ATTR_COLD void Vcva5_sim___024root___eval_stl(Vcva5_sim___024root* vlSelf);

VL_ATTR_COLD void Vcva5_sim___024root___eval_settle(Vcva5_sim___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vcva5_sim__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcva5_sim___024root___eval_settle\n"); );
    // Init
    CData/*0:0*/ __VstlContinue;
    // Body
    vlSelf->__VstlIterCount = 0U;
    __VstlContinue = 1U;
    while (__VstlContinue) {
        __VstlContinue = 0U;
        Vcva5_sim___024root___eval_triggers__stl(vlSelf);
        if (vlSelf->__VstlTriggered.any()) {
            __VstlContinue = 1U;
            if (VL_UNLIKELY((0x64U < vlSelf->__VstlIterCount))) {
#ifdef VL_DEBUG
                Vcva5_sim___024root___dump_triggers__stl(vlSelf);
#endif
                VL_FATAL_MT("/mnt/c/D/cva5pr/cva5/examples/nexys/nexys_sim.sv", 23, "", "Settle region did not converge.");
            }
            vlSelf->__VstlIterCount = ((IData)(1U) 
                                       + vlSelf->__VstlIterCount);
            Vcva5_sim___024root___eval_stl(vlSelf);
        }
    }
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vcva5_sim___024root___dump_triggers__stl(Vcva5_sim___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vcva5_sim__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcva5_sim___024root___dump_triggers__stl\n"); );
    // Body
    if ((1U & (~ (IData)(vlSelf->__VstlTriggered.any())))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if (vlSelf->__VstlTriggered.at(0U)) {
        VL_DBG_MSGF("         'stl' region trigger index 0 is active: Internal 'stl' trigger - first iteration\n");
    }
    if (vlSelf->__VstlTriggered.at(1U)) {
        VL_DBG_MSGF("         'stl' region trigger index 1 is active: @([hybrid] cva5_sim.x_axi_crossbar.axi_crossbar_wr_inst.s_ifaces[0].addr_inst.thread_trans_start)\n");
    }
    if (vlSelf->__VstlTriggered.at(2U)) {
        VL_DBG_MSGF("         'stl' region trigger index 2 is active: @([hybrid] cva5_sim.x_axi_crossbar.axi_crossbar_wr_inst.s_ifaces[1].addr_inst.thread_trans_start)\n");
    }
    if (vlSelf->__VstlTriggered.at(3U)) {
        VL_DBG_MSGF("         'stl' region trigger index 3 is active: @([hybrid] cva5_sim.x_axi_crossbar.axi_crossbar_rd_inst.s_ifaces[0].addr_inst.thread_trans_start)\n");
    }
    if (vlSelf->__VstlTriggered.at(4U)) {
        VL_DBG_MSGF("         'stl' region trigger index 4 is active: @([hybrid] cva5_sim.x_axi_crossbar.axi_crossbar_rd_inst.s_ifaces[1].addr_inst.thread_trans_start)\n");
    }
}
#endif  // VL_DEBUG

VL_ATTR_COLD void Vcva5_sim___024root___stl_sequent__TOP__0(Vcva5_sim___024root* vlSelf);
VL_ATTR_COLD void Vcva5_sim___024root___stl_sequent__TOP__1(Vcva5_sim___024root* vlSelf);
void Vcva5_sim___024root___ico_comb__TOP__2(Vcva5_sim___024root* vlSelf);
void Vcva5_sim___024root___ico_comb__TOP__3(Vcva5_sim___024root* vlSelf);
void Vcva5_sim___024root___ico_comb__TOP__0(Vcva5_sim___024root* vlSelf);
void Vcva5_sim___024root___ico_comb__TOP__1(Vcva5_sim___024root* vlSelf);

VL_ATTR_COLD void Vcva5_sim___024root___eval_stl(Vcva5_sim___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vcva5_sim__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcva5_sim___024root___eval_stl\n"); );
    // Body
    if (vlSelf->__VstlTriggered.at(0U)) {
        Vcva5_sim___024root___stl_sequent__TOP__0(vlSelf);
        vlSelf->__Vm_traceActivity[3U] = 1U;
        vlSelf->__Vm_traceActivity[2U] = 1U;
        vlSelf->__Vm_traceActivity[1U] = 1U;
        vlSelf->__Vm_traceActivity[0U] = 1U;
        Vcva5_sim___024root___stl_sequent__TOP__1(vlSelf);
    }
    if ((vlSelf->__VstlTriggered.at(0U) | vlSelf->__VstlTriggered.at(3U))) {
        Vcva5_sim___024root___ico_comb__TOP__2(vlSelf);
    }
    if ((vlSelf->__VstlTriggered.at(0U) | vlSelf->__VstlTriggered.at(4U))) {
        Vcva5_sim___024root___ico_comb__TOP__3(vlSelf);
    }
    if ((vlSelf->__VstlTriggered.at(0U) | vlSelf->__VstlTriggered.at(1U))) {
        Vcva5_sim___024root___ico_comb__TOP__0(vlSelf);
    }
    if ((vlSelf->__VstlTriggered.at(0U) | vlSelf->__VstlTriggered.at(2U))) {
        Vcva5_sim___024root___ico_comb__TOP__1(vlSelf);
    }
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vcva5_sim___024root___dump_triggers__ico(Vcva5_sim___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vcva5_sim__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcva5_sim___024root___dump_triggers__ico\n"); );
    // Body
    if ((1U & (~ (IData)(vlSelf->__VicoTriggered.any())))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if (vlSelf->__VicoTriggered.at(0U)) {
        VL_DBG_MSGF("         'ico' region trigger index 0 is active: Internal 'ico' trigger - first iteration\n");
    }
    if (vlSelf->__VicoTriggered.at(1U)) {
        VL_DBG_MSGF("         'ico' region trigger index 1 is active: @([hybrid] cva5_sim.x_axi_crossbar.axi_crossbar_wr_inst.s_ifaces[0].addr_inst.thread_trans_start)\n");
    }
    if (vlSelf->__VicoTriggered.at(2U)) {
        VL_DBG_MSGF("         'ico' region trigger index 2 is active: @([hybrid] cva5_sim.x_axi_crossbar.axi_crossbar_wr_inst.s_ifaces[1].addr_inst.thread_trans_start)\n");
    }
    if (vlSelf->__VicoTriggered.at(3U)) {
        VL_DBG_MSGF("         'ico' region trigger index 3 is active: @([hybrid] cva5_sim.x_axi_crossbar.axi_crossbar_rd_inst.s_ifaces[0].addr_inst.thread_trans_start)\n");
    }
    if (vlSelf->__VicoTriggered.at(4U)) {
        VL_DBG_MSGF("         'ico' region trigger index 4 is active: @([hybrid] cva5_sim.x_axi_crossbar.axi_crossbar_rd_inst.s_ifaces[1].addr_inst.thread_trans_start)\n");
    }
}
#endif  // VL_DEBUG

#ifdef VL_DEBUG
VL_ATTR_COLD void Vcva5_sim___024root___dump_triggers__act(Vcva5_sim___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vcva5_sim__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcva5_sim___024root___dump_triggers__act\n"); );
    // Body
    if ((1U & (~ (IData)(vlSelf->__VactTriggered.any())))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if (vlSelf->__VactTriggered.at(0U)) {
        VL_DBG_MSGF("         'act' region trigger index 0 is active: @([hybrid] cva5_sim.x_axi_crossbar.axi_crossbar_wr_inst.s_ifaces[0].addr_inst.thread_trans_start)\n");
    }
    if (vlSelf->__VactTriggered.at(1U)) {
        VL_DBG_MSGF("         'act' region trigger index 1 is active: @([hybrid] cva5_sim.x_axi_crossbar.axi_crossbar_wr_inst.s_ifaces[1].addr_inst.thread_trans_start)\n");
    }
    if (vlSelf->__VactTriggered.at(2U)) {
        VL_DBG_MSGF("         'act' region trigger index 2 is active: @([hybrid] cva5_sim.x_axi_crossbar.axi_crossbar_rd_inst.s_ifaces[0].addr_inst.thread_trans_start)\n");
    }
    if (vlSelf->__VactTriggered.at(3U)) {
        VL_DBG_MSGF("         'act' region trigger index 3 is active: @([hybrid] cva5_sim.x_axi_crossbar.axi_crossbar_rd_inst.s_ifaces[1].addr_inst.thread_trans_start)\n");
    }
    if (vlSelf->__VactTriggered.at(4U)) {
        VL_DBG_MSGF("         'act' region trigger index 4 is active: @(posedge clk)\n");
    }
}
#endif  // VL_DEBUG

#ifdef VL_DEBUG
VL_ATTR_COLD void Vcva5_sim___024root___dump_triggers__nba(Vcva5_sim___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vcva5_sim__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcva5_sim___024root___dump_triggers__nba\n"); );
    // Body
    if ((1U & (~ (IData)(vlSelf->__VnbaTriggered.any())))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if (vlSelf->__VnbaTriggered.at(0U)) {
        VL_DBG_MSGF("         'nba' region trigger index 0 is active: @([hybrid] cva5_sim.x_axi_crossbar.axi_crossbar_wr_inst.s_ifaces[0].addr_inst.thread_trans_start)\n");
    }
    if (vlSelf->__VnbaTriggered.at(1U)) {
        VL_DBG_MSGF("         'nba' region trigger index 1 is active: @([hybrid] cva5_sim.x_axi_crossbar.axi_crossbar_wr_inst.s_ifaces[1].addr_inst.thread_trans_start)\n");
    }
    if (vlSelf->__VnbaTriggered.at(2U)) {
        VL_DBG_MSGF("         'nba' region trigger index 2 is active: @([hybrid] cva5_sim.x_axi_crossbar.axi_crossbar_rd_inst.s_ifaces[0].addr_inst.thread_trans_start)\n");
    }
    if (vlSelf->__VnbaTriggered.at(3U)) {
        VL_DBG_MSGF("         'nba' region trigger index 3 is active: @([hybrid] cva5_sim.x_axi_crossbar.axi_crossbar_rd_inst.s_ifaces[1].addr_inst.thread_trans_start)\n");
    }
    if (vlSelf->__VnbaTriggered.at(4U)) {
        VL_DBG_MSGF("         'nba' region trigger index 4 is active: @(posedge clk)\n");
    }
}
#endif  // VL_DEBUG

VL_ATTR_COLD void Vcva5_sim___024root___ctor_var_reset(Vcva5_sim___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vcva5_sim__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcva5_sim___024root___ctor_var_reset\n"); );
    // Body
    vlSelf->clk = VL_RAND_RESET_I(1);
    vlSelf->rst = VL_RAND_RESET_I(1);
    vlSelf->ddr_axi_araddr = VL_RAND_RESET_I(32);
    vlSelf->ddr_axi_arburst = VL_RAND_RESET_I(2);
    vlSelf->ddr_axi_arcache = VL_RAND_RESET_I(4);
    vlSelf->ddr_axi_arid = VL_RAND_RESET_I(7);
    vlSelf->ddr_axi_arlen = VL_RAND_RESET_I(8);
    vlSelf->ddr_axi_arlock = VL_RAND_RESET_I(1);
    vlSelf->ddr_axi_arprot = VL_RAND_RESET_I(3);
    vlSelf->ddr_axi_arqos = VL_RAND_RESET_I(4);
    vlSelf->ddr_axi_arready = VL_RAND_RESET_I(1);
    vlSelf->ddr_axi_arregion = VL_RAND_RESET_I(4);
    vlSelf->ddr_axi_arsize = VL_RAND_RESET_I(3);
    vlSelf->ddr_axi_arvalid = VL_RAND_RESET_I(1);
    vlSelf->ddr_axi_awaddr = VL_RAND_RESET_I(32);
    vlSelf->ddr_axi_awburst = VL_RAND_RESET_I(2);
    vlSelf->ddr_axi_awcache = VL_RAND_RESET_I(4);
    vlSelf->ddr_axi_awid = VL_RAND_RESET_I(7);
    vlSelf->ddr_axi_awlen = VL_RAND_RESET_I(8);
    vlSelf->ddr_axi_awlock = VL_RAND_RESET_I(1);
    vlSelf->ddr_axi_awprot = VL_RAND_RESET_I(3);
    vlSelf->ddr_axi_awqos = VL_RAND_RESET_I(4);
    vlSelf->ddr_axi_awready = VL_RAND_RESET_I(1);
    vlSelf->ddr_axi_awregion = VL_RAND_RESET_I(4);
    vlSelf->ddr_axi_awsize = VL_RAND_RESET_I(3);
    vlSelf->ddr_axi_awvalid = VL_RAND_RESET_I(1);
    vlSelf->ddr_axi_bid = VL_RAND_RESET_I(7);
    vlSelf->ddr_axi_bresp = VL_RAND_RESET_I(2);
    vlSelf->ddr_axi_bvalid = VL_RAND_RESET_I(1);
    vlSelf->ddr_axi_bready = VL_RAND_RESET_I(1);
    vlSelf->ddr_axi_rdata = VL_RAND_RESET_I(32);
    vlSelf->ddr_axi_rid = VL_RAND_RESET_I(7);
    vlSelf->ddr_axi_rlast = VL_RAND_RESET_I(1);
    vlSelf->ddr_axi_rready = VL_RAND_RESET_I(1);
    vlSelf->ddr_axi_rresp = VL_RAND_RESET_I(2);
    vlSelf->ddr_axi_rvalid = VL_RAND_RESET_I(1);
    vlSelf->ddr_axi_wdata = VL_RAND_RESET_I(32);
    vlSelf->ddr_axi_wlast = VL_RAND_RESET_I(1);
    vlSelf->ddr_axi_wready = VL_RAND_RESET_I(1);
    vlSelf->ddr_axi_wstrb = VL_RAND_RESET_I(4);
    vlSelf->ddr_axi_wvalid = VL_RAND_RESET_I(1);
    vlSelf->ddr_axi_wid = VL_RAND_RESET_I(7);
    vlSelf->instruction_bram_addr = VL_RAND_RESET_I(30);
    vlSelf->instruction_bram_en = VL_RAND_RESET_I(1);
    vlSelf->instruction_bram_be = VL_RAND_RESET_I(4);
    vlSelf->instruction_bram_data_in = VL_RAND_RESET_I(32);
    vlSelf->instruction_bram_data_out = VL_RAND_RESET_I(32);
    vlSelf->data_bram_addr = VL_RAND_RESET_I(30);
    vlSelf->data_bram_en = VL_RAND_RESET_I(1);
    vlSelf->data_bram_be = VL_RAND_RESET_I(4);
    vlSelf->data_bram_data_in = VL_RAND_RESET_I(32);
    vlSelf->data_bram_data_out = VL_RAND_RESET_I(32);
    vlSelf->write_uart = VL_RAND_RESET_I(1);
    vlSelf->uart_byte = VL_RAND_RESET_I(8);
    vlSelf->NUM_RETIRE_PORTS = VL_RAND_RESET_I(32);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->retire_ports_instruction[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->retire_ports_pc[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->retire_ports_valid[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->store_queue_empty = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__ar_addr = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__ar_len = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__ar_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__aw_len = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__aw_addr = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__aw_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__resp_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT____Vcellout__x_rvv_proc_main__vexrv_data_out = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__s_axi_awlock_adapt = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__s_axi_awprot_adapt = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__s_axi_awqos_adapt = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__s_axi_awregion_adapt = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__s_axi_awuser_adapt = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__s_axi_wuser_adapt = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__s_axi_arlock_adapt = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__s_axi_arprot_adapt = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__s_axi_arqos_adapt = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__s_axi_arregion_adapt = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__s_axi_aruser_adapt = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__m_axi_buser_adapt = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__m_axi_ruser_adapt = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__s_axi_awid_xbar = VL_RAND_RESET_I(12);
    vlSelf->cva5_sim__DOT__s_axi_awaddr_xbar = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__s_axi_awlock_xbar = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__s_axi_awprot_xbar = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__s_axi_awqos_xbar = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__s_axi_awuser_xbar = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__s_axi_awvalid_xbar = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__s_axi_wlast_xbar = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__s_axi_wuser_xbar = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__s_axi_wvalid_xbar = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__s_axi_arid_xbar = VL_RAND_RESET_I(12);
    vlSelf->cva5_sim__DOT__s_axi_araddr_xbar = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__s_axi_arlen_xbar = VL_RAND_RESET_I(16);
    vlSelf->cva5_sim__DOT__s_axi_arlock_xbar = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__s_axi_arprot_xbar = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__s_axi_arqos_xbar = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__s_axi_aruser_xbar = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__s_axi_arvalid_xbar = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__m_axi_buser_xbar = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__m_axi_ruser_xbar = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__start_collection = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__end_collection = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__stats_enum = 0;
    vlSelf->cva5_sim__DOT__instruction_mix_enum = 0;
    for (int __Vi0 = 0; __Vi0 < 28; ++__Vi0) {
        vlSelf->cva5_sim__DOT__stats[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__is_mul[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__is_div[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__instruction_mix_stats[__Vi0] = VL_RAND_RESET_I(7);
    }
    vlSelf->cva5_sim__DOT__base_no_instruction_stall = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__base_no_id_sub_stall = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__base_flush_sub_stall = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__base_unit_busy_stall = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__base_operands_stall = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__base_hold_stall = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__single_source_issue_stall = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__stall_source_count = VL_RAND_RESET_I(4);
    for (int __Vi0 = 0; __Vi0 < 64; ++__Vi0) {
        vlSelf->cva5_sim__DOT__phys_addr_table[__Vi0] = VL_RAND_RESET_I(8);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT____Vcellinp__stats_block__instruction_mix_stats[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0 = 0; __Vi0 < 28; ++__Vi0) {
        vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        VL_RAND_RESET_W(1024, vlSelf->cva5_sim__DOT__sim_registers_unamed_groups[__Vi0]);
    }
    VL_RAND_RESET_W(1024, vlSelf->cva5_sim__DOT__sim_registers_unamed);
    VL_RAND_RESET_W(1024, vlSelf->cva5_sim__DOT__sim_register);
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->cva5_sim__DOT__translation[__Vi0] = VL_RAND_RESET_I(7);
    }
    vlSelf->cva5_sim__DOT__arb__DOT__request_in = VL_RAND_RESET_Q(43);
    vlSelf->cva5_sim__DOT__arb__DOT__write_request = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__arb__DOT__write_pop = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__arb__DOT__aw_complete = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__arb__DOT__w_complete = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__arb__DOT__aw_complete_r = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__arb__DOT__w_complete_r = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__arb__DOT__write_in_flight_count = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__arb__DOT__write_in_flight_count_next = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__write_index = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__read_index = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__inflight_count = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT____Vcellout__gen_width_3_plus__DOT__write_port__ram_data_out = VL_RAND_RESET_Q(43);
    vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__lfsr_read_index__DOT__feedback = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__lfsr_write_index__DOT__feedback = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__write_port__DOT__ram[__Vi0] = VL_RAND_RESET_Q(43);
    }
    vlSelf->cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__write_index = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__read_index = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__inflight_count = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__lfsr_read_index__DOT__feedback = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__lfsr_write_index__DOT__feedback = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        vlSelf->cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__write_port__DOT__ram[__Vi0] = VL_RAND_RESET_I(32);
    }
    VL_RAND_RESET_W(72, vlSelf->cva5_sim__DOT__cpu__DOT__br_results);
    vlSelf->cva5_sim__DOT__cpu__DOT__branch_flush = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__potential_branch_exception = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(73, vlSelf->cva5_sim__DOT__cpu__DOT__br_exception);
    vlSelf->cva5_sim__DOT__cpu__DOT__branch_exception_is_jump = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(99, vlSelf->cva5_sim__DOT__cpu__DOT__issue);
    VL_RAND_RESET_W(142, vlSelf->cva5_sim__DOT__cpu__DOT__alu_inputs);
    VL_RAND_RESET_W(94, vlSelf->cva5_sim__DOT__cpu__DOT__ls_inputs);
    VL_RAND_RESET_W(160, vlSelf->cva5_sim__DOT__cpu__DOT__branch_inputs);
    VL_RAND_RESET_W(66, vlSelf->cva5_sim__DOT__cpu__DOT__mul_inputs);
    VL_RAND_RESET_W(67, vlSelf->cva5_sim__DOT__cpu__DOT__div_inputs);
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_inputs = VL_RAND_RESET_Q(35);
    vlSelf->cva5_sim__DOT__cpu__DOT__csr_inputs = VL_RAND_RESET_Q(48);
    VL_RAND_RESET_W(73, vlSelf->cva5_sim__DOT__cpu__DOT__ls_exception);
    vlSelf->cva5_sim__DOT__cpu__DOT__ls_exception_is_store = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__pc_id = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__cpu__DOT__pc_id_assigned = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_id = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_complete = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_instruction = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__early_branch_flush = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_advance = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(74, vlSelf->cva5_sim__DOT__cpu__DOT__decode);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_exception_unit = 0;
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_phys_rs_addr[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_rs_wb_group[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__retire = VL_RAND_RESET_I(6);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__retire_ids[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__retire_ids_next[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__retire_port_valid[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__wb_packet[__Vi0] = VL_RAND_RESET_Q(42);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__current_exception_unit = VL_RAND_RESET_I(2);
    VL_RAND_RESET_W(115, vlSelf->cva5_sim__DOT__cpu__DOT__gc);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_status = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__cpu__DOT__post_issue_count = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__cpu__DOT__mret = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__sret = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__interrupt_taken = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__interrupt_pending = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__illegal_instruction = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__instruction_issued = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__instruction_issued_with_rd = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__wb_snoop = VL_RAND_RESET_Q(42);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_port_valid[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids_next[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT____Vcellinp__id_block__wb_packet[__Vi0] = VL_RAND_RESET_Q(42);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT____Vcellout__decode_and_issue_block__decode_rs_wb_group[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT____Vcellout__decode_and_issue_block__decode_phys_rs_addr[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit[__Vi0] = VL_RAND_RESET_Q(42);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT____Vcellinp__register_file_block__decode_rs_wb_group[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT____Vcellinp__register_file_block__decode_phys_rs_addr[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT____Vcellinp__load_store_unit_block__retire_port_valid[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT____Vcellinp__load_store_unit_block__retire_ids[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT____Vcellinp__gc_unit_block__retire_ids_next[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT____Vcellinp__gc_unit_block__retire_ids[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT____Vcellout__writeback_block__wb_packet[__Vi0] = VL_RAND_RESET_Q(42);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT____Vcellinp__gen_csrs__DOT__csr_unit_block__retire_ids[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__pc_table[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__instruction_table[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__valid_fetch_addr_table[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__uses_rd_table[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__fetch_metadata_table[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__exception_unit_table[__Vi0] = VL_RAND_RESET_I(2);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__decode_id = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__oldest_pre_issue_id = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__fetched_count_neg = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__pre_issue_count = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__pre_issue_count_next = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__post_issue_count_next = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__inflight_count = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__retire_next = VL_RAND_RESET_I(6);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__retire_port_valid_next[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT____Vcellout__id_waiting_for_writeback_toggle_mem_set__in_use[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT____Vcellinp__id_waiting_for_writeback_toggle_mem_set__read_addr[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT____Vcellinp__id_waiting_for_writeback_toggle_mem_set__toggle_addr[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT____Vcellinp__id_waiting_for_writeback_toggle_mem_set__toggle[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__contiguous_retire = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_is_post_issue[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_ready_to_retire[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__retire_id_uses_rd = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__retire_with_rd_found = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__unnamedblk3__DOT__i = 0;
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT___toggle_addr[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT___toggle[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT___read_addr[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        for (int __Vi1 = 0; __Vi1 < 3; ++__Vi1) {
            vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__read_data[__Vi0][__Vi1] = VL_RAND_RESET_I(1);
        }
    }
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT___in_use[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__clear_index = VL_RAND_RESET_I(3);
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT____Vcellout__write_port_gen__BRA__0__KET____DOT__mem__read_data[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT____Vcellinp__write_port_gen__BRA__0__KET____DOT__mem__read_id[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT____Vcellout__write_port_gen__BRA__1__KET____DOT__mem__read_data[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT____Vcellinp__write_port_gen__BRA__1__KET____DOT__mem__read_id[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT____Vcellout__write_port_gen__BRA__2__KET____DOT__mem__read_data[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT____Vcellinp__write_port_gen__BRA__2__KET____DOT__mem__read_id[__Vi0] = VL_RAND_RESET_I(3);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__lfsr_counter__DOT__feedback = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT___read_data[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT___read_id[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT____Vcellout__write_port__ram_data_out[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT____Vcellinp__write_port__raddr[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT___read_data[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT___read_id[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT____Vcellout__write_port__ram_data_out[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT____Vcellinp__write_port__raddr[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT___read_data[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT___read_id[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT____Vcellout__write_port__ram_data_out[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT____Vcellinp__write_port__raddr[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__sub_unit_address_match = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__unit_data_array[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__fetch_attr_next = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__inflight_count = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__inflight_count_next = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__flush_count = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__flush_count_next = VL_RAND_RESET_I(2);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__pc_mux[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__next_pc = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__pc = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__update_pc = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__new_mem_request = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__exception_pending = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__internal_fetch_complete = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__valid_fetch_result = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_branch_corruption_check__DOT__is_branch_or_jump = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT____VdfgTmp_hb5b8037a__0 = 0;
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT____VdfgTmp_h7908b698__0 = 0;
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__attributes_fifo__DOT__gen_width_two__DOT__shift_reg[__Vi0] = VL_RAND_RESET_I(5);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__attributes_fifo__DOT__gen_width_two__DOT__inflight_count = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__tag_hit_way = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__tag_update = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__replacement_way = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__tag_update_way = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__word_count = VL_RAND_RESET_I(2);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__data_out[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__linefill_in_progress = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__request_in_progress = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__miss_data_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__second_cycle = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__second_cycle_addr = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__new_request = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__new_request_addr = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__request_r = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__icache_tag_banks__stage2_tag = VL_RAND_RESET_I(14);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__icache_tag_banks__stage2_line_addr = VL_RAND_RESET_I(9);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__icache_tag_banks__stage1_line_addr = VL_RAND_RESET_I(9);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__priority_vector = VL_RAND_RESET_I(3);
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__output_array[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellout__idata_bank_gen__BRA__0__KET____DOT__idata_bank__data_out_a = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__idata_bank_gen__BRA__0__KET____DOT__idata_bank__en_b = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__idata_bank_gen__BRA__0__KET____DOT__idata_bank__addr_b = VL_RAND_RESET_I(11);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__idata_bank_gen__BRA__0__KET____DOT__idata_bank__addr_a = VL_RAND_RESET_I(11);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellout__idata_bank_gen__BRA__1__KET____DOT__idata_bank__data_out_a = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__idata_bank_gen__BRA__1__KET____DOT__idata_bank__en_b = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__idata_bank_gen__BRA__1__KET____DOT__idata_bank__addr_b = VL_RAND_RESET_I(11);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__idata_bank_gen__BRA__1__KET____DOT__idata_bank__addr_a = VL_RAND_RESET_I(11);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__cache_input_fifo__DOT__gen_width_two__DOT__shift_reg[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__cache_input_fifo__DOT__gen_width_two__DOT__inflight_count = VL_RAND_RESET_I(2);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_line[__Vi0] = VL_RAND_RESET_I(15);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__hit_allowed = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT____Vcellout__tag_bank_gen__BRA__0__KET____DOT__itag_bank__data_out_a = VL_RAND_RESET_I(15);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT____Vcellout__tag_bank_gen__BRA__1__KET____DOT__itag_bank__data_out_a = VL_RAND_RESET_I(15);
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__0__KET____DOT__itag_bank__DOT__data_out_b = VL_RAND_RESET_I(15);
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__0__KET____DOT__itag_bank__DOT__tag_entry[__Vi0] = VL_RAND_RESET_I(15);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__1__KET____DOT__itag_bank__DOT__data_out_b = VL_RAND_RESET_I(15);
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__1__KET____DOT__itag_bank__DOT__tag_entry[__Vi0] = VL_RAND_RESET_I(15);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__data_out_b = VL_RAND_RESET_I(32);
    for (int __Vi0 = 0; __Vi0 < 2048; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__data_out_b = VL_RAND_RESET_I(32);
    for (int __Vi0 = 0; __Vi0 < 2048; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__if_entry = VL_RAND_RESET_Q(44);
    vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__ex_entry = VL_RAND_RESET_I(22);
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__branch_metadata_table[__Vi0] = VL_RAND_RESET_I(5);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__branch_metadata_ex = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__new_jump_addr = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__tag_matches = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__replacement_way = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__tag_update_way = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__target_update_way = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__hit_way = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellout__genblk1__DOT__gen_branch_tag_banks__BRA__0__KET____DOT__tag_bank__read_data = VL_RAND_RESET_I(22);
    vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellinp__genblk1__DOT__gen_branch_tag_banks__BRA__0__KET____DOT__tag_bank__read_addr = VL_RAND_RESET_I(9);
    vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellinp__genblk1__DOT__gen_branch_tag_banks__BRA__0__KET____DOT__tag_bank__write_addr = VL_RAND_RESET_I(9);
    vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellout__genblk1__DOT__gen_branch_tag_banks__BRA__1__KET____DOT__tag_bank__read_data = VL_RAND_RESET_I(22);
    vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellinp__genblk1__DOT__gen_branch_tag_banks__BRA__1__KET____DOT__tag_bank__read_addr = VL_RAND_RESET_I(9);
    vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellinp__genblk1__DOT__gen_branch_tag_banks__BRA__1__KET____DOT__tag_bank__write_addr = VL_RAND_RESET_I(9);
    vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellout__genblk2__DOT__gen_branch_table_banks__BRA__0__KET____DOT__addr_table__read_data = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellinp__genblk2__DOT__gen_branch_table_banks__BRA__0__KET____DOT__addr_table__read_addr = VL_RAND_RESET_I(9);
    vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellinp__genblk2__DOT__gen_branch_table_banks__BRA__0__KET____DOT__addr_table__write_addr = VL_RAND_RESET_I(9);
    vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellout__genblk2__DOT__gen_branch_table_banks__BRA__1__KET____DOT__addr_table__read_data = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellinp__genblk2__DOT__gen_branch_table_banks__BRA__1__KET____DOT__addr_table__read_addr = VL_RAND_RESET_I(9);
    vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellinp__genblk2__DOT__gen_branch_table_banks__BRA__1__KET____DOT__addr_table__write_addr = VL_RAND_RESET_I(9);
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__gen_branch_tag_banks__BRA__0__KET____DOT__tag_bank__DOT__branch_ram[__Vi0] = VL_RAND_RESET_I(22);
    }
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__gen_branch_tag_banks__BRA__1__KET____DOT__tag_bank__DOT__branch_ram[__Vi0] = VL_RAND_RESET_I(22);
    }
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__gen_branch_table_banks__BRA__0__KET____DOT__addr_table__DOT__branch_ram[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 512; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__gen_branch_table_banks__BRA__1__KET____DOT__addr_table__DOT__branch_ram[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__lut_ram[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__new_index = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT____Vcellinp__read_index_fifo__rst = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__write_index = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__read_index = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__inflight_count = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__lfsr_read_index__DOT__feedback = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__lfsr_write_index__DOT__feedback = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram[__Vi0] = VL_RAND_RESET_I(3);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__clear_index = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__rename_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__rollback = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_read_addr[__Vi0] = VL_RAND_RESET_I(5);
    }
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_read_data[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_next_mux[__Vi0] = VL_RAND_RESET_I(7);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_previous_r = VL_RAND_RESET_I(7);
    vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_update = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_write_index_mux[__Vi0] = VL_RAND_RESET_I(5);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_sel = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT____Vcellinp__spec_table_sel_one_hot_to_int__one_hot = VL_RAND_RESET_I(4);
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT____Vcellout__spec_table_ram__ram_data_out[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT____Vcellinp__spec_table_ram__raddr[__Vi0] = VL_RAND_RESET_I(5);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_decode = VL_RAND_RESET_I(14);
    vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT____VdfgTmp_h58444fa9__0 = 0;
    vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__lfsr_read_index__DOT__feedback = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__lut_ram[__Vi0] = VL_RAND_RESET_I(6);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__write_index = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__read_index = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__inflight_count = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__write_index = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__read_index = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__inflight_count = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT____Vcellout__gen_width_3_plus__DOT__write_port__ram_data_out = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__lfsr_read_index__DOT__feedback = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__lfsr_write_index__DOT__feedback = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram[__Vi0] = VL_RAND_RESET_I(18);
    }
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram[__Vi0] = VL_RAND_RESET_I(7);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__uses_rs[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__uses_rd = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_vfu = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__vfu_uses_rs[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rs_addr[__Vi0] = VL_RAND_RESET_I(5);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_csr = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_cfu_csr = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_cfu = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_fence = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_ifence = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__mult_div_op = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__unit_needed = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__unit_needed_issue_stage = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__unit_ready = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_ready = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to = VL_RAND_RESET_I(8);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_rs_addr[__Vi0] = VL_RAND_RESET_I(5);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_phys_rs_addr[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_rs_wb_group[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_uses_rs[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__pre_issue_exception_pending = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__illegal_instruction_pattern = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_stage_ready = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rs_conflict = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__alu_rs2_data = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__alu_imm_type = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__constant_alu = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__alu_op = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__alu_op_r = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__alu_logic_op_r = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__alu_subtract = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__ls_offset = VL_RAND_RESET_I(12);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_load_r = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_store_r = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_fence_r = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rd_to_id_table[__Vi0] = VL_RAND_RESET_I(3);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rs1_link = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rd_link = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_return = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_call = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__br_use_signed = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__pc_offset_r = VL_RAND_RESET_I(21);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__jalr = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_ecall_r = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_ebreak_r = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_mret_r = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_sret_r = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_ifence_r = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__sys_op_match = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__cfu_imm_type = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_cfu_csr_r = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__illegal_instruction_pattern_r = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__gen_decode_div_inputs__DOT__prev_div_rs_addr[__Vi0] = VL_RAND_RESET_I(6);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__gen_decode_div_inputs__DOT__prev_div_result_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__gen_decode_exceptions__DOT__new_exception = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____VdfgTmp_h26631355__0 = 0;
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____VdfgTmp_h5a8231db__0 = 0;
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____VdfgTmp_h5e30b651__0 = 0;
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__gen_decode_exceptions__DOT__illegal_op_check__DOT__base_legal = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__gen_decode_exceptions__DOT__illegal_op_check__DOT__csr_addr_machine = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        for (int __Vi1 = 0; __Vi1 < 2; ++__Vi1) {
            vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__rs_data_set[__Vi0][__Vi1] = VL_RAND_RESET_I(32);
        }
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse_r[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__inuse_read_addr[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__inuse[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT____Vcellout__id_inuse_toggle_mem_set__in_use[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT____Vcellinp__id_inuse_toggle_mem_set__read_addr[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT____Vcellinp__id_inuse_toggle_mem_set__toggle_addr[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT____Vcellinp__id_inuse_toggle_mem_set__toggle[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__bypass[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        for (int __Vi1 = 0; __Vi1 < 2; ++__Vi1) {
            vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__bypass_set[__Vi0][__Vi1] = VL_RAND_RESET_I(32);
        }
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        for (int __Vi1 = 0; __Vi1 < 2; ++__Vi1) {
            vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__commit_r[__Vi0][__Vi1] = VL_RAND_RESET_Q(42);
        }
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        for (int __Vi1 = 0; __Vi1 < 2; ++__Vi1) {
            vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__rs_data_set_r[__Vi0][__Vi1] = VL_RAND_RESET_I(32);
        }
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT____Vcellout__register_file_gen__BRA__0__KET____DOT__reg_group__data[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT____Vcellinp__register_file_gen__BRA__0__KET____DOT__reg_group__read_addr[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT____Vcellout__register_file_gen__BRA__1__KET____DOT__reg_group__data[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT____Vcellinp__register_file_gen__BRA__1__KET____DOT__reg_group__read_addr[__Vi0] = VL_RAND_RESET_I(6);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__unnamedblk2__DOT__i = 0;
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT___toggle_addr[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT___toggle[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 5; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT___read_addr[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        for (int __Vi1 = 0; __Vi1 < 5; ++__Vi1) {
            vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__read_data[__Vi0][__Vi1] = VL_RAND_RESET_I(1);
        }
    }
    for (int __Vi0 = 0; __Vi0 < 5; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT___in_use[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__clear_index = VL_RAND_RESET_I(6);
    for (int __Vi0 = 0; __Vi0 < 5; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT____Vcellout__write_port_gen__BRA__0__KET____DOT__mem__read_data[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 5; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT____Vcellinp__write_port_gen__BRA__0__KET____DOT__mem__read_id[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 5; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT____Vcellout__write_port_gen__BRA__1__KET____DOT__mem__read_data[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 5; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT____Vcellinp__write_port_gen__BRA__1__KET____DOT__mem__read_id[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 5; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT____Vcellout__write_port_gen__BRA__2__KET____DOT__mem__read_data[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 5; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT____Vcellinp__write_port_gen__BRA__2__KET____DOT__mem__read_id[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 5; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT____Vcellout__write_port_gen__BRA__3__KET____DOT__mem__read_data[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 5; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT____Vcellinp__write_port_gen__BRA__3__KET____DOT__mem__read_id[__Vi0] = VL_RAND_RESET_I(6);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__feedback = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT___read_data[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT___read_id[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT____Vcellout__write_port__ram_data_out[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT____Vcellinp__write_port__raddr[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 64; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT___read_data[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT___read_id[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT____Vcellout__write_port__ram_data_out[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT____Vcellinp__write_port__raddr[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 64; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT___read_data[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT___read_id[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT____Vcellout__write_port__ram_data_out[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT____Vcellinp__write_port__raddr[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 64; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT___read_data[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT___read_id[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT____Vcellout__write_port__ram_data_out[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT____Vcellinp__write_port__raddr[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 64; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 64; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__0__KET____DOT__reg_group__DOT__register_file_bank[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 64; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__1__KET____DOT__reg_group__DOT__register_file_bank[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__branch_issued_r = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__branch_taken = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__branch_taken_ex = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__id_ex = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__new_pc = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__new_pc_ex = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__pc_ex = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__instruction_is_completing = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__branch_complete = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__jal_jalr_ex = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__is_return = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__is_call = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__bc__DOT__eq_a = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__bc__DOT__eq_b = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__bc__DOT__sub_ls_a = VL_RAND_RESET_I(16);
    vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__bc__DOT__sub_ls_b = VL_RAND_RESET_I(16);
    vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__bc__DOT__sub_eq_a = VL_RAND_RESET_I(16);
    vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__bc__DOT__carry_out = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__bc__DOT__carry_in = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__bc__DOT____VdfgTmp_h70d9846b__0 = 0;
    vlSelf->cva5_sim__DOT__cpu__DOT__alu_unit_block__DOT____VdfgTmp_h6ba2cf10__0 = 0;
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit_address_match = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(82, vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__shared_inputs);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__unit_data_array[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__last_unit = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit_ready = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__unit_switch = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__unit_switch_in_progress = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit_load_issue = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit_store_issue = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__virtual_address = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__unit_muxed_load_data = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__aligned_load_data = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__unaligned_addr = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_exception_complete = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__fence_hold = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__be = VL_RAND_RESET_I(4);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT____Vcellinp__lsq_block__retire_port_valid[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT____Vcellinp__lsq_block__retire_ids[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sign_bit_data[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sign_bit = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_exceptions__DOT__new_exception = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__uncacheable_load = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__uncacheable_store = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__dcache_load_request = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__dcache_store_request = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__addr_hash = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__potential_store_conflicts = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(72, vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_entry);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__store_conflict = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT____Vcellinp__lsq_addr_hash__rst = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT____Vcellinp__sq_block__retire_port_valid[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT____Vcellinp__sq_block__retire_ids[__Vi0] = VL_RAND_RESET_I(3);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__write_index = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__read_index = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__inflight_count = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT____Vcellout__gen_width_3_plus__DOT__write_port__ram_data_out = VL_RAND_RESET_Q(48);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__lfsr_read_index__DOT__feedback = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__lfsr_write_index__DOT__feedback = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram[__Vi0] = VL_RAND_RESET_Q(48);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__wb_snoop_r = VL_RAND_RESET_Q(42);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__valid = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__valid_next = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__hashes = VL_RAND_RESET_I(16);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__released = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__id_needed = VL_RAND_RESET_I(12);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__load_check_count = VL_RAND_RESET_I(16);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        VL_RAND_RESET_W(72, vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_entry[__Vi0]);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__ids = VL_RAND_RESET_I(12);
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_ids[__Vi0] = VL_RAND_RESET_I(2);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__load_check_count_next = VL_RAND_RESET_I(16);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_index = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_index_next = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_oldest = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__new_request_one_hot = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__issued_one_hot = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__wb_id_match = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__new_load_waiting = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__waiting_load_completed = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__newly_released = VL_RAND_RESET_I(4);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_released_index[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_released[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__data_for_alignment = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_data = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(72, vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__output_entry);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__unnamedblk3__DOT__i = 0;
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT____Vlvbound_hb1ee3856__0 = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT____Vlvbound_h7f8f8077__0 = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__stage2_load = VL_RAND_RESET_Q(33);
    VL_RAND_RESET_W(69, vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__stage2_store);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__load_tag_hit_way = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__store_tag_hit_way = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__replacement_way_r = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__load_tag_check = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__replacement_index_r = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__load_sel = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__word_count = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__miss_data_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__line_complete = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__load_l1_arb_ack = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__store_l1_arb_ack = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__ram_load_data[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__load_state = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__load_state_next = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__store_state = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__store_state_next = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_read_addr = VL_RAND_RESET_I(12);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____Vcellout__data_bank_gen__BRA__0__KET____DOT__data_bank__data_out_a = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____Vcellinp__data_bank_gen__BRA__0__KET____DOT__data_bank__be_a = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____Vcellinp__data_bank_gen__BRA__0__KET____DOT__data_bank__en_a = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____Vcellinp__data_bank_gen__BRA__0__KET____DOT__data_bank__addr_b = VL_RAND_RESET_I(12);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____VdfgTmp_hc99cfb62__0 = 0;
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__request_order_fifo__DOT__gen_width_two__DOT__shift_reg[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__request_order_fifo__DOT__gen_width_two__DOT__inflight_count = VL_RAND_RESET_I(2);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__tag_line_a[__Vi0] = VL_RAND_RESET_I(15);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__tag_line_b[__Vi0] = VL_RAND_RESET_I(15);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__new_tagline = VL_RAND_RESET_I(15);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__porta_addr = VL_RAND_RESET_I(10);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__portb_addr = VL_RAND_RESET_I(10);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__load_req_r = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__store_req_r = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT____Vcellout__tag_bank_gen__BRA__0__KET____DOT__dtag_bank__data_out_b = VL_RAND_RESET_I(15);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT____Vcellout__tag_bank_gen__BRA__0__KET____DOT__dtag_bank__data_out_a = VL_RAND_RESET_I(15);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT____Vcellinp__tag_bank_gen__BRA__0__KET____DOT__dtag_bank__en_a = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1024; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__tag_bank_gen__BRA__0__KET____DOT__dtag_bank__DOT__tag_entry[__Vi0] = VL_RAND_RESET_I(15);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__data_out_b = VL_RAND_RESET_I(32);
    for (int __Vi0 = 0; __Vi0 < 4096; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__state = 0;
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state = 0;
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_inputs_r = VL_RAND_RESET_Q(35);
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__ifence_in_progress = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__ret_in_progress = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_init_clear = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_fetch_hold = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_issue_hold = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_fetch_flush = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_writeback_supress = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_retire_hold = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_tlb_flush = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_sq_flush = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_pc_override = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_pc = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__state_counter = VL_RAND_RESET_I(7);
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gen_gc_m_mode__DOT__exception_pending = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gen_gc_m_mode__DOT__exception_code = VL_RAND_RESET_I(15);
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gen_gc_m_mode__DOT__exception_id = VL_RAND_RESET_I(9);
    VL_RAND_RESET_W(96, vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gen_gc_m_mode__DOT__exception_tval);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__writeback_block__DOT__unit_ack[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__writeback_block__DOT__unit_instruction_id[__Vi0] = VL_RAND_RESET_I(18);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__writeback_block__DOT__unit_phys_addr[__Vi0] = VL_RAND_RESET_Q(36);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__writeback_block__DOT__unit_done[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        for (int __Vi1 = 0; __Vi1 < 6; ++__Vi1) {
            vlSelf->cva5_sim__DOT__cpu__DOT__writeback_block__DOT__unit_rd[__Vi0][__Vi1] = VL_RAND_RESET_I(32);
        }
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__writeback_block__DOT__unit_sel[__Vi0] = VL_RAND_RESET_I(3);
    }
    VL_RAND_RESET_W(172, vlSelf->cva5_sim__DOT__cpu__DOT__gen_l1_arbiter__DOT__arb__DOT__l2_requests);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_l1_arbiter__DOT__arb__DOT__requests = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_l1_arbiter__DOT__arb__DOT__acks = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_l1_arbiter__DOT__arb__DOT__arb_sel = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_l1_arbiter__DOT__arb__DOT__state = VL_RAND_RESET_I(2);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_l1_arbiter__DOT__arb__DOT__muxes[__Vi0] = VL_RAND_RESET_I(2);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__busy = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__commit = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__commit_in_progress = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__csr_inputs_r = VL_RAND_RESET_Q(48);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__privilege_level = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__next_privilege_level = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__supervisor_write = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__machine_write = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__selected_csr = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__selected_csr_r = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__updated_csr = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__swrite = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mwrite = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mstatus = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mtvec = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__medeleg = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mideleg = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mip = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mip_new = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mie = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__sip_mask = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mepc = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mtimecmp = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mcause = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mtval = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mscratch = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mcfu_selector = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mcfu_selector_table = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__sepc = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__stime = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__stimecmp = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__scause = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__stval = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__sstatus = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__stvec = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__satp = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__sscratch = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__cfu_status = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__cfu_selector_index = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mcycle = VL_RAND_RESET_Q(33);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mtime = VL_RAND_RESET_Q(33);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__minst_ret = VL_RAND_RESET_Q(33);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mcycle_input_next = VL_RAND_RESET_Q(33);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__minst_ret_input_next = VL_RAND_RESET_Q(33);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_exception = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_return = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_new = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__interrupt_cause_r = VL_RAND_RESET_I(5);
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__M_EXCEPTION_MASKING_ROM[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__M_INTERRUPT_MASKING_ROM[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mip_cause = VL_RAND_RESET_I(32);
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__interruput_code_table[__Vi0] = VL_RAND_RESET_I(5);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__result = VL_RAND_RESET_Q(64);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__mulh[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__valid[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__id[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__phys_addr[__Vi0] = VL_RAND_RESET_I(6);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__rs1_r = VL_RAND_RESET_Q(33);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__rs2_r = VL_RAND_RESET_Q(33);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__stage1_advance = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__stage2_advance = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__negate_remainder = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__remainder_op = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__unsigned_dividend = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__unsigned_divisor = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__dividend_CLZ = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divisor_CLZ = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divisor_is_zero = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(87, vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__issue_fifo_inputs);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__wb_attr = VL_RAND_RESET_I(13);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__in_progress = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__dividend_clz_block__DOT__low_order_clz[__Vi0] = VL_RAND_RESET_I(2);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__dividend_clz_block__DOT__sub_clz = VL_RAND_RESET_I(8);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__dividend_clz_block__DOT__upper_lower[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__dividend_clz_block__DOT__clz_low_table[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divisor_clz_block__DOT__low_order_clz[__Vi0] = VL_RAND_RESET_I(2);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divisor_clz_block__DOT__sub_clz = VL_RAND_RESET_I(8);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divisor_clz_block__DOT__upper_lower[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divisor_clz_block__DOT__clz_low_table[__Vi0] = VL_RAND_RESET_I(2);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__CLZ_delta = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__divisor_greater_than_dividend = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__shifted_divisor = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__new_quotient_bits = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__sub_2x = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__sub_2x_overflow = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__cycles_remaining = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__cycles_remaining_next = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__running = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT____VdfgTmp_h338f46d6__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_en = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vm_rd_en_2 = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vm_wr_en = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vm_ld_en = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vm_in_en = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_rd_active_1 = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_rd_active_2 = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_off = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vm_in_off = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vm_in_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vm_rd_addr_1 = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_rd_data_out_1 = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_rd_data_out_2 = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_data = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vm_ld_data_in = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vm_in_data = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vm_rd_data_out_2 = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_valid_f = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__data_in_1_f = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__data_in_2_f = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__en_req_mem_d = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mem_addr_in_d = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__width = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_en = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__cfg_en = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__req_vs1 = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__req_vs2 = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__req_vs3 = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__req_vd = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__en_vs1 = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__en_vs2 = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__en_vd = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__opcode_mjr_d = VL_RAND_RESET_I(7);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__opcode_mnr_d = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_d = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__lumop_d = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mop_d = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__funct6_d = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vm_d = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__avl_d = VL_RAND_RESET_I(11);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__sca_data_in_1_d = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__sca_data_in_2_d = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vxrm_in_d = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__opcode_mjr_m = VL_RAND_RESET_I(7);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__opcode_mnr_m = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__lumop_m = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mop_m = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__out_ack_e = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__out_data_e = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__out_ack_m = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__avl = VL_RAND_RESET_I(11);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__reg_count_avl = VL_RAND_RESET_I(11);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__new_vl = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__sew = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vtype = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vill = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vill_insn = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vtype_nxt = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__avl_set = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__reg_count = VL_RAND_RESET_I(10);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_idle_rd_1 = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_idle_rd_2 = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_idle_wr = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_enable = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_vxrm = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__s_ext_imm_d = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_data_in1 = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_data_out = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_off_agu = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_off_out = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_valid_out = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_avl_out = VL_RAND_RESET_I(11);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_mask_out = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_sca_out = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_be_out = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_vr_idx = VL_RAND_RESET_I(12);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_vr_idx_next = VL_RAND_RESET_I(12);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_out_w_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__hold_reg_group = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__no_bubble = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__wait_mem = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__wait_mem_msk = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__logic_mop = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__logic_mop_d = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_addr_start_rd_1 = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_addr_start_rd_2 = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_addr_start_wr = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_addr_end_wr = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_start = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_end = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_resp_start = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_resp_end = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_resp_sew = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__avl_max_off_m = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__avl_max_reg = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__whole_reg_rd = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__whole_reg_ld = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_off[__Vi0] = VL_RAND_RESET_I(3);
    }
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__widen_en = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__widen_en_d = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_narrow = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__k = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mem_port_data_in = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mem_port_valid_in = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mem_port_done_ld = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mem_port_done_st = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mem_port_req_out = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mem_port_valid_out = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mem_port_start_out = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__agu_src1__widen = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__agu_src1__en = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__agu_src2__en = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__agu_ld__en = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__cfg_unit__avl_new = VL_RAND_RESET_I(11);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__gen_be_alu__reg_count = VL_RAND_RESET_I(10);
    VL_RAND_RESET_W(65, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_last_data);
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data[__Vi0] = VL_RAND_RESET_Q(64);
    }
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__vm0 = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__j = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__mask_regs__DOT__vm_alu__reg_off = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__mask_regs__DOT__vm_alu__vmask_in = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_h048c0767__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hc9eebbf2__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_h97009a08__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_h1136b675__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__base_reg = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__curr_reg = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__max_reg = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__curr_off = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__max_off = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__turn = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__turn_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__state_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__base_reg_out = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__curr_reg_out = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__max_reg_out = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__curr_off_out = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__max_off_out = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT____VdfgTmp_h79cacbbc__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT____VdfgTmp_h2306eb48__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT____VdfgTmp_h43d852dd__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT____VdfgTmp_h3afe6e14__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT____VdfgTmp_h8e9ef457__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__base_reg = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__curr_reg = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__max_reg = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__curr_off = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__max_off = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__turn = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__turn_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__state_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__base_reg_out = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__curr_reg_out = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__max_reg_out = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__curr_off_out = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__max_off_out = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT____VdfgTmp_h79cacbbc__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT____VdfgTmp_h2306eb48__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT____VdfgTmp_h43d852dd__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT____VdfgTmp_h3afe6e14__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT____VdfgTmp_h8e9ef457__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__addr_start = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__base_reg = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__curr_reg = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__max_reg = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__curr_off = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__max_off = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__turn = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__turn_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__state_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__base_reg_out = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__curr_reg_out = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__max_reg_out = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__curr_off_out = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__max_off_out = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT____VdfgTmp_h79cacbbc__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT____VdfgTmp_h2306eb48__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT____VdfgTmp_h43d852dd__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT____VdfgTmp_h3afe6e14__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT____VdfgTmp_h8e9ef457__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__addr_start = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__base_reg = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__curr_reg = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__max_reg = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__curr_off = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__max_off = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__state = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__turn = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__state_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__base_reg_out = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__curr_reg_out = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__max_reg_out = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__curr_off_out = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__max_off_out = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT____VdfgTmp_h79cacbbc__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT____VdfgTmp_h43d852dd__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT____VdfgTmp_h8e9ef457__0 = 0;
    for (int __Vi0 = 0; __Vi0 < 8192; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data[__Vi0] = VL_RAND_RESET_Q(64);
    }
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__j = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s0_be = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s1_be = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s2_be = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s3_be = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s4_be = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s5_be = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s0_vxrm = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s1_vxrm = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s2_vxrm = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s3_vxrm = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s4_vxrm = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s5_vxrm = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s0_start = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s1_start = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s2_start = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s3_start = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s4_start = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s5_start = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s0_end = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s1_end = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s2_end = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s3_end = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s4_end = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s5_end = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s0_sew = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s1_sew = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s2_sew = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s3_sew = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s4_sew = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s5_sew = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s0_off = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s1_off = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s2_off = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s3_off = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s4_off = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s5_off = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__turn = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s0_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s1_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s2_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s3_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s4_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s5_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vWiden_in0 = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vWiden_in1 = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAdd_in1 = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAndOrXor_in0 = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAvAdd_outVec = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vScShift_outVec = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMul_opSel = VL_RAND_RESET_I(2);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vShift_mult_sew[__Vi0] = VL_RAND_RESET_Q(64);
    }
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vShift_upper = VL_RAND_RESET_Q(64);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vShift_cmpl_sew[__Vi0] = VL_RAND_RESET_Q(64);
    }
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAdd_sew = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vSlide_outBe = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMCmp_outBe = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vRed_outBe = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAdd_outMask = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAndOrXor_outMask = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vSigned_op1 = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vSlide_insert = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vStartIdx = VL_RAND_RESET_I(12);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMerge_outVec = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vRed_outVec = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMove_outVec = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vID_outVec = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vFirst_Popc_outVec = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAdd_outVec = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAndOrXor_outVec = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMul_outVec = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vSlide_outVec = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMerge_outValid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vRed_outValid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMove_outValid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vID_outValid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vFirst_Popc_outValid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAdd_outValid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAndOrXor_outValid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMul_outValid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vSlide_outValid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMove_outWReg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vRedAndOrXor_opSel = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vRedSum_min_max_opSel = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMove_en = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMerge_en = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMOP_en = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vFirst_Popc_en = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vRedAndOrXor_en = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vRedSum_min_max_en = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMCmp_en = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAdd_en = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAndOrXor_en = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMul_en = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vSlide_en = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vID_en = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vWiden_en = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAddSubCarry_en = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMoveXS_en = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMoveWhole_en = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMul_outNarrow = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAdd_outAddr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAndOrXor_outAddr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMul_outAddr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vSlide_outAddr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMerge_outAddr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vRed_outAddr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vID_outAddr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vFirst_Popc_outAddr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAAdd_vd = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAAdd_vd1 = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMove_outSca = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAAdd_outFXP = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT____Vcellinp__add_sub__DOT__vAdd_0__in_opSel = VL_RAND_RESET_I(9);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT____Vcellout__slide__DOT__vSlide_0__out_off = VL_RAND_RESET_I(12);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT____Vcellinp__red__DOT__vRed0__in_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT____VdfgTmp_h79e61d0d__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__narrow__DOT__vNarrow_0__DOT__s0_vec0 = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__narrow__DOT__vNarrow_0__DOT__s0_be = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__narrow__DOT__vNarrow_0__DOT__s0_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__narrow__DOT__vNarrow_0__DOT__turn = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__narrow__DOT__vNarrow_0__DOT__s0_sew = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__narrow__DOT__vNarrow_0__DOT__s0_32 = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__narrow__DOT__vNarrow_0__DOT__s0_16 = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vID_0__DOT__s0_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vID_0__DOT__s1_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vID_0__DOT__s2_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vID_0__DOT__s3_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vID_0__DOT__s4_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vID_0__DOT__s0_out_vec = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vID_0__DOT__s1_out_vec = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vID_0__DOT__s2_out_vec = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vID_0__DOT__s3_out_vec = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vID_0__DOT__s4_out_vec = VL_RAND_RESET_Q(64);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vID_0__DOT__s0_data[__Vi0] = VL_RAND_RESET_Q(64);
    }
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vID_0__DOT__s0_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vID_0__DOT__s1_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vID_0__DOT__s2_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vID_0__DOT__s3_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vID_0__DOT__s4_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_vec0 = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_vec0 = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_vec1 = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_vec1 = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_carry_in = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_carry_res = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_carry_res = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s2_carry_res = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_out_vec = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s2_out_vec = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s3_out_vec = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s4_out_vec = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_sew = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_sew = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s2_sew = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_opSel = VL_RAND_RESET_I(9);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_opSel = VL_RAND_RESET_I(9);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s2_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s3_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s4_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_gt = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_lt = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_equal = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s2_mask = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s3_mask = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s4_mask = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_start_idx = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_start_idx = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s2_start_idx = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_req_end = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_req_end = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s2_req_end = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s3_req_end = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_req_start = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_req_start = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s2_req_start = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_out_be = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_out_be = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s2_out_be = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s3_out_be = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s4_out_be = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s2_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s3_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s4_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s4_vd = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s4_vd1 = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_avg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_avg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s2_avg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s3_avg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s4_avg = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(81, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_result);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__w_minMax_result = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__w_s1_carry_result = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__w_gt = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__j = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT__w_vec0 = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT__w_vec1 = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT__v0_ext1 = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT__v0_ext2 = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT__v1_ext1 = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT__v1_ext2 = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_h0dcfaf79__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_h17099101__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_h173e301e__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_h11c8556e__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_h11e98a67__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_h119e2d8a__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_h11bf5159__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_h162f902f__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_h1664702e__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_h0bdd09bf__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_hcd9c4bd1__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_heb182f52__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_h129caf47__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_hcf774208__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_h28c577de__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_h1e1434dd__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_h1bbd3f05__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__min_max_mask__DOT__vMinMaxSelector0__DOT__sgn_bits8 = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__min_max_mask__DOT__vMinMaxSelector0__DOT__sgn_bits = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__min_max_mask__DOT__vMinMaxSelector0__DOT____VdfgTmp_hc48585f5__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__min_max_mask__DOT__vMinMaxSelector0__DOT____VdfgTmp_hf73ed51b__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__min_max_mask__DOT__vMinMaxSelector0__DOT____VdfgTmp_hc1104ac1__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__min_max_mask__DOT__vMinMaxSelector0__DOT____VdfgTmp_h878905ab__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__min_max_mask__DOT__vMinMaxSelector0__DOT____VdfgTmp_h624740d3__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s0_vec0 = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s0_vec1 = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s0_opSel = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s1_out_vec = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s2_out_vec = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s3_out_vec = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s4_out_vec = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s0_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s1_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s2_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s3_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s4_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s0_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s1_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s2_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s3_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s4_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s0_w_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s1_w_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s2_w_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s3_w_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s4_w_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s0_sca = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s1_sca = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s2_sca = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s3_sca = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s4_sca = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s0_mask = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s1_mask = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s2_mask = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s3_mask = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s4_mask = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0_a0 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0_b0 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0_a1 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0_b1 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1_a0 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1_b0 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1_a1 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1_b1 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2_a0 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2_b0 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2_a1 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2_b1 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3_a0 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3_b0 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3_a1 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3_b1 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1_p0 = VL_RAND_RESET_Q(34);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1_p1 = VL_RAND_RESET_Q(34);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2_p0 = VL_RAND_RESET_Q(34);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2_p1 = VL_RAND_RESET_Q(34);
    VL_RAND_RESET_W(67, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0_mult32);
    VL_RAND_RESET_W(67, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1_mult32);
    VL_RAND_RESET_W(67, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2_mult32);
    VL_RAND_RESET_W(67, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3_mult32);
    VL_RAND_RESET_W(130, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__w_add0);
    VL_RAND_RESET_W(130, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__w_add1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_b7 = VL_RAND_RESET_I(17);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_b6 = VL_RAND_RESET_I(17);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_b5 = VL_RAND_RESET_I(17);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_b4 = VL_RAND_RESET_I(17);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_b3 = VL_RAND_RESET_I(17);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_b2 = VL_RAND_RESET_I(17);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_b1 = VL_RAND_RESET_I(17);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_b0 = VL_RAND_RESET_I(17);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_h0 = VL_RAND_RESET_Q(33);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_h1 = VL_RAND_RESET_Q(33);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_h2 = VL_RAND_RESET_Q(33);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_h3 = VL_RAND_RESET_Q(33);
    VL_RAND_RESET_W(65, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_w0);
    VL_RAND_RESET_W(65, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_w1);
    VL_RAND_RESET_W(130, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_d0);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s0_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s1_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s2_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s3_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s0_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s1_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s2_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s3_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s0_sew = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s1_sew = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s2_sew = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s3_sew = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_sew = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s0_lsb = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s1_lsb = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s2_lsb = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s3_lsb = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_lsb = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s0_fxp_s = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s1_fxp_s = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s2_fxp_s = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s3_fxp_s = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s0_fxp_mul = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s1_fxp_mul = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s2_fxp_mul = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s3_fxp_mul = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s0_sr_64 = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s1_sr_64 = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s2_sr_64 = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s3_sr_64 = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_sr_64 = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s0_or_top = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s1_or_top = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s2_or_top = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s3_or_top = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_or_top = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s0_vd10 = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s1_vd10 = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s2_vd10 = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s3_vd10 = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_vd10 = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s0_narrow = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s1_narrow = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s2_narrow = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s3_narrow = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_narrow = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s0_top_bits = VL_RAND_RESET_I(25);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s1_top_bits = VL_RAND_RESET_I(25);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s2_top_bits = VL_RAND_RESET_I(25);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s3_top_bits = VL_RAND_RESET_I(25);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_top_bits = VL_RAND_RESET_I(25);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s0_shift = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s1_shift = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s2_shift = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s3_shift = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT____Vcellout__m0__out_mult16_p1 = VL_RAND_RESET_Q(35);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT____Vcellout__m0__out_mult16_p0 = VL_RAND_RESET_Q(35);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT____Vcellout__m0__out_mult8_b3 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT____Vcellout__m0__out_mult8_b2 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT____Vcellout__m0__out_mult8_b1 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT____Vcellout__m0__out_mult8_b0 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT____Vcellout__m3__out_mult16_p1 = VL_RAND_RESET_Q(35);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT____Vcellout__m3__out_mult16_p0 = VL_RAND_RESET_Q(35);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT____Vcellout__m3__out_mult8_b3 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT____Vcellout__m3__out_mult8_b2 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT____Vcellout__m3__out_mult8_b1 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT____Vcellout__m3__out_mult8_b0 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT__r_vec0 = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT__r_vec1 = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT__r_opSel = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT__r_sew = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT__a0 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT__a1 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT__b0 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT__b1 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT__b2 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT__b3 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT__a3_ext = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT__b3_ext = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT____VdfgTmp_h8ecbf4f4__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT____VdfgTmp_hf17bcef7__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT____VdfgTmp_haa65ff00__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT____VdfgTmp_hf13a33a9__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT____VdfgTmp_he1763645__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT____VdfgTmp_he0a64d24__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT____VdfgTmp_he0e7f0a2__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0__DOT__prod16_a0_b0 = VL_RAND_RESET_Q(33);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0__DOT__prod16_a0_b1 = VL_RAND_RESET_Q(33);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0__DOT__prod16_a1_b0 = VL_RAND_RESET_Q(33);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0__DOT__prod16_a1_b1 = VL_RAND_RESET_Q(33);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0__DOT__prod8_a0_b0_0 = VL_RAND_RESET_I(17);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0__DOT__prod8_a0_b0_1 = VL_RAND_RESET_I(17);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0__DOT__prod8_a1_b1_0 = VL_RAND_RESET_I(17);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0__DOT__prod8_a1_b1_1 = VL_RAND_RESET_I(17);
    VL_RAND_RESET_W(65, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0__DOT__add1);
    VL_RAND_RESET_W(65, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0__DOT__add2);
    VL_RAND_RESET_W(65, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0__DOT__w_add1);
    VL_RAND_RESET_W(65, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0__DOT__w_add2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__out_mult8_b0 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__out_mult8_b1 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__out_mult8_b2 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__out_mult8_b3 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__out_mult16_p0 = VL_RAND_RESET_Q(35);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__out_mult16_p1 = VL_RAND_RESET_Q(35);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod16_a0_b0 = VL_RAND_RESET_Q(33);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod16_a0_b1 = VL_RAND_RESET_Q(33);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod16_a1_b0 = VL_RAND_RESET_Q(33);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod16_a1_b1 = VL_RAND_RESET_Q(33);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod8_a0_b0_0 = VL_RAND_RESET_I(17);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod8_a0_b0_1 = VL_RAND_RESET_I(17);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod8_a1_b1_0 = VL_RAND_RESET_I(17);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod8_a1_b1_1 = VL_RAND_RESET_I(17);
    VL_RAND_RESET_W(65, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__add1);
    VL_RAND_RESET_W(65, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__add2);
    VL_RAND_RESET_W(65, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__w_add1);
    VL_RAND_RESET_W(65, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__w_add2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__out_mult8_b0 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__out_mult8_b1 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__out_mult8_b2 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__out_mult8_b3 = VL_RAND_RESET_I(18);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__out_mult16_p0 = VL_RAND_RESET_Q(35);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__out_mult16_p1 = VL_RAND_RESET_Q(35);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod16_a0_b0 = VL_RAND_RESET_Q(33);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod16_a0_b1 = VL_RAND_RESET_Q(33);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod16_a1_b0 = VL_RAND_RESET_Q(33);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod16_a1_b1 = VL_RAND_RESET_Q(33);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod8_a0_b0_0 = VL_RAND_RESET_I(17);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod8_a0_b0_1 = VL_RAND_RESET_I(17);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod8_a1_b1_0 = VL_RAND_RESET_I(17);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod8_a1_b1_1 = VL_RAND_RESET_I(17);
    VL_RAND_RESET_W(65, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__add1);
    VL_RAND_RESET_W(65, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__add2);
    VL_RAND_RESET_W(65, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__w_add1);
    VL_RAND_RESET_W(65, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__w_add2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3__DOT__prod16_a0_b0 = VL_RAND_RESET_Q(33);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3__DOT__prod16_a0_b1 = VL_RAND_RESET_Q(33);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3__DOT__prod16_a1_b0 = VL_RAND_RESET_Q(33);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3__DOT__prod16_a1_b1 = VL_RAND_RESET_Q(33);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3__DOT__prod8_a0_b0_0 = VL_RAND_RESET_I(17);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3__DOT__prod8_a0_b0_1 = VL_RAND_RESET_I(17);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3__DOT__prod8_a1_b1_0 = VL_RAND_RESET_I(17);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3__DOT__prod8_a1_b1_1 = VL_RAND_RESET_I(17);
    VL_RAND_RESET_W(65, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3__DOT__add1);
    VL_RAND_RESET_W(65, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3__DOT__add2);
    VL_RAND_RESET_W(65, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3__DOT__w_add1);
    VL_RAND_RESET_W(65, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3__DOT__w_add2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s0_vec0 = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s0_vec1 = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s1_vec1 = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s2_up_remainder = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s2_up_result = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s3_up_result = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(128, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s1_up_result);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s2_down_result = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s2_down_remainder = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s1_down_remainder = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s1_down_vec1_end = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s2_down_vec1_end = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s3_down_result = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s4_result = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(128, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s1_down_result);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s0_insert = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s0_shift = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s0_start = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s1_start = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s0_end = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s1_end = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s2_end = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s0_opSel = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s1_opSel = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s2_opSel = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s3_opSel = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s0_be = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s1_be = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s2_be = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s3_be = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s4_be = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s0_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s1_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s2_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s3_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s4_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s0_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s1_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s2_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s3_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s4_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s0_out_off = VL_RAND_RESET_I(12);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s1_out_off = VL_RAND_RESET_I(12);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s2_out_off = VL_RAND_RESET_I(12);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s3_out_off = VL_RAND_RESET_I(12);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s4_out_off = VL_RAND_RESET_I(12);
    VL_RAND_RESET_W(128, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__w_s0_down_result);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__w_s1_up_remainder = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__w_s0_vec1 = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s0_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s1_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s2_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s3_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s4_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s0_mask = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s0_vec0 = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s0_vec1 = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s1_out_vec = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s2_out_vec = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s3_out_vec = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s4_out_vec = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s0_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s1_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s2_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s3_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s4_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__w_s1_out_vec = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__idx_out = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__found = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__count = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__w_count = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__w_s1_mask = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_start_idx = VL_RAND_RESET_I(10);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_end = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s1_end = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s2_end = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s3_end = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s4_end = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_opSel = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s1_opSel = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s2_opSel = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s3_opSel = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s4_opSel = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s1_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s2_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s3_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s4_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT____Vcellinp__vFirst_bit0__in_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vFirst_bit0__DOT__s0_idx_next = VL_RAND_RESET_I(10);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vFirst_bit0__DOT__s0_idx_base = VL_RAND_RESET_I(10);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vFirst_bit0__DOT__s0_idx = VL_RAND_RESET_I(10);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vFirst_bit0__DOT__s0_found = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vFirst_bit0__DOT__found_one_nxt = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0 = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_count = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s0_vec0 = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s0_opSel = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s1_opSel = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s2_opSel = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s3_opSel = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s0_sew = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s1_sew = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s2_sew = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s3_sew = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s4_sew = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s0_start = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s1_start = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s2_start = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s3_start = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s0_end = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s1_end = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s2_end = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s3_end = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s4_end = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s0_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s1_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s2_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s3_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s0_vec1 = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s1_vec1 = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s2_vec1 = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s3_vec1 = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s0_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s1_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s2_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s3_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s4_out_addr = VL_RAND_RESET_I(5);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s0_lop_sum = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s1_lop_sum = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s2_lop_sum = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s3_lop_sum = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s4_lop_sum = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s1_sumOut = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s2_sumOut = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s3_sumOut = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s4_sumOut = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s4_be = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT____Vcellout__lop64__out_vec = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT____Vcellout__lop16__out_vec = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT____Vcellinp__lop16__in_en = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT____Vcellout__lop8__out_vec = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT____Vcellinp__lop8__in_en = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT____Vcellout__genblk1__DOT__lop32__out_vec = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT____Vcellinp__genblk1__DOT__lop32__in_en = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__lop64__DOT____VdfgTmp_h6e386e6f__0 = 0;
    VL_RAND_RESET_W(81, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum64__DOT__result);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum64__DOT__minMax_result = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum64__DOT____Vcellinp__genblk1__DOT__vAdd_unit0__vec0 = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum64__DOT__genblk1__DOT__vAdd_unit0__DOT__v0_ext1 = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum64__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT__equal = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum64__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT__sgn_bits8 = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum64__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT__sgn_bits = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum64__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_hc48585f5__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum64__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_hf73ed51b__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum64__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_hc1104ac1__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum64__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_h878905ab__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum64__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_h624740d3__0 = 0;
    VL_RAND_RESET_W(81, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum16__DOT__result);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum16__DOT__genblk1__DOT__vAdd_unit0__DOT__v0_ext1 = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum16__DOT__genblk1__DOT__vAdd_unit0__DOT____VdfgTmp_h9730cce6__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum16__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT__sgn_bits8 = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum16__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT__sgn_bits = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum16__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_hc48585f5__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum16__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_hf73ed51b__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum16__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_hc1104ac1__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum16__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_h878905ab__0 = 0;
    VL_RAND_RESET_W(81, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum8__DOT__result);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum8__DOT__genblk1__DOT__vAdd_unit0__DOT__v0_ext1 = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum8__DOT__genblk1__DOT__vAdd_unit0__DOT____VdfgTmp_h9730cce6__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum8__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT__sgn_bits8 = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum8__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_hc48585f5__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum8__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_hf73ed51b__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum8__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_hc1104ac1__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum8__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_h878905ab__0 = 0;
    VL_RAND_RESET_W(81, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__genblk2__DOT__sum32__DOT__result);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__genblk2__DOT__sum32__DOT__minMax_result = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__genblk2__DOT__sum32__DOT__genblk1__DOT__vAdd_unit0__DOT__v0_ext1 = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__genblk2__DOT__sum32__DOT__genblk1__DOT__vAdd_unit0__DOT____VdfgTmp_h9730cce6__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__genblk2__DOT__sum32__DOT__genblk1__DOT__vAdd_unit0__DOT____VdfgTmp_hb92bc7c9__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__genblk2__DOT__sum32__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT__sgn_bits8 = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__genblk2__DOT__sum32__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT__sgn_bits = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__genblk2__DOT__sum32__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_hc48585f5__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__genblk2__DOT__sum32__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_hf73ed51b__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__genblk2__DOT__sum32__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_hc1104ac1__0 = 0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__genblk2__DOT__sum32__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_h878905ab__0 = 0;
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__gen_be_alu__DOT__avl_be_sew[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__count = VL_RAND_RESET_I(11);
    for (int __Vi0 = 0; __Vi0 < 2048; ++__Vi0) {
        VL_RAND_RESET_W(65, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__FIFO[__Vi0]);
    }
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__r_count_d = VL_RAND_RESET_I(11);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__w_count_d = VL_RAND_RESET_I(11);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__r_count = VL_RAND_RESET_I(11);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__w_count = VL_RAND_RESET_I(11);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__vm_alu__DOT__vmask_sew[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__write_index = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__read_index = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__inflight_count = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__id_list_fifo__DOT____Vcellout__gen_width_3_plus__DOT__write_port__ram_data_out = VL_RAND_RESET_I(10);
    vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__lfsr_read_index__DOT__feedback = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__lfsr_write_index__DOT__feedback = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 8; ++__Vi0) {
        vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram[__Vi0] = VL_RAND_RESET_I(10);
    }
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__state_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__state_next = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__id_reg = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__id_next = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__addr_reg = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__addr_next = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__data_reg = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__data_next = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__strb_reg = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__strb_next = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__wuser_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__wuser_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__burst_reg = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__burst_next = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__burst_size_reg = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__burst_size_next = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__master_burst_reg = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__master_burst_next = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__master_burst_size_reg = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__master_burst_size_next = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__burst_active_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__burst_active_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__first_transfer_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__first_transfer_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_awready_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_awready_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_wready_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_wready_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_bid_reg = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_bid_next = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_bresp_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_bresp_next = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_buser_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_buser_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_bvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_bvalid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awid_reg = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awid_next = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awaddr_reg = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awaddr_next = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awlen_reg = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awlen_next = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awsize_reg = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awsize_next = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awburst_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awburst_next = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awlock_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awlock_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awcache_reg = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awcache_next = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awprot_reg = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awprot_next = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awqos_reg = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awqos_next = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awregion_reg = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awregion_next = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awuser_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awuser_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awvalid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_bready_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_bready_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wdata_int = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wstrb_int = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wlast_int = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wuser_int = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wvalid_int = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wready_int_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wready_int_early = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__i = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wdata_reg = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wstrb_reg = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wlast_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wuser_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wvalid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__temp_m_axi_wdata_reg = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__temp_m_axi_wstrb_reg = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__temp_m_axi_wlast_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__temp_m_axi_wuser_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__temp_m_axi_wvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__temp_m_axi_wvalid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__store_axi_w_int_to_output = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__store_axi_w_int_to_temp = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__store_axi_w_temp_to_output = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__state_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__state_next = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__id_reg = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__id_next = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__addr_reg = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__addr_next = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__data_reg = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__data_next = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__resp_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__resp_next = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__ruser_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__ruser_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__burst_reg = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__burst_next = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__burst_size_reg = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__burst_size_next = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__master_burst_reg = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__master_burst_next = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__master_burst_size_reg = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__master_burst_size_next = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_arready_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_arready_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arid_reg = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arid_next = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_araddr_reg = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_araddr_next = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arlen_reg = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arlen_next = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arsize_reg = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arsize_next = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arburst_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arburst_next = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arlock_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arlock_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arcache_reg = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arcache_next = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arprot_reg = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arprot_next = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arqos_reg = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arqos_next = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arregion_reg = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arregion_next = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_aruser_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_aruser_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arvalid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_rready_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_rready_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rid_int = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rdata_int = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rresp_int = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rlast_int = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_ruser_int = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rvalid_int = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rready_int_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rid_reg = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rdata_reg = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rresp_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rlast_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_ruser_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rvalid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__temp_s_axi_rid_reg = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__temp_s_axi_rdata_reg = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__temp_s_axi_rresp_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__temp_s_axi_rlast_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__temp_s_axi_ruser_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__temp_s_axi_rvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__temp_s_axi_rvalid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__store_axi_r_int_to_output = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__store_axi_r_int_to_temp = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__store_axi_r_temp_to_output = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__int_axi_awready = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__int_s_axi_wready = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__int_axi_wready = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__int_axi_bvalid = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__s_cpl_id = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__s_cpl_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__w_select_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__w_select_next = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__w_drop_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__w_drop_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__w_select_valid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__w_select_valid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_bid_reg = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_bid_next = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_bvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_bvalid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_acknowledge = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__m_axi_bvalid_mux = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__s_cpl_id = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__s_cpl_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__w_select_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__w_select_next = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__w_drop_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__w_drop_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__w_select_valid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__w_select_valid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_bid_reg = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_bid_next = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_bvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_bvalid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_acknowledge = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__m_axi_bvalid_mux = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT____Vcellout__s_ifaces__BRA__1__KET____DOT__reg_inst__s_axi_wready = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_start = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_complete = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_count_reg = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__w_select_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__w_select_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__w_select_valid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__w_select_valid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__w_select_new_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__w_select_new_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_acknowledge = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__s_axi_awvalid_mux = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__s_axi_wdata_mux = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__s_axi_wstrb_mux = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__s_axi_wlast_mux = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__s_axi_wvalid_mux = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT____VdfgTmp_h10656024__0 = 0;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT____VdfgTmp_h274b4b5e__0 = 0;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT____VdfgTmp_h1a42b60d__0 = 0;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT____VdfgTmp_h39acbbc8__0 = 0;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT____VdfgTmp_h76a83c01__0 = 0;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT____VdfgTmp_h765d7b6e__0 = 0;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__i = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__j = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_reg = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_next = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__s_axi_aready_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__s_axi_aready_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_aregion_reg = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_aregion_next = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_select_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_select_next = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_avalid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_avalid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_decerr_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_decerr_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_wc_valid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_wc_valid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_rc_valid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_rc_valid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__match = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_start = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_count_reg = VL_RAND_RESET_I(5);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg[__Vi0] = VL_RAND_RESET_I(5);
    }
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_active = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_match = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_complete = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT____VdfgTmp_hb9a644b6__0 = 0;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT____VdfgTmp_hbb2ff3b7__0 = 0;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT____VdfgTmp_h066a711c__0 = 0;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT____VdfgTmp_h07eba8a5__0 = 0;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_next = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_valid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_valid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_encoded_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_encoded_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__mask_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__mask_next = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__priority_encoder_inst__DOT__input_padded = VL_RAND_RESET_I(2);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__priority_encoder_inst__DOT__stage_valid[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__priority_encoder_inst__DOT__stage_enc[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__priority_encoder_masked__DOT__stage_valid[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__priority_encoder_masked__DOT__stage_enc[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk3__DOT__m_axi_bready_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bid_reg = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bresp_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_buser_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bvalid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk3__DOT__store_axi_b_input_to_output = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__i = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__j = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_reg = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_next = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__s_axi_aready_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__s_axi_aready_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_aregion_reg = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_aregion_next = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_select_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_select_next = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_avalid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_avalid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_decerr_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_decerr_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_wc_valid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_wc_valid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_rc_valid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_rc_valid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__match = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_start = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_count_reg = VL_RAND_RESET_I(5);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg[__Vi0] = VL_RAND_RESET_I(5);
    }
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_active = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_match = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_complete = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT____VdfgTmp_hb9a644b6__0 = 0;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT____VdfgTmp_hbb2ff3b7__0 = 0;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT____VdfgTmp_h066a711c__0 = 0;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT____VdfgTmp_h07eba8a5__0 = 0;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_next = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_valid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_valid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_encoded_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_encoded_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__mask_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__mask_next = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__priority_encoder_inst__DOT__input_padded = VL_RAND_RESET_I(2);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__priority_encoder_inst__DOT__stage_valid[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__priority_encoder_inst__DOT__stage_enc[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__priority_encoder_masked__DOT__stage_valid[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__priority_encoder_masked__DOT__stage_enc[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__m_axi_bready_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bid_reg = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bresp_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_buser_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bvalid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__store_axi_b_input_to_output = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_next = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_valid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_valid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__mask_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__mask_next = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_inst__DOT__input_padded = VL_RAND_RESET_I(2);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_inst__DOT__stage_valid[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_inst__DOT__stage_enc[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_masked__DOT__stage_valid[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_masked__DOT__stage_enc[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__s_axi_awready_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awid_reg = VL_RAND_RESET_I(7);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awaddr_reg = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awlen_reg = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awsize_reg = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awburst_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awlock_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awcache_reg = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awprot_reg = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awqos_reg = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awregion_reg = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awuser_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awvalid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__store_axi_aw_input_to_output = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_wready_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_wdata_reg = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_wstrb_reg = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_wlast_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_wuser_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_wvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_wvalid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_m_axi_wdata_reg = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_m_axi_wstrb_reg = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_m_axi_wlast_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_m_axi_wuser_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_m_axi_wvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_m_axi_wvalid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_w_input_to_output = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_w_input_to_temp = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_w_temp_to_output = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__int_axi_arready = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__int_axi_rvalid = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__s_cpl_id = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__s_cpl_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_rid_reg = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_rid_next = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_rlast_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_rlast_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_rvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_rvalid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_rready = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_len_reg = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_len_next = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_acknowledge = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__m_axi_rdata_mux = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__m_axi_rresp_mux = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__m_axi_rlast_mux = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__m_axi_rvalid_mux = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__s_cpl_id = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__s_cpl_valid = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_rid_reg = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_rid_next = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_rlast_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_rlast_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_rvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_rvalid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_rready = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_len_reg = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_len_next = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_acknowledge = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__m_axi_rdata_mux = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__m_axi_rresp_mux = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__m_axi_rlast_mux = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__m_axi_rvalid_mux = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_start = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_complete = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_count_reg = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_limit = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_acknowledge = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__s_axi_arvalid_mux = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT____VdfgTmp_h10656024__0 = 0;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT____VdfgTmp_h274b4b5e__0 = 0;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT____VdfgTmp_h374469b8__0 = 0;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT____VdfgTmp_h0241b9ce__0 = 0;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT____VdfgTmp_h65512b5a__0 = 0;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT____VdfgTmp_hbc9a0d68__0 = 0;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__i = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__j = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_reg = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_next = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__s_axi_aready_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__s_axi_aready_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_aregion_reg = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_aregion_next = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_select_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_select_next = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_avalid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_avalid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_decerr_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_decerr_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_wc_valid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_wc_valid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_rc_valid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_rc_valid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__match = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_start = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_count_reg = VL_RAND_RESET_I(5);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg[__Vi0] = VL_RAND_RESET_I(5);
    }
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_active = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_match = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_complete = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT____VdfgTmp_hb9a644b6__0 = 0;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT____VdfgTmp_hbb2ff3b7__0 = 0;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT____VdfgTmp_h066a711c__0 = 0;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT____VdfgTmp_h07eba8a5__0 = 0;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_next = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_valid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_valid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_encoded_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_encoded_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__mask_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__mask_next = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__priority_encoder_inst__DOT__input_padded = VL_RAND_RESET_I(2);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__priority_encoder_inst__DOT__stage_valid[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__priority_encoder_inst__DOT__stage_enc[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__priority_encoder_masked__DOT__stage_valid[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__priority_encoder_masked__DOT__stage_enc[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_rready_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rid_reg = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rdata_reg = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rresp_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rlast_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_ruser_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rvalid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rid_reg = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rdata_reg = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rresp_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rlast_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_ruser_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rvalid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_r_input_to_output = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_r_input_to_temp = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_r_temp_to_output = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__i = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__j = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_reg = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_next = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__s_axi_aready_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__s_axi_aready_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_aregion_reg = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_aregion_next = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_select_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_select_next = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_avalid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_avalid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_decerr_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_decerr_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_wc_valid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_wc_valid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_rc_valid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_rc_valid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__match = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_start = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_count_reg = VL_RAND_RESET_I(5);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg[__Vi0] = VL_RAND_RESET_I(5);
    }
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_active = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_match = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_complete = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT____VdfgTmp_hb9a644b6__0 = 0;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT____VdfgTmp_hbb2ff3b7__0 = 0;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT____VdfgTmp_h066a711c__0 = 0;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT____VdfgTmp_h07eba8a5__0 = 0;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_next = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_valid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_valid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_encoded_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_encoded_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__mask_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__mask_next = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__priority_encoder_inst__DOT__input_padded = VL_RAND_RESET_I(2);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__priority_encoder_inst__DOT__stage_valid[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__priority_encoder_inst__DOT__stage_enc[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__priority_encoder_masked__DOT__stage_valid[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__priority_encoder_masked__DOT__stage_enc[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_rready_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rid_reg = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rdata_reg = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rresp_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rlast_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_ruser_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rvalid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rid_reg = VL_RAND_RESET_I(6);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rdata_reg = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rresp_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rlast_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_ruser_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rvalid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_r_input_to_output = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_r_input_to_temp = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_r_temp_to_output = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_next = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_valid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_valid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__mask_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__mask_next = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_inst__DOT__input_padded = VL_RAND_RESET_I(2);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_inst__DOT__stage_valid[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_inst__DOT__stage_enc[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_masked__DOT__stage_valid[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_masked__DOT__stage_enc[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__s_axi_arready_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arid_reg = VL_RAND_RESET_I(7);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_araddr_reg = VL_RAND_RESET_I(32);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arlen_reg = VL_RAND_RESET_I(8);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arsize_reg = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arburst_reg = VL_RAND_RESET_I(2);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arlock_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arcache_reg = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arprot_reg = VL_RAND_RESET_I(3);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arqos_reg = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arregion_reg = VL_RAND_RESET_I(4);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_aruser_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arvalid_next = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__store_axi_ar_input_to_output = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__stats_block__DOT__log_file = 0;
    vlSelf->cva5_sim__DOT__stats_block__DOT__en = VL_RAND_RESET_I(1);
    vlSelf->cva5_sim__DOT__stats_block__DOT__instructions_retired = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__stats_block__DOT__cycle_count = VL_RAND_RESET_Q(64);
    for (int __Vi0 = 0; __Vi0 < 28; ++__Vi0) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0 = 0; __Vi0 < 7; ++__Vi0) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0 = 0; __Vi0 < 7; ++__Vi0) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_inc[__Vi0] = VL_RAND_RESET_I(2);
    }
    vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0 = VL_RAND_RESET_Q(64);
    vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_he8dd5623__0 = VL_RAND_RESET_Q(64);
    vlSelf->__VdfgTmp_hc14a2981__0 = 0;
    vlSelf->__VdfgTmp_h8970d10f__0 = 0;
    vlSelf->__VdfgTmp_h6d79c6cc__0 = 0;
    vlSelf->__VdfgTmp_h1d58ce79__0 = 0;
    vlSelf->__VdfgTmp_h988dd293__0 = 0;
    vlSelf->__VdfgTmp_hcebced5e__0 = 0;
    vlSelf->__VdfgTmp_h6c65d37d__0 = 0;
    vlSelf->__Vdly__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__linefill_in_progress = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__replacement_way = VL_RAND_RESET_I(2);
    vlSelf->__Vdly__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__running = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__reg_count = VL_RAND_RESET_I(10);
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__vm_d = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__funct6_d = VL_RAND_RESET_I(6);
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__opcode_mjr_d = VL_RAND_RESET_I(7);
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__opcode_mnr_d = VL_RAND_RESET_I(3);
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__dest_d = VL_RAND_RESET_I(5);
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__lumop_d = VL_RAND_RESET_I(5);
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__mop_d = VL_RAND_RESET_I(2);
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__opcode_mjr_m = VL_RAND_RESET_I(7);
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__opcode_mnr_m = VL_RAND_RESET_I(2);
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m = VL_RAND_RESET_I(5);
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__lumop_m = VL_RAND_RESET_I(5);
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__mop_m = VL_RAND_RESET_I(2);
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__wait_mem = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__wait_mem_msk = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v0 = 0;
    vlSelf->__Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v0 = 0;
    vlSelf->__Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v0 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v0 = 0;
    vlSelf->__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v1 = 0;
    vlSelf->__Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v1 = 0;
    vlSelf->__Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v1 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v1 = 0;
    vlSelf->__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v2 = 0;
    vlSelf->__Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v2 = 0;
    vlSelf->__Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v2 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v2 = 0;
    vlSelf->__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v3 = 0;
    vlSelf->__Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v3 = 0;
    vlSelf->__Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v3 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v3 = 0;
    vlSelf->__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v4 = 0;
    vlSelf->__Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v4 = 0;
    vlSelf->__Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v4 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v4 = 0;
    vlSelf->__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v5 = 0;
    vlSelf->__Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v5 = 0;
    vlSelf->__Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v5 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v5 = 0;
    vlSelf->__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v6 = 0;
    vlSelf->__Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v6 = 0;
    vlSelf->__Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v6 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v6 = 0;
    vlSelf->__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v7 = 0;
    vlSelf->__Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v7 = 0;
    vlSelf->__Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v7 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v7 = 0;
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__avl = VL_RAND_RESET_I(11);
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__turn = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__narrow__DOT__vNarrow_0__DOT__turn = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s3_out_vec = VL_RAND_RESET_Q(64);
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s3_valid = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s2_start_idx = VL_RAND_RESET_I(6);
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s3_out_be = VL_RAND_RESET_I(8);
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s1_end = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s2_end = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s3_end = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__idx_out = VL_RAND_RESET_Q(64);
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__found = VL_RAND_RESET_Q(64);
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__count = VL_RAND_RESET_Q(64);
    vlSelf->__Vtrigrprev__TOP__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start = VL_RAND_RESET_I(2);
    vlSelf->__Vtrigrprev__TOP__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start = VL_RAND_RESET_I(2);
    vlSelf->__Vtrigrprev__TOP__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start = VL_RAND_RESET_I(2);
    vlSelf->__Vtrigrprev__TOP__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start = VL_RAND_RESET_I(2);
    vlSelf->__VstlDidInit = 0;
    vlSelf->__VstlIterCount = 0;
    vlSelf->__VicoDidInit = 0;
    vlSelf->__VicoIterCount = 0;
    vlSelf->__Vtrigrprev__TOP__clk = VL_RAND_RESET_I(1);
    vlSelf->__VactDidInit = 0;
    vlSelf->__VactIterCount = 0;
    vlSelf->__VactContinue = 0;
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->__Vm_traceActivity[__Vi0] = 0;
    }
}
