/*
 * RCC_Config.h
 *
 *  Created on Apr 28, 2023
 *      Author, Elsayed mansour
 */

#ifndef RCC_CONFIG_H_
#define RCC_CONFIG_H_

enum CLK_Type
{
	HSI,
	HSE,
	HSE_2,
	PLL
};

enum State
{
	ON,
	OFF
};

enum MultiFactor
{
	InCLK_2,
	InCLK_3,
	InCLK_4,
	InCLK_5,
	InCLK_6,
	InCLK_7,
	InCLK_8,
	InCLK_9,
	InCLK_10,
	InCLK_11,
	InCLK_12,
	InCLK_13,
	InCLK_14,
	InCLK_15,
	InCLK_16
};

enum Peripherals
{
	/*AHB*/
	AHB_DMA1EN,
	AHB_DMA2EN,
	AHB_SRAMEN,
	AHB_FLITFEN=4,
	AHB_CRCEN,
	AHB_FSMCEN=8,
	AHB_SDIOEN,
	/*APB2*/
	APB2_AFIOEN=0,
	APB2_IOPAEN=2,
	APB2_IOPBEN,
	APB2_IOPCEN,
	APB2_IOPDEN,
	APB2_IOPEEN,
	APB2_IOPFEN,
	APB2_IOPGEN,
	APB2_ADC1EN,
	APB2_ADC2EN,
	APB2_TIM1EN,
	APB2_SPI1EN,
	APB2_TIM8EN,
	APB2_USART1EN,
	APB2_ADC3EN,
	APB2_TIM9EN=19,
	APB2_TIM10EN,
	APB2_TIM11EN,
	/*APB1*/
	APB1_TIM2EN=0,
	APB1_TIM3EN,
	APB1_TIM4EN,
	APB1_TIM5EN,
	APB1_TIM6EN,
	APB1_TIM7EN,
	APB1_TIM12EN,
	APB1_TIM13EN,
	APB1_TIM14EN,
	APB1_WWDGEN=11,
	APB1_SPI2EN=14,
	APB1_SPI3EN,
	APB1_USART2EN=17,
	APB1_USART3EN,
	APB1_UART4EN,
	APB1_UART5EN,
	APB1_I2C1EN,
	APB1_I2C2EN,
	APB1_USBEN,
	APB1_CANEN=25,
	APB1_BKPEN=27,
	APB1_PWREN,
	APB1_DACEN,
};
#endif /* RCC_CONFIG_H_ */
