-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.4/828904 Production Release                      
-- Build Date:               Thu Jul 25 13:12:11 PDT 2019                        
                                                                                 
-- Generated by:             mdk@mdk-FX504                                       
-- Generated date:           Wed Oct 16 12:33:18 PDT 2019                        

Solution Settings: histogram_main.v1
  Current state: schedule
  Project: histogram_hls
  
  Design Input Files Specified
    $PROJECT_HOME/histogram_main.cpp
      $PROJECT_HOME/histogram.h
        $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/ac_channel.h
        $PROJECT_HOME/params.h
    $PROJECT_HOME/histogram_hls.cpp
      $PROJECT_HOME/params.h
      $PROJECT_HOME/histogram.h
        $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/ac_channel.h
    $PROJECT_HOME/histogram_tb.cpp
  
  Clock Information
    Clock Signal Edge Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ---- ------ ----------------- ----------- ------------------------
    
  I/O Data Ranges
    Port Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ---- ---- -------- --------- --------- ------- -------- --------
    clk  IN   Unsigned         1                                     
    rst  IN   Unsigned         1                                     
    
  Memory Resources
    Resource Name: /histogram_main/data_in:rsc
      Memory Component: ccs_in_wait                  Size:         1 x 8
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                Indices Phys Memory Address     
      ----------------------- ------- -----------------------
      /histogram_main/data_in     0:7 00000000-00000000 (0-0) 
      
    Resource Name: /histogram_main/hist_out:rsc
      Memory Component: ccs_in_wait                  Size:         1 x 2048
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                 Indices Phys Memory Address     
      ------------------------ ------- -----------------------
      /histogram_main/hist_out  0:2047 00000000-00000000 (0-0) 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
    ------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
    
  Loop Execution Profile
    Process Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ------- ---------------- ------------ -------------------------- ----------------- --------
    
  End of Report
