
uart.elf:     file format elf32-littlearm


Disassembly of section .text:

80100000 <_start>:
80100000:	e59fd028 	ldr	sp, [pc, #40]	; 80100030 <clean+0x14>
80100004:	eb000001 	bl	80100010 <clean_bss>
80100008:	fa000063 	blx	8010019c <main>

8010000c <halt>:
8010000c:	eafffffe 	b	8010000c <halt>

80100010 <clean_bss>:
80100010:	e59f101c 	ldr	r1, [pc, #28]	; 80100034 <clean+0x18>
80100014:	e59f201c 	ldr	r2, [pc, #28]	; 80100038 <clean+0x1c>
80100018:	e3a03000 	mov	r3, #0

8010001c <clean>:
8010001c:	e5813000 	str	r3, [r1]
80100020:	e2811004 	add	r1, r1, #4
80100024:	e1510002 	cmp	r1, r2
80100028:	1afffffb 	bne	8010001c <clean>
8010002c:	e1a0f00e 	mov	pc, lr
80100030:	80200000 	eorhi	r0, r0, r0
80100034:	801001ec 	andshi	r0, r0, ip, ror #3
80100038:	801001f4 			; <UNDEFINED> instruction: 0x801001f4

8010003c <Uart_Init>:
8010003c:	b480      	push	{r7}
8010003e:	af00      	add	r7, sp, #0
80100040:	f240 12ec 	movw	r2, #492	; 0x1ec
80100044:	f2c8 0210 	movt	r2, #32784	; 0x8010
80100048:	2384      	movs	r3, #132	; 0x84
8010004a:	f2c0 230e 	movt	r3, #526	; 0x20e
8010004e:	6013      	str	r3, [r2, #0]
80100050:	f240 12f0 	movw	r2, #496	; 0x1f0
80100054:	f2c8 0210 	movt	r2, #32784	; 0x8010
80100058:	2388      	movs	r3, #136	; 0x88
8010005a:	f2c0 230e 	movt	r3, #526	; 0x20e
8010005e:	6013      	str	r3, [r2, #0]
80100060:	f240 13f0 	movw	r3, #496	; 0x1f0
80100064:	f2c8 0310 	movt	r3, #32784	; 0x8010
80100068:	681b      	ldr	r3, [r3, #0]
8010006a:	2200      	movs	r2, #0
8010006c:	601a      	str	r2, [r3, #0]
8010006e:	f240 13ec 	movw	r3, #492	; 0x1ec
80100072:	f2c8 0310 	movt	r3, #32784	; 0x8010
80100076:	681b      	ldr	r3, [r3, #0]
80100078:	2200      	movs	r2, #0
8010007a:	601a      	str	r2, [r3, #0]
8010007c:	2300      	movs	r3, #0
8010007e:	f2c0 2302 	movt	r3, #514	; 0x202
80100082:	2200      	movs	r2, #0
80100084:	f2c0 2202 	movt	r2, #514	; 0x202
80100088:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
8010008c:	f042 0201 	orr.w	r2, r2, #1
80100090:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
80100094:	2200      	movs	r2, #0
80100096:	f2c0 2202 	movt	r2, #514	; 0x202
8010009a:	2300      	movs	r3, #0
8010009c:	f2c0 2302 	movt	r3, #514	; 0x202
801000a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
801000a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
801000a8:	f043 0326 	orr.w	r3, r3, #38	; 0x26
801000ac:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
801000b0:	2300      	movs	r3, #0
801000b2:	f2c0 2302 	movt	r3, #514	; 0x202
801000b6:	2200      	movs	r2, #0
801000b8:	f2c0 2202 	movt	r2, #514	; 0x202
801000bc:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
801000c0:	f042 0204 	orr.w	r2, r2, #4
801000c4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
801000c8:	2300      	movs	r3, #0
801000ca:	f2c0 2302 	movt	r3, #514	; 0x202
801000ce:	f44f 7220 	mov.w	r2, #640	; 0x280
801000d2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
801000d6:	2300      	movs	r3, #0
801000d8:	f2c0 2302 	movt	r3, #514	; 0x202
801000dc:	2247      	movs	r2, #71	; 0x47
801000de:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
801000e2:	2300      	movs	r3, #0
801000e4:	f2c0 2302 	movt	r3, #514	; 0x202
801000e8:	f640 4234 	movw	r2, #3124	; 0xc34
801000ec:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
801000f0:	2300      	movs	r3, #0
801000f2:	f2c0 2302 	movt	r3, #514	; 0x202
801000f6:	2200      	movs	r2, #0
801000f8:	f2c0 2202 	movt	r2, #514	; 0x202
801000fc:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
80100100:	f042 0201 	orr.w	r2, r2, #1
80100104:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
80100108:	bf00      	nop
8010010a:	46bd      	mov	sp, r7
8010010c:	f85d 7b04 	ldr.w	r7, [sp], #4
80100110:	4770      	bx	lr

80100112 <PutChar>:
80100112:	b480      	push	{r7}
80100114:	b083      	sub	sp, #12
80100116:	af00      	add	r7, sp, #0
80100118:	6078      	str	r0, [r7, #4]
8010011a:	bf00      	nop
8010011c:	2300      	movs	r3, #0
8010011e:	f2c0 2302 	movt	r3, #514	; 0x202
80100122:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
80100126:	f003 0308 	and.w	r3, r3, #8
8010012a:	2b00      	cmp	r3, #0
8010012c:	d0f6      	beq.n	8010011c <PutChar+0xa>
8010012e:	2300      	movs	r3, #0
80100130:	f2c0 2302 	movt	r3, #514	; 0x202
80100134:	687a      	ldr	r2, [r7, #4]
80100136:	b2d2      	uxtb	r2, r2
80100138:	641a      	str	r2, [r3, #64]	; 0x40
8010013a:	bf00      	nop
8010013c:	370c      	adds	r7, #12
8010013e:	46bd      	mov	sp, r7
80100140:	f85d 7b04 	ldr.w	r7, [sp], #4
80100144:	4770      	bx	lr

80100146 <GetChar>:
80100146:	b480      	push	{r7}
80100148:	af00      	add	r7, sp, #0
8010014a:	bf00      	nop
8010014c:	2300      	movs	r3, #0
8010014e:	f2c0 2302 	movt	r3, #514	; 0x202
80100152:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
80100156:	f003 0301 	and.w	r3, r3, #1
8010015a:	2b00      	cmp	r3, #0
8010015c:	d0f6      	beq.n	8010014c <GetChar+0x6>
8010015e:	2300      	movs	r3, #0
80100160:	f2c0 2302 	movt	r3, #514	; 0x202
80100164:	681b      	ldr	r3, [r3, #0]
80100166:	b2db      	uxtb	r3, r3
80100168:	4618      	mov	r0, r3
8010016a:	46bd      	mov	sp, r7
8010016c:	f85d 7b04 	ldr.w	r7, [sp], #4
80100170:	4770      	bx	lr

80100172 <PutStr>:
80100172:	b580      	push	{r7, lr}
80100174:	b082      	sub	sp, #8
80100176:	af00      	add	r7, sp, #0
80100178:	6078      	str	r0, [r7, #4]
8010017a:	e007      	b.n	8010018c <PutStr+0x1a>
8010017c:	687b      	ldr	r3, [r7, #4]
8010017e:	781b      	ldrb	r3, [r3, #0]
80100180:	4618      	mov	r0, r3
80100182:	f7ff ffc6 	bl	80100112 <PutChar>
80100186:	687b      	ldr	r3, [r7, #4]
80100188:	3301      	adds	r3, #1
8010018a:	607b      	str	r3, [r7, #4]
8010018c:	687b      	ldr	r3, [r7, #4]
8010018e:	781b      	ldrb	r3, [r3, #0]
80100190:	2b00      	cmp	r3, #0
80100192:	d1f3      	bne.n	8010017c <PutStr+0xa>
80100194:	bf00      	nop
80100196:	3708      	adds	r7, #8
80100198:	46bd      	mov	sp, r7
8010019a:	bd80      	pop	{r7, pc}

8010019c <main>:
8010019c:	b580      	push	{r7, lr}
8010019e:	b082      	sub	sp, #8
801001a0:	af00      	add	r7, sp, #0
801001a2:	f7ff ff4b 	bl	8010003c <Uart_Init>
801001a6:	f240 10dc 	movw	r0, #476	; 0x1dc
801001aa:	f2c8 0010 	movt	r0, #32784	; 0x8010
801001ae:	f7ff ffe0 	bl	80100172 <PutStr>
801001b2:	f7ff ffc8 	bl	80100146 <GetChar>
801001b6:	4603      	mov	r3, r0
801001b8:	71fb      	strb	r3, [r7, #7]
801001ba:	79fb      	ldrb	r3, [r7, #7]
801001bc:	2b0a      	cmp	r3, #10
801001be:	d102      	bne.n	801001c6 <main+0x2a>
801001c0:	200a      	movs	r0, #10
801001c2:	f7ff ffa6 	bl	80100112 <PutChar>
801001c6:	79fb      	ldrb	r3, [r7, #7]
801001c8:	2b0d      	cmp	r3, #13
801001ca:	d102      	bne.n	801001d2 <main+0x36>
801001cc:	200d      	movs	r0, #13
801001ce:	f7ff ffa0 	bl	80100112 <PutChar>
801001d2:	79fb      	ldrb	r3, [r7, #7]
801001d4:	4618      	mov	r0, r3
801001d6:	f7ff ff9c 	bl	80100112 <PutChar>
801001da:	e7ea      	b.n	801001b2 <main+0x16>

Disassembly of section .rodata:

801001dc <.LC0>:
801001dc:	6c6c6548 	cfstr64vs	mvdx6, [ip], #-288	; 0xfffffee0
801001e0:	77202c6f 	strvc	r2, [r0, -pc, ror #24]!
801001e4:	646c726f 	strbtvs	r7, [ip], #-623	; 0xfffffd91
801001e8:	000d0a21 	andeq	r0, sp, r1, lsr #20

Disassembly of section .bss:

801001ec <__bss_start>:
801001ec:	00000000 	andeq	r0, r0, r0

801001f0 <IOMUXC_SW_MUX_CTL_PAD_UART1_RX_DATA>:
801001f0:	00000000 	andeq	r0, r0, r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	12040a02 	andne	r0, r4, #8192	; 0x2000
  20:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  24:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  28:	1c021a01 			; <UNDEFINED> instruction: 0x1c021a01
  2c:	Address 0x000000000000002c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_start-0x7f02f2dc>
   4:	694c2820 	stmdbvs	ip, {r5, fp, sp}^
   8:	6f72616e 	svcvs	0x0072616e
   c:	43434720 	movtmi	r4, #14112	; 0x3720
  10:	322e3620 	eorcc	r3, lr, #32, 12	; 0x2000000
  14:	3130322d 	teqcc	r0, sp, lsr #4
  18:	31312e36 	teqcc	r1, r6, lsr lr
  1c:	2e362029 	cdpcs	0, 3, cr2, cr6, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	36313032 			; <UNDEFINED> instruction: 0x36313032
  28:	36313031 			; <UNDEFINED> instruction: 0x36313031
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000043 	andeq	r0, r0, r3, asr #32
   4:	001e0002 	andseq	r0, lr, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00010000 	andeq	r0, r1, r0
  1c:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  20:	00532e74 	subseq	r2, r3, r4, ror lr
  24:	00000000 	andeq	r0, r0, r0
  28:	00020500 	andeq	r0, r2, r0, lsl #10
  2c:	18801000 	stmne	r0, {ip}
  30:	32313030 	eorscc	r3, r1, #48	; 0x30
  34:	2f302f2f 	svccs	0x00302f2f
  38:	03302f2f 	teqeq	r0, #47, 30	; 0xbc
  3c:	0b032e6c 	bleq	cb9f4 <_start-0x8003460c>
  40:	02022f2e 	andeq	r2, r2, #46, 30	; 0xb8
  44:	66010100 	strvs	r0, [r1], -r0, lsl #2
  48:	02000000 	andeq	r0, r0, #0
  4c:	00002700 	andeq	r2, r0, r0, lsl #14
  50:	fb010200 	blx	4085a <_start-0x800bf7a6>
  54:	01000d0e 	tsteq	r0, lr, lsl #26
  58:	00010101 	andeq	r0, r1, r1, lsl #2
  5c:	00010000 	andeq	r0, r1, r0
  60:	75000100 	strvc	r0, [r0, #-256]	; 0xffffff00
  64:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
  68:	00000063 	andeq	r0, r0, r3, rrx
  6c:	72617500 	rsbvc	r7, r1, #0, 10
  70:	00682e74 	rsbeq	r2, r8, r4, ror lr
  74:	00000000 	andeq	r0, r0, r0
  78:	3c020500 	cfstr32cc	mvfx0, [r2], {-0}
  7c:	17801000 	strne	r1, [r0, r0]
  80:	75858330 	strvc	r8, [r5, #816]	; 0x330
  84:	ba0d0378 	blt	340e6c <_start-0x7fdbf194>
  88:	ba0e03db 	blt	380ffc <_start-0x7fd7f004>
  8c:	bb766876 	bllt	1d9a26c <_start-0x7e365d94>
  90:	02004b5a 	andeq	r4, r0, #92160	; 0x16800
  94:	20060104 	andcs	r0, r6, r4, lsl #2
  98:	68679106 	stmdavs	r7!, {r1, r2, r8, ip, pc}^
  9c:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
  a0:	06200601 	strteq	r0, [r0], -r1, lsl #12
  a4:	4b5a5991 	blmi	16966f0 <_start-0x7ea69910>
  a8:	4e3a5921 	vaddmi.f16	s10, s20, s3	; <UNPREDICTABLE>
  ac:	01000402 	tsteq	r0, r2, lsl #8
  b0:	00003b01 	andeq	r3, r0, r1, lsl #22
  b4:	1d000200 	sfmne	f0, 4, [r0, #-0]
  b8:	02000000 	andeq	r0, r0, #0
  bc:	0d0efb01 	vstreq	d15, [lr, #-4]
  c0:	01010100 	mrseq	r0, (UNDEF: 17)
  c4:	00000001 	andeq	r0, r0, r1
  c8:	01000001 	tsteq	r0, r1
  cc:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
  d0:	00632e6e 	rsbeq	r2, r3, lr, ror #28
  d4:	00000000 	andeq	r0, r0, r0
  d8:	9c020500 	cfstr32ls	mvfx0, [r2], {-0}
  dc:	14801001 	strne	r1, [r0], #1
  e0:	4c6a3040 	stclmi	0, cr3, [sl], #-256	; 0xffffff00
  e4:	3e3e3e3e 	mrccc	14, 1, r3, cr14, cr14, {1}
  e8:	024a7603 	subeq	r7, sl, #3145728	; 0x300000
  ec:	01010001 	tsteq	r1, r1

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000004a 	andeq	r0, r0, sl, asr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	80100000 	andshi	r0, r0, r0
  14:	8010003c 	andshi	r0, r0, ip, lsr r0
  18:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  1c:	00532e74 	subseq	r2, r3, r4, ror lr
  20:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff6c <__bss_end+0x7feffd78>
  24:	62752f65 	rsbsvs	r2, r5, #404	; 0x194
  28:	75746e75 	ldrbvc	r6, [r4, #-3701]!	; 0xfffff18b
  2c:	3230322f 	eorscc	r3, r0, #-268435454	; 0xf0000002
  30:	5f432f31 	svcpl	0x00432f31
  34:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
  38:	7261552f 	rsbvc	r5, r1, #197132288	; 0xbc00000
  3c:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  40:	53412055 	movtpl	r2, #4181	; 0x1055
  44:	322e3220 	eorcc	r3, lr, #32, 4
  48:	00302e37 	eorseq	r2, r0, r7, lsr lr
  4c:	01ef8001 	mvneq	r8, r1
  50:	00040000 	andeq	r0, r4, r0
  54:	00000014 	andeq	r0, r0, r4, lsl r0
  58:	00120104 	andseq	r0, r2, r4, lsl #2
  5c:	f40c0000 	vst4.8	{d0-d3}, [ip], r0
  60:	14000000 	strne	r0, [r0], #-0
  64:	3c000001 	stccc	0, cr0, [r0], {1}
  68:	60801000 	addvs	r1, r0, r0
  6c:	47000001 	strmi	r0, [r0, -r1]
  70:	02000000 	andeq	r0, r0, #0
  74:	120902bc 	andne	r0, r9, #188, 4	; 0xc000000b
  78:	03000001 	movweq	r0, #1
  7c:	000000cd 	andeq	r0, r0, sp, asr #1
  80:	01190a02 	tsteq	r9, r2, lsl #20
  84:	03000000 	movweq	r0, #0
  88:	000000c2 	andeq	r0, r0, r2, asr #1
  8c:	011e0b02 	tsteq	lr, r2, lsl #22
  90:	03040000 	movweq	r0, #16384	; 0x4000
  94:	000000e5 	andeq	r0, r0, r5, ror #1
  98:	01190c02 	tsteq	r9, r2, lsl #24
  9c:	03400000 	movteq	r0, #0
  a0:	00000175 	andeq	r0, r0, r5, ror r1
  a4:	011e0d02 	tsteq	lr, r2, lsl #26
  a8:	03440000 	movteq	r0, #16384	; 0x4000
  ac:	000000fb 	strdeq	r0, [r0], -fp
  b0:	01190e02 	tsteq	r9, r2, lsl #28
  b4:	03800000 	orreq	r0, r0, #0
  b8:	00000100 	andeq	r0, r0, r0, lsl #2
  bc:	01190f02 	tsteq	r9, r2, lsl #30
  c0:	03840000 	orreq	r0, r4, #0
  c4:	00000105 	andeq	r0, r0, r5, lsl #2
  c8:	01191002 	tsteq	r9, r2
  cc:	03880000 	orreq	r0, r8, #0
  d0:	0000010a 	andeq	r0, r0, sl, lsl #2
  d4:	01191102 	tsteq	r9, r2, lsl #2
  d8:	038c0000 	orreq	r0, ip, #0
  dc:	000000d2 	ldrdeq	r0, [r0], -r2
  e0:	01191202 	tsteq	r9, r2, lsl #4
  e4:	03900000 	orrseq	r0, r0, #0
  e8:	00000193 	muleq	r0, r3, r1
  ec:	01191302 	tsteq	r9, r2, lsl #6
  f0:	03940000 	orrseq	r0, r4, #0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	01191402 	tsteq	r9, r2, lsl #8
  fc:	03980000 	orrseq	r0, r8, #0
 100:	00000087 	andeq	r0, r0, r7, lsl #1
 104:	01191502 	tsteq	r9, r2, lsl #10
 108:	039c0000 	orrseq	r0, ip, #0
 10c:	0000008c 	andeq	r0, r0, ip, lsl #1
 110:	01191602 	tsteq	r9, r2, lsl #12
 114:	03a00000 	moveq	r0, #0
 118:	0000010f 	andeq	r0, r0, pc, lsl #2
 11c:	01191702 	tsteq	r9, r2, lsl #14
 120:	03a40000 			; <UNDEFINED> instruction: 0x03a40000
 124:	000000ea 	andeq	r0, r0, sl, ror #1
 128:	01191802 	tsteq	r9, r2, lsl #16
 12c:	03a80000 			; <UNDEFINED> instruction: 0x03a80000
 130:	000000bd 	strheq	r0, [r0], -sp
 134:	01191902 	tsteq	r9, r2, lsl #18
 138:	03ac0000 			; <UNDEFINED> instruction: 0x03ac0000
 13c:	00000132 	andeq	r0, r0, r2, lsr r1
 140:	01191a02 	tsteq	r9, r2, lsl #20
 144:	04b00000 	ldrteq	r0, [r0], #0
 148:	00535455 	subseq	r5, r3, r5, asr r4
 14c:	01191b02 	tsteq	r9, r2, lsl #22
 150:	03b40000 			; <UNDEFINED> instruction: 0x03b40000
 154:	000000ef 	andeq	r0, r0, pc, ror #1
 158:	01191c02 	tsteq	r9, r2, lsl #24
 15c:	00b80000 	adcseq	r0, r8, r0
 160:	05070405 	streq	r0, [r7, #-1029]	; 0xfffffbfb
 164:	06000000 	streq	r0, [r0], -r0
 168:	00000112 	andeq	r0, r0, r2, lsl r1
 16c:	00013507 	andeq	r3, r1, r7, lsl #10
 170:	00012e00 	andeq	r2, r1, r0, lsl #28
 174:	012e0800 			; <UNDEFINED> instruction: 0x012e0800
 178:	003b0000 	eorseq	r0, fp, r0
 17c:	8a070405 	bhi	1c1198 <_start-0x7ff3ee68>
 180:	05000001 	streq	r0, [r0, #-1]
 184:	00d70801 	sbcseq	r0, r7, r1, lsl #16
 188:	80090000 	andhi	r0, r9, r0
 18c:	02000001 	andeq	r0, r0, #1
 190:	0000251d 	andeq	r2, r0, sp, lsl r5
 194:	00990a00 	addseq	r0, r9, r0, lsl #20
 198:	03010000 	movweq	r0, #4096	; 0x1000
 19c:	00000158 	andeq	r0, r0, r8, asr r1
 1a0:	01ec0305 	mvneq	r0, r5, lsl #6
 1a4:	040b8010 	streq	r8, [fp], #-16
 1a8:	00000119 	andeq	r0, r0, r9, lsl r1
 1ac:	00014a0a 	andeq	r4, r1, sl, lsl #20
 1b0:	58040100 	stmdapl	r4, {r8}
 1b4:	05000001 	streq	r0, [r0, #-1]
 1b8:	1001f003 	andne	pc, r1, r3
 1bc:	016e0c80 	smulbbeq	lr, r0, ip
 1c0:	44010000 	strmi	r0, [r1], #-0
 1c4:	80100172 	andshi	r0, r0, r2, ror r1
 1c8:	0000002a 	andeq	r0, r0, sl, lsr #32
 1cc:	01919c01 	orrseq	r9, r1, r1, lsl #24
 1d0:	730d0000 	movwvc	r0, #53248	; 0xd000
 1d4:	91440100 	mrsls	r0, (UNDEF: 84)
 1d8:	02000001 	andeq	r0, r0, #1
 1dc:	0b007491 	bleq	1d428 <_start-0x800e2bd8>
 1e0:	00019e04 	andeq	r9, r1, r4, lsl #28
 1e4:	08010500 	stmdaeq	r1, {r8, sl}
 1e8:	000000e0 	andeq	r0, r0, r0, ror #1
 1ec:	0001970e 	andeq	r9, r1, lr, lsl #14
 1f0:	00910f00 	addseq	r0, r1, r0, lsl #30
 1f4:	3f010000 	svccc	0x00010000
 1f8:	00000135 	andeq	r0, r0, r5, lsr r1
 1fc:	80100146 	andshi	r0, r0, r6, asr #2
 200:	0000002c 	andeq	r0, r0, ip, lsr #32
 204:	38109c01 	ldmdacc	r0, {r0, sl, fp, ip, pc}
 208:	01000001 	tsteq	r0, r1
 20c:	1001123a 	andne	r1, r1, sl, lsr r2
 210:	00003480 	andeq	r3, r0, r0, lsl #9
 214:	da9c0100 	ble	fe70061c <__bss_end+0x7e600428>
 218:	0d000001 	stceq	0, cr0, [r0, #-4]
 21c:	3a010063 	bcc	403b0 <_start-0x800bfc50>
 220:	000001da 	ldrdeq	r0, [r0], -sl
 224:	00749102 	rsbseq	r9, r4, r2, lsl #2
 228:	69050411 	stmdbvs	r5, {r0, r4, sl}
 22c:	1200746e 	andne	r7, r0, #1845493760	; 0x6e000000
 230:	00000140 	andeq	r0, r0, r0, asr #2
 234:	003c0601 	eorseq	r0, ip, r1, lsl #12
 238:	00d68010 	sbcseq	r8, r6, r0, lsl r0
 23c:	9c010000 	stcls	0, cr0, [r1], {-0}
 240:	00006600 	andeq	r6, r0, r0, lsl #12
 244:	23000400 	movwcs	r0, #1024	; 0x400
 248:	04000001 	streq	r0, [r0], #-1
 24c:	00001201 	andeq	r1, r0, r1, lsl #4
 250:	01980c00 	orrseq	r0, r8, r0, lsl #24
 254:	01140000 	tsteq	r4, r0
 258:	019c0000 	orrseq	r0, ip, r0
 25c:	00408010 	subeq	r8, r0, r0, lsl r0
 260:	00b10000 	adcseq	r0, r1, r0
 264:	04020000 	streq	r0, [r2], #-0
 268:	00000507 	andeq	r0, r0, r7, lsl #10
 26c:	07040200 	streq	r0, [r4, -r0, lsl #4]
 270:	0000018a 	andeq	r0, r0, sl, lsl #3
 274:	d7080102 	strle	r0, [r8, -r2, lsl #2]
 278:	03000000 	movweq	r0, #0
 27c:	000001a9 	andeq	r0, r0, r9, lsr #3
 280:	00620301 	rsbeq	r0, r2, r1, lsl #6
 284:	019c0000 	orrseq	r0, ip, r0
 288:	00408010 	subeq	r8, r0, r0, lsl r0
 28c:	9c010000 	stcls	0, cr0, [r1], {-0}
 290:	00000062 	andeq	r0, r0, r2, rrx
 294:	00019f04 	andeq	r9, r1, r4, lsl #30
 298:	33050100 	movwcc	r0, #20736	; 0x5100
 29c:	02000000 	andeq	r0, r0, #0
 2a0:	05007791 	streq	r7, [r0, #-1937]	; 0xfffff86f
 2a4:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
 2a8:	Address 0x00000000000002a8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	10001101 	andne	r1, r0, r1, lsl #2
   4:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
   8:	1b080301 	blne	200c14 <_start-0x7feff3ec>
   c:	13082508 	movwne	r2, #34056	; 0x8508
  10:	00000005 	andeq	r0, r0, r5
  14:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
  18:	030b130e 	movweq	r1, #45838	; 0xb30e
  1c:	110e1b0e 	tstne	lr, lr, lsl #22
  20:	10061201 	andne	r1, r6, r1, lsl #4
  24:	02000017 	andeq	r0, r0, #23
  28:	0b0b0113 	bleq	2c047c <_start-0x7fe3fb84>
  2c:	0b3b0b3a 	bleq	ec2d1c <_start-0x7f23d2e4>
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	03000d03 	movweq	r0, #3331	; 0xd03
  38:	3b0b3a0e 	blcc	2ce878 <_start-0x7fe31788>
  3c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
  40:	0400000b 	streq	r0, [r0], #-11
  44:	0803000d 	stmdaeq	r3, {r0, r2, r3}
  48:	0b3b0b3a 	bleq	ec2d38 <_start-0x7f23d2c8>
  4c:	0b381349 	bleq	e04d78 <_start-0x7f2fb288>
  50:	24050000 	strcs	r0, [r5], #-0
  54:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  58:	000e030b 	andeq	r0, lr, fp, lsl #6
  5c:	00350600 	eorseq	r0, r5, r0, lsl #12
  60:	00001349 	andeq	r1, r0, r9, asr #6
  64:	49010107 	stmdbmi	r1, {r0, r1, r2, r8}
  68:	00130113 	andseq	r0, r3, r3, lsl r1
  6c:	00210800 	eoreq	r0, r1, r0, lsl #16
  70:	0b2f1349 	bleq	bc4d9c <_start-0x7f53b264>
  74:	16090000 	strne	r0, [r9], -r0
  78:	3a0e0300 	bcc	380c80 <_start-0x7fd7f380>
  7c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  80:	0a000013 	beq	d4 <_start-0x800fff2c>
  84:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  88:	0b3b0b3a 	bleq	ec2d78 <_start-0x7f23d288>
  8c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  90:	0f0b0000 	svceq	0x000b0000
  94:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  98:	0c000013 	stceq	0, cr0, [r0], {19}
  9c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  a0:	0b3a0e03 	bleq	e838b4 <_start-0x7f27c74c>
  a4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  a8:	06120111 			; <UNDEFINED> instruction: 0x06120111
  ac:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
  b0:	00130119 	andseq	r0, r3, r9, lsl r1
  b4:	00050d00 	andeq	r0, r5, r0, lsl #26
  b8:	0b3a0803 	bleq	e820cc <_start-0x7f27df34>
  bc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  c0:	00001802 	andeq	r1, r0, r2, lsl #16
  c4:	4900260e 	stmdbmi	r0, {r1, r2, r3, r9, sl, sp}
  c8:	0f000013 	svceq	0x00000013
  cc:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  d0:	0b3a0e03 	bleq	e838e4 <_start-0x7f27c71c>
  d4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  d8:	01111349 	tsteq	r1, r9, asr #6
  dc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  e0:	00194297 	mulseq	r9, r7, r2
  e4:	012e1000 			; <UNDEFINED> instruction: 0x012e1000
  e8:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  ec:	0b3b0b3a 	bleq	ec2ddc <_start-0x7f23d224>
  f0:	01111927 	tsteq	r1, r7, lsr #18
  f4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  f8:	01194297 			; <UNDEFINED> instruction: 0x01194297
  fc:	11000013 	tstne	r0, r3, lsl r0
 100:	0b0b0024 	bleq	2c0198 <_start-0x7fe3fe68>
 104:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 108:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
 10c:	03193f00 	tsteq	r9, #0, 30
 110:	3b0b3a0e 	blcc	2ce950 <_start-0x7fe316b0>
 114:	1119270b 	tstne	r9, fp, lsl #14
 118:	40061201 	andmi	r1, r6, r1, lsl #4
 11c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 120:	01000000 	mrseq	r0, (UNDEF: 0)
 124:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 128:	0e030b13 	vmoveq.32	d3[0], r0
 12c:	01110e1b 	tsteq	r1, fp, lsl lr
 130:	17100612 			; <UNDEFINED> instruction: 0x17100612
 134:	24020000 	strcs	r0, [r2], #-0
 138:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 13c:	000e030b 	andeq	r0, lr, fp, lsl #6
 140:	012e0300 			; <UNDEFINED> instruction: 0x012e0300
 144:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
 148:	0b3b0b3a 	bleq	ec2e38 <_start-0x7f23d1c8>
 14c:	01111349 	tsteq	r1, r9, asr #6
 150:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 154:	01194296 			; <UNDEFINED> instruction: 0x01194296
 158:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
 15c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 160:	0b3b0b3a 	bleq	ec2e50 <_start-0x7f23d1b0>
 164:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 168:	24050000 	strcs	r0, [r5], #-0
 16c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 170:	0008030b 	andeq	r0, r8, fp, lsl #6
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	80100000 	andshi	r0, r0, r0
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	004e0002 	subeq	r0, lr, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	8010003c 	andshi	r0, r0, ip, lsr r0
  34:	00000160 	andeq	r0, r0, r0, ror #2
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	02410002 	subeq	r0, r1, #2
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	8010019c 	mulshi	r0, ip, r1
  54:	00000040 	andeq	r0, r0, r0, asr #32
	...

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	32525355 	subscc	r5, r2, #1409286145	; 0x54000001
   4:	736e7500 	cmnvc	lr, #0, 10
   8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
   c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  10:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  14:	31432055 	qdaddcc	r2, r5, r3
  18:	2e362031 	mrccs	0, 1, r2, cr6, cr1, {1}
  1c:	20312e32 	eorscs	r2, r1, r2, lsr lr
  20:	36313032 			; <UNDEFINED> instruction: 0x36313032
  24:	36313031 			; <UNDEFINED> instruction: 0x36313031
  28:	616d2d20 	cmnvs	sp, r0, lsr #26
  2c:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
  30:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  34:	20612d37 	rsbcs	r2, r1, r7, lsr sp
  38:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
  3c:	633d656e 	teqvs	sp, #461373440	; 0x1b800000
  40:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0xfffffd91
  44:	39612d78 	stmdbcc	r1!, {r3, r4, r5, r6, r8, sl, fp, sp}^
  48:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  4c:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  50:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  54:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  58:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  5c:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  60:	76706676 			; <UNDEFINED> instruction: 0x76706676
  64:	31642d33 	cmncc	r4, r3, lsr sp
  68:	6d2d2036 	stcvs	0, cr2, [sp, #-216]!	; 0xffffff28
  6c:	6d756874 	ldclvs	8, cr6, [r5, #-464]!	; 0xfffffe30
  70:	6d2d2062 	stcvs	0, cr2, [sp, #-392]!	; 0xfffffe78
  74:	2d736c74 	ldclcs	12, cr6, [r3, #-464]!	; 0xfffffe30
  78:	6c616964 			; <UNDEFINED> instruction: 0x6c616964
  7c:	3d746365 	ldclcc	3, cr6, [r4, #-404]!	; 0xfffffe6c
  80:	20756e67 	rsbscs	r6, r5, r7, ror #28
  84:	5500672d 	strpl	r6, [r0, #-1837]	; 0xfffff8d3
  88:	00435345 	subeq	r5, r3, r5, asr #6
  8c:	4d495455 	cfstrdmi	mvd5, [r9, #-340]	; 0xfffffeac
  90:	74654700 	strbtvc	r4, [r5], #-1792	; 0xfffff900
  94:	72616843 	rsbvc	r6, r1, #4390912	; 0x430000
  98:	4d4f4900 	vstrmi.16	s9, [pc, #-0]	; a0 <_start-0x800fff60>	; <UNPREDICTABLE>
  9c:	5f435855 	svcpl	0x00435855
  a0:	4d5f5753 	ldclmi	7, cr5, [pc, #-332]	; ffffff5c <__bss_end+0x7feffd68>
  a4:	435f5855 	cmpmi	pc, #5570560	; 0x550000
  a8:	505f4c54 	subspl	r4, pc, r4, asr ip	; <UNPREDICTABLE>
  ac:	555f4441 	ldrbpl	r4, [pc, #-1089]	; fffffc73 <__bss_end+0x7feffa7f>
  b0:	31545241 	cmpcc	r4, r1, asr #4
  b4:	5f58545f 	svcpl	0x0058545f
  b8:	41544144 	cmpmi	r4, r4, asr #2
  bc:	52425500 	subpl	r5, r2, #0, 10
  c0:	45520043 	ldrbmi	r0, [r2, #-67]	; 0xffffffbd
  c4:	56524553 			; <UNDEFINED> instruction: 0x56524553
  c8:	305f4445 	subscc	r4, pc, r5, asr #8
  cc:	58525500 	ldmdapl	r2, {r8, sl, ip, lr}^
  d0:	46550044 	ldrbmi	r0, [r5], -r4, asr #32
  d4:	75005243 	strvc	r5, [r0, #-579]	; 0xfffffdbd
  d8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  dc:	2064656e 	rsbcs	r6, r4, lr, ror #10
  e0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  e4:	58545500 	ldmdapl	r4, {r8, sl, ip, lr}^
  e8:	42550044 	subsmi	r0, r5, #68	; 0x44
  ec:	5500524d 	strpl	r5, [r0, #-589]	; 0xfffffdb3
  f0:	0052434d 	subseq	r4, r2, sp, asr #6
  f4:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
  f8:	5500632e 	strpl	r6, [r0, #-814]	; 0xfffffcd2
  fc:	00315243 	eorseq	r5, r1, r3, asr #4
 100:	32524355 	subscc	r4, r2, #1409286145	; 0x54000001
 104:	52435500 	subpl	r5, r3, #0, 10
 108:	43550033 	cmpmi	r5, #51	; 0x33
 10c:	55003452 	strpl	r3, [r0, #-1106]	; 0xfffffbae
 110:	00524942 	subseq	r4, r2, r2, asr #18
 114:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; 60 <_start-0x800fffa0>
 118:	62752f65 	rsbsvs	r2, r5, #404	; 0x194
 11c:	75746e75 	ldrbvc	r6, [r4, #-3701]!	; 0xfffff18b
 120:	3230322f 	eorscc	r3, r0, #-268435454	; 0xf0000002
 124:	5f432f31 	svcpl	0x00432f31
 128:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
 12c:	7261552f 	rsbvc	r5, r1, #197132288	; 0xbc00000
 130:	4e4f0074 	mcrmi	0, 2, r0, cr15, cr4, {3}
 134:	00534d45 	subseq	r4, r3, r5, asr #26
 138:	43747550 	cmnmi	r4, #80, 10	; 0x14000000
 13c:	00726168 	rsbseq	r6, r2, r8, ror #2
 140:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 144:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
 148:	4f490074 	svcmi	0x00490074
 14c:	4358554d 	cmpmi	r8, #322961408	; 0x13400000
 150:	5f57535f 	svcpl	0x0057535f
 154:	5f58554d 	svcpl	0x0058554d
 158:	5f4c5443 	svcpl	0x004c5443
 15c:	5f444150 	svcpl	0x00444150
 160:	54524155 	ldrbpl	r4, [r2], #-341	; 0xfffffeab
 164:	58525f31 	ldmdapl	r2, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
 168:	5441445f 	strbpl	r4, [r1], #-1119	; 0xfffffba1
 16c:	75500041 	ldrbvc	r0, [r0, #-65]	; 0xffffffbf
 170:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
 174:	53455200 	movtpl	r5, #20992	; 0x5200
 178:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 17c:	00315f44 	eorseq	r5, r1, r4, asr #30
 180:	54524155 	ldrbpl	r4, [r2], #-341	; 0xfffffeab
 184:	7079545f 	rsbsvc	r5, r9, pc, asr r4
 188:	69730065 	ldmdbvs	r3!, {r0, r2, r5, r6}^
 18c:	7974657a 	ldmdbvc	r4!, {r1, r3, r4, r5, r6, r8, sl, sp, lr}^
 190:	55006570 	strpl	r6, [r0, #-1392]	; 0xfffffa90
 194:	00315253 	eorseq	r5, r1, r3, asr r2
 198:	6e69616d 	powvsez	f6, f1, #5.0
 19c:	6300632e 	movwvs	r6, #814	; 0x32e
 1a0:	74736554 	ldrbtvc	r6, [r3], #-1364	; 0xfffffaac
 1a4:	61746144 	cmnvs	r4, r4, asr #2
 1a8:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
 1ac:	Address 0x00000000000001ac is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	8010003c 	andshi	r0, r0, ip, lsr r0
  1c:	000000d6 	ldrdeq	r0, [r0], -r6
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	070d4101 	streq	r4, [sp, -r1, lsl #2]
  28:	0d0d6602 	stceq	6, cr6, [sp, #-8]
  2c:	000ec742 	andeq	ip, lr, r2, asr #14
  30:	00000024 	andeq	r0, r0, r4, lsr #32
  34:	00000000 	andeq	r0, r0, r0
  38:	80100112 	andshi	r0, r0, r2, lsl r1
  3c:	00000034 	andeq	r0, r0, r4, lsr r0
  40:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  44:	100e4101 	andne	r4, lr, r1, lsl #2
  48:	53070d41 	movwpl	r0, #32065	; 0x7d41
  4c:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
  50:	0ec7420d 	cdpeq	2, 12, cr4, cr7, cr13, {0}
  54:	00000000 	andeq	r0, r0, r0
  58:	0000001c 	andeq	r0, r0, ip, lsl r0
  5c:	00000000 	andeq	r0, r0, r0
  60:	80100146 	andshi	r0, r0, r6, asr #2
  64:	0000002c 	andeq	r0, r0, ip, lsr #32
  68:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  6c:	070d4101 	streq	r4, [sp, -r1, lsl #2]
  70:	420d0d51 	andmi	r0, sp, #5184	; 0x1440
  74:	00000ec7 	andeq	r0, r0, r7, asr #29
  78:	00000020 	andeq	r0, r0, r0, lsr #32
  7c:	00000000 	andeq	r0, r0, r0
  80:	80100172 	andshi	r0, r0, r2, ror r1
  84:	0000002a 	andeq	r0, r0, sl, lsr #32
  88:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  8c:	41018e02 	tstmi	r1, r2, lsl #28
  90:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  94:	080e5007 	stmdaeq	lr, {r0, r1, r2, ip, lr}
  98:	000d0d41 	andeq	r0, sp, r1, asr #26
  9c:	0000000c 	andeq	r0, r0, ip
  a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  a4:	7c020001 	stcvc	0, cr0, [r2], {1}
  a8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  ac:	0000001c 	andeq	r0, r0, ip, lsl r0
  b0:	0000009c 	muleq	r0, ip, r0
  b4:	8010019c 	mulshi	r0, ip, r1
  b8:	00000040 	andeq	r0, r0, r0, asr #32
  bc:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  c0:	41018e02 	tstmi	r1, r2, lsl #28
  c4:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  c8:	00000007 	andeq	r0, r0, r7
