// Seed: 2159128111
module module_0;
  assign id_1 = id_1;
  wire id_3;
  id_4(
      .id_0(id_1[1]), .id_1(id_2++ == id_1[1]), .id_2(id_1), .id_3(1), .id_4(1)
  );
  assign id_2 = 1;
  logic [7:0] id_5 = id_5[1], id_6;
endmodule
macromodule module_1 #(
    parameter id_3 = 32'd93,
    parameter id_4 = 32'd35
) (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  defparam id_3.id_4 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_5;
endmodule
