{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646519190739 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646519190739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 05 19:26:30 2022 " "Processing started: Sat Mar 05 19:26:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646519190739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646519190739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAP1 -c SAP1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAP1 -c SAP1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646519190739 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646519190984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_MUX " "Found entity 1: Bus_MUX" {  } { { "rtl/Bus_MUX.v" "" { Text "C:/projects/fpga/SAP1/rtl/Bus_MUX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646519197693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646519197693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/const.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/const.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646519197693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/reset_sync.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/reset_sync.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reset_sync " "Found entity 1: reset_sync" {  } { { "rtl/reset_sync.bdf" "" { Schematic "C:/projects/fpga/SAP1/rtl/reset_sync.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646519197693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646519197693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/framework_mercurioiv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/framework_mercurioiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 Framework_MercurioIV " "Found entity 1: Framework_MercurioIV" {  } { { "rtl/Framework_MercurioIV.v" "" { Text "C:/projects/fpga/SAP1/rtl/Framework_MercurioIV.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646519197693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646519197693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sap1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sap1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAP1 " "Found entity 1: SAP1" {  } { { "rtl/SAP1.v" "" { Text "C:/projects/fpga/SAP1/rtl/SAP1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646519197708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646519197708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ula.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "rtl/ULA.v" "" { Text "C:/projects/fpga/SAP1/rtl/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646519197708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646519197708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/registrador.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Found entity 1: Registrador" {  } { { "rtl/Registrador.v" "" { Text "C:/projects/fpga/SAP1/rtl/Registrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646519197708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646519197708 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PC.v(15) " "Verilog HDL information at PC.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/PC.v" "" { Text "C:/projects/fpga/SAP1/rtl/PC.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1646519197708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "rtl/PC.v" "" { Text "C:/projects/fpga/SAP1/rtl/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646519197708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646519197708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mem.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "rtl/MEM.v" "" { Text "C:/projects/fpga/SAP1/rtl/MEM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646519197708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646519197708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "rtl/Control_Unit.v" "" { Text "C:/projects/fpga/SAP1/rtl/Control_Unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646519197708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646519197708 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SAP1 " "Elaborating entity \"SAP1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646519197739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus_MUX Bus_MUX:bus_mux " "Elaborating entity \"Bus_MUX\" for hierarchy \"Bus_MUX:bus_mux\"" {  } { { "rtl/SAP1.v" "bus_mux" { Text "C:/projects/fpga/SAP1/rtl/SAP1.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646519197739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ula " "Elaborating entity \"ULA\" for hierarchy \"ULA:ula\"" {  } { { "rtl/SAP1.v" "ula" { Text "C:/projects/fpga/SAP1/rtl/SAP1.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646519197739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:mar " "Elaborating entity \"Registrador\" for hierarchy \"Registrador:mar\"" {  } { { "rtl/SAP1.v" "mar" { Text "C:/projects/fpga/SAP1/rtl/SAP1.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646519197739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:ir " "Elaborating entity \"Registrador\" for hierarchy \"Registrador:ir\"" {  } { { "rtl/SAP1.v" "ir" { Text "C:/projects/fpga/SAP1/rtl/SAP1.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646519197739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "rtl/SAP1.v" "pc" { Text "C:/projects/fpga/SAP1/rtl/SAP1.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646519197739 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PC.v(21) " "Verilog HDL assignment warning at PC.v(21): truncated value with size 32 to match size of target (4)" {  } { { "rtl/PC.v" "" { Text "C:/projects/fpga/SAP1/rtl/PC.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646519197739 "|SAP1|PC:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM MEM:mem " "Elaborating entity \"MEM\" for hierarchy \"MEM:mem\"" {  } { { "rtl/SAP1.v" "mem" { Text "C:/projects/fpga/SAP1/rtl/SAP1.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646519197739 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "11 0 15 MEM.v(77) " "Verilog HDL warning at MEM.v(77): number of words (11) in memory file does not match the number of elements in the address range \[0:15\]" {  } { { "rtl/MEM.v" "" { Text "C:/projects/fpga/SAP1/rtl/MEM.v" 77 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1646519197739 "|SAP1|MEM:mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 MEM.v(17) " "Net \"rom.data_a\" at MEM.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/MEM.v" "" { Text "C:/projects/fpga/SAP1/rtl/MEM.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646519197739 "|SAP1|MEM:mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 MEM.v(17) " "Net \"rom.waddr_a\" at MEM.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/MEM.v" "" { Text "C:/projects/fpga/SAP1/rtl/MEM.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646519197739 "|SAP1|MEM:mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 MEM.v(17) " "Net \"rom.we_a\" at MEM.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/MEM.v" "" { Text "C:/projects/fpga/SAP1/rtl/MEM.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646519197739 "|SAP1|MEM:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:control_unit " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:control_unit\"" {  } { { "rtl/SAP1.v" "control_unit" { Text "C:/projects/fpga/SAP1/rtl/SAP1.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646519197772 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "128 0 128 Control_Unit.v(26) " "Verilog HDL warning at Control_Unit.v(26): number of words (128) in memory file does not match the number of elements in the address range \[0:128\]" {  } { { "rtl/Control_Unit.v" "" { Text "C:/projects/fpga/SAP1/rtl/Control_Unit.v" 26 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1646519197787 "|SAP1|Control_Unit:control_unit"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "128 0 128 Control_Unit.v(27) " "Verilog HDL warning at Control_Unit.v(27): number of words (128) in memory file does not match the number of elements in the address range \[0:128\]" {  } { { "rtl/Control_Unit.v" "" { Text "C:/projects/fpga/SAP1/rtl/Control_Unit.v" 27 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1646519197787 "|SAP1|Control_Unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Control_Unit.v(40) " "Verilog HDL assignment warning at Control_Unit.v(40): truncated value with size 32 to match size of target (3)" {  } { { "rtl/Control_Unit.v" "" { Text "C:/projects/fpga/SAP1/rtl/Control_Unit.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646519197787 "|SAP1|Control_Unit:control_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom1.data_a 0 Control_Unit.v(19) " "Net \"rom1.data_a\" at Control_Unit.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/Control_Unit.v" "" { Text "C:/projects/fpga/SAP1/rtl/Control_Unit.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646519197787 "|SAP1|Control_Unit:control_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom1.waddr_a 0 Control_Unit.v(19) " "Net \"rom1.waddr_a\" at Control_Unit.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/Control_Unit.v" "" { Text "C:/projects/fpga/SAP1/rtl/Control_Unit.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646519197787 "|SAP1|Control_Unit:control_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom2.data_a 0 Control_Unit.v(20) " "Net \"rom2.data_a\" at Control_Unit.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/Control_Unit.v" "" { Text "C:/projects/fpga/SAP1/rtl/Control_Unit.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646519197787 "|SAP1|Control_Unit:control_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom2.waddr_a 0 Control_Unit.v(20) " "Net \"rom2.waddr_a\" at Control_Unit.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/Control_Unit.v" "" { Text "C:/projects/fpga/SAP1/rtl/Control_Unit.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646519197787 "|SAP1|Control_Unit:control_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom1.we_a 0 Control_Unit.v(19) " "Net \"rom1.we_a\" at Control_Unit.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/Control_Unit.v" "" { Text "C:/projects/fpga/SAP1/rtl/Control_Unit.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646519197787 "|SAP1|Control_Unit:control_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom2.we_a 0 Control_Unit.v(20) " "Net \"rom2.we_a\" at Control_Unit.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/Control_Unit.v" "" { Text "C:/projects/fpga/SAP1/rtl/Control_Unit.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646519197787 "|SAP1|Control_Unit:control_unit"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Control_Unit:control_unit\|rom1 " "RAM logic \"Control_Unit:control_unit\|rom1\" is uninferred due to asynchronous read logic" {  } { { "rtl/Control_Unit.v" "rom1" { Text "C:/projects/fpga/SAP1/rtl/Control_Unit.v" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1646519197928 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Control_Unit:control_unit\|rom2 " "RAM logic \"Control_Unit:control_unit\|rom2\" is uninferred due to asynchronous read logic" {  } { { "rtl/Control_Unit.v" "rom2" { Text "C:/projects/fpga/SAP1/rtl/Control_Unit.v" 20 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1646519197928 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MEM:mem\|rom " "RAM logic \"MEM:mem\|rom\" is uninferred due to inappropriate RAM size" {  } { { "rtl/MEM.v" "rom" { Text "C:/projects/fpga/SAP1/rtl/MEM.v" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1646519197928 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1646519197928 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 129 C:/projects/fpga/SAP1/db/SAP1.ram0_Control_Unit_3f3e3b5f.hdl.mif " "Memory depth (256) in the design file differs from memory depth (129) in the Memory Initialization File \"C:/projects/fpga/SAP1/db/SAP1.ram0_Control_Unit_3f3e3b5f.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1646519197928 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/projects/fpga/SAP1/db/SAP1.ram0_Control_Unit_3f3e3b5f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/projects/fpga/SAP1/db/SAP1.ram0_Control_Unit_3f3e3b5f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1646519197928 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 129 C:/projects/fpga/SAP1/db/SAP1.ram1_Control_Unit_3f3e3b5f.hdl.mif " "Memory depth (256) in the design file differs from memory depth (129) in the Memory Initialization File \"C:/projects/fpga/SAP1/db/SAP1.ram1_Control_Unit_3f3e3b5f.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1646519197928 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/projects/fpga/SAP1/db/SAP1.ram1_Control_Unit_3f3e3b5f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/projects/fpga/SAP1/db/SAP1.ram1_Control_Unit_3f3e3b5f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1646519197928 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/projects/fpga/SAP1/db/SAP1.ram0_MEM_f496d53.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/projects/fpga/SAP1/db/SAP1.ram0_MEM_f496d53.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1646519197928 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1646519198085 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus_MUX:bus_mux\|BUS_OUT\[0\] Registrador:outr\|DATA_OUT\[0\] " "Converted the fan-out from the tri-state buffer \"Bus_MUX:bus_mux\|BUS_OUT\[0\]\" to the node \"Registrador:outr\|DATA_OUT\[0\]\" into an OR gate" {  } { { "rtl/Bus_MUX.v" "" { Text "C:/projects/fpga/SAP1/rtl/Bus_MUX.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1646519198085 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus_MUX:bus_mux\|BUS_OUT\[1\] Registrador:outr\|DATA_OUT\[1\] " "Converted the fan-out from the tri-state buffer \"Bus_MUX:bus_mux\|BUS_OUT\[1\]\" to the node \"Registrador:outr\|DATA_OUT\[1\]\" into an OR gate" {  } { { "rtl/Bus_MUX.v" "" { Text "C:/projects/fpga/SAP1/rtl/Bus_MUX.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1646519198085 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus_MUX:bus_mux\|BUS_OUT\[2\] Registrador:outr\|DATA_OUT\[2\] " "Converted the fan-out from the tri-state buffer \"Bus_MUX:bus_mux\|BUS_OUT\[2\]\" to the node \"Registrador:outr\|DATA_OUT\[2\]\" into an OR gate" {  } { { "rtl/Bus_MUX.v" "" { Text "C:/projects/fpga/SAP1/rtl/Bus_MUX.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1646519198085 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus_MUX:bus_mux\|BUS_OUT\[3\] Registrador:outr\|DATA_OUT\[3\] " "Converted the fan-out from the tri-state buffer \"Bus_MUX:bus_mux\|BUS_OUT\[3\]\" to the node \"Registrador:outr\|DATA_OUT\[3\]\" into an OR gate" {  } { { "rtl/Bus_MUX.v" "" { Text "C:/projects/fpga/SAP1/rtl/Bus_MUX.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1646519198085 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus_MUX:bus_mux\|BUS_OUT\[4\] Registrador:outr\|DATA_OUT\[4\] " "Converted the fan-out from the tri-state buffer \"Bus_MUX:bus_mux\|BUS_OUT\[4\]\" to the node \"Registrador:outr\|DATA_OUT\[4\]\" into an OR gate" {  } { { "rtl/Bus_MUX.v" "" { Text "C:/projects/fpga/SAP1/rtl/Bus_MUX.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1646519198085 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus_MUX:bus_mux\|BUS_OUT\[5\] Registrador:outr\|DATA_OUT\[5\] " "Converted the fan-out from the tri-state buffer \"Bus_MUX:bus_mux\|BUS_OUT\[5\]\" to the node \"Registrador:outr\|DATA_OUT\[5\]\" into an OR gate" {  } { { "rtl/Bus_MUX.v" "" { Text "C:/projects/fpga/SAP1/rtl/Bus_MUX.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1646519198085 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus_MUX:bus_mux\|BUS_OUT\[6\] Registrador:outr\|DATA_OUT\[6\] " "Converted the fan-out from the tri-state buffer \"Bus_MUX:bus_mux\|BUS_OUT\[6\]\" to the node \"Registrador:outr\|DATA_OUT\[6\]\" into an OR gate" {  } { { "rtl/Bus_MUX.v" "" { Text "C:/projects/fpga/SAP1/rtl/Bus_MUX.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1646519198085 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bus_MUX:bus_mux\|BUS_OUT\[7\] Registrador:outr\|DATA_OUT\[7\] " "Converted the fan-out from the tri-state buffer \"Bus_MUX:bus_mux\|BUS_OUT\[7\]\" to the node \"Registrador:outr\|DATA_OUT\[7\]\" into an OR gate" {  } { { "rtl/Bus_MUX.v" "" { Text "C:/projects/fpga/SAP1/rtl/Bus_MUX.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1646519198085 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1646519198085 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646519198195 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/projects/fpga/SAP1/output_files/SAP1.map.smsg " "Generated suppressed messages file C:/projects/fpga/SAP1/output_files/SAP1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646519198556 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646519198634 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646519198634 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "153 " "Implemented 153 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646519198713 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646519198713 ""} { "Info" "ICUT_CUT_TM_LCELLS" "123 " "Implemented 123 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646519198713 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646519198713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646519198729 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 05 19:26:38 2022 " "Processing ended: Sat Mar 05 19:26:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646519198729 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646519198729 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646519198729 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646519198729 ""}
