
EQMAT5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ac20  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000614  0800adb0  0800adb0  0000bdb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b3c4  0800b3c4  0000d24c  2**0
                  CONTENTS
  4 .ARM          00000008  0800b3c4  0800b3c4  0000c3c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b3cc  0800b3cc  0000d24c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b3cc  0800b3cc  0000c3cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b3d0  0800b3d0  0000c3d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000024c  20000000  0800b3d4  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d24c  2**0
                  CONTENTS
 10 .bss          000083c0  2000024c  2000024c  0000d24c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000860c  2000860c  0000d24c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d24c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000bcf2  00000000  00000000  0000d27c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002255  00000000  00000000  00018f6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009f8  00000000  00000000  0001b1c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000766  00000000  00000000  0001bbc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001fd63  00000000  00000000  0001c326  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d5be  00000000  00000000  0003c089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000bca96  00000000  00000000  00049647  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000b3  00000000  00000000  001060dd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003f30  00000000  00000000  00106190  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005b  00000000  00000000  0010a0c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loc    000005bb  00000000  00000000  0010a11b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_ranges 00000020  00000000  00000000  0010a6d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000024c 	.word	0x2000024c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ad98 	.word	0x0800ad98

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000250 	.word	0x20000250
 80001cc:	0800ad98 	.word	0x0800ad98

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a0 	b.w	8000fe0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	460c      	mov	r4, r1
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d14e      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d30:	4694      	mov	ip, r2
 8000d32:	458c      	cmp	ip, r1
 8000d34:	4686      	mov	lr, r0
 8000d36:	fab2 f282 	clz	r2, r2
 8000d3a:	d962      	bls.n	8000e02 <__udivmoddi4+0xde>
 8000d3c:	b14a      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d3e:	f1c2 0320 	rsb	r3, r2, #32
 8000d42:	4091      	lsls	r1, r2
 8000d44:	fa20 f303 	lsr.w	r3, r0, r3
 8000d48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4c:	4319      	orrs	r1, r3
 8000d4e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d56:	fa1f f68c 	uxth.w	r6, ip
 8000d5a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d5e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d62:	fb07 1114 	mls	r1, r7, r4, r1
 8000d66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d6a:	fb04 f106 	mul.w	r1, r4, r6
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d7a:	f080 8112 	bcs.w	8000fa2 <__udivmoddi4+0x27e>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 810f 	bls.w	8000fa2 <__udivmoddi4+0x27e>
 8000d84:	3c02      	subs	r4, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a59      	subs	r1, r3, r1
 8000d8a:	fa1f f38e 	uxth.w	r3, lr
 8000d8e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d92:	fb07 1110 	mls	r1, r7, r0, r1
 8000d96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9a:	fb00 f606 	mul.w	r6, r0, r6
 8000d9e:	429e      	cmp	r6, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x94>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000daa:	f080 80fc 	bcs.w	8000fa6 <__udivmoddi4+0x282>
 8000dae:	429e      	cmp	r6, r3
 8000db0:	f240 80f9 	bls.w	8000fa6 <__udivmoddi4+0x282>
 8000db4:	4463      	add	r3, ip
 8000db6:	3802      	subs	r0, #2
 8000db8:	1b9b      	subs	r3, r3, r6
 8000dba:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	b11d      	cbz	r5, 8000dca <__udivmoddi4+0xa6>
 8000dc2:	40d3      	lsrs	r3, r2
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d905      	bls.n	8000dde <__udivmoddi4+0xba>
 8000dd2:	b10d      	cbz	r5, 8000dd8 <__udivmoddi4+0xb4>
 8000dd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e7f5      	b.n	8000dca <__udivmoddi4+0xa6>
 8000dde:	fab3 f183 	clz	r1, r3
 8000de2:	2900      	cmp	r1, #0
 8000de4:	d146      	bne.n	8000e74 <__udivmoddi4+0x150>
 8000de6:	42a3      	cmp	r3, r4
 8000de8:	d302      	bcc.n	8000df0 <__udivmoddi4+0xcc>
 8000dea:	4290      	cmp	r0, r2
 8000dec:	f0c0 80f0 	bcc.w	8000fd0 <__udivmoddi4+0x2ac>
 8000df0:	1a86      	subs	r6, r0, r2
 8000df2:	eb64 0303 	sbc.w	r3, r4, r3
 8000df6:	2001      	movs	r0, #1
 8000df8:	2d00      	cmp	r5, #0
 8000dfa:	d0e6      	beq.n	8000dca <__udivmoddi4+0xa6>
 8000dfc:	e9c5 6300 	strd	r6, r3, [r5]
 8000e00:	e7e3      	b.n	8000dca <__udivmoddi4+0xa6>
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	f040 8090 	bne.w	8000f28 <__udivmoddi4+0x204>
 8000e08:	eba1 040c 	sub.w	r4, r1, ip
 8000e0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e10:	fa1f f78c 	uxth.w	r7, ip
 8000e14:	2101      	movs	r1, #1
 8000e16:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e1a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e1e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e26:	fb07 f006 	mul.w	r0, r7, r6
 8000e2a:	4298      	cmp	r0, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x11c>
 8000e2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e32:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x11a>
 8000e38:	4298      	cmp	r0, r3
 8000e3a:	f200 80cd 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e3e:	4626      	mov	r6, r4
 8000e40:	1a1c      	subs	r4, r3, r0
 8000e42:	fa1f f38e 	uxth.w	r3, lr
 8000e46:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e4a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e4e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e52:	fb00 f707 	mul.w	r7, r0, r7
 8000e56:	429f      	cmp	r7, r3
 8000e58:	d908      	bls.n	8000e6c <__udivmoddi4+0x148>
 8000e5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e62:	d202      	bcs.n	8000e6a <__udivmoddi4+0x146>
 8000e64:	429f      	cmp	r7, r3
 8000e66:	f200 80b0 	bhi.w	8000fca <__udivmoddi4+0x2a6>
 8000e6a:	4620      	mov	r0, r4
 8000e6c:	1bdb      	subs	r3, r3, r7
 8000e6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e72:	e7a5      	b.n	8000dc0 <__udivmoddi4+0x9c>
 8000e74:	f1c1 0620 	rsb	r6, r1, #32
 8000e78:	408b      	lsls	r3, r1
 8000e7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7e:	431f      	orrs	r7, r3
 8000e80:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e84:	fa04 f301 	lsl.w	r3, r4, r1
 8000e88:	ea43 030c 	orr.w	r3, r3, ip
 8000e8c:	40f4      	lsrs	r4, r6
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	0c38      	lsrs	r0, r7, #16
 8000e94:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e98:	fbb4 fef0 	udiv	lr, r4, r0
 8000e9c:	fa1f fc87 	uxth.w	ip, r7
 8000ea0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ea4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ea8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eac:	45a1      	cmp	r9, r4
 8000eae:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb2:	d90a      	bls.n	8000eca <__udivmoddi4+0x1a6>
 8000eb4:	193c      	adds	r4, r7, r4
 8000eb6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eba:	f080 8084 	bcs.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ebe:	45a1      	cmp	r9, r4
 8000ec0:	f240 8081 	bls.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ec4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ec8:	443c      	add	r4, r7
 8000eca:	eba4 0409 	sub.w	r4, r4, r9
 8000ece:	fa1f f983 	uxth.w	r9, r3
 8000ed2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ed6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eda:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ede:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ee2:	45a4      	cmp	ip, r4
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x1d2>
 8000ee6:	193c      	adds	r4, r7, r4
 8000ee8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000eec:	d267      	bcs.n	8000fbe <__udivmoddi4+0x29a>
 8000eee:	45a4      	cmp	ip, r4
 8000ef0:	d965      	bls.n	8000fbe <__udivmoddi4+0x29a>
 8000ef2:	3b02      	subs	r3, #2
 8000ef4:	443c      	add	r4, r7
 8000ef6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000efa:	fba0 9302 	umull	r9, r3, r0, r2
 8000efe:	eba4 040c 	sub.w	r4, r4, ip
 8000f02:	429c      	cmp	r4, r3
 8000f04:	46ce      	mov	lr, r9
 8000f06:	469c      	mov	ip, r3
 8000f08:	d351      	bcc.n	8000fae <__udivmoddi4+0x28a>
 8000f0a:	d04e      	beq.n	8000faa <__udivmoddi4+0x286>
 8000f0c:	b155      	cbz	r5, 8000f24 <__udivmoddi4+0x200>
 8000f0e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f12:	eb64 040c 	sbc.w	r4, r4, ip
 8000f16:	fa04 f606 	lsl.w	r6, r4, r6
 8000f1a:	40cb      	lsrs	r3, r1
 8000f1c:	431e      	orrs	r6, r3
 8000f1e:	40cc      	lsrs	r4, r1
 8000f20:	e9c5 6400 	strd	r6, r4, [r5]
 8000f24:	2100      	movs	r1, #0
 8000f26:	e750      	b.n	8000dca <__udivmoddi4+0xa6>
 8000f28:	f1c2 0320 	rsb	r3, r2, #32
 8000f2c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f30:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f34:	fa24 f303 	lsr.w	r3, r4, r3
 8000f38:	4094      	lsls	r4, r2
 8000f3a:	430c      	orrs	r4, r1
 8000f3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f40:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f44:	fa1f f78c 	uxth.w	r7, ip
 8000f48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f4c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f50:	0c23      	lsrs	r3, r4, #16
 8000f52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f56:	fb00 f107 	mul.w	r1, r0, r7
 8000f5a:	4299      	cmp	r1, r3
 8000f5c:	d908      	bls.n	8000f70 <__udivmoddi4+0x24c>
 8000f5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f62:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f66:	d22c      	bcs.n	8000fc2 <__udivmoddi4+0x29e>
 8000f68:	4299      	cmp	r1, r3
 8000f6a:	d92a      	bls.n	8000fc2 <__udivmoddi4+0x29e>
 8000f6c:	3802      	subs	r0, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	1a5b      	subs	r3, r3, r1
 8000f72:	b2a4      	uxth	r4, r4
 8000f74:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f78:	fb08 3311 	mls	r3, r8, r1, r3
 8000f7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f80:	fb01 f307 	mul.w	r3, r1, r7
 8000f84:	42a3      	cmp	r3, r4
 8000f86:	d908      	bls.n	8000f9a <__udivmoddi4+0x276>
 8000f88:	eb1c 0404 	adds.w	r4, ip, r4
 8000f8c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f90:	d213      	bcs.n	8000fba <__udivmoddi4+0x296>
 8000f92:	42a3      	cmp	r3, r4
 8000f94:	d911      	bls.n	8000fba <__udivmoddi4+0x296>
 8000f96:	3902      	subs	r1, #2
 8000f98:	4464      	add	r4, ip
 8000f9a:	1ae4      	subs	r4, r4, r3
 8000f9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fa0:	e739      	b.n	8000e16 <__udivmoddi4+0xf2>
 8000fa2:	4604      	mov	r4, r0
 8000fa4:	e6f0      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fa6:	4608      	mov	r0, r1
 8000fa8:	e706      	b.n	8000db8 <__udivmoddi4+0x94>
 8000faa:	45c8      	cmp	r8, r9
 8000fac:	d2ae      	bcs.n	8000f0c <__udivmoddi4+0x1e8>
 8000fae:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fb2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fb6:	3801      	subs	r0, #1
 8000fb8:	e7a8      	b.n	8000f0c <__udivmoddi4+0x1e8>
 8000fba:	4631      	mov	r1, r6
 8000fbc:	e7ed      	b.n	8000f9a <__udivmoddi4+0x276>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	e799      	b.n	8000ef6 <__udivmoddi4+0x1d2>
 8000fc2:	4630      	mov	r0, r6
 8000fc4:	e7d4      	b.n	8000f70 <__udivmoddi4+0x24c>
 8000fc6:	46d6      	mov	lr, sl
 8000fc8:	e77f      	b.n	8000eca <__udivmoddi4+0x1a6>
 8000fca:	4463      	add	r3, ip
 8000fcc:	3802      	subs	r0, #2
 8000fce:	e74d      	b.n	8000e6c <__udivmoddi4+0x148>
 8000fd0:	4606      	mov	r6, r0
 8000fd2:	4623      	mov	r3, r4
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e70f      	b.n	8000df8 <__udivmoddi4+0xd4>
 8000fd8:	3e02      	subs	r6, #2
 8000fda:	4463      	add	r3, ip
 8000fdc:	e730      	b.n	8000e40 <__udivmoddi4+0x11c>
 8000fde:	bf00      	nop

08000fe0 <__aeabi_idiv0>:
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000fec:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000ff0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000ff4:	f003 0301 	and.w	r3, r3, #1
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d013      	beq.n	8001024 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000ffc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001000:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001004:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001008:	2b00      	cmp	r3, #0
 800100a:	d00b      	beq.n	8001024 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800100c:	e000      	b.n	8001010 <ITM_SendChar+0x2c>
    {
      __NOP();
 800100e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001010:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d0f9      	beq.n	800100e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800101a:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800101e:	687a      	ldr	r2, [r7, #4]
 8001020:	b2d2      	uxtb	r2, r2
 8001022:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001024:	687b      	ldr	r3, [r7, #4]
}
 8001026:	4618      	mov	r0, r3
 8001028:	370c      	adds	r7, #12
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr
	...

08001034 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b086      	sub	sp, #24
 8001038:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800103a:	f001 f983 	bl	8002344 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800103e:	f000 f945 	bl	80012cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001042:	f000 fa2f 	bl	80014a4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001046:	f000 fa05 	bl	8001454 <MX_DMA_Init>
  MX_I2S2_Init();
 800104a:	f000 f9a9 	bl	80013a0 <MX_I2S2_Init>
  MX_USART1_UART_Init();
 800104e:	f000 f9d7 	bl	8001400 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  // Start UART communication
  HAL_UART_Transmit(&huart1, tx_buffer, sizeof(tx_buffer), 10); // Send ready message
 8001052:	230a      	movs	r3, #10
 8001054:	2211      	movs	r2, #17
 8001056:	4989      	ldr	r1, [pc, #548]	@ (800127c <main+0x248>)
 8001058:	4889      	ldr	r0, [pc, #548]	@ (8001280 <main+0x24c>)
 800105a:	f003 fdb3 	bl	8004bc4 <HAL_UART_Transmit>
  HAL_UART_Receive_IT(&huart1, rx_buffer, sizeof(rx_buffer)); // Start UART receive
 800105e:	224b      	movs	r2, #75	@ 0x4b
 8001060:	4988      	ldr	r1, [pc, #544]	@ (8001284 <main+0x250>)
 8001062:	4887      	ldr	r0, [pc, #540]	@ (8001280 <main+0x24c>)
 8001064:	f003 fe39 	bl	8004cda <HAL_UART_Receive_IT>
  // parseAndStoreCoeffs("Reset");

  // Start I2S communication

  //init IIR structure
  arm_biquad_cascade_df1_init_f32 ( &iirsettings_l, 1, &iir_coeffs_low[0], &iir_l_state[0]);
 8001068:	4b87      	ldr	r3, [pc, #540]	@ (8001288 <main+0x254>)
 800106a:	4a88      	ldr	r2, [pc, #544]	@ (800128c <main+0x258>)
 800106c:	2101      	movs	r1, #1
 800106e:	4888      	ldr	r0, [pc, #544]	@ (8001290 <main+0x25c>)
 8001070:	f004 fdae 	bl	8005bd0 <arm_biquad_cascade_df1_init_f32>
  arm_biquad_cascade_df1_init_f32 ( &iirsettings_r, 1, &iir_coeffs_low[0], &iir_r_state[0]);
 8001074:	4b87      	ldr	r3, [pc, #540]	@ (8001294 <main+0x260>)
 8001076:	4a85      	ldr	r2, [pc, #532]	@ (800128c <main+0x258>)
 8001078:	2101      	movs	r1, #1
 800107a:	4887      	ldr	r0, [pc, #540]	@ (8001298 <main+0x264>)
 800107c:	f004 fda8 	bl	8005bd0 <arm_biquad_cascade_df1_init_f32>
  arm_biquad_cascade_df1_init_f32 ( &iirsettings_l, 1, &iir_coeffs_lowmid[0], &iir_l_state[0]);
 8001080:	4b81      	ldr	r3, [pc, #516]	@ (8001288 <main+0x254>)
 8001082:	4a86      	ldr	r2, [pc, #536]	@ (800129c <main+0x268>)
 8001084:	2101      	movs	r1, #1
 8001086:	4882      	ldr	r0, [pc, #520]	@ (8001290 <main+0x25c>)
 8001088:	f004 fda2 	bl	8005bd0 <arm_biquad_cascade_df1_init_f32>
  arm_biquad_cascade_df1_init_f32 ( &iirsettings_r, 1, &iir_coeffs_lowmid[0], &iir_r_state[0]);
 800108c:	4b81      	ldr	r3, [pc, #516]	@ (8001294 <main+0x260>)
 800108e:	4a83      	ldr	r2, [pc, #524]	@ (800129c <main+0x268>)
 8001090:	2101      	movs	r1, #1
 8001092:	4881      	ldr	r0, [pc, #516]	@ (8001298 <main+0x264>)
 8001094:	f004 fd9c 	bl	8005bd0 <arm_biquad_cascade_df1_init_f32>
  arm_biquad_cascade_df1_init_f32 ( &iirsettings_l, 1, &iir_coeffs_mid[0], &iir_l_state[0]);
 8001098:	4b7b      	ldr	r3, [pc, #492]	@ (8001288 <main+0x254>)
 800109a:	4a81      	ldr	r2, [pc, #516]	@ (80012a0 <main+0x26c>)
 800109c:	2101      	movs	r1, #1
 800109e:	487c      	ldr	r0, [pc, #496]	@ (8001290 <main+0x25c>)
 80010a0:	f004 fd96 	bl	8005bd0 <arm_biquad_cascade_df1_init_f32>
  arm_biquad_cascade_df1_init_f32 ( &iirsettings_r, 1, &iir_coeffs_mid[0], &iir_r_state[0]);
 80010a4:	4b7b      	ldr	r3, [pc, #492]	@ (8001294 <main+0x260>)
 80010a6:	4a7e      	ldr	r2, [pc, #504]	@ (80012a0 <main+0x26c>)
 80010a8:	2101      	movs	r1, #1
 80010aa:	487b      	ldr	r0, [pc, #492]	@ (8001298 <main+0x264>)
 80010ac:	f004 fd90 	bl	8005bd0 <arm_biquad_cascade_df1_init_f32>
  arm_biquad_cascade_df1_init_f32 ( &iirsettings_l, 1, &iir_coeffs_highmid[0], &iir_l_state[0]);
 80010b0:	4b75      	ldr	r3, [pc, #468]	@ (8001288 <main+0x254>)
 80010b2:	4a7c      	ldr	r2, [pc, #496]	@ (80012a4 <main+0x270>)
 80010b4:	2101      	movs	r1, #1
 80010b6:	4876      	ldr	r0, [pc, #472]	@ (8001290 <main+0x25c>)
 80010b8:	f004 fd8a 	bl	8005bd0 <arm_biquad_cascade_df1_init_f32>
  arm_biquad_cascade_df1_init_f32 ( &iirsettings_r, 1, &iir_coeffs_highmid[0], &iir_r_state[0]);
 80010bc:	4b75      	ldr	r3, [pc, #468]	@ (8001294 <main+0x260>)
 80010be:	4a79      	ldr	r2, [pc, #484]	@ (80012a4 <main+0x270>)
 80010c0:	2101      	movs	r1, #1
 80010c2:	4875      	ldr	r0, [pc, #468]	@ (8001298 <main+0x264>)
 80010c4:	f004 fd84 	bl	8005bd0 <arm_biquad_cascade_df1_init_f32>
  arm_biquad_cascade_df1_init_f32 ( &iirsettings_l, 1, &iir_coeffs_high[0], &iir_l_state[0]);
 80010c8:	4b6f      	ldr	r3, [pc, #444]	@ (8001288 <main+0x254>)
 80010ca:	4a77      	ldr	r2, [pc, #476]	@ (80012a8 <main+0x274>)
 80010cc:	2101      	movs	r1, #1
 80010ce:	4870      	ldr	r0, [pc, #448]	@ (8001290 <main+0x25c>)
 80010d0:	f004 fd7e 	bl	8005bd0 <arm_biquad_cascade_df1_init_f32>
  arm_biquad_cascade_df1_init_f32 ( &iirsettings_r, 1, &iir_coeffs_high[0], &iir_r_state[0]);
 80010d4:	4b6f      	ldr	r3, [pc, #444]	@ (8001294 <main+0x260>)
 80010d6:	4a74      	ldr	r2, [pc, #464]	@ (80012a8 <main+0x274>)
 80010d8:	2101      	movs	r1, #1
 80010da:	486f      	ldr	r0, [pc, #444]	@ (8001298 <main+0x264>)
 80010dc:	f004 fd78 	bl	8005bd0 <arm_biquad_cascade_df1_init_f32>

  //start i2s with 2048 samples transmission => 4096*u16 words
  HAL_I2SEx_TransmitReceive_DMA (&hi2s2, txBuf, rxBuf, BLOCK_SIZE_U16);
 80010e0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80010e4:	4a71      	ldr	r2, [pc, #452]	@ (80012ac <main+0x278>)
 80010e6:	4972      	ldr	r1, [pc, #456]	@ (80012b0 <main+0x27c>)
 80010e8:	4872      	ldr	r0, [pc, #456]	@ (80012b4 <main+0x280>)
 80010ea:	f002 faad 	bl	8003648 <HAL_I2SEx_TransmitReceive_DMA>
  
    // Blink the LED while working
    // HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
    // HAL_Delay(1000);

    if (callback_state != 0) {
 80010ee:	4b72      	ldr	r3, [pc, #456]	@ (80012b8 <main+0x284>)
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d0fb      	beq.n	80010ee <main+0xba>

		  //decide if it was half or cplt callback
		  if (callback_state == 1)   {
 80010f6:	4b70      	ldr	r3, [pc, #448]	@ (80012b8 <main+0x284>)
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	2b01      	cmp	r3, #1
 80010fc:	d106      	bne.n	800110c <main+0xd8>
			  	  offset_r_ptr = 0;
 80010fe:	2300      	movs	r3, #0
 8001100:	617b      	str	r3, [r7, #20]
			  	  offset_w_ptr = 0;
 8001102:	2300      	movs	r3, #0
 8001104:	613b      	str	r3, [r7, #16]
			  	  w_ptr = 0;
 8001106:	2300      	movs	r3, #0
 8001108:	60fb      	str	r3, [r7, #12]
 800110a:	e00c      	b.n	8001126 <main+0xf2>
			  }

		  else if (callback_state == 2) {
 800110c:	4b6a      	ldr	r3, [pc, #424]	@ (80012b8 <main+0x284>)
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	2b02      	cmp	r3, #2
 8001112:	d108      	bne.n	8001126 <main+0xf2>
			  offset_r_ptr = BLOCK_SIZE_U16;
 8001114:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001118:	617b      	str	r3, [r7, #20]
			  offset_w_ptr = BLOCK_SIZE_FLOAT;
 800111a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800111e:	613b      	str	r3, [r7, #16]
			  w_ptr = BLOCK_SIZE_FLOAT;
 8001120:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001124:	60fb      	str	r3, [r7, #12]
		  }


		  //restore input sample buffer to float array
		  for (int i=offset_r_ptr; i<offset_r_ptr+BLOCK_SIZE_U16; i=i+4) {
 8001126:	697b      	ldr	r3, [r7, #20]
 8001128:	60bb      	str	r3, [r7, #8]
 800112a:	e030      	b.n	800118e <main+0x15a>
			  l_buf_in[w_ptr] = (float) ((int) (rxBuf[i]<<16)|rxBuf[i+1]);
 800112c:	4a5f      	ldr	r2, [pc, #380]	@ (80012ac <main+0x278>)
 800112e:	68bb      	ldr	r3, [r7, #8]
 8001130:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001134:	041b      	lsls	r3, r3, #16
 8001136:	68ba      	ldr	r2, [r7, #8]
 8001138:	3201      	adds	r2, #1
 800113a:	495c      	ldr	r1, [pc, #368]	@ (80012ac <main+0x278>)
 800113c:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8001140:	4313      	orrs	r3, r2
 8001142:	ee07 3a90 	vmov	s15, r3
 8001146:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800114a:	4a5c      	ldr	r2, [pc, #368]	@ (80012bc <main+0x288>)
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	009b      	lsls	r3, r3, #2
 8001150:	4413      	add	r3, r2
 8001152:	edc3 7a00 	vstr	s15, [r3]
			  r_buf_in[w_ptr] = (float) ((int) (rxBuf[i+2]<<16)|rxBuf[i+3]);
 8001156:	68bb      	ldr	r3, [r7, #8]
 8001158:	3302      	adds	r3, #2
 800115a:	4a54      	ldr	r2, [pc, #336]	@ (80012ac <main+0x278>)
 800115c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001160:	041b      	lsls	r3, r3, #16
 8001162:	68ba      	ldr	r2, [r7, #8]
 8001164:	3203      	adds	r2, #3
 8001166:	4951      	ldr	r1, [pc, #324]	@ (80012ac <main+0x278>)
 8001168:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 800116c:	4313      	orrs	r3, r2
 800116e:	ee07 3a90 	vmov	s15, r3
 8001172:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001176:	4a52      	ldr	r2, [pc, #328]	@ (80012c0 <main+0x28c>)
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	009b      	lsls	r3, r3, #2
 800117c:	4413      	add	r3, r2
 800117e:	edc3 7a00 	vstr	s15, [r3]
			  w_ptr++;
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	3301      	adds	r3, #1
 8001186:	60fb      	str	r3, [r7, #12]
		  for (int i=offset_r_ptr; i<offset_r_ptr+BLOCK_SIZE_U16; i=i+4) {
 8001188:	68bb      	ldr	r3, [r7, #8]
 800118a:	3304      	adds	r3, #4
 800118c:	60bb      	str	r3, [r7, #8]
 800118e:	697b      	ldr	r3, [r7, #20]
 8001190:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 8001194:	68ba      	ldr	r2, [r7, #8]
 8001196:	429a      	cmp	r2, r3
 8001198:	ddc8      	ble.n	800112c <main+0xf8>
		  }


		  //process IIR
		  arm_biquad_cascade_df1_f32 (&iirsettings_l, &l_buf_in[offset_w_ptr], &l_buf_out[offset_w_ptr],BLOCK_SIZE_FLOAT);
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	009b      	lsls	r3, r3, #2
 800119e:	4a47      	ldr	r2, [pc, #284]	@ (80012bc <main+0x288>)
 80011a0:	1899      	adds	r1, r3, r2
 80011a2:	693b      	ldr	r3, [r7, #16]
 80011a4:	009b      	lsls	r3, r3, #2
 80011a6:	4a47      	ldr	r2, [pc, #284]	@ (80012c4 <main+0x290>)
 80011a8:	441a      	add	r2, r3
 80011aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80011ae:	4838      	ldr	r0, [pc, #224]	@ (8001290 <main+0x25c>)
 80011b0:	f004 fd1a 	bl	8005be8 <arm_biquad_cascade_df1_f32>
		  arm_biquad_cascade_df1_f32 (&iirsettings_r, &r_buf_in[offset_w_ptr], &r_buf_out[offset_w_ptr],BLOCK_SIZE_FLOAT);
 80011b4:	693b      	ldr	r3, [r7, #16]
 80011b6:	009b      	lsls	r3, r3, #2
 80011b8:	4a41      	ldr	r2, [pc, #260]	@ (80012c0 <main+0x28c>)
 80011ba:	1899      	adds	r1, r3, r2
 80011bc:	693b      	ldr	r3, [r7, #16]
 80011be:	009b      	lsls	r3, r3, #2
 80011c0:	4a41      	ldr	r2, [pc, #260]	@ (80012c8 <main+0x294>)
 80011c2:	441a      	add	r2, r3
 80011c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80011c8:	4833      	ldr	r0, [pc, #204]	@ (8001298 <main+0x264>)
 80011ca:	f004 fd0d 	bl	8005be8 <arm_biquad_cascade_df1_f32>
      //   l_buf_out[i] = l_buf_in[i];
      //   r_buf_out[i] = r_buf_in[i];
      // }

		  //restore processed float-array to output sample-buffer
		  w_ptr = offset_w_ptr;
 80011ce:	693b      	ldr	r3, [r7, #16]
 80011d0:	60fb      	str	r3, [r7, #12]

		  for (int i=offset_r_ptr; i<offset_r_ptr+BLOCK_SIZE_U16; i=i+4) {
 80011d2:	697b      	ldr	r3, [r7, #20]
 80011d4:	607b      	str	r3, [r7, #4]
 80011d6:	e046      	b.n	8001266 <main+0x232>
				txBuf[i] =  (((int)l_buf_out[w_ptr])>>16)&0xFFFF;
 80011d8:	4a3a      	ldr	r2, [pc, #232]	@ (80012c4 <main+0x290>)
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	009b      	lsls	r3, r3, #2
 80011de:	4413      	add	r3, r2
 80011e0:	edd3 7a00 	vldr	s15, [r3]
 80011e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011e8:	ee17 3a90 	vmov	r3, s15
 80011ec:	0c1b      	lsrs	r3, r3, #16
 80011ee:	b299      	uxth	r1, r3
 80011f0:	4a2f      	ldr	r2, [pc, #188]	@ (80012b0 <main+0x27c>)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				txBuf[i+1] = ((int)l_buf_out[w_ptr])&0xFFFF;
 80011f8:	4a32      	ldr	r2, [pc, #200]	@ (80012c4 <main+0x290>)
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	009b      	lsls	r3, r3, #2
 80011fe:	4413      	add	r3, r2
 8001200:	edd3 7a00 	vldr	s15, [r3]
 8001204:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	3301      	adds	r3, #1
 800120c:	ee17 2a90 	vmov	r2, s15
 8001210:	b291      	uxth	r1, r2
 8001212:	4a27      	ldr	r2, [pc, #156]	@ (80012b0 <main+0x27c>)
 8001214:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				txBuf[i+2] = (((int)r_buf_out[w_ptr])>>16)&0xFFFF;
 8001218:	4a2b      	ldr	r2, [pc, #172]	@ (80012c8 <main+0x294>)
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	009b      	lsls	r3, r3, #2
 800121e:	4413      	add	r3, r2
 8001220:	edd3 7a00 	vldr	s15, [r3]
 8001224:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001228:	ee17 3a90 	vmov	r3, s15
 800122c:	0c1a      	lsrs	r2, r3, #16
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	3302      	adds	r3, #2
 8001232:	b291      	uxth	r1, r2
 8001234:	4a1e      	ldr	r2, [pc, #120]	@ (80012b0 <main+0x27c>)
 8001236:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				txBuf[i+3] = ((int)r_buf_out[w_ptr])&0xFFFF;
 800123a:	4a23      	ldr	r2, [pc, #140]	@ (80012c8 <main+0x294>)
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	009b      	lsls	r3, r3, #2
 8001240:	4413      	add	r3, r2
 8001242:	edd3 7a00 	vldr	s15, [r3]
 8001246:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	3303      	adds	r3, #3
 800124e:	ee17 2a90 	vmov	r2, s15
 8001252:	b291      	uxth	r1, r2
 8001254:	4a16      	ldr	r2, [pc, #88]	@ (80012b0 <main+0x27c>)
 8001256:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				w_ptr++;
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	3301      	adds	r3, #1
 800125e:	60fb      	str	r3, [r7, #12]
		  for (int i=offset_r_ptr; i<offset_r_ptr+BLOCK_SIZE_U16; i=i+4) {
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	3304      	adds	r3, #4
 8001264:	607b      	str	r3, [r7, #4]
 8001266:	697b      	ldr	r3, [r7, #20]
 8001268:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 800126c:	687a      	ldr	r2, [r7, #4]
 800126e:	429a      	cmp	r2, r3
 8001270:	ddb2      	ble.n	80011d8 <main+0x1a4>
		  }

		  callback_state = 0;
 8001272:	4b11      	ldr	r3, [pc, #68]	@ (80012b8 <main+0x284>)
 8001274:	2200      	movs	r2, #0
 8001276:	701a      	strb	r2, [r3, #0]
    if (callback_state != 0) {
 8001278:	e739      	b.n	80010ee <main+0xba>
 800127a:	bf00      	nop
 800127c:	20000000 	.word	0x20000000
 8001280:	20000370 	.word	0x20000370
 8001284:	200003d0 	.word	0x200003d0
 8001288:	2000041c 	.word	0x2000041c
 800128c:	20000014 	.word	0x20000014
 8001290:	200003b8 	.word	0x200003b8
 8001294:	2000042c 	.word	0x2000042c
 8001298:	200003c4 	.word	0x200003c4
 800129c:	20000028 	.word	0x20000028
 80012a0:	2000003c 	.word	0x2000003c
 80012a4:	20000050 	.word	0x20000050
 80012a8:	20000064 	.word	0x20000064
 80012ac:	2000043c 	.word	0x2000043c
 80012b0:	2000243c 	.word	0x2000243c
 80012b4:	20000268 	.word	0x20000268
 80012b8:	2000843c 	.word	0x2000843c
 80012bc:	2000443c 	.word	0x2000443c
 80012c0:	2000543c 	.word	0x2000543c
 80012c4:	2000643c 	.word	0x2000643c
 80012c8:	2000743c 	.word	0x2000743c

080012cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b094      	sub	sp, #80	@ 0x50
 80012d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012d2:	f107 0320 	add.w	r3, r7, #32
 80012d6:	2230      	movs	r2, #48	@ 0x30
 80012d8:	2100      	movs	r1, #0
 80012da:	4618      	mov	r0, r3
 80012dc:	f005 fe16 	bl	8006f0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012e0:	f107 030c 	add.w	r3, r7, #12
 80012e4:	2200      	movs	r2, #0
 80012e6:	601a      	str	r2, [r3, #0]
 80012e8:	605a      	str	r2, [r3, #4]
 80012ea:	609a      	str	r2, [r3, #8]
 80012ec:	60da      	str	r2, [r3, #12]
 80012ee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012f0:	2300      	movs	r3, #0
 80012f2:	60bb      	str	r3, [r7, #8]
 80012f4:	4b28      	ldr	r3, [pc, #160]	@ (8001398 <SystemClock_Config+0xcc>)
 80012f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012f8:	4a27      	ldr	r2, [pc, #156]	@ (8001398 <SystemClock_Config+0xcc>)
 80012fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8001300:	4b25      	ldr	r3, [pc, #148]	@ (8001398 <SystemClock_Config+0xcc>)
 8001302:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001304:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001308:	60bb      	str	r3, [r7, #8]
 800130a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800130c:	2300      	movs	r3, #0
 800130e:	607b      	str	r3, [r7, #4]
 8001310:	4b22      	ldr	r3, [pc, #136]	@ (800139c <SystemClock_Config+0xd0>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	4a21      	ldr	r2, [pc, #132]	@ (800139c <SystemClock_Config+0xd0>)
 8001316:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800131a:	6013      	str	r3, [r2, #0]
 800131c:	4b1f      	ldr	r3, [pc, #124]	@ (800139c <SystemClock_Config+0xd0>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001324:	607b      	str	r3, [r7, #4]
 8001326:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001328:	2301      	movs	r3, #1
 800132a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800132c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001330:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001332:	2302      	movs	r3, #2
 8001334:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001336:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800133a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800133c:	2308      	movs	r3, #8
 800133e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001340:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001344:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001346:	2302      	movs	r3, #2
 8001348:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800134a:	2304      	movs	r3, #4
 800134c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800134e:	f107 0320 	add.w	r3, r7, #32
 8001352:	4618      	mov	r0, r3
 8001354:	f002 fe0c 	bl	8003f70 <HAL_RCC_OscConfig>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800135e:	f000 fd43 	bl	8001de8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001362:	230f      	movs	r3, #15
 8001364:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001366:	2302      	movs	r3, #2
 8001368:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800136a:	2300      	movs	r3, #0
 800136c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800136e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001372:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001374:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001378:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800137a:	f107 030c 	add.w	r3, r7, #12
 800137e:	2105      	movs	r1, #5
 8001380:	4618      	mov	r0, r3
 8001382:	f003 f86d 	bl	8004460 <HAL_RCC_ClockConfig>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800138c:	f000 fd2c 	bl	8001de8 <Error_Handler>
  }
}
 8001390:	bf00      	nop
 8001392:	3750      	adds	r7, #80	@ 0x50
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	40023800 	.word	0x40023800
 800139c:	40007000 	.word	0x40007000

080013a0 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 80013a4:	4b13      	ldr	r3, [pc, #76]	@ (80013f4 <MX_I2S2_Init+0x54>)
 80013a6:	4a14      	ldr	r2, [pc, #80]	@ (80013f8 <MX_I2S2_Init+0x58>)
 80013a8:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 80013aa:	4b12      	ldr	r3, [pc, #72]	@ (80013f4 <MX_I2S2_Init+0x54>)
 80013ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013b0:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 80013b2:	4b10      	ldr	r3, [pc, #64]	@ (80013f4 <MX_I2S2_Init+0x54>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 80013b8:	4b0e      	ldr	r3, [pc, #56]	@ (80013f4 <MX_I2S2_Init+0x54>)
 80013ba:	2203      	movs	r2, #3
 80013bc:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80013be:	4b0d      	ldr	r3, [pc, #52]	@ (80013f4 <MX_I2S2_Init+0x54>)
 80013c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013c4:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80013c6:	4b0b      	ldr	r3, [pc, #44]	@ (80013f4 <MX_I2S2_Init+0x54>)
 80013c8:	4a0c      	ldr	r2, [pc, #48]	@ (80013fc <MX_I2S2_Init+0x5c>)
 80013ca:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 80013cc:	4b09      	ldr	r3, [pc, #36]	@ (80013f4 <MX_I2S2_Init+0x54>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 80013d2:	4b08      	ldr	r3, [pc, #32]	@ (80013f4 <MX_I2S2_Init+0x54>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 80013d8:	4b06      	ldr	r3, [pc, #24]	@ (80013f4 <MX_I2S2_Init+0x54>)
 80013da:	2201      	movs	r2, #1
 80013dc:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80013de:	4805      	ldr	r0, [pc, #20]	@ (80013f4 <MX_I2S2_Init+0x54>)
 80013e0:	f001 feec 	bl	80031bc <HAL_I2S_Init>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <MX_I2S2_Init+0x4e>
  {
    Error_Handler();
 80013ea:	f000 fcfd 	bl	8001de8 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 80013ee:	bf00      	nop
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	20000268 	.word	0x20000268
 80013f8:	40003800 	.word	0x40003800
 80013fc:	00017700 	.word	0x00017700

08001400 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001404:	4b11      	ldr	r3, [pc, #68]	@ (800144c <MX_USART1_UART_Init+0x4c>)
 8001406:	4a12      	ldr	r2, [pc, #72]	@ (8001450 <MX_USART1_UART_Init+0x50>)
 8001408:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800140a:	4b10      	ldr	r3, [pc, #64]	@ (800144c <MX_USART1_UART_Init+0x4c>)
 800140c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001410:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001412:	4b0e      	ldr	r3, [pc, #56]	@ (800144c <MX_USART1_UART_Init+0x4c>)
 8001414:	2200      	movs	r2, #0
 8001416:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001418:	4b0c      	ldr	r3, [pc, #48]	@ (800144c <MX_USART1_UART_Init+0x4c>)
 800141a:	2200      	movs	r2, #0
 800141c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800141e:	4b0b      	ldr	r3, [pc, #44]	@ (800144c <MX_USART1_UART_Init+0x4c>)
 8001420:	2200      	movs	r2, #0
 8001422:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001424:	4b09      	ldr	r3, [pc, #36]	@ (800144c <MX_USART1_UART_Init+0x4c>)
 8001426:	220c      	movs	r2, #12
 8001428:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800142a:	4b08      	ldr	r3, [pc, #32]	@ (800144c <MX_USART1_UART_Init+0x4c>)
 800142c:	2200      	movs	r2, #0
 800142e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001430:	4b06      	ldr	r3, [pc, #24]	@ (800144c <MX_USART1_UART_Init+0x4c>)
 8001432:	2200      	movs	r2, #0
 8001434:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001436:	4805      	ldr	r0, [pc, #20]	@ (800144c <MX_USART1_UART_Init+0x4c>)
 8001438:	f003 fb74 	bl	8004b24 <HAL_UART_Init>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001442:	f000 fcd1 	bl	8001de8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001446:	bf00      	nop
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	20000370 	.word	0x20000370
 8001450:	40011000 	.word	0x40011000

08001454 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800145a:	2300      	movs	r3, #0
 800145c:	607b      	str	r3, [r7, #4]
 800145e:	4b10      	ldr	r3, [pc, #64]	@ (80014a0 <MX_DMA_Init+0x4c>)
 8001460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001462:	4a0f      	ldr	r2, [pc, #60]	@ (80014a0 <MX_DMA_Init+0x4c>)
 8001464:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001468:	6313      	str	r3, [r2, #48]	@ 0x30
 800146a:	4b0d      	ldr	r3, [pc, #52]	@ (80014a0 <MX_DMA_Init+0x4c>)
 800146c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800146e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001472:	607b      	str	r3, [r7, #4]
 8001474:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8001476:	2200      	movs	r2, #0
 8001478:	2100      	movs	r1, #0
 800147a:	200e      	movs	r0, #14
 800147c:	f001 f8af 	bl	80025de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001480:	200e      	movs	r0, #14
 8001482:	f001 f8c8 	bl	8002616 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8001486:	2200      	movs	r2, #0
 8001488:	2100      	movs	r1, #0
 800148a:	200f      	movs	r0, #15
 800148c:	f001 f8a7 	bl	80025de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001490:	200f      	movs	r0, #15
 8001492:	f001 f8c0 	bl	8002616 <HAL_NVIC_EnableIRQ>

}
 8001496:	bf00      	nop
 8001498:	3708      	adds	r7, #8
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	40023800 	.word	0x40023800

080014a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b08a      	sub	sp, #40	@ 0x28
 80014a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014aa:	f107 0314 	add.w	r3, r7, #20
 80014ae:	2200      	movs	r2, #0
 80014b0:	601a      	str	r2, [r3, #0]
 80014b2:	605a      	str	r2, [r3, #4]
 80014b4:	609a      	str	r2, [r3, #8]
 80014b6:	60da      	str	r2, [r3, #12]
 80014b8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014ba:	2300      	movs	r3, #0
 80014bc:	613b      	str	r3, [r7, #16]
 80014be:	4b26      	ldr	r3, [pc, #152]	@ (8001558 <MX_GPIO_Init+0xb4>)
 80014c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c2:	4a25      	ldr	r2, [pc, #148]	@ (8001558 <MX_GPIO_Init+0xb4>)
 80014c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ca:	4b23      	ldr	r3, [pc, #140]	@ (8001558 <MX_GPIO_Init+0xb4>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014d2:	613b      	str	r3, [r7, #16]
 80014d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014d6:	2300      	movs	r3, #0
 80014d8:	60fb      	str	r3, [r7, #12]
 80014da:	4b1f      	ldr	r3, [pc, #124]	@ (8001558 <MX_GPIO_Init+0xb4>)
 80014dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014de:	4a1e      	ldr	r2, [pc, #120]	@ (8001558 <MX_GPIO_Init+0xb4>)
 80014e0:	f043 0302 	orr.w	r3, r3, #2
 80014e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001558 <MX_GPIO_Init+0xb4>)
 80014e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ea:	f003 0302 	and.w	r3, r3, #2
 80014ee:	60fb      	str	r3, [r7, #12]
 80014f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014f2:	2300      	movs	r3, #0
 80014f4:	60bb      	str	r3, [r7, #8]
 80014f6:	4b18      	ldr	r3, [pc, #96]	@ (8001558 <MX_GPIO_Init+0xb4>)
 80014f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014fa:	4a17      	ldr	r2, [pc, #92]	@ (8001558 <MX_GPIO_Init+0xb4>)
 80014fc:	f043 0304 	orr.w	r3, r3, #4
 8001500:	6313      	str	r3, [r2, #48]	@ 0x30
 8001502:	4b15      	ldr	r3, [pc, #84]	@ (8001558 <MX_GPIO_Init+0xb4>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001506:	f003 0304 	and.w	r3, r3, #4
 800150a:	60bb      	str	r3, [r7, #8]
 800150c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800150e:	2300      	movs	r3, #0
 8001510:	607b      	str	r3, [r7, #4]
 8001512:	4b11      	ldr	r3, [pc, #68]	@ (8001558 <MX_GPIO_Init+0xb4>)
 8001514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001516:	4a10      	ldr	r2, [pc, #64]	@ (8001558 <MX_GPIO_Init+0xb4>)
 8001518:	f043 0301 	orr.w	r3, r3, #1
 800151c:	6313      	str	r3, [r2, #48]	@ 0x30
 800151e:	4b0e      	ldr	r3, [pc, #56]	@ (8001558 <MX_GPIO_Init+0xb4>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001522:	f003 0301 	and.w	r3, r3, #1
 8001526:	607b      	str	r3, [r7, #4]
 8001528:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 800152a:	2200      	movs	r2, #0
 800152c:	2104      	movs	r1, #4
 800152e:	480b      	ldr	r0, [pc, #44]	@ (800155c <MX_GPIO_Init+0xb8>)
 8001530:	f001 fe2a 	bl	8003188 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001534:	2304      	movs	r3, #4
 8001536:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001538:	2301      	movs	r3, #1
 800153a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153c:	2300      	movs	r3, #0
 800153e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001540:	2300      	movs	r3, #0
 8001542:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001544:	f107 0314 	add.w	r3, r7, #20
 8001548:	4619      	mov	r1, r3
 800154a:	4804      	ldr	r0, [pc, #16]	@ (800155c <MX_GPIO_Init+0xb8>)
 800154c:	f001 fc80 	bl	8002e50 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001550:	bf00      	nop
 8001552:	3728      	adds	r7, #40	@ 0x28
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	40023800 	.word	0x40023800
 800155c:	40020400 	.word	0x40020400

08001560 <_write>:

/* USER CODE BEGIN 4 */

int _write(int file, char *ptr, int len)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b086      	sub	sp, #24
 8001564:	af00      	add	r7, sp, #0
 8001566:	60f8      	str	r0, [r7, #12]
 8001568:	60b9      	str	r1, [r7, #8]
 800156a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800156c:	2300      	movs	r3, #0
 800156e:	617b      	str	r3, [r7, #20]
 8001570:	e009      	b.n	8001586 <_write+0x26>
  {
	  ITM_SendChar(*ptr++);
 8001572:	68bb      	ldr	r3, [r7, #8]
 8001574:	1c5a      	adds	r2, r3, #1
 8001576:	60ba      	str	r2, [r7, #8]
 8001578:	781b      	ldrb	r3, [r3, #0]
 800157a:	4618      	mov	r0, r3
 800157c:	f7ff fd32 	bl	8000fe4 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	3301      	adds	r3, #1
 8001584:	617b      	str	r3, [r7, #20]
 8001586:	697a      	ldr	r2, [r7, #20]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	429a      	cmp	r2, r3
 800158c:	dbf1      	blt.n	8001572 <_write+0x12>
  }
  return len;
 800158e:	687b      	ldr	r3, [r7, #4]
}
 8001590:	4618      	mov	r0, r3
 8001592:	3718      	adds	r7, #24
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}

08001598 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
  // HAL_UART_Transmit(&huart1, rx_buffer, sizeof(rx_buffer), 10); // Echo the received data
  printf("Received UART: %s\n", rx_buffer); // Print the received data to serial
 80015a0:	490d      	ldr	r1, [pc, #52]	@ (80015d8 <HAL_UART_RxCpltCallback+0x40>)
 80015a2:	480e      	ldr	r0, [pc, #56]	@ (80015dc <HAL_UART_RxCpltCallback+0x44>)
 80015a4:	f005 fb1e 	bl	8006be4 <iprintf>

  isConfigComplete = false;
 80015a8:	4b0d      	ldr	r3, [pc, #52]	@ (80015e0 <HAL_UART_RxCpltCallback+0x48>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	701a      	strb	r2, [r3, #0]
  parseAndStoreCoeffs((char *)rx_buffer); // Parse the received data
 80015ae:	480a      	ldr	r0, [pc, #40]	@ (80015d8 <HAL_UART_RxCpltCallback+0x40>)
 80015b0:	f000 f81a 	bl	80015e8 <parseAndStoreCoeffs>
  isConfigComplete = true;
 80015b4:	4b0a      	ldr	r3, [pc, #40]	@ (80015e0 <HAL_UART_RxCpltCallback+0x48>)
 80015b6:	2201      	movs	r2, #1
 80015b8:	701a      	strb	r2, [r3, #0]
  memset(rx_buffer, 0, sizeof(rx_buffer)); // Clear the buffer
 80015ba:	224b      	movs	r2, #75	@ 0x4b
 80015bc:	2100      	movs	r1, #0
 80015be:	4806      	ldr	r0, [pc, #24]	@ (80015d8 <HAL_UART_RxCpltCallback+0x40>)
 80015c0:	f005 fca4 	bl	8006f0c <memset>
  HAL_UART_Receive_IT(&huart1, rx_buffer, sizeof(rx_buffer)); // Start the next receive
 80015c4:	224b      	movs	r2, #75	@ 0x4b
 80015c6:	4904      	ldr	r1, [pc, #16]	@ (80015d8 <HAL_UART_RxCpltCallback+0x40>)
 80015c8:	4806      	ldr	r0, [pc, #24]	@ (80015e4 <HAL_UART_RxCpltCallback+0x4c>)
 80015ca:	f003 fb86 	bl	8004cda <HAL_UART_Receive_IT>
}
 80015ce:	bf00      	nop
 80015d0:	3708      	adds	r7, #8
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	200003d0 	.word	0x200003d0
 80015dc:	0800adb0 	.word	0x0800adb0
 80015e0:	20000011 	.word	0x20000011
 80015e4:	20000370 	.word	0x20000370

080015e8 <parseAndStoreCoeffs>:

void parseAndStoreCoeffs(char *rx_buffer) {
 80015e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80015ec:	b090      	sub	sp, #64	@ 0x40
 80015ee:	af0a      	add	r7, sp, #40	@ 0x28
 80015f0:	6178      	str	r0, [r7, #20]
    // Determine which band the coefficients are for
    if (strncmp(rx_buffer, "LowMid", 6) == 0) {
 80015f2:	2206      	movs	r2, #6
 80015f4:	497f      	ldr	r1, [pc, #508]	@ (80017f4 <parseAndStoreCoeffs+0x20c>)
 80015f6:	6978      	ldr	r0, [r7, #20]
 80015f8:	f005 fc90 	bl	8006f1c <strncmp>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d14c      	bne.n	800169c <parseAndStoreCoeffs+0xb4>
        sscanf(rx_buffer, "LowMid %f %f %f %f %f %f", 
 8001602:	4b7d      	ldr	r3, [pc, #500]	@ (80017f8 <parseAndStoreCoeffs+0x210>)
 8001604:	9303      	str	r3, [sp, #12]
 8001606:	4b7d      	ldr	r3, [pc, #500]	@ (80017fc <parseAndStoreCoeffs+0x214>)
 8001608:	9302      	str	r3, [sp, #8]
 800160a:	4b7d      	ldr	r3, [pc, #500]	@ (8001800 <parseAndStoreCoeffs+0x218>)
 800160c:	9301      	str	r3, [sp, #4]
 800160e:	4b7d      	ldr	r3, [pc, #500]	@ (8001804 <parseAndStoreCoeffs+0x21c>)
 8001610:	9300      	str	r3, [sp, #0]
 8001612:	4b7d      	ldr	r3, [pc, #500]	@ (8001808 <parseAndStoreCoeffs+0x220>)
 8001614:	4a7d      	ldr	r2, [pc, #500]	@ (800180c <parseAndStoreCoeffs+0x224>)
 8001616:	497e      	ldr	r1, [pc, #504]	@ (8001810 <parseAndStoreCoeffs+0x228>)
 8001618:	6978      	ldr	r0, [r7, #20]
 800161a:	f005 fb73 	bl	8006d04 <siscanf>
               &midLowCoeffs.a0, &midLowCoeffs.a1, &midLowCoeffs.a2, 
               &midLowCoeffs.b0, &midLowCoeffs.b1, &midLowCoeffs.b2);
        printf("Parsed LowMid: %f %f %f %f %f %f\n",
                midLowCoeffs.a0, midLowCoeffs.a1, midLowCoeffs.a2, 
 800161e:	4b7b      	ldr	r3, [pc, #492]	@ (800180c <parseAndStoreCoeffs+0x224>)
 8001620:	681b      	ldr	r3, [r3, #0]
        printf("Parsed LowMid: %f %f %f %f %f %f\n",
 8001622:	4618      	mov	r0, r3
 8001624:	f7fe ff90 	bl	8000548 <__aeabi_f2d>
 8001628:	e9c7 0102 	strd	r0, r1, [r7, #8]
                midLowCoeffs.a0, midLowCoeffs.a1, midLowCoeffs.a2, 
 800162c:	4b77      	ldr	r3, [pc, #476]	@ (800180c <parseAndStoreCoeffs+0x224>)
 800162e:	685b      	ldr	r3, [r3, #4]
        printf("Parsed LowMid: %f %f %f %f %f %f\n",
 8001630:	4618      	mov	r0, r3
 8001632:	f7fe ff89 	bl	8000548 <__aeabi_f2d>
 8001636:	4604      	mov	r4, r0
 8001638:	460d      	mov	r5, r1
                midLowCoeffs.a0, midLowCoeffs.a1, midLowCoeffs.a2, 
 800163a:	4b74      	ldr	r3, [pc, #464]	@ (800180c <parseAndStoreCoeffs+0x224>)
 800163c:	689b      	ldr	r3, [r3, #8]
        printf("Parsed LowMid: %f %f %f %f %f %f\n",
 800163e:	4618      	mov	r0, r3
 8001640:	f7fe ff82 	bl	8000548 <__aeabi_f2d>
 8001644:	4680      	mov	r8, r0
 8001646:	4689      	mov	r9, r1
                midLowCoeffs.b0, midLowCoeffs.b1, midLowCoeffs.b2);
 8001648:	4b70      	ldr	r3, [pc, #448]	@ (800180c <parseAndStoreCoeffs+0x224>)
 800164a:	68db      	ldr	r3, [r3, #12]
        printf("Parsed LowMid: %f %f %f %f %f %f\n",
 800164c:	4618      	mov	r0, r3
 800164e:	f7fe ff7b 	bl	8000548 <__aeabi_f2d>
 8001652:	4682      	mov	sl, r0
 8001654:	468b      	mov	fp, r1
                midLowCoeffs.b0, midLowCoeffs.b1, midLowCoeffs.b2);
 8001656:	4b6d      	ldr	r3, [pc, #436]	@ (800180c <parseAndStoreCoeffs+0x224>)
 8001658:	691b      	ldr	r3, [r3, #16]
        printf("Parsed LowMid: %f %f %f %f %f %f\n",
 800165a:	4618      	mov	r0, r3
 800165c:	f7fe ff74 	bl	8000548 <__aeabi_f2d>
 8001660:	e9c7 0100 	strd	r0, r1, [r7]
                midLowCoeffs.b0, midLowCoeffs.b1, midLowCoeffs.b2);
 8001664:	4b69      	ldr	r3, [pc, #420]	@ (800180c <parseAndStoreCoeffs+0x224>)
 8001666:	695b      	ldr	r3, [r3, #20]
        printf("Parsed LowMid: %f %f %f %f %f %f\n",
 8001668:	4618      	mov	r0, r3
 800166a:	f7fe ff6d 	bl	8000548 <__aeabi_f2d>
 800166e:	4602      	mov	r2, r0
 8001670:	460b      	mov	r3, r1
 8001672:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001676:	ed97 7b00 	vldr	d7, [r7]
 800167a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800167e:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001682:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001686:	e9cd 4500 	strd	r4, r5, [sp]
 800168a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800168e:	4861      	ldr	r0, [pc, #388]	@ (8001814 <parseAndStoreCoeffs+0x22c>)
 8001690:	f005 faa8 	bl	8006be4 <iprintf>
        applyNewCoeffs("LowMid");
 8001694:	4857      	ldr	r0, [pc, #348]	@ (80017f4 <parseAndStoreCoeffs+0x20c>)
 8001696:	f000 fa5f 	bl	8001b58 <applyNewCoeffs>
        applyNewCoeffs("Low");
        printf("Coefficients reset!\n");
    } else {
        printf("Invalid parameter\n");
    }
}
 800169a:	e20d      	b.n	8001ab8 <parseAndStoreCoeffs+0x4d0>
    } else if (strncmp(rx_buffer, "HighMid", 7) == 0) {
 800169c:	2207      	movs	r2, #7
 800169e:	495e      	ldr	r1, [pc, #376]	@ (8001818 <parseAndStoreCoeffs+0x230>)
 80016a0:	6978      	ldr	r0, [r7, #20]
 80016a2:	f005 fc3b 	bl	8006f1c <strncmp>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d14c      	bne.n	8001746 <parseAndStoreCoeffs+0x15e>
        sscanf(rx_buffer, "HighMid %f %f %f %f %f %f", 
 80016ac:	4b5b      	ldr	r3, [pc, #364]	@ (800181c <parseAndStoreCoeffs+0x234>)
 80016ae:	9303      	str	r3, [sp, #12]
 80016b0:	4b5b      	ldr	r3, [pc, #364]	@ (8001820 <parseAndStoreCoeffs+0x238>)
 80016b2:	9302      	str	r3, [sp, #8]
 80016b4:	4b5b      	ldr	r3, [pc, #364]	@ (8001824 <parseAndStoreCoeffs+0x23c>)
 80016b6:	9301      	str	r3, [sp, #4]
 80016b8:	4b5b      	ldr	r3, [pc, #364]	@ (8001828 <parseAndStoreCoeffs+0x240>)
 80016ba:	9300      	str	r3, [sp, #0]
 80016bc:	4b5b      	ldr	r3, [pc, #364]	@ (800182c <parseAndStoreCoeffs+0x244>)
 80016be:	4a5c      	ldr	r2, [pc, #368]	@ (8001830 <parseAndStoreCoeffs+0x248>)
 80016c0:	495c      	ldr	r1, [pc, #368]	@ (8001834 <parseAndStoreCoeffs+0x24c>)
 80016c2:	6978      	ldr	r0, [r7, #20]
 80016c4:	f005 fb1e 	bl	8006d04 <siscanf>
                midHighCoeffs.a0, midHighCoeffs.a1, midHighCoeffs.a2, 
 80016c8:	4b59      	ldr	r3, [pc, #356]	@ (8001830 <parseAndStoreCoeffs+0x248>)
 80016ca:	681b      	ldr	r3, [r3, #0]
        printf("Parsed HighMid: %f %f %f %f %f %f\n",
 80016cc:	4618      	mov	r0, r3
 80016ce:	f7fe ff3b 	bl	8000548 <__aeabi_f2d>
 80016d2:	e9c7 0102 	strd	r0, r1, [r7, #8]
                midHighCoeffs.a0, midHighCoeffs.a1, midHighCoeffs.a2, 
 80016d6:	4b56      	ldr	r3, [pc, #344]	@ (8001830 <parseAndStoreCoeffs+0x248>)
 80016d8:	685b      	ldr	r3, [r3, #4]
        printf("Parsed HighMid: %f %f %f %f %f %f\n",
 80016da:	4618      	mov	r0, r3
 80016dc:	f7fe ff34 	bl	8000548 <__aeabi_f2d>
 80016e0:	4604      	mov	r4, r0
 80016e2:	460d      	mov	r5, r1
                midHighCoeffs.a0, midHighCoeffs.a1, midHighCoeffs.a2, 
 80016e4:	4b52      	ldr	r3, [pc, #328]	@ (8001830 <parseAndStoreCoeffs+0x248>)
 80016e6:	689b      	ldr	r3, [r3, #8]
        printf("Parsed HighMid: %f %f %f %f %f %f\n",
 80016e8:	4618      	mov	r0, r3
 80016ea:	f7fe ff2d 	bl	8000548 <__aeabi_f2d>
 80016ee:	4680      	mov	r8, r0
 80016f0:	4689      	mov	r9, r1
                midHighCoeffs.b0, midHighCoeffs.b1, midHighCoeffs.b2);
 80016f2:	4b4f      	ldr	r3, [pc, #316]	@ (8001830 <parseAndStoreCoeffs+0x248>)
 80016f4:	68db      	ldr	r3, [r3, #12]
        printf("Parsed HighMid: %f %f %f %f %f %f\n",
 80016f6:	4618      	mov	r0, r3
 80016f8:	f7fe ff26 	bl	8000548 <__aeabi_f2d>
 80016fc:	4682      	mov	sl, r0
 80016fe:	468b      	mov	fp, r1
                midHighCoeffs.b0, midHighCoeffs.b1, midHighCoeffs.b2);
 8001700:	4b4b      	ldr	r3, [pc, #300]	@ (8001830 <parseAndStoreCoeffs+0x248>)
 8001702:	691b      	ldr	r3, [r3, #16]
        printf("Parsed HighMid: %f %f %f %f %f %f\n",
 8001704:	4618      	mov	r0, r3
 8001706:	f7fe ff1f 	bl	8000548 <__aeabi_f2d>
 800170a:	e9c7 0100 	strd	r0, r1, [r7]
                midHighCoeffs.b0, midHighCoeffs.b1, midHighCoeffs.b2);
 800170e:	4b48      	ldr	r3, [pc, #288]	@ (8001830 <parseAndStoreCoeffs+0x248>)
 8001710:	695b      	ldr	r3, [r3, #20]
        printf("Parsed HighMid: %f %f %f %f %f %f\n",
 8001712:	4618      	mov	r0, r3
 8001714:	f7fe ff18 	bl	8000548 <__aeabi_f2d>
 8001718:	4602      	mov	r2, r0
 800171a:	460b      	mov	r3, r1
 800171c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001720:	ed97 7b00 	vldr	d7, [r7]
 8001724:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001728:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800172c:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001730:	e9cd 4500 	strd	r4, r5, [sp]
 8001734:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001738:	483f      	ldr	r0, [pc, #252]	@ (8001838 <parseAndStoreCoeffs+0x250>)
 800173a:	f005 fa53 	bl	8006be4 <iprintf>
        applyNewCoeffs("HighMid");
 800173e:	4836      	ldr	r0, [pc, #216]	@ (8001818 <parseAndStoreCoeffs+0x230>)
 8001740:	f000 fa0a 	bl	8001b58 <applyNewCoeffs>
}
 8001744:	e1b8      	b.n	8001ab8 <parseAndStoreCoeffs+0x4d0>
    } else if (strncmp(rx_buffer, "High", 4) == 0) {
 8001746:	2204      	movs	r2, #4
 8001748:	493c      	ldr	r1, [pc, #240]	@ (800183c <parseAndStoreCoeffs+0x254>)
 800174a:	6978      	ldr	r0, [r7, #20]
 800174c:	f005 fbe6 	bl	8006f1c <strncmp>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	f040 8084 	bne.w	8001860 <parseAndStoreCoeffs+0x278>
        sscanf(rx_buffer, "High %f %f %f %f %f %f", 
 8001758:	4b39      	ldr	r3, [pc, #228]	@ (8001840 <parseAndStoreCoeffs+0x258>)
 800175a:	9303      	str	r3, [sp, #12]
 800175c:	4b39      	ldr	r3, [pc, #228]	@ (8001844 <parseAndStoreCoeffs+0x25c>)
 800175e:	9302      	str	r3, [sp, #8]
 8001760:	4b39      	ldr	r3, [pc, #228]	@ (8001848 <parseAndStoreCoeffs+0x260>)
 8001762:	9301      	str	r3, [sp, #4]
 8001764:	4b39      	ldr	r3, [pc, #228]	@ (800184c <parseAndStoreCoeffs+0x264>)
 8001766:	9300      	str	r3, [sp, #0]
 8001768:	4b39      	ldr	r3, [pc, #228]	@ (8001850 <parseAndStoreCoeffs+0x268>)
 800176a:	4a3a      	ldr	r2, [pc, #232]	@ (8001854 <parseAndStoreCoeffs+0x26c>)
 800176c:	493a      	ldr	r1, [pc, #232]	@ (8001858 <parseAndStoreCoeffs+0x270>)
 800176e:	6978      	ldr	r0, [r7, #20]
 8001770:	f005 fac8 	bl	8006d04 <siscanf>
                highBandCoeffs.a0, highBandCoeffs.a1, highBandCoeffs.a2, 
 8001774:	4b37      	ldr	r3, [pc, #220]	@ (8001854 <parseAndStoreCoeffs+0x26c>)
 8001776:	681b      	ldr	r3, [r3, #0]
        printf("Parsed High: %f %f %f %f %f %f\n",
 8001778:	4618      	mov	r0, r3
 800177a:	f7fe fee5 	bl	8000548 <__aeabi_f2d>
 800177e:	e9c7 0102 	strd	r0, r1, [r7, #8]
                highBandCoeffs.a0, highBandCoeffs.a1, highBandCoeffs.a2, 
 8001782:	4b34      	ldr	r3, [pc, #208]	@ (8001854 <parseAndStoreCoeffs+0x26c>)
 8001784:	685b      	ldr	r3, [r3, #4]
        printf("Parsed High: %f %f %f %f %f %f\n",
 8001786:	4618      	mov	r0, r3
 8001788:	f7fe fede 	bl	8000548 <__aeabi_f2d>
 800178c:	4604      	mov	r4, r0
 800178e:	460d      	mov	r5, r1
                highBandCoeffs.a0, highBandCoeffs.a1, highBandCoeffs.a2, 
 8001790:	4b30      	ldr	r3, [pc, #192]	@ (8001854 <parseAndStoreCoeffs+0x26c>)
 8001792:	689b      	ldr	r3, [r3, #8]
        printf("Parsed High: %f %f %f %f %f %f\n",
 8001794:	4618      	mov	r0, r3
 8001796:	f7fe fed7 	bl	8000548 <__aeabi_f2d>
 800179a:	4680      	mov	r8, r0
 800179c:	4689      	mov	r9, r1
                highBandCoeffs.b0, highBandCoeffs.b1, highBandCoeffs.b2);
 800179e:	4b2d      	ldr	r3, [pc, #180]	@ (8001854 <parseAndStoreCoeffs+0x26c>)
 80017a0:	68db      	ldr	r3, [r3, #12]
        printf("Parsed High: %f %f %f %f %f %f\n",
 80017a2:	4618      	mov	r0, r3
 80017a4:	f7fe fed0 	bl	8000548 <__aeabi_f2d>
 80017a8:	4682      	mov	sl, r0
 80017aa:	468b      	mov	fp, r1
                highBandCoeffs.b0, highBandCoeffs.b1, highBandCoeffs.b2);
 80017ac:	4b29      	ldr	r3, [pc, #164]	@ (8001854 <parseAndStoreCoeffs+0x26c>)
 80017ae:	691b      	ldr	r3, [r3, #16]
        printf("Parsed High: %f %f %f %f %f %f\n",
 80017b0:	4618      	mov	r0, r3
 80017b2:	f7fe fec9 	bl	8000548 <__aeabi_f2d>
 80017b6:	e9c7 0100 	strd	r0, r1, [r7]
                highBandCoeffs.b0, highBandCoeffs.b1, highBandCoeffs.b2);
 80017ba:	4b26      	ldr	r3, [pc, #152]	@ (8001854 <parseAndStoreCoeffs+0x26c>)
 80017bc:	695b      	ldr	r3, [r3, #20]
        printf("Parsed High: %f %f %f %f %f %f\n",
 80017be:	4618      	mov	r0, r3
 80017c0:	f7fe fec2 	bl	8000548 <__aeabi_f2d>
 80017c4:	4602      	mov	r2, r0
 80017c6:	460b      	mov	r3, r1
 80017c8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80017cc:	ed97 7b00 	vldr	d7, [r7]
 80017d0:	ed8d 7b06 	vstr	d7, [sp, #24]
 80017d4:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80017d8:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80017dc:	e9cd 4500 	strd	r4, r5, [sp]
 80017e0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80017e4:	481d      	ldr	r0, [pc, #116]	@ (800185c <parseAndStoreCoeffs+0x274>)
 80017e6:	f005 f9fd 	bl	8006be4 <iprintf>
        applyNewCoeffs("High");
 80017ea:	4814      	ldr	r0, [pc, #80]	@ (800183c <parseAndStoreCoeffs+0x254>)
 80017ec:	f000 f9b4 	bl	8001b58 <applyNewCoeffs>
}
 80017f0:	e162      	b.n	8001ab8 <parseAndStoreCoeffs+0x4d0>
 80017f2:	bf00      	nop
 80017f4:	0800adc4 	.word	0x0800adc4
 80017f8:	2000846c 	.word	0x2000846c
 80017fc:	20008468 	.word	0x20008468
 8001800:	20008464 	.word	0x20008464
 8001804:	20008460 	.word	0x20008460
 8001808:	2000845c 	.word	0x2000845c
 800180c:	20008458 	.word	0x20008458
 8001810:	0800adcc 	.word	0x0800adcc
 8001814:	0800ade8 	.word	0x0800ade8
 8001818:	0800ae0c 	.word	0x0800ae0c
 800181c:	2000849c 	.word	0x2000849c
 8001820:	20008498 	.word	0x20008498
 8001824:	20008494 	.word	0x20008494
 8001828:	20008490 	.word	0x20008490
 800182c:	2000848c 	.word	0x2000848c
 8001830:	20008488 	.word	0x20008488
 8001834:	0800ae14 	.word	0x0800ae14
 8001838:	0800ae30 	.word	0x0800ae30
 800183c:	0800ae54 	.word	0x0800ae54
 8001840:	200084b4 	.word	0x200084b4
 8001844:	200084b0 	.word	0x200084b0
 8001848:	200084ac 	.word	0x200084ac
 800184c:	200084a8 	.word	0x200084a8
 8001850:	200084a4 	.word	0x200084a4
 8001854:	200084a0 	.word	0x200084a0
 8001858:	0800ae5c 	.word	0x0800ae5c
 800185c:	0800ae74 	.word	0x0800ae74
    } else if (strncmp(rx_buffer, "Mid", 3) == 0) {
 8001860:	2203      	movs	r2, #3
 8001862:	4998      	ldr	r1, [pc, #608]	@ (8001ac4 <parseAndStoreCoeffs+0x4dc>)
 8001864:	6978      	ldr	r0, [r7, #20]
 8001866:	f005 fb59 	bl	8006f1c <strncmp>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d14c      	bne.n	800190a <parseAndStoreCoeffs+0x322>
        sscanf(rx_buffer, "Mid %f %f %f %f %f %f", 
 8001870:	4b95      	ldr	r3, [pc, #596]	@ (8001ac8 <parseAndStoreCoeffs+0x4e0>)
 8001872:	9303      	str	r3, [sp, #12]
 8001874:	4b95      	ldr	r3, [pc, #596]	@ (8001acc <parseAndStoreCoeffs+0x4e4>)
 8001876:	9302      	str	r3, [sp, #8]
 8001878:	4b95      	ldr	r3, [pc, #596]	@ (8001ad0 <parseAndStoreCoeffs+0x4e8>)
 800187a:	9301      	str	r3, [sp, #4]
 800187c:	4b95      	ldr	r3, [pc, #596]	@ (8001ad4 <parseAndStoreCoeffs+0x4ec>)
 800187e:	9300      	str	r3, [sp, #0]
 8001880:	4b95      	ldr	r3, [pc, #596]	@ (8001ad8 <parseAndStoreCoeffs+0x4f0>)
 8001882:	4a96      	ldr	r2, [pc, #600]	@ (8001adc <parseAndStoreCoeffs+0x4f4>)
 8001884:	4996      	ldr	r1, [pc, #600]	@ (8001ae0 <parseAndStoreCoeffs+0x4f8>)
 8001886:	6978      	ldr	r0, [r7, #20]
 8001888:	f005 fa3c 	bl	8006d04 <siscanf>
                midBandCoeffs.a0, midBandCoeffs.a1, midBandCoeffs.a2, 
 800188c:	4b93      	ldr	r3, [pc, #588]	@ (8001adc <parseAndStoreCoeffs+0x4f4>)
 800188e:	681b      	ldr	r3, [r3, #0]
        printf("Parsed Mid: %f %f %f %f %f %f\n",
 8001890:	4618      	mov	r0, r3
 8001892:	f7fe fe59 	bl	8000548 <__aeabi_f2d>
 8001896:	e9c7 0102 	strd	r0, r1, [r7, #8]
                midBandCoeffs.a0, midBandCoeffs.a1, midBandCoeffs.a2, 
 800189a:	4b90      	ldr	r3, [pc, #576]	@ (8001adc <parseAndStoreCoeffs+0x4f4>)
 800189c:	685b      	ldr	r3, [r3, #4]
        printf("Parsed Mid: %f %f %f %f %f %f\n",
 800189e:	4618      	mov	r0, r3
 80018a0:	f7fe fe52 	bl	8000548 <__aeabi_f2d>
 80018a4:	4604      	mov	r4, r0
 80018a6:	460d      	mov	r5, r1
                midBandCoeffs.a0, midBandCoeffs.a1, midBandCoeffs.a2, 
 80018a8:	4b8c      	ldr	r3, [pc, #560]	@ (8001adc <parseAndStoreCoeffs+0x4f4>)
 80018aa:	689b      	ldr	r3, [r3, #8]
        printf("Parsed Mid: %f %f %f %f %f %f\n",
 80018ac:	4618      	mov	r0, r3
 80018ae:	f7fe fe4b 	bl	8000548 <__aeabi_f2d>
 80018b2:	4680      	mov	r8, r0
 80018b4:	4689      	mov	r9, r1
                midBandCoeffs.b0, midBandCoeffs.b1, midBandCoeffs.b2);
 80018b6:	4b89      	ldr	r3, [pc, #548]	@ (8001adc <parseAndStoreCoeffs+0x4f4>)
 80018b8:	68db      	ldr	r3, [r3, #12]
        printf("Parsed Mid: %f %f %f %f %f %f\n",
 80018ba:	4618      	mov	r0, r3
 80018bc:	f7fe fe44 	bl	8000548 <__aeabi_f2d>
 80018c0:	4682      	mov	sl, r0
 80018c2:	468b      	mov	fp, r1
                midBandCoeffs.b0, midBandCoeffs.b1, midBandCoeffs.b2);
 80018c4:	4b85      	ldr	r3, [pc, #532]	@ (8001adc <parseAndStoreCoeffs+0x4f4>)
 80018c6:	691b      	ldr	r3, [r3, #16]
        printf("Parsed Mid: %f %f %f %f %f %f\n",
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7fe fe3d 	bl	8000548 <__aeabi_f2d>
 80018ce:	e9c7 0100 	strd	r0, r1, [r7]
                midBandCoeffs.b0, midBandCoeffs.b1, midBandCoeffs.b2);
 80018d2:	4b82      	ldr	r3, [pc, #520]	@ (8001adc <parseAndStoreCoeffs+0x4f4>)
 80018d4:	695b      	ldr	r3, [r3, #20]
        printf("Parsed Mid: %f %f %f %f %f %f\n",
 80018d6:	4618      	mov	r0, r3
 80018d8:	f7fe fe36 	bl	8000548 <__aeabi_f2d>
 80018dc:	4602      	mov	r2, r0
 80018de:	460b      	mov	r3, r1
 80018e0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80018e4:	ed97 7b00 	vldr	d7, [r7]
 80018e8:	ed8d 7b06 	vstr	d7, [sp, #24]
 80018ec:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80018f0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80018f4:	e9cd 4500 	strd	r4, r5, [sp]
 80018f8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80018fc:	4879      	ldr	r0, [pc, #484]	@ (8001ae4 <parseAndStoreCoeffs+0x4fc>)
 80018fe:	f005 f971 	bl	8006be4 <iprintf>
        applyNewCoeffs("Mid");
 8001902:	4870      	ldr	r0, [pc, #448]	@ (8001ac4 <parseAndStoreCoeffs+0x4dc>)
 8001904:	f000 f928 	bl	8001b58 <applyNewCoeffs>
}
 8001908:	e0d6      	b.n	8001ab8 <parseAndStoreCoeffs+0x4d0>
    } else if (strncmp(rx_buffer, "Low", 3) == 0) {
 800190a:	2203      	movs	r2, #3
 800190c:	4976      	ldr	r1, [pc, #472]	@ (8001ae8 <parseAndStoreCoeffs+0x500>)
 800190e:	6978      	ldr	r0, [r7, #20]
 8001910:	f005 fb04 	bl	8006f1c <strncmp>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d14c      	bne.n	80019b4 <parseAndStoreCoeffs+0x3cc>
        sscanf(rx_buffer, "Low %f %f %f %f %f %f", 
 800191a:	4b74      	ldr	r3, [pc, #464]	@ (8001aec <parseAndStoreCoeffs+0x504>)
 800191c:	9303      	str	r3, [sp, #12]
 800191e:	4b74      	ldr	r3, [pc, #464]	@ (8001af0 <parseAndStoreCoeffs+0x508>)
 8001920:	9302      	str	r3, [sp, #8]
 8001922:	4b74      	ldr	r3, [pc, #464]	@ (8001af4 <parseAndStoreCoeffs+0x50c>)
 8001924:	9301      	str	r3, [sp, #4]
 8001926:	4b74      	ldr	r3, [pc, #464]	@ (8001af8 <parseAndStoreCoeffs+0x510>)
 8001928:	9300      	str	r3, [sp, #0]
 800192a:	4b74      	ldr	r3, [pc, #464]	@ (8001afc <parseAndStoreCoeffs+0x514>)
 800192c:	4a74      	ldr	r2, [pc, #464]	@ (8001b00 <parseAndStoreCoeffs+0x518>)
 800192e:	4975      	ldr	r1, [pc, #468]	@ (8001b04 <parseAndStoreCoeffs+0x51c>)
 8001930:	6978      	ldr	r0, [r7, #20]
 8001932:	f005 f9e7 	bl	8006d04 <siscanf>
               lowBandCoeffs.a0, lowBandCoeffs.a1, lowBandCoeffs.a2, 
 8001936:	4b72      	ldr	r3, [pc, #456]	@ (8001b00 <parseAndStoreCoeffs+0x518>)
 8001938:	681b      	ldr	r3, [r3, #0]
        printf("Parsed Low: %f %f %f %f %f %f\n", 
 800193a:	4618      	mov	r0, r3
 800193c:	f7fe fe04 	bl	8000548 <__aeabi_f2d>
 8001940:	e9c7 0102 	strd	r0, r1, [r7, #8]
               lowBandCoeffs.a0, lowBandCoeffs.a1, lowBandCoeffs.a2, 
 8001944:	4b6e      	ldr	r3, [pc, #440]	@ (8001b00 <parseAndStoreCoeffs+0x518>)
 8001946:	685b      	ldr	r3, [r3, #4]
        printf("Parsed Low: %f %f %f %f %f %f\n", 
 8001948:	4618      	mov	r0, r3
 800194a:	f7fe fdfd 	bl	8000548 <__aeabi_f2d>
 800194e:	4604      	mov	r4, r0
 8001950:	460d      	mov	r5, r1
               lowBandCoeffs.a0, lowBandCoeffs.a1, lowBandCoeffs.a2, 
 8001952:	4b6b      	ldr	r3, [pc, #428]	@ (8001b00 <parseAndStoreCoeffs+0x518>)
 8001954:	689b      	ldr	r3, [r3, #8]
        printf("Parsed Low: %f %f %f %f %f %f\n", 
 8001956:	4618      	mov	r0, r3
 8001958:	f7fe fdf6 	bl	8000548 <__aeabi_f2d>
 800195c:	4680      	mov	r8, r0
 800195e:	4689      	mov	r9, r1
               lowBandCoeffs.b0, lowBandCoeffs.b1, lowBandCoeffs.b2);
 8001960:	4b67      	ldr	r3, [pc, #412]	@ (8001b00 <parseAndStoreCoeffs+0x518>)
 8001962:	68db      	ldr	r3, [r3, #12]
        printf("Parsed Low: %f %f %f %f %f %f\n", 
 8001964:	4618      	mov	r0, r3
 8001966:	f7fe fdef 	bl	8000548 <__aeabi_f2d>
 800196a:	4682      	mov	sl, r0
 800196c:	468b      	mov	fp, r1
               lowBandCoeffs.b0, lowBandCoeffs.b1, lowBandCoeffs.b2);
 800196e:	4b64      	ldr	r3, [pc, #400]	@ (8001b00 <parseAndStoreCoeffs+0x518>)
 8001970:	691b      	ldr	r3, [r3, #16]
        printf("Parsed Low: %f %f %f %f %f %f\n", 
 8001972:	4618      	mov	r0, r3
 8001974:	f7fe fde8 	bl	8000548 <__aeabi_f2d>
 8001978:	e9c7 0100 	strd	r0, r1, [r7]
               lowBandCoeffs.b0, lowBandCoeffs.b1, lowBandCoeffs.b2);
 800197c:	4b60      	ldr	r3, [pc, #384]	@ (8001b00 <parseAndStoreCoeffs+0x518>)
 800197e:	695b      	ldr	r3, [r3, #20]
        printf("Parsed Low: %f %f %f %f %f %f\n", 
 8001980:	4618      	mov	r0, r3
 8001982:	f7fe fde1 	bl	8000548 <__aeabi_f2d>
 8001986:	4602      	mov	r2, r0
 8001988:	460b      	mov	r3, r1
 800198a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800198e:	ed97 7b00 	vldr	d7, [r7]
 8001992:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001996:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800199a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800199e:	e9cd 4500 	strd	r4, r5, [sp]
 80019a2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80019a6:	4858      	ldr	r0, [pc, #352]	@ (8001b08 <parseAndStoreCoeffs+0x520>)
 80019a8:	f005 f91c 	bl	8006be4 <iprintf>
        applyNewCoeffs("Low");
 80019ac:	484e      	ldr	r0, [pc, #312]	@ (8001ae8 <parseAndStoreCoeffs+0x500>)
 80019ae:	f000 f8d3 	bl	8001b58 <applyNewCoeffs>
}
 80019b2:	e081      	b.n	8001ab8 <parseAndStoreCoeffs+0x4d0>
    } else if (strncmp(rx_buffer, "Reset", 5) == 0) {
 80019b4:	2205      	movs	r2, #5
 80019b6:	4955      	ldr	r1, [pc, #340]	@ (8001b0c <parseAndStoreCoeffs+0x524>)
 80019b8:	6978      	ldr	r0, [r7, #20]
 80019ba:	f005 faaf 	bl	8006f1c <strncmp>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d176      	bne.n	8001ab2 <parseAndStoreCoeffs+0x4ca>
        lowBandCoeffs.a0 = 1.000000f;
 80019c4:	4b4e      	ldr	r3, [pc, #312]	@ (8001b00 <parseAndStoreCoeffs+0x518>)
 80019c6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80019ca:	601a      	str	r2, [r3, #0]
        lowBandCoeffs.a1 = -1.9967221676279703f;
 80019cc:	4b4c      	ldr	r3, [pc, #304]	@ (8001b00 <parseAndStoreCoeffs+0x518>)
 80019ce:	4a50      	ldr	r2, [pc, #320]	@ (8001b10 <parseAndStoreCoeffs+0x528>)
 80019d0:	605a      	str	r2, [r3, #4]
        lowBandCoeffs.a2 = 0.9967328593303515f;
 80019d2:	4b4b      	ldr	r3, [pc, #300]	@ (8001b00 <parseAndStoreCoeffs+0x518>)
 80019d4:	4a4f      	ldr	r2, [pc, #316]	@ (8001b14 <parseAndStoreCoeffs+0x52c>)
 80019d6:	609a      	str	r2, [r3, #8]
        lowBandCoeffs.b0 = 1.0f;
 80019d8:	4b49      	ldr	r3, [pc, #292]	@ (8001b00 <parseAndStoreCoeffs+0x518>)
 80019da:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80019de:	60da      	str	r2, [r3, #12]
        lowBandCoeffs.b1 = -1.9967221676279703f;
 80019e0:	4b47      	ldr	r3, [pc, #284]	@ (8001b00 <parseAndStoreCoeffs+0x518>)
 80019e2:	4a4b      	ldr	r2, [pc, #300]	@ (8001b10 <parseAndStoreCoeffs+0x528>)
 80019e4:	611a      	str	r2, [r3, #16]
        lowBandCoeffs.b2 = 0.9967328593303515f;
 80019e6:	4b46      	ldr	r3, [pc, #280]	@ (8001b00 <parseAndStoreCoeffs+0x518>)
 80019e8:	4a4a      	ldr	r2, [pc, #296]	@ (8001b14 <parseAndStoreCoeffs+0x52c>)
 80019ea:	615a      	str	r2, [r3, #20]
        midLowCoeffs.a0 = 1.000000f;
 80019ec:	4b4a      	ldr	r3, [pc, #296]	@ (8001b18 <parseAndStoreCoeffs+0x530>)
 80019ee:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80019f2:	601a      	str	r2, [r3, #0]
        midLowCoeffs.a1 = -1.9868252854194832f;
 80019f4:	4b48      	ldr	r3, [pc, #288]	@ (8001b18 <parseAndStoreCoeffs+0x530>)
 80019f6:	4a49      	ldr	r2, [pc, #292]	@ (8001b1c <parseAndStoreCoeffs+0x534>)
 80019f8:	605a      	str	r2, [r3, #4]
        midLowCoeffs.a2 = 0.9869955161457885f;
 80019fa:	4b47      	ldr	r3, [pc, #284]	@ (8001b18 <parseAndStoreCoeffs+0x530>)
 80019fc:	4a48      	ldr	r2, [pc, #288]	@ (8001b20 <parseAndStoreCoeffs+0x538>)
 80019fe:	609a      	str	r2, [r3, #8]
        midLowCoeffs.b0 = 1.0f;
 8001a00:	4b45      	ldr	r3, [pc, #276]	@ (8001b18 <parseAndStoreCoeffs+0x530>)
 8001a02:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001a06:	60da      	str	r2, [r3, #12]
        midLowCoeffs.b1 = -1.9868252854194832f;
 8001a08:	4b43      	ldr	r3, [pc, #268]	@ (8001b18 <parseAndStoreCoeffs+0x530>)
 8001a0a:	4a44      	ldr	r2, [pc, #272]	@ (8001b1c <parseAndStoreCoeffs+0x534>)
 8001a0c:	611a      	str	r2, [r3, #16]
        midLowCoeffs.b2 = 0.9869955161457885f;
 8001a0e:	4b42      	ldr	r3, [pc, #264]	@ (8001b18 <parseAndStoreCoeffs+0x530>)
 8001a10:	4a43      	ldr	r2, [pc, #268]	@ (8001b20 <parseAndStoreCoeffs+0x538>)
 8001a12:	615a      	str	r2, [r3, #20]
        midBandCoeffs.a0 = 1.000000f;
 8001a14:	4b31      	ldr	r3, [pc, #196]	@ (8001adc <parseAndStoreCoeffs+0x4f4>)
 8001a16:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001a1a:	601a      	str	r2, [r3, #0]
        midBandCoeffs.a1 = -1.8973814990203015f;
 8001a1c:	4b2f      	ldr	r3, [pc, #188]	@ (8001adc <parseAndStoreCoeffs+0x4f4>)
 8001a1e:	4a41      	ldr	r2, [pc, #260]	@ (8001b24 <parseAndStoreCoeffs+0x53c>)
 8001a20:	605a      	str	r2, [r3, #4]
        midBandCoeffs.a2 = 0.9065621167287853f;
 8001a22:	4b2e      	ldr	r3, [pc, #184]	@ (8001adc <parseAndStoreCoeffs+0x4f4>)
 8001a24:	4a40      	ldr	r2, [pc, #256]	@ (8001b28 <parseAndStoreCoeffs+0x540>)
 8001a26:	609a      	str	r2, [r3, #8]
        midBandCoeffs.b0 = 1.0f;
 8001a28:	4b2c      	ldr	r3, [pc, #176]	@ (8001adc <parseAndStoreCoeffs+0x4f4>)
 8001a2a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001a2e:	60da      	str	r2, [r3, #12]
        midBandCoeffs.b1 = -1.8973814990203015f;
 8001a30:	4b2a      	ldr	r3, [pc, #168]	@ (8001adc <parseAndStoreCoeffs+0x4f4>)
 8001a32:	4a3c      	ldr	r2, [pc, #240]	@ (8001b24 <parseAndStoreCoeffs+0x53c>)
 8001a34:	611a      	str	r2, [r3, #16]
        midBandCoeffs.b2 = 0.9065621167287853f;
 8001a36:	4b29      	ldr	r3, [pc, #164]	@ (8001adc <parseAndStoreCoeffs+0x4f4>)
 8001a38:	4a3b      	ldr	r2, [pc, #236]	@ (8001b28 <parseAndStoreCoeffs+0x540>)
 8001a3a:	615a      	str	r2, [r3, #20]
        midHighCoeffs.a0 = 0.9999999999999999f;
 8001a3c:	4b3b      	ldr	r3, [pc, #236]	@ (8001b2c <parseAndStoreCoeffs+0x544>)
 8001a3e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001a42:	601a      	str	r2, [r3, #0]
        midHighCoeffs.a1 = -1.7872344851894877f;
 8001a44:	4b39      	ldr	r3, [pc, #228]	@ (8001b2c <parseAndStoreCoeffs+0x544>)
 8001a46:	4a3a      	ldr	r2, [pc, #232]	@ (8001b30 <parseAndStoreCoeffs+0x548>)
 8001a48:	605a      	str	r2, [r3, #4]
        midHighCoeffs.a2 = 0.8222484787441973f;
 8001a4a:	4b38      	ldr	r3, [pc, #224]	@ (8001b2c <parseAndStoreCoeffs+0x544>)
 8001a4c:	4a39      	ldr	r2, [pc, #228]	@ (8001b34 <parseAndStoreCoeffs+0x54c>)
 8001a4e:	609a      	str	r2, [r3, #8]
        midHighCoeffs.b0 = 1.0f;
 8001a50:	4b36      	ldr	r3, [pc, #216]	@ (8001b2c <parseAndStoreCoeffs+0x544>)
 8001a52:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001a56:	60da      	str	r2, [r3, #12]
        midHighCoeffs.b1 = -1.7872344851894877f;
 8001a58:	4b34      	ldr	r3, [pc, #208]	@ (8001b2c <parseAndStoreCoeffs+0x544>)
 8001a5a:	4a35      	ldr	r2, [pc, #212]	@ (8001b30 <parseAndStoreCoeffs+0x548>)
 8001a5c:	611a      	str	r2, [r3, #16]
        midHighCoeffs.b2 = 0.8222484787441973f;
 8001a5e:	4b33      	ldr	r3, [pc, #204]	@ (8001b2c <parseAndStoreCoeffs+0x544>)
 8001a60:	4a34      	ldr	r2, [pc, #208]	@ (8001b34 <parseAndStoreCoeffs+0x54c>)
 8001a62:	615a      	str	r2, [r3, #20]
        highBandCoeffs.a0 = 0.9999999999999999f;
 8001a64:	4b34      	ldr	r3, [pc, #208]	@ (8001b38 <parseAndStoreCoeffs+0x550>)
 8001a66:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001a6a:	601a      	str	r2, [r3, #0]
        highBandCoeffs.a1 = -1.2164444497980702f;
 8001a6c:	4b32      	ldr	r3, [pc, #200]	@ (8001b38 <parseAndStoreCoeffs+0x550>)
 8001a6e:	4a33      	ldr	r2, [pc, #204]	@ (8001b3c <parseAndStoreCoeffs+0x554>)
 8001a70:	605a      	str	r2, [r3, #4]
        highBandCoeffs.a2 = 0.5332946721463616f;
 8001a72:	4b31      	ldr	r3, [pc, #196]	@ (8001b38 <parseAndStoreCoeffs+0x550>)
 8001a74:	4a32      	ldr	r2, [pc, #200]	@ (8001b40 <parseAndStoreCoeffs+0x558>)
 8001a76:	609a      	str	r2, [r3, #8]
        highBandCoeffs.b0 = 1.0f;
 8001a78:	4b2f      	ldr	r3, [pc, #188]	@ (8001b38 <parseAndStoreCoeffs+0x550>)
 8001a7a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001a7e:	60da      	str	r2, [r3, #12]
        highBandCoeffs.b1 = -1.2164444497980702f;
 8001a80:	4b2d      	ldr	r3, [pc, #180]	@ (8001b38 <parseAndStoreCoeffs+0x550>)
 8001a82:	4a2e      	ldr	r2, [pc, #184]	@ (8001b3c <parseAndStoreCoeffs+0x554>)
 8001a84:	611a      	str	r2, [r3, #16]
        highBandCoeffs.b2 = 0.5332946721463616f;
 8001a86:	4b2c      	ldr	r3, [pc, #176]	@ (8001b38 <parseAndStoreCoeffs+0x550>)
 8001a88:	4a2d      	ldr	r2, [pc, #180]	@ (8001b40 <parseAndStoreCoeffs+0x558>)
 8001a8a:	615a      	str	r2, [r3, #20]
        applyNewCoeffs("LowMid");
 8001a8c:	482d      	ldr	r0, [pc, #180]	@ (8001b44 <parseAndStoreCoeffs+0x55c>)
 8001a8e:	f000 f863 	bl	8001b58 <applyNewCoeffs>
        applyNewCoeffs("HighMid");
 8001a92:	482d      	ldr	r0, [pc, #180]	@ (8001b48 <parseAndStoreCoeffs+0x560>)
 8001a94:	f000 f860 	bl	8001b58 <applyNewCoeffs>
        applyNewCoeffs("High");
 8001a98:	482c      	ldr	r0, [pc, #176]	@ (8001b4c <parseAndStoreCoeffs+0x564>)
 8001a9a:	f000 f85d 	bl	8001b58 <applyNewCoeffs>
        applyNewCoeffs("Mid");
 8001a9e:	4809      	ldr	r0, [pc, #36]	@ (8001ac4 <parseAndStoreCoeffs+0x4dc>)
 8001aa0:	f000 f85a 	bl	8001b58 <applyNewCoeffs>
        applyNewCoeffs("Low");
 8001aa4:	4810      	ldr	r0, [pc, #64]	@ (8001ae8 <parseAndStoreCoeffs+0x500>)
 8001aa6:	f000 f857 	bl	8001b58 <applyNewCoeffs>
        printf("Coefficients reset!\n");
 8001aaa:	4829      	ldr	r0, [pc, #164]	@ (8001b50 <parseAndStoreCoeffs+0x568>)
 8001aac:	f005 f902 	bl	8006cb4 <puts>
}
 8001ab0:	e002      	b.n	8001ab8 <parseAndStoreCoeffs+0x4d0>
        printf("Invalid parameter\n");
 8001ab2:	4828      	ldr	r0, [pc, #160]	@ (8001b54 <parseAndStoreCoeffs+0x56c>)
 8001ab4:	f005 f8fe 	bl	8006cb4 <puts>
}
 8001ab8:	bf00      	nop
 8001aba:	3718      	adds	r7, #24
 8001abc:	46bd      	mov	sp, r7
 8001abe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ac2:	bf00      	nop
 8001ac4:	0800ae94 	.word	0x0800ae94
 8001ac8:	20008484 	.word	0x20008484
 8001acc:	20008480 	.word	0x20008480
 8001ad0:	2000847c 	.word	0x2000847c
 8001ad4:	20008478 	.word	0x20008478
 8001ad8:	20008474 	.word	0x20008474
 8001adc:	20008470 	.word	0x20008470
 8001ae0:	0800ae98 	.word	0x0800ae98
 8001ae4:	0800aeb0 	.word	0x0800aeb0
 8001ae8:	0800aed0 	.word	0x0800aed0
 8001aec:	20008454 	.word	0x20008454
 8001af0:	20008450 	.word	0x20008450
 8001af4:	2000844c 	.word	0x2000844c
 8001af8:	20008448 	.word	0x20008448
 8001afc:	20008444 	.word	0x20008444
 8001b00:	20008440 	.word	0x20008440
 8001b04:	0800aed4 	.word	0x0800aed4
 8001b08:	0800aeec 	.word	0x0800aeec
 8001b0c:	0800af0c 	.word	0x0800af0c
 8001b10:	bfff9498 	.word	0xbfff9498
 8001b14:	3f7f29e2 	.word	0x3f7f29e2
 8001b18:	20008458 	.word	0x20008458
 8001b1c:	bffe504a 	.word	0xbffe504a
 8001b20:	3f7cabbd 	.word	0x3f7cabbd
 8001b24:	bff2dd66 	.word	0xbff2dd66
 8001b28:	3f681474 	.word	0x3f681474
 8001b2c:	20008488 	.word	0x20008488
 8001b30:	bfe4c41a 	.word	0xbfe4c41a
 8001b34:	3f527ee0 	.word	0x3f527ee0
 8001b38:	200084a0 	.word	0x200084a0
 8001b3c:	bf9bb474 	.word	0xbf9bb474
 8001b40:	3f088600 	.word	0x3f088600
 8001b44:	0800adc4 	.word	0x0800adc4
 8001b48:	0800ae0c 	.word	0x0800ae0c
 8001b4c:	0800ae54 	.word	0x0800ae54
 8001b50:	0800af14 	.word	0x0800af14
 8001b54:	0800af28 	.word	0x0800af28

08001b58 <applyNewCoeffs>:

void applyNewCoeffs(char *band) {
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
    // Apply the new coefficients to the IIR filter
    if (strncmp(band, "LowMid", 6) == 0) {
 8001b60:	2206      	movs	r2, #6
 8001b62:	497d      	ldr	r1, [pc, #500]	@ (8001d58 <applyNewCoeffs+0x200>)
 8001b64:	6878      	ldr	r0, [r7, #4]
 8001b66:	f005 f9d9 	bl	8006f1c <strncmp>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d128      	bne.n	8001bc2 <applyNewCoeffs+0x6a>
        iir_coeffs_lowmid[0] = midLowCoeffs.a0;
 8001b70:	4b7a      	ldr	r3, [pc, #488]	@ (8001d5c <applyNewCoeffs+0x204>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a7a      	ldr	r2, [pc, #488]	@ (8001d60 <applyNewCoeffs+0x208>)
 8001b76:	6013      	str	r3, [r2, #0]
        iir_coeffs_lowmid[1] = midLowCoeffs.a1;
 8001b78:	4b78      	ldr	r3, [pc, #480]	@ (8001d5c <applyNewCoeffs+0x204>)
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	4a78      	ldr	r2, [pc, #480]	@ (8001d60 <applyNewCoeffs+0x208>)
 8001b7e:	6053      	str	r3, [r2, #4]
        iir_coeffs_lowmid[2] = midLowCoeffs.a2;
 8001b80:	4b76      	ldr	r3, [pc, #472]	@ (8001d5c <applyNewCoeffs+0x204>)
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	4a76      	ldr	r2, [pc, #472]	@ (8001d60 <applyNewCoeffs+0x208>)
 8001b86:	6093      	str	r3, [r2, #8]
        iir_coeffs_lowmid[3] = -midLowCoeffs.b1;
 8001b88:	4b74      	ldr	r3, [pc, #464]	@ (8001d5c <applyNewCoeffs+0x204>)
 8001b8a:	edd3 7a04 	vldr	s15, [r3, #16]
 8001b8e:	eef1 7a67 	vneg.f32	s15, s15
 8001b92:	4b73      	ldr	r3, [pc, #460]	@ (8001d60 <applyNewCoeffs+0x208>)
 8001b94:	edc3 7a03 	vstr	s15, [r3, #12]
        iir_coeffs_lowmid[4] = -midLowCoeffs.b2;
 8001b98:	4b70      	ldr	r3, [pc, #448]	@ (8001d5c <applyNewCoeffs+0x204>)
 8001b9a:	edd3 7a05 	vldr	s15, [r3, #20]
 8001b9e:	eef1 7a67 	vneg.f32	s15, s15
 8001ba2:	4b6f      	ldr	r3, [pc, #444]	@ (8001d60 <applyNewCoeffs+0x208>)
 8001ba4:	edc3 7a04 	vstr	s15, [r3, #16]
        arm_biquad_cascade_df1_init_f32(&iirsettings_l, 1, &iir_coeffs_lowmid[0], &iir_l_state[0]);
 8001ba8:	4b6e      	ldr	r3, [pc, #440]	@ (8001d64 <applyNewCoeffs+0x20c>)
 8001baa:	4a6d      	ldr	r2, [pc, #436]	@ (8001d60 <applyNewCoeffs+0x208>)
 8001bac:	2101      	movs	r1, #1
 8001bae:	486e      	ldr	r0, [pc, #440]	@ (8001d68 <applyNewCoeffs+0x210>)
 8001bb0:	f004 f80e 	bl	8005bd0 <arm_biquad_cascade_df1_init_f32>
        arm_biquad_cascade_df1_init_f32(&iirsettings_r, 1, &iir_coeffs_lowmid[0], &iir_r_state[0]);
 8001bb4:	4b6d      	ldr	r3, [pc, #436]	@ (8001d6c <applyNewCoeffs+0x214>)
 8001bb6:	4a6a      	ldr	r2, [pc, #424]	@ (8001d60 <applyNewCoeffs+0x208>)
 8001bb8:	2101      	movs	r1, #1
 8001bba:	486d      	ldr	r0, [pc, #436]	@ (8001d70 <applyNewCoeffs+0x218>)
 8001bbc:	f004 f808 	bl	8005bd0 <arm_biquad_cascade_df1_init_f32>
        arm_biquad_cascade_df1_init_f32(&iirsettings_l, 1, &iir_coeffs_low[0], &iir_l_state[0]);
        arm_biquad_cascade_df1_init_f32(&iirsettings_r, 1, &iir_coeffs_low[0], &iir_r_state[0]);
    } else {
        printf("Invalid band\n");
    }
}
 8001bc0:	e0c6      	b.n	8001d50 <applyNewCoeffs+0x1f8>
    } else if (strncmp(band, "HighMid", 7) == 0) {
 8001bc2:	2207      	movs	r2, #7
 8001bc4:	496b      	ldr	r1, [pc, #428]	@ (8001d74 <applyNewCoeffs+0x21c>)
 8001bc6:	6878      	ldr	r0, [r7, #4]
 8001bc8:	f005 f9a8 	bl	8006f1c <strncmp>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d128      	bne.n	8001c24 <applyNewCoeffs+0xcc>
        iir_coeffs_highmid[0] = midHighCoeffs.a0;
 8001bd2:	4b69      	ldr	r3, [pc, #420]	@ (8001d78 <applyNewCoeffs+0x220>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a69      	ldr	r2, [pc, #420]	@ (8001d7c <applyNewCoeffs+0x224>)
 8001bd8:	6013      	str	r3, [r2, #0]
        iir_coeffs_highmid[1] = midHighCoeffs.a1;
 8001bda:	4b67      	ldr	r3, [pc, #412]	@ (8001d78 <applyNewCoeffs+0x220>)
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	4a67      	ldr	r2, [pc, #412]	@ (8001d7c <applyNewCoeffs+0x224>)
 8001be0:	6053      	str	r3, [r2, #4]
        iir_coeffs_highmid[2] = midHighCoeffs.a2;
 8001be2:	4b65      	ldr	r3, [pc, #404]	@ (8001d78 <applyNewCoeffs+0x220>)
 8001be4:	689b      	ldr	r3, [r3, #8]
 8001be6:	4a65      	ldr	r2, [pc, #404]	@ (8001d7c <applyNewCoeffs+0x224>)
 8001be8:	6093      	str	r3, [r2, #8]
        iir_coeffs_highmid[3] = -midHighCoeffs.b1;
 8001bea:	4b63      	ldr	r3, [pc, #396]	@ (8001d78 <applyNewCoeffs+0x220>)
 8001bec:	edd3 7a04 	vldr	s15, [r3, #16]
 8001bf0:	eef1 7a67 	vneg.f32	s15, s15
 8001bf4:	4b61      	ldr	r3, [pc, #388]	@ (8001d7c <applyNewCoeffs+0x224>)
 8001bf6:	edc3 7a03 	vstr	s15, [r3, #12]
        iir_coeffs_highmid[4] = -midHighCoeffs.b2;
 8001bfa:	4b5f      	ldr	r3, [pc, #380]	@ (8001d78 <applyNewCoeffs+0x220>)
 8001bfc:	edd3 7a05 	vldr	s15, [r3, #20]
 8001c00:	eef1 7a67 	vneg.f32	s15, s15
 8001c04:	4b5d      	ldr	r3, [pc, #372]	@ (8001d7c <applyNewCoeffs+0x224>)
 8001c06:	edc3 7a04 	vstr	s15, [r3, #16]
        arm_biquad_cascade_df1_init_f32(&iirsettings_l, 1, &iir_coeffs_highmid[0], &iir_l_state[0]);
 8001c0a:	4b56      	ldr	r3, [pc, #344]	@ (8001d64 <applyNewCoeffs+0x20c>)
 8001c0c:	4a5b      	ldr	r2, [pc, #364]	@ (8001d7c <applyNewCoeffs+0x224>)
 8001c0e:	2101      	movs	r1, #1
 8001c10:	4855      	ldr	r0, [pc, #340]	@ (8001d68 <applyNewCoeffs+0x210>)
 8001c12:	f003 ffdd 	bl	8005bd0 <arm_biquad_cascade_df1_init_f32>
        arm_biquad_cascade_df1_init_f32(&iirsettings_r, 1, &iir_coeffs_highmid[0], &iir_r_state[0]);
 8001c16:	4b55      	ldr	r3, [pc, #340]	@ (8001d6c <applyNewCoeffs+0x214>)
 8001c18:	4a58      	ldr	r2, [pc, #352]	@ (8001d7c <applyNewCoeffs+0x224>)
 8001c1a:	2101      	movs	r1, #1
 8001c1c:	4854      	ldr	r0, [pc, #336]	@ (8001d70 <applyNewCoeffs+0x218>)
 8001c1e:	f003 ffd7 	bl	8005bd0 <arm_biquad_cascade_df1_init_f32>
}
 8001c22:	e095      	b.n	8001d50 <applyNewCoeffs+0x1f8>
    } else if (strncmp(band, "High", 4) == 0) {
 8001c24:	2204      	movs	r2, #4
 8001c26:	4956      	ldr	r1, [pc, #344]	@ (8001d80 <applyNewCoeffs+0x228>)
 8001c28:	6878      	ldr	r0, [r7, #4]
 8001c2a:	f005 f977 	bl	8006f1c <strncmp>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d128      	bne.n	8001c86 <applyNewCoeffs+0x12e>
        iir_coeffs_high[0] = highBandCoeffs.a0;
 8001c34:	4b53      	ldr	r3, [pc, #332]	@ (8001d84 <applyNewCoeffs+0x22c>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a53      	ldr	r2, [pc, #332]	@ (8001d88 <applyNewCoeffs+0x230>)
 8001c3a:	6013      	str	r3, [r2, #0]
        iir_coeffs_high[1] = highBandCoeffs.a1;
 8001c3c:	4b51      	ldr	r3, [pc, #324]	@ (8001d84 <applyNewCoeffs+0x22c>)
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	4a51      	ldr	r2, [pc, #324]	@ (8001d88 <applyNewCoeffs+0x230>)
 8001c42:	6053      	str	r3, [r2, #4]
        iir_coeffs_high[2] = highBandCoeffs.a2;
 8001c44:	4b4f      	ldr	r3, [pc, #316]	@ (8001d84 <applyNewCoeffs+0x22c>)
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	4a4f      	ldr	r2, [pc, #316]	@ (8001d88 <applyNewCoeffs+0x230>)
 8001c4a:	6093      	str	r3, [r2, #8]
        iir_coeffs_high[3] = -highBandCoeffs.b1;
 8001c4c:	4b4d      	ldr	r3, [pc, #308]	@ (8001d84 <applyNewCoeffs+0x22c>)
 8001c4e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001c52:	eef1 7a67 	vneg.f32	s15, s15
 8001c56:	4b4c      	ldr	r3, [pc, #304]	@ (8001d88 <applyNewCoeffs+0x230>)
 8001c58:	edc3 7a03 	vstr	s15, [r3, #12]
        iir_coeffs_high[4] = -highBandCoeffs.b2;
 8001c5c:	4b49      	ldr	r3, [pc, #292]	@ (8001d84 <applyNewCoeffs+0x22c>)
 8001c5e:	edd3 7a05 	vldr	s15, [r3, #20]
 8001c62:	eef1 7a67 	vneg.f32	s15, s15
 8001c66:	4b48      	ldr	r3, [pc, #288]	@ (8001d88 <applyNewCoeffs+0x230>)
 8001c68:	edc3 7a04 	vstr	s15, [r3, #16]
        arm_biquad_cascade_df1_init_f32(&iirsettings_l, 1, &iir_coeffs_high[0], &iir_l_state[0]);
 8001c6c:	4b3d      	ldr	r3, [pc, #244]	@ (8001d64 <applyNewCoeffs+0x20c>)
 8001c6e:	4a46      	ldr	r2, [pc, #280]	@ (8001d88 <applyNewCoeffs+0x230>)
 8001c70:	2101      	movs	r1, #1
 8001c72:	483d      	ldr	r0, [pc, #244]	@ (8001d68 <applyNewCoeffs+0x210>)
 8001c74:	f003 ffac 	bl	8005bd0 <arm_biquad_cascade_df1_init_f32>
        arm_biquad_cascade_df1_init_f32(&iirsettings_r, 1, &iir_coeffs_high[0], &iir_r_state[0]);
 8001c78:	4b3c      	ldr	r3, [pc, #240]	@ (8001d6c <applyNewCoeffs+0x214>)
 8001c7a:	4a43      	ldr	r2, [pc, #268]	@ (8001d88 <applyNewCoeffs+0x230>)
 8001c7c:	2101      	movs	r1, #1
 8001c7e:	483c      	ldr	r0, [pc, #240]	@ (8001d70 <applyNewCoeffs+0x218>)
 8001c80:	f003 ffa6 	bl	8005bd0 <arm_biquad_cascade_df1_init_f32>
}
 8001c84:	e064      	b.n	8001d50 <applyNewCoeffs+0x1f8>
    } else if (strncmp(band, "Mid", 3) == 0) {
 8001c86:	2203      	movs	r2, #3
 8001c88:	4940      	ldr	r1, [pc, #256]	@ (8001d8c <applyNewCoeffs+0x234>)
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	f005 f946 	bl	8006f1c <strncmp>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d128      	bne.n	8001ce8 <applyNewCoeffs+0x190>
        iir_coeffs_mid[0] = midBandCoeffs.a0;
 8001c96:	4b3e      	ldr	r3, [pc, #248]	@ (8001d90 <applyNewCoeffs+0x238>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4a3e      	ldr	r2, [pc, #248]	@ (8001d94 <applyNewCoeffs+0x23c>)
 8001c9c:	6013      	str	r3, [r2, #0]
        iir_coeffs_mid[1] = midBandCoeffs.a1;
 8001c9e:	4b3c      	ldr	r3, [pc, #240]	@ (8001d90 <applyNewCoeffs+0x238>)
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	4a3c      	ldr	r2, [pc, #240]	@ (8001d94 <applyNewCoeffs+0x23c>)
 8001ca4:	6053      	str	r3, [r2, #4]
        iir_coeffs_mid[2] = midBandCoeffs.a2;
 8001ca6:	4b3a      	ldr	r3, [pc, #232]	@ (8001d90 <applyNewCoeffs+0x238>)
 8001ca8:	689b      	ldr	r3, [r3, #8]
 8001caa:	4a3a      	ldr	r2, [pc, #232]	@ (8001d94 <applyNewCoeffs+0x23c>)
 8001cac:	6093      	str	r3, [r2, #8]
        iir_coeffs_mid[3] = -midBandCoeffs.b1;
 8001cae:	4b38      	ldr	r3, [pc, #224]	@ (8001d90 <applyNewCoeffs+0x238>)
 8001cb0:	edd3 7a04 	vldr	s15, [r3, #16]
 8001cb4:	eef1 7a67 	vneg.f32	s15, s15
 8001cb8:	4b36      	ldr	r3, [pc, #216]	@ (8001d94 <applyNewCoeffs+0x23c>)
 8001cba:	edc3 7a03 	vstr	s15, [r3, #12]
        iir_coeffs_mid[4] = -midBandCoeffs.b2;
 8001cbe:	4b34      	ldr	r3, [pc, #208]	@ (8001d90 <applyNewCoeffs+0x238>)
 8001cc0:	edd3 7a05 	vldr	s15, [r3, #20]
 8001cc4:	eef1 7a67 	vneg.f32	s15, s15
 8001cc8:	4b32      	ldr	r3, [pc, #200]	@ (8001d94 <applyNewCoeffs+0x23c>)
 8001cca:	edc3 7a04 	vstr	s15, [r3, #16]
        arm_biquad_cascade_df1_init_f32(&iirsettings_l, 1, &iir_coeffs_mid[0], &iir_l_state[0]);
 8001cce:	4b25      	ldr	r3, [pc, #148]	@ (8001d64 <applyNewCoeffs+0x20c>)
 8001cd0:	4a30      	ldr	r2, [pc, #192]	@ (8001d94 <applyNewCoeffs+0x23c>)
 8001cd2:	2101      	movs	r1, #1
 8001cd4:	4824      	ldr	r0, [pc, #144]	@ (8001d68 <applyNewCoeffs+0x210>)
 8001cd6:	f003 ff7b 	bl	8005bd0 <arm_biquad_cascade_df1_init_f32>
        arm_biquad_cascade_df1_init_f32(&iirsettings_r, 1, &iir_coeffs_mid[0], &iir_r_state[0]);
 8001cda:	4b24      	ldr	r3, [pc, #144]	@ (8001d6c <applyNewCoeffs+0x214>)
 8001cdc:	4a2d      	ldr	r2, [pc, #180]	@ (8001d94 <applyNewCoeffs+0x23c>)
 8001cde:	2101      	movs	r1, #1
 8001ce0:	4823      	ldr	r0, [pc, #140]	@ (8001d70 <applyNewCoeffs+0x218>)
 8001ce2:	f003 ff75 	bl	8005bd0 <arm_biquad_cascade_df1_init_f32>
}
 8001ce6:	e033      	b.n	8001d50 <applyNewCoeffs+0x1f8>
    } else if (strncmp(band, "Low", 3) == 0) {
 8001ce8:	2203      	movs	r2, #3
 8001cea:	492b      	ldr	r1, [pc, #172]	@ (8001d98 <applyNewCoeffs+0x240>)
 8001cec:	6878      	ldr	r0, [r7, #4]
 8001cee:	f005 f915 	bl	8006f1c <strncmp>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d128      	bne.n	8001d4a <applyNewCoeffs+0x1f2>
        iir_coeffs_low[0] = lowBandCoeffs.a0;
 8001cf8:	4b28      	ldr	r3, [pc, #160]	@ (8001d9c <applyNewCoeffs+0x244>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a28      	ldr	r2, [pc, #160]	@ (8001da0 <applyNewCoeffs+0x248>)
 8001cfe:	6013      	str	r3, [r2, #0]
        iir_coeffs_low[1] = lowBandCoeffs.a1;
 8001d00:	4b26      	ldr	r3, [pc, #152]	@ (8001d9c <applyNewCoeffs+0x244>)
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	4a26      	ldr	r2, [pc, #152]	@ (8001da0 <applyNewCoeffs+0x248>)
 8001d06:	6053      	str	r3, [r2, #4]
        iir_coeffs_low[2] = lowBandCoeffs.a2;
 8001d08:	4b24      	ldr	r3, [pc, #144]	@ (8001d9c <applyNewCoeffs+0x244>)
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	4a24      	ldr	r2, [pc, #144]	@ (8001da0 <applyNewCoeffs+0x248>)
 8001d0e:	6093      	str	r3, [r2, #8]
        iir_coeffs_low[3] = -lowBandCoeffs.b1;
 8001d10:	4b22      	ldr	r3, [pc, #136]	@ (8001d9c <applyNewCoeffs+0x244>)
 8001d12:	edd3 7a04 	vldr	s15, [r3, #16]
 8001d16:	eef1 7a67 	vneg.f32	s15, s15
 8001d1a:	4b21      	ldr	r3, [pc, #132]	@ (8001da0 <applyNewCoeffs+0x248>)
 8001d1c:	edc3 7a03 	vstr	s15, [r3, #12]
        iir_coeffs_low[4] = -lowBandCoeffs.b2;
 8001d20:	4b1e      	ldr	r3, [pc, #120]	@ (8001d9c <applyNewCoeffs+0x244>)
 8001d22:	edd3 7a05 	vldr	s15, [r3, #20]
 8001d26:	eef1 7a67 	vneg.f32	s15, s15
 8001d2a:	4b1d      	ldr	r3, [pc, #116]	@ (8001da0 <applyNewCoeffs+0x248>)
 8001d2c:	edc3 7a04 	vstr	s15, [r3, #16]
        arm_biquad_cascade_df1_init_f32(&iirsettings_l, 1, &iir_coeffs_low[0], &iir_l_state[0]);
 8001d30:	4b0c      	ldr	r3, [pc, #48]	@ (8001d64 <applyNewCoeffs+0x20c>)
 8001d32:	4a1b      	ldr	r2, [pc, #108]	@ (8001da0 <applyNewCoeffs+0x248>)
 8001d34:	2101      	movs	r1, #1
 8001d36:	480c      	ldr	r0, [pc, #48]	@ (8001d68 <applyNewCoeffs+0x210>)
 8001d38:	f003 ff4a 	bl	8005bd0 <arm_biquad_cascade_df1_init_f32>
        arm_biquad_cascade_df1_init_f32(&iirsettings_r, 1, &iir_coeffs_low[0], &iir_r_state[0]);
 8001d3c:	4b0b      	ldr	r3, [pc, #44]	@ (8001d6c <applyNewCoeffs+0x214>)
 8001d3e:	4a18      	ldr	r2, [pc, #96]	@ (8001da0 <applyNewCoeffs+0x248>)
 8001d40:	2101      	movs	r1, #1
 8001d42:	480b      	ldr	r0, [pc, #44]	@ (8001d70 <applyNewCoeffs+0x218>)
 8001d44:	f003 ff44 	bl	8005bd0 <arm_biquad_cascade_df1_init_f32>
}
 8001d48:	e002      	b.n	8001d50 <applyNewCoeffs+0x1f8>
        printf("Invalid band\n");
 8001d4a:	4816      	ldr	r0, [pc, #88]	@ (8001da4 <applyNewCoeffs+0x24c>)
 8001d4c:	f004 ffb2 	bl	8006cb4 <puts>
}
 8001d50:	bf00      	nop
 8001d52:	3708      	adds	r7, #8
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	0800adc4 	.word	0x0800adc4
 8001d5c:	20008458 	.word	0x20008458
 8001d60:	20000028 	.word	0x20000028
 8001d64:	2000041c 	.word	0x2000041c
 8001d68:	200003b8 	.word	0x200003b8
 8001d6c:	2000042c 	.word	0x2000042c
 8001d70:	200003c4 	.word	0x200003c4
 8001d74:	0800ae0c 	.word	0x0800ae0c
 8001d78:	20008488 	.word	0x20008488
 8001d7c:	20000050 	.word	0x20000050
 8001d80:	0800ae54 	.word	0x0800ae54
 8001d84:	200084a0 	.word	0x200084a0
 8001d88:	20000064 	.word	0x20000064
 8001d8c:	0800ae94 	.word	0x0800ae94
 8001d90:	20008470 	.word	0x20008470
 8001d94:	2000003c 	.word	0x2000003c
 8001d98:	0800aed0 	.word	0x0800aed0
 8001d9c:	20008440 	.word	0x20008440
 8001da0:	20000014 	.word	0x20000014
 8001da4:	0800af3c 	.word	0x0800af3c

08001da8 <HAL_I2SEx_TxRxHalfCpltCallback>:

void HAL_I2SEx_TxRxHalfCpltCallback(I2S_HandleTypeDef *hi2s){
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  callback_state = 1;
 8001db0:	4b04      	ldr	r3, [pc, #16]	@ (8001dc4 <HAL_I2SEx_TxRxHalfCpltCallback+0x1c>)
 8001db2:	2201      	movs	r2, #1
 8001db4:	701a      	strb	r2, [r3, #0]
}
 8001db6:	bf00      	nop
 8001db8:	370c      	adds	r7, #12
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc0:	4770      	bx	lr
 8001dc2:	bf00      	nop
 8001dc4:	2000843c 	.word	0x2000843c

08001dc8 <HAL_I2SEx_TxRxCpltCallback>:

void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s){
 8001dc8:	b480      	push	{r7}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  callback_state = 2;
 8001dd0:	4b04      	ldr	r3, [pc, #16]	@ (8001de4 <HAL_I2SEx_TxRxCpltCallback+0x1c>)
 8001dd2:	2202      	movs	r2, #2
 8001dd4:	701a      	strb	r2, [r3, #0]
}
 8001dd6:	bf00      	nop
 8001dd8:	370c      	adds	r7, #12
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	2000843c 	.word	0x2000843c

08001de8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001dec:	b672      	cpsid	i
}
 8001dee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001df0:	bf00      	nop
 8001df2:	e7fd      	b.n	8001df0 <Error_Handler+0x8>

08001df4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	607b      	str	r3, [r7, #4]
 8001dfe:	4b10      	ldr	r3, [pc, #64]	@ (8001e40 <HAL_MspInit+0x4c>)
 8001e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e02:	4a0f      	ldr	r2, [pc, #60]	@ (8001e40 <HAL_MspInit+0x4c>)
 8001e04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e08:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e0a:	4b0d      	ldr	r3, [pc, #52]	@ (8001e40 <HAL_MspInit+0x4c>)
 8001e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e12:	607b      	str	r3, [r7, #4]
 8001e14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e16:	2300      	movs	r3, #0
 8001e18:	603b      	str	r3, [r7, #0]
 8001e1a:	4b09      	ldr	r3, [pc, #36]	@ (8001e40 <HAL_MspInit+0x4c>)
 8001e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e1e:	4a08      	ldr	r2, [pc, #32]	@ (8001e40 <HAL_MspInit+0x4c>)
 8001e20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e24:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e26:	4b06      	ldr	r3, [pc, #24]	@ (8001e40 <HAL_MspInit+0x4c>)
 8001e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e2e:	603b      	str	r3, [r7, #0]
 8001e30:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e32:	bf00      	nop
 8001e34:	370c      	adds	r7, #12
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop
 8001e40:	40023800 	.word	0x40023800

08001e44 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b08e      	sub	sp, #56	@ 0x38
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e50:	2200      	movs	r2, #0
 8001e52:	601a      	str	r2, [r3, #0]
 8001e54:	605a      	str	r2, [r3, #4]
 8001e56:	609a      	str	r2, [r3, #8]
 8001e58:	60da      	str	r2, [r3, #12]
 8001e5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e5c:	f107 0314 	add.w	r3, r7, #20
 8001e60:	2200      	movs	r2, #0
 8001e62:	601a      	str	r2, [r3, #0]
 8001e64:	605a      	str	r2, [r3, #4]
 8001e66:	609a      	str	r2, [r3, #8]
 8001e68:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI2)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a6b      	ldr	r2, [pc, #428]	@ (800201c <HAL_I2S_MspInit+0x1d8>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	f040 80cf 	bne.w	8002014 <HAL_I2S_MspInit+0x1d0>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001e76:	2301      	movs	r3, #1
 8001e78:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001e7a:	23c0      	movs	r3, #192	@ 0xc0
 8001e7c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001e7e:	2302      	movs	r3, #2
 8001e80:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e82:	f107 0314 	add.w	r3, r7, #20
 8001e86:	4618      	mov	r0, r3
 8001e88:	f002 fd0a 	bl	80048a0 <HAL_RCCEx_PeriphCLKConfig>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d001      	beq.n	8001e96 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 8001e92:	f7ff ffa9 	bl	8001de8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001e96:	2300      	movs	r3, #0
 8001e98:	613b      	str	r3, [r7, #16]
 8001e9a:	4b61      	ldr	r3, [pc, #388]	@ (8002020 <HAL_I2S_MspInit+0x1dc>)
 8001e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e9e:	4a60      	ldr	r2, [pc, #384]	@ (8002020 <HAL_I2S_MspInit+0x1dc>)
 8001ea0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ea4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ea6:	4b5e      	ldr	r3, [pc, #376]	@ (8002020 <HAL_I2S_MspInit+0x1dc>)
 8001ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eaa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001eae:	613b      	str	r3, [r7, #16]
 8001eb0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	60fb      	str	r3, [r7, #12]
 8001eb6:	4b5a      	ldr	r3, [pc, #360]	@ (8002020 <HAL_I2S_MspInit+0x1dc>)
 8001eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eba:	4a59      	ldr	r2, [pc, #356]	@ (8002020 <HAL_I2S_MspInit+0x1dc>)
 8001ebc:	f043 0302 	orr.w	r3, r3, #2
 8001ec0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ec2:	4b57      	ldr	r3, [pc, #348]	@ (8002020 <HAL_I2S_MspInit+0x1dc>)
 8001ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ec6:	f003 0302 	and.w	r3, r3, #2
 8001eca:	60fb      	str	r3, [r7, #12]
 8001ecc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ece:	2300      	movs	r3, #0
 8001ed0:	60bb      	str	r3, [r7, #8]
 8001ed2:	4b53      	ldr	r3, [pc, #332]	@ (8002020 <HAL_I2S_MspInit+0x1dc>)
 8001ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed6:	4a52      	ldr	r2, [pc, #328]	@ (8002020 <HAL_I2S_MspInit+0x1dc>)
 8001ed8:	f043 0304 	orr.w	r3, r3, #4
 8001edc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ede:	4b50      	ldr	r3, [pc, #320]	@ (8002020 <HAL_I2S_MspInit+0x1dc>)
 8001ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee2:	f003 0304 	and.w	r3, r3, #4
 8001ee6:	60bb      	str	r3, [r7, #8]
 8001ee8:	68bb      	ldr	r3, [r7, #8]
    PB13     ------> I2S2_CK
    PB14     ------> I2S2_ext_SD
    PB15     ------> I2S2_SD
    PC6     ------> I2S2_MCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8001eea:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 8001eee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef0:	2302      	movs	r3, #2
 8001ef2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001efc:	2305      	movs	r3, #5
 8001efe:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f04:	4619      	mov	r1, r3
 8001f06:	4847      	ldr	r0, [pc, #284]	@ (8002024 <HAL_I2S_MspInit+0x1e0>)
 8001f08:	f000 ffa2 	bl	8002e50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001f0c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001f10:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f12:	2302      	movs	r3, #2
 8001f14:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f16:	2300      	movs	r3, #0
 8001f18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 8001f1e:	2306      	movs	r3, #6
 8001f20:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f26:	4619      	mov	r1, r3
 8001f28:	483e      	ldr	r0, [pc, #248]	@ (8002024 <HAL_I2S_MspInit+0x1e0>)
 8001f2a:	f000 ff91 	bl	8002e50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001f2e:	2340      	movs	r3, #64	@ 0x40
 8001f30:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f32:	2302      	movs	r3, #2
 8001f34:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f36:	2300      	movs	r3, #0
 8001f38:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001f3e:	2305      	movs	r3, #5
 8001f40:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f46:	4619      	mov	r1, r3
 8001f48:	4837      	ldr	r0, [pc, #220]	@ (8002028 <HAL_I2S_MspInit+0x1e4>)
 8001f4a:	f000 ff81 	bl	8002e50 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* I2S2_EXT_RX Init */
    hdma_i2s2_ext_rx.Instance = DMA1_Stream3;
 8001f4e:	4b37      	ldr	r3, [pc, #220]	@ (800202c <HAL_I2S_MspInit+0x1e8>)
 8001f50:	4a37      	ldr	r2, [pc, #220]	@ (8002030 <HAL_I2S_MspInit+0x1ec>)
 8001f52:	601a      	str	r2, [r3, #0]
    hdma_i2s2_ext_rx.Init.Channel = DMA_CHANNEL_3;
 8001f54:	4b35      	ldr	r3, [pc, #212]	@ (800202c <HAL_I2S_MspInit+0x1e8>)
 8001f56:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001f5a:	605a      	str	r2, [r3, #4]
    hdma_i2s2_ext_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f5c:	4b33      	ldr	r3, [pc, #204]	@ (800202c <HAL_I2S_MspInit+0x1e8>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	609a      	str	r2, [r3, #8]
    hdma_i2s2_ext_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f62:	4b32      	ldr	r3, [pc, #200]	@ (800202c <HAL_I2S_MspInit+0x1e8>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	60da      	str	r2, [r3, #12]
    hdma_i2s2_ext_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001f68:	4b30      	ldr	r3, [pc, #192]	@ (800202c <HAL_I2S_MspInit+0x1e8>)
 8001f6a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f6e:	611a      	str	r2, [r3, #16]
    hdma_i2s2_ext_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001f70:	4b2e      	ldr	r3, [pc, #184]	@ (800202c <HAL_I2S_MspInit+0x1e8>)
 8001f72:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001f76:	615a      	str	r2, [r3, #20]
    hdma_i2s2_ext_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001f78:	4b2c      	ldr	r3, [pc, #176]	@ (800202c <HAL_I2S_MspInit+0x1e8>)
 8001f7a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f7e:	619a      	str	r2, [r3, #24]
    hdma_i2s2_ext_rx.Init.Mode = DMA_CIRCULAR;
 8001f80:	4b2a      	ldr	r3, [pc, #168]	@ (800202c <HAL_I2S_MspInit+0x1e8>)
 8001f82:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001f86:	61da      	str	r2, [r3, #28]
    hdma_i2s2_ext_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001f88:	4b28      	ldr	r3, [pc, #160]	@ (800202c <HAL_I2S_MspInit+0x1e8>)
 8001f8a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001f8e:	621a      	str	r2, [r3, #32]
    hdma_i2s2_ext_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f90:	4b26      	ldr	r3, [pc, #152]	@ (800202c <HAL_I2S_MspInit+0x1e8>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2s2_ext_rx) != HAL_OK)
 8001f96:	4825      	ldr	r0, [pc, #148]	@ (800202c <HAL_I2S_MspInit+0x1e8>)
 8001f98:	f000 fb58 	bl	800264c <HAL_DMA_Init>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d001      	beq.n	8001fa6 <HAL_I2S_MspInit+0x162>
    {
      Error_Handler();
 8001fa2:	f7ff ff21 	bl	8001de8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_i2s2_ext_rx);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	4a20      	ldr	r2, [pc, #128]	@ (800202c <HAL_I2S_MspInit+0x1e8>)
 8001faa:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001fac:	4a1f      	ldr	r2, [pc, #124]	@ (800202c <HAL_I2S_MspInit+0x1e8>)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8001fb2:	4b20      	ldr	r3, [pc, #128]	@ (8002034 <HAL_I2S_MspInit+0x1f0>)
 8001fb4:	4a20      	ldr	r2, [pc, #128]	@ (8002038 <HAL_I2S_MspInit+0x1f4>)
 8001fb6:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8001fb8:	4b1e      	ldr	r3, [pc, #120]	@ (8002034 <HAL_I2S_MspInit+0x1f0>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001fbe:	4b1d      	ldr	r3, [pc, #116]	@ (8002034 <HAL_I2S_MspInit+0x1f0>)
 8001fc0:	2240      	movs	r2, #64	@ 0x40
 8001fc2:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fc4:	4b1b      	ldr	r3, [pc, #108]	@ (8002034 <HAL_I2S_MspInit+0x1f0>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001fca:	4b1a      	ldr	r3, [pc, #104]	@ (8002034 <HAL_I2S_MspInit+0x1f0>)
 8001fcc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001fd0:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001fd2:	4b18      	ldr	r3, [pc, #96]	@ (8002034 <HAL_I2S_MspInit+0x1f0>)
 8001fd4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001fd8:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001fda:	4b16      	ldr	r3, [pc, #88]	@ (8002034 <HAL_I2S_MspInit+0x1f0>)
 8001fdc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001fe0:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 8001fe2:	4b14      	ldr	r3, [pc, #80]	@ (8002034 <HAL_I2S_MspInit+0x1f0>)
 8001fe4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001fe8:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001fea:	4b12      	ldr	r3, [pc, #72]	@ (8002034 <HAL_I2S_MspInit+0x1f0>)
 8001fec:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001ff0:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ff2:	4b10      	ldr	r3, [pc, #64]	@ (8002034 <HAL_I2S_MspInit+0x1f0>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001ff8:	480e      	ldr	r0, [pc, #56]	@ (8002034 <HAL_I2S_MspInit+0x1f0>)
 8001ffa:	f000 fb27 	bl	800264c <HAL_DMA_Init>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2b00      	cmp	r3, #0
 8002002:	d001      	beq.n	8002008 <HAL_I2S_MspInit+0x1c4>
    {
      Error_Handler();
 8002004:	f7ff fef0 	bl	8001de8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	4a0a      	ldr	r2, [pc, #40]	@ (8002034 <HAL_I2S_MspInit+0x1f0>)
 800200c:	639a      	str	r2, [r3, #56]	@ 0x38
 800200e:	4a09      	ldr	r2, [pc, #36]	@ (8002034 <HAL_I2S_MspInit+0x1f0>)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002014:	bf00      	nop
 8002016:	3738      	adds	r7, #56	@ 0x38
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}
 800201c:	40003800 	.word	0x40003800
 8002020:	40023800 	.word	0x40023800
 8002024:	40020400 	.word	0x40020400
 8002028:	40020800 	.word	0x40020800
 800202c:	200002b0 	.word	0x200002b0
 8002030:	40026058 	.word	0x40026058
 8002034:	20000310 	.word	0x20000310
 8002038:	40026070 	.word	0x40026070

0800203c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b08a      	sub	sp, #40	@ 0x28
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002044:	f107 0314 	add.w	r3, r7, #20
 8002048:	2200      	movs	r2, #0
 800204a:	601a      	str	r2, [r3, #0]
 800204c:	605a      	str	r2, [r3, #4]
 800204e:	609a      	str	r2, [r3, #8]
 8002050:	60da      	str	r2, [r3, #12]
 8002052:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a1d      	ldr	r2, [pc, #116]	@ (80020d0 <HAL_UART_MspInit+0x94>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d134      	bne.n	80020c8 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800205e:	2300      	movs	r3, #0
 8002060:	613b      	str	r3, [r7, #16]
 8002062:	4b1c      	ldr	r3, [pc, #112]	@ (80020d4 <HAL_UART_MspInit+0x98>)
 8002064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002066:	4a1b      	ldr	r2, [pc, #108]	@ (80020d4 <HAL_UART_MspInit+0x98>)
 8002068:	f043 0310 	orr.w	r3, r3, #16
 800206c:	6453      	str	r3, [r2, #68]	@ 0x44
 800206e:	4b19      	ldr	r3, [pc, #100]	@ (80020d4 <HAL_UART_MspInit+0x98>)
 8002070:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002072:	f003 0310 	and.w	r3, r3, #16
 8002076:	613b      	str	r3, [r7, #16]
 8002078:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800207a:	2300      	movs	r3, #0
 800207c:	60fb      	str	r3, [r7, #12]
 800207e:	4b15      	ldr	r3, [pc, #84]	@ (80020d4 <HAL_UART_MspInit+0x98>)
 8002080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002082:	4a14      	ldr	r2, [pc, #80]	@ (80020d4 <HAL_UART_MspInit+0x98>)
 8002084:	f043 0301 	orr.w	r3, r3, #1
 8002088:	6313      	str	r3, [r2, #48]	@ 0x30
 800208a:	4b12      	ldr	r3, [pc, #72]	@ (80020d4 <HAL_UART_MspInit+0x98>)
 800208c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800208e:	f003 0301 	and.w	r3, r3, #1
 8002092:	60fb      	str	r3, [r7, #12]
 8002094:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002096:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800209a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800209c:	2302      	movs	r3, #2
 800209e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a0:	2300      	movs	r3, #0
 80020a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020a4:	2303      	movs	r3, #3
 80020a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80020a8:	2307      	movs	r3, #7
 80020aa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ac:	f107 0314 	add.w	r3, r7, #20
 80020b0:	4619      	mov	r1, r3
 80020b2:	4809      	ldr	r0, [pc, #36]	@ (80020d8 <HAL_UART_MspInit+0x9c>)
 80020b4:	f000 fecc 	bl	8002e50 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80020b8:	2200      	movs	r2, #0
 80020ba:	2100      	movs	r1, #0
 80020bc:	2025      	movs	r0, #37	@ 0x25
 80020be:	f000 fa8e 	bl	80025de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80020c2:	2025      	movs	r0, #37	@ 0x25
 80020c4:	f000 faa7 	bl	8002616 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80020c8:	bf00      	nop
 80020ca:	3728      	adds	r7, #40	@ 0x28
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	40011000 	.word	0x40011000
 80020d4:	40023800 	.word	0x40023800
 80020d8:	40020000 	.word	0x40020000

080020dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020e0:	bf00      	nop
 80020e2:	e7fd      	b.n	80020e0 <NMI_Handler+0x4>

080020e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020e8:	bf00      	nop
 80020ea:	e7fd      	b.n	80020e8 <HardFault_Handler+0x4>

080020ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020f0:	bf00      	nop
 80020f2:	e7fd      	b.n	80020f0 <MemManage_Handler+0x4>

080020f4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020f8:	bf00      	nop
 80020fa:	e7fd      	b.n	80020f8 <BusFault_Handler+0x4>

080020fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002100:	bf00      	nop
 8002102:	e7fd      	b.n	8002100 <UsageFault_Handler+0x4>

08002104 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002108:	bf00      	nop
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr

08002112 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002112:	b480      	push	{r7}
 8002114:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002116:	bf00      	nop
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr

08002120 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002124:	bf00      	nop
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr

0800212e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800212e:	b580      	push	{r7, lr}
 8002130:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002132:	f000 f959 	bl	80023e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002136:	bf00      	nop
 8002138:	bd80      	pop	{r7, pc}
	...

0800213c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2s2_ext_rx);
 8002140:	4802      	ldr	r0, [pc, #8]	@ (800214c <DMA1_Stream3_IRQHandler+0x10>)
 8002142:	f000 fc1b 	bl	800297c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8002146:	bf00      	nop
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	200002b0 	.word	0x200002b0

08002150 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8002154:	4802      	ldr	r0, [pc, #8]	@ (8002160 <DMA1_Stream4_IRQHandler+0x10>)
 8002156:	f000 fc11 	bl	800297c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800215a:	bf00      	nop
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	20000310 	.word	0x20000310

08002164 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002168:	4802      	ldr	r0, [pc, #8]	@ (8002174 <USART1_IRQHandler+0x10>)
 800216a:	f002 fddb 	bl	8004d24 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800216e:	bf00      	nop
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	20000370 	.word	0x20000370

08002178 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0
  return 1;
 800217c:	2301      	movs	r3, #1
}
 800217e:	4618      	mov	r0, r3
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr

08002188 <_kill>:

int _kill(int pid, int sig)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002192:	f004 ff1f 	bl	8006fd4 <__errno>
 8002196:	4603      	mov	r3, r0
 8002198:	2216      	movs	r2, #22
 800219a:	601a      	str	r2, [r3, #0]
  return -1;
 800219c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	3708      	adds	r7, #8
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}

080021a8 <_exit>:

void _exit (int status)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80021b0:	f04f 31ff 	mov.w	r1, #4294967295
 80021b4:	6878      	ldr	r0, [r7, #4]
 80021b6:	f7ff ffe7 	bl	8002188 <_kill>
  while (1) {}    /* Make sure we hang here */
 80021ba:	bf00      	nop
 80021bc:	e7fd      	b.n	80021ba <_exit+0x12>

080021be <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80021be:	b580      	push	{r7, lr}
 80021c0:	b086      	sub	sp, #24
 80021c2:	af00      	add	r7, sp, #0
 80021c4:	60f8      	str	r0, [r7, #12]
 80021c6:	60b9      	str	r1, [r7, #8]
 80021c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021ca:	2300      	movs	r3, #0
 80021cc:	617b      	str	r3, [r7, #20]
 80021ce:	e00a      	b.n	80021e6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80021d0:	f3af 8000 	nop.w
 80021d4:	4601      	mov	r1, r0
 80021d6:	68bb      	ldr	r3, [r7, #8]
 80021d8:	1c5a      	adds	r2, r3, #1
 80021da:	60ba      	str	r2, [r7, #8]
 80021dc:	b2ca      	uxtb	r2, r1
 80021de:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	3301      	adds	r3, #1
 80021e4:	617b      	str	r3, [r7, #20]
 80021e6:	697a      	ldr	r2, [r7, #20]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	429a      	cmp	r2, r3
 80021ec:	dbf0      	blt.n	80021d0 <_read+0x12>
  }

  return len;
 80021ee:	687b      	ldr	r3, [r7, #4]
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	3718      	adds	r7, #24
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}

080021f8 <_close>:
  }
  return len;
}

int _close(int file)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b083      	sub	sp, #12
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002200:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002204:	4618      	mov	r0, r3
 8002206:	370c      	adds	r7, #12
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr

08002210 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002210:	b480      	push	{r7}
 8002212:	b083      	sub	sp, #12
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
 8002218:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002220:	605a      	str	r2, [r3, #4]
  return 0;
 8002222:	2300      	movs	r3, #0
}
 8002224:	4618      	mov	r0, r3
 8002226:	370c      	adds	r7, #12
 8002228:	46bd      	mov	sp, r7
 800222a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222e:	4770      	bx	lr

08002230 <_isatty>:

int _isatty(int file)
{
 8002230:	b480      	push	{r7}
 8002232:	b083      	sub	sp, #12
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002238:	2301      	movs	r3, #1
}
 800223a:	4618      	mov	r0, r3
 800223c:	370c      	adds	r7, #12
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr

08002246 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002246:	b480      	push	{r7}
 8002248:	b085      	sub	sp, #20
 800224a:	af00      	add	r7, sp, #0
 800224c:	60f8      	str	r0, [r7, #12]
 800224e:	60b9      	str	r1, [r7, #8]
 8002250:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002252:	2300      	movs	r3, #0
}
 8002254:	4618      	mov	r0, r3
 8002256:	3714      	adds	r7, #20
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr

08002260 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b086      	sub	sp, #24
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002268:	4a14      	ldr	r2, [pc, #80]	@ (80022bc <_sbrk+0x5c>)
 800226a:	4b15      	ldr	r3, [pc, #84]	@ (80022c0 <_sbrk+0x60>)
 800226c:	1ad3      	subs	r3, r2, r3
 800226e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002274:	4b13      	ldr	r3, [pc, #76]	@ (80022c4 <_sbrk+0x64>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d102      	bne.n	8002282 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800227c:	4b11      	ldr	r3, [pc, #68]	@ (80022c4 <_sbrk+0x64>)
 800227e:	4a12      	ldr	r2, [pc, #72]	@ (80022c8 <_sbrk+0x68>)
 8002280:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002282:	4b10      	ldr	r3, [pc, #64]	@ (80022c4 <_sbrk+0x64>)
 8002284:	681a      	ldr	r2, [r3, #0]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	4413      	add	r3, r2
 800228a:	693a      	ldr	r2, [r7, #16]
 800228c:	429a      	cmp	r2, r3
 800228e:	d207      	bcs.n	80022a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002290:	f004 fea0 	bl	8006fd4 <__errno>
 8002294:	4603      	mov	r3, r0
 8002296:	220c      	movs	r2, #12
 8002298:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800229a:	f04f 33ff 	mov.w	r3, #4294967295
 800229e:	e009      	b.n	80022b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022a0:	4b08      	ldr	r3, [pc, #32]	@ (80022c4 <_sbrk+0x64>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022a6:	4b07      	ldr	r3, [pc, #28]	@ (80022c4 <_sbrk+0x64>)
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4413      	add	r3, r2
 80022ae:	4a05      	ldr	r2, [pc, #20]	@ (80022c4 <_sbrk+0x64>)
 80022b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022b2:	68fb      	ldr	r3, [r7, #12]
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	3718      	adds	r7, #24
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	20020000 	.word	0x20020000
 80022c0:	00000400 	.word	0x00000400
 80022c4:	200084b8 	.word	0x200084b8
 80022c8:	20008610 	.word	0x20008610

080022cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022cc:	b480      	push	{r7}
 80022ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022d0:	4b06      	ldr	r3, [pc, #24]	@ (80022ec <SystemInit+0x20>)
 80022d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022d6:	4a05      	ldr	r2, [pc, #20]	@ (80022ec <SystemInit+0x20>)
 80022d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80022dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022e0:	bf00      	nop
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr
 80022ea:	bf00      	nop
 80022ec:	e000ed00 	.word	0xe000ed00

080022f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80022f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002328 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80022f4:	f7ff ffea 	bl	80022cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80022f8:	480c      	ldr	r0, [pc, #48]	@ (800232c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80022fa:	490d      	ldr	r1, [pc, #52]	@ (8002330 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80022fc:	4a0d      	ldr	r2, [pc, #52]	@ (8002334 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80022fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002300:	e002      	b.n	8002308 <LoopCopyDataInit>

08002302 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002302:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002304:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002306:	3304      	adds	r3, #4

08002308 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002308:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800230a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800230c:	d3f9      	bcc.n	8002302 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800230e:	4a0a      	ldr	r2, [pc, #40]	@ (8002338 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002310:	4c0a      	ldr	r4, [pc, #40]	@ (800233c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002312:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002314:	e001      	b.n	800231a <LoopFillZerobss>

08002316 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002316:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002318:	3204      	adds	r2, #4

0800231a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800231a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800231c:	d3fb      	bcc.n	8002316 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800231e:	f004 fe5f 	bl	8006fe0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002322:	f7fe fe87 	bl	8001034 <main>
  bx  lr    
 8002326:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002328:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800232c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002330:	2000024c 	.word	0x2000024c
  ldr r2, =_sidata
 8002334:	0800b3d4 	.word	0x0800b3d4
  ldr r2, =_sbss
 8002338:	2000024c 	.word	0x2000024c
  ldr r4, =_ebss
 800233c:	2000860c 	.word	0x2000860c

08002340 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002340:	e7fe      	b.n	8002340 <ADC_IRQHandler>
	...

08002344 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002348:	4b0e      	ldr	r3, [pc, #56]	@ (8002384 <HAL_Init+0x40>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a0d      	ldr	r2, [pc, #52]	@ (8002384 <HAL_Init+0x40>)
 800234e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002352:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002354:	4b0b      	ldr	r3, [pc, #44]	@ (8002384 <HAL_Init+0x40>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a0a      	ldr	r2, [pc, #40]	@ (8002384 <HAL_Init+0x40>)
 800235a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800235e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002360:	4b08      	ldr	r3, [pc, #32]	@ (8002384 <HAL_Init+0x40>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a07      	ldr	r2, [pc, #28]	@ (8002384 <HAL_Init+0x40>)
 8002366:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800236a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800236c:	2003      	movs	r0, #3
 800236e:	f000 f92b 	bl	80025c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002372:	200f      	movs	r0, #15
 8002374:	f000 f808 	bl	8002388 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002378:	f7ff fd3c 	bl	8001df4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800237c:	2300      	movs	r3, #0
}
 800237e:	4618      	mov	r0, r3
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	40023c00 	.word	0x40023c00

08002388 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b082      	sub	sp, #8
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002390:	4b12      	ldr	r3, [pc, #72]	@ (80023dc <HAL_InitTick+0x54>)
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	4b12      	ldr	r3, [pc, #72]	@ (80023e0 <HAL_InitTick+0x58>)
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	4619      	mov	r1, r3
 800239a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800239e:	fbb3 f3f1 	udiv	r3, r3, r1
 80023a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80023a6:	4618      	mov	r0, r3
 80023a8:	f000 f943 	bl	8002632 <HAL_SYSTICK_Config>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d001      	beq.n	80023b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e00e      	b.n	80023d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2b0f      	cmp	r3, #15
 80023ba:	d80a      	bhi.n	80023d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023bc:	2200      	movs	r2, #0
 80023be:	6879      	ldr	r1, [r7, #4]
 80023c0:	f04f 30ff 	mov.w	r0, #4294967295
 80023c4:	f000 f90b 	bl	80025de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023c8:	4a06      	ldr	r2, [pc, #24]	@ (80023e4 <HAL_InitTick+0x5c>)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023ce:	2300      	movs	r3, #0
 80023d0:	e000      	b.n	80023d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3708      	adds	r7, #8
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	20000078 	.word	0x20000078
 80023e0:	20000080 	.word	0x20000080
 80023e4:	2000007c 	.word	0x2000007c

080023e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023e8:	b480      	push	{r7}
 80023ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023ec:	4b06      	ldr	r3, [pc, #24]	@ (8002408 <HAL_IncTick+0x20>)
 80023ee:	781b      	ldrb	r3, [r3, #0]
 80023f0:	461a      	mov	r2, r3
 80023f2:	4b06      	ldr	r3, [pc, #24]	@ (800240c <HAL_IncTick+0x24>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4413      	add	r3, r2
 80023f8:	4a04      	ldr	r2, [pc, #16]	@ (800240c <HAL_IncTick+0x24>)
 80023fa:	6013      	str	r3, [r2, #0]
}
 80023fc:	bf00      	nop
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr
 8002406:	bf00      	nop
 8002408:	20000080 	.word	0x20000080
 800240c:	200084bc 	.word	0x200084bc

08002410 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002410:	b480      	push	{r7}
 8002412:	af00      	add	r7, sp, #0
  return uwTick;
 8002414:	4b03      	ldr	r3, [pc, #12]	@ (8002424 <HAL_GetTick+0x14>)
 8002416:	681b      	ldr	r3, [r3, #0]
}
 8002418:	4618      	mov	r0, r3
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr
 8002422:	bf00      	nop
 8002424:	200084bc 	.word	0x200084bc

08002428 <__NVIC_SetPriorityGrouping>:
{
 8002428:	b480      	push	{r7}
 800242a:	b085      	sub	sp, #20
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	f003 0307 	and.w	r3, r3, #7
 8002436:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002438:	4b0c      	ldr	r3, [pc, #48]	@ (800246c <__NVIC_SetPriorityGrouping+0x44>)
 800243a:	68db      	ldr	r3, [r3, #12]
 800243c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800243e:	68ba      	ldr	r2, [r7, #8]
 8002440:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002444:	4013      	ands	r3, r2
 8002446:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002450:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002454:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002458:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800245a:	4a04      	ldr	r2, [pc, #16]	@ (800246c <__NVIC_SetPriorityGrouping+0x44>)
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	60d3      	str	r3, [r2, #12]
}
 8002460:	bf00      	nop
 8002462:	3714      	adds	r7, #20
 8002464:	46bd      	mov	sp, r7
 8002466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246a:	4770      	bx	lr
 800246c:	e000ed00 	.word	0xe000ed00

08002470 <__NVIC_GetPriorityGrouping>:
{
 8002470:	b480      	push	{r7}
 8002472:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002474:	4b04      	ldr	r3, [pc, #16]	@ (8002488 <__NVIC_GetPriorityGrouping+0x18>)
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	0a1b      	lsrs	r3, r3, #8
 800247a:	f003 0307 	and.w	r3, r3, #7
}
 800247e:	4618      	mov	r0, r3
 8002480:	46bd      	mov	sp, r7
 8002482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002486:	4770      	bx	lr
 8002488:	e000ed00 	.word	0xe000ed00

0800248c <__NVIC_EnableIRQ>:
{
 800248c:	b480      	push	{r7}
 800248e:	b083      	sub	sp, #12
 8002490:	af00      	add	r7, sp, #0
 8002492:	4603      	mov	r3, r0
 8002494:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002496:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800249a:	2b00      	cmp	r3, #0
 800249c:	db0b      	blt.n	80024b6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800249e:	79fb      	ldrb	r3, [r7, #7]
 80024a0:	f003 021f 	and.w	r2, r3, #31
 80024a4:	4907      	ldr	r1, [pc, #28]	@ (80024c4 <__NVIC_EnableIRQ+0x38>)
 80024a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024aa:	095b      	lsrs	r3, r3, #5
 80024ac:	2001      	movs	r0, #1
 80024ae:	fa00 f202 	lsl.w	r2, r0, r2
 80024b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80024b6:	bf00      	nop
 80024b8:	370c      	adds	r7, #12
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr
 80024c2:	bf00      	nop
 80024c4:	e000e100 	.word	0xe000e100

080024c8 <__NVIC_SetPriority>:
{
 80024c8:	b480      	push	{r7}
 80024ca:	b083      	sub	sp, #12
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	4603      	mov	r3, r0
 80024d0:	6039      	str	r1, [r7, #0]
 80024d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	db0a      	blt.n	80024f2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	b2da      	uxtb	r2, r3
 80024e0:	490c      	ldr	r1, [pc, #48]	@ (8002514 <__NVIC_SetPriority+0x4c>)
 80024e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024e6:	0112      	lsls	r2, r2, #4
 80024e8:	b2d2      	uxtb	r2, r2
 80024ea:	440b      	add	r3, r1
 80024ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80024f0:	e00a      	b.n	8002508 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	b2da      	uxtb	r2, r3
 80024f6:	4908      	ldr	r1, [pc, #32]	@ (8002518 <__NVIC_SetPriority+0x50>)
 80024f8:	79fb      	ldrb	r3, [r7, #7]
 80024fa:	f003 030f 	and.w	r3, r3, #15
 80024fe:	3b04      	subs	r3, #4
 8002500:	0112      	lsls	r2, r2, #4
 8002502:	b2d2      	uxtb	r2, r2
 8002504:	440b      	add	r3, r1
 8002506:	761a      	strb	r2, [r3, #24]
}
 8002508:	bf00      	nop
 800250a:	370c      	adds	r7, #12
 800250c:	46bd      	mov	sp, r7
 800250e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002512:	4770      	bx	lr
 8002514:	e000e100 	.word	0xe000e100
 8002518:	e000ed00 	.word	0xe000ed00

0800251c <NVIC_EncodePriority>:
{
 800251c:	b480      	push	{r7}
 800251e:	b089      	sub	sp, #36	@ 0x24
 8002520:	af00      	add	r7, sp, #0
 8002522:	60f8      	str	r0, [r7, #12]
 8002524:	60b9      	str	r1, [r7, #8]
 8002526:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	f003 0307 	and.w	r3, r3, #7
 800252e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002530:	69fb      	ldr	r3, [r7, #28]
 8002532:	f1c3 0307 	rsb	r3, r3, #7
 8002536:	2b04      	cmp	r3, #4
 8002538:	bf28      	it	cs
 800253a:	2304      	movcs	r3, #4
 800253c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800253e:	69fb      	ldr	r3, [r7, #28]
 8002540:	3304      	adds	r3, #4
 8002542:	2b06      	cmp	r3, #6
 8002544:	d902      	bls.n	800254c <NVIC_EncodePriority+0x30>
 8002546:	69fb      	ldr	r3, [r7, #28]
 8002548:	3b03      	subs	r3, #3
 800254a:	e000      	b.n	800254e <NVIC_EncodePriority+0x32>
 800254c:	2300      	movs	r3, #0
 800254e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002550:	f04f 32ff 	mov.w	r2, #4294967295
 8002554:	69bb      	ldr	r3, [r7, #24]
 8002556:	fa02 f303 	lsl.w	r3, r2, r3
 800255a:	43da      	mvns	r2, r3
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	401a      	ands	r2, r3
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002564:	f04f 31ff 	mov.w	r1, #4294967295
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	fa01 f303 	lsl.w	r3, r1, r3
 800256e:	43d9      	mvns	r1, r3
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002574:	4313      	orrs	r3, r2
}
 8002576:	4618      	mov	r0, r3
 8002578:	3724      	adds	r7, #36	@ 0x24
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
	...

08002584 <SysTick_Config>:
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b082      	sub	sp, #8
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	3b01      	subs	r3, #1
 8002590:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002594:	d301      	bcc.n	800259a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8002596:	2301      	movs	r3, #1
 8002598:	e00f      	b.n	80025ba <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800259a:	4a0a      	ldr	r2, [pc, #40]	@ (80025c4 <SysTick_Config+0x40>)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	3b01      	subs	r3, #1
 80025a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025a2:	210f      	movs	r1, #15
 80025a4:	f04f 30ff 	mov.w	r0, #4294967295
 80025a8:	f7ff ff8e 	bl	80024c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025ac:	4b05      	ldr	r3, [pc, #20]	@ (80025c4 <SysTick_Config+0x40>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025b2:	4b04      	ldr	r3, [pc, #16]	@ (80025c4 <SysTick_Config+0x40>)
 80025b4:	2207      	movs	r2, #7
 80025b6:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80025b8:	2300      	movs	r3, #0
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3708      	adds	r7, #8
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	e000e010 	.word	0xe000e010

080025c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b082      	sub	sp, #8
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025d0:	6878      	ldr	r0, [r7, #4]
 80025d2:	f7ff ff29 	bl	8002428 <__NVIC_SetPriorityGrouping>
}
 80025d6:	bf00      	nop
 80025d8:	3708      	adds	r7, #8
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}

080025de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025de:	b580      	push	{r7, lr}
 80025e0:	b086      	sub	sp, #24
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	4603      	mov	r3, r0
 80025e6:	60b9      	str	r1, [r7, #8]
 80025e8:	607a      	str	r2, [r7, #4]
 80025ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025ec:	2300      	movs	r3, #0
 80025ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025f0:	f7ff ff3e 	bl	8002470 <__NVIC_GetPriorityGrouping>
 80025f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025f6:	687a      	ldr	r2, [r7, #4]
 80025f8:	68b9      	ldr	r1, [r7, #8]
 80025fa:	6978      	ldr	r0, [r7, #20]
 80025fc:	f7ff ff8e 	bl	800251c <NVIC_EncodePriority>
 8002600:	4602      	mov	r2, r0
 8002602:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002606:	4611      	mov	r1, r2
 8002608:	4618      	mov	r0, r3
 800260a:	f7ff ff5d 	bl	80024c8 <__NVIC_SetPriority>
}
 800260e:	bf00      	nop
 8002610:	3718      	adds	r7, #24
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}

08002616 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002616:	b580      	push	{r7, lr}
 8002618:	b082      	sub	sp, #8
 800261a:	af00      	add	r7, sp, #0
 800261c:	4603      	mov	r3, r0
 800261e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002620:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002624:	4618      	mov	r0, r3
 8002626:	f7ff ff31 	bl	800248c <__NVIC_EnableIRQ>
}
 800262a:	bf00      	nop
 800262c:	3708      	adds	r7, #8
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}

08002632 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002632:	b580      	push	{r7, lr}
 8002634:	b082      	sub	sp, #8
 8002636:	af00      	add	r7, sp, #0
 8002638:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f7ff ffa2 	bl	8002584 <SysTick_Config>
 8002640:	4603      	mov	r3, r0
}
 8002642:	4618      	mov	r0, r3
 8002644:	3708      	adds	r7, #8
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
	...

0800264c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b086      	sub	sp, #24
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002654:	2300      	movs	r3, #0
 8002656:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002658:	f7ff feda 	bl	8002410 <HAL_GetTick>
 800265c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d101      	bne.n	8002668 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	e099      	b.n	800279c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2202      	movs	r2, #2
 800266c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2200      	movs	r2, #0
 8002674:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f022 0201 	bic.w	r2, r2, #1
 8002686:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002688:	e00f      	b.n	80026aa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800268a:	f7ff fec1 	bl	8002410 <HAL_GetTick>
 800268e:	4602      	mov	r2, r0
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	1ad3      	subs	r3, r2, r3
 8002694:	2b05      	cmp	r3, #5
 8002696:	d908      	bls.n	80026aa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2220      	movs	r2, #32
 800269c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2203      	movs	r2, #3
 80026a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80026a6:	2303      	movs	r3, #3
 80026a8:	e078      	b.n	800279c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f003 0301 	and.w	r3, r3, #1
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d1e8      	bne.n	800268a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80026c0:	697a      	ldr	r2, [r7, #20]
 80026c2:	4b38      	ldr	r3, [pc, #224]	@ (80027a4 <HAL_DMA_Init+0x158>)
 80026c4:	4013      	ands	r3, r2
 80026c6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	685a      	ldr	r2, [r3, #4]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	689b      	ldr	r3, [r3, #8]
 80026d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80026d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	691b      	ldr	r3, [r3, #16]
 80026dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	699b      	ldr	r3, [r3, #24]
 80026e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6a1b      	ldr	r3, [r3, #32]
 80026f4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80026f6:	697a      	ldr	r2, [r7, #20]
 80026f8:	4313      	orrs	r3, r2
 80026fa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002700:	2b04      	cmp	r3, #4
 8002702:	d107      	bne.n	8002714 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800270c:	4313      	orrs	r3, r2
 800270e:	697a      	ldr	r2, [r7, #20]
 8002710:	4313      	orrs	r3, r2
 8002712:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	697a      	ldr	r2, [r7, #20]
 800271a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	695b      	ldr	r3, [r3, #20]
 8002722:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	f023 0307 	bic.w	r3, r3, #7
 800272a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002730:	697a      	ldr	r2, [r7, #20]
 8002732:	4313      	orrs	r3, r2
 8002734:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800273a:	2b04      	cmp	r3, #4
 800273c:	d117      	bne.n	800276e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002742:	697a      	ldr	r2, [r7, #20]
 8002744:	4313      	orrs	r3, r2
 8002746:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800274c:	2b00      	cmp	r3, #0
 800274e:	d00e      	beq.n	800276e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002750:	6878      	ldr	r0, [r7, #4]
 8002752:	f000 fb01 	bl	8002d58 <DMA_CheckFifoParam>
 8002756:	4603      	mov	r3, r0
 8002758:	2b00      	cmp	r3, #0
 800275a:	d008      	beq.n	800276e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2240      	movs	r2, #64	@ 0x40
 8002760:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2201      	movs	r2, #1
 8002766:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800276a:	2301      	movs	r3, #1
 800276c:	e016      	b.n	800279c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	697a      	ldr	r2, [r7, #20]
 8002774:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	f000 fab8 	bl	8002cec <DMA_CalcBaseAndBitshift>
 800277c:	4603      	mov	r3, r0
 800277e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002784:	223f      	movs	r2, #63	@ 0x3f
 8002786:	409a      	lsls	r2, r3
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2200      	movs	r2, #0
 8002790:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2201      	movs	r2, #1
 8002796:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800279a:	2300      	movs	r3, #0
}
 800279c:	4618      	mov	r0, r3
 800279e:	3718      	adds	r7, #24
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd80      	pop	{r7, pc}
 80027a4:	f010803f 	.word	0xf010803f

080027a8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b086      	sub	sp, #24
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	60f8      	str	r0, [r7, #12]
 80027b0:	60b9      	str	r1, [r7, #8]
 80027b2:	607a      	str	r2, [r7, #4]
 80027b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80027b6:	2300      	movs	r3, #0
 80027b8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027be:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80027c6:	2b01      	cmp	r3, #1
 80027c8:	d101      	bne.n	80027ce <HAL_DMA_Start_IT+0x26>
 80027ca:	2302      	movs	r3, #2
 80027cc:	e040      	b.n	8002850 <HAL_DMA_Start_IT+0xa8>
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	2201      	movs	r2, #1
 80027d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d12f      	bne.n	8002842 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2202      	movs	r2, #2
 80027e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	2200      	movs	r2, #0
 80027ee:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	687a      	ldr	r2, [r7, #4]
 80027f4:	68b9      	ldr	r1, [r7, #8]
 80027f6:	68f8      	ldr	r0, [r7, #12]
 80027f8:	f000 fa4a 	bl	8002c90 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002800:	223f      	movs	r2, #63	@ 0x3f
 8002802:	409a      	lsls	r2, r3
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f042 0216 	orr.w	r2, r2, #22
 8002816:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800281c:	2b00      	cmp	r3, #0
 800281e:	d007      	beq.n	8002830 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f042 0208 	orr.w	r2, r2, #8
 800282e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	681a      	ldr	r2, [r3, #0]
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f042 0201 	orr.w	r2, r2, #1
 800283e:	601a      	str	r2, [r3, #0]
 8002840:	e005      	b.n	800284e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	2200      	movs	r2, #0
 8002846:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800284a:	2302      	movs	r3, #2
 800284c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800284e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002850:	4618      	mov	r0, r3
 8002852:	3718      	adds	r7, #24
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}

08002858 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b084      	sub	sp, #16
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002864:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002866:	f7ff fdd3 	bl	8002410 <HAL_GetTick>
 800286a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002872:	b2db      	uxtb	r3, r3
 8002874:	2b02      	cmp	r3, #2
 8002876:	d008      	beq.n	800288a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2280      	movs	r2, #128	@ 0x80
 800287c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2200      	movs	r2, #0
 8002882:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e052      	b.n	8002930 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f022 0216 	bic.w	r2, r2, #22
 8002898:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	695a      	ldr	r2, [r3, #20]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80028a8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d103      	bne.n	80028ba <HAL_DMA_Abort+0x62>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d007      	beq.n	80028ca <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f022 0208 	bic.w	r2, r2, #8
 80028c8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f022 0201 	bic.w	r2, r2, #1
 80028d8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028da:	e013      	b.n	8002904 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80028dc:	f7ff fd98 	bl	8002410 <HAL_GetTick>
 80028e0:	4602      	mov	r2, r0
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	1ad3      	subs	r3, r2, r3
 80028e6:	2b05      	cmp	r3, #5
 80028e8:	d90c      	bls.n	8002904 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2220      	movs	r2, #32
 80028ee:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2203      	movs	r2, #3
 80028f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2200      	movs	r2, #0
 80028fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002900:	2303      	movs	r3, #3
 8002902:	e015      	b.n	8002930 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f003 0301 	and.w	r3, r3, #1
 800290e:	2b00      	cmp	r3, #0
 8002910:	d1e4      	bne.n	80028dc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002916:	223f      	movs	r2, #63	@ 0x3f
 8002918:	409a      	lsls	r2, r3
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2201      	movs	r2, #1
 8002922:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2200      	movs	r2, #0
 800292a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800292e:	2300      	movs	r3, #0
}
 8002930:	4618      	mov	r0, r3
 8002932:	3710      	adds	r7, #16
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}

08002938 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002938:	b480      	push	{r7}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002946:	b2db      	uxtb	r3, r3
 8002948:	2b02      	cmp	r3, #2
 800294a:	d004      	beq.n	8002956 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2280      	movs	r2, #128	@ 0x80
 8002950:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e00c      	b.n	8002970 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2205      	movs	r2, #5
 800295a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f022 0201 	bic.w	r2, r2, #1
 800296c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800296e:	2300      	movs	r3, #0
}
 8002970:	4618      	mov	r0, r3
 8002972:	370c      	adds	r7, #12
 8002974:	46bd      	mov	sp, r7
 8002976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297a:	4770      	bx	lr

0800297c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b086      	sub	sp, #24
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002984:	2300      	movs	r3, #0
 8002986:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002988:	4b8e      	ldr	r3, [pc, #568]	@ (8002bc4 <HAL_DMA_IRQHandler+0x248>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a8e      	ldr	r2, [pc, #568]	@ (8002bc8 <HAL_DMA_IRQHandler+0x24c>)
 800298e:	fba2 2303 	umull	r2, r3, r2, r3
 8002992:	0a9b      	lsrs	r3, r3, #10
 8002994:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800299a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029a6:	2208      	movs	r2, #8
 80029a8:	409a      	lsls	r2, r3
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	4013      	ands	r3, r2
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d01a      	beq.n	80029e8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f003 0304 	and.w	r3, r3, #4
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d013      	beq.n	80029e8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	681a      	ldr	r2, [r3, #0]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f022 0204 	bic.w	r2, r2, #4
 80029ce:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029d4:	2208      	movs	r2, #8
 80029d6:	409a      	lsls	r2, r3
 80029d8:	693b      	ldr	r3, [r7, #16]
 80029da:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029e0:	f043 0201 	orr.w	r2, r3, #1
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029ec:	2201      	movs	r2, #1
 80029ee:	409a      	lsls	r2, r3
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	4013      	ands	r3, r2
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d012      	beq.n	8002a1e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	695b      	ldr	r3, [r3, #20]
 80029fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d00b      	beq.n	8002a1e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	409a      	lsls	r2, r3
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a16:	f043 0202 	orr.w	r2, r3, #2
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a22:	2204      	movs	r2, #4
 8002a24:	409a      	lsls	r2, r3
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	4013      	ands	r3, r2
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d012      	beq.n	8002a54 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f003 0302 	and.w	r3, r3, #2
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d00b      	beq.n	8002a54 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a40:	2204      	movs	r2, #4
 8002a42:	409a      	lsls	r2, r3
 8002a44:	693b      	ldr	r3, [r7, #16]
 8002a46:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a4c:	f043 0204 	orr.w	r2, r3, #4
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a58:	2210      	movs	r2, #16
 8002a5a:	409a      	lsls	r2, r3
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	4013      	ands	r3, r2
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d043      	beq.n	8002aec <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f003 0308 	and.w	r3, r3, #8
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d03c      	beq.n	8002aec <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a76:	2210      	movs	r2, #16
 8002a78:	409a      	lsls	r2, r3
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d018      	beq.n	8002abe <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d108      	bne.n	8002aac <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d024      	beq.n	8002aec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aa6:	6878      	ldr	r0, [r7, #4]
 8002aa8:	4798      	blx	r3
 8002aaa:	e01f      	b.n	8002aec <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d01b      	beq.n	8002aec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ab8:	6878      	ldr	r0, [r7, #4]
 8002aba:	4798      	blx	r3
 8002abc:	e016      	b.n	8002aec <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d107      	bne.n	8002adc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f022 0208 	bic.w	r2, r2, #8
 8002ada:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d003      	beq.n	8002aec <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ae8:	6878      	ldr	r0, [r7, #4]
 8002aea:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002af0:	2220      	movs	r2, #32
 8002af2:	409a      	lsls	r2, r3
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	4013      	ands	r3, r2
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	f000 808f 	beq.w	8002c1c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f003 0310 	and.w	r3, r3, #16
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	f000 8087 	beq.w	8002c1c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b12:	2220      	movs	r2, #32
 8002b14:	409a      	lsls	r2, r3
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	2b05      	cmp	r3, #5
 8002b24:	d136      	bne.n	8002b94 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	681a      	ldr	r2, [r3, #0]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f022 0216 	bic.w	r2, r2, #22
 8002b34:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	695a      	ldr	r2, [r3, #20]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002b44:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d103      	bne.n	8002b56 <HAL_DMA_IRQHandler+0x1da>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d007      	beq.n	8002b66 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f022 0208 	bic.w	r2, r2, #8
 8002b64:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b6a:	223f      	movs	r2, #63	@ 0x3f
 8002b6c:	409a      	lsls	r2, r3
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2201      	movs	r2, #1
 8002b76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d07e      	beq.n	8002c88 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	4798      	blx	r3
        }
        return;
 8002b92:	e079      	b.n	8002c88 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d01d      	beq.n	8002bde <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d10d      	bne.n	8002bcc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d031      	beq.n	8002c1c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bbc:	6878      	ldr	r0, [r7, #4]
 8002bbe:	4798      	blx	r3
 8002bc0:	e02c      	b.n	8002c1c <HAL_DMA_IRQHandler+0x2a0>
 8002bc2:	bf00      	nop
 8002bc4:	20000078 	.word	0x20000078
 8002bc8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d023      	beq.n	8002c1c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	4798      	blx	r3
 8002bdc:	e01e      	b.n	8002c1c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d10f      	bne.n	8002c0c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f022 0210 	bic.w	r2, r2, #16
 8002bfa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2201      	movs	r2, #1
 8002c00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2200      	movs	r2, #0
 8002c08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d003      	beq.n	8002c1c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c18:	6878      	ldr	r0, [r7, #4]
 8002c1a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d032      	beq.n	8002c8a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c28:	f003 0301 	and.w	r3, r3, #1
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d022      	beq.n	8002c76 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2205      	movs	r2, #5
 8002c34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	681a      	ldr	r2, [r3, #0]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f022 0201 	bic.w	r2, r2, #1
 8002c46:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	3301      	adds	r3, #1
 8002c4c:	60bb      	str	r3, [r7, #8]
 8002c4e:	697a      	ldr	r2, [r7, #20]
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d307      	bcc.n	8002c64 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f003 0301 	and.w	r3, r3, #1
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d1f2      	bne.n	8002c48 <HAL_DMA_IRQHandler+0x2cc>
 8002c62:	e000      	b.n	8002c66 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002c64:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2201      	movs	r2, #1
 8002c6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2200      	movs	r2, #0
 8002c72:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d005      	beq.n	8002c8a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c82:	6878      	ldr	r0, [r7, #4]
 8002c84:	4798      	blx	r3
 8002c86:	e000      	b.n	8002c8a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002c88:	bf00      	nop
    }
  }
}
 8002c8a:	3718      	adds	r7, #24
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}

08002c90 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b085      	sub	sp, #20
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	60f8      	str	r0, [r7, #12]
 8002c98:	60b9      	str	r1, [r7, #8]
 8002c9a:	607a      	str	r2, [r7, #4]
 8002c9c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	681a      	ldr	r2, [r3, #0]
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002cac:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	683a      	ldr	r2, [r7, #0]
 8002cb4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	2b40      	cmp	r3, #64	@ 0x40
 8002cbc:	d108      	bne.n	8002cd0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	687a      	ldr	r2, [r7, #4]
 8002cc4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	68ba      	ldr	r2, [r7, #8]
 8002ccc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002cce:	e007      	b.n	8002ce0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	68ba      	ldr	r2, [r7, #8]
 8002cd6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	687a      	ldr	r2, [r7, #4]
 8002cde:	60da      	str	r2, [r3, #12]
}
 8002ce0:	bf00      	nop
 8002ce2:	3714      	adds	r7, #20
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cea:	4770      	bx	lr

08002cec <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b085      	sub	sp, #20
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	3b10      	subs	r3, #16
 8002cfc:	4a14      	ldr	r2, [pc, #80]	@ (8002d50 <DMA_CalcBaseAndBitshift+0x64>)
 8002cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8002d02:	091b      	lsrs	r3, r3, #4
 8002d04:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002d06:	4a13      	ldr	r2, [pc, #76]	@ (8002d54 <DMA_CalcBaseAndBitshift+0x68>)
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	4413      	add	r3, r2
 8002d0c:	781b      	ldrb	r3, [r3, #0]
 8002d0e:	461a      	mov	r2, r3
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2b03      	cmp	r3, #3
 8002d18:	d909      	bls.n	8002d2e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002d22:	f023 0303 	bic.w	r3, r3, #3
 8002d26:	1d1a      	adds	r2, r3, #4
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	659a      	str	r2, [r3, #88]	@ 0x58
 8002d2c:	e007      	b.n	8002d3e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002d36:	f023 0303 	bic.w	r3, r3, #3
 8002d3a:	687a      	ldr	r2, [r7, #4]
 8002d3c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002d42:	4618      	mov	r0, r3
 8002d44:	3714      	adds	r7, #20
 8002d46:	46bd      	mov	sp, r7
 8002d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4c:	4770      	bx	lr
 8002d4e:	bf00      	nop
 8002d50:	aaaaaaab 	.word	0xaaaaaaab
 8002d54:	0800af70 	.word	0x0800af70

08002d58 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b085      	sub	sp, #20
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d60:	2300      	movs	r3, #0
 8002d62:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d68:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	699b      	ldr	r3, [r3, #24]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d11f      	bne.n	8002db2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	2b03      	cmp	r3, #3
 8002d76:	d856      	bhi.n	8002e26 <DMA_CheckFifoParam+0xce>
 8002d78:	a201      	add	r2, pc, #4	@ (adr r2, 8002d80 <DMA_CheckFifoParam+0x28>)
 8002d7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d7e:	bf00      	nop
 8002d80:	08002d91 	.word	0x08002d91
 8002d84:	08002da3 	.word	0x08002da3
 8002d88:	08002d91 	.word	0x08002d91
 8002d8c:	08002e27 	.word	0x08002e27
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d94:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d046      	beq.n	8002e2a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002da0:	e043      	b.n	8002e2a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002da6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002daa:	d140      	bne.n	8002e2e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002db0:	e03d      	b.n	8002e2e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	699b      	ldr	r3, [r3, #24]
 8002db6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002dba:	d121      	bne.n	8002e00 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	2b03      	cmp	r3, #3
 8002dc0:	d837      	bhi.n	8002e32 <DMA_CheckFifoParam+0xda>
 8002dc2:	a201      	add	r2, pc, #4	@ (adr r2, 8002dc8 <DMA_CheckFifoParam+0x70>)
 8002dc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dc8:	08002dd9 	.word	0x08002dd9
 8002dcc:	08002ddf 	.word	0x08002ddf
 8002dd0:	08002dd9 	.word	0x08002dd9
 8002dd4:	08002df1 	.word	0x08002df1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	73fb      	strb	r3, [r7, #15]
      break;
 8002ddc:	e030      	b.n	8002e40 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002de2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d025      	beq.n	8002e36 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002dee:	e022      	b.n	8002e36 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002df4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002df8:	d11f      	bne.n	8002e3a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002dfe:	e01c      	b.n	8002e3a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	2b02      	cmp	r3, #2
 8002e04:	d903      	bls.n	8002e0e <DMA_CheckFifoParam+0xb6>
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	2b03      	cmp	r3, #3
 8002e0a:	d003      	beq.n	8002e14 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002e0c:	e018      	b.n	8002e40 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	73fb      	strb	r3, [r7, #15]
      break;
 8002e12:	e015      	b.n	8002e40 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e18:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d00e      	beq.n	8002e3e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	73fb      	strb	r3, [r7, #15]
      break;
 8002e24:	e00b      	b.n	8002e3e <DMA_CheckFifoParam+0xe6>
      break;
 8002e26:	bf00      	nop
 8002e28:	e00a      	b.n	8002e40 <DMA_CheckFifoParam+0xe8>
      break;
 8002e2a:	bf00      	nop
 8002e2c:	e008      	b.n	8002e40 <DMA_CheckFifoParam+0xe8>
      break;
 8002e2e:	bf00      	nop
 8002e30:	e006      	b.n	8002e40 <DMA_CheckFifoParam+0xe8>
      break;
 8002e32:	bf00      	nop
 8002e34:	e004      	b.n	8002e40 <DMA_CheckFifoParam+0xe8>
      break;
 8002e36:	bf00      	nop
 8002e38:	e002      	b.n	8002e40 <DMA_CheckFifoParam+0xe8>
      break;   
 8002e3a:	bf00      	nop
 8002e3c:	e000      	b.n	8002e40 <DMA_CheckFifoParam+0xe8>
      break;
 8002e3e:	bf00      	nop
    }
  } 
  
  return status; 
 8002e40:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3714      	adds	r7, #20
 8002e46:	46bd      	mov	sp, r7
 8002e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4c:	4770      	bx	lr
 8002e4e:	bf00      	nop

08002e50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e50:	b480      	push	{r7}
 8002e52:	b089      	sub	sp, #36	@ 0x24
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
 8002e58:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e62:	2300      	movs	r3, #0
 8002e64:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e66:	2300      	movs	r3, #0
 8002e68:	61fb      	str	r3, [r7, #28]
 8002e6a:	e16b      	b.n	8003144 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	69fb      	ldr	r3, [r7, #28]
 8002e70:	fa02 f303 	lsl.w	r3, r2, r3
 8002e74:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	697a      	ldr	r2, [r7, #20]
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e80:	693a      	ldr	r2, [r7, #16]
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	429a      	cmp	r2, r3
 8002e86:	f040 815a 	bne.w	800313e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	f003 0303 	and.w	r3, r3, #3
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d005      	beq.n	8002ea2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e9e:	2b02      	cmp	r3, #2
 8002ea0:	d130      	bne.n	8002f04 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	689b      	ldr	r3, [r3, #8]
 8002ea6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ea8:	69fb      	ldr	r3, [r7, #28]
 8002eaa:	005b      	lsls	r3, r3, #1
 8002eac:	2203      	movs	r2, #3
 8002eae:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb2:	43db      	mvns	r3, r3
 8002eb4:	69ba      	ldr	r2, [r7, #24]
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	68da      	ldr	r2, [r3, #12]
 8002ebe:	69fb      	ldr	r3, [r7, #28]
 8002ec0:	005b      	lsls	r3, r3, #1
 8002ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec6:	69ba      	ldr	r2, [r7, #24]
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	69ba      	ldr	r2, [r7, #24]
 8002ed0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ed8:	2201      	movs	r2, #1
 8002eda:	69fb      	ldr	r3, [r7, #28]
 8002edc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee0:	43db      	mvns	r3, r3
 8002ee2:	69ba      	ldr	r2, [r7, #24]
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	091b      	lsrs	r3, r3, #4
 8002eee:	f003 0201 	and.w	r2, r3, #1
 8002ef2:	69fb      	ldr	r3, [r7, #28]
 8002ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef8:	69ba      	ldr	r2, [r7, #24]
 8002efa:	4313      	orrs	r3, r2
 8002efc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	69ba      	ldr	r2, [r7, #24]
 8002f02:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	f003 0303 	and.w	r3, r3, #3
 8002f0c:	2b03      	cmp	r3, #3
 8002f0e:	d017      	beq.n	8002f40 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	68db      	ldr	r3, [r3, #12]
 8002f14:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	005b      	lsls	r3, r3, #1
 8002f1a:	2203      	movs	r2, #3
 8002f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f20:	43db      	mvns	r3, r3
 8002f22:	69ba      	ldr	r2, [r7, #24]
 8002f24:	4013      	ands	r3, r2
 8002f26:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	689a      	ldr	r2, [r3, #8]
 8002f2c:	69fb      	ldr	r3, [r7, #28]
 8002f2e:	005b      	lsls	r3, r3, #1
 8002f30:	fa02 f303 	lsl.w	r3, r2, r3
 8002f34:	69ba      	ldr	r2, [r7, #24]
 8002f36:	4313      	orrs	r3, r2
 8002f38:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	69ba      	ldr	r2, [r7, #24]
 8002f3e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	f003 0303 	and.w	r3, r3, #3
 8002f48:	2b02      	cmp	r3, #2
 8002f4a:	d123      	bne.n	8002f94 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f4c:	69fb      	ldr	r3, [r7, #28]
 8002f4e:	08da      	lsrs	r2, r3, #3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	3208      	adds	r2, #8
 8002f54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f58:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f5a:	69fb      	ldr	r3, [r7, #28]
 8002f5c:	f003 0307 	and.w	r3, r3, #7
 8002f60:	009b      	lsls	r3, r3, #2
 8002f62:	220f      	movs	r2, #15
 8002f64:	fa02 f303 	lsl.w	r3, r2, r3
 8002f68:	43db      	mvns	r3, r3
 8002f6a:	69ba      	ldr	r2, [r7, #24]
 8002f6c:	4013      	ands	r3, r2
 8002f6e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	691a      	ldr	r2, [r3, #16]
 8002f74:	69fb      	ldr	r3, [r7, #28]
 8002f76:	f003 0307 	and.w	r3, r3, #7
 8002f7a:	009b      	lsls	r3, r3, #2
 8002f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f80:	69ba      	ldr	r2, [r7, #24]
 8002f82:	4313      	orrs	r3, r2
 8002f84:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f86:	69fb      	ldr	r3, [r7, #28]
 8002f88:	08da      	lsrs	r2, r3, #3
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	3208      	adds	r2, #8
 8002f8e:	69b9      	ldr	r1, [r7, #24]
 8002f90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f9a:	69fb      	ldr	r3, [r7, #28]
 8002f9c:	005b      	lsls	r3, r3, #1
 8002f9e:	2203      	movs	r2, #3
 8002fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa4:	43db      	mvns	r3, r3
 8002fa6:	69ba      	ldr	r2, [r7, #24]
 8002fa8:	4013      	ands	r3, r2
 8002faa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	f003 0203 	and.w	r2, r3, #3
 8002fb4:	69fb      	ldr	r3, [r7, #28]
 8002fb6:	005b      	lsls	r3, r3, #1
 8002fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fbc:	69ba      	ldr	r2, [r7, #24]
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	69ba      	ldr	r2, [r7, #24]
 8002fc6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	f000 80b4 	beq.w	800313e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	60fb      	str	r3, [r7, #12]
 8002fda:	4b60      	ldr	r3, [pc, #384]	@ (800315c <HAL_GPIO_Init+0x30c>)
 8002fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fde:	4a5f      	ldr	r2, [pc, #380]	@ (800315c <HAL_GPIO_Init+0x30c>)
 8002fe0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002fe4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002fe6:	4b5d      	ldr	r3, [pc, #372]	@ (800315c <HAL_GPIO_Init+0x30c>)
 8002fe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002fee:	60fb      	str	r3, [r7, #12]
 8002ff0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002ff2:	4a5b      	ldr	r2, [pc, #364]	@ (8003160 <HAL_GPIO_Init+0x310>)
 8002ff4:	69fb      	ldr	r3, [r7, #28]
 8002ff6:	089b      	lsrs	r3, r3, #2
 8002ff8:	3302      	adds	r3, #2
 8002ffa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ffe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003000:	69fb      	ldr	r3, [r7, #28]
 8003002:	f003 0303 	and.w	r3, r3, #3
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	220f      	movs	r2, #15
 800300a:	fa02 f303 	lsl.w	r3, r2, r3
 800300e:	43db      	mvns	r3, r3
 8003010:	69ba      	ldr	r2, [r7, #24]
 8003012:	4013      	ands	r3, r2
 8003014:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4a52      	ldr	r2, [pc, #328]	@ (8003164 <HAL_GPIO_Init+0x314>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d02b      	beq.n	8003076 <HAL_GPIO_Init+0x226>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	4a51      	ldr	r2, [pc, #324]	@ (8003168 <HAL_GPIO_Init+0x318>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d025      	beq.n	8003072 <HAL_GPIO_Init+0x222>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	4a50      	ldr	r2, [pc, #320]	@ (800316c <HAL_GPIO_Init+0x31c>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d01f      	beq.n	800306e <HAL_GPIO_Init+0x21e>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	4a4f      	ldr	r2, [pc, #316]	@ (8003170 <HAL_GPIO_Init+0x320>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d019      	beq.n	800306a <HAL_GPIO_Init+0x21a>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	4a4e      	ldr	r2, [pc, #312]	@ (8003174 <HAL_GPIO_Init+0x324>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d013      	beq.n	8003066 <HAL_GPIO_Init+0x216>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	4a4d      	ldr	r2, [pc, #308]	@ (8003178 <HAL_GPIO_Init+0x328>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d00d      	beq.n	8003062 <HAL_GPIO_Init+0x212>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	4a4c      	ldr	r2, [pc, #304]	@ (800317c <HAL_GPIO_Init+0x32c>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d007      	beq.n	800305e <HAL_GPIO_Init+0x20e>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	4a4b      	ldr	r2, [pc, #300]	@ (8003180 <HAL_GPIO_Init+0x330>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d101      	bne.n	800305a <HAL_GPIO_Init+0x20a>
 8003056:	2307      	movs	r3, #7
 8003058:	e00e      	b.n	8003078 <HAL_GPIO_Init+0x228>
 800305a:	2308      	movs	r3, #8
 800305c:	e00c      	b.n	8003078 <HAL_GPIO_Init+0x228>
 800305e:	2306      	movs	r3, #6
 8003060:	e00a      	b.n	8003078 <HAL_GPIO_Init+0x228>
 8003062:	2305      	movs	r3, #5
 8003064:	e008      	b.n	8003078 <HAL_GPIO_Init+0x228>
 8003066:	2304      	movs	r3, #4
 8003068:	e006      	b.n	8003078 <HAL_GPIO_Init+0x228>
 800306a:	2303      	movs	r3, #3
 800306c:	e004      	b.n	8003078 <HAL_GPIO_Init+0x228>
 800306e:	2302      	movs	r3, #2
 8003070:	e002      	b.n	8003078 <HAL_GPIO_Init+0x228>
 8003072:	2301      	movs	r3, #1
 8003074:	e000      	b.n	8003078 <HAL_GPIO_Init+0x228>
 8003076:	2300      	movs	r3, #0
 8003078:	69fa      	ldr	r2, [r7, #28]
 800307a:	f002 0203 	and.w	r2, r2, #3
 800307e:	0092      	lsls	r2, r2, #2
 8003080:	4093      	lsls	r3, r2
 8003082:	69ba      	ldr	r2, [r7, #24]
 8003084:	4313      	orrs	r3, r2
 8003086:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003088:	4935      	ldr	r1, [pc, #212]	@ (8003160 <HAL_GPIO_Init+0x310>)
 800308a:	69fb      	ldr	r3, [r7, #28]
 800308c:	089b      	lsrs	r3, r3, #2
 800308e:	3302      	adds	r3, #2
 8003090:	69ba      	ldr	r2, [r7, #24]
 8003092:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003096:	4b3b      	ldr	r3, [pc, #236]	@ (8003184 <HAL_GPIO_Init+0x334>)
 8003098:	689b      	ldr	r3, [r3, #8]
 800309a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	43db      	mvns	r3, r3
 80030a0:	69ba      	ldr	r2, [r7, #24]
 80030a2:	4013      	ands	r3, r2
 80030a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d003      	beq.n	80030ba <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80030b2:	69ba      	ldr	r2, [r7, #24]
 80030b4:	693b      	ldr	r3, [r7, #16]
 80030b6:	4313      	orrs	r3, r2
 80030b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80030ba:	4a32      	ldr	r2, [pc, #200]	@ (8003184 <HAL_GPIO_Init+0x334>)
 80030bc:	69bb      	ldr	r3, [r7, #24]
 80030be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80030c0:	4b30      	ldr	r3, [pc, #192]	@ (8003184 <HAL_GPIO_Init+0x334>)
 80030c2:	68db      	ldr	r3, [r3, #12]
 80030c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	43db      	mvns	r3, r3
 80030ca:	69ba      	ldr	r2, [r7, #24]
 80030cc:	4013      	ands	r3, r2
 80030ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d003      	beq.n	80030e4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80030dc:	69ba      	ldr	r2, [r7, #24]
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	4313      	orrs	r3, r2
 80030e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80030e4:	4a27      	ldr	r2, [pc, #156]	@ (8003184 <HAL_GPIO_Init+0x334>)
 80030e6:	69bb      	ldr	r3, [r7, #24]
 80030e8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80030ea:	4b26      	ldr	r3, [pc, #152]	@ (8003184 <HAL_GPIO_Init+0x334>)
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	43db      	mvns	r3, r3
 80030f4:	69ba      	ldr	r2, [r7, #24]
 80030f6:	4013      	ands	r3, r2
 80030f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003102:	2b00      	cmp	r3, #0
 8003104:	d003      	beq.n	800310e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003106:	69ba      	ldr	r2, [r7, #24]
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	4313      	orrs	r3, r2
 800310c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800310e:	4a1d      	ldr	r2, [pc, #116]	@ (8003184 <HAL_GPIO_Init+0x334>)
 8003110:	69bb      	ldr	r3, [r7, #24]
 8003112:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003114:	4b1b      	ldr	r3, [pc, #108]	@ (8003184 <HAL_GPIO_Init+0x334>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	43db      	mvns	r3, r3
 800311e:	69ba      	ldr	r2, [r7, #24]
 8003120:	4013      	ands	r3, r2
 8003122:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800312c:	2b00      	cmp	r3, #0
 800312e:	d003      	beq.n	8003138 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003130:	69ba      	ldr	r2, [r7, #24]
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	4313      	orrs	r3, r2
 8003136:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003138:	4a12      	ldr	r2, [pc, #72]	@ (8003184 <HAL_GPIO_Init+0x334>)
 800313a:	69bb      	ldr	r3, [r7, #24]
 800313c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800313e:	69fb      	ldr	r3, [r7, #28]
 8003140:	3301      	adds	r3, #1
 8003142:	61fb      	str	r3, [r7, #28]
 8003144:	69fb      	ldr	r3, [r7, #28]
 8003146:	2b0f      	cmp	r3, #15
 8003148:	f67f ae90 	bls.w	8002e6c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800314c:	bf00      	nop
 800314e:	bf00      	nop
 8003150:	3724      	adds	r7, #36	@ 0x24
 8003152:	46bd      	mov	sp, r7
 8003154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003158:	4770      	bx	lr
 800315a:	bf00      	nop
 800315c:	40023800 	.word	0x40023800
 8003160:	40013800 	.word	0x40013800
 8003164:	40020000 	.word	0x40020000
 8003168:	40020400 	.word	0x40020400
 800316c:	40020800 	.word	0x40020800
 8003170:	40020c00 	.word	0x40020c00
 8003174:	40021000 	.word	0x40021000
 8003178:	40021400 	.word	0x40021400
 800317c:	40021800 	.word	0x40021800
 8003180:	40021c00 	.word	0x40021c00
 8003184:	40013c00 	.word	0x40013c00

08003188 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
 8003190:	460b      	mov	r3, r1
 8003192:	807b      	strh	r3, [r7, #2]
 8003194:	4613      	mov	r3, r2
 8003196:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003198:	787b      	ldrb	r3, [r7, #1]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d003      	beq.n	80031a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800319e:	887a      	ldrh	r2, [r7, #2]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80031a4:	e003      	b.n	80031ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80031a6:	887b      	ldrh	r3, [r7, #2]
 80031a8:	041a      	lsls	r2, r3, #16
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	619a      	str	r2, [r3, #24]
}
 80031ae:	bf00      	nop
 80031b0:	370c      	adds	r7, #12
 80031b2:	46bd      	mov	sp, r7
 80031b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b8:	4770      	bx	lr
	...

080031bc <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b088      	sub	sp, #32
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d101      	bne.n	80031ce <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e128      	b.n	8003420 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d109      	bne.n	80031ee <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2200      	movs	r2, #0
 80031de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4a90      	ldr	r2, [pc, #576]	@ (8003428 <HAL_I2S_Init+0x26c>)
 80031e6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80031e8:	6878      	ldr	r0, [r7, #4]
 80031ea:	f7fe fe2b 	bl	8001e44 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2202      	movs	r2, #2
 80031f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	69db      	ldr	r3, [r3, #28]
 80031fc:	687a      	ldr	r2, [r7, #4]
 80031fe:	6812      	ldr	r2, [r2, #0]
 8003200:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003204:	f023 030f 	bic.w	r3, r3, #15
 8003208:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	2202      	movs	r2, #2
 8003210:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	695b      	ldr	r3, [r3, #20]
 8003216:	2b02      	cmp	r3, #2
 8003218:	d060      	beq.n	80032dc <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	68db      	ldr	r3, [r3, #12]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d102      	bne.n	8003228 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003222:	2310      	movs	r3, #16
 8003224:	617b      	str	r3, [r7, #20]
 8003226:	e001      	b.n	800322c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003228:	2320      	movs	r3, #32
 800322a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	689b      	ldr	r3, [r3, #8]
 8003230:	2b20      	cmp	r3, #32
 8003232:	d802      	bhi.n	800323a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	005b      	lsls	r3, r3, #1
 8003238:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800323a:	2001      	movs	r0, #1
 800323c:	f001 fc12 	bl	8004a64 <HAL_RCCEx_GetPeriphCLKFreq>
 8003240:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	691b      	ldr	r3, [r3, #16]
 8003246:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800324a:	d125      	bne.n	8003298 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	68db      	ldr	r3, [r3, #12]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d010      	beq.n	8003276 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	009b      	lsls	r3, r3, #2
 8003258:	68fa      	ldr	r2, [r7, #12]
 800325a:	fbb2 f2f3 	udiv	r2, r2, r3
 800325e:	4613      	mov	r3, r2
 8003260:	009b      	lsls	r3, r3, #2
 8003262:	4413      	add	r3, r2
 8003264:	005b      	lsls	r3, r3, #1
 8003266:	461a      	mov	r2, r3
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	695b      	ldr	r3, [r3, #20]
 800326c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003270:	3305      	adds	r3, #5
 8003272:	613b      	str	r3, [r7, #16]
 8003274:	e01f      	b.n	80032b6 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003276:	697b      	ldr	r3, [r7, #20]
 8003278:	00db      	lsls	r3, r3, #3
 800327a:	68fa      	ldr	r2, [r7, #12]
 800327c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003280:	4613      	mov	r3, r2
 8003282:	009b      	lsls	r3, r3, #2
 8003284:	4413      	add	r3, r2
 8003286:	005b      	lsls	r3, r3, #1
 8003288:	461a      	mov	r2, r3
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	695b      	ldr	r3, [r3, #20]
 800328e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003292:	3305      	adds	r3, #5
 8003294:	613b      	str	r3, [r7, #16]
 8003296:	e00e      	b.n	80032b6 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003298:	68fa      	ldr	r2, [r7, #12]
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	fbb2 f2f3 	udiv	r2, r2, r3
 80032a0:	4613      	mov	r3, r2
 80032a2:	009b      	lsls	r3, r3, #2
 80032a4:	4413      	add	r3, r2
 80032a6:	005b      	lsls	r3, r3, #1
 80032a8:	461a      	mov	r2, r3
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	695b      	ldr	r3, [r3, #20]
 80032ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80032b2:	3305      	adds	r3, #5
 80032b4:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	4a5c      	ldr	r2, [pc, #368]	@ (800342c <HAL_I2S_Init+0x270>)
 80032ba:	fba2 2303 	umull	r2, r3, r2, r3
 80032be:	08db      	lsrs	r3, r3, #3
 80032c0:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	f003 0301 	and.w	r3, r3, #1
 80032c8:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80032ca:	693a      	ldr	r2, [r7, #16]
 80032cc:	69bb      	ldr	r3, [r7, #24]
 80032ce:	1ad3      	subs	r3, r2, r3
 80032d0:	085b      	lsrs	r3, r3, #1
 80032d2:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80032d4:	69bb      	ldr	r3, [r7, #24]
 80032d6:	021b      	lsls	r3, r3, #8
 80032d8:	61bb      	str	r3, [r7, #24]
 80032da:	e003      	b.n	80032e4 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80032dc:	2302      	movs	r3, #2
 80032de:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80032e0:	2300      	movs	r3, #0
 80032e2:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80032e4:	69fb      	ldr	r3, [r7, #28]
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d902      	bls.n	80032f0 <HAL_I2S_Init+0x134>
 80032ea:	69fb      	ldr	r3, [r7, #28]
 80032ec:	2bff      	cmp	r3, #255	@ 0xff
 80032ee:	d907      	bls.n	8003300 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032f4:	f043 0210 	orr.w	r2, r3, #16
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	e08f      	b.n	8003420 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	691a      	ldr	r2, [r3, #16]
 8003304:	69bb      	ldr	r3, [r7, #24]
 8003306:	ea42 0103 	orr.w	r1, r2, r3
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	69fa      	ldr	r2, [r7, #28]
 8003310:	430a      	orrs	r2, r1
 8003312:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	69db      	ldr	r3, [r3, #28]
 800331a:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800331e:	f023 030f 	bic.w	r3, r3, #15
 8003322:	687a      	ldr	r2, [r7, #4]
 8003324:	6851      	ldr	r1, [r2, #4]
 8003326:	687a      	ldr	r2, [r7, #4]
 8003328:	6892      	ldr	r2, [r2, #8]
 800332a:	4311      	orrs	r1, r2
 800332c:	687a      	ldr	r2, [r7, #4]
 800332e:	68d2      	ldr	r2, [r2, #12]
 8003330:	4311      	orrs	r1, r2
 8003332:	687a      	ldr	r2, [r7, #4]
 8003334:	6992      	ldr	r2, [r2, #24]
 8003336:	430a      	orrs	r2, r1
 8003338:	431a      	orrs	r2, r3
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003342:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6a1b      	ldr	r3, [r3, #32]
 8003348:	2b01      	cmp	r3, #1
 800334a:	d161      	bne.n	8003410 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	4a38      	ldr	r2, [pc, #224]	@ (8003430 <HAL_I2S_Init+0x274>)
 8003350:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a37      	ldr	r2, [pc, #220]	@ (8003434 <HAL_I2S_Init+0x278>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d101      	bne.n	8003360 <HAL_I2S_Init+0x1a4>
 800335c:	4b36      	ldr	r3, [pc, #216]	@ (8003438 <HAL_I2S_Init+0x27c>)
 800335e:	e001      	b.n	8003364 <HAL_I2S_Init+0x1a8>
 8003360:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003364:	69db      	ldr	r3, [r3, #28]
 8003366:	687a      	ldr	r2, [r7, #4]
 8003368:	6812      	ldr	r2, [r2, #0]
 800336a:	4932      	ldr	r1, [pc, #200]	@ (8003434 <HAL_I2S_Init+0x278>)
 800336c:	428a      	cmp	r2, r1
 800336e:	d101      	bne.n	8003374 <HAL_I2S_Init+0x1b8>
 8003370:	4a31      	ldr	r2, [pc, #196]	@ (8003438 <HAL_I2S_Init+0x27c>)
 8003372:	e001      	b.n	8003378 <HAL_I2S_Init+0x1bc>
 8003374:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003378:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800337c:	f023 030f 	bic.w	r3, r3, #15
 8003380:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a2b      	ldr	r2, [pc, #172]	@ (8003434 <HAL_I2S_Init+0x278>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d101      	bne.n	8003390 <HAL_I2S_Init+0x1d4>
 800338c:	4b2a      	ldr	r3, [pc, #168]	@ (8003438 <HAL_I2S_Init+0x27c>)
 800338e:	e001      	b.n	8003394 <HAL_I2S_Init+0x1d8>
 8003390:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003394:	2202      	movs	r2, #2
 8003396:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a25      	ldr	r2, [pc, #148]	@ (8003434 <HAL_I2S_Init+0x278>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d101      	bne.n	80033a6 <HAL_I2S_Init+0x1ea>
 80033a2:	4b25      	ldr	r3, [pc, #148]	@ (8003438 <HAL_I2S_Init+0x27c>)
 80033a4:	e001      	b.n	80033aa <HAL_I2S_Init+0x1ee>
 80033a6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80033aa:	69db      	ldr	r3, [r3, #28]
 80033ac:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80033b6:	d003      	beq.n	80033c0 <HAL_I2S_Init+0x204>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d103      	bne.n	80033c8 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80033c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80033c4:	613b      	str	r3, [r7, #16]
 80033c6:	e001      	b.n	80033cc <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80033c8:	2300      	movs	r3, #0
 80033ca:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80033d6:	4313      	orrs	r3, r2
 80033d8:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	68db      	ldr	r3, [r3, #12]
 80033de:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80033e0:	4313      	orrs	r3, r2
 80033e2:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	699b      	ldr	r3, [r3, #24]
 80033e8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80033ea:	4313      	orrs	r3, r2
 80033ec:	b29a      	uxth	r2, r3
 80033ee:	897b      	ldrh	r3, [r7, #10]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	b29b      	uxth	r3, r3
 80033f4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80033f8:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a0d      	ldr	r2, [pc, #52]	@ (8003434 <HAL_I2S_Init+0x278>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d101      	bne.n	8003408 <HAL_I2S_Init+0x24c>
 8003404:	4b0c      	ldr	r3, [pc, #48]	@ (8003438 <HAL_I2S_Init+0x27c>)
 8003406:	e001      	b.n	800340c <HAL_I2S_Init+0x250>
 8003408:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800340c:	897a      	ldrh	r2, [r7, #10]
 800340e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2200      	movs	r2, #0
 8003414:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2201      	movs	r2, #1
 800341a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 800341e:	2300      	movs	r3, #0
}
 8003420:	4618      	mov	r0, r3
 8003422:	3720      	adds	r7, #32
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}
 8003428:	08003533 	.word	0x08003533
 800342c:	cccccccd 	.word	0xcccccccd
 8003430:	0800395d 	.word	0x0800395d
 8003434:	40003800 	.word	0x40003800
 8003438:	40003400 	.word	0x40003400

0800343c <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800343c:	b480      	push	{r7}
 800343e:	b083      	sub	sp, #12
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003444:	bf00      	nop
 8003446:	370c      	adds	r7, #12
 8003448:	46bd      	mov	sp, r7
 800344a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344e:	4770      	bx	lr

08003450 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003450:	b480      	push	{r7}
 8003452:	b083      	sub	sp, #12
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003458:	bf00      	nop
 800345a:	370c      	adds	r7, #12
 800345c:	46bd      	mov	sp, r7
 800345e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003462:	4770      	bx	lr

08003464 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003464:	b480      	push	{r7}
 8003466:	b083      	sub	sp, #12
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 800346c:	bf00      	nop
 800346e:	370c      	adds	r7, #12
 8003470:	46bd      	mov	sp, r7
 8003472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003476:	4770      	bx	lr

08003478 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b082      	sub	sp, #8
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003484:	881a      	ldrh	r2, [r3, #0]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003490:	1c9a      	adds	r2, r3, #2
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800349a:	b29b      	uxth	r3, r3
 800349c:	3b01      	subs	r3, #1
 800349e:	b29a      	uxth	r2, r3
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034a8:	b29b      	uxth	r3, r3
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d10e      	bne.n	80034cc <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	685a      	ldr	r2, [r3, #4]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80034bc:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2201      	movs	r2, #1
 80034c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80034c6:	6878      	ldr	r0, [r7, #4]
 80034c8:	f7ff ffb8 	bl	800343c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80034cc:	bf00      	nop
 80034ce:	3708      	adds	r7, #8
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}

080034d4 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b082      	sub	sp, #8
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	68da      	ldr	r2, [r3, #12]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034e6:	b292      	uxth	r2, r2
 80034e8:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034ee:	1c9a      	adds	r2, r3, #2
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80034f8:	b29b      	uxth	r3, r3
 80034fa:	3b01      	subs	r3, #1
 80034fc:	b29a      	uxth	r2, r3
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003506:	b29b      	uxth	r3, r3
 8003508:	2b00      	cmp	r3, #0
 800350a:	d10e      	bne.n	800352a <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	685a      	ldr	r2, [r3, #4]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800351a:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2201      	movs	r2, #1
 8003520:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003524:	6878      	ldr	r0, [r7, #4]
 8003526:	f7ff ff93 	bl	8003450 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800352a:	bf00      	nop
 800352c:	3708      	adds	r7, #8
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}

08003532 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003532:	b580      	push	{r7, lr}
 8003534:	b086      	sub	sp, #24
 8003536:	af00      	add	r7, sp, #0
 8003538:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003548:	b2db      	uxtb	r3, r3
 800354a:	2b04      	cmp	r3, #4
 800354c:	d13a      	bne.n	80035c4 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	f003 0301 	and.w	r3, r3, #1
 8003554:	2b01      	cmp	r3, #1
 8003556:	d109      	bne.n	800356c <I2S_IRQHandler+0x3a>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003562:	2b40      	cmp	r3, #64	@ 0x40
 8003564:	d102      	bne.n	800356c <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f7ff ffb4 	bl	80034d4 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003572:	2b40      	cmp	r3, #64	@ 0x40
 8003574:	d126      	bne.n	80035c4 <I2S_IRQHandler+0x92>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	f003 0320 	and.w	r3, r3, #32
 8003580:	2b20      	cmp	r3, #32
 8003582:	d11f      	bne.n	80035c4 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	685a      	ldr	r2, [r3, #4]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003592:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003594:	2300      	movs	r3, #0
 8003596:	613b      	str	r3, [r7, #16]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	613b      	str	r3, [r7, #16]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	689b      	ldr	r3, [r3, #8]
 80035a6:	613b      	str	r3, [r7, #16]
 80035a8:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2201      	movs	r2, #1
 80035ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035b6:	f043 0202 	orr.w	r2, r3, #2
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80035be:	6878      	ldr	r0, [r7, #4]
 80035c0:	f7ff ff50 	bl	8003464 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035ca:	b2db      	uxtb	r3, r3
 80035cc:	2b03      	cmp	r3, #3
 80035ce:	d136      	bne.n	800363e <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	f003 0302 	and.w	r3, r3, #2
 80035d6:	2b02      	cmp	r3, #2
 80035d8:	d109      	bne.n	80035ee <I2S_IRQHandler+0xbc>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035e4:	2b80      	cmp	r3, #128	@ 0x80
 80035e6:	d102      	bne.n	80035ee <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80035e8:	6878      	ldr	r0, [r7, #4]
 80035ea:	f7ff ff45 	bl	8003478 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	f003 0308 	and.w	r3, r3, #8
 80035f4:	2b08      	cmp	r3, #8
 80035f6:	d122      	bne.n	800363e <I2S_IRQHandler+0x10c>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	f003 0320 	and.w	r3, r3, #32
 8003602:	2b20      	cmp	r3, #32
 8003604:	d11b      	bne.n	800363e <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	685a      	ldr	r2, [r3, #4]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003614:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003616:	2300      	movs	r3, #0
 8003618:	60fb      	str	r3, [r7, #12]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	60fb      	str	r3, [r7, #12]
 8003622:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2201      	movs	r2, #1
 8003628:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003630:	f043 0204 	orr.w	r2, r3, #4
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003638:	6878      	ldr	r0, [r7, #4]
 800363a:	f7ff ff13 	bl	8003464 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800363e:	bf00      	nop
 8003640:	3718      	adds	r7, #24
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}
	...

08003648 <HAL_I2SEx_TransmitReceive_DMA>:
  */
HAL_StatusTypeDef HAL_I2SEx_TransmitReceive_DMA(I2S_HandleTypeDef *hi2s,
                                                uint16_t *pTxData,
                                                uint16_t *pRxData,
                                                uint16_t Size)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b088      	sub	sp, #32
 800364c:	af00      	add	r7, sp, #0
 800364e:	60f8      	str	r0, [r7, #12]
 8003650:	60b9      	str	r1, [r7, #8]
 8003652:	607a      	str	r2, [r7, #4]
 8003654:	807b      	strh	r3, [r7, #2]
  uint32_t *tmp = NULL;
 8003656:	2300      	movs	r3, #0
 8003658:	61bb      	str	r3, [r7, #24]
  uint32_t tmp1 = 0U;
 800365a:	2300      	movs	r3, #0
 800365c:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800365e:	2300      	movs	r3, #0
 8003660:	77fb      	strb	r3, [r7, #31]

  if (hi2s->State != HAL_I2S_STATE_READY)
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003668:	b2db      	uxtb	r3, r3
 800366a:	2b01      	cmp	r3, #1
 800366c:	d002      	beq.n	8003674 <HAL_I2SEx_TransmitReceive_DMA+0x2c>
  {
    errorcode = HAL_BUSY;
 800366e:	2302      	movs	r3, #2
 8003670:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003672:	e160      	b.n	8003936 <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d005      	beq.n	8003686 <HAL_I2SEx_TransmitReceive_DMA+0x3e>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d002      	beq.n	8003686 <HAL_I2SEx_TransmitReceive_DMA+0x3e>
 8003680:	887b      	ldrh	r3, [r7, #2]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d101      	bne.n	800368a <HAL_I2SEx_TransmitReceive_DMA+0x42>
  {
    return  HAL_ERROR;
 8003686:	2301      	movs	r3, #1
 8003688:	e15a      	b.n	8003940 <HAL_I2SEx_TransmitReceive_DMA+0x2f8>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003690:	b2db      	uxtb	r3, r3
 8003692:	2b01      	cmp	r3, #1
 8003694:	d101      	bne.n	800369a <HAL_I2SEx_TransmitReceive_DMA+0x52>
 8003696:	2302      	movs	r3, #2
 8003698:	e152      	b.n	8003940 <HAL_I2SEx_TransmitReceive_DMA+0x2f8>
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	2201      	movs	r2, #1
 800369e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  hi2s->pTxBuffPtr = pTxData;
 80036a2:	68ba      	ldr	r2, [r7, #8]
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->pRxBuffPtr = pRxData;
 80036a8:	687a      	ldr	r2, [r7, #4]
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	62da      	str	r2, [r3, #44]	@ 0x2c

  tmp1 = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	69db      	ldr	r3, [r3, #28]
 80036b4:	f003 0307 	and.w	r3, r3, #7
 80036b8:	617b      	str	r3, [r7, #20]
  /* Check the Data format: When a 16-bit data frame or a 16-bit data frame extended
  is selected during the I2S configuration phase, the Size parameter means the number
  of 16-bit data length in the transaction and when a 24-bit data frame or a 32-bit data
  frame is selected the Size parameter means the number of 16-bit data length. */
  if ((tmp1 == I2S_DATAFORMAT_24B) || (tmp1 == I2S_DATAFORMAT_32B))
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	2b03      	cmp	r3, #3
 80036be:	d002      	beq.n	80036c6 <HAL_I2SEx_TransmitReceive_DMA+0x7e>
 80036c0:	697b      	ldr	r3, [r7, #20]
 80036c2:	2b05      	cmp	r3, #5
 80036c4:	d114      	bne.n	80036f0 <HAL_I2SEx_TransmitReceive_DMA+0xa8>
  {
    hi2s->TxXferSize  = (Size << 1U);
 80036c6:	887b      	ldrh	r3, [r7, #2]
 80036c8:	005b      	lsls	r3, r3, #1
 80036ca:	b29a      	uxth	r2, r3
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 80036d0:	887b      	ldrh	r3, [r7, #2]
 80036d2:	005b      	lsls	r3, r3, #1
 80036d4:	b29a      	uxth	r2, r3
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->RxXferSize  = (Size << 1U);
 80036da:	887b      	ldrh	r3, [r7, #2]
 80036dc:	005b      	lsls	r3, r3, #1
 80036de:	b29a      	uxth	r2, r3
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = (Size << 1U);
 80036e4:	887b      	ldrh	r3, [r7, #2]
 80036e6:	005b      	lsls	r3, r3, #1
 80036e8:	b29a      	uxth	r2, r3
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	865a      	strh	r2, [r3, #50]	@ 0x32
 80036ee:	e00b      	b.n	8003708 <HAL_I2SEx_TransmitReceive_DMA+0xc0>
  }
  else
  {
    hi2s->TxXferSize  = Size;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	887a      	ldrh	r2, [r7, #2]
 80036f4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	887a      	ldrh	r2, [r7, #2]
 80036fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->RxXferSize  = Size;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	887a      	ldrh	r2, [r7, #2]
 8003700:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = Size;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	887a      	ldrh	r2, [r7, #2]
 8003706:	865a      	strh	r2, [r3, #50]	@ 0x32
  }

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2200      	movs	r2, #0
 800370c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_BUSY_TX_RX;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	2205      	movs	r2, #5
 8003712:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2SEx_TxRxDMAHalfCplt;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800371a:	4a8b      	ldr	r2, [pc, #556]	@ (8003948 <HAL_I2SEx_TransmitReceive_DMA+0x300>)
 800371c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback  = I2SEx_TxRxDMACplt;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003722:	4a8a      	ldr	r2, [pc, #552]	@ (800394c <HAL_I2SEx_TransmitReceive_DMA+0x304>)
 8003724:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the I2S Rx DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2SEx_TxRxDMAError;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800372a:	4a89      	ldr	r2, [pc, #548]	@ (8003950 <HAL_I2SEx_TransmitReceive_DMA+0x308>)
 800372c:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the I2S Tx DMA Half transfer complete callback as NULL */
  hi2s->hdmatx->XferHalfCpltCallback  = NULL;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003732:	2200      	movs	r2, #0
 8003734:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback as NULL */
  hi2s->hdmatx->XferCpltCallback  = NULL;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800373a:	2200      	movs	r2, #0
 800373c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the I2S Tx DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2SEx_TxRxDMAError;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003742:	4a83      	ldr	r2, [pc, #524]	@ (8003950 <HAL_I2SEx_TransmitReceive_DMA+0x308>)
 8003744:	64da      	str	r2, [r3, #76]	@ 0x4c

  tmp1 = hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	69db      	ldr	r3, [r3, #28]
 800374c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003750:	617b      	str	r3, [r7, #20]
  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((tmp1 == I2S_MODE_MASTER_TX) || (tmp1 == I2S_MODE_SLAVE_TX))
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003758:	d002      	beq.n	8003760 <HAL_I2SEx_TransmitReceive_DMA+0x118>
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d16b      	bne.n	8003838 <HAL_I2SEx_TransmitReceive_DMA+0x1f0>
  {
    /* Enable the Rx DMA Stream */
    tmp = (uint32_t *)&pRxData;
 8003760:	1d3b      	adds	r3, r7, #4
 8003762:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&I2SxEXT(hi2s->Instance)->DR, *(uint32_t *)tmp, hi2s->RxXferSize);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a79      	ldr	r2, [pc, #484]	@ (8003954 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d101      	bne.n	8003776 <HAL_I2SEx_TransmitReceive_DMA+0x12e>
 8003772:	4b79      	ldr	r3, [pc, #484]	@ (8003958 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8003774:	e001      	b.n	800377a <HAL_I2SEx_TransmitReceive_DMA+0x132>
 8003776:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800377a:	330c      	adds	r3, #12
 800377c:	4619      	mov	r1, r3
 800377e:	69bb      	ldr	r3, [r7, #24]
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8003786:	b29b      	uxth	r3, r3
 8003788:	f7ff f80e 	bl	80027a8 <HAL_DMA_Start_IT>

    /* Enable Rx DMA Request */
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a70      	ldr	r2, [pc, #448]	@ (8003954 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d101      	bne.n	800379a <HAL_I2SEx_TransmitReceive_DMA+0x152>
 8003796:	4b70      	ldr	r3, [pc, #448]	@ (8003958 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8003798:	e001      	b.n	800379e <HAL_I2SEx_TransmitReceive_DMA+0x156>
 800379a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800379e:	685a      	ldr	r2, [r3, #4]
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	496b      	ldr	r1, [pc, #428]	@ (8003954 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 80037a6:	428b      	cmp	r3, r1
 80037a8:	d101      	bne.n	80037ae <HAL_I2SEx_TransmitReceive_DMA+0x166>
 80037aa:	4b6b      	ldr	r3, [pc, #428]	@ (8003958 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 80037ac:	e001      	b.n	80037b2 <HAL_I2SEx_TransmitReceive_DMA+0x16a>
 80037ae:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80037b2:	f042 0201 	orr.w	r2, r2, #1
 80037b6:	605a      	str	r2, [r3, #4]

    /* Enable the Tx DMA Stream */
    tmp = (uint32_t *)&pTxData;
 80037b8:	f107 0308 	add.w	r3, r7, #8
 80037bc:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmatx, *(uint32_t *)tmp, (uint32_t)&hi2s->Instance->DR, hi2s->TxXferSize);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80037c2:	69bb      	ldr	r3, [r7, #24]
 80037c4:	6819      	ldr	r1, [r3, #0]
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	330c      	adds	r3, #12
 80037cc:	461a      	mov	r2, r3
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037d2:	b29b      	uxth	r3, r3
 80037d4:	f7fe ffe8 	bl	80027a8 <HAL_DMA_Start_IT>

    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	685a      	ldr	r2, [r3, #4]
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f042 0202 	orr.w	r2, r2, #2
 80037e6:	605a      	str	r2, [r3, #4]

    /* Check if the I2S is already enabled */
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	69db      	ldr	r3, [r3, #28]
 80037ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037f6:	f000 809e 	beq.w	8003936 <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
    {
      /* Enable I2Sext(receiver) before enabling I2Sx peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a55      	ldr	r2, [pc, #340]	@ (8003954 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d101      	bne.n	8003808 <HAL_I2SEx_TransmitReceive_DMA+0x1c0>
 8003804:	4b54      	ldr	r3, [pc, #336]	@ (8003958 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8003806:	e001      	b.n	800380c <HAL_I2SEx_TransmitReceive_DMA+0x1c4>
 8003808:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800380c:	69da      	ldr	r2, [r3, #28]
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4950      	ldr	r1, [pc, #320]	@ (8003954 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8003814:	428b      	cmp	r3, r1
 8003816:	d101      	bne.n	800381c <HAL_I2SEx_TransmitReceive_DMA+0x1d4>
 8003818:	4b4f      	ldr	r3, [pc, #316]	@ (8003958 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800381a:	e001      	b.n	8003820 <HAL_I2SEx_TransmitReceive_DMA+0x1d8>
 800381c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003820:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003824:	61da      	str	r2, [r3, #28]

      /* Enable I2S peripheral after the I2Sext */
      __HAL_I2S_ENABLE(hi2s);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	69da      	ldr	r2, [r3, #28]
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003834:	61da      	str	r2, [r3, #28]
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8003836:	e07e      	b.n	8003936 <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
    }
  }
  else
  {
    /* Check if Master Receiver mode is selected */
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	69db      	ldr	r3, [r3, #28]
 800383e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003842:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003846:	d10a      	bne.n	800385e <HAL_I2SEx_TransmitReceive_DMA+0x216>
    {
      /* Clear the Overrun Flag by a read operation on the SPI_DR register followed by a read
      access to the SPI_SR register. */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003848:	2300      	movs	r3, #0
 800384a:	613b      	str	r3, [r7, #16]
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	68db      	ldr	r3, [r3, #12]
 8003852:	613b      	str	r3, [r7, #16]
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	613b      	str	r3, [r7, #16]
 800385c:	693b      	ldr	r3, [r7, #16]
    }
    /* Enable the Tx DMA Stream */
    tmp = (uint32_t *)&pTxData;
 800385e:	f107 0308 	add.w	r3, r7, #8
 8003862:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmatx, *(uint32_t *)tmp, (uint32_t)&I2SxEXT(hi2s->Instance)->DR, hi2s->TxXferSize);
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003868:	69bb      	ldr	r3, [r7, #24]
 800386a:	6819      	ldr	r1, [r3, #0]
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a38      	ldr	r2, [pc, #224]	@ (8003954 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d101      	bne.n	800387a <HAL_I2SEx_TransmitReceive_DMA+0x232>
 8003876:	4b38      	ldr	r3, [pc, #224]	@ (8003958 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8003878:	e001      	b.n	800387e <HAL_I2SEx_TransmitReceive_DMA+0x236>
 800387a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800387e:	330c      	adds	r3, #12
 8003880:	461a      	mov	r2, r3
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003886:	b29b      	uxth	r3, r3
 8003888:	f7fe ff8e 	bl	80027a8 <HAL_DMA_Start_IT>

    /* Enable Tx DMA Request */
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a30      	ldr	r2, [pc, #192]	@ (8003954 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d101      	bne.n	800389a <HAL_I2SEx_TransmitReceive_DMA+0x252>
 8003896:	4b30      	ldr	r3, [pc, #192]	@ (8003958 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8003898:	e001      	b.n	800389e <HAL_I2SEx_TransmitReceive_DMA+0x256>
 800389a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800389e:	685a      	ldr	r2, [r3, #4]
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	492b      	ldr	r1, [pc, #172]	@ (8003954 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 80038a6:	428b      	cmp	r3, r1
 80038a8:	d101      	bne.n	80038ae <HAL_I2SEx_TransmitReceive_DMA+0x266>
 80038aa:	4b2b      	ldr	r3, [pc, #172]	@ (8003958 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 80038ac:	e001      	b.n	80038b2 <HAL_I2SEx_TransmitReceive_DMA+0x26a>
 80038ae:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80038b2:	f042 0202 	orr.w	r2, r2, #2
 80038b6:	605a      	str	r2, [r3, #4]

    /* Enable the Rx DMA Stream */
    tmp = (uint32_t *)&pRxData;
 80038b8:	1d3b      	adds	r3, r7, #4
 80038ba:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, *(uint32_t *)tmp, hi2s->RxXferSize);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	330c      	adds	r3, #12
 80038c6:	4619      	mov	r1, r3
 80038c8:	69bb      	ldr	r3, [r7, #24]
 80038ca:	681a      	ldr	r2, [r3, #0]
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 80038d0:	b29b      	uxth	r3, r3
 80038d2:	f7fe ff69 	bl	80027a8 <HAL_DMA_Start_IT>

    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	685a      	ldr	r2, [r3, #4]
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f042 0201 	orr.w	r2, r2, #1
 80038e4:	605a      	str	r2, [r3, #4]

    /* Check if the I2S is already enabled */
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	69db      	ldr	r3, [r3, #28]
 80038ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038f4:	d01e      	beq.n	8003934 <HAL_I2SEx_TransmitReceive_DMA+0x2ec>
    {
      /* Enable I2Sext(transmitter) before enabling I2Sx peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a16      	ldr	r2, [pc, #88]	@ (8003954 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d101      	bne.n	8003904 <HAL_I2SEx_TransmitReceive_DMA+0x2bc>
 8003900:	4b15      	ldr	r3, [pc, #84]	@ (8003958 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8003902:	e001      	b.n	8003908 <HAL_I2SEx_TransmitReceive_DMA+0x2c0>
 8003904:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003908:	69da      	ldr	r2, [r3, #28]
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4911      	ldr	r1, [pc, #68]	@ (8003954 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8003910:	428b      	cmp	r3, r1
 8003912:	d101      	bne.n	8003918 <HAL_I2SEx_TransmitReceive_DMA+0x2d0>
 8003914:	4b10      	ldr	r3, [pc, #64]	@ (8003958 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8003916:	e001      	b.n	800391c <HAL_I2SEx_TransmitReceive_DMA+0x2d4>
 8003918:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800391c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003920:	61da      	str	r2, [r3, #28]
      /* Enable I2S peripheral before the I2Sext */
      __HAL_I2S_ENABLE(hi2s);
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	69da      	ldr	r2, [r3, #28]
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003930:	61da      	str	r2, [r3, #28]
 8003932:	e000      	b.n	8003936 <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
    }
  }

error :
 8003934:	bf00      	nop
  __HAL_UNLOCK(hi2s);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2200      	movs	r2, #0
 800393a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  return errorcode;
 800393e:	7ffb      	ldrb	r3, [r7, #31]
}
 8003940:	4618      	mov	r0, r3
 8003942:	3720      	adds	r7, #32
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}
 8003948:	08003c05 	.word	0x08003c05
 800394c:	08003c21 	.word	0x08003c21
 8003950:	08003cf9 	.word	0x08003cf9
 8003954:	40003800 	.word	0x40003800
 8003958:	40003400 	.word	0x40003400

0800395c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b088      	sub	sp, #32
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a92      	ldr	r2, [pc, #584]	@ (8003bbc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d101      	bne.n	800397a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003976:	4b92      	ldr	r3, [pc, #584]	@ (8003bc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003978:	e001      	b.n	800397e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800397a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800397e:	689b      	ldr	r3, [r3, #8]
 8003980:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a8b      	ldr	r2, [pc, #556]	@ (8003bbc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d101      	bne.n	8003998 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003994:	4b8a      	ldr	r3, [pc, #552]	@ (8003bc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003996:	e001      	b.n	800399c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003998:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80039a8:	d004      	beq.n	80039b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	f040 8099 	bne.w	8003ae6 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80039b4:	69fb      	ldr	r3, [r7, #28]
 80039b6:	f003 0302 	and.w	r3, r3, #2
 80039ba:	2b02      	cmp	r3, #2
 80039bc:	d107      	bne.n	80039ce <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d002      	beq.n	80039ce <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80039c8:	6878      	ldr	r0, [r7, #4]
 80039ca:	f000 f9d5 	bl	8003d78 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80039ce:	69bb      	ldr	r3, [r7, #24]
 80039d0:	f003 0301 	and.w	r3, r3, #1
 80039d4:	2b01      	cmp	r3, #1
 80039d6:	d107      	bne.n	80039e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d002      	beq.n	80039e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80039e2:	6878      	ldr	r0, [r7, #4]
 80039e4:	f000 fa78 	bl	8003ed8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80039e8:	69bb      	ldr	r3, [r7, #24]
 80039ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039ee:	2b40      	cmp	r3, #64	@ 0x40
 80039f0:	d13a      	bne.n	8003a68 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	f003 0320 	and.w	r3, r3, #32
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d035      	beq.n	8003a68 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a6e      	ldr	r2, [pc, #440]	@ (8003bbc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d101      	bne.n	8003a0a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003a06:	4b6e      	ldr	r3, [pc, #440]	@ (8003bc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003a08:	e001      	b.n	8003a0e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003a0a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003a0e:	685a      	ldr	r2, [r3, #4]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4969      	ldr	r1, [pc, #420]	@ (8003bbc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003a16:	428b      	cmp	r3, r1
 8003a18:	d101      	bne.n	8003a1e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003a1a:	4b69      	ldr	r3, [pc, #420]	@ (8003bc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003a1c:	e001      	b.n	8003a22 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003a1e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003a22:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003a26:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	685a      	ldr	r2, [r3, #4]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003a36:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003a38:	2300      	movs	r3, #0
 8003a3a:	60fb      	str	r3, [r7, #12]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	68db      	ldr	r3, [r3, #12]
 8003a42:	60fb      	str	r3, [r7, #12]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	60fb      	str	r3, [r7, #12]
 8003a4c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2201      	movs	r2, #1
 8003a52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a5a:	f043 0202 	orr.w	r2, r3, #2
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003a62:	6878      	ldr	r0, [r7, #4]
 8003a64:	f7ff fcfe 	bl	8003464 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003a68:	69fb      	ldr	r3, [r7, #28]
 8003a6a:	f003 0308 	and.w	r3, r3, #8
 8003a6e:	2b08      	cmp	r3, #8
 8003a70:	f040 80c3 	bne.w	8003bfa <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8003a74:	697b      	ldr	r3, [r7, #20]
 8003a76:	f003 0320 	and.w	r3, r3, #32
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	f000 80bd 	beq.w	8003bfa <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	685a      	ldr	r2, [r3, #4]
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003a8e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a49      	ldr	r2, [pc, #292]	@ (8003bbc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d101      	bne.n	8003a9e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8003a9a:	4b49      	ldr	r3, [pc, #292]	@ (8003bc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003a9c:	e001      	b.n	8003aa2 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8003a9e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003aa2:	685a      	ldr	r2, [r3, #4]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4944      	ldr	r1, [pc, #272]	@ (8003bbc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003aaa:	428b      	cmp	r3, r1
 8003aac:	d101      	bne.n	8003ab2 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8003aae:	4b44      	ldr	r3, [pc, #272]	@ (8003bc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003ab0:	e001      	b.n	8003ab6 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8003ab2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ab6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003aba:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003abc:	2300      	movs	r3, #0
 8003abe:	60bb      	str	r3, [r7, #8]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	689b      	ldr	r3, [r3, #8]
 8003ac6:	60bb      	str	r3, [r7, #8]
 8003ac8:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2201      	movs	r2, #1
 8003ace:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ad6:	f043 0204 	orr.w	r2, r3, #4
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f7ff fcc0 	bl	8003464 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003ae4:	e089      	b.n	8003bfa <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003ae6:	69bb      	ldr	r3, [r7, #24]
 8003ae8:	f003 0302 	and.w	r3, r3, #2
 8003aec:	2b02      	cmp	r3, #2
 8003aee:	d107      	bne.n	8003b00 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003af0:	693b      	ldr	r3, [r7, #16]
 8003af2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d002      	beq.n	8003b00 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8003afa:	6878      	ldr	r0, [r7, #4]
 8003afc:	f000 f96e 	bl	8003ddc <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003b00:	69fb      	ldr	r3, [r7, #28]
 8003b02:	f003 0301 	and.w	r3, r3, #1
 8003b06:	2b01      	cmp	r3, #1
 8003b08:	d107      	bne.n	8003b1a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d002      	beq.n	8003b1a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003b14:	6878      	ldr	r0, [r7, #4]
 8003b16:	f000 f9ad 	bl	8003e74 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b20:	2b40      	cmp	r3, #64	@ 0x40
 8003b22:	d12f      	bne.n	8003b84 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	f003 0320 	and.w	r3, r3, #32
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d02a      	beq.n	8003b84 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	685a      	ldr	r2, [r3, #4]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003b3c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a1e      	ldr	r2, [pc, #120]	@ (8003bbc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d101      	bne.n	8003b4c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003b48:	4b1d      	ldr	r3, [pc, #116]	@ (8003bc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003b4a:	e001      	b.n	8003b50 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003b4c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003b50:	685a      	ldr	r2, [r3, #4]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4919      	ldr	r1, [pc, #100]	@ (8003bbc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003b58:	428b      	cmp	r3, r1
 8003b5a:	d101      	bne.n	8003b60 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003b5c:	4b18      	ldr	r3, [pc, #96]	@ (8003bc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003b5e:	e001      	b.n	8003b64 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8003b60:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003b64:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003b68:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b76:	f043 0202 	orr.w	r2, r3, #2
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f7ff fc70 	bl	8003464 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003b84:	69bb      	ldr	r3, [r7, #24]
 8003b86:	f003 0308 	and.w	r3, r3, #8
 8003b8a:	2b08      	cmp	r3, #8
 8003b8c:	d136      	bne.n	8003bfc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	f003 0320 	and.w	r3, r3, #32
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d031      	beq.n	8003bfc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a07      	ldr	r2, [pc, #28]	@ (8003bbc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d101      	bne.n	8003ba6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8003ba2:	4b07      	ldr	r3, [pc, #28]	@ (8003bc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003ba4:	e001      	b.n	8003baa <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8003ba6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003baa:	685a      	ldr	r2, [r3, #4]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4902      	ldr	r1, [pc, #8]	@ (8003bbc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003bb2:	428b      	cmp	r3, r1
 8003bb4:	d106      	bne.n	8003bc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8003bb6:	4b02      	ldr	r3, [pc, #8]	@ (8003bc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003bb8:	e006      	b.n	8003bc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8003bba:	bf00      	nop
 8003bbc:	40003800 	.word	0x40003800
 8003bc0:	40003400 	.word	0x40003400
 8003bc4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003bc8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003bcc:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	685a      	ldr	r2, [r3, #4]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003bdc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2201      	movs	r2, #1
 8003be2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bea:	f043 0204 	orr.w	r2, r3, #4
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003bf2:	6878      	ldr	r0, [r7, #4]
 8003bf4:	f7ff fc36 	bl	8003464 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003bf8:	e000      	b.n	8003bfc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003bfa:	bf00      	nop
}
 8003bfc:	bf00      	nop
 8003bfe:	3720      	adds	r7, #32
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}

08003c04 <I2SEx_TxRxDMAHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void I2SEx_TxRxDMAHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b084      	sub	sp, #16
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c10:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx Half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxRxHalfCpltCallback(hi2s);
#else
  HAL_I2SEx_TxRxHalfCpltCallback(hi2s);
 8003c12:	68f8      	ldr	r0, [r7, #12]
 8003c14:	f7fe f8c8 	bl	8001da8 <HAL_I2SEx_TxRxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003c18:	bf00      	nop
 8003c1a:	3710      	adds	r7, #16
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	bd80      	pop	{r7, pc}

08003c20 <I2SEx_TxRxDMACplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void I2SEx_TxRxDMACplt(DMA_HandleTypeDef *hdma)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b084      	sub	sp, #16
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c2c:	60fb      	str	r3, [r7, #12]

  /* If DMA is configured in DMA_NORMAL mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	69db      	ldr	r3, [r3, #28]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d155      	bne.n	8003ce2 <I2SEx_TxRxDMACplt+0xc2>
  {
    if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	69db      	ldr	r3, [r3, #28]
 8003c3c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c44:	d006      	beq.n	8003c54 <I2SEx_TxRxDMACplt+0x34>
        ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX))
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	69db      	ldr	r3, [r3, #28]
 8003c4c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
    if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d11e      	bne.n	8003c92 <I2SEx_TxRxDMACplt+0x72>
    /* Disable Tx & Rx DMA Requests */
    {
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4a25      	ldr	r2, [pc, #148]	@ (8003cf0 <I2SEx_TxRxDMACplt+0xd0>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d101      	bne.n	8003c62 <I2SEx_TxRxDMACplt+0x42>
 8003c5e:	4b25      	ldr	r3, [pc, #148]	@ (8003cf4 <I2SEx_TxRxDMACplt+0xd4>)
 8003c60:	e001      	b.n	8003c66 <I2SEx_TxRxDMACplt+0x46>
 8003c62:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003c66:	685a      	ldr	r2, [r3, #4]
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4920      	ldr	r1, [pc, #128]	@ (8003cf0 <I2SEx_TxRxDMACplt+0xd0>)
 8003c6e:	428b      	cmp	r3, r1
 8003c70:	d101      	bne.n	8003c76 <I2SEx_TxRxDMACplt+0x56>
 8003c72:	4b20      	ldr	r3, [pc, #128]	@ (8003cf4 <I2SEx_TxRxDMACplt+0xd4>)
 8003c74:	e001      	b.n	8003c7a <I2SEx_TxRxDMACplt+0x5a>
 8003c76:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003c7a:	f022 0201 	bic.w	r2, r2, #1
 8003c7e:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	685a      	ldr	r2, [r3, #4]
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f022 0202 	bic.w	r2, r2, #2
 8003c8e:	605a      	str	r2, [r3, #4]
 8003c90:	e01d      	b.n	8003cce <I2SEx_TxRxDMACplt+0xae>
    }
    else
    {
      CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	685a      	ldr	r2, [r3, #4]
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f022 0201 	bic.w	r2, r2, #1
 8003ca0:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	4a12      	ldr	r2, [pc, #72]	@ (8003cf0 <I2SEx_TxRxDMACplt+0xd0>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d101      	bne.n	8003cb0 <I2SEx_TxRxDMACplt+0x90>
 8003cac:	4b11      	ldr	r3, [pc, #68]	@ (8003cf4 <I2SEx_TxRxDMACplt+0xd4>)
 8003cae:	e001      	b.n	8003cb4 <I2SEx_TxRxDMACplt+0x94>
 8003cb0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003cb4:	685a      	ldr	r2, [r3, #4]
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	490d      	ldr	r1, [pc, #52]	@ (8003cf0 <I2SEx_TxRxDMACplt+0xd0>)
 8003cbc:	428b      	cmp	r3, r1
 8003cbe:	d101      	bne.n	8003cc4 <I2SEx_TxRxDMACplt+0xa4>
 8003cc0:	4b0c      	ldr	r3, [pc, #48]	@ (8003cf4 <I2SEx_TxRxDMACplt+0xd4>)
 8003cc2:	e001      	b.n	8003cc8 <I2SEx_TxRxDMACplt+0xa8>
 8003cc4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003cc8:	f022 0202 	bic.w	r2, r2, #2
 8003ccc:	605a      	str	r2, [r3, #4]
    }

    hi2s->RxXferCount = 0U;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	865a      	strh	r2, [r3, #50]	@ 0x32
    hi2s->TxXferCount = 0U;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	855a      	strh	r2, [r3, #42]	@ 0x2a

    hi2s->State = HAL_I2S_STATE_READY;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2201      	movs	r2, #1
 8003cde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxRxCpltCallback(hi2s);
#else
  HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003ce2:	68f8      	ldr	r0, [r7, #12]
 8003ce4:	f7fe f870 	bl	8001dc8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003ce8:	bf00      	nop
 8003cea:	3710      	adds	r7, #16
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}
 8003cf0:	40003800 	.word	0x40003800
 8003cf4:	40003400 	.word	0x40003400

08003cf8 <I2SEx_TxRxDMAError>:
  * @brief  DMA I2S communication error callback
  * @param  hdma DMA handle
  * @retval None
  */
static void I2SEx_TxRxDMAError(DMA_HandleTypeDef *hdma)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d04:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	685a      	ldr	r2, [r3, #4]
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f022 0203 	bic.w	r2, r2, #3
 8003d14:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a15      	ldr	r2, [pc, #84]	@ (8003d70 <I2SEx_TxRxDMAError+0x78>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d101      	bne.n	8003d24 <I2SEx_TxRxDMAError+0x2c>
 8003d20:	4b14      	ldr	r3, [pc, #80]	@ (8003d74 <I2SEx_TxRxDMAError+0x7c>)
 8003d22:	e001      	b.n	8003d28 <I2SEx_TxRxDMAError+0x30>
 8003d24:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003d28:	685a      	ldr	r2, [r3, #4]
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4910      	ldr	r1, [pc, #64]	@ (8003d70 <I2SEx_TxRxDMAError+0x78>)
 8003d30:	428b      	cmp	r3, r1
 8003d32:	d101      	bne.n	8003d38 <I2SEx_TxRxDMAError+0x40>
 8003d34:	4b0f      	ldr	r3, [pc, #60]	@ (8003d74 <I2SEx_TxRxDMAError+0x7c>)
 8003d36:	e001      	b.n	8003d3c <I2SEx_TxRxDMAError+0x44>
 8003d38:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003d3c:	f022 0203 	bic.w	r2, r2, #3
 8003d40:	605a      	str	r2, [r3, #4]

  hi2s->TxXferCount = 0U;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2200      	movs	r2, #0
 8003d46:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2201      	movs	r2, #1
 8003d52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d5a:	f043 0208 	orr.w	r2, r3, #8
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8003d62:	68f8      	ldr	r0, [r7, #12]
 8003d64:	f7ff fb7e 	bl	8003464 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003d68:	bf00      	nop
 8003d6a:	3710      	adds	r7, #16
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}
 8003d70:	40003800 	.word	0x40003800
 8003d74:	40003400 	.word	0x40003400

08003d78 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b082      	sub	sp, #8
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d84:	1c99      	adds	r1, r3, #2
 8003d86:	687a      	ldr	r2, [r7, #4]
 8003d88:	6251      	str	r1, [r2, #36]	@ 0x24
 8003d8a:	881a      	ldrh	r2, [r3, #0]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d96:	b29b      	uxth	r3, r3
 8003d98:	3b01      	subs	r3, #1
 8003d9a:	b29a      	uxth	r2, r3
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003da4:	b29b      	uxth	r3, r3
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d113      	bne.n	8003dd2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	685a      	ldr	r2, [r3, #4]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003db8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003dbe:	b29b      	uxth	r3, r3
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d106      	bne.n	8003dd2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003dcc:	6878      	ldr	r0, [r7, #4]
 8003dce:	f7fd fffb 	bl	8001dc8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003dd2:	bf00      	nop
 8003dd4:	3708      	adds	r7, #8
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}
	...

08003ddc <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b082      	sub	sp, #8
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003de8:	1c99      	adds	r1, r3, #2
 8003dea:	687a      	ldr	r2, [r7, #4]
 8003dec:	6251      	str	r1, [r2, #36]	@ 0x24
 8003dee:	8819      	ldrh	r1, [r3, #0]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a1d      	ldr	r2, [pc, #116]	@ (8003e6c <I2SEx_TxISR_I2SExt+0x90>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d101      	bne.n	8003dfe <I2SEx_TxISR_I2SExt+0x22>
 8003dfa:	4b1d      	ldr	r3, [pc, #116]	@ (8003e70 <I2SEx_TxISR_I2SExt+0x94>)
 8003dfc:	e001      	b.n	8003e02 <I2SEx_TxISR_I2SExt+0x26>
 8003dfe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003e02:	460a      	mov	r2, r1
 8003e04:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e0a:	b29b      	uxth	r3, r3
 8003e0c:	3b01      	subs	r3, #1
 8003e0e:	b29a      	uxth	r2, r3
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e18:	b29b      	uxth	r3, r3
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d121      	bne.n	8003e62 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a12      	ldr	r2, [pc, #72]	@ (8003e6c <I2SEx_TxISR_I2SExt+0x90>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d101      	bne.n	8003e2c <I2SEx_TxISR_I2SExt+0x50>
 8003e28:	4b11      	ldr	r3, [pc, #68]	@ (8003e70 <I2SEx_TxISR_I2SExt+0x94>)
 8003e2a:	e001      	b.n	8003e30 <I2SEx_TxISR_I2SExt+0x54>
 8003e2c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003e30:	685a      	ldr	r2, [r3, #4]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	490d      	ldr	r1, [pc, #52]	@ (8003e6c <I2SEx_TxISR_I2SExt+0x90>)
 8003e38:	428b      	cmp	r3, r1
 8003e3a:	d101      	bne.n	8003e40 <I2SEx_TxISR_I2SExt+0x64>
 8003e3c:	4b0c      	ldr	r3, [pc, #48]	@ (8003e70 <I2SEx_TxISR_I2SExt+0x94>)
 8003e3e:	e001      	b.n	8003e44 <I2SEx_TxISR_I2SExt+0x68>
 8003e40:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003e44:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003e48:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003e4e:	b29b      	uxth	r3, r3
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d106      	bne.n	8003e62 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2201      	movs	r2, #1
 8003e58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003e5c:	6878      	ldr	r0, [r7, #4]
 8003e5e:	f7fd ffb3 	bl	8001dc8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003e62:	bf00      	nop
 8003e64:	3708      	adds	r7, #8
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}
 8003e6a:	bf00      	nop
 8003e6c:	40003800 	.word	0x40003800
 8003e70:	40003400 	.word	0x40003400

08003e74 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b082      	sub	sp, #8
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	68d8      	ldr	r0, [r3, #12]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e86:	1c99      	adds	r1, r3, #2
 8003e88:	687a      	ldr	r2, [r7, #4]
 8003e8a:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8003e8c:	b282      	uxth	r2, r0
 8003e8e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003e94:	b29b      	uxth	r3, r3
 8003e96:	3b01      	subs	r3, #1
 8003e98:	b29a      	uxth	r2, r3
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003ea2:	b29b      	uxth	r3, r3
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d113      	bne.n	8003ed0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	685a      	ldr	r2, [r3, #4]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003eb6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ebc:	b29b      	uxth	r3, r3
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d106      	bne.n	8003ed0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	f7fd ff7c 	bl	8001dc8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003ed0:	bf00      	nop
 8003ed2:	3708      	adds	r7, #8
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bd80      	pop	{r7, pc}

08003ed8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b082      	sub	sp, #8
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a20      	ldr	r2, [pc, #128]	@ (8003f68 <I2SEx_RxISR_I2SExt+0x90>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d101      	bne.n	8003eee <I2SEx_RxISR_I2SExt+0x16>
 8003eea:	4b20      	ldr	r3, [pc, #128]	@ (8003f6c <I2SEx_RxISR_I2SExt+0x94>)
 8003eec:	e001      	b.n	8003ef2 <I2SEx_RxISR_I2SExt+0x1a>
 8003eee:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ef2:	68d8      	ldr	r0, [r3, #12]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ef8:	1c99      	adds	r1, r3, #2
 8003efa:	687a      	ldr	r2, [r7, #4]
 8003efc:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8003efe:	b282      	uxth	r2, r0
 8003f00:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003f06:	b29b      	uxth	r3, r3
 8003f08:	3b01      	subs	r3, #1
 8003f0a:	b29a      	uxth	r2, r3
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d121      	bne.n	8003f5e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4a12      	ldr	r2, [pc, #72]	@ (8003f68 <I2SEx_RxISR_I2SExt+0x90>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d101      	bne.n	8003f28 <I2SEx_RxISR_I2SExt+0x50>
 8003f24:	4b11      	ldr	r3, [pc, #68]	@ (8003f6c <I2SEx_RxISR_I2SExt+0x94>)
 8003f26:	e001      	b.n	8003f2c <I2SEx_RxISR_I2SExt+0x54>
 8003f28:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f2c:	685a      	ldr	r2, [r3, #4]
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	490d      	ldr	r1, [pc, #52]	@ (8003f68 <I2SEx_RxISR_I2SExt+0x90>)
 8003f34:	428b      	cmp	r3, r1
 8003f36:	d101      	bne.n	8003f3c <I2SEx_RxISR_I2SExt+0x64>
 8003f38:	4b0c      	ldr	r3, [pc, #48]	@ (8003f6c <I2SEx_RxISR_I2SExt+0x94>)
 8003f3a:	e001      	b.n	8003f40 <I2SEx_RxISR_I2SExt+0x68>
 8003f3c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f40:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003f44:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f4a:	b29b      	uxth	r3, r3
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d106      	bne.n	8003f5e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2201      	movs	r2, #1
 8003f54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003f58:	6878      	ldr	r0, [r7, #4]
 8003f5a:	f7fd ff35 	bl	8001dc8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003f5e:	bf00      	nop
 8003f60:	3708      	adds	r7, #8
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}
 8003f66:	bf00      	nop
 8003f68:	40003800 	.word	0x40003800
 8003f6c:	40003400 	.word	0x40003400

08003f70 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b086      	sub	sp, #24
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d101      	bne.n	8003f82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e267      	b.n	8004452 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 0301 	and.w	r3, r3, #1
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d075      	beq.n	800407a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003f8e:	4b88      	ldr	r3, [pc, #544]	@ (80041b0 <HAL_RCC_OscConfig+0x240>)
 8003f90:	689b      	ldr	r3, [r3, #8]
 8003f92:	f003 030c 	and.w	r3, r3, #12
 8003f96:	2b04      	cmp	r3, #4
 8003f98:	d00c      	beq.n	8003fb4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f9a:	4b85      	ldr	r3, [pc, #532]	@ (80041b0 <HAL_RCC_OscConfig+0x240>)
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003fa2:	2b08      	cmp	r3, #8
 8003fa4:	d112      	bne.n	8003fcc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003fa6:	4b82      	ldr	r3, [pc, #520]	@ (80041b0 <HAL_RCC_OscConfig+0x240>)
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003fb2:	d10b      	bne.n	8003fcc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fb4:	4b7e      	ldr	r3, [pc, #504]	@ (80041b0 <HAL_RCC_OscConfig+0x240>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d05b      	beq.n	8004078 <HAL_RCC_OscConfig+0x108>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d157      	bne.n	8004078 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	e242      	b.n	8004452 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fd4:	d106      	bne.n	8003fe4 <HAL_RCC_OscConfig+0x74>
 8003fd6:	4b76      	ldr	r3, [pc, #472]	@ (80041b0 <HAL_RCC_OscConfig+0x240>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a75      	ldr	r2, [pc, #468]	@ (80041b0 <HAL_RCC_OscConfig+0x240>)
 8003fdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fe0:	6013      	str	r3, [r2, #0]
 8003fe2:	e01d      	b.n	8004020 <HAL_RCC_OscConfig+0xb0>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003fec:	d10c      	bne.n	8004008 <HAL_RCC_OscConfig+0x98>
 8003fee:	4b70      	ldr	r3, [pc, #448]	@ (80041b0 <HAL_RCC_OscConfig+0x240>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a6f      	ldr	r2, [pc, #444]	@ (80041b0 <HAL_RCC_OscConfig+0x240>)
 8003ff4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ff8:	6013      	str	r3, [r2, #0]
 8003ffa:	4b6d      	ldr	r3, [pc, #436]	@ (80041b0 <HAL_RCC_OscConfig+0x240>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a6c      	ldr	r2, [pc, #432]	@ (80041b0 <HAL_RCC_OscConfig+0x240>)
 8004000:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004004:	6013      	str	r3, [r2, #0]
 8004006:	e00b      	b.n	8004020 <HAL_RCC_OscConfig+0xb0>
 8004008:	4b69      	ldr	r3, [pc, #420]	@ (80041b0 <HAL_RCC_OscConfig+0x240>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4a68      	ldr	r2, [pc, #416]	@ (80041b0 <HAL_RCC_OscConfig+0x240>)
 800400e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004012:	6013      	str	r3, [r2, #0]
 8004014:	4b66      	ldr	r3, [pc, #408]	@ (80041b0 <HAL_RCC_OscConfig+0x240>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a65      	ldr	r2, [pc, #404]	@ (80041b0 <HAL_RCC_OscConfig+0x240>)
 800401a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800401e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d013      	beq.n	8004050 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004028:	f7fe f9f2 	bl	8002410 <HAL_GetTick>
 800402c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800402e:	e008      	b.n	8004042 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004030:	f7fe f9ee 	bl	8002410 <HAL_GetTick>
 8004034:	4602      	mov	r2, r0
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	1ad3      	subs	r3, r2, r3
 800403a:	2b64      	cmp	r3, #100	@ 0x64
 800403c:	d901      	bls.n	8004042 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800403e:	2303      	movs	r3, #3
 8004040:	e207      	b.n	8004452 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004042:	4b5b      	ldr	r3, [pc, #364]	@ (80041b0 <HAL_RCC_OscConfig+0x240>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800404a:	2b00      	cmp	r3, #0
 800404c:	d0f0      	beq.n	8004030 <HAL_RCC_OscConfig+0xc0>
 800404e:	e014      	b.n	800407a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004050:	f7fe f9de 	bl	8002410 <HAL_GetTick>
 8004054:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004056:	e008      	b.n	800406a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004058:	f7fe f9da 	bl	8002410 <HAL_GetTick>
 800405c:	4602      	mov	r2, r0
 800405e:	693b      	ldr	r3, [r7, #16]
 8004060:	1ad3      	subs	r3, r2, r3
 8004062:	2b64      	cmp	r3, #100	@ 0x64
 8004064:	d901      	bls.n	800406a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004066:	2303      	movs	r3, #3
 8004068:	e1f3      	b.n	8004452 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800406a:	4b51      	ldr	r3, [pc, #324]	@ (80041b0 <HAL_RCC_OscConfig+0x240>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004072:	2b00      	cmp	r3, #0
 8004074:	d1f0      	bne.n	8004058 <HAL_RCC_OscConfig+0xe8>
 8004076:	e000      	b.n	800407a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004078:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f003 0302 	and.w	r3, r3, #2
 8004082:	2b00      	cmp	r3, #0
 8004084:	d063      	beq.n	800414e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004086:	4b4a      	ldr	r3, [pc, #296]	@ (80041b0 <HAL_RCC_OscConfig+0x240>)
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	f003 030c 	and.w	r3, r3, #12
 800408e:	2b00      	cmp	r3, #0
 8004090:	d00b      	beq.n	80040aa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004092:	4b47      	ldr	r3, [pc, #284]	@ (80041b0 <HAL_RCC_OscConfig+0x240>)
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800409a:	2b08      	cmp	r3, #8
 800409c:	d11c      	bne.n	80040d8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800409e:	4b44      	ldr	r3, [pc, #272]	@ (80041b0 <HAL_RCC_OscConfig+0x240>)
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d116      	bne.n	80040d8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040aa:	4b41      	ldr	r3, [pc, #260]	@ (80041b0 <HAL_RCC_OscConfig+0x240>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 0302 	and.w	r3, r3, #2
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d005      	beq.n	80040c2 <HAL_RCC_OscConfig+0x152>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	68db      	ldr	r3, [r3, #12]
 80040ba:	2b01      	cmp	r3, #1
 80040bc:	d001      	beq.n	80040c2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e1c7      	b.n	8004452 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040c2:	4b3b      	ldr	r3, [pc, #236]	@ (80041b0 <HAL_RCC_OscConfig+0x240>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	691b      	ldr	r3, [r3, #16]
 80040ce:	00db      	lsls	r3, r3, #3
 80040d0:	4937      	ldr	r1, [pc, #220]	@ (80041b0 <HAL_RCC_OscConfig+0x240>)
 80040d2:	4313      	orrs	r3, r2
 80040d4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040d6:	e03a      	b.n	800414e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	68db      	ldr	r3, [r3, #12]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d020      	beq.n	8004122 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040e0:	4b34      	ldr	r3, [pc, #208]	@ (80041b4 <HAL_RCC_OscConfig+0x244>)
 80040e2:	2201      	movs	r2, #1
 80040e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040e6:	f7fe f993 	bl	8002410 <HAL_GetTick>
 80040ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040ec:	e008      	b.n	8004100 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80040ee:	f7fe f98f 	bl	8002410 <HAL_GetTick>
 80040f2:	4602      	mov	r2, r0
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	1ad3      	subs	r3, r2, r3
 80040f8:	2b02      	cmp	r3, #2
 80040fa:	d901      	bls.n	8004100 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80040fc:	2303      	movs	r3, #3
 80040fe:	e1a8      	b.n	8004452 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004100:	4b2b      	ldr	r3, [pc, #172]	@ (80041b0 <HAL_RCC_OscConfig+0x240>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f003 0302 	and.w	r3, r3, #2
 8004108:	2b00      	cmp	r3, #0
 800410a:	d0f0      	beq.n	80040ee <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800410c:	4b28      	ldr	r3, [pc, #160]	@ (80041b0 <HAL_RCC_OscConfig+0x240>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	691b      	ldr	r3, [r3, #16]
 8004118:	00db      	lsls	r3, r3, #3
 800411a:	4925      	ldr	r1, [pc, #148]	@ (80041b0 <HAL_RCC_OscConfig+0x240>)
 800411c:	4313      	orrs	r3, r2
 800411e:	600b      	str	r3, [r1, #0]
 8004120:	e015      	b.n	800414e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004122:	4b24      	ldr	r3, [pc, #144]	@ (80041b4 <HAL_RCC_OscConfig+0x244>)
 8004124:	2200      	movs	r2, #0
 8004126:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004128:	f7fe f972 	bl	8002410 <HAL_GetTick>
 800412c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800412e:	e008      	b.n	8004142 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004130:	f7fe f96e 	bl	8002410 <HAL_GetTick>
 8004134:	4602      	mov	r2, r0
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	1ad3      	subs	r3, r2, r3
 800413a:	2b02      	cmp	r3, #2
 800413c:	d901      	bls.n	8004142 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800413e:	2303      	movs	r3, #3
 8004140:	e187      	b.n	8004452 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004142:	4b1b      	ldr	r3, [pc, #108]	@ (80041b0 <HAL_RCC_OscConfig+0x240>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f003 0302 	and.w	r3, r3, #2
 800414a:	2b00      	cmp	r3, #0
 800414c:	d1f0      	bne.n	8004130 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f003 0308 	and.w	r3, r3, #8
 8004156:	2b00      	cmp	r3, #0
 8004158:	d036      	beq.n	80041c8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	695b      	ldr	r3, [r3, #20]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d016      	beq.n	8004190 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004162:	4b15      	ldr	r3, [pc, #84]	@ (80041b8 <HAL_RCC_OscConfig+0x248>)
 8004164:	2201      	movs	r2, #1
 8004166:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004168:	f7fe f952 	bl	8002410 <HAL_GetTick>
 800416c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800416e:	e008      	b.n	8004182 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004170:	f7fe f94e 	bl	8002410 <HAL_GetTick>
 8004174:	4602      	mov	r2, r0
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	1ad3      	subs	r3, r2, r3
 800417a:	2b02      	cmp	r3, #2
 800417c:	d901      	bls.n	8004182 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800417e:	2303      	movs	r3, #3
 8004180:	e167      	b.n	8004452 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004182:	4b0b      	ldr	r3, [pc, #44]	@ (80041b0 <HAL_RCC_OscConfig+0x240>)
 8004184:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004186:	f003 0302 	and.w	r3, r3, #2
 800418a:	2b00      	cmp	r3, #0
 800418c:	d0f0      	beq.n	8004170 <HAL_RCC_OscConfig+0x200>
 800418e:	e01b      	b.n	80041c8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004190:	4b09      	ldr	r3, [pc, #36]	@ (80041b8 <HAL_RCC_OscConfig+0x248>)
 8004192:	2200      	movs	r2, #0
 8004194:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004196:	f7fe f93b 	bl	8002410 <HAL_GetTick>
 800419a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800419c:	e00e      	b.n	80041bc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800419e:	f7fe f937 	bl	8002410 <HAL_GetTick>
 80041a2:	4602      	mov	r2, r0
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	1ad3      	subs	r3, r2, r3
 80041a8:	2b02      	cmp	r3, #2
 80041aa:	d907      	bls.n	80041bc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80041ac:	2303      	movs	r3, #3
 80041ae:	e150      	b.n	8004452 <HAL_RCC_OscConfig+0x4e2>
 80041b0:	40023800 	.word	0x40023800
 80041b4:	42470000 	.word	0x42470000
 80041b8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041bc:	4b88      	ldr	r3, [pc, #544]	@ (80043e0 <HAL_RCC_OscConfig+0x470>)
 80041be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041c0:	f003 0302 	and.w	r3, r3, #2
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d1ea      	bne.n	800419e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f003 0304 	and.w	r3, r3, #4
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	f000 8097 	beq.w	8004304 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041d6:	2300      	movs	r3, #0
 80041d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041da:	4b81      	ldr	r3, [pc, #516]	@ (80043e0 <HAL_RCC_OscConfig+0x470>)
 80041dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d10f      	bne.n	8004206 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041e6:	2300      	movs	r3, #0
 80041e8:	60bb      	str	r3, [r7, #8]
 80041ea:	4b7d      	ldr	r3, [pc, #500]	@ (80043e0 <HAL_RCC_OscConfig+0x470>)
 80041ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ee:	4a7c      	ldr	r2, [pc, #496]	@ (80043e0 <HAL_RCC_OscConfig+0x470>)
 80041f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80041f6:	4b7a      	ldr	r3, [pc, #488]	@ (80043e0 <HAL_RCC_OscConfig+0x470>)
 80041f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041fe:	60bb      	str	r3, [r7, #8]
 8004200:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004202:	2301      	movs	r3, #1
 8004204:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004206:	4b77      	ldr	r3, [pc, #476]	@ (80043e4 <HAL_RCC_OscConfig+0x474>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800420e:	2b00      	cmp	r3, #0
 8004210:	d118      	bne.n	8004244 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004212:	4b74      	ldr	r3, [pc, #464]	@ (80043e4 <HAL_RCC_OscConfig+0x474>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a73      	ldr	r2, [pc, #460]	@ (80043e4 <HAL_RCC_OscConfig+0x474>)
 8004218:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800421c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800421e:	f7fe f8f7 	bl	8002410 <HAL_GetTick>
 8004222:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004224:	e008      	b.n	8004238 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004226:	f7fe f8f3 	bl	8002410 <HAL_GetTick>
 800422a:	4602      	mov	r2, r0
 800422c:	693b      	ldr	r3, [r7, #16]
 800422e:	1ad3      	subs	r3, r2, r3
 8004230:	2b02      	cmp	r3, #2
 8004232:	d901      	bls.n	8004238 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004234:	2303      	movs	r3, #3
 8004236:	e10c      	b.n	8004452 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004238:	4b6a      	ldr	r3, [pc, #424]	@ (80043e4 <HAL_RCC_OscConfig+0x474>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004240:	2b00      	cmp	r3, #0
 8004242:	d0f0      	beq.n	8004226 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	689b      	ldr	r3, [r3, #8]
 8004248:	2b01      	cmp	r3, #1
 800424a:	d106      	bne.n	800425a <HAL_RCC_OscConfig+0x2ea>
 800424c:	4b64      	ldr	r3, [pc, #400]	@ (80043e0 <HAL_RCC_OscConfig+0x470>)
 800424e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004250:	4a63      	ldr	r2, [pc, #396]	@ (80043e0 <HAL_RCC_OscConfig+0x470>)
 8004252:	f043 0301 	orr.w	r3, r3, #1
 8004256:	6713      	str	r3, [r2, #112]	@ 0x70
 8004258:	e01c      	b.n	8004294 <HAL_RCC_OscConfig+0x324>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	2b05      	cmp	r3, #5
 8004260:	d10c      	bne.n	800427c <HAL_RCC_OscConfig+0x30c>
 8004262:	4b5f      	ldr	r3, [pc, #380]	@ (80043e0 <HAL_RCC_OscConfig+0x470>)
 8004264:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004266:	4a5e      	ldr	r2, [pc, #376]	@ (80043e0 <HAL_RCC_OscConfig+0x470>)
 8004268:	f043 0304 	orr.w	r3, r3, #4
 800426c:	6713      	str	r3, [r2, #112]	@ 0x70
 800426e:	4b5c      	ldr	r3, [pc, #368]	@ (80043e0 <HAL_RCC_OscConfig+0x470>)
 8004270:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004272:	4a5b      	ldr	r2, [pc, #364]	@ (80043e0 <HAL_RCC_OscConfig+0x470>)
 8004274:	f043 0301 	orr.w	r3, r3, #1
 8004278:	6713      	str	r3, [r2, #112]	@ 0x70
 800427a:	e00b      	b.n	8004294 <HAL_RCC_OscConfig+0x324>
 800427c:	4b58      	ldr	r3, [pc, #352]	@ (80043e0 <HAL_RCC_OscConfig+0x470>)
 800427e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004280:	4a57      	ldr	r2, [pc, #348]	@ (80043e0 <HAL_RCC_OscConfig+0x470>)
 8004282:	f023 0301 	bic.w	r3, r3, #1
 8004286:	6713      	str	r3, [r2, #112]	@ 0x70
 8004288:	4b55      	ldr	r3, [pc, #340]	@ (80043e0 <HAL_RCC_OscConfig+0x470>)
 800428a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800428c:	4a54      	ldr	r2, [pc, #336]	@ (80043e0 <HAL_RCC_OscConfig+0x470>)
 800428e:	f023 0304 	bic.w	r3, r3, #4
 8004292:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	689b      	ldr	r3, [r3, #8]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d015      	beq.n	80042c8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800429c:	f7fe f8b8 	bl	8002410 <HAL_GetTick>
 80042a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042a2:	e00a      	b.n	80042ba <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042a4:	f7fe f8b4 	bl	8002410 <HAL_GetTick>
 80042a8:	4602      	mov	r2, r0
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	1ad3      	subs	r3, r2, r3
 80042ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d901      	bls.n	80042ba <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80042b6:	2303      	movs	r3, #3
 80042b8:	e0cb      	b.n	8004452 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042ba:	4b49      	ldr	r3, [pc, #292]	@ (80043e0 <HAL_RCC_OscConfig+0x470>)
 80042bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042be:	f003 0302 	and.w	r3, r3, #2
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d0ee      	beq.n	80042a4 <HAL_RCC_OscConfig+0x334>
 80042c6:	e014      	b.n	80042f2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042c8:	f7fe f8a2 	bl	8002410 <HAL_GetTick>
 80042cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042ce:	e00a      	b.n	80042e6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042d0:	f7fe f89e 	bl	8002410 <HAL_GetTick>
 80042d4:	4602      	mov	r2, r0
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	1ad3      	subs	r3, r2, r3
 80042da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042de:	4293      	cmp	r3, r2
 80042e0:	d901      	bls.n	80042e6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80042e2:	2303      	movs	r3, #3
 80042e4:	e0b5      	b.n	8004452 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042e6:	4b3e      	ldr	r3, [pc, #248]	@ (80043e0 <HAL_RCC_OscConfig+0x470>)
 80042e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042ea:	f003 0302 	and.w	r3, r3, #2
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d1ee      	bne.n	80042d0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80042f2:	7dfb      	ldrb	r3, [r7, #23]
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d105      	bne.n	8004304 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042f8:	4b39      	ldr	r3, [pc, #228]	@ (80043e0 <HAL_RCC_OscConfig+0x470>)
 80042fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042fc:	4a38      	ldr	r2, [pc, #224]	@ (80043e0 <HAL_RCC_OscConfig+0x470>)
 80042fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004302:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	699b      	ldr	r3, [r3, #24]
 8004308:	2b00      	cmp	r3, #0
 800430a:	f000 80a1 	beq.w	8004450 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800430e:	4b34      	ldr	r3, [pc, #208]	@ (80043e0 <HAL_RCC_OscConfig+0x470>)
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	f003 030c 	and.w	r3, r3, #12
 8004316:	2b08      	cmp	r3, #8
 8004318:	d05c      	beq.n	80043d4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	699b      	ldr	r3, [r3, #24]
 800431e:	2b02      	cmp	r3, #2
 8004320:	d141      	bne.n	80043a6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004322:	4b31      	ldr	r3, [pc, #196]	@ (80043e8 <HAL_RCC_OscConfig+0x478>)
 8004324:	2200      	movs	r2, #0
 8004326:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004328:	f7fe f872 	bl	8002410 <HAL_GetTick>
 800432c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800432e:	e008      	b.n	8004342 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004330:	f7fe f86e 	bl	8002410 <HAL_GetTick>
 8004334:	4602      	mov	r2, r0
 8004336:	693b      	ldr	r3, [r7, #16]
 8004338:	1ad3      	subs	r3, r2, r3
 800433a:	2b02      	cmp	r3, #2
 800433c:	d901      	bls.n	8004342 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800433e:	2303      	movs	r3, #3
 8004340:	e087      	b.n	8004452 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004342:	4b27      	ldr	r3, [pc, #156]	@ (80043e0 <HAL_RCC_OscConfig+0x470>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800434a:	2b00      	cmp	r3, #0
 800434c:	d1f0      	bne.n	8004330 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	69da      	ldr	r2, [r3, #28]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6a1b      	ldr	r3, [r3, #32]
 8004356:	431a      	orrs	r2, r3
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800435c:	019b      	lsls	r3, r3, #6
 800435e:	431a      	orrs	r2, r3
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004364:	085b      	lsrs	r3, r3, #1
 8004366:	3b01      	subs	r3, #1
 8004368:	041b      	lsls	r3, r3, #16
 800436a:	431a      	orrs	r2, r3
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004370:	061b      	lsls	r3, r3, #24
 8004372:	491b      	ldr	r1, [pc, #108]	@ (80043e0 <HAL_RCC_OscConfig+0x470>)
 8004374:	4313      	orrs	r3, r2
 8004376:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004378:	4b1b      	ldr	r3, [pc, #108]	@ (80043e8 <HAL_RCC_OscConfig+0x478>)
 800437a:	2201      	movs	r2, #1
 800437c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800437e:	f7fe f847 	bl	8002410 <HAL_GetTick>
 8004382:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004384:	e008      	b.n	8004398 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004386:	f7fe f843 	bl	8002410 <HAL_GetTick>
 800438a:	4602      	mov	r2, r0
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	1ad3      	subs	r3, r2, r3
 8004390:	2b02      	cmp	r3, #2
 8004392:	d901      	bls.n	8004398 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004394:	2303      	movs	r3, #3
 8004396:	e05c      	b.n	8004452 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004398:	4b11      	ldr	r3, [pc, #68]	@ (80043e0 <HAL_RCC_OscConfig+0x470>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d0f0      	beq.n	8004386 <HAL_RCC_OscConfig+0x416>
 80043a4:	e054      	b.n	8004450 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043a6:	4b10      	ldr	r3, [pc, #64]	@ (80043e8 <HAL_RCC_OscConfig+0x478>)
 80043a8:	2200      	movs	r2, #0
 80043aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043ac:	f7fe f830 	bl	8002410 <HAL_GetTick>
 80043b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043b2:	e008      	b.n	80043c6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043b4:	f7fe f82c 	bl	8002410 <HAL_GetTick>
 80043b8:	4602      	mov	r2, r0
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	1ad3      	subs	r3, r2, r3
 80043be:	2b02      	cmp	r3, #2
 80043c0:	d901      	bls.n	80043c6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80043c2:	2303      	movs	r3, #3
 80043c4:	e045      	b.n	8004452 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043c6:	4b06      	ldr	r3, [pc, #24]	@ (80043e0 <HAL_RCC_OscConfig+0x470>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d1f0      	bne.n	80043b4 <HAL_RCC_OscConfig+0x444>
 80043d2:	e03d      	b.n	8004450 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	699b      	ldr	r3, [r3, #24]
 80043d8:	2b01      	cmp	r3, #1
 80043da:	d107      	bne.n	80043ec <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	e038      	b.n	8004452 <HAL_RCC_OscConfig+0x4e2>
 80043e0:	40023800 	.word	0x40023800
 80043e4:	40007000 	.word	0x40007000
 80043e8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80043ec:	4b1b      	ldr	r3, [pc, #108]	@ (800445c <HAL_RCC_OscConfig+0x4ec>)
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	699b      	ldr	r3, [r3, #24]
 80043f6:	2b01      	cmp	r3, #1
 80043f8:	d028      	beq.n	800444c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004404:	429a      	cmp	r2, r3
 8004406:	d121      	bne.n	800444c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004412:	429a      	cmp	r2, r3
 8004414:	d11a      	bne.n	800444c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004416:	68fa      	ldr	r2, [r7, #12]
 8004418:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800441c:	4013      	ands	r3, r2
 800441e:	687a      	ldr	r2, [r7, #4]
 8004420:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004422:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004424:	4293      	cmp	r3, r2
 8004426:	d111      	bne.n	800444c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004432:	085b      	lsrs	r3, r3, #1
 8004434:	3b01      	subs	r3, #1
 8004436:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004438:	429a      	cmp	r2, r3
 800443a:	d107      	bne.n	800444c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004446:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004448:	429a      	cmp	r2, r3
 800444a:	d001      	beq.n	8004450 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800444c:	2301      	movs	r3, #1
 800444e:	e000      	b.n	8004452 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004450:	2300      	movs	r3, #0
}
 8004452:	4618      	mov	r0, r3
 8004454:	3718      	adds	r7, #24
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}
 800445a:	bf00      	nop
 800445c:	40023800 	.word	0x40023800

08004460 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b084      	sub	sp, #16
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
 8004468:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d101      	bne.n	8004474 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004470:	2301      	movs	r3, #1
 8004472:	e0cc      	b.n	800460e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004474:	4b68      	ldr	r3, [pc, #416]	@ (8004618 <HAL_RCC_ClockConfig+0x1b8>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f003 0307 	and.w	r3, r3, #7
 800447c:	683a      	ldr	r2, [r7, #0]
 800447e:	429a      	cmp	r2, r3
 8004480:	d90c      	bls.n	800449c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004482:	4b65      	ldr	r3, [pc, #404]	@ (8004618 <HAL_RCC_ClockConfig+0x1b8>)
 8004484:	683a      	ldr	r2, [r7, #0]
 8004486:	b2d2      	uxtb	r2, r2
 8004488:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800448a:	4b63      	ldr	r3, [pc, #396]	@ (8004618 <HAL_RCC_ClockConfig+0x1b8>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f003 0307 	and.w	r3, r3, #7
 8004492:	683a      	ldr	r2, [r7, #0]
 8004494:	429a      	cmp	r2, r3
 8004496:	d001      	beq.n	800449c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004498:	2301      	movs	r3, #1
 800449a:	e0b8      	b.n	800460e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f003 0302 	and.w	r3, r3, #2
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d020      	beq.n	80044ea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f003 0304 	and.w	r3, r3, #4
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d005      	beq.n	80044c0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80044b4:	4b59      	ldr	r3, [pc, #356]	@ (800461c <HAL_RCC_ClockConfig+0x1bc>)
 80044b6:	689b      	ldr	r3, [r3, #8]
 80044b8:	4a58      	ldr	r2, [pc, #352]	@ (800461c <HAL_RCC_ClockConfig+0x1bc>)
 80044ba:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80044be:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f003 0308 	and.w	r3, r3, #8
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d005      	beq.n	80044d8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80044cc:	4b53      	ldr	r3, [pc, #332]	@ (800461c <HAL_RCC_ClockConfig+0x1bc>)
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	4a52      	ldr	r2, [pc, #328]	@ (800461c <HAL_RCC_ClockConfig+0x1bc>)
 80044d2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80044d6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044d8:	4b50      	ldr	r3, [pc, #320]	@ (800461c <HAL_RCC_ClockConfig+0x1bc>)
 80044da:	689b      	ldr	r3, [r3, #8]
 80044dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	494d      	ldr	r1, [pc, #308]	@ (800461c <HAL_RCC_ClockConfig+0x1bc>)
 80044e6:	4313      	orrs	r3, r2
 80044e8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f003 0301 	and.w	r3, r3, #1
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d044      	beq.n	8004580 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	d107      	bne.n	800450e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044fe:	4b47      	ldr	r3, [pc, #284]	@ (800461c <HAL_RCC_ClockConfig+0x1bc>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004506:	2b00      	cmp	r3, #0
 8004508:	d119      	bne.n	800453e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800450a:	2301      	movs	r3, #1
 800450c:	e07f      	b.n	800460e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	2b02      	cmp	r3, #2
 8004514:	d003      	beq.n	800451e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800451a:	2b03      	cmp	r3, #3
 800451c:	d107      	bne.n	800452e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800451e:	4b3f      	ldr	r3, [pc, #252]	@ (800461c <HAL_RCC_ClockConfig+0x1bc>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004526:	2b00      	cmp	r3, #0
 8004528:	d109      	bne.n	800453e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	e06f      	b.n	800460e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800452e:	4b3b      	ldr	r3, [pc, #236]	@ (800461c <HAL_RCC_ClockConfig+0x1bc>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f003 0302 	and.w	r3, r3, #2
 8004536:	2b00      	cmp	r3, #0
 8004538:	d101      	bne.n	800453e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800453a:	2301      	movs	r3, #1
 800453c:	e067      	b.n	800460e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800453e:	4b37      	ldr	r3, [pc, #220]	@ (800461c <HAL_RCC_ClockConfig+0x1bc>)
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	f023 0203 	bic.w	r2, r3, #3
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	4934      	ldr	r1, [pc, #208]	@ (800461c <HAL_RCC_ClockConfig+0x1bc>)
 800454c:	4313      	orrs	r3, r2
 800454e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004550:	f7fd ff5e 	bl	8002410 <HAL_GetTick>
 8004554:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004556:	e00a      	b.n	800456e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004558:	f7fd ff5a 	bl	8002410 <HAL_GetTick>
 800455c:	4602      	mov	r2, r0
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	1ad3      	subs	r3, r2, r3
 8004562:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004566:	4293      	cmp	r3, r2
 8004568:	d901      	bls.n	800456e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800456a:	2303      	movs	r3, #3
 800456c:	e04f      	b.n	800460e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800456e:	4b2b      	ldr	r3, [pc, #172]	@ (800461c <HAL_RCC_ClockConfig+0x1bc>)
 8004570:	689b      	ldr	r3, [r3, #8]
 8004572:	f003 020c 	and.w	r2, r3, #12
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	009b      	lsls	r3, r3, #2
 800457c:	429a      	cmp	r2, r3
 800457e:	d1eb      	bne.n	8004558 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004580:	4b25      	ldr	r3, [pc, #148]	@ (8004618 <HAL_RCC_ClockConfig+0x1b8>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f003 0307 	and.w	r3, r3, #7
 8004588:	683a      	ldr	r2, [r7, #0]
 800458a:	429a      	cmp	r2, r3
 800458c:	d20c      	bcs.n	80045a8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800458e:	4b22      	ldr	r3, [pc, #136]	@ (8004618 <HAL_RCC_ClockConfig+0x1b8>)
 8004590:	683a      	ldr	r2, [r7, #0]
 8004592:	b2d2      	uxtb	r2, r2
 8004594:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004596:	4b20      	ldr	r3, [pc, #128]	@ (8004618 <HAL_RCC_ClockConfig+0x1b8>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f003 0307 	and.w	r3, r3, #7
 800459e:	683a      	ldr	r2, [r7, #0]
 80045a0:	429a      	cmp	r2, r3
 80045a2:	d001      	beq.n	80045a8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	e032      	b.n	800460e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f003 0304 	and.w	r3, r3, #4
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d008      	beq.n	80045c6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045b4:	4b19      	ldr	r3, [pc, #100]	@ (800461c <HAL_RCC_ClockConfig+0x1bc>)
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	68db      	ldr	r3, [r3, #12]
 80045c0:	4916      	ldr	r1, [pc, #88]	@ (800461c <HAL_RCC_ClockConfig+0x1bc>)
 80045c2:	4313      	orrs	r3, r2
 80045c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f003 0308 	and.w	r3, r3, #8
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d009      	beq.n	80045e6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80045d2:	4b12      	ldr	r3, [pc, #72]	@ (800461c <HAL_RCC_ClockConfig+0x1bc>)
 80045d4:	689b      	ldr	r3, [r3, #8]
 80045d6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	691b      	ldr	r3, [r3, #16]
 80045de:	00db      	lsls	r3, r3, #3
 80045e0:	490e      	ldr	r1, [pc, #56]	@ (800461c <HAL_RCC_ClockConfig+0x1bc>)
 80045e2:	4313      	orrs	r3, r2
 80045e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80045e6:	f000 f821 	bl	800462c <HAL_RCC_GetSysClockFreq>
 80045ea:	4602      	mov	r2, r0
 80045ec:	4b0b      	ldr	r3, [pc, #44]	@ (800461c <HAL_RCC_ClockConfig+0x1bc>)
 80045ee:	689b      	ldr	r3, [r3, #8]
 80045f0:	091b      	lsrs	r3, r3, #4
 80045f2:	f003 030f 	and.w	r3, r3, #15
 80045f6:	490a      	ldr	r1, [pc, #40]	@ (8004620 <HAL_RCC_ClockConfig+0x1c0>)
 80045f8:	5ccb      	ldrb	r3, [r1, r3]
 80045fa:	fa22 f303 	lsr.w	r3, r2, r3
 80045fe:	4a09      	ldr	r2, [pc, #36]	@ (8004624 <HAL_RCC_ClockConfig+0x1c4>)
 8004600:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004602:	4b09      	ldr	r3, [pc, #36]	@ (8004628 <HAL_RCC_ClockConfig+0x1c8>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4618      	mov	r0, r3
 8004608:	f7fd febe 	bl	8002388 <HAL_InitTick>

  return HAL_OK;
 800460c:	2300      	movs	r3, #0
}
 800460e:	4618      	mov	r0, r3
 8004610:	3710      	adds	r7, #16
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}
 8004616:	bf00      	nop
 8004618:	40023c00 	.word	0x40023c00
 800461c:	40023800 	.word	0x40023800
 8004620:	0800af58 	.word	0x0800af58
 8004624:	20000078 	.word	0x20000078
 8004628:	2000007c 	.word	0x2000007c

0800462c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800462c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004630:	b094      	sub	sp, #80	@ 0x50
 8004632:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004634:	2300      	movs	r3, #0
 8004636:	647b      	str	r3, [r7, #68]	@ 0x44
 8004638:	2300      	movs	r3, #0
 800463a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800463c:	2300      	movs	r3, #0
 800463e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004640:	2300      	movs	r3, #0
 8004642:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004644:	4b79      	ldr	r3, [pc, #484]	@ (800482c <HAL_RCC_GetSysClockFreq+0x200>)
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	f003 030c 	and.w	r3, r3, #12
 800464c:	2b08      	cmp	r3, #8
 800464e:	d00d      	beq.n	800466c <HAL_RCC_GetSysClockFreq+0x40>
 8004650:	2b08      	cmp	r3, #8
 8004652:	f200 80e1 	bhi.w	8004818 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004656:	2b00      	cmp	r3, #0
 8004658:	d002      	beq.n	8004660 <HAL_RCC_GetSysClockFreq+0x34>
 800465a:	2b04      	cmp	r3, #4
 800465c:	d003      	beq.n	8004666 <HAL_RCC_GetSysClockFreq+0x3a>
 800465e:	e0db      	b.n	8004818 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004660:	4b73      	ldr	r3, [pc, #460]	@ (8004830 <HAL_RCC_GetSysClockFreq+0x204>)
 8004662:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8004664:	e0db      	b.n	800481e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004666:	4b73      	ldr	r3, [pc, #460]	@ (8004834 <HAL_RCC_GetSysClockFreq+0x208>)
 8004668:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800466a:	e0d8      	b.n	800481e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800466c:	4b6f      	ldr	r3, [pc, #444]	@ (800482c <HAL_RCC_GetSysClockFreq+0x200>)
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004674:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004676:	4b6d      	ldr	r3, [pc, #436]	@ (800482c <HAL_RCC_GetSysClockFreq+0x200>)
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800467e:	2b00      	cmp	r3, #0
 8004680:	d063      	beq.n	800474a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004682:	4b6a      	ldr	r3, [pc, #424]	@ (800482c <HAL_RCC_GetSysClockFreq+0x200>)
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	099b      	lsrs	r3, r3, #6
 8004688:	2200      	movs	r2, #0
 800468a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800468c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800468e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004690:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004694:	633b      	str	r3, [r7, #48]	@ 0x30
 8004696:	2300      	movs	r3, #0
 8004698:	637b      	str	r3, [r7, #52]	@ 0x34
 800469a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800469e:	4622      	mov	r2, r4
 80046a0:	462b      	mov	r3, r5
 80046a2:	f04f 0000 	mov.w	r0, #0
 80046a6:	f04f 0100 	mov.w	r1, #0
 80046aa:	0159      	lsls	r1, r3, #5
 80046ac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80046b0:	0150      	lsls	r0, r2, #5
 80046b2:	4602      	mov	r2, r0
 80046b4:	460b      	mov	r3, r1
 80046b6:	4621      	mov	r1, r4
 80046b8:	1a51      	subs	r1, r2, r1
 80046ba:	6139      	str	r1, [r7, #16]
 80046bc:	4629      	mov	r1, r5
 80046be:	eb63 0301 	sbc.w	r3, r3, r1
 80046c2:	617b      	str	r3, [r7, #20]
 80046c4:	f04f 0200 	mov.w	r2, #0
 80046c8:	f04f 0300 	mov.w	r3, #0
 80046cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80046d0:	4659      	mov	r1, fp
 80046d2:	018b      	lsls	r3, r1, #6
 80046d4:	4651      	mov	r1, sl
 80046d6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80046da:	4651      	mov	r1, sl
 80046dc:	018a      	lsls	r2, r1, #6
 80046de:	4651      	mov	r1, sl
 80046e0:	ebb2 0801 	subs.w	r8, r2, r1
 80046e4:	4659      	mov	r1, fp
 80046e6:	eb63 0901 	sbc.w	r9, r3, r1
 80046ea:	f04f 0200 	mov.w	r2, #0
 80046ee:	f04f 0300 	mov.w	r3, #0
 80046f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80046f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80046fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80046fe:	4690      	mov	r8, r2
 8004700:	4699      	mov	r9, r3
 8004702:	4623      	mov	r3, r4
 8004704:	eb18 0303 	adds.w	r3, r8, r3
 8004708:	60bb      	str	r3, [r7, #8]
 800470a:	462b      	mov	r3, r5
 800470c:	eb49 0303 	adc.w	r3, r9, r3
 8004710:	60fb      	str	r3, [r7, #12]
 8004712:	f04f 0200 	mov.w	r2, #0
 8004716:	f04f 0300 	mov.w	r3, #0
 800471a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800471e:	4629      	mov	r1, r5
 8004720:	024b      	lsls	r3, r1, #9
 8004722:	4621      	mov	r1, r4
 8004724:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004728:	4621      	mov	r1, r4
 800472a:	024a      	lsls	r2, r1, #9
 800472c:	4610      	mov	r0, r2
 800472e:	4619      	mov	r1, r3
 8004730:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004732:	2200      	movs	r2, #0
 8004734:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004736:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004738:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800473c:	f7fc faa4 	bl	8000c88 <__aeabi_uldivmod>
 8004740:	4602      	mov	r2, r0
 8004742:	460b      	mov	r3, r1
 8004744:	4613      	mov	r3, r2
 8004746:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004748:	e058      	b.n	80047fc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800474a:	4b38      	ldr	r3, [pc, #224]	@ (800482c <HAL_RCC_GetSysClockFreq+0x200>)
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	099b      	lsrs	r3, r3, #6
 8004750:	2200      	movs	r2, #0
 8004752:	4618      	mov	r0, r3
 8004754:	4611      	mov	r1, r2
 8004756:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800475a:	623b      	str	r3, [r7, #32]
 800475c:	2300      	movs	r3, #0
 800475e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004760:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004764:	4642      	mov	r2, r8
 8004766:	464b      	mov	r3, r9
 8004768:	f04f 0000 	mov.w	r0, #0
 800476c:	f04f 0100 	mov.w	r1, #0
 8004770:	0159      	lsls	r1, r3, #5
 8004772:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004776:	0150      	lsls	r0, r2, #5
 8004778:	4602      	mov	r2, r0
 800477a:	460b      	mov	r3, r1
 800477c:	4641      	mov	r1, r8
 800477e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004782:	4649      	mov	r1, r9
 8004784:	eb63 0b01 	sbc.w	fp, r3, r1
 8004788:	f04f 0200 	mov.w	r2, #0
 800478c:	f04f 0300 	mov.w	r3, #0
 8004790:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004794:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004798:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800479c:	ebb2 040a 	subs.w	r4, r2, sl
 80047a0:	eb63 050b 	sbc.w	r5, r3, fp
 80047a4:	f04f 0200 	mov.w	r2, #0
 80047a8:	f04f 0300 	mov.w	r3, #0
 80047ac:	00eb      	lsls	r3, r5, #3
 80047ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80047b2:	00e2      	lsls	r2, r4, #3
 80047b4:	4614      	mov	r4, r2
 80047b6:	461d      	mov	r5, r3
 80047b8:	4643      	mov	r3, r8
 80047ba:	18e3      	adds	r3, r4, r3
 80047bc:	603b      	str	r3, [r7, #0]
 80047be:	464b      	mov	r3, r9
 80047c0:	eb45 0303 	adc.w	r3, r5, r3
 80047c4:	607b      	str	r3, [r7, #4]
 80047c6:	f04f 0200 	mov.w	r2, #0
 80047ca:	f04f 0300 	mov.w	r3, #0
 80047ce:	e9d7 4500 	ldrd	r4, r5, [r7]
 80047d2:	4629      	mov	r1, r5
 80047d4:	028b      	lsls	r3, r1, #10
 80047d6:	4621      	mov	r1, r4
 80047d8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80047dc:	4621      	mov	r1, r4
 80047de:	028a      	lsls	r2, r1, #10
 80047e0:	4610      	mov	r0, r2
 80047e2:	4619      	mov	r1, r3
 80047e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80047e6:	2200      	movs	r2, #0
 80047e8:	61bb      	str	r3, [r7, #24]
 80047ea:	61fa      	str	r2, [r7, #28]
 80047ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80047f0:	f7fc fa4a 	bl	8000c88 <__aeabi_uldivmod>
 80047f4:	4602      	mov	r2, r0
 80047f6:	460b      	mov	r3, r1
 80047f8:	4613      	mov	r3, r2
 80047fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80047fc:	4b0b      	ldr	r3, [pc, #44]	@ (800482c <HAL_RCC_GetSysClockFreq+0x200>)
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	0c1b      	lsrs	r3, r3, #16
 8004802:	f003 0303 	and.w	r3, r3, #3
 8004806:	3301      	adds	r3, #1
 8004808:	005b      	lsls	r3, r3, #1
 800480a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 800480c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800480e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004810:	fbb2 f3f3 	udiv	r3, r2, r3
 8004814:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004816:	e002      	b.n	800481e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004818:	4b05      	ldr	r3, [pc, #20]	@ (8004830 <HAL_RCC_GetSysClockFreq+0x204>)
 800481a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800481c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800481e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004820:	4618      	mov	r0, r3
 8004822:	3750      	adds	r7, #80	@ 0x50
 8004824:	46bd      	mov	sp, r7
 8004826:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800482a:	bf00      	nop
 800482c:	40023800 	.word	0x40023800
 8004830:	00f42400 	.word	0x00f42400
 8004834:	007a1200 	.word	0x007a1200

08004838 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004838:	b480      	push	{r7}
 800483a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800483c:	4b03      	ldr	r3, [pc, #12]	@ (800484c <HAL_RCC_GetHCLKFreq+0x14>)
 800483e:	681b      	ldr	r3, [r3, #0]
}
 8004840:	4618      	mov	r0, r3
 8004842:	46bd      	mov	sp, r7
 8004844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004848:	4770      	bx	lr
 800484a:	bf00      	nop
 800484c:	20000078 	.word	0x20000078

08004850 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004854:	f7ff fff0 	bl	8004838 <HAL_RCC_GetHCLKFreq>
 8004858:	4602      	mov	r2, r0
 800485a:	4b05      	ldr	r3, [pc, #20]	@ (8004870 <HAL_RCC_GetPCLK1Freq+0x20>)
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	0a9b      	lsrs	r3, r3, #10
 8004860:	f003 0307 	and.w	r3, r3, #7
 8004864:	4903      	ldr	r1, [pc, #12]	@ (8004874 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004866:	5ccb      	ldrb	r3, [r1, r3]
 8004868:	fa22 f303 	lsr.w	r3, r2, r3
}
 800486c:	4618      	mov	r0, r3
 800486e:	bd80      	pop	{r7, pc}
 8004870:	40023800 	.word	0x40023800
 8004874:	0800af68 	.word	0x0800af68

08004878 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800487c:	f7ff ffdc 	bl	8004838 <HAL_RCC_GetHCLKFreq>
 8004880:	4602      	mov	r2, r0
 8004882:	4b05      	ldr	r3, [pc, #20]	@ (8004898 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	0b5b      	lsrs	r3, r3, #13
 8004888:	f003 0307 	and.w	r3, r3, #7
 800488c:	4903      	ldr	r1, [pc, #12]	@ (800489c <HAL_RCC_GetPCLK2Freq+0x24>)
 800488e:	5ccb      	ldrb	r3, [r1, r3]
 8004890:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004894:	4618      	mov	r0, r3
 8004896:	bd80      	pop	{r7, pc}
 8004898:	40023800 	.word	0x40023800
 800489c:	0800af68 	.word	0x0800af68

080048a0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b086      	sub	sp, #24
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80048a8:	2300      	movs	r3, #0
 80048aa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80048ac:	2300      	movs	r3, #0
 80048ae:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f003 0301 	and.w	r3, r3, #1
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d105      	bne.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d035      	beq.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80048c8:	4b62      	ldr	r3, [pc, #392]	@ (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80048ca:	2200      	movs	r2, #0
 80048cc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80048ce:	f7fd fd9f 	bl	8002410 <HAL_GetTick>
 80048d2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80048d4:	e008      	b.n	80048e8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80048d6:	f7fd fd9b 	bl	8002410 <HAL_GetTick>
 80048da:	4602      	mov	r2, r0
 80048dc:	697b      	ldr	r3, [r7, #20]
 80048de:	1ad3      	subs	r3, r2, r3
 80048e0:	2b02      	cmp	r3, #2
 80048e2:	d901      	bls.n	80048e8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80048e4:	2303      	movs	r3, #3
 80048e6:	e0b0      	b.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80048e8:	4b5b      	ldr	r3, [pc, #364]	@ (8004a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d1f0      	bne.n	80048d6 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	019a      	lsls	r2, r3, #6
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	689b      	ldr	r3, [r3, #8]
 80048fe:	071b      	lsls	r3, r3, #28
 8004900:	4955      	ldr	r1, [pc, #340]	@ (8004a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004902:	4313      	orrs	r3, r2
 8004904:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004908:	4b52      	ldr	r3, [pc, #328]	@ (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800490a:	2201      	movs	r2, #1
 800490c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800490e:	f7fd fd7f 	bl	8002410 <HAL_GetTick>
 8004912:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004914:	e008      	b.n	8004928 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004916:	f7fd fd7b 	bl	8002410 <HAL_GetTick>
 800491a:	4602      	mov	r2, r0
 800491c:	697b      	ldr	r3, [r7, #20]
 800491e:	1ad3      	subs	r3, r2, r3
 8004920:	2b02      	cmp	r3, #2
 8004922:	d901      	bls.n	8004928 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004924:	2303      	movs	r3, #3
 8004926:	e090      	b.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004928:	4b4b      	ldr	r3, [pc, #300]	@ (8004a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004930:	2b00      	cmp	r3, #0
 8004932:	d0f0      	beq.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f003 0302 	and.w	r3, r3, #2
 800493c:	2b00      	cmp	r3, #0
 800493e:	f000 8083 	beq.w	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004942:	2300      	movs	r3, #0
 8004944:	60fb      	str	r3, [r7, #12]
 8004946:	4b44      	ldr	r3, [pc, #272]	@ (8004a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800494a:	4a43      	ldr	r2, [pc, #268]	@ (8004a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800494c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004950:	6413      	str	r3, [r2, #64]	@ 0x40
 8004952:	4b41      	ldr	r3, [pc, #260]	@ (8004a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004956:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800495a:	60fb      	str	r3, [r7, #12]
 800495c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800495e:	4b3f      	ldr	r3, [pc, #252]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a3e      	ldr	r2, [pc, #248]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004964:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004968:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800496a:	f7fd fd51 	bl	8002410 <HAL_GetTick>
 800496e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004970:	e008      	b.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004972:	f7fd fd4d 	bl	8002410 <HAL_GetTick>
 8004976:	4602      	mov	r2, r0
 8004978:	697b      	ldr	r3, [r7, #20]
 800497a:	1ad3      	subs	r3, r2, r3
 800497c:	2b02      	cmp	r3, #2
 800497e:	d901      	bls.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004980:	2303      	movs	r3, #3
 8004982:	e062      	b.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004984:	4b35      	ldr	r3, [pc, #212]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800498c:	2b00      	cmp	r3, #0
 800498e:	d0f0      	beq.n	8004972 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004990:	4b31      	ldr	r3, [pc, #196]	@ (8004a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004992:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004994:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004998:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d02f      	beq.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	68db      	ldr	r3, [r3, #12]
 80049a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049a8:	693a      	ldr	r2, [r7, #16]
 80049aa:	429a      	cmp	r2, r3
 80049ac:	d028      	beq.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80049ae:	4b2a      	ldr	r3, [pc, #168]	@ (8004a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80049b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049b6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80049b8:	4b29      	ldr	r3, [pc, #164]	@ (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80049ba:	2201      	movs	r2, #1
 80049bc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80049be:	4b28      	ldr	r3, [pc, #160]	@ (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80049c0:	2200      	movs	r2, #0
 80049c2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80049c4:	4a24      	ldr	r2, [pc, #144]	@ (8004a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80049ca:	4b23      	ldr	r3, [pc, #140]	@ (8004a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80049cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049ce:	f003 0301 	and.w	r3, r3, #1
 80049d2:	2b01      	cmp	r3, #1
 80049d4:	d114      	bne.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80049d6:	f7fd fd1b 	bl	8002410 <HAL_GetTick>
 80049da:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049dc:	e00a      	b.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80049de:	f7fd fd17 	bl	8002410 <HAL_GetTick>
 80049e2:	4602      	mov	r2, r0
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	1ad3      	subs	r3, r2, r3
 80049e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d901      	bls.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80049f0:	2303      	movs	r3, #3
 80049f2:	e02a      	b.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049f4:	4b18      	ldr	r3, [pc, #96]	@ (8004a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80049f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049f8:	f003 0302 	and.w	r3, r3, #2
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d0ee      	beq.n	80049de <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	68db      	ldr	r3, [r3, #12]
 8004a04:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a08:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a0c:	d10d      	bne.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004a0e:	4b12      	ldr	r3, [pc, #72]	@ (8004a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a10:	689b      	ldr	r3, [r3, #8]
 8004a12:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	68db      	ldr	r3, [r3, #12]
 8004a1a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004a1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a22:	490d      	ldr	r1, [pc, #52]	@ (8004a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a24:	4313      	orrs	r3, r2
 8004a26:	608b      	str	r3, [r1, #8]
 8004a28:	e005      	b.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004a2a:	4b0b      	ldr	r3, [pc, #44]	@ (8004a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	4a0a      	ldr	r2, [pc, #40]	@ (8004a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a30:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004a34:	6093      	str	r3, [r2, #8]
 8004a36:	4b08      	ldr	r3, [pc, #32]	@ (8004a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a38:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	68db      	ldr	r3, [r3, #12]
 8004a3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a42:	4905      	ldr	r1, [pc, #20]	@ (8004a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a44:	4313      	orrs	r3, r2
 8004a46:	670b      	str	r3, [r1, #112]	@ 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004a48:	2300      	movs	r3, #0
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	3718      	adds	r7, #24
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	bd80      	pop	{r7, pc}
 8004a52:	bf00      	nop
 8004a54:	42470068 	.word	0x42470068
 8004a58:	40023800 	.word	0x40023800
 8004a5c:	40007000 	.word	0x40007000
 8004a60:	42470e40 	.word	0x42470e40

08004a64 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b087      	sub	sp, #28
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004a70:	2300      	movs	r3, #0
 8004a72:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004a74:	2300      	movs	r3, #0
 8004a76:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004a78:	2300      	movs	r3, #0
 8004a7a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2b01      	cmp	r3, #1
 8004a80:	d13f      	bne.n	8004b02 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004a82:	4b24      	ldr	r3, [pc, #144]	@ (8004b14 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004a8a:	60fb      	str	r3, [r7, #12]
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d006      	beq.n	8004aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004a98:	d12f      	bne.n	8004afa <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004a9a:	4b1f      	ldr	r3, [pc, #124]	@ (8004b18 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004a9c:	617b      	str	r3, [r7, #20]
          break;
 8004a9e:	e02f      	b.n	8004b00 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004aa0:	4b1c      	ldr	r3, [pc, #112]	@ (8004b14 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004aa8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004aac:	d108      	bne.n	8004ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004aae:	4b19      	ldr	r3, [pc, #100]	@ (8004b14 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ab6:	4a19      	ldr	r2, [pc, #100]	@ (8004b1c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004ab8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004abc:	613b      	str	r3, [r7, #16]
 8004abe:	e007      	b.n	8004ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004ac0:	4b14      	ldr	r3, [pc, #80]	@ (8004b14 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ac8:	4a15      	ldr	r2, [pc, #84]	@ (8004b20 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8004aca:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ace:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004ad0:	4b10      	ldr	r3, [pc, #64]	@ (8004b14 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004ad2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ad6:	099b      	lsrs	r3, r3, #6
 8004ad8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	fb02 f303 	mul.w	r3, r2, r3
 8004ae2:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004ae4:	4b0b      	ldr	r3, [pc, #44]	@ (8004b14 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004ae6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004aea:	0f1b      	lsrs	r3, r3, #28
 8004aec:	f003 0307 	and.w	r3, r3, #7
 8004af0:	68ba      	ldr	r2, [r7, #8]
 8004af2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004af6:	617b      	str	r3, [r7, #20]
          break;
 8004af8:	e002      	b.n	8004b00 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8004afa:	2300      	movs	r3, #0
 8004afc:	617b      	str	r3, [r7, #20]
          break;
 8004afe:	bf00      	nop
        }
      }
      break;
 8004b00:	e000      	b.n	8004b04 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
  default:
    {
       break;
 8004b02:	bf00      	nop
    }
  }
  return frequency;
 8004b04:	697b      	ldr	r3, [r7, #20]
}
 8004b06:	4618      	mov	r0, r3
 8004b08:	371c      	adds	r7, #28
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b10:	4770      	bx	lr
 8004b12:	bf00      	nop
 8004b14:	40023800 	.word	0x40023800
 8004b18:	00bb8000 	.word	0x00bb8000
 8004b1c:	007a1200 	.word	0x007a1200
 8004b20:	00f42400 	.word	0x00f42400

08004b24 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b082      	sub	sp, #8
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d101      	bne.n	8004b36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	e042      	b.n	8004bbc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b3c:	b2db      	uxtb	r3, r3
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d106      	bne.n	8004b50 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2200      	movs	r2, #0
 8004b46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f7fd fa76 	bl	800203c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2224      	movs	r2, #36	@ 0x24
 8004b54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	68da      	ldr	r2, [r3, #12]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b66:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004b68:	6878      	ldr	r0, [r7, #4]
 8004b6a:	f000 fdbd 	bl	80056e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	691a      	ldr	r2, [r3, #16]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004b7c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	695a      	ldr	r2, [r3, #20]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004b8c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	68da      	ldr	r2, [r3, #12]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004b9c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2220      	movs	r2, #32
 8004ba8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2220      	movs	r2, #32
 8004bb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004bba:	2300      	movs	r3, #0
}
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	3708      	adds	r7, #8
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	bd80      	pop	{r7, pc}

08004bc4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b08a      	sub	sp, #40	@ 0x28
 8004bc8:	af02      	add	r7, sp, #8
 8004bca:	60f8      	str	r0, [r7, #12]
 8004bcc:	60b9      	str	r1, [r7, #8]
 8004bce:	603b      	str	r3, [r7, #0]
 8004bd0:	4613      	mov	r3, r2
 8004bd2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bde:	b2db      	uxtb	r3, r3
 8004be0:	2b20      	cmp	r3, #32
 8004be2:	d175      	bne.n	8004cd0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d002      	beq.n	8004bf0 <HAL_UART_Transmit+0x2c>
 8004bea:	88fb      	ldrh	r3, [r7, #6]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d101      	bne.n	8004bf4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e06e      	b.n	8004cd2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	2221      	movs	r2, #33	@ 0x21
 8004bfe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c02:	f7fd fc05 	bl	8002410 <HAL_GetTick>
 8004c06:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	88fa      	ldrh	r2, [r7, #6]
 8004c0c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	88fa      	ldrh	r2, [r7, #6]
 8004c12:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	689b      	ldr	r3, [r3, #8]
 8004c18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c1c:	d108      	bne.n	8004c30 <HAL_UART_Transmit+0x6c>
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	691b      	ldr	r3, [r3, #16]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d104      	bne.n	8004c30 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004c26:	2300      	movs	r3, #0
 8004c28:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	61bb      	str	r3, [r7, #24]
 8004c2e:	e003      	b.n	8004c38 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004c30:	68bb      	ldr	r3, [r7, #8]
 8004c32:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c34:	2300      	movs	r3, #0
 8004c36:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004c38:	e02e      	b.n	8004c98 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	9300      	str	r3, [sp, #0]
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	2200      	movs	r2, #0
 8004c42:	2180      	movs	r1, #128	@ 0x80
 8004c44:	68f8      	ldr	r0, [r7, #12]
 8004c46:	f000 fb1f 	bl	8005288 <UART_WaitOnFlagUntilTimeout>
 8004c4a:	4603      	mov	r3, r0
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d005      	beq.n	8004c5c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2220      	movs	r2, #32
 8004c54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004c58:	2303      	movs	r3, #3
 8004c5a:	e03a      	b.n	8004cd2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004c5c:	69fb      	ldr	r3, [r7, #28]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d10b      	bne.n	8004c7a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004c62:	69bb      	ldr	r3, [r7, #24]
 8004c64:	881b      	ldrh	r3, [r3, #0]
 8004c66:	461a      	mov	r2, r3
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c70:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004c72:	69bb      	ldr	r3, [r7, #24]
 8004c74:	3302      	adds	r3, #2
 8004c76:	61bb      	str	r3, [r7, #24]
 8004c78:	e007      	b.n	8004c8a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004c7a:	69fb      	ldr	r3, [r7, #28]
 8004c7c:	781a      	ldrb	r2, [r3, #0]
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004c84:	69fb      	ldr	r3, [r7, #28]
 8004c86:	3301      	adds	r3, #1
 8004c88:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004c8e:	b29b      	uxth	r3, r3
 8004c90:	3b01      	subs	r3, #1
 8004c92:	b29a      	uxth	r2, r3
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004c9c:	b29b      	uxth	r3, r3
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d1cb      	bne.n	8004c3a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	9300      	str	r3, [sp, #0]
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	2140      	movs	r1, #64	@ 0x40
 8004cac:	68f8      	ldr	r0, [r7, #12]
 8004cae:	f000 faeb 	bl	8005288 <UART_WaitOnFlagUntilTimeout>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d005      	beq.n	8004cc4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	2220      	movs	r2, #32
 8004cbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004cc0:	2303      	movs	r3, #3
 8004cc2:	e006      	b.n	8004cd2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2220      	movs	r2, #32
 8004cc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004ccc:	2300      	movs	r3, #0
 8004cce:	e000      	b.n	8004cd2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004cd0:	2302      	movs	r3, #2
  }
}
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	3720      	adds	r7, #32
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bd80      	pop	{r7, pc}

08004cda <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004cda:	b580      	push	{r7, lr}
 8004cdc:	b084      	sub	sp, #16
 8004cde:	af00      	add	r7, sp, #0
 8004ce0:	60f8      	str	r0, [r7, #12]
 8004ce2:	60b9      	str	r1, [r7, #8]
 8004ce4:	4613      	mov	r3, r2
 8004ce6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004cee:	b2db      	uxtb	r3, r3
 8004cf0:	2b20      	cmp	r3, #32
 8004cf2:	d112      	bne.n	8004d1a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d002      	beq.n	8004d00 <HAL_UART_Receive_IT+0x26>
 8004cfa:	88fb      	ldrh	r3, [r7, #6]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d101      	bne.n	8004d04 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004d00:	2301      	movs	r3, #1
 8004d02:	e00b      	b.n	8004d1c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	2200      	movs	r2, #0
 8004d08:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004d0a:	88fb      	ldrh	r3, [r7, #6]
 8004d0c:	461a      	mov	r2, r3
 8004d0e:	68b9      	ldr	r1, [r7, #8]
 8004d10:	68f8      	ldr	r0, [r7, #12]
 8004d12:	f000 fb12 	bl	800533a <UART_Start_Receive_IT>
 8004d16:	4603      	mov	r3, r0
 8004d18:	e000      	b.n	8004d1c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004d1a:	2302      	movs	r3, #2
  }
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	3710      	adds	r7, #16
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd80      	pop	{r7, pc}

08004d24 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b0ba      	sub	sp, #232	@ 0xe8
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	68db      	ldr	r3, [r3, #12]
 8004d3c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	695b      	ldr	r3, [r3, #20]
 8004d46:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004d50:	2300      	movs	r3, #0
 8004d52:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004d56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d5a:	f003 030f 	and.w	r3, r3, #15
 8004d5e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004d62:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d10f      	bne.n	8004d8a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004d6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d6e:	f003 0320 	and.w	r3, r3, #32
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d009      	beq.n	8004d8a <HAL_UART_IRQHandler+0x66>
 8004d76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d7a:	f003 0320 	and.w	r3, r3, #32
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d003      	beq.n	8004d8a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004d82:	6878      	ldr	r0, [r7, #4]
 8004d84:	f000 fbf2 	bl	800556c <UART_Receive_IT>
      return;
 8004d88:	e25b      	b.n	8005242 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004d8a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	f000 80de 	beq.w	8004f50 <HAL_UART_IRQHandler+0x22c>
 8004d94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004d98:	f003 0301 	and.w	r3, r3, #1
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d106      	bne.n	8004dae <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004da0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004da4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	f000 80d1 	beq.w	8004f50 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004dae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004db2:	f003 0301 	and.w	r3, r3, #1
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d00b      	beq.n	8004dd2 <HAL_UART_IRQHandler+0xae>
 8004dba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004dbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d005      	beq.n	8004dd2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dca:	f043 0201 	orr.w	r2, r3, #1
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004dd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dd6:	f003 0304 	and.w	r3, r3, #4
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d00b      	beq.n	8004df6 <HAL_UART_IRQHandler+0xd2>
 8004dde:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004de2:	f003 0301 	and.w	r3, r3, #1
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d005      	beq.n	8004df6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dee:	f043 0202 	orr.w	r2, r3, #2
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004df6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dfa:	f003 0302 	and.w	r3, r3, #2
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d00b      	beq.n	8004e1a <HAL_UART_IRQHandler+0xf6>
 8004e02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e06:	f003 0301 	and.w	r3, r3, #1
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d005      	beq.n	8004e1a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e12:	f043 0204 	orr.w	r2, r3, #4
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004e1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e1e:	f003 0308 	and.w	r3, r3, #8
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d011      	beq.n	8004e4a <HAL_UART_IRQHandler+0x126>
 8004e26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e2a:	f003 0320 	and.w	r3, r3, #32
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d105      	bne.n	8004e3e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004e32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e36:	f003 0301 	and.w	r3, r3, #1
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d005      	beq.n	8004e4a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e42:	f043 0208 	orr.w	r2, r3, #8
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	f000 81f2 	beq.w	8005238 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004e54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e58:	f003 0320 	and.w	r3, r3, #32
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d008      	beq.n	8004e72 <HAL_UART_IRQHandler+0x14e>
 8004e60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e64:	f003 0320 	and.w	r3, r3, #32
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d002      	beq.n	8004e72 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004e6c:	6878      	ldr	r0, [r7, #4]
 8004e6e:	f000 fb7d 	bl	800556c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	695b      	ldr	r3, [r3, #20]
 8004e78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e7c:	2b40      	cmp	r3, #64	@ 0x40
 8004e7e:	bf0c      	ite	eq
 8004e80:	2301      	moveq	r3, #1
 8004e82:	2300      	movne	r3, #0
 8004e84:	b2db      	uxtb	r3, r3
 8004e86:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e8e:	f003 0308 	and.w	r3, r3, #8
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d103      	bne.n	8004e9e <HAL_UART_IRQHandler+0x17a>
 8004e96:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d04f      	beq.n	8004f3e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004e9e:	6878      	ldr	r0, [r7, #4]
 8004ea0:	f000 fa85 	bl	80053ae <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	695b      	ldr	r3, [r3, #20]
 8004eaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004eae:	2b40      	cmp	r3, #64	@ 0x40
 8004eb0:	d141      	bne.n	8004f36 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	3314      	adds	r3, #20
 8004eb8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ebc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004ec0:	e853 3f00 	ldrex	r3, [r3]
 8004ec4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004ec8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004ecc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ed0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	3314      	adds	r3, #20
 8004eda:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004ede:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004ee2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ee6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004eea:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004eee:	e841 2300 	strex	r3, r2, [r1]
 8004ef2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004ef6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d1d9      	bne.n	8004eb2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d013      	beq.n	8004f2e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f0a:	4a7e      	ldr	r2, [pc, #504]	@ (8005104 <HAL_UART_IRQHandler+0x3e0>)
 8004f0c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f12:	4618      	mov	r0, r3
 8004f14:	f7fd fd10 	bl	8002938 <HAL_DMA_Abort_IT>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d016      	beq.n	8004f4c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f24:	687a      	ldr	r2, [r7, #4]
 8004f26:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004f28:	4610      	mov	r0, r2
 8004f2a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f2c:	e00e      	b.n	8004f4c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004f2e:	6878      	ldr	r0, [r7, #4]
 8004f30:	f000 f994 	bl	800525c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f34:	e00a      	b.n	8004f4c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	f000 f990 	bl	800525c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f3c:	e006      	b.n	8004f4c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004f3e:	6878      	ldr	r0, [r7, #4]
 8004f40:	f000 f98c 	bl	800525c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2200      	movs	r2, #0
 8004f48:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004f4a:	e175      	b.n	8005238 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f4c:	bf00      	nop
    return;
 8004f4e:	e173      	b.n	8005238 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	f040 814f 	bne.w	80051f8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004f5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f5e:	f003 0310 	and.w	r3, r3, #16
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	f000 8148 	beq.w	80051f8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004f68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f6c:	f003 0310 	and.w	r3, r3, #16
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	f000 8141 	beq.w	80051f8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004f76:	2300      	movs	r3, #0
 8004f78:	60bb      	str	r3, [r7, #8]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	60bb      	str	r3, [r7, #8]
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	60bb      	str	r3, [r7, #8]
 8004f8a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	695b      	ldr	r3, [r3, #20]
 8004f92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f96:	2b40      	cmp	r3, #64	@ 0x40
 8004f98:	f040 80b6 	bne.w	8005108 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	685b      	ldr	r3, [r3, #4]
 8004fa4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004fa8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	f000 8145 	beq.w	800523c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004fb6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004fba:	429a      	cmp	r2, r3
 8004fbc:	f080 813e 	bcs.w	800523c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004fc6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fcc:	69db      	ldr	r3, [r3, #28]
 8004fce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004fd2:	f000 8088 	beq.w	80050e6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	330c      	adds	r3, #12
 8004fdc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fe0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004fe4:	e853 3f00 	ldrex	r3, [r3]
 8004fe8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004fec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004ff0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ff4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	330c      	adds	r3, #12
 8004ffe:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005002:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005006:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800500a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800500e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005012:	e841 2300 	strex	r3, r2, [r1]
 8005016:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800501a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800501e:	2b00      	cmp	r3, #0
 8005020:	d1d9      	bne.n	8004fd6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	3314      	adds	r3, #20
 8005028:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800502a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800502c:	e853 3f00 	ldrex	r3, [r3]
 8005030:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005032:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005034:	f023 0301 	bic.w	r3, r3, #1
 8005038:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	3314      	adds	r3, #20
 8005042:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005046:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800504a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800504c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800504e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005052:	e841 2300 	strex	r3, r2, [r1]
 8005056:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005058:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800505a:	2b00      	cmp	r3, #0
 800505c:	d1e1      	bne.n	8005022 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	3314      	adds	r3, #20
 8005064:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005066:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005068:	e853 3f00 	ldrex	r3, [r3]
 800506c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800506e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005070:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005074:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	3314      	adds	r3, #20
 800507e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005082:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005084:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005086:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005088:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800508a:	e841 2300 	strex	r3, r2, [r1]
 800508e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005090:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005092:	2b00      	cmp	r3, #0
 8005094:	d1e3      	bne.n	800505e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2220      	movs	r2, #32
 800509a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2200      	movs	r2, #0
 80050a2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	330c      	adds	r3, #12
 80050aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050ae:	e853 3f00 	ldrex	r3, [r3]
 80050b2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80050b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80050b6:	f023 0310 	bic.w	r3, r3, #16
 80050ba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	330c      	adds	r3, #12
 80050c4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80050c8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80050ca:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050cc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80050ce:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80050d0:	e841 2300 	strex	r3, r2, [r1]
 80050d4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80050d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d1e3      	bne.n	80050a4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050e0:	4618      	mov	r0, r3
 80050e2:	f7fd fbb9 	bl	8002858 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2202      	movs	r2, #2
 80050ea:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80050f4:	b29b      	uxth	r3, r3
 80050f6:	1ad3      	subs	r3, r2, r3
 80050f8:	b29b      	uxth	r3, r3
 80050fa:	4619      	mov	r1, r3
 80050fc:	6878      	ldr	r0, [r7, #4]
 80050fe:	f000 f8b7 	bl	8005270 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005102:	e09b      	b.n	800523c <HAL_UART_IRQHandler+0x518>
 8005104:	08005475 	.word	0x08005475
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005110:	b29b      	uxth	r3, r3
 8005112:	1ad3      	subs	r3, r2, r3
 8005114:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800511c:	b29b      	uxth	r3, r3
 800511e:	2b00      	cmp	r3, #0
 8005120:	f000 808e 	beq.w	8005240 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005124:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005128:	2b00      	cmp	r3, #0
 800512a:	f000 8089 	beq.w	8005240 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	330c      	adds	r3, #12
 8005134:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005136:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005138:	e853 3f00 	ldrex	r3, [r3]
 800513c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800513e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005140:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005144:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	330c      	adds	r3, #12
 800514e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005152:	647a      	str	r2, [r7, #68]	@ 0x44
 8005154:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005156:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005158:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800515a:	e841 2300 	strex	r3, r2, [r1]
 800515e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005160:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005162:	2b00      	cmp	r3, #0
 8005164:	d1e3      	bne.n	800512e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	3314      	adds	r3, #20
 800516c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800516e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005170:	e853 3f00 	ldrex	r3, [r3]
 8005174:	623b      	str	r3, [r7, #32]
   return(result);
 8005176:	6a3b      	ldr	r3, [r7, #32]
 8005178:	f023 0301 	bic.w	r3, r3, #1
 800517c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	3314      	adds	r3, #20
 8005186:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800518a:	633a      	str	r2, [r7, #48]	@ 0x30
 800518c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800518e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005190:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005192:	e841 2300 	strex	r3, r2, [r1]
 8005196:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005198:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800519a:	2b00      	cmp	r3, #0
 800519c:	d1e3      	bne.n	8005166 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2220      	movs	r2, #32
 80051a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2200      	movs	r2, #0
 80051aa:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	330c      	adds	r3, #12
 80051b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	e853 3f00 	ldrex	r3, [r3]
 80051ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	f023 0310 	bic.w	r3, r3, #16
 80051c2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	330c      	adds	r3, #12
 80051cc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80051d0:	61fa      	str	r2, [r7, #28]
 80051d2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051d4:	69b9      	ldr	r1, [r7, #24]
 80051d6:	69fa      	ldr	r2, [r7, #28]
 80051d8:	e841 2300 	strex	r3, r2, [r1]
 80051dc:	617b      	str	r3, [r7, #20]
   return(result);
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d1e3      	bne.n	80051ac <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2202      	movs	r2, #2
 80051e8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80051ea:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80051ee:	4619      	mov	r1, r3
 80051f0:	6878      	ldr	r0, [r7, #4]
 80051f2:	f000 f83d 	bl	8005270 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80051f6:	e023      	b.n	8005240 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80051f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005200:	2b00      	cmp	r3, #0
 8005202:	d009      	beq.n	8005218 <HAL_UART_IRQHandler+0x4f4>
 8005204:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005208:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800520c:	2b00      	cmp	r3, #0
 800520e:	d003      	beq.n	8005218 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005210:	6878      	ldr	r0, [r7, #4]
 8005212:	f000 f943 	bl	800549c <UART_Transmit_IT>
    return;
 8005216:	e014      	b.n	8005242 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005218:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800521c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005220:	2b00      	cmp	r3, #0
 8005222:	d00e      	beq.n	8005242 <HAL_UART_IRQHandler+0x51e>
 8005224:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005228:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800522c:	2b00      	cmp	r3, #0
 800522e:	d008      	beq.n	8005242 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005230:	6878      	ldr	r0, [r7, #4]
 8005232:	f000 f983 	bl	800553c <UART_EndTransmit_IT>
    return;
 8005236:	e004      	b.n	8005242 <HAL_UART_IRQHandler+0x51e>
    return;
 8005238:	bf00      	nop
 800523a:	e002      	b.n	8005242 <HAL_UART_IRQHandler+0x51e>
      return;
 800523c:	bf00      	nop
 800523e:	e000      	b.n	8005242 <HAL_UART_IRQHandler+0x51e>
      return;
 8005240:	bf00      	nop
  }
}
 8005242:	37e8      	adds	r7, #232	@ 0xe8
 8005244:	46bd      	mov	sp, r7
 8005246:	bd80      	pop	{r7, pc}

08005248 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005248:	b480      	push	{r7}
 800524a:	b083      	sub	sp, #12
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005250:	bf00      	nop
 8005252:	370c      	adds	r7, #12
 8005254:	46bd      	mov	sp, r7
 8005256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525a:	4770      	bx	lr

0800525c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800525c:	b480      	push	{r7}
 800525e:	b083      	sub	sp, #12
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005264:	bf00      	nop
 8005266:	370c      	adds	r7, #12
 8005268:	46bd      	mov	sp, r7
 800526a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526e:	4770      	bx	lr

08005270 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005270:	b480      	push	{r7}
 8005272:	b083      	sub	sp, #12
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
 8005278:	460b      	mov	r3, r1
 800527a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800527c:	bf00      	nop
 800527e:	370c      	adds	r7, #12
 8005280:	46bd      	mov	sp, r7
 8005282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005286:	4770      	bx	lr

08005288 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b086      	sub	sp, #24
 800528c:	af00      	add	r7, sp, #0
 800528e:	60f8      	str	r0, [r7, #12]
 8005290:	60b9      	str	r1, [r7, #8]
 8005292:	603b      	str	r3, [r7, #0]
 8005294:	4613      	mov	r3, r2
 8005296:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005298:	e03b      	b.n	8005312 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800529a:	6a3b      	ldr	r3, [r7, #32]
 800529c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052a0:	d037      	beq.n	8005312 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052a2:	f7fd f8b5 	bl	8002410 <HAL_GetTick>
 80052a6:	4602      	mov	r2, r0
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	1ad3      	subs	r3, r2, r3
 80052ac:	6a3a      	ldr	r2, [r7, #32]
 80052ae:	429a      	cmp	r2, r3
 80052b0:	d302      	bcc.n	80052b8 <UART_WaitOnFlagUntilTimeout+0x30>
 80052b2:	6a3b      	ldr	r3, [r7, #32]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d101      	bne.n	80052bc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80052b8:	2303      	movs	r3, #3
 80052ba:	e03a      	b.n	8005332 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	68db      	ldr	r3, [r3, #12]
 80052c2:	f003 0304 	and.w	r3, r3, #4
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d023      	beq.n	8005312 <UART_WaitOnFlagUntilTimeout+0x8a>
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	2b80      	cmp	r3, #128	@ 0x80
 80052ce:	d020      	beq.n	8005312 <UART_WaitOnFlagUntilTimeout+0x8a>
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	2b40      	cmp	r3, #64	@ 0x40
 80052d4:	d01d      	beq.n	8005312 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f003 0308 	and.w	r3, r3, #8
 80052e0:	2b08      	cmp	r3, #8
 80052e2:	d116      	bne.n	8005312 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80052e4:	2300      	movs	r3, #0
 80052e6:	617b      	str	r3, [r7, #20]
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	617b      	str	r3, [r7, #20]
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	617b      	str	r3, [r7, #20]
 80052f8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80052fa:	68f8      	ldr	r0, [r7, #12]
 80052fc:	f000 f857 	bl	80053ae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2208      	movs	r2, #8
 8005304:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2200      	movs	r2, #0
 800530a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800530e:	2301      	movs	r3, #1
 8005310:	e00f      	b.n	8005332 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	681a      	ldr	r2, [r3, #0]
 8005318:	68bb      	ldr	r3, [r7, #8]
 800531a:	4013      	ands	r3, r2
 800531c:	68ba      	ldr	r2, [r7, #8]
 800531e:	429a      	cmp	r2, r3
 8005320:	bf0c      	ite	eq
 8005322:	2301      	moveq	r3, #1
 8005324:	2300      	movne	r3, #0
 8005326:	b2db      	uxtb	r3, r3
 8005328:	461a      	mov	r2, r3
 800532a:	79fb      	ldrb	r3, [r7, #7]
 800532c:	429a      	cmp	r2, r3
 800532e:	d0b4      	beq.n	800529a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005330:	2300      	movs	r3, #0
}
 8005332:	4618      	mov	r0, r3
 8005334:	3718      	adds	r7, #24
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}

0800533a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800533a:	b480      	push	{r7}
 800533c:	b085      	sub	sp, #20
 800533e:	af00      	add	r7, sp, #0
 8005340:	60f8      	str	r0, [r7, #12]
 8005342:	60b9      	str	r1, [r7, #8]
 8005344:	4613      	mov	r3, r2
 8005346:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	68ba      	ldr	r2, [r7, #8]
 800534c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	88fa      	ldrh	r2, [r7, #6]
 8005352:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	88fa      	ldrh	r2, [r7, #6]
 8005358:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	2200      	movs	r2, #0
 800535e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	2222      	movs	r2, #34	@ 0x22
 8005364:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	691b      	ldr	r3, [r3, #16]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d007      	beq.n	8005380 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	68da      	ldr	r2, [r3, #12]
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800537e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	695a      	ldr	r2, [r3, #20]
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f042 0201 	orr.w	r2, r2, #1
 800538e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	68da      	ldr	r2, [r3, #12]
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f042 0220 	orr.w	r2, r2, #32
 800539e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80053a0:	2300      	movs	r3, #0
}
 80053a2:	4618      	mov	r0, r3
 80053a4:	3714      	adds	r7, #20
 80053a6:	46bd      	mov	sp, r7
 80053a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ac:	4770      	bx	lr

080053ae <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80053ae:	b480      	push	{r7}
 80053b0:	b095      	sub	sp, #84	@ 0x54
 80053b2:	af00      	add	r7, sp, #0
 80053b4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	330c      	adds	r3, #12
 80053bc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053c0:	e853 3f00 	ldrex	r3, [r3]
 80053c4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80053c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80053cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	330c      	adds	r3, #12
 80053d4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80053d6:	643a      	str	r2, [r7, #64]	@ 0x40
 80053d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053da:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80053dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80053de:	e841 2300 	strex	r3, r2, [r1]
 80053e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80053e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d1e5      	bne.n	80053b6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	3314      	adds	r3, #20
 80053f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053f2:	6a3b      	ldr	r3, [r7, #32]
 80053f4:	e853 3f00 	ldrex	r3, [r3]
 80053f8:	61fb      	str	r3, [r7, #28]
   return(result);
 80053fa:	69fb      	ldr	r3, [r7, #28]
 80053fc:	f023 0301 	bic.w	r3, r3, #1
 8005400:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	3314      	adds	r3, #20
 8005408:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800540a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800540c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800540e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005410:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005412:	e841 2300 	strex	r3, r2, [r1]
 8005416:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800541a:	2b00      	cmp	r3, #0
 800541c:	d1e5      	bne.n	80053ea <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005422:	2b01      	cmp	r3, #1
 8005424:	d119      	bne.n	800545a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	330c      	adds	r3, #12
 800542c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	e853 3f00 	ldrex	r3, [r3]
 8005434:	60bb      	str	r3, [r7, #8]
   return(result);
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	f023 0310 	bic.w	r3, r3, #16
 800543c:	647b      	str	r3, [r7, #68]	@ 0x44
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	330c      	adds	r3, #12
 8005444:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005446:	61ba      	str	r2, [r7, #24]
 8005448:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800544a:	6979      	ldr	r1, [r7, #20]
 800544c:	69ba      	ldr	r2, [r7, #24]
 800544e:	e841 2300 	strex	r3, r2, [r1]
 8005452:	613b      	str	r3, [r7, #16]
   return(result);
 8005454:	693b      	ldr	r3, [r7, #16]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d1e5      	bne.n	8005426 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2220      	movs	r2, #32
 800545e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2200      	movs	r2, #0
 8005466:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005468:	bf00      	nop
 800546a:	3754      	adds	r7, #84	@ 0x54
 800546c:	46bd      	mov	sp, r7
 800546e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005472:	4770      	bx	lr

08005474 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b084      	sub	sp, #16
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005480:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	2200      	movs	r2, #0
 8005486:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2200      	movs	r2, #0
 800548c:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800548e:	68f8      	ldr	r0, [r7, #12]
 8005490:	f7ff fee4 	bl	800525c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005494:	bf00      	nop
 8005496:	3710      	adds	r7, #16
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}

0800549c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800549c:	b480      	push	{r7}
 800549e:	b085      	sub	sp, #20
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054aa:	b2db      	uxtb	r3, r3
 80054ac:	2b21      	cmp	r3, #33	@ 0x21
 80054ae:	d13e      	bne.n	800552e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	689b      	ldr	r3, [r3, #8]
 80054b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054b8:	d114      	bne.n	80054e4 <UART_Transmit_IT+0x48>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	691b      	ldr	r3, [r3, #16]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d110      	bne.n	80054e4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6a1b      	ldr	r3, [r3, #32]
 80054c6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	881b      	ldrh	r3, [r3, #0]
 80054cc:	461a      	mov	r2, r3
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80054d6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6a1b      	ldr	r3, [r3, #32]
 80054dc:	1c9a      	adds	r2, r3, #2
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	621a      	str	r2, [r3, #32]
 80054e2:	e008      	b.n	80054f6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6a1b      	ldr	r3, [r3, #32]
 80054e8:	1c59      	adds	r1, r3, #1
 80054ea:	687a      	ldr	r2, [r7, #4]
 80054ec:	6211      	str	r1, [r2, #32]
 80054ee:	781a      	ldrb	r2, [r3, #0]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80054fa:	b29b      	uxth	r3, r3
 80054fc:	3b01      	subs	r3, #1
 80054fe:	b29b      	uxth	r3, r3
 8005500:	687a      	ldr	r2, [r7, #4]
 8005502:	4619      	mov	r1, r3
 8005504:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005506:	2b00      	cmp	r3, #0
 8005508:	d10f      	bne.n	800552a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	68da      	ldr	r2, [r3, #12]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005518:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	68da      	ldr	r2, [r3, #12]
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005528:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800552a:	2300      	movs	r3, #0
 800552c:	e000      	b.n	8005530 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800552e:	2302      	movs	r3, #2
  }
}
 8005530:	4618      	mov	r0, r3
 8005532:	3714      	adds	r7, #20
 8005534:	46bd      	mov	sp, r7
 8005536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553a:	4770      	bx	lr

0800553c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b082      	sub	sp, #8
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	68da      	ldr	r2, [r3, #12]
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005552:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2220      	movs	r2, #32
 8005558:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800555c:	6878      	ldr	r0, [r7, #4]
 800555e:	f7ff fe73 	bl	8005248 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005562:	2300      	movs	r3, #0
}
 8005564:	4618      	mov	r0, r3
 8005566:	3708      	adds	r7, #8
 8005568:	46bd      	mov	sp, r7
 800556a:	bd80      	pop	{r7, pc}

0800556c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b08c      	sub	sp, #48	@ 0x30
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800557a:	b2db      	uxtb	r3, r3
 800557c:	2b22      	cmp	r3, #34	@ 0x22
 800557e:	f040 80ae 	bne.w	80056de <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	689b      	ldr	r3, [r3, #8]
 8005586:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800558a:	d117      	bne.n	80055bc <UART_Receive_IT+0x50>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	691b      	ldr	r3, [r3, #16]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d113      	bne.n	80055bc <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005594:	2300      	movs	r3, #0
 8005596:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800559c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	685b      	ldr	r3, [r3, #4]
 80055a4:	b29b      	uxth	r3, r3
 80055a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055aa:	b29a      	uxth	r2, r3
 80055ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055ae:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055b4:	1c9a      	adds	r2, r3, #2
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	629a      	str	r2, [r3, #40]	@ 0x28
 80055ba:	e026      	b.n	800560a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80055c2:	2300      	movs	r3, #0
 80055c4:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	689b      	ldr	r3, [r3, #8]
 80055ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055ce:	d007      	beq.n	80055e0 <UART_Receive_IT+0x74>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	689b      	ldr	r3, [r3, #8]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d10a      	bne.n	80055ee <UART_Receive_IT+0x82>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	691b      	ldr	r3, [r3, #16]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d106      	bne.n	80055ee <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	b2da      	uxtb	r2, r3
 80055e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055ea:	701a      	strb	r2, [r3, #0]
 80055ec:	e008      	b.n	8005600 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	b2db      	uxtb	r3, r3
 80055f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80055fa:	b2da      	uxtb	r2, r3
 80055fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055fe:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005604:	1c5a      	adds	r2, r3, #1
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800560e:	b29b      	uxth	r3, r3
 8005610:	3b01      	subs	r3, #1
 8005612:	b29b      	uxth	r3, r3
 8005614:	687a      	ldr	r2, [r7, #4]
 8005616:	4619      	mov	r1, r3
 8005618:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800561a:	2b00      	cmp	r3, #0
 800561c:	d15d      	bne.n	80056da <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	68da      	ldr	r2, [r3, #12]
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f022 0220 	bic.w	r2, r2, #32
 800562c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	68da      	ldr	r2, [r3, #12]
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800563c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	695a      	ldr	r2, [r3, #20]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f022 0201 	bic.w	r2, r2, #1
 800564c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2220      	movs	r2, #32
 8005652:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2200      	movs	r2, #0
 800565a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005660:	2b01      	cmp	r3, #1
 8005662:	d135      	bne.n	80056d0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2200      	movs	r2, #0
 8005668:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	330c      	adds	r3, #12
 8005670:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005672:	697b      	ldr	r3, [r7, #20]
 8005674:	e853 3f00 	ldrex	r3, [r3]
 8005678:	613b      	str	r3, [r7, #16]
   return(result);
 800567a:	693b      	ldr	r3, [r7, #16]
 800567c:	f023 0310 	bic.w	r3, r3, #16
 8005680:	627b      	str	r3, [r7, #36]	@ 0x24
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	330c      	adds	r3, #12
 8005688:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800568a:	623a      	str	r2, [r7, #32]
 800568c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800568e:	69f9      	ldr	r1, [r7, #28]
 8005690:	6a3a      	ldr	r2, [r7, #32]
 8005692:	e841 2300 	strex	r3, r2, [r1]
 8005696:	61bb      	str	r3, [r7, #24]
   return(result);
 8005698:	69bb      	ldr	r3, [r7, #24]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d1e5      	bne.n	800566a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f003 0310 	and.w	r3, r3, #16
 80056a8:	2b10      	cmp	r3, #16
 80056aa:	d10a      	bne.n	80056c2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80056ac:	2300      	movs	r3, #0
 80056ae:	60fb      	str	r3, [r7, #12]
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	60fb      	str	r3, [r7, #12]
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	685b      	ldr	r3, [r3, #4]
 80056be:	60fb      	str	r3, [r7, #12]
 80056c0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80056c6:	4619      	mov	r1, r3
 80056c8:	6878      	ldr	r0, [r7, #4]
 80056ca:	f7ff fdd1 	bl	8005270 <HAL_UARTEx_RxEventCallback>
 80056ce:	e002      	b.n	80056d6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80056d0:	6878      	ldr	r0, [r7, #4]
 80056d2:	f7fb ff61 	bl	8001598 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80056d6:	2300      	movs	r3, #0
 80056d8:	e002      	b.n	80056e0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80056da:	2300      	movs	r3, #0
 80056dc:	e000      	b.n	80056e0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80056de:	2302      	movs	r3, #2
  }
}
 80056e0:	4618      	mov	r0, r3
 80056e2:	3730      	adds	r7, #48	@ 0x30
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bd80      	pop	{r7, pc}

080056e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80056e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80056ec:	b0c0      	sub	sp, #256	@ 0x100
 80056ee:	af00      	add	r7, sp, #0
 80056f0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80056f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	691b      	ldr	r3, [r3, #16]
 80056fc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005700:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005704:	68d9      	ldr	r1, [r3, #12]
 8005706:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800570a:	681a      	ldr	r2, [r3, #0]
 800570c:	ea40 0301 	orr.w	r3, r0, r1
 8005710:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005712:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005716:	689a      	ldr	r2, [r3, #8]
 8005718:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800571c:	691b      	ldr	r3, [r3, #16]
 800571e:	431a      	orrs	r2, r3
 8005720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005724:	695b      	ldr	r3, [r3, #20]
 8005726:	431a      	orrs	r2, r3
 8005728:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800572c:	69db      	ldr	r3, [r3, #28]
 800572e:	4313      	orrs	r3, r2
 8005730:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005734:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	68db      	ldr	r3, [r3, #12]
 800573c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005740:	f021 010c 	bic.w	r1, r1, #12
 8005744:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005748:	681a      	ldr	r2, [r3, #0]
 800574a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800574e:	430b      	orrs	r3, r1
 8005750:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005752:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	695b      	ldr	r3, [r3, #20]
 800575a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800575e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005762:	6999      	ldr	r1, [r3, #24]
 8005764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005768:	681a      	ldr	r2, [r3, #0]
 800576a:	ea40 0301 	orr.w	r3, r0, r1
 800576e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005770:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005774:	681a      	ldr	r2, [r3, #0]
 8005776:	4b8f      	ldr	r3, [pc, #572]	@ (80059b4 <UART_SetConfig+0x2cc>)
 8005778:	429a      	cmp	r2, r3
 800577a:	d005      	beq.n	8005788 <UART_SetConfig+0xa0>
 800577c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005780:	681a      	ldr	r2, [r3, #0]
 8005782:	4b8d      	ldr	r3, [pc, #564]	@ (80059b8 <UART_SetConfig+0x2d0>)
 8005784:	429a      	cmp	r2, r3
 8005786:	d104      	bne.n	8005792 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005788:	f7ff f876 	bl	8004878 <HAL_RCC_GetPCLK2Freq>
 800578c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005790:	e003      	b.n	800579a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005792:	f7ff f85d 	bl	8004850 <HAL_RCC_GetPCLK1Freq>
 8005796:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800579a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800579e:	69db      	ldr	r3, [r3, #28]
 80057a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057a4:	f040 810c 	bne.w	80059c0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80057a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80057ac:	2200      	movs	r2, #0
 80057ae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80057b2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80057b6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80057ba:	4622      	mov	r2, r4
 80057bc:	462b      	mov	r3, r5
 80057be:	1891      	adds	r1, r2, r2
 80057c0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80057c2:	415b      	adcs	r3, r3
 80057c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80057c6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80057ca:	4621      	mov	r1, r4
 80057cc:	eb12 0801 	adds.w	r8, r2, r1
 80057d0:	4629      	mov	r1, r5
 80057d2:	eb43 0901 	adc.w	r9, r3, r1
 80057d6:	f04f 0200 	mov.w	r2, #0
 80057da:	f04f 0300 	mov.w	r3, #0
 80057de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80057e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80057e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80057ea:	4690      	mov	r8, r2
 80057ec:	4699      	mov	r9, r3
 80057ee:	4623      	mov	r3, r4
 80057f0:	eb18 0303 	adds.w	r3, r8, r3
 80057f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80057f8:	462b      	mov	r3, r5
 80057fa:	eb49 0303 	adc.w	r3, r9, r3
 80057fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005802:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	2200      	movs	r2, #0
 800580a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800580e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005812:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005816:	460b      	mov	r3, r1
 8005818:	18db      	adds	r3, r3, r3
 800581a:	653b      	str	r3, [r7, #80]	@ 0x50
 800581c:	4613      	mov	r3, r2
 800581e:	eb42 0303 	adc.w	r3, r2, r3
 8005822:	657b      	str	r3, [r7, #84]	@ 0x54
 8005824:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005828:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800582c:	f7fb fa2c 	bl	8000c88 <__aeabi_uldivmod>
 8005830:	4602      	mov	r2, r0
 8005832:	460b      	mov	r3, r1
 8005834:	4b61      	ldr	r3, [pc, #388]	@ (80059bc <UART_SetConfig+0x2d4>)
 8005836:	fba3 2302 	umull	r2, r3, r3, r2
 800583a:	095b      	lsrs	r3, r3, #5
 800583c:	011c      	lsls	r4, r3, #4
 800583e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005842:	2200      	movs	r2, #0
 8005844:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005848:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800584c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005850:	4642      	mov	r2, r8
 8005852:	464b      	mov	r3, r9
 8005854:	1891      	adds	r1, r2, r2
 8005856:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005858:	415b      	adcs	r3, r3
 800585a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800585c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005860:	4641      	mov	r1, r8
 8005862:	eb12 0a01 	adds.w	sl, r2, r1
 8005866:	4649      	mov	r1, r9
 8005868:	eb43 0b01 	adc.w	fp, r3, r1
 800586c:	f04f 0200 	mov.w	r2, #0
 8005870:	f04f 0300 	mov.w	r3, #0
 8005874:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005878:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800587c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005880:	4692      	mov	sl, r2
 8005882:	469b      	mov	fp, r3
 8005884:	4643      	mov	r3, r8
 8005886:	eb1a 0303 	adds.w	r3, sl, r3
 800588a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800588e:	464b      	mov	r3, r9
 8005890:	eb4b 0303 	adc.w	r3, fp, r3
 8005894:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005898:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	2200      	movs	r2, #0
 80058a0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80058a4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80058a8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80058ac:	460b      	mov	r3, r1
 80058ae:	18db      	adds	r3, r3, r3
 80058b0:	643b      	str	r3, [r7, #64]	@ 0x40
 80058b2:	4613      	mov	r3, r2
 80058b4:	eb42 0303 	adc.w	r3, r2, r3
 80058b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80058ba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80058be:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80058c2:	f7fb f9e1 	bl	8000c88 <__aeabi_uldivmod>
 80058c6:	4602      	mov	r2, r0
 80058c8:	460b      	mov	r3, r1
 80058ca:	4611      	mov	r1, r2
 80058cc:	4b3b      	ldr	r3, [pc, #236]	@ (80059bc <UART_SetConfig+0x2d4>)
 80058ce:	fba3 2301 	umull	r2, r3, r3, r1
 80058d2:	095b      	lsrs	r3, r3, #5
 80058d4:	2264      	movs	r2, #100	@ 0x64
 80058d6:	fb02 f303 	mul.w	r3, r2, r3
 80058da:	1acb      	subs	r3, r1, r3
 80058dc:	00db      	lsls	r3, r3, #3
 80058de:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80058e2:	4b36      	ldr	r3, [pc, #216]	@ (80059bc <UART_SetConfig+0x2d4>)
 80058e4:	fba3 2302 	umull	r2, r3, r3, r2
 80058e8:	095b      	lsrs	r3, r3, #5
 80058ea:	005b      	lsls	r3, r3, #1
 80058ec:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80058f0:	441c      	add	r4, r3
 80058f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80058f6:	2200      	movs	r2, #0
 80058f8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80058fc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005900:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005904:	4642      	mov	r2, r8
 8005906:	464b      	mov	r3, r9
 8005908:	1891      	adds	r1, r2, r2
 800590a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800590c:	415b      	adcs	r3, r3
 800590e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005910:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005914:	4641      	mov	r1, r8
 8005916:	1851      	adds	r1, r2, r1
 8005918:	6339      	str	r1, [r7, #48]	@ 0x30
 800591a:	4649      	mov	r1, r9
 800591c:	414b      	adcs	r3, r1
 800591e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005920:	f04f 0200 	mov.w	r2, #0
 8005924:	f04f 0300 	mov.w	r3, #0
 8005928:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800592c:	4659      	mov	r1, fp
 800592e:	00cb      	lsls	r3, r1, #3
 8005930:	4651      	mov	r1, sl
 8005932:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005936:	4651      	mov	r1, sl
 8005938:	00ca      	lsls	r2, r1, #3
 800593a:	4610      	mov	r0, r2
 800593c:	4619      	mov	r1, r3
 800593e:	4603      	mov	r3, r0
 8005940:	4642      	mov	r2, r8
 8005942:	189b      	adds	r3, r3, r2
 8005944:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005948:	464b      	mov	r3, r9
 800594a:	460a      	mov	r2, r1
 800594c:	eb42 0303 	adc.w	r3, r2, r3
 8005950:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005954:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005958:	685b      	ldr	r3, [r3, #4]
 800595a:	2200      	movs	r2, #0
 800595c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005960:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005964:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005968:	460b      	mov	r3, r1
 800596a:	18db      	adds	r3, r3, r3
 800596c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800596e:	4613      	mov	r3, r2
 8005970:	eb42 0303 	adc.w	r3, r2, r3
 8005974:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005976:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800597a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800597e:	f7fb f983 	bl	8000c88 <__aeabi_uldivmod>
 8005982:	4602      	mov	r2, r0
 8005984:	460b      	mov	r3, r1
 8005986:	4b0d      	ldr	r3, [pc, #52]	@ (80059bc <UART_SetConfig+0x2d4>)
 8005988:	fba3 1302 	umull	r1, r3, r3, r2
 800598c:	095b      	lsrs	r3, r3, #5
 800598e:	2164      	movs	r1, #100	@ 0x64
 8005990:	fb01 f303 	mul.w	r3, r1, r3
 8005994:	1ad3      	subs	r3, r2, r3
 8005996:	00db      	lsls	r3, r3, #3
 8005998:	3332      	adds	r3, #50	@ 0x32
 800599a:	4a08      	ldr	r2, [pc, #32]	@ (80059bc <UART_SetConfig+0x2d4>)
 800599c:	fba2 2303 	umull	r2, r3, r2, r3
 80059a0:	095b      	lsrs	r3, r3, #5
 80059a2:	f003 0207 	and.w	r2, r3, #7
 80059a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	4422      	add	r2, r4
 80059ae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80059b0:	e106      	b.n	8005bc0 <UART_SetConfig+0x4d8>
 80059b2:	bf00      	nop
 80059b4:	40011000 	.word	0x40011000
 80059b8:	40011400 	.word	0x40011400
 80059bc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80059c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80059c4:	2200      	movs	r2, #0
 80059c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80059ca:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80059ce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80059d2:	4642      	mov	r2, r8
 80059d4:	464b      	mov	r3, r9
 80059d6:	1891      	adds	r1, r2, r2
 80059d8:	6239      	str	r1, [r7, #32]
 80059da:	415b      	adcs	r3, r3
 80059dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80059de:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80059e2:	4641      	mov	r1, r8
 80059e4:	1854      	adds	r4, r2, r1
 80059e6:	4649      	mov	r1, r9
 80059e8:	eb43 0501 	adc.w	r5, r3, r1
 80059ec:	f04f 0200 	mov.w	r2, #0
 80059f0:	f04f 0300 	mov.w	r3, #0
 80059f4:	00eb      	lsls	r3, r5, #3
 80059f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80059fa:	00e2      	lsls	r2, r4, #3
 80059fc:	4614      	mov	r4, r2
 80059fe:	461d      	mov	r5, r3
 8005a00:	4643      	mov	r3, r8
 8005a02:	18e3      	adds	r3, r4, r3
 8005a04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005a08:	464b      	mov	r3, r9
 8005a0a:	eb45 0303 	adc.w	r3, r5, r3
 8005a0e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005a12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005a1e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005a22:	f04f 0200 	mov.w	r2, #0
 8005a26:	f04f 0300 	mov.w	r3, #0
 8005a2a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005a2e:	4629      	mov	r1, r5
 8005a30:	008b      	lsls	r3, r1, #2
 8005a32:	4621      	mov	r1, r4
 8005a34:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005a38:	4621      	mov	r1, r4
 8005a3a:	008a      	lsls	r2, r1, #2
 8005a3c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005a40:	f7fb f922 	bl	8000c88 <__aeabi_uldivmod>
 8005a44:	4602      	mov	r2, r0
 8005a46:	460b      	mov	r3, r1
 8005a48:	4b60      	ldr	r3, [pc, #384]	@ (8005bcc <UART_SetConfig+0x4e4>)
 8005a4a:	fba3 2302 	umull	r2, r3, r3, r2
 8005a4e:	095b      	lsrs	r3, r3, #5
 8005a50:	011c      	lsls	r4, r3, #4
 8005a52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a56:	2200      	movs	r2, #0
 8005a58:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005a5c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005a60:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005a64:	4642      	mov	r2, r8
 8005a66:	464b      	mov	r3, r9
 8005a68:	1891      	adds	r1, r2, r2
 8005a6a:	61b9      	str	r1, [r7, #24]
 8005a6c:	415b      	adcs	r3, r3
 8005a6e:	61fb      	str	r3, [r7, #28]
 8005a70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005a74:	4641      	mov	r1, r8
 8005a76:	1851      	adds	r1, r2, r1
 8005a78:	6139      	str	r1, [r7, #16]
 8005a7a:	4649      	mov	r1, r9
 8005a7c:	414b      	adcs	r3, r1
 8005a7e:	617b      	str	r3, [r7, #20]
 8005a80:	f04f 0200 	mov.w	r2, #0
 8005a84:	f04f 0300 	mov.w	r3, #0
 8005a88:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005a8c:	4659      	mov	r1, fp
 8005a8e:	00cb      	lsls	r3, r1, #3
 8005a90:	4651      	mov	r1, sl
 8005a92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005a96:	4651      	mov	r1, sl
 8005a98:	00ca      	lsls	r2, r1, #3
 8005a9a:	4610      	mov	r0, r2
 8005a9c:	4619      	mov	r1, r3
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	4642      	mov	r2, r8
 8005aa2:	189b      	adds	r3, r3, r2
 8005aa4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005aa8:	464b      	mov	r3, r9
 8005aaa:	460a      	mov	r2, r1
 8005aac:	eb42 0303 	adc.w	r3, r2, r3
 8005ab0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005ab4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ab8:	685b      	ldr	r3, [r3, #4]
 8005aba:	2200      	movs	r2, #0
 8005abc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005abe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005ac0:	f04f 0200 	mov.w	r2, #0
 8005ac4:	f04f 0300 	mov.w	r3, #0
 8005ac8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005acc:	4649      	mov	r1, r9
 8005ace:	008b      	lsls	r3, r1, #2
 8005ad0:	4641      	mov	r1, r8
 8005ad2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ad6:	4641      	mov	r1, r8
 8005ad8:	008a      	lsls	r2, r1, #2
 8005ada:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005ade:	f7fb f8d3 	bl	8000c88 <__aeabi_uldivmod>
 8005ae2:	4602      	mov	r2, r0
 8005ae4:	460b      	mov	r3, r1
 8005ae6:	4611      	mov	r1, r2
 8005ae8:	4b38      	ldr	r3, [pc, #224]	@ (8005bcc <UART_SetConfig+0x4e4>)
 8005aea:	fba3 2301 	umull	r2, r3, r3, r1
 8005aee:	095b      	lsrs	r3, r3, #5
 8005af0:	2264      	movs	r2, #100	@ 0x64
 8005af2:	fb02 f303 	mul.w	r3, r2, r3
 8005af6:	1acb      	subs	r3, r1, r3
 8005af8:	011b      	lsls	r3, r3, #4
 8005afa:	3332      	adds	r3, #50	@ 0x32
 8005afc:	4a33      	ldr	r2, [pc, #204]	@ (8005bcc <UART_SetConfig+0x4e4>)
 8005afe:	fba2 2303 	umull	r2, r3, r2, r3
 8005b02:	095b      	lsrs	r3, r3, #5
 8005b04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005b08:	441c      	add	r4, r3
 8005b0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b0e:	2200      	movs	r2, #0
 8005b10:	673b      	str	r3, [r7, #112]	@ 0x70
 8005b12:	677a      	str	r2, [r7, #116]	@ 0x74
 8005b14:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005b18:	4642      	mov	r2, r8
 8005b1a:	464b      	mov	r3, r9
 8005b1c:	1891      	adds	r1, r2, r2
 8005b1e:	60b9      	str	r1, [r7, #8]
 8005b20:	415b      	adcs	r3, r3
 8005b22:	60fb      	str	r3, [r7, #12]
 8005b24:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005b28:	4641      	mov	r1, r8
 8005b2a:	1851      	adds	r1, r2, r1
 8005b2c:	6039      	str	r1, [r7, #0]
 8005b2e:	4649      	mov	r1, r9
 8005b30:	414b      	adcs	r3, r1
 8005b32:	607b      	str	r3, [r7, #4]
 8005b34:	f04f 0200 	mov.w	r2, #0
 8005b38:	f04f 0300 	mov.w	r3, #0
 8005b3c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005b40:	4659      	mov	r1, fp
 8005b42:	00cb      	lsls	r3, r1, #3
 8005b44:	4651      	mov	r1, sl
 8005b46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005b4a:	4651      	mov	r1, sl
 8005b4c:	00ca      	lsls	r2, r1, #3
 8005b4e:	4610      	mov	r0, r2
 8005b50:	4619      	mov	r1, r3
 8005b52:	4603      	mov	r3, r0
 8005b54:	4642      	mov	r2, r8
 8005b56:	189b      	adds	r3, r3, r2
 8005b58:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005b5a:	464b      	mov	r3, r9
 8005b5c:	460a      	mov	r2, r1
 8005b5e:	eb42 0303 	adc.w	r3, r2, r3
 8005b62:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005b64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b68:	685b      	ldr	r3, [r3, #4]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	663b      	str	r3, [r7, #96]	@ 0x60
 8005b6e:	667a      	str	r2, [r7, #100]	@ 0x64
 8005b70:	f04f 0200 	mov.w	r2, #0
 8005b74:	f04f 0300 	mov.w	r3, #0
 8005b78:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005b7c:	4649      	mov	r1, r9
 8005b7e:	008b      	lsls	r3, r1, #2
 8005b80:	4641      	mov	r1, r8
 8005b82:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005b86:	4641      	mov	r1, r8
 8005b88:	008a      	lsls	r2, r1, #2
 8005b8a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005b8e:	f7fb f87b 	bl	8000c88 <__aeabi_uldivmod>
 8005b92:	4602      	mov	r2, r0
 8005b94:	460b      	mov	r3, r1
 8005b96:	4b0d      	ldr	r3, [pc, #52]	@ (8005bcc <UART_SetConfig+0x4e4>)
 8005b98:	fba3 1302 	umull	r1, r3, r3, r2
 8005b9c:	095b      	lsrs	r3, r3, #5
 8005b9e:	2164      	movs	r1, #100	@ 0x64
 8005ba0:	fb01 f303 	mul.w	r3, r1, r3
 8005ba4:	1ad3      	subs	r3, r2, r3
 8005ba6:	011b      	lsls	r3, r3, #4
 8005ba8:	3332      	adds	r3, #50	@ 0x32
 8005baa:	4a08      	ldr	r2, [pc, #32]	@ (8005bcc <UART_SetConfig+0x4e4>)
 8005bac:	fba2 2303 	umull	r2, r3, r2, r3
 8005bb0:	095b      	lsrs	r3, r3, #5
 8005bb2:	f003 020f 	and.w	r2, r3, #15
 8005bb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	4422      	add	r2, r4
 8005bbe:	609a      	str	r2, [r3, #8]
}
 8005bc0:	bf00      	nop
 8005bc2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005bcc:	51eb851f 	.word	0x51eb851f

08005bd0 <arm_biquad_cascade_df1_init_f32>:
 8005bd0:	b538      	push	{r3, r4, r5, lr}
 8005bd2:	4604      	mov	r4, r0
 8005bd4:	6082      	str	r2, [r0, #8]
 8005bd6:	6001      	str	r1, [r0, #0]
 8005bd8:	461d      	mov	r5, r3
 8005bda:	010a      	lsls	r2, r1, #4
 8005bdc:	4618      	mov	r0, r3
 8005bde:	2100      	movs	r1, #0
 8005be0:	f001 f994 	bl	8006f0c <memset>
 8005be4:	6065      	str	r5, [r4, #4]
 8005be6:	bd38      	pop	{r3, r4, r5, pc}

08005be8 <arm_biquad_cascade_df1_f32>:
 8005be8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005bec:	ed2d 8b02 	vpush	{d8}
 8005bf0:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8005bf4:	6886      	ldr	r6, [r0, #8]
 8005bf6:	6845      	ldr	r5, [r0, #4]
 8005bf8:	6807      	ldr	r7, [r0, #0]
 8005bfa:	4696      	mov	lr, r2
 8005bfc:	ea4f 180c 	mov.w	r8, ip, lsl #4
 8005c00:	f003 0203 	and.w	r2, r3, #3
 8005c04:	eb0e 0908 	add.w	r9, lr, r8
 8005c08:	3614      	adds	r6, #20
 8005c0a:	3510      	adds	r5, #16
 8005c0c:	ed16 2a05 	vldr	s4, [r6, #-20]	@ 0xffffffec
 8005c10:	ed56 1a04 	vldr	s3, [r6, #-16]
 8005c14:	ed16 1a03 	vldr	s2, [r6, #-12]
 8005c18:	ed56 0a02 	vldr	s1, [r6, #-8]
 8005c1c:	ed16 0a01 	vldr	s0, [r6, #-4]
 8005c20:	ed15 8a04 	vldr	s16, [r5, #-16]
 8005c24:	ed55 8a03 	vldr	s17, [r5, #-12]
 8005c28:	ed15 7a02 	vldr	s14, [r5, #-8]
 8005c2c:	ed55 7a01 	vldr	s15, [r5, #-4]
 8005c30:	f1bc 0f00 	cmp.w	ip, #0
 8005c34:	f000 80a5 	beq.w	8005d82 <arm_biquad_cascade_df1_f32+0x19a>
 8005c38:	f101 0010 	add.w	r0, r1, #16
 8005c3c:	f10e 0310 	add.w	r3, lr, #16
 8005c40:	4664      	mov	r4, ip
 8005c42:	ed50 3a04 	vldr	s7, [r0, #-16]
 8005c46:	ee21 6a88 	vmul.f32	s12, s3, s16
 8005c4a:	ee22 5a23 	vmul.f32	s10, s4, s7
 8005c4e:	ee61 8a28 	vmul.f32	s17, s2, s17
 8005c52:	ee35 6a06 	vadd.f32	s12, s10, s12
 8005c56:	ee60 6a87 	vmul.f32	s13, s1, s14
 8005c5a:	ee36 6a28 	vadd.f32	s12, s12, s17
 8005c5e:	ee60 7a27 	vmul.f32	s15, s0, s15
 8005c62:	ee76 5a26 	vadd.f32	s11, s12, s13
 8005c66:	ee61 6aa3 	vmul.f32	s13, s3, s7
 8005c6a:	ee75 7aa7 	vadd.f32	s15, s11, s15
 8005c6e:	ee21 8a08 	vmul.f32	s16, s2, s16
 8005c72:	ed43 7a04 	vstr	s15, [r3, #-16]
 8005c76:	ed50 2a03 	vldr	s5, [r0, #-12]
 8005c7a:	ee22 6a22 	vmul.f32	s12, s4, s5
 8005c7e:	ee60 5aa7 	vmul.f32	s11, s1, s15
 8005c82:	ee36 6a26 	vadd.f32	s12, s12, s13
 8005c86:	ee20 7a07 	vmul.f32	s14, s0, s14
 8005c8a:	ee76 6a08 	vadd.f32	s13, s12, s16
 8005c8e:	ee21 3aa2 	vmul.f32	s6, s3, s5
 8005c92:	ee76 6aa5 	vadd.f32	s13, s13, s11
 8005c96:	ee21 8a23 	vmul.f32	s16, s2, s7
 8005c9a:	ee36 7a87 	vadd.f32	s14, s13, s14
 8005c9e:	ee60 7a27 	vmul.f32	s15, s0, s15
 8005ca2:	ed03 7a03 	vstr	s14, [r3, #-12]
 8005ca6:	ed50 8a02 	vldr	s17, [r0, #-8]
 8005caa:	ee62 3a28 	vmul.f32	s7, s4, s17
 8005cae:	ee20 6a87 	vmul.f32	s12, s1, s14
 8005cb2:	ee33 3a83 	vadd.f32	s6, s7, s6
 8005cb6:	ee21 4aa8 	vmul.f32	s8, s3, s17
 8005cba:	ee73 6a08 	vadd.f32	s13, s6, s16
 8005cbe:	ee61 2a22 	vmul.f32	s5, s2, s5
 8005cc2:	ee76 6a86 	vadd.f32	s13, s13, s12
 8005cc6:	ee20 7a07 	vmul.f32	s14, s0, s14
 8005cca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005cce:	3c01      	subs	r4, #1
 8005cd0:	ed43 7a02 	vstr	s15, [r3, #-8]
 8005cd4:	ed10 8a01 	vldr	s16, [r0, #-4]
 8005cd8:	ee62 3a08 	vmul.f32	s7, s4, s16
 8005cdc:	ee60 6aa7 	vmul.f32	s13, s1, s15
 8005ce0:	ee73 3a84 	vadd.f32	s7, s7, s8
 8005ce4:	f100 0010 	add.w	r0, r0, #16
 8005ce8:	ee33 4aa2 	vadd.f32	s8, s7, s5
 8005cec:	f103 0310 	add.w	r3, r3, #16
 8005cf0:	ee34 4a26 	vadd.f32	s8, s8, s13
 8005cf4:	ee34 7a07 	vadd.f32	s14, s8, s14
 8005cf8:	ed03 7a05 	vstr	s14, [r3, #-20]	@ 0xffffffec
 8005cfc:	d1a1      	bne.n	8005c42 <arm_biquad_cascade_df1_f32+0x5a>
 8005cfe:	4441      	add	r1, r8
 8005d00:	4648      	mov	r0, r9
 8005d02:	b3aa      	cbz	r2, 8005d70 <arm_biquad_cascade_df1_f32+0x188>
 8005d04:	4613      	mov	r3, r2
 8005d06:	e003      	b.n	8005d10 <arm_biquad_cascade_df1_f32+0x128>
 8005d08:	eeb0 7a45 	vmov.f32	s14, s10
 8005d0c:	eeb0 8a43 	vmov.f32	s16, s6
 8005d10:	ecb1 3a01 	vldmia	r1!, {s6}
 8005d14:	ee21 6a88 	vmul.f32	s12, s3, s16
 8005d18:	ee62 3a03 	vmul.f32	s7, s4, s6
 8005d1c:	ee61 8a28 	vmul.f32	s17, s2, s17
 8005d20:	ee33 4a86 	vadd.f32	s8, s7, s12
 8005d24:	ee60 4a87 	vmul.f32	s9, s1, s14
 8005d28:	ee34 6a28 	vadd.f32	s12, s8, s17
 8005d2c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8005d30:	ee76 4a24 	vadd.f32	s9, s12, s9
 8005d34:	3b01      	subs	r3, #1
 8005d36:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8005d3a:	eef0 8a48 	vmov.f32	s17, s16
 8005d3e:	eef0 7a47 	vmov.f32	s15, s14
 8005d42:	eca0 5a01 	vstmia	r0!, {s10}
 8005d46:	d1df      	bne.n	8005d08 <arm_biquad_cascade_df1_f32+0x120>
 8005d48:	3f01      	subs	r7, #1
 8005d4a:	ed05 3a04 	vstr	s6, [r5, #-16]
 8005d4e:	ed05 8a03 	vstr	s16, [r5, #-12]
 8005d52:	ed05 5a02 	vstr	s10, [r5, #-8]
 8005d56:	ed05 7a01 	vstr	s14, [r5, #-4]
 8005d5a:	f106 0614 	add.w	r6, r6, #20
 8005d5e:	f105 0510 	add.w	r5, r5, #16
 8005d62:	4671      	mov	r1, lr
 8005d64:	f47f af52 	bne.w	8005c0c <arm_biquad_cascade_df1_f32+0x24>
 8005d68:	ecbd 8b02 	vpop	{d8}
 8005d6c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005d70:	eeb0 5a47 	vmov.f32	s10, s14
 8005d74:	eeb0 3a48 	vmov.f32	s6, s16
 8005d78:	eeb0 7a67 	vmov.f32	s14, s15
 8005d7c:	eeb0 8a68 	vmov.f32	s16, s17
 8005d80:	e7e2      	b.n	8005d48 <arm_biquad_cascade_df1_f32+0x160>
 8005d82:	4670      	mov	r0, lr
 8005d84:	e7bd      	b.n	8005d02 <arm_biquad_cascade_df1_f32+0x11a>
 8005d86:	bf00      	nop

08005d88 <__cvt>:
 8005d88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d8c:	ec57 6b10 	vmov	r6, r7, d0
 8005d90:	2f00      	cmp	r7, #0
 8005d92:	460c      	mov	r4, r1
 8005d94:	4619      	mov	r1, r3
 8005d96:	463b      	mov	r3, r7
 8005d98:	bfbb      	ittet	lt
 8005d9a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005d9e:	461f      	movlt	r7, r3
 8005da0:	2300      	movge	r3, #0
 8005da2:	232d      	movlt	r3, #45	@ 0x2d
 8005da4:	700b      	strb	r3, [r1, #0]
 8005da6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005da8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005dac:	4691      	mov	r9, r2
 8005dae:	f023 0820 	bic.w	r8, r3, #32
 8005db2:	bfbc      	itt	lt
 8005db4:	4632      	movlt	r2, r6
 8005db6:	4616      	movlt	r6, r2
 8005db8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005dbc:	d005      	beq.n	8005dca <__cvt+0x42>
 8005dbe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005dc2:	d100      	bne.n	8005dc6 <__cvt+0x3e>
 8005dc4:	3401      	adds	r4, #1
 8005dc6:	2102      	movs	r1, #2
 8005dc8:	e000      	b.n	8005dcc <__cvt+0x44>
 8005dca:	2103      	movs	r1, #3
 8005dcc:	ab03      	add	r3, sp, #12
 8005dce:	9301      	str	r3, [sp, #4]
 8005dd0:	ab02      	add	r3, sp, #8
 8005dd2:	9300      	str	r3, [sp, #0]
 8005dd4:	ec47 6b10 	vmov	d0, r6, r7
 8005dd8:	4653      	mov	r3, sl
 8005dda:	4622      	mov	r2, r4
 8005ddc:	f001 f9b8 	bl	8007150 <_dtoa_r>
 8005de0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005de4:	4605      	mov	r5, r0
 8005de6:	d119      	bne.n	8005e1c <__cvt+0x94>
 8005de8:	f019 0f01 	tst.w	r9, #1
 8005dec:	d00e      	beq.n	8005e0c <__cvt+0x84>
 8005dee:	eb00 0904 	add.w	r9, r0, r4
 8005df2:	2200      	movs	r2, #0
 8005df4:	2300      	movs	r3, #0
 8005df6:	4630      	mov	r0, r6
 8005df8:	4639      	mov	r1, r7
 8005dfa:	f7fa fe65 	bl	8000ac8 <__aeabi_dcmpeq>
 8005dfe:	b108      	cbz	r0, 8005e04 <__cvt+0x7c>
 8005e00:	f8cd 900c 	str.w	r9, [sp, #12]
 8005e04:	2230      	movs	r2, #48	@ 0x30
 8005e06:	9b03      	ldr	r3, [sp, #12]
 8005e08:	454b      	cmp	r3, r9
 8005e0a:	d31e      	bcc.n	8005e4a <__cvt+0xc2>
 8005e0c:	9b03      	ldr	r3, [sp, #12]
 8005e0e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005e10:	1b5b      	subs	r3, r3, r5
 8005e12:	4628      	mov	r0, r5
 8005e14:	6013      	str	r3, [r2, #0]
 8005e16:	b004      	add	sp, #16
 8005e18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e1c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005e20:	eb00 0904 	add.w	r9, r0, r4
 8005e24:	d1e5      	bne.n	8005df2 <__cvt+0x6a>
 8005e26:	7803      	ldrb	r3, [r0, #0]
 8005e28:	2b30      	cmp	r3, #48	@ 0x30
 8005e2a:	d10a      	bne.n	8005e42 <__cvt+0xba>
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	2300      	movs	r3, #0
 8005e30:	4630      	mov	r0, r6
 8005e32:	4639      	mov	r1, r7
 8005e34:	f7fa fe48 	bl	8000ac8 <__aeabi_dcmpeq>
 8005e38:	b918      	cbnz	r0, 8005e42 <__cvt+0xba>
 8005e3a:	f1c4 0401 	rsb	r4, r4, #1
 8005e3e:	f8ca 4000 	str.w	r4, [sl]
 8005e42:	f8da 3000 	ldr.w	r3, [sl]
 8005e46:	4499      	add	r9, r3
 8005e48:	e7d3      	b.n	8005df2 <__cvt+0x6a>
 8005e4a:	1c59      	adds	r1, r3, #1
 8005e4c:	9103      	str	r1, [sp, #12]
 8005e4e:	701a      	strb	r2, [r3, #0]
 8005e50:	e7d9      	b.n	8005e06 <__cvt+0x7e>

08005e52 <__exponent>:
 8005e52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e54:	2900      	cmp	r1, #0
 8005e56:	bfba      	itte	lt
 8005e58:	4249      	neglt	r1, r1
 8005e5a:	232d      	movlt	r3, #45	@ 0x2d
 8005e5c:	232b      	movge	r3, #43	@ 0x2b
 8005e5e:	2909      	cmp	r1, #9
 8005e60:	7002      	strb	r2, [r0, #0]
 8005e62:	7043      	strb	r3, [r0, #1]
 8005e64:	dd29      	ble.n	8005eba <__exponent+0x68>
 8005e66:	f10d 0307 	add.w	r3, sp, #7
 8005e6a:	461d      	mov	r5, r3
 8005e6c:	270a      	movs	r7, #10
 8005e6e:	461a      	mov	r2, r3
 8005e70:	fbb1 f6f7 	udiv	r6, r1, r7
 8005e74:	fb07 1416 	mls	r4, r7, r6, r1
 8005e78:	3430      	adds	r4, #48	@ 0x30
 8005e7a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005e7e:	460c      	mov	r4, r1
 8005e80:	2c63      	cmp	r4, #99	@ 0x63
 8005e82:	f103 33ff 	add.w	r3, r3, #4294967295
 8005e86:	4631      	mov	r1, r6
 8005e88:	dcf1      	bgt.n	8005e6e <__exponent+0x1c>
 8005e8a:	3130      	adds	r1, #48	@ 0x30
 8005e8c:	1e94      	subs	r4, r2, #2
 8005e8e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005e92:	1c41      	adds	r1, r0, #1
 8005e94:	4623      	mov	r3, r4
 8005e96:	42ab      	cmp	r3, r5
 8005e98:	d30a      	bcc.n	8005eb0 <__exponent+0x5e>
 8005e9a:	f10d 0309 	add.w	r3, sp, #9
 8005e9e:	1a9b      	subs	r3, r3, r2
 8005ea0:	42ac      	cmp	r4, r5
 8005ea2:	bf88      	it	hi
 8005ea4:	2300      	movhi	r3, #0
 8005ea6:	3302      	adds	r3, #2
 8005ea8:	4403      	add	r3, r0
 8005eaa:	1a18      	subs	r0, r3, r0
 8005eac:	b003      	add	sp, #12
 8005eae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005eb0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005eb4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005eb8:	e7ed      	b.n	8005e96 <__exponent+0x44>
 8005eba:	2330      	movs	r3, #48	@ 0x30
 8005ebc:	3130      	adds	r1, #48	@ 0x30
 8005ebe:	7083      	strb	r3, [r0, #2]
 8005ec0:	70c1      	strb	r1, [r0, #3]
 8005ec2:	1d03      	adds	r3, r0, #4
 8005ec4:	e7f1      	b.n	8005eaa <__exponent+0x58>
	...

08005ec8 <_printf_float>:
 8005ec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ecc:	b08d      	sub	sp, #52	@ 0x34
 8005ece:	460c      	mov	r4, r1
 8005ed0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005ed4:	4616      	mov	r6, r2
 8005ed6:	461f      	mov	r7, r3
 8005ed8:	4605      	mov	r5, r0
 8005eda:	f001 f831 	bl	8006f40 <_localeconv_r>
 8005ede:	6803      	ldr	r3, [r0, #0]
 8005ee0:	9304      	str	r3, [sp, #16]
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	f7fa f9c4 	bl	8000270 <strlen>
 8005ee8:	2300      	movs	r3, #0
 8005eea:	930a      	str	r3, [sp, #40]	@ 0x28
 8005eec:	f8d8 3000 	ldr.w	r3, [r8]
 8005ef0:	9005      	str	r0, [sp, #20]
 8005ef2:	3307      	adds	r3, #7
 8005ef4:	f023 0307 	bic.w	r3, r3, #7
 8005ef8:	f103 0208 	add.w	r2, r3, #8
 8005efc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005f00:	f8d4 b000 	ldr.w	fp, [r4]
 8005f04:	f8c8 2000 	str.w	r2, [r8]
 8005f08:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005f0c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005f10:	9307      	str	r3, [sp, #28]
 8005f12:	f8cd 8018 	str.w	r8, [sp, #24]
 8005f16:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005f1a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f1e:	4b9c      	ldr	r3, [pc, #624]	@ (8006190 <_printf_float+0x2c8>)
 8005f20:	f04f 32ff 	mov.w	r2, #4294967295
 8005f24:	f7fa fe02 	bl	8000b2c <__aeabi_dcmpun>
 8005f28:	bb70      	cbnz	r0, 8005f88 <_printf_float+0xc0>
 8005f2a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f2e:	4b98      	ldr	r3, [pc, #608]	@ (8006190 <_printf_float+0x2c8>)
 8005f30:	f04f 32ff 	mov.w	r2, #4294967295
 8005f34:	f7fa fddc 	bl	8000af0 <__aeabi_dcmple>
 8005f38:	bb30      	cbnz	r0, 8005f88 <_printf_float+0xc0>
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	4640      	mov	r0, r8
 8005f40:	4649      	mov	r1, r9
 8005f42:	f7fa fdcb 	bl	8000adc <__aeabi_dcmplt>
 8005f46:	b110      	cbz	r0, 8005f4e <_printf_float+0x86>
 8005f48:	232d      	movs	r3, #45	@ 0x2d
 8005f4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f4e:	4a91      	ldr	r2, [pc, #580]	@ (8006194 <_printf_float+0x2cc>)
 8005f50:	4b91      	ldr	r3, [pc, #580]	@ (8006198 <_printf_float+0x2d0>)
 8005f52:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005f56:	bf94      	ite	ls
 8005f58:	4690      	movls	r8, r2
 8005f5a:	4698      	movhi	r8, r3
 8005f5c:	2303      	movs	r3, #3
 8005f5e:	6123      	str	r3, [r4, #16]
 8005f60:	f02b 0304 	bic.w	r3, fp, #4
 8005f64:	6023      	str	r3, [r4, #0]
 8005f66:	f04f 0900 	mov.w	r9, #0
 8005f6a:	9700      	str	r7, [sp, #0]
 8005f6c:	4633      	mov	r3, r6
 8005f6e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005f70:	4621      	mov	r1, r4
 8005f72:	4628      	mov	r0, r5
 8005f74:	f000 f9d2 	bl	800631c <_printf_common>
 8005f78:	3001      	adds	r0, #1
 8005f7a:	f040 808d 	bne.w	8006098 <_printf_float+0x1d0>
 8005f7e:	f04f 30ff 	mov.w	r0, #4294967295
 8005f82:	b00d      	add	sp, #52	@ 0x34
 8005f84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f88:	4642      	mov	r2, r8
 8005f8a:	464b      	mov	r3, r9
 8005f8c:	4640      	mov	r0, r8
 8005f8e:	4649      	mov	r1, r9
 8005f90:	f7fa fdcc 	bl	8000b2c <__aeabi_dcmpun>
 8005f94:	b140      	cbz	r0, 8005fa8 <_printf_float+0xe0>
 8005f96:	464b      	mov	r3, r9
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	bfbc      	itt	lt
 8005f9c:	232d      	movlt	r3, #45	@ 0x2d
 8005f9e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005fa2:	4a7e      	ldr	r2, [pc, #504]	@ (800619c <_printf_float+0x2d4>)
 8005fa4:	4b7e      	ldr	r3, [pc, #504]	@ (80061a0 <_printf_float+0x2d8>)
 8005fa6:	e7d4      	b.n	8005f52 <_printf_float+0x8a>
 8005fa8:	6863      	ldr	r3, [r4, #4]
 8005faa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005fae:	9206      	str	r2, [sp, #24]
 8005fb0:	1c5a      	adds	r2, r3, #1
 8005fb2:	d13b      	bne.n	800602c <_printf_float+0x164>
 8005fb4:	2306      	movs	r3, #6
 8005fb6:	6063      	str	r3, [r4, #4]
 8005fb8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	6022      	str	r2, [r4, #0]
 8005fc0:	9303      	str	r3, [sp, #12]
 8005fc2:	ab0a      	add	r3, sp, #40	@ 0x28
 8005fc4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005fc8:	ab09      	add	r3, sp, #36	@ 0x24
 8005fca:	9300      	str	r3, [sp, #0]
 8005fcc:	6861      	ldr	r1, [r4, #4]
 8005fce:	ec49 8b10 	vmov	d0, r8, r9
 8005fd2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005fd6:	4628      	mov	r0, r5
 8005fd8:	f7ff fed6 	bl	8005d88 <__cvt>
 8005fdc:	9b06      	ldr	r3, [sp, #24]
 8005fde:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005fe0:	2b47      	cmp	r3, #71	@ 0x47
 8005fe2:	4680      	mov	r8, r0
 8005fe4:	d129      	bne.n	800603a <_printf_float+0x172>
 8005fe6:	1cc8      	adds	r0, r1, #3
 8005fe8:	db02      	blt.n	8005ff0 <_printf_float+0x128>
 8005fea:	6863      	ldr	r3, [r4, #4]
 8005fec:	4299      	cmp	r1, r3
 8005fee:	dd41      	ble.n	8006074 <_printf_float+0x1ac>
 8005ff0:	f1aa 0a02 	sub.w	sl, sl, #2
 8005ff4:	fa5f fa8a 	uxtb.w	sl, sl
 8005ff8:	3901      	subs	r1, #1
 8005ffa:	4652      	mov	r2, sl
 8005ffc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006000:	9109      	str	r1, [sp, #36]	@ 0x24
 8006002:	f7ff ff26 	bl	8005e52 <__exponent>
 8006006:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006008:	1813      	adds	r3, r2, r0
 800600a:	2a01      	cmp	r2, #1
 800600c:	4681      	mov	r9, r0
 800600e:	6123      	str	r3, [r4, #16]
 8006010:	dc02      	bgt.n	8006018 <_printf_float+0x150>
 8006012:	6822      	ldr	r2, [r4, #0]
 8006014:	07d2      	lsls	r2, r2, #31
 8006016:	d501      	bpl.n	800601c <_printf_float+0x154>
 8006018:	3301      	adds	r3, #1
 800601a:	6123      	str	r3, [r4, #16]
 800601c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006020:	2b00      	cmp	r3, #0
 8006022:	d0a2      	beq.n	8005f6a <_printf_float+0xa2>
 8006024:	232d      	movs	r3, #45	@ 0x2d
 8006026:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800602a:	e79e      	b.n	8005f6a <_printf_float+0xa2>
 800602c:	9a06      	ldr	r2, [sp, #24]
 800602e:	2a47      	cmp	r2, #71	@ 0x47
 8006030:	d1c2      	bne.n	8005fb8 <_printf_float+0xf0>
 8006032:	2b00      	cmp	r3, #0
 8006034:	d1c0      	bne.n	8005fb8 <_printf_float+0xf0>
 8006036:	2301      	movs	r3, #1
 8006038:	e7bd      	b.n	8005fb6 <_printf_float+0xee>
 800603a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800603e:	d9db      	bls.n	8005ff8 <_printf_float+0x130>
 8006040:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006044:	d118      	bne.n	8006078 <_printf_float+0x1b0>
 8006046:	2900      	cmp	r1, #0
 8006048:	6863      	ldr	r3, [r4, #4]
 800604a:	dd0b      	ble.n	8006064 <_printf_float+0x19c>
 800604c:	6121      	str	r1, [r4, #16]
 800604e:	b913      	cbnz	r3, 8006056 <_printf_float+0x18e>
 8006050:	6822      	ldr	r2, [r4, #0]
 8006052:	07d0      	lsls	r0, r2, #31
 8006054:	d502      	bpl.n	800605c <_printf_float+0x194>
 8006056:	3301      	adds	r3, #1
 8006058:	440b      	add	r3, r1
 800605a:	6123      	str	r3, [r4, #16]
 800605c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800605e:	f04f 0900 	mov.w	r9, #0
 8006062:	e7db      	b.n	800601c <_printf_float+0x154>
 8006064:	b913      	cbnz	r3, 800606c <_printf_float+0x1a4>
 8006066:	6822      	ldr	r2, [r4, #0]
 8006068:	07d2      	lsls	r2, r2, #31
 800606a:	d501      	bpl.n	8006070 <_printf_float+0x1a8>
 800606c:	3302      	adds	r3, #2
 800606e:	e7f4      	b.n	800605a <_printf_float+0x192>
 8006070:	2301      	movs	r3, #1
 8006072:	e7f2      	b.n	800605a <_printf_float+0x192>
 8006074:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006078:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800607a:	4299      	cmp	r1, r3
 800607c:	db05      	blt.n	800608a <_printf_float+0x1c2>
 800607e:	6823      	ldr	r3, [r4, #0]
 8006080:	6121      	str	r1, [r4, #16]
 8006082:	07d8      	lsls	r0, r3, #31
 8006084:	d5ea      	bpl.n	800605c <_printf_float+0x194>
 8006086:	1c4b      	adds	r3, r1, #1
 8006088:	e7e7      	b.n	800605a <_printf_float+0x192>
 800608a:	2900      	cmp	r1, #0
 800608c:	bfd4      	ite	le
 800608e:	f1c1 0202 	rsble	r2, r1, #2
 8006092:	2201      	movgt	r2, #1
 8006094:	4413      	add	r3, r2
 8006096:	e7e0      	b.n	800605a <_printf_float+0x192>
 8006098:	6823      	ldr	r3, [r4, #0]
 800609a:	055a      	lsls	r2, r3, #21
 800609c:	d407      	bmi.n	80060ae <_printf_float+0x1e6>
 800609e:	6923      	ldr	r3, [r4, #16]
 80060a0:	4642      	mov	r2, r8
 80060a2:	4631      	mov	r1, r6
 80060a4:	4628      	mov	r0, r5
 80060a6:	47b8      	blx	r7
 80060a8:	3001      	adds	r0, #1
 80060aa:	d12b      	bne.n	8006104 <_printf_float+0x23c>
 80060ac:	e767      	b.n	8005f7e <_printf_float+0xb6>
 80060ae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80060b2:	f240 80dd 	bls.w	8006270 <_printf_float+0x3a8>
 80060b6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80060ba:	2200      	movs	r2, #0
 80060bc:	2300      	movs	r3, #0
 80060be:	f7fa fd03 	bl	8000ac8 <__aeabi_dcmpeq>
 80060c2:	2800      	cmp	r0, #0
 80060c4:	d033      	beq.n	800612e <_printf_float+0x266>
 80060c6:	4a37      	ldr	r2, [pc, #220]	@ (80061a4 <_printf_float+0x2dc>)
 80060c8:	2301      	movs	r3, #1
 80060ca:	4631      	mov	r1, r6
 80060cc:	4628      	mov	r0, r5
 80060ce:	47b8      	blx	r7
 80060d0:	3001      	adds	r0, #1
 80060d2:	f43f af54 	beq.w	8005f7e <_printf_float+0xb6>
 80060d6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80060da:	4543      	cmp	r3, r8
 80060dc:	db02      	blt.n	80060e4 <_printf_float+0x21c>
 80060de:	6823      	ldr	r3, [r4, #0]
 80060e0:	07d8      	lsls	r0, r3, #31
 80060e2:	d50f      	bpl.n	8006104 <_printf_float+0x23c>
 80060e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060e8:	4631      	mov	r1, r6
 80060ea:	4628      	mov	r0, r5
 80060ec:	47b8      	blx	r7
 80060ee:	3001      	adds	r0, #1
 80060f0:	f43f af45 	beq.w	8005f7e <_printf_float+0xb6>
 80060f4:	f04f 0900 	mov.w	r9, #0
 80060f8:	f108 38ff 	add.w	r8, r8, #4294967295
 80060fc:	f104 0a1a 	add.w	sl, r4, #26
 8006100:	45c8      	cmp	r8, r9
 8006102:	dc09      	bgt.n	8006118 <_printf_float+0x250>
 8006104:	6823      	ldr	r3, [r4, #0]
 8006106:	079b      	lsls	r3, r3, #30
 8006108:	f100 8103 	bmi.w	8006312 <_printf_float+0x44a>
 800610c:	68e0      	ldr	r0, [r4, #12]
 800610e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006110:	4298      	cmp	r0, r3
 8006112:	bfb8      	it	lt
 8006114:	4618      	movlt	r0, r3
 8006116:	e734      	b.n	8005f82 <_printf_float+0xba>
 8006118:	2301      	movs	r3, #1
 800611a:	4652      	mov	r2, sl
 800611c:	4631      	mov	r1, r6
 800611e:	4628      	mov	r0, r5
 8006120:	47b8      	blx	r7
 8006122:	3001      	adds	r0, #1
 8006124:	f43f af2b 	beq.w	8005f7e <_printf_float+0xb6>
 8006128:	f109 0901 	add.w	r9, r9, #1
 800612c:	e7e8      	b.n	8006100 <_printf_float+0x238>
 800612e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006130:	2b00      	cmp	r3, #0
 8006132:	dc39      	bgt.n	80061a8 <_printf_float+0x2e0>
 8006134:	4a1b      	ldr	r2, [pc, #108]	@ (80061a4 <_printf_float+0x2dc>)
 8006136:	2301      	movs	r3, #1
 8006138:	4631      	mov	r1, r6
 800613a:	4628      	mov	r0, r5
 800613c:	47b8      	blx	r7
 800613e:	3001      	adds	r0, #1
 8006140:	f43f af1d 	beq.w	8005f7e <_printf_float+0xb6>
 8006144:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006148:	ea59 0303 	orrs.w	r3, r9, r3
 800614c:	d102      	bne.n	8006154 <_printf_float+0x28c>
 800614e:	6823      	ldr	r3, [r4, #0]
 8006150:	07d9      	lsls	r1, r3, #31
 8006152:	d5d7      	bpl.n	8006104 <_printf_float+0x23c>
 8006154:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006158:	4631      	mov	r1, r6
 800615a:	4628      	mov	r0, r5
 800615c:	47b8      	blx	r7
 800615e:	3001      	adds	r0, #1
 8006160:	f43f af0d 	beq.w	8005f7e <_printf_float+0xb6>
 8006164:	f04f 0a00 	mov.w	sl, #0
 8006168:	f104 0b1a 	add.w	fp, r4, #26
 800616c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800616e:	425b      	negs	r3, r3
 8006170:	4553      	cmp	r3, sl
 8006172:	dc01      	bgt.n	8006178 <_printf_float+0x2b0>
 8006174:	464b      	mov	r3, r9
 8006176:	e793      	b.n	80060a0 <_printf_float+0x1d8>
 8006178:	2301      	movs	r3, #1
 800617a:	465a      	mov	r2, fp
 800617c:	4631      	mov	r1, r6
 800617e:	4628      	mov	r0, r5
 8006180:	47b8      	blx	r7
 8006182:	3001      	adds	r0, #1
 8006184:	f43f aefb 	beq.w	8005f7e <_printf_float+0xb6>
 8006188:	f10a 0a01 	add.w	sl, sl, #1
 800618c:	e7ee      	b.n	800616c <_printf_float+0x2a4>
 800618e:	bf00      	nop
 8006190:	7fefffff 	.word	0x7fefffff
 8006194:	0800af78 	.word	0x0800af78
 8006198:	0800af7c 	.word	0x0800af7c
 800619c:	0800af80 	.word	0x0800af80
 80061a0:	0800af84 	.word	0x0800af84
 80061a4:	0800b318 	.word	0x0800b318
 80061a8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80061aa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80061ae:	4553      	cmp	r3, sl
 80061b0:	bfa8      	it	ge
 80061b2:	4653      	movge	r3, sl
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	4699      	mov	r9, r3
 80061b8:	dc36      	bgt.n	8006228 <_printf_float+0x360>
 80061ba:	f04f 0b00 	mov.w	fp, #0
 80061be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80061c2:	f104 021a 	add.w	r2, r4, #26
 80061c6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80061c8:	9306      	str	r3, [sp, #24]
 80061ca:	eba3 0309 	sub.w	r3, r3, r9
 80061ce:	455b      	cmp	r3, fp
 80061d0:	dc31      	bgt.n	8006236 <_printf_float+0x36e>
 80061d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061d4:	459a      	cmp	sl, r3
 80061d6:	dc3a      	bgt.n	800624e <_printf_float+0x386>
 80061d8:	6823      	ldr	r3, [r4, #0]
 80061da:	07da      	lsls	r2, r3, #31
 80061dc:	d437      	bmi.n	800624e <_printf_float+0x386>
 80061de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061e0:	ebaa 0903 	sub.w	r9, sl, r3
 80061e4:	9b06      	ldr	r3, [sp, #24]
 80061e6:	ebaa 0303 	sub.w	r3, sl, r3
 80061ea:	4599      	cmp	r9, r3
 80061ec:	bfa8      	it	ge
 80061ee:	4699      	movge	r9, r3
 80061f0:	f1b9 0f00 	cmp.w	r9, #0
 80061f4:	dc33      	bgt.n	800625e <_printf_float+0x396>
 80061f6:	f04f 0800 	mov.w	r8, #0
 80061fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80061fe:	f104 0b1a 	add.w	fp, r4, #26
 8006202:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006204:	ebaa 0303 	sub.w	r3, sl, r3
 8006208:	eba3 0309 	sub.w	r3, r3, r9
 800620c:	4543      	cmp	r3, r8
 800620e:	f77f af79 	ble.w	8006104 <_printf_float+0x23c>
 8006212:	2301      	movs	r3, #1
 8006214:	465a      	mov	r2, fp
 8006216:	4631      	mov	r1, r6
 8006218:	4628      	mov	r0, r5
 800621a:	47b8      	blx	r7
 800621c:	3001      	adds	r0, #1
 800621e:	f43f aeae 	beq.w	8005f7e <_printf_float+0xb6>
 8006222:	f108 0801 	add.w	r8, r8, #1
 8006226:	e7ec      	b.n	8006202 <_printf_float+0x33a>
 8006228:	4642      	mov	r2, r8
 800622a:	4631      	mov	r1, r6
 800622c:	4628      	mov	r0, r5
 800622e:	47b8      	blx	r7
 8006230:	3001      	adds	r0, #1
 8006232:	d1c2      	bne.n	80061ba <_printf_float+0x2f2>
 8006234:	e6a3      	b.n	8005f7e <_printf_float+0xb6>
 8006236:	2301      	movs	r3, #1
 8006238:	4631      	mov	r1, r6
 800623a:	4628      	mov	r0, r5
 800623c:	9206      	str	r2, [sp, #24]
 800623e:	47b8      	blx	r7
 8006240:	3001      	adds	r0, #1
 8006242:	f43f ae9c 	beq.w	8005f7e <_printf_float+0xb6>
 8006246:	9a06      	ldr	r2, [sp, #24]
 8006248:	f10b 0b01 	add.w	fp, fp, #1
 800624c:	e7bb      	b.n	80061c6 <_printf_float+0x2fe>
 800624e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006252:	4631      	mov	r1, r6
 8006254:	4628      	mov	r0, r5
 8006256:	47b8      	blx	r7
 8006258:	3001      	adds	r0, #1
 800625a:	d1c0      	bne.n	80061de <_printf_float+0x316>
 800625c:	e68f      	b.n	8005f7e <_printf_float+0xb6>
 800625e:	9a06      	ldr	r2, [sp, #24]
 8006260:	464b      	mov	r3, r9
 8006262:	4442      	add	r2, r8
 8006264:	4631      	mov	r1, r6
 8006266:	4628      	mov	r0, r5
 8006268:	47b8      	blx	r7
 800626a:	3001      	adds	r0, #1
 800626c:	d1c3      	bne.n	80061f6 <_printf_float+0x32e>
 800626e:	e686      	b.n	8005f7e <_printf_float+0xb6>
 8006270:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006274:	f1ba 0f01 	cmp.w	sl, #1
 8006278:	dc01      	bgt.n	800627e <_printf_float+0x3b6>
 800627a:	07db      	lsls	r3, r3, #31
 800627c:	d536      	bpl.n	80062ec <_printf_float+0x424>
 800627e:	2301      	movs	r3, #1
 8006280:	4642      	mov	r2, r8
 8006282:	4631      	mov	r1, r6
 8006284:	4628      	mov	r0, r5
 8006286:	47b8      	blx	r7
 8006288:	3001      	adds	r0, #1
 800628a:	f43f ae78 	beq.w	8005f7e <_printf_float+0xb6>
 800628e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006292:	4631      	mov	r1, r6
 8006294:	4628      	mov	r0, r5
 8006296:	47b8      	blx	r7
 8006298:	3001      	adds	r0, #1
 800629a:	f43f ae70 	beq.w	8005f7e <_printf_float+0xb6>
 800629e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80062a2:	2200      	movs	r2, #0
 80062a4:	2300      	movs	r3, #0
 80062a6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80062aa:	f7fa fc0d 	bl	8000ac8 <__aeabi_dcmpeq>
 80062ae:	b9c0      	cbnz	r0, 80062e2 <_printf_float+0x41a>
 80062b0:	4653      	mov	r3, sl
 80062b2:	f108 0201 	add.w	r2, r8, #1
 80062b6:	4631      	mov	r1, r6
 80062b8:	4628      	mov	r0, r5
 80062ba:	47b8      	blx	r7
 80062bc:	3001      	adds	r0, #1
 80062be:	d10c      	bne.n	80062da <_printf_float+0x412>
 80062c0:	e65d      	b.n	8005f7e <_printf_float+0xb6>
 80062c2:	2301      	movs	r3, #1
 80062c4:	465a      	mov	r2, fp
 80062c6:	4631      	mov	r1, r6
 80062c8:	4628      	mov	r0, r5
 80062ca:	47b8      	blx	r7
 80062cc:	3001      	adds	r0, #1
 80062ce:	f43f ae56 	beq.w	8005f7e <_printf_float+0xb6>
 80062d2:	f108 0801 	add.w	r8, r8, #1
 80062d6:	45d0      	cmp	r8, sl
 80062d8:	dbf3      	blt.n	80062c2 <_printf_float+0x3fa>
 80062da:	464b      	mov	r3, r9
 80062dc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80062e0:	e6df      	b.n	80060a2 <_printf_float+0x1da>
 80062e2:	f04f 0800 	mov.w	r8, #0
 80062e6:	f104 0b1a 	add.w	fp, r4, #26
 80062ea:	e7f4      	b.n	80062d6 <_printf_float+0x40e>
 80062ec:	2301      	movs	r3, #1
 80062ee:	4642      	mov	r2, r8
 80062f0:	e7e1      	b.n	80062b6 <_printf_float+0x3ee>
 80062f2:	2301      	movs	r3, #1
 80062f4:	464a      	mov	r2, r9
 80062f6:	4631      	mov	r1, r6
 80062f8:	4628      	mov	r0, r5
 80062fa:	47b8      	blx	r7
 80062fc:	3001      	adds	r0, #1
 80062fe:	f43f ae3e 	beq.w	8005f7e <_printf_float+0xb6>
 8006302:	f108 0801 	add.w	r8, r8, #1
 8006306:	68e3      	ldr	r3, [r4, #12]
 8006308:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800630a:	1a5b      	subs	r3, r3, r1
 800630c:	4543      	cmp	r3, r8
 800630e:	dcf0      	bgt.n	80062f2 <_printf_float+0x42a>
 8006310:	e6fc      	b.n	800610c <_printf_float+0x244>
 8006312:	f04f 0800 	mov.w	r8, #0
 8006316:	f104 0919 	add.w	r9, r4, #25
 800631a:	e7f4      	b.n	8006306 <_printf_float+0x43e>

0800631c <_printf_common>:
 800631c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006320:	4616      	mov	r6, r2
 8006322:	4698      	mov	r8, r3
 8006324:	688a      	ldr	r2, [r1, #8]
 8006326:	690b      	ldr	r3, [r1, #16]
 8006328:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800632c:	4293      	cmp	r3, r2
 800632e:	bfb8      	it	lt
 8006330:	4613      	movlt	r3, r2
 8006332:	6033      	str	r3, [r6, #0]
 8006334:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006338:	4607      	mov	r7, r0
 800633a:	460c      	mov	r4, r1
 800633c:	b10a      	cbz	r2, 8006342 <_printf_common+0x26>
 800633e:	3301      	adds	r3, #1
 8006340:	6033      	str	r3, [r6, #0]
 8006342:	6823      	ldr	r3, [r4, #0]
 8006344:	0699      	lsls	r1, r3, #26
 8006346:	bf42      	ittt	mi
 8006348:	6833      	ldrmi	r3, [r6, #0]
 800634a:	3302      	addmi	r3, #2
 800634c:	6033      	strmi	r3, [r6, #0]
 800634e:	6825      	ldr	r5, [r4, #0]
 8006350:	f015 0506 	ands.w	r5, r5, #6
 8006354:	d106      	bne.n	8006364 <_printf_common+0x48>
 8006356:	f104 0a19 	add.w	sl, r4, #25
 800635a:	68e3      	ldr	r3, [r4, #12]
 800635c:	6832      	ldr	r2, [r6, #0]
 800635e:	1a9b      	subs	r3, r3, r2
 8006360:	42ab      	cmp	r3, r5
 8006362:	dc26      	bgt.n	80063b2 <_printf_common+0x96>
 8006364:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006368:	6822      	ldr	r2, [r4, #0]
 800636a:	3b00      	subs	r3, #0
 800636c:	bf18      	it	ne
 800636e:	2301      	movne	r3, #1
 8006370:	0692      	lsls	r2, r2, #26
 8006372:	d42b      	bmi.n	80063cc <_printf_common+0xb0>
 8006374:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006378:	4641      	mov	r1, r8
 800637a:	4638      	mov	r0, r7
 800637c:	47c8      	blx	r9
 800637e:	3001      	adds	r0, #1
 8006380:	d01e      	beq.n	80063c0 <_printf_common+0xa4>
 8006382:	6823      	ldr	r3, [r4, #0]
 8006384:	6922      	ldr	r2, [r4, #16]
 8006386:	f003 0306 	and.w	r3, r3, #6
 800638a:	2b04      	cmp	r3, #4
 800638c:	bf02      	ittt	eq
 800638e:	68e5      	ldreq	r5, [r4, #12]
 8006390:	6833      	ldreq	r3, [r6, #0]
 8006392:	1aed      	subeq	r5, r5, r3
 8006394:	68a3      	ldr	r3, [r4, #8]
 8006396:	bf0c      	ite	eq
 8006398:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800639c:	2500      	movne	r5, #0
 800639e:	4293      	cmp	r3, r2
 80063a0:	bfc4      	itt	gt
 80063a2:	1a9b      	subgt	r3, r3, r2
 80063a4:	18ed      	addgt	r5, r5, r3
 80063a6:	2600      	movs	r6, #0
 80063a8:	341a      	adds	r4, #26
 80063aa:	42b5      	cmp	r5, r6
 80063ac:	d11a      	bne.n	80063e4 <_printf_common+0xc8>
 80063ae:	2000      	movs	r0, #0
 80063b0:	e008      	b.n	80063c4 <_printf_common+0xa8>
 80063b2:	2301      	movs	r3, #1
 80063b4:	4652      	mov	r2, sl
 80063b6:	4641      	mov	r1, r8
 80063b8:	4638      	mov	r0, r7
 80063ba:	47c8      	blx	r9
 80063bc:	3001      	adds	r0, #1
 80063be:	d103      	bne.n	80063c8 <_printf_common+0xac>
 80063c0:	f04f 30ff 	mov.w	r0, #4294967295
 80063c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063c8:	3501      	adds	r5, #1
 80063ca:	e7c6      	b.n	800635a <_printf_common+0x3e>
 80063cc:	18e1      	adds	r1, r4, r3
 80063ce:	1c5a      	adds	r2, r3, #1
 80063d0:	2030      	movs	r0, #48	@ 0x30
 80063d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80063d6:	4422      	add	r2, r4
 80063d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80063dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80063e0:	3302      	adds	r3, #2
 80063e2:	e7c7      	b.n	8006374 <_printf_common+0x58>
 80063e4:	2301      	movs	r3, #1
 80063e6:	4622      	mov	r2, r4
 80063e8:	4641      	mov	r1, r8
 80063ea:	4638      	mov	r0, r7
 80063ec:	47c8      	blx	r9
 80063ee:	3001      	adds	r0, #1
 80063f0:	d0e6      	beq.n	80063c0 <_printf_common+0xa4>
 80063f2:	3601      	adds	r6, #1
 80063f4:	e7d9      	b.n	80063aa <_printf_common+0x8e>
	...

080063f8 <_printf_i>:
 80063f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80063fc:	7e0f      	ldrb	r7, [r1, #24]
 80063fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006400:	2f78      	cmp	r7, #120	@ 0x78
 8006402:	4691      	mov	r9, r2
 8006404:	4680      	mov	r8, r0
 8006406:	460c      	mov	r4, r1
 8006408:	469a      	mov	sl, r3
 800640a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800640e:	d807      	bhi.n	8006420 <_printf_i+0x28>
 8006410:	2f62      	cmp	r7, #98	@ 0x62
 8006412:	d80a      	bhi.n	800642a <_printf_i+0x32>
 8006414:	2f00      	cmp	r7, #0
 8006416:	f000 80d2 	beq.w	80065be <_printf_i+0x1c6>
 800641a:	2f58      	cmp	r7, #88	@ 0x58
 800641c:	f000 80b9 	beq.w	8006592 <_printf_i+0x19a>
 8006420:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006424:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006428:	e03a      	b.n	80064a0 <_printf_i+0xa8>
 800642a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800642e:	2b15      	cmp	r3, #21
 8006430:	d8f6      	bhi.n	8006420 <_printf_i+0x28>
 8006432:	a101      	add	r1, pc, #4	@ (adr r1, 8006438 <_printf_i+0x40>)
 8006434:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006438:	08006491 	.word	0x08006491
 800643c:	080064a5 	.word	0x080064a5
 8006440:	08006421 	.word	0x08006421
 8006444:	08006421 	.word	0x08006421
 8006448:	08006421 	.word	0x08006421
 800644c:	08006421 	.word	0x08006421
 8006450:	080064a5 	.word	0x080064a5
 8006454:	08006421 	.word	0x08006421
 8006458:	08006421 	.word	0x08006421
 800645c:	08006421 	.word	0x08006421
 8006460:	08006421 	.word	0x08006421
 8006464:	080065a5 	.word	0x080065a5
 8006468:	080064cf 	.word	0x080064cf
 800646c:	0800655f 	.word	0x0800655f
 8006470:	08006421 	.word	0x08006421
 8006474:	08006421 	.word	0x08006421
 8006478:	080065c7 	.word	0x080065c7
 800647c:	08006421 	.word	0x08006421
 8006480:	080064cf 	.word	0x080064cf
 8006484:	08006421 	.word	0x08006421
 8006488:	08006421 	.word	0x08006421
 800648c:	08006567 	.word	0x08006567
 8006490:	6833      	ldr	r3, [r6, #0]
 8006492:	1d1a      	adds	r2, r3, #4
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	6032      	str	r2, [r6, #0]
 8006498:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800649c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80064a0:	2301      	movs	r3, #1
 80064a2:	e09d      	b.n	80065e0 <_printf_i+0x1e8>
 80064a4:	6833      	ldr	r3, [r6, #0]
 80064a6:	6820      	ldr	r0, [r4, #0]
 80064a8:	1d19      	adds	r1, r3, #4
 80064aa:	6031      	str	r1, [r6, #0]
 80064ac:	0606      	lsls	r6, r0, #24
 80064ae:	d501      	bpl.n	80064b4 <_printf_i+0xbc>
 80064b0:	681d      	ldr	r5, [r3, #0]
 80064b2:	e003      	b.n	80064bc <_printf_i+0xc4>
 80064b4:	0645      	lsls	r5, r0, #25
 80064b6:	d5fb      	bpl.n	80064b0 <_printf_i+0xb8>
 80064b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80064bc:	2d00      	cmp	r5, #0
 80064be:	da03      	bge.n	80064c8 <_printf_i+0xd0>
 80064c0:	232d      	movs	r3, #45	@ 0x2d
 80064c2:	426d      	negs	r5, r5
 80064c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80064c8:	4859      	ldr	r0, [pc, #356]	@ (8006630 <_printf_i+0x238>)
 80064ca:	230a      	movs	r3, #10
 80064cc:	e011      	b.n	80064f2 <_printf_i+0xfa>
 80064ce:	6821      	ldr	r1, [r4, #0]
 80064d0:	6833      	ldr	r3, [r6, #0]
 80064d2:	0608      	lsls	r0, r1, #24
 80064d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80064d8:	d402      	bmi.n	80064e0 <_printf_i+0xe8>
 80064da:	0649      	lsls	r1, r1, #25
 80064dc:	bf48      	it	mi
 80064de:	b2ad      	uxthmi	r5, r5
 80064e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80064e2:	4853      	ldr	r0, [pc, #332]	@ (8006630 <_printf_i+0x238>)
 80064e4:	6033      	str	r3, [r6, #0]
 80064e6:	bf14      	ite	ne
 80064e8:	230a      	movne	r3, #10
 80064ea:	2308      	moveq	r3, #8
 80064ec:	2100      	movs	r1, #0
 80064ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80064f2:	6866      	ldr	r6, [r4, #4]
 80064f4:	60a6      	str	r6, [r4, #8]
 80064f6:	2e00      	cmp	r6, #0
 80064f8:	bfa2      	ittt	ge
 80064fa:	6821      	ldrge	r1, [r4, #0]
 80064fc:	f021 0104 	bicge.w	r1, r1, #4
 8006500:	6021      	strge	r1, [r4, #0]
 8006502:	b90d      	cbnz	r5, 8006508 <_printf_i+0x110>
 8006504:	2e00      	cmp	r6, #0
 8006506:	d04b      	beq.n	80065a0 <_printf_i+0x1a8>
 8006508:	4616      	mov	r6, r2
 800650a:	fbb5 f1f3 	udiv	r1, r5, r3
 800650e:	fb03 5711 	mls	r7, r3, r1, r5
 8006512:	5dc7      	ldrb	r7, [r0, r7]
 8006514:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006518:	462f      	mov	r7, r5
 800651a:	42bb      	cmp	r3, r7
 800651c:	460d      	mov	r5, r1
 800651e:	d9f4      	bls.n	800650a <_printf_i+0x112>
 8006520:	2b08      	cmp	r3, #8
 8006522:	d10b      	bne.n	800653c <_printf_i+0x144>
 8006524:	6823      	ldr	r3, [r4, #0]
 8006526:	07df      	lsls	r7, r3, #31
 8006528:	d508      	bpl.n	800653c <_printf_i+0x144>
 800652a:	6923      	ldr	r3, [r4, #16]
 800652c:	6861      	ldr	r1, [r4, #4]
 800652e:	4299      	cmp	r1, r3
 8006530:	bfde      	ittt	le
 8006532:	2330      	movle	r3, #48	@ 0x30
 8006534:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006538:	f106 36ff 	addle.w	r6, r6, #4294967295
 800653c:	1b92      	subs	r2, r2, r6
 800653e:	6122      	str	r2, [r4, #16]
 8006540:	f8cd a000 	str.w	sl, [sp]
 8006544:	464b      	mov	r3, r9
 8006546:	aa03      	add	r2, sp, #12
 8006548:	4621      	mov	r1, r4
 800654a:	4640      	mov	r0, r8
 800654c:	f7ff fee6 	bl	800631c <_printf_common>
 8006550:	3001      	adds	r0, #1
 8006552:	d14a      	bne.n	80065ea <_printf_i+0x1f2>
 8006554:	f04f 30ff 	mov.w	r0, #4294967295
 8006558:	b004      	add	sp, #16
 800655a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800655e:	6823      	ldr	r3, [r4, #0]
 8006560:	f043 0320 	orr.w	r3, r3, #32
 8006564:	6023      	str	r3, [r4, #0]
 8006566:	4833      	ldr	r0, [pc, #204]	@ (8006634 <_printf_i+0x23c>)
 8006568:	2778      	movs	r7, #120	@ 0x78
 800656a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800656e:	6823      	ldr	r3, [r4, #0]
 8006570:	6831      	ldr	r1, [r6, #0]
 8006572:	061f      	lsls	r7, r3, #24
 8006574:	f851 5b04 	ldr.w	r5, [r1], #4
 8006578:	d402      	bmi.n	8006580 <_printf_i+0x188>
 800657a:	065f      	lsls	r7, r3, #25
 800657c:	bf48      	it	mi
 800657e:	b2ad      	uxthmi	r5, r5
 8006580:	6031      	str	r1, [r6, #0]
 8006582:	07d9      	lsls	r1, r3, #31
 8006584:	bf44      	itt	mi
 8006586:	f043 0320 	orrmi.w	r3, r3, #32
 800658a:	6023      	strmi	r3, [r4, #0]
 800658c:	b11d      	cbz	r5, 8006596 <_printf_i+0x19e>
 800658e:	2310      	movs	r3, #16
 8006590:	e7ac      	b.n	80064ec <_printf_i+0xf4>
 8006592:	4827      	ldr	r0, [pc, #156]	@ (8006630 <_printf_i+0x238>)
 8006594:	e7e9      	b.n	800656a <_printf_i+0x172>
 8006596:	6823      	ldr	r3, [r4, #0]
 8006598:	f023 0320 	bic.w	r3, r3, #32
 800659c:	6023      	str	r3, [r4, #0]
 800659e:	e7f6      	b.n	800658e <_printf_i+0x196>
 80065a0:	4616      	mov	r6, r2
 80065a2:	e7bd      	b.n	8006520 <_printf_i+0x128>
 80065a4:	6833      	ldr	r3, [r6, #0]
 80065a6:	6825      	ldr	r5, [r4, #0]
 80065a8:	6961      	ldr	r1, [r4, #20]
 80065aa:	1d18      	adds	r0, r3, #4
 80065ac:	6030      	str	r0, [r6, #0]
 80065ae:	062e      	lsls	r6, r5, #24
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	d501      	bpl.n	80065b8 <_printf_i+0x1c0>
 80065b4:	6019      	str	r1, [r3, #0]
 80065b6:	e002      	b.n	80065be <_printf_i+0x1c6>
 80065b8:	0668      	lsls	r0, r5, #25
 80065ba:	d5fb      	bpl.n	80065b4 <_printf_i+0x1bc>
 80065bc:	8019      	strh	r1, [r3, #0]
 80065be:	2300      	movs	r3, #0
 80065c0:	6123      	str	r3, [r4, #16]
 80065c2:	4616      	mov	r6, r2
 80065c4:	e7bc      	b.n	8006540 <_printf_i+0x148>
 80065c6:	6833      	ldr	r3, [r6, #0]
 80065c8:	1d1a      	adds	r2, r3, #4
 80065ca:	6032      	str	r2, [r6, #0]
 80065cc:	681e      	ldr	r6, [r3, #0]
 80065ce:	6862      	ldr	r2, [r4, #4]
 80065d0:	2100      	movs	r1, #0
 80065d2:	4630      	mov	r0, r6
 80065d4:	f7f9 fdfc 	bl	80001d0 <memchr>
 80065d8:	b108      	cbz	r0, 80065de <_printf_i+0x1e6>
 80065da:	1b80      	subs	r0, r0, r6
 80065dc:	6060      	str	r0, [r4, #4]
 80065de:	6863      	ldr	r3, [r4, #4]
 80065e0:	6123      	str	r3, [r4, #16]
 80065e2:	2300      	movs	r3, #0
 80065e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80065e8:	e7aa      	b.n	8006540 <_printf_i+0x148>
 80065ea:	6923      	ldr	r3, [r4, #16]
 80065ec:	4632      	mov	r2, r6
 80065ee:	4649      	mov	r1, r9
 80065f0:	4640      	mov	r0, r8
 80065f2:	47d0      	blx	sl
 80065f4:	3001      	adds	r0, #1
 80065f6:	d0ad      	beq.n	8006554 <_printf_i+0x15c>
 80065f8:	6823      	ldr	r3, [r4, #0]
 80065fa:	079b      	lsls	r3, r3, #30
 80065fc:	d413      	bmi.n	8006626 <_printf_i+0x22e>
 80065fe:	68e0      	ldr	r0, [r4, #12]
 8006600:	9b03      	ldr	r3, [sp, #12]
 8006602:	4298      	cmp	r0, r3
 8006604:	bfb8      	it	lt
 8006606:	4618      	movlt	r0, r3
 8006608:	e7a6      	b.n	8006558 <_printf_i+0x160>
 800660a:	2301      	movs	r3, #1
 800660c:	4632      	mov	r2, r6
 800660e:	4649      	mov	r1, r9
 8006610:	4640      	mov	r0, r8
 8006612:	47d0      	blx	sl
 8006614:	3001      	adds	r0, #1
 8006616:	d09d      	beq.n	8006554 <_printf_i+0x15c>
 8006618:	3501      	adds	r5, #1
 800661a:	68e3      	ldr	r3, [r4, #12]
 800661c:	9903      	ldr	r1, [sp, #12]
 800661e:	1a5b      	subs	r3, r3, r1
 8006620:	42ab      	cmp	r3, r5
 8006622:	dcf2      	bgt.n	800660a <_printf_i+0x212>
 8006624:	e7eb      	b.n	80065fe <_printf_i+0x206>
 8006626:	2500      	movs	r5, #0
 8006628:	f104 0619 	add.w	r6, r4, #25
 800662c:	e7f5      	b.n	800661a <_printf_i+0x222>
 800662e:	bf00      	nop
 8006630:	0800af88 	.word	0x0800af88
 8006634:	0800af99 	.word	0x0800af99

08006638 <_scanf_float>:
 8006638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800663c:	b087      	sub	sp, #28
 800663e:	4617      	mov	r7, r2
 8006640:	9303      	str	r3, [sp, #12]
 8006642:	688b      	ldr	r3, [r1, #8]
 8006644:	1e5a      	subs	r2, r3, #1
 8006646:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800664a:	bf81      	itttt	hi
 800664c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006650:	eb03 0b05 	addhi.w	fp, r3, r5
 8006654:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006658:	608b      	strhi	r3, [r1, #8]
 800665a:	680b      	ldr	r3, [r1, #0]
 800665c:	460a      	mov	r2, r1
 800665e:	f04f 0500 	mov.w	r5, #0
 8006662:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006666:	f842 3b1c 	str.w	r3, [r2], #28
 800666a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800666e:	4680      	mov	r8, r0
 8006670:	460c      	mov	r4, r1
 8006672:	bf98      	it	ls
 8006674:	f04f 0b00 	movls.w	fp, #0
 8006678:	9201      	str	r2, [sp, #4]
 800667a:	4616      	mov	r6, r2
 800667c:	46aa      	mov	sl, r5
 800667e:	46a9      	mov	r9, r5
 8006680:	9502      	str	r5, [sp, #8]
 8006682:	68a2      	ldr	r2, [r4, #8]
 8006684:	b152      	cbz	r2, 800669c <_scanf_float+0x64>
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	781b      	ldrb	r3, [r3, #0]
 800668a:	2b4e      	cmp	r3, #78	@ 0x4e
 800668c:	d864      	bhi.n	8006758 <_scanf_float+0x120>
 800668e:	2b40      	cmp	r3, #64	@ 0x40
 8006690:	d83c      	bhi.n	800670c <_scanf_float+0xd4>
 8006692:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006696:	b2c8      	uxtb	r0, r1
 8006698:	280e      	cmp	r0, #14
 800669a:	d93a      	bls.n	8006712 <_scanf_float+0xda>
 800669c:	f1b9 0f00 	cmp.w	r9, #0
 80066a0:	d003      	beq.n	80066aa <_scanf_float+0x72>
 80066a2:	6823      	ldr	r3, [r4, #0]
 80066a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80066a8:	6023      	str	r3, [r4, #0]
 80066aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80066ae:	f1ba 0f01 	cmp.w	sl, #1
 80066b2:	f200 8117 	bhi.w	80068e4 <_scanf_float+0x2ac>
 80066b6:	9b01      	ldr	r3, [sp, #4]
 80066b8:	429e      	cmp	r6, r3
 80066ba:	f200 8108 	bhi.w	80068ce <_scanf_float+0x296>
 80066be:	2001      	movs	r0, #1
 80066c0:	b007      	add	sp, #28
 80066c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066c6:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80066ca:	2a0d      	cmp	r2, #13
 80066cc:	d8e6      	bhi.n	800669c <_scanf_float+0x64>
 80066ce:	a101      	add	r1, pc, #4	@ (adr r1, 80066d4 <_scanf_float+0x9c>)
 80066d0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80066d4:	0800681b 	.word	0x0800681b
 80066d8:	0800669d 	.word	0x0800669d
 80066dc:	0800669d 	.word	0x0800669d
 80066e0:	0800669d 	.word	0x0800669d
 80066e4:	0800687b 	.word	0x0800687b
 80066e8:	08006853 	.word	0x08006853
 80066ec:	0800669d 	.word	0x0800669d
 80066f0:	0800669d 	.word	0x0800669d
 80066f4:	08006829 	.word	0x08006829
 80066f8:	0800669d 	.word	0x0800669d
 80066fc:	0800669d 	.word	0x0800669d
 8006700:	0800669d 	.word	0x0800669d
 8006704:	0800669d 	.word	0x0800669d
 8006708:	080067e1 	.word	0x080067e1
 800670c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006710:	e7db      	b.n	80066ca <_scanf_float+0x92>
 8006712:	290e      	cmp	r1, #14
 8006714:	d8c2      	bhi.n	800669c <_scanf_float+0x64>
 8006716:	a001      	add	r0, pc, #4	@ (adr r0, 800671c <_scanf_float+0xe4>)
 8006718:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800671c:	080067d1 	.word	0x080067d1
 8006720:	0800669d 	.word	0x0800669d
 8006724:	080067d1 	.word	0x080067d1
 8006728:	08006867 	.word	0x08006867
 800672c:	0800669d 	.word	0x0800669d
 8006730:	08006779 	.word	0x08006779
 8006734:	080067b7 	.word	0x080067b7
 8006738:	080067b7 	.word	0x080067b7
 800673c:	080067b7 	.word	0x080067b7
 8006740:	080067b7 	.word	0x080067b7
 8006744:	080067b7 	.word	0x080067b7
 8006748:	080067b7 	.word	0x080067b7
 800674c:	080067b7 	.word	0x080067b7
 8006750:	080067b7 	.word	0x080067b7
 8006754:	080067b7 	.word	0x080067b7
 8006758:	2b6e      	cmp	r3, #110	@ 0x6e
 800675a:	d809      	bhi.n	8006770 <_scanf_float+0x138>
 800675c:	2b60      	cmp	r3, #96	@ 0x60
 800675e:	d8b2      	bhi.n	80066c6 <_scanf_float+0x8e>
 8006760:	2b54      	cmp	r3, #84	@ 0x54
 8006762:	d07b      	beq.n	800685c <_scanf_float+0x224>
 8006764:	2b59      	cmp	r3, #89	@ 0x59
 8006766:	d199      	bne.n	800669c <_scanf_float+0x64>
 8006768:	2d07      	cmp	r5, #7
 800676a:	d197      	bne.n	800669c <_scanf_float+0x64>
 800676c:	2508      	movs	r5, #8
 800676e:	e02c      	b.n	80067ca <_scanf_float+0x192>
 8006770:	2b74      	cmp	r3, #116	@ 0x74
 8006772:	d073      	beq.n	800685c <_scanf_float+0x224>
 8006774:	2b79      	cmp	r3, #121	@ 0x79
 8006776:	e7f6      	b.n	8006766 <_scanf_float+0x12e>
 8006778:	6821      	ldr	r1, [r4, #0]
 800677a:	05c8      	lsls	r0, r1, #23
 800677c:	d51b      	bpl.n	80067b6 <_scanf_float+0x17e>
 800677e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006782:	6021      	str	r1, [r4, #0]
 8006784:	f109 0901 	add.w	r9, r9, #1
 8006788:	f1bb 0f00 	cmp.w	fp, #0
 800678c:	d003      	beq.n	8006796 <_scanf_float+0x15e>
 800678e:	3201      	adds	r2, #1
 8006790:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006794:	60a2      	str	r2, [r4, #8]
 8006796:	68a3      	ldr	r3, [r4, #8]
 8006798:	3b01      	subs	r3, #1
 800679a:	60a3      	str	r3, [r4, #8]
 800679c:	6923      	ldr	r3, [r4, #16]
 800679e:	3301      	adds	r3, #1
 80067a0:	6123      	str	r3, [r4, #16]
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	3b01      	subs	r3, #1
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	607b      	str	r3, [r7, #4]
 80067aa:	f340 8087 	ble.w	80068bc <_scanf_float+0x284>
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	3301      	adds	r3, #1
 80067b2:	603b      	str	r3, [r7, #0]
 80067b4:	e765      	b.n	8006682 <_scanf_float+0x4a>
 80067b6:	eb1a 0105 	adds.w	r1, sl, r5
 80067ba:	f47f af6f 	bne.w	800669c <_scanf_float+0x64>
 80067be:	6822      	ldr	r2, [r4, #0]
 80067c0:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80067c4:	6022      	str	r2, [r4, #0]
 80067c6:	460d      	mov	r5, r1
 80067c8:	468a      	mov	sl, r1
 80067ca:	f806 3b01 	strb.w	r3, [r6], #1
 80067ce:	e7e2      	b.n	8006796 <_scanf_float+0x15e>
 80067d0:	6822      	ldr	r2, [r4, #0]
 80067d2:	0610      	lsls	r0, r2, #24
 80067d4:	f57f af62 	bpl.w	800669c <_scanf_float+0x64>
 80067d8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80067dc:	6022      	str	r2, [r4, #0]
 80067de:	e7f4      	b.n	80067ca <_scanf_float+0x192>
 80067e0:	f1ba 0f00 	cmp.w	sl, #0
 80067e4:	d10e      	bne.n	8006804 <_scanf_float+0x1cc>
 80067e6:	f1b9 0f00 	cmp.w	r9, #0
 80067ea:	d10e      	bne.n	800680a <_scanf_float+0x1d2>
 80067ec:	6822      	ldr	r2, [r4, #0]
 80067ee:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80067f2:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80067f6:	d108      	bne.n	800680a <_scanf_float+0x1d2>
 80067f8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80067fc:	6022      	str	r2, [r4, #0]
 80067fe:	f04f 0a01 	mov.w	sl, #1
 8006802:	e7e2      	b.n	80067ca <_scanf_float+0x192>
 8006804:	f1ba 0f02 	cmp.w	sl, #2
 8006808:	d055      	beq.n	80068b6 <_scanf_float+0x27e>
 800680a:	2d01      	cmp	r5, #1
 800680c:	d002      	beq.n	8006814 <_scanf_float+0x1dc>
 800680e:	2d04      	cmp	r5, #4
 8006810:	f47f af44 	bne.w	800669c <_scanf_float+0x64>
 8006814:	3501      	adds	r5, #1
 8006816:	b2ed      	uxtb	r5, r5
 8006818:	e7d7      	b.n	80067ca <_scanf_float+0x192>
 800681a:	f1ba 0f01 	cmp.w	sl, #1
 800681e:	f47f af3d 	bne.w	800669c <_scanf_float+0x64>
 8006822:	f04f 0a02 	mov.w	sl, #2
 8006826:	e7d0      	b.n	80067ca <_scanf_float+0x192>
 8006828:	b97d      	cbnz	r5, 800684a <_scanf_float+0x212>
 800682a:	f1b9 0f00 	cmp.w	r9, #0
 800682e:	f47f af38 	bne.w	80066a2 <_scanf_float+0x6a>
 8006832:	6822      	ldr	r2, [r4, #0]
 8006834:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006838:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800683c:	f040 8108 	bne.w	8006a50 <_scanf_float+0x418>
 8006840:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006844:	6022      	str	r2, [r4, #0]
 8006846:	2501      	movs	r5, #1
 8006848:	e7bf      	b.n	80067ca <_scanf_float+0x192>
 800684a:	2d03      	cmp	r5, #3
 800684c:	d0e2      	beq.n	8006814 <_scanf_float+0x1dc>
 800684e:	2d05      	cmp	r5, #5
 8006850:	e7de      	b.n	8006810 <_scanf_float+0x1d8>
 8006852:	2d02      	cmp	r5, #2
 8006854:	f47f af22 	bne.w	800669c <_scanf_float+0x64>
 8006858:	2503      	movs	r5, #3
 800685a:	e7b6      	b.n	80067ca <_scanf_float+0x192>
 800685c:	2d06      	cmp	r5, #6
 800685e:	f47f af1d 	bne.w	800669c <_scanf_float+0x64>
 8006862:	2507      	movs	r5, #7
 8006864:	e7b1      	b.n	80067ca <_scanf_float+0x192>
 8006866:	6822      	ldr	r2, [r4, #0]
 8006868:	0591      	lsls	r1, r2, #22
 800686a:	f57f af17 	bpl.w	800669c <_scanf_float+0x64>
 800686e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006872:	6022      	str	r2, [r4, #0]
 8006874:	f8cd 9008 	str.w	r9, [sp, #8]
 8006878:	e7a7      	b.n	80067ca <_scanf_float+0x192>
 800687a:	6822      	ldr	r2, [r4, #0]
 800687c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006880:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006884:	d006      	beq.n	8006894 <_scanf_float+0x25c>
 8006886:	0550      	lsls	r0, r2, #21
 8006888:	f57f af08 	bpl.w	800669c <_scanf_float+0x64>
 800688c:	f1b9 0f00 	cmp.w	r9, #0
 8006890:	f000 80de 	beq.w	8006a50 <_scanf_float+0x418>
 8006894:	0591      	lsls	r1, r2, #22
 8006896:	bf58      	it	pl
 8006898:	9902      	ldrpl	r1, [sp, #8]
 800689a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800689e:	bf58      	it	pl
 80068a0:	eba9 0101 	subpl.w	r1, r9, r1
 80068a4:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80068a8:	bf58      	it	pl
 80068aa:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80068ae:	6022      	str	r2, [r4, #0]
 80068b0:	f04f 0900 	mov.w	r9, #0
 80068b4:	e789      	b.n	80067ca <_scanf_float+0x192>
 80068b6:	f04f 0a03 	mov.w	sl, #3
 80068ba:	e786      	b.n	80067ca <_scanf_float+0x192>
 80068bc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80068c0:	4639      	mov	r1, r7
 80068c2:	4640      	mov	r0, r8
 80068c4:	4798      	blx	r3
 80068c6:	2800      	cmp	r0, #0
 80068c8:	f43f aedb 	beq.w	8006682 <_scanf_float+0x4a>
 80068cc:	e6e6      	b.n	800669c <_scanf_float+0x64>
 80068ce:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80068d2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80068d6:	463a      	mov	r2, r7
 80068d8:	4640      	mov	r0, r8
 80068da:	4798      	blx	r3
 80068dc:	6923      	ldr	r3, [r4, #16]
 80068de:	3b01      	subs	r3, #1
 80068e0:	6123      	str	r3, [r4, #16]
 80068e2:	e6e8      	b.n	80066b6 <_scanf_float+0x7e>
 80068e4:	1e6b      	subs	r3, r5, #1
 80068e6:	2b06      	cmp	r3, #6
 80068e8:	d824      	bhi.n	8006934 <_scanf_float+0x2fc>
 80068ea:	2d02      	cmp	r5, #2
 80068ec:	d836      	bhi.n	800695c <_scanf_float+0x324>
 80068ee:	9b01      	ldr	r3, [sp, #4]
 80068f0:	429e      	cmp	r6, r3
 80068f2:	f67f aee4 	bls.w	80066be <_scanf_float+0x86>
 80068f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80068fa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80068fe:	463a      	mov	r2, r7
 8006900:	4640      	mov	r0, r8
 8006902:	4798      	blx	r3
 8006904:	6923      	ldr	r3, [r4, #16]
 8006906:	3b01      	subs	r3, #1
 8006908:	6123      	str	r3, [r4, #16]
 800690a:	e7f0      	b.n	80068ee <_scanf_float+0x2b6>
 800690c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006910:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006914:	463a      	mov	r2, r7
 8006916:	4640      	mov	r0, r8
 8006918:	4798      	blx	r3
 800691a:	6923      	ldr	r3, [r4, #16]
 800691c:	3b01      	subs	r3, #1
 800691e:	6123      	str	r3, [r4, #16]
 8006920:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006924:	fa5f fa8a 	uxtb.w	sl, sl
 8006928:	f1ba 0f02 	cmp.w	sl, #2
 800692c:	d1ee      	bne.n	800690c <_scanf_float+0x2d4>
 800692e:	3d03      	subs	r5, #3
 8006930:	b2ed      	uxtb	r5, r5
 8006932:	1b76      	subs	r6, r6, r5
 8006934:	6823      	ldr	r3, [r4, #0]
 8006936:	05da      	lsls	r2, r3, #23
 8006938:	d530      	bpl.n	800699c <_scanf_float+0x364>
 800693a:	055b      	lsls	r3, r3, #21
 800693c:	d511      	bpl.n	8006962 <_scanf_float+0x32a>
 800693e:	9b01      	ldr	r3, [sp, #4]
 8006940:	429e      	cmp	r6, r3
 8006942:	f67f aebc 	bls.w	80066be <_scanf_float+0x86>
 8006946:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800694a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800694e:	463a      	mov	r2, r7
 8006950:	4640      	mov	r0, r8
 8006952:	4798      	blx	r3
 8006954:	6923      	ldr	r3, [r4, #16]
 8006956:	3b01      	subs	r3, #1
 8006958:	6123      	str	r3, [r4, #16]
 800695a:	e7f0      	b.n	800693e <_scanf_float+0x306>
 800695c:	46aa      	mov	sl, r5
 800695e:	46b3      	mov	fp, r6
 8006960:	e7de      	b.n	8006920 <_scanf_float+0x2e8>
 8006962:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006966:	6923      	ldr	r3, [r4, #16]
 8006968:	2965      	cmp	r1, #101	@ 0x65
 800696a:	f103 33ff 	add.w	r3, r3, #4294967295
 800696e:	f106 35ff 	add.w	r5, r6, #4294967295
 8006972:	6123      	str	r3, [r4, #16]
 8006974:	d00c      	beq.n	8006990 <_scanf_float+0x358>
 8006976:	2945      	cmp	r1, #69	@ 0x45
 8006978:	d00a      	beq.n	8006990 <_scanf_float+0x358>
 800697a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800697e:	463a      	mov	r2, r7
 8006980:	4640      	mov	r0, r8
 8006982:	4798      	blx	r3
 8006984:	6923      	ldr	r3, [r4, #16]
 8006986:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800698a:	3b01      	subs	r3, #1
 800698c:	1eb5      	subs	r5, r6, #2
 800698e:	6123      	str	r3, [r4, #16]
 8006990:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006994:	463a      	mov	r2, r7
 8006996:	4640      	mov	r0, r8
 8006998:	4798      	blx	r3
 800699a:	462e      	mov	r6, r5
 800699c:	6822      	ldr	r2, [r4, #0]
 800699e:	f012 0210 	ands.w	r2, r2, #16
 80069a2:	d001      	beq.n	80069a8 <_scanf_float+0x370>
 80069a4:	2000      	movs	r0, #0
 80069a6:	e68b      	b.n	80066c0 <_scanf_float+0x88>
 80069a8:	7032      	strb	r2, [r6, #0]
 80069aa:	6823      	ldr	r3, [r4, #0]
 80069ac:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80069b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069b4:	d11c      	bne.n	80069f0 <_scanf_float+0x3b8>
 80069b6:	9b02      	ldr	r3, [sp, #8]
 80069b8:	454b      	cmp	r3, r9
 80069ba:	eba3 0209 	sub.w	r2, r3, r9
 80069be:	d123      	bne.n	8006a08 <_scanf_float+0x3d0>
 80069c0:	9901      	ldr	r1, [sp, #4]
 80069c2:	2200      	movs	r2, #0
 80069c4:	4640      	mov	r0, r8
 80069c6:	f002 fd3b 	bl	8009440 <_strtod_r>
 80069ca:	9b03      	ldr	r3, [sp, #12]
 80069cc:	6821      	ldr	r1, [r4, #0]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f011 0f02 	tst.w	r1, #2
 80069d4:	ec57 6b10 	vmov	r6, r7, d0
 80069d8:	f103 0204 	add.w	r2, r3, #4
 80069dc:	d01f      	beq.n	8006a1e <_scanf_float+0x3e6>
 80069de:	9903      	ldr	r1, [sp, #12]
 80069e0:	600a      	str	r2, [r1, #0]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	e9c3 6700 	strd	r6, r7, [r3]
 80069e8:	68e3      	ldr	r3, [r4, #12]
 80069ea:	3301      	adds	r3, #1
 80069ec:	60e3      	str	r3, [r4, #12]
 80069ee:	e7d9      	b.n	80069a4 <_scanf_float+0x36c>
 80069f0:	9b04      	ldr	r3, [sp, #16]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d0e4      	beq.n	80069c0 <_scanf_float+0x388>
 80069f6:	9905      	ldr	r1, [sp, #20]
 80069f8:	230a      	movs	r3, #10
 80069fa:	3101      	adds	r1, #1
 80069fc:	4640      	mov	r0, r8
 80069fe:	f002 fd9f 	bl	8009540 <_strtol_r>
 8006a02:	9b04      	ldr	r3, [sp, #16]
 8006a04:	9e05      	ldr	r6, [sp, #20]
 8006a06:	1ac2      	subs	r2, r0, r3
 8006a08:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006a0c:	429e      	cmp	r6, r3
 8006a0e:	bf28      	it	cs
 8006a10:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006a14:	4910      	ldr	r1, [pc, #64]	@ (8006a58 <_scanf_float+0x420>)
 8006a16:	4630      	mov	r0, r6
 8006a18:	f000 f954 	bl	8006cc4 <siprintf>
 8006a1c:	e7d0      	b.n	80069c0 <_scanf_float+0x388>
 8006a1e:	f011 0f04 	tst.w	r1, #4
 8006a22:	9903      	ldr	r1, [sp, #12]
 8006a24:	600a      	str	r2, [r1, #0]
 8006a26:	d1dc      	bne.n	80069e2 <_scanf_float+0x3aa>
 8006a28:	681d      	ldr	r5, [r3, #0]
 8006a2a:	4632      	mov	r2, r6
 8006a2c:	463b      	mov	r3, r7
 8006a2e:	4630      	mov	r0, r6
 8006a30:	4639      	mov	r1, r7
 8006a32:	f7fa f87b 	bl	8000b2c <__aeabi_dcmpun>
 8006a36:	b128      	cbz	r0, 8006a44 <_scanf_float+0x40c>
 8006a38:	4808      	ldr	r0, [pc, #32]	@ (8006a5c <_scanf_float+0x424>)
 8006a3a:	f000 faf9 	bl	8007030 <nanf>
 8006a3e:	ed85 0a00 	vstr	s0, [r5]
 8006a42:	e7d1      	b.n	80069e8 <_scanf_float+0x3b0>
 8006a44:	4630      	mov	r0, r6
 8006a46:	4639      	mov	r1, r7
 8006a48:	f7fa f8ce 	bl	8000be8 <__aeabi_d2f>
 8006a4c:	6028      	str	r0, [r5, #0]
 8006a4e:	e7cb      	b.n	80069e8 <_scanf_float+0x3b0>
 8006a50:	f04f 0900 	mov.w	r9, #0
 8006a54:	e629      	b.n	80066aa <_scanf_float+0x72>
 8006a56:	bf00      	nop
 8006a58:	0800afaa 	.word	0x0800afaa
 8006a5c:	0800b360 	.word	0x0800b360

08006a60 <std>:
 8006a60:	2300      	movs	r3, #0
 8006a62:	b510      	push	{r4, lr}
 8006a64:	4604      	mov	r4, r0
 8006a66:	e9c0 3300 	strd	r3, r3, [r0]
 8006a6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006a6e:	6083      	str	r3, [r0, #8]
 8006a70:	8181      	strh	r1, [r0, #12]
 8006a72:	6643      	str	r3, [r0, #100]	@ 0x64
 8006a74:	81c2      	strh	r2, [r0, #14]
 8006a76:	6183      	str	r3, [r0, #24]
 8006a78:	4619      	mov	r1, r3
 8006a7a:	2208      	movs	r2, #8
 8006a7c:	305c      	adds	r0, #92	@ 0x5c
 8006a7e:	f000 fa45 	bl	8006f0c <memset>
 8006a82:	4b0d      	ldr	r3, [pc, #52]	@ (8006ab8 <std+0x58>)
 8006a84:	6263      	str	r3, [r4, #36]	@ 0x24
 8006a86:	4b0d      	ldr	r3, [pc, #52]	@ (8006abc <std+0x5c>)
 8006a88:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8006ac0 <std+0x60>)
 8006a8c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006a8e:	4b0d      	ldr	r3, [pc, #52]	@ (8006ac4 <std+0x64>)
 8006a90:	6323      	str	r3, [r4, #48]	@ 0x30
 8006a92:	4b0d      	ldr	r3, [pc, #52]	@ (8006ac8 <std+0x68>)
 8006a94:	6224      	str	r4, [r4, #32]
 8006a96:	429c      	cmp	r4, r3
 8006a98:	d006      	beq.n	8006aa8 <std+0x48>
 8006a9a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006a9e:	4294      	cmp	r4, r2
 8006aa0:	d002      	beq.n	8006aa8 <std+0x48>
 8006aa2:	33d0      	adds	r3, #208	@ 0xd0
 8006aa4:	429c      	cmp	r4, r3
 8006aa6:	d105      	bne.n	8006ab4 <std+0x54>
 8006aa8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006aac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ab0:	f000 baba 	b.w	8007028 <__retarget_lock_init_recursive>
 8006ab4:	bd10      	pop	{r4, pc}
 8006ab6:	bf00      	nop
 8006ab8:	08006d59 	.word	0x08006d59
 8006abc:	08006d7f 	.word	0x08006d7f
 8006ac0:	08006db7 	.word	0x08006db7
 8006ac4:	08006ddb 	.word	0x08006ddb
 8006ac8:	200084c0 	.word	0x200084c0

08006acc <stdio_exit_handler>:
 8006acc:	4a02      	ldr	r2, [pc, #8]	@ (8006ad8 <stdio_exit_handler+0xc>)
 8006ace:	4903      	ldr	r1, [pc, #12]	@ (8006adc <stdio_exit_handler+0x10>)
 8006ad0:	4803      	ldr	r0, [pc, #12]	@ (8006ae0 <stdio_exit_handler+0x14>)
 8006ad2:	f000 b869 	b.w	8006ba8 <_fwalk_sglue>
 8006ad6:	bf00      	nop
 8006ad8:	20000084 	.word	0x20000084
 8006adc:	0800a1b5 	.word	0x0800a1b5
 8006ae0:	20000094 	.word	0x20000094

08006ae4 <cleanup_stdio>:
 8006ae4:	6841      	ldr	r1, [r0, #4]
 8006ae6:	4b0c      	ldr	r3, [pc, #48]	@ (8006b18 <cleanup_stdio+0x34>)
 8006ae8:	4299      	cmp	r1, r3
 8006aea:	b510      	push	{r4, lr}
 8006aec:	4604      	mov	r4, r0
 8006aee:	d001      	beq.n	8006af4 <cleanup_stdio+0x10>
 8006af0:	f003 fb60 	bl	800a1b4 <_fflush_r>
 8006af4:	68a1      	ldr	r1, [r4, #8]
 8006af6:	4b09      	ldr	r3, [pc, #36]	@ (8006b1c <cleanup_stdio+0x38>)
 8006af8:	4299      	cmp	r1, r3
 8006afa:	d002      	beq.n	8006b02 <cleanup_stdio+0x1e>
 8006afc:	4620      	mov	r0, r4
 8006afe:	f003 fb59 	bl	800a1b4 <_fflush_r>
 8006b02:	68e1      	ldr	r1, [r4, #12]
 8006b04:	4b06      	ldr	r3, [pc, #24]	@ (8006b20 <cleanup_stdio+0x3c>)
 8006b06:	4299      	cmp	r1, r3
 8006b08:	d004      	beq.n	8006b14 <cleanup_stdio+0x30>
 8006b0a:	4620      	mov	r0, r4
 8006b0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b10:	f003 bb50 	b.w	800a1b4 <_fflush_r>
 8006b14:	bd10      	pop	{r4, pc}
 8006b16:	bf00      	nop
 8006b18:	200084c0 	.word	0x200084c0
 8006b1c:	20008528 	.word	0x20008528
 8006b20:	20008590 	.word	0x20008590

08006b24 <global_stdio_init.part.0>:
 8006b24:	b510      	push	{r4, lr}
 8006b26:	4b0b      	ldr	r3, [pc, #44]	@ (8006b54 <global_stdio_init.part.0+0x30>)
 8006b28:	4c0b      	ldr	r4, [pc, #44]	@ (8006b58 <global_stdio_init.part.0+0x34>)
 8006b2a:	4a0c      	ldr	r2, [pc, #48]	@ (8006b5c <global_stdio_init.part.0+0x38>)
 8006b2c:	601a      	str	r2, [r3, #0]
 8006b2e:	4620      	mov	r0, r4
 8006b30:	2200      	movs	r2, #0
 8006b32:	2104      	movs	r1, #4
 8006b34:	f7ff ff94 	bl	8006a60 <std>
 8006b38:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006b3c:	2201      	movs	r2, #1
 8006b3e:	2109      	movs	r1, #9
 8006b40:	f7ff ff8e 	bl	8006a60 <std>
 8006b44:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006b48:	2202      	movs	r2, #2
 8006b4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b4e:	2112      	movs	r1, #18
 8006b50:	f7ff bf86 	b.w	8006a60 <std>
 8006b54:	200085f8 	.word	0x200085f8
 8006b58:	200084c0 	.word	0x200084c0
 8006b5c:	08006acd 	.word	0x08006acd

08006b60 <__sfp_lock_acquire>:
 8006b60:	4801      	ldr	r0, [pc, #4]	@ (8006b68 <__sfp_lock_acquire+0x8>)
 8006b62:	f000 ba62 	b.w	800702a <__retarget_lock_acquire_recursive>
 8006b66:	bf00      	nop
 8006b68:	20008601 	.word	0x20008601

08006b6c <__sfp_lock_release>:
 8006b6c:	4801      	ldr	r0, [pc, #4]	@ (8006b74 <__sfp_lock_release+0x8>)
 8006b6e:	f000 ba5d 	b.w	800702c <__retarget_lock_release_recursive>
 8006b72:	bf00      	nop
 8006b74:	20008601 	.word	0x20008601

08006b78 <__sinit>:
 8006b78:	b510      	push	{r4, lr}
 8006b7a:	4604      	mov	r4, r0
 8006b7c:	f7ff fff0 	bl	8006b60 <__sfp_lock_acquire>
 8006b80:	6a23      	ldr	r3, [r4, #32]
 8006b82:	b11b      	cbz	r3, 8006b8c <__sinit+0x14>
 8006b84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b88:	f7ff bff0 	b.w	8006b6c <__sfp_lock_release>
 8006b8c:	4b04      	ldr	r3, [pc, #16]	@ (8006ba0 <__sinit+0x28>)
 8006b8e:	6223      	str	r3, [r4, #32]
 8006b90:	4b04      	ldr	r3, [pc, #16]	@ (8006ba4 <__sinit+0x2c>)
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d1f5      	bne.n	8006b84 <__sinit+0xc>
 8006b98:	f7ff ffc4 	bl	8006b24 <global_stdio_init.part.0>
 8006b9c:	e7f2      	b.n	8006b84 <__sinit+0xc>
 8006b9e:	bf00      	nop
 8006ba0:	08006ae5 	.word	0x08006ae5
 8006ba4:	200085f8 	.word	0x200085f8

08006ba8 <_fwalk_sglue>:
 8006ba8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006bac:	4607      	mov	r7, r0
 8006bae:	4688      	mov	r8, r1
 8006bb0:	4614      	mov	r4, r2
 8006bb2:	2600      	movs	r6, #0
 8006bb4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006bb8:	f1b9 0901 	subs.w	r9, r9, #1
 8006bbc:	d505      	bpl.n	8006bca <_fwalk_sglue+0x22>
 8006bbe:	6824      	ldr	r4, [r4, #0]
 8006bc0:	2c00      	cmp	r4, #0
 8006bc2:	d1f7      	bne.n	8006bb4 <_fwalk_sglue+0xc>
 8006bc4:	4630      	mov	r0, r6
 8006bc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006bca:	89ab      	ldrh	r3, [r5, #12]
 8006bcc:	2b01      	cmp	r3, #1
 8006bce:	d907      	bls.n	8006be0 <_fwalk_sglue+0x38>
 8006bd0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006bd4:	3301      	adds	r3, #1
 8006bd6:	d003      	beq.n	8006be0 <_fwalk_sglue+0x38>
 8006bd8:	4629      	mov	r1, r5
 8006bda:	4638      	mov	r0, r7
 8006bdc:	47c0      	blx	r8
 8006bde:	4306      	orrs	r6, r0
 8006be0:	3568      	adds	r5, #104	@ 0x68
 8006be2:	e7e9      	b.n	8006bb8 <_fwalk_sglue+0x10>

08006be4 <iprintf>:
 8006be4:	b40f      	push	{r0, r1, r2, r3}
 8006be6:	b507      	push	{r0, r1, r2, lr}
 8006be8:	4906      	ldr	r1, [pc, #24]	@ (8006c04 <iprintf+0x20>)
 8006bea:	ab04      	add	r3, sp, #16
 8006bec:	6808      	ldr	r0, [r1, #0]
 8006bee:	f853 2b04 	ldr.w	r2, [r3], #4
 8006bf2:	6881      	ldr	r1, [r0, #8]
 8006bf4:	9301      	str	r3, [sp, #4]
 8006bf6:	f002 fff3 	bl	8009be0 <_vfiprintf_r>
 8006bfa:	b003      	add	sp, #12
 8006bfc:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c00:	b004      	add	sp, #16
 8006c02:	4770      	bx	lr
 8006c04:	20000090 	.word	0x20000090

08006c08 <_puts_r>:
 8006c08:	6a03      	ldr	r3, [r0, #32]
 8006c0a:	b570      	push	{r4, r5, r6, lr}
 8006c0c:	6884      	ldr	r4, [r0, #8]
 8006c0e:	4605      	mov	r5, r0
 8006c10:	460e      	mov	r6, r1
 8006c12:	b90b      	cbnz	r3, 8006c18 <_puts_r+0x10>
 8006c14:	f7ff ffb0 	bl	8006b78 <__sinit>
 8006c18:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006c1a:	07db      	lsls	r3, r3, #31
 8006c1c:	d405      	bmi.n	8006c2a <_puts_r+0x22>
 8006c1e:	89a3      	ldrh	r3, [r4, #12]
 8006c20:	0598      	lsls	r0, r3, #22
 8006c22:	d402      	bmi.n	8006c2a <_puts_r+0x22>
 8006c24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006c26:	f000 fa00 	bl	800702a <__retarget_lock_acquire_recursive>
 8006c2a:	89a3      	ldrh	r3, [r4, #12]
 8006c2c:	0719      	lsls	r1, r3, #28
 8006c2e:	d502      	bpl.n	8006c36 <_puts_r+0x2e>
 8006c30:	6923      	ldr	r3, [r4, #16]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d135      	bne.n	8006ca2 <_puts_r+0x9a>
 8006c36:	4621      	mov	r1, r4
 8006c38:	4628      	mov	r0, r5
 8006c3a:	f000 f911 	bl	8006e60 <__swsetup_r>
 8006c3e:	b380      	cbz	r0, 8006ca2 <_puts_r+0x9a>
 8006c40:	f04f 35ff 	mov.w	r5, #4294967295
 8006c44:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006c46:	07da      	lsls	r2, r3, #31
 8006c48:	d405      	bmi.n	8006c56 <_puts_r+0x4e>
 8006c4a:	89a3      	ldrh	r3, [r4, #12]
 8006c4c:	059b      	lsls	r3, r3, #22
 8006c4e:	d402      	bmi.n	8006c56 <_puts_r+0x4e>
 8006c50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006c52:	f000 f9eb 	bl	800702c <__retarget_lock_release_recursive>
 8006c56:	4628      	mov	r0, r5
 8006c58:	bd70      	pop	{r4, r5, r6, pc}
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	da04      	bge.n	8006c68 <_puts_r+0x60>
 8006c5e:	69a2      	ldr	r2, [r4, #24]
 8006c60:	429a      	cmp	r2, r3
 8006c62:	dc17      	bgt.n	8006c94 <_puts_r+0x8c>
 8006c64:	290a      	cmp	r1, #10
 8006c66:	d015      	beq.n	8006c94 <_puts_r+0x8c>
 8006c68:	6823      	ldr	r3, [r4, #0]
 8006c6a:	1c5a      	adds	r2, r3, #1
 8006c6c:	6022      	str	r2, [r4, #0]
 8006c6e:	7019      	strb	r1, [r3, #0]
 8006c70:	68a3      	ldr	r3, [r4, #8]
 8006c72:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006c76:	3b01      	subs	r3, #1
 8006c78:	60a3      	str	r3, [r4, #8]
 8006c7a:	2900      	cmp	r1, #0
 8006c7c:	d1ed      	bne.n	8006c5a <_puts_r+0x52>
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	da11      	bge.n	8006ca6 <_puts_r+0x9e>
 8006c82:	4622      	mov	r2, r4
 8006c84:	210a      	movs	r1, #10
 8006c86:	4628      	mov	r0, r5
 8006c88:	f000 f8ab 	bl	8006de2 <__swbuf_r>
 8006c8c:	3001      	adds	r0, #1
 8006c8e:	d0d7      	beq.n	8006c40 <_puts_r+0x38>
 8006c90:	250a      	movs	r5, #10
 8006c92:	e7d7      	b.n	8006c44 <_puts_r+0x3c>
 8006c94:	4622      	mov	r2, r4
 8006c96:	4628      	mov	r0, r5
 8006c98:	f000 f8a3 	bl	8006de2 <__swbuf_r>
 8006c9c:	3001      	adds	r0, #1
 8006c9e:	d1e7      	bne.n	8006c70 <_puts_r+0x68>
 8006ca0:	e7ce      	b.n	8006c40 <_puts_r+0x38>
 8006ca2:	3e01      	subs	r6, #1
 8006ca4:	e7e4      	b.n	8006c70 <_puts_r+0x68>
 8006ca6:	6823      	ldr	r3, [r4, #0]
 8006ca8:	1c5a      	adds	r2, r3, #1
 8006caa:	6022      	str	r2, [r4, #0]
 8006cac:	220a      	movs	r2, #10
 8006cae:	701a      	strb	r2, [r3, #0]
 8006cb0:	e7ee      	b.n	8006c90 <_puts_r+0x88>
	...

08006cb4 <puts>:
 8006cb4:	4b02      	ldr	r3, [pc, #8]	@ (8006cc0 <puts+0xc>)
 8006cb6:	4601      	mov	r1, r0
 8006cb8:	6818      	ldr	r0, [r3, #0]
 8006cba:	f7ff bfa5 	b.w	8006c08 <_puts_r>
 8006cbe:	bf00      	nop
 8006cc0:	20000090 	.word	0x20000090

08006cc4 <siprintf>:
 8006cc4:	b40e      	push	{r1, r2, r3}
 8006cc6:	b500      	push	{lr}
 8006cc8:	b09c      	sub	sp, #112	@ 0x70
 8006cca:	ab1d      	add	r3, sp, #116	@ 0x74
 8006ccc:	9002      	str	r0, [sp, #8]
 8006cce:	9006      	str	r0, [sp, #24]
 8006cd0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006cd4:	4809      	ldr	r0, [pc, #36]	@ (8006cfc <siprintf+0x38>)
 8006cd6:	9107      	str	r1, [sp, #28]
 8006cd8:	9104      	str	r1, [sp, #16]
 8006cda:	4909      	ldr	r1, [pc, #36]	@ (8006d00 <siprintf+0x3c>)
 8006cdc:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ce0:	9105      	str	r1, [sp, #20]
 8006ce2:	6800      	ldr	r0, [r0, #0]
 8006ce4:	9301      	str	r3, [sp, #4]
 8006ce6:	a902      	add	r1, sp, #8
 8006ce8:	f002 fc88 	bl	80095fc <_svfiprintf_r>
 8006cec:	9b02      	ldr	r3, [sp, #8]
 8006cee:	2200      	movs	r2, #0
 8006cf0:	701a      	strb	r2, [r3, #0]
 8006cf2:	b01c      	add	sp, #112	@ 0x70
 8006cf4:	f85d eb04 	ldr.w	lr, [sp], #4
 8006cf8:	b003      	add	sp, #12
 8006cfa:	4770      	bx	lr
 8006cfc:	20000090 	.word	0x20000090
 8006d00:	ffff0208 	.word	0xffff0208

08006d04 <siscanf>:
 8006d04:	b40e      	push	{r1, r2, r3}
 8006d06:	b530      	push	{r4, r5, lr}
 8006d08:	b09c      	sub	sp, #112	@ 0x70
 8006d0a:	ac1f      	add	r4, sp, #124	@ 0x7c
 8006d0c:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8006d10:	f854 5b04 	ldr.w	r5, [r4], #4
 8006d14:	f8ad 2014 	strh.w	r2, [sp, #20]
 8006d18:	9002      	str	r0, [sp, #8]
 8006d1a:	9006      	str	r0, [sp, #24]
 8006d1c:	f7f9 faa8 	bl	8000270 <strlen>
 8006d20:	4b0b      	ldr	r3, [pc, #44]	@ (8006d50 <siscanf+0x4c>)
 8006d22:	9003      	str	r0, [sp, #12]
 8006d24:	9007      	str	r0, [sp, #28]
 8006d26:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006d28:	480a      	ldr	r0, [pc, #40]	@ (8006d54 <siscanf+0x50>)
 8006d2a:	9401      	str	r4, [sp, #4]
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006d30:	9314      	str	r3, [sp, #80]	@ 0x50
 8006d32:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006d36:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006d3a:	462a      	mov	r2, r5
 8006d3c:	4623      	mov	r3, r4
 8006d3e:	a902      	add	r1, sp, #8
 8006d40:	6800      	ldr	r0, [r0, #0]
 8006d42:	f002 fdaf 	bl	80098a4 <__ssvfiscanf_r>
 8006d46:	b01c      	add	sp, #112	@ 0x70
 8006d48:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006d4c:	b003      	add	sp, #12
 8006d4e:	4770      	bx	lr
 8006d50:	08006d7b 	.word	0x08006d7b
 8006d54:	20000090 	.word	0x20000090

08006d58 <__sread>:
 8006d58:	b510      	push	{r4, lr}
 8006d5a:	460c      	mov	r4, r1
 8006d5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d60:	f000 f914 	bl	8006f8c <_read_r>
 8006d64:	2800      	cmp	r0, #0
 8006d66:	bfab      	itete	ge
 8006d68:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006d6a:	89a3      	ldrhlt	r3, [r4, #12]
 8006d6c:	181b      	addge	r3, r3, r0
 8006d6e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006d72:	bfac      	ite	ge
 8006d74:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006d76:	81a3      	strhlt	r3, [r4, #12]
 8006d78:	bd10      	pop	{r4, pc}

08006d7a <__seofread>:
 8006d7a:	2000      	movs	r0, #0
 8006d7c:	4770      	bx	lr

08006d7e <__swrite>:
 8006d7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d82:	461f      	mov	r7, r3
 8006d84:	898b      	ldrh	r3, [r1, #12]
 8006d86:	05db      	lsls	r3, r3, #23
 8006d88:	4605      	mov	r5, r0
 8006d8a:	460c      	mov	r4, r1
 8006d8c:	4616      	mov	r6, r2
 8006d8e:	d505      	bpl.n	8006d9c <__swrite+0x1e>
 8006d90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d94:	2302      	movs	r3, #2
 8006d96:	2200      	movs	r2, #0
 8006d98:	f000 f8e6 	bl	8006f68 <_lseek_r>
 8006d9c:	89a3      	ldrh	r3, [r4, #12]
 8006d9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006da2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006da6:	81a3      	strh	r3, [r4, #12]
 8006da8:	4632      	mov	r2, r6
 8006daa:	463b      	mov	r3, r7
 8006dac:	4628      	mov	r0, r5
 8006dae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006db2:	f000 b8fd 	b.w	8006fb0 <_write_r>

08006db6 <__sseek>:
 8006db6:	b510      	push	{r4, lr}
 8006db8:	460c      	mov	r4, r1
 8006dba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dbe:	f000 f8d3 	bl	8006f68 <_lseek_r>
 8006dc2:	1c43      	adds	r3, r0, #1
 8006dc4:	89a3      	ldrh	r3, [r4, #12]
 8006dc6:	bf15      	itete	ne
 8006dc8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006dca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006dce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006dd2:	81a3      	strheq	r3, [r4, #12]
 8006dd4:	bf18      	it	ne
 8006dd6:	81a3      	strhne	r3, [r4, #12]
 8006dd8:	bd10      	pop	{r4, pc}

08006dda <__sclose>:
 8006dda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dde:	f000 b8b3 	b.w	8006f48 <_close_r>

08006de2 <__swbuf_r>:
 8006de2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006de4:	460e      	mov	r6, r1
 8006de6:	4614      	mov	r4, r2
 8006de8:	4605      	mov	r5, r0
 8006dea:	b118      	cbz	r0, 8006df4 <__swbuf_r+0x12>
 8006dec:	6a03      	ldr	r3, [r0, #32]
 8006dee:	b90b      	cbnz	r3, 8006df4 <__swbuf_r+0x12>
 8006df0:	f7ff fec2 	bl	8006b78 <__sinit>
 8006df4:	69a3      	ldr	r3, [r4, #24]
 8006df6:	60a3      	str	r3, [r4, #8]
 8006df8:	89a3      	ldrh	r3, [r4, #12]
 8006dfa:	071a      	lsls	r2, r3, #28
 8006dfc:	d501      	bpl.n	8006e02 <__swbuf_r+0x20>
 8006dfe:	6923      	ldr	r3, [r4, #16]
 8006e00:	b943      	cbnz	r3, 8006e14 <__swbuf_r+0x32>
 8006e02:	4621      	mov	r1, r4
 8006e04:	4628      	mov	r0, r5
 8006e06:	f000 f82b 	bl	8006e60 <__swsetup_r>
 8006e0a:	b118      	cbz	r0, 8006e14 <__swbuf_r+0x32>
 8006e0c:	f04f 37ff 	mov.w	r7, #4294967295
 8006e10:	4638      	mov	r0, r7
 8006e12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e14:	6823      	ldr	r3, [r4, #0]
 8006e16:	6922      	ldr	r2, [r4, #16]
 8006e18:	1a98      	subs	r0, r3, r2
 8006e1a:	6963      	ldr	r3, [r4, #20]
 8006e1c:	b2f6      	uxtb	r6, r6
 8006e1e:	4283      	cmp	r3, r0
 8006e20:	4637      	mov	r7, r6
 8006e22:	dc05      	bgt.n	8006e30 <__swbuf_r+0x4e>
 8006e24:	4621      	mov	r1, r4
 8006e26:	4628      	mov	r0, r5
 8006e28:	f003 f9c4 	bl	800a1b4 <_fflush_r>
 8006e2c:	2800      	cmp	r0, #0
 8006e2e:	d1ed      	bne.n	8006e0c <__swbuf_r+0x2a>
 8006e30:	68a3      	ldr	r3, [r4, #8]
 8006e32:	3b01      	subs	r3, #1
 8006e34:	60a3      	str	r3, [r4, #8]
 8006e36:	6823      	ldr	r3, [r4, #0]
 8006e38:	1c5a      	adds	r2, r3, #1
 8006e3a:	6022      	str	r2, [r4, #0]
 8006e3c:	701e      	strb	r6, [r3, #0]
 8006e3e:	6962      	ldr	r2, [r4, #20]
 8006e40:	1c43      	adds	r3, r0, #1
 8006e42:	429a      	cmp	r2, r3
 8006e44:	d004      	beq.n	8006e50 <__swbuf_r+0x6e>
 8006e46:	89a3      	ldrh	r3, [r4, #12]
 8006e48:	07db      	lsls	r3, r3, #31
 8006e4a:	d5e1      	bpl.n	8006e10 <__swbuf_r+0x2e>
 8006e4c:	2e0a      	cmp	r6, #10
 8006e4e:	d1df      	bne.n	8006e10 <__swbuf_r+0x2e>
 8006e50:	4621      	mov	r1, r4
 8006e52:	4628      	mov	r0, r5
 8006e54:	f003 f9ae 	bl	800a1b4 <_fflush_r>
 8006e58:	2800      	cmp	r0, #0
 8006e5a:	d0d9      	beq.n	8006e10 <__swbuf_r+0x2e>
 8006e5c:	e7d6      	b.n	8006e0c <__swbuf_r+0x2a>
	...

08006e60 <__swsetup_r>:
 8006e60:	b538      	push	{r3, r4, r5, lr}
 8006e62:	4b29      	ldr	r3, [pc, #164]	@ (8006f08 <__swsetup_r+0xa8>)
 8006e64:	4605      	mov	r5, r0
 8006e66:	6818      	ldr	r0, [r3, #0]
 8006e68:	460c      	mov	r4, r1
 8006e6a:	b118      	cbz	r0, 8006e74 <__swsetup_r+0x14>
 8006e6c:	6a03      	ldr	r3, [r0, #32]
 8006e6e:	b90b      	cbnz	r3, 8006e74 <__swsetup_r+0x14>
 8006e70:	f7ff fe82 	bl	8006b78 <__sinit>
 8006e74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e78:	0719      	lsls	r1, r3, #28
 8006e7a:	d422      	bmi.n	8006ec2 <__swsetup_r+0x62>
 8006e7c:	06da      	lsls	r2, r3, #27
 8006e7e:	d407      	bmi.n	8006e90 <__swsetup_r+0x30>
 8006e80:	2209      	movs	r2, #9
 8006e82:	602a      	str	r2, [r5, #0]
 8006e84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e88:	81a3      	strh	r3, [r4, #12]
 8006e8a:	f04f 30ff 	mov.w	r0, #4294967295
 8006e8e:	e033      	b.n	8006ef8 <__swsetup_r+0x98>
 8006e90:	0758      	lsls	r0, r3, #29
 8006e92:	d512      	bpl.n	8006eba <__swsetup_r+0x5a>
 8006e94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e96:	b141      	cbz	r1, 8006eaa <__swsetup_r+0x4a>
 8006e98:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e9c:	4299      	cmp	r1, r3
 8006e9e:	d002      	beq.n	8006ea6 <__swsetup_r+0x46>
 8006ea0:	4628      	mov	r0, r5
 8006ea2:	f000 ff19 	bl	8007cd8 <_free_r>
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	6363      	str	r3, [r4, #52]	@ 0x34
 8006eaa:	89a3      	ldrh	r3, [r4, #12]
 8006eac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006eb0:	81a3      	strh	r3, [r4, #12]
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	6063      	str	r3, [r4, #4]
 8006eb6:	6923      	ldr	r3, [r4, #16]
 8006eb8:	6023      	str	r3, [r4, #0]
 8006eba:	89a3      	ldrh	r3, [r4, #12]
 8006ebc:	f043 0308 	orr.w	r3, r3, #8
 8006ec0:	81a3      	strh	r3, [r4, #12]
 8006ec2:	6923      	ldr	r3, [r4, #16]
 8006ec4:	b94b      	cbnz	r3, 8006eda <__swsetup_r+0x7a>
 8006ec6:	89a3      	ldrh	r3, [r4, #12]
 8006ec8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006ecc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ed0:	d003      	beq.n	8006eda <__swsetup_r+0x7a>
 8006ed2:	4621      	mov	r1, r4
 8006ed4:	4628      	mov	r0, r5
 8006ed6:	f003 f9bb 	bl	800a250 <__smakebuf_r>
 8006eda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ede:	f013 0201 	ands.w	r2, r3, #1
 8006ee2:	d00a      	beq.n	8006efa <__swsetup_r+0x9a>
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	60a2      	str	r2, [r4, #8]
 8006ee8:	6962      	ldr	r2, [r4, #20]
 8006eea:	4252      	negs	r2, r2
 8006eec:	61a2      	str	r2, [r4, #24]
 8006eee:	6922      	ldr	r2, [r4, #16]
 8006ef0:	b942      	cbnz	r2, 8006f04 <__swsetup_r+0xa4>
 8006ef2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006ef6:	d1c5      	bne.n	8006e84 <__swsetup_r+0x24>
 8006ef8:	bd38      	pop	{r3, r4, r5, pc}
 8006efa:	0799      	lsls	r1, r3, #30
 8006efc:	bf58      	it	pl
 8006efe:	6962      	ldrpl	r2, [r4, #20]
 8006f00:	60a2      	str	r2, [r4, #8]
 8006f02:	e7f4      	b.n	8006eee <__swsetup_r+0x8e>
 8006f04:	2000      	movs	r0, #0
 8006f06:	e7f7      	b.n	8006ef8 <__swsetup_r+0x98>
 8006f08:	20000090 	.word	0x20000090

08006f0c <memset>:
 8006f0c:	4402      	add	r2, r0
 8006f0e:	4603      	mov	r3, r0
 8006f10:	4293      	cmp	r3, r2
 8006f12:	d100      	bne.n	8006f16 <memset+0xa>
 8006f14:	4770      	bx	lr
 8006f16:	f803 1b01 	strb.w	r1, [r3], #1
 8006f1a:	e7f9      	b.n	8006f10 <memset+0x4>

08006f1c <strncmp>:
 8006f1c:	b510      	push	{r4, lr}
 8006f1e:	b16a      	cbz	r2, 8006f3c <strncmp+0x20>
 8006f20:	3901      	subs	r1, #1
 8006f22:	1884      	adds	r4, r0, r2
 8006f24:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f28:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006f2c:	429a      	cmp	r2, r3
 8006f2e:	d103      	bne.n	8006f38 <strncmp+0x1c>
 8006f30:	42a0      	cmp	r0, r4
 8006f32:	d001      	beq.n	8006f38 <strncmp+0x1c>
 8006f34:	2a00      	cmp	r2, #0
 8006f36:	d1f5      	bne.n	8006f24 <strncmp+0x8>
 8006f38:	1ad0      	subs	r0, r2, r3
 8006f3a:	bd10      	pop	{r4, pc}
 8006f3c:	4610      	mov	r0, r2
 8006f3e:	e7fc      	b.n	8006f3a <strncmp+0x1e>

08006f40 <_localeconv_r>:
 8006f40:	4800      	ldr	r0, [pc, #0]	@ (8006f44 <_localeconv_r+0x4>)
 8006f42:	4770      	bx	lr
 8006f44:	200001d0 	.word	0x200001d0

08006f48 <_close_r>:
 8006f48:	b538      	push	{r3, r4, r5, lr}
 8006f4a:	4d06      	ldr	r5, [pc, #24]	@ (8006f64 <_close_r+0x1c>)
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	4604      	mov	r4, r0
 8006f50:	4608      	mov	r0, r1
 8006f52:	602b      	str	r3, [r5, #0]
 8006f54:	f7fb f950 	bl	80021f8 <_close>
 8006f58:	1c43      	adds	r3, r0, #1
 8006f5a:	d102      	bne.n	8006f62 <_close_r+0x1a>
 8006f5c:	682b      	ldr	r3, [r5, #0]
 8006f5e:	b103      	cbz	r3, 8006f62 <_close_r+0x1a>
 8006f60:	6023      	str	r3, [r4, #0]
 8006f62:	bd38      	pop	{r3, r4, r5, pc}
 8006f64:	200085fc 	.word	0x200085fc

08006f68 <_lseek_r>:
 8006f68:	b538      	push	{r3, r4, r5, lr}
 8006f6a:	4d07      	ldr	r5, [pc, #28]	@ (8006f88 <_lseek_r+0x20>)
 8006f6c:	4604      	mov	r4, r0
 8006f6e:	4608      	mov	r0, r1
 8006f70:	4611      	mov	r1, r2
 8006f72:	2200      	movs	r2, #0
 8006f74:	602a      	str	r2, [r5, #0]
 8006f76:	461a      	mov	r2, r3
 8006f78:	f7fb f965 	bl	8002246 <_lseek>
 8006f7c:	1c43      	adds	r3, r0, #1
 8006f7e:	d102      	bne.n	8006f86 <_lseek_r+0x1e>
 8006f80:	682b      	ldr	r3, [r5, #0]
 8006f82:	b103      	cbz	r3, 8006f86 <_lseek_r+0x1e>
 8006f84:	6023      	str	r3, [r4, #0]
 8006f86:	bd38      	pop	{r3, r4, r5, pc}
 8006f88:	200085fc 	.word	0x200085fc

08006f8c <_read_r>:
 8006f8c:	b538      	push	{r3, r4, r5, lr}
 8006f8e:	4d07      	ldr	r5, [pc, #28]	@ (8006fac <_read_r+0x20>)
 8006f90:	4604      	mov	r4, r0
 8006f92:	4608      	mov	r0, r1
 8006f94:	4611      	mov	r1, r2
 8006f96:	2200      	movs	r2, #0
 8006f98:	602a      	str	r2, [r5, #0]
 8006f9a:	461a      	mov	r2, r3
 8006f9c:	f7fb f90f 	bl	80021be <_read>
 8006fa0:	1c43      	adds	r3, r0, #1
 8006fa2:	d102      	bne.n	8006faa <_read_r+0x1e>
 8006fa4:	682b      	ldr	r3, [r5, #0]
 8006fa6:	b103      	cbz	r3, 8006faa <_read_r+0x1e>
 8006fa8:	6023      	str	r3, [r4, #0]
 8006faa:	bd38      	pop	{r3, r4, r5, pc}
 8006fac:	200085fc 	.word	0x200085fc

08006fb0 <_write_r>:
 8006fb0:	b538      	push	{r3, r4, r5, lr}
 8006fb2:	4d07      	ldr	r5, [pc, #28]	@ (8006fd0 <_write_r+0x20>)
 8006fb4:	4604      	mov	r4, r0
 8006fb6:	4608      	mov	r0, r1
 8006fb8:	4611      	mov	r1, r2
 8006fba:	2200      	movs	r2, #0
 8006fbc:	602a      	str	r2, [r5, #0]
 8006fbe:	461a      	mov	r2, r3
 8006fc0:	f7fa face 	bl	8001560 <_write>
 8006fc4:	1c43      	adds	r3, r0, #1
 8006fc6:	d102      	bne.n	8006fce <_write_r+0x1e>
 8006fc8:	682b      	ldr	r3, [r5, #0]
 8006fca:	b103      	cbz	r3, 8006fce <_write_r+0x1e>
 8006fcc:	6023      	str	r3, [r4, #0]
 8006fce:	bd38      	pop	{r3, r4, r5, pc}
 8006fd0:	200085fc 	.word	0x200085fc

08006fd4 <__errno>:
 8006fd4:	4b01      	ldr	r3, [pc, #4]	@ (8006fdc <__errno+0x8>)
 8006fd6:	6818      	ldr	r0, [r3, #0]
 8006fd8:	4770      	bx	lr
 8006fda:	bf00      	nop
 8006fdc:	20000090 	.word	0x20000090

08006fe0 <__libc_init_array>:
 8006fe0:	b570      	push	{r4, r5, r6, lr}
 8006fe2:	4d0d      	ldr	r5, [pc, #52]	@ (8007018 <__libc_init_array+0x38>)
 8006fe4:	4c0d      	ldr	r4, [pc, #52]	@ (800701c <__libc_init_array+0x3c>)
 8006fe6:	1b64      	subs	r4, r4, r5
 8006fe8:	10a4      	asrs	r4, r4, #2
 8006fea:	2600      	movs	r6, #0
 8006fec:	42a6      	cmp	r6, r4
 8006fee:	d109      	bne.n	8007004 <__libc_init_array+0x24>
 8006ff0:	4d0b      	ldr	r5, [pc, #44]	@ (8007020 <__libc_init_array+0x40>)
 8006ff2:	4c0c      	ldr	r4, [pc, #48]	@ (8007024 <__libc_init_array+0x44>)
 8006ff4:	f003 fed0 	bl	800ad98 <_init>
 8006ff8:	1b64      	subs	r4, r4, r5
 8006ffa:	10a4      	asrs	r4, r4, #2
 8006ffc:	2600      	movs	r6, #0
 8006ffe:	42a6      	cmp	r6, r4
 8007000:	d105      	bne.n	800700e <__libc_init_array+0x2e>
 8007002:	bd70      	pop	{r4, r5, r6, pc}
 8007004:	f855 3b04 	ldr.w	r3, [r5], #4
 8007008:	4798      	blx	r3
 800700a:	3601      	adds	r6, #1
 800700c:	e7ee      	b.n	8006fec <__libc_init_array+0xc>
 800700e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007012:	4798      	blx	r3
 8007014:	3601      	adds	r6, #1
 8007016:	e7f2      	b.n	8006ffe <__libc_init_array+0x1e>
 8007018:	0800b3cc 	.word	0x0800b3cc
 800701c:	0800b3cc 	.word	0x0800b3cc
 8007020:	0800b3cc 	.word	0x0800b3cc
 8007024:	0800b3d0 	.word	0x0800b3d0

08007028 <__retarget_lock_init_recursive>:
 8007028:	4770      	bx	lr

0800702a <__retarget_lock_acquire_recursive>:
 800702a:	4770      	bx	lr

0800702c <__retarget_lock_release_recursive>:
 800702c:	4770      	bx	lr
	...

08007030 <nanf>:
 8007030:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007038 <nanf+0x8>
 8007034:	4770      	bx	lr
 8007036:	bf00      	nop
 8007038:	7fc00000 	.word	0x7fc00000

0800703c <quorem>:
 800703c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007040:	6903      	ldr	r3, [r0, #16]
 8007042:	690c      	ldr	r4, [r1, #16]
 8007044:	42a3      	cmp	r3, r4
 8007046:	4607      	mov	r7, r0
 8007048:	db7e      	blt.n	8007148 <quorem+0x10c>
 800704a:	3c01      	subs	r4, #1
 800704c:	f101 0814 	add.w	r8, r1, #20
 8007050:	00a3      	lsls	r3, r4, #2
 8007052:	f100 0514 	add.w	r5, r0, #20
 8007056:	9300      	str	r3, [sp, #0]
 8007058:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800705c:	9301      	str	r3, [sp, #4]
 800705e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007062:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007066:	3301      	adds	r3, #1
 8007068:	429a      	cmp	r2, r3
 800706a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800706e:	fbb2 f6f3 	udiv	r6, r2, r3
 8007072:	d32e      	bcc.n	80070d2 <quorem+0x96>
 8007074:	f04f 0a00 	mov.w	sl, #0
 8007078:	46c4      	mov	ip, r8
 800707a:	46ae      	mov	lr, r5
 800707c:	46d3      	mov	fp, sl
 800707e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007082:	b298      	uxth	r0, r3
 8007084:	fb06 a000 	mla	r0, r6, r0, sl
 8007088:	0c02      	lsrs	r2, r0, #16
 800708a:	0c1b      	lsrs	r3, r3, #16
 800708c:	fb06 2303 	mla	r3, r6, r3, r2
 8007090:	f8de 2000 	ldr.w	r2, [lr]
 8007094:	b280      	uxth	r0, r0
 8007096:	b292      	uxth	r2, r2
 8007098:	1a12      	subs	r2, r2, r0
 800709a:	445a      	add	r2, fp
 800709c:	f8de 0000 	ldr.w	r0, [lr]
 80070a0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80070a4:	b29b      	uxth	r3, r3
 80070a6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80070aa:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80070ae:	b292      	uxth	r2, r2
 80070b0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80070b4:	45e1      	cmp	r9, ip
 80070b6:	f84e 2b04 	str.w	r2, [lr], #4
 80070ba:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80070be:	d2de      	bcs.n	800707e <quorem+0x42>
 80070c0:	9b00      	ldr	r3, [sp, #0]
 80070c2:	58eb      	ldr	r3, [r5, r3]
 80070c4:	b92b      	cbnz	r3, 80070d2 <quorem+0x96>
 80070c6:	9b01      	ldr	r3, [sp, #4]
 80070c8:	3b04      	subs	r3, #4
 80070ca:	429d      	cmp	r5, r3
 80070cc:	461a      	mov	r2, r3
 80070ce:	d32f      	bcc.n	8007130 <quorem+0xf4>
 80070d0:	613c      	str	r4, [r7, #16]
 80070d2:	4638      	mov	r0, r7
 80070d4:	f001 f9c4 	bl	8008460 <__mcmp>
 80070d8:	2800      	cmp	r0, #0
 80070da:	db25      	blt.n	8007128 <quorem+0xec>
 80070dc:	4629      	mov	r1, r5
 80070de:	2000      	movs	r0, #0
 80070e0:	f858 2b04 	ldr.w	r2, [r8], #4
 80070e4:	f8d1 c000 	ldr.w	ip, [r1]
 80070e8:	fa1f fe82 	uxth.w	lr, r2
 80070ec:	fa1f f38c 	uxth.w	r3, ip
 80070f0:	eba3 030e 	sub.w	r3, r3, lr
 80070f4:	4403      	add	r3, r0
 80070f6:	0c12      	lsrs	r2, r2, #16
 80070f8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80070fc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007100:	b29b      	uxth	r3, r3
 8007102:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007106:	45c1      	cmp	r9, r8
 8007108:	f841 3b04 	str.w	r3, [r1], #4
 800710c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007110:	d2e6      	bcs.n	80070e0 <quorem+0xa4>
 8007112:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007116:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800711a:	b922      	cbnz	r2, 8007126 <quorem+0xea>
 800711c:	3b04      	subs	r3, #4
 800711e:	429d      	cmp	r5, r3
 8007120:	461a      	mov	r2, r3
 8007122:	d30b      	bcc.n	800713c <quorem+0x100>
 8007124:	613c      	str	r4, [r7, #16]
 8007126:	3601      	adds	r6, #1
 8007128:	4630      	mov	r0, r6
 800712a:	b003      	add	sp, #12
 800712c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007130:	6812      	ldr	r2, [r2, #0]
 8007132:	3b04      	subs	r3, #4
 8007134:	2a00      	cmp	r2, #0
 8007136:	d1cb      	bne.n	80070d0 <quorem+0x94>
 8007138:	3c01      	subs	r4, #1
 800713a:	e7c6      	b.n	80070ca <quorem+0x8e>
 800713c:	6812      	ldr	r2, [r2, #0]
 800713e:	3b04      	subs	r3, #4
 8007140:	2a00      	cmp	r2, #0
 8007142:	d1ef      	bne.n	8007124 <quorem+0xe8>
 8007144:	3c01      	subs	r4, #1
 8007146:	e7ea      	b.n	800711e <quorem+0xe2>
 8007148:	2000      	movs	r0, #0
 800714a:	e7ee      	b.n	800712a <quorem+0xee>
 800714c:	0000      	movs	r0, r0
	...

08007150 <_dtoa_r>:
 8007150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007154:	69c7      	ldr	r7, [r0, #28]
 8007156:	b099      	sub	sp, #100	@ 0x64
 8007158:	ed8d 0b02 	vstr	d0, [sp, #8]
 800715c:	ec55 4b10 	vmov	r4, r5, d0
 8007160:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8007162:	9109      	str	r1, [sp, #36]	@ 0x24
 8007164:	4683      	mov	fp, r0
 8007166:	920e      	str	r2, [sp, #56]	@ 0x38
 8007168:	9313      	str	r3, [sp, #76]	@ 0x4c
 800716a:	b97f      	cbnz	r7, 800718c <_dtoa_r+0x3c>
 800716c:	2010      	movs	r0, #16
 800716e:	f000 fdfd 	bl	8007d6c <malloc>
 8007172:	4602      	mov	r2, r0
 8007174:	f8cb 001c 	str.w	r0, [fp, #28]
 8007178:	b920      	cbnz	r0, 8007184 <_dtoa_r+0x34>
 800717a:	4ba7      	ldr	r3, [pc, #668]	@ (8007418 <_dtoa_r+0x2c8>)
 800717c:	21ef      	movs	r1, #239	@ 0xef
 800717e:	48a7      	ldr	r0, [pc, #668]	@ (800741c <_dtoa_r+0x2cc>)
 8007180:	f003 f97a 	bl	800a478 <__assert_func>
 8007184:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007188:	6007      	str	r7, [r0, #0]
 800718a:	60c7      	str	r7, [r0, #12]
 800718c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007190:	6819      	ldr	r1, [r3, #0]
 8007192:	b159      	cbz	r1, 80071ac <_dtoa_r+0x5c>
 8007194:	685a      	ldr	r2, [r3, #4]
 8007196:	604a      	str	r2, [r1, #4]
 8007198:	2301      	movs	r3, #1
 800719a:	4093      	lsls	r3, r2
 800719c:	608b      	str	r3, [r1, #8]
 800719e:	4658      	mov	r0, fp
 80071a0:	f000 feda 	bl	8007f58 <_Bfree>
 80071a4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80071a8:	2200      	movs	r2, #0
 80071aa:	601a      	str	r2, [r3, #0]
 80071ac:	1e2b      	subs	r3, r5, #0
 80071ae:	bfb9      	ittee	lt
 80071b0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80071b4:	9303      	strlt	r3, [sp, #12]
 80071b6:	2300      	movge	r3, #0
 80071b8:	6033      	strge	r3, [r6, #0]
 80071ba:	9f03      	ldr	r7, [sp, #12]
 80071bc:	4b98      	ldr	r3, [pc, #608]	@ (8007420 <_dtoa_r+0x2d0>)
 80071be:	bfbc      	itt	lt
 80071c0:	2201      	movlt	r2, #1
 80071c2:	6032      	strlt	r2, [r6, #0]
 80071c4:	43bb      	bics	r3, r7
 80071c6:	d112      	bne.n	80071ee <_dtoa_r+0x9e>
 80071c8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80071ca:	f242 730f 	movw	r3, #9999	@ 0x270f
 80071ce:	6013      	str	r3, [r2, #0]
 80071d0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80071d4:	4323      	orrs	r3, r4
 80071d6:	f000 854d 	beq.w	8007c74 <_dtoa_r+0xb24>
 80071da:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80071dc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8007434 <_dtoa_r+0x2e4>
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	f000 854f 	beq.w	8007c84 <_dtoa_r+0xb34>
 80071e6:	f10a 0303 	add.w	r3, sl, #3
 80071ea:	f000 bd49 	b.w	8007c80 <_dtoa_r+0xb30>
 80071ee:	ed9d 7b02 	vldr	d7, [sp, #8]
 80071f2:	2200      	movs	r2, #0
 80071f4:	ec51 0b17 	vmov	r0, r1, d7
 80071f8:	2300      	movs	r3, #0
 80071fa:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80071fe:	f7f9 fc63 	bl	8000ac8 <__aeabi_dcmpeq>
 8007202:	4680      	mov	r8, r0
 8007204:	b158      	cbz	r0, 800721e <_dtoa_r+0xce>
 8007206:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007208:	2301      	movs	r3, #1
 800720a:	6013      	str	r3, [r2, #0]
 800720c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800720e:	b113      	cbz	r3, 8007216 <_dtoa_r+0xc6>
 8007210:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007212:	4b84      	ldr	r3, [pc, #528]	@ (8007424 <_dtoa_r+0x2d4>)
 8007214:	6013      	str	r3, [r2, #0]
 8007216:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007438 <_dtoa_r+0x2e8>
 800721a:	f000 bd33 	b.w	8007c84 <_dtoa_r+0xb34>
 800721e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007222:	aa16      	add	r2, sp, #88	@ 0x58
 8007224:	a917      	add	r1, sp, #92	@ 0x5c
 8007226:	4658      	mov	r0, fp
 8007228:	f001 fa3a 	bl	80086a0 <__d2b>
 800722c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007230:	4681      	mov	r9, r0
 8007232:	2e00      	cmp	r6, #0
 8007234:	d077      	beq.n	8007326 <_dtoa_r+0x1d6>
 8007236:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007238:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800723c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007240:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007244:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007248:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800724c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007250:	4619      	mov	r1, r3
 8007252:	2200      	movs	r2, #0
 8007254:	4b74      	ldr	r3, [pc, #464]	@ (8007428 <_dtoa_r+0x2d8>)
 8007256:	f7f9 f817 	bl	8000288 <__aeabi_dsub>
 800725a:	a369      	add	r3, pc, #420	@ (adr r3, 8007400 <_dtoa_r+0x2b0>)
 800725c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007260:	f7f9 f9ca 	bl	80005f8 <__aeabi_dmul>
 8007264:	a368      	add	r3, pc, #416	@ (adr r3, 8007408 <_dtoa_r+0x2b8>)
 8007266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800726a:	f7f9 f80f 	bl	800028c <__adddf3>
 800726e:	4604      	mov	r4, r0
 8007270:	4630      	mov	r0, r6
 8007272:	460d      	mov	r5, r1
 8007274:	f7f9 f956 	bl	8000524 <__aeabi_i2d>
 8007278:	a365      	add	r3, pc, #404	@ (adr r3, 8007410 <_dtoa_r+0x2c0>)
 800727a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800727e:	f7f9 f9bb 	bl	80005f8 <__aeabi_dmul>
 8007282:	4602      	mov	r2, r0
 8007284:	460b      	mov	r3, r1
 8007286:	4620      	mov	r0, r4
 8007288:	4629      	mov	r1, r5
 800728a:	f7f8 ffff 	bl	800028c <__adddf3>
 800728e:	4604      	mov	r4, r0
 8007290:	460d      	mov	r5, r1
 8007292:	f7f9 fc61 	bl	8000b58 <__aeabi_d2iz>
 8007296:	2200      	movs	r2, #0
 8007298:	4607      	mov	r7, r0
 800729a:	2300      	movs	r3, #0
 800729c:	4620      	mov	r0, r4
 800729e:	4629      	mov	r1, r5
 80072a0:	f7f9 fc1c 	bl	8000adc <__aeabi_dcmplt>
 80072a4:	b140      	cbz	r0, 80072b8 <_dtoa_r+0x168>
 80072a6:	4638      	mov	r0, r7
 80072a8:	f7f9 f93c 	bl	8000524 <__aeabi_i2d>
 80072ac:	4622      	mov	r2, r4
 80072ae:	462b      	mov	r3, r5
 80072b0:	f7f9 fc0a 	bl	8000ac8 <__aeabi_dcmpeq>
 80072b4:	b900      	cbnz	r0, 80072b8 <_dtoa_r+0x168>
 80072b6:	3f01      	subs	r7, #1
 80072b8:	2f16      	cmp	r7, #22
 80072ba:	d851      	bhi.n	8007360 <_dtoa_r+0x210>
 80072bc:	4b5b      	ldr	r3, [pc, #364]	@ (800742c <_dtoa_r+0x2dc>)
 80072be:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80072c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80072ca:	f7f9 fc07 	bl	8000adc <__aeabi_dcmplt>
 80072ce:	2800      	cmp	r0, #0
 80072d0:	d048      	beq.n	8007364 <_dtoa_r+0x214>
 80072d2:	3f01      	subs	r7, #1
 80072d4:	2300      	movs	r3, #0
 80072d6:	9312      	str	r3, [sp, #72]	@ 0x48
 80072d8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80072da:	1b9b      	subs	r3, r3, r6
 80072dc:	1e5a      	subs	r2, r3, #1
 80072de:	bf44      	itt	mi
 80072e0:	f1c3 0801 	rsbmi	r8, r3, #1
 80072e4:	2300      	movmi	r3, #0
 80072e6:	9208      	str	r2, [sp, #32]
 80072e8:	bf54      	ite	pl
 80072ea:	f04f 0800 	movpl.w	r8, #0
 80072ee:	9308      	strmi	r3, [sp, #32]
 80072f0:	2f00      	cmp	r7, #0
 80072f2:	db39      	blt.n	8007368 <_dtoa_r+0x218>
 80072f4:	9b08      	ldr	r3, [sp, #32]
 80072f6:	970f      	str	r7, [sp, #60]	@ 0x3c
 80072f8:	443b      	add	r3, r7
 80072fa:	9308      	str	r3, [sp, #32]
 80072fc:	2300      	movs	r3, #0
 80072fe:	930a      	str	r3, [sp, #40]	@ 0x28
 8007300:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007302:	2b09      	cmp	r3, #9
 8007304:	d864      	bhi.n	80073d0 <_dtoa_r+0x280>
 8007306:	2b05      	cmp	r3, #5
 8007308:	bfc4      	itt	gt
 800730a:	3b04      	subgt	r3, #4
 800730c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800730e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007310:	f1a3 0302 	sub.w	r3, r3, #2
 8007314:	bfcc      	ite	gt
 8007316:	2400      	movgt	r4, #0
 8007318:	2401      	movle	r4, #1
 800731a:	2b03      	cmp	r3, #3
 800731c:	d863      	bhi.n	80073e6 <_dtoa_r+0x296>
 800731e:	e8df f003 	tbb	[pc, r3]
 8007322:	372a      	.short	0x372a
 8007324:	5535      	.short	0x5535
 8007326:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800732a:	441e      	add	r6, r3
 800732c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007330:	2b20      	cmp	r3, #32
 8007332:	bfc1      	itttt	gt
 8007334:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007338:	409f      	lslgt	r7, r3
 800733a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800733e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007342:	bfd6      	itet	le
 8007344:	f1c3 0320 	rsble	r3, r3, #32
 8007348:	ea47 0003 	orrgt.w	r0, r7, r3
 800734c:	fa04 f003 	lslle.w	r0, r4, r3
 8007350:	f7f9 f8d8 	bl	8000504 <__aeabi_ui2d>
 8007354:	2201      	movs	r2, #1
 8007356:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800735a:	3e01      	subs	r6, #1
 800735c:	9214      	str	r2, [sp, #80]	@ 0x50
 800735e:	e777      	b.n	8007250 <_dtoa_r+0x100>
 8007360:	2301      	movs	r3, #1
 8007362:	e7b8      	b.n	80072d6 <_dtoa_r+0x186>
 8007364:	9012      	str	r0, [sp, #72]	@ 0x48
 8007366:	e7b7      	b.n	80072d8 <_dtoa_r+0x188>
 8007368:	427b      	negs	r3, r7
 800736a:	930a      	str	r3, [sp, #40]	@ 0x28
 800736c:	2300      	movs	r3, #0
 800736e:	eba8 0807 	sub.w	r8, r8, r7
 8007372:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007374:	e7c4      	b.n	8007300 <_dtoa_r+0x1b0>
 8007376:	2300      	movs	r3, #0
 8007378:	930b      	str	r3, [sp, #44]	@ 0x2c
 800737a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800737c:	2b00      	cmp	r3, #0
 800737e:	dc35      	bgt.n	80073ec <_dtoa_r+0x29c>
 8007380:	2301      	movs	r3, #1
 8007382:	9300      	str	r3, [sp, #0]
 8007384:	9307      	str	r3, [sp, #28]
 8007386:	461a      	mov	r2, r3
 8007388:	920e      	str	r2, [sp, #56]	@ 0x38
 800738a:	e00b      	b.n	80073a4 <_dtoa_r+0x254>
 800738c:	2301      	movs	r3, #1
 800738e:	e7f3      	b.n	8007378 <_dtoa_r+0x228>
 8007390:	2300      	movs	r3, #0
 8007392:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007394:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007396:	18fb      	adds	r3, r7, r3
 8007398:	9300      	str	r3, [sp, #0]
 800739a:	3301      	adds	r3, #1
 800739c:	2b01      	cmp	r3, #1
 800739e:	9307      	str	r3, [sp, #28]
 80073a0:	bfb8      	it	lt
 80073a2:	2301      	movlt	r3, #1
 80073a4:	f8db 001c 	ldr.w	r0, [fp, #28]
 80073a8:	2100      	movs	r1, #0
 80073aa:	2204      	movs	r2, #4
 80073ac:	f102 0514 	add.w	r5, r2, #20
 80073b0:	429d      	cmp	r5, r3
 80073b2:	d91f      	bls.n	80073f4 <_dtoa_r+0x2a4>
 80073b4:	6041      	str	r1, [r0, #4]
 80073b6:	4658      	mov	r0, fp
 80073b8:	f000 fd8e 	bl	8007ed8 <_Balloc>
 80073bc:	4682      	mov	sl, r0
 80073be:	2800      	cmp	r0, #0
 80073c0:	d13c      	bne.n	800743c <_dtoa_r+0x2ec>
 80073c2:	4b1b      	ldr	r3, [pc, #108]	@ (8007430 <_dtoa_r+0x2e0>)
 80073c4:	4602      	mov	r2, r0
 80073c6:	f240 11af 	movw	r1, #431	@ 0x1af
 80073ca:	e6d8      	b.n	800717e <_dtoa_r+0x2e>
 80073cc:	2301      	movs	r3, #1
 80073ce:	e7e0      	b.n	8007392 <_dtoa_r+0x242>
 80073d0:	2401      	movs	r4, #1
 80073d2:	2300      	movs	r3, #0
 80073d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80073d6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80073d8:	f04f 33ff 	mov.w	r3, #4294967295
 80073dc:	9300      	str	r3, [sp, #0]
 80073de:	9307      	str	r3, [sp, #28]
 80073e0:	2200      	movs	r2, #0
 80073e2:	2312      	movs	r3, #18
 80073e4:	e7d0      	b.n	8007388 <_dtoa_r+0x238>
 80073e6:	2301      	movs	r3, #1
 80073e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80073ea:	e7f5      	b.n	80073d8 <_dtoa_r+0x288>
 80073ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80073ee:	9300      	str	r3, [sp, #0]
 80073f0:	9307      	str	r3, [sp, #28]
 80073f2:	e7d7      	b.n	80073a4 <_dtoa_r+0x254>
 80073f4:	3101      	adds	r1, #1
 80073f6:	0052      	lsls	r2, r2, #1
 80073f8:	e7d8      	b.n	80073ac <_dtoa_r+0x25c>
 80073fa:	bf00      	nop
 80073fc:	f3af 8000 	nop.w
 8007400:	636f4361 	.word	0x636f4361
 8007404:	3fd287a7 	.word	0x3fd287a7
 8007408:	8b60c8b3 	.word	0x8b60c8b3
 800740c:	3fc68a28 	.word	0x3fc68a28
 8007410:	509f79fb 	.word	0x509f79fb
 8007414:	3fd34413 	.word	0x3fd34413
 8007418:	0800afbc 	.word	0x0800afbc
 800741c:	0800afd3 	.word	0x0800afd3
 8007420:	7ff00000 	.word	0x7ff00000
 8007424:	0800b319 	.word	0x0800b319
 8007428:	3ff80000 	.word	0x3ff80000
 800742c:	0800b0d0 	.word	0x0800b0d0
 8007430:	0800b02b 	.word	0x0800b02b
 8007434:	0800afb8 	.word	0x0800afb8
 8007438:	0800b318 	.word	0x0800b318
 800743c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007440:	6018      	str	r0, [r3, #0]
 8007442:	9b07      	ldr	r3, [sp, #28]
 8007444:	2b0e      	cmp	r3, #14
 8007446:	f200 80a4 	bhi.w	8007592 <_dtoa_r+0x442>
 800744a:	2c00      	cmp	r4, #0
 800744c:	f000 80a1 	beq.w	8007592 <_dtoa_r+0x442>
 8007450:	2f00      	cmp	r7, #0
 8007452:	dd33      	ble.n	80074bc <_dtoa_r+0x36c>
 8007454:	4bad      	ldr	r3, [pc, #692]	@ (800770c <_dtoa_r+0x5bc>)
 8007456:	f007 020f 	and.w	r2, r7, #15
 800745a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800745e:	ed93 7b00 	vldr	d7, [r3]
 8007462:	05f8      	lsls	r0, r7, #23
 8007464:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007468:	ea4f 1427 	mov.w	r4, r7, asr #4
 800746c:	d516      	bpl.n	800749c <_dtoa_r+0x34c>
 800746e:	4ba8      	ldr	r3, [pc, #672]	@ (8007710 <_dtoa_r+0x5c0>)
 8007470:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007474:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007478:	f7f9 f9e8 	bl	800084c <__aeabi_ddiv>
 800747c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007480:	f004 040f 	and.w	r4, r4, #15
 8007484:	2603      	movs	r6, #3
 8007486:	4da2      	ldr	r5, [pc, #648]	@ (8007710 <_dtoa_r+0x5c0>)
 8007488:	b954      	cbnz	r4, 80074a0 <_dtoa_r+0x350>
 800748a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800748e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007492:	f7f9 f9db 	bl	800084c <__aeabi_ddiv>
 8007496:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800749a:	e028      	b.n	80074ee <_dtoa_r+0x39e>
 800749c:	2602      	movs	r6, #2
 800749e:	e7f2      	b.n	8007486 <_dtoa_r+0x336>
 80074a0:	07e1      	lsls	r1, r4, #31
 80074a2:	d508      	bpl.n	80074b6 <_dtoa_r+0x366>
 80074a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80074a8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80074ac:	f7f9 f8a4 	bl	80005f8 <__aeabi_dmul>
 80074b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80074b4:	3601      	adds	r6, #1
 80074b6:	1064      	asrs	r4, r4, #1
 80074b8:	3508      	adds	r5, #8
 80074ba:	e7e5      	b.n	8007488 <_dtoa_r+0x338>
 80074bc:	f000 80d2 	beq.w	8007664 <_dtoa_r+0x514>
 80074c0:	427c      	negs	r4, r7
 80074c2:	4b92      	ldr	r3, [pc, #584]	@ (800770c <_dtoa_r+0x5bc>)
 80074c4:	4d92      	ldr	r5, [pc, #584]	@ (8007710 <_dtoa_r+0x5c0>)
 80074c6:	f004 020f 	and.w	r2, r4, #15
 80074ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80074ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074d2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80074d6:	f7f9 f88f 	bl	80005f8 <__aeabi_dmul>
 80074da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80074de:	1124      	asrs	r4, r4, #4
 80074e0:	2300      	movs	r3, #0
 80074e2:	2602      	movs	r6, #2
 80074e4:	2c00      	cmp	r4, #0
 80074e6:	f040 80b2 	bne.w	800764e <_dtoa_r+0x4fe>
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d1d3      	bne.n	8007496 <_dtoa_r+0x346>
 80074ee:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80074f0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	f000 80b7 	beq.w	8007668 <_dtoa_r+0x518>
 80074fa:	4b86      	ldr	r3, [pc, #536]	@ (8007714 <_dtoa_r+0x5c4>)
 80074fc:	2200      	movs	r2, #0
 80074fe:	4620      	mov	r0, r4
 8007500:	4629      	mov	r1, r5
 8007502:	f7f9 faeb 	bl	8000adc <__aeabi_dcmplt>
 8007506:	2800      	cmp	r0, #0
 8007508:	f000 80ae 	beq.w	8007668 <_dtoa_r+0x518>
 800750c:	9b07      	ldr	r3, [sp, #28]
 800750e:	2b00      	cmp	r3, #0
 8007510:	f000 80aa 	beq.w	8007668 <_dtoa_r+0x518>
 8007514:	9b00      	ldr	r3, [sp, #0]
 8007516:	2b00      	cmp	r3, #0
 8007518:	dd37      	ble.n	800758a <_dtoa_r+0x43a>
 800751a:	1e7b      	subs	r3, r7, #1
 800751c:	9304      	str	r3, [sp, #16]
 800751e:	4620      	mov	r0, r4
 8007520:	4b7d      	ldr	r3, [pc, #500]	@ (8007718 <_dtoa_r+0x5c8>)
 8007522:	2200      	movs	r2, #0
 8007524:	4629      	mov	r1, r5
 8007526:	f7f9 f867 	bl	80005f8 <__aeabi_dmul>
 800752a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800752e:	9c00      	ldr	r4, [sp, #0]
 8007530:	3601      	adds	r6, #1
 8007532:	4630      	mov	r0, r6
 8007534:	f7f8 fff6 	bl	8000524 <__aeabi_i2d>
 8007538:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800753c:	f7f9 f85c 	bl	80005f8 <__aeabi_dmul>
 8007540:	4b76      	ldr	r3, [pc, #472]	@ (800771c <_dtoa_r+0x5cc>)
 8007542:	2200      	movs	r2, #0
 8007544:	f7f8 fea2 	bl	800028c <__adddf3>
 8007548:	4605      	mov	r5, r0
 800754a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800754e:	2c00      	cmp	r4, #0
 8007550:	f040 808d 	bne.w	800766e <_dtoa_r+0x51e>
 8007554:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007558:	4b71      	ldr	r3, [pc, #452]	@ (8007720 <_dtoa_r+0x5d0>)
 800755a:	2200      	movs	r2, #0
 800755c:	f7f8 fe94 	bl	8000288 <__aeabi_dsub>
 8007560:	4602      	mov	r2, r0
 8007562:	460b      	mov	r3, r1
 8007564:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007568:	462a      	mov	r2, r5
 800756a:	4633      	mov	r3, r6
 800756c:	f7f9 fad4 	bl	8000b18 <__aeabi_dcmpgt>
 8007570:	2800      	cmp	r0, #0
 8007572:	f040 828b 	bne.w	8007a8c <_dtoa_r+0x93c>
 8007576:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800757a:	462a      	mov	r2, r5
 800757c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007580:	f7f9 faac 	bl	8000adc <__aeabi_dcmplt>
 8007584:	2800      	cmp	r0, #0
 8007586:	f040 8128 	bne.w	80077da <_dtoa_r+0x68a>
 800758a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800758e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007592:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007594:	2b00      	cmp	r3, #0
 8007596:	f2c0 815a 	blt.w	800784e <_dtoa_r+0x6fe>
 800759a:	2f0e      	cmp	r7, #14
 800759c:	f300 8157 	bgt.w	800784e <_dtoa_r+0x6fe>
 80075a0:	4b5a      	ldr	r3, [pc, #360]	@ (800770c <_dtoa_r+0x5bc>)
 80075a2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80075a6:	ed93 7b00 	vldr	d7, [r3]
 80075aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	ed8d 7b00 	vstr	d7, [sp]
 80075b2:	da03      	bge.n	80075bc <_dtoa_r+0x46c>
 80075b4:	9b07      	ldr	r3, [sp, #28]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	f340 8101 	ble.w	80077be <_dtoa_r+0x66e>
 80075bc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80075c0:	4656      	mov	r6, sl
 80075c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80075c6:	4620      	mov	r0, r4
 80075c8:	4629      	mov	r1, r5
 80075ca:	f7f9 f93f 	bl	800084c <__aeabi_ddiv>
 80075ce:	f7f9 fac3 	bl	8000b58 <__aeabi_d2iz>
 80075d2:	4680      	mov	r8, r0
 80075d4:	f7f8 ffa6 	bl	8000524 <__aeabi_i2d>
 80075d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80075dc:	f7f9 f80c 	bl	80005f8 <__aeabi_dmul>
 80075e0:	4602      	mov	r2, r0
 80075e2:	460b      	mov	r3, r1
 80075e4:	4620      	mov	r0, r4
 80075e6:	4629      	mov	r1, r5
 80075e8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80075ec:	f7f8 fe4c 	bl	8000288 <__aeabi_dsub>
 80075f0:	f806 4b01 	strb.w	r4, [r6], #1
 80075f4:	9d07      	ldr	r5, [sp, #28]
 80075f6:	eba6 040a 	sub.w	r4, r6, sl
 80075fa:	42a5      	cmp	r5, r4
 80075fc:	4602      	mov	r2, r0
 80075fe:	460b      	mov	r3, r1
 8007600:	f040 8117 	bne.w	8007832 <_dtoa_r+0x6e2>
 8007604:	f7f8 fe42 	bl	800028c <__adddf3>
 8007608:	e9dd 2300 	ldrd	r2, r3, [sp]
 800760c:	4604      	mov	r4, r0
 800760e:	460d      	mov	r5, r1
 8007610:	f7f9 fa82 	bl	8000b18 <__aeabi_dcmpgt>
 8007614:	2800      	cmp	r0, #0
 8007616:	f040 80f9 	bne.w	800780c <_dtoa_r+0x6bc>
 800761a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800761e:	4620      	mov	r0, r4
 8007620:	4629      	mov	r1, r5
 8007622:	f7f9 fa51 	bl	8000ac8 <__aeabi_dcmpeq>
 8007626:	b118      	cbz	r0, 8007630 <_dtoa_r+0x4e0>
 8007628:	f018 0f01 	tst.w	r8, #1
 800762c:	f040 80ee 	bne.w	800780c <_dtoa_r+0x6bc>
 8007630:	4649      	mov	r1, r9
 8007632:	4658      	mov	r0, fp
 8007634:	f000 fc90 	bl	8007f58 <_Bfree>
 8007638:	2300      	movs	r3, #0
 800763a:	7033      	strb	r3, [r6, #0]
 800763c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800763e:	3701      	adds	r7, #1
 8007640:	601f      	str	r7, [r3, #0]
 8007642:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007644:	2b00      	cmp	r3, #0
 8007646:	f000 831d 	beq.w	8007c84 <_dtoa_r+0xb34>
 800764a:	601e      	str	r6, [r3, #0]
 800764c:	e31a      	b.n	8007c84 <_dtoa_r+0xb34>
 800764e:	07e2      	lsls	r2, r4, #31
 8007650:	d505      	bpl.n	800765e <_dtoa_r+0x50e>
 8007652:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007656:	f7f8 ffcf 	bl	80005f8 <__aeabi_dmul>
 800765a:	3601      	adds	r6, #1
 800765c:	2301      	movs	r3, #1
 800765e:	1064      	asrs	r4, r4, #1
 8007660:	3508      	adds	r5, #8
 8007662:	e73f      	b.n	80074e4 <_dtoa_r+0x394>
 8007664:	2602      	movs	r6, #2
 8007666:	e742      	b.n	80074ee <_dtoa_r+0x39e>
 8007668:	9c07      	ldr	r4, [sp, #28]
 800766a:	9704      	str	r7, [sp, #16]
 800766c:	e761      	b.n	8007532 <_dtoa_r+0x3e2>
 800766e:	4b27      	ldr	r3, [pc, #156]	@ (800770c <_dtoa_r+0x5bc>)
 8007670:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007672:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007676:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800767a:	4454      	add	r4, sl
 800767c:	2900      	cmp	r1, #0
 800767e:	d053      	beq.n	8007728 <_dtoa_r+0x5d8>
 8007680:	4928      	ldr	r1, [pc, #160]	@ (8007724 <_dtoa_r+0x5d4>)
 8007682:	2000      	movs	r0, #0
 8007684:	f7f9 f8e2 	bl	800084c <__aeabi_ddiv>
 8007688:	4633      	mov	r3, r6
 800768a:	462a      	mov	r2, r5
 800768c:	f7f8 fdfc 	bl	8000288 <__aeabi_dsub>
 8007690:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007694:	4656      	mov	r6, sl
 8007696:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800769a:	f7f9 fa5d 	bl	8000b58 <__aeabi_d2iz>
 800769e:	4605      	mov	r5, r0
 80076a0:	f7f8 ff40 	bl	8000524 <__aeabi_i2d>
 80076a4:	4602      	mov	r2, r0
 80076a6:	460b      	mov	r3, r1
 80076a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80076ac:	f7f8 fdec 	bl	8000288 <__aeabi_dsub>
 80076b0:	3530      	adds	r5, #48	@ 0x30
 80076b2:	4602      	mov	r2, r0
 80076b4:	460b      	mov	r3, r1
 80076b6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80076ba:	f806 5b01 	strb.w	r5, [r6], #1
 80076be:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80076c2:	f7f9 fa0b 	bl	8000adc <__aeabi_dcmplt>
 80076c6:	2800      	cmp	r0, #0
 80076c8:	d171      	bne.n	80077ae <_dtoa_r+0x65e>
 80076ca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80076ce:	4911      	ldr	r1, [pc, #68]	@ (8007714 <_dtoa_r+0x5c4>)
 80076d0:	2000      	movs	r0, #0
 80076d2:	f7f8 fdd9 	bl	8000288 <__aeabi_dsub>
 80076d6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80076da:	f7f9 f9ff 	bl	8000adc <__aeabi_dcmplt>
 80076de:	2800      	cmp	r0, #0
 80076e0:	f040 8095 	bne.w	800780e <_dtoa_r+0x6be>
 80076e4:	42a6      	cmp	r6, r4
 80076e6:	f43f af50 	beq.w	800758a <_dtoa_r+0x43a>
 80076ea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80076ee:	4b0a      	ldr	r3, [pc, #40]	@ (8007718 <_dtoa_r+0x5c8>)
 80076f0:	2200      	movs	r2, #0
 80076f2:	f7f8 ff81 	bl	80005f8 <__aeabi_dmul>
 80076f6:	4b08      	ldr	r3, [pc, #32]	@ (8007718 <_dtoa_r+0x5c8>)
 80076f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80076fc:	2200      	movs	r2, #0
 80076fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007702:	f7f8 ff79 	bl	80005f8 <__aeabi_dmul>
 8007706:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800770a:	e7c4      	b.n	8007696 <_dtoa_r+0x546>
 800770c:	0800b0d0 	.word	0x0800b0d0
 8007710:	0800b0a8 	.word	0x0800b0a8
 8007714:	3ff00000 	.word	0x3ff00000
 8007718:	40240000 	.word	0x40240000
 800771c:	401c0000 	.word	0x401c0000
 8007720:	40140000 	.word	0x40140000
 8007724:	3fe00000 	.word	0x3fe00000
 8007728:	4631      	mov	r1, r6
 800772a:	4628      	mov	r0, r5
 800772c:	f7f8 ff64 	bl	80005f8 <__aeabi_dmul>
 8007730:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007734:	9415      	str	r4, [sp, #84]	@ 0x54
 8007736:	4656      	mov	r6, sl
 8007738:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800773c:	f7f9 fa0c 	bl	8000b58 <__aeabi_d2iz>
 8007740:	4605      	mov	r5, r0
 8007742:	f7f8 feef 	bl	8000524 <__aeabi_i2d>
 8007746:	4602      	mov	r2, r0
 8007748:	460b      	mov	r3, r1
 800774a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800774e:	f7f8 fd9b 	bl	8000288 <__aeabi_dsub>
 8007752:	3530      	adds	r5, #48	@ 0x30
 8007754:	f806 5b01 	strb.w	r5, [r6], #1
 8007758:	4602      	mov	r2, r0
 800775a:	460b      	mov	r3, r1
 800775c:	42a6      	cmp	r6, r4
 800775e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007762:	f04f 0200 	mov.w	r2, #0
 8007766:	d124      	bne.n	80077b2 <_dtoa_r+0x662>
 8007768:	4bac      	ldr	r3, [pc, #688]	@ (8007a1c <_dtoa_r+0x8cc>)
 800776a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800776e:	f7f8 fd8d 	bl	800028c <__adddf3>
 8007772:	4602      	mov	r2, r0
 8007774:	460b      	mov	r3, r1
 8007776:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800777a:	f7f9 f9cd 	bl	8000b18 <__aeabi_dcmpgt>
 800777e:	2800      	cmp	r0, #0
 8007780:	d145      	bne.n	800780e <_dtoa_r+0x6be>
 8007782:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007786:	49a5      	ldr	r1, [pc, #660]	@ (8007a1c <_dtoa_r+0x8cc>)
 8007788:	2000      	movs	r0, #0
 800778a:	f7f8 fd7d 	bl	8000288 <__aeabi_dsub>
 800778e:	4602      	mov	r2, r0
 8007790:	460b      	mov	r3, r1
 8007792:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007796:	f7f9 f9a1 	bl	8000adc <__aeabi_dcmplt>
 800779a:	2800      	cmp	r0, #0
 800779c:	f43f aef5 	beq.w	800758a <_dtoa_r+0x43a>
 80077a0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80077a2:	1e73      	subs	r3, r6, #1
 80077a4:	9315      	str	r3, [sp, #84]	@ 0x54
 80077a6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80077aa:	2b30      	cmp	r3, #48	@ 0x30
 80077ac:	d0f8      	beq.n	80077a0 <_dtoa_r+0x650>
 80077ae:	9f04      	ldr	r7, [sp, #16]
 80077b0:	e73e      	b.n	8007630 <_dtoa_r+0x4e0>
 80077b2:	4b9b      	ldr	r3, [pc, #620]	@ (8007a20 <_dtoa_r+0x8d0>)
 80077b4:	f7f8 ff20 	bl	80005f8 <__aeabi_dmul>
 80077b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80077bc:	e7bc      	b.n	8007738 <_dtoa_r+0x5e8>
 80077be:	d10c      	bne.n	80077da <_dtoa_r+0x68a>
 80077c0:	4b98      	ldr	r3, [pc, #608]	@ (8007a24 <_dtoa_r+0x8d4>)
 80077c2:	2200      	movs	r2, #0
 80077c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80077c8:	f7f8 ff16 	bl	80005f8 <__aeabi_dmul>
 80077cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80077d0:	f7f9 f998 	bl	8000b04 <__aeabi_dcmpge>
 80077d4:	2800      	cmp	r0, #0
 80077d6:	f000 8157 	beq.w	8007a88 <_dtoa_r+0x938>
 80077da:	2400      	movs	r4, #0
 80077dc:	4625      	mov	r5, r4
 80077de:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80077e0:	43db      	mvns	r3, r3
 80077e2:	9304      	str	r3, [sp, #16]
 80077e4:	4656      	mov	r6, sl
 80077e6:	2700      	movs	r7, #0
 80077e8:	4621      	mov	r1, r4
 80077ea:	4658      	mov	r0, fp
 80077ec:	f000 fbb4 	bl	8007f58 <_Bfree>
 80077f0:	2d00      	cmp	r5, #0
 80077f2:	d0dc      	beq.n	80077ae <_dtoa_r+0x65e>
 80077f4:	b12f      	cbz	r7, 8007802 <_dtoa_r+0x6b2>
 80077f6:	42af      	cmp	r7, r5
 80077f8:	d003      	beq.n	8007802 <_dtoa_r+0x6b2>
 80077fa:	4639      	mov	r1, r7
 80077fc:	4658      	mov	r0, fp
 80077fe:	f000 fbab 	bl	8007f58 <_Bfree>
 8007802:	4629      	mov	r1, r5
 8007804:	4658      	mov	r0, fp
 8007806:	f000 fba7 	bl	8007f58 <_Bfree>
 800780a:	e7d0      	b.n	80077ae <_dtoa_r+0x65e>
 800780c:	9704      	str	r7, [sp, #16]
 800780e:	4633      	mov	r3, r6
 8007810:	461e      	mov	r6, r3
 8007812:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007816:	2a39      	cmp	r2, #57	@ 0x39
 8007818:	d107      	bne.n	800782a <_dtoa_r+0x6da>
 800781a:	459a      	cmp	sl, r3
 800781c:	d1f8      	bne.n	8007810 <_dtoa_r+0x6c0>
 800781e:	9a04      	ldr	r2, [sp, #16]
 8007820:	3201      	adds	r2, #1
 8007822:	9204      	str	r2, [sp, #16]
 8007824:	2230      	movs	r2, #48	@ 0x30
 8007826:	f88a 2000 	strb.w	r2, [sl]
 800782a:	781a      	ldrb	r2, [r3, #0]
 800782c:	3201      	adds	r2, #1
 800782e:	701a      	strb	r2, [r3, #0]
 8007830:	e7bd      	b.n	80077ae <_dtoa_r+0x65e>
 8007832:	4b7b      	ldr	r3, [pc, #492]	@ (8007a20 <_dtoa_r+0x8d0>)
 8007834:	2200      	movs	r2, #0
 8007836:	f7f8 fedf 	bl	80005f8 <__aeabi_dmul>
 800783a:	2200      	movs	r2, #0
 800783c:	2300      	movs	r3, #0
 800783e:	4604      	mov	r4, r0
 8007840:	460d      	mov	r5, r1
 8007842:	f7f9 f941 	bl	8000ac8 <__aeabi_dcmpeq>
 8007846:	2800      	cmp	r0, #0
 8007848:	f43f aebb 	beq.w	80075c2 <_dtoa_r+0x472>
 800784c:	e6f0      	b.n	8007630 <_dtoa_r+0x4e0>
 800784e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007850:	2a00      	cmp	r2, #0
 8007852:	f000 80db 	beq.w	8007a0c <_dtoa_r+0x8bc>
 8007856:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007858:	2a01      	cmp	r2, #1
 800785a:	f300 80bf 	bgt.w	80079dc <_dtoa_r+0x88c>
 800785e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007860:	2a00      	cmp	r2, #0
 8007862:	f000 80b7 	beq.w	80079d4 <_dtoa_r+0x884>
 8007866:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800786a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800786c:	4646      	mov	r6, r8
 800786e:	9a08      	ldr	r2, [sp, #32]
 8007870:	2101      	movs	r1, #1
 8007872:	441a      	add	r2, r3
 8007874:	4658      	mov	r0, fp
 8007876:	4498      	add	r8, r3
 8007878:	9208      	str	r2, [sp, #32]
 800787a:	f000 fc6b 	bl	8008154 <__i2b>
 800787e:	4605      	mov	r5, r0
 8007880:	b15e      	cbz	r6, 800789a <_dtoa_r+0x74a>
 8007882:	9b08      	ldr	r3, [sp, #32]
 8007884:	2b00      	cmp	r3, #0
 8007886:	dd08      	ble.n	800789a <_dtoa_r+0x74a>
 8007888:	42b3      	cmp	r3, r6
 800788a:	9a08      	ldr	r2, [sp, #32]
 800788c:	bfa8      	it	ge
 800788e:	4633      	movge	r3, r6
 8007890:	eba8 0803 	sub.w	r8, r8, r3
 8007894:	1af6      	subs	r6, r6, r3
 8007896:	1ad3      	subs	r3, r2, r3
 8007898:	9308      	str	r3, [sp, #32]
 800789a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800789c:	b1f3      	cbz	r3, 80078dc <_dtoa_r+0x78c>
 800789e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	f000 80b7 	beq.w	8007a14 <_dtoa_r+0x8c4>
 80078a6:	b18c      	cbz	r4, 80078cc <_dtoa_r+0x77c>
 80078a8:	4629      	mov	r1, r5
 80078aa:	4622      	mov	r2, r4
 80078ac:	4658      	mov	r0, fp
 80078ae:	f000 fd11 	bl	80082d4 <__pow5mult>
 80078b2:	464a      	mov	r2, r9
 80078b4:	4601      	mov	r1, r0
 80078b6:	4605      	mov	r5, r0
 80078b8:	4658      	mov	r0, fp
 80078ba:	f000 fc61 	bl	8008180 <__multiply>
 80078be:	4649      	mov	r1, r9
 80078c0:	9004      	str	r0, [sp, #16]
 80078c2:	4658      	mov	r0, fp
 80078c4:	f000 fb48 	bl	8007f58 <_Bfree>
 80078c8:	9b04      	ldr	r3, [sp, #16]
 80078ca:	4699      	mov	r9, r3
 80078cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80078ce:	1b1a      	subs	r2, r3, r4
 80078d0:	d004      	beq.n	80078dc <_dtoa_r+0x78c>
 80078d2:	4649      	mov	r1, r9
 80078d4:	4658      	mov	r0, fp
 80078d6:	f000 fcfd 	bl	80082d4 <__pow5mult>
 80078da:	4681      	mov	r9, r0
 80078dc:	2101      	movs	r1, #1
 80078de:	4658      	mov	r0, fp
 80078e0:	f000 fc38 	bl	8008154 <__i2b>
 80078e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80078e6:	4604      	mov	r4, r0
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	f000 81cf 	beq.w	8007c8c <_dtoa_r+0xb3c>
 80078ee:	461a      	mov	r2, r3
 80078f0:	4601      	mov	r1, r0
 80078f2:	4658      	mov	r0, fp
 80078f4:	f000 fcee 	bl	80082d4 <__pow5mult>
 80078f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078fa:	2b01      	cmp	r3, #1
 80078fc:	4604      	mov	r4, r0
 80078fe:	f300 8095 	bgt.w	8007a2c <_dtoa_r+0x8dc>
 8007902:	9b02      	ldr	r3, [sp, #8]
 8007904:	2b00      	cmp	r3, #0
 8007906:	f040 8087 	bne.w	8007a18 <_dtoa_r+0x8c8>
 800790a:	9b03      	ldr	r3, [sp, #12]
 800790c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007910:	2b00      	cmp	r3, #0
 8007912:	f040 8089 	bne.w	8007a28 <_dtoa_r+0x8d8>
 8007916:	9b03      	ldr	r3, [sp, #12]
 8007918:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800791c:	0d1b      	lsrs	r3, r3, #20
 800791e:	051b      	lsls	r3, r3, #20
 8007920:	b12b      	cbz	r3, 800792e <_dtoa_r+0x7de>
 8007922:	9b08      	ldr	r3, [sp, #32]
 8007924:	3301      	adds	r3, #1
 8007926:	9308      	str	r3, [sp, #32]
 8007928:	f108 0801 	add.w	r8, r8, #1
 800792c:	2301      	movs	r3, #1
 800792e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007930:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007932:	2b00      	cmp	r3, #0
 8007934:	f000 81b0 	beq.w	8007c98 <_dtoa_r+0xb48>
 8007938:	6923      	ldr	r3, [r4, #16]
 800793a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800793e:	6918      	ldr	r0, [r3, #16]
 8007940:	f000 fbbc 	bl	80080bc <__hi0bits>
 8007944:	f1c0 0020 	rsb	r0, r0, #32
 8007948:	9b08      	ldr	r3, [sp, #32]
 800794a:	4418      	add	r0, r3
 800794c:	f010 001f 	ands.w	r0, r0, #31
 8007950:	d077      	beq.n	8007a42 <_dtoa_r+0x8f2>
 8007952:	f1c0 0320 	rsb	r3, r0, #32
 8007956:	2b04      	cmp	r3, #4
 8007958:	dd6b      	ble.n	8007a32 <_dtoa_r+0x8e2>
 800795a:	9b08      	ldr	r3, [sp, #32]
 800795c:	f1c0 001c 	rsb	r0, r0, #28
 8007960:	4403      	add	r3, r0
 8007962:	4480      	add	r8, r0
 8007964:	4406      	add	r6, r0
 8007966:	9308      	str	r3, [sp, #32]
 8007968:	f1b8 0f00 	cmp.w	r8, #0
 800796c:	dd05      	ble.n	800797a <_dtoa_r+0x82a>
 800796e:	4649      	mov	r1, r9
 8007970:	4642      	mov	r2, r8
 8007972:	4658      	mov	r0, fp
 8007974:	f000 fd08 	bl	8008388 <__lshift>
 8007978:	4681      	mov	r9, r0
 800797a:	9b08      	ldr	r3, [sp, #32]
 800797c:	2b00      	cmp	r3, #0
 800797e:	dd05      	ble.n	800798c <_dtoa_r+0x83c>
 8007980:	4621      	mov	r1, r4
 8007982:	461a      	mov	r2, r3
 8007984:	4658      	mov	r0, fp
 8007986:	f000 fcff 	bl	8008388 <__lshift>
 800798a:	4604      	mov	r4, r0
 800798c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800798e:	2b00      	cmp	r3, #0
 8007990:	d059      	beq.n	8007a46 <_dtoa_r+0x8f6>
 8007992:	4621      	mov	r1, r4
 8007994:	4648      	mov	r0, r9
 8007996:	f000 fd63 	bl	8008460 <__mcmp>
 800799a:	2800      	cmp	r0, #0
 800799c:	da53      	bge.n	8007a46 <_dtoa_r+0x8f6>
 800799e:	1e7b      	subs	r3, r7, #1
 80079a0:	9304      	str	r3, [sp, #16]
 80079a2:	4649      	mov	r1, r9
 80079a4:	2300      	movs	r3, #0
 80079a6:	220a      	movs	r2, #10
 80079a8:	4658      	mov	r0, fp
 80079aa:	f000 faf7 	bl	8007f9c <__multadd>
 80079ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80079b0:	4681      	mov	r9, r0
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	f000 8172 	beq.w	8007c9c <_dtoa_r+0xb4c>
 80079b8:	2300      	movs	r3, #0
 80079ba:	4629      	mov	r1, r5
 80079bc:	220a      	movs	r2, #10
 80079be:	4658      	mov	r0, fp
 80079c0:	f000 faec 	bl	8007f9c <__multadd>
 80079c4:	9b00      	ldr	r3, [sp, #0]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	4605      	mov	r5, r0
 80079ca:	dc67      	bgt.n	8007a9c <_dtoa_r+0x94c>
 80079cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079ce:	2b02      	cmp	r3, #2
 80079d0:	dc41      	bgt.n	8007a56 <_dtoa_r+0x906>
 80079d2:	e063      	b.n	8007a9c <_dtoa_r+0x94c>
 80079d4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80079d6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80079da:	e746      	b.n	800786a <_dtoa_r+0x71a>
 80079dc:	9b07      	ldr	r3, [sp, #28]
 80079de:	1e5c      	subs	r4, r3, #1
 80079e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80079e2:	42a3      	cmp	r3, r4
 80079e4:	bfbf      	itttt	lt
 80079e6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80079e8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80079ea:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80079ec:	1ae3      	sublt	r3, r4, r3
 80079ee:	bfb4      	ite	lt
 80079f0:	18d2      	addlt	r2, r2, r3
 80079f2:	1b1c      	subge	r4, r3, r4
 80079f4:	9b07      	ldr	r3, [sp, #28]
 80079f6:	bfbc      	itt	lt
 80079f8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80079fa:	2400      	movlt	r4, #0
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	bfb5      	itete	lt
 8007a00:	eba8 0603 	sublt.w	r6, r8, r3
 8007a04:	9b07      	ldrge	r3, [sp, #28]
 8007a06:	2300      	movlt	r3, #0
 8007a08:	4646      	movge	r6, r8
 8007a0a:	e730      	b.n	800786e <_dtoa_r+0x71e>
 8007a0c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007a0e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007a10:	4646      	mov	r6, r8
 8007a12:	e735      	b.n	8007880 <_dtoa_r+0x730>
 8007a14:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007a16:	e75c      	b.n	80078d2 <_dtoa_r+0x782>
 8007a18:	2300      	movs	r3, #0
 8007a1a:	e788      	b.n	800792e <_dtoa_r+0x7de>
 8007a1c:	3fe00000 	.word	0x3fe00000
 8007a20:	40240000 	.word	0x40240000
 8007a24:	40140000 	.word	0x40140000
 8007a28:	9b02      	ldr	r3, [sp, #8]
 8007a2a:	e780      	b.n	800792e <_dtoa_r+0x7de>
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007a30:	e782      	b.n	8007938 <_dtoa_r+0x7e8>
 8007a32:	d099      	beq.n	8007968 <_dtoa_r+0x818>
 8007a34:	9a08      	ldr	r2, [sp, #32]
 8007a36:	331c      	adds	r3, #28
 8007a38:	441a      	add	r2, r3
 8007a3a:	4498      	add	r8, r3
 8007a3c:	441e      	add	r6, r3
 8007a3e:	9208      	str	r2, [sp, #32]
 8007a40:	e792      	b.n	8007968 <_dtoa_r+0x818>
 8007a42:	4603      	mov	r3, r0
 8007a44:	e7f6      	b.n	8007a34 <_dtoa_r+0x8e4>
 8007a46:	9b07      	ldr	r3, [sp, #28]
 8007a48:	9704      	str	r7, [sp, #16]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	dc20      	bgt.n	8007a90 <_dtoa_r+0x940>
 8007a4e:	9300      	str	r3, [sp, #0]
 8007a50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a52:	2b02      	cmp	r3, #2
 8007a54:	dd1e      	ble.n	8007a94 <_dtoa_r+0x944>
 8007a56:	9b00      	ldr	r3, [sp, #0]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	f47f aec0 	bne.w	80077de <_dtoa_r+0x68e>
 8007a5e:	4621      	mov	r1, r4
 8007a60:	2205      	movs	r2, #5
 8007a62:	4658      	mov	r0, fp
 8007a64:	f000 fa9a 	bl	8007f9c <__multadd>
 8007a68:	4601      	mov	r1, r0
 8007a6a:	4604      	mov	r4, r0
 8007a6c:	4648      	mov	r0, r9
 8007a6e:	f000 fcf7 	bl	8008460 <__mcmp>
 8007a72:	2800      	cmp	r0, #0
 8007a74:	f77f aeb3 	ble.w	80077de <_dtoa_r+0x68e>
 8007a78:	4656      	mov	r6, sl
 8007a7a:	2331      	movs	r3, #49	@ 0x31
 8007a7c:	f806 3b01 	strb.w	r3, [r6], #1
 8007a80:	9b04      	ldr	r3, [sp, #16]
 8007a82:	3301      	adds	r3, #1
 8007a84:	9304      	str	r3, [sp, #16]
 8007a86:	e6ae      	b.n	80077e6 <_dtoa_r+0x696>
 8007a88:	9c07      	ldr	r4, [sp, #28]
 8007a8a:	9704      	str	r7, [sp, #16]
 8007a8c:	4625      	mov	r5, r4
 8007a8e:	e7f3      	b.n	8007a78 <_dtoa_r+0x928>
 8007a90:	9b07      	ldr	r3, [sp, #28]
 8007a92:	9300      	str	r3, [sp, #0]
 8007a94:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	f000 8104 	beq.w	8007ca4 <_dtoa_r+0xb54>
 8007a9c:	2e00      	cmp	r6, #0
 8007a9e:	dd05      	ble.n	8007aac <_dtoa_r+0x95c>
 8007aa0:	4629      	mov	r1, r5
 8007aa2:	4632      	mov	r2, r6
 8007aa4:	4658      	mov	r0, fp
 8007aa6:	f000 fc6f 	bl	8008388 <__lshift>
 8007aaa:	4605      	mov	r5, r0
 8007aac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d05a      	beq.n	8007b68 <_dtoa_r+0xa18>
 8007ab2:	6869      	ldr	r1, [r5, #4]
 8007ab4:	4658      	mov	r0, fp
 8007ab6:	f000 fa0f 	bl	8007ed8 <_Balloc>
 8007aba:	4606      	mov	r6, r0
 8007abc:	b928      	cbnz	r0, 8007aca <_dtoa_r+0x97a>
 8007abe:	4b84      	ldr	r3, [pc, #528]	@ (8007cd0 <_dtoa_r+0xb80>)
 8007ac0:	4602      	mov	r2, r0
 8007ac2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007ac6:	f7ff bb5a 	b.w	800717e <_dtoa_r+0x2e>
 8007aca:	692a      	ldr	r2, [r5, #16]
 8007acc:	3202      	adds	r2, #2
 8007ace:	0092      	lsls	r2, r2, #2
 8007ad0:	f105 010c 	add.w	r1, r5, #12
 8007ad4:	300c      	adds	r0, #12
 8007ad6:	f002 fcb7 	bl	800a448 <memcpy>
 8007ada:	2201      	movs	r2, #1
 8007adc:	4631      	mov	r1, r6
 8007ade:	4658      	mov	r0, fp
 8007ae0:	f000 fc52 	bl	8008388 <__lshift>
 8007ae4:	f10a 0301 	add.w	r3, sl, #1
 8007ae8:	9307      	str	r3, [sp, #28]
 8007aea:	9b00      	ldr	r3, [sp, #0]
 8007aec:	4453      	add	r3, sl
 8007aee:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007af0:	9b02      	ldr	r3, [sp, #8]
 8007af2:	f003 0301 	and.w	r3, r3, #1
 8007af6:	462f      	mov	r7, r5
 8007af8:	930a      	str	r3, [sp, #40]	@ 0x28
 8007afa:	4605      	mov	r5, r0
 8007afc:	9b07      	ldr	r3, [sp, #28]
 8007afe:	4621      	mov	r1, r4
 8007b00:	3b01      	subs	r3, #1
 8007b02:	4648      	mov	r0, r9
 8007b04:	9300      	str	r3, [sp, #0]
 8007b06:	f7ff fa99 	bl	800703c <quorem>
 8007b0a:	4639      	mov	r1, r7
 8007b0c:	9002      	str	r0, [sp, #8]
 8007b0e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007b12:	4648      	mov	r0, r9
 8007b14:	f000 fca4 	bl	8008460 <__mcmp>
 8007b18:	462a      	mov	r2, r5
 8007b1a:	9008      	str	r0, [sp, #32]
 8007b1c:	4621      	mov	r1, r4
 8007b1e:	4658      	mov	r0, fp
 8007b20:	f000 fcba 	bl	8008498 <__mdiff>
 8007b24:	68c2      	ldr	r2, [r0, #12]
 8007b26:	4606      	mov	r6, r0
 8007b28:	bb02      	cbnz	r2, 8007b6c <_dtoa_r+0xa1c>
 8007b2a:	4601      	mov	r1, r0
 8007b2c:	4648      	mov	r0, r9
 8007b2e:	f000 fc97 	bl	8008460 <__mcmp>
 8007b32:	4602      	mov	r2, r0
 8007b34:	4631      	mov	r1, r6
 8007b36:	4658      	mov	r0, fp
 8007b38:	920e      	str	r2, [sp, #56]	@ 0x38
 8007b3a:	f000 fa0d 	bl	8007f58 <_Bfree>
 8007b3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b40:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007b42:	9e07      	ldr	r6, [sp, #28]
 8007b44:	ea43 0102 	orr.w	r1, r3, r2
 8007b48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b4a:	4319      	orrs	r1, r3
 8007b4c:	d110      	bne.n	8007b70 <_dtoa_r+0xa20>
 8007b4e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007b52:	d029      	beq.n	8007ba8 <_dtoa_r+0xa58>
 8007b54:	9b08      	ldr	r3, [sp, #32]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	dd02      	ble.n	8007b60 <_dtoa_r+0xa10>
 8007b5a:	9b02      	ldr	r3, [sp, #8]
 8007b5c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007b60:	9b00      	ldr	r3, [sp, #0]
 8007b62:	f883 8000 	strb.w	r8, [r3]
 8007b66:	e63f      	b.n	80077e8 <_dtoa_r+0x698>
 8007b68:	4628      	mov	r0, r5
 8007b6a:	e7bb      	b.n	8007ae4 <_dtoa_r+0x994>
 8007b6c:	2201      	movs	r2, #1
 8007b6e:	e7e1      	b.n	8007b34 <_dtoa_r+0x9e4>
 8007b70:	9b08      	ldr	r3, [sp, #32]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	db04      	blt.n	8007b80 <_dtoa_r+0xa30>
 8007b76:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007b78:	430b      	orrs	r3, r1
 8007b7a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007b7c:	430b      	orrs	r3, r1
 8007b7e:	d120      	bne.n	8007bc2 <_dtoa_r+0xa72>
 8007b80:	2a00      	cmp	r2, #0
 8007b82:	dded      	ble.n	8007b60 <_dtoa_r+0xa10>
 8007b84:	4649      	mov	r1, r9
 8007b86:	2201      	movs	r2, #1
 8007b88:	4658      	mov	r0, fp
 8007b8a:	f000 fbfd 	bl	8008388 <__lshift>
 8007b8e:	4621      	mov	r1, r4
 8007b90:	4681      	mov	r9, r0
 8007b92:	f000 fc65 	bl	8008460 <__mcmp>
 8007b96:	2800      	cmp	r0, #0
 8007b98:	dc03      	bgt.n	8007ba2 <_dtoa_r+0xa52>
 8007b9a:	d1e1      	bne.n	8007b60 <_dtoa_r+0xa10>
 8007b9c:	f018 0f01 	tst.w	r8, #1
 8007ba0:	d0de      	beq.n	8007b60 <_dtoa_r+0xa10>
 8007ba2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007ba6:	d1d8      	bne.n	8007b5a <_dtoa_r+0xa0a>
 8007ba8:	9a00      	ldr	r2, [sp, #0]
 8007baa:	2339      	movs	r3, #57	@ 0x39
 8007bac:	7013      	strb	r3, [r2, #0]
 8007bae:	4633      	mov	r3, r6
 8007bb0:	461e      	mov	r6, r3
 8007bb2:	3b01      	subs	r3, #1
 8007bb4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007bb8:	2a39      	cmp	r2, #57	@ 0x39
 8007bba:	d052      	beq.n	8007c62 <_dtoa_r+0xb12>
 8007bbc:	3201      	adds	r2, #1
 8007bbe:	701a      	strb	r2, [r3, #0]
 8007bc0:	e612      	b.n	80077e8 <_dtoa_r+0x698>
 8007bc2:	2a00      	cmp	r2, #0
 8007bc4:	dd07      	ble.n	8007bd6 <_dtoa_r+0xa86>
 8007bc6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007bca:	d0ed      	beq.n	8007ba8 <_dtoa_r+0xa58>
 8007bcc:	9a00      	ldr	r2, [sp, #0]
 8007bce:	f108 0301 	add.w	r3, r8, #1
 8007bd2:	7013      	strb	r3, [r2, #0]
 8007bd4:	e608      	b.n	80077e8 <_dtoa_r+0x698>
 8007bd6:	9b07      	ldr	r3, [sp, #28]
 8007bd8:	9a07      	ldr	r2, [sp, #28]
 8007bda:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007bde:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007be0:	4293      	cmp	r3, r2
 8007be2:	d028      	beq.n	8007c36 <_dtoa_r+0xae6>
 8007be4:	4649      	mov	r1, r9
 8007be6:	2300      	movs	r3, #0
 8007be8:	220a      	movs	r2, #10
 8007bea:	4658      	mov	r0, fp
 8007bec:	f000 f9d6 	bl	8007f9c <__multadd>
 8007bf0:	42af      	cmp	r7, r5
 8007bf2:	4681      	mov	r9, r0
 8007bf4:	f04f 0300 	mov.w	r3, #0
 8007bf8:	f04f 020a 	mov.w	r2, #10
 8007bfc:	4639      	mov	r1, r7
 8007bfe:	4658      	mov	r0, fp
 8007c00:	d107      	bne.n	8007c12 <_dtoa_r+0xac2>
 8007c02:	f000 f9cb 	bl	8007f9c <__multadd>
 8007c06:	4607      	mov	r7, r0
 8007c08:	4605      	mov	r5, r0
 8007c0a:	9b07      	ldr	r3, [sp, #28]
 8007c0c:	3301      	adds	r3, #1
 8007c0e:	9307      	str	r3, [sp, #28]
 8007c10:	e774      	b.n	8007afc <_dtoa_r+0x9ac>
 8007c12:	f000 f9c3 	bl	8007f9c <__multadd>
 8007c16:	4629      	mov	r1, r5
 8007c18:	4607      	mov	r7, r0
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	220a      	movs	r2, #10
 8007c1e:	4658      	mov	r0, fp
 8007c20:	f000 f9bc 	bl	8007f9c <__multadd>
 8007c24:	4605      	mov	r5, r0
 8007c26:	e7f0      	b.n	8007c0a <_dtoa_r+0xaba>
 8007c28:	9b00      	ldr	r3, [sp, #0]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	bfcc      	ite	gt
 8007c2e:	461e      	movgt	r6, r3
 8007c30:	2601      	movle	r6, #1
 8007c32:	4456      	add	r6, sl
 8007c34:	2700      	movs	r7, #0
 8007c36:	4649      	mov	r1, r9
 8007c38:	2201      	movs	r2, #1
 8007c3a:	4658      	mov	r0, fp
 8007c3c:	f000 fba4 	bl	8008388 <__lshift>
 8007c40:	4621      	mov	r1, r4
 8007c42:	4681      	mov	r9, r0
 8007c44:	f000 fc0c 	bl	8008460 <__mcmp>
 8007c48:	2800      	cmp	r0, #0
 8007c4a:	dcb0      	bgt.n	8007bae <_dtoa_r+0xa5e>
 8007c4c:	d102      	bne.n	8007c54 <_dtoa_r+0xb04>
 8007c4e:	f018 0f01 	tst.w	r8, #1
 8007c52:	d1ac      	bne.n	8007bae <_dtoa_r+0xa5e>
 8007c54:	4633      	mov	r3, r6
 8007c56:	461e      	mov	r6, r3
 8007c58:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c5c:	2a30      	cmp	r2, #48	@ 0x30
 8007c5e:	d0fa      	beq.n	8007c56 <_dtoa_r+0xb06>
 8007c60:	e5c2      	b.n	80077e8 <_dtoa_r+0x698>
 8007c62:	459a      	cmp	sl, r3
 8007c64:	d1a4      	bne.n	8007bb0 <_dtoa_r+0xa60>
 8007c66:	9b04      	ldr	r3, [sp, #16]
 8007c68:	3301      	adds	r3, #1
 8007c6a:	9304      	str	r3, [sp, #16]
 8007c6c:	2331      	movs	r3, #49	@ 0x31
 8007c6e:	f88a 3000 	strb.w	r3, [sl]
 8007c72:	e5b9      	b.n	80077e8 <_dtoa_r+0x698>
 8007c74:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007c76:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007cd4 <_dtoa_r+0xb84>
 8007c7a:	b11b      	cbz	r3, 8007c84 <_dtoa_r+0xb34>
 8007c7c:	f10a 0308 	add.w	r3, sl, #8
 8007c80:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007c82:	6013      	str	r3, [r2, #0]
 8007c84:	4650      	mov	r0, sl
 8007c86:	b019      	add	sp, #100	@ 0x64
 8007c88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c8e:	2b01      	cmp	r3, #1
 8007c90:	f77f ae37 	ble.w	8007902 <_dtoa_r+0x7b2>
 8007c94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c96:	930a      	str	r3, [sp, #40]	@ 0x28
 8007c98:	2001      	movs	r0, #1
 8007c9a:	e655      	b.n	8007948 <_dtoa_r+0x7f8>
 8007c9c:	9b00      	ldr	r3, [sp, #0]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	f77f aed6 	ble.w	8007a50 <_dtoa_r+0x900>
 8007ca4:	4656      	mov	r6, sl
 8007ca6:	4621      	mov	r1, r4
 8007ca8:	4648      	mov	r0, r9
 8007caa:	f7ff f9c7 	bl	800703c <quorem>
 8007cae:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007cb2:	f806 8b01 	strb.w	r8, [r6], #1
 8007cb6:	9b00      	ldr	r3, [sp, #0]
 8007cb8:	eba6 020a 	sub.w	r2, r6, sl
 8007cbc:	4293      	cmp	r3, r2
 8007cbe:	ddb3      	ble.n	8007c28 <_dtoa_r+0xad8>
 8007cc0:	4649      	mov	r1, r9
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	220a      	movs	r2, #10
 8007cc6:	4658      	mov	r0, fp
 8007cc8:	f000 f968 	bl	8007f9c <__multadd>
 8007ccc:	4681      	mov	r9, r0
 8007cce:	e7ea      	b.n	8007ca6 <_dtoa_r+0xb56>
 8007cd0:	0800b02b 	.word	0x0800b02b
 8007cd4:	0800afaf 	.word	0x0800afaf

08007cd8 <_free_r>:
 8007cd8:	b538      	push	{r3, r4, r5, lr}
 8007cda:	4605      	mov	r5, r0
 8007cdc:	2900      	cmp	r1, #0
 8007cde:	d041      	beq.n	8007d64 <_free_r+0x8c>
 8007ce0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007ce4:	1f0c      	subs	r4, r1, #4
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	bfb8      	it	lt
 8007cea:	18e4      	addlt	r4, r4, r3
 8007cec:	f000 f8e8 	bl	8007ec0 <__malloc_lock>
 8007cf0:	4a1d      	ldr	r2, [pc, #116]	@ (8007d68 <_free_r+0x90>)
 8007cf2:	6813      	ldr	r3, [r2, #0]
 8007cf4:	b933      	cbnz	r3, 8007d04 <_free_r+0x2c>
 8007cf6:	6063      	str	r3, [r4, #4]
 8007cf8:	6014      	str	r4, [r2, #0]
 8007cfa:	4628      	mov	r0, r5
 8007cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d00:	f000 b8e4 	b.w	8007ecc <__malloc_unlock>
 8007d04:	42a3      	cmp	r3, r4
 8007d06:	d908      	bls.n	8007d1a <_free_r+0x42>
 8007d08:	6820      	ldr	r0, [r4, #0]
 8007d0a:	1821      	adds	r1, r4, r0
 8007d0c:	428b      	cmp	r3, r1
 8007d0e:	bf01      	itttt	eq
 8007d10:	6819      	ldreq	r1, [r3, #0]
 8007d12:	685b      	ldreq	r3, [r3, #4]
 8007d14:	1809      	addeq	r1, r1, r0
 8007d16:	6021      	streq	r1, [r4, #0]
 8007d18:	e7ed      	b.n	8007cf6 <_free_r+0x1e>
 8007d1a:	461a      	mov	r2, r3
 8007d1c:	685b      	ldr	r3, [r3, #4]
 8007d1e:	b10b      	cbz	r3, 8007d24 <_free_r+0x4c>
 8007d20:	42a3      	cmp	r3, r4
 8007d22:	d9fa      	bls.n	8007d1a <_free_r+0x42>
 8007d24:	6811      	ldr	r1, [r2, #0]
 8007d26:	1850      	adds	r0, r2, r1
 8007d28:	42a0      	cmp	r0, r4
 8007d2a:	d10b      	bne.n	8007d44 <_free_r+0x6c>
 8007d2c:	6820      	ldr	r0, [r4, #0]
 8007d2e:	4401      	add	r1, r0
 8007d30:	1850      	adds	r0, r2, r1
 8007d32:	4283      	cmp	r3, r0
 8007d34:	6011      	str	r1, [r2, #0]
 8007d36:	d1e0      	bne.n	8007cfa <_free_r+0x22>
 8007d38:	6818      	ldr	r0, [r3, #0]
 8007d3a:	685b      	ldr	r3, [r3, #4]
 8007d3c:	6053      	str	r3, [r2, #4]
 8007d3e:	4408      	add	r0, r1
 8007d40:	6010      	str	r0, [r2, #0]
 8007d42:	e7da      	b.n	8007cfa <_free_r+0x22>
 8007d44:	d902      	bls.n	8007d4c <_free_r+0x74>
 8007d46:	230c      	movs	r3, #12
 8007d48:	602b      	str	r3, [r5, #0]
 8007d4a:	e7d6      	b.n	8007cfa <_free_r+0x22>
 8007d4c:	6820      	ldr	r0, [r4, #0]
 8007d4e:	1821      	adds	r1, r4, r0
 8007d50:	428b      	cmp	r3, r1
 8007d52:	bf04      	itt	eq
 8007d54:	6819      	ldreq	r1, [r3, #0]
 8007d56:	685b      	ldreq	r3, [r3, #4]
 8007d58:	6063      	str	r3, [r4, #4]
 8007d5a:	bf04      	itt	eq
 8007d5c:	1809      	addeq	r1, r1, r0
 8007d5e:	6021      	streq	r1, [r4, #0]
 8007d60:	6054      	str	r4, [r2, #4]
 8007d62:	e7ca      	b.n	8007cfa <_free_r+0x22>
 8007d64:	bd38      	pop	{r3, r4, r5, pc}
 8007d66:	bf00      	nop
 8007d68:	20008608 	.word	0x20008608

08007d6c <malloc>:
 8007d6c:	4b02      	ldr	r3, [pc, #8]	@ (8007d78 <malloc+0xc>)
 8007d6e:	4601      	mov	r1, r0
 8007d70:	6818      	ldr	r0, [r3, #0]
 8007d72:	f000 b825 	b.w	8007dc0 <_malloc_r>
 8007d76:	bf00      	nop
 8007d78:	20000090 	.word	0x20000090

08007d7c <sbrk_aligned>:
 8007d7c:	b570      	push	{r4, r5, r6, lr}
 8007d7e:	4e0f      	ldr	r6, [pc, #60]	@ (8007dbc <sbrk_aligned+0x40>)
 8007d80:	460c      	mov	r4, r1
 8007d82:	6831      	ldr	r1, [r6, #0]
 8007d84:	4605      	mov	r5, r0
 8007d86:	b911      	cbnz	r1, 8007d8e <sbrk_aligned+0x12>
 8007d88:	f002 fb4e 	bl	800a428 <_sbrk_r>
 8007d8c:	6030      	str	r0, [r6, #0]
 8007d8e:	4621      	mov	r1, r4
 8007d90:	4628      	mov	r0, r5
 8007d92:	f002 fb49 	bl	800a428 <_sbrk_r>
 8007d96:	1c43      	adds	r3, r0, #1
 8007d98:	d103      	bne.n	8007da2 <sbrk_aligned+0x26>
 8007d9a:	f04f 34ff 	mov.w	r4, #4294967295
 8007d9e:	4620      	mov	r0, r4
 8007da0:	bd70      	pop	{r4, r5, r6, pc}
 8007da2:	1cc4      	adds	r4, r0, #3
 8007da4:	f024 0403 	bic.w	r4, r4, #3
 8007da8:	42a0      	cmp	r0, r4
 8007daa:	d0f8      	beq.n	8007d9e <sbrk_aligned+0x22>
 8007dac:	1a21      	subs	r1, r4, r0
 8007dae:	4628      	mov	r0, r5
 8007db0:	f002 fb3a 	bl	800a428 <_sbrk_r>
 8007db4:	3001      	adds	r0, #1
 8007db6:	d1f2      	bne.n	8007d9e <sbrk_aligned+0x22>
 8007db8:	e7ef      	b.n	8007d9a <sbrk_aligned+0x1e>
 8007dba:	bf00      	nop
 8007dbc:	20008604 	.word	0x20008604

08007dc0 <_malloc_r>:
 8007dc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007dc4:	1ccd      	adds	r5, r1, #3
 8007dc6:	f025 0503 	bic.w	r5, r5, #3
 8007dca:	3508      	adds	r5, #8
 8007dcc:	2d0c      	cmp	r5, #12
 8007dce:	bf38      	it	cc
 8007dd0:	250c      	movcc	r5, #12
 8007dd2:	2d00      	cmp	r5, #0
 8007dd4:	4606      	mov	r6, r0
 8007dd6:	db01      	blt.n	8007ddc <_malloc_r+0x1c>
 8007dd8:	42a9      	cmp	r1, r5
 8007dda:	d904      	bls.n	8007de6 <_malloc_r+0x26>
 8007ddc:	230c      	movs	r3, #12
 8007dde:	6033      	str	r3, [r6, #0]
 8007de0:	2000      	movs	r0, #0
 8007de2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007de6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007ebc <_malloc_r+0xfc>
 8007dea:	f000 f869 	bl	8007ec0 <__malloc_lock>
 8007dee:	f8d8 3000 	ldr.w	r3, [r8]
 8007df2:	461c      	mov	r4, r3
 8007df4:	bb44      	cbnz	r4, 8007e48 <_malloc_r+0x88>
 8007df6:	4629      	mov	r1, r5
 8007df8:	4630      	mov	r0, r6
 8007dfa:	f7ff ffbf 	bl	8007d7c <sbrk_aligned>
 8007dfe:	1c43      	adds	r3, r0, #1
 8007e00:	4604      	mov	r4, r0
 8007e02:	d158      	bne.n	8007eb6 <_malloc_r+0xf6>
 8007e04:	f8d8 4000 	ldr.w	r4, [r8]
 8007e08:	4627      	mov	r7, r4
 8007e0a:	2f00      	cmp	r7, #0
 8007e0c:	d143      	bne.n	8007e96 <_malloc_r+0xd6>
 8007e0e:	2c00      	cmp	r4, #0
 8007e10:	d04b      	beq.n	8007eaa <_malloc_r+0xea>
 8007e12:	6823      	ldr	r3, [r4, #0]
 8007e14:	4639      	mov	r1, r7
 8007e16:	4630      	mov	r0, r6
 8007e18:	eb04 0903 	add.w	r9, r4, r3
 8007e1c:	f002 fb04 	bl	800a428 <_sbrk_r>
 8007e20:	4581      	cmp	r9, r0
 8007e22:	d142      	bne.n	8007eaa <_malloc_r+0xea>
 8007e24:	6821      	ldr	r1, [r4, #0]
 8007e26:	1a6d      	subs	r5, r5, r1
 8007e28:	4629      	mov	r1, r5
 8007e2a:	4630      	mov	r0, r6
 8007e2c:	f7ff ffa6 	bl	8007d7c <sbrk_aligned>
 8007e30:	3001      	adds	r0, #1
 8007e32:	d03a      	beq.n	8007eaa <_malloc_r+0xea>
 8007e34:	6823      	ldr	r3, [r4, #0]
 8007e36:	442b      	add	r3, r5
 8007e38:	6023      	str	r3, [r4, #0]
 8007e3a:	f8d8 3000 	ldr.w	r3, [r8]
 8007e3e:	685a      	ldr	r2, [r3, #4]
 8007e40:	bb62      	cbnz	r2, 8007e9c <_malloc_r+0xdc>
 8007e42:	f8c8 7000 	str.w	r7, [r8]
 8007e46:	e00f      	b.n	8007e68 <_malloc_r+0xa8>
 8007e48:	6822      	ldr	r2, [r4, #0]
 8007e4a:	1b52      	subs	r2, r2, r5
 8007e4c:	d420      	bmi.n	8007e90 <_malloc_r+0xd0>
 8007e4e:	2a0b      	cmp	r2, #11
 8007e50:	d917      	bls.n	8007e82 <_malloc_r+0xc2>
 8007e52:	1961      	adds	r1, r4, r5
 8007e54:	42a3      	cmp	r3, r4
 8007e56:	6025      	str	r5, [r4, #0]
 8007e58:	bf18      	it	ne
 8007e5a:	6059      	strne	r1, [r3, #4]
 8007e5c:	6863      	ldr	r3, [r4, #4]
 8007e5e:	bf08      	it	eq
 8007e60:	f8c8 1000 	streq.w	r1, [r8]
 8007e64:	5162      	str	r2, [r4, r5]
 8007e66:	604b      	str	r3, [r1, #4]
 8007e68:	4630      	mov	r0, r6
 8007e6a:	f000 f82f 	bl	8007ecc <__malloc_unlock>
 8007e6e:	f104 000b 	add.w	r0, r4, #11
 8007e72:	1d23      	adds	r3, r4, #4
 8007e74:	f020 0007 	bic.w	r0, r0, #7
 8007e78:	1ac2      	subs	r2, r0, r3
 8007e7a:	bf1c      	itt	ne
 8007e7c:	1a1b      	subne	r3, r3, r0
 8007e7e:	50a3      	strne	r3, [r4, r2]
 8007e80:	e7af      	b.n	8007de2 <_malloc_r+0x22>
 8007e82:	6862      	ldr	r2, [r4, #4]
 8007e84:	42a3      	cmp	r3, r4
 8007e86:	bf0c      	ite	eq
 8007e88:	f8c8 2000 	streq.w	r2, [r8]
 8007e8c:	605a      	strne	r2, [r3, #4]
 8007e8e:	e7eb      	b.n	8007e68 <_malloc_r+0xa8>
 8007e90:	4623      	mov	r3, r4
 8007e92:	6864      	ldr	r4, [r4, #4]
 8007e94:	e7ae      	b.n	8007df4 <_malloc_r+0x34>
 8007e96:	463c      	mov	r4, r7
 8007e98:	687f      	ldr	r7, [r7, #4]
 8007e9a:	e7b6      	b.n	8007e0a <_malloc_r+0x4a>
 8007e9c:	461a      	mov	r2, r3
 8007e9e:	685b      	ldr	r3, [r3, #4]
 8007ea0:	42a3      	cmp	r3, r4
 8007ea2:	d1fb      	bne.n	8007e9c <_malloc_r+0xdc>
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	6053      	str	r3, [r2, #4]
 8007ea8:	e7de      	b.n	8007e68 <_malloc_r+0xa8>
 8007eaa:	230c      	movs	r3, #12
 8007eac:	6033      	str	r3, [r6, #0]
 8007eae:	4630      	mov	r0, r6
 8007eb0:	f000 f80c 	bl	8007ecc <__malloc_unlock>
 8007eb4:	e794      	b.n	8007de0 <_malloc_r+0x20>
 8007eb6:	6005      	str	r5, [r0, #0]
 8007eb8:	e7d6      	b.n	8007e68 <_malloc_r+0xa8>
 8007eba:	bf00      	nop
 8007ebc:	20008608 	.word	0x20008608

08007ec0 <__malloc_lock>:
 8007ec0:	4801      	ldr	r0, [pc, #4]	@ (8007ec8 <__malloc_lock+0x8>)
 8007ec2:	f7ff b8b2 	b.w	800702a <__retarget_lock_acquire_recursive>
 8007ec6:	bf00      	nop
 8007ec8:	20008600 	.word	0x20008600

08007ecc <__malloc_unlock>:
 8007ecc:	4801      	ldr	r0, [pc, #4]	@ (8007ed4 <__malloc_unlock+0x8>)
 8007ece:	f7ff b8ad 	b.w	800702c <__retarget_lock_release_recursive>
 8007ed2:	bf00      	nop
 8007ed4:	20008600 	.word	0x20008600

08007ed8 <_Balloc>:
 8007ed8:	b570      	push	{r4, r5, r6, lr}
 8007eda:	69c6      	ldr	r6, [r0, #28]
 8007edc:	4604      	mov	r4, r0
 8007ede:	460d      	mov	r5, r1
 8007ee0:	b976      	cbnz	r6, 8007f00 <_Balloc+0x28>
 8007ee2:	2010      	movs	r0, #16
 8007ee4:	f7ff ff42 	bl	8007d6c <malloc>
 8007ee8:	4602      	mov	r2, r0
 8007eea:	61e0      	str	r0, [r4, #28]
 8007eec:	b920      	cbnz	r0, 8007ef8 <_Balloc+0x20>
 8007eee:	4b18      	ldr	r3, [pc, #96]	@ (8007f50 <_Balloc+0x78>)
 8007ef0:	4818      	ldr	r0, [pc, #96]	@ (8007f54 <_Balloc+0x7c>)
 8007ef2:	216b      	movs	r1, #107	@ 0x6b
 8007ef4:	f002 fac0 	bl	800a478 <__assert_func>
 8007ef8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007efc:	6006      	str	r6, [r0, #0]
 8007efe:	60c6      	str	r6, [r0, #12]
 8007f00:	69e6      	ldr	r6, [r4, #28]
 8007f02:	68f3      	ldr	r3, [r6, #12]
 8007f04:	b183      	cbz	r3, 8007f28 <_Balloc+0x50>
 8007f06:	69e3      	ldr	r3, [r4, #28]
 8007f08:	68db      	ldr	r3, [r3, #12]
 8007f0a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007f0e:	b9b8      	cbnz	r0, 8007f40 <_Balloc+0x68>
 8007f10:	2101      	movs	r1, #1
 8007f12:	fa01 f605 	lsl.w	r6, r1, r5
 8007f16:	1d72      	adds	r2, r6, #5
 8007f18:	0092      	lsls	r2, r2, #2
 8007f1a:	4620      	mov	r0, r4
 8007f1c:	f002 faca 	bl	800a4b4 <_calloc_r>
 8007f20:	b160      	cbz	r0, 8007f3c <_Balloc+0x64>
 8007f22:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007f26:	e00e      	b.n	8007f46 <_Balloc+0x6e>
 8007f28:	2221      	movs	r2, #33	@ 0x21
 8007f2a:	2104      	movs	r1, #4
 8007f2c:	4620      	mov	r0, r4
 8007f2e:	f002 fac1 	bl	800a4b4 <_calloc_r>
 8007f32:	69e3      	ldr	r3, [r4, #28]
 8007f34:	60f0      	str	r0, [r6, #12]
 8007f36:	68db      	ldr	r3, [r3, #12]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d1e4      	bne.n	8007f06 <_Balloc+0x2e>
 8007f3c:	2000      	movs	r0, #0
 8007f3e:	bd70      	pop	{r4, r5, r6, pc}
 8007f40:	6802      	ldr	r2, [r0, #0]
 8007f42:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007f46:	2300      	movs	r3, #0
 8007f48:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007f4c:	e7f7      	b.n	8007f3e <_Balloc+0x66>
 8007f4e:	bf00      	nop
 8007f50:	0800afbc 	.word	0x0800afbc
 8007f54:	0800b03c 	.word	0x0800b03c

08007f58 <_Bfree>:
 8007f58:	b570      	push	{r4, r5, r6, lr}
 8007f5a:	69c6      	ldr	r6, [r0, #28]
 8007f5c:	4605      	mov	r5, r0
 8007f5e:	460c      	mov	r4, r1
 8007f60:	b976      	cbnz	r6, 8007f80 <_Bfree+0x28>
 8007f62:	2010      	movs	r0, #16
 8007f64:	f7ff ff02 	bl	8007d6c <malloc>
 8007f68:	4602      	mov	r2, r0
 8007f6a:	61e8      	str	r0, [r5, #28]
 8007f6c:	b920      	cbnz	r0, 8007f78 <_Bfree+0x20>
 8007f6e:	4b09      	ldr	r3, [pc, #36]	@ (8007f94 <_Bfree+0x3c>)
 8007f70:	4809      	ldr	r0, [pc, #36]	@ (8007f98 <_Bfree+0x40>)
 8007f72:	218f      	movs	r1, #143	@ 0x8f
 8007f74:	f002 fa80 	bl	800a478 <__assert_func>
 8007f78:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007f7c:	6006      	str	r6, [r0, #0]
 8007f7e:	60c6      	str	r6, [r0, #12]
 8007f80:	b13c      	cbz	r4, 8007f92 <_Bfree+0x3a>
 8007f82:	69eb      	ldr	r3, [r5, #28]
 8007f84:	6862      	ldr	r2, [r4, #4]
 8007f86:	68db      	ldr	r3, [r3, #12]
 8007f88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007f8c:	6021      	str	r1, [r4, #0]
 8007f8e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007f92:	bd70      	pop	{r4, r5, r6, pc}
 8007f94:	0800afbc 	.word	0x0800afbc
 8007f98:	0800b03c 	.word	0x0800b03c

08007f9c <__multadd>:
 8007f9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fa0:	690d      	ldr	r5, [r1, #16]
 8007fa2:	4607      	mov	r7, r0
 8007fa4:	460c      	mov	r4, r1
 8007fa6:	461e      	mov	r6, r3
 8007fa8:	f101 0c14 	add.w	ip, r1, #20
 8007fac:	2000      	movs	r0, #0
 8007fae:	f8dc 3000 	ldr.w	r3, [ip]
 8007fb2:	b299      	uxth	r1, r3
 8007fb4:	fb02 6101 	mla	r1, r2, r1, r6
 8007fb8:	0c1e      	lsrs	r6, r3, #16
 8007fba:	0c0b      	lsrs	r3, r1, #16
 8007fbc:	fb02 3306 	mla	r3, r2, r6, r3
 8007fc0:	b289      	uxth	r1, r1
 8007fc2:	3001      	adds	r0, #1
 8007fc4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007fc8:	4285      	cmp	r5, r0
 8007fca:	f84c 1b04 	str.w	r1, [ip], #4
 8007fce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007fd2:	dcec      	bgt.n	8007fae <__multadd+0x12>
 8007fd4:	b30e      	cbz	r6, 800801a <__multadd+0x7e>
 8007fd6:	68a3      	ldr	r3, [r4, #8]
 8007fd8:	42ab      	cmp	r3, r5
 8007fda:	dc19      	bgt.n	8008010 <__multadd+0x74>
 8007fdc:	6861      	ldr	r1, [r4, #4]
 8007fde:	4638      	mov	r0, r7
 8007fe0:	3101      	adds	r1, #1
 8007fe2:	f7ff ff79 	bl	8007ed8 <_Balloc>
 8007fe6:	4680      	mov	r8, r0
 8007fe8:	b928      	cbnz	r0, 8007ff6 <__multadd+0x5a>
 8007fea:	4602      	mov	r2, r0
 8007fec:	4b0c      	ldr	r3, [pc, #48]	@ (8008020 <__multadd+0x84>)
 8007fee:	480d      	ldr	r0, [pc, #52]	@ (8008024 <__multadd+0x88>)
 8007ff0:	21ba      	movs	r1, #186	@ 0xba
 8007ff2:	f002 fa41 	bl	800a478 <__assert_func>
 8007ff6:	6922      	ldr	r2, [r4, #16]
 8007ff8:	3202      	adds	r2, #2
 8007ffa:	f104 010c 	add.w	r1, r4, #12
 8007ffe:	0092      	lsls	r2, r2, #2
 8008000:	300c      	adds	r0, #12
 8008002:	f002 fa21 	bl	800a448 <memcpy>
 8008006:	4621      	mov	r1, r4
 8008008:	4638      	mov	r0, r7
 800800a:	f7ff ffa5 	bl	8007f58 <_Bfree>
 800800e:	4644      	mov	r4, r8
 8008010:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008014:	3501      	adds	r5, #1
 8008016:	615e      	str	r6, [r3, #20]
 8008018:	6125      	str	r5, [r4, #16]
 800801a:	4620      	mov	r0, r4
 800801c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008020:	0800b02b 	.word	0x0800b02b
 8008024:	0800b03c 	.word	0x0800b03c

08008028 <__s2b>:
 8008028:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800802c:	460c      	mov	r4, r1
 800802e:	4615      	mov	r5, r2
 8008030:	461f      	mov	r7, r3
 8008032:	2209      	movs	r2, #9
 8008034:	3308      	adds	r3, #8
 8008036:	4606      	mov	r6, r0
 8008038:	fb93 f3f2 	sdiv	r3, r3, r2
 800803c:	2100      	movs	r1, #0
 800803e:	2201      	movs	r2, #1
 8008040:	429a      	cmp	r2, r3
 8008042:	db09      	blt.n	8008058 <__s2b+0x30>
 8008044:	4630      	mov	r0, r6
 8008046:	f7ff ff47 	bl	8007ed8 <_Balloc>
 800804a:	b940      	cbnz	r0, 800805e <__s2b+0x36>
 800804c:	4602      	mov	r2, r0
 800804e:	4b19      	ldr	r3, [pc, #100]	@ (80080b4 <__s2b+0x8c>)
 8008050:	4819      	ldr	r0, [pc, #100]	@ (80080b8 <__s2b+0x90>)
 8008052:	21d3      	movs	r1, #211	@ 0xd3
 8008054:	f002 fa10 	bl	800a478 <__assert_func>
 8008058:	0052      	lsls	r2, r2, #1
 800805a:	3101      	adds	r1, #1
 800805c:	e7f0      	b.n	8008040 <__s2b+0x18>
 800805e:	9b08      	ldr	r3, [sp, #32]
 8008060:	6143      	str	r3, [r0, #20]
 8008062:	2d09      	cmp	r5, #9
 8008064:	f04f 0301 	mov.w	r3, #1
 8008068:	6103      	str	r3, [r0, #16]
 800806a:	dd16      	ble.n	800809a <__s2b+0x72>
 800806c:	f104 0909 	add.w	r9, r4, #9
 8008070:	46c8      	mov	r8, r9
 8008072:	442c      	add	r4, r5
 8008074:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008078:	4601      	mov	r1, r0
 800807a:	3b30      	subs	r3, #48	@ 0x30
 800807c:	220a      	movs	r2, #10
 800807e:	4630      	mov	r0, r6
 8008080:	f7ff ff8c 	bl	8007f9c <__multadd>
 8008084:	45a0      	cmp	r8, r4
 8008086:	d1f5      	bne.n	8008074 <__s2b+0x4c>
 8008088:	f1a5 0408 	sub.w	r4, r5, #8
 800808c:	444c      	add	r4, r9
 800808e:	1b2d      	subs	r5, r5, r4
 8008090:	1963      	adds	r3, r4, r5
 8008092:	42bb      	cmp	r3, r7
 8008094:	db04      	blt.n	80080a0 <__s2b+0x78>
 8008096:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800809a:	340a      	adds	r4, #10
 800809c:	2509      	movs	r5, #9
 800809e:	e7f6      	b.n	800808e <__s2b+0x66>
 80080a0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80080a4:	4601      	mov	r1, r0
 80080a6:	3b30      	subs	r3, #48	@ 0x30
 80080a8:	220a      	movs	r2, #10
 80080aa:	4630      	mov	r0, r6
 80080ac:	f7ff ff76 	bl	8007f9c <__multadd>
 80080b0:	e7ee      	b.n	8008090 <__s2b+0x68>
 80080b2:	bf00      	nop
 80080b4:	0800b02b 	.word	0x0800b02b
 80080b8:	0800b03c 	.word	0x0800b03c

080080bc <__hi0bits>:
 80080bc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80080c0:	4603      	mov	r3, r0
 80080c2:	bf36      	itet	cc
 80080c4:	0403      	lslcc	r3, r0, #16
 80080c6:	2000      	movcs	r0, #0
 80080c8:	2010      	movcc	r0, #16
 80080ca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80080ce:	bf3c      	itt	cc
 80080d0:	021b      	lslcc	r3, r3, #8
 80080d2:	3008      	addcc	r0, #8
 80080d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80080d8:	bf3c      	itt	cc
 80080da:	011b      	lslcc	r3, r3, #4
 80080dc:	3004      	addcc	r0, #4
 80080de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080e2:	bf3c      	itt	cc
 80080e4:	009b      	lslcc	r3, r3, #2
 80080e6:	3002      	addcc	r0, #2
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	db05      	blt.n	80080f8 <__hi0bits+0x3c>
 80080ec:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80080f0:	f100 0001 	add.w	r0, r0, #1
 80080f4:	bf08      	it	eq
 80080f6:	2020      	moveq	r0, #32
 80080f8:	4770      	bx	lr

080080fa <__lo0bits>:
 80080fa:	6803      	ldr	r3, [r0, #0]
 80080fc:	4602      	mov	r2, r0
 80080fe:	f013 0007 	ands.w	r0, r3, #7
 8008102:	d00b      	beq.n	800811c <__lo0bits+0x22>
 8008104:	07d9      	lsls	r1, r3, #31
 8008106:	d421      	bmi.n	800814c <__lo0bits+0x52>
 8008108:	0798      	lsls	r0, r3, #30
 800810a:	bf49      	itett	mi
 800810c:	085b      	lsrmi	r3, r3, #1
 800810e:	089b      	lsrpl	r3, r3, #2
 8008110:	2001      	movmi	r0, #1
 8008112:	6013      	strmi	r3, [r2, #0]
 8008114:	bf5c      	itt	pl
 8008116:	6013      	strpl	r3, [r2, #0]
 8008118:	2002      	movpl	r0, #2
 800811a:	4770      	bx	lr
 800811c:	b299      	uxth	r1, r3
 800811e:	b909      	cbnz	r1, 8008124 <__lo0bits+0x2a>
 8008120:	0c1b      	lsrs	r3, r3, #16
 8008122:	2010      	movs	r0, #16
 8008124:	b2d9      	uxtb	r1, r3
 8008126:	b909      	cbnz	r1, 800812c <__lo0bits+0x32>
 8008128:	3008      	adds	r0, #8
 800812a:	0a1b      	lsrs	r3, r3, #8
 800812c:	0719      	lsls	r1, r3, #28
 800812e:	bf04      	itt	eq
 8008130:	091b      	lsreq	r3, r3, #4
 8008132:	3004      	addeq	r0, #4
 8008134:	0799      	lsls	r1, r3, #30
 8008136:	bf04      	itt	eq
 8008138:	089b      	lsreq	r3, r3, #2
 800813a:	3002      	addeq	r0, #2
 800813c:	07d9      	lsls	r1, r3, #31
 800813e:	d403      	bmi.n	8008148 <__lo0bits+0x4e>
 8008140:	085b      	lsrs	r3, r3, #1
 8008142:	f100 0001 	add.w	r0, r0, #1
 8008146:	d003      	beq.n	8008150 <__lo0bits+0x56>
 8008148:	6013      	str	r3, [r2, #0]
 800814a:	4770      	bx	lr
 800814c:	2000      	movs	r0, #0
 800814e:	4770      	bx	lr
 8008150:	2020      	movs	r0, #32
 8008152:	4770      	bx	lr

08008154 <__i2b>:
 8008154:	b510      	push	{r4, lr}
 8008156:	460c      	mov	r4, r1
 8008158:	2101      	movs	r1, #1
 800815a:	f7ff febd 	bl	8007ed8 <_Balloc>
 800815e:	4602      	mov	r2, r0
 8008160:	b928      	cbnz	r0, 800816e <__i2b+0x1a>
 8008162:	4b05      	ldr	r3, [pc, #20]	@ (8008178 <__i2b+0x24>)
 8008164:	4805      	ldr	r0, [pc, #20]	@ (800817c <__i2b+0x28>)
 8008166:	f240 1145 	movw	r1, #325	@ 0x145
 800816a:	f002 f985 	bl	800a478 <__assert_func>
 800816e:	2301      	movs	r3, #1
 8008170:	6144      	str	r4, [r0, #20]
 8008172:	6103      	str	r3, [r0, #16]
 8008174:	bd10      	pop	{r4, pc}
 8008176:	bf00      	nop
 8008178:	0800b02b 	.word	0x0800b02b
 800817c:	0800b03c 	.word	0x0800b03c

08008180 <__multiply>:
 8008180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008184:	4614      	mov	r4, r2
 8008186:	690a      	ldr	r2, [r1, #16]
 8008188:	6923      	ldr	r3, [r4, #16]
 800818a:	429a      	cmp	r2, r3
 800818c:	bfa8      	it	ge
 800818e:	4623      	movge	r3, r4
 8008190:	460f      	mov	r7, r1
 8008192:	bfa4      	itt	ge
 8008194:	460c      	movge	r4, r1
 8008196:	461f      	movge	r7, r3
 8008198:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800819c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80081a0:	68a3      	ldr	r3, [r4, #8]
 80081a2:	6861      	ldr	r1, [r4, #4]
 80081a4:	eb0a 0609 	add.w	r6, sl, r9
 80081a8:	42b3      	cmp	r3, r6
 80081aa:	b085      	sub	sp, #20
 80081ac:	bfb8      	it	lt
 80081ae:	3101      	addlt	r1, #1
 80081b0:	f7ff fe92 	bl	8007ed8 <_Balloc>
 80081b4:	b930      	cbnz	r0, 80081c4 <__multiply+0x44>
 80081b6:	4602      	mov	r2, r0
 80081b8:	4b44      	ldr	r3, [pc, #272]	@ (80082cc <__multiply+0x14c>)
 80081ba:	4845      	ldr	r0, [pc, #276]	@ (80082d0 <__multiply+0x150>)
 80081bc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80081c0:	f002 f95a 	bl	800a478 <__assert_func>
 80081c4:	f100 0514 	add.w	r5, r0, #20
 80081c8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80081cc:	462b      	mov	r3, r5
 80081ce:	2200      	movs	r2, #0
 80081d0:	4543      	cmp	r3, r8
 80081d2:	d321      	bcc.n	8008218 <__multiply+0x98>
 80081d4:	f107 0114 	add.w	r1, r7, #20
 80081d8:	f104 0214 	add.w	r2, r4, #20
 80081dc:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80081e0:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80081e4:	9302      	str	r3, [sp, #8]
 80081e6:	1b13      	subs	r3, r2, r4
 80081e8:	3b15      	subs	r3, #21
 80081ea:	f023 0303 	bic.w	r3, r3, #3
 80081ee:	3304      	adds	r3, #4
 80081f0:	f104 0715 	add.w	r7, r4, #21
 80081f4:	42ba      	cmp	r2, r7
 80081f6:	bf38      	it	cc
 80081f8:	2304      	movcc	r3, #4
 80081fa:	9301      	str	r3, [sp, #4]
 80081fc:	9b02      	ldr	r3, [sp, #8]
 80081fe:	9103      	str	r1, [sp, #12]
 8008200:	428b      	cmp	r3, r1
 8008202:	d80c      	bhi.n	800821e <__multiply+0x9e>
 8008204:	2e00      	cmp	r6, #0
 8008206:	dd03      	ble.n	8008210 <__multiply+0x90>
 8008208:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800820c:	2b00      	cmp	r3, #0
 800820e:	d05b      	beq.n	80082c8 <__multiply+0x148>
 8008210:	6106      	str	r6, [r0, #16]
 8008212:	b005      	add	sp, #20
 8008214:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008218:	f843 2b04 	str.w	r2, [r3], #4
 800821c:	e7d8      	b.n	80081d0 <__multiply+0x50>
 800821e:	f8b1 a000 	ldrh.w	sl, [r1]
 8008222:	f1ba 0f00 	cmp.w	sl, #0
 8008226:	d024      	beq.n	8008272 <__multiply+0xf2>
 8008228:	f104 0e14 	add.w	lr, r4, #20
 800822c:	46a9      	mov	r9, r5
 800822e:	f04f 0c00 	mov.w	ip, #0
 8008232:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008236:	f8d9 3000 	ldr.w	r3, [r9]
 800823a:	fa1f fb87 	uxth.w	fp, r7
 800823e:	b29b      	uxth	r3, r3
 8008240:	fb0a 330b 	mla	r3, sl, fp, r3
 8008244:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8008248:	f8d9 7000 	ldr.w	r7, [r9]
 800824c:	4463      	add	r3, ip
 800824e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008252:	fb0a c70b 	mla	r7, sl, fp, ip
 8008256:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800825a:	b29b      	uxth	r3, r3
 800825c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008260:	4572      	cmp	r2, lr
 8008262:	f849 3b04 	str.w	r3, [r9], #4
 8008266:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800826a:	d8e2      	bhi.n	8008232 <__multiply+0xb2>
 800826c:	9b01      	ldr	r3, [sp, #4]
 800826e:	f845 c003 	str.w	ip, [r5, r3]
 8008272:	9b03      	ldr	r3, [sp, #12]
 8008274:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008278:	3104      	adds	r1, #4
 800827a:	f1b9 0f00 	cmp.w	r9, #0
 800827e:	d021      	beq.n	80082c4 <__multiply+0x144>
 8008280:	682b      	ldr	r3, [r5, #0]
 8008282:	f104 0c14 	add.w	ip, r4, #20
 8008286:	46ae      	mov	lr, r5
 8008288:	f04f 0a00 	mov.w	sl, #0
 800828c:	f8bc b000 	ldrh.w	fp, [ip]
 8008290:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008294:	fb09 770b 	mla	r7, r9, fp, r7
 8008298:	4457      	add	r7, sl
 800829a:	b29b      	uxth	r3, r3
 800829c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80082a0:	f84e 3b04 	str.w	r3, [lr], #4
 80082a4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80082a8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80082ac:	f8be 3000 	ldrh.w	r3, [lr]
 80082b0:	fb09 330a 	mla	r3, r9, sl, r3
 80082b4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80082b8:	4562      	cmp	r2, ip
 80082ba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80082be:	d8e5      	bhi.n	800828c <__multiply+0x10c>
 80082c0:	9f01      	ldr	r7, [sp, #4]
 80082c2:	51eb      	str	r3, [r5, r7]
 80082c4:	3504      	adds	r5, #4
 80082c6:	e799      	b.n	80081fc <__multiply+0x7c>
 80082c8:	3e01      	subs	r6, #1
 80082ca:	e79b      	b.n	8008204 <__multiply+0x84>
 80082cc:	0800b02b 	.word	0x0800b02b
 80082d0:	0800b03c 	.word	0x0800b03c

080082d4 <__pow5mult>:
 80082d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80082d8:	4615      	mov	r5, r2
 80082da:	f012 0203 	ands.w	r2, r2, #3
 80082de:	4607      	mov	r7, r0
 80082e0:	460e      	mov	r6, r1
 80082e2:	d007      	beq.n	80082f4 <__pow5mult+0x20>
 80082e4:	4c25      	ldr	r4, [pc, #148]	@ (800837c <__pow5mult+0xa8>)
 80082e6:	3a01      	subs	r2, #1
 80082e8:	2300      	movs	r3, #0
 80082ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80082ee:	f7ff fe55 	bl	8007f9c <__multadd>
 80082f2:	4606      	mov	r6, r0
 80082f4:	10ad      	asrs	r5, r5, #2
 80082f6:	d03d      	beq.n	8008374 <__pow5mult+0xa0>
 80082f8:	69fc      	ldr	r4, [r7, #28]
 80082fa:	b97c      	cbnz	r4, 800831c <__pow5mult+0x48>
 80082fc:	2010      	movs	r0, #16
 80082fe:	f7ff fd35 	bl	8007d6c <malloc>
 8008302:	4602      	mov	r2, r0
 8008304:	61f8      	str	r0, [r7, #28]
 8008306:	b928      	cbnz	r0, 8008314 <__pow5mult+0x40>
 8008308:	4b1d      	ldr	r3, [pc, #116]	@ (8008380 <__pow5mult+0xac>)
 800830a:	481e      	ldr	r0, [pc, #120]	@ (8008384 <__pow5mult+0xb0>)
 800830c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008310:	f002 f8b2 	bl	800a478 <__assert_func>
 8008314:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008318:	6004      	str	r4, [r0, #0]
 800831a:	60c4      	str	r4, [r0, #12]
 800831c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008320:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008324:	b94c      	cbnz	r4, 800833a <__pow5mult+0x66>
 8008326:	f240 2171 	movw	r1, #625	@ 0x271
 800832a:	4638      	mov	r0, r7
 800832c:	f7ff ff12 	bl	8008154 <__i2b>
 8008330:	2300      	movs	r3, #0
 8008332:	f8c8 0008 	str.w	r0, [r8, #8]
 8008336:	4604      	mov	r4, r0
 8008338:	6003      	str	r3, [r0, #0]
 800833a:	f04f 0900 	mov.w	r9, #0
 800833e:	07eb      	lsls	r3, r5, #31
 8008340:	d50a      	bpl.n	8008358 <__pow5mult+0x84>
 8008342:	4631      	mov	r1, r6
 8008344:	4622      	mov	r2, r4
 8008346:	4638      	mov	r0, r7
 8008348:	f7ff ff1a 	bl	8008180 <__multiply>
 800834c:	4631      	mov	r1, r6
 800834e:	4680      	mov	r8, r0
 8008350:	4638      	mov	r0, r7
 8008352:	f7ff fe01 	bl	8007f58 <_Bfree>
 8008356:	4646      	mov	r6, r8
 8008358:	106d      	asrs	r5, r5, #1
 800835a:	d00b      	beq.n	8008374 <__pow5mult+0xa0>
 800835c:	6820      	ldr	r0, [r4, #0]
 800835e:	b938      	cbnz	r0, 8008370 <__pow5mult+0x9c>
 8008360:	4622      	mov	r2, r4
 8008362:	4621      	mov	r1, r4
 8008364:	4638      	mov	r0, r7
 8008366:	f7ff ff0b 	bl	8008180 <__multiply>
 800836a:	6020      	str	r0, [r4, #0]
 800836c:	f8c0 9000 	str.w	r9, [r0]
 8008370:	4604      	mov	r4, r0
 8008372:	e7e4      	b.n	800833e <__pow5mult+0x6a>
 8008374:	4630      	mov	r0, r6
 8008376:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800837a:	bf00      	nop
 800837c:	0800b098 	.word	0x0800b098
 8008380:	0800afbc 	.word	0x0800afbc
 8008384:	0800b03c 	.word	0x0800b03c

08008388 <__lshift>:
 8008388:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800838c:	460c      	mov	r4, r1
 800838e:	6849      	ldr	r1, [r1, #4]
 8008390:	6923      	ldr	r3, [r4, #16]
 8008392:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008396:	68a3      	ldr	r3, [r4, #8]
 8008398:	4607      	mov	r7, r0
 800839a:	4691      	mov	r9, r2
 800839c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80083a0:	f108 0601 	add.w	r6, r8, #1
 80083a4:	42b3      	cmp	r3, r6
 80083a6:	db0b      	blt.n	80083c0 <__lshift+0x38>
 80083a8:	4638      	mov	r0, r7
 80083aa:	f7ff fd95 	bl	8007ed8 <_Balloc>
 80083ae:	4605      	mov	r5, r0
 80083b0:	b948      	cbnz	r0, 80083c6 <__lshift+0x3e>
 80083b2:	4602      	mov	r2, r0
 80083b4:	4b28      	ldr	r3, [pc, #160]	@ (8008458 <__lshift+0xd0>)
 80083b6:	4829      	ldr	r0, [pc, #164]	@ (800845c <__lshift+0xd4>)
 80083b8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80083bc:	f002 f85c 	bl	800a478 <__assert_func>
 80083c0:	3101      	adds	r1, #1
 80083c2:	005b      	lsls	r3, r3, #1
 80083c4:	e7ee      	b.n	80083a4 <__lshift+0x1c>
 80083c6:	2300      	movs	r3, #0
 80083c8:	f100 0114 	add.w	r1, r0, #20
 80083cc:	f100 0210 	add.w	r2, r0, #16
 80083d0:	4618      	mov	r0, r3
 80083d2:	4553      	cmp	r3, sl
 80083d4:	db33      	blt.n	800843e <__lshift+0xb6>
 80083d6:	6920      	ldr	r0, [r4, #16]
 80083d8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80083dc:	f104 0314 	add.w	r3, r4, #20
 80083e0:	f019 091f 	ands.w	r9, r9, #31
 80083e4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80083e8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80083ec:	d02b      	beq.n	8008446 <__lshift+0xbe>
 80083ee:	f1c9 0e20 	rsb	lr, r9, #32
 80083f2:	468a      	mov	sl, r1
 80083f4:	2200      	movs	r2, #0
 80083f6:	6818      	ldr	r0, [r3, #0]
 80083f8:	fa00 f009 	lsl.w	r0, r0, r9
 80083fc:	4310      	orrs	r0, r2
 80083fe:	f84a 0b04 	str.w	r0, [sl], #4
 8008402:	f853 2b04 	ldr.w	r2, [r3], #4
 8008406:	459c      	cmp	ip, r3
 8008408:	fa22 f20e 	lsr.w	r2, r2, lr
 800840c:	d8f3      	bhi.n	80083f6 <__lshift+0x6e>
 800840e:	ebac 0304 	sub.w	r3, ip, r4
 8008412:	3b15      	subs	r3, #21
 8008414:	f023 0303 	bic.w	r3, r3, #3
 8008418:	3304      	adds	r3, #4
 800841a:	f104 0015 	add.w	r0, r4, #21
 800841e:	4584      	cmp	ip, r0
 8008420:	bf38      	it	cc
 8008422:	2304      	movcc	r3, #4
 8008424:	50ca      	str	r2, [r1, r3]
 8008426:	b10a      	cbz	r2, 800842c <__lshift+0xa4>
 8008428:	f108 0602 	add.w	r6, r8, #2
 800842c:	3e01      	subs	r6, #1
 800842e:	4638      	mov	r0, r7
 8008430:	612e      	str	r6, [r5, #16]
 8008432:	4621      	mov	r1, r4
 8008434:	f7ff fd90 	bl	8007f58 <_Bfree>
 8008438:	4628      	mov	r0, r5
 800843a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800843e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008442:	3301      	adds	r3, #1
 8008444:	e7c5      	b.n	80083d2 <__lshift+0x4a>
 8008446:	3904      	subs	r1, #4
 8008448:	f853 2b04 	ldr.w	r2, [r3], #4
 800844c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008450:	459c      	cmp	ip, r3
 8008452:	d8f9      	bhi.n	8008448 <__lshift+0xc0>
 8008454:	e7ea      	b.n	800842c <__lshift+0xa4>
 8008456:	bf00      	nop
 8008458:	0800b02b 	.word	0x0800b02b
 800845c:	0800b03c 	.word	0x0800b03c

08008460 <__mcmp>:
 8008460:	690a      	ldr	r2, [r1, #16]
 8008462:	4603      	mov	r3, r0
 8008464:	6900      	ldr	r0, [r0, #16]
 8008466:	1a80      	subs	r0, r0, r2
 8008468:	b530      	push	{r4, r5, lr}
 800846a:	d10e      	bne.n	800848a <__mcmp+0x2a>
 800846c:	3314      	adds	r3, #20
 800846e:	3114      	adds	r1, #20
 8008470:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008474:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008478:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800847c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008480:	4295      	cmp	r5, r2
 8008482:	d003      	beq.n	800848c <__mcmp+0x2c>
 8008484:	d205      	bcs.n	8008492 <__mcmp+0x32>
 8008486:	f04f 30ff 	mov.w	r0, #4294967295
 800848a:	bd30      	pop	{r4, r5, pc}
 800848c:	42a3      	cmp	r3, r4
 800848e:	d3f3      	bcc.n	8008478 <__mcmp+0x18>
 8008490:	e7fb      	b.n	800848a <__mcmp+0x2a>
 8008492:	2001      	movs	r0, #1
 8008494:	e7f9      	b.n	800848a <__mcmp+0x2a>
	...

08008498 <__mdiff>:
 8008498:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800849c:	4689      	mov	r9, r1
 800849e:	4606      	mov	r6, r0
 80084a0:	4611      	mov	r1, r2
 80084a2:	4648      	mov	r0, r9
 80084a4:	4614      	mov	r4, r2
 80084a6:	f7ff ffdb 	bl	8008460 <__mcmp>
 80084aa:	1e05      	subs	r5, r0, #0
 80084ac:	d112      	bne.n	80084d4 <__mdiff+0x3c>
 80084ae:	4629      	mov	r1, r5
 80084b0:	4630      	mov	r0, r6
 80084b2:	f7ff fd11 	bl	8007ed8 <_Balloc>
 80084b6:	4602      	mov	r2, r0
 80084b8:	b928      	cbnz	r0, 80084c6 <__mdiff+0x2e>
 80084ba:	4b3f      	ldr	r3, [pc, #252]	@ (80085b8 <__mdiff+0x120>)
 80084bc:	f240 2137 	movw	r1, #567	@ 0x237
 80084c0:	483e      	ldr	r0, [pc, #248]	@ (80085bc <__mdiff+0x124>)
 80084c2:	f001 ffd9 	bl	800a478 <__assert_func>
 80084c6:	2301      	movs	r3, #1
 80084c8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80084cc:	4610      	mov	r0, r2
 80084ce:	b003      	add	sp, #12
 80084d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084d4:	bfbc      	itt	lt
 80084d6:	464b      	movlt	r3, r9
 80084d8:	46a1      	movlt	r9, r4
 80084da:	4630      	mov	r0, r6
 80084dc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80084e0:	bfba      	itte	lt
 80084e2:	461c      	movlt	r4, r3
 80084e4:	2501      	movlt	r5, #1
 80084e6:	2500      	movge	r5, #0
 80084e8:	f7ff fcf6 	bl	8007ed8 <_Balloc>
 80084ec:	4602      	mov	r2, r0
 80084ee:	b918      	cbnz	r0, 80084f8 <__mdiff+0x60>
 80084f0:	4b31      	ldr	r3, [pc, #196]	@ (80085b8 <__mdiff+0x120>)
 80084f2:	f240 2145 	movw	r1, #581	@ 0x245
 80084f6:	e7e3      	b.n	80084c0 <__mdiff+0x28>
 80084f8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80084fc:	6926      	ldr	r6, [r4, #16]
 80084fe:	60c5      	str	r5, [r0, #12]
 8008500:	f109 0310 	add.w	r3, r9, #16
 8008504:	f109 0514 	add.w	r5, r9, #20
 8008508:	f104 0e14 	add.w	lr, r4, #20
 800850c:	f100 0b14 	add.w	fp, r0, #20
 8008510:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008514:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008518:	9301      	str	r3, [sp, #4]
 800851a:	46d9      	mov	r9, fp
 800851c:	f04f 0c00 	mov.w	ip, #0
 8008520:	9b01      	ldr	r3, [sp, #4]
 8008522:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008526:	f853 af04 	ldr.w	sl, [r3, #4]!
 800852a:	9301      	str	r3, [sp, #4]
 800852c:	fa1f f38a 	uxth.w	r3, sl
 8008530:	4619      	mov	r1, r3
 8008532:	b283      	uxth	r3, r0
 8008534:	1acb      	subs	r3, r1, r3
 8008536:	0c00      	lsrs	r0, r0, #16
 8008538:	4463      	add	r3, ip
 800853a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800853e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008542:	b29b      	uxth	r3, r3
 8008544:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008548:	4576      	cmp	r6, lr
 800854a:	f849 3b04 	str.w	r3, [r9], #4
 800854e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008552:	d8e5      	bhi.n	8008520 <__mdiff+0x88>
 8008554:	1b33      	subs	r3, r6, r4
 8008556:	3b15      	subs	r3, #21
 8008558:	f023 0303 	bic.w	r3, r3, #3
 800855c:	3415      	adds	r4, #21
 800855e:	3304      	adds	r3, #4
 8008560:	42a6      	cmp	r6, r4
 8008562:	bf38      	it	cc
 8008564:	2304      	movcc	r3, #4
 8008566:	441d      	add	r5, r3
 8008568:	445b      	add	r3, fp
 800856a:	461e      	mov	r6, r3
 800856c:	462c      	mov	r4, r5
 800856e:	4544      	cmp	r4, r8
 8008570:	d30e      	bcc.n	8008590 <__mdiff+0xf8>
 8008572:	f108 0103 	add.w	r1, r8, #3
 8008576:	1b49      	subs	r1, r1, r5
 8008578:	f021 0103 	bic.w	r1, r1, #3
 800857c:	3d03      	subs	r5, #3
 800857e:	45a8      	cmp	r8, r5
 8008580:	bf38      	it	cc
 8008582:	2100      	movcc	r1, #0
 8008584:	440b      	add	r3, r1
 8008586:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800858a:	b191      	cbz	r1, 80085b2 <__mdiff+0x11a>
 800858c:	6117      	str	r7, [r2, #16]
 800858e:	e79d      	b.n	80084cc <__mdiff+0x34>
 8008590:	f854 1b04 	ldr.w	r1, [r4], #4
 8008594:	46e6      	mov	lr, ip
 8008596:	0c08      	lsrs	r0, r1, #16
 8008598:	fa1c fc81 	uxtah	ip, ip, r1
 800859c:	4471      	add	r1, lr
 800859e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80085a2:	b289      	uxth	r1, r1
 80085a4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80085a8:	f846 1b04 	str.w	r1, [r6], #4
 80085ac:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80085b0:	e7dd      	b.n	800856e <__mdiff+0xd6>
 80085b2:	3f01      	subs	r7, #1
 80085b4:	e7e7      	b.n	8008586 <__mdiff+0xee>
 80085b6:	bf00      	nop
 80085b8:	0800b02b 	.word	0x0800b02b
 80085bc:	0800b03c 	.word	0x0800b03c

080085c0 <__ulp>:
 80085c0:	b082      	sub	sp, #8
 80085c2:	ed8d 0b00 	vstr	d0, [sp]
 80085c6:	9a01      	ldr	r2, [sp, #4]
 80085c8:	4b0f      	ldr	r3, [pc, #60]	@ (8008608 <__ulp+0x48>)
 80085ca:	4013      	ands	r3, r2
 80085cc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	dc08      	bgt.n	80085e6 <__ulp+0x26>
 80085d4:	425b      	negs	r3, r3
 80085d6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80085da:	ea4f 5223 	mov.w	r2, r3, asr #20
 80085de:	da04      	bge.n	80085ea <__ulp+0x2a>
 80085e0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80085e4:	4113      	asrs	r3, r2
 80085e6:	2200      	movs	r2, #0
 80085e8:	e008      	b.n	80085fc <__ulp+0x3c>
 80085ea:	f1a2 0314 	sub.w	r3, r2, #20
 80085ee:	2b1e      	cmp	r3, #30
 80085f0:	bfda      	itte	le
 80085f2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80085f6:	40da      	lsrle	r2, r3
 80085f8:	2201      	movgt	r2, #1
 80085fa:	2300      	movs	r3, #0
 80085fc:	4619      	mov	r1, r3
 80085fe:	4610      	mov	r0, r2
 8008600:	ec41 0b10 	vmov	d0, r0, r1
 8008604:	b002      	add	sp, #8
 8008606:	4770      	bx	lr
 8008608:	7ff00000 	.word	0x7ff00000

0800860c <__b2d>:
 800860c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008610:	6906      	ldr	r6, [r0, #16]
 8008612:	f100 0814 	add.w	r8, r0, #20
 8008616:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800861a:	1f37      	subs	r7, r6, #4
 800861c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008620:	4610      	mov	r0, r2
 8008622:	f7ff fd4b 	bl	80080bc <__hi0bits>
 8008626:	f1c0 0320 	rsb	r3, r0, #32
 800862a:	280a      	cmp	r0, #10
 800862c:	600b      	str	r3, [r1, #0]
 800862e:	491b      	ldr	r1, [pc, #108]	@ (800869c <__b2d+0x90>)
 8008630:	dc15      	bgt.n	800865e <__b2d+0x52>
 8008632:	f1c0 0c0b 	rsb	ip, r0, #11
 8008636:	fa22 f30c 	lsr.w	r3, r2, ip
 800863a:	45b8      	cmp	r8, r7
 800863c:	ea43 0501 	orr.w	r5, r3, r1
 8008640:	bf34      	ite	cc
 8008642:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008646:	2300      	movcs	r3, #0
 8008648:	3015      	adds	r0, #21
 800864a:	fa02 f000 	lsl.w	r0, r2, r0
 800864e:	fa23 f30c 	lsr.w	r3, r3, ip
 8008652:	4303      	orrs	r3, r0
 8008654:	461c      	mov	r4, r3
 8008656:	ec45 4b10 	vmov	d0, r4, r5
 800865a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800865e:	45b8      	cmp	r8, r7
 8008660:	bf3a      	itte	cc
 8008662:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008666:	f1a6 0708 	subcc.w	r7, r6, #8
 800866a:	2300      	movcs	r3, #0
 800866c:	380b      	subs	r0, #11
 800866e:	d012      	beq.n	8008696 <__b2d+0x8a>
 8008670:	f1c0 0120 	rsb	r1, r0, #32
 8008674:	fa23 f401 	lsr.w	r4, r3, r1
 8008678:	4082      	lsls	r2, r0
 800867a:	4322      	orrs	r2, r4
 800867c:	4547      	cmp	r7, r8
 800867e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8008682:	bf8c      	ite	hi
 8008684:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008688:	2200      	movls	r2, #0
 800868a:	4083      	lsls	r3, r0
 800868c:	40ca      	lsrs	r2, r1
 800868e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8008692:	4313      	orrs	r3, r2
 8008694:	e7de      	b.n	8008654 <__b2d+0x48>
 8008696:	ea42 0501 	orr.w	r5, r2, r1
 800869a:	e7db      	b.n	8008654 <__b2d+0x48>
 800869c:	3ff00000 	.word	0x3ff00000

080086a0 <__d2b>:
 80086a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80086a4:	460f      	mov	r7, r1
 80086a6:	2101      	movs	r1, #1
 80086a8:	ec59 8b10 	vmov	r8, r9, d0
 80086ac:	4616      	mov	r6, r2
 80086ae:	f7ff fc13 	bl	8007ed8 <_Balloc>
 80086b2:	4604      	mov	r4, r0
 80086b4:	b930      	cbnz	r0, 80086c4 <__d2b+0x24>
 80086b6:	4602      	mov	r2, r0
 80086b8:	4b23      	ldr	r3, [pc, #140]	@ (8008748 <__d2b+0xa8>)
 80086ba:	4824      	ldr	r0, [pc, #144]	@ (800874c <__d2b+0xac>)
 80086bc:	f240 310f 	movw	r1, #783	@ 0x30f
 80086c0:	f001 feda 	bl	800a478 <__assert_func>
 80086c4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80086c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80086cc:	b10d      	cbz	r5, 80086d2 <__d2b+0x32>
 80086ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80086d2:	9301      	str	r3, [sp, #4]
 80086d4:	f1b8 0300 	subs.w	r3, r8, #0
 80086d8:	d023      	beq.n	8008722 <__d2b+0x82>
 80086da:	4668      	mov	r0, sp
 80086dc:	9300      	str	r3, [sp, #0]
 80086de:	f7ff fd0c 	bl	80080fa <__lo0bits>
 80086e2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80086e6:	b1d0      	cbz	r0, 800871e <__d2b+0x7e>
 80086e8:	f1c0 0320 	rsb	r3, r0, #32
 80086ec:	fa02 f303 	lsl.w	r3, r2, r3
 80086f0:	430b      	orrs	r3, r1
 80086f2:	40c2      	lsrs	r2, r0
 80086f4:	6163      	str	r3, [r4, #20]
 80086f6:	9201      	str	r2, [sp, #4]
 80086f8:	9b01      	ldr	r3, [sp, #4]
 80086fa:	61a3      	str	r3, [r4, #24]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	bf0c      	ite	eq
 8008700:	2201      	moveq	r2, #1
 8008702:	2202      	movne	r2, #2
 8008704:	6122      	str	r2, [r4, #16]
 8008706:	b1a5      	cbz	r5, 8008732 <__d2b+0x92>
 8008708:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800870c:	4405      	add	r5, r0
 800870e:	603d      	str	r5, [r7, #0]
 8008710:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008714:	6030      	str	r0, [r6, #0]
 8008716:	4620      	mov	r0, r4
 8008718:	b003      	add	sp, #12
 800871a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800871e:	6161      	str	r1, [r4, #20]
 8008720:	e7ea      	b.n	80086f8 <__d2b+0x58>
 8008722:	a801      	add	r0, sp, #4
 8008724:	f7ff fce9 	bl	80080fa <__lo0bits>
 8008728:	9b01      	ldr	r3, [sp, #4]
 800872a:	6163      	str	r3, [r4, #20]
 800872c:	3020      	adds	r0, #32
 800872e:	2201      	movs	r2, #1
 8008730:	e7e8      	b.n	8008704 <__d2b+0x64>
 8008732:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008736:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800873a:	6038      	str	r0, [r7, #0]
 800873c:	6918      	ldr	r0, [r3, #16]
 800873e:	f7ff fcbd 	bl	80080bc <__hi0bits>
 8008742:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008746:	e7e5      	b.n	8008714 <__d2b+0x74>
 8008748:	0800b02b 	.word	0x0800b02b
 800874c:	0800b03c 	.word	0x0800b03c

08008750 <__ratio>:
 8008750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008754:	b085      	sub	sp, #20
 8008756:	e9cd 1000 	strd	r1, r0, [sp]
 800875a:	a902      	add	r1, sp, #8
 800875c:	f7ff ff56 	bl	800860c <__b2d>
 8008760:	9800      	ldr	r0, [sp, #0]
 8008762:	a903      	add	r1, sp, #12
 8008764:	ec55 4b10 	vmov	r4, r5, d0
 8008768:	f7ff ff50 	bl	800860c <__b2d>
 800876c:	9b01      	ldr	r3, [sp, #4]
 800876e:	6919      	ldr	r1, [r3, #16]
 8008770:	9b00      	ldr	r3, [sp, #0]
 8008772:	691b      	ldr	r3, [r3, #16]
 8008774:	1ac9      	subs	r1, r1, r3
 8008776:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800877a:	1a9b      	subs	r3, r3, r2
 800877c:	ec5b ab10 	vmov	sl, fp, d0
 8008780:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8008784:	2b00      	cmp	r3, #0
 8008786:	bfce      	itee	gt
 8008788:	462a      	movgt	r2, r5
 800878a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800878e:	465a      	movle	r2, fp
 8008790:	462f      	mov	r7, r5
 8008792:	46d9      	mov	r9, fp
 8008794:	bfcc      	ite	gt
 8008796:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800879a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800879e:	464b      	mov	r3, r9
 80087a0:	4652      	mov	r2, sl
 80087a2:	4620      	mov	r0, r4
 80087a4:	4639      	mov	r1, r7
 80087a6:	f7f8 f851 	bl	800084c <__aeabi_ddiv>
 80087aa:	ec41 0b10 	vmov	d0, r0, r1
 80087ae:	b005      	add	sp, #20
 80087b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080087b4 <__copybits>:
 80087b4:	3901      	subs	r1, #1
 80087b6:	b570      	push	{r4, r5, r6, lr}
 80087b8:	1149      	asrs	r1, r1, #5
 80087ba:	6914      	ldr	r4, [r2, #16]
 80087bc:	3101      	adds	r1, #1
 80087be:	f102 0314 	add.w	r3, r2, #20
 80087c2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80087c6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80087ca:	1f05      	subs	r5, r0, #4
 80087cc:	42a3      	cmp	r3, r4
 80087ce:	d30c      	bcc.n	80087ea <__copybits+0x36>
 80087d0:	1aa3      	subs	r3, r4, r2
 80087d2:	3b11      	subs	r3, #17
 80087d4:	f023 0303 	bic.w	r3, r3, #3
 80087d8:	3211      	adds	r2, #17
 80087da:	42a2      	cmp	r2, r4
 80087dc:	bf88      	it	hi
 80087de:	2300      	movhi	r3, #0
 80087e0:	4418      	add	r0, r3
 80087e2:	2300      	movs	r3, #0
 80087e4:	4288      	cmp	r0, r1
 80087e6:	d305      	bcc.n	80087f4 <__copybits+0x40>
 80087e8:	bd70      	pop	{r4, r5, r6, pc}
 80087ea:	f853 6b04 	ldr.w	r6, [r3], #4
 80087ee:	f845 6f04 	str.w	r6, [r5, #4]!
 80087f2:	e7eb      	b.n	80087cc <__copybits+0x18>
 80087f4:	f840 3b04 	str.w	r3, [r0], #4
 80087f8:	e7f4      	b.n	80087e4 <__copybits+0x30>

080087fa <__any_on>:
 80087fa:	f100 0214 	add.w	r2, r0, #20
 80087fe:	6900      	ldr	r0, [r0, #16]
 8008800:	114b      	asrs	r3, r1, #5
 8008802:	4298      	cmp	r0, r3
 8008804:	b510      	push	{r4, lr}
 8008806:	db11      	blt.n	800882c <__any_on+0x32>
 8008808:	dd0a      	ble.n	8008820 <__any_on+0x26>
 800880a:	f011 011f 	ands.w	r1, r1, #31
 800880e:	d007      	beq.n	8008820 <__any_on+0x26>
 8008810:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008814:	fa24 f001 	lsr.w	r0, r4, r1
 8008818:	fa00 f101 	lsl.w	r1, r0, r1
 800881c:	428c      	cmp	r4, r1
 800881e:	d10b      	bne.n	8008838 <__any_on+0x3e>
 8008820:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008824:	4293      	cmp	r3, r2
 8008826:	d803      	bhi.n	8008830 <__any_on+0x36>
 8008828:	2000      	movs	r0, #0
 800882a:	bd10      	pop	{r4, pc}
 800882c:	4603      	mov	r3, r0
 800882e:	e7f7      	b.n	8008820 <__any_on+0x26>
 8008830:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008834:	2900      	cmp	r1, #0
 8008836:	d0f5      	beq.n	8008824 <__any_on+0x2a>
 8008838:	2001      	movs	r0, #1
 800883a:	e7f6      	b.n	800882a <__any_on+0x30>

0800883c <sulp>:
 800883c:	b570      	push	{r4, r5, r6, lr}
 800883e:	4604      	mov	r4, r0
 8008840:	460d      	mov	r5, r1
 8008842:	ec45 4b10 	vmov	d0, r4, r5
 8008846:	4616      	mov	r6, r2
 8008848:	f7ff feba 	bl	80085c0 <__ulp>
 800884c:	ec51 0b10 	vmov	r0, r1, d0
 8008850:	b17e      	cbz	r6, 8008872 <sulp+0x36>
 8008852:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008856:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800885a:	2b00      	cmp	r3, #0
 800885c:	dd09      	ble.n	8008872 <sulp+0x36>
 800885e:	051b      	lsls	r3, r3, #20
 8008860:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008864:	2400      	movs	r4, #0
 8008866:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800886a:	4622      	mov	r2, r4
 800886c:	462b      	mov	r3, r5
 800886e:	f7f7 fec3 	bl	80005f8 <__aeabi_dmul>
 8008872:	ec41 0b10 	vmov	d0, r0, r1
 8008876:	bd70      	pop	{r4, r5, r6, pc}

08008878 <_strtod_l>:
 8008878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800887c:	b09f      	sub	sp, #124	@ 0x7c
 800887e:	460c      	mov	r4, r1
 8008880:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008882:	2200      	movs	r2, #0
 8008884:	921a      	str	r2, [sp, #104]	@ 0x68
 8008886:	9005      	str	r0, [sp, #20]
 8008888:	f04f 0a00 	mov.w	sl, #0
 800888c:	f04f 0b00 	mov.w	fp, #0
 8008890:	460a      	mov	r2, r1
 8008892:	9219      	str	r2, [sp, #100]	@ 0x64
 8008894:	7811      	ldrb	r1, [r2, #0]
 8008896:	292b      	cmp	r1, #43	@ 0x2b
 8008898:	d04a      	beq.n	8008930 <_strtod_l+0xb8>
 800889a:	d838      	bhi.n	800890e <_strtod_l+0x96>
 800889c:	290d      	cmp	r1, #13
 800889e:	d832      	bhi.n	8008906 <_strtod_l+0x8e>
 80088a0:	2908      	cmp	r1, #8
 80088a2:	d832      	bhi.n	800890a <_strtod_l+0x92>
 80088a4:	2900      	cmp	r1, #0
 80088a6:	d03b      	beq.n	8008920 <_strtod_l+0xa8>
 80088a8:	2200      	movs	r2, #0
 80088aa:	920b      	str	r2, [sp, #44]	@ 0x2c
 80088ac:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80088ae:	782a      	ldrb	r2, [r5, #0]
 80088b0:	2a30      	cmp	r2, #48	@ 0x30
 80088b2:	f040 80b3 	bne.w	8008a1c <_strtod_l+0x1a4>
 80088b6:	786a      	ldrb	r2, [r5, #1]
 80088b8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80088bc:	2a58      	cmp	r2, #88	@ 0x58
 80088be:	d16e      	bne.n	800899e <_strtod_l+0x126>
 80088c0:	9302      	str	r3, [sp, #8]
 80088c2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80088c4:	9301      	str	r3, [sp, #4]
 80088c6:	ab1a      	add	r3, sp, #104	@ 0x68
 80088c8:	9300      	str	r3, [sp, #0]
 80088ca:	4a8e      	ldr	r2, [pc, #568]	@ (8008b04 <_strtod_l+0x28c>)
 80088cc:	9805      	ldr	r0, [sp, #20]
 80088ce:	ab1b      	add	r3, sp, #108	@ 0x6c
 80088d0:	a919      	add	r1, sp, #100	@ 0x64
 80088d2:	f001 fe6b 	bl	800a5ac <__gethex>
 80088d6:	f010 060f 	ands.w	r6, r0, #15
 80088da:	4604      	mov	r4, r0
 80088dc:	d005      	beq.n	80088ea <_strtod_l+0x72>
 80088de:	2e06      	cmp	r6, #6
 80088e0:	d128      	bne.n	8008934 <_strtod_l+0xbc>
 80088e2:	3501      	adds	r5, #1
 80088e4:	2300      	movs	r3, #0
 80088e6:	9519      	str	r5, [sp, #100]	@ 0x64
 80088e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80088ea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	f040 858e 	bne.w	800940e <_strtod_l+0xb96>
 80088f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80088f4:	b1cb      	cbz	r3, 800892a <_strtod_l+0xb2>
 80088f6:	4652      	mov	r2, sl
 80088f8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80088fc:	ec43 2b10 	vmov	d0, r2, r3
 8008900:	b01f      	add	sp, #124	@ 0x7c
 8008902:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008906:	2920      	cmp	r1, #32
 8008908:	d1ce      	bne.n	80088a8 <_strtod_l+0x30>
 800890a:	3201      	adds	r2, #1
 800890c:	e7c1      	b.n	8008892 <_strtod_l+0x1a>
 800890e:	292d      	cmp	r1, #45	@ 0x2d
 8008910:	d1ca      	bne.n	80088a8 <_strtod_l+0x30>
 8008912:	2101      	movs	r1, #1
 8008914:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008916:	1c51      	adds	r1, r2, #1
 8008918:	9119      	str	r1, [sp, #100]	@ 0x64
 800891a:	7852      	ldrb	r2, [r2, #1]
 800891c:	2a00      	cmp	r2, #0
 800891e:	d1c5      	bne.n	80088ac <_strtod_l+0x34>
 8008920:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008922:	9419      	str	r4, [sp, #100]	@ 0x64
 8008924:	2b00      	cmp	r3, #0
 8008926:	f040 8570 	bne.w	800940a <_strtod_l+0xb92>
 800892a:	4652      	mov	r2, sl
 800892c:	465b      	mov	r3, fp
 800892e:	e7e5      	b.n	80088fc <_strtod_l+0x84>
 8008930:	2100      	movs	r1, #0
 8008932:	e7ef      	b.n	8008914 <_strtod_l+0x9c>
 8008934:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008936:	b13a      	cbz	r2, 8008948 <_strtod_l+0xd0>
 8008938:	2135      	movs	r1, #53	@ 0x35
 800893a:	a81c      	add	r0, sp, #112	@ 0x70
 800893c:	f7ff ff3a 	bl	80087b4 <__copybits>
 8008940:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008942:	9805      	ldr	r0, [sp, #20]
 8008944:	f7ff fb08 	bl	8007f58 <_Bfree>
 8008948:	3e01      	subs	r6, #1
 800894a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800894c:	2e04      	cmp	r6, #4
 800894e:	d806      	bhi.n	800895e <_strtod_l+0xe6>
 8008950:	e8df f006 	tbb	[pc, r6]
 8008954:	201d0314 	.word	0x201d0314
 8008958:	14          	.byte	0x14
 8008959:	00          	.byte	0x00
 800895a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800895e:	05e1      	lsls	r1, r4, #23
 8008960:	bf48      	it	mi
 8008962:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008966:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800896a:	0d1b      	lsrs	r3, r3, #20
 800896c:	051b      	lsls	r3, r3, #20
 800896e:	2b00      	cmp	r3, #0
 8008970:	d1bb      	bne.n	80088ea <_strtod_l+0x72>
 8008972:	f7fe fb2f 	bl	8006fd4 <__errno>
 8008976:	2322      	movs	r3, #34	@ 0x22
 8008978:	6003      	str	r3, [r0, #0]
 800897a:	e7b6      	b.n	80088ea <_strtod_l+0x72>
 800897c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008980:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008984:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008988:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800898c:	e7e7      	b.n	800895e <_strtod_l+0xe6>
 800898e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8008b0c <_strtod_l+0x294>
 8008992:	e7e4      	b.n	800895e <_strtod_l+0xe6>
 8008994:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008998:	f04f 3aff 	mov.w	sl, #4294967295
 800899c:	e7df      	b.n	800895e <_strtod_l+0xe6>
 800899e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80089a0:	1c5a      	adds	r2, r3, #1
 80089a2:	9219      	str	r2, [sp, #100]	@ 0x64
 80089a4:	785b      	ldrb	r3, [r3, #1]
 80089a6:	2b30      	cmp	r3, #48	@ 0x30
 80089a8:	d0f9      	beq.n	800899e <_strtod_l+0x126>
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d09d      	beq.n	80088ea <_strtod_l+0x72>
 80089ae:	2301      	movs	r3, #1
 80089b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80089b2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80089b4:	930c      	str	r3, [sp, #48]	@ 0x30
 80089b6:	2300      	movs	r3, #0
 80089b8:	9308      	str	r3, [sp, #32]
 80089ba:	930a      	str	r3, [sp, #40]	@ 0x28
 80089bc:	461f      	mov	r7, r3
 80089be:	220a      	movs	r2, #10
 80089c0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80089c2:	7805      	ldrb	r5, [r0, #0]
 80089c4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80089c8:	b2d9      	uxtb	r1, r3
 80089ca:	2909      	cmp	r1, #9
 80089cc:	d928      	bls.n	8008a20 <_strtod_l+0x1a8>
 80089ce:	494e      	ldr	r1, [pc, #312]	@ (8008b08 <_strtod_l+0x290>)
 80089d0:	2201      	movs	r2, #1
 80089d2:	f7fe faa3 	bl	8006f1c <strncmp>
 80089d6:	2800      	cmp	r0, #0
 80089d8:	d032      	beq.n	8008a40 <_strtod_l+0x1c8>
 80089da:	2000      	movs	r0, #0
 80089dc:	462a      	mov	r2, r5
 80089de:	4681      	mov	r9, r0
 80089e0:	463d      	mov	r5, r7
 80089e2:	4603      	mov	r3, r0
 80089e4:	2a65      	cmp	r2, #101	@ 0x65
 80089e6:	d001      	beq.n	80089ec <_strtod_l+0x174>
 80089e8:	2a45      	cmp	r2, #69	@ 0x45
 80089ea:	d114      	bne.n	8008a16 <_strtod_l+0x19e>
 80089ec:	b91d      	cbnz	r5, 80089f6 <_strtod_l+0x17e>
 80089ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80089f0:	4302      	orrs	r2, r0
 80089f2:	d095      	beq.n	8008920 <_strtod_l+0xa8>
 80089f4:	2500      	movs	r5, #0
 80089f6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80089f8:	1c62      	adds	r2, r4, #1
 80089fa:	9219      	str	r2, [sp, #100]	@ 0x64
 80089fc:	7862      	ldrb	r2, [r4, #1]
 80089fe:	2a2b      	cmp	r2, #43	@ 0x2b
 8008a00:	d077      	beq.n	8008af2 <_strtod_l+0x27a>
 8008a02:	2a2d      	cmp	r2, #45	@ 0x2d
 8008a04:	d07b      	beq.n	8008afe <_strtod_l+0x286>
 8008a06:	f04f 0c00 	mov.w	ip, #0
 8008a0a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008a0e:	2909      	cmp	r1, #9
 8008a10:	f240 8082 	bls.w	8008b18 <_strtod_l+0x2a0>
 8008a14:	9419      	str	r4, [sp, #100]	@ 0x64
 8008a16:	f04f 0800 	mov.w	r8, #0
 8008a1a:	e0a2      	b.n	8008b62 <_strtod_l+0x2ea>
 8008a1c:	2300      	movs	r3, #0
 8008a1e:	e7c7      	b.n	80089b0 <_strtod_l+0x138>
 8008a20:	2f08      	cmp	r7, #8
 8008a22:	bfd5      	itete	le
 8008a24:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8008a26:	9908      	ldrgt	r1, [sp, #32]
 8008a28:	fb02 3301 	mlale	r3, r2, r1, r3
 8008a2c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8008a30:	f100 0001 	add.w	r0, r0, #1
 8008a34:	bfd4      	ite	le
 8008a36:	930a      	strle	r3, [sp, #40]	@ 0x28
 8008a38:	9308      	strgt	r3, [sp, #32]
 8008a3a:	3701      	adds	r7, #1
 8008a3c:	9019      	str	r0, [sp, #100]	@ 0x64
 8008a3e:	e7bf      	b.n	80089c0 <_strtod_l+0x148>
 8008a40:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a42:	1c5a      	adds	r2, r3, #1
 8008a44:	9219      	str	r2, [sp, #100]	@ 0x64
 8008a46:	785a      	ldrb	r2, [r3, #1]
 8008a48:	b37f      	cbz	r7, 8008aaa <_strtod_l+0x232>
 8008a4a:	4681      	mov	r9, r0
 8008a4c:	463d      	mov	r5, r7
 8008a4e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008a52:	2b09      	cmp	r3, #9
 8008a54:	d912      	bls.n	8008a7c <_strtod_l+0x204>
 8008a56:	2301      	movs	r3, #1
 8008a58:	e7c4      	b.n	80089e4 <_strtod_l+0x16c>
 8008a5a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a5c:	1c5a      	adds	r2, r3, #1
 8008a5e:	9219      	str	r2, [sp, #100]	@ 0x64
 8008a60:	785a      	ldrb	r2, [r3, #1]
 8008a62:	3001      	adds	r0, #1
 8008a64:	2a30      	cmp	r2, #48	@ 0x30
 8008a66:	d0f8      	beq.n	8008a5a <_strtod_l+0x1e2>
 8008a68:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008a6c:	2b08      	cmp	r3, #8
 8008a6e:	f200 84d3 	bhi.w	8009418 <_strtod_l+0xba0>
 8008a72:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a74:	930c      	str	r3, [sp, #48]	@ 0x30
 8008a76:	4681      	mov	r9, r0
 8008a78:	2000      	movs	r0, #0
 8008a7a:	4605      	mov	r5, r0
 8008a7c:	3a30      	subs	r2, #48	@ 0x30
 8008a7e:	f100 0301 	add.w	r3, r0, #1
 8008a82:	d02a      	beq.n	8008ada <_strtod_l+0x262>
 8008a84:	4499      	add	r9, r3
 8008a86:	eb00 0c05 	add.w	ip, r0, r5
 8008a8a:	462b      	mov	r3, r5
 8008a8c:	210a      	movs	r1, #10
 8008a8e:	4563      	cmp	r3, ip
 8008a90:	d10d      	bne.n	8008aae <_strtod_l+0x236>
 8008a92:	1c69      	adds	r1, r5, #1
 8008a94:	4401      	add	r1, r0
 8008a96:	4428      	add	r0, r5
 8008a98:	2808      	cmp	r0, #8
 8008a9a:	dc16      	bgt.n	8008aca <_strtod_l+0x252>
 8008a9c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008a9e:	230a      	movs	r3, #10
 8008aa0:	fb03 2300 	mla	r3, r3, r0, r2
 8008aa4:	930a      	str	r3, [sp, #40]	@ 0x28
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	e018      	b.n	8008adc <_strtod_l+0x264>
 8008aaa:	4638      	mov	r0, r7
 8008aac:	e7da      	b.n	8008a64 <_strtod_l+0x1ec>
 8008aae:	2b08      	cmp	r3, #8
 8008ab0:	f103 0301 	add.w	r3, r3, #1
 8008ab4:	dc03      	bgt.n	8008abe <_strtod_l+0x246>
 8008ab6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8008ab8:	434e      	muls	r6, r1
 8008aba:	960a      	str	r6, [sp, #40]	@ 0x28
 8008abc:	e7e7      	b.n	8008a8e <_strtod_l+0x216>
 8008abe:	2b10      	cmp	r3, #16
 8008ac0:	bfde      	ittt	le
 8008ac2:	9e08      	ldrle	r6, [sp, #32]
 8008ac4:	434e      	mulle	r6, r1
 8008ac6:	9608      	strle	r6, [sp, #32]
 8008ac8:	e7e1      	b.n	8008a8e <_strtod_l+0x216>
 8008aca:	280f      	cmp	r0, #15
 8008acc:	dceb      	bgt.n	8008aa6 <_strtod_l+0x22e>
 8008ace:	9808      	ldr	r0, [sp, #32]
 8008ad0:	230a      	movs	r3, #10
 8008ad2:	fb03 2300 	mla	r3, r3, r0, r2
 8008ad6:	9308      	str	r3, [sp, #32]
 8008ad8:	e7e5      	b.n	8008aa6 <_strtod_l+0x22e>
 8008ada:	4629      	mov	r1, r5
 8008adc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008ade:	1c50      	adds	r0, r2, #1
 8008ae0:	9019      	str	r0, [sp, #100]	@ 0x64
 8008ae2:	7852      	ldrb	r2, [r2, #1]
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	460d      	mov	r5, r1
 8008ae8:	e7b1      	b.n	8008a4e <_strtod_l+0x1d6>
 8008aea:	f04f 0900 	mov.w	r9, #0
 8008aee:	2301      	movs	r3, #1
 8008af0:	e77d      	b.n	80089ee <_strtod_l+0x176>
 8008af2:	f04f 0c00 	mov.w	ip, #0
 8008af6:	1ca2      	adds	r2, r4, #2
 8008af8:	9219      	str	r2, [sp, #100]	@ 0x64
 8008afa:	78a2      	ldrb	r2, [r4, #2]
 8008afc:	e785      	b.n	8008a0a <_strtod_l+0x192>
 8008afe:	f04f 0c01 	mov.w	ip, #1
 8008b02:	e7f8      	b.n	8008af6 <_strtod_l+0x27e>
 8008b04:	0800b1b0 	.word	0x0800b1b0
 8008b08:	0800b198 	.word	0x0800b198
 8008b0c:	7ff00000 	.word	0x7ff00000
 8008b10:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008b12:	1c51      	adds	r1, r2, #1
 8008b14:	9119      	str	r1, [sp, #100]	@ 0x64
 8008b16:	7852      	ldrb	r2, [r2, #1]
 8008b18:	2a30      	cmp	r2, #48	@ 0x30
 8008b1a:	d0f9      	beq.n	8008b10 <_strtod_l+0x298>
 8008b1c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008b20:	2908      	cmp	r1, #8
 8008b22:	f63f af78 	bhi.w	8008a16 <_strtod_l+0x19e>
 8008b26:	3a30      	subs	r2, #48	@ 0x30
 8008b28:	920e      	str	r2, [sp, #56]	@ 0x38
 8008b2a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008b2c:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008b2e:	f04f 080a 	mov.w	r8, #10
 8008b32:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008b34:	1c56      	adds	r6, r2, #1
 8008b36:	9619      	str	r6, [sp, #100]	@ 0x64
 8008b38:	7852      	ldrb	r2, [r2, #1]
 8008b3a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008b3e:	f1be 0f09 	cmp.w	lr, #9
 8008b42:	d939      	bls.n	8008bb8 <_strtod_l+0x340>
 8008b44:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008b46:	1a76      	subs	r6, r6, r1
 8008b48:	2e08      	cmp	r6, #8
 8008b4a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008b4e:	dc03      	bgt.n	8008b58 <_strtod_l+0x2e0>
 8008b50:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008b52:	4588      	cmp	r8, r1
 8008b54:	bfa8      	it	ge
 8008b56:	4688      	movge	r8, r1
 8008b58:	f1bc 0f00 	cmp.w	ip, #0
 8008b5c:	d001      	beq.n	8008b62 <_strtod_l+0x2ea>
 8008b5e:	f1c8 0800 	rsb	r8, r8, #0
 8008b62:	2d00      	cmp	r5, #0
 8008b64:	d14e      	bne.n	8008c04 <_strtod_l+0x38c>
 8008b66:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008b68:	4308      	orrs	r0, r1
 8008b6a:	f47f aebe 	bne.w	80088ea <_strtod_l+0x72>
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	f47f aed6 	bne.w	8008920 <_strtod_l+0xa8>
 8008b74:	2a69      	cmp	r2, #105	@ 0x69
 8008b76:	d028      	beq.n	8008bca <_strtod_l+0x352>
 8008b78:	dc25      	bgt.n	8008bc6 <_strtod_l+0x34e>
 8008b7a:	2a49      	cmp	r2, #73	@ 0x49
 8008b7c:	d025      	beq.n	8008bca <_strtod_l+0x352>
 8008b7e:	2a4e      	cmp	r2, #78	@ 0x4e
 8008b80:	f47f aece 	bne.w	8008920 <_strtod_l+0xa8>
 8008b84:	499b      	ldr	r1, [pc, #620]	@ (8008df4 <_strtod_l+0x57c>)
 8008b86:	a819      	add	r0, sp, #100	@ 0x64
 8008b88:	f001 ff32 	bl	800a9f0 <__match>
 8008b8c:	2800      	cmp	r0, #0
 8008b8e:	f43f aec7 	beq.w	8008920 <_strtod_l+0xa8>
 8008b92:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008b94:	781b      	ldrb	r3, [r3, #0]
 8008b96:	2b28      	cmp	r3, #40	@ 0x28
 8008b98:	d12e      	bne.n	8008bf8 <_strtod_l+0x380>
 8008b9a:	4997      	ldr	r1, [pc, #604]	@ (8008df8 <_strtod_l+0x580>)
 8008b9c:	aa1c      	add	r2, sp, #112	@ 0x70
 8008b9e:	a819      	add	r0, sp, #100	@ 0x64
 8008ba0:	f001 ff3a 	bl	800aa18 <__hexnan>
 8008ba4:	2805      	cmp	r0, #5
 8008ba6:	d127      	bne.n	8008bf8 <_strtod_l+0x380>
 8008ba8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008baa:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008bae:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008bb2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008bb6:	e698      	b.n	80088ea <_strtod_l+0x72>
 8008bb8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008bba:	fb08 2101 	mla	r1, r8, r1, r2
 8008bbe:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008bc2:	920e      	str	r2, [sp, #56]	@ 0x38
 8008bc4:	e7b5      	b.n	8008b32 <_strtod_l+0x2ba>
 8008bc6:	2a6e      	cmp	r2, #110	@ 0x6e
 8008bc8:	e7da      	b.n	8008b80 <_strtod_l+0x308>
 8008bca:	498c      	ldr	r1, [pc, #560]	@ (8008dfc <_strtod_l+0x584>)
 8008bcc:	a819      	add	r0, sp, #100	@ 0x64
 8008bce:	f001 ff0f 	bl	800a9f0 <__match>
 8008bd2:	2800      	cmp	r0, #0
 8008bd4:	f43f aea4 	beq.w	8008920 <_strtod_l+0xa8>
 8008bd8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008bda:	4989      	ldr	r1, [pc, #548]	@ (8008e00 <_strtod_l+0x588>)
 8008bdc:	3b01      	subs	r3, #1
 8008bde:	a819      	add	r0, sp, #100	@ 0x64
 8008be0:	9319      	str	r3, [sp, #100]	@ 0x64
 8008be2:	f001 ff05 	bl	800a9f0 <__match>
 8008be6:	b910      	cbnz	r0, 8008bee <_strtod_l+0x376>
 8008be8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008bea:	3301      	adds	r3, #1
 8008bec:	9319      	str	r3, [sp, #100]	@ 0x64
 8008bee:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8008e10 <_strtod_l+0x598>
 8008bf2:	f04f 0a00 	mov.w	sl, #0
 8008bf6:	e678      	b.n	80088ea <_strtod_l+0x72>
 8008bf8:	4882      	ldr	r0, [pc, #520]	@ (8008e04 <_strtod_l+0x58c>)
 8008bfa:	f001 fc35 	bl	800a468 <nan>
 8008bfe:	ec5b ab10 	vmov	sl, fp, d0
 8008c02:	e672      	b.n	80088ea <_strtod_l+0x72>
 8008c04:	eba8 0309 	sub.w	r3, r8, r9
 8008c08:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008c0a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c0c:	2f00      	cmp	r7, #0
 8008c0e:	bf08      	it	eq
 8008c10:	462f      	moveq	r7, r5
 8008c12:	2d10      	cmp	r5, #16
 8008c14:	462c      	mov	r4, r5
 8008c16:	bfa8      	it	ge
 8008c18:	2410      	movge	r4, #16
 8008c1a:	f7f7 fc73 	bl	8000504 <__aeabi_ui2d>
 8008c1e:	2d09      	cmp	r5, #9
 8008c20:	4682      	mov	sl, r0
 8008c22:	468b      	mov	fp, r1
 8008c24:	dc13      	bgt.n	8008c4e <_strtod_l+0x3d6>
 8008c26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	f43f ae5e 	beq.w	80088ea <_strtod_l+0x72>
 8008c2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c30:	dd78      	ble.n	8008d24 <_strtod_l+0x4ac>
 8008c32:	2b16      	cmp	r3, #22
 8008c34:	dc5f      	bgt.n	8008cf6 <_strtod_l+0x47e>
 8008c36:	4974      	ldr	r1, [pc, #464]	@ (8008e08 <_strtod_l+0x590>)
 8008c38:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008c3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008c40:	4652      	mov	r2, sl
 8008c42:	465b      	mov	r3, fp
 8008c44:	f7f7 fcd8 	bl	80005f8 <__aeabi_dmul>
 8008c48:	4682      	mov	sl, r0
 8008c4a:	468b      	mov	fp, r1
 8008c4c:	e64d      	b.n	80088ea <_strtod_l+0x72>
 8008c4e:	4b6e      	ldr	r3, [pc, #440]	@ (8008e08 <_strtod_l+0x590>)
 8008c50:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008c54:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008c58:	f7f7 fcce 	bl	80005f8 <__aeabi_dmul>
 8008c5c:	4682      	mov	sl, r0
 8008c5e:	9808      	ldr	r0, [sp, #32]
 8008c60:	468b      	mov	fp, r1
 8008c62:	f7f7 fc4f 	bl	8000504 <__aeabi_ui2d>
 8008c66:	4602      	mov	r2, r0
 8008c68:	460b      	mov	r3, r1
 8008c6a:	4650      	mov	r0, sl
 8008c6c:	4659      	mov	r1, fp
 8008c6e:	f7f7 fb0d 	bl	800028c <__adddf3>
 8008c72:	2d0f      	cmp	r5, #15
 8008c74:	4682      	mov	sl, r0
 8008c76:	468b      	mov	fp, r1
 8008c78:	ddd5      	ble.n	8008c26 <_strtod_l+0x3ae>
 8008c7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c7c:	1b2c      	subs	r4, r5, r4
 8008c7e:	441c      	add	r4, r3
 8008c80:	2c00      	cmp	r4, #0
 8008c82:	f340 8096 	ble.w	8008db2 <_strtod_l+0x53a>
 8008c86:	f014 030f 	ands.w	r3, r4, #15
 8008c8a:	d00a      	beq.n	8008ca2 <_strtod_l+0x42a>
 8008c8c:	495e      	ldr	r1, [pc, #376]	@ (8008e08 <_strtod_l+0x590>)
 8008c8e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008c92:	4652      	mov	r2, sl
 8008c94:	465b      	mov	r3, fp
 8008c96:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008c9a:	f7f7 fcad 	bl	80005f8 <__aeabi_dmul>
 8008c9e:	4682      	mov	sl, r0
 8008ca0:	468b      	mov	fp, r1
 8008ca2:	f034 040f 	bics.w	r4, r4, #15
 8008ca6:	d073      	beq.n	8008d90 <_strtod_l+0x518>
 8008ca8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008cac:	dd48      	ble.n	8008d40 <_strtod_l+0x4c8>
 8008cae:	2400      	movs	r4, #0
 8008cb0:	46a0      	mov	r8, r4
 8008cb2:	940a      	str	r4, [sp, #40]	@ 0x28
 8008cb4:	46a1      	mov	r9, r4
 8008cb6:	9a05      	ldr	r2, [sp, #20]
 8008cb8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8008e10 <_strtod_l+0x598>
 8008cbc:	2322      	movs	r3, #34	@ 0x22
 8008cbe:	6013      	str	r3, [r2, #0]
 8008cc0:	f04f 0a00 	mov.w	sl, #0
 8008cc4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	f43f ae0f 	beq.w	80088ea <_strtod_l+0x72>
 8008ccc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008cce:	9805      	ldr	r0, [sp, #20]
 8008cd0:	f7ff f942 	bl	8007f58 <_Bfree>
 8008cd4:	9805      	ldr	r0, [sp, #20]
 8008cd6:	4649      	mov	r1, r9
 8008cd8:	f7ff f93e 	bl	8007f58 <_Bfree>
 8008cdc:	9805      	ldr	r0, [sp, #20]
 8008cde:	4641      	mov	r1, r8
 8008ce0:	f7ff f93a 	bl	8007f58 <_Bfree>
 8008ce4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008ce6:	9805      	ldr	r0, [sp, #20]
 8008ce8:	f7ff f936 	bl	8007f58 <_Bfree>
 8008cec:	9805      	ldr	r0, [sp, #20]
 8008cee:	4621      	mov	r1, r4
 8008cf0:	f7ff f932 	bl	8007f58 <_Bfree>
 8008cf4:	e5f9      	b.n	80088ea <_strtod_l+0x72>
 8008cf6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008cf8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008cfc:	4293      	cmp	r3, r2
 8008cfe:	dbbc      	blt.n	8008c7a <_strtod_l+0x402>
 8008d00:	4c41      	ldr	r4, [pc, #260]	@ (8008e08 <_strtod_l+0x590>)
 8008d02:	f1c5 050f 	rsb	r5, r5, #15
 8008d06:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008d0a:	4652      	mov	r2, sl
 8008d0c:	465b      	mov	r3, fp
 8008d0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d12:	f7f7 fc71 	bl	80005f8 <__aeabi_dmul>
 8008d16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d18:	1b5d      	subs	r5, r3, r5
 8008d1a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008d1e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008d22:	e78f      	b.n	8008c44 <_strtod_l+0x3cc>
 8008d24:	3316      	adds	r3, #22
 8008d26:	dba8      	blt.n	8008c7a <_strtod_l+0x402>
 8008d28:	4b37      	ldr	r3, [pc, #220]	@ (8008e08 <_strtod_l+0x590>)
 8008d2a:	eba9 0808 	sub.w	r8, r9, r8
 8008d2e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008d32:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008d36:	4650      	mov	r0, sl
 8008d38:	4659      	mov	r1, fp
 8008d3a:	f7f7 fd87 	bl	800084c <__aeabi_ddiv>
 8008d3e:	e783      	b.n	8008c48 <_strtod_l+0x3d0>
 8008d40:	4b32      	ldr	r3, [pc, #200]	@ (8008e0c <_strtod_l+0x594>)
 8008d42:	9308      	str	r3, [sp, #32]
 8008d44:	2300      	movs	r3, #0
 8008d46:	1124      	asrs	r4, r4, #4
 8008d48:	4650      	mov	r0, sl
 8008d4a:	4659      	mov	r1, fp
 8008d4c:	461e      	mov	r6, r3
 8008d4e:	2c01      	cmp	r4, #1
 8008d50:	dc21      	bgt.n	8008d96 <_strtod_l+0x51e>
 8008d52:	b10b      	cbz	r3, 8008d58 <_strtod_l+0x4e0>
 8008d54:	4682      	mov	sl, r0
 8008d56:	468b      	mov	fp, r1
 8008d58:	492c      	ldr	r1, [pc, #176]	@ (8008e0c <_strtod_l+0x594>)
 8008d5a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008d5e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008d62:	4652      	mov	r2, sl
 8008d64:	465b      	mov	r3, fp
 8008d66:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d6a:	f7f7 fc45 	bl	80005f8 <__aeabi_dmul>
 8008d6e:	4b28      	ldr	r3, [pc, #160]	@ (8008e10 <_strtod_l+0x598>)
 8008d70:	460a      	mov	r2, r1
 8008d72:	400b      	ands	r3, r1
 8008d74:	4927      	ldr	r1, [pc, #156]	@ (8008e14 <_strtod_l+0x59c>)
 8008d76:	428b      	cmp	r3, r1
 8008d78:	4682      	mov	sl, r0
 8008d7a:	d898      	bhi.n	8008cae <_strtod_l+0x436>
 8008d7c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008d80:	428b      	cmp	r3, r1
 8008d82:	bf86      	itte	hi
 8008d84:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8008e18 <_strtod_l+0x5a0>
 8008d88:	f04f 3aff 	movhi.w	sl, #4294967295
 8008d8c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008d90:	2300      	movs	r3, #0
 8008d92:	9308      	str	r3, [sp, #32]
 8008d94:	e07a      	b.n	8008e8c <_strtod_l+0x614>
 8008d96:	07e2      	lsls	r2, r4, #31
 8008d98:	d505      	bpl.n	8008da6 <_strtod_l+0x52e>
 8008d9a:	9b08      	ldr	r3, [sp, #32]
 8008d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008da0:	f7f7 fc2a 	bl	80005f8 <__aeabi_dmul>
 8008da4:	2301      	movs	r3, #1
 8008da6:	9a08      	ldr	r2, [sp, #32]
 8008da8:	3208      	adds	r2, #8
 8008daa:	3601      	adds	r6, #1
 8008dac:	1064      	asrs	r4, r4, #1
 8008dae:	9208      	str	r2, [sp, #32]
 8008db0:	e7cd      	b.n	8008d4e <_strtod_l+0x4d6>
 8008db2:	d0ed      	beq.n	8008d90 <_strtod_l+0x518>
 8008db4:	4264      	negs	r4, r4
 8008db6:	f014 020f 	ands.w	r2, r4, #15
 8008dba:	d00a      	beq.n	8008dd2 <_strtod_l+0x55a>
 8008dbc:	4b12      	ldr	r3, [pc, #72]	@ (8008e08 <_strtod_l+0x590>)
 8008dbe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008dc2:	4650      	mov	r0, sl
 8008dc4:	4659      	mov	r1, fp
 8008dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dca:	f7f7 fd3f 	bl	800084c <__aeabi_ddiv>
 8008dce:	4682      	mov	sl, r0
 8008dd0:	468b      	mov	fp, r1
 8008dd2:	1124      	asrs	r4, r4, #4
 8008dd4:	d0dc      	beq.n	8008d90 <_strtod_l+0x518>
 8008dd6:	2c1f      	cmp	r4, #31
 8008dd8:	dd20      	ble.n	8008e1c <_strtod_l+0x5a4>
 8008dda:	2400      	movs	r4, #0
 8008ddc:	46a0      	mov	r8, r4
 8008dde:	940a      	str	r4, [sp, #40]	@ 0x28
 8008de0:	46a1      	mov	r9, r4
 8008de2:	9a05      	ldr	r2, [sp, #20]
 8008de4:	2322      	movs	r3, #34	@ 0x22
 8008de6:	f04f 0a00 	mov.w	sl, #0
 8008dea:	f04f 0b00 	mov.w	fp, #0
 8008dee:	6013      	str	r3, [r2, #0]
 8008df0:	e768      	b.n	8008cc4 <_strtod_l+0x44c>
 8008df2:	bf00      	nop
 8008df4:	0800af85 	.word	0x0800af85
 8008df8:	0800b19c 	.word	0x0800b19c
 8008dfc:	0800af7d 	.word	0x0800af7d
 8008e00:	0800afb2 	.word	0x0800afb2
 8008e04:	0800b360 	.word	0x0800b360
 8008e08:	0800b0d0 	.word	0x0800b0d0
 8008e0c:	0800b0a8 	.word	0x0800b0a8
 8008e10:	7ff00000 	.word	0x7ff00000
 8008e14:	7ca00000 	.word	0x7ca00000
 8008e18:	7fefffff 	.word	0x7fefffff
 8008e1c:	f014 0310 	ands.w	r3, r4, #16
 8008e20:	bf18      	it	ne
 8008e22:	236a      	movne	r3, #106	@ 0x6a
 8008e24:	4ea9      	ldr	r6, [pc, #676]	@ (80090cc <_strtod_l+0x854>)
 8008e26:	9308      	str	r3, [sp, #32]
 8008e28:	4650      	mov	r0, sl
 8008e2a:	4659      	mov	r1, fp
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	07e2      	lsls	r2, r4, #31
 8008e30:	d504      	bpl.n	8008e3c <_strtod_l+0x5c4>
 8008e32:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008e36:	f7f7 fbdf 	bl	80005f8 <__aeabi_dmul>
 8008e3a:	2301      	movs	r3, #1
 8008e3c:	1064      	asrs	r4, r4, #1
 8008e3e:	f106 0608 	add.w	r6, r6, #8
 8008e42:	d1f4      	bne.n	8008e2e <_strtod_l+0x5b6>
 8008e44:	b10b      	cbz	r3, 8008e4a <_strtod_l+0x5d2>
 8008e46:	4682      	mov	sl, r0
 8008e48:	468b      	mov	fp, r1
 8008e4a:	9b08      	ldr	r3, [sp, #32]
 8008e4c:	b1b3      	cbz	r3, 8008e7c <_strtod_l+0x604>
 8008e4e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008e52:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	4659      	mov	r1, fp
 8008e5a:	dd0f      	ble.n	8008e7c <_strtod_l+0x604>
 8008e5c:	2b1f      	cmp	r3, #31
 8008e5e:	dd55      	ble.n	8008f0c <_strtod_l+0x694>
 8008e60:	2b34      	cmp	r3, #52	@ 0x34
 8008e62:	bfde      	ittt	le
 8008e64:	f04f 33ff 	movle.w	r3, #4294967295
 8008e68:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008e6c:	4093      	lslle	r3, r2
 8008e6e:	f04f 0a00 	mov.w	sl, #0
 8008e72:	bfcc      	ite	gt
 8008e74:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008e78:	ea03 0b01 	andle.w	fp, r3, r1
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	2300      	movs	r3, #0
 8008e80:	4650      	mov	r0, sl
 8008e82:	4659      	mov	r1, fp
 8008e84:	f7f7 fe20 	bl	8000ac8 <__aeabi_dcmpeq>
 8008e88:	2800      	cmp	r0, #0
 8008e8a:	d1a6      	bne.n	8008dda <_strtod_l+0x562>
 8008e8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e8e:	9300      	str	r3, [sp, #0]
 8008e90:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008e92:	9805      	ldr	r0, [sp, #20]
 8008e94:	462b      	mov	r3, r5
 8008e96:	463a      	mov	r2, r7
 8008e98:	f7ff f8c6 	bl	8008028 <__s2b>
 8008e9c:	900a      	str	r0, [sp, #40]	@ 0x28
 8008e9e:	2800      	cmp	r0, #0
 8008ea0:	f43f af05 	beq.w	8008cae <_strtod_l+0x436>
 8008ea4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008ea6:	2a00      	cmp	r2, #0
 8008ea8:	eba9 0308 	sub.w	r3, r9, r8
 8008eac:	bfa8      	it	ge
 8008eae:	2300      	movge	r3, #0
 8008eb0:	9312      	str	r3, [sp, #72]	@ 0x48
 8008eb2:	2400      	movs	r4, #0
 8008eb4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008eb8:	9316      	str	r3, [sp, #88]	@ 0x58
 8008eba:	46a0      	mov	r8, r4
 8008ebc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ebe:	9805      	ldr	r0, [sp, #20]
 8008ec0:	6859      	ldr	r1, [r3, #4]
 8008ec2:	f7ff f809 	bl	8007ed8 <_Balloc>
 8008ec6:	4681      	mov	r9, r0
 8008ec8:	2800      	cmp	r0, #0
 8008eca:	f43f aef4 	beq.w	8008cb6 <_strtod_l+0x43e>
 8008ece:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ed0:	691a      	ldr	r2, [r3, #16]
 8008ed2:	3202      	adds	r2, #2
 8008ed4:	f103 010c 	add.w	r1, r3, #12
 8008ed8:	0092      	lsls	r2, r2, #2
 8008eda:	300c      	adds	r0, #12
 8008edc:	f001 fab4 	bl	800a448 <memcpy>
 8008ee0:	ec4b ab10 	vmov	d0, sl, fp
 8008ee4:	9805      	ldr	r0, [sp, #20]
 8008ee6:	aa1c      	add	r2, sp, #112	@ 0x70
 8008ee8:	a91b      	add	r1, sp, #108	@ 0x6c
 8008eea:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008eee:	f7ff fbd7 	bl	80086a0 <__d2b>
 8008ef2:	901a      	str	r0, [sp, #104]	@ 0x68
 8008ef4:	2800      	cmp	r0, #0
 8008ef6:	f43f aede 	beq.w	8008cb6 <_strtod_l+0x43e>
 8008efa:	9805      	ldr	r0, [sp, #20]
 8008efc:	2101      	movs	r1, #1
 8008efe:	f7ff f929 	bl	8008154 <__i2b>
 8008f02:	4680      	mov	r8, r0
 8008f04:	b948      	cbnz	r0, 8008f1a <_strtod_l+0x6a2>
 8008f06:	f04f 0800 	mov.w	r8, #0
 8008f0a:	e6d4      	b.n	8008cb6 <_strtod_l+0x43e>
 8008f0c:	f04f 32ff 	mov.w	r2, #4294967295
 8008f10:	fa02 f303 	lsl.w	r3, r2, r3
 8008f14:	ea03 0a0a 	and.w	sl, r3, sl
 8008f18:	e7b0      	b.n	8008e7c <_strtod_l+0x604>
 8008f1a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008f1c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008f1e:	2d00      	cmp	r5, #0
 8008f20:	bfab      	itete	ge
 8008f22:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008f24:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008f26:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008f28:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008f2a:	bfac      	ite	ge
 8008f2c:	18ef      	addge	r7, r5, r3
 8008f2e:	1b5e      	sublt	r6, r3, r5
 8008f30:	9b08      	ldr	r3, [sp, #32]
 8008f32:	1aed      	subs	r5, r5, r3
 8008f34:	4415      	add	r5, r2
 8008f36:	4b66      	ldr	r3, [pc, #408]	@ (80090d0 <_strtod_l+0x858>)
 8008f38:	3d01      	subs	r5, #1
 8008f3a:	429d      	cmp	r5, r3
 8008f3c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008f40:	da50      	bge.n	8008fe4 <_strtod_l+0x76c>
 8008f42:	1b5b      	subs	r3, r3, r5
 8008f44:	2b1f      	cmp	r3, #31
 8008f46:	eba2 0203 	sub.w	r2, r2, r3
 8008f4a:	f04f 0101 	mov.w	r1, #1
 8008f4e:	dc3d      	bgt.n	8008fcc <_strtod_l+0x754>
 8008f50:	fa01 f303 	lsl.w	r3, r1, r3
 8008f54:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008f56:	2300      	movs	r3, #0
 8008f58:	9310      	str	r3, [sp, #64]	@ 0x40
 8008f5a:	18bd      	adds	r5, r7, r2
 8008f5c:	9b08      	ldr	r3, [sp, #32]
 8008f5e:	42af      	cmp	r7, r5
 8008f60:	4416      	add	r6, r2
 8008f62:	441e      	add	r6, r3
 8008f64:	463b      	mov	r3, r7
 8008f66:	bfa8      	it	ge
 8008f68:	462b      	movge	r3, r5
 8008f6a:	42b3      	cmp	r3, r6
 8008f6c:	bfa8      	it	ge
 8008f6e:	4633      	movge	r3, r6
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	bfc2      	ittt	gt
 8008f74:	1aed      	subgt	r5, r5, r3
 8008f76:	1af6      	subgt	r6, r6, r3
 8008f78:	1aff      	subgt	r7, r7, r3
 8008f7a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	dd16      	ble.n	8008fae <_strtod_l+0x736>
 8008f80:	4641      	mov	r1, r8
 8008f82:	9805      	ldr	r0, [sp, #20]
 8008f84:	461a      	mov	r2, r3
 8008f86:	f7ff f9a5 	bl	80082d4 <__pow5mult>
 8008f8a:	4680      	mov	r8, r0
 8008f8c:	2800      	cmp	r0, #0
 8008f8e:	d0ba      	beq.n	8008f06 <_strtod_l+0x68e>
 8008f90:	4601      	mov	r1, r0
 8008f92:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008f94:	9805      	ldr	r0, [sp, #20]
 8008f96:	f7ff f8f3 	bl	8008180 <__multiply>
 8008f9a:	900e      	str	r0, [sp, #56]	@ 0x38
 8008f9c:	2800      	cmp	r0, #0
 8008f9e:	f43f ae8a 	beq.w	8008cb6 <_strtod_l+0x43e>
 8008fa2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008fa4:	9805      	ldr	r0, [sp, #20]
 8008fa6:	f7fe ffd7 	bl	8007f58 <_Bfree>
 8008faa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008fac:	931a      	str	r3, [sp, #104]	@ 0x68
 8008fae:	2d00      	cmp	r5, #0
 8008fb0:	dc1d      	bgt.n	8008fee <_strtod_l+0x776>
 8008fb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	dd23      	ble.n	8009000 <_strtod_l+0x788>
 8008fb8:	4649      	mov	r1, r9
 8008fba:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008fbc:	9805      	ldr	r0, [sp, #20]
 8008fbe:	f7ff f989 	bl	80082d4 <__pow5mult>
 8008fc2:	4681      	mov	r9, r0
 8008fc4:	b9e0      	cbnz	r0, 8009000 <_strtod_l+0x788>
 8008fc6:	f04f 0900 	mov.w	r9, #0
 8008fca:	e674      	b.n	8008cb6 <_strtod_l+0x43e>
 8008fcc:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008fd0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008fd4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008fd8:	35e2      	adds	r5, #226	@ 0xe2
 8008fda:	fa01 f305 	lsl.w	r3, r1, r5
 8008fde:	9310      	str	r3, [sp, #64]	@ 0x40
 8008fe0:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008fe2:	e7ba      	b.n	8008f5a <_strtod_l+0x6e2>
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	9310      	str	r3, [sp, #64]	@ 0x40
 8008fe8:	2301      	movs	r3, #1
 8008fea:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008fec:	e7b5      	b.n	8008f5a <_strtod_l+0x6e2>
 8008fee:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008ff0:	9805      	ldr	r0, [sp, #20]
 8008ff2:	462a      	mov	r2, r5
 8008ff4:	f7ff f9c8 	bl	8008388 <__lshift>
 8008ff8:	901a      	str	r0, [sp, #104]	@ 0x68
 8008ffa:	2800      	cmp	r0, #0
 8008ffc:	d1d9      	bne.n	8008fb2 <_strtod_l+0x73a>
 8008ffe:	e65a      	b.n	8008cb6 <_strtod_l+0x43e>
 8009000:	2e00      	cmp	r6, #0
 8009002:	dd07      	ble.n	8009014 <_strtod_l+0x79c>
 8009004:	4649      	mov	r1, r9
 8009006:	9805      	ldr	r0, [sp, #20]
 8009008:	4632      	mov	r2, r6
 800900a:	f7ff f9bd 	bl	8008388 <__lshift>
 800900e:	4681      	mov	r9, r0
 8009010:	2800      	cmp	r0, #0
 8009012:	d0d8      	beq.n	8008fc6 <_strtod_l+0x74e>
 8009014:	2f00      	cmp	r7, #0
 8009016:	dd08      	ble.n	800902a <_strtod_l+0x7b2>
 8009018:	4641      	mov	r1, r8
 800901a:	9805      	ldr	r0, [sp, #20]
 800901c:	463a      	mov	r2, r7
 800901e:	f7ff f9b3 	bl	8008388 <__lshift>
 8009022:	4680      	mov	r8, r0
 8009024:	2800      	cmp	r0, #0
 8009026:	f43f ae46 	beq.w	8008cb6 <_strtod_l+0x43e>
 800902a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800902c:	9805      	ldr	r0, [sp, #20]
 800902e:	464a      	mov	r2, r9
 8009030:	f7ff fa32 	bl	8008498 <__mdiff>
 8009034:	4604      	mov	r4, r0
 8009036:	2800      	cmp	r0, #0
 8009038:	f43f ae3d 	beq.w	8008cb6 <_strtod_l+0x43e>
 800903c:	68c3      	ldr	r3, [r0, #12]
 800903e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009040:	2300      	movs	r3, #0
 8009042:	60c3      	str	r3, [r0, #12]
 8009044:	4641      	mov	r1, r8
 8009046:	f7ff fa0b 	bl	8008460 <__mcmp>
 800904a:	2800      	cmp	r0, #0
 800904c:	da46      	bge.n	80090dc <_strtod_l+0x864>
 800904e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009050:	ea53 030a 	orrs.w	r3, r3, sl
 8009054:	d16c      	bne.n	8009130 <_strtod_l+0x8b8>
 8009056:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800905a:	2b00      	cmp	r3, #0
 800905c:	d168      	bne.n	8009130 <_strtod_l+0x8b8>
 800905e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009062:	0d1b      	lsrs	r3, r3, #20
 8009064:	051b      	lsls	r3, r3, #20
 8009066:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800906a:	d961      	bls.n	8009130 <_strtod_l+0x8b8>
 800906c:	6963      	ldr	r3, [r4, #20]
 800906e:	b913      	cbnz	r3, 8009076 <_strtod_l+0x7fe>
 8009070:	6923      	ldr	r3, [r4, #16]
 8009072:	2b01      	cmp	r3, #1
 8009074:	dd5c      	ble.n	8009130 <_strtod_l+0x8b8>
 8009076:	4621      	mov	r1, r4
 8009078:	2201      	movs	r2, #1
 800907a:	9805      	ldr	r0, [sp, #20]
 800907c:	f7ff f984 	bl	8008388 <__lshift>
 8009080:	4641      	mov	r1, r8
 8009082:	4604      	mov	r4, r0
 8009084:	f7ff f9ec 	bl	8008460 <__mcmp>
 8009088:	2800      	cmp	r0, #0
 800908a:	dd51      	ble.n	8009130 <_strtod_l+0x8b8>
 800908c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009090:	9a08      	ldr	r2, [sp, #32]
 8009092:	0d1b      	lsrs	r3, r3, #20
 8009094:	051b      	lsls	r3, r3, #20
 8009096:	2a00      	cmp	r2, #0
 8009098:	d06b      	beq.n	8009172 <_strtod_l+0x8fa>
 800909a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800909e:	d868      	bhi.n	8009172 <_strtod_l+0x8fa>
 80090a0:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80090a4:	f67f ae9d 	bls.w	8008de2 <_strtod_l+0x56a>
 80090a8:	4b0a      	ldr	r3, [pc, #40]	@ (80090d4 <_strtod_l+0x85c>)
 80090aa:	4650      	mov	r0, sl
 80090ac:	4659      	mov	r1, fp
 80090ae:	2200      	movs	r2, #0
 80090b0:	f7f7 faa2 	bl	80005f8 <__aeabi_dmul>
 80090b4:	4b08      	ldr	r3, [pc, #32]	@ (80090d8 <_strtod_l+0x860>)
 80090b6:	400b      	ands	r3, r1
 80090b8:	4682      	mov	sl, r0
 80090ba:	468b      	mov	fp, r1
 80090bc:	2b00      	cmp	r3, #0
 80090be:	f47f ae05 	bne.w	8008ccc <_strtod_l+0x454>
 80090c2:	9a05      	ldr	r2, [sp, #20]
 80090c4:	2322      	movs	r3, #34	@ 0x22
 80090c6:	6013      	str	r3, [r2, #0]
 80090c8:	e600      	b.n	8008ccc <_strtod_l+0x454>
 80090ca:	bf00      	nop
 80090cc:	0800b1c8 	.word	0x0800b1c8
 80090d0:	fffffc02 	.word	0xfffffc02
 80090d4:	39500000 	.word	0x39500000
 80090d8:	7ff00000 	.word	0x7ff00000
 80090dc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80090e0:	d165      	bne.n	80091ae <_strtod_l+0x936>
 80090e2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80090e4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80090e8:	b35a      	cbz	r2, 8009142 <_strtod_l+0x8ca>
 80090ea:	4a9f      	ldr	r2, [pc, #636]	@ (8009368 <_strtod_l+0xaf0>)
 80090ec:	4293      	cmp	r3, r2
 80090ee:	d12b      	bne.n	8009148 <_strtod_l+0x8d0>
 80090f0:	9b08      	ldr	r3, [sp, #32]
 80090f2:	4651      	mov	r1, sl
 80090f4:	b303      	cbz	r3, 8009138 <_strtod_l+0x8c0>
 80090f6:	4b9d      	ldr	r3, [pc, #628]	@ (800936c <_strtod_l+0xaf4>)
 80090f8:	465a      	mov	r2, fp
 80090fa:	4013      	ands	r3, r2
 80090fc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009100:	f04f 32ff 	mov.w	r2, #4294967295
 8009104:	d81b      	bhi.n	800913e <_strtod_l+0x8c6>
 8009106:	0d1b      	lsrs	r3, r3, #20
 8009108:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800910c:	fa02 f303 	lsl.w	r3, r2, r3
 8009110:	4299      	cmp	r1, r3
 8009112:	d119      	bne.n	8009148 <_strtod_l+0x8d0>
 8009114:	4b96      	ldr	r3, [pc, #600]	@ (8009370 <_strtod_l+0xaf8>)
 8009116:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009118:	429a      	cmp	r2, r3
 800911a:	d102      	bne.n	8009122 <_strtod_l+0x8aa>
 800911c:	3101      	adds	r1, #1
 800911e:	f43f adca 	beq.w	8008cb6 <_strtod_l+0x43e>
 8009122:	4b92      	ldr	r3, [pc, #584]	@ (800936c <_strtod_l+0xaf4>)
 8009124:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009126:	401a      	ands	r2, r3
 8009128:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800912c:	f04f 0a00 	mov.w	sl, #0
 8009130:	9b08      	ldr	r3, [sp, #32]
 8009132:	2b00      	cmp	r3, #0
 8009134:	d1b8      	bne.n	80090a8 <_strtod_l+0x830>
 8009136:	e5c9      	b.n	8008ccc <_strtod_l+0x454>
 8009138:	f04f 33ff 	mov.w	r3, #4294967295
 800913c:	e7e8      	b.n	8009110 <_strtod_l+0x898>
 800913e:	4613      	mov	r3, r2
 8009140:	e7e6      	b.n	8009110 <_strtod_l+0x898>
 8009142:	ea53 030a 	orrs.w	r3, r3, sl
 8009146:	d0a1      	beq.n	800908c <_strtod_l+0x814>
 8009148:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800914a:	b1db      	cbz	r3, 8009184 <_strtod_l+0x90c>
 800914c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800914e:	4213      	tst	r3, r2
 8009150:	d0ee      	beq.n	8009130 <_strtod_l+0x8b8>
 8009152:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009154:	9a08      	ldr	r2, [sp, #32]
 8009156:	4650      	mov	r0, sl
 8009158:	4659      	mov	r1, fp
 800915a:	b1bb      	cbz	r3, 800918c <_strtod_l+0x914>
 800915c:	f7ff fb6e 	bl	800883c <sulp>
 8009160:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009164:	ec53 2b10 	vmov	r2, r3, d0
 8009168:	f7f7 f890 	bl	800028c <__adddf3>
 800916c:	4682      	mov	sl, r0
 800916e:	468b      	mov	fp, r1
 8009170:	e7de      	b.n	8009130 <_strtod_l+0x8b8>
 8009172:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009176:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800917a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800917e:	f04f 3aff 	mov.w	sl, #4294967295
 8009182:	e7d5      	b.n	8009130 <_strtod_l+0x8b8>
 8009184:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009186:	ea13 0f0a 	tst.w	r3, sl
 800918a:	e7e1      	b.n	8009150 <_strtod_l+0x8d8>
 800918c:	f7ff fb56 	bl	800883c <sulp>
 8009190:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009194:	ec53 2b10 	vmov	r2, r3, d0
 8009198:	f7f7 f876 	bl	8000288 <__aeabi_dsub>
 800919c:	2200      	movs	r2, #0
 800919e:	2300      	movs	r3, #0
 80091a0:	4682      	mov	sl, r0
 80091a2:	468b      	mov	fp, r1
 80091a4:	f7f7 fc90 	bl	8000ac8 <__aeabi_dcmpeq>
 80091a8:	2800      	cmp	r0, #0
 80091aa:	d0c1      	beq.n	8009130 <_strtod_l+0x8b8>
 80091ac:	e619      	b.n	8008de2 <_strtod_l+0x56a>
 80091ae:	4641      	mov	r1, r8
 80091b0:	4620      	mov	r0, r4
 80091b2:	f7ff facd 	bl	8008750 <__ratio>
 80091b6:	ec57 6b10 	vmov	r6, r7, d0
 80091ba:	2200      	movs	r2, #0
 80091bc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80091c0:	4630      	mov	r0, r6
 80091c2:	4639      	mov	r1, r7
 80091c4:	f7f7 fc94 	bl	8000af0 <__aeabi_dcmple>
 80091c8:	2800      	cmp	r0, #0
 80091ca:	d06f      	beq.n	80092ac <_strtod_l+0xa34>
 80091cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d17a      	bne.n	80092c8 <_strtod_l+0xa50>
 80091d2:	f1ba 0f00 	cmp.w	sl, #0
 80091d6:	d158      	bne.n	800928a <_strtod_l+0xa12>
 80091d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80091da:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d15a      	bne.n	8009298 <_strtod_l+0xa20>
 80091e2:	4b64      	ldr	r3, [pc, #400]	@ (8009374 <_strtod_l+0xafc>)
 80091e4:	2200      	movs	r2, #0
 80091e6:	4630      	mov	r0, r6
 80091e8:	4639      	mov	r1, r7
 80091ea:	f7f7 fc77 	bl	8000adc <__aeabi_dcmplt>
 80091ee:	2800      	cmp	r0, #0
 80091f0:	d159      	bne.n	80092a6 <_strtod_l+0xa2e>
 80091f2:	4630      	mov	r0, r6
 80091f4:	4639      	mov	r1, r7
 80091f6:	4b60      	ldr	r3, [pc, #384]	@ (8009378 <_strtod_l+0xb00>)
 80091f8:	2200      	movs	r2, #0
 80091fa:	f7f7 f9fd 	bl	80005f8 <__aeabi_dmul>
 80091fe:	4606      	mov	r6, r0
 8009200:	460f      	mov	r7, r1
 8009202:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009206:	9606      	str	r6, [sp, #24]
 8009208:	9307      	str	r3, [sp, #28]
 800920a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800920e:	4d57      	ldr	r5, [pc, #348]	@ (800936c <_strtod_l+0xaf4>)
 8009210:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009214:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009216:	401d      	ands	r5, r3
 8009218:	4b58      	ldr	r3, [pc, #352]	@ (800937c <_strtod_l+0xb04>)
 800921a:	429d      	cmp	r5, r3
 800921c:	f040 80b2 	bne.w	8009384 <_strtod_l+0xb0c>
 8009220:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009222:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009226:	ec4b ab10 	vmov	d0, sl, fp
 800922a:	f7ff f9c9 	bl	80085c0 <__ulp>
 800922e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009232:	ec51 0b10 	vmov	r0, r1, d0
 8009236:	f7f7 f9df 	bl	80005f8 <__aeabi_dmul>
 800923a:	4652      	mov	r2, sl
 800923c:	465b      	mov	r3, fp
 800923e:	f7f7 f825 	bl	800028c <__adddf3>
 8009242:	460b      	mov	r3, r1
 8009244:	4949      	ldr	r1, [pc, #292]	@ (800936c <_strtod_l+0xaf4>)
 8009246:	4a4e      	ldr	r2, [pc, #312]	@ (8009380 <_strtod_l+0xb08>)
 8009248:	4019      	ands	r1, r3
 800924a:	4291      	cmp	r1, r2
 800924c:	4682      	mov	sl, r0
 800924e:	d942      	bls.n	80092d6 <_strtod_l+0xa5e>
 8009250:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009252:	4b47      	ldr	r3, [pc, #284]	@ (8009370 <_strtod_l+0xaf8>)
 8009254:	429a      	cmp	r2, r3
 8009256:	d103      	bne.n	8009260 <_strtod_l+0x9e8>
 8009258:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800925a:	3301      	adds	r3, #1
 800925c:	f43f ad2b 	beq.w	8008cb6 <_strtod_l+0x43e>
 8009260:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009370 <_strtod_l+0xaf8>
 8009264:	f04f 3aff 	mov.w	sl, #4294967295
 8009268:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800926a:	9805      	ldr	r0, [sp, #20]
 800926c:	f7fe fe74 	bl	8007f58 <_Bfree>
 8009270:	9805      	ldr	r0, [sp, #20]
 8009272:	4649      	mov	r1, r9
 8009274:	f7fe fe70 	bl	8007f58 <_Bfree>
 8009278:	9805      	ldr	r0, [sp, #20]
 800927a:	4641      	mov	r1, r8
 800927c:	f7fe fe6c 	bl	8007f58 <_Bfree>
 8009280:	9805      	ldr	r0, [sp, #20]
 8009282:	4621      	mov	r1, r4
 8009284:	f7fe fe68 	bl	8007f58 <_Bfree>
 8009288:	e618      	b.n	8008ebc <_strtod_l+0x644>
 800928a:	f1ba 0f01 	cmp.w	sl, #1
 800928e:	d103      	bne.n	8009298 <_strtod_l+0xa20>
 8009290:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009292:	2b00      	cmp	r3, #0
 8009294:	f43f ada5 	beq.w	8008de2 <_strtod_l+0x56a>
 8009298:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009348 <_strtod_l+0xad0>
 800929c:	4f35      	ldr	r7, [pc, #212]	@ (8009374 <_strtod_l+0xafc>)
 800929e:	ed8d 7b06 	vstr	d7, [sp, #24]
 80092a2:	2600      	movs	r6, #0
 80092a4:	e7b1      	b.n	800920a <_strtod_l+0x992>
 80092a6:	4f34      	ldr	r7, [pc, #208]	@ (8009378 <_strtod_l+0xb00>)
 80092a8:	2600      	movs	r6, #0
 80092aa:	e7aa      	b.n	8009202 <_strtod_l+0x98a>
 80092ac:	4b32      	ldr	r3, [pc, #200]	@ (8009378 <_strtod_l+0xb00>)
 80092ae:	4630      	mov	r0, r6
 80092b0:	4639      	mov	r1, r7
 80092b2:	2200      	movs	r2, #0
 80092b4:	f7f7 f9a0 	bl	80005f8 <__aeabi_dmul>
 80092b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80092ba:	4606      	mov	r6, r0
 80092bc:	460f      	mov	r7, r1
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d09f      	beq.n	8009202 <_strtod_l+0x98a>
 80092c2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80092c6:	e7a0      	b.n	800920a <_strtod_l+0x992>
 80092c8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009350 <_strtod_l+0xad8>
 80092cc:	ed8d 7b06 	vstr	d7, [sp, #24]
 80092d0:	ec57 6b17 	vmov	r6, r7, d7
 80092d4:	e799      	b.n	800920a <_strtod_l+0x992>
 80092d6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80092da:	9b08      	ldr	r3, [sp, #32]
 80092dc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d1c1      	bne.n	8009268 <_strtod_l+0x9f0>
 80092e4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80092e8:	0d1b      	lsrs	r3, r3, #20
 80092ea:	051b      	lsls	r3, r3, #20
 80092ec:	429d      	cmp	r5, r3
 80092ee:	d1bb      	bne.n	8009268 <_strtod_l+0x9f0>
 80092f0:	4630      	mov	r0, r6
 80092f2:	4639      	mov	r1, r7
 80092f4:	f7f7 fce0 	bl	8000cb8 <__aeabi_d2lz>
 80092f8:	f7f7 f950 	bl	800059c <__aeabi_l2d>
 80092fc:	4602      	mov	r2, r0
 80092fe:	460b      	mov	r3, r1
 8009300:	4630      	mov	r0, r6
 8009302:	4639      	mov	r1, r7
 8009304:	f7f6 ffc0 	bl	8000288 <__aeabi_dsub>
 8009308:	460b      	mov	r3, r1
 800930a:	4602      	mov	r2, r0
 800930c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009310:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009314:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009316:	ea46 060a 	orr.w	r6, r6, sl
 800931a:	431e      	orrs	r6, r3
 800931c:	d06f      	beq.n	80093fe <_strtod_l+0xb86>
 800931e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009358 <_strtod_l+0xae0>)
 8009320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009324:	f7f7 fbda 	bl	8000adc <__aeabi_dcmplt>
 8009328:	2800      	cmp	r0, #0
 800932a:	f47f accf 	bne.w	8008ccc <_strtod_l+0x454>
 800932e:	a30c      	add	r3, pc, #48	@ (adr r3, 8009360 <_strtod_l+0xae8>)
 8009330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009334:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009338:	f7f7 fbee 	bl	8000b18 <__aeabi_dcmpgt>
 800933c:	2800      	cmp	r0, #0
 800933e:	d093      	beq.n	8009268 <_strtod_l+0x9f0>
 8009340:	e4c4      	b.n	8008ccc <_strtod_l+0x454>
 8009342:	bf00      	nop
 8009344:	f3af 8000 	nop.w
 8009348:	00000000 	.word	0x00000000
 800934c:	bff00000 	.word	0xbff00000
 8009350:	00000000 	.word	0x00000000
 8009354:	3ff00000 	.word	0x3ff00000
 8009358:	94a03595 	.word	0x94a03595
 800935c:	3fdfffff 	.word	0x3fdfffff
 8009360:	35afe535 	.word	0x35afe535
 8009364:	3fe00000 	.word	0x3fe00000
 8009368:	000fffff 	.word	0x000fffff
 800936c:	7ff00000 	.word	0x7ff00000
 8009370:	7fefffff 	.word	0x7fefffff
 8009374:	3ff00000 	.word	0x3ff00000
 8009378:	3fe00000 	.word	0x3fe00000
 800937c:	7fe00000 	.word	0x7fe00000
 8009380:	7c9fffff 	.word	0x7c9fffff
 8009384:	9b08      	ldr	r3, [sp, #32]
 8009386:	b323      	cbz	r3, 80093d2 <_strtod_l+0xb5a>
 8009388:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800938c:	d821      	bhi.n	80093d2 <_strtod_l+0xb5a>
 800938e:	a328      	add	r3, pc, #160	@ (adr r3, 8009430 <_strtod_l+0xbb8>)
 8009390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009394:	4630      	mov	r0, r6
 8009396:	4639      	mov	r1, r7
 8009398:	f7f7 fbaa 	bl	8000af0 <__aeabi_dcmple>
 800939c:	b1a0      	cbz	r0, 80093c8 <_strtod_l+0xb50>
 800939e:	4639      	mov	r1, r7
 80093a0:	4630      	mov	r0, r6
 80093a2:	f7f7 fc01 	bl	8000ba8 <__aeabi_d2uiz>
 80093a6:	2801      	cmp	r0, #1
 80093a8:	bf38      	it	cc
 80093aa:	2001      	movcc	r0, #1
 80093ac:	f7f7 f8aa 	bl	8000504 <__aeabi_ui2d>
 80093b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80093b2:	4606      	mov	r6, r0
 80093b4:	460f      	mov	r7, r1
 80093b6:	b9fb      	cbnz	r3, 80093f8 <_strtod_l+0xb80>
 80093b8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80093bc:	9014      	str	r0, [sp, #80]	@ 0x50
 80093be:	9315      	str	r3, [sp, #84]	@ 0x54
 80093c0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80093c4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80093c8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80093ca:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80093ce:	1b5b      	subs	r3, r3, r5
 80093d0:	9311      	str	r3, [sp, #68]	@ 0x44
 80093d2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80093d6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80093da:	f7ff f8f1 	bl	80085c0 <__ulp>
 80093de:	4650      	mov	r0, sl
 80093e0:	ec53 2b10 	vmov	r2, r3, d0
 80093e4:	4659      	mov	r1, fp
 80093e6:	f7f7 f907 	bl	80005f8 <__aeabi_dmul>
 80093ea:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80093ee:	f7f6 ff4d 	bl	800028c <__adddf3>
 80093f2:	4682      	mov	sl, r0
 80093f4:	468b      	mov	fp, r1
 80093f6:	e770      	b.n	80092da <_strtod_l+0xa62>
 80093f8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80093fc:	e7e0      	b.n	80093c0 <_strtod_l+0xb48>
 80093fe:	a30e      	add	r3, pc, #56	@ (adr r3, 8009438 <_strtod_l+0xbc0>)
 8009400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009404:	f7f7 fb6a 	bl	8000adc <__aeabi_dcmplt>
 8009408:	e798      	b.n	800933c <_strtod_l+0xac4>
 800940a:	2300      	movs	r3, #0
 800940c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800940e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009410:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009412:	6013      	str	r3, [r2, #0]
 8009414:	f7ff ba6d 	b.w	80088f2 <_strtod_l+0x7a>
 8009418:	2a65      	cmp	r2, #101	@ 0x65
 800941a:	f43f ab66 	beq.w	8008aea <_strtod_l+0x272>
 800941e:	2a45      	cmp	r2, #69	@ 0x45
 8009420:	f43f ab63 	beq.w	8008aea <_strtod_l+0x272>
 8009424:	2301      	movs	r3, #1
 8009426:	f7ff bb9e 	b.w	8008b66 <_strtod_l+0x2ee>
 800942a:	bf00      	nop
 800942c:	f3af 8000 	nop.w
 8009430:	ffc00000 	.word	0xffc00000
 8009434:	41dfffff 	.word	0x41dfffff
 8009438:	94a03595 	.word	0x94a03595
 800943c:	3fcfffff 	.word	0x3fcfffff

08009440 <_strtod_r>:
 8009440:	4b01      	ldr	r3, [pc, #4]	@ (8009448 <_strtod_r+0x8>)
 8009442:	f7ff ba19 	b.w	8008878 <_strtod_l>
 8009446:	bf00      	nop
 8009448:	200000e0 	.word	0x200000e0

0800944c <_strtol_l.constprop.0>:
 800944c:	2b24      	cmp	r3, #36	@ 0x24
 800944e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009452:	4686      	mov	lr, r0
 8009454:	4690      	mov	r8, r2
 8009456:	d801      	bhi.n	800945c <_strtol_l.constprop.0+0x10>
 8009458:	2b01      	cmp	r3, #1
 800945a:	d106      	bne.n	800946a <_strtol_l.constprop.0+0x1e>
 800945c:	f7fd fdba 	bl	8006fd4 <__errno>
 8009460:	2316      	movs	r3, #22
 8009462:	6003      	str	r3, [r0, #0]
 8009464:	2000      	movs	r0, #0
 8009466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800946a:	4834      	ldr	r0, [pc, #208]	@ (800953c <_strtol_l.constprop.0+0xf0>)
 800946c:	460d      	mov	r5, r1
 800946e:	462a      	mov	r2, r5
 8009470:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009474:	5d06      	ldrb	r6, [r0, r4]
 8009476:	f016 0608 	ands.w	r6, r6, #8
 800947a:	d1f8      	bne.n	800946e <_strtol_l.constprop.0+0x22>
 800947c:	2c2d      	cmp	r4, #45	@ 0x2d
 800947e:	d12d      	bne.n	80094dc <_strtol_l.constprop.0+0x90>
 8009480:	782c      	ldrb	r4, [r5, #0]
 8009482:	2601      	movs	r6, #1
 8009484:	1c95      	adds	r5, r2, #2
 8009486:	f033 0210 	bics.w	r2, r3, #16
 800948a:	d109      	bne.n	80094a0 <_strtol_l.constprop.0+0x54>
 800948c:	2c30      	cmp	r4, #48	@ 0x30
 800948e:	d12a      	bne.n	80094e6 <_strtol_l.constprop.0+0x9a>
 8009490:	782a      	ldrb	r2, [r5, #0]
 8009492:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009496:	2a58      	cmp	r2, #88	@ 0x58
 8009498:	d125      	bne.n	80094e6 <_strtol_l.constprop.0+0x9a>
 800949a:	786c      	ldrb	r4, [r5, #1]
 800949c:	2310      	movs	r3, #16
 800949e:	3502      	adds	r5, #2
 80094a0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80094a4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80094a8:	2200      	movs	r2, #0
 80094aa:	fbbc f9f3 	udiv	r9, ip, r3
 80094ae:	4610      	mov	r0, r2
 80094b0:	fb03 ca19 	mls	sl, r3, r9, ip
 80094b4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80094b8:	2f09      	cmp	r7, #9
 80094ba:	d81b      	bhi.n	80094f4 <_strtol_l.constprop.0+0xa8>
 80094bc:	463c      	mov	r4, r7
 80094be:	42a3      	cmp	r3, r4
 80094c0:	dd27      	ble.n	8009512 <_strtol_l.constprop.0+0xc6>
 80094c2:	1c57      	adds	r7, r2, #1
 80094c4:	d007      	beq.n	80094d6 <_strtol_l.constprop.0+0x8a>
 80094c6:	4581      	cmp	r9, r0
 80094c8:	d320      	bcc.n	800950c <_strtol_l.constprop.0+0xc0>
 80094ca:	d101      	bne.n	80094d0 <_strtol_l.constprop.0+0x84>
 80094cc:	45a2      	cmp	sl, r4
 80094ce:	db1d      	blt.n	800950c <_strtol_l.constprop.0+0xc0>
 80094d0:	fb00 4003 	mla	r0, r0, r3, r4
 80094d4:	2201      	movs	r2, #1
 80094d6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80094da:	e7eb      	b.n	80094b4 <_strtol_l.constprop.0+0x68>
 80094dc:	2c2b      	cmp	r4, #43	@ 0x2b
 80094de:	bf04      	itt	eq
 80094e0:	782c      	ldrbeq	r4, [r5, #0]
 80094e2:	1c95      	addeq	r5, r2, #2
 80094e4:	e7cf      	b.n	8009486 <_strtol_l.constprop.0+0x3a>
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d1da      	bne.n	80094a0 <_strtol_l.constprop.0+0x54>
 80094ea:	2c30      	cmp	r4, #48	@ 0x30
 80094ec:	bf0c      	ite	eq
 80094ee:	2308      	moveq	r3, #8
 80094f0:	230a      	movne	r3, #10
 80094f2:	e7d5      	b.n	80094a0 <_strtol_l.constprop.0+0x54>
 80094f4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80094f8:	2f19      	cmp	r7, #25
 80094fa:	d801      	bhi.n	8009500 <_strtol_l.constprop.0+0xb4>
 80094fc:	3c37      	subs	r4, #55	@ 0x37
 80094fe:	e7de      	b.n	80094be <_strtol_l.constprop.0+0x72>
 8009500:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009504:	2f19      	cmp	r7, #25
 8009506:	d804      	bhi.n	8009512 <_strtol_l.constprop.0+0xc6>
 8009508:	3c57      	subs	r4, #87	@ 0x57
 800950a:	e7d8      	b.n	80094be <_strtol_l.constprop.0+0x72>
 800950c:	f04f 32ff 	mov.w	r2, #4294967295
 8009510:	e7e1      	b.n	80094d6 <_strtol_l.constprop.0+0x8a>
 8009512:	1c53      	adds	r3, r2, #1
 8009514:	d108      	bne.n	8009528 <_strtol_l.constprop.0+0xdc>
 8009516:	2322      	movs	r3, #34	@ 0x22
 8009518:	f8ce 3000 	str.w	r3, [lr]
 800951c:	4660      	mov	r0, ip
 800951e:	f1b8 0f00 	cmp.w	r8, #0
 8009522:	d0a0      	beq.n	8009466 <_strtol_l.constprop.0+0x1a>
 8009524:	1e69      	subs	r1, r5, #1
 8009526:	e006      	b.n	8009536 <_strtol_l.constprop.0+0xea>
 8009528:	b106      	cbz	r6, 800952c <_strtol_l.constprop.0+0xe0>
 800952a:	4240      	negs	r0, r0
 800952c:	f1b8 0f00 	cmp.w	r8, #0
 8009530:	d099      	beq.n	8009466 <_strtol_l.constprop.0+0x1a>
 8009532:	2a00      	cmp	r2, #0
 8009534:	d1f6      	bne.n	8009524 <_strtol_l.constprop.0+0xd8>
 8009536:	f8c8 1000 	str.w	r1, [r8]
 800953a:	e794      	b.n	8009466 <_strtol_l.constprop.0+0x1a>
 800953c:	0800b1f1 	.word	0x0800b1f1

08009540 <_strtol_r>:
 8009540:	f7ff bf84 	b.w	800944c <_strtol_l.constprop.0>

08009544 <__ssputs_r>:
 8009544:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009548:	688e      	ldr	r6, [r1, #8]
 800954a:	461f      	mov	r7, r3
 800954c:	42be      	cmp	r6, r7
 800954e:	680b      	ldr	r3, [r1, #0]
 8009550:	4682      	mov	sl, r0
 8009552:	460c      	mov	r4, r1
 8009554:	4690      	mov	r8, r2
 8009556:	d82d      	bhi.n	80095b4 <__ssputs_r+0x70>
 8009558:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800955c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009560:	d026      	beq.n	80095b0 <__ssputs_r+0x6c>
 8009562:	6965      	ldr	r5, [r4, #20]
 8009564:	6909      	ldr	r1, [r1, #16]
 8009566:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800956a:	eba3 0901 	sub.w	r9, r3, r1
 800956e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009572:	1c7b      	adds	r3, r7, #1
 8009574:	444b      	add	r3, r9
 8009576:	106d      	asrs	r5, r5, #1
 8009578:	429d      	cmp	r5, r3
 800957a:	bf38      	it	cc
 800957c:	461d      	movcc	r5, r3
 800957e:	0553      	lsls	r3, r2, #21
 8009580:	d527      	bpl.n	80095d2 <__ssputs_r+0x8e>
 8009582:	4629      	mov	r1, r5
 8009584:	f7fe fc1c 	bl	8007dc0 <_malloc_r>
 8009588:	4606      	mov	r6, r0
 800958a:	b360      	cbz	r0, 80095e6 <__ssputs_r+0xa2>
 800958c:	6921      	ldr	r1, [r4, #16]
 800958e:	464a      	mov	r2, r9
 8009590:	f000 ff5a 	bl	800a448 <memcpy>
 8009594:	89a3      	ldrh	r3, [r4, #12]
 8009596:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800959a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800959e:	81a3      	strh	r3, [r4, #12]
 80095a0:	6126      	str	r6, [r4, #16]
 80095a2:	6165      	str	r5, [r4, #20]
 80095a4:	444e      	add	r6, r9
 80095a6:	eba5 0509 	sub.w	r5, r5, r9
 80095aa:	6026      	str	r6, [r4, #0]
 80095ac:	60a5      	str	r5, [r4, #8]
 80095ae:	463e      	mov	r6, r7
 80095b0:	42be      	cmp	r6, r7
 80095b2:	d900      	bls.n	80095b6 <__ssputs_r+0x72>
 80095b4:	463e      	mov	r6, r7
 80095b6:	6820      	ldr	r0, [r4, #0]
 80095b8:	4632      	mov	r2, r6
 80095ba:	4641      	mov	r1, r8
 80095bc:	f000 fef7 	bl	800a3ae <memmove>
 80095c0:	68a3      	ldr	r3, [r4, #8]
 80095c2:	1b9b      	subs	r3, r3, r6
 80095c4:	60a3      	str	r3, [r4, #8]
 80095c6:	6823      	ldr	r3, [r4, #0]
 80095c8:	4433      	add	r3, r6
 80095ca:	6023      	str	r3, [r4, #0]
 80095cc:	2000      	movs	r0, #0
 80095ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095d2:	462a      	mov	r2, r5
 80095d4:	f001 facd 	bl	800ab72 <_realloc_r>
 80095d8:	4606      	mov	r6, r0
 80095da:	2800      	cmp	r0, #0
 80095dc:	d1e0      	bne.n	80095a0 <__ssputs_r+0x5c>
 80095de:	6921      	ldr	r1, [r4, #16]
 80095e0:	4650      	mov	r0, sl
 80095e2:	f7fe fb79 	bl	8007cd8 <_free_r>
 80095e6:	230c      	movs	r3, #12
 80095e8:	f8ca 3000 	str.w	r3, [sl]
 80095ec:	89a3      	ldrh	r3, [r4, #12]
 80095ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80095f2:	81a3      	strh	r3, [r4, #12]
 80095f4:	f04f 30ff 	mov.w	r0, #4294967295
 80095f8:	e7e9      	b.n	80095ce <__ssputs_r+0x8a>
	...

080095fc <_svfiprintf_r>:
 80095fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009600:	4698      	mov	r8, r3
 8009602:	898b      	ldrh	r3, [r1, #12]
 8009604:	061b      	lsls	r3, r3, #24
 8009606:	b09d      	sub	sp, #116	@ 0x74
 8009608:	4607      	mov	r7, r0
 800960a:	460d      	mov	r5, r1
 800960c:	4614      	mov	r4, r2
 800960e:	d510      	bpl.n	8009632 <_svfiprintf_r+0x36>
 8009610:	690b      	ldr	r3, [r1, #16]
 8009612:	b973      	cbnz	r3, 8009632 <_svfiprintf_r+0x36>
 8009614:	2140      	movs	r1, #64	@ 0x40
 8009616:	f7fe fbd3 	bl	8007dc0 <_malloc_r>
 800961a:	6028      	str	r0, [r5, #0]
 800961c:	6128      	str	r0, [r5, #16]
 800961e:	b930      	cbnz	r0, 800962e <_svfiprintf_r+0x32>
 8009620:	230c      	movs	r3, #12
 8009622:	603b      	str	r3, [r7, #0]
 8009624:	f04f 30ff 	mov.w	r0, #4294967295
 8009628:	b01d      	add	sp, #116	@ 0x74
 800962a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800962e:	2340      	movs	r3, #64	@ 0x40
 8009630:	616b      	str	r3, [r5, #20]
 8009632:	2300      	movs	r3, #0
 8009634:	9309      	str	r3, [sp, #36]	@ 0x24
 8009636:	2320      	movs	r3, #32
 8009638:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800963c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009640:	2330      	movs	r3, #48	@ 0x30
 8009642:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80097e0 <_svfiprintf_r+0x1e4>
 8009646:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800964a:	f04f 0901 	mov.w	r9, #1
 800964e:	4623      	mov	r3, r4
 8009650:	469a      	mov	sl, r3
 8009652:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009656:	b10a      	cbz	r2, 800965c <_svfiprintf_r+0x60>
 8009658:	2a25      	cmp	r2, #37	@ 0x25
 800965a:	d1f9      	bne.n	8009650 <_svfiprintf_r+0x54>
 800965c:	ebba 0b04 	subs.w	fp, sl, r4
 8009660:	d00b      	beq.n	800967a <_svfiprintf_r+0x7e>
 8009662:	465b      	mov	r3, fp
 8009664:	4622      	mov	r2, r4
 8009666:	4629      	mov	r1, r5
 8009668:	4638      	mov	r0, r7
 800966a:	f7ff ff6b 	bl	8009544 <__ssputs_r>
 800966e:	3001      	adds	r0, #1
 8009670:	f000 80a7 	beq.w	80097c2 <_svfiprintf_r+0x1c6>
 8009674:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009676:	445a      	add	r2, fp
 8009678:	9209      	str	r2, [sp, #36]	@ 0x24
 800967a:	f89a 3000 	ldrb.w	r3, [sl]
 800967e:	2b00      	cmp	r3, #0
 8009680:	f000 809f 	beq.w	80097c2 <_svfiprintf_r+0x1c6>
 8009684:	2300      	movs	r3, #0
 8009686:	f04f 32ff 	mov.w	r2, #4294967295
 800968a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800968e:	f10a 0a01 	add.w	sl, sl, #1
 8009692:	9304      	str	r3, [sp, #16]
 8009694:	9307      	str	r3, [sp, #28]
 8009696:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800969a:	931a      	str	r3, [sp, #104]	@ 0x68
 800969c:	4654      	mov	r4, sl
 800969e:	2205      	movs	r2, #5
 80096a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096a4:	484e      	ldr	r0, [pc, #312]	@ (80097e0 <_svfiprintf_r+0x1e4>)
 80096a6:	f7f6 fd93 	bl	80001d0 <memchr>
 80096aa:	9a04      	ldr	r2, [sp, #16]
 80096ac:	b9d8      	cbnz	r0, 80096e6 <_svfiprintf_r+0xea>
 80096ae:	06d0      	lsls	r0, r2, #27
 80096b0:	bf44      	itt	mi
 80096b2:	2320      	movmi	r3, #32
 80096b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80096b8:	0711      	lsls	r1, r2, #28
 80096ba:	bf44      	itt	mi
 80096bc:	232b      	movmi	r3, #43	@ 0x2b
 80096be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80096c2:	f89a 3000 	ldrb.w	r3, [sl]
 80096c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80096c8:	d015      	beq.n	80096f6 <_svfiprintf_r+0xfa>
 80096ca:	9a07      	ldr	r2, [sp, #28]
 80096cc:	4654      	mov	r4, sl
 80096ce:	2000      	movs	r0, #0
 80096d0:	f04f 0c0a 	mov.w	ip, #10
 80096d4:	4621      	mov	r1, r4
 80096d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80096da:	3b30      	subs	r3, #48	@ 0x30
 80096dc:	2b09      	cmp	r3, #9
 80096de:	d94b      	bls.n	8009778 <_svfiprintf_r+0x17c>
 80096e0:	b1b0      	cbz	r0, 8009710 <_svfiprintf_r+0x114>
 80096e2:	9207      	str	r2, [sp, #28]
 80096e4:	e014      	b.n	8009710 <_svfiprintf_r+0x114>
 80096e6:	eba0 0308 	sub.w	r3, r0, r8
 80096ea:	fa09 f303 	lsl.w	r3, r9, r3
 80096ee:	4313      	orrs	r3, r2
 80096f0:	9304      	str	r3, [sp, #16]
 80096f2:	46a2      	mov	sl, r4
 80096f4:	e7d2      	b.n	800969c <_svfiprintf_r+0xa0>
 80096f6:	9b03      	ldr	r3, [sp, #12]
 80096f8:	1d19      	adds	r1, r3, #4
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	9103      	str	r1, [sp, #12]
 80096fe:	2b00      	cmp	r3, #0
 8009700:	bfbb      	ittet	lt
 8009702:	425b      	neglt	r3, r3
 8009704:	f042 0202 	orrlt.w	r2, r2, #2
 8009708:	9307      	strge	r3, [sp, #28]
 800970a:	9307      	strlt	r3, [sp, #28]
 800970c:	bfb8      	it	lt
 800970e:	9204      	strlt	r2, [sp, #16]
 8009710:	7823      	ldrb	r3, [r4, #0]
 8009712:	2b2e      	cmp	r3, #46	@ 0x2e
 8009714:	d10a      	bne.n	800972c <_svfiprintf_r+0x130>
 8009716:	7863      	ldrb	r3, [r4, #1]
 8009718:	2b2a      	cmp	r3, #42	@ 0x2a
 800971a:	d132      	bne.n	8009782 <_svfiprintf_r+0x186>
 800971c:	9b03      	ldr	r3, [sp, #12]
 800971e:	1d1a      	adds	r2, r3, #4
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	9203      	str	r2, [sp, #12]
 8009724:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009728:	3402      	adds	r4, #2
 800972a:	9305      	str	r3, [sp, #20]
 800972c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80097f0 <_svfiprintf_r+0x1f4>
 8009730:	7821      	ldrb	r1, [r4, #0]
 8009732:	2203      	movs	r2, #3
 8009734:	4650      	mov	r0, sl
 8009736:	f7f6 fd4b 	bl	80001d0 <memchr>
 800973a:	b138      	cbz	r0, 800974c <_svfiprintf_r+0x150>
 800973c:	9b04      	ldr	r3, [sp, #16]
 800973e:	eba0 000a 	sub.w	r0, r0, sl
 8009742:	2240      	movs	r2, #64	@ 0x40
 8009744:	4082      	lsls	r2, r0
 8009746:	4313      	orrs	r3, r2
 8009748:	3401      	adds	r4, #1
 800974a:	9304      	str	r3, [sp, #16]
 800974c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009750:	4824      	ldr	r0, [pc, #144]	@ (80097e4 <_svfiprintf_r+0x1e8>)
 8009752:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009756:	2206      	movs	r2, #6
 8009758:	f7f6 fd3a 	bl	80001d0 <memchr>
 800975c:	2800      	cmp	r0, #0
 800975e:	d036      	beq.n	80097ce <_svfiprintf_r+0x1d2>
 8009760:	4b21      	ldr	r3, [pc, #132]	@ (80097e8 <_svfiprintf_r+0x1ec>)
 8009762:	bb1b      	cbnz	r3, 80097ac <_svfiprintf_r+0x1b0>
 8009764:	9b03      	ldr	r3, [sp, #12]
 8009766:	3307      	adds	r3, #7
 8009768:	f023 0307 	bic.w	r3, r3, #7
 800976c:	3308      	adds	r3, #8
 800976e:	9303      	str	r3, [sp, #12]
 8009770:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009772:	4433      	add	r3, r6
 8009774:	9309      	str	r3, [sp, #36]	@ 0x24
 8009776:	e76a      	b.n	800964e <_svfiprintf_r+0x52>
 8009778:	fb0c 3202 	mla	r2, ip, r2, r3
 800977c:	460c      	mov	r4, r1
 800977e:	2001      	movs	r0, #1
 8009780:	e7a8      	b.n	80096d4 <_svfiprintf_r+0xd8>
 8009782:	2300      	movs	r3, #0
 8009784:	3401      	adds	r4, #1
 8009786:	9305      	str	r3, [sp, #20]
 8009788:	4619      	mov	r1, r3
 800978a:	f04f 0c0a 	mov.w	ip, #10
 800978e:	4620      	mov	r0, r4
 8009790:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009794:	3a30      	subs	r2, #48	@ 0x30
 8009796:	2a09      	cmp	r2, #9
 8009798:	d903      	bls.n	80097a2 <_svfiprintf_r+0x1a6>
 800979a:	2b00      	cmp	r3, #0
 800979c:	d0c6      	beq.n	800972c <_svfiprintf_r+0x130>
 800979e:	9105      	str	r1, [sp, #20]
 80097a0:	e7c4      	b.n	800972c <_svfiprintf_r+0x130>
 80097a2:	fb0c 2101 	mla	r1, ip, r1, r2
 80097a6:	4604      	mov	r4, r0
 80097a8:	2301      	movs	r3, #1
 80097aa:	e7f0      	b.n	800978e <_svfiprintf_r+0x192>
 80097ac:	ab03      	add	r3, sp, #12
 80097ae:	9300      	str	r3, [sp, #0]
 80097b0:	462a      	mov	r2, r5
 80097b2:	4b0e      	ldr	r3, [pc, #56]	@ (80097ec <_svfiprintf_r+0x1f0>)
 80097b4:	a904      	add	r1, sp, #16
 80097b6:	4638      	mov	r0, r7
 80097b8:	f7fc fb86 	bl	8005ec8 <_printf_float>
 80097bc:	1c42      	adds	r2, r0, #1
 80097be:	4606      	mov	r6, r0
 80097c0:	d1d6      	bne.n	8009770 <_svfiprintf_r+0x174>
 80097c2:	89ab      	ldrh	r3, [r5, #12]
 80097c4:	065b      	lsls	r3, r3, #25
 80097c6:	f53f af2d 	bmi.w	8009624 <_svfiprintf_r+0x28>
 80097ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80097cc:	e72c      	b.n	8009628 <_svfiprintf_r+0x2c>
 80097ce:	ab03      	add	r3, sp, #12
 80097d0:	9300      	str	r3, [sp, #0]
 80097d2:	462a      	mov	r2, r5
 80097d4:	4b05      	ldr	r3, [pc, #20]	@ (80097ec <_svfiprintf_r+0x1f0>)
 80097d6:	a904      	add	r1, sp, #16
 80097d8:	4638      	mov	r0, r7
 80097da:	f7fc fe0d 	bl	80063f8 <_printf_i>
 80097de:	e7ed      	b.n	80097bc <_svfiprintf_r+0x1c0>
 80097e0:	0800b2f1 	.word	0x0800b2f1
 80097e4:	0800b2fb 	.word	0x0800b2fb
 80097e8:	08005ec9 	.word	0x08005ec9
 80097ec:	08009545 	.word	0x08009545
 80097f0:	0800b2f7 	.word	0x0800b2f7

080097f4 <_sungetc_r>:
 80097f4:	b538      	push	{r3, r4, r5, lr}
 80097f6:	1c4b      	adds	r3, r1, #1
 80097f8:	4614      	mov	r4, r2
 80097fa:	d103      	bne.n	8009804 <_sungetc_r+0x10>
 80097fc:	f04f 35ff 	mov.w	r5, #4294967295
 8009800:	4628      	mov	r0, r5
 8009802:	bd38      	pop	{r3, r4, r5, pc}
 8009804:	8993      	ldrh	r3, [r2, #12]
 8009806:	f023 0320 	bic.w	r3, r3, #32
 800980a:	8193      	strh	r3, [r2, #12]
 800980c:	6853      	ldr	r3, [r2, #4]
 800980e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009810:	b2cd      	uxtb	r5, r1
 8009812:	b18a      	cbz	r2, 8009838 <_sungetc_r+0x44>
 8009814:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8009816:	429a      	cmp	r2, r3
 8009818:	dd08      	ble.n	800982c <_sungetc_r+0x38>
 800981a:	6823      	ldr	r3, [r4, #0]
 800981c:	1e5a      	subs	r2, r3, #1
 800981e:	6022      	str	r2, [r4, #0]
 8009820:	f803 5c01 	strb.w	r5, [r3, #-1]
 8009824:	6863      	ldr	r3, [r4, #4]
 8009826:	3301      	adds	r3, #1
 8009828:	6063      	str	r3, [r4, #4]
 800982a:	e7e9      	b.n	8009800 <_sungetc_r+0xc>
 800982c:	4621      	mov	r1, r4
 800982e:	f000 fd84 	bl	800a33a <__submore>
 8009832:	2800      	cmp	r0, #0
 8009834:	d0f1      	beq.n	800981a <_sungetc_r+0x26>
 8009836:	e7e1      	b.n	80097fc <_sungetc_r+0x8>
 8009838:	6921      	ldr	r1, [r4, #16]
 800983a:	6822      	ldr	r2, [r4, #0]
 800983c:	b141      	cbz	r1, 8009850 <_sungetc_r+0x5c>
 800983e:	4291      	cmp	r1, r2
 8009840:	d206      	bcs.n	8009850 <_sungetc_r+0x5c>
 8009842:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 8009846:	42a9      	cmp	r1, r5
 8009848:	d102      	bne.n	8009850 <_sungetc_r+0x5c>
 800984a:	3a01      	subs	r2, #1
 800984c:	6022      	str	r2, [r4, #0]
 800984e:	e7ea      	b.n	8009826 <_sungetc_r+0x32>
 8009850:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 8009854:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009858:	6363      	str	r3, [r4, #52]	@ 0x34
 800985a:	2303      	movs	r3, #3
 800985c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800985e:	4623      	mov	r3, r4
 8009860:	f803 5f46 	strb.w	r5, [r3, #70]!
 8009864:	6023      	str	r3, [r4, #0]
 8009866:	2301      	movs	r3, #1
 8009868:	e7de      	b.n	8009828 <_sungetc_r+0x34>

0800986a <__ssrefill_r>:
 800986a:	b510      	push	{r4, lr}
 800986c:	460c      	mov	r4, r1
 800986e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8009870:	b169      	cbz	r1, 800988e <__ssrefill_r+0x24>
 8009872:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009876:	4299      	cmp	r1, r3
 8009878:	d001      	beq.n	800987e <__ssrefill_r+0x14>
 800987a:	f7fe fa2d 	bl	8007cd8 <_free_r>
 800987e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009880:	6063      	str	r3, [r4, #4]
 8009882:	2000      	movs	r0, #0
 8009884:	6360      	str	r0, [r4, #52]	@ 0x34
 8009886:	b113      	cbz	r3, 800988e <__ssrefill_r+0x24>
 8009888:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800988a:	6023      	str	r3, [r4, #0]
 800988c:	bd10      	pop	{r4, pc}
 800988e:	6923      	ldr	r3, [r4, #16]
 8009890:	6023      	str	r3, [r4, #0]
 8009892:	2300      	movs	r3, #0
 8009894:	6063      	str	r3, [r4, #4]
 8009896:	89a3      	ldrh	r3, [r4, #12]
 8009898:	f043 0320 	orr.w	r3, r3, #32
 800989c:	81a3      	strh	r3, [r4, #12]
 800989e:	f04f 30ff 	mov.w	r0, #4294967295
 80098a2:	e7f3      	b.n	800988c <__ssrefill_r+0x22>

080098a4 <__ssvfiscanf_r>:
 80098a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098a8:	460c      	mov	r4, r1
 80098aa:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 80098ae:	2100      	movs	r1, #0
 80098b0:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80098b4:	49a5      	ldr	r1, [pc, #660]	@ (8009b4c <__ssvfiscanf_r+0x2a8>)
 80098b6:	91a0      	str	r1, [sp, #640]	@ 0x280
 80098b8:	f10d 0804 	add.w	r8, sp, #4
 80098bc:	49a4      	ldr	r1, [pc, #656]	@ (8009b50 <__ssvfiscanf_r+0x2ac>)
 80098be:	4fa5      	ldr	r7, [pc, #660]	@ (8009b54 <__ssvfiscanf_r+0x2b0>)
 80098c0:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80098c4:	4606      	mov	r6, r0
 80098c6:	91a1      	str	r1, [sp, #644]	@ 0x284
 80098c8:	9300      	str	r3, [sp, #0]
 80098ca:	7813      	ldrb	r3, [r2, #0]
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	f000 8158 	beq.w	8009b82 <__ssvfiscanf_r+0x2de>
 80098d2:	5cf9      	ldrb	r1, [r7, r3]
 80098d4:	f011 0108 	ands.w	r1, r1, #8
 80098d8:	f102 0501 	add.w	r5, r2, #1
 80098dc:	d019      	beq.n	8009912 <__ssvfiscanf_r+0x6e>
 80098de:	6863      	ldr	r3, [r4, #4]
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	dd0f      	ble.n	8009904 <__ssvfiscanf_r+0x60>
 80098e4:	6823      	ldr	r3, [r4, #0]
 80098e6:	781a      	ldrb	r2, [r3, #0]
 80098e8:	5cba      	ldrb	r2, [r7, r2]
 80098ea:	0712      	lsls	r2, r2, #28
 80098ec:	d401      	bmi.n	80098f2 <__ssvfiscanf_r+0x4e>
 80098ee:	462a      	mov	r2, r5
 80098f0:	e7eb      	b.n	80098ca <__ssvfiscanf_r+0x26>
 80098f2:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80098f4:	3201      	adds	r2, #1
 80098f6:	9245      	str	r2, [sp, #276]	@ 0x114
 80098f8:	6862      	ldr	r2, [r4, #4]
 80098fa:	3301      	adds	r3, #1
 80098fc:	3a01      	subs	r2, #1
 80098fe:	6062      	str	r2, [r4, #4]
 8009900:	6023      	str	r3, [r4, #0]
 8009902:	e7ec      	b.n	80098de <__ssvfiscanf_r+0x3a>
 8009904:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8009906:	4621      	mov	r1, r4
 8009908:	4630      	mov	r0, r6
 800990a:	4798      	blx	r3
 800990c:	2800      	cmp	r0, #0
 800990e:	d0e9      	beq.n	80098e4 <__ssvfiscanf_r+0x40>
 8009910:	e7ed      	b.n	80098ee <__ssvfiscanf_r+0x4a>
 8009912:	2b25      	cmp	r3, #37	@ 0x25
 8009914:	d012      	beq.n	800993c <__ssvfiscanf_r+0x98>
 8009916:	4699      	mov	r9, r3
 8009918:	6863      	ldr	r3, [r4, #4]
 800991a:	2b00      	cmp	r3, #0
 800991c:	f340 8093 	ble.w	8009a46 <__ssvfiscanf_r+0x1a2>
 8009920:	6822      	ldr	r2, [r4, #0]
 8009922:	7813      	ldrb	r3, [r2, #0]
 8009924:	454b      	cmp	r3, r9
 8009926:	f040 812c 	bne.w	8009b82 <__ssvfiscanf_r+0x2de>
 800992a:	6863      	ldr	r3, [r4, #4]
 800992c:	3b01      	subs	r3, #1
 800992e:	6063      	str	r3, [r4, #4]
 8009930:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8009932:	3201      	adds	r2, #1
 8009934:	3301      	adds	r3, #1
 8009936:	6022      	str	r2, [r4, #0]
 8009938:	9345      	str	r3, [sp, #276]	@ 0x114
 800993a:	e7d8      	b.n	80098ee <__ssvfiscanf_r+0x4a>
 800993c:	9141      	str	r1, [sp, #260]	@ 0x104
 800993e:	9143      	str	r1, [sp, #268]	@ 0x10c
 8009940:	7853      	ldrb	r3, [r2, #1]
 8009942:	2b2a      	cmp	r3, #42	@ 0x2a
 8009944:	bf02      	ittt	eq
 8009946:	2310      	moveq	r3, #16
 8009948:	1c95      	addeq	r5, r2, #2
 800994a:	9341      	streq	r3, [sp, #260]	@ 0x104
 800994c:	220a      	movs	r2, #10
 800994e:	46a9      	mov	r9, r5
 8009950:	f819 1b01 	ldrb.w	r1, [r9], #1
 8009954:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8009958:	2b09      	cmp	r3, #9
 800995a:	d91e      	bls.n	800999a <__ssvfiscanf_r+0xf6>
 800995c:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 8009b58 <__ssvfiscanf_r+0x2b4>
 8009960:	2203      	movs	r2, #3
 8009962:	4650      	mov	r0, sl
 8009964:	f7f6 fc34 	bl	80001d0 <memchr>
 8009968:	b138      	cbz	r0, 800997a <__ssvfiscanf_r+0xd6>
 800996a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800996c:	eba0 000a 	sub.w	r0, r0, sl
 8009970:	2301      	movs	r3, #1
 8009972:	4083      	lsls	r3, r0
 8009974:	4313      	orrs	r3, r2
 8009976:	9341      	str	r3, [sp, #260]	@ 0x104
 8009978:	464d      	mov	r5, r9
 800997a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800997e:	2b78      	cmp	r3, #120	@ 0x78
 8009980:	d806      	bhi.n	8009990 <__ssvfiscanf_r+0xec>
 8009982:	2b57      	cmp	r3, #87	@ 0x57
 8009984:	d810      	bhi.n	80099a8 <__ssvfiscanf_r+0x104>
 8009986:	2b25      	cmp	r3, #37	@ 0x25
 8009988:	d0c5      	beq.n	8009916 <__ssvfiscanf_r+0x72>
 800998a:	d857      	bhi.n	8009a3c <__ssvfiscanf_r+0x198>
 800998c:	2b00      	cmp	r3, #0
 800998e:	d065      	beq.n	8009a5c <__ssvfiscanf_r+0x1b8>
 8009990:	2303      	movs	r3, #3
 8009992:	9347      	str	r3, [sp, #284]	@ 0x11c
 8009994:	230a      	movs	r3, #10
 8009996:	9342      	str	r3, [sp, #264]	@ 0x108
 8009998:	e078      	b.n	8009a8c <__ssvfiscanf_r+0x1e8>
 800999a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800999c:	fb02 1103 	mla	r1, r2, r3, r1
 80099a0:	3930      	subs	r1, #48	@ 0x30
 80099a2:	9143      	str	r1, [sp, #268]	@ 0x10c
 80099a4:	464d      	mov	r5, r9
 80099a6:	e7d2      	b.n	800994e <__ssvfiscanf_r+0xaa>
 80099a8:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 80099ac:	2a20      	cmp	r2, #32
 80099ae:	d8ef      	bhi.n	8009990 <__ssvfiscanf_r+0xec>
 80099b0:	a101      	add	r1, pc, #4	@ (adr r1, 80099b8 <__ssvfiscanf_r+0x114>)
 80099b2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80099b6:	bf00      	nop
 80099b8:	08009a6b 	.word	0x08009a6b
 80099bc:	08009991 	.word	0x08009991
 80099c0:	08009991 	.word	0x08009991
 80099c4:	08009ac5 	.word	0x08009ac5
 80099c8:	08009991 	.word	0x08009991
 80099cc:	08009991 	.word	0x08009991
 80099d0:	08009991 	.word	0x08009991
 80099d4:	08009991 	.word	0x08009991
 80099d8:	08009991 	.word	0x08009991
 80099dc:	08009991 	.word	0x08009991
 80099e0:	08009991 	.word	0x08009991
 80099e4:	08009adb 	.word	0x08009adb
 80099e8:	08009ac1 	.word	0x08009ac1
 80099ec:	08009a43 	.word	0x08009a43
 80099f0:	08009a43 	.word	0x08009a43
 80099f4:	08009a43 	.word	0x08009a43
 80099f8:	08009991 	.word	0x08009991
 80099fc:	08009a7d 	.word	0x08009a7d
 8009a00:	08009991 	.word	0x08009991
 8009a04:	08009991 	.word	0x08009991
 8009a08:	08009991 	.word	0x08009991
 8009a0c:	08009991 	.word	0x08009991
 8009a10:	08009aeb 	.word	0x08009aeb
 8009a14:	08009a85 	.word	0x08009a85
 8009a18:	08009a63 	.word	0x08009a63
 8009a1c:	08009991 	.word	0x08009991
 8009a20:	08009991 	.word	0x08009991
 8009a24:	08009ae7 	.word	0x08009ae7
 8009a28:	08009991 	.word	0x08009991
 8009a2c:	08009ac1 	.word	0x08009ac1
 8009a30:	08009991 	.word	0x08009991
 8009a34:	08009991 	.word	0x08009991
 8009a38:	08009a6b 	.word	0x08009a6b
 8009a3c:	3b45      	subs	r3, #69	@ 0x45
 8009a3e:	2b02      	cmp	r3, #2
 8009a40:	d8a6      	bhi.n	8009990 <__ssvfiscanf_r+0xec>
 8009a42:	2305      	movs	r3, #5
 8009a44:	e021      	b.n	8009a8a <__ssvfiscanf_r+0x1e6>
 8009a46:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8009a48:	4621      	mov	r1, r4
 8009a4a:	4630      	mov	r0, r6
 8009a4c:	4798      	blx	r3
 8009a4e:	2800      	cmp	r0, #0
 8009a50:	f43f af66 	beq.w	8009920 <__ssvfiscanf_r+0x7c>
 8009a54:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8009a56:	2800      	cmp	r0, #0
 8009a58:	f040 808b 	bne.w	8009b72 <__ssvfiscanf_r+0x2ce>
 8009a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a60:	e08b      	b.n	8009b7a <__ssvfiscanf_r+0x2d6>
 8009a62:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8009a64:	f042 0220 	orr.w	r2, r2, #32
 8009a68:	9241      	str	r2, [sp, #260]	@ 0x104
 8009a6a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8009a6c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009a70:	9241      	str	r2, [sp, #260]	@ 0x104
 8009a72:	2210      	movs	r2, #16
 8009a74:	2b6e      	cmp	r3, #110	@ 0x6e
 8009a76:	9242      	str	r2, [sp, #264]	@ 0x108
 8009a78:	d902      	bls.n	8009a80 <__ssvfiscanf_r+0x1dc>
 8009a7a:	e005      	b.n	8009a88 <__ssvfiscanf_r+0x1e4>
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	9342      	str	r3, [sp, #264]	@ 0x108
 8009a80:	2303      	movs	r3, #3
 8009a82:	e002      	b.n	8009a8a <__ssvfiscanf_r+0x1e6>
 8009a84:	2308      	movs	r3, #8
 8009a86:	9342      	str	r3, [sp, #264]	@ 0x108
 8009a88:	2304      	movs	r3, #4
 8009a8a:	9347      	str	r3, [sp, #284]	@ 0x11c
 8009a8c:	6863      	ldr	r3, [r4, #4]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	dd39      	ble.n	8009b06 <__ssvfiscanf_r+0x262>
 8009a92:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8009a94:	0659      	lsls	r1, r3, #25
 8009a96:	d404      	bmi.n	8009aa2 <__ssvfiscanf_r+0x1fe>
 8009a98:	6823      	ldr	r3, [r4, #0]
 8009a9a:	781a      	ldrb	r2, [r3, #0]
 8009a9c:	5cba      	ldrb	r2, [r7, r2]
 8009a9e:	0712      	lsls	r2, r2, #28
 8009aa0:	d438      	bmi.n	8009b14 <__ssvfiscanf_r+0x270>
 8009aa2:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8009aa4:	2b02      	cmp	r3, #2
 8009aa6:	dc47      	bgt.n	8009b38 <__ssvfiscanf_r+0x294>
 8009aa8:	466b      	mov	r3, sp
 8009aaa:	4622      	mov	r2, r4
 8009aac:	a941      	add	r1, sp, #260	@ 0x104
 8009aae:	4630      	mov	r0, r6
 8009ab0:	f000 f9ae 	bl	8009e10 <_scanf_chars>
 8009ab4:	2801      	cmp	r0, #1
 8009ab6:	d064      	beq.n	8009b82 <__ssvfiscanf_r+0x2de>
 8009ab8:	2802      	cmp	r0, #2
 8009aba:	f47f af18 	bne.w	80098ee <__ssvfiscanf_r+0x4a>
 8009abe:	e7c9      	b.n	8009a54 <__ssvfiscanf_r+0x1b0>
 8009ac0:	220a      	movs	r2, #10
 8009ac2:	e7d7      	b.n	8009a74 <__ssvfiscanf_r+0x1d0>
 8009ac4:	4629      	mov	r1, r5
 8009ac6:	4640      	mov	r0, r8
 8009ac8:	f000 fbfe 	bl	800a2c8 <__sccl>
 8009acc:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8009ace:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ad2:	9341      	str	r3, [sp, #260]	@ 0x104
 8009ad4:	4605      	mov	r5, r0
 8009ad6:	2301      	movs	r3, #1
 8009ad8:	e7d7      	b.n	8009a8a <__ssvfiscanf_r+0x1e6>
 8009ada:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8009adc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ae0:	9341      	str	r3, [sp, #260]	@ 0x104
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	e7d1      	b.n	8009a8a <__ssvfiscanf_r+0x1e6>
 8009ae6:	2302      	movs	r3, #2
 8009ae8:	e7cf      	b.n	8009a8a <__ssvfiscanf_r+0x1e6>
 8009aea:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8009aec:	06c3      	lsls	r3, r0, #27
 8009aee:	f53f aefe 	bmi.w	80098ee <__ssvfiscanf_r+0x4a>
 8009af2:	9b00      	ldr	r3, [sp, #0]
 8009af4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8009af6:	1d19      	adds	r1, r3, #4
 8009af8:	9100      	str	r1, [sp, #0]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	07c0      	lsls	r0, r0, #31
 8009afe:	bf4c      	ite	mi
 8009b00:	801a      	strhmi	r2, [r3, #0]
 8009b02:	601a      	strpl	r2, [r3, #0]
 8009b04:	e6f3      	b.n	80098ee <__ssvfiscanf_r+0x4a>
 8009b06:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8009b08:	4621      	mov	r1, r4
 8009b0a:	4630      	mov	r0, r6
 8009b0c:	4798      	blx	r3
 8009b0e:	2800      	cmp	r0, #0
 8009b10:	d0bf      	beq.n	8009a92 <__ssvfiscanf_r+0x1ee>
 8009b12:	e79f      	b.n	8009a54 <__ssvfiscanf_r+0x1b0>
 8009b14:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8009b16:	3201      	adds	r2, #1
 8009b18:	9245      	str	r2, [sp, #276]	@ 0x114
 8009b1a:	6862      	ldr	r2, [r4, #4]
 8009b1c:	3a01      	subs	r2, #1
 8009b1e:	2a00      	cmp	r2, #0
 8009b20:	6062      	str	r2, [r4, #4]
 8009b22:	dd02      	ble.n	8009b2a <__ssvfiscanf_r+0x286>
 8009b24:	3301      	adds	r3, #1
 8009b26:	6023      	str	r3, [r4, #0]
 8009b28:	e7b6      	b.n	8009a98 <__ssvfiscanf_r+0x1f4>
 8009b2a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8009b2c:	4621      	mov	r1, r4
 8009b2e:	4630      	mov	r0, r6
 8009b30:	4798      	blx	r3
 8009b32:	2800      	cmp	r0, #0
 8009b34:	d0b0      	beq.n	8009a98 <__ssvfiscanf_r+0x1f4>
 8009b36:	e78d      	b.n	8009a54 <__ssvfiscanf_r+0x1b0>
 8009b38:	2b04      	cmp	r3, #4
 8009b3a:	dc0f      	bgt.n	8009b5c <__ssvfiscanf_r+0x2b8>
 8009b3c:	466b      	mov	r3, sp
 8009b3e:	4622      	mov	r2, r4
 8009b40:	a941      	add	r1, sp, #260	@ 0x104
 8009b42:	4630      	mov	r0, r6
 8009b44:	f000 f9be 	bl	8009ec4 <_scanf_i>
 8009b48:	e7b4      	b.n	8009ab4 <__ssvfiscanf_r+0x210>
 8009b4a:	bf00      	nop
 8009b4c:	080097f5 	.word	0x080097f5
 8009b50:	0800986b 	.word	0x0800986b
 8009b54:	0800b1f1 	.word	0x0800b1f1
 8009b58:	0800b2f7 	.word	0x0800b2f7
 8009b5c:	4b0a      	ldr	r3, [pc, #40]	@ (8009b88 <__ssvfiscanf_r+0x2e4>)
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	f43f aec5 	beq.w	80098ee <__ssvfiscanf_r+0x4a>
 8009b64:	466b      	mov	r3, sp
 8009b66:	4622      	mov	r2, r4
 8009b68:	a941      	add	r1, sp, #260	@ 0x104
 8009b6a:	4630      	mov	r0, r6
 8009b6c:	f7fc fd64 	bl	8006638 <_scanf_float>
 8009b70:	e7a0      	b.n	8009ab4 <__ssvfiscanf_r+0x210>
 8009b72:	89a3      	ldrh	r3, [r4, #12]
 8009b74:	065b      	lsls	r3, r3, #25
 8009b76:	f53f af71 	bmi.w	8009a5c <__ssvfiscanf_r+0x1b8>
 8009b7a:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8009b7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b82:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8009b84:	e7f9      	b.n	8009b7a <__ssvfiscanf_r+0x2d6>
 8009b86:	bf00      	nop
 8009b88:	08006639 	.word	0x08006639

08009b8c <__sfputc_r>:
 8009b8c:	6893      	ldr	r3, [r2, #8]
 8009b8e:	3b01      	subs	r3, #1
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	b410      	push	{r4}
 8009b94:	6093      	str	r3, [r2, #8]
 8009b96:	da08      	bge.n	8009baa <__sfputc_r+0x1e>
 8009b98:	6994      	ldr	r4, [r2, #24]
 8009b9a:	42a3      	cmp	r3, r4
 8009b9c:	db01      	blt.n	8009ba2 <__sfputc_r+0x16>
 8009b9e:	290a      	cmp	r1, #10
 8009ba0:	d103      	bne.n	8009baa <__sfputc_r+0x1e>
 8009ba2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009ba6:	f7fd b91c 	b.w	8006de2 <__swbuf_r>
 8009baa:	6813      	ldr	r3, [r2, #0]
 8009bac:	1c58      	adds	r0, r3, #1
 8009bae:	6010      	str	r0, [r2, #0]
 8009bb0:	7019      	strb	r1, [r3, #0]
 8009bb2:	4608      	mov	r0, r1
 8009bb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009bb8:	4770      	bx	lr

08009bba <__sfputs_r>:
 8009bba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bbc:	4606      	mov	r6, r0
 8009bbe:	460f      	mov	r7, r1
 8009bc0:	4614      	mov	r4, r2
 8009bc2:	18d5      	adds	r5, r2, r3
 8009bc4:	42ac      	cmp	r4, r5
 8009bc6:	d101      	bne.n	8009bcc <__sfputs_r+0x12>
 8009bc8:	2000      	movs	r0, #0
 8009bca:	e007      	b.n	8009bdc <__sfputs_r+0x22>
 8009bcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bd0:	463a      	mov	r2, r7
 8009bd2:	4630      	mov	r0, r6
 8009bd4:	f7ff ffda 	bl	8009b8c <__sfputc_r>
 8009bd8:	1c43      	adds	r3, r0, #1
 8009bda:	d1f3      	bne.n	8009bc4 <__sfputs_r+0xa>
 8009bdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009be0 <_vfiprintf_r>:
 8009be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009be4:	460d      	mov	r5, r1
 8009be6:	b09d      	sub	sp, #116	@ 0x74
 8009be8:	4614      	mov	r4, r2
 8009bea:	4698      	mov	r8, r3
 8009bec:	4606      	mov	r6, r0
 8009bee:	b118      	cbz	r0, 8009bf8 <_vfiprintf_r+0x18>
 8009bf0:	6a03      	ldr	r3, [r0, #32]
 8009bf2:	b90b      	cbnz	r3, 8009bf8 <_vfiprintf_r+0x18>
 8009bf4:	f7fc ffc0 	bl	8006b78 <__sinit>
 8009bf8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009bfa:	07d9      	lsls	r1, r3, #31
 8009bfc:	d405      	bmi.n	8009c0a <_vfiprintf_r+0x2a>
 8009bfe:	89ab      	ldrh	r3, [r5, #12]
 8009c00:	059a      	lsls	r2, r3, #22
 8009c02:	d402      	bmi.n	8009c0a <_vfiprintf_r+0x2a>
 8009c04:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c06:	f7fd fa10 	bl	800702a <__retarget_lock_acquire_recursive>
 8009c0a:	89ab      	ldrh	r3, [r5, #12]
 8009c0c:	071b      	lsls	r3, r3, #28
 8009c0e:	d501      	bpl.n	8009c14 <_vfiprintf_r+0x34>
 8009c10:	692b      	ldr	r3, [r5, #16]
 8009c12:	b99b      	cbnz	r3, 8009c3c <_vfiprintf_r+0x5c>
 8009c14:	4629      	mov	r1, r5
 8009c16:	4630      	mov	r0, r6
 8009c18:	f7fd f922 	bl	8006e60 <__swsetup_r>
 8009c1c:	b170      	cbz	r0, 8009c3c <_vfiprintf_r+0x5c>
 8009c1e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009c20:	07dc      	lsls	r4, r3, #31
 8009c22:	d504      	bpl.n	8009c2e <_vfiprintf_r+0x4e>
 8009c24:	f04f 30ff 	mov.w	r0, #4294967295
 8009c28:	b01d      	add	sp, #116	@ 0x74
 8009c2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c2e:	89ab      	ldrh	r3, [r5, #12]
 8009c30:	0598      	lsls	r0, r3, #22
 8009c32:	d4f7      	bmi.n	8009c24 <_vfiprintf_r+0x44>
 8009c34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c36:	f7fd f9f9 	bl	800702c <__retarget_lock_release_recursive>
 8009c3a:	e7f3      	b.n	8009c24 <_vfiprintf_r+0x44>
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c40:	2320      	movs	r3, #32
 8009c42:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009c46:	f8cd 800c 	str.w	r8, [sp, #12]
 8009c4a:	2330      	movs	r3, #48	@ 0x30
 8009c4c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009dfc <_vfiprintf_r+0x21c>
 8009c50:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009c54:	f04f 0901 	mov.w	r9, #1
 8009c58:	4623      	mov	r3, r4
 8009c5a:	469a      	mov	sl, r3
 8009c5c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c60:	b10a      	cbz	r2, 8009c66 <_vfiprintf_r+0x86>
 8009c62:	2a25      	cmp	r2, #37	@ 0x25
 8009c64:	d1f9      	bne.n	8009c5a <_vfiprintf_r+0x7a>
 8009c66:	ebba 0b04 	subs.w	fp, sl, r4
 8009c6a:	d00b      	beq.n	8009c84 <_vfiprintf_r+0xa4>
 8009c6c:	465b      	mov	r3, fp
 8009c6e:	4622      	mov	r2, r4
 8009c70:	4629      	mov	r1, r5
 8009c72:	4630      	mov	r0, r6
 8009c74:	f7ff ffa1 	bl	8009bba <__sfputs_r>
 8009c78:	3001      	adds	r0, #1
 8009c7a:	f000 80a7 	beq.w	8009dcc <_vfiprintf_r+0x1ec>
 8009c7e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c80:	445a      	add	r2, fp
 8009c82:	9209      	str	r2, [sp, #36]	@ 0x24
 8009c84:	f89a 3000 	ldrb.w	r3, [sl]
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	f000 809f 	beq.w	8009dcc <_vfiprintf_r+0x1ec>
 8009c8e:	2300      	movs	r3, #0
 8009c90:	f04f 32ff 	mov.w	r2, #4294967295
 8009c94:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c98:	f10a 0a01 	add.w	sl, sl, #1
 8009c9c:	9304      	str	r3, [sp, #16]
 8009c9e:	9307      	str	r3, [sp, #28]
 8009ca0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009ca4:	931a      	str	r3, [sp, #104]	@ 0x68
 8009ca6:	4654      	mov	r4, sl
 8009ca8:	2205      	movs	r2, #5
 8009caa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cae:	4853      	ldr	r0, [pc, #332]	@ (8009dfc <_vfiprintf_r+0x21c>)
 8009cb0:	f7f6 fa8e 	bl	80001d0 <memchr>
 8009cb4:	9a04      	ldr	r2, [sp, #16]
 8009cb6:	b9d8      	cbnz	r0, 8009cf0 <_vfiprintf_r+0x110>
 8009cb8:	06d1      	lsls	r1, r2, #27
 8009cba:	bf44      	itt	mi
 8009cbc:	2320      	movmi	r3, #32
 8009cbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009cc2:	0713      	lsls	r3, r2, #28
 8009cc4:	bf44      	itt	mi
 8009cc6:	232b      	movmi	r3, #43	@ 0x2b
 8009cc8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009ccc:	f89a 3000 	ldrb.w	r3, [sl]
 8009cd0:	2b2a      	cmp	r3, #42	@ 0x2a
 8009cd2:	d015      	beq.n	8009d00 <_vfiprintf_r+0x120>
 8009cd4:	9a07      	ldr	r2, [sp, #28]
 8009cd6:	4654      	mov	r4, sl
 8009cd8:	2000      	movs	r0, #0
 8009cda:	f04f 0c0a 	mov.w	ip, #10
 8009cde:	4621      	mov	r1, r4
 8009ce0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ce4:	3b30      	subs	r3, #48	@ 0x30
 8009ce6:	2b09      	cmp	r3, #9
 8009ce8:	d94b      	bls.n	8009d82 <_vfiprintf_r+0x1a2>
 8009cea:	b1b0      	cbz	r0, 8009d1a <_vfiprintf_r+0x13a>
 8009cec:	9207      	str	r2, [sp, #28]
 8009cee:	e014      	b.n	8009d1a <_vfiprintf_r+0x13a>
 8009cf0:	eba0 0308 	sub.w	r3, r0, r8
 8009cf4:	fa09 f303 	lsl.w	r3, r9, r3
 8009cf8:	4313      	orrs	r3, r2
 8009cfa:	9304      	str	r3, [sp, #16]
 8009cfc:	46a2      	mov	sl, r4
 8009cfe:	e7d2      	b.n	8009ca6 <_vfiprintf_r+0xc6>
 8009d00:	9b03      	ldr	r3, [sp, #12]
 8009d02:	1d19      	adds	r1, r3, #4
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	9103      	str	r1, [sp, #12]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	bfbb      	ittet	lt
 8009d0c:	425b      	neglt	r3, r3
 8009d0e:	f042 0202 	orrlt.w	r2, r2, #2
 8009d12:	9307      	strge	r3, [sp, #28]
 8009d14:	9307      	strlt	r3, [sp, #28]
 8009d16:	bfb8      	it	lt
 8009d18:	9204      	strlt	r2, [sp, #16]
 8009d1a:	7823      	ldrb	r3, [r4, #0]
 8009d1c:	2b2e      	cmp	r3, #46	@ 0x2e
 8009d1e:	d10a      	bne.n	8009d36 <_vfiprintf_r+0x156>
 8009d20:	7863      	ldrb	r3, [r4, #1]
 8009d22:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d24:	d132      	bne.n	8009d8c <_vfiprintf_r+0x1ac>
 8009d26:	9b03      	ldr	r3, [sp, #12]
 8009d28:	1d1a      	adds	r2, r3, #4
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	9203      	str	r2, [sp, #12]
 8009d2e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009d32:	3402      	adds	r4, #2
 8009d34:	9305      	str	r3, [sp, #20]
 8009d36:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009e0c <_vfiprintf_r+0x22c>
 8009d3a:	7821      	ldrb	r1, [r4, #0]
 8009d3c:	2203      	movs	r2, #3
 8009d3e:	4650      	mov	r0, sl
 8009d40:	f7f6 fa46 	bl	80001d0 <memchr>
 8009d44:	b138      	cbz	r0, 8009d56 <_vfiprintf_r+0x176>
 8009d46:	9b04      	ldr	r3, [sp, #16]
 8009d48:	eba0 000a 	sub.w	r0, r0, sl
 8009d4c:	2240      	movs	r2, #64	@ 0x40
 8009d4e:	4082      	lsls	r2, r0
 8009d50:	4313      	orrs	r3, r2
 8009d52:	3401      	adds	r4, #1
 8009d54:	9304      	str	r3, [sp, #16]
 8009d56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d5a:	4829      	ldr	r0, [pc, #164]	@ (8009e00 <_vfiprintf_r+0x220>)
 8009d5c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009d60:	2206      	movs	r2, #6
 8009d62:	f7f6 fa35 	bl	80001d0 <memchr>
 8009d66:	2800      	cmp	r0, #0
 8009d68:	d03f      	beq.n	8009dea <_vfiprintf_r+0x20a>
 8009d6a:	4b26      	ldr	r3, [pc, #152]	@ (8009e04 <_vfiprintf_r+0x224>)
 8009d6c:	bb1b      	cbnz	r3, 8009db6 <_vfiprintf_r+0x1d6>
 8009d6e:	9b03      	ldr	r3, [sp, #12]
 8009d70:	3307      	adds	r3, #7
 8009d72:	f023 0307 	bic.w	r3, r3, #7
 8009d76:	3308      	adds	r3, #8
 8009d78:	9303      	str	r3, [sp, #12]
 8009d7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d7c:	443b      	add	r3, r7
 8009d7e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d80:	e76a      	b.n	8009c58 <_vfiprintf_r+0x78>
 8009d82:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d86:	460c      	mov	r4, r1
 8009d88:	2001      	movs	r0, #1
 8009d8a:	e7a8      	b.n	8009cde <_vfiprintf_r+0xfe>
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	3401      	adds	r4, #1
 8009d90:	9305      	str	r3, [sp, #20]
 8009d92:	4619      	mov	r1, r3
 8009d94:	f04f 0c0a 	mov.w	ip, #10
 8009d98:	4620      	mov	r0, r4
 8009d9a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d9e:	3a30      	subs	r2, #48	@ 0x30
 8009da0:	2a09      	cmp	r2, #9
 8009da2:	d903      	bls.n	8009dac <_vfiprintf_r+0x1cc>
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d0c6      	beq.n	8009d36 <_vfiprintf_r+0x156>
 8009da8:	9105      	str	r1, [sp, #20]
 8009daa:	e7c4      	b.n	8009d36 <_vfiprintf_r+0x156>
 8009dac:	fb0c 2101 	mla	r1, ip, r1, r2
 8009db0:	4604      	mov	r4, r0
 8009db2:	2301      	movs	r3, #1
 8009db4:	e7f0      	b.n	8009d98 <_vfiprintf_r+0x1b8>
 8009db6:	ab03      	add	r3, sp, #12
 8009db8:	9300      	str	r3, [sp, #0]
 8009dba:	462a      	mov	r2, r5
 8009dbc:	4b12      	ldr	r3, [pc, #72]	@ (8009e08 <_vfiprintf_r+0x228>)
 8009dbe:	a904      	add	r1, sp, #16
 8009dc0:	4630      	mov	r0, r6
 8009dc2:	f7fc f881 	bl	8005ec8 <_printf_float>
 8009dc6:	4607      	mov	r7, r0
 8009dc8:	1c78      	adds	r0, r7, #1
 8009dca:	d1d6      	bne.n	8009d7a <_vfiprintf_r+0x19a>
 8009dcc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009dce:	07d9      	lsls	r1, r3, #31
 8009dd0:	d405      	bmi.n	8009dde <_vfiprintf_r+0x1fe>
 8009dd2:	89ab      	ldrh	r3, [r5, #12]
 8009dd4:	059a      	lsls	r2, r3, #22
 8009dd6:	d402      	bmi.n	8009dde <_vfiprintf_r+0x1fe>
 8009dd8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009dda:	f7fd f927 	bl	800702c <__retarget_lock_release_recursive>
 8009dde:	89ab      	ldrh	r3, [r5, #12]
 8009de0:	065b      	lsls	r3, r3, #25
 8009de2:	f53f af1f 	bmi.w	8009c24 <_vfiprintf_r+0x44>
 8009de6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009de8:	e71e      	b.n	8009c28 <_vfiprintf_r+0x48>
 8009dea:	ab03      	add	r3, sp, #12
 8009dec:	9300      	str	r3, [sp, #0]
 8009dee:	462a      	mov	r2, r5
 8009df0:	4b05      	ldr	r3, [pc, #20]	@ (8009e08 <_vfiprintf_r+0x228>)
 8009df2:	a904      	add	r1, sp, #16
 8009df4:	4630      	mov	r0, r6
 8009df6:	f7fc faff 	bl	80063f8 <_printf_i>
 8009dfa:	e7e4      	b.n	8009dc6 <_vfiprintf_r+0x1e6>
 8009dfc:	0800b2f1 	.word	0x0800b2f1
 8009e00:	0800b2fb 	.word	0x0800b2fb
 8009e04:	08005ec9 	.word	0x08005ec9
 8009e08:	08009bbb 	.word	0x08009bbb
 8009e0c:	0800b2f7 	.word	0x0800b2f7

08009e10 <_scanf_chars>:
 8009e10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e14:	4615      	mov	r5, r2
 8009e16:	688a      	ldr	r2, [r1, #8]
 8009e18:	4680      	mov	r8, r0
 8009e1a:	460c      	mov	r4, r1
 8009e1c:	b932      	cbnz	r2, 8009e2c <_scanf_chars+0x1c>
 8009e1e:	698a      	ldr	r2, [r1, #24]
 8009e20:	2a00      	cmp	r2, #0
 8009e22:	bf14      	ite	ne
 8009e24:	f04f 32ff 	movne.w	r2, #4294967295
 8009e28:	2201      	moveq	r2, #1
 8009e2a:	608a      	str	r2, [r1, #8]
 8009e2c:	6822      	ldr	r2, [r4, #0]
 8009e2e:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8009ec0 <_scanf_chars+0xb0>
 8009e32:	06d1      	lsls	r1, r2, #27
 8009e34:	bf5f      	itttt	pl
 8009e36:	681a      	ldrpl	r2, [r3, #0]
 8009e38:	1d11      	addpl	r1, r2, #4
 8009e3a:	6019      	strpl	r1, [r3, #0]
 8009e3c:	6816      	ldrpl	r6, [r2, #0]
 8009e3e:	2700      	movs	r7, #0
 8009e40:	69a0      	ldr	r0, [r4, #24]
 8009e42:	b188      	cbz	r0, 8009e68 <_scanf_chars+0x58>
 8009e44:	2801      	cmp	r0, #1
 8009e46:	d107      	bne.n	8009e58 <_scanf_chars+0x48>
 8009e48:	682b      	ldr	r3, [r5, #0]
 8009e4a:	781a      	ldrb	r2, [r3, #0]
 8009e4c:	6963      	ldr	r3, [r4, #20]
 8009e4e:	5c9b      	ldrb	r3, [r3, r2]
 8009e50:	b953      	cbnz	r3, 8009e68 <_scanf_chars+0x58>
 8009e52:	2f00      	cmp	r7, #0
 8009e54:	d031      	beq.n	8009eba <_scanf_chars+0xaa>
 8009e56:	e022      	b.n	8009e9e <_scanf_chars+0x8e>
 8009e58:	2802      	cmp	r0, #2
 8009e5a:	d120      	bne.n	8009e9e <_scanf_chars+0x8e>
 8009e5c:	682b      	ldr	r3, [r5, #0]
 8009e5e:	781b      	ldrb	r3, [r3, #0]
 8009e60:	f819 3003 	ldrb.w	r3, [r9, r3]
 8009e64:	071b      	lsls	r3, r3, #28
 8009e66:	d41a      	bmi.n	8009e9e <_scanf_chars+0x8e>
 8009e68:	6823      	ldr	r3, [r4, #0]
 8009e6a:	06da      	lsls	r2, r3, #27
 8009e6c:	bf5e      	ittt	pl
 8009e6e:	682b      	ldrpl	r3, [r5, #0]
 8009e70:	781b      	ldrbpl	r3, [r3, #0]
 8009e72:	f806 3b01 	strbpl.w	r3, [r6], #1
 8009e76:	682a      	ldr	r2, [r5, #0]
 8009e78:	686b      	ldr	r3, [r5, #4]
 8009e7a:	3201      	adds	r2, #1
 8009e7c:	602a      	str	r2, [r5, #0]
 8009e7e:	68a2      	ldr	r2, [r4, #8]
 8009e80:	3b01      	subs	r3, #1
 8009e82:	3a01      	subs	r2, #1
 8009e84:	606b      	str	r3, [r5, #4]
 8009e86:	3701      	adds	r7, #1
 8009e88:	60a2      	str	r2, [r4, #8]
 8009e8a:	b142      	cbz	r2, 8009e9e <_scanf_chars+0x8e>
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	dcd7      	bgt.n	8009e40 <_scanf_chars+0x30>
 8009e90:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8009e94:	4629      	mov	r1, r5
 8009e96:	4640      	mov	r0, r8
 8009e98:	4798      	blx	r3
 8009e9a:	2800      	cmp	r0, #0
 8009e9c:	d0d0      	beq.n	8009e40 <_scanf_chars+0x30>
 8009e9e:	6823      	ldr	r3, [r4, #0]
 8009ea0:	f013 0310 	ands.w	r3, r3, #16
 8009ea4:	d105      	bne.n	8009eb2 <_scanf_chars+0xa2>
 8009ea6:	68e2      	ldr	r2, [r4, #12]
 8009ea8:	3201      	adds	r2, #1
 8009eaa:	60e2      	str	r2, [r4, #12]
 8009eac:	69a2      	ldr	r2, [r4, #24]
 8009eae:	b102      	cbz	r2, 8009eb2 <_scanf_chars+0xa2>
 8009eb0:	7033      	strb	r3, [r6, #0]
 8009eb2:	6923      	ldr	r3, [r4, #16]
 8009eb4:	443b      	add	r3, r7
 8009eb6:	6123      	str	r3, [r4, #16]
 8009eb8:	2000      	movs	r0, #0
 8009eba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ebe:	bf00      	nop
 8009ec0:	0800b1f1 	.word	0x0800b1f1

08009ec4 <_scanf_i>:
 8009ec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ec8:	4698      	mov	r8, r3
 8009eca:	4b74      	ldr	r3, [pc, #464]	@ (800a09c <_scanf_i+0x1d8>)
 8009ecc:	460c      	mov	r4, r1
 8009ece:	4682      	mov	sl, r0
 8009ed0:	4616      	mov	r6, r2
 8009ed2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009ed6:	b087      	sub	sp, #28
 8009ed8:	ab03      	add	r3, sp, #12
 8009eda:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8009ede:	4b70      	ldr	r3, [pc, #448]	@ (800a0a0 <_scanf_i+0x1dc>)
 8009ee0:	69a1      	ldr	r1, [r4, #24]
 8009ee2:	4a70      	ldr	r2, [pc, #448]	@ (800a0a4 <_scanf_i+0x1e0>)
 8009ee4:	2903      	cmp	r1, #3
 8009ee6:	bf08      	it	eq
 8009ee8:	461a      	moveq	r2, r3
 8009eea:	68a3      	ldr	r3, [r4, #8]
 8009eec:	9201      	str	r2, [sp, #4]
 8009eee:	1e5a      	subs	r2, r3, #1
 8009ef0:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8009ef4:	bf88      	it	hi
 8009ef6:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8009efa:	4627      	mov	r7, r4
 8009efc:	bf82      	ittt	hi
 8009efe:	eb03 0905 	addhi.w	r9, r3, r5
 8009f02:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8009f06:	60a3      	strhi	r3, [r4, #8]
 8009f08:	f857 3b1c 	ldr.w	r3, [r7], #28
 8009f0c:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8009f10:	bf98      	it	ls
 8009f12:	f04f 0900 	movls.w	r9, #0
 8009f16:	6023      	str	r3, [r4, #0]
 8009f18:	463d      	mov	r5, r7
 8009f1a:	f04f 0b00 	mov.w	fp, #0
 8009f1e:	6831      	ldr	r1, [r6, #0]
 8009f20:	ab03      	add	r3, sp, #12
 8009f22:	7809      	ldrb	r1, [r1, #0]
 8009f24:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8009f28:	2202      	movs	r2, #2
 8009f2a:	f7f6 f951 	bl	80001d0 <memchr>
 8009f2e:	b328      	cbz	r0, 8009f7c <_scanf_i+0xb8>
 8009f30:	f1bb 0f01 	cmp.w	fp, #1
 8009f34:	d159      	bne.n	8009fea <_scanf_i+0x126>
 8009f36:	6862      	ldr	r2, [r4, #4]
 8009f38:	b92a      	cbnz	r2, 8009f46 <_scanf_i+0x82>
 8009f3a:	6822      	ldr	r2, [r4, #0]
 8009f3c:	2108      	movs	r1, #8
 8009f3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009f42:	6061      	str	r1, [r4, #4]
 8009f44:	6022      	str	r2, [r4, #0]
 8009f46:	6822      	ldr	r2, [r4, #0]
 8009f48:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8009f4c:	6022      	str	r2, [r4, #0]
 8009f4e:	68a2      	ldr	r2, [r4, #8]
 8009f50:	1e51      	subs	r1, r2, #1
 8009f52:	60a1      	str	r1, [r4, #8]
 8009f54:	b192      	cbz	r2, 8009f7c <_scanf_i+0xb8>
 8009f56:	6832      	ldr	r2, [r6, #0]
 8009f58:	1c51      	adds	r1, r2, #1
 8009f5a:	6031      	str	r1, [r6, #0]
 8009f5c:	7812      	ldrb	r2, [r2, #0]
 8009f5e:	f805 2b01 	strb.w	r2, [r5], #1
 8009f62:	6872      	ldr	r2, [r6, #4]
 8009f64:	3a01      	subs	r2, #1
 8009f66:	2a00      	cmp	r2, #0
 8009f68:	6072      	str	r2, [r6, #4]
 8009f6a:	dc07      	bgt.n	8009f7c <_scanf_i+0xb8>
 8009f6c:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8009f70:	4631      	mov	r1, r6
 8009f72:	4650      	mov	r0, sl
 8009f74:	4790      	blx	r2
 8009f76:	2800      	cmp	r0, #0
 8009f78:	f040 8085 	bne.w	800a086 <_scanf_i+0x1c2>
 8009f7c:	f10b 0b01 	add.w	fp, fp, #1
 8009f80:	f1bb 0f03 	cmp.w	fp, #3
 8009f84:	d1cb      	bne.n	8009f1e <_scanf_i+0x5a>
 8009f86:	6863      	ldr	r3, [r4, #4]
 8009f88:	b90b      	cbnz	r3, 8009f8e <_scanf_i+0xca>
 8009f8a:	230a      	movs	r3, #10
 8009f8c:	6063      	str	r3, [r4, #4]
 8009f8e:	6863      	ldr	r3, [r4, #4]
 8009f90:	4945      	ldr	r1, [pc, #276]	@ (800a0a8 <_scanf_i+0x1e4>)
 8009f92:	6960      	ldr	r0, [r4, #20]
 8009f94:	1ac9      	subs	r1, r1, r3
 8009f96:	f000 f997 	bl	800a2c8 <__sccl>
 8009f9a:	f04f 0b00 	mov.w	fp, #0
 8009f9e:	68a3      	ldr	r3, [r4, #8]
 8009fa0:	6822      	ldr	r2, [r4, #0]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d03d      	beq.n	800a022 <_scanf_i+0x15e>
 8009fa6:	6831      	ldr	r1, [r6, #0]
 8009fa8:	6960      	ldr	r0, [r4, #20]
 8009faa:	f891 c000 	ldrb.w	ip, [r1]
 8009fae:	f810 000c 	ldrb.w	r0, [r0, ip]
 8009fb2:	2800      	cmp	r0, #0
 8009fb4:	d035      	beq.n	800a022 <_scanf_i+0x15e>
 8009fb6:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8009fba:	d124      	bne.n	800a006 <_scanf_i+0x142>
 8009fbc:	0510      	lsls	r0, r2, #20
 8009fbe:	d522      	bpl.n	800a006 <_scanf_i+0x142>
 8009fc0:	f10b 0b01 	add.w	fp, fp, #1
 8009fc4:	f1b9 0f00 	cmp.w	r9, #0
 8009fc8:	d003      	beq.n	8009fd2 <_scanf_i+0x10e>
 8009fca:	3301      	adds	r3, #1
 8009fcc:	f109 39ff 	add.w	r9, r9, #4294967295
 8009fd0:	60a3      	str	r3, [r4, #8]
 8009fd2:	6873      	ldr	r3, [r6, #4]
 8009fd4:	3b01      	subs	r3, #1
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	6073      	str	r3, [r6, #4]
 8009fda:	dd1b      	ble.n	800a014 <_scanf_i+0x150>
 8009fdc:	6833      	ldr	r3, [r6, #0]
 8009fde:	3301      	adds	r3, #1
 8009fe0:	6033      	str	r3, [r6, #0]
 8009fe2:	68a3      	ldr	r3, [r4, #8]
 8009fe4:	3b01      	subs	r3, #1
 8009fe6:	60a3      	str	r3, [r4, #8]
 8009fe8:	e7d9      	b.n	8009f9e <_scanf_i+0xda>
 8009fea:	f1bb 0f02 	cmp.w	fp, #2
 8009fee:	d1ae      	bne.n	8009f4e <_scanf_i+0x8a>
 8009ff0:	6822      	ldr	r2, [r4, #0]
 8009ff2:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8009ff6:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8009ffa:	d1bf      	bne.n	8009f7c <_scanf_i+0xb8>
 8009ffc:	2110      	movs	r1, #16
 8009ffe:	6061      	str	r1, [r4, #4]
 800a000:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a004:	e7a2      	b.n	8009f4c <_scanf_i+0x88>
 800a006:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800a00a:	6022      	str	r2, [r4, #0]
 800a00c:	780b      	ldrb	r3, [r1, #0]
 800a00e:	f805 3b01 	strb.w	r3, [r5], #1
 800a012:	e7de      	b.n	8009fd2 <_scanf_i+0x10e>
 800a014:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a018:	4631      	mov	r1, r6
 800a01a:	4650      	mov	r0, sl
 800a01c:	4798      	blx	r3
 800a01e:	2800      	cmp	r0, #0
 800a020:	d0df      	beq.n	8009fe2 <_scanf_i+0x11e>
 800a022:	6823      	ldr	r3, [r4, #0]
 800a024:	05d9      	lsls	r1, r3, #23
 800a026:	d50d      	bpl.n	800a044 <_scanf_i+0x180>
 800a028:	42bd      	cmp	r5, r7
 800a02a:	d909      	bls.n	800a040 <_scanf_i+0x17c>
 800a02c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800a030:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a034:	4632      	mov	r2, r6
 800a036:	4650      	mov	r0, sl
 800a038:	4798      	blx	r3
 800a03a:	f105 39ff 	add.w	r9, r5, #4294967295
 800a03e:	464d      	mov	r5, r9
 800a040:	42bd      	cmp	r5, r7
 800a042:	d028      	beq.n	800a096 <_scanf_i+0x1d2>
 800a044:	6822      	ldr	r2, [r4, #0]
 800a046:	f012 0210 	ands.w	r2, r2, #16
 800a04a:	d113      	bne.n	800a074 <_scanf_i+0x1b0>
 800a04c:	702a      	strb	r2, [r5, #0]
 800a04e:	6863      	ldr	r3, [r4, #4]
 800a050:	9e01      	ldr	r6, [sp, #4]
 800a052:	4639      	mov	r1, r7
 800a054:	4650      	mov	r0, sl
 800a056:	47b0      	blx	r6
 800a058:	f8d8 3000 	ldr.w	r3, [r8]
 800a05c:	6821      	ldr	r1, [r4, #0]
 800a05e:	1d1a      	adds	r2, r3, #4
 800a060:	f8c8 2000 	str.w	r2, [r8]
 800a064:	f011 0f20 	tst.w	r1, #32
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	d00f      	beq.n	800a08c <_scanf_i+0x1c8>
 800a06c:	6018      	str	r0, [r3, #0]
 800a06e:	68e3      	ldr	r3, [r4, #12]
 800a070:	3301      	adds	r3, #1
 800a072:	60e3      	str	r3, [r4, #12]
 800a074:	6923      	ldr	r3, [r4, #16]
 800a076:	1bed      	subs	r5, r5, r7
 800a078:	445d      	add	r5, fp
 800a07a:	442b      	add	r3, r5
 800a07c:	6123      	str	r3, [r4, #16]
 800a07e:	2000      	movs	r0, #0
 800a080:	b007      	add	sp, #28
 800a082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a086:	f04f 0b00 	mov.w	fp, #0
 800a08a:	e7ca      	b.n	800a022 <_scanf_i+0x15e>
 800a08c:	07ca      	lsls	r2, r1, #31
 800a08e:	bf4c      	ite	mi
 800a090:	8018      	strhmi	r0, [r3, #0]
 800a092:	6018      	strpl	r0, [r3, #0]
 800a094:	e7eb      	b.n	800a06e <_scanf_i+0x1aa>
 800a096:	2001      	movs	r0, #1
 800a098:	e7f2      	b.n	800a080 <_scanf_i+0x1bc>
 800a09a:	bf00      	nop
 800a09c:	0800af4c 	.word	0x0800af4c
 800a0a0:	08009541 	.word	0x08009541
 800a0a4:	0800acad 	.word	0x0800acad
 800a0a8:	0800b312 	.word	0x0800b312

0800a0ac <__sflush_r>:
 800a0ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a0b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a0b4:	0716      	lsls	r6, r2, #28
 800a0b6:	4605      	mov	r5, r0
 800a0b8:	460c      	mov	r4, r1
 800a0ba:	d454      	bmi.n	800a166 <__sflush_r+0xba>
 800a0bc:	684b      	ldr	r3, [r1, #4]
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	dc02      	bgt.n	800a0c8 <__sflush_r+0x1c>
 800a0c2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	dd48      	ble.n	800a15a <__sflush_r+0xae>
 800a0c8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a0ca:	2e00      	cmp	r6, #0
 800a0cc:	d045      	beq.n	800a15a <__sflush_r+0xae>
 800a0ce:	2300      	movs	r3, #0
 800a0d0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a0d4:	682f      	ldr	r7, [r5, #0]
 800a0d6:	6a21      	ldr	r1, [r4, #32]
 800a0d8:	602b      	str	r3, [r5, #0]
 800a0da:	d030      	beq.n	800a13e <__sflush_r+0x92>
 800a0dc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a0de:	89a3      	ldrh	r3, [r4, #12]
 800a0e0:	0759      	lsls	r1, r3, #29
 800a0e2:	d505      	bpl.n	800a0f0 <__sflush_r+0x44>
 800a0e4:	6863      	ldr	r3, [r4, #4]
 800a0e6:	1ad2      	subs	r2, r2, r3
 800a0e8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a0ea:	b10b      	cbz	r3, 800a0f0 <__sflush_r+0x44>
 800a0ec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a0ee:	1ad2      	subs	r2, r2, r3
 800a0f0:	2300      	movs	r3, #0
 800a0f2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a0f4:	6a21      	ldr	r1, [r4, #32]
 800a0f6:	4628      	mov	r0, r5
 800a0f8:	47b0      	blx	r6
 800a0fa:	1c43      	adds	r3, r0, #1
 800a0fc:	89a3      	ldrh	r3, [r4, #12]
 800a0fe:	d106      	bne.n	800a10e <__sflush_r+0x62>
 800a100:	6829      	ldr	r1, [r5, #0]
 800a102:	291d      	cmp	r1, #29
 800a104:	d82b      	bhi.n	800a15e <__sflush_r+0xb2>
 800a106:	4a2a      	ldr	r2, [pc, #168]	@ (800a1b0 <__sflush_r+0x104>)
 800a108:	410a      	asrs	r2, r1
 800a10a:	07d6      	lsls	r6, r2, #31
 800a10c:	d427      	bmi.n	800a15e <__sflush_r+0xb2>
 800a10e:	2200      	movs	r2, #0
 800a110:	6062      	str	r2, [r4, #4]
 800a112:	04d9      	lsls	r1, r3, #19
 800a114:	6922      	ldr	r2, [r4, #16]
 800a116:	6022      	str	r2, [r4, #0]
 800a118:	d504      	bpl.n	800a124 <__sflush_r+0x78>
 800a11a:	1c42      	adds	r2, r0, #1
 800a11c:	d101      	bne.n	800a122 <__sflush_r+0x76>
 800a11e:	682b      	ldr	r3, [r5, #0]
 800a120:	b903      	cbnz	r3, 800a124 <__sflush_r+0x78>
 800a122:	6560      	str	r0, [r4, #84]	@ 0x54
 800a124:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a126:	602f      	str	r7, [r5, #0]
 800a128:	b1b9      	cbz	r1, 800a15a <__sflush_r+0xae>
 800a12a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a12e:	4299      	cmp	r1, r3
 800a130:	d002      	beq.n	800a138 <__sflush_r+0x8c>
 800a132:	4628      	mov	r0, r5
 800a134:	f7fd fdd0 	bl	8007cd8 <_free_r>
 800a138:	2300      	movs	r3, #0
 800a13a:	6363      	str	r3, [r4, #52]	@ 0x34
 800a13c:	e00d      	b.n	800a15a <__sflush_r+0xae>
 800a13e:	2301      	movs	r3, #1
 800a140:	4628      	mov	r0, r5
 800a142:	47b0      	blx	r6
 800a144:	4602      	mov	r2, r0
 800a146:	1c50      	adds	r0, r2, #1
 800a148:	d1c9      	bne.n	800a0de <__sflush_r+0x32>
 800a14a:	682b      	ldr	r3, [r5, #0]
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d0c6      	beq.n	800a0de <__sflush_r+0x32>
 800a150:	2b1d      	cmp	r3, #29
 800a152:	d001      	beq.n	800a158 <__sflush_r+0xac>
 800a154:	2b16      	cmp	r3, #22
 800a156:	d11e      	bne.n	800a196 <__sflush_r+0xea>
 800a158:	602f      	str	r7, [r5, #0]
 800a15a:	2000      	movs	r0, #0
 800a15c:	e022      	b.n	800a1a4 <__sflush_r+0xf8>
 800a15e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a162:	b21b      	sxth	r3, r3
 800a164:	e01b      	b.n	800a19e <__sflush_r+0xf2>
 800a166:	690f      	ldr	r7, [r1, #16]
 800a168:	2f00      	cmp	r7, #0
 800a16a:	d0f6      	beq.n	800a15a <__sflush_r+0xae>
 800a16c:	0793      	lsls	r3, r2, #30
 800a16e:	680e      	ldr	r6, [r1, #0]
 800a170:	bf08      	it	eq
 800a172:	694b      	ldreq	r3, [r1, #20]
 800a174:	600f      	str	r7, [r1, #0]
 800a176:	bf18      	it	ne
 800a178:	2300      	movne	r3, #0
 800a17a:	eba6 0807 	sub.w	r8, r6, r7
 800a17e:	608b      	str	r3, [r1, #8]
 800a180:	f1b8 0f00 	cmp.w	r8, #0
 800a184:	dde9      	ble.n	800a15a <__sflush_r+0xae>
 800a186:	6a21      	ldr	r1, [r4, #32]
 800a188:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a18a:	4643      	mov	r3, r8
 800a18c:	463a      	mov	r2, r7
 800a18e:	4628      	mov	r0, r5
 800a190:	47b0      	blx	r6
 800a192:	2800      	cmp	r0, #0
 800a194:	dc08      	bgt.n	800a1a8 <__sflush_r+0xfc>
 800a196:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a19a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a19e:	81a3      	strh	r3, [r4, #12]
 800a1a0:	f04f 30ff 	mov.w	r0, #4294967295
 800a1a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1a8:	4407      	add	r7, r0
 800a1aa:	eba8 0800 	sub.w	r8, r8, r0
 800a1ae:	e7e7      	b.n	800a180 <__sflush_r+0xd4>
 800a1b0:	dfbffffe 	.word	0xdfbffffe

0800a1b4 <_fflush_r>:
 800a1b4:	b538      	push	{r3, r4, r5, lr}
 800a1b6:	690b      	ldr	r3, [r1, #16]
 800a1b8:	4605      	mov	r5, r0
 800a1ba:	460c      	mov	r4, r1
 800a1bc:	b913      	cbnz	r3, 800a1c4 <_fflush_r+0x10>
 800a1be:	2500      	movs	r5, #0
 800a1c0:	4628      	mov	r0, r5
 800a1c2:	bd38      	pop	{r3, r4, r5, pc}
 800a1c4:	b118      	cbz	r0, 800a1ce <_fflush_r+0x1a>
 800a1c6:	6a03      	ldr	r3, [r0, #32]
 800a1c8:	b90b      	cbnz	r3, 800a1ce <_fflush_r+0x1a>
 800a1ca:	f7fc fcd5 	bl	8006b78 <__sinit>
 800a1ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d0f3      	beq.n	800a1be <_fflush_r+0xa>
 800a1d6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a1d8:	07d0      	lsls	r0, r2, #31
 800a1da:	d404      	bmi.n	800a1e6 <_fflush_r+0x32>
 800a1dc:	0599      	lsls	r1, r3, #22
 800a1de:	d402      	bmi.n	800a1e6 <_fflush_r+0x32>
 800a1e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a1e2:	f7fc ff22 	bl	800702a <__retarget_lock_acquire_recursive>
 800a1e6:	4628      	mov	r0, r5
 800a1e8:	4621      	mov	r1, r4
 800a1ea:	f7ff ff5f 	bl	800a0ac <__sflush_r>
 800a1ee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a1f0:	07da      	lsls	r2, r3, #31
 800a1f2:	4605      	mov	r5, r0
 800a1f4:	d4e4      	bmi.n	800a1c0 <_fflush_r+0xc>
 800a1f6:	89a3      	ldrh	r3, [r4, #12]
 800a1f8:	059b      	lsls	r3, r3, #22
 800a1fa:	d4e1      	bmi.n	800a1c0 <_fflush_r+0xc>
 800a1fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a1fe:	f7fc ff15 	bl	800702c <__retarget_lock_release_recursive>
 800a202:	e7dd      	b.n	800a1c0 <_fflush_r+0xc>

0800a204 <__swhatbuf_r>:
 800a204:	b570      	push	{r4, r5, r6, lr}
 800a206:	460c      	mov	r4, r1
 800a208:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a20c:	2900      	cmp	r1, #0
 800a20e:	b096      	sub	sp, #88	@ 0x58
 800a210:	4615      	mov	r5, r2
 800a212:	461e      	mov	r6, r3
 800a214:	da0d      	bge.n	800a232 <__swhatbuf_r+0x2e>
 800a216:	89a3      	ldrh	r3, [r4, #12]
 800a218:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a21c:	f04f 0100 	mov.w	r1, #0
 800a220:	bf14      	ite	ne
 800a222:	2340      	movne	r3, #64	@ 0x40
 800a224:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a228:	2000      	movs	r0, #0
 800a22a:	6031      	str	r1, [r6, #0]
 800a22c:	602b      	str	r3, [r5, #0]
 800a22e:	b016      	add	sp, #88	@ 0x58
 800a230:	bd70      	pop	{r4, r5, r6, pc}
 800a232:	466a      	mov	r2, sp
 800a234:	f000 f8d6 	bl	800a3e4 <_fstat_r>
 800a238:	2800      	cmp	r0, #0
 800a23a:	dbec      	blt.n	800a216 <__swhatbuf_r+0x12>
 800a23c:	9901      	ldr	r1, [sp, #4]
 800a23e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a242:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a246:	4259      	negs	r1, r3
 800a248:	4159      	adcs	r1, r3
 800a24a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a24e:	e7eb      	b.n	800a228 <__swhatbuf_r+0x24>

0800a250 <__smakebuf_r>:
 800a250:	898b      	ldrh	r3, [r1, #12]
 800a252:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a254:	079d      	lsls	r5, r3, #30
 800a256:	4606      	mov	r6, r0
 800a258:	460c      	mov	r4, r1
 800a25a:	d507      	bpl.n	800a26c <__smakebuf_r+0x1c>
 800a25c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a260:	6023      	str	r3, [r4, #0]
 800a262:	6123      	str	r3, [r4, #16]
 800a264:	2301      	movs	r3, #1
 800a266:	6163      	str	r3, [r4, #20]
 800a268:	b003      	add	sp, #12
 800a26a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a26c:	ab01      	add	r3, sp, #4
 800a26e:	466a      	mov	r2, sp
 800a270:	f7ff ffc8 	bl	800a204 <__swhatbuf_r>
 800a274:	9f00      	ldr	r7, [sp, #0]
 800a276:	4605      	mov	r5, r0
 800a278:	4639      	mov	r1, r7
 800a27a:	4630      	mov	r0, r6
 800a27c:	f7fd fda0 	bl	8007dc0 <_malloc_r>
 800a280:	b948      	cbnz	r0, 800a296 <__smakebuf_r+0x46>
 800a282:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a286:	059a      	lsls	r2, r3, #22
 800a288:	d4ee      	bmi.n	800a268 <__smakebuf_r+0x18>
 800a28a:	f023 0303 	bic.w	r3, r3, #3
 800a28e:	f043 0302 	orr.w	r3, r3, #2
 800a292:	81a3      	strh	r3, [r4, #12]
 800a294:	e7e2      	b.n	800a25c <__smakebuf_r+0xc>
 800a296:	89a3      	ldrh	r3, [r4, #12]
 800a298:	6020      	str	r0, [r4, #0]
 800a29a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a29e:	81a3      	strh	r3, [r4, #12]
 800a2a0:	9b01      	ldr	r3, [sp, #4]
 800a2a2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a2a6:	b15b      	cbz	r3, 800a2c0 <__smakebuf_r+0x70>
 800a2a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a2ac:	4630      	mov	r0, r6
 800a2ae:	f000 f8ab 	bl	800a408 <_isatty_r>
 800a2b2:	b128      	cbz	r0, 800a2c0 <__smakebuf_r+0x70>
 800a2b4:	89a3      	ldrh	r3, [r4, #12]
 800a2b6:	f023 0303 	bic.w	r3, r3, #3
 800a2ba:	f043 0301 	orr.w	r3, r3, #1
 800a2be:	81a3      	strh	r3, [r4, #12]
 800a2c0:	89a3      	ldrh	r3, [r4, #12]
 800a2c2:	431d      	orrs	r5, r3
 800a2c4:	81a5      	strh	r5, [r4, #12]
 800a2c6:	e7cf      	b.n	800a268 <__smakebuf_r+0x18>

0800a2c8 <__sccl>:
 800a2c8:	b570      	push	{r4, r5, r6, lr}
 800a2ca:	780b      	ldrb	r3, [r1, #0]
 800a2cc:	4604      	mov	r4, r0
 800a2ce:	2b5e      	cmp	r3, #94	@ 0x5e
 800a2d0:	bf0b      	itete	eq
 800a2d2:	784b      	ldrbeq	r3, [r1, #1]
 800a2d4:	1c4a      	addne	r2, r1, #1
 800a2d6:	1c8a      	addeq	r2, r1, #2
 800a2d8:	2100      	movne	r1, #0
 800a2da:	bf08      	it	eq
 800a2dc:	2101      	moveq	r1, #1
 800a2de:	3801      	subs	r0, #1
 800a2e0:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800a2e4:	f800 1f01 	strb.w	r1, [r0, #1]!
 800a2e8:	42a8      	cmp	r0, r5
 800a2ea:	d1fb      	bne.n	800a2e4 <__sccl+0x1c>
 800a2ec:	b90b      	cbnz	r3, 800a2f2 <__sccl+0x2a>
 800a2ee:	1e50      	subs	r0, r2, #1
 800a2f0:	bd70      	pop	{r4, r5, r6, pc}
 800a2f2:	f081 0101 	eor.w	r1, r1, #1
 800a2f6:	54e1      	strb	r1, [r4, r3]
 800a2f8:	4610      	mov	r0, r2
 800a2fa:	4602      	mov	r2, r0
 800a2fc:	f812 5b01 	ldrb.w	r5, [r2], #1
 800a300:	2d2d      	cmp	r5, #45	@ 0x2d
 800a302:	d005      	beq.n	800a310 <__sccl+0x48>
 800a304:	2d5d      	cmp	r5, #93	@ 0x5d
 800a306:	d016      	beq.n	800a336 <__sccl+0x6e>
 800a308:	2d00      	cmp	r5, #0
 800a30a:	d0f1      	beq.n	800a2f0 <__sccl+0x28>
 800a30c:	462b      	mov	r3, r5
 800a30e:	e7f2      	b.n	800a2f6 <__sccl+0x2e>
 800a310:	7846      	ldrb	r6, [r0, #1]
 800a312:	2e5d      	cmp	r6, #93	@ 0x5d
 800a314:	d0fa      	beq.n	800a30c <__sccl+0x44>
 800a316:	42b3      	cmp	r3, r6
 800a318:	dcf8      	bgt.n	800a30c <__sccl+0x44>
 800a31a:	3002      	adds	r0, #2
 800a31c:	461a      	mov	r2, r3
 800a31e:	3201      	adds	r2, #1
 800a320:	4296      	cmp	r6, r2
 800a322:	54a1      	strb	r1, [r4, r2]
 800a324:	dcfb      	bgt.n	800a31e <__sccl+0x56>
 800a326:	1af2      	subs	r2, r6, r3
 800a328:	3a01      	subs	r2, #1
 800a32a:	1c5d      	adds	r5, r3, #1
 800a32c:	42b3      	cmp	r3, r6
 800a32e:	bfa8      	it	ge
 800a330:	2200      	movge	r2, #0
 800a332:	18ab      	adds	r3, r5, r2
 800a334:	e7e1      	b.n	800a2fa <__sccl+0x32>
 800a336:	4610      	mov	r0, r2
 800a338:	e7da      	b.n	800a2f0 <__sccl+0x28>

0800a33a <__submore>:
 800a33a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a33e:	460c      	mov	r4, r1
 800a340:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800a342:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a346:	4299      	cmp	r1, r3
 800a348:	d11d      	bne.n	800a386 <__submore+0x4c>
 800a34a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800a34e:	f7fd fd37 	bl	8007dc0 <_malloc_r>
 800a352:	b918      	cbnz	r0, 800a35c <__submore+0x22>
 800a354:	f04f 30ff 	mov.w	r0, #4294967295
 800a358:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a35c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a360:	63a3      	str	r3, [r4, #56]	@ 0x38
 800a362:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800a366:	6360      	str	r0, [r4, #52]	@ 0x34
 800a368:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800a36c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800a370:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800a374:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800a378:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800a37c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800a380:	6020      	str	r0, [r4, #0]
 800a382:	2000      	movs	r0, #0
 800a384:	e7e8      	b.n	800a358 <__submore+0x1e>
 800a386:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800a388:	0077      	lsls	r7, r6, #1
 800a38a:	463a      	mov	r2, r7
 800a38c:	f000 fbf1 	bl	800ab72 <_realloc_r>
 800a390:	4605      	mov	r5, r0
 800a392:	2800      	cmp	r0, #0
 800a394:	d0de      	beq.n	800a354 <__submore+0x1a>
 800a396:	eb00 0806 	add.w	r8, r0, r6
 800a39a:	4601      	mov	r1, r0
 800a39c:	4632      	mov	r2, r6
 800a39e:	4640      	mov	r0, r8
 800a3a0:	f000 f852 	bl	800a448 <memcpy>
 800a3a4:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800a3a8:	f8c4 8000 	str.w	r8, [r4]
 800a3ac:	e7e9      	b.n	800a382 <__submore+0x48>

0800a3ae <memmove>:
 800a3ae:	4288      	cmp	r0, r1
 800a3b0:	b510      	push	{r4, lr}
 800a3b2:	eb01 0402 	add.w	r4, r1, r2
 800a3b6:	d902      	bls.n	800a3be <memmove+0x10>
 800a3b8:	4284      	cmp	r4, r0
 800a3ba:	4623      	mov	r3, r4
 800a3bc:	d807      	bhi.n	800a3ce <memmove+0x20>
 800a3be:	1e43      	subs	r3, r0, #1
 800a3c0:	42a1      	cmp	r1, r4
 800a3c2:	d008      	beq.n	800a3d6 <memmove+0x28>
 800a3c4:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a3c8:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a3cc:	e7f8      	b.n	800a3c0 <memmove+0x12>
 800a3ce:	4402      	add	r2, r0
 800a3d0:	4601      	mov	r1, r0
 800a3d2:	428a      	cmp	r2, r1
 800a3d4:	d100      	bne.n	800a3d8 <memmove+0x2a>
 800a3d6:	bd10      	pop	{r4, pc}
 800a3d8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a3dc:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a3e0:	e7f7      	b.n	800a3d2 <memmove+0x24>
	...

0800a3e4 <_fstat_r>:
 800a3e4:	b538      	push	{r3, r4, r5, lr}
 800a3e6:	4d07      	ldr	r5, [pc, #28]	@ (800a404 <_fstat_r+0x20>)
 800a3e8:	2300      	movs	r3, #0
 800a3ea:	4604      	mov	r4, r0
 800a3ec:	4608      	mov	r0, r1
 800a3ee:	4611      	mov	r1, r2
 800a3f0:	602b      	str	r3, [r5, #0]
 800a3f2:	f7f7 ff0d 	bl	8002210 <_fstat>
 800a3f6:	1c43      	adds	r3, r0, #1
 800a3f8:	d102      	bne.n	800a400 <_fstat_r+0x1c>
 800a3fa:	682b      	ldr	r3, [r5, #0]
 800a3fc:	b103      	cbz	r3, 800a400 <_fstat_r+0x1c>
 800a3fe:	6023      	str	r3, [r4, #0]
 800a400:	bd38      	pop	{r3, r4, r5, pc}
 800a402:	bf00      	nop
 800a404:	200085fc 	.word	0x200085fc

0800a408 <_isatty_r>:
 800a408:	b538      	push	{r3, r4, r5, lr}
 800a40a:	4d06      	ldr	r5, [pc, #24]	@ (800a424 <_isatty_r+0x1c>)
 800a40c:	2300      	movs	r3, #0
 800a40e:	4604      	mov	r4, r0
 800a410:	4608      	mov	r0, r1
 800a412:	602b      	str	r3, [r5, #0]
 800a414:	f7f7 ff0c 	bl	8002230 <_isatty>
 800a418:	1c43      	adds	r3, r0, #1
 800a41a:	d102      	bne.n	800a422 <_isatty_r+0x1a>
 800a41c:	682b      	ldr	r3, [r5, #0]
 800a41e:	b103      	cbz	r3, 800a422 <_isatty_r+0x1a>
 800a420:	6023      	str	r3, [r4, #0]
 800a422:	bd38      	pop	{r3, r4, r5, pc}
 800a424:	200085fc 	.word	0x200085fc

0800a428 <_sbrk_r>:
 800a428:	b538      	push	{r3, r4, r5, lr}
 800a42a:	4d06      	ldr	r5, [pc, #24]	@ (800a444 <_sbrk_r+0x1c>)
 800a42c:	2300      	movs	r3, #0
 800a42e:	4604      	mov	r4, r0
 800a430:	4608      	mov	r0, r1
 800a432:	602b      	str	r3, [r5, #0]
 800a434:	f7f7 ff14 	bl	8002260 <_sbrk>
 800a438:	1c43      	adds	r3, r0, #1
 800a43a:	d102      	bne.n	800a442 <_sbrk_r+0x1a>
 800a43c:	682b      	ldr	r3, [r5, #0]
 800a43e:	b103      	cbz	r3, 800a442 <_sbrk_r+0x1a>
 800a440:	6023      	str	r3, [r4, #0]
 800a442:	bd38      	pop	{r3, r4, r5, pc}
 800a444:	200085fc 	.word	0x200085fc

0800a448 <memcpy>:
 800a448:	440a      	add	r2, r1
 800a44a:	4291      	cmp	r1, r2
 800a44c:	f100 33ff 	add.w	r3, r0, #4294967295
 800a450:	d100      	bne.n	800a454 <memcpy+0xc>
 800a452:	4770      	bx	lr
 800a454:	b510      	push	{r4, lr}
 800a456:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a45a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a45e:	4291      	cmp	r1, r2
 800a460:	d1f9      	bne.n	800a456 <memcpy+0xe>
 800a462:	bd10      	pop	{r4, pc}
 800a464:	0000      	movs	r0, r0
	...

0800a468 <nan>:
 800a468:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a470 <nan+0x8>
 800a46c:	4770      	bx	lr
 800a46e:	bf00      	nop
 800a470:	00000000 	.word	0x00000000
 800a474:	7ff80000 	.word	0x7ff80000

0800a478 <__assert_func>:
 800a478:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a47a:	4614      	mov	r4, r2
 800a47c:	461a      	mov	r2, r3
 800a47e:	4b09      	ldr	r3, [pc, #36]	@ (800a4a4 <__assert_func+0x2c>)
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	4605      	mov	r5, r0
 800a484:	68d8      	ldr	r0, [r3, #12]
 800a486:	b954      	cbnz	r4, 800a49e <__assert_func+0x26>
 800a488:	4b07      	ldr	r3, [pc, #28]	@ (800a4a8 <__assert_func+0x30>)
 800a48a:	461c      	mov	r4, r3
 800a48c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a490:	9100      	str	r1, [sp, #0]
 800a492:	462b      	mov	r3, r5
 800a494:	4905      	ldr	r1, [pc, #20]	@ (800a4ac <__assert_func+0x34>)
 800a496:	f000 fc19 	bl	800accc <fiprintf>
 800a49a:	f000 fc29 	bl	800acf0 <abort>
 800a49e:	4b04      	ldr	r3, [pc, #16]	@ (800a4b0 <__assert_func+0x38>)
 800a4a0:	e7f4      	b.n	800a48c <__assert_func+0x14>
 800a4a2:	bf00      	nop
 800a4a4:	20000090 	.word	0x20000090
 800a4a8:	0800b360 	.word	0x0800b360
 800a4ac:	0800b332 	.word	0x0800b332
 800a4b0:	0800b325 	.word	0x0800b325

0800a4b4 <_calloc_r>:
 800a4b4:	b570      	push	{r4, r5, r6, lr}
 800a4b6:	fba1 5402 	umull	r5, r4, r1, r2
 800a4ba:	b93c      	cbnz	r4, 800a4cc <_calloc_r+0x18>
 800a4bc:	4629      	mov	r1, r5
 800a4be:	f7fd fc7f 	bl	8007dc0 <_malloc_r>
 800a4c2:	4606      	mov	r6, r0
 800a4c4:	b928      	cbnz	r0, 800a4d2 <_calloc_r+0x1e>
 800a4c6:	2600      	movs	r6, #0
 800a4c8:	4630      	mov	r0, r6
 800a4ca:	bd70      	pop	{r4, r5, r6, pc}
 800a4cc:	220c      	movs	r2, #12
 800a4ce:	6002      	str	r2, [r0, #0]
 800a4d0:	e7f9      	b.n	800a4c6 <_calloc_r+0x12>
 800a4d2:	462a      	mov	r2, r5
 800a4d4:	4621      	mov	r1, r4
 800a4d6:	f7fc fd19 	bl	8006f0c <memset>
 800a4da:	e7f5      	b.n	800a4c8 <_calloc_r+0x14>

0800a4dc <rshift>:
 800a4dc:	6903      	ldr	r3, [r0, #16]
 800a4de:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a4e2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a4e6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a4ea:	f100 0414 	add.w	r4, r0, #20
 800a4ee:	dd45      	ble.n	800a57c <rshift+0xa0>
 800a4f0:	f011 011f 	ands.w	r1, r1, #31
 800a4f4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a4f8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a4fc:	d10c      	bne.n	800a518 <rshift+0x3c>
 800a4fe:	f100 0710 	add.w	r7, r0, #16
 800a502:	4629      	mov	r1, r5
 800a504:	42b1      	cmp	r1, r6
 800a506:	d334      	bcc.n	800a572 <rshift+0x96>
 800a508:	1a9b      	subs	r3, r3, r2
 800a50a:	009b      	lsls	r3, r3, #2
 800a50c:	1eea      	subs	r2, r5, #3
 800a50e:	4296      	cmp	r6, r2
 800a510:	bf38      	it	cc
 800a512:	2300      	movcc	r3, #0
 800a514:	4423      	add	r3, r4
 800a516:	e015      	b.n	800a544 <rshift+0x68>
 800a518:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a51c:	f1c1 0820 	rsb	r8, r1, #32
 800a520:	40cf      	lsrs	r7, r1
 800a522:	f105 0e04 	add.w	lr, r5, #4
 800a526:	46a1      	mov	r9, r4
 800a528:	4576      	cmp	r6, lr
 800a52a:	46f4      	mov	ip, lr
 800a52c:	d815      	bhi.n	800a55a <rshift+0x7e>
 800a52e:	1a9a      	subs	r2, r3, r2
 800a530:	0092      	lsls	r2, r2, #2
 800a532:	3a04      	subs	r2, #4
 800a534:	3501      	adds	r5, #1
 800a536:	42ae      	cmp	r6, r5
 800a538:	bf38      	it	cc
 800a53a:	2200      	movcc	r2, #0
 800a53c:	18a3      	adds	r3, r4, r2
 800a53e:	50a7      	str	r7, [r4, r2]
 800a540:	b107      	cbz	r7, 800a544 <rshift+0x68>
 800a542:	3304      	adds	r3, #4
 800a544:	1b1a      	subs	r2, r3, r4
 800a546:	42a3      	cmp	r3, r4
 800a548:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a54c:	bf08      	it	eq
 800a54e:	2300      	moveq	r3, #0
 800a550:	6102      	str	r2, [r0, #16]
 800a552:	bf08      	it	eq
 800a554:	6143      	streq	r3, [r0, #20]
 800a556:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a55a:	f8dc c000 	ldr.w	ip, [ip]
 800a55e:	fa0c fc08 	lsl.w	ip, ip, r8
 800a562:	ea4c 0707 	orr.w	r7, ip, r7
 800a566:	f849 7b04 	str.w	r7, [r9], #4
 800a56a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a56e:	40cf      	lsrs	r7, r1
 800a570:	e7da      	b.n	800a528 <rshift+0x4c>
 800a572:	f851 cb04 	ldr.w	ip, [r1], #4
 800a576:	f847 cf04 	str.w	ip, [r7, #4]!
 800a57a:	e7c3      	b.n	800a504 <rshift+0x28>
 800a57c:	4623      	mov	r3, r4
 800a57e:	e7e1      	b.n	800a544 <rshift+0x68>

0800a580 <__hexdig_fun>:
 800a580:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a584:	2b09      	cmp	r3, #9
 800a586:	d802      	bhi.n	800a58e <__hexdig_fun+0xe>
 800a588:	3820      	subs	r0, #32
 800a58a:	b2c0      	uxtb	r0, r0
 800a58c:	4770      	bx	lr
 800a58e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a592:	2b05      	cmp	r3, #5
 800a594:	d801      	bhi.n	800a59a <__hexdig_fun+0x1a>
 800a596:	3847      	subs	r0, #71	@ 0x47
 800a598:	e7f7      	b.n	800a58a <__hexdig_fun+0xa>
 800a59a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a59e:	2b05      	cmp	r3, #5
 800a5a0:	d801      	bhi.n	800a5a6 <__hexdig_fun+0x26>
 800a5a2:	3827      	subs	r0, #39	@ 0x27
 800a5a4:	e7f1      	b.n	800a58a <__hexdig_fun+0xa>
 800a5a6:	2000      	movs	r0, #0
 800a5a8:	4770      	bx	lr
	...

0800a5ac <__gethex>:
 800a5ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5b0:	b085      	sub	sp, #20
 800a5b2:	468a      	mov	sl, r1
 800a5b4:	9302      	str	r3, [sp, #8]
 800a5b6:	680b      	ldr	r3, [r1, #0]
 800a5b8:	9001      	str	r0, [sp, #4]
 800a5ba:	4690      	mov	r8, r2
 800a5bc:	1c9c      	adds	r4, r3, #2
 800a5be:	46a1      	mov	r9, r4
 800a5c0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a5c4:	2830      	cmp	r0, #48	@ 0x30
 800a5c6:	d0fa      	beq.n	800a5be <__gethex+0x12>
 800a5c8:	eba9 0303 	sub.w	r3, r9, r3
 800a5cc:	f1a3 0b02 	sub.w	fp, r3, #2
 800a5d0:	f7ff ffd6 	bl	800a580 <__hexdig_fun>
 800a5d4:	4605      	mov	r5, r0
 800a5d6:	2800      	cmp	r0, #0
 800a5d8:	d168      	bne.n	800a6ac <__gethex+0x100>
 800a5da:	49a0      	ldr	r1, [pc, #640]	@ (800a85c <__gethex+0x2b0>)
 800a5dc:	2201      	movs	r2, #1
 800a5de:	4648      	mov	r0, r9
 800a5e0:	f7fc fc9c 	bl	8006f1c <strncmp>
 800a5e4:	4607      	mov	r7, r0
 800a5e6:	2800      	cmp	r0, #0
 800a5e8:	d167      	bne.n	800a6ba <__gethex+0x10e>
 800a5ea:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a5ee:	4626      	mov	r6, r4
 800a5f0:	f7ff ffc6 	bl	800a580 <__hexdig_fun>
 800a5f4:	2800      	cmp	r0, #0
 800a5f6:	d062      	beq.n	800a6be <__gethex+0x112>
 800a5f8:	4623      	mov	r3, r4
 800a5fa:	7818      	ldrb	r0, [r3, #0]
 800a5fc:	2830      	cmp	r0, #48	@ 0x30
 800a5fe:	4699      	mov	r9, r3
 800a600:	f103 0301 	add.w	r3, r3, #1
 800a604:	d0f9      	beq.n	800a5fa <__gethex+0x4e>
 800a606:	f7ff ffbb 	bl	800a580 <__hexdig_fun>
 800a60a:	fab0 f580 	clz	r5, r0
 800a60e:	096d      	lsrs	r5, r5, #5
 800a610:	f04f 0b01 	mov.w	fp, #1
 800a614:	464a      	mov	r2, r9
 800a616:	4616      	mov	r6, r2
 800a618:	3201      	adds	r2, #1
 800a61a:	7830      	ldrb	r0, [r6, #0]
 800a61c:	f7ff ffb0 	bl	800a580 <__hexdig_fun>
 800a620:	2800      	cmp	r0, #0
 800a622:	d1f8      	bne.n	800a616 <__gethex+0x6a>
 800a624:	498d      	ldr	r1, [pc, #564]	@ (800a85c <__gethex+0x2b0>)
 800a626:	2201      	movs	r2, #1
 800a628:	4630      	mov	r0, r6
 800a62a:	f7fc fc77 	bl	8006f1c <strncmp>
 800a62e:	2800      	cmp	r0, #0
 800a630:	d13f      	bne.n	800a6b2 <__gethex+0x106>
 800a632:	b944      	cbnz	r4, 800a646 <__gethex+0x9a>
 800a634:	1c74      	adds	r4, r6, #1
 800a636:	4622      	mov	r2, r4
 800a638:	4616      	mov	r6, r2
 800a63a:	3201      	adds	r2, #1
 800a63c:	7830      	ldrb	r0, [r6, #0]
 800a63e:	f7ff ff9f 	bl	800a580 <__hexdig_fun>
 800a642:	2800      	cmp	r0, #0
 800a644:	d1f8      	bne.n	800a638 <__gethex+0x8c>
 800a646:	1ba4      	subs	r4, r4, r6
 800a648:	00a7      	lsls	r7, r4, #2
 800a64a:	7833      	ldrb	r3, [r6, #0]
 800a64c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a650:	2b50      	cmp	r3, #80	@ 0x50
 800a652:	d13e      	bne.n	800a6d2 <__gethex+0x126>
 800a654:	7873      	ldrb	r3, [r6, #1]
 800a656:	2b2b      	cmp	r3, #43	@ 0x2b
 800a658:	d033      	beq.n	800a6c2 <__gethex+0x116>
 800a65a:	2b2d      	cmp	r3, #45	@ 0x2d
 800a65c:	d034      	beq.n	800a6c8 <__gethex+0x11c>
 800a65e:	1c71      	adds	r1, r6, #1
 800a660:	2400      	movs	r4, #0
 800a662:	7808      	ldrb	r0, [r1, #0]
 800a664:	f7ff ff8c 	bl	800a580 <__hexdig_fun>
 800a668:	1e43      	subs	r3, r0, #1
 800a66a:	b2db      	uxtb	r3, r3
 800a66c:	2b18      	cmp	r3, #24
 800a66e:	d830      	bhi.n	800a6d2 <__gethex+0x126>
 800a670:	f1a0 0210 	sub.w	r2, r0, #16
 800a674:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a678:	f7ff ff82 	bl	800a580 <__hexdig_fun>
 800a67c:	f100 3cff 	add.w	ip, r0, #4294967295
 800a680:	fa5f fc8c 	uxtb.w	ip, ip
 800a684:	f1bc 0f18 	cmp.w	ip, #24
 800a688:	f04f 030a 	mov.w	r3, #10
 800a68c:	d91e      	bls.n	800a6cc <__gethex+0x120>
 800a68e:	b104      	cbz	r4, 800a692 <__gethex+0xe6>
 800a690:	4252      	negs	r2, r2
 800a692:	4417      	add	r7, r2
 800a694:	f8ca 1000 	str.w	r1, [sl]
 800a698:	b1ed      	cbz	r5, 800a6d6 <__gethex+0x12a>
 800a69a:	f1bb 0f00 	cmp.w	fp, #0
 800a69e:	bf0c      	ite	eq
 800a6a0:	2506      	moveq	r5, #6
 800a6a2:	2500      	movne	r5, #0
 800a6a4:	4628      	mov	r0, r5
 800a6a6:	b005      	add	sp, #20
 800a6a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6ac:	2500      	movs	r5, #0
 800a6ae:	462c      	mov	r4, r5
 800a6b0:	e7b0      	b.n	800a614 <__gethex+0x68>
 800a6b2:	2c00      	cmp	r4, #0
 800a6b4:	d1c7      	bne.n	800a646 <__gethex+0x9a>
 800a6b6:	4627      	mov	r7, r4
 800a6b8:	e7c7      	b.n	800a64a <__gethex+0x9e>
 800a6ba:	464e      	mov	r6, r9
 800a6bc:	462f      	mov	r7, r5
 800a6be:	2501      	movs	r5, #1
 800a6c0:	e7c3      	b.n	800a64a <__gethex+0x9e>
 800a6c2:	2400      	movs	r4, #0
 800a6c4:	1cb1      	adds	r1, r6, #2
 800a6c6:	e7cc      	b.n	800a662 <__gethex+0xb6>
 800a6c8:	2401      	movs	r4, #1
 800a6ca:	e7fb      	b.n	800a6c4 <__gethex+0x118>
 800a6cc:	fb03 0002 	mla	r0, r3, r2, r0
 800a6d0:	e7ce      	b.n	800a670 <__gethex+0xc4>
 800a6d2:	4631      	mov	r1, r6
 800a6d4:	e7de      	b.n	800a694 <__gethex+0xe8>
 800a6d6:	eba6 0309 	sub.w	r3, r6, r9
 800a6da:	3b01      	subs	r3, #1
 800a6dc:	4629      	mov	r1, r5
 800a6de:	2b07      	cmp	r3, #7
 800a6e0:	dc0a      	bgt.n	800a6f8 <__gethex+0x14c>
 800a6e2:	9801      	ldr	r0, [sp, #4]
 800a6e4:	f7fd fbf8 	bl	8007ed8 <_Balloc>
 800a6e8:	4604      	mov	r4, r0
 800a6ea:	b940      	cbnz	r0, 800a6fe <__gethex+0x152>
 800a6ec:	4b5c      	ldr	r3, [pc, #368]	@ (800a860 <__gethex+0x2b4>)
 800a6ee:	4602      	mov	r2, r0
 800a6f0:	21e4      	movs	r1, #228	@ 0xe4
 800a6f2:	485c      	ldr	r0, [pc, #368]	@ (800a864 <__gethex+0x2b8>)
 800a6f4:	f7ff fec0 	bl	800a478 <__assert_func>
 800a6f8:	3101      	adds	r1, #1
 800a6fa:	105b      	asrs	r3, r3, #1
 800a6fc:	e7ef      	b.n	800a6de <__gethex+0x132>
 800a6fe:	f100 0a14 	add.w	sl, r0, #20
 800a702:	2300      	movs	r3, #0
 800a704:	4655      	mov	r5, sl
 800a706:	469b      	mov	fp, r3
 800a708:	45b1      	cmp	r9, r6
 800a70a:	d337      	bcc.n	800a77c <__gethex+0x1d0>
 800a70c:	f845 bb04 	str.w	fp, [r5], #4
 800a710:	eba5 050a 	sub.w	r5, r5, sl
 800a714:	10ad      	asrs	r5, r5, #2
 800a716:	6125      	str	r5, [r4, #16]
 800a718:	4658      	mov	r0, fp
 800a71a:	f7fd fccf 	bl	80080bc <__hi0bits>
 800a71e:	016d      	lsls	r5, r5, #5
 800a720:	f8d8 6000 	ldr.w	r6, [r8]
 800a724:	1a2d      	subs	r5, r5, r0
 800a726:	42b5      	cmp	r5, r6
 800a728:	dd54      	ble.n	800a7d4 <__gethex+0x228>
 800a72a:	1bad      	subs	r5, r5, r6
 800a72c:	4629      	mov	r1, r5
 800a72e:	4620      	mov	r0, r4
 800a730:	f7fe f863 	bl	80087fa <__any_on>
 800a734:	4681      	mov	r9, r0
 800a736:	b178      	cbz	r0, 800a758 <__gethex+0x1ac>
 800a738:	1e6b      	subs	r3, r5, #1
 800a73a:	1159      	asrs	r1, r3, #5
 800a73c:	f003 021f 	and.w	r2, r3, #31
 800a740:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a744:	f04f 0901 	mov.w	r9, #1
 800a748:	fa09 f202 	lsl.w	r2, r9, r2
 800a74c:	420a      	tst	r2, r1
 800a74e:	d003      	beq.n	800a758 <__gethex+0x1ac>
 800a750:	454b      	cmp	r3, r9
 800a752:	dc36      	bgt.n	800a7c2 <__gethex+0x216>
 800a754:	f04f 0902 	mov.w	r9, #2
 800a758:	4629      	mov	r1, r5
 800a75a:	4620      	mov	r0, r4
 800a75c:	f7ff febe 	bl	800a4dc <rshift>
 800a760:	442f      	add	r7, r5
 800a762:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a766:	42bb      	cmp	r3, r7
 800a768:	da42      	bge.n	800a7f0 <__gethex+0x244>
 800a76a:	9801      	ldr	r0, [sp, #4]
 800a76c:	4621      	mov	r1, r4
 800a76e:	f7fd fbf3 	bl	8007f58 <_Bfree>
 800a772:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a774:	2300      	movs	r3, #0
 800a776:	6013      	str	r3, [r2, #0]
 800a778:	25a3      	movs	r5, #163	@ 0xa3
 800a77a:	e793      	b.n	800a6a4 <__gethex+0xf8>
 800a77c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a780:	2a2e      	cmp	r2, #46	@ 0x2e
 800a782:	d012      	beq.n	800a7aa <__gethex+0x1fe>
 800a784:	2b20      	cmp	r3, #32
 800a786:	d104      	bne.n	800a792 <__gethex+0x1e6>
 800a788:	f845 bb04 	str.w	fp, [r5], #4
 800a78c:	f04f 0b00 	mov.w	fp, #0
 800a790:	465b      	mov	r3, fp
 800a792:	7830      	ldrb	r0, [r6, #0]
 800a794:	9303      	str	r3, [sp, #12]
 800a796:	f7ff fef3 	bl	800a580 <__hexdig_fun>
 800a79a:	9b03      	ldr	r3, [sp, #12]
 800a79c:	f000 000f 	and.w	r0, r0, #15
 800a7a0:	4098      	lsls	r0, r3
 800a7a2:	ea4b 0b00 	orr.w	fp, fp, r0
 800a7a6:	3304      	adds	r3, #4
 800a7a8:	e7ae      	b.n	800a708 <__gethex+0x15c>
 800a7aa:	45b1      	cmp	r9, r6
 800a7ac:	d8ea      	bhi.n	800a784 <__gethex+0x1d8>
 800a7ae:	492b      	ldr	r1, [pc, #172]	@ (800a85c <__gethex+0x2b0>)
 800a7b0:	9303      	str	r3, [sp, #12]
 800a7b2:	2201      	movs	r2, #1
 800a7b4:	4630      	mov	r0, r6
 800a7b6:	f7fc fbb1 	bl	8006f1c <strncmp>
 800a7ba:	9b03      	ldr	r3, [sp, #12]
 800a7bc:	2800      	cmp	r0, #0
 800a7be:	d1e1      	bne.n	800a784 <__gethex+0x1d8>
 800a7c0:	e7a2      	b.n	800a708 <__gethex+0x15c>
 800a7c2:	1ea9      	subs	r1, r5, #2
 800a7c4:	4620      	mov	r0, r4
 800a7c6:	f7fe f818 	bl	80087fa <__any_on>
 800a7ca:	2800      	cmp	r0, #0
 800a7cc:	d0c2      	beq.n	800a754 <__gethex+0x1a8>
 800a7ce:	f04f 0903 	mov.w	r9, #3
 800a7d2:	e7c1      	b.n	800a758 <__gethex+0x1ac>
 800a7d4:	da09      	bge.n	800a7ea <__gethex+0x23e>
 800a7d6:	1b75      	subs	r5, r6, r5
 800a7d8:	4621      	mov	r1, r4
 800a7da:	9801      	ldr	r0, [sp, #4]
 800a7dc:	462a      	mov	r2, r5
 800a7de:	f7fd fdd3 	bl	8008388 <__lshift>
 800a7e2:	1b7f      	subs	r7, r7, r5
 800a7e4:	4604      	mov	r4, r0
 800a7e6:	f100 0a14 	add.w	sl, r0, #20
 800a7ea:	f04f 0900 	mov.w	r9, #0
 800a7ee:	e7b8      	b.n	800a762 <__gethex+0x1b6>
 800a7f0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a7f4:	42bd      	cmp	r5, r7
 800a7f6:	dd6f      	ble.n	800a8d8 <__gethex+0x32c>
 800a7f8:	1bed      	subs	r5, r5, r7
 800a7fa:	42ae      	cmp	r6, r5
 800a7fc:	dc34      	bgt.n	800a868 <__gethex+0x2bc>
 800a7fe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a802:	2b02      	cmp	r3, #2
 800a804:	d022      	beq.n	800a84c <__gethex+0x2a0>
 800a806:	2b03      	cmp	r3, #3
 800a808:	d024      	beq.n	800a854 <__gethex+0x2a8>
 800a80a:	2b01      	cmp	r3, #1
 800a80c:	d115      	bne.n	800a83a <__gethex+0x28e>
 800a80e:	42ae      	cmp	r6, r5
 800a810:	d113      	bne.n	800a83a <__gethex+0x28e>
 800a812:	2e01      	cmp	r6, #1
 800a814:	d10b      	bne.n	800a82e <__gethex+0x282>
 800a816:	9a02      	ldr	r2, [sp, #8]
 800a818:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a81c:	6013      	str	r3, [r2, #0]
 800a81e:	2301      	movs	r3, #1
 800a820:	6123      	str	r3, [r4, #16]
 800a822:	f8ca 3000 	str.w	r3, [sl]
 800a826:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a828:	2562      	movs	r5, #98	@ 0x62
 800a82a:	601c      	str	r4, [r3, #0]
 800a82c:	e73a      	b.n	800a6a4 <__gethex+0xf8>
 800a82e:	1e71      	subs	r1, r6, #1
 800a830:	4620      	mov	r0, r4
 800a832:	f7fd ffe2 	bl	80087fa <__any_on>
 800a836:	2800      	cmp	r0, #0
 800a838:	d1ed      	bne.n	800a816 <__gethex+0x26a>
 800a83a:	9801      	ldr	r0, [sp, #4]
 800a83c:	4621      	mov	r1, r4
 800a83e:	f7fd fb8b 	bl	8007f58 <_Bfree>
 800a842:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a844:	2300      	movs	r3, #0
 800a846:	6013      	str	r3, [r2, #0]
 800a848:	2550      	movs	r5, #80	@ 0x50
 800a84a:	e72b      	b.n	800a6a4 <__gethex+0xf8>
 800a84c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d1f3      	bne.n	800a83a <__gethex+0x28e>
 800a852:	e7e0      	b.n	800a816 <__gethex+0x26a>
 800a854:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a856:	2b00      	cmp	r3, #0
 800a858:	d1dd      	bne.n	800a816 <__gethex+0x26a>
 800a85a:	e7ee      	b.n	800a83a <__gethex+0x28e>
 800a85c:	0800b198 	.word	0x0800b198
 800a860:	0800b02b 	.word	0x0800b02b
 800a864:	0800b361 	.word	0x0800b361
 800a868:	1e6f      	subs	r7, r5, #1
 800a86a:	f1b9 0f00 	cmp.w	r9, #0
 800a86e:	d130      	bne.n	800a8d2 <__gethex+0x326>
 800a870:	b127      	cbz	r7, 800a87c <__gethex+0x2d0>
 800a872:	4639      	mov	r1, r7
 800a874:	4620      	mov	r0, r4
 800a876:	f7fd ffc0 	bl	80087fa <__any_on>
 800a87a:	4681      	mov	r9, r0
 800a87c:	117a      	asrs	r2, r7, #5
 800a87e:	2301      	movs	r3, #1
 800a880:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a884:	f007 071f 	and.w	r7, r7, #31
 800a888:	40bb      	lsls	r3, r7
 800a88a:	4213      	tst	r3, r2
 800a88c:	4629      	mov	r1, r5
 800a88e:	4620      	mov	r0, r4
 800a890:	bf18      	it	ne
 800a892:	f049 0902 	orrne.w	r9, r9, #2
 800a896:	f7ff fe21 	bl	800a4dc <rshift>
 800a89a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800a89e:	1b76      	subs	r6, r6, r5
 800a8a0:	2502      	movs	r5, #2
 800a8a2:	f1b9 0f00 	cmp.w	r9, #0
 800a8a6:	d047      	beq.n	800a938 <__gethex+0x38c>
 800a8a8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a8ac:	2b02      	cmp	r3, #2
 800a8ae:	d015      	beq.n	800a8dc <__gethex+0x330>
 800a8b0:	2b03      	cmp	r3, #3
 800a8b2:	d017      	beq.n	800a8e4 <__gethex+0x338>
 800a8b4:	2b01      	cmp	r3, #1
 800a8b6:	d109      	bne.n	800a8cc <__gethex+0x320>
 800a8b8:	f019 0f02 	tst.w	r9, #2
 800a8bc:	d006      	beq.n	800a8cc <__gethex+0x320>
 800a8be:	f8da 3000 	ldr.w	r3, [sl]
 800a8c2:	ea49 0903 	orr.w	r9, r9, r3
 800a8c6:	f019 0f01 	tst.w	r9, #1
 800a8ca:	d10e      	bne.n	800a8ea <__gethex+0x33e>
 800a8cc:	f045 0510 	orr.w	r5, r5, #16
 800a8d0:	e032      	b.n	800a938 <__gethex+0x38c>
 800a8d2:	f04f 0901 	mov.w	r9, #1
 800a8d6:	e7d1      	b.n	800a87c <__gethex+0x2d0>
 800a8d8:	2501      	movs	r5, #1
 800a8da:	e7e2      	b.n	800a8a2 <__gethex+0x2f6>
 800a8dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a8de:	f1c3 0301 	rsb	r3, r3, #1
 800a8e2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a8e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d0f0      	beq.n	800a8cc <__gethex+0x320>
 800a8ea:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a8ee:	f104 0314 	add.w	r3, r4, #20
 800a8f2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a8f6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a8fa:	f04f 0c00 	mov.w	ip, #0
 800a8fe:	4618      	mov	r0, r3
 800a900:	f853 2b04 	ldr.w	r2, [r3], #4
 800a904:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a908:	d01b      	beq.n	800a942 <__gethex+0x396>
 800a90a:	3201      	adds	r2, #1
 800a90c:	6002      	str	r2, [r0, #0]
 800a90e:	2d02      	cmp	r5, #2
 800a910:	f104 0314 	add.w	r3, r4, #20
 800a914:	d13c      	bne.n	800a990 <__gethex+0x3e4>
 800a916:	f8d8 2000 	ldr.w	r2, [r8]
 800a91a:	3a01      	subs	r2, #1
 800a91c:	42b2      	cmp	r2, r6
 800a91e:	d109      	bne.n	800a934 <__gethex+0x388>
 800a920:	1171      	asrs	r1, r6, #5
 800a922:	2201      	movs	r2, #1
 800a924:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a928:	f006 061f 	and.w	r6, r6, #31
 800a92c:	fa02 f606 	lsl.w	r6, r2, r6
 800a930:	421e      	tst	r6, r3
 800a932:	d13a      	bne.n	800a9aa <__gethex+0x3fe>
 800a934:	f045 0520 	orr.w	r5, r5, #32
 800a938:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a93a:	601c      	str	r4, [r3, #0]
 800a93c:	9b02      	ldr	r3, [sp, #8]
 800a93e:	601f      	str	r7, [r3, #0]
 800a940:	e6b0      	b.n	800a6a4 <__gethex+0xf8>
 800a942:	4299      	cmp	r1, r3
 800a944:	f843 cc04 	str.w	ip, [r3, #-4]
 800a948:	d8d9      	bhi.n	800a8fe <__gethex+0x352>
 800a94a:	68a3      	ldr	r3, [r4, #8]
 800a94c:	459b      	cmp	fp, r3
 800a94e:	db17      	blt.n	800a980 <__gethex+0x3d4>
 800a950:	6861      	ldr	r1, [r4, #4]
 800a952:	9801      	ldr	r0, [sp, #4]
 800a954:	3101      	adds	r1, #1
 800a956:	f7fd fabf 	bl	8007ed8 <_Balloc>
 800a95a:	4681      	mov	r9, r0
 800a95c:	b918      	cbnz	r0, 800a966 <__gethex+0x3ba>
 800a95e:	4b1a      	ldr	r3, [pc, #104]	@ (800a9c8 <__gethex+0x41c>)
 800a960:	4602      	mov	r2, r0
 800a962:	2184      	movs	r1, #132	@ 0x84
 800a964:	e6c5      	b.n	800a6f2 <__gethex+0x146>
 800a966:	6922      	ldr	r2, [r4, #16]
 800a968:	3202      	adds	r2, #2
 800a96a:	f104 010c 	add.w	r1, r4, #12
 800a96e:	0092      	lsls	r2, r2, #2
 800a970:	300c      	adds	r0, #12
 800a972:	f7ff fd69 	bl	800a448 <memcpy>
 800a976:	4621      	mov	r1, r4
 800a978:	9801      	ldr	r0, [sp, #4]
 800a97a:	f7fd faed 	bl	8007f58 <_Bfree>
 800a97e:	464c      	mov	r4, r9
 800a980:	6923      	ldr	r3, [r4, #16]
 800a982:	1c5a      	adds	r2, r3, #1
 800a984:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a988:	6122      	str	r2, [r4, #16]
 800a98a:	2201      	movs	r2, #1
 800a98c:	615a      	str	r2, [r3, #20]
 800a98e:	e7be      	b.n	800a90e <__gethex+0x362>
 800a990:	6922      	ldr	r2, [r4, #16]
 800a992:	455a      	cmp	r2, fp
 800a994:	dd0b      	ble.n	800a9ae <__gethex+0x402>
 800a996:	2101      	movs	r1, #1
 800a998:	4620      	mov	r0, r4
 800a99a:	f7ff fd9f 	bl	800a4dc <rshift>
 800a99e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a9a2:	3701      	adds	r7, #1
 800a9a4:	42bb      	cmp	r3, r7
 800a9a6:	f6ff aee0 	blt.w	800a76a <__gethex+0x1be>
 800a9aa:	2501      	movs	r5, #1
 800a9ac:	e7c2      	b.n	800a934 <__gethex+0x388>
 800a9ae:	f016 061f 	ands.w	r6, r6, #31
 800a9b2:	d0fa      	beq.n	800a9aa <__gethex+0x3fe>
 800a9b4:	4453      	add	r3, sl
 800a9b6:	f1c6 0620 	rsb	r6, r6, #32
 800a9ba:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a9be:	f7fd fb7d 	bl	80080bc <__hi0bits>
 800a9c2:	42b0      	cmp	r0, r6
 800a9c4:	dbe7      	blt.n	800a996 <__gethex+0x3ea>
 800a9c6:	e7f0      	b.n	800a9aa <__gethex+0x3fe>
 800a9c8:	0800b02b 	.word	0x0800b02b

0800a9cc <L_shift>:
 800a9cc:	f1c2 0208 	rsb	r2, r2, #8
 800a9d0:	0092      	lsls	r2, r2, #2
 800a9d2:	b570      	push	{r4, r5, r6, lr}
 800a9d4:	f1c2 0620 	rsb	r6, r2, #32
 800a9d8:	6843      	ldr	r3, [r0, #4]
 800a9da:	6804      	ldr	r4, [r0, #0]
 800a9dc:	fa03 f506 	lsl.w	r5, r3, r6
 800a9e0:	432c      	orrs	r4, r5
 800a9e2:	40d3      	lsrs	r3, r2
 800a9e4:	6004      	str	r4, [r0, #0]
 800a9e6:	f840 3f04 	str.w	r3, [r0, #4]!
 800a9ea:	4288      	cmp	r0, r1
 800a9ec:	d3f4      	bcc.n	800a9d8 <L_shift+0xc>
 800a9ee:	bd70      	pop	{r4, r5, r6, pc}

0800a9f0 <__match>:
 800a9f0:	b530      	push	{r4, r5, lr}
 800a9f2:	6803      	ldr	r3, [r0, #0]
 800a9f4:	3301      	adds	r3, #1
 800a9f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a9fa:	b914      	cbnz	r4, 800aa02 <__match+0x12>
 800a9fc:	6003      	str	r3, [r0, #0]
 800a9fe:	2001      	movs	r0, #1
 800aa00:	bd30      	pop	{r4, r5, pc}
 800aa02:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aa06:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800aa0a:	2d19      	cmp	r5, #25
 800aa0c:	bf98      	it	ls
 800aa0e:	3220      	addls	r2, #32
 800aa10:	42a2      	cmp	r2, r4
 800aa12:	d0f0      	beq.n	800a9f6 <__match+0x6>
 800aa14:	2000      	movs	r0, #0
 800aa16:	e7f3      	b.n	800aa00 <__match+0x10>

0800aa18 <__hexnan>:
 800aa18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa1c:	680b      	ldr	r3, [r1, #0]
 800aa1e:	6801      	ldr	r1, [r0, #0]
 800aa20:	115e      	asrs	r6, r3, #5
 800aa22:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800aa26:	f013 031f 	ands.w	r3, r3, #31
 800aa2a:	b087      	sub	sp, #28
 800aa2c:	bf18      	it	ne
 800aa2e:	3604      	addne	r6, #4
 800aa30:	2500      	movs	r5, #0
 800aa32:	1f37      	subs	r7, r6, #4
 800aa34:	4682      	mov	sl, r0
 800aa36:	4690      	mov	r8, r2
 800aa38:	9301      	str	r3, [sp, #4]
 800aa3a:	f846 5c04 	str.w	r5, [r6, #-4]
 800aa3e:	46b9      	mov	r9, r7
 800aa40:	463c      	mov	r4, r7
 800aa42:	9502      	str	r5, [sp, #8]
 800aa44:	46ab      	mov	fp, r5
 800aa46:	784a      	ldrb	r2, [r1, #1]
 800aa48:	1c4b      	adds	r3, r1, #1
 800aa4a:	9303      	str	r3, [sp, #12]
 800aa4c:	b342      	cbz	r2, 800aaa0 <__hexnan+0x88>
 800aa4e:	4610      	mov	r0, r2
 800aa50:	9105      	str	r1, [sp, #20]
 800aa52:	9204      	str	r2, [sp, #16]
 800aa54:	f7ff fd94 	bl	800a580 <__hexdig_fun>
 800aa58:	2800      	cmp	r0, #0
 800aa5a:	d151      	bne.n	800ab00 <__hexnan+0xe8>
 800aa5c:	9a04      	ldr	r2, [sp, #16]
 800aa5e:	9905      	ldr	r1, [sp, #20]
 800aa60:	2a20      	cmp	r2, #32
 800aa62:	d818      	bhi.n	800aa96 <__hexnan+0x7e>
 800aa64:	9b02      	ldr	r3, [sp, #8]
 800aa66:	459b      	cmp	fp, r3
 800aa68:	dd13      	ble.n	800aa92 <__hexnan+0x7a>
 800aa6a:	454c      	cmp	r4, r9
 800aa6c:	d206      	bcs.n	800aa7c <__hexnan+0x64>
 800aa6e:	2d07      	cmp	r5, #7
 800aa70:	dc04      	bgt.n	800aa7c <__hexnan+0x64>
 800aa72:	462a      	mov	r2, r5
 800aa74:	4649      	mov	r1, r9
 800aa76:	4620      	mov	r0, r4
 800aa78:	f7ff ffa8 	bl	800a9cc <L_shift>
 800aa7c:	4544      	cmp	r4, r8
 800aa7e:	d952      	bls.n	800ab26 <__hexnan+0x10e>
 800aa80:	2300      	movs	r3, #0
 800aa82:	f1a4 0904 	sub.w	r9, r4, #4
 800aa86:	f844 3c04 	str.w	r3, [r4, #-4]
 800aa8a:	f8cd b008 	str.w	fp, [sp, #8]
 800aa8e:	464c      	mov	r4, r9
 800aa90:	461d      	mov	r5, r3
 800aa92:	9903      	ldr	r1, [sp, #12]
 800aa94:	e7d7      	b.n	800aa46 <__hexnan+0x2e>
 800aa96:	2a29      	cmp	r2, #41	@ 0x29
 800aa98:	d157      	bne.n	800ab4a <__hexnan+0x132>
 800aa9a:	3102      	adds	r1, #2
 800aa9c:	f8ca 1000 	str.w	r1, [sl]
 800aaa0:	f1bb 0f00 	cmp.w	fp, #0
 800aaa4:	d051      	beq.n	800ab4a <__hexnan+0x132>
 800aaa6:	454c      	cmp	r4, r9
 800aaa8:	d206      	bcs.n	800aab8 <__hexnan+0xa0>
 800aaaa:	2d07      	cmp	r5, #7
 800aaac:	dc04      	bgt.n	800aab8 <__hexnan+0xa0>
 800aaae:	462a      	mov	r2, r5
 800aab0:	4649      	mov	r1, r9
 800aab2:	4620      	mov	r0, r4
 800aab4:	f7ff ff8a 	bl	800a9cc <L_shift>
 800aab8:	4544      	cmp	r4, r8
 800aaba:	d936      	bls.n	800ab2a <__hexnan+0x112>
 800aabc:	f1a8 0204 	sub.w	r2, r8, #4
 800aac0:	4623      	mov	r3, r4
 800aac2:	f853 1b04 	ldr.w	r1, [r3], #4
 800aac6:	f842 1f04 	str.w	r1, [r2, #4]!
 800aaca:	429f      	cmp	r7, r3
 800aacc:	d2f9      	bcs.n	800aac2 <__hexnan+0xaa>
 800aace:	1b3b      	subs	r3, r7, r4
 800aad0:	f023 0303 	bic.w	r3, r3, #3
 800aad4:	3304      	adds	r3, #4
 800aad6:	3401      	adds	r4, #1
 800aad8:	3e03      	subs	r6, #3
 800aada:	42b4      	cmp	r4, r6
 800aadc:	bf88      	it	hi
 800aade:	2304      	movhi	r3, #4
 800aae0:	4443      	add	r3, r8
 800aae2:	2200      	movs	r2, #0
 800aae4:	f843 2b04 	str.w	r2, [r3], #4
 800aae8:	429f      	cmp	r7, r3
 800aaea:	d2fb      	bcs.n	800aae4 <__hexnan+0xcc>
 800aaec:	683b      	ldr	r3, [r7, #0]
 800aaee:	b91b      	cbnz	r3, 800aaf8 <__hexnan+0xe0>
 800aaf0:	4547      	cmp	r7, r8
 800aaf2:	d128      	bne.n	800ab46 <__hexnan+0x12e>
 800aaf4:	2301      	movs	r3, #1
 800aaf6:	603b      	str	r3, [r7, #0]
 800aaf8:	2005      	movs	r0, #5
 800aafa:	b007      	add	sp, #28
 800aafc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab00:	3501      	adds	r5, #1
 800ab02:	2d08      	cmp	r5, #8
 800ab04:	f10b 0b01 	add.w	fp, fp, #1
 800ab08:	dd06      	ble.n	800ab18 <__hexnan+0x100>
 800ab0a:	4544      	cmp	r4, r8
 800ab0c:	d9c1      	bls.n	800aa92 <__hexnan+0x7a>
 800ab0e:	2300      	movs	r3, #0
 800ab10:	f844 3c04 	str.w	r3, [r4, #-4]
 800ab14:	2501      	movs	r5, #1
 800ab16:	3c04      	subs	r4, #4
 800ab18:	6822      	ldr	r2, [r4, #0]
 800ab1a:	f000 000f 	and.w	r0, r0, #15
 800ab1e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ab22:	6020      	str	r0, [r4, #0]
 800ab24:	e7b5      	b.n	800aa92 <__hexnan+0x7a>
 800ab26:	2508      	movs	r5, #8
 800ab28:	e7b3      	b.n	800aa92 <__hexnan+0x7a>
 800ab2a:	9b01      	ldr	r3, [sp, #4]
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d0dd      	beq.n	800aaec <__hexnan+0xd4>
 800ab30:	f1c3 0320 	rsb	r3, r3, #32
 800ab34:	f04f 32ff 	mov.w	r2, #4294967295
 800ab38:	40da      	lsrs	r2, r3
 800ab3a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800ab3e:	4013      	ands	r3, r2
 800ab40:	f846 3c04 	str.w	r3, [r6, #-4]
 800ab44:	e7d2      	b.n	800aaec <__hexnan+0xd4>
 800ab46:	3f04      	subs	r7, #4
 800ab48:	e7d0      	b.n	800aaec <__hexnan+0xd4>
 800ab4a:	2004      	movs	r0, #4
 800ab4c:	e7d5      	b.n	800aafa <__hexnan+0xe2>

0800ab4e <__ascii_mbtowc>:
 800ab4e:	b082      	sub	sp, #8
 800ab50:	b901      	cbnz	r1, 800ab54 <__ascii_mbtowc+0x6>
 800ab52:	a901      	add	r1, sp, #4
 800ab54:	b142      	cbz	r2, 800ab68 <__ascii_mbtowc+0x1a>
 800ab56:	b14b      	cbz	r3, 800ab6c <__ascii_mbtowc+0x1e>
 800ab58:	7813      	ldrb	r3, [r2, #0]
 800ab5a:	600b      	str	r3, [r1, #0]
 800ab5c:	7812      	ldrb	r2, [r2, #0]
 800ab5e:	1e10      	subs	r0, r2, #0
 800ab60:	bf18      	it	ne
 800ab62:	2001      	movne	r0, #1
 800ab64:	b002      	add	sp, #8
 800ab66:	4770      	bx	lr
 800ab68:	4610      	mov	r0, r2
 800ab6a:	e7fb      	b.n	800ab64 <__ascii_mbtowc+0x16>
 800ab6c:	f06f 0001 	mvn.w	r0, #1
 800ab70:	e7f8      	b.n	800ab64 <__ascii_mbtowc+0x16>

0800ab72 <_realloc_r>:
 800ab72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab76:	4680      	mov	r8, r0
 800ab78:	4615      	mov	r5, r2
 800ab7a:	460c      	mov	r4, r1
 800ab7c:	b921      	cbnz	r1, 800ab88 <_realloc_r+0x16>
 800ab7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ab82:	4611      	mov	r1, r2
 800ab84:	f7fd b91c 	b.w	8007dc0 <_malloc_r>
 800ab88:	b92a      	cbnz	r2, 800ab96 <_realloc_r+0x24>
 800ab8a:	f7fd f8a5 	bl	8007cd8 <_free_r>
 800ab8e:	2400      	movs	r4, #0
 800ab90:	4620      	mov	r0, r4
 800ab92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab96:	f000 f8b2 	bl	800acfe <_malloc_usable_size_r>
 800ab9a:	4285      	cmp	r5, r0
 800ab9c:	4606      	mov	r6, r0
 800ab9e:	d802      	bhi.n	800aba6 <_realloc_r+0x34>
 800aba0:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800aba4:	d8f4      	bhi.n	800ab90 <_realloc_r+0x1e>
 800aba6:	4629      	mov	r1, r5
 800aba8:	4640      	mov	r0, r8
 800abaa:	f7fd f909 	bl	8007dc0 <_malloc_r>
 800abae:	4607      	mov	r7, r0
 800abb0:	2800      	cmp	r0, #0
 800abb2:	d0ec      	beq.n	800ab8e <_realloc_r+0x1c>
 800abb4:	42b5      	cmp	r5, r6
 800abb6:	462a      	mov	r2, r5
 800abb8:	4621      	mov	r1, r4
 800abba:	bf28      	it	cs
 800abbc:	4632      	movcs	r2, r6
 800abbe:	f7ff fc43 	bl	800a448 <memcpy>
 800abc2:	4621      	mov	r1, r4
 800abc4:	4640      	mov	r0, r8
 800abc6:	f7fd f887 	bl	8007cd8 <_free_r>
 800abca:	463c      	mov	r4, r7
 800abcc:	e7e0      	b.n	800ab90 <_realloc_r+0x1e>
	...

0800abd0 <_strtoul_l.constprop.0>:
 800abd0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800abd4:	4e34      	ldr	r6, [pc, #208]	@ (800aca8 <_strtoul_l.constprop.0+0xd8>)
 800abd6:	4686      	mov	lr, r0
 800abd8:	460d      	mov	r5, r1
 800abda:	4628      	mov	r0, r5
 800abdc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800abe0:	5d37      	ldrb	r7, [r6, r4]
 800abe2:	f017 0708 	ands.w	r7, r7, #8
 800abe6:	d1f8      	bne.n	800abda <_strtoul_l.constprop.0+0xa>
 800abe8:	2c2d      	cmp	r4, #45	@ 0x2d
 800abea:	d12f      	bne.n	800ac4c <_strtoul_l.constprop.0+0x7c>
 800abec:	782c      	ldrb	r4, [r5, #0]
 800abee:	2701      	movs	r7, #1
 800abf0:	1c85      	adds	r5, r0, #2
 800abf2:	f033 0010 	bics.w	r0, r3, #16
 800abf6:	d109      	bne.n	800ac0c <_strtoul_l.constprop.0+0x3c>
 800abf8:	2c30      	cmp	r4, #48	@ 0x30
 800abfa:	d12c      	bne.n	800ac56 <_strtoul_l.constprop.0+0x86>
 800abfc:	7828      	ldrb	r0, [r5, #0]
 800abfe:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800ac02:	2858      	cmp	r0, #88	@ 0x58
 800ac04:	d127      	bne.n	800ac56 <_strtoul_l.constprop.0+0x86>
 800ac06:	786c      	ldrb	r4, [r5, #1]
 800ac08:	2310      	movs	r3, #16
 800ac0a:	3502      	adds	r5, #2
 800ac0c:	f04f 38ff 	mov.w	r8, #4294967295
 800ac10:	2600      	movs	r6, #0
 800ac12:	fbb8 f8f3 	udiv	r8, r8, r3
 800ac16:	fb03 f908 	mul.w	r9, r3, r8
 800ac1a:	ea6f 0909 	mvn.w	r9, r9
 800ac1e:	4630      	mov	r0, r6
 800ac20:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800ac24:	f1bc 0f09 	cmp.w	ip, #9
 800ac28:	d81c      	bhi.n	800ac64 <_strtoul_l.constprop.0+0x94>
 800ac2a:	4664      	mov	r4, ip
 800ac2c:	42a3      	cmp	r3, r4
 800ac2e:	dd2a      	ble.n	800ac86 <_strtoul_l.constprop.0+0xb6>
 800ac30:	f1b6 3fff 	cmp.w	r6, #4294967295
 800ac34:	d007      	beq.n	800ac46 <_strtoul_l.constprop.0+0x76>
 800ac36:	4580      	cmp	r8, r0
 800ac38:	d322      	bcc.n	800ac80 <_strtoul_l.constprop.0+0xb0>
 800ac3a:	d101      	bne.n	800ac40 <_strtoul_l.constprop.0+0x70>
 800ac3c:	45a1      	cmp	r9, r4
 800ac3e:	db1f      	blt.n	800ac80 <_strtoul_l.constprop.0+0xb0>
 800ac40:	fb00 4003 	mla	r0, r0, r3, r4
 800ac44:	2601      	movs	r6, #1
 800ac46:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ac4a:	e7e9      	b.n	800ac20 <_strtoul_l.constprop.0+0x50>
 800ac4c:	2c2b      	cmp	r4, #43	@ 0x2b
 800ac4e:	bf04      	itt	eq
 800ac50:	782c      	ldrbeq	r4, [r5, #0]
 800ac52:	1c85      	addeq	r5, r0, #2
 800ac54:	e7cd      	b.n	800abf2 <_strtoul_l.constprop.0+0x22>
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d1d8      	bne.n	800ac0c <_strtoul_l.constprop.0+0x3c>
 800ac5a:	2c30      	cmp	r4, #48	@ 0x30
 800ac5c:	bf0c      	ite	eq
 800ac5e:	2308      	moveq	r3, #8
 800ac60:	230a      	movne	r3, #10
 800ac62:	e7d3      	b.n	800ac0c <_strtoul_l.constprop.0+0x3c>
 800ac64:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800ac68:	f1bc 0f19 	cmp.w	ip, #25
 800ac6c:	d801      	bhi.n	800ac72 <_strtoul_l.constprop.0+0xa2>
 800ac6e:	3c37      	subs	r4, #55	@ 0x37
 800ac70:	e7dc      	b.n	800ac2c <_strtoul_l.constprop.0+0x5c>
 800ac72:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800ac76:	f1bc 0f19 	cmp.w	ip, #25
 800ac7a:	d804      	bhi.n	800ac86 <_strtoul_l.constprop.0+0xb6>
 800ac7c:	3c57      	subs	r4, #87	@ 0x57
 800ac7e:	e7d5      	b.n	800ac2c <_strtoul_l.constprop.0+0x5c>
 800ac80:	f04f 36ff 	mov.w	r6, #4294967295
 800ac84:	e7df      	b.n	800ac46 <_strtoul_l.constprop.0+0x76>
 800ac86:	1c73      	adds	r3, r6, #1
 800ac88:	d106      	bne.n	800ac98 <_strtoul_l.constprop.0+0xc8>
 800ac8a:	2322      	movs	r3, #34	@ 0x22
 800ac8c:	f8ce 3000 	str.w	r3, [lr]
 800ac90:	4630      	mov	r0, r6
 800ac92:	b932      	cbnz	r2, 800aca2 <_strtoul_l.constprop.0+0xd2>
 800ac94:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ac98:	b107      	cbz	r7, 800ac9c <_strtoul_l.constprop.0+0xcc>
 800ac9a:	4240      	negs	r0, r0
 800ac9c:	2a00      	cmp	r2, #0
 800ac9e:	d0f9      	beq.n	800ac94 <_strtoul_l.constprop.0+0xc4>
 800aca0:	b106      	cbz	r6, 800aca4 <_strtoul_l.constprop.0+0xd4>
 800aca2:	1e69      	subs	r1, r5, #1
 800aca4:	6011      	str	r1, [r2, #0]
 800aca6:	e7f5      	b.n	800ac94 <_strtoul_l.constprop.0+0xc4>
 800aca8:	0800b1f1 	.word	0x0800b1f1

0800acac <_strtoul_r>:
 800acac:	f7ff bf90 	b.w	800abd0 <_strtoul_l.constprop.0>

0800acb0 <__ascii_wctomb>:
 800acb0:	4603      	mov	r3, r0
 800acb2:	4608      	mov	r0, r1
 800acb4:	b141      	cbz	r1, 800acc8 <__ascii_wctomb+0x18>
 800acb6:	2aff      	cmp	r2, #255	@ 0xff
 800acb8:	d904      	bls.n	800acc4 <__ascii_wctomb+0x14>
 800acba:	228a      	movs	r2, #138	@ 0x8a
 800acbc:	601a      	str	r2, [r3, #0]
 800acbe:	f04f 30ff 	mov.w	r0, #4294967295
 800acc2:	4770      	bx	lr
 800acc4:	700a      	strb	r2, [r1, #0]
 800acc6:	2001      	movs	r0, #1
 800acc8:	4770      	bx	lr
	...

0800accc <fiprintf>:
 800accc:	b40e      	push	{r1, r2, r3}
 800acce:	b503      	push	{r0, r1, lr}
 800acd0:	4601      	mov	r1, r0
 800acd2:	ab03      	add	r3, sp, #12
 800acd4:	4805      	ldr	r0, [pc, #20]	@ (800acec <fiprintf+0x20>)
 800acd6:	f853 2b04 	ldr.w	r2, [r3], #4
 800acda:	6800      	ldr	r0, [r0, #0]
 800acdc:	9301      	str	r3, [sp, #4]
 800acde:	f7fe ff7f 	bl	8009be0 <_vfiprintf_r>
 800ace2:	b002      	add	sp, #8
 800ace4:	f85d eb04 	ldr.w	lr, [sp], #4
 800ace8:	b003      	add	sp, #12
 800acea:	4770      	bx	lr
 800acec:	20000090 	.word	0x20000090

0800acf0 <abort>:
 800acf0:	b508      	push	{r3, lr}
 800acf2:	2006      	movs	r0, #6
 800acf4:	f000 f834 	bl	800ad60 <raise>
 800acf8:	2001      	movs	r0, #1
 800acfa:	f7f7 fa55 	bl	80021a8 <_exit>

0800acfe <_malloc_usable_size_r>:
 800acfe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad02:	1f18      	subs	r0, r3, #4
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	bfbc      	itt	lt
 800ad08:	580b      	ldrlt	r3, [r1, r0]
 800ad0a:	18c0      	addlt	r0, r0, r3
 800ad0c:	4770      	bx	lr

0800ad0e <_raise_r>:
 800ad0e:	291f      	cmp	r1, #31
 800ad10:	b538      	push	{r3, r4, r5, lr}
 800ad12:	4605      	mov	r5, r0
 800ad14:	460c      	mov	r4, r1
 800ad16:	d904      	bls.n	800ad22 <_raise_r+0x14>
 800ad18:	2316      	movs	r3, #22
 800ad1a:	6003      	str	r3, [r0, #0]
 800ad1c:	f04f 30ff 	mov.w	r0, #4294967295
 800ad20:	bd38      	pop	{r3, r4, r5, pc}
 800ad22:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ad24:	b112      	cbz	r2, 800ad2c <_raise_r+0x1e>
 800ad26:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ad2a:	b94b      	cbnz	r3, 800ad40 <_raise_r+0x32>
 800ad2c:	4628      	mov	r0, r5
 800ad2e:	f000 f831 	bl	800ad94 <_getpid_r>
 800ad32:	4622      	mov	r2, r4
 800ad34:	4601      	mov	r1, r0
 800ad36:	4628      	mov	r0, r5
 800ad38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ad3c:	f000 b818 	b.w	800ad70 <_kill_r>
 800ad40:	2b01      	cmp	r3, #1
 800ad42:	d00a      	beq.n	800ad5a <_raise_r+0x4c>
 800ad44:	1c59      	adds	r1, r3, #1
 800ad46:	d103      	bne.n	800ad50 <_raise_r+0x42>
 800ad48:	2316      	movs	r3, #22
 800ad4a:	6003      	str	r3, [r0, #0]
 800ad4c:	2001      	movs	r0, #1
 800ad4e:	e7e7      	b.n	800ad20 <_raise_r+0x12>
 800ad50:	2100      	movs	r1, #0
 800ad52:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ad56:	4620      	mov	r0, r4
 800ad58:	4798      	blx	r3
 800ad5a:	2000      	movs	r0, #0
 800ad5c:	e7e0      	b.n	800ad20 <_raise_r+0x12>
	...

0800ad60 <raise>:
 800ad60:	4b02      	ldr	r3, [pc, #8]	@ (800ad6c <raise+0xc>)
 800ad62:	4601      	mov	r1, r0
 800ad64:	6818      	ldr	r0, [r3, #0]
 800ad66:	f7ff bfd2 	b.w	800ad0e <_raise_r>
 800ad6a:	bf00      	nop
 800ad6c:	20000090 	.word	0x20000090

0800ad70 <_kill_r>:
 800ad70:	b538      	push	{r3, r4, r5, lr}
 800ad72:	4d07      	ldr	r5, [pc, #28]	@ (800ad90 <_kill_r+0x20>)
 800ad74:	2300      	movs	r3, #0
 800ad76:	4604      	mov	r4, r0
 800ad78:	4608      	mov	r0, r1
 800ad7a:	4611      	mov	r1, r2
 800ad7c:	602b      	str	r3, [r5, #0]
 800ad7e:	f7f7 fa03 	bl	8002188 <_kill>
 800ad82:	1c43      	adds	r3, r0, #1
 800ad84:	d102      	bne.n	800ad8c <_kill_r+0x1c>
 800ad86:	682b      	ldr	r3, [r5, #0]
 800ad88:	b103      	cbz	r3, 800ad8c <_kill_r+0x1c>
 800ad8a:	6023      	str	r3, [r4, #0]
 800ad8c:	bd38      	pop	{r3, r4, r5, pc}
 800ad8e:	bf00      	nop
 800ad90:	200085fc 	.word	0x200085fc

0800ad94 <_getpid_r>:
 800ad94:	f7f7 b9f0 	b.w	8002178 <_getpid>

0800ad98 <_init>:
 800ad98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad9a:	bf00      	nop
 800ad9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad9e:	bc08      	pop	{r3}
 800ada0:	469e      	mov	lr, r3
 800ada2:	4770      	bx	lr

0800ada4 <_fini>:
 800ada4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ada6:	bf00      	nop
 800ada8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800adaa:	bc08      	pop	{r3}
 800adac:	469e      	mov	lr, r3
 800adae:	4770      	bx	lr
