#FIG 3.2
Portrait
Center
Metric
A4      
100.00
Single
-2
1200 2
6 675 450 2925 2610
6 1575 1094 2525 1537
# 2-input NAND gate
6 1575 1094 2050 1341
5 1 0 1 -1 7 2 0 20 0.000 0 0 0 0 1813.996 1217.000 1815 1105 1926 1217 1815 1329
1 3 0 1 -1 7 2 0 20 0.000 1 0.0000 1955 1217 28 28 1955 1217 1955 1245
2 1 0 1 -1 -1 0 0 -1 0.000 0 0 -1 0 0 2
	 1591 1273 1703 1273
2 1 0 1 -1 -1 0 0 -1 0.000 0 0 -1 0 0 2
	 1591 1161 1703 1161
2 1 0 1 -1 -1 0 0 -1 0.000 0 0 -1 0 0 2
	 1983 1217 2039 1217
2 1 0 1 -1 7 2 0 20 0.000 0 0 -1 0 0 4
	 1815 1105 1703 1105 1703 1329 1815 1329
-6
# 2-input OR gate
6 2032 1273 2525 1537
5 1 0 1 -1 -1 0 0 0 0.000 0 0 0 0 2048.000 1407.000 2132 1295 2188 1407 2132 1519
5 1 0 1 -1 -1 0 0 -1 0.000 0 1 0 0 2196.292 1273.730 2132 1519 2327 1491 2412 1407
5 1 0 1 -1 -1 0 0 -1 0.000 0 0 0 0 2196.292 1540.270 2132 1295 2327 1323 2412 1407
2 1 0 1 -1 -1 0 0 -1 0.000 0 0 7 0 0 2
	 2412 1407 2523 1407
2 1 0 1 -1 -1 0 0 -1 0.000 0 0 7 0 0 2
	 2048 1351 2175 1351
2 1 0 1 -1 -1 0 0 -1 0.000 0 0 7 0 0 2
	 2048 1463 2175 1463
-6
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 3
	 2037 1220 2037 1351 2073 1348
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 2050 1463 1594 1463
-6
6 1575 2115 2703 2520
4 0 0 50 0 0 8 0.0000 4 116 752 1575 2202 entity prueba is\001
4 0 0 50 0 0 8 0.0000 4 116 993 1691 2346 port (i: in std_logic);\001
4 0 0 50 0 0 8 0.0000 4 116 559 1575 2491 end prueba;\001
-6
2 4 0 1 0 7 50 0 -1 0.000 0 0 7 0 0 5
	 2925 2610 2925 450 675 450 675 2610 2925 2610
4 0 0 50 0 0 12 0.0000 4 180 705 1305 945 Esquema\001
4 0 0 50 0 0 12 0.0000 4 135 510 1305 1935 VHDL\001
4 0 0 50 0 0 12 0.0000 4 180 690 855 675 DISE\321O\001
-6
6 5625 630 8100 2205
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 14
	 5625 1305 5850 1305 5850 630 6300 630 6300 1305 6525 1305
	 6525 630 6750 630 6750 1305 7425 1305 7425 630 7740 630
	 7740 1305 8010 1305
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 10
	 5625 2205 6075 2205 6075 1530 6750 1530 6750 2205 7200 2205
	 7200 1530 7920 1530 7920 2205 8100 2205
-6
6 990 4500 2655 5040
1 2 0 1 0 7 50 0 -1 0.000 1 0.0000 1822 4770 832 270 990 4500 2655 5040
4 0 0 50 0 0 12 0.0000 4 135 1035 1350 4860 BITSTREAM\001
-6
6 810 5310 1440 6705
4 0 0 50 0 2 12 1.5708 4 135 1245 945 6660 GENERACION\001
4 0 0 50 0 2 12 1.5708 4 135 1365 1440 6705 PARA EEPROM\001
4 0 0 50 0 2 12 1.5708 4 135 855 1215 6480 FICHERO\001
-6
6 1035 7245 2520 7875
1 2 0 1 0 7 50 0 -1 0.000 1 0.0000 1777 7560 742 315 1035 7245 2520 7875
4 0 0 50 0 0 12 0.0000 4 135 1200 1215 7560 EEPROM FILE\001
4 0 0 50 0 0 12 0.0000 4 135 435 1485 7830 .MCS\001
-6
6 3150 2700 4635 3510
6 3375 2880 4365 3240
4 0 0 50 0 0 12 0.0000 4 135 990 3375 3240 restricciones\001
4 0 0 50 0 0 12 0.0000 4 135 795 3465 3015 Fichero de\001
-6
1 2 0 1 0 7 50 0 -1 0.000 1 0.0000 3892 3105 742 405 3150 2700 4635 3510
4 0 0 50 0 0 12 0.0000 4 135 405 3690 3465 .UCF\001
-6
2 1 0 5 0 7 50 0 -1 0.000 0 0 -1 1 0 2
	1 1 5.00 300.00 600.00
	 3150 1440 5310 1440
2 1 0 5 0 7 50 0 -1 0.000 0 0 -1 1 0 2
	1 1 5.00 300.00 600.00
	 1800 2700 1800 4545
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 1 0 2
	1 1 1.00 60.00 120.00
	 3105 3060 1980 3060
2 1 0 5 0 7 50 0 -1 0.000 0 0 -1 1 0 2
	1 1 5.00 300.00 600.00
	 2790 4725 5625 4725
2 5 0 1 0 -1 50 0 -1 0.000 0 0 -1 0 0 5
	0 jps-comp-2.jpg
	 5715 4063 7812 4063 7812 5580 5715 5580 5715 4063
2 1 0 5 0 7 50 0 -1 0.000 0 0 -1 1 0 2
	1 1 5.00 300.00 600.00
	 1800 5085 1800 7245
2 1 0 5 0 7 50 0 -1 0.000 0 0 -1 1 0 3
	1 1 5.00 300.00 600.00
	 2565 7560 7065 7560 7065 5625
4 0 0 50 0 2 12 0.0000 4 135 1200 3555 1080 SIMULACION\001
4 0 0 50 0 2 12 0.0000 4 135 1110 3420 4455 DOWNLOAD\001
4 0 0 50 0 2 12 0.0000 4 135 1980 3780 7380 GRABACION EEPROM\001
4 0 0 50 0 2 12 1.5708 4 135 855 1530 3645 SINTESIS\001
