/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 12:54:33 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_tab_0.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 9:13p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_TAB_0_H__
#define BCHP_TAB_0_H__

/***************************************************************************
 *TAB_0 - Transient Adjustment Block Registers
 ***************************************************************************/
#define BCHP_TAB_0_REVISION_ID_REG               0x00126000 /* TAB Revision ID. */
#define BCHP_TAB_0_CONFIGURATION_REG             0x00126004 /* Control and configuration register of the TAB unit. */
#define BCHP_TAB_0_LUMA_PEAK_CORRECTION_REG      0x00126008 /* Peak Correction */
#define BCHP_TAB_0_LUMA_EDGE_ENHANCEMENT_REG     0x0012600c /* Luminance Edge Enhancement */
#define BCHP_TAB_0_CHROMA_PEAKING_REG            0x00126010 /* Chrominance peaking */
#define BCHP_TAB_0_CHROMA_MODULATED_FILTER_REG   0x00126014 /* Coefficients for Cr & Cb modulated filter */
#define BCHP_TAB_0_DEMO_SETTING_REG              0x00126018 /* Demo Setting Register (Horizontal pixel position and left/right section for DEMO MODE) */
#define BCHP_TAB_0_SCRATCH_REGISTER              0x0012601c /* Reserved register for metal fixes */

/***************************************************************************
 *REVISION_ID_REG - TAB Revision ID.
 ***************************************************************************/
/* TAB_0 :: REVISION_ID_REG :: reserved0 [31:16] */
#define BCHP_TAB_0_REVISION_ID_REG_reserved0_MASK                  0xffff0000
#define BCHP_TAB_0_REVISION_ID_REG_reserved0_SHIFT                 16

/* TAB_0 :: REVISION_ID_REG :: Revision_ID_MAJOR [15:08] */
#define BCHP_TAB_0_REVISION_ID_REG_Revision_ID_MAJOR_MASK          0x0000ff00
#define BCHP_TAB_0_REVISION_ID_REG_Revision_ID_MAJOR_SHIFT         8

/* TAB_0 :: REVISION_ID_REG :: Revision_ID_MINOR [07:00] */
#define BCHP_TAB_0_REVISION_ID_REG_Revision_ID_MINOR_MASK          0x000000ff
#define BCHP_TAB_0_REVISION_ID_REG_Revision_ID_MINOR_SHIFT         0

/***************************************************************************
 *CONFIGURATION_REG - Control and configuration register of the TAB unit.
 ***************************************************************************/
/* TAB_0 :: CONFIGURATION_REG :: reserved0 [31:17] */
#define BCHP_TAB_0_CONFIGURATION_REG_reserved0_MASK                0xfffe0000
#define BCHP_TAB_0_CONFIGURATION_REG_reserved0_SHIFT               17

/* TAB_0 :: CONFIGURATION_REG :: DEMO_ENABLE [16:16] */
#define BCHP_TAB_0_CONFIGURATION_REG_DEMO_ENABLE_MASK              0x00010000
#define BCHP_TAB_0_CONFIGURATION_REG_DEMO_ENABLE_SHIFT             16
#define BCHP_TAB_0_CONFIGURATION_REG_DEMO_ENABLE_DISABLE           0
#define BCHP_TAB_0_CONFIGURATION_REG_DEMO_ENABLE_ENABLE            1

/* TAB_0 :: CONFIGURATION_REG :: TAB_ENABLE [15:14] */
#define BCHP_TAB_0_CONFIGURATION_REG_TAB_ENABLE_MASK               0x0000c000
#define BCHP_TAB_0_CONFIGURATION_REG_TAB_ENABLE_SHIFT              14
#define BCHP_TAB_0_CONFIGURATION_REG_TAB_ENABLE_NO_ACCEPT          0
#define BCHP_TAB_0_CONFIGURATION_REG_TAB_ENABLE_BYPASS_IN_OUT      1
#define BCHP_TAB_0_CONFIGURATION_REG_TAB_ENABLE_BYPASS_THROUGH     2
#define BCHP_TAB_0_CONFIGURATION_REG_TAB_ENABLE_NORMAL             3

/* TAB_0 :: CONFIGURATION_REG :: DISABLE_CHROMA_LUMA [13:13] */
#define BCHP_TAB_0_CONFIGURATION_REG_DISABLE_CHROMA_LUMA_MASK      0x00002000
#define BCHP_TAB_0_CONFIGURATION_REG_DISABLE_CHROMA_LUMA_SHIFT     13
#define BCHP_TAB_0_CONFIGURATION_REG_DISABLE_CHROMA_LUMA_ENABLE    0
#define BCHP_TAB_0_CONFIGURATION_REG_DISABLE_CHROMA_LUMA_DISABLE   1

/* TAB_0 :: CONFIGURATION_REG :: DISABLE_CHROMA_CHROMA [12:12] */
#define BCHP_TAB_0_CONFIGURATION_REG_DISABLE_CHROMA_CHROMA_MASK    0x00001000
#define BCHP_TAB_0_CONFIGURATION_REG_DISABLE_CHROMA_CHROMA_SHIFT   12
#define BCHP_TAB_0_CONFIGURATION_REG_DISABLE_CHROMA_CHROMA_ENABLE  0
#define BCHP_TAB_0_CONFIGURATION_REG_DISABLE_CHROMA_CHROMA_DISABLE 1

/* TAB_0 :: CONFIGURATION_REG :: CHROMA_LUMA_SETTING [11:09] */
#define BCHP_TAB_0_CONFIGURATION_REG_CHROMA_LUMA_SETTING_MASK      0x00000e00
#define BCHP_TAB_0_CONFIGURATION_REG_CHROMA_LUMA_SETTING_SHIFT     9

/* TAB_0 :: CONFIGURATION_REG :: CHROMA_CHROMA_SETTING [08:06] */
#define BCHP_TAB_0_CONFIGURATION_REG_CHROMA_CHROMA_SETTING_MASK    0x000001c0
#define BCHP_TAB_0_CONFIGURATION_REG_CHROMA_CHROMA_SETTING_SHIFT   6

/* TAB_0 :: CONFIGURATION_REG :: LUMA_MEDIAN [05:04] */
#define BCHP_TAB_0_CONFIGURATION_REG_LUMA_MEDIAN_MASK              0x00000030
#define BCHP_TAB_0_CONFIGURATION_REG_LUMA_MEDIAN_SHIFT             4
#define BCHP_TAB_0_CONFIGURATION_REG_LUMA_MEDIAN_ONE_TAP_LUMA_MEDIAN 0
#define BCHP_TAB_0_CONFIGURATION_REG_LUMA_MEDIAN_THREE_TAP_LUMA_MEDIAN 1
#define BCHP_TAB_0_CONFIGURATION_REG_LUMA_MEDIAN_FIVE_TAP_LUMA_MEDIAN 2
#define BCHP_TAB_0_CONFIGURATION_REG_LUMA_MEDIAN_RESERVED          3

/* TAB_0 :: CONFIGURATION_REG :: CHROMA_MEDIAN [03:02] */
#define BCHP_TAB_0_CONFIGURATION_REG_CHROMA_MEDIAN_MASK            0x0000000c
#define BCHP_TAB_0_CONFIGURATION_REG_CHROMA_MEDIAN_SHIFT           2
#define BCHP_TAB_0_CONFIGURATION_REG_CHROMA_MEDIAN_ONE_TAP_CHROMA_MEDIAN 0
#define BCHP_TAB_0_CONFIGURATION_REG_CHROMA_MEDIAN_THREE_TAP_CHROMA_MEDIAN 1
#define BCHP_TAB_0_CONFIGURATION_REG_CHROMA_MEDIAN_FIVE_TAP_CHROMA_MEDIAN 2
#define BCHP_TAB_0_CONFIGURATION_REG_CHROMA_MEDIAN_RESERVED        3

/* TAB_0 :: CONFIGURATION_REG :: DEBUG_MODE [01:00] */
#define BCHP_TAB_0_CONFIGURATION_REG_DEBUG_MODE_MASK               0x00000003
#define BCHP_TAB_0_CONFIGURATION_REG_DEBUG_MODE_SHIFT              0
#define BCHP_TAB_0_CONFIGURATION_REG_DEBUG_MODE_NORMAL             0
#define BCHP_TAB_0_CONFIGURATION_REG_DEBUG_MODE_ERROR_TERM         1
#define BCHP_TAB_0_CONFIGURATION_REG_DEBUG_MODE_EDGE_MAP           2
#define BCHP_TAB_0_CONFIGURATION_REG_DEBUG_MODE_RESERVED           3

/***************************************************************************
 *LUMA_PEAK_CORRECTION_REG - Peak Correction
 ***************************************************************************/
/* TAB_0 :: LUMA_PEAK_CORRECTION_REG :: reserved0 [31:25] */
#define BCHP_TAB_0_LUMA_PEAK_CORRECTION_REG_reserved0_MASK         0xfe000000
#define BCHP_TAB_0_LUMA_PEAK_CORRECTION_REG_reserved0_SHIFT        25

/* TAB_0 :: LUMA_PEAK_CORRECTION_REG :: OLD_CORE_FUNCTION [24:24] */
#define BCHP_TAB_0_LUMA_PEAK_CORRECTION_REG_OLD_CORE_FUNCTION_MASK 0x01000000
#define BCHP_TAB_0_LUMA_PEAK_CORRECTION_REG_OLD_CORE_FUNCTION_SHIFT 24

/* TAB_0 :: LUMA_PEAK_CORRECTION_REG :: OVERSHOOT [23:16] */
#define BCHP_TAB_0_LUMA_PEAK_CORRECTION_REG_OVERSHOOT_MASK         0x00ff0000
#define BCHP_TAB_0_LUMA_PEAK_CORRECTION_REG_OVERSHOOT_SHIFT        16

/* TAB_0 :: LUMA_PEAK_CORRECTION_REG :: PEAKCORE [15:08] */
#define BCHP_TAB_0_LUMA_PEAK_CORRECTION_REG_PEAKCORE_MASK          0x0000ff00
#define BCHP_TAB_0_LUMA_PEAK_CORRECTION_REG_PEAKCORE_SHIFT         8

/* TAB_0 :: LUMA_PEAK_CORRECTION_REG :: PEAK_SCALE [07:04] */
#define BCHP_TAB_0_LUMA_PEAK_CORRECTION_REG_PEAK_SCALE_MASK        0x000000f0
#define BCHP_TAB_0_LUMA_PEAK_CORRECTION_REG_PEAK_SCALE_SHIFT       4

/* TAB_0 :: LUMA_PEAK_CORRECTION_REG :: PEAK_SETTING [03:00] */
#define BCHP_TAB_0_LUMA_PEAK_CORRECTION_REG_PEAK_SETTING_MASK      0x0000000f
#define BCHP_TAB_0_LUMA_PEAK_CORRECTION_REG_PEAK_SETTING_SHIFT     0

/***************************************************************************
 *LUMA_EDGE_ENHANCEMENT_REG - Luminance Edge Enhancement
 ***************************************************************************/
/* TAB_0 :: LUMA_EDGE_ENHANCEMENT_REG :: reserved0 [31:24] */
#define BCHP_TAB_0_LUMA_EDGE_ENHANCEMENT_REG_reserved0_MASK        0xff000000
#define BCHP_TAB_0_LUMA_EDGE_ENHANCEMENT_REG_reserved0_SHIFT       24

/* TAB_0 :: LUMA_EDGE_ENHANCEMENT_REG :: EDGECORE [23:16] */
#define BCHP_TAB_0_LUMA_EDGE_ENHANCEMENT_REG_EDGECORE_MASK         0x00ff0000
#define BCHP_TAB_0_LUMA_EDGE_ENHANCEMENT_REG_EDGECORE_SHIFT        16

/* TAB_0 :: LUMA_EDGE_ENHANCEMENT_REG :: EDGEMAX [15:08] */
#define BCHP_TAB_0_LUMA_EDGE_ENHANCEMENT_REG_EDGEMAX_MASK          0x0000ff00
#define BCHP_TAB_0_LUMA_EDGE_ENHANCEMENT_REG_EDGEMAX_SHIFT         8

/* TAB_0 :: LUMA_EDGE_ENHANCEMENT_REG :: EDGE_SCALE [07:04] */
#define BCHP_TAB_0_LUMA_EDGE_ENHANCEMENT_REG_EDGE_SCALE_MASK       0x000000f0
#define BCHP_TAB_0_LUMA_EDGE_ENHANCEMENT_REG_EDGE_SCALE_SHIFT      4

/* TAB_0 :: LUMA_EDGE_ENHANCEMENT_REG :: EDGE_SETTING [03:00] */
#define BCHP_TAB_0_LUMA_EDGE_ENHANCEMENT_REG_EDGE_SETTING_MASK     0x0000000f
#define BCHP_TAB_0_LUMA_EDGE_ENHANCEMENT_REG_EDGE_SETTING_SHIFT    0

/***************************************************************************
 *CHROMA_PEAKING_REG - Chrominance peaking
 ***************************************************************************/
/* TAB_0 :: CHROMA_PEAKING_REG :: reserved0 [31:24] */
#define BCHP_TAB_0_CHROMA_PEAKING_REG_reserved0_MASK               0xff000000
#define BCHP_TAB_0_CHROMA_PEAKING_REG_reserved0_SHIFT              24

/* TAB_0 :: CHROMA_PEAKING_REG :: SATCORE [23:16] */
#define BCHP_TAB_0_CHROMA_PEAKING_REG_SATCORE_MASK                 0x00ff0000
#define BCHP_TAB_0_CHROMA_PEAKING_REG_SATCORE_SHIFT                16

/* TAB_0 :: CHROMA_PEAKING_REG :: SATMAX [15:08] */
#define BCHP_TAB_0_CHROMA_PEAKING_REG_SATMAX_MASK                  0x0000ff00
#define BCHP_TAB_0_CHROMA_PEAKING_REG_SATMAX_SHIFT                 8

/* TAB_0 :: CHROMA_PEAKING_REG :: SATSCALE [07:04] */
#define BCHP_TAB_0_CHROMA_PEAKING_REG_SATSCALE_MASK                0x000000f0
#define BCHP_TAB_0_CHROMA_PEAKING_REG_SATSCALE_SHIFT               4

/* TAB_0 :: CHROMA_PEAKING_REG :: SAT_SETTING [03:03] */
#define BCHP_TAB_0_CHROMA_PEAKING_REG_SAT_SETTING_MASK             0x00000008
#define BCHP_TAB_0_CHROMA_PEAKING_REG_SAT_SETTING_SHIFT            3
#define BCHP_TAB_0_CHROMA_PEAKING_REG_SAT_SETTING_DISABLE          0
#define BCHP_TAB_0_CHROMA_PEAKING_REG_SAT_SETTING_ENABLE           1

/* TAB_0 :: CHROMA_PEAKING_REG :: reserved1 [02:00] */
#define BCHP_TAB_0_CHROMA_PEAKING_REG_reserved1_MASK               0x00000007
#define BCHP_TAB_0_CHROMA_PEAKING_REG_reserved1_SHIFT              0

/***************************************************************************
 *CHROMA_MODULATED_FILTER_REG - Coefficients for Cr & Cb modulated filter
 ***************************************************************************/
/* TAB_0 :: CHROMA_MODULATED_FILTER_REG :: FILTER_TAPS [31:00] */
#define BCHP_TAB_0_CHROMA_MODULATED_FILTER_REG_FILTER_TAPS_MASK    0xffffffff
#define BCHP_TAB_0_CHROMA_MODULATED_FILTER_REG_FILTER_TAPS_SHIFT   0
#define BCHP_TAB_0_CHROMA_MODULATED_FILTER_REG_FILTER_TAPS_LARGE_KERNEL 2858046725
#define BCHP_TAB_0_CHROMA_MODULATED_FILTER_REG_FILTER_TAPS_SMALL_KERNEL 1427440897

/***************************************************************************
 *DEMO_SETTING_REG - Demo Setting Register (Horizontal pixel position and left/right section for DEMO MODE)
 ***************************************************************************/
/* TAB_0 :: DEMO_SETTING_REG :: reserved0 [31:17] */
#define BCHP_TAB_0_DEMO_SETTING_REG_reserved0_MASK                 0xfffe0000
#define BCHP_TAB_0_DEMO_SETTING_REG_reserved0_SHIFT                17

/* TAB_0 :: DEMO_SETTING_REG :: DEMO_L_R [16:16] */
#define BCHP_TAB_0_DEMO_SETTING_REG_DEMO_L_R_MASK                  0x00010000
#define BCHP_TAB_0_DEMO_SETTING_REG_DEMO_L_R_SHIFT                 16
#define BCHP_TAB_0_DEMO_SETTING_REG_DEMO_L_R_RIGHT                 0
#define BCHP_TAB_0_DEMO_SETTING_REG_DEMO_L_R_LEFT                  1

/* TAB_0 :: DEMO_SETTING_REG :: reserved1 [15:11] */
#define BCHP_TAB_0_DEMO_SETTING_REG_reserved1_MASK                 0x0000f800
#define BCHP_TAB_0_DEMO_SETTING_REG_reserved1_SHIFT                11

/* TAB_0 :: DEMO_SETTING_REG :: DEMO_BOUNDARY [10:00] */
#define BCHP_TAB_0_DEMO_SETTING_REG_DEMO_BOUNDARY_MASK             0x000007ff
#define BCHP_TAB_0_DEMO_SETTING_REG_DEMO_BOUNDARY_SHIFT            0

/***************************************************************************
 *SCRATCH_REGISTER - Reserved register for metal fixes
 ***************************************************************************/
/* TAB_0 :: SCRATCH_REGISTER :: SCRATCH_REG [31:00] */
#define BCHP_TAB_0_SCRATCH_REGISTER_SCRATCH_REG_MASK               0xffffffff
#define BCHP_TAB_0_SCRATCH_REGISTER_SCRATCH_REG_SHIFT              0

#endif /* #ifndef BCHP_TAB_0_H__ */

/* End of File */
