// Seed: 1753587502
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output reg id_1,
    input id_2,
    input id_3,
    input id_4,
    input id_5,
    input logic id_6,
    input id_7,
    output logic id_8
    , id_11,
    input id_9,
    output id_10
);
  always @*
    if (id_4) id_1 <= 1;
    else assert ('b0);
  logic id_12;
endmodule
