============================================================
   Tang Dynasty, V4.6.116866
   Copyright (c) 2012-2024 Anlogic
   Executable = C:/Anlogic/TD_4.6.8_SP1_Release_116.866/bin/td.exe
   Built at =   14:41:38 Jan  6 2024
   Run by =     42190
   Run Date =   Sat Nov 15 16:06:06 2025

   Run on =     A15PLUS
============================================================
RUN-1002 : start command "open_project FPGA.al"
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "import_device al3_10.db -package LQFP144"
RUN-1002 : start command "import_db FPGA_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.116866.
RUN-1001 : Database version number 46116.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 162 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1081 better
SYN-1014 : Optimize round 2
SYN-1032 : 1153/447 useful/useless nets, 916/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          806
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              49
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |427    |379    |74     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 570 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1879/1 useful/useless nets, 1657/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 276 (4.06), #lev = 10 (2.80)
SYN-3001 : Mapper mapped 937 instances into 291 LUTs, name keeping = 42%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 287 LUT to BLE ...
SYN-4008 : Packed 287 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 237 SEQ (1437 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1280 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 97 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 300/479 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  526   out of   8640    6.09%
#reg                  366   out of   8640    4.24%
#le                   536
  #lut only           170   out of    536   31.72%
  #reg only            10   out of    536    1.87%
  #lut&reg            356   out of    536   66.42%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |536   |526   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.260380s wall, 3.046875s user + 0.390625s system = 3.437500s CPU (105.4%)

RUN-1004 : used memory is 154 MB, reserved memory is 117 MB, peak memory is 178 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 132 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 60 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 351 instances
RUN-1001 : 134 mslices, 135 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 987 nets
RUN-1001 : 534 nets have 2 pins
RUN-1001 : 323 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 42 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 349 instances, 269 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4009, tnet num: 985, tinst num: 349, tnode num: 4953, tedge num: 6717.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 985 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.072805s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (128.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 184430
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 151435, overlap = 36
PHY-3002 : Step(2): len = 96838.5, overlap = 31.5
PHY-3002 : Step(3): len = 86723, overlap = 33.75
PHY-3002 : Step(4): len = 80427.4, overlap = 31.5
PHY-3002 : Step(5): len = 75358.8, overlap = 31.5
PHY-3002 : Step(6): len = 69930.9, overlap = 31.5
PHY-3002 : Step(7): len = 65737.7, overlap = 36
PHY-3002 : Step(8): len = 60964.4, overlap = 36
PHY-3002 : Step(9): len = 57510.3, overlap = 36
PHY-3002 : Step(10): len = 53648.9, overlap = 36.25
PHY-3002 : Step(11): len = 50729, overlap = 36.5
PHY-3002 : Step(12): len = 47594.6, overlap = 36.5
PHY-3002 : Step(13): len = 45126.3, overlap = 36.5
PHY-3002 : Step(14): len = 42670.7, overlap = 36.75
PHY-3002 : Step(15): len = 40796.3, overlap = 37
PHY-3002 : Step(16): len = 38646.6, overlap = 32.5
PHY-3002 : Step(17): len = 36937.8, overlap = 32.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.86673e-06
PHY-3002 : Step(18): len = 38787.2, overlap = 32.25
PHY-3002 : Step(19): len = 38361.7, overlap = 37.5
PHY-3002 : Step(20): len = 37796.7, overlap = 35.25
PHY-3002 : Step(21): len = 36956.9, overlap = 35.25
PHY-3002 : Step(22): len = 35992.4, overlap = 35.75
PHY-3002 : Step(23): len = 35056, overlap = 32.25
PHY-3002 : Step(24): len = 33941.6, overlap = 35.75
PHY-3002 : Step(25): len = 33137.3, overlap = 35.75
PHY-3002 : Step(26): len = 32567.4, overlap = 37.25
PHY-3002 : Step(27): len = 32303, overlap = 34.25
PHY-3002 : Step(28): len = 32309.3, overlap = 36.5
PHY-3002 : Step(29): len = 31852.4, overlap = 39
PHY-3002 : Step(30): len = 31393.3, overlap = 35.5
PHY-3002 : Step(31): len = 30867.5, overlap = 35.5
PHY-3002 : Step(32): len = 30354.9, overlap = 29.25
PHY-3002 : Step(33): len = 30012.6, overlap = 25
PHY-3002 : Step(34): len = 29913.8, overlap = 27
PHY-3002 : Step(35): len = 29951.5, overlap = 27
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.17335e-05
PHY-3002 : Step(36): len = 30302.8, overlap = 22.5
PHY-3002 : Step(37): len = 30414.8, overlap = 22.5
PHY-3002 : Step(38): len = 30343.1, overlap = 26.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.34669e-05
PHY-3002 : Step(39): len = 30651.3, overlap = 22.25
PHY-3002 : Step(40): len = 31125.1, overlap = 24.5
PHY-3002 : Step(41): len = 31409.2, overlap = 23.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013771s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (226.9%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.02097e-07
PHY-3002 : Step(42): len = 32469.7, overlap = 12.25
PHY-3002 : Step(43): len = 32206.6, overlap = 12.75
PHY-3002 : Step(44): len = 32244, overlap = 13.75
PHY-3002 : Step(45): len = 32094.7, overlap = 13.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.60419e-06
PHY-3002 : Step(46): len = 31954.8, overlap = 13.75
PHY-3002 : Step(47): len = 31841.2, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.20839e-06
PHY-3002 : Step(48): len = 31803, overlap = 14
PHY-3002 : Step(49): len = 31831.6, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.93566e-06
PHY-3002 : Step(50): len = 31869.1, overlap = 32
PHY-3002 : Step(51): len = 31900.7, overlap = 31.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.87133e-06
PHY-3002 : Step(52): len = 32025.3, overlap = 30.5
PHY-3002 : Step(53): len = 32280.4, overlap = 29
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.97427e-05
PHY-3002 : Step(54): len = 32555.5, overlap = 27.5
PHY-3002 : Step(55): len = 32742.6, overlap = 27.75
PHY-3002 : Step(56): len = 33224.6, overlap = 27.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.94853e-05
PHY-3002 : Step(57): len = 33624.9, overlap = 25.75
PHY-3002 : Step(58): len = 33967.8, overlap = 24.25
PHY-3002 : Step(59): len = 34223.9, overlap = 24.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.89706e-05
PHY-3002 : Step(60): len = 34655.4, overlap = 23.75
PHY-3002 : Step(61): len = 34805.7, overlap = 23.25
PHY-3002 : Step(62): len = 35621.4, overlap = 21.25
PHY-3002 : Step(63): len = 36105.2, overlap = 20.5
PHY-3002 : Step(64): len = 36141.8, overlap = 20.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000157941
PHY-3002 : Step(65): len = 36311.2, overlap = 21.5
PHY-3002 : Step(66): len = 36386.8, overlap = 21.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000301332
PHY-3002 : Step(67): len = 36693.9, overlap = 19.75
PHY-3002 : Step(68): len = 37123.3, overlap = 21
PHY-3002 : Step(69): len = 37327.4, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.089608s wall, 0.078125s user + 0.093750s system = 0.171875s CPU (191.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000251969
PHY-3002 : Step(70): len = 37284.2, overlap = 10.5
PHY-3002 : Step(71): len = 36973.1, overlap = 15
PHY-3002 : Step(72): len = 36922.1, overlap = 13.75
PHY-3002 : Step(73): len = 36868.3, overlap = 14.5
PHY-3002 : Step(74): len = 36781.1, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000503938
PHY-3002 : Step(75): len = 36913.8, overlap = 15.75
PHY-3002 : Step(76): len = 36971.8, overlap = 15.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000804518
PHY-3002 : Step(77): len = 37030.1, overlap = 14.75
PHY-3002 : Step(78): len = 37151.4, overlap = 14.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004444s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 37943.1, Over = 0
PHY-3001 : Spreading special nets. 3 out of 1330 tiles have overflows.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 38027.1, Over = 0
RUN-1003 : finish command "place" in  1.677623s wall, 2.062500s user + 2.640625s system = 4.703125s CPU (280.3%)

RUN-1004 : used memory is 171 MB, reserved memory is 133 MB, peak memory is 182 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 395 to 302
PHY-1001 : Pin misalignment score is improved from 302 to 292
PHY-1001 : Pin misalignment score is improved from 292 to 291
PHY-1001 : Pin misalignment score is improved from 291 to 291
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 351 instances
RUN-1001 : 134 mslices, 135 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 987 nets
RUN-1001 : 534 nets have 2 pins
RUN-1001 : 323 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 42 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 80448, over cnt = 27(0%), over = 32, worst = 2
PHY-1002 : len = 80528, over cnt = 14(0%), over = 17, worst = 2
PHY-1002 : len = 80600, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 79376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.150010s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (114.6%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 213 to 53
PHY-1001 : End pin swap;  0.020647s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (75.7%)

PHY-1001 : End global routing;  0.457987s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (109.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.124942s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (112.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 142552, over cnt = 52(0%), over = 52, worst = 1
PHY-1001 : End Routed; 1.712045s wall, 1.562500s user + 0.796875s system = 2.359375s CPU (137.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 141432, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 1; 0.042223s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (111.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 141352, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 2; 0.015589s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (100.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 141360, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.013614s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (114.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 141352, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 141352
PHY-1001 : End DR Iter 4; 0.013496s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (115.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.462029s wall, 4.234375s user + 1.031250s system = 5.265625s CPU (118.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.035349s wall, 4.781250s user + 1.109375s system = 5.890625s CPU (117.0%)

RUN-1004 : used memory is 236 MB, reserved memory is 204 MB, peak memory is 411 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  526   out of   8640    6.09%
#reg                  366   out of   8640    4.24%
#le                   536
  #lut only           170   out of    536   31.72%
  #reg only            10   out of    536    1.87%
  #lut&reg            356   out of    536   66.42%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4009, tnet num: 985, tinst num: 349, tnode num: 4953, tedge num: 6717.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 985 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 351
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 987, pip num: 9739
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 956 valid insts, and 26103 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.643751s wall, 10.062500s user + 0.375000s system = 10.437500s CPU (635.0%)

RUN-1004 : used memory is 413 MB, reserved memory is 378 MB, peak memory is 484 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 162 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1081 better
SYN-1014 : Optimize round 2
SYN-1032 : 1153/447 useful/useless nets, 916/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          806
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              49
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |427    |379    |74     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 570 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1879/1 useful/useless nets, 1657/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 276 (4.06), #lev = 10 (2.80)
SYN-3001 : Mapper mapped 937 instances into 291 LUTs, name keeping = 42%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 287 LUT to BLE ...
SYN-4008 : Packed 287 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 237 SEQ (1437 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1280 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 97 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 300/479 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  526   out of   8640    6.09%
#reg                  366   out of   8640    4.24%
#le                   537
  #lut only           171   out of    537   31.84%
  #reg only            11   out of    537    2.05%
  #lut&reg            355   out of    537   66.11%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |537   |526   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.351836s wall, 3.250000s user + 0.296875s system = 3.546875s CPU (105.8%)

RUN-1004 : used memory is 214 MB, reserved memory is 177 MB, peak memory is 484 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 132 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 59 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 352 instances
RUN-1001 : 135 mslices, 135 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 987 nets
RUN-1001 : 534 nets have 2 pins
RUN-1001 : 323 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 42 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 350 instances, 270 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4007, tnet num: 985, tinst num: 350, tnode num: 4949, tedge num: 6714.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 985 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.073239s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (106.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 174113
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962500
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(79): len = 141796, overlap = 36
PHY-3002 : Step(80): len = 126326, overlap = 36
PHY-3002 : Step(81): len = 119306, overlap = 36
PHY-3002 : Step(82): len = 108633, overlap = 36
PHY-3002 : Step(83): len = 102076, overlap = 36
PHY-3002 : Step(84): len = 93875.2, overlap = 29.25
PHY-3002 : Step(85): len = 88510, overlap = 29.25
PHY-3002 : Step(86): len = 81430.7, overlap = 33.75
PHY-3002 : Step(87): len = 76773.8, overlap = 33.75
PHY-3002 : Step(88): len = 71075.2, overlap = 31.5
PHY-3002 : Step(89): len = 66978.5, overlap = 33.75
PHY-3002 : Step(90): len = 62127.8, overlap = 36
PHY-3002 : Step(91): len = 58722.4, overlap = 36
PHY-3002 : Step(92): len = 54283.6, overlap = 36
PHY-3002 : Step(93): len = 51530.1, overlap = 36
PHY-3002 : Step(94): len = 47527.1, overlap = 36
PHY-3002 : Step(95): len = 45235, overlap = 36
PHY-3002 : Step(96): len = 42333.1, overlap = 36
PHY-3002 : Step(97): len = 40516.7, overlap = 36.5
PHY-3002 : Step(98): len = 38273.3, overlap = 37
PHY-3002 : Step(99): len = 36628.9, overlap = 37.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.31875e-06
PHY-3002 : Step(100): len = 38096.9, overlap = 33
PHY-3002 : Step(101): len = 37973.8, overlap = 33.25
PHY-3002 : Step(102): len = 37520.3, overlap = 26.5
PHY-3002 : Step(103): len = 36036.7, overlap = 30
PHY-3002 : Step(104): len = 34345.8, overlap = 31.25
PHY-3002 : Step(105): len = 33410.7, overlap = 31.5
PHY-3002 : Step(106): len = 32524.4, overlap = 37.5
PHY-3002 : Step(107): len = 31329.8, overlap = 40.5
PHY-3002 : Step(108): len = 30836.1, overlap = 42.25
PHY-3002 : Step(109): len = 30359.7, overlap = 44.25
PHY-3002 : Step(110): len = 30673.9, overlap = 44
PHY-3002 : Step(111): len = 30482.6, overlap = 40.5
PHY-3002 : Step(112): len = 30558.5, overlap = 41.5
PHY-3002 : Step(113): len = 30547.8, overlap = 38
PHY-3002 : Step(114): len = 30272.9, overlap = 38.25
PHY-3002 : Step(115): len = 30086, overlap = 38.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.26375e-05
PHY-3002 : Step(116): len = 30921.6, overlap = 38.25
PHY-3002 : Step(117): len = 31103.9, overlap = 38.25
PHY-3002 : Step(118): len = 31284.9, overlap = 37.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.5275e-05
PHY-3002 : Step(119): len = 31581.9, overlap = 34.75
PHY-3002 : Step(120): len = 31918.8, overlap = 27.5
PHY-3002 : Step(121): len = 32267.2, overlap = 27.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008304s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962500
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.8457e-07
PHY-3002 : Step(122): len = 35643, overlap = 16.25
PHY-3002 : Step(123): len = 35597.7, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.56914e-06
PHY-3002 : Step(124): len = 35479.4, overlap = 16
PHY-3002 : Step(125): len = 35479.4, overlap = 16
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.13828e-06
PHY-3002 : Step(126): len = 35497.4, overlap = 15.75
PHY-3002 : Step(127): len = 35468.9, overlap = 16
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962500
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.45306e-06
PHY-3002 : Step(128): len = 35392.1, overlap = 29.25
PHY-3002 : Step(129): len = 35505.1, overlap = 29.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.09061e-05
PHY-3002 : Step(130): len = 35504.2, overlap = 29
PHY-3002 : Step(131): len = 35864.5, overlap = 27.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.83379e-05
PHY-3002 : Step(132): len = 35817.6, overlap = 27.25
PHY-3002 : Step(133): len = 36575.9, overlap = 25.5
PHY-3002 : Step(134): len = 36905.3, overlap = 24.5
PHY-3002 : Step(135): len = 37049.1, overlap = 24.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.66757e-05
PHY-3002 : Step(136): len = 37178.7, overlap = 24.75
PHY-3002 : Step(137): len = 37505.5, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.92314e-05
PHY-3002 : Step(138): len = 38009, overlap = 22.75
PHY-3002 : Step(139): len = 38393, overlap = 20.5
PHY-3002 : Step(140): len = 38938.3, overlap = 21.75
PHY-3002 : Step(141): len = 38967.2, overlap = 22
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000138463
PHY-3002 : Step(142): len = 39167.9, overlap = 22.25
PHY-3002 : Step(143): len = 39336.7, overlap = 21.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000276926
PHY-3002 : Step(144): len = 39707.6, overlap = 21.25
PHY-3002 : Step(145): len = 40194.4, overlap = 20
PHY-3002 : Step(146): len = 40378.4, overlap = 20.75
PHY-3002 : Step(147): len = 40346.1, overlap = 21
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000553851
PHY-3002 : Step(148): len = 40487.6, overlap = 19.75
PHY-3002 : Step(149): len = 40618.2, overlap = 19.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000920474
PHY-3002 : Step(150): len = 40696.1, overlap = 18.75
PHY-3002 : Step(151): len = 41109.1, overlap = 18.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.094300s wall, 0.062500s user + 0.140625s system = 0.203125s CPU (215.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962500
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000248496
PHY-3002 : Step(152): len = 41364.1, overlap = 9.75
PHY-3002 : Step(153): len = 40851.3, overlap = 14
PHY-3002 : Step(154): len = 40685.3, overlap = 15.5
PHY-3002 : Step(155): len = 40506.8, overlap = 16.5
PHY-3002 : Step(156): len = 40467.4, overlap = 17.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000496992
PHY-3002 : Step(157): len = 40594.5, overlap = 16.75
PHY-3002 : Step(158): len = 40673.7, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000800916
PHY-3002 : Step(159): len = 40720.6, overlap = 18
PHY-3002 : Step(160): len = 40824.8, overlap = 19
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00101889
PHY-3002 : Step(161): len = 40867.7, overlap = 18.75
PHY-3002 : Step(162): len = 40867.7, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004073s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 41907.9, Over = 0
PHY-3001 : Spreading special nets. 2 out of 1330 tiles have overflows.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 0.
PHY-3001 : Final: Len = 42015.9, Over = 0
RUN-1003 : finish command "place" in  1.866650s wall, 2.343750s user + 3.140625s system = 5.484375s CPU (293.8%)

RUN-1004 : used memory is 240 MB, reserved memory is 205 MB, peak memory is 484 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 382 to 304
PHY-1001 : Pin misalignment score is improved from 304 to 290
PHY-1001 : Pin misalignment score is improved from 290 to 289
PHY-1001 : Pin misalignment score is improved from 289 to 289
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 352 instances
RUN-1001 : 135 mslices, 135 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 987 nets
RUN-1001 : 534 nets have 2 pins
RUN-1001 : 323 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 42 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 89248, over cnt = 40(0%), over = 50, worst = 3
PHY-1002 : len = 89432, over cnt = 28(0%), over = 33, worst = 2
PHY-1002 : len = 89528, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 87800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.150633s wall, 0.156250s user + 0.062500s system = 0.218750s CPU (145.2%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 201 to 49
PHY-1001 : End pin swap;  0.019500s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.1%)

PHY-1001 : End global routing;  0.462097s wall, 0.484375s user + 0.078125s system = 0.562500s CPU (121.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.095337s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (98.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.084666s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (110.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 149256, over cnt = 48(0%), over = 48, worst = 1
PHY-1001 : End Routed; 2.367766s wall, 2.312500s user + 0.968750s system = 3.281250s CPU (138.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 148928, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 1; 0.031625s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (98.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 148864, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.014282s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (109.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 148880, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.012233s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (255.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 148912, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 148912
PHY-1001 : End DR Iter 4; 0.009824s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (159.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.383699s wall, 3.328125s user + 1.078125s system = 4.406250s CPU (130.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.948793s wall, 3.906250s user + 1.156250s system = 5.062500s CPU (128.2%)

RUN-1004 : used memory is 259 MB, reserved memory is 229 MB, peak memory is 484 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  526   out of   8640    6.09%
#reg                  366   out of   8640    4.24%
#le                   537
  #lut only           171   out of    537   31.84%
  #reg only            11   out of    537    2.05%
  #lut&reg            355   out of    537   66.11%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4007, tnet num: 985, tinst num: 350, tnode num: 4949, tedge num: 6714.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 985 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 352
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 987, pip num: 9903
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 975 valid insts, and 26428 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.268796s wall, 8.031250s user + 0.375000s system = 8.406250s CPU (662.5%)

RUN-1004 : used memory is 443 MB, reserved memory is 409 MB, peak memory is 498 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 162 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1081 better
SYN-1014 : Optimize round 2
SYN-1032 : 1153/447 useful/useless nets, 916/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          806
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              49
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |427    |379    |74     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 570 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 5 macro less-than
SYN-2501 : Map 17 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1849/1 useful/useless nets, 1627/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 260 (3.96), #lev = 9 (2.75)
SYN-3001 : Mapper mapped 859 instances into 275 LUTs, name keeping = 42%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 146 adder to BLE ...
SYN-4008 : Packed 146 adder and 20 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 271 LUT to BLE ...
SYN-4008 : Packed 271 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 309 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (309 nodes)...
SYN-4004 : #1: Packed 246 SEQ (1500 nodes)...
SYN-4004 : #2: Packed 295 SEQ (1334 nodes)...
SYN-4004 : #3: Packed 296 SEQ (736 nodes)...
SYN-4005 : Packed 296 SEQ with LUT/SLICE
SYN-4006 : 94 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 284/482 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  537   out of   8640    6.22%
#reg                  366   out of   8640    4.24%
#le                   543
  #lut only           177   out of    543   32.60%
  #reg only             6   out of    543    1.10%
  #lut&reg            360   out of    543   66.30%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |543   |537   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.568274s wall, 1.546875s user + 0.187500s system = 1.734375s CPU (110.6%)

RUN-1004 : used memory is 250 MB, reserved memory is 221 MB, peak memory is 498 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 130 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 60 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 42 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 354 instances
RUN-1001 : 136 mslices, 136 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1002 nets
RUN-1001 : 567 nets have 2 pins
RUN-1001 : 320 nets have [3 - 5] pins
RUN-1001 : 54 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 352 instances, 272 slices, 17 macros(118 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3982, tnet num: 1000, tinst num: 352, tnode num: 4928, tedge num: 6650.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1000 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.069846s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (134.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 166378
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962222
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(163): len = 142610, overlap = 36
PHY-3002 : Step(164): len = 132126, overlap = 36
PHY-3002 : Step(165): len = 120492, overlap = 36
PHY-3002 : Step(166): len = 111666, overlap = 36
PHY-3002 : Step(167): len = 103084, overlap = 36
PHY-3002 : Step(168): len = 96396.9, overlap = 36
PHY-3002 : Step(169): len = 89551.2, overlap = 29.25
PHY-3002 : Step(170): len = 83919.8, overlap = 29.25
PHY-3002 : Step(171): len = 77983.8, overlap = 33.75
PHY-3002 : Step(172): len = 73157.6, overlap = 33.75
PHY-3002 : Step(173): len = 68038.7, overlap = 31.5
PHY-3002 : Step(174): len = 63473.9, overlap = 31.5
PHY-3002 : Step(175): len = 59088.1, overlap = 36
PHY-3002 : Step(176): len = 55197.8, overlap = 36
PHY-3002 : Step(177): len = 51584.8, overlap = 36
PHY-3002 : Step(178): len = 48377.2, overlap = 36
PHY-3002 : Step(179): len = 45466.6, overlap = 36.5
PHY-3002 : Step(180): len = 42531.1, overlap = 36.75
PHY-3002 : Step(181): len = 39975.6, overlap = 37.5
PHY-3002 : Step(182): len = 37552.9, overlap = 38.5
PHY-3002 : Step(183): len = 35571.4, overlap = 39.5
PHY-3002 : Step(184): len = 33468.3, overlap = 41
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.90147e-06
PHY-3002 : Step(185): len = 34397.5, overlap = 33.25
PHY-3002 : Step(186): len = 35004.3, overlap = 37.25
PHY-3002 : Step(187): len = 34239.4, overlap = 38.5
PHY-3002 : Step(188): len = 33223.9, overlap = 40
PHY-3002 : Step(189): len = 32179.7, overlap = 40.75
PHY-3002 : Step(190): len = 31241.5, overlap = 41
PHY-3002 : Step(191): len = 30354.1, overlap = 41.5
PHY-3002 : Step(192): len = 29505.3, overlap = 40.75
PHY-3002 : Step(193): len = 29354.9, overlap = 41.75
PHY-3002 : Step(194): len = 29216.5, overlap = 42
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.80295e-06
PHY-3002 : Step(195): len = 29988.9, overlap = 39.5
PHY-3002 : Step(196): len = 30494, overlap = 39.25
PHY-3002 : Step(197): len = 30697.1, overlap = 41
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.96059e-05
PHY-3002 : Step(198): len = 31356.7, overlap = 31.75
PHY-3002 : Step(199): len = 31930, overlap = 33
PHY-3002 : Step(200): len = 32503.4, overlap = 28.5
PHY-3002 : Step(201): len = 32473.3, overlap = 29.75
PHY-3002 : Step(202): len = 32233.5, overlap = 27
PHY-3002 : Step(203): len = 32333.3, overlap = 26
PHY-3002 : Step(204): len = 32538.4, overlap = 26
PHY-3002 : Step(205): len = 32574.3, overlap = 26
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007385s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962222
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.10816e-06
PHY-3002 : Step(206): len = 34691.4, overlap = 12.75
PHY-3002 : Step(207): len = 34230.8, overlap = 14
PHY-3002 : Step(208): len = 34162, overlap = 15.5
PHY-3002 : Step(209): len = 33933.2, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.21632e-06
PHY-3002 : Step(210): len = 33813.7, overlap = 15.75
PHY-3002 : Step(211): len = 33811.2, overlap = 15.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.43265e-06
PHY-3002 : Step(212): len = 33742.7, overlap = 15
PHY-3002 : Step(213): len = 33887.6, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962222
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.70203e-06
PHY-3002 : Step(214): len = 33784.7, overlap = 27.25
PHY-3002 : Step(215): len = 33818.2, overlap = 27.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.92528e-06
PHY-3002 : Step(216): len = 33946.7, overlap = 27.25
PHY-3002 : Step(217): len = 34379, overlap = 26.25
PHY-3002 : Step(218): len = 34654.1, overlap = 24.5
PHY-3002 : Step(219): len = 34864.7, overlap = 24.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.38506e-05
PHY-3002 : Step(220): len = 34910.6, overlap = 24
PHY-3002 : Step(221): len = 35064, overlap = 22.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.74214e-05
PHY-3002 : Step(222): len = 35778.1, overlap = 21.75
PHY-3002 : Step(223): len = 36237, overlap = 20.25
PHY-3002 : Step(224): len = 36446.3, overlap = 21
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.48427e-05
PHY-3002 : Step(225): len = 36785, overlap = 21.25
PHY-3002 : Step(226): len = 37195.6, overlap = 21
PHY-3002 : Step(227): len = 37792, overlap = 21
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000109685
PHY-3002 : Step(228): len = 38080.4, overlap = 21.25
PHY-3002 : Step(229): len = 38249.8, overlap = 20.5
PHY-3002 : Step(230): len = 38769.8, overlap = 18.75
PHY-3002 : Step(231): len = 39157.3, overlap = 19.25
PHY-3002 : Step(232): len = 39504, overlap = 18
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.079325s wall, 0.062500s user + 0.109375s system = 0.171875s CPU (216.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962222
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000221396
PHY-3002 : Step(233): len = 41078.4, overlap = 4.25
PHY-3002 : Step(234): len = 40409.4, overlap = 11.25
PHY-3002 : Step(235): len = 40232.1, overlap = 12
PHY-3002 : Step(236): len = 40193.3, overlap = 13.5
PHY-3002 : Step(237): len = 40186.4, overlap = 15.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000442792
PHY-3002 : Step(238): len = 40340.3, overlap = 13.75
PHY-3002 : Step(239): len = 40403.7, overlap = 13.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000784556
PHY-3002 : Step(240): len = 40539.5, overlap = 12.5
PHY-3002 : Step(241): len = 40717.1, overlap = 12.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004102s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 41555.3, Over = 0
PHY-3001 : Spreading special nets. 2 out of 1330 tiles have overflows.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 1.
PHY-3001 : Final: Len = 41633.3, Over = 0
RUN-1003 : finish command "place" in  1.685485s wall, 2.328125s user + 2.281250s system = 4.609375s CPU (273.5%)

RUN-1004 : used memory is 261 MB, reserved memory is 229 MB, peak memory is 498 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 371 to 288
PHY-1001 : Pin misalignment score is improved from 288 to 285
PHY-1001 : Pin misalignment score is improved from 285 to 285
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 354 instances
RUN-1001 : 136 mslices, 136 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1002 nets
RUN-1001 : 567 nets have 2 pins
RUN-1001 : 320 nets have [3 - 5] pins
RUN-1001 : 54 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 80360, over cnt = 52(0%), over = 68, worst = 2
PHY-1002 : len = 80584, over cnt = 28(0%), over = 36, worst = 2
PHY-1002 : len = 80184, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 80048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.169346s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (101.5%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 214 to 59
PHY-1001 : End pin swap;  0.020075s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.8%)

PHY-1001 : End global routing;  0.480083s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (100.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.103021s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (91.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 83% nets.
PHY-1002 : len = 146864, over cnt = 87(0%), over = 88, worst = 2
PHY-1001 : End Routed; 2.368740s wall, 2.078125s user + 0.828125s system = 2.906250s CPU (122.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 145224, over cnt = 34(0%), over = 34, worst = 1
PHY-1001 : End DR Iter 1; 0.068656s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (68.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 144384, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 2; 0.031830s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (98.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 144368, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 144368
PHY-1001 : End DR Iter 3; 0.011017s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (141.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.340132s wall, 2.921875s user + 1.000000s system = 3.921875s CPU (117.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.918870s wall, 3.468750s user + 1.031250s system = 4.500000s CPU (114.8%)

RUN-1004 : used memory is 267 MB, reserved memory is 232 MB, peak memory is 498 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  537   out of   8640    6.22%
#reg                  366   out of   8640    4.24%
#le                   543
  #lut only           177   out of    543   32.60%
  #reg only             6   out of    543    1.10%
  #lut&reg            360   out of    543   66.30%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3982, tnet num: 1000, tinst num: 352, tnode num: 4928, tedge num: 6650.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1000 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 354
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1002, pip num: 9694
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 979 valid insts, and 26198 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.440813s wall, 8.453125s user + 0.375000s system = 8.828125s CPU (612.7%)

RUN-1004 : used memory is 452 MB, reserved memory is 420 MB, peak memory is 510 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 162 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1081 better
SYN-1014 : Optimize round 2
SYN-1032 : 1153/447 useful/useless nets, 916/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          806
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              49
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |427    |379    |74     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 570 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1879/1 useful/useless nets, 1657/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 276 (4.06), #lev = 10 (2.80)
SYN-3001 : Mapper mapped 937 instances into 291 LUTs, name keeping = 42%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 287 LUT to BLE ...
SYN-4008 : Packed 287 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 237 SEQ (1437 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1280 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 97 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 300/479 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  526   out of   8640    6.09%
#reg                  366   out of   8640    4.24%
#le                   536
  #lut only           170   out of    536   31.72%
  #reg only            10   out of    536    1.87%
  #lut&reg            356   out of    536   66.42%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |536   |526   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.392052s wall, 3.187500s user + 0.312500s system = 3.500000s CPU (103.2%)

RUN-1004 : used memory is 265 MB, reserved memory is 235 MB, peak memory is 510 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 132 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 72 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 351 instances
RUN-1001 : 134 mslices, 135 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 987 nets
RUN-1001 : 534 nets have 2 pins
RUN-1001 : 324 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 349 instances, 269 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4007, tnet num: 985, tinst num: 349, tnode num: 4949, tedge num: 6714.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 985 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.069464s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (112.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 175216
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(242): len = 139988, overlap = 36
PHY-3002 : Step(243): len = 125978, overlap = 36
PHY-3002 : Step(244): len = 119071, overlap = 36
PHY-3002 : Step(245): len = 108324, overlap = 36
PHY-3002 : Step(246): len = 101607, overlap = 36
PHY-3002 : Step(247): len = 93314.7, overlap = 36
PHY-3002 : Step(248): len = 87815.1, overlap = 29.25
PHY-3002 : Step(249): len = 80566.5, overlap = 29.25
PHY-3002 : Step(250): len = 76003.3, overlap = 33.75
PHY-3002 : Step(251): len = 69887.2, overlap = 31.5
PHY-3002 : Step(252): len = 66065.8, overlap = 31.5
PHY-3002 : Step(253): len = 61308.7, overlap = 31.5
PHY-3002 : Step(254): len = 58104.6, overlap = 31.5
PHY-3002 : Step(255): len = 54135.1, overlap = 36
PHY-3002 : Step(256): len = 51470.5, overlap = 36
PHY-3002 : Step(257): len = 48220.1, overlap = 36
PHY-3002 : Step(258): len = 45928.4, overlap = 36
PHY-3002 : Step(259): len = 43266.9, overlap = 36.75
PHY-3002 : Step(260): len = 41352.8, overlap = 37.5
PHY-3002 : Step(261): len = 39264.1, overlap = 37.5
PHY-3002 : Step(262): len = 37675.9, overlap = 38
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.7833e-06
PHY-3002 : Step(263): len = 39048.4, overlap = 29.75
PHY-3002 : Step(264): len = 38638.1, overlap = 29.75
PHY-3002 : Step(265): len = 37165.6, overlap = 28.25
PHY-3002 : Step(266): len = 36148.8, overlap = 28
PHY-3002 : Step(267): len = 35006.5, overlap = 28.75
PHY-3002 : Step(268): len = 33988, overlap = 27.75
PHY-3002 : Step(269): len = 32898.2, overlap = 29.75
PHY-3002 : Step(270): len = 32150.8, overlap = 29.75
PHY-3002 : Step(271): len = 31269.2, overlap = 30.5
PHY-3002 : Step(272): len = 30888.4, overlap = 37.5
PHY-3002 : Step(273): len = 30891.8, overlap = 37.75
PHY-3002 : Step(274): len = 30906.9, overlap = 37.75
PHY-3002 : Step(275): len = 30382.6, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.35666e-05
PHY-3002 : Step(276): len = 31019.7, overlap = 34
PHY-3002 : Step(277): len = 31291.5, overlap = 29.25
PHY-3002 : Step(278): len = 31153.7, overlap = 27
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.57418e-05
PHY-3002 : Step(279): len = 31527, overlap = 29
PHY-3002 : Step(280): len = 31836.4, overlap = 27
PHY-3002 : Step(281): len = 31948.4, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009552s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (327.2%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.26636e-07
PHY-3002 : Step(282): len = 33006.7, overlap = 19.25
PHY-3002 : Step(283): len = 32927.2, overlap = 19.25
PHY-3002 : Step(284): len = 32918.8, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.45327e-06
PHY-3002 : Step(285): len = 32791.8, overlap = 19.5
PHY-3002 : Step(286): len = 32703.1, overlap = 20
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.90655e-06
PHY-3002 : Step(287): len = 32639.9, overlap = 20
PHY-3002 : Step(288): len = 32639.9, overlap = 20
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.92915e-06
PHY-3002 : Step(289): len = 32692.7, overlap = 30.5
PHY-3002 : Step(290): len = 32830.9, overlap = 29.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.85829e-06
PHY-3002 : Step(291): len = 32744.1, overlap = 29.25
PHY-3002 : Step(292): len = 33101.1, overlap = 28
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.53039e-05
PHY-3002 : Step(293): len = 33077.7, overlap = 28
PHY-3002 : Step(294): len = 33671.8, overlap = 25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.79863e-05
PHY-3002 : Step(295): len = 33713.4, overlap = 24.75
PHY-3002 : Step(296): len = 34919.5, overlap = 22.25
PHY-3002 : Step(297): len = 35167, overlap = 21.25
PHY-3002 : Step(298): len = 35226.2, overlap = 21.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.59726e-05
PHY-3002 : Step(299): len = 35290, overlap = 21.25
PHY-3002 : Step(300): len = 35817.6, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031521s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (99.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000221711
PHY-3002 : Step(301): len = 39504.3, overlap = 15.25
PHY-3002 : Step(302): len = 38963.8, overlap = 19.75
PHY-3002 : Step(303): len = 38903.8, overlap = 18.75
PHY-3002 : Step(304): len = 38812.9, overlap = 17
PHY-3002 : Step(305): len = 38369.7, overlap = 15.75
PHY-3002 : Step(306): len = 38176.8, overlap = 15
PHY-3002 : Step(307): len = 38144.4, overlap = 17.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000443422
PHY-3002 : Step(308): len = 38635.3, overlap = 16
PHY-3002 : Step(309): len = 38750.6, overlap = 14.75
PHY-3002 : Step(310): len = 38684.5, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000751288
PHY-3002 : Step(311): len = 38886.7, overlap = 13.75
PHY-3002 : Step(312): len = 39030.6, overlap = 12.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004249s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 39615.6, Over = 0
PHY-3001 : Spreading special nets. 4 out of 1330 tiles have overflows.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 39549.6, Over = 0
RUN-1003 : finish command "place" in  1.501491s wall, 2.515625s user + 1.906250s system = 4.421875s CPU (294.5%)

RUN-1004 : used memory is 274 MB, reserved memory is 246 MB, peak memory is 510 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 381 to 311
PHY-1001 : Pin misalignment score is improved from 311 to 296
PHY-1001 : Pin misalignment score is improved from 296 to 297
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 351 instances
RUN-1001 : 134 mslices, 135 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 987 nets
RUN-1001 : 534 nets have 2 pins
RUN-1001 : 324 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 81008, over cnt = 65(0%), over = 90, worst = 2
PHY-1002 : len = 81168, over cnt = 53(0%), over = 74, worst = 2
PHY-1002 : len = 81096, over cnt = 31(0%), over = 51, worst = 2
PHY-1002 : len = 76256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.160975s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (116.5%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 219 to 55
PHY-1001 : End pin swap;  0.021862s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.5%)

PHY-1001 : End global routing;  0.483997s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (106.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.113912s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (123.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 142688, over cnt = 105(0%), over = 106, worst = 2
PHY-1001 : End Routed; 1.800155s wall, 1.406250s user + 0.906250s system = 2.312500s CPU (128.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 139216, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 0.124405s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (100.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 138872, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 2; 0.022989s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (135.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 138904, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.016133s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (96.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 138936, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 138936
PHY-1001 : End DR Iter 4; 0.011011s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (141.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.845299s wall, 2.390625s user + 1.062500s system = 3.453125s CPU (121.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.423560s wall, 2.968750s user + 1.109375s system = 4.078125s CPU (119.1%)

RUN-1004 : used memory is 284 MB, reserved memory is 251 MB, peak memory is 510 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  526   out of   8640    6.09%
#reg                  366   out of   8640    4.24%
#le                   536
  #lut only           170   out of    536   31.72%
  #reg only            10   out of    536    1.87%
  #lut&reg            356   out of    536   66.42%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4007, tnet num: 985, tinst num: 349, tnode num: 4949, tedge num: 6714.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 985 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 351
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 987, pip num: 9729
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 951 valid insts, and 26126 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.758018s wall, 10.406250s user + 0.375000s system = 10.781250s CPU (613.3%)

RUN-1004 : used memory is 459 MB, reserved memory is 426 MB, peak memory is 516 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1588/1 useful/useless nets, 1344/1 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 161 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1081 better
SYN-1014 : Optimize round 2
SYN-1032 : 1194/447 useful/useless nets, 950/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          822
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                395
  #LATCH                0
#MACRO_ADD             25
#MACRO_EQ              49
#MACRO_MUX             36

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |427    |395    |75     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 570 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1929/2 useful/useless nets, 1700/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 306 (3.85), #lev = 9 (2.55)
SYN-3001 : Mapper mapped 953 instances into 321 LUTs, name keeping = 45%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 382 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 127 adder to BLE ...
SYN-4008 : Packed 127 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 317 LUT to BLE ...
SYN-4008 : Packed 317 LUT and 53 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 234 SEQ (1525 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1371 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 112 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 330/514 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  557   out of   8640    6.45%
#reg                  382   out of   8640    4.42%
#le                   568
  #lut only           186   out of    568   32.75%
  #reg only            11   out of    568    1.94%
  #lut&reg            371   out of    568   65.32%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |568   |557   |382   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.899333s wall, 1.875000s user + 0.250000s system = 2.125000s CPU (111.9%)

RUN-1004 : used memory is 283 MB, reserved memory is 255 MB, peak memory is 516 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 126 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 82 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 368 instances
RUN-1001 : 143 mslices, 143 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1029 nets
RUN-1001 : 589 nets have 2 pins
RUN-1001 : 310 nets have [3 - 5] pins
RUN-1001 : 69 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 366 instances, 286 slices, 14 macros(104 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4086, tnet num: 1027, tinst num: 366, tnode num: 5039, tedge num: 6827.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1027 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.081149s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (96.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 187905
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960278
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(313): len = 159503, overlap = 36
PHY-3002 : Step(314): len = 149739, overlap = 36
PHY-3002 : Step(315): len = 136708, overlap = 36
PHY-3002 : Step(316): len = 128497, overlap = 36
PHY-3002 : Step(317): len = 116291, overlap = 36
PHY-3002 : Step(318): len = 109417, overlap = 36
PHY-3002 : Step(319): len = 99094, overlap = 29.25
PHY-3002 : Step(320): len = 93232.7, overlap = 33.75
PHY-3002 : Step(321): len = 85744.1, overlap = 33.75
PHY-3002 : Step(322): len = 80518.4, overlap = 31.5
PHY-3002 : Step(323): len = 74975.4, overlap = 36
PHY-3002 : Step(324): len = 70244.2, overlap = 36
PHY-3002 : Step(325): len = 65607.8, overlap = 36
PHY-3002 : Step(326): len = 61615, overlap = 36
PHY-3002 : Step(327): len = 57802.7, overlap = 36.25
PHY-3002 : Step(328): len = 54537.4, overlap = 36.25
PHY-3002 : Step(329): len = 51457.9, overlap = 36.5
PHY-3002 : Step(330): len = 48584.6, overlap = 36.75
PHY-3002 : Step(331): len = 46056, overlap = 37
PHY-3002 : Step(332): len = 43422.1, overlap = 36
PHY-3002 : Step(333): len = 41313.2, overlap = 36.25
PHY-3002 : Step(334): len = 39221.2, overlap = 36.25
PHY-3002 : Step(335): len = 37586.7, overlap = 37
PHY-3002 : Step(336): len = 35733.3, overlap = 33
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.44672e-06
PHY-3002 : Step(337): len = 37968.1, overlap = 28
PHY-3002 : Step(338): len = 37800.9, overlap = 35
PHY-3002 : Step(339): len = 35999.5, overlap = 32
PHY-3002 : Step(340): len = 34356.8, overlap = 30
PHY-3002 : Step(341): len = 33457.4, overlap = 36
PHY-3002 : Step(342): len = 32631.2, overlap = 36.75
PHY-3002 : Step(343): len = 32317.9, overlap = 37
PHY-3002 : Step(344): len = 32339.9, overlap = 33.5
PHY-3002 : Step(345): len = 32168.7, overlap = 34.5
PHY-3002 : Step(346): len = 31225.7, overlap = 35.75
PHY-3002 : Step(347): len = 30763.3, overlap = 37
PHY-3002 : Step(348): len = 30757.6, overlap = 39.25
PHY-3002 : Step(349): len = 30955.9, overlap = 38.75
PHY-3002 : Step(350): len = 30753.9, overlap = 38.75
PHY-3002 : Step(351): len = 30452.5, overlap = 38
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.48319e-05
PHY-3002 : Step(352): len = 31166.2, overlap = 38
PHY-3002 : Step(353): len = 31374.3, overlap = 31.25
PHY-3002 : Step(354): len = 31517.2, overlap = 30.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.75272e-05
PHY-3002 : Step(355): len = 31774.8, overlap = 28.25
PHY-3002 : Step(356): len = 32170.9, overlap = 27.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013422s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (116.4%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960278
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.84874e-07
PHY-3002 : Step(357): len = 33445.9, overlap = 16.25
PHY-3002 : Step(358): len = 33280.5, overlap = 17.5
PHY-3002 : Step(359): len = 33191.2, overlap = 18.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.36975e-06
PHY-3002 : Step(360): len = 32978.4, overlap = 20
PHY-3002 : Step(361): len = 32939.7, overlap = 20.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.7395e-06
PHY-3002 : Step(362): len = 32905.1, overlap = 20
PHY-3002 : Step(363): len = 32905.1, overlap = 20
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960278
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.06039e-06
PHY-3002 : Step(364): len = 32898.1, overlap = 33
PHY-3002 : Step(365): len = 33133.5, overlap = 31.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.12078e-06
PHY-3002 : Step(366): len = 33233.2, overlap = 30.5
PHY-3002 : Step(367): len = 33287.4, overlap = 29.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.26479e-05
PHY-3002 : Step(368): len = 33538.5, overlap = 29.25
PHY-3002 : Step(369): len = 34114.7, overlap = 27.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.52957e-05
PHY-3002 : Step(370): len = 34685.6, overlap = 27.5
PHY-3002 : Step(371): len = 35471.2, overlap = 24.75
PHY-3002 : Step(372): len = 35726.9, overlap = 25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025817s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (60.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960278
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000294077
PHY-3002 : Step(373): len = 43727.5, overlap = 16
PHY-3002 : Step(374): len = 41659.1, overlap = 20.75
PHY-3002 : Step(375): len = 41477.4, overlap = 19
PHY-3002 : Step(376): len = 41089.5, overlap = 18.25
PHY-3002 : Step(377): len = 40635.7, overlap = 19.75
PHY-3002 : Step(378): len = 40526.7, overlap = 20.5
PHY-3002 : Step(379): len = 40302.7, overlap = 19.25
PHY-3002 : Step(380): len = 40148, overlap = 18.25
PHY-3002 : Step(381): len = 39902.3, overlap = 17.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000588154
PHY-3002 : Step(382): len = 40345.8, overlap = 16.75
PHY-3002 : Step(383): len = 40601.3, overlap = 16.25
PHY-3002 : Step(384): len = 40577.4, overlap = 15.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00106263
PHY-3002 : Step(385): len = 40779.5, overlap = 16.25
PHY-3002 : Step(386): len = 41084, overlap = 16.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004262s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 41661.6, Over = 0
PHY-3001 : Spreading special nets. 2 out of 1330 tiles have overflows.
PHY-3001 : 2 instances has been re-located, deltaX = 3, deltaY = 2.
PHY-3001 : Final: Len = 41949.6, Over = 0
RUN-1003 : finish command "place" in  1.577963s wall, 2.171875s user + 2.296875s system = 4.468750s CPU (283.2%)

RUN-1004 : used memory is 292 MB, reserved memory is 265 MB, peak memory is 516 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 396 to 295
PHY-1001 : Pin misalignment score is improved from 295 to 291
PHY-1001 : Pin misalignment score is improved from 291 to 291
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 368 instances
RUN-1001 : 143 mslices, 143 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1029 nets
RUN-1001 : 589 nets have 2 pins
RUN-1001 : 310 nets have [3 - 5] pins
RUN-1001 : 69 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 85616, over cnt = 36(0%), over = 43, worst = 2
PHY-1002 : len = 85704, over cnt = 24(0%), over = 27, worst = 2
PHY-1002 : len = 85616, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 85448, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 84152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.154055s wall, 0.171875s user + 0.078125s system = 0.250000s CPU (162.3%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 215 to 52
PHY-1001 : End pin swap;  0.021531s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (217.7%)

PHY-1001 : End global routing;  0.471054s wall, 0.515625s user + 0.093750s system = 0.609375s CPU (129.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.099145s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (94.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 153040, over cnt = 53(0%), over = 53, worst = 1
PHY-1001 : End Routed; 3.071620s wall, 2.578125s user + 0.937500s system = 3.515625s CPU (114.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 152352, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End DR Iter 1; 0.037249s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (83.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 152408, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.015272s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (204.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 152400, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 152400
PHY-1001 : End DR Iter 3; 0.014564s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (214.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.026783s wall, 3.515625s user + 1.125000s system = 4.640625s CPU (115.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.592863s wall, 4.140625s user + 1.218750s system = 5.359375s CPU (116.7%)

RUN-1004 : used memory is 333 MB, reserved memory is 301 MB, peak memory is 516 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  557   out of   8640    6.45%
#reg                  382   out of   8640    4.42%
#le                   568
  #lut only           186   out of    568   32.75%
  #reg only            11   out of    568    1.94%
  #lut&reg            371   out of    568   65.32%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4086, tnet num: 1027, tinst num: 366, tnode num: 5039, tedge num: 6827.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1027 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 368
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1029, pip num: 10098
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1046 valid insts, and 27357 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.430564s wall, 8.859375s user + 0.375000s system = 9.234375s CPU (645.5%)

RUN-1004 : used memory is 476 MB, reserved memory is 443 MB, peak memory is 534 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1588/1 useful/useless nets, 1344/1 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 161 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1081 better
SYN-1014 : Optimize round 2
SYN-1032 : 1194/447 useful/useless nets, 950/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          822
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                395
  #LATCH                0
#MACRO_ADD             25
#MACRO_EQ              49
#MACRO_MUX             36

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |427    |395    |75     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 570 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1929/2 useful/useless nets, 1700/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 306 (3.85), #lev = 9 (2.55)
SYN-3001 : Mapper mapped 953 instances into 321 LUTs, name keeping = 45%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 382 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 127 adder to BLE ...
SYN-4008 : Packed 127 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 317 LUT to BLE ...
SYN-4008 : Packed 317 LUT and 53 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 234 SEQ (1525 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1371 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 112 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 330/514 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  557   out of   8640    6.45%
#reg                  382   out of   8640    4.42%
#le                   569
  #lut only           187   out of    569   32.86%
  #reg only            12   out of    569    2.11%
  #lut&reg            370   out of    569   65.03%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |569   |557   |382   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.781553s wall, 1.734375s user + 0.187500s system = 1.921875s CPU (107.9%)

RUN-1004 : used memory is 304 MB, reserved memory is 279 MB, peak memory is 534 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 126 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 58 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 367 instances
RUN-1001 : 143 mslices, 142 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1029 nets
RUN-1001 : 589 nets have 2 pins
RUN-1001 : 309 nets have [3 - 5] pins
RUN-1001 : 69 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 365 instances, 285 slices, 14 macros(104 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4084, tnet num: 1027, tinst num: 365, tnode num: 5035, tedge num: 6824.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1027 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.072501s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (107.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 173434
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960417
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(387): len = 162818, overlap = 36
PHY-3002 : Step(388): len = 142590, overlap = 36
PHY-3002 : Step(389): len = 133702, overlap = 36
PHY-3002 : Step(390): len = 119988, overlap = 36
PHY-3002 : Step(391): len = 112699, overlap = 36
PHY-3002 : Step(392): len = 102015, overlap = 29.25
PHY-3002 : Step(393): len = 95775.6, overlap = 31.5
PHY-3002 : Step(394): len = 87639, overlap = 33.75
PHY-3002 : Step(395): len = 82327.8, overlap = 33.75
PHY-3002 : Step(396): len = 75476, overlap = 31.5
PHY-3002 : Step(397): len = 71059.4, overlap = 31.5
PHY-3002 : Step(398): len = 64798.8, overlap = 36
PHY-3002 : Step(399): len = 61190.8, overlap = 36
PHY-3002 : Step(400): len = 56016.2, overlap = 36
PHY-3002 : Step(401): len = 53067, overlap = 36.25
PHY-3002 : Step(402): len = 49207.9, overlap = 38
PHY-3002 : Step(403): len = 46760.7, overlap = 37.75
PHY-3002 : Step(404): len = 43735.1, overlap = 38.25
PHY-3002 : Step(405): len = 41762.7, overlap = 38.75
PHY-3002 : Step(406): len = 39382.5, overlap = 33.5
PHY-3002 : Step(407): len = 37700.6, overlap = 36.25
PHY-3002 : Step(408): len = 35739.1, overlap = 38
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.85579e-06
PHY-3002 : Step(409): len = 37129.8, overlap = 34
PHY-3002 : Step(410): len = 36791.1, overlap = 36.75
PHY-3002 : Step(411): len = 36461, overlap = 39
PHY-3002 : Step(412): len = 36098.2, overlap = 39.5
PHY-3002 : Step(413): len = 35362.6, overlap = 42
PHY-3002 : Step(414): len = 34121.5, overlap = 41.75
PHY-3002 : Step(415): len = 32944.3, overlap = 42.5
PHY-3002 : Step(416): len = 31931.3, overlap = 43.25
PHY-3002 : Step(417): len = 31522.9, overlap = 42
PHY-3002 : Step(418): len = 31394.8, overlap = 39.25
PHY-3002 : Step(419): len = 31159.8, overlap = 42
PHY-3002 : Step(420): len = 30714.5, overlap = 42.25
PHY-3002 : Step(421): len = 30112.1, overlap = 42
PHY-3002 : Step(422): len = 30034.6, overlap = 36
PHY-3002 : Step(423): len = 29835.5, overlap = 32.5
PHY-3002 : Step(424): len = 30210.9, overlap = 32.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.17116e-05
PHY-3002 : Step(425): len = 30541.3, overlap = 32
PHY-3002 : Step(426): len = 30687.3, overlap = 31.5
PHY-3002 : Step(427): len = 30539.3, overlap = 29
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.34232e-05
PHY-3002 : Step(428): len = 30894.9, overlap = 29
PHY-3002 : Step(429): len = 31024.5, overlap = 28
PHY-3002 : Step(430): len = 31074.4, overlap = 25
PHY-3002 : Step(431): len = 31391, overlap = 27.25
PHY-3002 : Step(432): len = 31766.3, overlap = 24.25
PHY-3002 : Step(433): len = 31828.3, overlap = 21
PHY-3002 : Step(434): len = 31887.5, overlap = 20
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014036s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (445.3%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960417
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.08337e-06
PHY-3002 : Step(435): len = 34832.9, overlap = 10.25
PHY-3002 : Step(436): len = 34337.5, overlap = 12.5
PHY-3002 : Step(437): len = 34211.7, overlap = 14.5
PHY-3002 : Step(438): len = 34107.1, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.16673e-06
PHY-3002 : Step(439): len = 34066.2, overlap = 16.5
PHY-3002 : Step(440): len = 34091, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.33346e-06
PHY-3002 : Step(441): len = 34094.3, overlap = 16.5
PHY-3002 : Step(442): len = 34047.1, overlap = 16.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960417
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.37913e-06
PHY-3002 : Step(443): len = 34140.4, overlap = 30
PHY-3002 : Step(444): len = 34386.7, overlap = 30.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.75826e-06
PHY-3002 : Step(445): len = 34347.2, overlap = 30.25
PHY-3002 : Step(446): len = 34381.4, overlap = 30
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.43957e-05
PHY-3002 : Step(447): len = 34525.3, overlap = 29
PHY-3002 : Step(448): len = 34776.3, overlap = 28.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.27508e-05
PHY-3002 : Step(449): len = 34894.1, overlap = 28
PHY-3002 : Step(450): len = 35891.3, overlap = 29.25
PHY-3002 : Step(451): len = 36426.1, overlap = 26
PHY-3002 : Step(452): len = 36642.9, overlap = 24.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.55017e-05
PHY-3002 : Step(453): len = 36680.1, overlap = 23.75
PHY-3002 : Step(454): len = 36823.8, overlap = 23.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.85311e-05
PHY-3002 : Step(455): len = 37081.4, overlap = 21.25
PHY-3002 : Step(456): len = 37535.6, overlap = 20.25
PHY-3002 : Step(457): len = 38391.4, overlap = 19
PHY-3002 : Step(458): len = 38759.8, overlap = 19.5
PHY-3002 : Step(459): len = 38673.6, overlap = 19.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.081922s wall, 0.093750s user + 0.156250s system = 0.250000s CPU (305.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960417
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000199001
PHY-3002 : Step(460): len = 39376.9, overlap = 11.5
PHY-3002 : Step(461): len = 38676.7, overlap = 14.5
PHY-3002 : Step(462): len = 38582.9, overlap = 15.75
PHY-3002 : Step(463): len = 38613.4, overlap = 15.25
PHY-3002 : Step(464): len = 38644.3, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000398002
PHY-3002 : Step(465): len = 38800.1, overlap = 15.75
PHY-3002 : Step(466): len = 38942.4, overlap = 16.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000677358
PHY-3002 : Step(467): len = 39083.6, overlap = 16.5
PHY-3002 : Step(468): len = 39252.6, overlap = 16
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004272s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 40391.8, Over = 0
PHY-3001 : Spreading special nets. 1 out of 1330 tiles have overflows.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 40461.8, Over = 0
RUN-1003 : finish command "place" in  1.739516s wall, 1.984375s user + 2.875000s system = 4.859375s CPU (279.4%)

RUN-1004 : used memory is 310 MB, reserved memory is 285 MB, peak memory is 534 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 401 to 297
PHY-1001 : Pin misalignment score is improved from 297 to 293
PHY-1001 : Pin misalignment score is improved from 293 to 293
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 367 instances
RUN-1001 : 143 mslices, 142 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1029 nets
RUN-1001 : 589 nets have 2 pins
RUN-1001 : 309 nets have [3 - 5] pins
RUN-1001 : 69 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 81392, over cnt = 31(0%), over = 36, worst = 2
PHY-1002 : len = 81592, over cnt = 9(0%), over = 12, worst = 2
PHY-1002 : len = 81624, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 81136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.158882s wall, 0.187500s user + 0.062500s system = 0.250000s CPU (157.3%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 219 to 55
PHY-1001 : End pin swap;  0.021767s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.8%)

PHY-1001 : End global routing;  0.473270s wall, 0.531250s user + 0.093750s system = 0.625000s CPU (132.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.076758s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (122.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 150176, over cnt = 45(0%), over = 45, worst = 1
PHY-1001 : End Routed; 2.122753s wall, 2.046875s user + 0.734375s system = 2.781250s CPU (131.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 149448, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 1; 0.034198s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (182.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 149336, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.017563s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 149376, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 149376
PHY-1001 : End DR Iter 3; 0.011686s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (133.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.025106s wall, 2.937500s user + 0.812500s system = 3.750000s CPU (124.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.594268s wall, 3.593750s user + 0.921875s system = 4.515625s CPU (125.6%)

RUN-1004 : used memory is 344 MB, reserved memory is 313 MB, peak memory is 534 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  557   out of   8640    6.45%
#reg                  382   out of   8640    4.42%
#le                   569
  #lut only           187   out of    569   32.86%
  #reg only            12   out of    569    2.11%
  #lut&reg            370   out of    569   65.03%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4084, tnet num: 1027, tinst num: 365, tnode num: 5035, tedge num: 6824.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1027 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 367
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1029, pip num: 9851
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1012 valid insts, and 26737 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.813455s wall, 11.015625s user + 0.468750s system = 11.484375s CPU (633.3%)

RUN-1004 : used memory is 485 MB, reserved memory is 453 MB, peak memory is 542 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1607/1 useful/useless nets, 1347/1 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 161 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1082 better
SYN-1014 : Optimize round 2
SYN-1032 : 1212/447 useful/useless nets, 952/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          822
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                395
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ              49
#MACRO_MUX             36

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |427    |395    |77     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 570 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 24 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 18 instances into 5 LUTs, name keeping = 20%.
SYN-3001 : Mapper mapped 18 instances into 5 LUTs, name keeping = 20%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1975/2 useful/useless nets, 1730/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 308 (3.88), #lev = 9 (2.58)
SYN-3001 : Mapper mapped 960 instances into 323 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 382 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 20 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 319 LUT to BLE ...
SYN-4008 : Packed 319 LUT and 53 SEQ to BLE.
SYN-4003 : Packing 309 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (309 nodes)...
SYN-4004 : #1: Packed 243 SEQ (1588 nodes)...
SYN-4004 : #2: Packed 295 SEQ (1425 nodes)...
SYN-4004 : #3: Packed 296 SEQ (736 nodes)...
SYN-4005 : Packed 296 SEQ with LUT/SLICE
SYN-4006 : 119 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 332/523 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  575   out of   8640    6.66%
#reg                  382   out of   8640    4.42%
#le                   581
  #lut only           199   out of    581   34.25%
  #reg only             6   out of    581    1.03%
  #lut&reg            376   out of    581   64.72%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |581   |575   |382   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.813258s wall, 1.828125s user + 0.171875s system = 2.000000s CPU (110.3%)

RUN-1004 : used memory is 311 MB, reserved memory is 282 MB, peak memory is 542 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 127 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 83 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 373 instances
RUN-1001 : 145 mslices, 146 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1066 nets
RUN-1001 : 622 nets have 2 pins
RUN-1001 : 312 nets have [3 - 5] pins
RUN-1001 : 70 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 371 instances, 291 slices, 16 macros(111 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4183, tnet num: 1064, tinst num: 371, tnode num: 5140, tedge num: 6999.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1064 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.072300s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (151.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 178522
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.959583
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(469): len = 162156, overlap = 36
PHY-3002 : Step(470): len = 143351, overlap = 36
PHY-3002 : Step(471): len = 134890, overlap = 36
PHY-3002 : Step(472): len = 122676, overlap = 36
PHY-3002 : Step(473): len = 115741, overlap = 36
PHY-3002 : Step(474): len = 104792, overlap = 31.5
PHY-3002 : Step(475): len = 98557.9, overlap = 33.75
PHY-3002 : Step(476): len = 89939.3, overlap = 33.75
PHY-3002 : Step(477): len = 84595.7, overlap = 31.5
PHY-3002 : Step(478): len = 78168.4, overlap = 31.5
PHY-3002 : Step(479): len = 73731.6, overlap = 31.5
PHY-3002 : Step(480): len = 68753.7, overlap = 36
PHY-3002 : Step(481): len = 64779.3, overlap = 36
PHY-3002 : Step(482): len = 60658.3, overlap = 36
PHY-3002 : Step(483): len = 57330.2, overlap = 36
PHY-3002 : Step(484): len = 53641.1, overlap = 36.25
PHY-3002 : Step(485): len = 50917.6, overlap = 36.75
PHY-3002 : Step(486): len = 47513.4, overlap = 37
PHY-3002 : Step(487): len = 45210.1, overlap = 37.5
PHY-3002 : Step(488): len = 42389.9, overlap = 37.75
PHY-3002 : Step(489): len = 40520.4, overlap = 37.75
PHY-3002 : Step(490): len = 38315.2, overlap = 38.5
PHY-3002 : Step(491): len = 36725.1, overlap = 39.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.7127e-06
PHY-3002 : Step(492): len = 39397.7, overlap = 38.75
PHY-3002 : Step(493): len = 39486.9, overlap = 38.75
PHY-3002 : Step(494): len = 38077, overlap = 30.75
PHY-3002 : Step(495): len = 36099.4, overlap = 37.5
PHY-3002 : Step(496): len = 35003.9, overlap = 42.75
PHY-3002 : Step(497): len = 34216.7, overlap = 40.25
PHY-3002 : Step(498): len = 33650, overlap = 40
PHY-3002 : Step(499): len = 33157.5, overlap = 39.75
PHY-3002 : Step(500): len = 33161, overlap = 42
PHY-3002 : Step(501): len = 32865.3, overlap = 39.75
PHY-3002 : Step(502): len = 32520.1, overlap = 39.75
PHY-3002 : Step(503): len = 32450.6, overlap = 37.75
PHY-3002 : Step(504): len = 32352.7, overlap = 37.5
PHY-3002 : Step(505): len = 32209.4, overlap = 37.5
PHY-3002 : Step(506): len = 32122.5, overlap = 37
PHY-3002 : Step(507): len = 32020.1, overlap = 32.5
PHY-3002 : Step(508): len = 31730.3, overlap = 35.25
PHY-3002 : Step(509): len = 31626.9, overlap = 35.75
PHY-3002 : Step(510): len = 31619.5, overlap = 34.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.43911e-05
PHY-3002 : Step(511): len = 32399.1, overlap = 30
PHY-3002 : Step(512): len = 32584.2, overlap = 32
PHY-3002 : Step(513): len = 32720.5, overlap = 31.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.87822e-05
PHY-3002 : Step(514): len = 33169, overlap = 24.75
PHY-3002 : Step(515): len = 33562.1, overlap = 24.25
PHY-3002 : Step(516): len = 33866.2, overlap = 27.5
PHY-3002 : Step(517): len = 33967.3, overlap = 25
PHY-3002 : Step(518): len = 33861, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010527s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (296.9%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959583
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.12833e-06
PHY-3002 : Step(519): len = 33821, overlap = 16
PHY-3002 : Step(520): len = 33735.6, overlap = 18
PHY-3002 : Step(521): len = 33527.1, overlap = 17.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.25667e-06
PHY-3002 : Step(522): len = 33418.3, overlap = 17.5
PHY-3002 : Step(523): len = 33435.1, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.51333e-06
PHY-3002 : Step(524): len = 33450.7, overlap = 16.5
PHY-3002 : Step(525): len = 33756.4, overlap = 15.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959583
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.39258e-06
PHY-3002 : Step(526): len = 33746.5, overlap = 31
PHY-3002 : Step(527): len = 33849, overlap = 30.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.27852e-05
PHY-3002 : Step(528): len = 33943.3, overlap = 30
PHY-3002 : Step(529): len = 34010.9, overlap = 29.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.01227e-05
PHY-3002 : Step(530): len = 34428.6, overlap = 29.5
PHY-3002 : Step(531): len = 34836.7, overlap = 26.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.02453e-05
PHY-3002 : Step(532): len = 35513.9, overlap = 26
PHY-3002 : Step(533): len = 35871.1, overlap = 26.5
PHY-3002 : Step(534): len = 36515.1, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.04907e-05
PHY-3002 : Step(535): len = 36640.3, overlap = 25.5
PHY-3002 : Step(536): len = 36648.5, overlap = 25.5
PHY-3002 : Step(537): len = 37541.4, overlap = 23.5
PHY-3002 : Step(538): len = 37973.3, overlap = 21.75
PHY-3002 : Step(539): len = 38089.7, overlap = 22.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.056595s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (138.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959583
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000198349
PHY-3002 : Step(540): len = 40017.5, overlap = 11.25
PHY-3002 : Step(541): len = 39447.3, overlap = 16
PHY-3002 : Step(542): len = 39547.8, overlap = 18
PHY-3002 : Step(543): len = 39541.4, overlap = 18.5
PHY-3002 : Step(544): len = 39352.3, overlap = 18
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000396698
PHY-3002 : Step(545): len = 39648.5, overlap = 17.5
PHY-3002 : Step(546): len = 39846.4, overlap = 17.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000637688
PHY-3002 : Step(547): len = 39902.1, overlap = 16.75
PHY-3002 : Step(548): len = 40175, overlap = 17.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004205s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 41061.3, Over = 0
PHY-3001 : Final: Len = 41061.3, Over = 0
RUN-1003 : finish command "place" in  1.663843s wall, 2.171875s user + 2.328125s system = 4.500000s CPU (270.5%)

RUN-1004 : used memory is 316 MB, reserved memory is 287 MB, peak memory is 542 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 411 to 303
PHY-1001 : Pin misalignment score is improved from 303 to 298
PHY-1001 : Pin misalignment score is improved from 298 to 297
PHY-1001 : Pin misalignment score is improved from 297 to 296
PHY-1001 : Pin misalignment score is improved from 296 to 296
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 373 instances
RUN-1001 : 145 mslices, 146 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1066 nets
RUN-1001 : 622 nets have 2 pins
RUN-1001 : 312 nets have [3 - 5] pins
RUN-1001 : 70 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 83488, over cnt = 52(0%), over = 69, worst = 3
PHY-1002 : len = 83800, over cnt = 35(0%), over = 42, worst = 2
PHY-1002 : len = 83760, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 83728, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 83296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.161052s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (135.8%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 215 to 56
PHY-1001 : End pin swap;  0.020419s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.5%)

PHY-1001 : End global routing;  0.485002s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (119.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.097452s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (96.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 142992, over cnt = 109(0%), over = 109, worst = 1
PHY-1001 : End Routed; 1.750860s wall, 1.578125s user + 0.812500s system = 2.390625s CPU (136.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 141336, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 0.066153s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (141.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 141376, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 2; 0.021247s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 141496, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.015032s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (519.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 141480, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 141480
PHY-1001 : End DR Iter 4; 0.010944s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (285.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.727614s wall, 2.546875s user + 1.000000s system = 3.546875s CPU (130.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.335388s wall, 3.218750s user + 1.046875s system = 4.265625s CPU (127.9%)

RUN-1004 : used memory is 359 MB, reserved memory is 332 MB, peak memory is 542 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  575   out of   8640    6.66%
#reg                  382   out of   8640    4.42%
#le                   581
  #lut only           199   out of    581   34.25%
  #reg only             6   out of    581    1.03%
  #lut&reg            376   out of    581   64.72%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4183, tnet num: 1064, tinst num: 371, tnode num: 5140, tedge num: 6999.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1064 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 373
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1066, pip num: 10103
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 947 valid insts, and 27500 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.810678s wall, 10.328125s user + 0.453125s system = 10.781250s CPU (595.4%)

RUN-1004 : used memory is 493 MB, reserved memory is 464 MB, peak memory is 553 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1597/1 useful/useless nets, 1345/1 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 161 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1082 better
SYN-1014 : Optimize round 2
SYN-1032 : 1203/447 useful/useless nets, 951/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          822
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                395
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ              49
#MACRO_MUX             36

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |427    |395    |76     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 570 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 23 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 18 instances into 5 LUTs, name keeping = 20%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1948/2 useful/useless nets, 1711/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 307 (3.87), #lev = 9 (2.57)
SYN-3001 : Mapper mapped 953 instances into 322 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 382 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 124 adder to BLE ...
SYN-4008 : Packed 124 adder and 20 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 318 LUT to BLE ...
SYN-4008 : Packed 318 LUT and 53 SEQ to BLE.
SYN-4003 : Packing 309 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (309 nodes)...
SYN-4004 : #1: Packed 243 SEQ (1588 nodes)...
SYN-4004 : #2: Packed 295 SEQ (1425 nodes)...
SYN-4004 : #3: Packed 296 SEQ (736 nodes)...
SYN-4005 : Packed 296 SEQ with LUT/SLICE
SYN-4006 : 118 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 331/517 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  567   out of   8640    6.56%
#reg                  382   out of   8640    4.42%
#le                   572
  #lut only           190   out of    572   33.22%
  #reg only             5   out of    572    0.87%
  #lut&reg            377   out of    572   65.91%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |572   |567   |382   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.823052s wall, 1.718750s user + 0.218750s system = 1.937500s CPU (106.3%)

RUN-1004 : used memory is 326 MB, reserved memory is 298 MB, peak memory is 553 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 128 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 83 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 369 instances
RUN-1001 : 143 mslices, 144 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1052 nets
RUN-1001 : 615 nets have 2 pins
RUN-1001 : 304 nets have [3 - 5] pins
RUN-1001 : 70 nets have [6 - 10] pins
RUN-1001 : 42 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 367 instances, 287 slices, 15 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4163, tnet num: 1050, tinst num: 367, tnode num: 5121, tedge num: 6968.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1050 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.073760s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (148.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 184023
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960139
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(549): len = 162390, overlap = 36
PHY-3002 : Step(550): len = 152582, overlap = 36
PHY-3002 : Step(551): len = 143027, overlap = 36
PHY-3002 : Step(552): len = 134681, overlap = 36
PHY-3002 : Step(553): len = 126156, overlap = 36
PHY-3002 : Step(554): len = 118976, overlap = 36
PHY-3002 : Step(555): len = 111532, overlap = 29.25
PHY-3002 : Step(556): len = 104787, overlap = 31.5
PHY-3002 : Step(557): len = 98756.5, overlap = 33.75
PHY-3002 : Step(558): len = 92431.7, overlap = 33.75
PHY-3002 : Step(559): len = 87312.5, overlap = 31.5
PHY-3002 : Step(560): len = 81368.8, overlap = 31.5
PHY-3002 : Step(561): len = 76820.6, overlap = 36
PHY-3002 : Step(562): len = 71713.4, overlap = 36
PHY-3002 : Step(563): len = 67715.9, overlap = 36
PHY-3002 : Step(564): len = 63353, overlap = 36
PHY-3002 : Step(565): len = 59869.3, overlap = 36
PHY-3002 : Step(566): len = 56157.6, overlap = 36
PHY-3002 : Step(567): len = 53089.6, overlap = 36
PHY-3002 : Step(568): len = 49995.9, overlap = 36
PHY-3002 : Step(569): len = 47520.5, overlap = 36.75
PHY-3002 : Step(570): len = 45130.3, overlap = 37
PHY-3002 : Step(571): len = 42991.7, overlap = 37.5
PHY-3002 : Step(572): len = 40741.6, overlap = 38
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.76201e-06
PHY-3002 : Step(573): len = 43511.6, overlap = 31.75
PHY-3002 : Step(574): len = 43203.2, overlap = 30.25
PHY-3002 : Step(575): len = 41560.8, overlap = 30.75
PHY-3002 : Step(576): len = 38443.5, overlap = 36.75
PHY-3002 : Step(577): len = 37349.3, overlap = 37.25
PHY-3002 : Step(578): len = 36774.2, overlap = 39
PHY-3002 : Step(579): len = 35654.3, overlap = 41.25
PHY-3002 : Step(580): len = 34244.7, overlap = 42.75
PHY-3002 : Step(581): len = 33917.5, overlap = 40.25
PHY-3002 : Step(582): len = 33567.5, overlap = 39.25
PHY-3002 : Step(583): len = 33076.9, overlap = 39.5
PHY-3002 : Step(584): len = 32700, overlap = 41.75
PHY-3002 : Step(585): len = 32321.7, overlap = 41.5
PHY-3002 : Step(586): len = 31804.5, overlap = 41.5
PHY-3002 : Step(587): len = 31356, overlap = 41.5
PHY-3002 : Step(588): len = 31523.5, overlap = 42
PHY-3002 : Step(589): len = 31657.5, overlap = 41.75
PHY-3002 : Step(590): len = 31659.7, overlap = 36
PHY-3002 : Step(591): len = 31780.5, overlap = 38.25
PHY-3002 : Step(592): len = 31187.2, overlap = 36
PHY-3002 : Step(593): len = 30853.4, overlap = 35.75
PHY-3002 : Step(594): len = 30882.2, overlap = 35
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.37509e-05
PHY-3002 : Step(595): len = 31586.4, overlap = 28
PHY-3002 : Step(596): len = 31819.8, overlap = 25.5
PHY-3002 : Step(597): len = 31801.2, overlap = 27.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.67283e-05
PHY-3002 : Step(598): len = 32142.3, overlap = 25.25
PHY-3002 : Step(599): len = 32546.3, overlap = 27
PHY-3002 : Step(600): len = 32896.5, overlap = 27
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016110s wall, 0.000000s user + 0.046875s system = 0.046875s CPU (291.0%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960139
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.18433e-07
PHY-3002 : Step(601): len = 35562.9, overlap = 15.75
PHY-3002 : Step(602): len = 34979.4, overlap = 16.5
PHY-3002 : Step(603): len = 34957.7, overlap = 17
PHY-3002 : Step(604): len = 34660.1, overlap = 18.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.63687e-06
PHY-3002 : Step(605): len = 34592.1, overlap = 18
PHY-3002 : Step(606): len = 34557.4, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.27373e-06
PHY-3002 : Step(607): len = 34596.9, overlap = 17.5
PHY-3002 : Step(608): len = 34682.7, overlap = 17.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960139
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.20076e-06
PHY-3002 : Step(609): len = 34643.6, overlap = 32.25
PHY-3002 : Step(610): len = 34709, overlap = 31.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.46177e-06
PHY-3002 : Step(611): len = 34871.2, overlap = 31.75
PHY-3002 : Step(612): len = 35370.2, overlap = 30.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.49235e-05
PHY-3002 : Step(613): len = 35425.6, overlap = 30.75
PHY-3002 : Step(614): len = 35820.1, overlap = 30.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.36741e-05
PHY-3002 : Step(615): len = 35864.7, overlap = 29.5
PHY-3002 : Step(616): len = 36826.9, overlap = 26
PHY-3002 : Step(617): len = 37227.7, overlap = 25
PHY-3002 : Step(618): len = 37553.6, overlap = 24.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.73481e-05
PHY-3002 : Step(619): len = 37664.7, overlap = 24.75
PHY-3002 : Step(620): len = 38323.9, overlap = 22.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027742s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (225.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960139
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000224559
PHY-3002 : Step(621): len = 42206.7, overlap = 15.75
PHY-3002 : Step(622): len = 41048.8, overlap = 21
PHY-3002 : Step(623): len = 41064.1, overlap = 18.25
PHY-3002 : Step(624): len = 41069, overlap = 18.75
PHY-3002 : Step(625): len = 41035.6, overlap = 19
PHY-3002 : Step(626): len = 41002.1, overlap = 19.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000449118
PHY-3002 : Step(627): len = 41263.5, overlap = 19.75
PHY-3002 : Step(628): len = 41465.3, overlap = 18
PHY-3002 : Step(629): len = 41561.4, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000898236
PHY-3002 : Step(630): len = 41938.9, overlap = 16.75
PHY-3002 : Step(631): len = 42231.4, overlap = 17
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004468s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 43276, Over = 0
PHY-3001 : Spreading special nets. 2 out of 1330 tiles have overflows.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 1.
PHY-3001 : Final: Len = 43310, Over = 0
RUN-1003 : finish command "place" in  1.780093s wall, 2.343750s user + 2.937500s system = 5.281250s CPU (296.7%)

RUN-1004 : used memory is 332 MB, reserved memory is 304 MB, peak memory is 553 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 419 to 317
PHY-1001 : Pin misalignment score is improved from 317 to 307
PHY-1001 : Pin misalignment score is improved from 307 to 306
PHY-1001 : Pin misalignment score is improved from 306 to 305
PHY-1001 : Pin misalignment score is improved from 305 to 305
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 369 instances
RUN-1001 : 143 mslices, 144 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1052 nets
RUN-1001 : 615 nets have 2 pins
RUN-1001 : 304 nets have [3 - 5] pins
RUN-1001 : 70 nets have [6 - 10] pins
RUN-1001 : 42 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 87592, over cnt = 41(0%), over = 52, worst = 2
PHY-1002 : len = 87712, over cnt = 30(0%), over = 37, worst = 2
PHY-1002 : len = 87216, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 85552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.177241s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (105.8%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 209 to 51
PHY-1001 : End pin swap;  0.020952s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.6%)

PHY-1001 : End global routing;  0.528870s wall, 0.531250s user + 0.062500s system = 0.593750s CPU (112.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.115143s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (95.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 152984, over cnt = 59(0%), over = 59, worst = 1
PHY-1001 : End Routed; 2.463465s wall, 2.093750s user + 1.140625s system = 3.234375s CPU (131.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 152008, over cnt = 24(0%), over = 24, worst = 1
PHY-1001 : End DR Iter 1; 0.043521s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (107.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 151512, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.021978s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (142.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 151560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 151560
PHY-1001 : End DR Iter 3; 0.009112s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (171.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.425560s wall, 3.031250s user + 1.218750s system = 4.250000s CPU (124.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.083419s wall, 3.765625s user + 1.281250s system = 5.046875s CPU (123.6%)

RUN-1004 : used memory is 367 MB, reserved memory is 340 MB, peak memory is 553 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  567   out of   8640    6.56%
#reg                  382   out of   8640    4.42%
#le                   572
  #lut only           190   out of    572   33.22%
  #reg only             5   out of    572    0.87%
  #lut&reg            377   out of    572   65.91%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4163, tnet num: 1050, tinst num: 367, tnode num: 5121, tedge num: 6968.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1050 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 369
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1052, pip num: 10184
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 966 valid insts, and 27591 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.676719s wall, 9.953125s user + 0.468750s system = 10.421875s CPU (621.6%)

RUN-1004 : used memory is 499 MB, reserved memory is 469 MB, peak memory is 558 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 162 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1081 better
SYN-1014 : Optimize round 2
SYN-1032 : 1153/447 useful/useless nets, 916/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          806
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              49
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |427    |379    |74     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 570 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1879/1 useful/useless nets, 1657/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 276 (4.06), #lev = 10 (2.80)
SYN-3001 : Mapper mapped 937 instances into 291 LUTs, name keeping = 42%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 287 LUT to BLE ...
SYN-4008 : Packed 287 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 237 SEQ (1437 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1280 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 97 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 300/479 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  526   out of   8640    6.09%
#reg                  366   out of   8640    4.24%
#le                   536
  #lut only           170   out of    536   31.72%
  #reg only            10   out of    536    1.87%
  #lut&reg            356   out of    536   66.42%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |536   |526   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.483696s wall, 3.203125s user + 0.500000s system = 3.703125s CPU (106.3%)

RUN-1004 : used memory is 343 MB, reserved memory is 317 MB, peak memory is 558 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 132 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 72 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 351 instances
RUN-1001 : 134 mslices, 135 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 987 nets
RUN-1001 : 534 nets have 2 pins
RUN-1001 : 324 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 349 instances, 269 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4007, tnet num: 985, tinst num: 349, tnode num: 4949, tedge num: 6714.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 985 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.073662s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (84.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 175216
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(632): len = 139988, overlap = 36
PHY-3002 : Step(633): len = 125978, overlap = 36
PHY-3002 : Step(634): len = 119071, overlap = 36
PHY-3002 : Step(635): len = 108324, overlap = 36
PHY-3002 : Step(636): len = 101607, overlap = 36
PHY-3002 : Step(637): len = 93314.7, overlap = 36
PHY-3002 : Step(638): len = 87815.1, overlap = 29.25
PHY-3002 : Step(639): len = 80566.5, overlap = 29.25
PHY-3002 : Step(640): len = 76003.3, overlap = 33.75
PHY-3002 : Step(641): len = 69887.2, overlap = 31.5
PHY-3002 : Step(642): len = 66065.8, overlap = 31.5
PHY-3002 : Step(643): len = 61308.7, overlap = 31.5
PHY-3002 : Step(644): len = 58104.6, overlap = 31.5
PHY-3002 : Step(645): len = 54135.1, overlap = 36
PHY-3002 : Step(646): len = 51470.5, overlap = 36
PHY-3002 : Step(647): len = 48220.1, overlap = 36
PHY-3002 : Step(648): len = 45928.4, overlap = 36
PHY-3002 : Step(649): len = 43266.9, overlap = 36.75
PHY-3002 : Step(650): len = 41352.8, overlap = 37.5
PHY-3002 : Step(651): len = 39264.1, overlap = 37.5
PHY-3002 : Step(652): len = 37675.9, overlap = 38
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.7833e-06
PHY-3002 : Step(653): len = 39048.4, overlap = 29.75
PHY-3002 : Step(654): len = 38638.1, overlap = 29.75
PHY-3002 : Step(655): len = 37165.6, overlap = 28.25
PHY-3002 : Step(656): len = 36148.8, overlap = 28
PHY-3002 : Step(657): len = 35006.5, overlap = 28.75
PHY-3002 : Step(658): len = 33988, overlap = 27.75
PHY-3002 : Step(659): len = 32898.2, overlap = 29.75
PHY-3002 : Step(660): len = 32150.8, overlap = 29.75
PHY-3002 : Step(661): len = 31269.2, overlap = 30.5
PHY-3002 : Step(662): len = 30888.4, overlap = 37.5
PHY-3002 : Step(663): len = 30891.8, overlap = 37.75
PHY-3002 : Step(664): len = 30906.9, overlap = 37.75
PHY-3002 : Step(665): len = 30382.6, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.35666e-05
PHY-3002 : Step(666): len = 31019.7, overlap = 34
PHY-3002 : Step(667): len = 31291.5, overlap = 29.25
PHY-3002 : Step(668): len = 31153.7, overlap = 27
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.57418e-05
PHY-3002 : Step(669): len = 31527, overlap = 29
PHY-3002 : Step(670): len = 31836.4, overlap = 27
PHY-3002 : Step(671): len = 31948.4, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009556s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (490.6%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.26636e-07
PHY-3002 : Step(672): len = 33006.7, overlap = 19.25
PHY-3002 : Step(673): len = 32927.2, overlap = 19.25
PHY-3002 : Step(674): len = 32918.8, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.45327e-06
PHY-3002 : Step(675): len = 32791.8, overlap = 19.5
PHY-3002 : Step(676): len = 32703.1, overlap = 20
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.90655e-06
PHY-3002 : Step(677): len = 32639.9, overlap = 20
PHY-3002 : Step(678): len = 32639.9, overlap = 20
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.92915e-06
PHY-3002 : Step(679): len = 32692.7, overlap = 30.5
PHY-3002 : Step(680): len = 32830.9, overlap = 29.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.85829e-06
PHY-3002 : Step(681): len = 32744.1, overlap = 29.25
PHY-3002 : Step(682): len = 33101.1, overlap = 28
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.53039e-05
PHY-3002 : Step(683): len = 33077.7, overlap = 28
PHY-3002 : Step(684): len = 33671.8, overlap = 25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.79863e-05
PHY-3002 : Step(685): len = 33713.4, overlap = 24.75
PHY-3002 : Step(686): len = 34919.5, overlap = 22.25
PHY-3002 : Step(687): len = 35167, overlap = 21.25
PHY-3002 : Step(688): len = 35226.2, overlap = 21.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.59726e-05
PHY-3002 : Step(689): len = 35290, overlap = 21.25
PHY-3002 : Step(690): len = 35817.6, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030552s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (153.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000221711
PHY-3002 : Step(691): len = 39504.3, overlap = 15.25
PHY-3002 : Step(692): len = 38963.8, overlap = 19.75
PHY-3002 : Step(693): len = 38903.8, overlap = 18.75
PHY-3002 : Step(694): len = 38812.9, overlap = 17
PHY-3002 : Step(695): len = 38369.7, overlap = 15.75
PHY-3002 : Step(696): len = 38176.8, overlap = 15
PHY-3002 : Step(697): len = 38144.4, overlap = 17.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000443422
PHY-3002 : Step(698): len = 38635.3, overlap = 16
PHY-3002 : Step(699): len = 38750.6, overlap = 14.75
PHY-3002 : Step(700): len = 38684.5, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000751288
PHY-3002 : Step(701): len = 38886.7, overlap = 13.75
PHY-3002 : Step(702): len = 39030.6, overlap = 12.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004256s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 39615.6, Over = 0
PHY-3001 : Spreading special nets. 4 out of 1330 tiles have overflows.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 39549.6, Over = 0
RUN-1003 : finish command "place" in  1.561996s wall, 1.734375s user + 2.296875s system = 4.031250s CPU (258.1%)

RUN-1004 : used memory is 349 MB, reserved memory is 321 MB, peak memory is 558 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 381 to 311
PHY-1001 : Pin misalignment score is improved from 311 to 296
PHY-1001 : Pin misalignment score is improved from 296 to 297
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 351 instances
RUN-1001 : 134 mslices, 135 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 987 nets
RUN-1001 : 534 nets have 2 pins
RUN-1001 : 324 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 81008, over cnt = 65(0%), over = 90, worst = 2
PHY-1002 : len = 81168, over cnt = 53(0%), over = 74, worst = 2
PHY-1002 : len = 81096, over cnt = 31(0%), over = 51, worst = 2
PHY-1002 : len = 76256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.160351s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (165.7%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 219 to 55
PHY-1001 : End pin swap;  0.021813s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (143.3%)

PHY-1001 : End global routing;  0.472546s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (122.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.111017s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (98.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 142688, over cnt = 105(0%), over = 106, worst = 2
PHY-1001 : End Routed; 1.802241s wall, 1.453125s user + 0.781250s system = 2.234375s CPU (124.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 139216, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 0.123571s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (113.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 138872, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 2; 0.024062s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (64.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 138904, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.017136s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (182.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 138936, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 138936
PHY-1001 : End DR Iter 4; 0.011139s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.838057s wall, 2.515625s user + 0.875000s system = 3.390625s CPU (119.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.404310s wall, 3.171875s user + 0.921875s system = 4.093750s CPU (120.3%)

RUN-1004 : used memory is 373 MB, reserved memory is 342 MB, peak memory is 558 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  526   out of   8640    6.09%
#reg                  366   out of   8640    4.24%
#le                   536
  #lut only           170   out of    536   31.72%
  #reg only            10   out of    536    1.87%
  #lut&reg            356   out of    536   66.42%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4007, tnet num: 985, tinst num: 349, tnode num: 4949, tedge num: 6714.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 985 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 351
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 987, pip num: 9729
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 951 valid insts, and 26126 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.872196s wall, 10.531250s user + 0.562500s system = 11.093750s CPU (592.6%)

RUN-1004 : used memory is 507 MB, reserved memory is 475 MB, peak memory is 566 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1534/3 useful/useless nets, 1305/3 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 280 onehot mux instances.
SYN-1020 : Optimized 162 distributor mux.
SYN-1016 : Merged 266 instances.
SYN-1015 : Optimize round 1, 1081 better
SYN-1014 : Optimize round 2
SYN-1032 : 1142/447 useful/useless nets, 913/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          807
  #and                214
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                378
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              49
#MACRO_MUX             19

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |429    |378    |73     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 237 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1862/1 useful/useless nets, 1639/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 274 (4.08), #lev = 10 (2.76)
SYN-3001 : Mapper mapped 923 instances into 289 LUTs, name keeping = 41%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 364 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 285 LUT to BLE ...
SYN-4008 : Packed 285 LUT and 36 SEQ to BLE.
SYN-4003 : Packing 296 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (296 nodes)...
SYN-4004 : #1: Packed 235 SEQ (1438 nodes)...
SYN-4004 : #2: Packed 282 SEQ (1283 nodes)...
SYN-4004 : #3: Packed 283 SEQ (736 nodes)...
SYN-4005 : Packed 283 SEQ with LUT/SLICE
SYN-4006 : 97 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 298/477 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  523   out of   8640    6.05%
#reg                  364   out of   8640    4.21%
#le                   532
  #lut only           168   out of    532   31.58%
  #reg only             9   out of    532    1.69%
  #lut&reg            355   out of    532   66.73%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 1
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |532   |523   |364   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.429885s wall, 3.218750s user + 0.328125s system = 3.546875s CPU (103.4%)

RUN-1004 : used memory is 388 MB, reserved memory is 355 MB, peak memory is 566 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 133 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 72 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 349 instances
RUN-1001 : 133 mslices, 134 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 985 nets
RUN-1001 : 534 nets have 2 pins
RUN-1001 : 325 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 347 instances, 267 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3998, tnet num: 983, tinst num: 347, tnode num: 4941, tedge num: 6699.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 983 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.072939s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (107.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 176024
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962917
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(703): len = 154161, overlap = 36
PHY-3002 : Step(704): len = 144017, overlap = 36
PHY-3002 : Step(705): len = 134547, overlap = 36
PHY-3002 : Step(706): len = 127012, overlap = 36
PHY-3002 : Step(707): len = 117921, overlap = 36
PHY-3002 : Step(708): len = 111453, overlap = 36
PHY-3002 : Step(709): len = 102728, overlap = 29.25
PHY-3002 : Step(710): len = 97195.4, overlap = 29.25
PHY-3002 : Step(711): len = 89011.1, overlap = 33.75
PHY-3002 : Step(712): len = 84254, overlap = 31.5
PHY-3002 : Step(713): len = 77622.7, overlap = 31.5
PHY-3002 : Step(714): len = 73469.8, overlap = 31.5
PHY-3002 : Step(715): len = 68213.2, overlap = 36
PHY-3002 : Step(716): len = 64824.8, overlap = 36
PHY-3002 : Step(717): len = 59906.7, overlap = 36
PHY-3002 : Step(718): len = 56936.5, overlap = 36.25
PHY-3002 : Step(719): len = 53089.1, overlap = 36.5
PHY-3002 : Step(720): len = 50599.7, overlap = 36.75
PHY-3002 : Step(721): len = 47409.5, overlap = 37
PHY-3002 : Step(722): len = 45092.8, overlap = 36.5
PHY-3002 : Step(723): len = 42501.6, overlap = 36.5
PHY-3002 : Step(724): len = 40426, overlap = 36.25
PHY-3002 : Step(725): len = 38388.2, overlap = 37
PHY-3002 : Step(726): len = 36601, overlap = 34.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.26439e-06
PHY-3002 : Step(727): len = 37910.9, overlap = 30.75
PHY-3002 : Step(728): len = 37919, overlap = 29
PHY-3002 : Step(729): len = 37578.3, overlap = 31.5
PHY-3002 : Step(730): len = 37116.7, overlap = 30.5
PHY-3002 : Step(731): len = 36305.9, overlap = 32.5
PHY-3002 : Step(732): len = 35158.2, overlap = 33
PHY-3002 : Step(733): len = 34030.3, overlap = 33.25
PHY-3002 : Step(734): len = 33063.1, overlap = 31.75
PHY-3002 : Step(735): len = 32349.2, overlap = 36.75
PHY-3002 : Step(736): len = 32076, overlap = 34.25
PHY-3002 : Step(737): len = 31914.1, overlap = 34.5
PHY-3002 : Step(738): len = 31546.5, overlap = 31.75
PHY-3002 : Step(739): len = 31255.5, overlap = 34.25
PHY-3002 : Step(740): len = 30778.6, overlap = 35.5
PHY-3002 : Step(741): len = 30025.8, overlap = 39.75
PHY-3002 : Step(742): len = 29566.3, overlap = 42
PHY-3002 : Step(743): len = 28995.1, overlap = 36.75
PHY-3002 : Step(744): len = 28978.5, overlap = 37.5
PHY-3002 : Step(745): len = 28460.9, overlap = 42
PHY-3002 : Step(746): len = 28397.5, overlap = 41
PHY-3002 : Step(747): len = 28346.4, overlap = 38
PHY-3002 : Step(748): len = 28251.2, overlap = 37.5
PHY-3002 : Step(749): len = 28349.4, overlap = 32.75
PHY-3002 : Step(750): len = 28067.4, overlap = 35
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.52879e-06
PHY-3002 : Step(751): len = 28658.7, overlap = 35
PHY-3002 : Step(752): len = 29013.6, overlap = 32.25
PHY-3002 : Step(753): len = 29123.8, overlap = 34
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.70576e-05
PHY-3002 : Step(754): len = 29455.9, overlap = 31.5
PHY-3002 : Step(755): len = 29712.7, overlap = 28.5
PHY-3002 : Step(756): len = 30004.2, overlap = 25
PHY-3002 : Step(757): len = 30082.8, overlap = 26.25
PHY-3002 : Step(758): len = 30162.4, overlap = 25.25
PHY-3002 : Step(759): len = 30309.1, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009880s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962917
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.81572e-07
PHY-3002 : Step(760): len = 31785.6, overlap = 12.5
PHY-3002 : Step(761): len = 31608.3, overlap = 14
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.36314e-06
PHY-3002 : Step(762): len = 31551.3, overlap = 14
PHY-3002 : Step(763): len = 31571.4, overlap = 13.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.72629e-06
PHY-3002 : Step(764): len = 31512.5, overlap = 13.75
PHY-3002 : Step(765): len = 31512.5, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962917
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.5753e-06
PHY-3002 : Step(766): len = 31591, overlap = 29.25
PHY-3002 : Step(767): len = 31647.3, overlap = 29
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015677s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (99.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.962917
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000266183
PHY-3002 : Step(768): len = 40780.1, overlap = 21.75
PHY-3002 : Step(769): len = 41545.9, overlap = 20
PHY-3002 : Step(770): len = 40378.4, overlap = 16.25
PHY-3002 : Step(771): len = 39951.6, overlap = 18
PHY-3002 : Step(772): len = 39587.4, overlap = 18.5
PHY-3002 : Step(773): len = 39238.1, overlap = 18.75
PHY-3002 : Step(774): len = 38849.5, overlap = 20
PHY-3002 : Step(775): len = 38731.9, overlap = 18.5
PHY-3002 : Step(776): len = 38670.1, overlap = 17.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000532366
PHY-3002 : Step(777): len = 39110.8, overlap = 17.25
PHY-3002 : Step(778): len = 39324.2, overlap = 16.25
PHY-3002 : Step(779): len = 39321.2, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00103521
PHY-3002 : Step(780): len = 39554.9, overlap = 15.25
PHY-3002 : Step(781): len = 39799.5, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004198s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (744.5%)

PHY-3001 : Legalized: Len = 40515.9, Over = 0
PHY-3001 : Spreading special nets. 2 out of 1330 tiles have overflows.
PHY-3001 : 2 instances has been re-located, deltaX = 3, deltaY = 2.
PHY-3001 : Final: Len = 40599.9, Over = 0
RUN-1003 : finish command "place" in  1.535682s wall, 1.921875s user + 2.578125s system = 4.500000s CPU (293.0%)

RUN-1004 : used memory is 388 MB, reserved memory is 355 MB, peak memory is 566 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 376 to 292
PHY-1001 : Pin misalignment score is improved from 292 to 285
PHY-1001 : Pin misalignment score is improved from 285 to 285
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 349 instances
RUN-1001 : 133 mslices, 134 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 985 nets
RUN-1001 : 534 nets have 2 pins
RUN-1001 : 325 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 89208, over cnt = 60(0%), over = 79, worst = 2
PHY-1002 : len = 89560, over cnt = 39(0%), over = 50, worst = 2
PHY-1002 : len = 89048, over cnt = 22(0%), over = 29, worst = 2
PHY-1002 : len = 86080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.158505s wall, 0.156250s user + 0.093750s system = 0.250000s CPU (157.7%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 219 to 53
PHY-1001 : End pin swap;  0.021183s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (73.8%)

PHY-1001 : End global routing;  0.471976s wall, 0.421875s user + 0.125000s system = 0.546875s CPU (115.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.098435s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (127.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 15576, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.098136s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (95.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 15568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.004553s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (343.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 147040, over cnt = 69(0%), over = 69, worst = 1
PHY-1001 : End Routed; 1.518050s wall, 1.703125s user + 0.718750s system = 2.421875s CPU (159.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 145416, over cnt = 30(0%), over = 30, worst = 1
PHY-1001 : End DR Iter 1; 0.046082s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (135.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 144512, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 2; 0.030630s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (102.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 144568, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 3; 0.018918s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 144744, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 144744
PHY-1001 : End DR Iter 4; 0.027825s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (112.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.592418s wall, 2.703125s user + 0.890625s system = 3.593750s CPU (138.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.158063s wall, 3.218750s user + 1.046875s system = 4.265625s CPU (135.1%)

RUN-1004 : used memory is 386 MB, reserved memory is 354 MB, peak memory is 566 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  523   out of   8640    6.05%
#reg                  364   out of   8640    4.21%
#le                   532
  #lut only           168   out of    532   31.58%
  #reg only             9   out of    532    1.69%
  #lut&reg            355   out of    532   66.73%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 1
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3998, tnet num: 983, tinst num: 347, tnode num: 4941, tedge num: 6699.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 983 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 349
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 985, pip num: 9889
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 917 valid insts, and 26428 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.703796s wall, 9.859375s user + 0.421875s system = 10.281250s CPU (603.4%)

RUN-1004 : used memory is 512 MB, reserved memory is 480 MB, peak memory is 574 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 162 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1081 better
SYN-1014 : Optimize round 2
SYN-1032 : 1153/447 useful/useless nets, 916/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          806
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              49
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |427    |379    |74     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 570 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1879/1 useful/useless nets, 1657/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 276 (4.06), #lev = 10 (2.80)
SYN-3001 : Mapper mapped 937 instances into 291 LUTs, name keeping = 42%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 287 LUT to BLE ...
SYN-4008 : Packed 287 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 237 SEQ (1437 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1280 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 97 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 300/479 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  526   out of   8640    6.09%
#reg                  366   out of   8640    4.24%
#le                   537
  #lut only           171   out of    537   31.84%
  #reg only            11   out of    537    2.05%
  #lut&reg            355   out of    537   66.11%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |537   |526   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.549955s wall, 3.187500s user + 0.468750s system = 3.656250s CPU (103.0%)

RUN-1004 : used memory is 358 MB, reserved memory is 330 MB, peak memory is 574 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 132 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 59 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 352 instances
RUN-1001 : 135 mslices, 135 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 987 nets
RUN-1001 : 534 nets have 2 pins
RUN-1001 : 323 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 42 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 350 instances, 270 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4007, tnet num: 985, tinst num: 350, tnode num: 4949, tedge num: 6714.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 985 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.073123s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (149.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 174113
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962500
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(782): len = 141796, overlap = 36
PHY-3002 : Step(783): len = 126326, overlap = 36
PHY-3002 : Step(784): len = 119306, overlap = 36
PHY-3002 : Step(785): len = 108633, overlap = 36
PHY-3002 : Step(786): len = 102076, overlap = 36
PHY-3002 : Step(787): len = 93875.2, overlap = 29.25
PHY-3002 : Step(788): len = 88510, overlap = 29.25
PHY-3002 : Step(789): len = 81430.7, overlap = 33.75
PHY-3002 : Step(790): len = 76773.8, overlap = 33.75
PHY-3002 : Step(791): len = 71075.2, overlap = 31.5
PHY-3002 : Step(792): len = 66978.5, overlap = 33.75
PHY-3002 : Step(793): len = 62127.8, overlap = 36
PHY-3002 : Step(794): len = 58722.4, overlap = 36
PHY-3002 : Step(795): len = 54283.6, overlap = 36
PHY-3002 : Step(796): len = 51530.1, overlap = 36
PHY-3002 : Step(797): len = 47527.1, overlap = 36
PHY-3002 : Step(798): len = 45235, overlap = 36
PHY-3002 : Step(799): len = 42333.1, overlap = 36
PHY-3002 : Step(800): len = 40516.7, overlap = 36.5
PHY-3002 : Step(801): len = 38273.3, overlap = 37
PHY-3002 : Step(802): len = 36628.9, overlap = 37.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.31875e-06
PHY-3002 : Step(803): len = 38096.9, overlap = 33
PHY-3002 : Step(804): len = 37973.8, overlap = 33.25
PHY-3002 : Step(805): len = 37520.3, overlap = 26.5
PHY-3002 : Step(806): len = 36036.7, overlap = 30
PHY-3002 : Step(807): len = 34345.8, overlap = 31.25
PHY-3002 : Step(808): len = 33410.7, overlap = 31.5
PHY-3002 : Step(809): len = 32524.4, overlap = 37.5
PHY-3002 : Step(810): len = 31329.8, overlap = 40.5
PHY-3002 : Step(811): len = 30836.1, overlap = 42.25
PHY-3002 : Step(812): len = 30359.7, overlap = 44.25
PHY-3002 : Step(813): len = 30673.9, overlap = 44
PHY-3002 : Step(814): len = 30482.6, overlap = 40.5
PHY-3002 : Step(815): len = 30558.5, overlap = 41.5
PHY-3002 : Step(816): len = 30547.8, overlap = 38
PHY-3002 : Step(817): len = 30272.9, overlap = 38.25
PHY-3002 : Step(818): len = 30086, overlap = 38.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.26375e-05
PHY-3002 : Step(819): len = 30921.6, overlap = 38.25
PHY-3002 : Step(820): len = 31103.9, overlap = 38.25
PHY-3002 : Step(821): len = 31284.9, overlap = 37.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.5275e-05
PHY-3002 : Step(822): len = 31581.9, overlap = 34.75
PHY-3002 : Step(823): len = 31918.8, overlap = 27.5
PHY-3002 : Step(824): len = 32267.2, overlap = 27.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008309s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (376.1%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962500
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.8457e-07
PHY-3002 : Step(825): len = 35643, overlap = 16.25
PHY-3002 : Step(826): len = 35597.7, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.56914e-06
PHY-3002 : Step(827): len = 35479.4, overlap = 16
PHY-3002 : Step(828): len = 35479.4, overlap = 16
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.13828e-06
PHY-3002 : Step(829): len = 35497.4, overlap = 15.75
PHY-3002 : Step(830): len = 35468.9, overlap = 16
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962500
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.45306e-06
PHY-3002 : Step(831): len = 35392.1, overlap = 29.25
PHY-3002 : Step(832): len = 35505.1, overlap = 29.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.09061e-05
PHY-3002 : Step(833): len = 35504.2, overlap = 29
PHY-3002 : Step(834): len = 35864.5, overlap = 27.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.83379e-05
PHY-3002 : Step(835): len = 35817.6, overlap = 27.25
PHY-3002 : Step(836): len = 36575.9, overlap = 25.5
PHY-3002 : Step(837): len = 36905.3, overlap = 24.5
PHY-3002 : Step(838): len = 37049.1, overlap = 24.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.66757e-05
PHY-3002 : Step(839): len = 37178.7, overlap = 24.75
PHY-3002 : Step(840): len = 37505.5, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.92314e-05
PHY-3002 : Step(841): len = 38009, overlap = 22.75
PHY-3002 : Step(842): len = 38393, overlap = 20.5
PHY-3002 : Step(843): len = 38938.3, overlap = 21.75
PHY-3002 : Step(844): len = 38967.2, overlap = 22
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000138463
PHY-3002 : Step(845): len = 39167.9, overlap = 22.25
PHY-3002 : Step(846): len = 39336.7, overlap = 21.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000276926
PHY-3002 : Step(847): len = 39707.6, overlap = 21.25
PHY-3002 : Step(848): len = 40194.4, overlap = 20
PHY-3002 : Step(849): len = 40378.4, overlap = 20.75
PHY-3002 : Step(850): len = 40346.1, overlap = 21
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000553851
PHY-3002 : Step(851): len = 40487.6, overlap = 19.75
PHY-3002 : Step(852): len = 40618.2, overlap = 19.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000920474
PHY-3002 : Step(853): len = 40696.1, overlap = 18.75
PHY-3002 : Step(854): len = 41109.1, overlap = 18.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.090904s wall, 0.062500s user + 0.140625s system = 0.203125s CPU (223.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962500
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000248496
PHY-3002 : Step(855): len = 41364.1, overlap = 9.75
PHY-3002 : Step(856): len = 40851.3, overlap = 14
PHY-3002 : Step(857): len = 40685.3, overlap = 15.5
PHY-3002 : Step(858): len = 40506.8, overlap = 16.5
PHY-3002 : Step(859): len = 40467.4, overlap = 17.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000496992
PHY-3002 : Step(860): len = 40594.5, overlap = 16.75
PHY-3002 : Step(861): len = 40673.7, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000800916
PHY-3002 : Step(862): len = 40720.6, overlap = 18
PHY-3002 : Step(863): len = 40824.8, overlap = 19
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00101889
PHY-3002 : Step(864): len = 40867.7, overlap = 18.75
PHY-3002 : Step(865): len = 40867.7, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004098s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 41907.9, Over = 0
PHY-3001 : Spreading special nets. 2 out of 1330 tiles have overflows.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 0.
PHY-3001 : Final: Len = 42015.9, Over = 0
RUN-1003 : finish command "place" in  1.873360s wall, 2.375000s user + 2.218750s system = 4.593750s CPU (245.2%)

RUN-1004 : used memory is 362 MB, reserved memory is 334 MB, peak memory is 574 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 382 to 304
PHY-1001 : Pin misalignment score is improved from 304 to 290
PHY-1001 : Pin misalignment score is improved from 290 to 289
PHY-1001 : Pin misalignment score is improved from 289 to 289
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 352 instances
RUN-1001 : 135 mslices, 135 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 987 nets
RUN-1001 : 534 nets have 2 pins
RUN-1001 : 323 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 42 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 89248, over cnt = 40(0%), over = 50, worst = 3
PHY-1002 : len = 89432, over cnt = 28(0%), over = 33, worst = 2
PHY-1002 : len = 89528, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 87800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.151571s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (103.1%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 201 to 49
PHY-1001 : End pin swap;  0.019712s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.3%)

PHY-1001 : End global routing;  0.463947s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (101.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.095722s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (97.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.085383s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (91.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 149256, over cnt = 48(0%), over = 48, worst = 1
PHY-1001 : End Routed; 2.407125s wall, 2.171875s user + 0.984375s system = 3.156250s CPU (131.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 148928, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 1; 0.032082s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 148864, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.015552s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (100.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 148880, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.010871s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (574.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 148912, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 148912
PHY-1001 : End DR Iter 4; 0.009778s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (159.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.414684s wall, 3.156250s user + 1.093750s system = 4.250000s CPU (124.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.984408s wall, 3.734375s user + 1.140625s system = 4.875000s CPU (122.4%)

RUN-1004 : used memory is 380 MB, reserved memory is 350 MB, peak memory is 574 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  526   out of   8640    6.09%
#reg                  366   out of   8640    4.24%
#le                   537
  #lut only           171   out of    537   31.84%
  #reg only            11   out of    537    2.05%
  #lut&reg            355   out of    537   66.11%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4007, tnet num: 985, tinst num: 350, tnode num: 4949, tedge num: 6714.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 985 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 352
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 987, pip num: 9903
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 975 valid insts, and 26428 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.660372s wall, 10.171875s user + 0.500000s system = 10.671875s CPU (642.7%)

RUN-1004 : used memory is 518 MB, reserved memory is 487 MB, peak memory is 577 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 162 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1081 better
SYN-1014 : Optimize round 2
SYN-1032 : 1153/447 useful/useless nets, 916/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          806
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              49
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |427    |379    |74     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 570 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 5 macro less-than
SYN-2501 : Map 17 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1849/1 useful/useless nets, 1627/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 260 (3.96), #lev = 9 (2.75)
SYN-3001 : Mapper mapped 859 instances into 275 LUTs, name keeping = 42%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 146 adder to BLE ...
SYN-4008 : Packed 146 adder and 20 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 271 LUT to BLE ...
SYN-4008 : Packed 271 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 309 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (309 nodes)...
SYN-4004 : #1: Packed 246 SEQ (1500 nodes)...
SYN-4004 : #2: Packed 295 SEQ (1334 nodes)...
SYN-4004 : #3: Packed 296 SEQ (736 nodes)...
SYN-4005 : Packed 296 SEQ with LUT/SLICE
SYN-4006 : 94 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 284/482 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  537   out of   8640    6.22%
#reg                  366   out of   8640    4.24%
#le                   543
  #lut only           177   out of    543   32.60%
  #reg only             6   out of    543    1.10%
  #lut&reg            360   out of    543   66.30%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |543   |537   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.585749s wall, 1.500000s user + 0.093750s system = 1.593750s CPU (100.5%)

RUN-1004 : used memory is 397 MB, reserved memory is 366 MB, peak memory is 577 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 130 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 60 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 42 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 354 instances
RUN-1001 : 136 mslices, 136 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1002 nets
RUN-1001 : 567 nets have 2 pins
RUN-1001 : 320 nets have [3 - 5] pins
RUN-1001 : 54 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 352 instances, 272 slices, 17 macros(118 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3982, tnet num: 1000, tinst num: 352, tnode num: 4928, tedge num: 6650.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1000 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.073652s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (106.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 166378
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962222
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(866): len = 142610, overlap = 36
PHY-3002 : Step(867): len = 132126, overlap = 36
PHY-3002 : Step(868): len = 120492, overlap = 36
PHY-3002 : Step(869): len = 111666, overlap = 36
PHY-3002 : Step(870): len = 103084, overlap = 36
PHY-3002 : Step(871): len = 96396.9, overlap = 36
PHY-3002 : Step(872): len = 89551.2, overlap = 29.25
PHY-3002 : Step(873): len = 83919.8, overlap = 29.25
PHY-3002 : Step(874): len = 77983.8, overlap = 33.75
PHY-3002 : Step(875): len = 73157.6, overlap = 33.75
PHY-3002 : Step(876): len = 68038.7, overlap = 31.5
PHY-3002 : Step(877): len = 63473.9, overlap = 31.5
PHY-3002 : Step(878): len = 59088.1, overlap = 36
PHY-3002 : Step(879): len = 55197.8, overlap = 36
PHY-3002 : Step(880): len = 51584.8, overlap = 36
PHY-3002 : Step(881): len = 48377.2, overlap = 36
PHY-3002 : Step(882): len = 45466.6, overlap = 36.5
PHY-3002 : Step(883): len = 42531.1, overlap = 36.75
PHY-3002 : Step(884): len = 39975.6, overlap = 37.5
PHY-3002 : Step(885): len = 37552.9, overlap = 38.5
PHY-3002 : Step(886): len = 35571.4, overlap = 39.5
PHY-3002 : Step(887): len = 33468.3, overlap = 41
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.90147e-06
PHY-3002 : Step(888): len = 34397.5, overlap = 33.25
PHY-3002 : Step(889): len = 35004.3, overlap = 37.25
PHY-3002 : Step(890): len = 34239.4, overlap = 38.5
PHY-3002 : Step(891): len = 33223.9, overlap = 40
PHY-3002 : Step(892): len = 32179.7, overlap = 40.75
PHY-3002 : Step(893): len = 31241.5, overlap = 41
PHY-3002 : Step(894): len = 30354.1, overlap = 41.5
PHY-3002 : Step(895): len = 29505.3, overlap = 40.75
PHY-3002 : Step(896): len = 29354.9, overlap = 41.75
PHY-3002 : Step(897): len = 29216.5, overlap = 42
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.80295e-06
PHY-3002 : Step(898): len = 29988.9, overlap = 39.5
PHY-3002 : Step(899): len = 30494, overlap = 39.25
PHY-3002 : Step(900): len = 30697.1, overlap = 41
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.96059e-05
PHY-3002 : Step(901): len = 31356.7, overlap = 31.75
PHY-3002 : Step(902): len = 31930, overlap = 33
PHY-3002 : Step(903): len = 32503.4, overlap = 28.5
PHY-3002 : Step(904): len = 32473.3, overlap = 29.75
PHY-3002 : Step(905): len = 32233.5, overlap = 27
PHY-3002 : Step(906): len = 32333.3, overlap = 26
PHY-3002 : Step(907): len = 32538.4, overlap = 26
PHY-3002 : Step(908): len = 32574.3, overlap = 26
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007589s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962222
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.10816e-06
PHY-3002 : Step(909): len = 34691.4, overlap = 12.75
PHY-3002 : Step(910): len = 34230.8, overlap = 14
PHY-3002 : Step(911): len = 34162, overlap = 15.5
PHY-3002 : Step(912): len = 33933.2, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.21632e-06
PHY-3002 : Step(913): len = 33813.7, overlap = 15.75
PHY-3002 : Step(914): len = 33811.2, overlap = 15.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.43265e-06
PHY-3002 : Step(915): len = 33742.7, overlap = 15
PHY-3002 : Step(916): len = 33887.6, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962222
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.70203e-06
PHY-3002 : Step(917): len = 33784.7, overlap = 27.25
PHY-3002 : Step(918): len = 33818.2, overlap = 27.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.92528e-06
PHY-3002 : Step(919): len = 33946.7, overlap = 27.25
PHY-3002 : Step(920): len = 34379, overlap = 26.25
PHY-3002 : Step(921): len = 34654.1, overlap = 24.5
PHY-3002 : Step(922): len = 34864.7, overlap = 24.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.38506e-05
PHY-3002 : Step(923): len = 34910.6, overlap = 24
PHY-3002 : Step(924): len = 35064, overlap = 22.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.74214e-05
PHY-3002 : Step(925): len = 35778.1, overlap = 21.75
PHY-3002 : Step(926): len = 36237, overlap = 20.25
PHY-3002 : Step(927): len = 36446.3, overlap = 21
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.48427e-05
PHY-3002 : Step(928): len = 36785, overlap = 21.25
PHY-3002 : Step(929): len = 37195.6, overlap = 21
PHY-3002 : Step(930): len = 37792, overlap = 21
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000109685
PHY-3002 : Step(931): len = 38080.4, overlap = 21.25
PHY-3002 : Step(932): len = 38249.8, overlap = 20.5
PHY-3002 : Step(933): len = 38769.8, overlap = 18.75
PHY-3002 : Step(934): len = 39157.3, overlap = 19.25
PHY-3002 : Step(935): len = 39504, overlap = 18
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.078531s wall, 0.078125s user + 0.062500s system = 0.140625s CPU (179.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962222
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000221396
PHY-3002 : Step(936): len = 41078.4, overlap = 4.25
PHY-3002 : Step(937): len = 40409.4, overlap = 11.25
PHY-3002 : Step(938): len = 40232.1, overlap = 12
PHY-3002 : Step(939): len = 40193.3, overlap = 13.5
PHY-3002 : Step(940): len = 40186.4, overlap = 15.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000442792
PHY-3002 : Step(941): len = 40340.3, overlap = 13.75
PHY-3002 : Step(942): len = 40403.7, overlap = 13.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000784556
PHY-3002 : Step(943): len = 40539.5, overlap = 12.5
PHY-3002 : Step(944): len = 40717.1, overlap = 12.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004279s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 41555.3, Over = 0
PHY-3001 : Spreading special nets. 2 out of 1330 tiles have overflows.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 1.
PHY-3001 : Final: Len = 41633.3, Over = 0
RUN-1003 : finish command "place" in  1.681344s wall, 1.953125s user + 2.171875s system = 4.125000s CPU (245.3%)

RUN-1004 : used memory is 395 MB, reserved memory is 364 MB, peak memory is 577 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 371 to 288
PHY-1001 : Pin misalignment score is improved from 288 to 285
PHY-1001 : Pin misalignment score is improved from 285 to 285
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 354 instances
RUN-1001 : 136 mslices, 136 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1002 nets
RUN-1001 : 567 nets have 2 pins
RUN-1001 : 320 nets have [3 - 5] pins
RUN-1001 : 54 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 80360, over cnt = 52(0%), over = 68, worst = 2
PHY-1002 : len = 80584, over cnt = 28(0%), over = 36, worst = 2
PHY-1002 : len = 80184, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 80048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.160271s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (107.2%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 214 to 59
PHY-1001 : End pin swap;  0.020638s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (151.4%)

PHY-1001 : End global routing;  0.479553s wall, 0.468750s user + 0.078125s system = 0.546875s CPU (114.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.098609s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (126.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 83% nets.
PHY-1002 : len = 146864, over cnt = 87(0%), over = 88, worst = 2
PHY-1001 : End Routed; 2.363975s wall, 2.265625s user + 0.828125s system = 3.093750s CPU (130.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 145224, over cnt = 34(0%), over = 34, worst = 1
PHY-1001 : End DR Iter 1; 0.058937s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (132.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 144384, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 2; 0.031387s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (149.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 144368, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 144368
PHY-1001 : End DR Iter 3; 0.011603s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (134.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.317859s wall, 3.156250s user + 1.015625s system = 4.171875s CPU (125.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.896066s wall, 3.734375s user + 1.093750s system = 4.828125s CPU (123.9%)

RUN-1004 : used memory is 393 MB, reserved memory is 362 MB, peak memory is 577 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  537   out of   8640    6.22%
#reg                  366   out of   8640    4.24%
#le                   543
  #lut only           177   out of    543   32.60%
  #reg only             6   out of    543    1.10%
  #lut&reg            360   out of    543   66.30%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3982, tnet num: 1000, tinst num: 352, tnode num: 4928, tedge num: 6650.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1000 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 354
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1002, pip num: 9694
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 979 valid insts, and 26198 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.390060s wall, 8.171875s user + 0.390625s system = 8.562500s CPU (616.0%)

RUN-1004 : used memory is 526 MB, reserved memory is 495 MB, peak memory is 586 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 161 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1077 better
SYN-1014 : Optimize round 2
SYN-1032 : 1143/447 useful/useless nets, 914/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          807
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ              50
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |428    |379    |73     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 20 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1850/1 useful/useless nets, 1628/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 277 (3.98), #lev = 9 (2.81)
SYN-3001 : Mapper mapped 910 instances into 292 LUTs, name keeping = 41%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 288 LUT to BLE ...
SYN-4008 : Packed 288 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 237 SEQ (1437 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1280 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 98 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 301/480 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  524   out of   8640    6.06%
#reg                  366   out of   8640    4.24%
#le                   528
  #lut only           162   out of    528   30.68%
  #reg only             4   out of    528    0.76%
  #lut&reg            362   out of    528   68.56%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |528   |524   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.783906s wall, 1.765625s user + 0.109375s system = 1.875000s CPU (105.1%)

RUN-1004 : used memory is 404 MB, reserved memory is 373 MB, peak memory is 586 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 129 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 73 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 347 instances
RUN-1001 : 132 mslices, 133 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 988 nets
RUN-1001 : 553 nets have 2 pins
RUN-1001 : 308 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 345 instances, 265 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3972, tnet num: 986, tinst num: 345, tnode num: 4909, tedge num: 6644.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 986 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.077403s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (141.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 174008
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963194
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(945): len = 150553, overlap = 36
PHY-3002 : Step(946): len = 139619, overlap = 36
PHY-3002 : Step(947): len = 129923, overlap = 36
PHY-3002 : Step(948): len = 122098, overlap = 36
PHY-3002 : Step(949): len = 113857, overlap = 36
PHY-3002 : Step(950): len = 107062, overlap = 36
PHY-3002 : Step(951): len = 99234.9, overlap = 29.25
PHY-3002 : Step(952): len = 93344.8, overlap = 31.5
PHY-3002 : Step(953): len = 86432.4, overlap = 33.75
PHY-3002 : Step(954): len = 80964.8, overlap = 33.75
PHY-3002 : Step(955): len = 75378.3, overlap = 31.5
PHY-3002 : Step(956): len = 70317.5, overlap = 31.5
PHY-3002 : Step(957): len = 65595.9, overlap = 36.25
PHY-3002 : Step(958): len = 61318.8, overlap = 36.25
PHY-3002 : Step(959): len = 57401.6, overlap = 36.25
PHY-3002 : Step(960): len = 53899, overlap = 36
PHY-3002 : Step(961): len = 50714, overlap = 36
PHY-3002 : Step(962): len = 47852.4, overlap = 36.5
PHY-3002 : Step(963): len = 45302.3, overlap = 36.75
PHY-3002 : Step(964): len = 42717.5, overlap = 38
PHY-3002 : Step(965): len = 40500.9, overlap = 38.75
PHY-3002 : Step(966): len = 38439.8, overlap = 39
PHY-3002 : Step(967): len = 36750.9, overlap = 39.25
PHY-3002 : Step(968): len = 34974.1, overlap = 39.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.50207e-06
PHY-3002 : Step(969): len = 37445.7, overlap = 33.75
PHY-3002 : Step(970): len = 38091, overlap = 30.25
PHY-3002 : Step(971): len = 36931.2, overlap = 31
PHY-3002 : Step(972): len = 35757.5, overlap = 31
PHY-3002 : Step(973): len = 35131.7, overlap = 31.75
PHY-3002 : Step(974): len = 34329.2, overlap = 32.25
PHY-3002 : Step(975): len = 33358.1, overlap = 33.5
PHY-3002 : Step(976): len = 32384.1, overlap = 35.75
PHY-3002 : Step(977): len = 31081.5, overlap = 35.25
PHY-3002 : Step(978): len = 30873.2, overlap = 34.25
PHY-3002 : Step(979): len = 30890.2, overlap = 34
PHY-3002 : Step(980): len = 30941.9, overlap = 34.75
PHY-3002 : Step(981): len = 30994.2, overlap = 34.75
PHY-3002 : Step(982): len = 30838.5, overlap = 35.5
PHY-3002 : Step(983): len = 30493.1, overlap = 35.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.30041e-05
PHY-3002 : Step(984): len = 30988.7, overlap = 33.75
PHY-3002 : Step(985): len = 31291.9, overlap = 29.75
PHY-3002 : Step(986): len = 31248.1, overlap = 29.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.60083e-05
PHY-3002 : Step(987): len = 31586.3, overlap = 24.5
PHY-3002 : Step(988): len = 31972.1, overlap = 24.25
PHY-3002 : Step(989): len = 32505.5, overlap = 28
PHY-3002 : Step(990): len = 32255.1, overlap = 28
PHY-3002 : Step(991): len = 31977, overlap = 23.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006627s wall, 0.000000s user + 0.062500s system = 0.062500s CPU (943.1%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.963194
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.45635e-07
PHY-3002 : Step(992): len = 34998.6, overlap = 17
PHY-3002 : Step(993): len = 34703.4, overlap = 19
PHY-3002 : Step(994): len = 34564.5, overlap = 18.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.89127e-06
PHY-3002 : Step(995): len = 34457.7, overlap = 19
PHY-3002 : Step(996): len = 34250.3, overlap = 18.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.78254e-06
PHY-3002 : Step(997): len = 34250, overlap = 18.5
PHY-3002 : Step(998): len = 34312.5, overlap = 18
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.963194
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.75466e-06
PHY-3002 : Step(999): len = 34334.8, overlap = 30
PHY-3002 : Step(1000): len = 34323.4, overlap = 29.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.21734e-06
PHY-3002 : Step(1001): len = 34770, overlap = 29
PHY-3002 : Step(1002): len = 35101.5, overlap = 27.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.24347e-05
PHY-3002 : Step(1003): len = 35150, overlap = 26.75
PHY-3002 : Step(1004): len = 35244.2, overlap = 26.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.39106e-05
PHY-3002 : Step(1005): len = 35402.5, overlap = 26.5
PHY-3002 : Step(1006): len = 35515.9, overlap = 26.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.82564e-05
PHY-3002 : Step(1007): len = 35747.8, overlap = 26
PHY-3002 : Step(1008): len = 36172.3, overlap = 26.25
PHY-3002 : Step(1009): len = 37170.6, overlap = 22.5
PHY-3002 : Step(1010): len = 37521.6, overlap = 22.25
PHY-3002 : Step(1011): len = 37513.4, overlap = 21.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.65128e-05
PHY-3002 : Step(1012): len = 37538.7, overlap = 21.75
PHY-3002 : Step(1013): len = 37683.3, overlap = 21
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00010688
PHY-3002 : Step(1014): len = 38122.2, overlap = 21.5
PHY-3002 : Step(1015): len = 38656.5, overlap = 20.5
PHY-3002 : Step(1016): len = 39374, overlap = 21
PHY-3002 : Step(1017): len = 39500.8, overlap = 19
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.063339s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (222.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963194
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000216959
PHY-3002 : Step(1018): len = 40176.3, overlap = 8
PHY-3002 : Step(1019): len = 39369.6, overlap = 14.5
PHY-3002 : Step(1020): len = 39417.3, overlap = 15.5
PHY-3002 : Step(1021): len = 39339.9, overlap = 15.75
PHY-3002 : Step(1022): len = 39289.9, overlap = 16.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000433919
PHY-3002 : Step(1023): len = 39474, overlap = 16
PHY-3002 : Step(1024): len = 39643, overlap = 15.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000787989
PHY-3002 : Step(1025): len = 39709.9, overlap = 15.5
PHY-3002 : Step(1026): len = 39772.2, overlap = 16
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004286s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 40739.8, Over = 0
PHY-3001 : Spreading special nets. 1 out of 1330 tiles have overflows.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 40707.8, Over = 0
RUN-1003 : finish command "place" in  1.759458s wall, 2.140625s user + 2.109375s system = 4.250000s CPU (241.6%)

RUN-1004 : used memory is 404 MB, reserved memory is 373 MB, peak memory is 586 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 359 to 279
PHY-1001 : Pin misalignment score is improved from 279 to 274
PHY-1001 : Pin misalignment score is improved from 274 to 274
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 347 instances
RUN-1001 : 132 mslices, 133 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 988 nets
RUN-1001 : 553 nets have 2 pins
RUN-1001 : 308 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 82496, over cnt = 32(0%), over = 38, worst = 2
PHY-1002 : len = 82432, over cnt = 18(0%), over = 21, worst = 2
PHY-1002 : len = 82656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.150545s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (93.4%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 223 to 51
PHY-1001 : End pin swap;  0.022188s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.4%)

PHY-1001 : End global routing;  0.467287s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (103.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.123346s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (139.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 143456, over cnt = 56(0%), over = 56, worst = 1
PHY-1001 : End Routed; 2.332141s wall, 1.953125s user + 0.937500s system = 2.890625s CPU (123.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 142904, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 1; 0.038949s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (160.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 142632, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.019995s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (78.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 142640, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 142640
PHY-1001 : End DR Iter 3; 0.012229s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (127.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.268517s wall, 2.906250s user + 1.093750s system = 4.000000s CPU (122.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.828540s wall, 3.468750s user + 1.109375s system = 4.578125s CPU (119.6%)

RUN-1004 : used memory is 405 MB, reserved memory is 373 MB, peak memory is 586 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  524   out of   8640    6.06%
#reg                  366   out of   8640    4.24%
#le                   528
  #lut only           162   out of    528   30.68%
  #reg only             4   out of    528    0.76%
  #lut&reg            362   out of    528   68.56%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3972, tnet num: 986, tinst num: 345, tnode num: 4909, tedge num: 6644.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 986 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 347
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 988, pip num: 9637
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1006 valid insts, and 25874 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.312722s wall, 8.453125s user + 0.390625s system = 8.843750s CPU (673.7%)

RUN-1004 : used memory is 528 MB, reserved memory is 496 MB, peak memory is 590 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 161 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1077 better
SYN-1014 : Optimize round 2
SYN-1032 : 1143/447 useful/useless nets, 914/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          807
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ              50
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |428    |379    |73     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 20 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1850/1 useful/useless nets, 1628/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 277 (3.98), #lev = 9 (2.81)
SYN-3001 : Mapper mapped 910 instances into 292 LUTs, name keeping = 41%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 288 LUT to BLE ...
SYN-4008 : Packed 288 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 237 SEQ (1437 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1280 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 98 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 301/480 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  524   out of   8640    6.06%
#reg                  366   out of   8640    4.24%
#le                   528
  #lut only           162   out of    528   30.68%
  #reg only             4   out of    528    0.76%
  #lut&reg            362   out of    528   68.56%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |528   |524   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.763005s wall, 1.687500s user + 0.171875s system = 1.859375s CPU (105.5%)

RUN-1004 : used memory is 386 MB, reserved memory is 357 MB, peak memory is 590 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 129 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 62 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 347 instances
RUN-1001 : 132 mslices, 133 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 988 nets
RUN-1001 : 553 nets have 2 pins
RUN-1001 : 307 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 345 instances, 265 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3972, tnet num: 986, tinst num: 345, tnode num: 4909, tedge num: 6644.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 986 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.069226s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (135.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 175735
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963194
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1027): len = 150036, overlap = 36
PHY-3002 : Step(1028): len = 142611, overlap = 36
PHY-3002 : Step(1029): len = 131329, overlap = 36
PHY-3002 : Step(1030): len = 124198, overlap = 36
PHY-3002 : Step(1031): len = 112886, overlap = 36
PHY-3002 : Step(1032): len = 106313, overlap = 36
PHY-3002 : Step(1033): len = 96752.3, overlap = 31.5
PHY-3002 : Step(1034): len = 90891.5, overlap = 33.75
PHY-3002 : Step(1035): len = 83589.3, overlap = 31.5
PHY-3002 : Step(1036): len = 78573.9, overlap = 31.5
PHY-3002 : Step(1037): len = 72773.2, overlap = 33.75
PHY-3002 : Step(1038): len = 68433.4, overlap = 36
PHY-3002 : Step(1039): len = 63488, overlap = 36
PHY-3002 : Step(1040): len = 59662.8, overlap = 36
PHY-3002 : Step(1041): len = 55798.8, overlap = 36
PHY-3002 : Step(1042): len = 52584.4, overlap = 36
PHY-3002 : Step(1043): len = 49382.1, overlap = 36
PHY-3002 : Step(1044): len = 46734.8, overlap = 36
PHY-3002 : Step(1045): len = 43815.8, overlap = 37
PHY-3002 : Step(1046): len = 41549.5, overlap = 37.5
PHY-3002 : Step(1047): len = 39165.8, overlap = 33
PHY-3002 : Step(1048): len = 37381.9, overlap = 30.75
PHY-3002 : Step(1049): len = 35553.9, overlap = 31.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.59414e-06
PHY-3002 : Step(1050): len = 36478.4, overlap = 30.25
PHY-3002 : Step(1051): len = 36136.6, overlap = 32.75
PHY-3002 : Step(1052): len = 35877.4, overlap = 32.75
PHY-3002 : Step(1053): len = 35540.6, overlap = 32.75
PHY-3002 : Step(1054): len = 34909.5, overlap = 35.5
PHY-3002 : Step(1055): len = 33537.6, overlap = 36.5
PHY-3002 : Step(1056): len = 32424.1, overlap = 40.75
PHY-3002 : Step(1057): len = 31289.2, overlap = 41.25
PHY-3002 : Step(1058): len = 30682.8, overlap = 42.25
PHY-3002 : Step(1059): len = 30087.1, overlap = 42.25
PHY-3002 : Step(1060): len = 29905, overlap = 42.5
PHY-3002 : Step(1061): len = 29349.1, overlap = 43.25
PHY-3002 : Step(1062): len = 28937.7, overlap = 39
PHY-3002 : Step(1063): len = 28671.4, overlap = 38.75
PHY-3002 : Step(1064): len = 28831.9, overlap = 40.25
PHY-3002 : Step(1065): len = 28898.1, overlap = 39
PHY-3002 : Step(1066): len = 28543.8, overlap = 39.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.18828e-06
PHY-3002 : Step(1067): len = 28931.8, overlap = 39
PHY-3002 : Step(1068): len = 28850.4, overlap = 36
PHY-3002 : Step(1069): len = 28892.4, overlap = 31.25
PHY-3002 : Step(1070): len = 28597.6, overlap = 28.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.43766e-05
PHY-3002 : Step(1071): len = 29016.7, overlap = 26
PHY-3002 : Step(1072): len = 29484.8, overlap = 23.75
PHY-3002 : Step(1073): len = 29878.9, overlap = 21.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008934s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (349.8%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.963194
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.86698e-07
PHY-3002 : Step(1074): len = 33077, overlap = 15.25
PHY-3002 : Step(1075): len = 32989.3, overlap = 15.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.1734e-06
PHY-3002 : Step(1076): len = 32869.7, overlap = 15.5
PHY-3002 : Step(1077): len = 32869.7, overlap = 15.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.34679e-06
PHY-3002 : Step(1078): len = 32926, overlap = 15.25
PHY-3002 : Step(1079): len = 33029, overlap = 14
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.963194
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.97887e-06
PHY-3002 : Step(1080): len = 32918.1, overlap = 28.25
PHY-3002 : Step(1081): len = 32918.1, overlap = 28.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.91284e-06
PHY-3002 : Step(1082): len = 33057.7, overlap = 28.25
PHY-3002 : Step(1083): len = 33509.1, overlap = 26
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.38257e-05
PHY-3002 : Step(1084): len = 33400.4, overlap = 25
PHY-3002 : Step(1085): len = 33591, overlap = 25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.30305e-05
PHY-3002 : Step(1086): len = 33591.8, overlap = 24.5
PHY-3002 : Step(1087): len = 33873.5, overlap = 25.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.93676e-05
PHY-3002 : Step(1088): len = 33929.8, overlap = 25.75
PHY-3002 : Step(1089): len = 34805.2, overlap = 24
PHY-3002 : Step(1090): len = 34938.5, overlap = 23.75
PHY-3002 : Step(1091): len = 35173.7, overlap = 22
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.87353e-05
PHY-3002 : Step(1092): len = 35212.5, overlap = 21.25
PHY-3002 : Step(1093): len = 35570.4, overlap = 19.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000117471
PHY-3002 : Step(1094): len = 35848.9, overlap = 19.25
PHY-3002 : Step(1095): len = 36116.8, overlap = 19.25
PHY-3002 : Step(1096): len = 36695.7, overlap = 18.5
PHY-3002 : Step(1097): len = 37054.8, overlap = 18
PHY-3002 : Step(1098): len = 37121.8, overlap = 17.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.082670s wall, 0.109375s user + 0.109375s system = 0.218750s CPU (264.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963194
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000202304
PHY-3002 : Step(1099): len = 38662.4, overlap = 8.5
PHY-3002 : Step(1100): len = 38021.1, overlap = 14
PHY-3002 : Step(1101): len = 38085.2, overlap = 16
PHY-3002 : Step(1102): len = 38128.2, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000404608
PHY-3002 : Step(1103): len = 38218.1, overlap = 14.25
PHY-3002 : Step(1104): len = 38263, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000713045
PHY-3002 : Step(1105): len = 38386, overlap = 14.5
PHY-3002 : Step(1106): len = 38520.6, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004159s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 39104.7, Over = 0
PHY-3001 : Spreading special nets. 3 out of 1330 tiles have overflows.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 1.
PHY-3001 : Final: Len = 39372.7, Over = 0
RUN-1003 : finish command "place" in  1.716692s wall, 2.343750s user + 2.562500s system = 4.906250s CPU (285.8%)

RUN-1004 : used memory is 392 MB, reserved memory is 362 MB, peak memory is 590 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 372 to 280
PHY-1001 : Pin misalignment score is improved from 280 to 278
PHY-1001 : Pin misalignment score is improved from 278 to 278
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 347 instances
RUN-1001 : 132 mslices, 133 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 988 nets
RUN-1001 : 553 nets have 2 pins
RUN-1001 : 307 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 82280, over cnt = 37(0%), over = 46, worst = 2
PHY-1002 : len = 82504, over cnt = 15(0%), over = 18, worst = 2
PHY-1002 : len = 82536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.165966s wall, 0.156250s user + 0.125000s system = 0.281250s CPU (169.5%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 237 to 46
PHY-1001 : End pin swap;  0.023859s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.5%)

PHY-1001 : End global routing;  0.489460s wall, 0.484375s user + 0.140625s system = 0.625000s CPU (127.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.084291s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (92.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 145816, over cnt = 50(0%), over = 50, worst = 1
PHY-1001 : End Routed; 2.133304s wall, 1.953125s user + 0.859375s system = 2.812500s CPU (131.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 145112, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 1; 0.035339s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (88.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 145048, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.020185s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (154.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 145048, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.010931s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 145096, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 145096
PHY-1001 : End DR Iter 4; 0.009514s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (328.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.047730s wall, 2.859375s user + 0.875000s system = 3.734375s CPU (122.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.629883s wall, 3.406250s user + 1.046875s system = 4.453125s CPU (122.7%)

RUN-1004 : used memory is 400 MB, reserved memory is 369 MB, peak memory is 590 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  524   out of   8640    6.06%
#reg                  366   out of   8640    4.24%
#le                   528
  #lut only           162   out of    528   30.68%
  #reg only             4   out of    528    0.76%
  #lut&reg            362   out of    528   68.56%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3972, tnet num: 986, tinst num: 345, tnode num: 4909, tedge num: 6644.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 986 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 347
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 988, pip num: 9646
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 935 valid insts, and 25843 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.391636s wall, 7.906250s user + 0.359375s system = 8.265625s CPU (594.0%)

RUN-1004 : used memory is 528 MB, reserved memory is 497 MB, peak memory is 591 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 161 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1077 better
SYN-1014 : Optimize round 2
SYN-1032 : 1143/447 useful/useless nets, 914/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          807
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ              50
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |428    |379    |73     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 20 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1850/1 useful/useless nets, 1628/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 277 (3.98), #lev = 9 (2.81)
SYN-3001 : Mapper mapped 910 instances into 292 LUTs, name keeping = 40%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 288 LUT to BLE ...
SYN-4008 : Packed 288 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 237 SEQ (1437 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1280 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 98 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 301/480 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  524   out of   8640    6.06%
#reg                  366   out of   8640    4.24%
#le                   528
  #lut only           162   out of    528   30.68%
  #reg only             4   out of    528    0.76%
  #lut&reg            362   out of    528   68.56%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |528   |524   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.747782s wall, 1.703125s user + 0.125000s system = 1.828125s CPU (104.6%)

RUN-1004 : used memory is 414 MB, reserved memory is 381 MB, peak memory is 591 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 129 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 62 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 347 instances
RUN-1001 : 132 mslices, 133 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 988 nets
RUN-1001 : 553 nets have 2 pins
RUN-1001 : 307 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 345 instances, 265 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3972, tnet num: 986, tinst num: 345, tnode num: 4909, tedge num: 6644.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 986 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.073653s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (106.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 175735
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963194
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1107): len = 150036, overlap = 36
PHY-3002 : Step(1108): len = 142611, overlap = 36
PHY-3002 : Step(1109): len = 131329, overlap = 36
PHY-3002 : Step(1110): len = 124198, overlap = 36
PHY-3002 : Step(1111): len = 112886, overlap = 36
PHY-3002 : Step(1112): len = 106313, overlap = 36
PHY-3002 : Step(1113): len = 96752.3, overlap = 31.5
PHY-3002 : Step(1114): len = 90891.5, overlap = 33.75
PHY-3002 : Step(1115): len = 83589.3, overlap = 31.5
PHY-3002 : Step(1116): len = 78573.9, overlap = 31.5
PHY-3002 : Step(1117): len = 72773.2, overlap = 33.75
PHY-3002 : Step(1118): len = 68433.4, overlap = 36
PHY-3002 : Step(1119): len = 63488, overlap = 36
PHY-3002 : Step(1120): len = 59662.8, overlap = 36
PHY-3002 : Step(1121): len = 55798.8, overlap = 36
PHY-3002 : Step(1122): len = 52584.4, overlap = 36
PHY-3002 : Step(1123): len = 49382.1, overlap = 36
PHY-3002 : Step(1124): len = 46734.8, overlap = 36
PHY-3002 : Step(1125): len = 43815.8, overlap = 37
PHY-3002 : Step(1126): len = 41549.5, overlap = 37.5
PHY-3002 : Step(1127): len = 39165.8, overlap = 33
PHY-3002 : Step(1128): len = 37381.9, overlap = 30.75
PHY-3002 : Step(1129): len = 35553.9, overlap = 31.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.59414e-06
PHY-3002 : Step(1130): len = 36478.4, overlap = 30.25
PHY-3002 : Step(1131): len = 36136.6, overlap = 32.75
PHY-3002 : Step(1132): len = 35877.4, overlap = 32.75
PHY-3002 : Step(1133): len = 35540.6, overlap = 32.75
PHY-3002 : Step(1134): len = 34909.5, overlap = 35.5
PHY-3002 : Step(1135): len = 33537.6, overlap = 36.5
PHY-3002 : Step(1136): len = 32424.1, overlap = 40.75
PHY-3002 : Step(1137): len = 31289.2, overlap = 41.25
PHY-3002 : Step(1138): len = 30682.8, overlap = 42.25
PHY-3002 : Step(1139): len = 30087.1, overlap = 42.25
PHY-3002 : Step(1140): len = 29905, overlap = 42.5
PHY-3002 : Step(1141): len = 29349.1, overlap = 43.25
PHY-3002 : Step(1142): len = 28937.7, overlap = 39
PHY-3002 : Step(1143): len = 28671.4, overlap = 38.75
PHY-3002 : Step(1144): len = 28831.9, overlap = 40.25
PHY-3002 : Step(1145): len = 28898.1, overlap = 39
PHY-3002 : Step(1146): len = 28543.8, overlap = 39.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.18828e-06
PHY-3002 : Step(1147): len = 28931.8, overlap = 39
PHY-3002 : Step(1148): len = 28850.4, overlap = 36
PHY-3002 : Step(1149): len = 28892.4, overlap = 31.25
PHY-3002 : Step(1150): len = 28597.6, overlap = 28.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.43766e-05
PHY-3002 : Step(1151): len = 29016.7, overlap = 26
PHY-3002 : Step(1152): len = 29484.8, overlap = 23.75
PHY-3002 : Step(1153): len = 29878.9, overlap = 21.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008856s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.963194
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.86698e-07
PHY-3002 : Step(1154): len = 33077, overlap = 15.25
PHY-3002 : Step(1155): len = 32989.3, overlap = 15.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.1734e-06
PHY-3002 : Step(1156): len = 32869.7, overlap = 15.5
PHY-3002 : Step(1157): len = 32869.7, overlap = 15.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.34679e-06
PHY-3002 : Step(1158): len = 32926, overlap = 15.25
PHY-3002 : Step(1159): len = 33029, overlap = 14
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.963194
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.97887e-06
PHY-3002 : Step(1160): len = 32918.1, overlap = 28.25
PHY-3002 : Step(1161): len = 32918.1, overlap = 28.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.91284e-06
PHY-3002 : Step(1162): len = 33057.7, overlap = 28.25
PHY-3002 : Step(1163): len = 33509.1, overlap = 26
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.38257e-05
PHY-3002 : Step(1164): len = 33400.4, overlap = 25
PHY-3002 : Step(1165): len = 33591, overlap = 25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.30305e-05
PHY-3002 : Step(1166): len = 33591.8, overlap = 24.5
PHY-3002 : Step(1167): len = 33873.5, overlap = 25.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.93676e-05
PHY-3002 : Step(1168): len = 33929.8, overlap = 25.75
PHY-3002 : Step(1169): len = 34805.2, overlap = 24
PHY-3002 : Step(1170): len = 34938.5, overlap = 23.75
PHY-3002 : Step(1171): len = 35173.7, overlap = 22
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.87353e-05
PHY-3002 : Step(1172): len = 35212.5, overlap = 21.25
PHY-3002 : Step(1173): len = 35570.4, overlap = 19.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000117471
PHY-3002 : Step(1174): len = 35848.9, overlap = 19.25
PHY-3002 : Step(1175): len = 36116.8, overlap = 19.25
PHY-3002 : Step(1176): len = 36695.7, overlap = 18.5
PHY-3002 : Step(1177): len = 37054.8, overlap = 18
PHY-3002 : Step(1178): len = 37121.8, overlap = 17.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.090823s wall, 0.140625s user + 0.078125s system = 0.218750s CPU (240.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963194
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000202304
PHY-3002 : Step(1179): len = 38662.4, overlap = 8.5
PHY-3002 : Step(1180): len = 38021.1, overlap = 14
PHY-3002 : Step(1181): len = 38085.2, overlap = 16
PHY-3002 : Step(1182): len = 38128.2, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000404608
PHY-3002 : Step(1183): len = 38218.1, overlap = 14.25
PHY-3002 : Step(1184): len = 38263, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000713045
PHY-3002 : Step(1185): len = 38386, overlap = 14.5
PHY-3002 : Step(1186): len = 38520.6, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004209s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 39104.7, Over = 0
PHY-3001 : Spreading special nets. 3 out of 1330 tiles have overflows.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 1.
PHY-3001 : Final: Len = 39372.7, Over = 0
RUN-1003 : finish command "place" in  1.878020s wall, 2.421875s user + 2.312500s system = 4.734375s CPU (252.1%)

RUN-1004 : used memory is 415 MB, reserved memory is 381 MB, peak memory is 591 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 375 to 283
PHY-1001 : Pin misalignment score is improved from 283 to 281
PHY-1001 : Pin misalignment score is improved from 281 to 281
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 347 instances
RUN-1001 : 132 mslices, 133 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 988 nets
RUN-1001 : 553 nets have 2 pins
RUN-1001 : 307 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 82280, over cnt = 37(0%), over = 46, worst = 2
PHY-1002 : len = 82504, over cnt = 15(0%), over = 18, worst = 2
PHY-1002 : len = 82536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.142932s wall, 0.140625s user + 0.140625s system = 0.281250s CPU (196.8%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 237 to 46
PHY-1001 : End pin swap;  0.023705s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.9%)

PHY-1001 : End global routing;  0.463933s wall, 0.468750s user + 0.171875s system = 0.640625s CPU (138.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.074307s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (126.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 145456, over cnt = 53(0%), over = 53, worst = 1
PHY-1001 : End Routed; 2.142293s wall, 1.968750s user + 0.734375s system = 2.703125s CPU (126.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 144744, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 1; 0.038894s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (120.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 144680, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.020275s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 144680, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.009223s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (338.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 144728, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 144728
PHY-1001 : End DR Iter 4; 0.009868s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (158.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.041250s wall, 2.859375s user + 0.828125s system = 3.687500s CPU (121.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.598573s wall, 3.437500s user + 1.000000s system = 4.437500s CPU (123.3%)

RUN-1004 : used memory is 415 MB, reserved memory is 381 MB, peak memory is 591 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  524   out of   8640    6.06%
#reg                  366   out of   8640    4.24%
#le                   528
  #lut only           162   out of    528   30.68%
  #reg only             4   out of    528    0.76%
  #lut&reg            362   out of    528   68.56%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3972, tnet num: 986, tinst num: 345, tnode num: 4909, tedge num: 6644.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 986 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 347
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 988, pip num: 9640
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 933 valid insts, and 25831 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.272297s wall, 7.562500s user + 0.359375s system = 7.921875s CPU (622.6%)

RUN-1004 : used memory is 543 MB, reserved memory is 509 MB, peak memory is 604 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: syntax error near '=>' in zaklad.v(464)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1074)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: syntax error near '=>' in zaklad.v(464)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1074)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 160 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1076 better
SYN-1014 : Optimize round 2
SYN-1032 : 1143/447 useful/useless nets, 914/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          808
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             21
#MACRO_EQ              50
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |429    |379    |72     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 19 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1835/1 useful/useless nets, 1613/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 267 (3.99), #lev = 9 (2.79)
SYN-3001 : Mapper mapped 895 instances into 282 LUTs, name keeping = 43%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 278 LUT to BLE ...
SYN-4008 : Packed 278 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 230 SEQ (1591 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1441 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 88 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 291/470 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  509   out of   8640    5.89%
#reg                  366   out of   8640    4.24%
#le                   520
  #lut only           154   out of    520   29.62%
  #reg only            11   out of    520    2.12%
  #lut&reg            355   out of    520   68.27%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |520   |509   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.664427s wall, 1.593750s user + 0.234375s system = 1.828125s CPU (109.8%)

RUN-1004 : used memory is 423 MB, reserved memory is 389 MB, peak memory is 604 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 129 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 59 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 343 instances
RUN-1001 : 131 mslices, 130 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 978 nets
RUN-1001 : 550 nets have 2 pins
RUN-1001 : 301 nets have [3 - 5] pins
RUN-1001 : 67 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 341 instances, 261 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3899, tnet num: 976, tinst num: 341, tnode num: 4830, tedge num: 6521.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 976 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.072091s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (130.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 162418
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1187): len = 149281, overlap = 36
PHY-3002 : Step(1188): len = 140763, overlap = 36
PHY-3002 : Step(1189): len = 132693, overlap = 36
PHY-3002 : Step(1190): len = 124503, overlap = 36
PHY-3002 : Step(1191): len = 117316, overlap = 36
PHY-3002 : Step(1192): len = 109460, overlap = 36
PHY-3002 : Step(1193): len = 103128, overlap = 36
PHY-3002 : Step(1194): len = 95810.1, overlap = 33.75
PHY-3002 : Step(1195): len = 90310, overlap = 31.5
PHY-3002 : Step(1196): len = 83975.3, overlap = 33.75
PHY-3002 : Step(1197): len = 79394.8, overlap = 31.5
PHY-3002 : Step(1198): len = 73449.6, overlap = 31.5
PHY-3002 : Step(1199): len = 69348.1, overlap = 31.5
PHY-3002 : Step(1200): len = 64681.7, overlap = 31.5
PHY-3002 : Step(1201): len = 61206, overlap = 33.75
PHY-3002 : Step(1202): len = 57422.5, overlap = 31.5
PHY-3002 : Step(1203): len = 54447.9, overlap = 36
PHY-3002 : Step(1204): len = 51093.8, overlap = 36
PHY-3002 : Step(1205): len = 48479.1, overlap = 36
PHY-3002 : Step(1206): len = 45446.8, overlap = 36.25
PHY-3002 : Step(1207): len = 43184.9, overlap = 36.75
PHY-3002 : Step(1208): len = 40501, overlap = 37.25
PHY-3002 : Step(1209): len = 38464.8, overlap = 37.5
PHY-3002 : Step(1210): len = 36557.3, overlap = 38
PHY-3002 : Step(1211): len = 35005.1, overlap = 39
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.25423e-06
PHY-3002 : Step(1212): len = 35684.1, overlap = 32.25
PHY-3002 : Step(1213): len = 35354.7, overlap = 32.25
PHY-3002 : Step(1214): len = 35196.5, overlap = 32.75
PHY-3002 : Step(1215): len = 34837.1, overlap = 33
PHY-3002 : Step(1216): len = 34347.9, overlap = 33.5
PHY-3002 : Step(1217): len = 33466.7, overlap = 33.75
PHY-3002 : Step(1218): len = 32260.5, overlap = 35.5
PHY-3002 : Step(1219): len = 31142.9, overlap = 36.25
PHY-3002 : Step(1220): len = 30427.7, overlap = 38.25
PHY-3002 : Step(1221): len = 29832.9, overlap = 37.75
PHY-3002 : Step(1222): len = 29521, overlap = 35
PHY-3002 : Step(1223): len = 29213.2, overlap = 37.5
PHY-3002 : Step(1224): len = 28846.2, overlap = 38
PHY-3002 : Step(1225): len = 28509.6, overlap = 37
PHY-3002 : Step(1226): len = 28063.4, overlap = 37.25
PHY-3002 : Step(1227): len = 27851.7, overlap = 39
PHY-3002 : Step(1228): len = 28008.9, overlap = 35.75
PHY-3002 : Step(1229): len = 28265, overlap = 36.25
PHY-3002 : Step(1230): len = 27977.4, overlap = 36.75
PHY-3002 : Step(1231): len = 27787.8, overlap = 37
PHY-3002 : Step(1232): len = 27809.2, overlap = 37.75
PHY-3002 : Step(1233): len = 28024.2, overlap = 32.75
PHY-3002 : Step(1234): len = 27973.1, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.50846e-06
PHY-3002 : Step(1235): len = 28198.3, overlap = 29.75
PHY-3002 : Step(1236): len = 28094.7, overlap = 29.75
PHY-3002 : Step(1237): len = 28196.2, overlap = 31.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.30169e-05
PHY-3002 : Step(1238): len = 28712.6, overlap = 26.5
PHY-3002 : Step(1239): len = 29017, overlap = 22
PHY-3002 : Step(1240): len = 29594, overlap = 19.25
PHY-3002 : Step(1241): len = 29714.7, overlap = 22
PHY-3002 : Step(1242): len = 29496.1, overlap = 21.75
PHY-3002 : Step(1243): len = 29710.2, overlap = 23.75
PHY-3002 : Step(1244): len = 29591.1, overlap = 23.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007669s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (407.5%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.23793e-07
PHY-3002 : Step(1245): len = 32256.9, overlap = 14
PHY-3002 : Step(1246): len = 32157.5, overlap = 14
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.64759e-06
PHY-3002 : Step(1247): len = 32056.4, overlap = 14
PHY-3002 : Step(1248): len = 32045.5, overlap = 13.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.29517e-06
PHY-3002 : Step(1249): len = 31993.4, overlap = 13.75
PHY-3002 : Step(1250): len = 31993.4, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.57104e-06
PHY-3002 : Step(1251): len = 32059.9, overlap = 29.75
PHY-3002 : Step(1252): len = 32202.6, overlap = 29.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.14207e-06
PHY-3002 : Step(1253): len = 32142.9, overlap = 29.25
PHY-3002 : Step(1254): len = 32142.9, overlap = 29.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.87737e-06
PHY-3002 : Step(1255): len = 32429.8, overlap = 27.75
PHY-3002 : Step(1256): len = 32753.3, overlap = 27
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.37547e-05
PHY-3002 : Step(1257): len = 32813.4, overlap = 26.75
PHY-3002 : Step(1258): len = 33103.6, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.28795e-05
PHY-3002 : Step(1259): len = 33220.6, overlap = 25.25
PHY-3002 : Step(1260): len = 33587.4, overlap = 24.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.54251e-05
PHY-3002 : Step(1261): len = 33665.2, overlap = 24.5
PHY-3002 : Step(1262): len = 34025.2, overlap = 24.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.01426e-05
PHY-3002 : Step(1263): len = 34178.1, overlap = 24
PHY-3002 : Step(1264): len = 34652.1, overlap = 20.25
PHY-3002 : Step(1265): len = 34909.1, overlap = 20
PHY-3002 : Step(1266): len = 35566.3, overlap = 19.25
PHY-3002 : Step(1267): len = 35653.9, overlap = 18.75
PHY-3002 : Step(1268): len = 35440.9, overlap = 19.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000100285
PHY-3002 : Step(1269): len = 35570.9, overlap = 18.75
PHY-3002 : Step(1270): len = 35597.3, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.055434s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (169.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00018974
PHY-3002 : Step(1271): len = 37491.1, overlap = 14.75
PHY-3002 : Step(1272): len = 36924, overlap = 17.5
PHY-3002 : Step(1273): len = 36975.1, overlap = 16
PHY-3002 : Step(1274): len = 36781.7, overlap = 16.75
PHY-3002 : Step(1275): len = 36707.1, overlap = 17
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00037948
PHY-3002 : Step(1276): len = 36905.7, overlap = 16.75
PHY-3002 : Step(1277): len = 37047.3, overlap = 15.75
PHY-3002 : Step(1278): len = 37134.4, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00075896
PHY-3002 : Step(1279): len = 37314.4, overlap = 16.25
PHY-3002 : Step(1280): len = 37399.3, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004094s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 38005.3, Over = 0
PHY-3001 : Spreading special nets. 1 out of 1330 tiles have overflows.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 38031.3, Over = 0
RUN-1003 : finish command "place" in  2.063028s wall, 3.265625s user + 2.781250s system = 6.046875s CPU (293.1%)

RUN-1004 : used memory is 423 MB, reserved memory is 389 MB, peak memory is 604 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 358 to 271
PHY-1001 : Pin misalignment score is improved from 271 to 262
PHY-1001 : Pin misalignment score is improved from 262 to 262
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 343 instances
RUN-1001 : 131 mslices, 130 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 978 nets
RUN-1001 : 550 nets have 2 pins
RUN-1001 : 301 nets have [3 - 5] pins
RUN-1001 : 67 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 81440, over cnt = 48(0%), over = 60, worst = 3
PHY-1002 : len = 81512, over cnt = 35(0%), over = 43, worst = 3
PHY-1002 : len = 81096, over cnt = 10(0%), over = 14, worst = 3
PHY-1002 : len = 79648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.152092s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (113.0%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 226 to 57
PHY-1001 : End pin swap;  0.023358s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (133.8%)

PHY-1001 : End global routing;  0.461955s wall, 0.468750s user + 0.062500s system = 0.531250s CPU (115.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.086198s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (90.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 141648, over cnt = 78(0%), over = 78, worst = 1
PHY-1001 : End Routed; 1.992148s wall, 1.656250s user + 0.734375s system = 2.390625s CPU (120.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 139960, over cnt = 38(0%), over = 39, worst = 2
PHY-1001 : End DR Iter 1; 0.064100s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (97.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 139128, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 2; 0.036627s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 139120, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 139120
PHY-1001 : End DR Iter 3; 0.018132s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (172.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.928651s wall, 2.578125s user + 0.812500s system = 3.390625s CPU (115.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.480083s wall, 3.140625s user + 0.906250s system = 4.046875s CPU (116.3%)

RUN-1004 : used memory is 424 MB, reserved memory is 389 MB, peak memory is 604 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  509   out of   8640    5.89%
#reg                  366   out of   8640    4.24%
#le                   520
  #lut only           154   out of    520   29.62%
  #reg only            11   out of    520    2.12%
  #lut&reg            355   out of    520   68.27%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3899, tnet num: 976, tinst num: 341, tnode num: 4830, tedge num: 6521.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 976 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 343
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 978, pip num: 9526
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 919 valid insts, and 25527 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.634468s wall, 9.062500s user + 0.375000s system = 9.437500s CPU (577.4%)

RUN-1004 : used memory is 544 MB, reserved memory is 510 MB, peak memory is 608 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-8007 ERROR: net 'sampling_enable' is constantly driven from multiple places in zaklad.v(405)
HDL-8007 ERROR: another driver from here in zaklad.v(410)
HDL-1007 : module 'fnirsi_1013D' remains a black box, due to errors in its contents in zaklad.v(64)
HDL-8007 ERROR: fnirsi_1013D is a black box in zaklad.v(64)
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 160 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1076 better
SYN-1014 : Optimize round 2
SYN-1032 : 1145/447 useful/useless nets, 916/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          809
  #and                214
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ              50
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |430    |379    |73     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 20 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 24 instances into 2 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1869/1 useful/useless nets, 1647/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 269 (4.00), #lev = 9 (2.81)
SYN-3001 : Mapper mapped 928 instances into 284 LUTs, name keeping = 42%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 280 LUT to BLE ...
SYN-4008 : Packed 280 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 232 SEQ (1566 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1414 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 90 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 293/472 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  514   out of   8640    5.95%
#reg                  366   out of   8640    4.24%
#le                   518
  #lut only           152   out of    518   29.34%
  #reg only             4   out of    518    0.77%
  #lut&reg            362   out of    518   69.88%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |518   |514   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.680692s wall, 1.593750s user + 0.187500s system = 1.781250s CPU (106.0%)

RUN-1004 : used memory is 425 MB, reserved memory is 391 MB, peak memory is 608 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 129 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 63 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 342 instances
RUN-1001 : 130 mslices, 130 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 980 nets
RUN-1001 : 550 nets have 2 pins
RUN-1001 : 303 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 340 instances, 260 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3933, tnet num: 978, tinst num: 340, tnode num: 4873, tedge num: 6581.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 978 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.070410s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (133.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 166532
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1281): len = 145158, overlap = 36
PHY-3002 : Step(1282): len = 137218, overlap = 36
PHY-3002 : Step(1283): len = 129325, overlap = 36
PHY-3002 : Step(1284): len = 121802, overlap = 36
PHY-3002 : Step(1285): len = 114786, overlap = 36
PHY-3002 : Step(1286): len = 107692, overlap = 36
PHY-3002 : Step(1287): len = 101450, overlap = 36
PHY-3002 : Step(1288): len = 94659.4, overlap = 29.25
PHY-3002 : Step(1289): len = 89125.9, overlap = 29.25
PHY-3002 : Step(1290): len = 83128.5, overlap = 33.75
PHY-3002 : Step(1291): len = 77948.3, overlap = 33.75
PHY-3002 : Step(1292): len = 73146.6, overlap = 33.75
PHY-3002 : Step(1293): len = 68370.1, overlap = 36
PHY-3002 : Step(1294): len = 64372.7, overlap = 36
PHY-3002 : Step(1295): len = 60403.1, overlap = 36
PHY-3002 : Step(1296): len = 57169, overlap = 36
PHY-3002 : Step(1297): len = 53626.4, overlap = 36
PHY-3002 : Step(1298): len = 50959.7, overlap = 36
PHY-3002 : Step(1299): len = 47706.1, overlap = 36
PHY-3002 : Step(1300): len = 45415.5, overlap = 36
PHY-3002 : Step(1301): len = 42754.8, overlap = 36.25
PHY-3002 : Step(1302): len = 40826.6, overlap = 34
PHY-3002 : Step(1303): len = 38712.6, overlap = 29.75
PHY-3002 : Step(1304): len = 37064.7, overlap = 31
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.90306e-06
PHY-3002 : Step(1305): len = 37903.1, overlap = 30.5
PHY-3002 : Step(1306): len = 37210.7, overlap = 35.25
PHY-3002 : Step(1307): len = 37037.6, overlap = 35.25
PHY-3002 : Step(1308): len = 36479.5, overlap = 35.75
PHY-3002 : Step(1309): len = 35407.7, overlap = 35.25
PHY-3002 : Step(1310): len = 34066.7, overlap = 36.5
PHY-3002 : Step(1311): len = 32629.4, overlap = 36.25
PHY-3002 : Step(1312): len = 31640.3, overlap = 36.5
PHY-3002 : Step(1313): len = 30329.2, overlap = 37.25
PHY-3002 : Step(1314): len = 30005.5, overlap = 30.5
PHY-3002 : Step(1315): len = 29488.1, overlap = 33.25
PHY-3002 : Step(1316): len = 28979.4, overlap = 32.5
PHY-3002 : Step(1317): len = 28720.2, overlap = 33.75
PHY-3002 : Step(1318): len = 28699.7, overlap = 35.25
PHY-3002 : Step(1319): len = 28544.3, overlap = 35.25
PHY-3002 : Step(1320): len = 28156.5, overlap = 38.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.80612e-06
PHY-3002 : Step(1321): len = 28737.6, overlap = 33.75
PHY-3002 : Step(1322): len = 28844.2, overlap = 33.75
PHY-3002 : Step(1323): len = 28912.6, overlap = 31.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.96122e-05
PHY-3002 : Step(1324): len = 29403.1, overlap = 29.25
PHY-3002 : Step(1325): len = 29728.6, overlap = 29.25
PHY-3002 : Step(1326): len = 30239.8, overlap = 24.25
PHY-3002 : Step(1327): len = 29963.6, overlap = 26
PHY-3002 : Step(1328): len = 29789.1, overlap = 30.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008375s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (373.1%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.0055e-06
PHY-3002 : Step(1329): len = 31830.4, overlap = 16.25
PHY-3002 : Step(1330): len = 31417.3, overlap = 17.25
PHY-3002 : Step(1331): len = 31390.4, overlap = 16.75
PHY-3002 : Step(1332): len = 31214.8, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.01101e-06
PHY-3002 : Step(1333): len = 31206.6, overlap = 16.75
PHY-3002 : Step(1334): len = 31194.5, overlap = 16.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.02201e-06
PHY-3002 : Step(1335): len = 31160.2, overlap = 16.75
PHY-3002 : Step(1336): len = 31162.1, overlap = 16.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.12864e-06
PHY-3002 : Step(1337): len = 31199.7, overlap = 30.25
PHY-3002 : Step(1338): len = 31379.8, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.25727e-06
PHY-3002 : Step(1339): len = 31356.6, overlap = 28.75
PHY-3002 : Step(1340): len = 31388.8, overlap = 28.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.13406e-05
PHY-3002 : Step(1341): len = 31456.5, overlap = 28.5
PHY-3002 : Step(1342): len = 32427.7, overlap = 25.75
PHY-3002 : Step(1343): len = 32560.7, overlap = 25.75
PHY-3002 : Step(1344): len = 32598.8, overlap = 25.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.26811e-05
PHY-3002 : Step(1345): len = 32612.9, overlap = 24.25
PHY-3002 : Step(1346): len = 32791.7, overlap = 24.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.20122e-05
PHY-3002 : Step(1347): len = 32839.2, overlap = 24
PHY-3002 : Step(1348): len = 33513.8, overlap = 23
PHY-3002 : Step(1349): len = 34041.3, overlap = 21.75
PHY-3002 : Step(1350): len = 34595.2, overlap = 20.25
PHY-3002 : Step(1351): len = 34781.8, overlap = 20.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.056469s wall, 0.031250s user + 0.125000s system = 0.156250s CPU (276.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000201605
PHY-3002 : Step(1352): len = 36209.2, overlap = 13
PHY-3002 : Step(1353): len = 35749.3, overlap = 17.25
PHY-3002 : Step(1354): len = 35726.6, overlap = 16.25
PHY-3002 : Step(1355): len = 35718.3, overlap = 16.75
PHY-3002 : Step(1356): len = 35565.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00040321
PHY-3002 : Step(1357): len = 35820.2, overlap = 16
PHY-3002 : Step(1358): len = 36023.2, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000747381
PHY-3002 : Step(1359): len = 36166.1, overlap = 16.5
PHY-3002 : Step(1360): len = 36514.9, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004514s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 37200.6, Over = 0
PHY-3001 : Spreading special nets. 4 out of 1330 tiles have overflows.
PHY-3001 : 5 instances has been re-located, deltaX = 8, deltaY = 6.
PHY-3001 : Final: Len = 37438.6, Over = 0
RUN-1003 : finish command "place" in  1.758233s wall, 2.500000s user + 2.375000s system = 4.875000s CPU (277.3%)

RUN-1004 : used memory is 425 MB, reserved memory is 391 MB, peak memory is 608 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 352 to 276
PHY-1001 : Pin misalignment score is improved from 276 to 267
PHY-1001 : Pin misalignment score is improved from 267 to 265
PHY-1001 : Pin misalignment score is improved from 265 to 265
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 342 instances
RUN-1001 : 130 mslices, 130 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 980 nets
RUN-1001 : 550 nets have 2 pins
RUN-1001 : 303 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 77336, over cnt = 45(0%), over = 57, worst = 2
PHY-1002 : len = 77416, over cnt = 29(0%), over = 38, worst = 2
PHY-1002 : len = 77408, over cnt = 15(0%), over = 21, worst = 2
PHY-1002 : len = 74896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.153119s wall, 0.171875s user + 0.062500s system = 0.234375s CPU (153.1%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 229 to 59
PHY-1001 : End pin swap;  0.023480s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.5%)

PHY-1001 : End global routing;  0.469168s wall, 0.484375s user + 0.062500s system = 0.546875s CPU (116.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.082705s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (94.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 143656, over cnt = 45(0%), over = 45, worst = 1
PHY-1001 : End Routed; 1.733825s wall, 1.234375s user + 0.890625s system = 2.125000s CPU (122.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 143080, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 1; 0.038388s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (122.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 143136, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.014616s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (106.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 143192, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 143192
PHY-1001 : End DR Iter 3; 0.011111s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (140.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.622747s wall, 2.125000s user + 0.921875s system = 3.046875s CPU (116.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.206724s wall, 2.734375s user + 1.000000s system = 3.734375s CPU (116.5%)

RUN-1004 : used memory is 426 MB, reserved memory is 392 MB, peak memory is 608 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  514   out of   8640    5.95%
#reg                  366   out of   8640    4.24%
#le                   518
  #lut only           152   out of    518   29.34%
  #reg only             4   out of    518    0.77%
  #lut&reg            362   out of    518   69.88%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3933, tnet num: 978, tinst num: 340, tnode num: 4873, tedge num: 6581.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 978 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 342
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 980, pip num: 9544
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 957 valid insts, and 25651 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.291991s wall, 7.812500s user + 0.421875s system = 8.234375s CPU (637.3%)

RUN-1004 : used memory is 557 MB, reserved memory is 523 MB, peak memory is 617 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 160 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1076 better
SYN-1014 : Optimize round 2
SYN-1032 : 1145/447 useful/useless nets, 916/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          809
  #and                214
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ              50
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |430    |379    |73     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 20 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1869/1 useful/useless nets, 1647/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 271 (3.99), #lev = 9 (2.82)
SYN-3001 : Mapper mapped 928 instances into 286 LUTs, name keeping = 43%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 282 LUT to BLE ...
SYN-4008 : Packed 282 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 232 SEQ (1566 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1414 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 92 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 295/474 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  517   out of   8640    5.98%
#reg                  366   out of   8640    4.24%
#le                   521
  #lut only           155   out of    521   29.75%
  #reg only             4   out of    521    0.77%
  #lut&reg            362   out of    521   69.48%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |521   |517   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.689277s wall, 1.640625s user + 0.109375s system = 1.750000s CPU (103.6%)

RUN-1004 : used memory is 437 MB, reserved memory is 403 MB, peak memory is 617 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 129 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 62 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 343 instances
RUN-1001 : 130 mslices, 131 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 982 nets
RUN-1001 : 551 nets have 2 pins
RUN-1001 : 303 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 341 instances, 261 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3941, tnet num: 980, tinst num: 341, tnode num: 4878, tedge num: 6594.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 980 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.068914s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (136.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 166004
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1361): len = 151496, overlap = 36
PHY-3002 : Step(1362): len = 121925, overlap = 36
PHY-3002 : Step(1363): len = 112456, overlap = 36
PHY-3002 : Step(1364): len = 104404, overlap = 29.25
PHY-3002 : Step(1365): len = 98839.5, overlap = 29.25
PHY-3002 : Step(1366): len = 90865.3, overlap = 33.75
PHY-3002 : Step(1367): len = 85824.6, overlap = 33.75
PHY-3002 : Step(1368): len = 79373.7, overlap = 31.5
PHY-3002 : Step(1369): len = 74979.5, overlap = 31.5
PHY-3002 : Step(1370): len = 69426, overlap = 36
PHY-3002 : Step(1371): len = 65576.9, overlap = 36
PHY-3002 : Step(1372): len = 61272, overlap = 36
PHY-3002 : Step(1373): len = 58044.2, overlap = 36
PHY-3002 : Step(1374): len = 54481.6, overlap = 36
PHY-3002 : Step(1375): len = 51645.8, overlap = 36
PHY-3002 : Step(1376): len = 48406.7, overlap = 36
PHY-3002 : Step(1377): len = 45943.9, overlap = 36
PHY-3002 : Step(1378): len = 43309.2, overlap = 33.75
PHY-3002 : Step(1379): len = 41440.6, overlap = 31.5
PHY-3002 : Step(1380): len = 39094.5, overlap = 29.25
PHY-3002 : Step(1381): len = 37361.5, overlap = 29.25
PHY-3002 : Step(1382): len = 35479.2, overlap = 31.75
PHY-3002 : Step(1383): len = 34162.1, overlap = 34.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.79126e-06
PHY-3002 : Step(1384): len = 36287, overlap = 25.5
PHY-3002 : Step(1385): len = 36454.5, overlap = 25.75
PHY-3002 : Step(1386): len = 35440.2, overlap = 25.25
PHY-3002 : Step(1387): len = 34598, overlap = 23.75
PHY-3002 : Step(1388): len = 32442, overlap = 27
PHY-3002 : Step(1389): len = 31874.9, overlap = 27
PHY-3002 : Step(1390): len = 31444.8, overlap = 25
PHY-3002 : Step(1391): len = 31052.2, overlap = 25
PHY-3002 : Step(1392): len = 30793.3, overlap = 25.5
PHY-3002 : Step(1393): len = 30169.3, overlap = 25.75
PHY-3002 : Step(1394): len = 29881.6, overlap = 29
PHY-3002 : Step(1395): len = 30031.6, overlap = 29.75
PHY-3002 : Step(1396): len = 29528.2, overlap = 27.25
PHY-3002 : Step(1397): len = 29370.7, overlap = 29.75
PHY-3002 : Step(1398): len = 29089.4, overlap = 28.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.33841e-05
PHY-3002 : Step(1399): len = 29738.6, overlap = 23.75
PHY-3002 : Step(1400): len = 29939.3, overlap = 23.5
PHY-3002 : Step(1401): len = 29979.1, overlap = 24.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.67683e-05
PHY-3002 : Step(1402): len = 30182.7, overlap = 22.5
PHY-3002 : Step(1403): len = 30314.5, overlap = 20.25
PHY-3002 : Step(1404): len = 30316.5, overlap = 18.5
PHY-3002 : Step(1405): len = 30534.1, overlap = 20.75
PHY-3002 : Step(1406): len = 30931.7, overlap = 22
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017521s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (267.5%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.07536e-07
PHY-3002 : Step(1407): len = 31154.8, overlap = 14.25
PHY-3002 : Step(1408): len = 31100.2, overlap = 16
PHY-3002 : Step(1409): len = 30979.4, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61507e-06
PHY-3002 : Step(1410): len = 30853.5, overlap = 16.25
PHY-3002 : Step(1411): len = 30752.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.23014e-06
PHY-3002 : Step(1412): len = 30718.5, overlap = 16.5
PHY-3002 : Step(1413): len = 30758.4, overlap = 16.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.04828e-06
PHY-3002 : Step(1414): len = 30732.4, overlap = 31
PHY-3002 : Step(1415): len = 30732.4, overlap = 31
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.57524e-06
PHY-3002 : Step(1416): len = 30883.6, overlap = 30.75
PHY-3002 : Step(1417): len = 31427.7, overlap = 27.75
PHY-3002 : Step(1418): len = 31752, overlap = 28
PHY-3002 : Step(1419): len = 31956.4, overlap = 27
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.51505e-05
PHY-3002 : Step(1420): len = 31953, overlap = 27.25
PHY-3002 : Step(1421): len = 31863.4, overlap = 26.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.87619e-05
PHY-3002 : Step(1422): len = 32015.6, overlap = 26.25
PHY-3002 : Step(1423): len = 32348.9, overlap = 25.5
PHY-3002 : Step(1424): len = 32981.2, overlap = 24.5
PHY-3002 : Step(1425): len = 33460.3, overlap = 24
PHY-3002 : Step(1426): len = 33636.6, overlap = 23.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.75237e-05
PHY-3002 : Step(1427): len = 33670.5, overlap = 23
PHY-3002 : Step(1428): len = 33618, overlap = 22.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000107717
PHY-3002 : Step(1429): len = 34000.7, overlap = 22
PHY-3002 : Step(1430): len = 34220.1, overlap = 20.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000161168
PHY-3002 : Step(1431): len = 34530.3, overlap = 19
PHY-3002 : Step(1432): len = 35061.4, overlap = 19.5
PHY-3002 : Step(1433): len = 35624.5, overlap = 18
PHY-3002 : Step(1434): len = 35972.1, overlap = 19
PHY-3002 : Step(1435): len = 36018.2, overlap = 19
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.092223s wall, 0.046875s user + 0.062500s system = 0.109375s CPU (118.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000258967
PHY-3002 : Step(1436): len = 36408.7, overlap = 6.75
PHY-3002 : Step(1437): len = 35781.3, overlap = 14.75
PHY-3002 : Step(1438): len = 35655.8, overlap = 17.75
PHY-3002 : Step(1439): len = 35678.8, overlap = 19.75
PHY-3002 : Step(1440): len = 35670.5, overlap = 20
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000517934
PHY-3002 : Step(1441): len = 35896.7, overlap = 20
PHY-3002 : Step(1442): len = 36041.7, overlap = 19
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00102225
PHY-3002 : Step(1443): len = 36214.7, overlap = 19
PHY-3002 : Step(1444): len = 36412.5, overlap = 18
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004268s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 37097.4, Over = 0
PHY-3001 : Spreading special nets. 1 out of 1330 tiles have overflows.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 37113.4, Over = 0
RUN-1003 : finish command "place" in  1.932622s wall, 2.812500s user + 2.562500s system = 5.375000s CPU (278.1%)

RUN-1004 : used memory is 438 MB, reserved memory is 404 MB, peak memory is 617 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 366 to 272
PHY-1001 : Pin misalignment score is improved from 272 to 265
PHY-1001 : Pin misalignment score is improved from 265 to 265
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 343 instances
RUN-1001 : 130 mslices, 131 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 982 nets
RUN-1001 : 551 nets have 2 pins
RUN-1001 : 303 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 78416, over cnt = 32(0%), over = 38, worst = 2
PHY-1002 : len = 78472, over cnt = 22(0%), over = 26, worst = 2
PHY-1002 : len = 78248, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 78264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.150115s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (104.1%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 233 to 53
PHY-1001 : End pin swap;  0.024327s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (192.7%)

PHY-1001 : End global routing;  0.463594s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (104.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.138706s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (101.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 141720, over cnt = 66(0%), over = 66, worst = 1
PHY-1001 : End Routed; 1.568417s wall, 1.406250s user + 0.859375s system = 2.265625s CPU (144.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 140496, over cnt = 30(0%), over = 30, worst = 1
PHY-1001 : End DR Iter 1; 0.059900s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (78.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 139936, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 2; 0.024704s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (253.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 140016, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.015572s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (100.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 140016, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.012567s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (124.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 140096, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 140096
PHY-1001 : End DR Iter 5; 0.010717s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (145.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.576577s wall, 2.375000s user + 1.031250s system = 3.406250s CPU (132.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.130755s wall, 2.937500s user + 1.078125s system = 4.015625s CPU (128.3%)

RUN-1004 : used memory is 440 MB, reserved memory is 406 MB, peak memory is 617 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  517   out of   8640    5.98%
#reg                  366   out of   8640    4.24%
#le                   521
  #lut only           155   out of    521   29.75%
  #reg only             4   out of    521    0.77%
  #lut&reg            362   out of    521   69.48%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3941, tnet num: 980, tinst num: 341, tnode num: 4878, tedge num: 6594.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 980 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 343
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 982, pip num: 9671
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 941 valid insts, and 25856 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.414786s wall, 7.781250s user + 0.437500s system = 8.218750s CPU (580.9%)

RUN-1004 : used memory is 558 MB, reserved memory is 524 MB, peak memory is 625 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 160 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1076 better
SYN-1014 : Optimize round 2
SYN-1032 : 1146/447 useful/useless nets, 917/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          810
  #and                215
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ              50
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |431    |379    |73     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 20 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 24 instances into 2 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1870/1 useful/useless nets, 1648/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 269 (4.00), #lev = 9 (2.81)
SYN-3001 : Mapper mapped 929 instances into 284 LUTs, name keeping = 42%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 280 LUT to BLE ...
SYN-4008 : Packed 280 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 232 SEQ (1566 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1414 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 90 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 293/472 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  514   out of   8640    5.95%
#reg                  366   out of   8640    4.24%
#le                   518
  #lut only           152   out of    518   29.34%
  #reg only             4   out of    518    0.77%
  #lut&reg            362   out of    518   69.88%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |518   |514   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.673688s wall, 1.609375s user + 0.125000s system = 1.734375s CPU (103.6%)

RUN-1004 : used memory is 440 MB, reserved memory is 405 MB, peak memory is 625 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 129 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 63 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 342 instances
RUN-1001 : 130 mslices, 130 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 980 nets
RUN-1001 : 550 nets have 2 pins
RUN-1001 : 303 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 340 instances, 260 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3933, tnet num: 978, tinst num: 340, tnode num: 4873, tedge num: 6581.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 978 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.072921s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (128.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 166532
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1445): len = 145158, overlap = 36
PHY-3002 : Step(1446): len = 137218, overlap = 36
PHY-3002 : Step(1447): len = 129325, overlap = 36
PHY-3002 : Step(1448): len = 121802, overlap = 36
PHY-3002 : Step(1449): len = 114786, overlap = 36
PHY-3002 : Step(1450): len = 107692, overlap = 36
PHY-3002 : Step(1451): len = 101450, overlap = 36
PHY-3002 : Step(1452): len = 94659.4, overlap = 29.25
PHY-3002 : Step(1453): len = 89125.9, overlap = 29.25
PHY-3002 : Step(1454): len = 83128.5, overlap = 33.75
PHY-3002 : Step(1455): len = 77948.3, overlap = 33.75
PHY-3002 : Step(1456): len = 73146.6, overlap = 33.75
PHY-3002 : Step(1457): len = 68370.1, overlap = 36
PHY-3002 : Step(1458): len = 64372.7, overlap = 36
PHY-3002 : Step(1459): len = 60403.1, overlap = 36
PHY-3002 : Step(1460): len = 57169, overlap = 36
PHY-3002 : Step(1461): len = 53626.4, overlap = 36
PHY-3002 : Step(1462): len = 50959.7, overlap = 36
PHY-3002 : Step(1463): len = 47706.1, overlap = 36
PHY-3002 : Step(1464): len = 45415.5, overlap = 36
PHY-3002 : Step(1465): len = 42754.8, overlap = 36.25
PHY-3002 : Step(1466): len = 40826.6, overlap = 34
PHY-3002 : Step(1467): len = 38712.6, overlap = 29.75
PHY-3002 : Step(1468): len = 37064.7, overlap = 31
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.90306e-06
PHY-3002 : Step(1469): len = 37903.1, overlap = 30.5
PHY-3002 : Step(1470): len = 37210.7, overlap = 35.25
PHY-3002 : Step(1471): len = 37037.6, overlap = 35.25
PHY-3002 : Step(1472): len = 36479.5, overlap = 35.75
PHY-3002 : Step(1473): len = 35407.7, overlap = 35.25
PHY-3002 : Step(1474): len = 34066.7, overlap = 36.5
PHY-3002 : Step(1475): len = 32629.4, overlap = 36.25
PHY-3002 : Step(1476): len = 31640.3, overlap = 36.5
PHY-3002 : Step(1477): len = 30329.2, overlap = 37.25
PHY-3002 : Step(1478): len = 30005.5, overlap = 30.5
PHY-3002 : Step(1479): len = 29488.1, overlap = 33.25
PHY-3002 : Step(1480): len = 28979.4, overlap = 32.5
PHY-3002 : Step(1481): len = 28720.2, overlap = 33.75
PHY-3002 : Step(1482): len = 28699.7, overlap = 35.25
PHY-3002 : Step(1483): len = 28544.3, overlap = 35.25
PHY-3002 : Step(1484): len = 28156.5, overlap = 38.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.80612e-06
PHY-3002 : Step(1485): len = 28737.6, overlap = 33.75
PHY-3002 : Step(1486): len = 28844.2, overlap = 33.75
PHY-3002 : Step(1487): len = 28912.6, overlap = 31.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.96122e-05
PHY-3002 : Step(1488): len = 29403.1, overlap = 29.25
PHY-3002 : Step(1489): len = 29728.6, overlap = 29.25
PHY-3002 : Step(1490): len = 30239.8, overlap = 24.25
PHY-3002 : Step(1491): len = 29963.6, overlap = 26
PHY-3002 : Step(1492): len = 29789.1, overlap = 30.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008868s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (352.4%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.0055e-06
PHY-3002 : Step(1493): len = 31830.4, overlap = 16.25
PHY-3002 : Step(1494): len = 31417.3, overlap = 17.25
PHY-3002 : Step(1495): len = 31390.4, overlap = 16.75
PHY-3002 : Step(1496): len = 31214.8, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.01101e-06
PHY-3002 : Step(1497): len = 31206.6, overlap = 16.75
PHY-3002 : Step(1498): len = 31194.5, overlap = 16.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.02201e-06
PHY-3002 : Step(1499): len = 31160.2, overlap = 16.75
PHY-3002 : Step(1500): len = 31162.1, overlap = 16.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.12864e-06
PHY-3002 : Step(1501): len = 31199.7, overlap = 30.25
PHY-3002 : Step(1502): len = 31379.8, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.25727e-06
PHY-3002 : Step(1503): len = 31356.6, overlap = 28.75
PHY-3002 : Step(1504): len = 31388.8, overlap = 28.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.13406e-05
PHY-3002 : Step(1505): len = 31456.5, overlap = 28.5
PHY-3002 : Step(1506): len = 32427.7, overlap = 25.75
PHY-3002 : Step(1507): len = 32560.7, overlap = 25.75
PHY-3002 : Step(1508): len = 32598.8, overlap = 25.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.26811e-05
PHY-3002 : Step(1509): len = 32612.9, overlap = 24.25
PHY-3002 : Step(1510): len = 32791.7, overlap = 24.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.20122e-05
PHY-3002 : Step(1511): len = 32839.2, overlap = 24
PHY-3002 : Step(1512): len = 33513.8, overlap = 23
PHY-3002 : Step(1513): len = 34041.3, overlap = 21.75
PHY-3002 : Step(1514): len = 34595.2, overlap = 20.25
PHY-3002 : Step(1515): len = 34781.8, overlap = 20.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.055217s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (198.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000201605
PHY-3002 : Step(1516): len = 36209.2, overlap = 13
PHY-3002 : Step(1517): len = 35749.3, overlap = 17.25
PHY-3002 : Step(1518): len = 35726.6, overlap = 16.25
PHY-3002 : Step(1519): len = 35718.3, overlap = 16.75
PHY-3002 : Step(1520): len = 35565.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00040321
PHY-3002 : Step(1521): len = 35820.2, overlap = 16
PHY-3002 : Step(1522): len = 36023.2, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000747381
PHY-3002 : Step(1523): len = 36166.1, overlap = 16.5
PHY-3002 : Step(1524): len = 36514.9, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004514s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 37200.6, Over = 0
PHY-3001 : Spreading special nets. 4 out of 1330 tiles have overflows.
PHY-3001 : 5 instances has been re-located, deltaX = 8, deltaY = 6.
PHY-3001 : Final: Len = 37438.6, Over = 0
RUN-1003 : finish command "place" in  1.794431s wall, 2.500000s user + 2.343750s system = 4.843750s CPU (269.9%)

RUN-1004 : used memory is 440 MB, reserved memory is 405 MB, peak memory is 625 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 354 to 278
PHY-1001 : Pin misalignment score is improved from 278 to 269
PHY-1001 : Pin misalignment score is improved from 269 to 267
PHY-1001 : Pin misalignment score is improved from 267 to 267
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 342 instances
RUN-1001 : 130 mslices, 130 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 980 nets
RUN-1001 : 550 nets have 2 pins
RUN-1001 : 303 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 77336, over cnt = 45(0%), over = 57, worst = 2
PHY-1002 : len = 77416, over cnt = 29(0%), over = 38, worst = 2
PHY-1002 : len = 77408, over cnt = 15(0%), over = 21, worst = 2
PHY-1002 : len = 74896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.152273s wall, 0.109375s user + 0.078125s system = 0.187500s CPU (123.1%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 229 to 59
PHY-1001 : End pin swap;  0.023635s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.1%)

PHY-1001 : End global routing;  0.462364s wall, 0.421875s user + 0.093750s system = 0.515625s CPU (111.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.083048s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (94.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 143696, over cnt = 44(0%), over = 44, worst = 1
PHY-1001 : End Routed; 1.738144s wall, 1.515625s user + 0.718750s system = 2.234375s CPU (128.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 143168, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 1; 0.039508s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (158.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 143112, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.016164s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (96.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 143184, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 143184
PHY-1001 : End DR Iter 3; 0.011184s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (279.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.628366s wall, 2.375000s user + 0.859375s system = 3.234375s CPU (123.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.195753s wall, 2.890625s user + 1.000000s system = 3.890625s CPU (121.7%)

RUN-1004 : used memory is 440 MB, reserved memory is 406 MB, peak memory is 625 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  514   out of   8640    5.95%
#reg                  366   out of   8640    4.24%
#le                   518
  #lut only           152   out of    518   29.34%
  #reg only             4   out of    518    0.77%
  #lut&reg            362   out of    518   69.88%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3933, tnet num: 978, tinst num: 340, tnode num: 4873, tedge num: 6581.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 978 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 342
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 980, pip num: 9540
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 960 valid insts, and 25637 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.712618s wall, 10.250000s user + 0.468750s system = 10.718750s CPU (625.9%)

RUN-1004 : used memory is 563 MB, reserved memory is 529 MB, peak memory is 627 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 160 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1076 better
SYN-1014 : Optimize round 2
SYN-1032 : 1147/447 useful/useless nets, 918/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          810
  #and                215
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              50
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |431    |379    |74     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 24 instances into 2 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 24 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1903/1 useful/useless nets, 1681/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 270 (4.00), #lev = 9 (2.81)
SYN-3001 : Mapper mapped 961 instances into 285 LUTs, name keeping = 42%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 281 LUT to BLE ...
SYN-4008 : Packed 281 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 232 SEQ (1567 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1415 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 91 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 294/473 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  515   out of   8640    5.96%
#reg                  366   out of   8640    4.24%
#le                   519
  #lut only           153   out of    519   29.48%
  #reg only             4   out of    519    0.77%
  #lut&reg            362   out of    519   69.75%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |519   |515   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.747466s wall, 1.812500s user + 0.093750s system = 1.906250s CPU (109.1%)

RUN-1004 : used memory is 445 MB, reserved memory is 411 MB, peak memory is 627 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 129 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 63 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 342 instances
RUN-1001 : 130 mslices, 130 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 981 nets
RUN-1001 : 550 nets have 2 pins
RUN-1001 : 303 nets have [3 - 5] pins
RUN-1001 : 67 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 340 instances, 260 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3939, tnet num: 979, tinst num: 340, tnode num: 4879, tedge num: 6591.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 979 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.071813s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (130.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 170954
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1525): len = 153734, overlap = 36
PHY-3002 : Step(1526): len = 146009, overlap = 36
PHY-3002 : Step(1527): len = 135149, overlap = 36
PHY-3002 : Step(1528): len = 127336, overlap = 36
PHY-3002 : Step(1529): len = 118740, overlap = 36
PHY-3002 : Step(1530): len = 112170, overlap = 36
PHY-3002 : Step(1531): len = 103785, overlap = 29.25
PHY-3002 : Step(1532): len = 98082.3, overlap = 33.75
PHY-3002 : Step(1533): len = 90273.4, overlap = 33.75
PHY-3002 : Step(1534): len = 85272.3, overlap = 33.75
PHY-3002 : Step(1535): len = 78906, overlap = 31.5
PHY-3002 : Step(1536): len = 74540.4, overlap = 31.5
PHY-3002 : Step(1537): len = 68628.1, overlap = 36
PHY-3002 : Step(1538): len = 64711.4, overlap = 36
PHY-3002 : Step(1539): len = 60003.8, overlap = 36
PHY-3002 : Step(1540): len = 56738.3, overlap = 36
PHY-3002 : Step(1541): len = 53111.2, overlap = 36
PHY-3002 : Step(1542): len = 50333.2, overlap = 36
PHY-3002 : Step(1543): len = 47336.3, overlap = 36
PHY-3002 : Step(1544): len = 44944.4, overlap = 37
PHY-3002 : Step(1545): len = 42509.3, overlap = 39
PHY-3002 : Step(1546): len = 40629.1, overlap = 33
PHY-3002 : Step(1547): len = 38440.9, overlap = 33.5
PHY-3002 : Step(1548): len = 36709.4, overlap = 33.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.58476e-06
PHY-3002 : Step(1549): len = 37641.4, overlap = 38
PHY-3002 : Step(1550): len = 37051.1, overlap = 39
PHY-3002 : Step(1551): len = 36784.2, overlap = 39.5
PHY-3002 : Step(1552): len = 36322.2, overlap = 39.75
PHY-3002 : Step(1553): len = 35409.9, overlap = 40
PHY-3002 : Step(1554): len = 33922.3, overlap = 41.25
PHY-3002 : Step(1555): len = 32387.8, overlap = 42
PHY-3002 : Step(1556): len = 31397.9, overlap = 41
PHY-3002 : Step(1557): len = 30427.7, overlap = 32.75
PHY-3002 : Step(1558): len = 30373.8, overlap = 32.5
PHY-3002 : Step(1559): len = 29962.6, overlap = 33.25
PHY-3002 : Step(1560): len = 29490.6, overlap = 31.25
PHY-3002 : Step(1561): len = 28970.7, overlap = 32.5
PHY-3002 : Step(1562): len = 28562, overlap = 29.75
PHY-3002 : Step(1563): len = 28714.4, overlap = 30
PHY-3002 : Step(1564): len = 28767.4, overlap = 32.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.16952e-06
PHY-3002 : Step(1565): len = 29260.7, overlap = 30.25
PHY-3002 : Step(1566): len = 29397.9, overlap = 29.75
PHY-3002 : Step(1567): len = 29457.7, overlap = 29.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.8339e-05
PHY-3002 : Step(1568): len = 29512.6, overlap = 26
PHY-3002 : Step(1569): len = 29745.2, overlap = 28
PHY-3002 : Step(1570): len = 30189.5, overlap = 24.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007204s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (433.8%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.2838e-07
PHY-3002 : Step(1571): len = 32608, overlap = 15
PHY-3002 : Step(1572): len = 32332.6, overlap = 14
PHY-3002 : Step(1573): len = 32339.7, overlap = 14.5
PHY-3002 : Step(1574): len = 32249.3, overlap = 14
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.45676e-06
PHY-3002 : Step(1575): len = 32208.1, overlap = 14
PHY-3002 : Step(1576): len = 32089.7, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.91352e-06
PHY-3002 : Step(1577): len = 32087.8, overlap = 14.25
PHY-3002 : Step(1578): len = 32165.7, overlap = 13.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.34614e-06
PHY-3002 : Step(1579): len = 32127.7, overlap = 29.25
PHY-3002 : Step(1580): len = 32343, overlap = 28.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.69227e-06
PHY-3002 : Step(1581): len = 32331.1, overlap = 27.75
PHY-3002 : Step(1582): len = 32376.3, overlap = 27.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.33845e-05
PHY-3002 : Step(1583): len = 32545.1, overlap = 27.25
PHY-3002 : Step(1584): len = 32652.5, overlap = 27.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.79698e-05
PHY-3002 : Step(1585): len = 32788.3, overlap = 26.5
PHY-3002 : Step(1586): len = 33087.8, overlap = 25.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.92881e-05
PHY-3002 : Step(1587): len = 33218.5, overlap = 25.75
PHY-3002 : Step(1588): len = 33734.3, overlap = 23.75
PHY-3002 : Step(1589): len = 34729.7, overlap = 21
PHY-3002 : Step(1590): len = 34903.5, overlap = 20.25
PHY-3002 : Step(1591): len = 34432.7, overlap = 20.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.85761e-05
PHY-3002 : Step(1592): len = 34666, overlap = 19.75
PHY-3002 : Step(1593): len = 34684.7, overlap = 19.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.33726e-05
PHY-3002 : Step(1594): len = 35292.2, overlap = 20
PHY-3002 : Step(1595): len = 35686.5, overlap = 19.25
PHY-3002 : Step(1596): len = 35932.7, overlap = 18
PHY-3002 : Step(1597): len = 35953.5, overlap = 18.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.076569s wall, 0.078125s user + 0.125000s system = 0.203125s CPU (265.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000190232
PHY-3002 : Step(1598): len = 36990.5, overlap = 10.75
PHY-3002 : Step(1599): len = 36382.6, overlap = 16.75
PHY-3002 : Step(1600): len = 36592.3, overlap = 17
PHY-3002 : Step(1601): len = 36623.5, overlap = 17
PHY-3002 : Step(1602): len = 36622.5, overlap = 18.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000380465
PHY-3002 : Step(1603): len = 36812.6, overlap = 16.75
PHY-3002 : Step(1604): len = 36880.5, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000691574
PHY-3002 : Step(1605): len = 37017.8, overlap = 18
PHY-3002 : Step(1606): len = 37173, overlap = 16.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004403s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 38075.7, Over = 0
PHY-3001 : Spreading special nets. 3 out of 1330 tiles have overflows.
PHY-3001 : 4 instances has been re-located, deltaX = 4, deltaY = 2.
PHY-3001 : Final: Len = 38218.5, Over = 0
RUN-1003 : finish command "place" in  1.871576s wall, 2.562500s user + 1.953125s system = 4.515625s CPU (241.3%)

RUN-1004 : used memory is 445 MB, reserved memory is 411 MB, peak memory is 627 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 354 to 274
PHY-1001 : Pin misalignment score is improved from 274 to 271
PHY-1001 : Pin misalignment score is improved from 271 to 271
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 342 instances
RUN-1001 : 130 mslices, 130 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 981 nets
RUN-1001 : 550 nets have 2 pins
RUN-1001 : 303 nets have [3 - 5] pins
RUN-1001 : 67 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 78912, over cnt = 46(0%), over = 55, worst = 2
PHY-1002 : len = 79024, over cnt = 32(0%), over = 39, worst = 2
PHY-1002 : len = 78704, over cnt = 11(0%), over = 13, worst = 2
PHY-1002 : len = 76472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.156750s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (109.6%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 226 to 51
PHY-1001 : End pin swap;  0.023806s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (131.3%)

PHY-1001 : End global routing;  0.471266s wall, 0.453125s user + 0.078125s system = 0.531250s CPU (112.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.114221s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (95.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 140456, over cnt = 79(0%), over = 79, worst = 1
PHY-1001 : End Routed; 1.819589s wall, 1.703125s user + 0.859375s system = 2.562500s CPU (140.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 139304, over cnt = 28(0%), over = 28, worst = 1
PHY-1001 : End DR Iter 1; 0.061343s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (101.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 138960, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 2; 0.030513s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 139008, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.017361s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (90.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 139040, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 139040
PHY-1001 : End DR Iter 4; 0.012761s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (122.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.797211s wall, 2.640625s user + 0.984375s system = 3.625000s CPU (129.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.358774s wall, 3.203125s user + 1.078125s system = 4.281250s CPU (127.5%)

RUN-1004 : used memory is 445 MB, reserved memory is 411 MB, peak memory is 627 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  515   out of   8640    5.96%
#reg                  366   out of   8640    4.24%
#le                   519
  #lut only           153   out of    519   29.48%
  #reg only             4   out of    519    0.77%
  #lut&reg            362   out of    519   69.75%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3939, tnet num: 979, tinst num: 340, tnode num: 4879, tedge num: 6591.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 979 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 342
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 981, pip num: 9552
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 934 valid insts, and 25612 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.534284s wall, 8.906250s user + 0.437500s system = 9.343750s CPU (609.0%)

RUN-1004 : used memory is 567 MB, reserved memory is 533 MB, peak memory is 630 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 160 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1076 better
SYN-1014 : Optimize round 2
SYN-1032 : 1147/447 useful/useless nets, 918/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          810
  #and                215
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              50
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |431    |379    |74     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 66%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1903/1 useful/useless nets, 1681/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 272 (4.00), #lev = 9 (2.82)
SYN-3001 : Mapper mapped 961 instances into 287 LUTs, name keeping = 42%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 283 LUT to BLE ...
SYN-4008 : Packed 283 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 233 SEQ (1552 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1399 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 93 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 296/475 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  520   out of   8640    6.02%
#reg                  366   out of   8640    4.24%
#le                   524
  #lut only           158   out of    524   30.15%
  #reg only             4   out of    524    0.76%
  #lut&reg            362   out of    524   69.08%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |524   |520   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.834644s wall, 1.796875s user + 0.265625s system = 2.062500s CPU (112.4%)

RUN-1004 : used memory is 448 MB, reserved memory is 414 MB, peak memory is 630 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 129 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 62 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 345 instances
RUN-1001 : 132 mslices, 131 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 983 nets
RUN-1001 : 547 nets have 2 pins
RUN-1001 : 308 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 343 instances, 263 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3958, tnet num: 981, tinst num: 343, tnode num: 4895, tedge num: 6626.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 981 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.096959s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (145.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 157038
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963472
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1607): len = 143890, overlap = 36
PHY-3002 : Step(1608): len = 111561, overlap = 36
PHY-3002 : Step(1609): len = 99750.6, overlap = 33.75
PHY-3002 : Step(1610): len = 94690.3, overlap = 29.25
PHY-3002 : Step(1611): len = 83803.4, overlap = 33.75
PHY-3002 : Step(1612): len = 79126.1, overlap = 33.75
PHY-3002 : Step(1613): len = 70382.3, overlap = 33.75
PHY-3002 : Step(1614): len = 66700.5, overlap = 36
PHY-3002 : Step(1615): len = 59634.8, overlap = 36
PHY-3002 : Step(1616): len = 56764.7, overlap = 36
PHY-3002 : Step(1617): len = 52730.8, overlap = 36.25
PHY-3002 : Step(1618): len = 50507.8, overlap = 36.25
PHY-3002 : Step(1619): len = 47614.2, overlap = 36
PHY-3002 : Step(1620): len = 45765.1, overlap = 36
PHY-3002 : Step(1621): len = 43199.6, overlap = 35.25
PHY-3002 : Step(1622): len = 41435.4, overlap = 33
PHY-3002 : Step(1623): len = 39379.4, overlap = 33.75
PHY-3002 : Step(1624): len = 37821.7, overlap = 32
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.77107e-06
PHY-3002 : Step(1625): len = 39299.6, overlap = 32.5
PHY-3002 : Step(1626): len = 38645.8, overlap = 34.75
PHY-3002 : Step(1627): len = 38436.8, overlap = 34.75
PHY-3002 : Step(1628): len = 38047.8, overlap = 35
PHY-3002 : Step(1629): len = 36969.2, overlap = 35.5
PHY-3002 : Step(1630): len = 35177.5, overlap = 38.25
PHY-3002 : Step(1631): len = 33891.9, overlap = 37.75
PHY-3002 : Step(1632): len = 32392.5, overlap = 36
PHY-3002 : Step(1633): len = 31895, overlap = 35
PHY-3002 : Step(1634): len = 31456.2, overlap = 30.25
PHY-3002 : Step(1635): len = 30823.1, overlap = 26.5
PHY-3002 : Step(1636): len = 30204, overlap = 27.25
PHY-3002 : Step(1637): len = 29662.9, overlap = 27.5
PHY-3002 : Step(1638): len = 29196.5, overlap = 28
PHY-3002 : Step(1639): len = 28735, overlap = 29.5
PHY-3002 : Step(1640): len = 28638.1, overlap = 37.25
PHY-3002 : Step(1641): len = 28761.4, overlap = 36.75
PHY-3002 : Step(1642): len = 28445.3, overlap = 34.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.54214e-06
PHY-3002 : Step(1643): len = 28912.1, overlap = 32.25
PHY-3002 : Step(1644): len = 28992.7, overlap = 28
PHY-3002 : Step(1645): len = 29012.7, overlap = 28.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.50843e-05
PHY-3002 : Step(1646): len = 29518.9, overlap = 30.25
PHY-3002 : Step(1647): len = 29695.1, overlap = 30.25
PHY-3002 : Step(1648): len = 29860.3, overlap = 23
PHY-3002 : Step(1649): len = 29855.2, overlap = 23
PHY-3002 : Step(1650): len = 29718.3, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010764s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (290.3%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963472
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.52286e-07
PHY-3002 : Step(1651): len = 33383.1, overlap = 16.25
PHY-3002 : Step(1652): len = 33227.9, overlap = 17.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.50457e-06
PHY-3002 : Step(1653): len = 33134.5, overlap = 17
PHY-3002 : Step(1654): len = 33041.2, overlap = 17
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.00915e-06
PHY-3002 : Step(1655): len = 33000.4, overlap = 16.75
PHY-3002 : Step(1656): len = 33024.5, overlap = 16.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963472
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.99107e-06
PHY-3002 : Step(1657): len = 33026.2, overlap = 28.5
PHY-3002 : Step(1658): len = 33053.6, overlap = 28.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.98215e-06
PHY-3002 : Step(1659): len = 33056.4, overlap = 28.5
PHY-3002 : Step(1660): len = 33355.9, overlap = 28
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.14964e-05
PHY-3002 : Step(1661): len = 33310, overlap = 28
PHY-3002 : Step(1662): len = 34197.9, overlap = 26.25
PHY-3002 : Step(1663): len = 34466.3, overlap = 24.25
PHY-3002 : Step(1664): len = 34649, overlap = 23.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.29928e-05
PHY-3002 : Step(1665): len = 34584.1, overlap = 24
PHY-3002 : Step(1666): len = 34629.8, overlap = 24.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.59857e-05
PHY-3002 : Step(1667): len = 34663.8, overlap = 23.75
PHY-3002 : Step(1668): len = 35349.7, overlap = 21.25
PHY-3002 : Step(1669): len = 36042.2, overlap = 20.75
PHY-3002 : Step(1670): len = 36231.5, overlap = 20.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.044749s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (279.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963472
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000225043
PHY-3002 : Step(1671): len = 38904.4, overlap = 14.25
PHY-3002 : Step(1672): len = 38329.7, overlap = 18.25
PHY-3002 : Step(1673): len = 38353.7, overlap = 16
PHY-3002 : Step(1674): len = 38119.7, overlap = 17
PHY-3002 : Step(1675): len = 37771.1, overlap = 16.75
PHY-3002 : Step(1676): len = 37648.5, overlap = 16.5
PHY-3002 : Step(1677): len = 37551.7, overlap = 18
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000450086
PHY-3002 : Step(1678): len = 37787, overlap = 16.75
PHY-3002 : Step(1679): len = 37922, overlap = 15.75
PHY-3002 : Step(1680): len = 38043.3, overlap = 16
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000900171
PHY-3002 : Step(1681): len = 38213.7, overlap = 15.5
PHY-3002 : Step(1682): len = 38445.2, overlap = 14.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004398s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 39384.7, Over = 0
PHY-3001 : Spreading special nets. 3 out of 1330 tiles have overflows.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 2.
PHY-3001 : Final: Len = 39568.7, Over = 0
RUN-1003 : finish command "place" in  2.040074s wall, 2.671875s user + 2.531250s system = 5.203125s CPU (255.0%)

RUN-1004 : used memory is 448 MB, reserved memory is 414 MB, peak memory is 630 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 363 to 280
PHY-1001 : Pin misalignment score is improved from 280 to 275
PHY-1001 : Pin misalignment score is improved from 275 to 275
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 345 instances
RUN-1001 : 132 mslices, 131 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 983 nets
RUN-1001 : 547 nets have 2 pins
RUN-1001 : 308 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 79632, over cnt = 61(0%), over = 71, worst = 2
PHY-1002 : len = 79848, over cnt = 39(0%), over = 47, worst = 2
PHY-1002 : len = 79424, over cnt = 16(0%), over = 20, worst = 2
PHY-1002 : len = 77320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.165502s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (132.2%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 227 to 54
PHY-1001 : End pin swap;  0.024374s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (128.2%)

PHY-1001 : End global routing;  0.494818s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (113.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.085188s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (110.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 141880, over cnt = 94(0%), over = 94, worst = 1
PHY-1001 : End Routed; 2.402914s wall, 2.250000s user + 0.906250s system = 3.156250s CPU (131.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 140160, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End DR Iter 1; 0.077722s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (100.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 140136, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.020168s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (232.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 140224, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 140224
PHY-1001 : End DR Iter 3; 0.012880s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (121.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.381302s wall, 3.187500s user + 0.968750s system = 4.156250s CPU (122.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.973081s wall, 3.812500s user + 1.015625s system = 4.828125s CPU (121.5%)

RUN-1004 : used memory is 448 MB, reserved memory is 414 MB, peak memory is 630 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  520   out of   8640    6.02%
#reg                  366   out of   8640    4.24%
#le                   524
  #lut only           158   out of    524   30.15%
  #reg only             4   out of    524    0.76%
  #lut&reg            362   out of    524   69.08%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3958, tnet num: 981, tinst num: 343, tnode num: 4895, tedge num: 6626.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 981 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 345
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 983, pip num: 9576
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 979 valid insts, and 25763 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.568838s wall, 9.921875s user + 0.531250s system = 10.453125s CPU (666.3%)

RUN-1004 : used memory is 574 MB, reserved memory is 540 MB, peak memory is 636 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 160 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1076 better
SYN-1014 : Optimize round 2
SYN-1032 : 1147/447 useful/useless nets, 918/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          810
  #and                215
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              50
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |431    |379    |74     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 24 instances into 2 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1903/1 useful/useless nets, 1681/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 271 (4.00), #lev = 9 (2.81)
SYN-3001 : Mapper mapped 961 instances into 286 LUTs, name keeping = 42%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 282 LUT to BLE ...
SYN-4008 : Packed 282 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 233 SEQ (1552 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1399 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 92 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 295/474 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  515   out of   8640    5.96%
#reg                  366   out of   8640    4.24%
#le                   519
  #lut only           153   out of    519   29.48%
  #reg only             4   out of    519    0.77%
  #lut&reg            362   out of    519   69.75%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |519   |515   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.745255s wall, 1.656250s user + 0.218750s system = 1.875000s CPU (107.4%)

RUN-1004 : used memory is 455 MB, reserved memory is 421 MB, peak memory is 636 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 129 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 64 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 342 instances
RUN-1001 : 130 mslices, 130 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 982 nets
RUN-1001 : 552 nets have 2 pins
RUN-1001 : 303 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 340 instances, 260 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3941, tnet num: 980, tinst num: 340, tnode num: 4884, tedge num: 6592.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 980 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.068768s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (113.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 169315
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1683): len = 149199, overlap = 36
PHY-3002 : Step(1684): len = 140610, overlap = 36
PHY-3002 : Step(1685): len = 131638, overlap = 36
PHY-3002 : Step(1686): len = 123492, overlap = 36
PHY-3002 : Step(1687): len = 115479, overlap = 36
PHY-3002 : Step(1688): len = 107770, overlap = 36
PHY-3002 : Step(1689): len = 100679, overlap = 29.25
PHY-3002 : Step(1690): len = 93874.4, overlap = 31.5
PHY-3002 : Step(1691): len = 87246.7, overlap = 33.75
PHY-3002 : Step(1692): len = 81268.6, overlap = 33.75
PHY-3002 : Step(1693): len = 75453.3, overlap = 31.5
PHY-3002 : Step(1694): len = 70307.2, overlap = 31.5
PHY-3002 : Step(1695): len = 65723.1, overlap = 36
PHY-3002 : Step(1696): len = 61118.2, overlap = 36
PHY-3002 : Step(1697): len = 57372.3, overlap = 36
PHY-3002 : Step(1698): len = 53564.9, overlap = 36
PHY-3002 : Step(1699): len = 50558.8, overlap = 36.25
PHY-3002 : Step(1700): len = 47586.9, overlap = 36.5
PHY-3002 : Step(1701): len = 45275.2, overlap = 36
PHY-3002 : Step(1702): len = 42698.4, overlap = 36
PHY-3002 : Step(1703): len = 40772.3, overlap = 37.25
PHY-3002 : Step(1704): len = 38755.4, overlap = 37.75
PHY-3002 : Step(1705): len = 37252, overlap = 38
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.93151e-06
PHY-3002 : Step(1706): len = 39321.3, overlap = 27.25
PHY-3002 : Step(1707): len = 38936.5, overlap = 32.5
PHY-3002 : Step(1708): len = 37243.9, overlap = 31
PHY-3002 : Step(1709): len = 35338.5, overlap = 31.75
PHY-3002 : Step(1710): len = 34361.5, overlap = 29.25
PHY-3002 : Step(1711): len = 33694.6, overlap = 30.5
PHY-3002 : Step(1712): len = 32784.5, overlap = 31
PHY-3002 : Step(1713): len = 31357, overlap = 32.75
PHY-3002 : Step(1714): len = 31358.3, overlap = 35.5
PHY-3002 : Step(1715): len = 30847.4, overlap = 36.25
PHY-3002 : Step(1716): len = 30323.9, overlap = 38.5
PHY-3002 : Step(1717): len = 30019.7, overlap = 40.75
PHY-3002 : Step(1718): len = 29989.3, overlap = 38.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.3863e-05
PHY-3002 : Step(1719): len = 30564.7, overlap = 36
PHY-3002 : Step(1720): len = 30932.9, overlap = 29.25
PHY-3002 : Step(1721): len = 30985.6, overlap = 29.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.70132e-05
PHY-3002 : Step(1722): len = 31387.3, overlap = 29.25
PHY-3002 : Step(1723): len = 31748.5, overlap = 28.75
PHY-3002 : Step(1724): len = 32016.3, overlap = 28
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009755s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.49896e-07
PHY-3002 : Step(1725): len = 32656, overlap = 16
PHY-3002 : Step(1726): len = 32020.4, overlap = 19.75
PHY-3002 : Step(1727): len = 31764.5, overlap = 21.5
PHY-3002 : Step(1728): len = 31501.6, overlap = 22.75
PHY-3002 : Step(1729): len = 31467.4, overlap = 22.75
PHY-3002 : Step(1730): len = 31520.5, overlap = 22.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.49979e-06
PHY-3002 : Step(1731): len = 31299.7, overlap = 21.75
PHY-3002 : Step(1732): len = 31269.7, overlap = 22
PHY-3002 : Step(1733): len = 31261.1, overlap = 21.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.99959e-06
PHY-3002 : Step(1734): len = 31263.4, overlap = 21.5
PHY-3002 : Step(1735): len = 31350.9, overlap = 21
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.21417e-06
PHY-3002 : Step(1736): len = 31344.2, overlap = 30.25
PHY-3002 : Step(1737): len = 31355.3, overlap = 30.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.93206e-06
PHY-3002 : Step(1738): len = 31391, overlap = 30.25
PHY-3002 : Step(1739): len = 31391, overlap = 30.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.27849e-06
PHY-3002 : Step(1740): len = 31438.1, overlap = 30.5
PHY-3002 : Step(1741): len = 31438.1, overlap = 30.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.5485e-06
PHY-3002 : Step(1742): len = 31480.5, overlap = 30.75
PHY-3002 : Step(1743): len = 31480.5, overlap = 30.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.98029e-06
PHY-3002 : Step(1744): len = 31521, overlap = 30.25
PHY-3002 : Step(1745): len = 31573.3, overlap = 29.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.06621e-06
PHY-3002 : Step(1746): len = 31600, overlap = 29.75
PHY-3002 : Step(1747): len = 31661.5, overlap = 29.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.08848e-06
PHY-3002 : Step(1748): len = 31708.4, overlap = 29
PHY-3002 : Step(1749): len = 31772.8, overlap = 28.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.46937e-06
PHY-3002 : Step(1750): len = 31827, overlap = 28.25
PHY-3002 : Step(1751): len = 31827, overlap = 28.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 8.96635e-06
PHY-3002 : Step(1752): len = 31875.4, overlap = 27
PHY-3002 : Step(1753): len = 32719.6, overlap = 24.25
PHY-3002 : Step(1754): len = 33230.6, overlap = 22.5
PHY-3002 : Step(1755): len = 33340.4, overlap = 22.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 1.79327e-05
PHY-3002 : Step(1756): len = 33394.2, overlap = 22.75
PHY-3002 : Step(1757): len = 33525.3, overlap = 20.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 3.58654e-05
PHY-3002 : Step(1758): len = 33574.7, overlap = 20.5
PHY-3002 : Step(1759): len = 34531.8, overlap = 21
PHY-3002 : Step(1760): len = 35009.5, overlap = 21.5
PHY-3002 : Step(1761): len = 35067.9, overlap = 21.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 7.17308e-05
PHY-3002 : Step(1762): len = 35289.3, overlap = 21.25
PHY-3002 : Step(1763): len = 35464.8, overlap = 20
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000123483
PHY-3002 : Step(1764): len = 35863, overlap = 18
PHY-3002 : Step(1765): len = 35996.5, overlap = 17.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.055140s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (255.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000158395
PHY-3002 : Step(1766): len = 36899, overlap = 10.5
PHY-3002 : Step(1767): len = 36366.3, overlap = 14.5
PHY-3002 : Step(1768): len = 36521.4, overlap = 15
PHY-3002 : Step(1769): len = 36591.4, overlap = 16
PHY-3002 : Step(1770): len = 36591.4, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00031679
PHY-3002 : Step(1771): len = 36895.5, overlap = 17.25
PHY-3002 : Step(1772): len = 37074, overlap = 17
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000509085
PHY-3002 : Step(1773): len = 37222.7, overlap = 16.75
PHY-3002 : Step(1774): len = 37446.6, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004056s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (770.5%)

PHY-3001 : Legalized: Len = 38394.5, Over = 0
PHY-3001 : Spreading special nets. 7 out of 1330 tiles have overflows.
PHY-3001 : 10 instances has been re-located, deltaX = 15, deltaY = 6.
PHY-3001 : Final: Len = 39016.5, Over = 0
RUN-1003 : finish command "place" in  2.077173s wall, 2.781250s user + 2.593750s system = 5.375000s CPU (258.8%)

RUN-1004 : used memory is 455 MB, reserved memory is 421 MB, peak memory is 636 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 355 to 272
PHY-1001 : Pin misalignment score is improved from 272 to 268
PHY-1001 : Pin misalignment score is improved from 268 to 268
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 342 instances
RUN-1001 : 130 mslices, 130 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 982 nets
RUN-1001 : 552 nets have 2 pins
RUN-1001 : 303 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 78768, over cnt = 58(0%), over = 83, worst = 3
PHY-1002 : len = 79040, over cnt = 43(0%), over = 60, worst = 2
PHY-1002 : len = 78744, over cnt = 17(0%), over = 28, worst = 2
PHY-1002 : len = 78696, over cnt = 16(0%), over = 27, worst = 2
PHY-1002 : len = 76536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.164248s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (123.7%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 246 to 59
PHY-1001 : End pin swap;  0.024747s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.1%)

PHY-1001 : End global routing;  0.477977s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (111.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.103808s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (90.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 145024, over cnt = 82(0%), over = 82, worst = 1
PHY-1001 : End Routed; 1.821260s wall, 1.484375s user + 0.843750s system = 2.328125s CPU (127.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 143472, over cnt = 37(0%), over = 37, worst = 1
PHY-1001 : End DR Iter 1; 0.049682s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (94.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 142792, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End DR Iter 2; 0.028176s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (110.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 142944, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 3; 0.016399s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 143064, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 143064
PHY-1001 : End DR Iter 4; 0.013765s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (113.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.781952s wall, 2.406250s user + 0.937500s system = 3.343750s CPU (120.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.350805s wall, 3.000000s user + 0.968750s system = 3.968750s CPU (118.4%)

RUN-1004 : used memory is 455 MB, reserved memory is 421 MB, peak memory is 636 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  515   out of   8640    5.96%
#reg                  366   out of   8640    4.24%
#le                   519
  #lut only           153   out of    519   29.48%
  #reg only             4   out of    519    0.77%
  #lut&reg            362   out of    519   69.75%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3941, tnet num: 980, tinst num: 340, tnode num: 4884, tedge num: 6592.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 980 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 342
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 982, pip num: 9645
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 948 valid insts, and 25802 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.308314s wall, 7.750000s user + 0.500000s system = 8.250000s CPU (630.6%)

RUN-1004 : used memory is 579 MB, reserved memory is 545 MB, peak memory is 642 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-8007 ERROR: net 'trigger_address[11]' is constantly driven from multiple places in zaklad.v(378)
HDL-8007 ERROR: another driver from here in zaklad.v(489)
HDL-1007 : module 'fnirsi_1013D' remains a black box, due to errors in its contents in zaklad.v(64)
HDL-8007 ERROR: fnirsi_1013D is a black box in zaklad.v(64)
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-8007 ERROR: net 'trigger_address[11]' is constantly driven from multiple places in zaklad.v(378)
HDL-8007 ERROR: another driver from here in zaklad.v(489)
HDL-1007 : module 'fnirsi_1013D' remains a black box, due to errors in its contents in zaklad.v(64)
HDL-8007 ERROR: fnirsi_1013D is a black box in zaklad.v(64)
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-8007 ERROR: net 'trigger_address[11]' is constantly driven from multiple places in zaklad.v(380)
HDL-8007 ERROR: another driver from here in zaklad.v(491)
HDL-1007 : module 'fnirsi_1013D' remains a black box, due to errors in its contents in zaklad.v(64)
HDL-8007 ERROR: fnirsi_1013D is a black box in zaklad.v(64)
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-8007 ERROR: net 'trigger_read_address[11]' is constantly driven from multiple places in zaklad.v(383)
HDL-8007 ERROR: another driver from here in zaklad.v(483)
HDL-1007 : module 'fnirsi_1013D' remains a black box, due to errors in its contents in zaklad.v(64)
HDL-8007 ERROR: fnirsi_1013D is a black box in zaklad.v(64)
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 165 distributor mux.
SYN-1016 : Merged 275 instances.
SYN-1015 : Optimize round 1, 1089 better
SYN-1014 : Optimize round 2
SYN-1032 : 1149/454 useful/useless nets, 920/319 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 347 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          811
  #and                215
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 18
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ              50
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |432    |379    |73     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1016 : Merged 12 instances.
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 572 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 20 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 24 instances into 2 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1879/1 useful/useless nets, 1657/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 266 (4.06), #lev = 10 (2.72)
SYN-3001 : Mapper mapped 938 instances into 280 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 276 LUT to BLE ...
SYN-4008 : Packed 276 LUT and 44 SEQ to BLE.
SYN-4003 : Packing 290 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (290 nodes)...
SYN-4004 : #1: Packed 226 SEQ (1545 nodes)...
SYN-4004 : #2: Packed 276 SEQ (1399 nodes)...
SYN-4004 : #3: Packed 277 SEQ (736 nodes)...
SYN-4005 : Packed 277 SEQ with LUT/SLICE
SYN-4006 : 86 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 289/468 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  511   out of   8640    5.91%
#reg                  366   out of   8640    4.24%
#le                   522
  #lut only           156   out of    522   29.89%
  #reg only            11   out of    522    2.11%
  #lut&reg            355   out of    522   68.01%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |522   |511   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  2.822629s wall, 2.625000s user + 0.484375s system = 3.109375s CPU (110.2%)

RUN-1004 : used memory is 462 MB, reserved memory is 428 MB, peak memory is 642 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 131 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 59 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 344 instances
RUN-1001 : 131 mslices, 131 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 969 nets
RUN-1001 : 545 nets have 2 pins
RUN-1001 : 295 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 42 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 342 instances, 262 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3909, tnet num: 967, tinst num: 342, tnode num: 4836, tedge num: 6558.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 967 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.072703s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (129.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 167722
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963611
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1775): len = 142006, overlap = 36
PHY-3002 : Step(1776): len = 134205, overlap = 36
PHY-3002 : Step(1777): len = 124773, overlap = 36
PHY-3002 : Step(1778): len = 117456, overlap = 36
PHY-3002 : Step(1779): len = 109516, overlap = 36
PHY-3002 : Step(1780): len = 102710, overlap = 36
PHY-3002 : Step(1781): len = 95888.4, overlap = 36
PHY-3002 : Step(1782): len = 89999.8, overlap = 29.25
PHY-3002 : Step(1783): len = 83839.9, overlap = 29.25
PHY-3002 : Step(1784): len = 78789.8, overlap = 33.75
PHY-3002 : Step(1785): len = 73495.8, overlap = 33.75
PHY-3002 : Step(1786): len = 69266.8, overlap = 31.5
PHY-3002 : Step(1787): len = 64716.5, overlap = 31.5
PHY-3002 : Step(1788): len = 61119.6, overlap = 31.5
PHY-3002 : Step(1789): len = 57371.2, overlap = 36
PHY-3002 : Step(1790): len = 54244.9, overlap = 36
PHY-3002 : Step(1791): len = 51134.8, overlap = 36
PHY-3002 : Step(1792): len = 48613.6, overlap = 36
PHY-3002 : Step(1793): len = 46078.7, overlap = 36
PHY-3002 : Step(1794): len = 43876.8, overlap = 36
PHY-3002 : Step(1795): len = 41804, overlap = 36.25
PHY-3002 : Step(1796): len = 39800.7, overlap = 36.25
PHY-3002 : Step(1797): len = 38181.8, overlap = 36.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.77444e-06
PHY-3002 : Step(1798): len = 39028.7, overlap = 25.75
PHY-3002 : Step(1799): len = 38359.8, overlap = 28.5
PHY-3002 : Step(1800): len = 37584.6, overlap = 28.75
PHY-3002 : Step(1801): len = 36824.3, overlap = 33.25
PHY-3002 : Step(1802): len = 35711.4, overlap = 34.5
PHY-3002 : Step(1803): len = 34688.5, overlap = 35.25
PHY-3002 : Step(1804): len = 33817.4, overlap = 37.75
PHY-3002 : Step(1805): len = 32997, overlap = 39
PHY-3002 : Step(1806): len = 32217.6, overlap = 39.25
PHY-3002 : Step(1807): len = 31297.1, overlap = 39.5
PHY-3002 : Step(1808): len = 31011.6, overlap = 37.5
PHY-3002 : Step(1809): len = 30934.8, overlap = 36.75
PHY-3002 : Step(1810): len = 30659.4, overlap = 37
PHY-3002 : Step(1811): len = 30248.8, overlap = 38.75
PHY-3002 : Step(1812): len = 29884, overlap = 38.25
PHY-3002 : Step(1813): len = 29474.6, overlap = 37.5
PHY-3002 : Step(1814): len = 29236.6, overlap = 37.75
PHY-3002 : Step(1815): len = 28968.6, overlap = 38.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.54888e-06
PHY-3002 : Step(1816): len = 29518.8, overlap = 38.75
PHY-3002 : Step(1817): len = 29619, overlap = 38.25
PHY-3002 : Step(1818): len = 29688.7, overlap = 38.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.90978e-05
PHY-3002 : Step(1819): len = 30100.5, overlap = 36
PHY-3002 : Step(1820): len = 30631.9, overlap = 37.75
PHY-3002 : Step(1821): len = 31147.5, overlap = 32
PHY-3002 : Step(1822): len = 30880.6, overlap = 33.5
PHY-3002 : Step(1823): len = 30728.4, overlap = 28
PHY-3002 : Step(1824): len = 30652.9, overlap = 25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009307s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963611
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.49093e-07
PHY-3002 : Step(1825): len = 33829.7, overlap = 11.25
PHY-3002 : Step(1826): len = 33741.9, overlap = 11.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.49819e-06
PHY-3002 : Step(1827): len = 33648.9, overlap = 12
PHY-3002 : Step(1828): len = 33648.9, overlap = 12
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.99637e-06
PHY-3002 : Step(1829): len = 33665.3, overlap = 12
PHY-3002 : Step(1830): len = 33654.9, overlap = 11.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963611
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.33143e-06
PHY-3002 : Step(1831): len = 33596.4, overlap = 27
PHY-3002 : Step(1832): len = 33596.4, overlap = 27
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.00629e-05
PHY-3002 : Step(1833): len = 33802, overlap = 26
PHY-3002 : Step(1834): len = 34574.6, overlap = 24.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.01258e-05
PHY-3002 : Step(1835): len = 34475.4, overlap = 24.5
PHY-3002 : Step(1836): len = 34707.4, overlap = 25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.64346e-05
PHY-3002 : Step(1837): len = 34764.9, overlap = 24
PHY-3002 : Step(1838): len = 35796.3, overlap = 21.25
PHY-3002 : Step(1839): len = 36210.6, overlap = 20
PHY-3002 : Step(1840): len = 36358.6, overlap = 19
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.28692e-05
PHY-3002 : Step(1841): len = 36372.4, overlap = 18.25
PHY-3002 : Step(1842): len = 36309, overlap = 18.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000130786
PHY-3002 : Step(1843): len = 36688.2, overlap = 18.25
PHY-3002 : Step(1844): len = 36947.4, overlap = 18.75
PHY-3002 : Step(1845): len = 37574.8, overlap = 16.75
PHY-3002 : Step(1846): len = 37712.3, overlap = 17.5
PHY-3002 : Step(1847): len = 37526.5, overlap = 18.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000261572
PHY-3002 : Step(1848): len = 37637.9, overlap = 17.5
PHY-3002 : Step(1849): len = 37742.1, overlap = 16.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000479156
PHY-3002 : Step(1850): len = 38063.2, overlap = 14.75
PHY-3002 : Step(1851): len = 38220.6, overlap = 14.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.096094s wall, 0.046875s user + 0.125000s system = 0.171875s CPU (178.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963611
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000238431
PHY-3002 : Step(1852): len = 38250.7, overlap = 5.75
PHY-3002 : Step(1853): len = 37557.9, overlap = 13.25
PHY-3002 : Step(1854): len = 37402.2, overlap = 14.25
PHY-3002 : Step(1855): len = 37402.3, overlap = 15.5
PHY-3002 : Step(1856): len = 37360.2, overlap = 15.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000476862
PHY-3002 : Step(1857): len = 37463.1, overlap = 15
PHY-3002 : Step(1858): len = 37525.2, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000791408
PHY-3002 : Step(1859): len = 37621.1, overlap = 14.75
PHY-3002 : Step(1860): len = 37666.8, overlap = 14.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004295s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 38874.7, Over = 0
PHY-3001 : Spreading special nets. 1 out of 1330 tiles have overflows.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 39020.7, Over = 0
RUN-1003 : finish command "place" in  1.934805s wall, 2.750000s user + 2.546875s system = 5.296875s CPU (273.8%)

RUN-1004 : used memory is 462 MB, reserved memory is 428 MB, peak memory is 642 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 359 to 280
PHY-1001 : Pin misalignment score is improved from 280 to 275
PHY-1001 : Pin misalignment score is improved from 275 to 275
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 344 instances
RUN-1001 : 131 mslices, 131 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 969 nets
RUN-1001 : 545 nets have 2 pins
RUN-1001 : 295 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 42 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 76168, over cnt = 28(0%), over = 29, worst = 2
PHY-1002 : len = 76176, over cnt = 15(0%), over = 15, worst = 1
PHY-1002 : len = 76232, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 75624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.149266s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (104.7%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 202 to 59
PHY-1001 : End pin swap;  0.020919s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (224.1%)

PHY-1001 : End global routing;  0.456287s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (113.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.115021s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (108.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 140048, over cnt = 58(0%), over = 58, worst = 1
PHY-1001 : End Routed; 2.194476s wall, 2.078125s user + 0.796875s system = 2.875000s CPU (131.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 139504, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 1; 0.042833s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (145.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 139552, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 139552
PHY-1001 : End DR Iter 2; 0.012627s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (123.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.108995s wall, 3.000000s user + 0.906250s system = 3.906250s CPU (125.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.657699s wall, 3.562500s user + 0.984375s system = 4.546875s CPU (124.3%)

RUN-1004 : used memory is 462 MB, reserved memory is 428 MB, peak memory is 642 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  511   out of   8640    5.91%
#reg                  366   out of   8640    4.24%
#le                   522
  #lut only           156   out of    522   29.89%
  #reg only            11   out of    522    2.11%
  #lut&reg            355   out of    522   68.01%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3909, tnet num: 967, tinst num: 342, tnode num: 4836, tedge num: 6558.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 967 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 344
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 969, pip num: 9455
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 975 valid insts, and 25627 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.286359s wall, 7.812500s user + 0.359375s system = 8.171875s CPU (635.3%)

RUN-1004 : used memory is 592 MB, reserved memory is 559 MB, peak memory is 654 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 165 distributor mux.
SYN-1016 : Merged 279 instances.
SYN-1015 : Optimize round 1, 1093 better
SYN-1014 : Optimize round 2
SYN-1032 : 1150/459 useful/useless nets, 921/324 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 357 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          812
  #and                215
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 19
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ              50
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |433    |379    |73     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1016 : Merged 6 instances.
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 20 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 24 instances into 2 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1880/1 useful/useless nets, 1658/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 267 (4.09), #lev = 10 (2.67)
SYN-3001 : Mapper mapped 939 instances into 282 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 278 LUT to BLE ...
SYN-4008 : Packed 278 LUT and 44 SEQ to BLE.
SYN-4003 : Packing 290 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (290 nodes)...
SYN-4004 : #1: Packed 226 SEQ (1545 nodes)...
SYN-4004 : #2: Packed 276 SEQ (1399 nodes)...
SYN-4004 : #3: Packed 277 SEQ (745 nodes)...
SYN-4005 : Packed 277 SEQ with LUT/SLICE
SYN-4006 : 88 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 291/470 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  515   out of   8640    5.96%
#reg                  366   out of   8640    4.24%
#le                   526
  #lut only           160   out of    526   30.42%
  #reg only            11   out of    526    2.09%
  #lut&reg            355   out of    526   67.49%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |526   |515   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  2.896807s wall, 2.640625s user + 0.406250s system = 3.046875s CPU (105.2%)

RUN-1004 : used memory is 474 MB, reserved memory is 440 MB, peak memory is 654 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 131 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 60 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 346 instances
RUN-1001 : 132 mslices, 132 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 971 nets
RUN-1001 : 539 nets have 2 pins
RUN-1001 : 301 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 43 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 344 instances, 264 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3940, tnet num: 969, tinst num: 344, tnode num: 4876, tedge num: 6615.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 969 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.073830s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (148.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 173086
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963333
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1861): len = 133185, overlap = 36
PHY-3002 : Step(1862): len = 118279, overlap = 36
PHY-3002 : Step(1863): len = 111864, overlap = 36
PHY-3002 : Step(1864): len = 101659, overlap = 36
PHY-3002 : Step(1865): len = 95395.7, overlap = 33.75
PHY-3002 : Step(1866): len = 87428.6, overlap = 29.25
PHY-3002 : Step(1867): len = 82286.4, overlap = 29.25
PHY-3002 : Step(1868): len = 75914.7, overlap = 33.75
PHY-3002 : Step(1869): len = 71413.2, overlap = 33.75
PHY-3002 : Step(1870): len = 66435.8, overlap = 31.5
PHY-3002 : Step(1871): len = 62304.5, overlap = 36
PHY-3002 : Step(1872): len = 58449.5, overlap = 36
PHY-3002 : Step(1873): len = 54617.8, overlap = 36
PHY-3002 : Step(1874): len = 51453, overlap = 36
PHY-3002 : Step(1875): len = 48260.4, overlap = 36
PHY-3002 : Step(1876): len = 45705.1, overlap = 36
PHY-3002 : Step(1877): len = 42779.8, overlap = 36
PHY-3002 : Step(1878): len = 40596.8, overlap = 35
PHY-3002 : Step(1879): len = 38292.2, overlap = 30.75
PHY-3002 : Step(1880): len = 36583.3, overlap = 31.5
PHY-3002 : Step(1881): len = 34810.5, overlap = 35.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.29076e-06
PHY-3002 : Step(1882): len = 36181.6, overlap = 32
PHY-3002 : Step(1883): len = 35832.8, overlap = 27.75
PHY-3002 : Step(1884): len = 35025.3, overlap = 32.75
PHY-3002 : Step(1885): len = 34482.3, overlap = 35.5
PHY-3002 : Step(1886): len = 33624.7, overlap = 36
PHY-3002 : Step(1887): len = 32742.1, overlap = 41.75
PHY-3002 : Step(1888): len = 31781.2, overlap = 39
PHY-3002 : Step(1889): len = 30779.8, overlap = 38.5
PHY-3002 : Step(1890): len = 30283.1, overlap = 37.75
PHY-3002 : Step(1891): len = 29878.7, overlap = 31.5
PHY-3002 : Step(1892): len = 30027.2, overlap = 31
PHY-3002 : Step(1893): len = 29700.5, overlap = 31.25
PHY-3002 : Step(1894): len = 29441.5, overlap = 31
PHY-3002 : Step(1895): len = 29284.6, overlap = 31
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.05815e-05
PHY-3002 : Step(1896): len = 29787.2, overlap = 31.25
PHY-3002 : Step(1897): len = 29873.9, overlap = 33.5
PHY-3002 : Step(1898): len = 29930, overlap = 33.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.1163e-05
PHY-3002 : Step(1899): len = 30106.8, overlap = 31.25
PHY-3002 : Step(1900): len = 30264.2, overlap = 31.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006793s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963333
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.02704e-06
PHY-3002 : Step(1901): len = 32790.4, overlap = 13.5
PHY-3002 : Step(1902): len = 32513.7, overlap = 14.5
PHY-3002 : Step(1903): len = 32540.8, overlap = 14.75
PHY-3002 : Step(1904): len = 32421.9, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.05408e-06
PHY-3002 : Step(1905): len = 32323.7, overlap = 14.5
PHY-3002 : Step(1906): len = 32270.6, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.10816e-06
PHY-3002 : Step(1907): len = 32226, overlap = 14.25
PHY-3002 : Step(1908): len = 32226, overlap = 14.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963333
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.7465e-06
PHY-3002 : Step(1909): len = 32229.2, overlap = 29.5
PHY-3002 : Step(1910): len = 32636.4, overlap = 27.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.49301e-06
PHY-3002 : Step(1911): len = 32580.5, overlap = 27.25
PHY-3002 : Step(1912): len = 32572.8, overlap = 27.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.79448e-05
PHY-3002 : Step(1913): len = 33021.5, overlap = 25.5
PHY-3002 : Step(1914): len = 33531.2, overlap = 25
PHY-3002 : Step(1915): len = 34136.8, overlap = 23.25
PHY-3002 : Step(1916): len = 34263.1, overlap = 23
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.58896e-05
PHY-3002 : Step(1917): len = 34489, overlap = 23
PHY-3002 : Step(1918): len = 34760, overlap = 21.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026631s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963333
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000273318
PHY-3002 : Step(1919): len = 39721.3, overlap = 17.25
PHY-3002 : Step(1920): len = 38755.5, overlap = 17
PHY-3002 : Step(1921): len = 38315.2, overlap = 16.25
PHY-3002 : Step(1922): len = 38176.7, overlap = 17
PHY-3002 : Step(1923): len = 38040.9, overlap = 15
PHY-3002 : Step(1924): len = 37997.6, overlap = 15
PHY-3002 : Step(1925): len = 38007.5, overlap = 15.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000546636
PHY-3002 : Step(1926): len = 38352.6, overlap = 15.25
PHY-3002 : Step(1927): len = 38498.5, overlap = 16
PHY-3002 : Step(1928): len = 38432.2, overlap = 15.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00102381
PHY-3002 : Step(1929): len = 38722.3, overlap = 16.25
PHY-3002 : Step(1930): len = 39007.3, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004298s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 39274.1, Over = 0
PHY-3001 : Final: Len = 39274.1, Over = 0
RUN-1003 : finish command "place" in  1.581823s wall, 2.046875s user + 2.031250s system = 4.078125s CPU (257.8%)

RUN-1004 : used memory is 474 MB, reserved memory is 440 MB, peak memory is 654 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 362 to 287
PHY-1001 : Pin misalignment score is improved from 287 to 275
PHY-1001 : Pin misalignment score is improved from 275 to 274
PHY-1001 : Pin misalignment score is improved from 274 to 274
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 346 instances
RUN-1001 : 132 mslices, 132 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 971 nets
RUN-1001 : 539 nets have 2 pins
RUN-1001 : 301 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 43 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 82112, over cnt = 24(0%), over = 27, worst = 2
PHY-1002 : len = 82376, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 82008, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 82000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.158733s wall, 0.156250s user + 0.078125s system = 0.234375s CPU (147.7%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 220 to 54
PHY-1001 : End pin swap;  0.023893s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.4%)

PHY-1001 : End global routing;  0.476726s wall, 0.515625s user + 0.078125s system = 0.593750s CPU (124.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.110338s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (113.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 143912, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End Routed; 1.938618s wall, 1.578125s user + 0.906250s system = 2.484375s CPU (128.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 143448, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : End DR Iter 1; 0.033034s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (94.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 143208, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 2; 0.016473s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (94.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 143248, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 143248
PHY-1001 : End DR Iter 3; 0.014200s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (110.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.865723s wall, 2.468750s user + 0.968750s system = 3.437500s CPU (120.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.445162s wall, 3.062500s user + 1.093750s system = 4.156250s CPU (120.6%)

RUN-1004 : used memory is 476 MB, reserved memory is 442 MB, peak memory is 654 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  515   out of   8640    5.96%
#reg                  366   out of   8640    4.24%
#le                   526
  #lut only           160   out of    526   30.42%
  #reg only            11   out of    526    2.09%
  #lut&reg            355   out of    526   67.49%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3940, tnet num: 969, tinst num: 344, tnode num: 4876, tedge num: 6615.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 969 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 346
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 971, pip num: 9694
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 972 valid insts, and 26079 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.904063s wall, 9.937500s user + 0.593750s system = 10.531250s CPU (553.1%)

RUN-1004 : used memory is 597 MB, reserved memory is 564 MB, peak memory is 660 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 165 distributor mux.
SYN-1016 : Merged 279 instances.
SYN-1015 : Optimize round 1, 1093 better
SYN-1014 : Optimize round 2
SYN-1032 : 1150/459 useful/useless nets, 921/324 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 357 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          812
  #and                215
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 19
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ              50
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |433    |379    |73     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1016 : Merged 6 instances.
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 20 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 24 instances into 2 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1880/1 useful/useless nets, 1658/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 267 (4.09), #lev = 10 (2.67)
SYN-3001 : Mapper mapped 939 instances into 282 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 278 LUT to BLE ...
SYN-4008 : Packed 278 LUT and 44 SEQ to BLE.
SYN-4003 : Packing 290 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (290 nodes)...
SYN-4004 : #1: Packed 226 SEQ (1545 nodes)...
SYN-4004 : #2: Packed 276 SEQ (1398 nodes)...
SYN-4004 : #3: Packed 277 SEQ (745 nodes)...
SYN-4005 : Packed 277 SEQ with LUT/SLICE
SYN-4006 : 88 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 291/470 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  515   out of   8640    5.96%
#reg                  366   out of   8640    4.24%
#le                   527
  #lut only           161   out of    527   30.55%
  #reg only            12   out of    527    2.28%
  #lut&reg            354   out of    527   67.17%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |527   |515   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  2.847442s wall, 2.671875s user + 0.328125s system = 3.000000s CPU (105.4%)

RUN-1004 : used memory is 479 MB, reserved memory is 445 MB, peak memory is 660 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "o_1khz_calib_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net o_1khz_calib_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 131 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 43 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
SYN-4015 : Create BUFG instance for clk Net o_1khz_calib_pad to drive 16 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 347 instances
RUN-1001 : 132 mslices, 132 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 972 nets
RUN-1001 : 539 nets have 2 pins
RUN-1001 : 301 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 44 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 345 instances, 264 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3940, tnet num: 970, tinst num: 345, tnode num: 4874, tedge num: 6614.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 970 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.075046s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (145.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 170558
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963333
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1931): len = 150940, overlap = 36
PHY-3002 : Step(1932): len = 140526, overlap = 36
PHY-3002 : Step(1933): len = 131235, overlap = 36
PHY-3002 : Step(1934): len = 123068, overlap = 36
PHY-3002 : Step(1935): len = 114361, overlap = 36
PHY-3002 : Step(1936): len = 107311, overlap = 36
PHY-3002 : Step(1937): len = 99618.9, overlap = 29.25
PHY-3002 : Step(1938): len = 93457.6, overlap = 29.25
PHY-3002 : Step(1939): len = 86772.9, overlap = 33.75
PHY-3002 : Step(1940): len = 81581.4, overlap = 33.75
PHY-3002 : Step(1941): len = 75928.9, overlap = 31.5
PHY-3002 : Step(1942): len = 71193.2, overlap = 31.5
PHY-3002 : Step(1943): len = 66801.6, overlap = 36
PHY-3002 : Step(1944): len = 62450.7, overlap = 36
PHY-3002 : Step(1945): len = 58822.7, overlap = 36
PHY-3002 : Step(1946): len = 54803.9, overlap = 36
PHY-3002 : Step(1947): len = 51732.5, overlap = 36
PHY-3002 : Step(1948): len = 48135.1, overlap = 36
PHY-3002 : Step(1949): len = 45634.1, overlap = 36
PHY-3002 : Step(1950): len = 42358.5, overlap = 36
PHY-3002 : Step(1951): len = 40242.5, overlap = 35
PHY-3002 : Step(1952): len = 37844.2, overlap = 34.25
PHY-3002 : Step(1953): len = 36256.1, overlap = 35
PHY-3002 : Step(1954): len = 34272.3, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.07561e-06
PHY-3002 : Step(1955): len = 36009, overlap = 33.25
PHY-3002 : Step(1956): len = 36513, overlap = 38
PHY-3002 : Step(1957): len = 33302.2, overlap = 36.5
PHY-3002 : Step(1958): len = 32561.8, overlap = 37
PHY-3002 : Step(1959): len = 31696.3, overlap = 39.5
PHY-3002 : Step(1960): len = 31171.3, overlap = 39.75
PHY-3002 : Step(1961): len = 30574.1, overlap = 40.25
PHY-3002 : Step(1962): len = 29760.9, overlap = 41.5
PHY-3002 : Step(1963): len = 29718.3, overlap = 37.5
PHY-3002 : Step(1964): len = 29758.3, overlap = 34.75
PHY-3002 : Step(1965): len = 29313.4, overlap = 34.5
PHY-3002 : Step(1966): len = 29042.3, overlap = 32
PHY-3002 : Step(1967): len = 28698.8, overlap = 34.5
PHY-3002 : Step(1968): len = 28749.6, overlap = 34.25
PHY-3002 : Step(1969): len = 28918.9, overlap = 34.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.01512e-05
PHY-3002 : Step(1970): len = 29156.4, overlap = 34.75
PHY-3002 : Step(1971): len = 29208.9, overlap = 34.5
PHY-3002 : Step(1972): len = 29220.4, overlap = 32.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.03025e-05
PHY-3002 : Step(1973): len = 29794.3, overlap = 27.25
PHY-3002 : Step(1974): len = 30056.2, overlap = 26.75
PHY-3002 : Step(1975): len = 30340.5, overlap = 24
PHY-3002 : Step(1976): len = 30174.5, overlap = 25.75
PHY-3002 : Step(1977): len = 30082.8, overlap = 25.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005564s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963333
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.40305e-07
PHY-3002 : Step(1978): len = 34285.9, overlap = 15.25
PHY-3002 : Step(1979): len = 34269.2, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.88061e-06
PHY-3002 : Step(1980): len = 34177.6, overlap = 15
PHY-3002 : Step(1981): len = 34142.4, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.76122e-06
PHY-3002 : Step(1982): len = 34117.8, overlap = 15.25
PHY-3002 : Step(1983): len = 34096.6, overlap = 15.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963333
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.80044e-06
PHY-3002 : Step(1984): len = 34100.1, overlap = 27.25
PHY-3002 : Step(1985): len = 34189.9, overlap = 26
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.16009e-05
PHY-3002 : Step(1986): len = 34236.3, overlap = 25.75
PHY-3002 : Step(1987): len = 34382.2, overlap = 25.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.71682e-05
PHY-3002 : Step(1988): len = 34434.1, overlap = 25.25
PHY-3002 : Step(1989): len = 34759.5, overlap = 24.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.83352e-05
PHY-3002 : Step(1990): len = 34841.4, overlap = 24.25
PHY-3002 : Step(1991): len = 36083.3, overlap = 21.25
PHY-3002 : Step(1992): len = 36478.5, overlap = 22
PHY-3002 : Step(1993): len = 36591.2, overlap = 22.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.66703e-05
PHY-3002 : Step(1994): len = 36628, overlap = 23
PHY-3002 : Step(1995): len = 36725, overlap = 23.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000113148
PHY-3002 : Step(1996): len = 36954.5, overlap = 23
PHY-3002 : Step(1997): len = 37284.9, overlap = 21.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000184978
PHY-3002 : Step(1998): len = 37628.1, overlap = 20.75
PHY-3002 : Step(1999): len = 37868.2, overlap = 20.5
PHY-3002 : Step(2000): len = 38247, overlap = 18.75
PHY-3002 : Step(2001): len = 38385.6, overlap = 17.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.104379s wall, 0.171875s user + 0.125000s system = 0.296875s CPU (284.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963333
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000201892
PHY-3002 : Step(2002): len = 38834.6, overlap = 9.25
PHY-3002 : Step(2003): len = 38240.8, overlap = 13
PHY-3002 : Step(2004): len = 38084.9, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000378534
PHY-3002 : Step(2005): len = 38367, overlap = 13
PHY-3002 : Step(2006): len = 38431, overlap = 12.75
PHY-3002 : Step(2007): len = 38383.4, overlap = 12.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000757068
PHY-3002 : Step(2008): len = 38619.9, overlap = 12.5
PHY-3002 : Step(2009): len = 38619.9, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004473s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 39346.3, Over = 0
PHY-3001 : Spreading special nets. 4 out of 1330 tiles have overflows.
PHY-3001 : 4 instances has been re-located, deltaX = 3, deltaY = 0.
PHY-3001 : Final: Len = 39512.3, Over = 0
RUN-1003 : finish command "place" in  1.797109s wall, 2.406250s user + 2.406250s system = 4.812500s CPU (267.8%)

RUN-1004 : used memory is 479 MB, reserved memory is 445 MB, peak memory is 660 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 364 to 293
PHY-1001 : Pin misalignment score is improved from 293 to 281
PHY-1001 : Pin misalignment score is improved from 281 to 282
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 347 instances
RUN-1001 : 132 mslices, 132 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 972 nets
RUN-1001 : 539 nets have 2 pins
RUN-1001 : 301 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 44 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 85976, over cnt = 24(0%), over = 28, worst = 2
PHY-1002 : len = 86216, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 85808, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 85472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.154589s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (101.1%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 207 to 59
PHY-1001 : End pin swap;  0.021784s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.7%)

PHY-1001 : End global routing;  0.469506s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (99.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net o_1khz_calib_pad_gclk_net will be merged with clock o_1khz_calib_pad
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.196280s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (111.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 146840, over cnt = 56(0%), over = 56, worst = 1
PHY-1001 : End Routed; 2.275663s wall, 2.109375s user + 0.812500s system = 2.921875s CPU (128.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 146640, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 1; 0.038538s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (162.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 146448, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.014656s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (106.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 146448, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 146448
PHY-1001 : End DR Iter 3; 0.010392s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (300.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net o_1khz_calib_pad_gclk_net will be merged with clock o_1khz_calib_pad
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.272090s wall, 3.078125s user + 0.906250s system = 3.984375s CPU (121.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.834788s wall, 3.625000s user + 0.968750s system = 4.593750s CPU (119.8%)

RUN-1004 : used memory is 478 MB, reserved memory is 445 MB, peak memory is 660 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  515   out of   8640    5.96%
#reg                  366   out of   8640    4.24%
#le                   527
  #lut only           161   out of    527   30.55%
  #reg only            12   out of    527    2.28%
  #lut&reg            354   out of    527   67.17%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   4   out of     16   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3940, tnet num: 970, tinst num: 345, tnode num: 4874, tedge num: 6614.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net o_1khz_calib_pad_gclk_net will be merged with clock o_1khz_calib_pad
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 970 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 7, clk_num = 2.
TMR-5009 WARNING: There are(is) 5 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 347
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 972, pip num: 9592
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 959 valid insts, and 25779 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.269264s wall, 7.859375s user + 0.421875s system = 8.281250s CPU (652.4%)

RUN-1004 : used memory is 607 MB, reserved memory is 574 MB, peak memory is 669 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 160 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1076 better
SYN-1014 : Optimize round 2
SYN-1032 : 1145/447 useful/useless nets, 916/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          809
  #and                214
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ              50
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |430    |379    |73     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 20 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 24 instances into 2 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1869/1 useful/useless nets, 1647/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 269 (4.00), #lev = 9 (2.81)
SYN-3001 : Mapper mapped 928 instances into 284 LUTs, name keeping = 42%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 280 LUT to BLE ...
SYN-4008 : Packed 280 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 232 SEQ (1566 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1414 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 90 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 293/472 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  514   out of   8640    5.95%
#reg                  366   out of   8640    4.24%
#le                   518
  #lut only           152   out of    518   29.34%
  #reg only             4   out of    518    0.77%
  #lut&reg            362   out of    518   69.88%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |518   |514   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.749198s wall, 1.718750s user + 0.265625s system = 1.984375s CPU (113.4%)

RUN-1004 : used memory is 487 MB, reserved memory is 454 MB, peak memory is 669 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 129 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 63 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 342 instances
RUN-1001 : 130 mslices, 130 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 980 nets
RUN-1001 : 550 nets have 2 pins
RUN-1001 : 303 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 340 instances, 260 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3933, tnet num: 978, tinst num: 340, tnode num: 4873, tedge num: 6581.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 978 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.069899s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (111.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 166532
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2010): len = 145158, overlap = 36
PHY-3002 : Step(2011): len = 137218, overlap = 36
PHY-3002 : Step(2012): len = 129325, overlap = 36
PHY-3002 : Step(2013): len = 121802, overlap = 36
PHY-3002 : Step(2014): len = 114786, overlap = 36
PHY-3002 : Step(2015): len = 107692, overlap = 36
PHY-3002 : Step(2016): len = 101450, overlap = 36
PHY-3002 : Step(2017): len = 94659.4, overlap = 29.25
PHY-3002 : Step(2018): len = 89125.9, overlap = 29.25
PHY-3002 : Step(2019): len = 83128.5, overlap = 33.75
PHY-3002 : Step(2020): len = 77948.3, overlap = 33.75
PHY-3002 : Step(2021): len = 73146.6, overlap = 33.75
PHY-3002 : Step(2022): len = 68370.1, overlap = 36
PHY-3002 : Step(2023): len = 64372.7, overlap = 36
PHY-3002 : Step(2024): len = 60403.1, overlap = 36
PHY-3002 : Step(2025): len = 57169, overlap = 36
PHY-3002 : Step(2026): len = 53626.4, overlap = 36
PHY-3002 : Step(2027): len = 50959.7, overlap = 36
PHY-3002 : Step(2028): len = 47706.1, overlap = 36
PHY-3002 : Step(2029): len = 45415.5, overlap = 36
PHY-3002 : Step(2030): len = 42754.8, overlap = 36.25
PHY-3002 : Step(2031): len = 40826.6, overlap = 34
PHY-3002 : Step(2032): len = 38712.6, overlap = 29.75
PHY-3002 : Step(2033): len = 37064.7, overlap = 31
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.90306e-06
PHY-3002 : Step(2034): len = 37903.1, overlap = 30.5
PHY-3002 : Step(2035): len = 37210.7, overlap = 35.25
PHY-3002 : Step(2036): len = 37037.6, overlap = 35.25
PHY-3002 : Step(2037): len = 36479.5, overlap = 35.75
PHY-3002 : Step(2038): len = 35407.7, overlap = 35.25
PHY-3002 : Step(2039): len = 34066.7, overlap = 36.5
PHY-3002 : Step(2040): len = 32629.4, overlap = 36.25
PHY-3002 : Step(2041): len = 31640.3, overlap = 36.5
PHY-3002 : Step(2042): len = 30329.2, overlap = 37.25
PHY-3002 : Step(2043): len = 30005.5, overlap = 30.5
PHY-3002 : Step(2044): len = 29488.1, overlap = 33.25
PHY-3002 : Step(2045): len = 28979.4, overlap = 32.5
PHY-3002 : Step(2046): len = 28720.2, overlap = 33.75
PHY-3002 : Step(2047): len = 28699.7, overlap = 35.25
PHY-3002 : Step(2048): len = 28544.3, overlap = 35.25
PHY-3002 : Step(2049): len = 28156.5, overlap = 38.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.80612e-06
PHY-3002 : Step(2050): len = 28737.6, overlap = 33.75
PHY-3002 : Step(2051): len = 28844.2, overlap = 33.75
PHY-3002 : Step(2052): len = 28912.6, overlap = 31.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.96122e-05
PHY-3002 : Step(2053): len = 29403.1, overlap = 29.25
PHY-3002 : Step(2054): len = 29728.6, overlap = 29.25
PHY-3002 : Step(2055): len = 30239.8, overlap = 24.25
PHY-3002 : Step(2056): len = 29963.6, overlap = 26
PHY-3002 : Step(2057): len = 29789.1, overlap = 30.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008115s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (385.1%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.0055e-06
PHY-3002 : Step(2058): len = 31830.4, overlap = 16.25
PHY-3002 : Step(2059): len = 31417.3, overlap = 17.25
PHY-3002 : Step(2060): len = 31390.4, overlap = 16.75
PHY-3002 : Step(2061): len = 31214.8, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.01101e-06
PHY-3002 : Step(2062): len = 31206.6, overlap = 16.75
PHY-3002 : Step(2063): len = 31194.5, overlap = 16.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.02201e-06
PHY-3002 : Step(2064): len = 31160.2, overlap = 16.75
PHY-3002 : Step(2065): len = 31162.1, overlap = 16.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.12864e-06
PHY-3002 : Step(2066): len = 31199.7, overlap = 30.25
PHY-3002 : Step(2067): len = 31379.8, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.25727e-06
PHY-3002 : Step(2068): len = 31356.6, overlap = 28.75
PHY-3002 : Step(2069): len = 31388.8, overlap = 28.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.13406e-05
PHY-3002 : Step(2070): len = 31456.5, overlap = 28.5
PHY-3002 : Step(2071): len = 32427.7, overlap = 25.75
PHY-3002 : Step(2072): len = 32560.7, overlap = 25.75
PHY-3002 : Step(2073): len = 32598.8, overlap = 25.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.26811e-05
PHY-3002 : Step(2074): len = 32612.9, overlap = 24.25
PHY-3002 : Step(2075): len = 32791.7, overlap = 24.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.20122e-05
PHY-3002 : Step(2076): len = 32839.2, overlap = 24
PHY-3002 : Step(2077): len = 33513.8, overlap = 23
PHY-3002 : Step(2078): len = 34041.3, overlap = 21.75
PHY-3002 : Step(2079): len = 34595.2, overlap = 20.25
PHY-3002 : Step(2080): len = 34781.8, overlap = 20.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.056131s wall, 0.046875s user + 0.062500s system = 0.109375s CPU (194.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000201605
PHY-3002 : Step(2081): len = 36209.2, overlap = 13
PHY-3002 : Step(2082): len = 35749.3, overlap = 17.25
PHY-3002 : Step(2083): len = 35726.6, overlap = 16.25
PHY-3002 : Step(2084): len = 35718.3, overlap = 16.75
PHY-3002 : Step(2085): len = 35565.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00040321
PHY-3002 : Step(2086): len = 35820.2, overlap = 16
PHY-3002 : Step(2087): len = 36023.2, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000747381
PHY-3002 : Step(2088): len = 36166.1, overlap = 16.5
PHY-3002 : Step(2089): len = 36514.9, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004472s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 37200.6, Over = 0
PHY-3001 : Spreading special nets. 4 out of 1330 tiles have overflows.
PHY-3001 : 5 instances has been re-located, deltaX = 8, deltaY = 6.
PHY-3001 : Final: Len = 37438.6, Over = 0
RUN-1003 : finish command "place" in  1.789708s wall, 1.921875s user + 2.406250s system = 4.328125s CPU (241.8%)

RUN-1004 : used memory is 488 MB, reserved memory is 454 MB, peak memory is 669 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 352 to 276
PHY-1001 : Pin misalignment score is improved from 276 to 267
PHY-1001 : Pin misalignment score is improved from 267 to 265
PHY-1001 : Pin misalignment score is improved from 265 to 265
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 342 instances
RUN-1001 : 130 mslices, 130 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 980 nets
RUN-1001 : 550 nets have 2 pins
RUN-1001 : 303 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 77336, over cnt = 45(0%), over = 57, worst = 2
PHY-1002 : len = 77416, over cnt = 29(0%), over = 38, worst = 2
PHY-1002 : len = 77408, over cnt = 15(0%), over = 21, worst = 2
PHY-1002 : len = 74896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.170335s wall, 0.171875s user + 0.125000s system = 0.296875s CPU (174.3%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 229 to 59
PHY-1001 : End pin swap;  0.023980s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.2%)

PHY-1001 : End global routing;  0.506053s wall, 0.484375s user + 0.140625s system = 0.625000s CPU (123.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.100611s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (93.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 143656, over cnt = 45(0%), over = 45, worst = 1
PHY-1001 : End Routed; 1.737494s wall, 1.640625s user + 0.875000s system = 2.515625s CPU (144.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 143080, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 1; 0.040484s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (154.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 143136, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.014736s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (106.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 143192, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 143192
PHY-1001 : End DR Iter 3; 0.013398s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (116.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.650272s wall, 2.515625s user + 1.015625s system = 3.531250s CPU (133.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.260048s wall, 3.140625s user + 1.203125s system = 4.343750s CPU (133.2%)

RUN-1004 : used memory is 488 MB, reserved memory is 454 MB, peak memory is 669 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  514   out of   8640    5.95%
#reg                  366   out of   8640    4.24%
#le                   518
  #lut only           152   out of    518   29.34%
  #reg only             4   out of    518    0.77%
  #lut&reg            362   out of    518   69.88%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3933, tnet num: 978, tinst num: 340, tnode num: 4873, tedge num: 6581.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 978 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 342
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 980, pip num: 9544
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 957 valid insts, and 25651 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.406554s wall, 8.234375s user + 0.203125s system = 8.437500s CPU (599.9%)

RUN-1004 : used memory is 608 MB, reserved memory is 575 MB, peak memory is 672 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 160 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1076 better
SYN-1014 : Optimize round 2
SYN-1032 : 1145/447 useful/useless nets, 916/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          809
  #and                214
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ              50
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |430    |379    |73     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 20 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 24 instances into 2 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1869/1 useful/useless nets, 1647/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 269 (4.00), #lev = 9 (2.81)
SYN-3001 : Mapper mapped 928 instances into 284 LUTs, name keeping = 42%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 280 LUT to BLE ...
SYN-4008 : Packed 280 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 232 SEQ (1566 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1414 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 90 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 293/472 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  514   out of   8640    5.95%
#reg                  366   out of   8640    4.24%
#le                   518
  #lut only           152   out of    518   29.34%
  #reg only             4   out of    518    0.77%
  #lut&reg            362   out of    518   69.88%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |518   |514   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  2.108564s wall, 1.718750s user + 0.187500s system = 1.906250s CPU (90.4%)

RUN-1004 : used memory is 490 MB, reserved memory is 456 MB, peak memory is 672 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 129 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 63 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 342 instances
RUN-1001 : 130 mslices, 130 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 980 nets
RUN-1001 : 550 nets have 2 pins
RUN-1001 : 303 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 340 instances, 260 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3933, tnet num: 978, tinst num: 340, tnode num: 4873, tedge num: 6581.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 978 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.069569s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (89.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 166532
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2090): len = 145158, overlap = 36
PHY-3002 : Step(2091): len = 137218, overlap = 36
PHY-3002 : Step(2092): len = 129325, overlap = 36
PHY-3002 : Step(2093): len = 121802, overlap = 36
PHY-3002 : Step(2094): len = 114786, overlap = 36
PHY-3002 : Step(2095): len = 107692, overlap = 36
PHY-3002 : Step(2096): len = 101450, overlap = 36
PHY-3002 : Step(2097): len = 94659.4, overlap = 29.25
PHY-3002 : Step(2098): len = 89125.9, overlap = 29.25
PHY-3002 : Step(2099): len = 83128.5, overlap = 33.75
PHY-3002 : Step(2100): len = 77948.3, overlap = 33.75
PHY-3002 : Step(2101): len = 73146.6, overlap = 33.75
PHY-3002 : Step(2102): len = 68370.1, overlap = 36
PHY-3002 : Step(2103): len = 64372.7, overlap = 36
PHY-3002 : Step(2104): len = 60403.1, overlap = 36
PHY-3002 : Step(2105): len = 57169, overlap = 36
PHY-3002 : Step(2106): len = 53626.4, overlap = 36
PHY-3002 : Step(2107): len = 50959.7, overlap = 36
PHY-3002 : Step(2108): len = 47706.1, overlap = 36
PHY-3002 : Step(2109): len = 45415.5, overlap = 36
PHY-3002 : Step(2110): len = 42754.8, overlap = 36.25
PHY-3002 : Step(2111): len = 40826.6, overlap = 34
PHY-3002 : Step(2112): len = 38712.6, overlap = 29.75
PHY-3002 : Step(2113): len = 37064.7, overlap = 31
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.90306e-06
PHY-3002 : Step(2114): len = 37903.1, overlap = 30.5
PHY-3002 : Step(2115): len = 37210.7, overlap = 35.25
PHY-3002 : Step(2116): len = 37037.6, overlap = 35.25
PHY-3002 : Step(2117): len = 36479.5, overlap = 35.75
PHY-3002 : Step(2118): len = 35407.7, overlap = 35.25
PHY-3002 : Step(2119): len = 34066.7, overlap = 36.5
PHY-3002 : Step(2120): len = 32629.4, overlap = 36.25
PHY-3002 : Step(2121): len = 31640.3, overlap = 36.5
PHY-3002 : Step(2122): len = 30329.2, overlap = 37.25
PHY-3002 : Step(2123): len = 30005.5, overlap = 30.5
PHY-3002 : Step(2124): len = 29488.1, overlap = 33.25
PHY-3002 : Step(2125): len = 28979.4, overlap = 32.5
PHY-3002 : Step(2126): len = 28720.2, overlap = 33.75
PHY-3002 : Step(2127): len = 28699.7, overlap = 35.25
PHY-3002 : Step(2128): len = 28544.3, overlap = 35.25
PHY-3002 : Step(2129): len = 28156.5, overlap = 38.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.80612e-06
PHY-3002 : Step(2130): len = 28737.6, overlap = 33.75
PHY-3002 : Step(2131): len = 28844.2, overlap = 33.75
PHY-3002 : Step(2132): len = 28912.6, overlap = 31.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.96122e-05
PHY-3002 : Step(2133): len = 29403.1, overlap = 29.25
PHY-3002 : Step(2134): len = 29728.6, overlap = 29.25
PHY-3002 : Step(2135): len = 30239.8, overlap = 24.25
PHY-3002 : Step(2136): len = 29963.6, overlap = 26
PHY-3002 : Step(2137): len = 29789.1, overlap = 30.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008133s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (192.1%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.0055e-06
PHY-3002 : Step(2138): len = 31830.4, overlap = 16.25
PHY-3002 : Step(2139): len = 31417.3, overlap = 17.25
PHY-3002 : Step(2140): len = 31390.4, overlap = 16.75
PHY-3002 : Step(2141): len = 31214.8, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.01101e-06
PHY-3002 : Step(2142): len = 31206.6, overlap = 16.75
PHY-3002 : Step(2143): len = 31194.5, overlap = 16.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.02201e-06
PHY-3002 : Step(2144): len = 31160.2, overlap = 16.75
PHY-3002 : Step(2145): len = 31162.1, overlap = 16.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.12864e-06
PHY-3002 : Step(2146): len = 31199.7, overlap = 30.25
PHY-3002 : Step(2147): len = 31379.8, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.25727e-06
PHY-3002 : Step(2148): len = 31356.6, overlap = 28.75
PHY-3002 : Step(2149): len = 31388.8, overlap = 28.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.13406e-05
PHY-3002 : Step(2150): len = 31456.5, overlap = 28.5
PHY-3002 : Step(2151): len = 32427.7, overlap = 25.75
PHY-3002 : Step(2152): len = 32560.7, overlap = 25.75
PHY-3002 : Step(2153): len = 32598.8, overlap = 25.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.26811e-05
PHY-3002 : Step(2154): len = 32612.9, overlap = 24.25
PHY-3002 : Step(2155): len = 32791.7, overlap = 24.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.20122e-05
PHY-3002 : Step(2156): len = 32839.2, overlap = 24
PHY-3002 : Step(2157): len = 33513.8, overlap = 23
PHY-3002 : Step(2158): len = 34041.3, overlap = 21.75
PHY-3002 : Step(2159): len = 34595.2, overlap = 20.25
PHY-3002 : Step(2160): len = 34781.8, overlap = 20.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.055822s wall, 0.031250s user + 0.109375s system = 0.140625s CPU (251.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000201605
PHY-3002 : Step(2161): len = 36209.2, overlap = 13
PHY-3002 : Step(2162): len = 35749.3, overlap = 17.25
PHY-3002 : Step(2163): len = 35726.6, overlap = 16.25
PHY-3002 : Step(2164): len = 35718.3, overlap = 16.75
PHY-3002 : Step(2165): len = 35565.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00040321
PHY-3002 : Step(2166): len = 35820.2, overlap = 16
PHY-3002 : Step(2167): len = 36023.2, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000747381
PHY-3002 : Step(2168): len = 36166.1, overlap = 16.5
PHY-3002 : Step(2169): len = 36514.9, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004727s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 37200.6, Over = 0
PHY-3001 : Spreading special nets. 4 out of 1330 tiles have overflows.
PHY-3001 : 5 instances has been re-located, deltaX = 8, deltaY = 6.
PHY-3001 : Final: Len = 37438.6, Over = 0
RUN-1003 : finish command "place" in  1.803118s wall, 2.265625s user + 2.000000s system = 4.265625s CPU (236.6%)

RUN-1004 : used memory is 490 MB, reserved memory is 456 MB, peak memory is 672 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 352 to 276
PHY-1001 : Pin misalignment score is improved from 276 to 267
PHY-1001 : Pin misalignment score is improved from 267 to 265
PHY-1001 : Pin misalignment score is improved from 265 to 265
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 342 instances
RUN-1001 : 130 mslices, 130 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 980 nets
RUN-1001 : 550 nets have 2 pins
RUN-1001 : 303 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 77336, over cnt = 45(0%), over = 57, worst = 2
PHY-1002 : len = 77416, over cnt = 29(0%), over = 38, worst = 2
PHY-1002 : len = 77408, over cnt = 15(0%), over = 21, worst = 2
PHY-1002 : len = 74896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.161381s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (116.2%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 229 to 59
PHY-1001 : End pin swap;  0.024324s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (128.5%)

PHY-1001 : End global routing;  0.521301s wall, 0.500000s user + 0.046875s system = 0.546875s CPU (104.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.084593s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (92.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 143656, over cnt = 45(0%), over = 45, worst = 1
PHY-1001 : End Routed; 1.849471s wall, 1.453125s user + 0.953125s system = 2.406250s CPU (130.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 143080, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 1; 0.039168s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (119.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 143136, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.014787s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (317.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 143192, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 143192
PHY-1001 : End DR Iter 3; 0.011381s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.752925s wall, 2.375000s user + 1.031250s system = 3.406250s CPU (123.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.380056s wall, 3.015625s user + 1.125000s system = 4.140625s CPU (122.5%)

RUN-1004 : used memory is 489 MB, reserved memory is 456 MB, peak memory is 672 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  514   out of   8640    5.95%
#reg                  366   out of   8640    4.24%
#le                   518
  #lut only           152   out of    518   29.34%
  #reg only             4   out of    518    0.77%
  #lut&reg            362   out of    518   69.88%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3933, tnet num: 978, tinst num: 340, tnode num: 4873, tedge num: 6581.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 978 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 342
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 980, pip num: 9544
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 957 valid insts, and 25651 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.410107s wall, 8.468750s user + 0.421875s system = 8.890625s CPU (630.5%)

RUN-1004 : used memory is 613 MB, reserved memory is 580 MB, peak memory is 674 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 160 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1076 better
SYN-1014 : Optimize round 2
SYN-1032 : 1145/447 useful/useless nets, 916/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          809
  #and                214
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ              50
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |430    |379    |73     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 20 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 24 instances into 2 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1869/1 useful/useless nets, 1647/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 269 (4.00), #lev = 9 (2.81)
SYN-3001 : Mapper mapped 928 instances into 284 LUTs, name keeping = 42%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 280 LUT to BLE ...
SYN-4008 : Packed 280 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 232 SEQ (1566 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1414 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 90 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 293/472 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  514   out of   8640    5.95%
#reg                  366   out of   8640    4.24%
#le                   518
  #lut only           152   out of    518   29.34%
  #reg only             4   out of    518    0.77%
  #lut&reg            362   out of    518   69.88%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |518   |514   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.772501s wall, 1.625000s user + 0.312500s system = 1.937500s CPU (109.3%)

RUN-1004 : used memory is 496 MB, reserved memory is 463 MB, peak memory is 674 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 129 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 63 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 342 instances
RUN-1001 : 130 mslices, 130 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 980 nets
RUN-1001 : 550 nets have 2 pins
RUN-1001 : 303 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 340 instances, 260 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3933, tnet num: 978, tinst num: 340, tnode num: 4873, tedge num: 6581.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 978 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.074943s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (125.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 166532
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2170): len = 145158, overlap = 36
PHY-3002 : Step(2171): len = 137218, overlap = 36
PHY-3002 : Step(2172): len = 129325, overlap = 36
PHY-3002 : Step(2173): len = 121802, overlap = 36
PHY-3002 : Step(2174): len = 114786, overlap = 36
PHY-3002 : Step(2175): len = 107692, overlap = 36
PHY-3002 : Step(2176): len = 101450, overlap = 36
PHY-3002 : Step(2177): len = 94659.4, overlap = 29.25
PHY-3002 : Step(2178): len = 89125.9, overlap = 29.25
PHY-3002 : Step(2179): len = 83128.5, overlap = 33.75
PHY-3002 : Step(2180): len = 77948.3, overlap = 33.75
PHY-3002 : Step(2181): len = 73146.6, overlap = 33.75
PHY-3002 : Step(2182): len = 68370.1, overlap = 36
PHY-3002 : Step(2183): len = 64372.7, overlap = 36
PHY-3002 : Step(2184): len = 60403.1, overlap = 36
PHY-3002 : Step(2185): len = 57169, overlap = 36
PHY-3002 : Step(2186): len = 53626.4, overlap = 36
PHY-3002 : Step(2187): len = 50959.7, overlap = 36
PHY-3002 : Step(2188): len = 47706.1, overlap = 36
PHY-3002 : Step(2189): len = 45415.5, overlap = 36
PHY-3002 : Step(2190): len = 42754.8, overlap = 36.25
PHY-3002 : Step(2191): len = 40826.6, overlap = 34
PHY-3002 : Step(2192): len = 38712.6, overlap = 29.75
PHY-3002 : Step(2193): len = 37064.7, overlap = 31
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.90306e-06
PHY-3002 : Step(2194): len = 37903.1, overlap = 30.5
PHY-3002 : Step(2195): len = 37210.7, overlap = 35.25
PHY-3002 : Step(2196): len = 37037.6, overlap = 35.25
PHY-3002 : Step(2197): len = 36479.5, overlap = 35.75
PHY-3002 : Step(2198): len = 35407.7, overlap = 35.25
PHY-3002 : Step(2199): len = 34066.7, overlap = 36.5
PHY-3002 : Step(2200): len = 32629.4, overlap = 36.25
PHY-3002 : Step(2201): len = 31640.3, overlap = 36.5
PHY-3002 : Step(2202): len = 30329.2, overlap = 37.25
PHY-3002 : Step(2203): len = 30005.5, overlap = 30.5
PHY-3002 : Step(2204): len = 29488.1, overlap = 33.25
PHY-3002 : Step(2205): len = 28979.4, overlap = 32.5
PHY-3002 : Step(2206): len = 28720.2, overlap = 33.75
PHY-3002 : Step(2207): len = 28699.7, overlap = 35.25
PHY-3002 : Step(2208): len = 28544.3, overlap = 35.25
PHY-3002 : Step(2209): len = 28156.5, overlap = 38.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.80612e-06
PHY-3002 : Step(2210): len = 28737.6, overlap = 33.75
PHY-3002 : Step(2211): len = 28844.2, overlap = 33.75
PHY-3002 : Step(2212): len = 28912.6, overlap = 31.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.96122e-05
PHY-3002 : Step(2213): len = 29403.1, overlap = 29.25
PHY-3002 : Step(2214): len = 29728.6, overlap = 29.25
PHY-3002 : Step(2215): len = 30239.8, overlap = 24.25
PHY-3002 : Step(2216): len = 29963.6, overlap = 26
PHY-3002 : Step(2217): len = 29789.1, overlap = 30.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008344s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.0055e-06
PHY-3002 : Step(2218): len = 31830.4, overlap = 16.25
PHY-3002 : Step(2219): len = 31417.3, overlap = 17.25
PHY-3002 : Step(2220): len = 31390.4, overlap = 16.75
PHY-3002 : Step(2221): len = 31214.8, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.01101e-06
PHY-3002 : Step(2222): len = 31206.6, overlap = 16.75
PHY-3002 : Step(2223): len = 31194.5, overlap = 16.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.02201e-06
PHY-3002 : Step(2224): len = 31160.2, overlap = 16.75
PHY-3002 : Step(2225): len = 31162.1, overlap = 16.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.12864e-06
PHY-3002 : Step(2226): len = 31199.7, overlap = 30.25
PHY-3002 : Step(2227): len = 31379.8, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.25727e-06
PHY-3002 : Step(2228): len = 31356.6, overlap = 28.75
PHY-3002 : Step(2229): len = 31388.8, overlap = 28.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.13406e-05
PHY-3002 : Step(2230): len = 31456.5, overlap = 28.5
PHY-3002 : Step(2231): len = 32427.7, overlap = 25.75
PHY-3002 : Step(2232): len = 32560.7, overlap = 25.75
PHY-3002 : Step(2233): len = 32598.8, overlap = 25.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.26811e-05
PHY-3002 : Step(2234): len = 32612.9, overlap = 24.25
PHY-3002 : Step(2235): len = 32791.7, overlap = 24.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.20122e-05
PHY-3002 : Step(2236): len = 32839.2, overlap = 24
PHY-3002 : Step(2237): len = 33513.8, overlap = 23
PHY-3002 : Step(2238): len = 34041.3, overlap = 21.75
PHY-3002 : Step(2239): len = 34595.2, overlap = 20.25
PHY-3002 : Step(2240): len = 34781.8, overlap = 20.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.055377s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (253.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963889
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000201605
PHY-3002 : Step(2241): len = 36209.2, overlap = 13
PHY-3002 : Step(2242): len = 35749.3, overlap = 17.25
PHY-3002 : Step(2243): len = 35726.6, overlap = 16.25
PHY-3002 : Step(2244): len = 35718.3, overlap = 16.75
PHY-3002 : Step(2245): len = 35565.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00040321
PHY-3002 : Step(2246): len = 35820.2, overlap = 16
PHY-3002 : Step(2247): len = 36023.2, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000747381
PHY-3002 : Step(2248): len = 36166.1, overlap = 16.5
PHY-3002 : Step(2249): len = 36514.9, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004382s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 37200.6, Over = 0
PHY-3001 : Spreading special nets. 4 out of 1330 tiles have overflows.
PHY-3001 : 5 instances has been re-located, deltaX = 8, deltaY = 6.
PHY-3001 : Final: Len = 37438.6, Over = 0
RUN-1003 : finish command "place" in  1.782891s wall, 2.421875s user + 2.218750s system = 4.640625s CPU (260.3%)

RUN-1004 : used memory is 496 MB, reserved memory is 463 MB, peak memory is 674 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 352 to 276
PHY-1001 : Pin misalignment score is improved from 276 to 267
PHY-1001 : Pin misalignment score is improved from 267 to 265
PHY-1001 : Pin misalignment score is improved from 265 to 265
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 342 instances
RUN-1001 : 130 mslices, 130 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 980 nets
RUN-1001 : 550 nets have 2 pins
RUN-1001 : 303 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 77336, over cnt = 45(0%), over = 57, worst = 2
PHY-1002 : len = 77416, over cnt = 29(0%), over = 38, worst = 2
PHY-1002 : len = 77408, over cnt = 15(0%), over = 21, worst = 2
PHY-1002 : len = 74896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.166798s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.0%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 229 to 59
PHY-1001 : End pin swap;  0.023837s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (131.1%)

PHY-1001 : End global routing;  0.490347s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (105.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.082128s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (95.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 143656, over cnt = 45(0%), over = 45, worst = 1
PHY-1001 : End Routed; 1.757467s wall, 1.296875s user + 0.921875s system = 2.218750s CPU (126.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 143080, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 1; 0.040643s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (153.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 143136, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.015496s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (201.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 143192, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 143192
PHY-1001 : End DR Iter 3; 0.011621s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (268.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.655299s wall, 2.218750s user + 1.046875s system = 3.265625s CPU (123.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.248781s wall, 2.859375s user + 1.093750s system = 3.953125s CPU (121.7%)

RUN-1004 : used memory is 496 MB, reserved memory is 463 MB, peak memory is 674 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  514   out of   8640    5.95%
#reg                  366   out of   8640    4.24%
#le                   518
  #lut only           152   out of    518   29.34%
  #reg only             4   out of    518    0.77%
  #lut&reg            362   out of    518   69.88%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3933, tnet num: 978, tinst num: 340, tnode num: 4873, tedge num: 6581.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 978 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 342
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 980, pip num: 9544
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 957 valid insts, and 25651 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.285971s wall, 8.203125s user + 0.359375s system = 8.562500s CPU (665.8%)

RUN-1004 : used memory is 622 MB, reserved memory is 589 MB, peak memory is 683 MB
