\hypertarget{structALT__I2C__MASTER__CONFIG__s}{}\section{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s Struct Reference}
\label{structALT__I2C__MASTER__CONFIG__s}\index{ALT\_I2C\_MASTER\_CONFIG\_s@{ALT\_I2C\_MASTER\_CONFIG\_s}}


{\ttfamily \#include $<$alt\+\_\+i2c.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__ALT__I2C_gacaf56449440abffe69a7941f24f9bf5b}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+A\+D\+D\+R\+\_\+\+M\+O\+D\+E\+\_\+t}} \mbox{\hyperlink{structALT__I2C__MASTER__CONFIG__s_a921c0ba4fc75b0cf621075eb419a20d1}{addr\+\_\+mode}}
\item 
bool \mbox{\hyperlink{structALT__I2C__MASTER__CONFIG__s_ae1dcf3ffffc1274129e15d18d2093a43}{restart\+\_\+enable}}
\item 
\mbox{\hyperlink{group__ALT__I2C_ga1601b0e27fb2a82170d10b4f6bdedbf6}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+P\+E\+E\+D\+\_\+t}} \mbox{\hyperlink{structALT__I2C__MASTER__CONFIG__s_a4f335cf08b9832cf923796860f09bd05}{speed\+\_\+mode}}
\item 
uint16\+\_\+t \mbox{\hyperlink{structALT__I2C__MASTER__CONFIG__s_a2c2147d744d76fa6df10232eecb097fa}{ss\+\_\+scl\+\_\+hcnt}}
\item 
uint16\+\_\+t \mbox{\hyperlink{structALT__I2C__MASTER__CONFIG__s_a42a8443ec6e4f7524c0cc6b5c58d676e}{ss\+\_\+scl\+\_\+lcnt}}
\item 
uint16\+\_\+t \mbox{\hyperlink{structALT__I2C__MASTER__CONFIG__s_a58f4621200f41b649d45bb5fbd9ae8ca}{fs\+\_\+scl\+\_\+hcnt}}
\item 
uint16\+\_\+t \mbox{\hyperlink{structALT__I2C__MASTER__CONFIG__s_ae9010068db86d57b4c0b1a6159753c57}{fs\+\_\+scl\+\_\+lcnt}}
\item 
uint8\+\_\+t \mbox{\hyperlink{structALT__I2C__MASTER__CONFIG__s_aa453abc962f00a779d23150799c9be9d}{fs\+\_\+spklen}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
This type defines a structure for configuration of the S\+CL high and low counts to ensure proper I/O timing with the device interface.

The S\+CL count values are only relevant if the I2C controller is enabled to as an I2C master. The S\+CL count values are ignored when the I2C controller is enabled as an I2C slave.

See\+: Clock Frequency Configuration section of {\itshape Chapter 20. I2C Controller} in the {\itshape Cyclone V Device Handbook Volume 3\+: Hard Processor System Technical Reference Manual} for a complete discussion of calculation of the proper S\+CL clock high and low times. 

\subsection{Field Documentation}
\mbox{\Hypertarget{structALT__I2C__MASTER__CONFIG__s_a921c0ba4fc75b0cf621075eb419a20d1}\label{structALT__I2C__MASTER__CONFIG__s_a921c0ba4fc75b0cf621075eb419a20d1}} 
\index{ALT\_I2C\_MASTER\_CONFIG\_s@{ALT\_I2C\_MASTER\_CONFIG\_s}!addr\_mode@{addr\_mode}}
\index{addr\_mode@{addr\_mode}!ALT\_I2C\_MASTER\_CONFIG\_s@{ALT\_I2C\_MASTER\_CONFIG\_s}}
\subsubsection{\texorpdfstring{addr\_mode}{addr\_mode}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ALT__I2C_gacaf56449440abffe69a7941f24f9bf5b}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+A\+D\+D\+R\+\_\+\+M\+O\+D\+E\+\_\+t}} A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s\+::addr\+\_\+mode}

The address mode (7 or 10 bit) when acting as a master. \mbox{\Hypertarget{structALT__I2C__MASTER__CONFIG__s_a58f4621200f41b649d45bb5fbd9ae8ca}\label{structALT__I2C__MASTER__CONFIG__s_a58f4621200f41b649d45bb5fbd9ae8ca}} 
\index{ALT\_I2C\_MASTER\_CONFIG\_s@{ALT\_I2C\_MASTER\_CONFIG\_s}!fs\_scl\_hcnt@{fs\_scl\_hcnt}}
\index{fs\_scl\_hcnt@{fs\_scl\_hcnt}!ALT\_I2C\_MASTER\_CONFIG\_s@{ALT\_I2C\_MASTER\_CONFIG\_s}}
\subsubsection{\texorpdfstring{fs\_scl\_hcnt}{fs\_scl\_hcnt}}
{\footnotesize\ttfamily uint16\+\_\+t A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s\+::fs\+\_\+scl\+\_\+hcnt}

The S\+CL clock high-\/period count for fast speed. \mbox{\Hypertarget{structALT__I2C__MASTER__CONFIG__s_ae9010068db86d57b4c0b1a6159753c57}\label{structALT__I2C__MASTER__CONFIG__s_ae9010068db86d57b4c0b1a6159753c57}} 
\index{ALT\_I2C\_MASTER\_CONFIG\_s@{ALT\_I2C\_MASTER\_CONFIG\_s}!fs\_scl\_lcnt@{fs\_scl\_lcnt}}
\index{fs\_scl\_lcnt@{fs\_scl\_lcnt}!ALT\_I2C\_MASTER\_CONFIG\_s@{ALT\_I2C\_MASTER\_CONFIG\_s}}
\subsubsection{\texorpdfstring{fs\_scl\_lcnt}{fs\_scl\_lcnt}}
{\footnotesize\ttfamily uint16\+\_\+t A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s\+::fs\+\_\+scl\+\_\+lcnt}

The S\+CL clock low-\/period count for fast speed. \mbox{\Hypertarget{structALT__I2C__MASTER__CONFIG__s_aa453abc962f00a779d23150799c9be9d}\label{structALT__I2C__MASTER__CONFIG__s_aa453abc962f00a779d23150799c9be9d}} 
\index{ALT\_I2C\_MASTER\_CONFIG\_s@{ALT\_I2C\_MASTER\_CONFIG\_s}!fs\_spklen@{fs\_spklen}}
\index{fs\_spklen@{fs\_spklen}!ALT\_I2C\_MASTER\_CONFIG\_s@{ALT\_I2C\_MASTER\_CONFIG\_s}}
\subsubsection{\texorpdfstring{fs\_spklen}{fs\_spklen}}
{\footnotesize\ttfamily uint8\+\_\+t A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s\+::fs\+\_\+spklen}

The duration, measured in ic\+\_\+clk cycles, of the longest spike that is filtered out by the spike suppression logic when the component is operating in SS or FS modes. \mbox{\Hypertarget{structALT__I2C__MASTER__CONFIG__s_ae1dcf3ffffc1274129e15d18d2093a43}\label{structALT__I2C__MASTER__CONFIG__s_ae1dcf3ffffc1274129e15d18d2093a43}} 
\index{ALT\_I2C\_MASTER\_CONFIG\_s@{ALT\_I2C\_MASTER\_CONFIG\_s}!restart\_enable@{restart\_enable}}
\index{restart\_enable@{restart\_enable}!ALT\_I2C\_MASTER\_CONFIG\_s@{ALT\_I2C\_MASTER\_CONFIG\_s}}
\subsubsection{\texorpdfstring{restart\_enable}{restart\_enable}}
{\footnotesize\ttfamily bool A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s\+::restart\+\_\+enable}

This setting determines whether R\+E\+S\+T\+A\+RT conditions may be sent when acting as a master. When the {\itshape restart\+\_\+enable} is false, the I2C controller master is incapable of performing the following functions\+:
\begin{DoxyItemize}
\item Sending a S\+T\+A\+RT B\+Y\+TE
\item Performing any high-\/speed mode operation
\item Performing direction changes in combined format mode
\item Performing a read operation with a 10-\/bit address 
\end{DoxyItemize}\mbox{\Hypertarget{structALT__I2C__MASTER__CONFIG__s_a4f335cf08b9832cf923796860f09bd05}\label{structALT__I2C__MASTER__CONFIG__s_a4f335cf08b9832cf923796860f09bd05}} 
\index{ALT\_I2C\_MASTER\_CONFIG\_s@{ALT\_I2C\_MASTER\_CONFIG\_s}!speed\_mode@{speed\_mode}}
\index{speed\_mode@{speed\_mode}!ALT\_I2C\_MASTER\_CONFIG\_s@{ALT\_I2C\_MASTER\_CONFIG\_s}}
\subsubsection{\texorpdfstring{speed\_mode}{speed\_mode}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ALT__I2C_ga1601b0e27fb2a82170d10b4f6bdedbf6}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+P\+E\+E\+D\+\_\+t}} A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s\+::speed\+\_\+mode}

The speed mode of the I2C operation. \mbox{\Hypertarget{structALT__I2C__MASTER__CONFIG__s_a2c2147d744d76fa6df10232eecb097fa}\label{structALT__I2C__MASTER__CONFIG__s_a2c2147d744d76fa6df10232eecb097fa}} 
\index{ALT\_I2C\_MASTER\_CONFIG\_s@{ALT\_I2C\_MASTER\_CONFIG\_s}!ss\_scl\_hcnt@{ss\_scl\_hcnt}}
\index{ss\_scl\_hcnt@{ss\_scl\_hcnt}!ALT\_I2C\_MASTER\_CONFIG\_s@{ALT\_I2C\_MASTER\_CONFIG\_s}}
\subsubsection{\texorpdfstring{ss\_scl\_hcnt}{ss\_scl\_hcnt}}
{\footnotesize\ttfamily uint16\+\_\+t A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s\+::ss\+\_\+scl\+\_\+hcnt}

The S\+CL clock high-\/period count for standard speed. \mbox{\Hypertarget{structALT__I2C__MASTER__CONFIG__s_a42a8443ec6e4f7524c0cc6b5c58d676e}\label{structALT__I2C__MASTER__CONFIG__s_a42a8443ec6e4f7524c0cc6b5c58d676e}} 
\index{ALT\_I2C\_MASTER\_CONFIG\_s@{ALT\_I2C\_MASTER\_CONFIG\_s}!ss\_scl\_lcnt@{ss\_scl\_lcnt}}
\index{ss\_scl\_lcnt@{ss\_scl\_lcnt}!ALT\_I2C\_MASTER\_CONFIG\_s@{ALT\_I2C\_MASTER\_CONFIG\_s}}
\subsubsection{\texorpdfstring{ss\_scl\_lcnt}{ss\_scl\_lcnt}}
{\footnotesize\ttfamily uint16\+\_\+t A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s\+::ss\+\_\+scl\+\_\+lcnt}

The S\+CL clock low-\/period count for standard speed. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/altera-\/cyclone-\/v/include/bsp/\mbox{\hyperlink{alt__i2c_8h}{alt\+\_\+i2c.\+h}}\end{DoxyCompactItemize}
