# Verilog

### Cache
   - [] Direct Mapped Cache
   - [] Fully Associative Cache
   - [] N-Way Cache


### Misc
   - [x] LRU (Least Recent Used)