 
****************************************
Report : qor
Design : GCD_full
Version: T-2022.03-SP5
Date   : Wed May 17 15:02:23 2023
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:        222.29
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                723
  Buf/Inv Cell Count:             189
  Buf Cell Count:                   2
  Inv Cell Count:                 187
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       624
  Sequential Cell Count:           99
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      669.513599
  Noncombinational Area:   600.462716
  Buf/Inv Area:            133.202882
  Total Buffer Area:             1.87
  Total Inverter Area:         131.34
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              1269.976315
  Design Area:            1269.976315


  Design Rules
  -----------------------------------
  Total Number of Nets:           790
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: dagobah.ceid.upatras.gr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.30
  Logic Optimization:                  0.14
  Mapping Optimization:                1.45
  -----------------------------------------
  Overall Compile Time:                9.48
  Overall Compile Wall Clock Time:     9.83

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
