==27574== Cachegrind, a cache and branch-prediction profiler
==27574== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27574== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27574== Command: ./mser .
==27574== 
--27574-- warning: L3 cache found, using its data for the LL simulation.
--27574-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27574-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==27574== 
==27574== Process terminating with default action of signal 15 (SIGTERM)
==27574==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27574==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27574== 
==27574== I   refs:      2,136,340,004
==27574== I1  misses:            1,207
==27574== LLi misses:            1,202
==27574== I1  miss rate:          0.00%
==27574== LLi miss rate:          0.00%
==27574== 
==27574== D   refs:        866,475,132  (586,184,429 rd   + 280,290,703 wr)
==27574== D1  misses:        4,357,502  (  3,048,472 rd   +   1,309,030 wr)
==27574== LLd misses:        1,270,340  (    181,385 rd   +   1,088,955 wr)
==27574== D1  miss rate:           0.5% (        0.5%     +         0.5%  )
==27574== LLd miss rate:           0.1% (        0.0%     +         0.4%  )
==27574== 
==27574== LL refs:           4,358,709  (  3,049,679 rd   +   1,309,030 wr)
==27574== LL misses:         1,271,542  (    182,587 rd   +   1,088,955 wr)
==27574== LL miss rate:            0.0% (        0.0%     +         0.4%  )
