# do mul_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/nik/intelFPGA/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/nik/eie/dsd/mul {/home/nik/eie/dsd/mul/mul.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:20 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/nik/eie/dsd/mul" /home/nik/eie/dsd/mul/mul.v 
# -- Compiling module mul
# 
# Top level modules:
# 	mul
# End time: 16:59:20 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/nik/eie/dsd/mul/db {/home/nik/eie/dsd/mul/db/mult_68n.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:20 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/nik/eie/dsd/mul/db" /home/nik/eie/dsd/mul/db/mult_68n.v 
# -- Compiling module mult_68n
# 
# Top level modules:
# 	mult_68n
# End time: 16:59:20 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/nik/eie/dsd/mul/.. {/home/nik/eie/dsd/mul/../testbench_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:20 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/nik/eie/dsd/mul/.." /home/nik/eie/dsd/mul/../testbench_1.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:59:20 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 16:59:20 on Feb 15,2024
# Loading work.tb
# Loading work.mult_68n
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting Simulation >> 
#                   40<< Simulation Complete >>
# ** Note: $stop    : /home/nik/eie/dsd/mul/../testbench_1.v(53)
#    Time: 40 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/nik/eie/dsd/mul/../testbench_1.v line 53
# End time: 17:01:14 on Feb 15,2024, Elapsed time: 0:01:54
# Errors: 0, Warnings: 0
