------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version : 3.3
--  \   \         Application : 7 Series FPGAs Transceivers Wizard 
--  /   /         Filename : gt625_fab20_exdes.vhd
-- /___/   /\      
-- \   \  /  \ 
--  \___\/\___\
--
--
-- Module gt625_fab20_exdes
-- Generated by Xilinx 7 Series FPGAs Transceivers Wizard
-- 
-- 
-- (c) Copyright 2010-2012 Xilinx, Inc. All rights reserved.
-- 
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
-- 
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
-- 
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
-- 
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES. 


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;

--***********************************Entity Declaration************************

entity gt625_fab20_exdes is
generic
(
    EXAMPLE_CONFIG_INDEPENDENT_LANES        : integer   := 1;
    EXAMPLE_LANE_WITH_START_CHAR            : integer   := 0;    -- specifies lane with unique start frame ch
    EXAMPLE_WORDS_IN_BRAM                   : integer   := 512;  -- specifies amount of data in BRAM
    EXAMPLE_SIM_GTRESET_SPEEDUP             : string    := "TRUE";    -- simulation setting for GT SecureIP model
    STABLE_CLOCK_PERIOD                     : integer   := 20;
    EXAMPLE_USE_CHIPSCOPE                   : integer   := 0           -- Set to 1 to use Chipscope to drive resets
);
port
(
    Q2_CLK0_GTREFCLK_PAD_N_IN               : in   std_logic;
    Q2_CLK0_GTREFCLK_PAD_P_IN               : in   std_logic;
    Q5_CLK0_GTREFCLK_PAD_N_IN               : in   std_logic;
    Q5_CLK0_GTREFCLK_PAD_P_IN               : in   std_logic;
    DRP_CLK_IN_P                            : in   std_logic;
    DRP_CLK_IN_N                            : in   std_logic;
GTTX_RESET_IN                           : in   std_logic;
    GTRX_RESET_IN                           : in   std_logic;
    CPLL_RESET_IN                           : in   std_logic; 
    QPLL_RESET_IN                           : in   std_logic;
    TRACK_DATA_OUT                          : out  std_logic;
    RXN_IN                                  : in   std_logic_vector(19 downto 0);
    RXP_IN                                  : in   std_logic_vector(19 downto 0);
    TXN_OUT                                 : out  std_logic_vector(19 downto 0);
    TXP_OUT                                 : out  std_logic_vector(19 downto 0)
);


end gt625_fab20_exdes;
    
architecture RTL of gt625_fab20_exdes is
    attribute DowngradeIPIdentifiedWarnings: string;
    attribute DowngradeIPIdentifiedWarnings of RTL : architecture is "yes";

    attribute CORE_GENERATION_INFO : string;
    attribute CORE_GENERATION_INFO of RTL : architecture is "gt625_fab20,gtwizard_v3_3,{protocol_file=Start_from_scratch}";

--**************************Component Declarations*****************************

    
component gt625_fab20_support
generic
(
    -- Simulation attributes
    EXAMPLE_SIM_GTRESET_SPEEDUP    : string    := "FALSE";    -- Set to TRUE to speed up sim reset
    STABLE_CLOCK_PERIOD            : integer   := 20 
);
port
(
    SOFT_RESET_IN                           : in   std_logic;
    DONT_RESET_ON_DATA_ERROR_IN             : in   std_logic;
    Q2_CLK0_GTREFCLK_PAD_N_IN               : in   std_logic;
    Q2_CLK0_GTREFCLK_PAD_P_IN               : in   std_logic;
    Q5_CLK0_GTREFCLK_PAD_N_IN               : in   std_logic;
    Q5_CLK0_GTREFCLK_PAD_P_IN               : in   std_logic;

    GT0_TX_FSM_RESET_DONE_OUT               : out  std_logic;
    GT0_RX_FSM_RESET_DONE_OUT               : out  std_logic;
    GT0_DATA_VALID_IN                       : in   std_logic;
    GT1_TX_FSM_RESET_DONE_OUT               : out  std_logic;
    GT1_RX_FSM_RESET_DONE_OUT               : out  std_logic;
    GT1_DATA_VALID_IN                       : in   std_logic;
    GT2_TX_FSM_RESET_DONE_OUT               : out  std_logic;
    GT2_RX_FSM_RESET_DONE_OUT               : out  std_logic;
    GT2_DATA_VALID_IN                       : in   std_logic;
    GT3_TX_FSM_RESET_DONE_OUT               : out  std_logic;
    GT3_RX_FSM_RESET_DONE_OUT               : out  std_logic;
    GT3_DATA_VALID_IN                       : in   std_logic;
    GT4_TX_FSM_RESET_DONE_OUT               : out  std_logic;
    GT4_RX_FSM_RESET_DONE_OUT               : out  std_logic;
    GT4_DATA_VALID_IN                       : in   std_logic;
    GT5_TX_FSM_RESET_DONE_OUT               : out  std_logic;
    GT5_RX_FSM_RESET_DONE_OUT               : out  std_logic;
    GT5_DATA_VALID_IN                       : in   std_logic;
    GT6_TX_FSM_RESET_DONE_OUT               : out  std_logic;
    GT6_RX_FSM_RESET_DONE_OUT               : out  std_logic;
    GT6_DATA_VALID_IN                       : in   std_logic;
    GT7_TX_FSM_RESET_DONE_OUT               : out  std_logic;
    GT7_RX_FSM_RESET_DONE_OUT               : out  std_logic;
    GT7_DATA_VALID_IN                       : in   std_logic;
    GT8_TX_FSM_RESET_DONE_OUT               : out  std_logic;
    GT8_RX_FSM_RESET_DONE_OUT               : out  std_logic;
    GT8_DATA_VALID_IN                       : in   std_logic;
    GT9_TX_FSM_RESET_DONE_OUT               : out  std_logic;
    GT9_RX_FSM_RESET_DONE_OUT               : out  std_logic;
    GT9_DATA_VALID_IN                       : in   std_logic;
    GT10_TX_FSM_RESET_DONE_OUT              : out  std_logic;
    GT10_RX_FSM_RESET_DONE_OUT              : out  std_logic;
    GT10_DATA_VALID_IN                      : in   std_logic;
    GT11_TX_FSM_RESET_DONE_OUT              : out  std_logic;
    GT11_RX_FSM_RESET_DONE_OUT              : out  std_logic;
    GT11_DATA_VALID_IN                      : in   std_logic;
    GT12_TX_FSM_RESET_DONE_OUT              : out  std_logic;
    GT12_RX_FSM_RESET_DONE_OUT              : out  std_logic;
    GT12_DATA_VALID_IN                      : in   std_logic;
    GT13_TX_FSM_RESET_DONE_OUT              : out  std_logic;
    GT13_RX_FSM_RESET_DONE_OUT              : out  std_logic;
    GT13_DATA_VALID_IN                      : in   std_logic;
    GT14_TX_FSM_RESET_DONE_OUT              : out  std_logic;
    GT14_RX_FSM_RESET_DONE_OUT              : out  std_logic;
    GT14_DATA_VALID_IN                      : in   std_logic;
    GT15_TX_FSM_RESET_DONE_OUT              : out  std_logic;
    GT15_RX_FSM_RESET_DONE_OUT              : out  std_logic;
    GT15_DATA_VALID_IN                      : in   std_logic;
    GT16_TX_FSM_RESET_DONE_OUT              : out  std_logic;
    GT16_RX_FSM_RESET_DONE_OUT              : out  std_logic;
    GT16_DATA_VALID_IN                      : in   std_logic;
    GT17_TX_FSM_RESET_DONE_OUT              : out  std_logic;
    GT17_RX_FSM_RESET_DONE_OUT              : out  std_logic;
    GT17_DATA_VALID_IN                      : in   std_logic;
    GT18_TX_FSM_RESET_DONE_OUT              : out  std_logic;
    GT18_RX_FSM_RESET_DONE_OUT              : out  std_logic;
    GT18_DATA_VALID_IN                      : in   std_logic;
    GT19_TX_FSM_RESET_DONE_OUT              : out  std_logic;
    GT19_RX_FSM_RESET_DONE_OUT              : out  std_logic;
    GT19_DATA_VALID_IN                      : in   std_logic;
 
    GT0_TXUSRCLK_OUT                        : out  std_logic;
    GT0_TXUSRCLK2_OUT                       : out  std_logic;
    GT0_RXUSRCLK_OUT                        : out  std_logic;
    GT0_RXUSRCLK2_OUT                       : out  std_logic;
 
    GT1_TXUSRCLK_OUT                        : out  std_logic;
    GT1_TXUSRCLK2_OUT                       : out  std_logic;
    GT1_RXUSRCLK_OUT                        : out  std_logic;
    GT1_RXUSRCLK2_OUT                       : out  std_logic;
 
    GT2_TXUSRCLK_OUT                        : out  std_logic;
    GT2_TXUSRCLK2_OUT                       : out  std_logic;
    GT2_RXUSRCLK_OUT                        : out  std_logic;
    GT2_RXUSRCLK2_OUT                       : out  std_logic;
 
    GT3_TXUSRCLK_OUT                        : out  std_logic;
    GT3_TXUSRCLK2_OUT                       : out  std_logic;
    GT3_RXUSRCLK_OUT                        : out  std_logic;
    GT3_RXUSRCLK2_OUT                       : out  std_logic;
 
    GT4_TXUSRCLK_OUT                        : out  std_logic;
    GT4_TXUSRCLK2_OUT                       : out  std_logic;
    GT4_RXUSRCLK_OUT                        : out  std_logic;
    GT4_RXUSRCLK2_OUT                       : out  std_logic;
 
    GT5_TXUSRCLK_OUT                        : out  std_logic;
    GT5_TXUSRCLK2_OUT                       : out  std_logic;
    GT5_RXUSRCLK_OUT                        : out  std_logic;
    GT5_RXUSRCLK2_OUT                       : out  std_logic;
 
    GT6_TXUSRCLK_OUT                        : out  std_logic;
    GT6_TXUSRCLK2_OUT                       : out  std_logic;
    GT6_RXUSRCLK_OUT                        : out  std_logic;
    GT6_RXUSRCLK2_OUT                       : out  std_logic;
 
    GT7_TXUSRCLK_OUT                        : out  std_logic;
    GT7_TXUSRCLK2_OUT                       : out  std_logic;
    GT7_RXUSRCLK_OUT                        : out  std_logic;
    GT7_RXUSRCLK2_OUT                       : out  std_logic;
 
    GT8_TXUSRCLK_OUT                        : out  std_logic;
    GT8_TXUSRCLK2_OUT                       : out  std_logic;
    GT8_RXUSRCLK_OUT                        : out  std_logic;
    GT8_RXUSRCLK2_OUT                       : out  std_logic;
 
    GT9_TXUSRCLK_OUT                        : out  std_logic;
    GT9_TXUSRCLK2_OUT                       : out  std_logic;
    GT9_RXUSRCLK_OUT                        : out  std_logic;
    GT9_RXUSRCLK2_OUT                       : out  std_logic;
 
    GT10_TXUSRCLK_OUT                       : out  std_logic;
    GT10_TXUSRCLK2_OUT                      : out  std_logic;
    GT10_RXUSRCLK_OUT                       : out  std_logic;
    GT10_RXUSRCLK2_OUT                      : out  std_logic;
 
    GT11_TXUSRCLK_OUT                       : out  std_logic;
    GT11_TXUSRCLK2_OUT                      : out  std_logic;
    GT11_RXUSRCLK_OUT                       : out  std_logic;
    GT11_RXUSRCLK2_OUT                      : out  std_logic;
 
    GT12_TXUSRCLK_OUT                       : out  std_logic;
    GT12_TXUSRCLK2_OUT                      : out  std_logic;
    GT12_RXUSRCLK_OUT                       : out  std_logic;
    GT12_RXUSRCLK2_OUT                      : out  std_logic;
 
    GT13_TXUSRCLK_OUT                       : out  std_logic;
    GT13_TXUSRCLK2_OUT                      : out  std_logic;
    GT13_RXUSRCLK_OUT                       : out  std_logic;
    GT13_RXUSRCLK2_OUT                      : out  std_logic;
 
    GT14_TXUSRCLK_OUT                       : out  std_logic;
    GT14_TXUSRCLK2_OUT                      : out  std_logic;
    GT14_RXUSRCLK_OUT                       : out  std_logic;
    GT14_RXUSRCLK2_OUT                      : out  std_logic;
 
    GT15_TXUSRCLK_OUT                       : out  std_logic;
    GT15_TXUSRCLK2_OUT                      : out  std_logic;
    GT15_RXUSRCLK_OUT                       : out  std_logic;
    GT15_RXUSRCLK2_OUT                      : out  std_logic;
 
    GT16_TXUSRCLK_OUT                       : out  std_logic;
    GT16_TXUSRCLK2_OUT                      : out  std_logic;
    GT16_RXUSRCLK_OUT                       : out  std_logic;
    GT16_RXUSRCLK2_OUT                      : out  std_logic;
 
    GT17_TXUSRCLK_OUT                       : out  std_logic;
    GT17_TXUSRCLK2_OUT                      : out  std_logic;
    GT17_RXUSRCLK_OUT                       : out  std_logic;
    GT17_RXUSRCLK2_OUT                      : out  std_logic;
 
    GT18_TXUSRCLK_OUT                       : out  std_logic;
    GT18_TXUSRCLK2_OUT                      : out  std_logic;
    GT18_RXUSRCLK_OUT                       : out  std_logic;
    GT18_RXUSRCLK2_OUT                      : out  std_logic;
 
    GT19_TXUSRCLK_OUT                       : out  std_logic;
    GT19_TXUSRCLK2_OUT                      : out  std_logic;
    GT19_RXUSRCLK_OUT                       : out  std_logic;
    GT19_RXUSRCLK2_OUT                      : out  std_logic;
    --_________________________________________________________________________
    --_________________________________________________________________________
    --GT0  (X1Y8)
    --____________________________CHANNEL PORTS________________________________
    --------------------------------- CPLL Ports -------------------------------
    gt0_cpllfbclklost_out                   : out  std_logic;
    gt0_cplllock_out                        : out  std_logic;
    gt0_cpllreset_in                        : in   std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    gt0_drpaddr_in                          : in   std_logic_vector(8 downto 0);
    gt0_drpdi_in                            : in   std_logic_vector(15 downto 0);
    gt0_drpdo_out                           : out  std_logic_vector(15 downto 0);
    gt0_drpen_in                            : in   std_logic;
    gt0_drprdy_out                          : out  std_logic;
    gt0_drpwe_in                            : in   std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    gt0_eyescanreset_in                     : in   std_logic;
    gt0_rxuserrdy_in                        : in   std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    gt0_eyescandataerror_out                : out  std_logic;
    gt0_eyescantrigger_in                   : in   std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    gt0_dmonitorout_out                     : out  std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    gt0_rxdata_out                          : out  std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    gt0_rxdisperr_out                       : out  std_logic_vector(3 downto 0);
    gt0_rxnotintable_out                    : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    gt0_gthrxn_in                           : in   std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    gt0_rxbyteisaligned_out                 : out  std_logic;
    gt0_rxmcommaalignen_in                  : in   std_logic;
    gt0_rxpcommaalignen_in                  : in   std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    gt0_rxmonitorout_out                    : out  std_logic_vector(6 downto 0);
    gt0_rxmonitorsel_in                     : in   std_logic_vector(1 downto 0);
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    gt0_gtrxreset_in                        : in   std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    gt0_rxpolarity_in                       : in   std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    gt0_rxcharisk_out                       : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    gt0_gthrxp_in                           : in   std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    gt0_rxresetdone_out                     : out  std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    gt0_gttxreset_in                        : in   std_logic;
    gt0_txuserrdy_in                        : in   std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    gt0_txdata_in                           : in   std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    gt0_gthtxn_out                          : out  std_logic;
    gt0_gthtxp_out                          : out  std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    gt0_txoutclkfabric_out                  : out  std_logic;
    gt0_txoutclkpcs_out                     : out  std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    gt0_txresetdone_out                     : out  std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    gt0_txpolarity_in                       : in   std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    gt0_txcharisk_in                        : in   std_logic_vector(3 downto 0);

    --_________________________________________________________________________
    --_________________________________________________________________________
    --GT1  (X1Y9)
    --____________________________CHANNEL PORTS________________________________
    --------------------------------- CPLL Ports -------------------------------
    gt1_cpllfbclklost_out                   : out  std_logic;
    gt1_cplllock_out                        : out  std_logic;
    gt1_cpllreset_in                        : in   std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    gt1_drpaddr_in                          : in   std_logic_vector(8 downto 0);
    gt1_drpdi_in                            : in   std_logic_vector(15 downto 0);
    gt1_drpdo_out                           : out  std_logic_vector(15 downto 0);
    gt1_drpen_in                            : in   std_logic;
    gt1_drprdy_out                          : out  std_logic;
    gt1_drpwe_in                            : in   std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    gt1_eyescanreset_in                     : in   std_logic;
    gt1_rxuserrdy_in                        : in   std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    gt1_eyescandataerror_out                : out  std_logic;
    gt1_eyescantrigger_in                   : in   std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    gt1_dmonitorout_out                     : out  std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    gt1_rxdata_out                          : out  std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    gt1_rxdisperr_out                       : out  std_logic_vector(3 downto 0);
    gt1_rxnotintable_out                    : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    gt1_gthrxn_in                           : in   std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    gt1_rxbyteisaligned_out                 : out  std_logic;
    gt1_rxmcommaalignen_in                  : in   std_logic;
    gt1_rxpcommaalignen_in                  : in   std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    gt1_rxmonitorout_out                    : out  std_logic_vector(6 downto 0);
    gt1_rxmonitorsel_in                     : in   std_logic_vector(1 downto 0);
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    gt1_gtrxreset_in                        : in   std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    gt1_rxpolarity_in                       : in   std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    gt1_rxcharisk_out                       : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    gt1_gthrxp_in                           : in   std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    gt1_rxresetdone_out                     : out  std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    gt1_gttxreset_in                        : in   std_logic;
    gt1_txuserrdy_in                        : in   std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    gt1_txdata_in                           : in   std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    gt1_gthtxn_out                          : out  std_logic;
    gt1_gthtxp_out                          : out  std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    gt1_txoutclkfabric_out                  : out  std_logic;
    gt1_txoutclkpcs_out                     : out  std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    gt1_txresetdone_out                     : out  std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    gt1_txpolarity_in                       : in   std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    gt1_txcharisk_in                        : in   std_logic_vector(3 downto 0);

    --_________________________________________________________________________
    --_________________________________________________________________________
    --GT2  (X1Y10)
    --____________________________CHANNEL PORTS________________________________
    --------------------------------- CPLL Ports -------------------------------
    gt2_cpllfbclklost_out                   : out  std_logic;
    gt2_cplllock_out                        : out  std_logic;
    gt2_cpllreset_in                        : in   std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    gt2_drpaddr_in                          : in   std_logic_vector(8 downto 0);
    gt2_drpdi_in                            : in   std_logic_vector(15 downto 0);
    gt2_drpdo_out                           : out  std_logic_vector(15 downto 0);
    gt2_drpen_in                            : in   std_logic;
    gt2_drprdy_out                          : out  std_logic;
    gt2_drpwe_in                            : in   std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    gt2_eyescanreset_in                     : in   std_logic;
    gt2_rxuserrdy_in                        : in   std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    gt2_eyescandataerror_out                : out  std_logic;
    gt2_eyescantrigger_in                   : in   std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    gt2_dmonitorout_out                     : out  std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    gt2_rxdata_out                          : out  std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    gt2_rxdisperr_out                       : out  std_logic_vector(3 downto 0);
    gt2_rxnotintable_out                    : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    gt2_gthrxn_in                           : in   std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    gt2_rxbyteisaligned_out                 : out  std_logic;
    gt2_rxmcommaalignen_in                  : in   std_logic;
    gt2_rxpcommaalignen_in                  : in   std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    gt2_rxmonitorout_out                    : out  std_logic_vector(6 downto 0);
    gt2_rxmonitorsel_in                     : in   std_logic_vector(1 downto 0);
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    gt2_gtrxreset_in                        : in   std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    gt2_rxpolarity_in                       : in   std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    gt2_rxcharisk_out                       : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    gt2_gthrxp_in                           : in   std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    gt2_rxresetdone_out                     : out  std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    gt2_gttxreset_in                        : in   std_logic;
    gt2_txuserrdy_in                        : in   std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    gt2_txdata_in                           : in   std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    gt2_gthtxn_out                          : out  std_logic;
    gt2_gthtxp_out                          : out  std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    gt2_txoutclkfabric_out                  : out  std_logic;
    gt2_txoutclkpcs_out                     : out  std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    gt2_txresetdone_out                     : out  std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    gt2_txpolarity_in                       : in   std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    gt2_txcharisk_in                        : in   std_logic_vector(3 downto 0);

    --_________________________________________________________________________
    --_________________________________________________________________________
    --GT3  (X1Y11)
    --____________________________CHANNEL PORTS________________________________
    --------------------------------- CPLL Ports -------------------------------
    gt3_cpllfbclklost_out                   : out  std_logic;
    gt3_cplllock_out                        : out  std_logic;
    gt3_cpllreset_in                        : in   std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    gt3_drpaddr_in                          : in   std_logic_vector(8 downto 0);
    gt3_drpdi_in                            : in   std_logic_vector(15 downto 0);
    gt3_drpdo_out                           : out  std_logic_vector(15 downto 0);
    gt3_drpen_in                            : in   std_logic;
    gt3_drprdy_out                          : out  std_logic;
    gt3_drpwe_in                            : in   std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    gt3_eyescanreset_in                     : in   std_logic;
    gt3_rxuserrdy_in                        : in   std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    gt3_eyescandataerror_out                : out  std_logic;
    gt3_eyescantrigger_in                   : in   std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    gt3_dmonitorout_out                     : out  std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    gt3_rxdata_out                          : out  std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    gt3_rxdisperr_out                       : out  std_logic_vector(3 downto 0);
    gt3_rxnotintable_out                    : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    gt3_gthrxn_in                           : in   std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    gt3_rxbyteisaligned_out                 : out  std_logic;
    gt3_rxmcommaalignen_in                  : in   std_logic;
    gt3_rxpcommaalignen_in                  : in   std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    gt3_rxmonitorout_out                    : out  std_logic_vector(6 downto 0);
    gt3_rxmonitorsel_in                     : in   std_logic_vector(1 downto 0);
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    gt3_gtrxreset_in                        : in   std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    gt3_rxpolarity_in                       : in   std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    gt3_rxcharisk_out                       : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    gt3_gthrxp_in                           : in   std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    gt3_rxresetdone_out                     : out  std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    gt3_gttxreset_in                        : in   std_logic;
    gt3_txuserrdy_in                        : in   std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    gt3_txdata_in                           : in   std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    gt3_gthtxn_out                          : out  std_logic;
    gt3_gthtxp_out                          : out  std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    gt3_txoutclkfabric_out                  : out  std_logic;
    gt3_txoutclkpcs_out                     : out  std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    gt3_txresetdone_out                     : out  std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    gt3_txpolarity_in                       : in   std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    gt3_txcharisk_in                        : in   std_logic_vector(3 downto 0);

    --_________________________________________________________________________
    --_________________________________________________________________________
    --GT4  (X1Y12)
    --____________________________CHANNEL PORTS________________________________
    --------------------------------- CPLL Ports -------------------------------
    gt4_cpllfbclklost_out                   : out  std_logic;
    gt4_cplllock_out                        : out  std_logic;
    gt4_cpllreset_in                        : in   std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    gt4_drpaddr_in                          : in   std_logic_vector(8 downto 0);
    gt4_drpdi_in                            : in   std_logic_vector(15 downto 0);
    gt4_drpdo_out                           : out  std_logic_vector(15 downto 0);
    gt4_drpen_in                            : in   std_logic;
    gt4_drprdy_out                          : out  std_logic;
    gt4_drpwe_in                            : in   std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    gt4_eyescanreset_in                     : in   std_logic;
    gt4_rxuserrdy_in                        : in   std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    gt4_eyescandataerror_out                : out  std_logic;
    gt4_eyescantrigger_in                   : in   std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    gt4_dmonitorout_out                     : out  std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    gt4_rxdata_out                          : out  std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    gt4_rxdisperr_out                       : out  std_logic_vector(3 downto 0);
    gt4_rxnotintable_out                    : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    gt4_gthrxn_in                           : in   std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    gt4_rxbyteisaligned_out                 : out  std_logic;
    gt4_rxmcommaalignen_in                  : in   std_logic;
    gt4_rxpcommaalignen_in                  : in   std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    gt4_rxmonitorout_out                    : out  std_logic_vector(6 downto 0);
    gt4_rxmonitorsel_in                     : in   std_logic_vector(1 downto 0);
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    gt4_gtrxreset_in                        : in   std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    gt4_rxpolarity_in                       : in   std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    gt4_rxcharisk_out                       : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    gt4_gthrxp_in                           : in   std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    gt4_rxresetdone_out                     : out  std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    gt4_gttxreset_in                        : in   std_logic;
    gt4_txuserrdy_in                        : in   std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    gt4_txdata_in                           : in   std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    gt4_gthtxn_out                          : out  std_logic;
    gt4_gthtxp_out                          : out  std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    gt4_txoutclkfabric_out                  : out  std_logic;
    gt4_txoutclkpcs_out                     : out  std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    gt4_txresetdone_out                     : out  std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    gt4_txpolarity_in                       : in   std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    gt4_txcharisk_in                        : in   std_logic_vector(3 downto 0);

    --_________________________________________________________________________
    --_________________________________________________________________________
    --GT5  (X1Y13)
    --____________________________CHANNEL PORTS________________________________
    --------------------------------- CPLL Ports -------------------------------
    gt5_cpllfbclklost_out                   : out  std_logic;
    gt5_cplllock_out                        : out  std_logic;
    gt5_cpllreset_in                        : in   std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    gt5_drpaddr_in                          : in   std_logic_vector(8 downto 0);
    gt5_drpdi_in                            : in   std_logic_vector(15 downto 0);
    gt5_drpdo_out                           : out  std_logic_vector(15 downto 0);
    gt5_drpen_in                            : in   std_logic;
    gt5_drprdy_out                          : out  std_logic;
    gt5_drpwe_in                            : in   std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    gt5_eyescanreset_in                     : in   std_logic;
    gt5_rxuserrdy_in                        : in   std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    gt5_eyescandataerror_out                : out  std_logic;
    gt5_eyescantrigger_in                   : in   std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    gt5_dmonitorout_out                     : out  std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    gt5_rxdata_out                          : out  std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    gt5_rxdisperr_out                       : out  std_logic_vector(3 downto 0);
    gt5_rxnotintable_out                    : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    gt5_gthrxn_in                           : in   std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    gt5_rxbyteisaligned_out                 : out  std_logic;
    gt5_rxmcommaalignen_in                  : in   std_logic;
    gt5_rxpcommaalignen_in                  : in   std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    gt5_rxmonitorout_out                    : out  std_logic_vector(6 downto 0);
    gt5_rxmonitorsel_in                     : in   std_logic_vector(1 downto 0);
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    gt5_gtrxreset_in                        : in   std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    gt5_rxpolarity_in                       : in   std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    gt5_rxcharisk_out                       : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    gt5_gthrxp_in                           : in   std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    gt5_rxresetdone_out                     : out  std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    gt5_gttxreset_in                        : in   std_logic;
    gt5_txuserrdy_in                        : in   std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    gt5_txdata_in                           : in   std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    gt5_gthtxn_out                          : out  std_logic;
    gt5_gthtxp_out                          : out  std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    gt5_txoutclkfabric_out                  : out  std_logic;
    gt5_txoutclkpcs_out                     : out  std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    gt5_txresetdone_out                     : out  std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    gt5_txpolarity_in                       : in   std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    gt5_txcharisk_in                        : in   std_logic_vector(3 downto 0);

    --_________________________________________________________________________
    --_________________________________________________________________________
    --GT6  (X1Y14)
    --____________________________CHANNEL PORTS________________________________
    --------------------------------- CPLL Ports -------------------------------
    gt6_cpllfbclklost_out                   : out  std_logic;
    gt6_cplllock_out                        : out  std_logic;
    gt6_cpllreset_in                        : in   std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    gt6_drpaddr_in                          : in   std_logic_vector(8 downto 0);
    gt6_drpdi_in                            : in   std_logic_vector(15 downto 0);
    gt6_drpdo_out                           : out  std_logic_vector(15 downto 0);
    gt6_drpen_in                            : in   std_logic;
    gt6_drprdy_out                          : out  std_logic;
    gt6_drpwe_in                            : in   std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    gt6_eyescanreset_in                     : in   std_logic;
    gt6_rxuserrdy_in                        : in   std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    gt6_eyescandataerror_out                : out  std_logic;
    gt6_eyescantrigger_in                   : in   std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    gt6_dmonitorout_out                     : out  std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    gt6_rxdata_out                          : out  std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    gt6_rxdisperr_out                       : out  std_logic_vector(3 downto 0);
    gt6_rxnotintable_out                    : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    gt6_gthrxn_in                           : in   std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    gt6_rxbyteisaligned_out                 : out  std_logic;
    gt6_rxmcommaalignen_in                  : in   std_logic;
    gt6_rxpcommaalignen_in                  : in   std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    gt6_rxmonitorout_out                    : out  std_logic_vector(6 downto 0);
    gt6_rxmonitorsel_in                     : in   std_logic_vector(1 downto 0);
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    gt6_gtrxreset_in                        : in   std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    gt6_rxpolarity_in                       : in   std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    gt6_rxcharisk_out                       : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    gt6_gthrxp_in                           : in   std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    gt6_rxresetdone_out                     : out  std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    gt6_gttxreset_in                        : in   std_logic;
    gt6_txuserrdy_in                        : in   std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    gt6_txdata_in                           : in   std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    gt6_gthtxn_out                          : out  std_logic;
    gt6_gthtxp_out                          : out  std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    gt6_txoutclkfabric_out                  : out  std_logic;
    gt6_txoutclkpcs_out                     : out  std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    gt6_txresetdone_out                     : out  std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    gt6_txpolarity_in                       : in   std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    gt6_txcharisk_in                        : in   std_logic_vector(3 downto 0);

    --_________________________________________________________________________
    --_________________________________________________________________________
    --GT7  (X1Y15)
    --____________________________CHANNEL PORTS________________________________
    --------------------------------- CPLL Ports -------------------------------
    gt7_cpllfbclklost_out                   : out  std_logic;
    gt7_cplllock_out                        : out  std_logic;
    gt7_cpllreset_in                        : in   std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    gt7_drpaddr_in                          : in   std_logic_vector(8 downto 0);
    gt7_drpdi_in                            : in   std_logic_vector(15 downto 0);
    gt7_drpdo_out                           : out  std_logic_vector(15 downto 0);
    gt7_drpen_in                            : in   std_logic;
    gt7_drprdy_out                          : out  std_logic;
    gt7_drpwe_in                            : in   std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    gt7_eyescanreset_in                     : in   std_logic;
    gt7_rxuserrdy_in                        : in   std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    gt7_eyescandataerror_out                : out  std_logic;
    gt7_eyescantrigger_in                   : in   std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    gt7_dmonitorout_out                     : out  std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    gt7_rxdata_out                          : out  std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    gt7_rxdisperr_out                       : out  std_logic_vector(3 downto 0);
    gt7_rxnotintable_out                    : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    gt7_gthrxn_in                           : in   std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    gt7_rxbyteisaligned_out                 : out  std_logic;
    gt7_rxmcommaalignen_in                  : in   std_logic;
    gt7_rxpcommaalignen_in                  : in   std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    gt7_rxmonitorout_out                    : out  std_logic_vector(6 downto 0);
    gt7_rxmonitorsel_in                     : in   std_logic_vector(1 downto 0);
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    gt7_gtrxreset_in                        : in   std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    gt7_rxpolarity_in                       : in   std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    gt7_rxcharisk_out                       : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    gt7_gthrxp_in                           : in   std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    gt7_rxresetdone_out                     : out  std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    gt7_gttxreset_in                        : in   std_logic;
    gt7_txuserrdy_in                        : in   std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    gt7_txdata_in                           : in   std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    gt7_gthtxn_out                          : out  std_logic;
    gt7_gthtxp_out                          : out  std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    gt7_txoutclkfabric_out                  : out  std_logic;
    gt7_txoutclkpcs_out                     : out  std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    gt7_txresetdone_out                     : out  std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    gt7_txpolarity_in                       : in   std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    gt7_txcharisk_in                        : in   std_logic_vector(3 downto 0);

    --_________________________________________________________________________
    --_________________________________________________________________________
    --GT8  (X1Y16)
    --____________________________CHANNEL PORTS________________________________
    --------------------------------- CPLL Ports -------------------------------
    gt8_cpllfbclklost_out                   : out  std_logic;
    gt8_cplllock_out                        : out  std_logic;
    gt8_cpllreset_in                        : in   std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    gt8_drpaddr_in                          : in   std_logic_vector(8 downto 0);
    gt8_drpdi_in                            : in   std_logic_vector(15 downto 0);
    gt8_drpdo_out                           : out  std_logic_vector(15 downto 0);
    gt8_drpen_in                            : in   std_logic;
    gt8_drprdy_out                          : out  std_logic;
    gt8_drpwe_in                            : in   std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    gt8_eyescanreset_in                     : in   std_logic;
    gt8_rxuserrdy_in                        : in   std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    gt8_eyescandataerror_out                : out  std_logic;
    gt8_eyescantrigger_in                   : in   std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    gt8_dmonitorout_out                     : out  std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    gt8_rxdata_out                          : out  std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    gt8_rxdisperr_out                       : out  std_logic_vector(3 downto 0);
    gt8_rxnotintable_out                    : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    gt8_gthrxn_in                           : in   std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    gt8_rxbyteisaligned_out                 : out  std_logic;
    gt8_rxmcommaalignen_in                  : in   std_logic;
    gt8_rxpcommaalignen_in                  : in   std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    gt8_rxmonitorout_out                    : out  std_logic_vector(6 downto 0);
    gt8_rxmonitorsel_in                     : in   std_logic_vector(1 downto 0);
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    gt8_gtrxreset_in                        : in   std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    gt8_rxpolarity_in                       : in   std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    gt8_rxcharisk_out                       : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    gt8_gthrxp_in                           : in   std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    gt8_rxresetdone_out                     : out  std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    gt8_gttxreset_in                        : in   std_logic;
    gt8_txuserrdy_in                        : in   std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    gt8_txdata_in                           : in   std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    gt8_gthtxn_out                          : out  std_logic;
    gt8_gthtxp_out                          : out  std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    gt8_txoutclkfabric_out                  : out  std_logic;
    gt8_txoutclkpcs_out                     : out  std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    gt8_txresetdone_out                     : out  std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    gt8_txpolarity_in                       : in   std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    gt8_txcharisk_in                        : in   std_logic_vector(3 downto 0);

    --_________________________________________________________________________
    --_________________________________________________________________________
    --GT9  (X1Y17)
    --____________________________CHANNEL PORTS________________________________
    --------------------------------- CPLL Ports -------------------------------
    gt9_cpllfbclklost_out                   : out  std_logic;
    gt9_cplllock_out                        : out  std_logic;
    gt9_cpllreset_in                        : in   std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    gt9_drpaddr_in                          : in   std_logic_vector(8 downto 0);
    gt9_drpdi_in                            : in   std_logic_vector(15 downto 0);
    gt9_drpdo_out                           : out  std_logic_vector(15 downto 0);
    gt9_drpen_in                            : in   std_logic;
    gt9_drprdy_out                          : out  std_logic;
    gt9_drpwe_in                            : in   std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    gt9_eyescanreset_in                     : in   std_logic;
    gt9_rxuserrdy_in                        : in   std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    gt9_eyescandataerror_out                : out  std_logic;
    gt9_eyescantrigger_in                   : in   std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    gt9_dmonitorout_out                     : out  std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    gt9_rxdata_out                          : out  std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    gt9_rxdisperr_out                       : out  std_logic_vector(3 downto 0);
    gt9_rxnotintable_out                    : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    gt9_gthrxn_in                           : in   std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    gt9_rxbyteisaligned_out                 : out  std_logic;
    gt9_rxmcommaalignen_in                  : in   std_logic;
    gt9_rxpcommaalignen_in                  : in   std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    gt9_rxmonitorout_out                    : out  std_logic_vector(6 downto 0);
    gt9_rxmonitorsel_in                     : in   std_logic_vector(1 downto 0);
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    gt9_gtrxreset_in                        : in   std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    gt9_rxpolarity_in                       : in   std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    gt9_rxcharisk_out                       : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    gt9_gthrxp_in                           : in   std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    gt9_rxresetdone_out                     : out  std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    gt9_gttxreset_in                        : in   std_logic;
    gt9_txuserrdy_in                        : in   std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    gt9_txdata_in                           : in   std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    gt9_gthtxn_out                          : out  std_logic;
    gt9_gthtxp_out                          : out  std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    gt9_txoutclkfabric_out                  : out  std_logic;
    gt9_txoutclkpcs_out                     : out  std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    gt9_txresetdone_out                     : out  std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    gt9_txpolarity_in                       : in   std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    gt9_txcharisk_in                        : in   std_logic_vector(3 downto 0);

    --_________________________________________________________________________
    --_________________________________________________________________________
    --GT10  (X1Y18)
    --____________________________CHANNEL PORTS________________________________
    --------------------------------- CPLL Ports -------------------------------
    gt10_cpllfbclklost_out                  : out  std_logic;
    gt10_cplllock_out                       : out  std_logic;
    gt10_cpllreset_in                       : in   std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    gt10_drpaddr_in                         : in   std_logic_vector(8 downto 0);
    gt10_drpdi_in                           : in   std_logic_vector(15 downto 0);
    gt10_drpdo_out                          : out  std_logic_vector(15 downto 0);
    gt10_drpen_in                           : in   std_logic;
    gt10_drprdy_out                         : out  std_logic;
    gt10_drpwe_in                           : in   std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    gt10_eyescanreset_in                    : in   std_logic;
    gt10_rxuserrdy_in                       : in   std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    gt10_eyescandataerror_out               : out  std_logic;
    gt10_eyescantrigger_in                  : in   std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    gt10_dmonitorout_out                    : out  std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    gt10_rxdata_out                         : out  std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    gt10_rxdisperr_out                      : out  std_logic_vector(3 downto 0);
    gt10_rxnotintable_out                   : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    gt10_gthrxn_in                          : in   std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    gt10_rxbyteisaligned_out                : out  std_logic;
    gt10_rxmcommaalignen_in                 : in   std_logic;
    gt10_rxpcommaalignen_in                 : in   std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    gt10_rxmonitorout_out                   : out  std_logic_vector(6 downto 0);
    gt10_rxmonitorsel_in                    : in   std_logic_vector(1 downto 0);
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    gt10_gtrxreset_in                       : in   std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    gt10_rxpolarity_in                      : in   std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    gt10_rxcharisk_out                      : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    gt10_gthrxp_in                          : in   std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    gt10_rxresetdone_out                    : out  std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    gt10_gttxreset_in                       : in   std_logic;
    gt10_txuserrdy_in                       : in   std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    gt10_txdata_in                          : in   std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    gt10_gthtxn_out                         : out  std_logic;
    gt10_gthtxp_out                         : out  std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    gt10_txoutclkfabric_out                 : out  std_logic;
    gt10_txoutclkpcs_out                    : out  std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    gt10_txresetdone_out                    : out  std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    gt10_txpolarity_in                      : in   std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    gt10_txcharisk_in                       : in   std_logic_vector(3 downto 0);

    --_________________________________________________________________________
    --_________________________________________________________________________
    --GT11  (X1Y19)
    --____________________________CHANNEL PORTS________________________________
    --------------------------------- CPLL Ports -------------------------------
    gt11_cpllfbclklost_out                  : out  std_logic;
    gt11_cplllock_out                       : out  std_logic;
    gt11_cpllreset_in                       : in   std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    gt11_drpaddr_in                         : in   std_logic_vector(8 downto 0);
    gt11_drpdi_in                           : in   std_logic_vector(15 downto 0);
    gt11_drpdo_out                          : out  std_logic_vector(15 downto 0);
    gt11_drpen_in                           : in   std_logic;
    gt11_drprdy_out                         : out  std_logic;
    gt11_drpwe_in                           : in   std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    gt11_eyescanreset_in                    : in   std_logic;
    gt11_rxuserrdy_in                       : in   std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    gt11_eyescandataerror_out               : out  std_logic;
    gt11_eyescantrigger_in                  : in   std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    gt11_dmonitorout_out                    : out  std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    gt11_rxdata_out                         : out  std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    gt11_rxdisperr_out                      : out  std_logic_vector(3 downto 0);
    gt11_rxnotintable_out                   : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    gt11_gthrxn_in                          : in   std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    gt11_rxbyteisaligned_out                : out  std_logic;
    gt11_rxmcommaalignen_in                 : in   std_logic;
    gt11_rxpcommaalignen_in                 : in   std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    gt11_rxmonitorout_out                   : out  std_logic_vector(6 downto 0);
    gt11_rxmonitorsel_in                    : in   std_logic_vector(1 downto 0);
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    gt11_gtrxreset_in                       : in   std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    gt11_rxpolarity_in                      : in   std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    gt11_rxcharisk_out                      : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    gt11_gthrxp_in                          : in   std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    gt11_rxresetdone_out                    : out  std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    gt11_gttxreset_in                       : in   std_logic;
    gt11_txuserrdy_in                       : in   std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    gt11_txdata_in                          : in   std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    gt11_gthtxn_out                         : out  std_logic;
    gt11_gthtxp_out                         : out  std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    gt11_txoutclkfabric_out                 : out  std_logic;
    gt11_txoutclkpcs_out                    : out  std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    gt11_txresetdone_out                    : out  std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    gt11_txpolarity_in                      : in   std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    gt11_txcharisk_in                       : in   std_logic_vector(3 downto 0);

    --_________________________________________________________________________
    --_________________________________________________________________________
    --GT12  (X1Y20)
    --____________________________CHANNEL PORTS________________________________
    --------------------------------- CPLL Ports -------------------------------
    gt12_cpllfbclklost_out                  : out  std_logic;
    gt12_cplllock_out                       : out  std_logic;
    gt12_cpllreset_in                       : in   std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    gt12_drpaddr_in                         : in   std_logic_vector(8 downto 0);
    gt12_drpdi_in                           : in   std_logic_vector(15 downto 0);
    gt12_drpdo_out                          : out  std_logic_vector(15 downto 0);
    gt12_drpen_in                           : in   std_logic;
    gt12_drprdy_out                         : out  std_logic;
    gt12_drpwe_in                           : in   std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    gt12_eyescanreset_in                    : in   std_logic;
    gt12_rxuserrdy_in                       : in   std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    gt12_eyescandataerror_out               : out  std_logic;
    gt12_eyescantrigger_in                  : in   std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    gt12_dmonitorout_out                    : out  std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    gt12_rxdata_out                         : out  std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    gt12_rxdisperr_out                      : out  std_logic_vector(3 downto 0);
    gt12_rxnotintable_out                   : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    gt12_gthrxn_in                          : in   std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    gt12_rxbyteisaligned_out                : out  std_logic;
    gt12_rxmcommaalignen_in                 : in   std_logic;
    gt12_rxpcommaalignen_in                 : in   std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    gt12_rxmonitorout_out                   : out  std_logic_vector(6 downto 0);
    gt12_rxmonitorsel_in                    : in   std_logic_vector(1 downto 0);
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    gt12_gtrxreset_in                       : in   std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    gt12_rxpolarity_in                      : in   std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    gt12_rxcharisk_out                      : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    gt12_gthrxp_in                          : in   std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    gt12_rxresetdone_out                    : out  std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    gt12_gttxreset_in                       : in   std_logic;
    gt12_txuserrdy_in                       : in   std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    gt12_txdata_in                          : in   std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    gt12_gthtxn_out                         : out  std_logic;
    gt12_gthtxp_out                         : out  std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    gt12_txoutclkfabric_out                 : out  std_logic;
    gt12_txoutclkpcs_out                    : out  std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    gt12_txresetdone_out                    : out  std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    gt12_txpolarity_in                      : in   std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    gt12_txcharisk_in                       : in   std_logic_vector(3 downto 0);

    --_________________________________________________________________________
    --_________________________________________________________________________
    --GT13  (X1Y21)
    --____________________________CHANNEL PORTS________________________________
    --------------------------------- CPLL Ports -------------------------------
    gt13_cpllfbclklost_out                  : out  std_logic;
    gt13_cplllock_out                       : out  std_logic;
    gt13_cpllreset_in                       : in   std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    gt13_drpaddr_in                         : in   std_logic_vector(8 downto 0);
    gt13_drpdi_in                           : in   std_logic_vector(15 downto 0);
    gt13_drpdo_out                          : out  std_logic_vector(15 downto 0);
    gt13_drpen_in                           : in   std_logic;
    gt13_drprdy_out                         : out  std_logic;
    gt13_drpwe_in                           : in   std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    gt13_eyescanreset_in                    : in   std_logic;
    gt13_rxuserrdy_in                       : in   std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    gt13_eyescandataerror_out               : out  std_logic;
    gt13_eyescantrigger_in                  : in   std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    gt13_dmonitorout_out                    : out  std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    gt13_rxdata_out                         : out  std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    gt13_rxdisperr_out                      : out  std_logic_vector(3 downto 0);
    gt13_rxnotintable_out                   : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    gt13_gthrxn_in                          : in   std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    gt13_rxbyteisaligned_out                : out  std_logic;
    gt13_rxmcommaalignen_in                 : in   std_logic;
    gt13_rxpcommaalignen_in                 : in   std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    gt13_rxmonitorout_out                   : out  std_logic_vector(6 downto 0);
    gt13_rxmonitorsel_in                    : in   std_logic_vector(1 downto 0);
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    gt13_gtrxreset_in                       : in   std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    gt13_rxpolarity_in                      : in   std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    gt13_rxcharisk_out                      : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    gt13_gthrxp_in                          : in   std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    gt13_rxresetdone_out                    : out  std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    gt13_gttxreset_in                       : in   std_logic;
    gt13_txuserrdy_in                       : in   std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    gt13_txdata_in                          : in   std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    gt13_gthtxn_out                         : out  std_logic;
    gt13_gthtxp_out                         : out  std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    gt13_txoutclkfabric_out                 : out  std_logic;
    gt13_txoutclkpcs_out                    : out  std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    gt13_txresetdone_out                    : out  std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    gt13_txpolarity_in                      : in   std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    gt13_txcharisk_in                       : in   std_logic_vector(3 downto 0);

    --_________________________________________________________________________
    --_________________________________________________________________________
    --GT14  (X1Y22)
    --____________________________CHANNEL PORTS________________________________
    --------------------------------- CPLL Ports -------------------------------
    gt14_cpllfbclklost_out                  : out  std_logic;
    gt14_cplllock_out                       : out  std_logic;
    gt14_cpllreset_in                       : in   std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    gt14_drpaddr_in                         : in   std_logic_vector(8 downto 0);
    gt14_drpdi_in                           : in   std_logic_vector(15 downto 0);
    gt14_drpdo_out                          : out  std_logic_vector(15 downto 0);
    gt14_drpen_in                           : in   std_logic;
    gt14_drprdy_out                         : out  std_logic;
    gt14_drpwe_in                           : in   std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    gt14_eyescanreset_in                    : in   std_logic;
    gt14_rxuserrdy_in                       : in   std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    gt14_eyescandataerror_out               : out  std_logic;
    gt14_eyescantrigger_in                  : in   std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    gt14_dmonitorout_out                    : out  std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    gt14_rxdata_out                         : out  std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    gt14_rxdisperr_out                      : out  std_logic_vector(3 downto 0);
    gt14_rxnotintable_out                   : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    gt14_gthrxn_in                          : in   std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    gt14_rxbyteisaligned_out                : out  std_logic;
    gt14_rxmcommaalignen_in                 : in   std_logic;
    gt14_rxpcommaalignen_in                 : in   std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    gt14_rxmonitorout_out                   : out  std_logic_vector(6 downto 0);
    gt14_rxmonitorsel_in                    : in   std_logic_vector(1 downto 0);
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    gt14_gtrxreset_in                       : in   std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    gt14_rxpolarity_in                      : in   std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    gt14_rxcharisk_out                      : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    gt14_gthrxp_in                          : in   std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    gt14_rxresetdone_out                    : out  std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    gt14_gttxreset_in                       : in   std_logic;
    gt14_txuserrdy_in                       : in   std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    gt14_txdata_in                          : in   std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    gt14_gthtxn_out                         : out  std_logic;
    gt14_gthtxp_out                         : out  std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    gt14_txoutclkfabric_out                 : out  std_logic;
    gt14_txoutclkpcs_out                    : out  std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    gt14_txresetdone_out                    : out  std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    gt14_txpolarity_in                      : in   std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    gt14_txcharisk_in                       : in   std_logic_vector(3 downto 0);

    --_________________________________________________________________________
    --_________________________________________________________________________
    --GT15  (X1Y23)
    --____________________________CHANNEL PORTS________________________________
    --------------------------------- CPLL Ports -------------------------------
    gt15_cpllfbclklost_out                  : out  std_logic;
    gt15_cplllock_out                       : out  std_logic;
    gt15_cpllreset_in                       : in   std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    gt15_drpaddr_in                         : in   std_logic_vector(8 downto 0);
    gt15_drpdi_in                           : in   std_logic_vector(15 downto 0);
    gt15_drpdo_out                          : out  std_logic_vector(15 downto 0);
    gt15_drpen_in                           : in   std_logic;
    gt15_drprdy_out                         : out  std_logic;
    gt15_drpwe_in                           : in   std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    gt15_eyescanreset_in                    : in   std_logic;
    gt15_rxuserrdy_in                       : in   std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    gt15_eyescandataerror_out               : out  std_logic;
    gt15_eyescantrigger_in                  : in   std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    gt15_dmonitorout_out                    : out  std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    gt15_rxdata_out                         : out  std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    gt15_rxdisperr_out                      : out  std_logic_vector(3 downto 0);
    gt15_rxnotintable_out                   : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    gt15_gthrxn_in                          : in   std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    gt15_rxbyteisaligned_out                : out  std_logic;
    gt15_rxmcommaalignen_in                 : in   std_logic;
    gt15_rxpcommaalignen_in                 : in   std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    gt15_rxmonitorout_out                   : out  std_logic_vector(6 downto 0);
    gt15_rxmonitorsel_in                    : in   std_logic_vector(1 downto 0);
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    gt15_gtrxreset_in                       : in   std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    gt15_rxpolarity_in                      : in   std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    gt15_rxcharisk_out                      : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    gt15_gthrxp_in                          : in   std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    gt15_rxresetdone_out                    : out  std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    gt15_gttxreset_in                       : in   std_logic;
    gt15_txuserrdy_in                       : in   std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    gt15_txdata_in                          : in   std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    gt15_gthtxn_out                         : out  std_logic;
    gt15_gthtxp_out                         : out  std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    gt15_txoutclkfabric_out                 : out  std_logic;
    gt15_txoutclkpcs_out                    : out  std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    gt15_txresetdone_out                    : out  std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    gt15_txpolarity_in                      : in   std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    gt15_txcharisk_in                       : in   std_logic_vector(3 downto 0);

    --_________________________________________________________________________
    --_________________________________________________________________________
    --GT16  (X1Y24)
    --____________________________CHANNEL PORTS________________________________
    --------------------------------- CPLL Ports -------------------------------
    gt16_cpllfbclklost_out                  : out  std_logic;
    gt16_cplllock_out                       : out  std_logic;
    gt16_cpllreset_in                       : in   std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    gt16_drpaddr_in                         : in   std_logic_vector(8 downto 0);
    gt16_drpdi_in                           : in   std_logic_vector(15 downto 0);
    gt16_drpdo_out                          : out  std_logic_vector(15 downto 0);
    gt16_drpen_in                           : in   std_logic;
    gt16_drprdy_out                         : out  std_logic;
    gt16_drpwe_in                           : in   std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    gt16_eyescanreset_in                    : in   std_logic;
    gt16_rxuserrdy_in                       : in   std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    gt16_eyescandataerror_out               : out  std_logic;
    gt16_eyescantrigger_in                  : in   std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    gt16_dmonitorout_out                    : out  std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    gt16_rxdata_out                         : out  std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    gt16_rxdisperr_out                      : out  std_logic_vector(3 downto 0);
    gt16_rxnotintable_out                   : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    gt16_gthrxn_in                          : in   std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    gt16_rxbyteisaligned_out                : out  std_logic;
    gt16_rxmcommaalignen_in                 : in   std_logic;
    gt16_rxpcommaalignen_in                 : in   std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    gt16_rxmonitorout_out                   : out  std_logic_vector(6 downto 0);
    gt16_rxmonitorsel_in                    : in   std_logic_vector(1 downto 0);
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    gt16_gtrxreset_in                       : in   std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    gt16_rxpolarity_in                      : in   std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    gt16_rxcharisk_out                      : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    gt16_gthrxp_in                          : in   std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    gt16_rxresetdone_out                    : out  std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    gt16_gttxreset_in                       : in   std_logic;
    gt16_txuserrdy_in                       : in   std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    gt16_txdata_in                          : in   std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    gt16_gthtxn_out                         : out  std_logic;
    gt16_gthtxp_out                         : out  std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    gt16_txoutclkfabric_out                 : out  std_logic;
    gt16_txoutclkpcs_out                    : out  std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    gt16_txresetdone_out                    : out  std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    gt16_txpolarity_in                      : in   std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    gt16_txcharisk_in                       : in   std_logic_vector(3 downto 0);

    --_________________________________________________________________________
    --_________________________________________________________________________
    --GT17  (X1Y25)
    --____________________________CHANNEL PORTS________________________________
    --------------------------------- CPLL Ports -------------------------------
    gt17_cpllfbclklost_out                  : out  std_logic;
    gt17_cplllock_out                       : out  std_logic;
    gt17_cpllreset_in                       : in   std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    gt17_drpaddr_in                         : in   std_logic_vector(8 downto 0);
    gt17_drpdi_in                           : in   std_logic_vector(15 downto 0);
    gt17_drpdo_out                          : out  std_logic_vector(15 downto 0);
    gt17_drpen_in                           : in   std_logic;
    gt17_drprdy_out                         : out  std_logic;
    gt17_drpwe_in                           : in   std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    gt17_eyescanreset_in                    : in   std_logic;
    gt17_rxuserrdy_in                       : in   std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    gt17_eyescandataerror_out               : out  std_logic;
    gt17_eyescantrigger_in                  : in   std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    gt17_dmonitorout_out                    : out  std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    gt17_rxdata_out                         : out  std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    gt17_rxdisperr_out                      : out  std_logic_vector(3 downto 0);
    gt17_rxnotintable_out                   : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    gt17_gthrxn_in                          : in   std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    gt17_rxbyteisaligned_out                : out  std_logic;
    gt17_rxmcommaalignen_in                 : in   std_logic;
    gt17_rxpcommaalignen_in                 : in   std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    gt17_rxmonitorout_out                   : out  std_logic_vector(6 downto 0);
    gt17_rxmonitorsel_in                    : in   std_logic_vector(1 downto 0);
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    gt17_gtrxreset_in                       : in   std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    gt17_rxpolarity_in                      : in   std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    gt17_rxcharisk_out                      : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    gt17_gthrxp_in                          : in   std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    gt17_rxresetdone_out                    : out  std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    gt17_gttxreset_in                       : in   std_logic;
    gt17_txuserrdy_in                       : in   std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    gt17_txdata_in                          : in   std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    gt17_gthtxn_out                         : out  std_logic;
    gt17_gthtxp_out                         : out  std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    gt17_txoutclkfabric_out                 : out  std_logic;
    gt17_txoutclkpcs_out                    : out  std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    gt17_txresetdone_out                    : out  std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    gt17_txpolarity_in                      : in   std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    gt17_txcharisk_in                       : in   std_logic_vector(3 downto 0);

    --_________________________________________________________________________
    --_________________________________________________________________________
    --GT18  (X1Y26)
    --____________________________CHANNEL PORTS________________________________
    --------------------------------- CPLL Ports -------------------------------
    gt18_cpllfbclklost_out                  : out  std_logic;
    gt18_cplllock_out                       : out  std_logic;
    gt18_cpllreset_in                       : in   std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    gt18_drpaddr_in                         : in   std_logic_vector(8 downto 0);
    gt18_drpdi_in                           : in   std_logic_vector(15 downto 0);
    gt18_drpdo_out                          : out  std_logic_vector(15 downto 0);
    gt18_drpen_in                           : in   std_logic;
    gt18_drprdy_out                         : out  std_logic;
    gt18_drpwe_in                           : in   std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    gt18_eyescanreset_in                    : in   std_logic;
    gt18_rxuserrdy_in                       : in   std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    gt18_eyescandataerror_out               : out  std_logic;
    gt18_eyescantrigger_in                  : in   std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    gt18_dmonitorout_out                    : out  std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    gt18_rxdata_out                         : out  std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    gt18_rxdisperr_out                      : out  std_logic_vector(3 downto 0);
    gt18_rxnotintable_out                   : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    gt18_gthrxn_in                          : in   std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    gt18_rxbyteisaligned_out                : out  std_logic;
    gt18_rxmcommaalignen_in                 : in   std_logic;
    gt18_rxpcommaalignen_in                 : in   std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    gt18_rxmonitorout_out                   : out  std_logic_vector(6 downto 0);
    gt18_rxmonitorsel_in                    : in   std_logic_vector(1 downto 0);
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    gt18_gtrxreset_in                       : in   std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    gt18_rxpolarity_in                      : in   std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    gt18_rxcharisk_out                      : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    gt18_gthrxp_in                          : in   std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    gt18_rxresetdone_out                    : out  std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    gt18_gttxreset_in                       : in   std_logic;
    gt18_txuserrdy_in                       : in   std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    gt18_txdata_in                          : in   std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    gt18_gthtxn_out                         : out  std_logic;
    gt18_gthtxp_out                         : out  std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    gt18_txoutclkfabric_out                 : out  std_logic;
    gt18_txoutclkpcs_out                    : out  std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    gt18_txresetdone_out                    : out  std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    gt18_txpolarity_in                      : in   std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    gt18_txcharisk_in                       : in   std_logic_vector(3 downto 0);

    --_________________________________________________________________________
    --_________________________________________________________________________
    --GT19  (X1Y27)
    --____________________________CHANNEL PORTS________________________________
    --------------------------------- CPLL Ports -------------------------------
    gt19_cpllfbclklost_out                  : out  std_logic;
    gt19_cplllock_out                       : out  std_logic;
    gt19_cpllreset_in                       : in   std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    gt19_drpaddr_in                         : in   std_logic_vector(8 downto 0);
    gt19_drpdi_in                           : in   std_logic_vector(15 downto 0);
    gt19_drpdo_out                          : out  std_logic_vector(15 downto 0);
    gt19_drpen_in                           : in   std_logic;
    gt19_drprdy_out                         : out  std_logic;
    gt19_drpwe_in                           : in   std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    gt19_eyescanreset_in                    : in   std_logic;
    gt19_rxuserrdy_in                       : in   std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    gt19_eyescandataerror_out               : out  std_logic;
    gt19_eyescantrigger_in                  : in   std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    gt19_dmonitorout_out                    : out  std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    gt19_rxdata_out                         : out  std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    gt19_rxdisperr_out                      : out  std_logic_vector(3 downto 0);
    gt19_rxnotintable_out                   : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    gt19_gthrxn_in                          : in   std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    gt19_rxbyteisaligned_out                : out  std_logic;
    gt19_rxmcommaalignen_in                 : in   std_logic;
    gt19_rxpcommaalignen_in                 : in   std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    gt19_rxmonitorout_out                   : out  std_logic_vector(6 downto 0);
    gt19_rxmonitorsel_in                    : in   std_logic_vector(1 downto 0);
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    gt19_gtrxreset_in                       : in   std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    gt19_rxpolarity_in                      : in   std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    gt19_rxcharisk_out                      : out  std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    gt19_gthrxp_in                          : in   std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    gt19_rxresetdone_out                    : out  std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    gt19_gttxreset_in                       : in   std_logic;
    gt19_txuserrdy_in                       : in   std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    gt19_txdata_in                          : in   std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    gt19_gthtxn_out                         : out  std_logic;
    gt19_gthtxp_out                         : out  std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    gt19_txoutclkfabric_out                 : out  std_logic;
    gt19_txoutclkpcs_out                    : out  std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    gt19_txresetdone_out                    : out  std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    gt19_txpolarity_in                      : in   std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    gt19_txcharisk_in                       : in   std_logic_vector(3 downto 0);


    --____________________________COMMON PORTS________________________________
     GT0_QPLLOUTCLK_OUT  : out std_logic;
     GT0_QPLLOUTREFCLK_OUT : out std_logic;
    --____________________________COMMON PORTS________________________________
     GT1_QPLLOUTCLK_OUT  : out std_logic;
     GT1_QPLLOUTREFCLK_OUT : out std_logic;
    --____________________________COMMON PORTS________________________________
     GT2_QPLLOUTCLK_OUT  : out std_logic;
     GT2_QPLLOUTREFCLK_OUT : out std_logic;
    --____________________________COMMON PORTS________________________________
     GT3_QPLLOUTCLK_OUT  : out std_logic;
     GT3_QPLLOUTREFCLK_OUT : out std_logic;
    --____________________________COMMON PORTS________________________________
     GT4_QPLLOUTCLK_OUT  : out std_logic;
     GT4_QPLLOUTREFCLK_OUT : out std_logic;

        DRP_CLK_O : out std_logic;
SYSCLK_IN_P                             : in   std_logic;
SYSCLK_IN_N                             : in   std_logic
);
end component;



component gt625_fab20_GT_FRAME_GEN 
generic
(
     WORDS_IN_BRAM    : integer := 512
);
port
(
    -- User Interface
    TX_DATA_OUT             : out   std_logic_vector(79 downto 0);
    TXCTRL_OUT              : out   std_logic_vector(7 downto 0); 
    -- System Interface
    USER_CLK                : in    std_logic;      
    SYSTEM_RESET            : in    std_logic
); 
end component;

component gt625_fab20_GT_FRAME_CHECK 
generic
(
    RX_DATA_WIDTH            : integer := 16;
    RXCTRL_WIDTH             : integer := 2; 
    WORDS_IN_BRAM            : integer := 256;
    CHANBOND_SEQ_LEN         : integer := 1;
    COMMA_DOUBLE             : std_logic_vector(15 downto 0) := x"f628";
    START_OF_PACKET_CHAR     : std_logic_vector(31 downto 0) := x"060504bc"
);
port
(
    -- User Interface
    RX_DATA_IN               : in  std_logic_vector((RX_DATA_WIDTH-1) downto 0);
    RXCTRL_IN                : in  std_logic_vector((RXCTRL_WIDTH-1) downto 0); 
    RXENMCOMMADET_OUT        : out std_logic;
    RXENPCOMMADET_OUT        : out std_logic;
    RX_ENCHAN_SYNC_OUT       : out std_logic;
    RX_CHANBOND_SEQ_IN       : in  std_logic;

    -- Control Interface
    INC_IN                   : in  std_logic; 
    INC_OUT                  : out std_logic; 
    PATTERN_MATCHB_OUT       : out std_logic;
    RESET_ON_ERROR_IN        : in  std_logic;


    -- Error Monitoring
    ERROR_COUNT_OUT          : out std_logic_vector(7 downto 0);

    -- Track Data
    TRACK_DATA_OUT           : out std_logic;

 

    -- System Interface
    USER_CLK                 : in std_logic;       
    SYSTEM_RESET             : in std_logic
);
end component;

component vio_0 
port (
    clk : in std_logic;
    probe_in0 : in std_logic_vector(0 downto 0);
    probe_out0 : out std_logic_vector(0 downto 0)
);
end component;

component ila_0 
port (
    clk : in std_logic;
    probe0 : in std_logic_vector(79 downto 0);
    probe1: in std_logic_vector(7 downto 0);
    probe2: in std_logic_vector(0 downto 0);
    probe3: in std_logic_vector(1 downto 0);
    probe4: in std_logic_vector(7 downto 0);
    probe5: in std_logic_vector(0 downto 0);
    probe6: in std_logic_vector(0 downto 0)
); 
end component;

component ila_1 
port (
    clk : in std_logic;
    probe0: in std_logic_vector(0 downto 0);
    probe1: in std_logic_vector(0 downto 0)
); 
end component;


--***********************************Parameter Declarations********************

    constant DLY : time := 1 ns;

--************************** Register Declarations ****************************
attribute ASYNC_REG                        : string;
    signal   gt0_txfsmresetdone_i            : std_logic;
signal   gt0_rxfsmresetdone_i            : std_logic;
    signal   gt0_txfsmresetdone_r            : std_logic;
    signal   gt0_txfsmresetdone_r2           : std_logic;
attribute ASYNC_REG of gt0_txfsmresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt0_txfsmresetdone_r2     : signal is "TRUE";
signal   gt0_rxresetdone_r               : std_logic;
signal   gt0_rxresetdone_r2              : std_logic;
signal   gt0_rxresetdone_r3              : std_logic;
attribute ASYNC_REG of gt0_rxresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt0_rxresetdone_r2     : signal is "TRUE";
attribute ASYNC_REG of gt0_rxresetdone_r3     : signal is "TRUE";


    signal   gt1_txfsmresetdone_i            : std_logic;
signal   gt1_rxfsmresetdone_i            : std_logic;
    signal   gt1_txfsmresetdone_r            : std_logic;
    signal   gt1_txfsmresetdone_r2           : std_logic;
attribute ASYNC_REG of gt1_txfsmresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt1_txfsmresetdone_r2     : signal is "TRUE";
signal   gt1_rxresetdone_r               : std_logic;
signal   gt1_rxresetdone_r2              : std_logic;
signal   gt1_rxresetdone_r3              : std_logic;
attribute ASYNC_REG of gt1_rxresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt1_rxresetdone_r2     : signal is "TRUE";
attribute ASYNC_REG of gt1_rxresetdone_r3     : signal is "TRUE";


    signal   gt2_txfsmresetdone_i            : std_logic;
signal   gt2_rxfsmresetdone_i            : std_logic;
    signal   gt2_txfsmresetdone_r            : std_logic;
    signal   gt2_txfsmresetdone_r2           : std_logic;
attribute ASYNC_REG of gt2_txfsmresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt2_txfsmresetdone_r2     : signal is "TRUE";
signal   gt2_rxresetdone_r               : std_logic;
signal   gt2_rxresetdone_r2              : std_logic;
signal   gt2_rxresetdone_r3              : std_logic;
attribute ASYNC_REG of gt2_rxresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt2_rxresetdone_r2     : signal is "TRUE";
attribute ASYNC_REG of gt2_rxresetdone_r3     : signal is "TRUE";


    signal   gt3_txfsmresetdone_i            : std_logic;
signal   gt3_rxfsmresetdone_i            : std_logic;
    signal   gt3_txfsmresetdone_r            : std_logic;
    signal   gt3_txfsmresetdone_r2           : std_logic;
attribute ASYNC_REG of gt3_txfsmresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt3_txfsmresetdone_r2     : signal is "TRUE";
signal   gt3_rxresetdone_r               : std_logic;
signal   gt3_rxresetdone_r2              : std_logic;
signal   gt3_rxresetdone_r3              : std_logic;
attribute ASYNC_REG of gt3_rxresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt3_rxresetdone_r2     : signal is "TRUE";
attribute ASYNC_REG of gt3_rxresetdone_r3     : signal is "TRUE";


    signal   gt4_txfsmresetdone_i            : std_logic;
signal   gt4_rxfsmresetdone_i            : std_logic;
    signal   gt4_txfsmresetdone_r            : std_logic;
    signal   gt4_txfsmresetdone_r2           : std_logic;
attribute ASYNC_REG of gt4_txfsmresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt4_txfsmresetdone_r2     : signal is "TRUE";
signal   gt4_rxresetdone_r               : std_logic;
signal   gt4_rxresetdone_r2              : std_logic;
signal   gt4_rxresetdone_r3              : std_logic;
attribute ASYNC_REG of gt4_rxresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt4_rxresetdone_r2     : signal is "TRUE";
attribute ASYNC_REG of gt4_rxresetdone_r3     : signal is "TRUE";


    signal   gt5_txfsmresetdone_i            : std_logic;
signal   gt5_rxfsmresetdone_i            : std_logic;
    signal   gt5_txfsmresetdone_r            : std_logic;
    signal   gt5_txfsmresetdone_r2           : std_logic;
attribute ASYNC_REG of gt5_txfsmresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt5_txfsmresetdone_r2     : signal is "TRUE";
signal   gt5_rxresetdone_r               : std_logic;
signal   gt5_rxresetdone_r2              : std_logic;
signal   gt5_rxresetdone_r3              : std_logic;
attribute ASYNC_REG of gt5_rxresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt5_rxresetdone_r2     : signal is "TRUE";
attribute ASYNC_REG of gt5_rxresetdone_r3     : signal is "TRUE";


    signal   gt6_txfsmresetdone_i            : std_logic;
signal   gt6_rxfsmresetdone_i            : std_logic;
    signal   gt6_txfsmresetdone_r            : std_logic;
    signal   gt6_txfsmresetdone_r2           : std_logic;
attribute ASYNC_REG of gt6_txfsmresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt6_txfsmresetdone_r2     : signal is "TRUE";
signal   gt6_rxresetdone_r               : std_logic;
signal   gt6_rxresetdone_r2              : std_logic;
signal   gt6_rxresetdone_r3              : std_logic;
attribute ASYNC_REG of gt6_rxresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt6_rxresetdone_r2     : signal is "TRUE";
attribute ASYNC_REG of gt6_rxresetdone_r3     : signal is "TRUE";


    signal   gt7_txfsmresetdone_i            : std_logic;
signal   gt7_rxfsmresetdone_i            : std_logic;
    signal   gt7_txfsmresetdone_r            : std_logic;
    signal   gt7_txfsmresetdone_r2           : std_logic;
attribute ASYNC_REG of gt7_txfsmresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt7_txfsmresetdone_r2     : signal is "TRUE";
signal   gt7_rxresetdone_r               : std_logic;
signal   gt7_rxresetdone_r2              : std_logic;
signal   gt7_rxresetdone_r3              : std_logic;
attribute ASYNC_REG of gt7_rxresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt7_rxresetdone_r2     : signal is "TRUE";
attribute ASYNC_REG of gt7_rxresetdone_r3     : signal is "TRUE";


    signal   gt8_txfsmresetdone_i            : std_logic;
signal   gt8_rxfsmresetdone_i            : std_logic;
    signal   gt8_txfsmresetdone_r            : std_logic;
    signal   gt8_txfsmresetdone_r2           : std_logic;
attribute ASYNC_REG of gt8_txfsmresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt8_txfsmresetdone_r2     : signal is "TRUE";
signal   gt8_rxresetdone_r               : std_logic;
signal   gt8_rxresetdone_r2              : std_logic;
signal   gt8_rxresetdone_r3              : std_logic;
attribute ASYNC_REG of gt8_rxresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt8_rxresetdone_r2     : signal is "TRUE";
attribute ASYNC_REG of gt8_rxresetdone_r3     : signal is "TRUE";


    signal   gt9_txfsmresetdone_i            : std_logic;
signal   gt9_rxfsmresetdone_i            : std_logic;
    signal   gt9_txfsmresetdone_r            : std_logic;
    signal   gt9_txfsmresetdone_r2           : std_logic;
attribute ASYNC_REG of gt9_txfsmresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt9_txfsmresetdone_r2     : signal is "TRUE";
signal   gt9_rxresetdone_r               : std_logic;
signal   gt9_rxresetdone_r2              : std_logic;
signal   gt9_rxresetdone_r3              : std_logic;
attribute ASYNC_REG of gt9_rxresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt9_rxresetdone_r2     : signal is "TRUE";
attribute ASYNC_REG of gt9_rxresetdone_r3     : signal is "TRUE";


    signal   gt10_txfsmresetdone_i           : std_logic;
signal   gt10_rxfsmresetdone_i           : std_logic;
    signal   gt10_txfsmresetdone_r           : std_logic;
    signal   gt10_txfsmresetdone_r2          : std_logic;
attribute ASYNC_REG of gt10_txfsmresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt10_txfsmresetdone_r2     : signal is "TRUE";
signal   gt10_rxresetdone_r              : std_logic;
signal   gt10_rxresetdone_r2             : std_logic;
signal   gt10_rxresetdone_r3             : std_logic;
attribute ASYNC_REG of gt10_rxresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt10_rxresetdone_r2     : signal is "TRUE";
attribute ASYNC_REG of gt10_rxresetdone_r3     : signal is "TRUE";


    signal   gt11_txfsmresetdone_i           : std_logic;
signal   gt11_rxfsmresetdone_i           : std_logic;
    signal   gt11_txfsmresetdone_r           : std_logic;
    signal   gt11_txfsmresetdone_r2          : std_logic;
attribute ASYNC_REG of gt11_txfsmresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt11_txfsmresetdone_r2     : signal is "TRUE";
signal   gt11_rxresetdone_r              : std_logic;
signal   gt11_rxresetdone_r2             : std_logic;
signal   gt11_rxresetdone_r3             : std_logic;
attribute ASYNC_REG of gt11_rxresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt11_rxresetdone_r2     : signal is "TRUE";
attribute ASYNC_REG of gt11_rxresetdone_r3     : signal is "TRUE";


    signal   gt12_txfsmresetdone_i           : std_logic;
signal   gt12_rxfsmresetdone_i           : std_logic;
    signal   gt12_txfsmresetdone_r           : std_logic;
    signal   gt12_txfsmresetdone_r2          : std_logic;
attribute ASYNC_REG of gt12_txfsmresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt12_txfsmresetdone_r2     : signal is "TRUE";
signal   gt12_rxresetdone_r              : std_logic;
signal   gt12_rxresetdone_r2             : std_logic;
signal   gt12_rxresetdone_r3             : std_logic;
attribute ASYNC_REG of gt12_rxresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt12_rxresetdone_r2     : signal is "TRUE";
attribute ASYNC_REG of gt12_rxresetdone_r3     : signal is "TRUE";


    signal   gt13_txfsmresetdone_i           : std_logic;
signal   gt13_rxfsmresetdone_i           : std_logic;
    signal   gt13_txfsmresetdone_r           : std_logic;
    signal   gt13_txfsmresetdone_r2          : std_logic;
attribute ASYNC_REG of gt13_txfsmresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt13_txfsmresetdone_r2     : signal is "TRUE";
signal   gt13_rxresetdone_r              : std_logic;
signal   gt13_rxresetdone_r2             : std_logic;
signal   gt13_rxresetdone_r3             : std_logic;
attribute ASYNC_REG of gt13_rxresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt13_rxresetdone_r2     : signal is "TRUE";
attribute ASYNC_REG of gt13_rxresetdone_r3     : signal is "TRUE";


    signal   gt14_txfsmresetdone_i           : std_logic;
signal   gt14_rxfsmresetdone_i           : std_logic;
    signal   gt14_txfsmresetdone_r           : std_logic;
    signal   gt14_txfsmresetdone_r2          : std_logic;
attribute ASYNC_REG of gt14_txfsmresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt14_txfsmresetdone_r2     : signal is "TRUE";
signal   gt14_rxresetdone_r              : std_logic;
signal   gt14_rxresetdone_r2             : std_logic;
signal   gt14_rxresetdone_r3             : std_logic;
attribute ASYNC_REG of gt14_rxresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt14_rxresetdone_r2     : signal is "TRUE";
attribute ASYNC_REG of gt14_rxresetdone_r3     : signal is "TRUE";


    signal   gt15_txfsmresetdone_i           : std_logic;
signal   gt15_rxfsmresetdone_i           : std_logic;
    signal   gt15_txfsmresetdone_r           : std_logic;
    signal   gt15_txfsmresetdone_r2          : std_logic;
attribute ASYNC_REG of gt15_txfsmresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt15_txfsmresetdone_r2     : signal is "TRUE";
signal   gt15_rxresetdone_r              : std_logic;
signal   gt15_rxresetdone_r2             : std_logic;
signal   gt15_rxresetdone_r3             : std_logic;
attribute ASYNC_REG of gt15_rxresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt15_rxresetdone_r2     : signal is "TRUE";
attribute ASYNC_REG of gt15_rxresetdone_r3     : signal is "TRUE";


    signal   gt16_txfsmresetdone_i           : std_logic;
signal   gt16_rxfsmresetdone_i           : std_logic;
    signal   gt16_txfsmresetdone_r           : std_logic;
    signal   gt16_txfsmresetdone_r2          : std_logic;
attribute ASYNC_REG of gt16_txfsmresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt16_txfsmresetdone_r2     : signal is "TRUE";
signal   gt16_rxresetdone_r              : std_logic;
signal   gt16_rxresetdone_r2             : std_logic;
signal   gt16_rxresetdone_r3             : std_logic;
attribute ASYNC_REG of gt16_rxresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt16_rxresetdone_r2     : signal is "TRUE";
attribute ASYNC_REG of gt16_rxresetdone_r3     : signal is "TRUE";


    signal   gt17_txfsmresetdone_i           : std_logic;
signal   gt17_rxfsmresetdone_i           : std_logic;
    signal   gt17_txfsmresetdone_r           : std_logic;
    signal   gt17_txfsmresetdone_r2          : std_logic;
attribute ASYNC_REG of gt17_txfsmresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt17_txfsmresetdone_r2     : signal is "TRUE";
signal   gt17_rxresetdone_r              : std_logic;
signal   gt17_rxresetdone_r2             : std_logic;
signal   gt17_rxresetdone_r3             : std_logic;
attribute ASYNC_REG of gt17_rxresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt17_rxresetdone_r2     : signal is "TRUE";
attribute ASYNC_REG of gt17_rxresetdone_r3     : signal is "TRUE";


    signal   gt18_txfsmresetdone_i           : std_logic;
signal   gt18_rxfsmresetdone_i           : std_logic;
    signal   gt18_txfsmresetdone_r           : std_logic;
    signal   gt18_txfsmresetdone_r2          : std_logic;
attribute ASYNC_REG of gt18_txfsmresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt18_txfsmresetdone_r2     : signal is "TRUE";
signal   gt18_rxresetdone_r              : std_logic;
signal   gt18_rxresetdone_r2             : std_logic;
signal   gt18_rxresetdone_r3             : std_logic;
attribute ASYNC_REG of gt18_rxresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt18_rxresetdone_r2     : signal is "TRUE";
attribute ASYNC_REG of gt18_rxresetdone_r3     : signal is "TRUE";


    signal   gt19_txfsmresetdone_i           : std_logic;
signal   gt19_rxfsmresetdone_i           : std_logic;
    signal   gt19_txfsmresetdone_r           : std_logic;
    signal   gt19_txfsmresetdone_r2          : std_logic;
attribute ASYNC_REG of gt19_txfsmresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt19_txfsmresetdone_r2     : signal is "TRUE";
signal   gt19_rxresetdone_r              : std_logic;
signal   gt19_rxresetdone_r2             : std_logic;
signal   gt19_rxresetdone_r3             : std_logic;
attribute ASYNC_REG of gt19_rxresetdone_r     : signal is "TRUE";
attribute ASYNC_REG of gt19_rxresetdone_r2     : signal is "TRUE";
attribute ASYNC_REG of gt19_rxresetdone_r3     : signal is "TRUE";



--**************************** Wire Declarations ******************************
    -------------------------- GT Wrapper Wires ------------------------------
    --________________________________________________________________________
    --________________________________________________________________________
    --GT0  (X1Y8)

    --------------------------------- CPLL Ports -------------------------------
    signal  gt0_cpllfbclklost_i             : std_logic;
    signal  gt0_cplllock_i                  : std_logic;
    signal  gt0_cpllrefclklost_i            : std_logic;
    signal  gt0_cpllreset_i                 : std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    signal  gt0_drpaddr_i                   : std_logic_vector(8 downto 0);
    signal  gt0_drpdi_i                     : std_logic_vector(15 downto 0);
    signal  gt0_drpdo_i                     : std_logic_vector(15 downto 0);
    signal  gt0_drpen_i                     : std_logic;
    signal  gt0_drprdy_i                    : std_logic;
    signal  gt0_drpwe_i                     : std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    signal  gt0_eyescanreset_i              : std_logic;
    signal  gt0_rxuserrdy_i                 : std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    signal  gt0_eyescandataerror_i          : std_logic;
    signal  gt0_eyescantrigger_i            : std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    signal  gt0_dmonitorout_i               : std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    signal  gt0_rxdata_i                    : std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    signal  gt0_rxdisperr_i                 : std_logic_vector(3 downto 0);
    signal  gt0_rxnotintable_i              : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    signal  gt0_gthrxn_i                    : std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    signal  gt0_rxbyteisaligned_i           : std_logic;
    signal  gt0_rxmcommaalignen_i           : std_logic;
    signal  gt0_rxpcommaalignen_i           : std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    signal  gt0_rxmonitorout_i              : std_logic_vector(6 downto 0);
    signal  gt0_rxmonitorsel_i              : std_logic_vector(1 downto 0);
    --------------- Receive Ports - RX Fabric Output Control Ports -------------
    signal  gt0_rxoutclk_i                  : std_logic;
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    signal  gt0_gtrxreset_i                 : std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    signal  gt0_rxpolarity_i                : std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    signal  gt0_rxcharisk_i                 : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    signal  gt0_gthrxp_i                    : std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    signal  gt0_rxresetdone_i               : std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    signal  gt0_gttxreset_i                 : std_logic;
    signal  gt0_txuserrdy_i                 : std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    signal  gt0_txdata_i                    : std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    signal  gt0_gthtxn_i                    : std_logic;
    signal  gt0_gthtxp_i                    : std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    signal  gt0_txoutclk_i                  : std_logic;
    signal  gt0_txoutclkfabric_i            : std_logic;
    signal  gt0_txoutclkpcs_i               : std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    signal  gt0_txresetdone_i               : std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    signal  gt0_txpolarity_i                : std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    signal  gt0_txcharisk_i                 : std_logic_vector(3 downto 0);


    --________________________________________________________________________
    --________________________________________________________________________
    --GT1  (X1Y9)

    --------------------------------- CPLL Ports -------------------------------
    signal  gt1_cpllfbclklost_i             : std_logic;
    signal  gt1_cplllock_i                  : std_logic;
    signal  gt1_cpllrefclklost_i            : std_logic;
    signal  gt1_cpllreset_i                 : std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    signal  gt1_drpaddr_i                   : std_logic_vector(8 downto 0);
    signal  gt1_drpdi_i                     : std_logic_vector(15 downto 0);
    signal  gt1_drpdo_i                     : std_logic_vector(15 downto 0);
    signal  gt1_drpen_i                     : std_logic;
    signal  gt1_drprdy_i                    : std_logic;
    signal  gt1_drpwe_i                     : std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    signal  gt1_eyescanreset_i              : std_logic;
    signal  gt1_rxuserrdy_i                 : std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    signal  gt1_eyescandataerror_i          : std_logic;
    signal  gt1_eyescantrigger_i            : std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    signal  gt1_dmonitorout_i               : std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    signal  gt1_rxdata_i                    : std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    signal  gt1_rxdisperr_i                 : std_logic_vector(3 downto 0);
    signal  gt1_rxnotintable_i              : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    signal  gt1_gthrxn_i                    : std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    signal  gt1_rxbyteisaligned_i           : std_logic;
    signal  gt1_rxmcommaalignen_i           : std_logic;
    signal  gt1_rxpcommaalignen_i           : std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    signal  gt1_rxmonitorout_i              : std_logic_vector(6 downto 0);
    signal  gt1_rxmonitorsel_i              : std_logic_vector(1 downto 0);
    --------------- Receive Ports - RX Fabric Output Control Ports -------------
    signal  gt1_rxoutclk_i                  : std_logic;
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    signal  gt1_gtrxreset_i                 : std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    signal  gt1_rxpolarity_i                : std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    signal  gt1_rxcharisk_i                 : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    signal  gt1_gthrxp_i                    : std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    signal  gt1_rxresetdone_i               : std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    signal  gt1_gttxreset_i                 : std_logic;
    signal  gt1_txuserrdy_i                 : std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    signal  gt1_txdata_i                    : std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    signal  gt1_gthtxn_i                    : std_logic;
    signal  gt1_gthtxp_i                    : std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    signal  gt1_txoutclk_i                  : std_logic;
    signal  gt1_txoutclkfabric_i            : std_logic;
    signal  gt1_txoutclkpcs_i               : std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    signal  gt1_txresetdone_i               : std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    signal  gt1_txpolarity_i                : std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    signal  gt1_txcharisk_i                 : std_logic_vector(3 downto 0);


    --________________________________________________________________________
    --________________________________________________________________________
    --GT2  (X1Y10)

    --------------------------------- CPLL Ports -------------------------------
    signal  gt2_cpllfbclklost_i             : std_logic;
    signal  gt2_cplllock_i                  : std_logic;
    signal  gt2_cpllrefclklost_i            : std_logic;
    signal  gt2_cpllreset_i                 : std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    signal  gt2_drpaddr_i                   : std_logic_vector(8 downto 0);
    signal  gt2_drpdi_i                     : std_logic_vector(15 downto 0);
    signal  gt2_drpdo_i                     : std_logic_vector(15 downto 0);
    signal  gt2_drpen_i                     : std_logic;
    signal  gt2_drprdy_i                    : std_logic;
    signal  gt2_drpwe_i                     : std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    signal  gt2_eyescanreset_i              : std_logic;
    signal  gt2_rxuserrdy_i                 : std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    signal  gt2_eyescandataerror_i          : std_logic;
    signal  gt2_eyescantrigger_i            : std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    signal  gt2_dmonitorout_i               : std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    signal  gt2_rxdata_i                    : std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    signal  gt2_rxdisperr_i                 : std_logic_vector(3 downto 0);
    signal  gt2_rxnotintable_i              : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    signal  gt2_gthrxn_i                    : std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    signal  gt2_rxbyteisaligned_i           : std_logic;
    signal  gt2_rxmcommaalignen_i           : std_logic;
    signal  gt2_rxpcommaalignen_i           : std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    signal  gt2_rxmonitorout_i              : std_logic_vector(6 downto 0);
    signal  gt2_rxmonitorsel_i              : std_logic_vector(1 downto 0);
    --------------- Receive Ports - RX Fabric Output Control Ports -------------
    signal  gt2_rxoutclk_i                  : std_logic;
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    signal  gt2_gtrxreset_i                 : std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    signal  gt2_rxpolarity_i                : std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    signal  gt2_rxcharisk_i                 : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    signal  gt2_gthrxp_i                    : std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    signal  gt2_rxresetdone_i               : std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    signal  gt2_gttxreset_i                 : std_logic;
    signal  gt2_txuserrdy_i                 : std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    signal  gt2_txdata_i                    : std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    signal  gt2_gthtxn_i                    : std_logic;
    signal  gt2_gthtxp_i                    : std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    signal  gt2_txoutclk_i                  : std_logic;
    signal  gt2_txoutclkfabric_i            : std_logic;
    signal  gt2_txoutclkpcs_i               : std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    signal  gt2_txresetdone_i               : std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    signal  gt2_txpolarity_i                : std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    signal  gt2_txcharisk_i                 : std_logic_vector(3 downto 0);


    --________________________________________________________________________
    --________________________________________________________________________
    --GT3  (X1Y11)

    --------------------------------- CPLL Ports -------------------------------
    signal  gt3_cpllfbclklost_i             : std_logic;
    signal  gt3_cplllock_i                  : std_logic;
    signal  gt3_cpllrefclklost_i            : std_logic;
    signal  gt3_cpllreset_i                 : std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    signal  gt3_drpaddr_i                   : std_logic_vector(8 downto 0);
    signal  gt3_drpdi_i                     : std_logic_vector(15 downto 0);
    signal  gt3_drpdo_i                     : std_logic_vector(15 downto 0);
    signal  gt3_drpen_i                     : std_logic;
    signal  gt3_drprdy_i                    : std_logic;
    signal  gt3_drpwe_i                     : std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    signal  gt3_eyescanreset_i              : std_logic;
    signal  gt3_rxuserrdy_i                 : std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    signal  gt3_eyescandataerror_i          : std_logic;
    signal  gt3_eyescantrigger_i            : std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    signal  gt3_dmonitorout_i               : std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    signal  gt3_rxdata_i                    : std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    signal  gt3_rxdisperr_i                 : std_logic_vector(3 downto 0);
    signal  gt3_rxnotintable_i              : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    signal  gt3_gthrxn_i                    : std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    signal  gt3_rxbyteisaligned_i           : std_logic;
    signal  gt3_rxmcommaalignen_i           : std_logic;
    signal  gt3_rxpcommaalignen_i           : std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    signal  gt3_rxmonitorout_i              : std_logic_vector(6 downto 0);
    signal  gt3_rxmonitorsel_i              : std_logic_vector(1 downto 0);
    --------------- Receive Ports - RX Fabric Output Control Ports -------------
    signal  gt3_rxoutclk_i                  : std_logic;
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    signal  gt3_gtrxreset_i                 : std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    signal  gt3_rxpolarity_i                : std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    signal  gt3_rxcharisk_i                 : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    signal  gt3_gthrxp_i                    : std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    signal  gt3_rxresetdone_i               : std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    signal  gt3_gttxreset_i                 : std_logic;
    signal  gt3_txuserrdy_i                 : std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    signal  gt3_txdata_i                    : std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    signal  gt3_gthtxn_i                    : std_logic;
    signal  gt3_gthtxp_i                    : std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    signal  gt3_txoutclk_i                  : std_logic;
    signal  gt3_txoutclkfabric_i            : std_logic;
    signal  gt3_txoutclkpcs_i               : std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    signal  gt3_txresetdone_i               : std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    signal  gt3_txpolarity_i                : std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    signal  gt3_txcharisk_i                 : std_logic_vector(3 downto 0);


    --________________________________________________________________________
    --________________________________________________________________________
    --GT4  (X1Y12)

    --------------------------------- CPLL Ports -------------------------------
    signal  gt4_cpllfbclklost_i             : std_logic;
    signal  gt4_cplllock_i                  : std_logic;
    signal  gt4_cpllrefclklost_i            : std_logic;
    signal  gt4_cpllreset_i                 : std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    signal  gt4_drpaddr_i                   : std_logic_vector(8 downto 0);
    signal  gt4_drpdi_i                     : std_logic_vector(15 downto 0);
    signal  gt4_drpdo_i                     : std_logic_vector(15 downto 0);
    signal  gt4_drpen_i                     : std_logic;
    signal  gt4_drprdy_i                    : std_logic;
    signal  gt4_drpwe_i                     : std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    signal  gt4_eyescanreset_i              : std_logic;
    signal  gt4_rxuserrdy_i                 : std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    signal  gt4_eyescandataerror_i          : std_logic;
    signal  gt4_eyescantrigger_i            : std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    signal  gt4_dmonitorout_i               : std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    signal  gt4_rxdata_i                    : std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    signal  gt4_rxdisperr_i                 : std_logic_vector(3 downto 0);
    signal  gt4_rxnotintable_i              : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    signal  gt4_gthrxn_i                    : std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    signal  gt4_rxbyteisaligned_i           : std_logic;
    signal  gt4_rxmcommaalignen_i           : std_logic;
    signal  gt4_rxpcommaalignen_i           : std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    signal  gt4_rxmonitorout_i              : std_logic_vector(6 downto 0);
    signal  gt4_rxmonitorsel_i              : std_logic_vector(1 downto 0);
    --------------- Receive Ports - RX Fabric Output Control Ports -------------
    signal  gt4_rxoutclk_i                  : std_logic;
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    signal  gt4_gtrxreset_i                 : std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    signal  gt4_rxpolarity_i                : std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    signal  gt4_rxcharisk_i                 : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    signal  gt4_gthrxp_i                    : std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    signal  gt4_rxresetdone_i               : std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    signal  gt4_gttxreset_i                 : std_logic;
    signal  gt4_txuserrdy_i                 : std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    signal  gt4_txdata_i                    : std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    signal  gt4_gthtxn_i                    : std_logic;
    signal  gt4_gthtxp_i                    : std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    signal  gt4_txoutclk_i                  : std_logic;
    signal  gt4_txoutclkfabric_i            : std_logic;
    signal  gt4_txoutclkpcs_i               : std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    signal  gt4_txresetdone_i               : std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    signal  gt4_txpolarity_i                : std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    signal  gt4_txcharisk_i                 : std_logic_vector(3 downto 0);


    --________________________________________________________________________
    --________________________________________________________________________
    --GT5  (X1Y13)

    --------------------------------- CPLL Ports -------------------------------
    signal  gt5_cpllfbclklost_i             : std_logic;
    signal  gt5_cplllock_i                  : std_logic;
    signal  gt5_cpllrefclklost_i            : std_logic;
    signal  gt5_cpllreset_i                 : std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    signal  gt5_drpaddr_i                   : std_logic_vector(8 downto 0);
    signal  gt5_drpdi_i                     : std_logic_vector(15 downto 0);
    signal  gt5_drpdo_i                     : std_logic_vector(15 downto 0);
    signal  gt5_drpen_i                     : std_logic;
    signal  gt5_drprdy_i                    : std_logic;
    signal  gt5_drpwe_i                     : std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    signal  gt5_eyescanreset_i              : std_logic;
    signal  gt5_rxuserrdy_i                 : std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    signal  gt5_eyescandataerror_i          : std_logic;
    signal  gt5_eyescantrigger_i            : std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    signal  gt5_dmonitorout_i               : std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    signal  gt5_rxdata_i                    : std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    signal  gt5_rxdisperr_i                 : std_logic_vector(3 downto 0);
    signal  gt5_rxnotintable_i              : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    signal  gt5_gthrxn_i                    : std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    signal  gt5_rxbyteisaligned_i           : std_logic;
    signal  gt5_rxmcommaalignen_i           : std_logic;
    signal  gt5_rxpcommaalignen_i           : std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    signal  gt5_rxmonitorout_i              : std_logic_vector(6 downto 0);
    signal  gt5_rxmonitorsel_i              : std_logic_vector(1 downto 0);
    --------------- Receive Ports - RX Fabric Output Control Ports -------------
    signal  gt5_rxoutclk_i                  : std_logic;
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    signal  gt5_gtrxreset_i                 : std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    signal  gt5_rxpolarity_i                : std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    signal  gt5_rxcharisk_i                 : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    signal  gt5_gthrxp_i                    : std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    signal  gt5_rxresetdone_i               : std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    signal  gt5_gttxreset_i                 : std_logic;
    signal  gt5_txuserrdy_i                 : std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    signal  gt5_txdata_i                    : std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    signal  gt5_gthtxn_i                    : std_logic;
    signal  gt5_gthtxp_i                    : std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    signal  gt5_txoutclk_i                  : std_logic;
    signal  gt5_txoutclkfabric_i            : std_logic;
    signal  gt5_txoutclkpcs_i               : std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    signal  gt5_txresetdone_i               : std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    signal  gt5_txpolarity_i                : std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    signal  gt5_txcharisk_i                 : std_logic_vector(3 downto 0);


    --________________________________________________________________________
    --________________________________________________________________________
    --GT6  (X1Y14)

    --------------------------------- CPLL Ports -------------------------------
    signal  gt6_cpllfbclklost_i             : std_logic;
    signal  gt6_cplllock_i                  : std_logic;
    signal  gt6_cpllrefclklost_i            : std_logic;
    signal  gt6_cpllreset_i                 : std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    signal  gt6_drpaddr_i                   : std_logic_vector(8 downto 0);
    signal  gt6_drpdi_i                     : std_logic_vector(15 downto 0);
    signal  gt6_drpdo_i                     : std_logic_vector(15 downto 0);
    signal  gt6_drpen_i                     : std_logic;
    signal  gt6_drprdy_i                    : std_logic;
    signal  gt6_drpwe_i                     : std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    signal  gt6_eyescanreset_i              : std_logic;
    signal  gt6_rxuserrdy_i                 : std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    signal  gt6_eyescandataerror_i          : std_logic;
    signal  gt6_eyescantrigger_i            : std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    signal  gt6_dmonitorout_i               : std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    signal  gt6_rxdata_i                    : std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    signal  gt6_rxdisperr_i                 : std_logic_vector(3 downto 0);
    signal  gt6_rxnotintable_i              : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    signal  gt6_gthrxn_i                    : std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    signal  gt6_rxbyteisaligned_i           : std_logic;
    signal  gt6_rxmcommaalignen_i           : std_logic;
    signal  gt6_rxpcommaalignen_i           : std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    signal  gt6_rxmonitorout_i              : std_logic_vector(6 downto 0);
    signal  gt6_rxmonitorsel_i              : std_logic_vector(1 downto 0);
    --------------- Receive Ports - RX Fabric Output Control Ports -------------
    signal  gt6_rxoutclk_i                  : std_logic;
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    signal  gt6_gtrxreset_i                 : std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    signal  gt6_rxpolarity_i                : std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    signal  gt6_rxcharisk_i                 : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    signal  gt6_gthrxp_i                    : std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    signal  gt6_rxresetdone_i               : std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    signal  gt6_gttxreset_i                 : std_logic;
    signal  gt6_txuserrdy_i                 : std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    signal  gt6_txdata_i                    : std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    signal  gt6_gthtxn_i                    : std_logic;
    signal  gt6_gthtxp_i                    : std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    signal  gt6_txoutclk_i                  : std_logic;
    signal  gt6_txoutclkfabric_i            : std_logic;
    signal  gt6_txoutclkpcs_i               : std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    signal  gt6_txresetdone_i               : std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    signal  gt6_txpolarity_i                : std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    signal  gt6_txcharisk_i                 : std_logic_vector(3 downto 0);


    --________________________________________________________________________
    --________________________________________________________________________
    --GT7  (X1Y15)

    --------------------------------- CPLL Ports -------------------------------
    signal  gt7_cpllfbclklost_i             : std_logic;
    signal  gt7_cplllock_i                  : std_logic;
    signal  gt7_cpllrefclklost_i            : std_logic;
    signal  gt7_cpllreset_i                 : std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    signal  gt7_drpaddr_i                   : std_logic_vector(8 downto 0);
    signal  gt7_drpdi_i                     : std_logic_vector(15 downto 0);
    signal  gt7_drpdo_i                     : std_logic_vector(15 downto 0);
    signal  gt7_drpen_i                     : std_logic;
    signal  gt7_drprdy_i                    : std_logic;
    signal  gt7_drpwe_i                     : std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    signal  gt7_eyescanreset_i              : std_logic;
    signal  gt7_rxuserrdy_i                 : std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    signal  gt7_eyescandataerror_i          : std_logic;
    signal  gt7_eyescantrigger_i            : std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    signal  gt7_dmonitorout_i               : std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    signal  gt7_rxdata_i                    : std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    signal  gt7_rxdisperr_i                 : std_logic_vector(3 downto 0);
    signal  gt7_rxnotintable_i              : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    signal  gt7_gthrxn_i                    : std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    signal  gt7_rxbyteisaligned_i           : std_logic;
    signal  gt7_rxmcommaalignen_i           : std_logic;
    signal  gt7_rxpcommaalignen_i           : std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    signal  gt7_rxmonitorout_i              : std_logic_vector(6 downto 0);
    signal  gt7_rxmonitorsel_i              : std_logic_vector(1 downto 0);
    --------------- Receive Ports - RX Fabric Output Control Ports -------------
    signal  gt7_rxoutclk_i                  : std_logic;
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    signal  gt7_gtrxreset_i                 : std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    signal  gt7_rxpolarity_i                : std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    signal  gt7_rxcharisk_i                 : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    signal  gt7_gthrxp_i                    : std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    signal  gt7_rxresetdone_i               : std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    signal  gt7_gttxreset_i                 : std_logic;
    signal  gt7_txuserrdy_i                 : std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    signal  gt7_txdata_i                    : std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    signal  gt7_gthtxn_i                    : std_logic;
    signal  gt7_gthtxp_i                    : std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    signal  gt7_txoutclk_i                  : std_logic;
    signal  gt7_txoutclkfabric_i            : std_logic;
    signal  gt7_txoutclkpcs_i               : std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    signal  gt7_txresetdone_i               : std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    signal  gt7_txpolarity_i                : std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    signal  gt7_txcharisk_i                 : std_logic_vector(3 downto 0);


    --________________________________________________________________________
    --________________________________________________________________________
    --GT8  (X1Y16)

    --------------------------------- CPLL Ports -------------------------------
    signal  gt8_cpllfbclklost_i             : std_logic;
    signal  gt8_cplllock_i                  : std_logic;
    signal  gt8_cpllrefclklost_i            : std_logic;
    signal  gt8_cpllreset_i                 : std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    signal  gt8_drpaddr_i                   : std_logic_vector(8 downto 0);
    signal  gt8_drpdi_i                     : std_logic_vector(15 downto 0);
    signal  gt8_drpdo_i                     : std_logic_vector(15 downto 0);
    signal  gt8_drpen_i                     : std_logic;
    signal  gt8_drprdy_i                    : std_logic;
    signal  gt8_drpwe_i                     : std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    signal  gt8_eyescanreset_i              : std_logic;
    signal  gt8_rxuserrdy_i                 : std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    signal  gt8_eyescandataerror_i          : std_logic;
    signal  gt8_eyescantrigger_i            : std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    signal  gt8_dmonitorout_i               : std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    signal  gt8_rxdata_i                    : std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    signal  gt8_rxdisperr_i                 : std_logic_vector(3 downto 0);
    signal  gt8_rxnotintable_i              : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    signal  gt8_gthrxn_i                    : std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    signal  gt8_rxbyteisaligned_i           : std_logic;
    signal  gt8_rxmcommaalignen_i           : std_logic;
    signal  gt8_rxpcommaalignen_i           : std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    signal  gt8_rxmonitorout_i              : std_logic_vector(6 downto 0);
    signal  gt8_rxmonitorsel_i              : std_logic_vector(1 downto 0);
    --------------- Receive Ports - RX Fabric Output Control Ports -------------
    signal  gt8_rxoutclk_i                  : std_logic;
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    signal  gt8_gtrxreset_i                 : std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    signal  gt8_rxpolarity_i                : std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    signal  gt8_rxcharisk_i                 : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    signal  gt8_gthrxp_i                    : std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    signal  gt8_rxresetdone_i               : std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    signal  gt8_gttxreset_i                 : std_logic;
    signal  gt8_txuserrdy_i                 : std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    signal  gt8_txdata_i                    : std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    signal  gt8_gthtxn_i                    : std_logic;
    signal  gt8_gthtxp_i                    : std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    signal  gt8_txoutclk_i                  : std_logic;
    signal  gt8_txoutclkfabric_i            : std_logic;
    signal  gt8_txoutclkpcs_i               : std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    signal  gt8_txresetdone_i               : std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    signal  gt8_txpolarity_i                : std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    signal  gt8_txcharisk_i                 : std_logic_vector(3 downto 0);


    --________________________________________________________________________
    --________________________________________________________________________
    --GT9  (X1Y17)

    --------------------------------- CPLL Ports -------------------------------
    signal  gt9_cpllfbclklost_i             : std_logic;
    signal  gt9_cplllock_i                  : std_logic;
    signal  gt9_cpllrefclklost_i            : std_logic;
    signal  gt9_cpllreset_i                 : std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    signal  gt9_drpaddr_i                   : std_logic_vector(8 downto 0);
    signal  gt9_drpdi_i                     : std_logic_vector(15 downto 0);
    signal  gt9_drpdo_i                     : std_logic_vector(15 downto 0);
    signal  gt9_drpen_i                     : std_logic;
    signal  gt9_drprdy_i                    : std_logic;
    signal  gt9_drpwe_i                     : std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    signal  gt9_eyescanreset_i              : std_logic;
    signal  gt9_rxuserrdy_i                 : std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    signal  gt9_eyescandataerror_i          : std_logic;
    signal  gt9_eyescantrigger_i            : std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    signal  gt9_dmonitorout_i               : std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    signal  gt9_rxdata_i                    : std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    signal  gt9_rxdisperr_i                 : std_logic_vector(3 downto 0);
    signal  gt9_rxnotintable_i              : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    signal  gt9_gthrxn_i                    : std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    signal  gt9_rxbyteisaligned_i           : std_logic;
    signal  gt9_rxmcommaalignen_i           : std_logic;
    signal  gt9_rxpcommaalignen_i           : std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    signal  gt9_rxmonitorout_i              : std_logic_vector(6 downto 0);
    signal  gt9_rxmonitorsel_i              : std_logic_vector(1 downto 0);
    --------------- Receive Ports - RX Fabric Output Control Ports -------------
    signal  gt9_rxoutclk_i                  : std_logic;
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    signal  gt9_gtrxreset_i                 : std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    signal  gt9_rxpolarity_i                : std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    signal  gt9_rxcharisk_i                 : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    signal  gt9_gthrxp_i                    : std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    signal  gt9_rxresetdone_i               : std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    signal  gt9_gttxreset_i                 : std_logic;
    signal  gt9_txuserrdy_i                 : std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    signal  gt9_txdata_i                    : std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    signal  gt9_gthtxn_i                    : std_logic;
    signal  gt9_gthtxp_i                    : std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    signal  gt9_txoutclk_i                  : std_logic;
    signal  gt9_txoutclkfabric_i            : std_logic;
    signal  gt9_txoutclkpcs_i               : std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    signal  gt9_txresetdone_i               : std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    signal  gt9_txpolarity_i                : std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    signal  gt9_txcharisk_i                 : std_logic_vector(3 downto 0);


    --________________________________________________________________________
    --________________________________________________________________________
    --GT10  (X1Y18)

    --------------------------------- CPLL Ports -------------------------------
    signal  gt10_cpllfbclklost_i            : std_logic;
    signal  gt10_cplllock_i                 : std_logic;
    signal  gt10_cpllrefclklost_i           : std_logic;
    signal  gt10_cpllreset_i                : std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    signal  gt10_drpaddr_i                  : std_logic_vector(8 downto 0);
    signal  gt10_drpdi_i                    : std_logic_vector(15 downto 0);
    signal  gt10_drpdo_i                    : std_logic_vector(15 downto 0);
    signal  gt10_drpen_i                    : std_logic;
    signal  gt10_drprdy_i                   : std_logic;
    signal  gt10_drpwe_i                    : std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    signal  gt10_eyescanreset_i             : std_logic;
    signal  gt10_rxuserrdy_i                : std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    signal  gt10_eyescandataerror_i         : std_logic;
    signal  gt10_eyescantrigger_i           : std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    signal  gt10_dmonitorout_i              : std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    signal  gt10_rxdata_i                   : std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    signal  gt10_rxdisperr_i                : std_logic_vector(3 downto 0);
    signal  gt10_rxnotintable_i             : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    signal  gt10_gthrxn_i                   : std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    signal  gt10_rxbyteisaligned_i          : std_logic;
    signal  gt10_rxmcommaalignen_i          : std_logic;
    signal  gt10_rxpcommaalignen_i          : std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    signal  gt10_rxmonitorout_i             : std_logic_vector(6 downto 0);
    signal  gt10_rxmonitorsel_i             : std_logic_vector(1 downto 0);
    --------------- Receive Ports - RX Fabric Output Control Ports -------------
    signal  gt10_rxoutclk_i                 : std_logic;
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    signal  gt10_gtrxreset_i                : std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    signal  gt10_rxpolarity_i               : std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    signal  gt10_rxcharisk_i                : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    signal  gt10_gthrxp_i                   : std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    signal  gt10_rxresetdone_i              : std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    signal  gt10_gttxreset_i                : std_logic;
    signal  gt10_txuserrdy_i                : std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    signal  gt10_txdata_i                   : std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    signal  gt10_gthtxn_i                   : std_logic;
    signal  gt10_gthtxp_i                   : std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    signal  gt10_txoutclk_i                 : std_logic;
    signal  gt10_txoutclkfabric_i           : std_logic;
    signal  gt10_txoutclkpcs_i              : std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    signal  gt10_txresetdone_i              : std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    signal  gt10_txpolarity_i               : std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    signal  gt10_txcharisk_i                : std_logic_vector(3 downto 0);


    --________________________________________________________________________
    --________________________________________________________________________
    --GT11  (X1Y19)

    --------------------------------- CPLL Ports -------------------------------
    signal  gt11_cpllfbclklost_i            : std_logic;
    signal  gt11_cplllock_i                 : std_logic;
    signal  gt11_cpllrefclklost_i           : std_logic;
    signal  gt11_cpllreset_i                : std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    signal  gt11_drpaddr_i                  : std_logic_vector(8 downto 0);
    signal  gt11_drpdi_i                    : std_logic_vector(15 downto 0);
    signal  gt11_drpdo_i                    : std_logic_vector(15 downto 0);
    signal  gt11_drpen_i                    : std_logic;
    signal  gt11_drprdy_i                   : std_logic;
    signal  gt11_drpwe_i                    : std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    signal  gt11_eyescanreset_i             : std_logic;
    signal  gt11_rxuserrdy_i                : std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    signal  gt11_eyescandataerror_i         : std_logic;
    signal  gt11_eyescantrigger_i           : std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    signal  gt11_dmonitorout_i              : std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    signal  gt11_rxdata_i                   : std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    signal  gt11_rxdisperr_i                : std_logic_vector(3 downto 0);
    signal  gt11_rxnotintable_i             : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    signal  gt11_gthrxn_i                   : std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    signal  gt11_rxbyteisaligned_i          : std_logic;
    signal  gt11_rxmcommaalignen_i          : std_logic;
    signal  gt11_rxpcommaalignen_i          : std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    signal  gt11_rxmonitorout_i             : std_logic_vector(6 downto 0);
    signal  gt11_rxmonitorsel_i             : std_logic_vector(1 downto 0);
    --------------- Receive Ports - RX Fabric Output Control Ports -------------
    signal  gt11_rxoutclk_i                 : std_logic;
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    signal  gt11_gtrxreset_i                : std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    signal  gt11_rxpolarity_i               : std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    signal  gt11_rxcharisk_i                : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    signal  gt11_gthrxp_i                   : std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    signal  gt11_rxresetdone_i              : std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    signal  gt11_gttxreset_i                : std_logic;
    signal  gt11_txuserrdy_i                : std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    signal  gt11_txdata_i                   : std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    signal  gt11_gthtxn_i                   : std_logic;
    signal  gt11_gthtxp_i                   : std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    signal  gt11_txoutclk_i                 : std_logic;
    signal  gt11_txoutclkfabric_i           : std_logic;
    signal  gt11_txoutclkpcs_i              : std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    signal  gt11_txresetdone_i              : std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    signal  gt11_txpolarity_i               : std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    signal  gt11_txcharisk_i                : std_logic_vector(3 downto 0);


    --________________________________________________________________________
    --________________________________________________________________________
    --GT12  (X1Y20)

    --------------------------------- CPLL Ports -------------------------------
    signal  gt12_cpllfbclklost_i            : std_logic;
    signal  gt12_cplllock_i                 : std_logic;
    signal  gt12_cpllrefclklost_i           : std_logic;
    signal  gt12_cpllreset_i                : std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    signal  gt12_drpaddr_i                  : std_logic_vector(8 downto 0);
    signal  gt12_drpdi_i                    : std_logic_vector(15 downto 0);
    signal  gt12_drpdo_i                    : std_logic_vector(15 downto 0);
    signal  gt12_drpen_i                    : std_logic;
    signal  gt12_drprdy_i                   : std_logic;
    signal  gt12_drpwe_i                    : std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    signal  gt12_eyescanreset_i             : std_logic;
    signal  gt12_rxuserrdy_i                : std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    signal  gt12_eyescandataerror_i         : std_logic;
    signal  gt12_eyescantrigger_i           : std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    signal  gt12_dmonitorout_i              : std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    signal  gt12_rxdata_i                   : std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    signal  gt12_rxdisperr_i                : std_logic_vector(3 downto 0);
    signal  gt12_rxnotintable_i             : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    signal  gt12_gthrxn_i                   : std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    signal  gt12_rxbyteisaligned_i          : std_logic;
    signal  gt12_rxmcommaalignen_i          : std_logic;
    signal  gt12_rxpcommaalignen_i          : std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    signal  gt12_rxmonitorout_i             : std_logic_vector(6 downto 0);
    signal  gt12_rxmonitorsel_i             : std_logic_vector(1 downto 0);
    --------------- Receive Ports - RX Fabric Output Control Ports -------------
    signal  gt12_rxoutclk_i                 : std_logic;
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    signal  gt12_gtrxreset_i                : std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    signal  gt12_rxpolarity_i               : std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    signal  gt12_rxcharisk_i                : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    signal  gt12_gthrxp_i                   : std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    signal  gt12_rxresetdone_i              : std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    signal  gt12_gttxreset_i                : std_logic;
    signal  gt12_txuserrdy_i                : std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    signal  gt12_txdata_i                   : std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    signal  gt12_gthtxn_i                   : std_logic;
    signal  gt12_gthtxp_i                   : std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    signal  gt12_txoutclk_i                 : std_logic;
    signal  gt12_txoutclkfabric_i           : std_logic;
    signal  gt12_txoutclkpcs_i              : std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    signal  gt12_txresetdone_i              : std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    signal  gt12_txpolarity_i               : std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    signal  gt12_txcharisk_i                : std_logic_vector(3 downto 0);


    --________________________________________________________________________
    --________________________________________________________________________
    --GT13  (X1Y21)

    --------------------------------- CPLL Ports -------------------------------
    signal  gt13_cpllfbclklost_i            : std_logic;
    signal  gt13_cplllock_i                 : std_logic;
    signal  gt13_cpllrefclklost_i           : std_logic;
    signal  gt13_cpllreset_i                : std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    signal  gt13_drpaddr_i                  : std_logic_vector(8 downto 0);
    signal  gt13_drpdi_i                    : std_logic_vector(15 downto 0);
    signal  gt13_drpdo_i                    : std_logic_vector(15 downto 0);
    signal  gt13_drpen_i                    : std_logic;
    signal  gt13_drprdy_i                   : std_logic;
    signal  gt13_drpwe_i                    : std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    signal  gt13_eyescanreset_i             : std_logic;
    signal  gt13_rxuserrdy_i                : std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    signal  gt13_eyescandataerror_i         : std_logic;
    signal  gt13_eyescantrigger_i           : std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    signal  gt13_dmonitorout_i              : std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    signal  gt13_rxdata_i                   : std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    signal  gt13_rxdisperr_i                : std_logic_vector(3 downto 0);
    signal  gt13_rxnotintable_i             : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    signal  gt13_gthrxn_i                   : std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    signal  gt13_rxbyteisaligned_i          : std_logic;
    signal  gt13_rxmcommaalignen_i          : std_logic;
    signal  gt13_rxpcommaalignen_i          : std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    signal  gt13_rxmonitorout_i             : std_logic_vector(6 downto 0);
    signal  gt13_rxmonitorsel_i             : std_logic_vector(1 downto 0);
    --------------- Receive Ports - RX Fabric Output Control Ports -------------
    signal  gt13_rxoutclk_i                 : std_logic;
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    signal  gt13_gtrxreset_i                : std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    signal  gt13_rxpolarity_i               : std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    signal  gt13_rxcharisk_i                : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    signal  gt13_gthrxp_i                   : std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    signal  gt13_rxresetdone_i              : std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    signal  gt13_gttxreset_i                : std_logic;
    signal  gt13_txuserrdy_i                : std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    signal  gt13_txdata_i                   : std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    signal  gt13_gthtxn_i                   : std_logic;
    signal  gt13_gthtxp_i                   : std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    signal  gt13_txoutclk_i                 : std_logic;
    signal  gt13_txoutclkfabric_i           : std_logic;
    signal  gt13_txoutclkpcs_i              : std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    signal  gt13_txresetdone_i              : std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    signal  gt13_txpolarity_i               : std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    signal  gt13_txcharisk_i                : std_logic_vector(3 downto 0);


    --________________________________________________________________________
    --________________________________________________________________________
    --GT14  (X1Y22)

    --------------------------------- CPLL Ports -------------------------------
    signal  gt14_cpllfbclklost_i            : std_logic;
    signal  gt14_cplllock_i                 : std_logic;
    signal  gt14_cpllrefclklost_i           : std_logic;
    signal  gt14_cpllreset_i                : std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    signal  gt14_drpaddr_i                  : std_logic_vector(8 downto 0);
    signal  gt14_drpdi_i                    : std_logic_vector(15 downto 0);
    signal  gt14_drpdo_i                    : std_logic_vector(15 downto 0);
    signal  gt14_drpen_i                    : std_logic;
    signal  gt14_drprdy_i                   : std_logic;
    signal  gt14_drpwe_i                    : std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    signal  gt14_eyescanreset_i             : std_logic;
    signal  gt14_rxuserrdy_i                : std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    signal  gt14_eyescandataerror_i         : std_logic;
    signal  gt14_eyescantrigger_i           : std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    signal  gt14_dmonitorout_i              : std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    signal  gt14_rxdata_i                   : std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    signal  gt14_rxdisperr_i                : std_logic_vector(3 downto 0);
    signal  gt14_rxnotintable_i             : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    signal  gt14_gthrxn_i                   : std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    signal  gt14_rxbyteisaligned_i          : std_logic;
    signal  gt14_rxmcommaalignen_i          : std_logic;
    signal  gt14_rxpcommaalignen_i          : std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    signal  gt14_rxmonitorout_i             : std_logic_vector(6 downto 0);
    signal  gt14_rxmonitorsel_i             : std_logic_vector(1 downto 0);
    --------------- Receive Ports - RX Fabric Output Control Ports -------------
    signal  gt14_rxoutclk_i                 : std_logic;
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    signal  gt14_gtrxreset_i                : std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    signal  gt14_rxpolarity_i               : std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    signal  gt14_rxcharisk_i                : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    signal  gt14_gthrxp_i                   : std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    signal  gt14_rxresetdone_i              : std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    signal  gt14_gttxreset_i                : std_logic;
    signal  gt14_txuserrdy_i                : std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    signal  gt14_txdata_i                   : std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    signal  gt14_gthtxn_i                   : std_logic;
    signal  gt14_gthtxp_i                   : std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    signal  gt14_txoutclk_i                 : std_logic;
    signal  gt14_txoutclkfabric_i           : std_logic;
    signal  gt14_txoutclkpcs_i              : std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    signal  gt14_txresetdone_i              : std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    signal  gt14_txpolarity_i               : std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    signal  gt14_txcharisk_i                : std_logic_vector(3 downto 0);


    --________________________________________________________________________
    --________________________________________________________________________
    --GT15  (X1Y23)

    --------------------------------- CPLL Ports -------------------------------
    signal  gt15_cpllfbclklost_i            : std_logic;
    signal  gt15_cplllock_i                 : std_logic;
    signal  gt15_cpllrefclklost_i           : std_logic;
    signal  gt15_cpllreset_i                : std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    signal  gt15_drpaddr_i                  : std_logic_vector(8 downto 0);
    signal  gt15_drpdi_i                    : std_logic_vector(15 downto 0);
    signal  gt15_drpdo_i                    : std_logic_vector(15 downto 0);
    signal  gt15_drpen_i                    : std_logic;
    signal  gt15_drprdy_i                   : std_logic;
    signal  gt15_drpwe_i                    : std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    signal  gt15_eyescanreset_i             : std_logic;
    signal  gt15_rxuserrdy_i                : std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    signal  gt15_eyescandataerror_i         : std_logic;
    signal  gt15_eyescantrigger_i           : std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    signal  gt15_dmonitorout_i              : std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    signal  gt15_rxdata_i                   : std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    signal  gt15_rxdisperr_i                : std_logic_vector(3 downto 0);
    signal  gt15_rxnotintable_i             : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    signal  gt15_gthrxn_i                   : std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    signal  gt15_rxbyteisaligned_i          : std_logic;
    signal  gt15_rxmcommaalignen_i          : std_logic;
    signal  gt15_rxpcommaalignen_i          : std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    signal  gt15_rxmonitorout_i             : std_logic_vector(6 downto 0);
    signal  gt15_rxmonitorsel_i             : std_logic_vector(1 downto 0);
    --------------- Receive Ports - RX Fabric Output Control Ports -------------
    signal  gt15_rxoutclk_i                 : std_logic;
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    signal  gt15_gtrxreset_i                : std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    signal  gt15_rxpolarity_i               : std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    signal  gt15_rxcharisk_i                : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    signal  gt15_gthrxp_i                   : std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    signal  gt15_rxresetdone_i              : std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    signal  gt15_gttxreset_i                : std_logic;
    signal  gt15_txuserrdy_i                : std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    signal  gt15_txdata_i                   : std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    signal  gt15_gthtxn_i                   : std_logic;
    signal  gt15_gthtxp_i                   : std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    signal  gt15_txoutclk_i                 : std_logic;
    signal  gt15_txoutclkfabric_i           : std_logic;
    signal  gt15_txoutclkpcs_i              : std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    signal  gt15_txresetdone_i              : std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    signal  gt15_txpolarity_i               : std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    signal  gt15_txcharisk_i                : std_logic_vector(3 downto 0);


    --________________________________________________________________________
    --________________________________________________________________________
    --GT16  (X1Y24)

    --------------------------------- CPLL Ports -------------------------------
    signal  gt16_cpllfbclklost_i            : std_logic;
    signal  gt16_cplllock_i                 : std_logic;
    signal  gt16_cpllrefclklost_i           : std_logic;
    signal  gt16_cpllreset_i                : std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    signal  gt16_drpaddr_i                  : std_logic_vector(8 downto 0);
    signal  gt16_drpdi_i                    : std_logic_vector(15 downto 0);
    signal  gt16_drpdo_i                    : std_logic_vector(15 downto 0);
    signal  gt16_drpen_i                    : std_logic;
    signal  gt16_drprdy_i                   : std_logic;
    signal  gt16_drpwe_i                    : std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    signal  gt16_eyescanreset_i             : std_logic;
    signal  gt16_rxuserrdy_i                : std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    signal  gt16_eyescandataerror_i         : std_logic;
    signal  gt16_eyescantrigger_i           : std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    signal  gt16_dmonitorout_i              : std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    signal  gt16_rxdata_i                   : std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    signal  gt16_rxdisperr_i                : std_logic_vector(3 downto 0);
    signal  gt16_rxnotintable_i             : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    signal  gt16_gthrxn_i                   : std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    signal  gt16_rxbyteisaligned_i          : std_logic;
    signal  gt16_rxmcommaalignen_i          : std_logic;
    signal  gt16_rxpcommaalignen_i          : std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    signal  gt16_rxmonitorout_i             : std_logic_vector(6 downto 0);
    signal  gt16_rxmonitorsel_i             : std_logic_vector(1 downto 0);
    --------------- Receive Ports - RX Fabric Output Control Ports -------------
    signal  gt16_rxoutclk_i                 : std_logic;
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    signal  gt16_gtrxreset_i                : std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    signal  gt16_rxpolarity_i               : std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    signal  gt16_rxcharisk_i                : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    signal  gt16_gthrxp_i                   : std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    signal  gt16_rxresetdone_i              : std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    signal  gt16_gttxreset_i                : std_logic;
    signal  gt16_txuserrdy_i                : std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    signal  gt16_txdata_i                   : std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    signal  gt16_gthtxn_i                   : std_logic;
    signal  gt16_gthtxp_i                   : std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    signal  gt16_txoutclk_i                 : std_logic;
    signal  gt16_txoutclkfabric_i           : std_logic;
    signal  gt16_txoutclkpcs_i              : std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    signal  gt16_txresetdone_i              : std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    signal  gt16_txpolarity_i               : std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    signal  gt16_txcharisk_i                : std_logic_vector(3 downto 0);


    --________________________________________________________________________
    --________________________________________________________________________
    --GT17  (X1Y25)

    --------------------------------- CPLL Ports -------------------------------
    signal  gt17_cpllfbclklost_i            : std_logic;
    signal  gt17_cplllock_i                 : std_logic;
    signal  gt17_cpllrefclklost_i           : std_logic;
    signal  gt17_cpllreset_i                : std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    signal  gt17_drpaddr_i                  : std_logic_vector(8 downto 0);
    signal  gt17_drpdi_i                    : std_logic_vector(15 downto 0);
    signal  gt17_drpdo_i                    : std_logic_vector(15 downto 0);
    signal  gt17_drpen_i                    : std_logic;
    signal  gt17_drprdy_i                   : std_logic;
    signal  gt17_drpwe_i                    : std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    signal  gt17_eyescanreset_i             : std_logic;
    signal  gt17_rxuserrdy_i                : std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    signal  gt17_eyescandataerror_i         : std_logic;
    signal  gt17_eyescantrigger_i           : std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    signal  gt17_dmonitorout_i              : std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    signal  gt17_rxdata_i                   : std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    signal  gt17_rxdisperr_i                : std_logic_vector(3 downto 0);
    signal  gt17_rxnotintable_i             : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    signal  gt17_gthrxn_i                   : std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    signal  gt17_rxbyteisaligned_i          : std_logic;
    signal  gt17_rxmcommaalignen_i          : std_logic;
    signal  gt17_rxpcommaalignen_i          : std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    signal  gt17_rxmonitorout_i             : std_logic_vector(6 downto 0);
    signal  gt17_rxmonitorsel_i             : std_logic_vector(1 downto 0);
    --------------- Receive Ports - RX Fabric Output Control Ports -------------
    signal  gt17_rxoutclk_i                 : std_logic;
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    signal  gt17_gtrxreset_i                : std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    signal  gt17_rxpolarity_i               : std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    signal  gt17_rxcharisk_i                : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    signal  gt17_gthrxp_i                   : std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    signal  gt17_rxresetdone_i              : std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    signal  gt17_gttxreset_i                : std_logic;
    signal  gt17_txuserrdy_i                : std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    signal  gt17_txdata_i                   : std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    signal  gt17_gthtxn_i                   : std_logic;
    signal  gt17_gthtxp_i                   : std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    signal  gt17_txoutclk_i                 : std_logic;
    signal  gt17_txoutclkfabric_i           : std_logic;
    signal  gt17_txoutclkpcs_i              : std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    signal  gt17_txresetdone_i              : std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    signal  gt17_txpolarity_i               : std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    signal  gt17_txcharisk_i                : std_logic_vector(3 downto 0);


    --________________________________________________________________________
    --________________________________________________________________________
    --GT18  (X1Y26)

    --------------------------------- CPLL Ports -------------------------------
    signal  gt18_cpllfbclklost_i            : std_logic;
    signal  gt18_cplllock_i                 : std_logic;
    signal  gt18_cpllrefclklost_i           : std_logic;
    signal  gt18_cpllreset_i                : std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    signal  gt18_drpaddr_i                  : std_logic_vector(8 downto 0);
    signal  gt18_drpdi_i                    : std_logic_vector(15 downto 0);
    signal  gt18_drpdo_i                    : std_logic_vector(15 downto 0);
    signal  gt18_drpen_i                    : std_logic;
    signal  gt18_drprdy_i                   : std_logic;
    signal  gt18_drpwe_i                    : std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    signal  gt18_eyescanreset_i             : std_logic;
    signal  gt18_rxuserrdy_i                : std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    signal  gt18_eyescandataerror_i         : std_logic;
    signal  gt18_eyescantrigger_i           : std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    signal  gt18_dmonitorout_i              : std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    signal  gt18_rxdata_i                   : std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    signal  gt18_rxdisperr_i                : std_logic_vector(3 downto 0);
    signal  gt18_rxnotintable_i             : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    signal  gt18_gthrxn_i                   : std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    signal  gt18_rxbyteisaligned_i          : std_logic;
    signal  gt18_rxmcommaalignen_i          : std_logic;
    signal  gt18_rxpcommaalignen_i          : std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    signal  gt18_rxmonitorout_i             : std_logic_vector(6 downto 0);
    signal  gt18_rxmonitorsel_i             : std_logic_vector(1 downto 0);
    --------------- Receive Ports - RX Fabric Output Control Ports -------------
    signal  gt18_rxoutclk_i                 : std_logic;
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    signal  gt18_gtrxreset_i                : std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    signal  gt18_rxpolarity_i               : std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    signal  gt18_rxcharisk_i                : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    signal  gt18_gthrxp_i                   : std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    signal  gt18_rxresetdone_i              : std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    signal  gt18_gttxreset_i                : std_logic;
    signal  gt18_txuserrdy_i                : std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    signal  gt18_txdata_i                   : std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    signal  gt18_gthtxn_i                   : std_logic;
    signal  gt18_gthtxp_i                   : std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    signal  gt18_txoutclk_i                 : std_logic;
    signal  gt18_txoutclkfabric_i           : std_logic;
    signal  gt18_txoutclkpcs_i              : std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    signal  gt18_txresetdone_i              : std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    signal  gt18_txpolarity_i               : std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    signal  gt18_txcharisk_i                : std_logic_vector(3 downto 0);


    --________________________________________________________________________
    --________________________________________________________________________
    --GT19  (X1Y27)

    --------------------------------- CPLL Ports -------------------------------
    signal  gt19_cpllfbclklost_i            : std_logic;
    signal  gt19_cplllock_i                 : std_logic;
    signal  gt19_cpllrefclklost_i           : std_logic;
    signal  gt19_cpllreset_i                : std_logic;
    ---------------------------- Channel - DRP Ports  --------------------------
    signal  gt19_drpaddr_i                  : std_logic_vector(8 downto 0);
    signal  gt19_drpdi_i                    : std_logic_vector(15 downto 0);
    signal  gt19_drpdo_i                    : std_logic_vector(15 downto 0);
    signal  gt19_drpen_i                    : std_logic;
    signal  gt19_drprdy_i                   : std_logic;
    signal  gt19_drpwe_i                    : std_logic;
    --------------------- RX Initialization and Reset Ports --------------------
    signal  gt19_eyescanreset_i             : std_logic;
    signal  gt19_rxuserrdy_i                : std_logic;
    -------------------------- RX Margin Analysis Ports ------------------------
    signal  gt19_eyescandataerror_i         : std_logic;
    signal  gt19_eyescantrigger_i           : std_logic;
    ------------------- Receive Ports - Digital Monitor Ports ------------------
    signal  gt19_dmonitorout_i              : std_logic_vector(14 downto 0);
    ------------------ Receive Ports - FPGA RX interface Ports -----------------
    signal  gt19_rxdata_i                   : std_logic_vector(31 downto 0);
    ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
    signal  gt19_rxdisperr_i                : std_logic_vector(3 downto 0);
    signal  gt19_rxnotintable_i             : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports - RX AFE Ports ----------------------
    signal  gt19_gthrxn_i                   : std_logic;
    -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
    signal  gt19_rxbyteisaligned_i          : std_logic;
    signal  gt19_rxmcommaalignen_i          : std_logic;
    signal  gt19_rxpcommaalignen_i          : std_logic;
    --------------------- Receive Ports - RX Equalizer Ports -------------------
    signal  gt19_rxmonitorout_i             : std_logic_vector(6 downto 0);
    signal  gt19_rxmonitorsel_i             : std_logic_vector(1 downto 0);
    --------------- Receive Ports - RX Fabric Output Control Ports -------------
    signal  gt19_rxoutclk_i                 : std_logic;
    ------------- Receive Ports - RX Initialization and Reset Ports ------------
    signal  gt19_gtrxreset_i                : std_logic;
    ----------------- Receive Ports - RX Polarity Control Ports ----------------
    signal  gt19_rxpolarity_i               : std_logic;
    ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    signal  gt19_rxcharisk_i                : std_logic_vector(3 downto 0);
    ------------------------ Receive Ports -RX AFE Ports -----------------------
    signal  gt19_gthrxp_i                   : std_logic;
    -------------- Receive Ports -RX Initialization and Reset Ports ------------
    signal  gt19_rxresetdone_i              : std_logic;
    --------------------- TX Initialization and Reset Ports --------------------
    signal  gt19_gttxreset_i                : std_logic;
    signal  gt19_txuserrdy_i                : std_logic;
    ------------------ Transmit Ports - TX Data Path interface -----------------
    signal  gt19_txdata_i                   : std_logic_vector(31 downto 0);
    ---------------- Transmit Ports - TX Driver and OOB signaling --------------
    signal  gt19_gthtxn_i                   : std_logic;
    signal  gt19_gthtxp_i                   : std_logic;
    ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    signal  gt19_txoutclk_i                 : std_logic;
    signal  gt19_txoutclkfabric_i           : std_logic;
    signal  gt19_txoutclkpcs_i              : std_logic;
    ------------- Transmit Ports - TX Initialization and Reset Ports -----------
    signal  gt19_txresetdone_i              : std_logic;
    ----------------- Transmit Ports - TX Polarity Control Ports ---------------
    signal  gt19_txpolarity_i               : std_logic;
    ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    signal  gt19_txcharisk_i                : std_logic_vector(3 downto 0);



    --____________________________COMMON PORTS________________________________
    ------------------------- Common Block - QPLL Ports ------------------------
    signal  gt0_qplllock_i                  : std_logic;
    signal  gt0_qpllrefclklost_i            : std_logic;
    signal  gt0_qpllreset_i                 : std_logic;

    --____________________________COMMON PORTS________________________________
    ------------------------- Common Block - QPLL Ports ------------------------
    signal  gt1_qplllock_i                  : std_logic;
    signal  gt1_qpllrefclklost_i            : std_logic;
    signal  gt1_qpllreset_i                 : std_logic;

    --____________________________COMMON PORTS________________________________
    ------------------------- Common Block - QPLL Ports ------------------------
    signal  gt2_qplllock_i                  : std_logic;
    signal  gt2_qpllrefclklost_i            : std_logic;
    signal  gt2_qpllreset_i                 : std_logic;

    --____________________________COMMON PORTS________________________________
    ------------------------- Common Block - QPLL Ports ------------------------
    signal  gt3_qplllock_i                  : std_logic;
    signal  gt3_qpllrefclklost_i            : std_logic;
    signal  gt3_qpllreset_i                 : std_logic;

    --____________________________COMMON PORTS________________________________
    ------------------------- Common Block - QPLL Ports ------------------------
    signal  gt4_qplllock_i                  : std_logic;
    signal  gt4_qpllrefclklost_i            : std_logic;
    signal  gt4_qpllreset_i                 : std_logic;



    ------------------------------- Global Signals -----------------------------
    signal  gt0_tx_system_reset_c           : std_logic;
    signal  gt0_rx_system_reset_c           : std_logic;
    signal  gt1_tx_system_reset_c           : std_logic;
    signal  gt1_rx_system_reset_c           : std_logic;
    signal  gt2_tx_system_reset_c           : std_logic;
    signal  gt2_rx_system_reset_c           : std_logic;
    signal  gt3_tx_system_reset_c           : std_logic;
    signal  gt3_rx_system_reset_c           : std_logic;
    signal  gt4_tx_system_reset_c           : std_logic;
    signal  gt4_rx_system_reset_c           : std_logic;
    signal  gt5_tx_system_reset_c           : std_logic;
    signal  gt5_rx_system_reset_c           : std_logic;
    signal  gt6_tx_system_reset_c           : std_logic;
    signal  gt6_rx_system_reset_c           : std_logic;
    signal  gt7_tx_system_reset_c           : std_logic;
    signal  gt7_rx_system_reset_c           : std_logic;
    signal  gt8_tx_system_reset_c           : std_logic;
    signal  gt8_rx_system_reset_c           : std_logic;
    signal  gt9_tx_system_reset_c           : std_logic;
    signal  gt9_rx_system_reset_c           : std_logic;
    signal  gt10_tx_system_reset_c          : std_logic;
    signal  gt10_rx_system_reset_c          : std_logic;
    signal  gt11_tx_system_reset_c          : std_logic;
    signal  gt11_rx_system_reset_c          : std_logic;
    signal  gt12_tx_system_reset_c          : std_logic;
    signal  gt12_rx_system_reset_c          : std_logic;
    signal  gt13_tx_system_reset_c          : std_logic;
    signal  gt13_rx_system_reset_c          : std_logic;
    signal  gt14_tx_system_reset_c          : std_logic;
    signal  gt14_rx_system_reset_c          : std_logic;
    signal  gt15_tx_system_reset_c          : std_logic;
    signal  gt15_rx_system_reset_c          : std_logic;
    signal  gt16_tx_system_reset_c          : std_logic;
    signal  gt16_rx_system_reset_c          : std_logic;
    signal  gt17_tx_system_reset_c          : std_logic;
    signal  gt17_rx_system_reset_c          : std_logic;
    signal  gt18_tx_system_reset_c          : std_logic;
    signal  gt18_rx_system_reset_c          : std_logic;
    signal  gt19_tx_system_reset_c          : std_logic;
    signal  gt19_rx_system_reset_c          : std_logic;
    signal  tied_to_ground_i                : std_logic;
    signal  tied_to_ground_vec_i            : std_logic_vector(63 downto 0);
    signal  tied_to_vcc_i                   : std_logic;
    signal  tied_to_vcc_vec_i               : std_logic_vector(7 downto 0);
    signal  drpclk_in_i                     : std_logic;
    signal  GTTXRESET_IN                    : std_logic;
    signal  GTRXRESET_IN                    : std_logic;
    signal  CPLLRESET_IN                    : std_logic;
    signal  QPLLRESET_IN                    : std_logic;

    attribute keep: string;
   ------------------------------- User Clocks ---------------------------------
    signal    gt0_txusrclk_i                  : std_logic; 
    signal    gt0_txusrclk2_i                 : std_logic; 
    signal    gt0_rxusrclk_i                  : std_logic; 
    signal    gt0_rxusrclk2_i                 : std_logic; 
    attribute keep of gt0_txusrclk_i : signal is "true";
    attribute keep of gt0_txusrclk2_i : signal is "true";
    attribute keep of gt0_rxusrclk_i : signal is "true";
    attribute keep of gt0_rxusrclk2_i : signal is "true";

    signal    gt1_txusrclk_i                  : std_logic; 
    signal    gt1_txusrclk2_i                 : std_logic; 
    signal    gt1_rxusrclk_i                  : std_logic; 
    signal    gt1_rxusrclk2_i                 : std_logic; 
    attribute keep of gt1_txusrclk_i : signal is "true";
    attribute keep of gt1_txusrclk2_i : signal is "true";
    attribute keep of gt1_rxusrclk_i : signal is "true";
    attribute keep of gt1_rxusrclk2_i : signal is "true";

    signal    gt2_txusrclk_i                  : std_logic; 
    signal    gt2_txusrclk2_i                 : std_logic; 
    signal    gt2_rxusrclk_i                  : std_logic; 
    signal    gt2_rxusrclk2_i                 : std_logic; 
    attribute keep of gt2_txusrclk_i : signal is "true";
    attribute keep of gt2_txusrclk2_i : signal is "true";
    attribute keep of gt2_rxusrclk_i : signal is "true";
    attribute keep of gt2_rxusrclk2_i : signal is "true";

    signal    gt3_txusrclk_i                  : std_logic; 
    signal    gt3_txusrclk2_i                 : std_logic; 
    signal    gt3_rxusrclk_i                  : std_logic; 
    signal    gt3_rxusrclk2_i                 : std_logic; 
    attribute keep of gt3_txusrclk_i : signal is "true";
    attribute keep of gt3_txusrclk2_i : signal is "true";
    attribute keep of gt3_rxusrclk_i : signal is "true";
    attribute keep of gt3_rxusrclk2_i : signal is "true";

    signal    gt4_txusrclk_i                  : std_logic; 
    signal    gt4_txusrclk2_i                 : std_logic; 
    signal    gt4_rxusrclk_i                  : std_logic; 
    signal    gt4_rxusrclk2_i                 : std_logic; 
    attribute keep of gt4_txusrclk_i : signal is "true";
    attribute keep of gt4_txusrclk2_i : signal is "true";
    attribute keep of gt4_rxusrclk_i : signal is "true";
    attribute keep of gt4_rxusrclk2_i : signal is "true";

    signal    gt5_txusrclk_i                  : std_logic; 
    signal    gt5_txusrclk2_i                 : std_logic; 
    signal    gt5_rxusrclk_i                  : std_logic; 
    signal    gt5_rxusrclk2_i                 : std_logic; 
    attribute keep of gt5_txusrclk_i : signal is "true";
    attribute keep of gt5_txusrclk2_i : signal is "true";
    attribute keep of gt5_rxusrclk_i : signal is "true";
    attribute keep of gt5_rxusrclk2_i : signal is "true";

    signal    gt6_txusrclk_i                  : std_logic; 
    signal    gt6_txusrclk2_i                 : std_logic; 
    signal    gt6_rxusrclk_i                  : std_logic; 
    signal    gt6_rxusrclk2_i                 : std_logic; 
    attribute keep of gt6_txusrclk_i : signal is "true";
    attribute keep of gt6_txusrclk2_i : signal is "true";
    attribute keep of gt6_rxusrclk_i : signal is "true";
    attribute keep of gt6_rxusrclk2_i : signal is "true";

    signal    gt7_txusrclk_i                  : std_logic; 
    signal    gt7_txusrclk2_i                 : std_logic; 
    signal    gt7_rxusrclk_i                  : std_logic; 
    signal    gt7_rxusrclk2_i                 : std_logic; 
    attribute keep of gt7_txusrclk_i : signal is "true";
    attribute keep of gt7_txusrclk2_i : signal is "true";
    attribute keep of gt7_rxusrclk_i : signal is "true";
    attribute keep of gt7_rxusrclk2_i : signal is "true";

    signal    gt8_txusrclk_i                  : std_logic; 
    signal    gt8_txusrclk2_i                 : std_logic; 
    signal    gt8_rxusrclk_i                  : std_logic; 
    signal    gt8_rxusrclk2_i                 : std_logic; 
    attribute keep of gt8_txusrclk_i : signal is "true";
    attribute keep of gt8_txusrclk2_i : signal is "true";
    attribute keep of gt8_rxusrclk_i : signal is "true";
    attribute keep of gt8_rxusrclk2_i : signal is "true";

    signal    gt9_txusrclk_i                  : std_logic; 
    signal    gt9_txusrclk2_i                 : std_logic; 
    signal    gt9_rxusrclk_i                  : std_logic; 
    signal    gt9_rxusrclk2_i                 : std_logic; 
    attribute keep of gt9_txusrclk_i : signal is "true";
    attribute keep of gt9_txusrclk2_i : signal is "true";
    attribute keep of gt9_rxusrclk_i : signal is "true";
    attribute keep of gt9_rxusrclk2_i : signal is "true";

    signal    gt10_txusrclk_i                 : std_logic; 
    signal    gt10_txusrclk2_i                : std_logic; 
    signal    gt10_rxusrclk_i                 : std_logic; 
    signal    gt10_rxusrclk2_i                : std_logic; 
    attribute keep of gt10_txusrclk_i : signal is "true";
    attribute keep of gt10_txusrclk2_i : signal is "true";
    attribute keep of gt10_rxusrclk_i : signal is "true";
    attribute keep of gt10_rxusrclk2_i : signal is "true";

    signal    gt11_txusrclk_i                 : std_logic; 
    signal    gt11_txusrclk2_i                : std_logic; 
    signal    gt11_rxusrclk_i                 : std_logic; 
    signal    gt11_rxusrclk2_i                : std_logic; 
    attribute keep of gt11_txusrclk_i : signal is "true";
    attribute keep of gt11_txusrclk2_i : signal is "true";
    attribute keep of gt11_rxusrclk_i : signal is "true";
    attribute keep of gt11_rxusrclk2_i : signal is "true";

    signal    gt12_txusrclk_i                 : std_logic; 
    signal    gt12_txusrclk2_i                : std_logic; 
    signal    gt12_rxusrclk_i                 : std_logic; 
    signal    gt12_rxusrclk2_i                : std_logic; 
    attribute keep of gt12_txusrclk_i : signal is "true";
    attribute keep of gt12_txusrclk2_i : signal is "true";
    attribute keep of gt12_rxusrclk_i : signal is "true";
    attribute keep of gt12_rxusrclk2_i : signal is "true";

    signal    gt13_txusrclk_i                 : std_logic; 
    signal    gt13_txusrclk2_i                : std_logic; 
    signal    gt13_rxusrclk_i                 : std_logic; 
    signal    gt13_rxusrclk2_i                : std_logic; 
    attribute keep of gt13_txusrclk_i : signal is "true";
    attribute keep of gt13_txusrclk2_i : signal is "true";
    attribute keep of gt13_rxusrclk_i : signal is "true";
    attribute keep of gt13_rxusrclk2_i : signal is "true";

    signal    gt14_txusrclk_i                 : std_logic; 
    signal    gt14_txusrclk2_i                : std_logic; 
    signal    gt14_rxusrclk_i                 : std_logic; 
    signal    gt14_rxusrclk2_i                : std_logic; 
    attribute keep of gt14_txusrclk_i : signal is "true";
    attribute keep of gt14_txusrclk2_i : signal is "true";
    attribute keep of gt14_rxusrclk_i : signal is "true";
    attribute keep of gt14_rxusrclk2_i : signal is "true";

    signal    gt15_txusrclk_i                 : std_logic; 
    signal    gt15_txusrclk2_i                : std_logic; 
    signal    gt15_rxusrclk_i                 : std_logic; 
    signal    gt15_rxusrclk2_i                : std_logic; 
    attribute keep of gt15_txusrclk_i : signal is "true";
    attribute keep of gt15_txusrclk2_i : signal is "true";
    attribute keep of gt15_rxusrclk_i : signal is "true";
    attribute keep of gt15_rxusrclk2_i : signal is "true";

    signal    gt16_txusrclk_i                 : std_logic; 
    signal    gt16_txusrclk2_i                : std_logic; 
    signal    gt16_rxusrclk_i                 : std_logic; 
    signal    gt16_rxusrclk2_i                : std_logic; 
    attribute keep of gt16_txusrclk_i : signal is "true";
    attribute keep of gt16_txusrclk2_i : signal is "true";
    attribute keep of gt16_rxusrclk_i : signal is "true";
    attribute keep of gt16_rxusrclk2_i : signal is "true";

    signal    gt17_txusrclk_i                 : std_logic; 
    signal    gt17_txusrclk2_i                : std_logic; 
    signal    gt17_rxusrclk_i                 : std_logic; 
    signal    gt17_rxusrclk2_i                : std_logic; 
    attribute keep of gt17_txusrclk_i : signal is "true";
    attribute keep of gt17_txusrclk2_i : signal is "true";
    attribute keep of gt17_rxusrclk_i : signal is "true";
    attribute keep of gt17_rxusrclk2_i : signal is "true";

    signal    gt18_txusrclk_i                 : std_logic; 
    signal    gt18_txusrclk2_i                : std_logic; 
    signal    gt18_rxusrclk_i                 : std_logic; 
    signal    gt18_rxusrclk2_i                : std_logic; 
    attribute keep of gt18_txusrclk_i : signal is "true";
    attribute keep of gt18_txusrclk2_i : signal is "true";
    attribute keep of gt18_rxusrclk_i : signal is "true";
    attribute keep of gt18_rxusrclk2_i : signal is "true";

    signal    gt19_txusrclk_i                 : std_logic; 
    signal    gt19_txusrclk2_i                : std_logic; 
    signal    gt19_rxusrclk_i                 : std_logic; 
    signal    gt19_rxusrclk2_i                : std_logic; 
    attribute keep of gt19_txusrclk_i : signal is "true";
    attribute keep of gt19_txusrclk2_i : signal is "true";
    attribute keep of gt19_rxusrclk_i : signal is "true";
    attribute keep of gt19_rxusrclk2_i : signal is "true";

    ----------------------------- Reference Clocks ----------------------------
    signal    q2_clk0_refclk_i                : std_logic;
    signal    q5_clk0_refclk_i                : std_logic;


    ----------------------- Frame check/gen Module Signals --------------------

    signal    gt0_matchn_i                    : std_logic;
    signal    gt0_txcharisk_float_i           : std_logic_vector(3 downto 0);
    signal    gt0_txdata_float16_i            : std_logic_vector(15 downto 0);
    signal    gt0_txdata_float_i              : std_logic_vector(31 downto 0);
    signal    gt0_track_data_i                : std_logic;
    signal    gt0_block_sync_i                : std_logic;
    signal    gt0_error_count_i               : std_logic_vector(7 downto 0);
    signal    gt0_frame_check_reset_i         : std_logic;
    signal    gt0_inc_in_i                    : std_logic;
    signal    gt0_inc_out_i                   : std_logic;
    signal    gt0_unscrambled_data_i          : std_logic_vector(31 downto 0);

    signal    gt1_matchn_i                    : std_logic;
    signal    gt1_txcharisk_float_i           : std_logic_vector(3 downto 0);
    signal    gt1_txdata_float16_i            : std_logic_vector(15 downto 0);
    signal    gt1_txdata_float_i              : std_logic_vector(31 downto 0);
    signal    gt1_track_data_i                : std_logic;
    signal    gt1_block_sync_i                : std_logic;
    signal    gt1_error_count_i               : std_logic_vector(7 downto 0);
    signal    gt1_frame_check_reset_i         : std_logic;
    signal    gt1_inc_in_i                    : std_logic;
    signal    gt1_inc_out_i                   : std_logic;
    signal    gt1_unscrambled_data_i          : std_logic_vector(31 downto 0);

    signal    gt2_matchn_i                    : std_logic;
    signal    gt2_txcharisk_float_i           : std_logic_vector(3 downto 0);
    signal    gt2_txdata_float16_i            : std_logic_vector(15 downto 0);
    signal    gt2_txdata_float_i              : std_logic_vector(31 downto 0);
    signal    gt2_track_data_i                : std_logic;
    signal    gt2_block_sync_i                : std_logic;
    signal    gt2_error_count_i               : std_logic_vector(7 downto 0);
    signal    gt2_frame_check_reset_i         : std_logic;
    signal    gt2_inc_in_i                    : std_logic;
    signal    gt2_inc_out_i                   : std_logic;
    signal    gt2_unscrambled_data_i          : std_logic_vector(31 downto 0);

    signal    gt3_matchn_i                    : std_logic;
    signal    gt3_txcharisk_float_i           : std_logic_vector(3 downto 0);
    signal    gt3_txdata_float16_i            : std_logic_vector(15 downto 0);
    signal    gt3_txdata_float_i              : std_logic_vector(31 downto 0);
    signal    gt3_track_data_i                : std_logic;
    signal    gt3_block_sync_i                : std_logic;
    signal    gt3_error_count_i               : std_logic_vector(7 downto 0);
    signal    gt3_frame_check_reset_i         : std_logic;
    signal    gt3_inc_in_i                    : std_logic;
    signal    gt3_inc_out_i                   : std_logic;
    signal    gt3_unscrambled_data_i          : std_logic_vector(31 downto 0);

    signal    gt4_matchn_i                    : std_logic;
    signal    gt4_txcharisk_float_i           : std_logic_vector(3 downto 0);
    signal    gt4_txdata_float16_i            : std_logic_vector(15 downto 0);
    signal    gt4_txdata_float_i              : std_logic_vector(31 downto 0);
    signal    gt4_track_data_i                : std_logic;
    signal    gt4_block_sync_i                : std_logic;
    signal    gt4_error_count_i               : std_logic_vector(7 downto 0);
    signal    gt4_frame_check_reset_i         : std_logic;
    signal    gt4_inc_in_i                    : std_logic;
    signal    gt4_inc_out_i                   : std_logic;
    signal    gt4_unscrambled_data_i          : std_logic_vector(31 downto 0);

    signal    gt5_matchn_i                    : std_logic;
    signal    gt5_txcharisk_float_i           : std_logic_vector(3 downto 0);
    signal    gt5_txdata_float16_i            : std_logic_vector(15 downto 0);
    signal    gt5_txdata_float_i              : std_logic_vector(31 downto 0);
    signal    gt5_track_data_i                : std_logic;
    signal    gt5_block_sync_i                : std_logic;
    signal    gt5_error_count_i               : std_logic_vector(7 downto 0);
    signal    gt5_frame_check_reset_i         : std_logic;
    signal    gt5_inc_in_i                    : std_logic;
    signal    gt5_inc_out_i                   : std_logic;
    signal    gt5_unscrambled_data_i          : std_logic_vector(31 downto 0);

    signal    gt6_matchn_i                    : std_logic;
    signal    gt6_txcharisk_float_i           : std_logic_vector(3 downto 0);
    signal    gt6_txdata_float16_i            : std_logic_vector(15 downto 0);
    signal    gt6_txdata_float_i              : std_logic_vector(31 downto 0);
    signal    gt6_track_data_i                : std_logic;
    signal    gt6_block_sync_i                : std_logic;
    signal    gt6_error_count_i               : std_logic_vector(7 downto 0);
    signal    gt6_frame_check_reset_i         : std_logic;
    signal    gt6_inc_in_i                    : std_logic;
    signal    gt6_inc_out_i                   : std_logic;
    signal    gt6_unscrambled_data_i          : std_logic_vector(31 downto 0);

    signal    gt7_matchn_i                    : std_logic;
    signal    gt7_txcharisk_float_i           : std_logic_vector(3 downto 0);
    signal    gt7_txdata_float16_i            : std_logic_vector(15 downto 0);
    signal    gt7_txdata_float_i              : std_logic_vector(31 downto 0);
    signal    gt7_track_data_i                : std_logic;
    signal    gt7_block_sync_i                : std_logic;
    signal    gt7_error_count_i               : std_logic_vector(7 downto 0);
    signal    gt7_frame_check_reset_i         : std_logic;
    signal    gt7_inc_in_i                    : std_logic;
    signal    gt7_inc_out_i                   : std_logic;
    signal    gt7_unscrambled_data_i          : std_logic_vector(31 downto 0);

    signal    gt8_matchn_i                    : std_logic;
    signal    gt8_txcharisk_float_i           : std_logic_vector(3 downto 0);
    signal    gt8_txdata_float16_i            : std_logic_vector(15 downto 0);
    signal    gt8_txdata_float_i              : std_logic_vector(31 downto 0);
    signal    gt8_track_data_i                : std_logic;
    signal    gt8_block_sync_i                : std_logic;
    signal    gt8_error_count_i               : std_logic_vector(7 downto 0);
    signal    gt8_frame_check_reset_i         : std_logic;
    signal    gt8_inc_in_i                    : std_logic;
    signal    gt8_inc_out_i                   : std_logic;
    signal    gt8_unscrambled_data_i          : std_logic_vector(31 downto 0);

    signal    gt9_matchn_i                    : std_logic;
    signal    gt9_txcharisk_float_i           : std_logic_vector(3 downto 0);
    signal    gt9_txdata_float16_i            : std_logic_vector(15 downto 0);
    signal    gt9_txdata_float_i              : std_logic_vector(31 downto 0);
    signal    gt9_track_data_i                : std_logic;
    signal    gt9_block_sync_i                : std_logic;
    signal    gt9_error_count_i               : std_logic_vector(7 downto 0);
    signal    gt9_frame_check_reset_i         : std_logic;
    signal    gt9_inc_in_i                    : std_logic;
    signal    gt9_inc_out_i                   : std_logic;
    signal    gt9_unscrambled_data_i          : std_logic_vector(31 downto 0);

    signal    gt10_matchn_i                   : std_logic;
    signal    gt10_txcharisk_float_i          : std_logic_vector(3 downto 0);
    signal    gt10_txdata_float16_i           : std_logic_vector(15 downto 0);
    signal    gt10_txdata_float_i             : std_logic_vector(31 downto 0);
    signal    gt10_track_data_i               : std_logic;
    signal    gt10_block_sync_i               : std_logic;
    signal    gt10_error_count_i              : std_logic_vector(7 downto 0);
    signal    gt10_frame_check_reset_i        : std_logic;
    signal    gt10_inc_in_i                   : std_logic;
    signal    gt10_inc_out_i                  : std_logic;
    signal    gt10_unscrambled_data_i         : std_logic_vector(31 downto 0);

    signal    gt11_matchn_i                   : std_logic;
    signal    gt11_txcharisk_float_i          : std_logic_vector(3 downto 0);
    signal    gt11_txdata_float16_i           : std_logic_vector(15 downto 0);
    signal    gt11_txdata_float_i             : std_logic_vector(31 downto 0);
    signal    gt11_track_data_i               : std_logic;
    signal    gt11_block_sync_i               : std_logic;
    signal    gt11_error_count_i              : std_logic_vector(7 downto 0);
    signal    gt11_frame_check_reset_i        : std_logic;
    signal    gt11_inc_in_i                   : std_logic;
    signal    gt11_inc_out_i                  : std_logic;
    signal    gt11_unscrambled_data_i         : std_logic_vector(31 downto 0);

    signal    gt12_matchn_i                   : std_logic;
    signal    gt12_txcharisk_float_i          : std_logic_vector(3 downto 0);
    signal    gt12_txdata_float16_i           : std_logic_vector(15 downto 0);
    signal    gt12_txdata_float_i             : std_logic_vector(31 downto 0);
    signal    gt12_track_data_i               : std_logic;
    signal    gt12_block_sync_i               : std_logic;
    signal    gt12_error_count_i              : std_logic_vector(7 downto 0);
    signal    gt12_frame_check_reset_i        : std_logic;
    signal    gt12_inc_in_i                   : std_logic;
    signal    gt12_inc_out_i                  : std_logic;
    signal    gt12_unscrambled_data_i         : std_logic_vector(31 downto 0);

    signal    gt13_matchn_i                   : std_logic;
    signal    gt13_txcharisk_float_i          : std_logic_vector(3 downto 0);
    signal    gt13_txdata_float16_i           : std_logic_vector(15 downto 0);
    signal    gt13_txdata_float_i             : std_logic_vector(31 downto 0);
    signal    gt13_track_data_i               : std_logic;
    signal    gt13_block_sync_i               : std_logic;
    signal    gt13_error_count_i              : std_logic_vector(7 downto 0);
    signal    gt13_frame_check_reset_i        : std_logic;
    signal    gt13_inc_in_i                   : std_logic;
    signal    gt13_inc_out_i                  : std_logic;
    signal    gt13_unscrambled_data_i         : std_logic_vector(31 downto 0);

    signal    gt14_matchn_i                   : std_logic;
    signal    gt14_txcharisk_float_i          : std_logic_vector(3 downto 0);
    signal    gt14_txdata_float16_i           : std_logic_vector(15 downto 0);
    signal    gt14_txdata_float_i             : std_logic_vector(31 downto 0);
    signal    gt14_track_data_i               : std_logic;
    signal    gt14_block_sync_i               : std_logic;
    signal    gt14_error_count_i              : std_logic_vector(7 downto 0);
    signal    gt14_frame_check_reset_i        : std_logic;
    signal    gt14_inc_in_i                   : std_logic;
    signal    gt14_inc_out_i                  : std_logic;
    signal    gt14_unscrambled_data_i         : std_logic_vector(31 downto 0);

    signal    gt15_matchn_i                   : std_logic;
    signal    gt15_txcharisk_float_i          : std_logic_vector(3 downto 0);
    signal    gt15_txdata_float16_i           : std_logic_vector(15 downto 0);
    signal    gt15_txdata_float_i             : std_logic_vector(31 downto 0);
    signal    gt15_track_data_i               : std_logic;
    signal    gt15_block_sync_i               : std_logic;
    signal    gt15_error_count_i              : std_logic_vector(7 downto 0);
    signal    gt15_frame_check_reset_i        : std_logic;
    signal    gt15_inc_in_i                   : std_logic;
    signal    gt15_inc_out_i                  : std_logic;
    signal    gt15_unscrambled_data_i         : std_logic_vector(31 downto 0);

    signal    gt16_matchn_i                   : std_logic;
    signal    gt16_txcharisk_float_i          : std_logic_vector(3 downto 0);
    signal    gt16_txdata_float16_i           : std_logic_vector(15 downto 0);
    signal    gt16_txdata_float_i             : std_logic_vector(31 downto 0);
    signal    gt16_track_data_i               : std_logic;
    signal    gt16_block_sync_i               : std_logic;
    signal    gt16_error_count_i              : std_logic_vector(7 downto 0);
    signal    gt16_frame_check_reset_i        : std_logic;
    signal    gt16_inc_in_i                   : std_logic;
    signal    gt16_inc_out_i                  : std_logic;
    signal    gt16_unscrambled_data_i         : std_logic_vector(31 downto 0);

    signal    gt17_matchn_i                   : std_logic;
    signal    gt17_txcharisk_float_i          : std_logic_vector(3 downto 0);
    signal    gt17_txdata_float16_i           : std_logic_vector(15 downto 0);
    signal    gt17_txdata_float_i             : std_logic_vector(31 downto 0);
    signal    gt17_track_data_i               : std_logic;
    signal    gt17_block_sync_i               : std_logic;
    signal    gt17_error_count_i              : std_logic_vector(7 downto 0);
    signal    gt17_frame_check_reset_i        : std_logic;
    signal    gt17_inc_in_i                   : std_logic;
    signal    gt17_inc_out_i                  : std_logic;
    signal    gt17_unscrambled_data_i         : std_logic_vector(31 downto 0);

    signal    gt18_matchn_i                   : std_logic;
    signal    gt18_txcharisk_float_i          : std_logic_vector(3 downto 0);
    signal    gt18_txdata_float16_i           : std_logic_vector(15 downto 0);
    signal    gt18_txdata_float_i             : std_logic_vector(31 downto 0);
    signal    gt18_track_data_i               : std_logic;
    signal    gt18_block_sync_i               : std_logic;
    signal    gt18_error_count_i              : std_logic_vector(7 downto 0);
    signal    gt18_frame_check_reset_i        : std_logic;
    signal    gt18_inc_in_i                   : std_logic;
    signal    gt18_inc_out_i                  : std_logic;
    signal    gt18_unscrambled_data_i         : std_logic_vector(31 downto 0);

    signal    gt19_matchn_i                   : std_logic;
    signal    gt19_txcharisk_float_i          : std_logic_vector(3 downto 0);
    signal    gt19_txdata_float16_i           : std_logic_vector(15 downto 0);
    signal    gt19_txdata_float_i             : std_logic_vector(31 downto 0);
    signal    gt19_track_data_i               : std_logic;
    signal    gt19_block_sync_i               : std_logic;
    signal    gt19_error_count_i              : std_logic_vector(7 downto 0);
    signal    gt19_frame_check_reset_i        : std_logic;
    signal    gt19_inc_in_i                   : std_logic;
    signal    gt19_inc_out_i                  : std_logic;
    signal    gt19_unscrambled_data_i         : std_logic_vector(31 downto 0);

    signal    reset_on_data_error_i           : std_logic;
    signal    track_data_out_i                : std_logic;
    signal    track_data_out_ila_i : std_logic_vector(0 downto 0);

    ----------------------- Chipscope Signals ---------------------------------

    signal  tx_data_vio_control_i           : std_logic_vector(35 downto 0);
    signal  rx_data_vio_control_i           : std_logic_vector(35 downto 0);
    signal  shared_vio_control_i            : std_logic_vector(35 downto 0);
    signal  ila_control_i                   : std_logic_vector(35 downto 0);
    signal  channel_drp_vio_control_i       : std_logic_vector(35 downto 0);
    signal  common_drp_vio_control_i        : std_logic_vector(35 downto 0);
    signal  tx_data_vio_async_in_i          : std_logic_vector(31 downto 0);
    signal  tx_data_vio_sync_in_i           : std_logic_vector(31 downto 0);
    signal  tx_data_vio_async_out_i         : std_logic_vector(31 downto 0);
    signal  tx_data_vio_sync_out_i          : std_logic_vector(31 downto 0);
    signal  rx_data_vio_async_in_i          : std_logic_vector(31 downto 0);
    signal  rx_data_vio_sync_in_i           : std_logic_vector(31 downto 0);
    signal  rx_data_vio_async_out_i         : std_logic_vector(31 downto 0);
    signal  rx_data_vio_sync_out_i          : std_logic_vector(31 downto 0);
    signal  shared_vio_in_i                 : std_logic_vector(31 downto 0);
    signal  shared_vio_out_i                : std_logic_vector(31 downto 0);
    signal  ila_in_i                        : std_logic_vector(163 downto 0);
    signal  channel_drp_vio_async_in_i      : std_logic_vector(31 downto 0);
    signal  channel_drp_vio_sync_in_i       : std_logic_vector(31 downto 0);
    signal  channel_drp_vio_async_out_i     : std_logic_vector(31 downto 0);
    signal  channel_drp_vio_sync_out_i      : std_logic_vector(31 downto 0);
    signal  common_drp_vio_async_in_i       : std_logic_vector(31 downto 0);
    signal  common_drp_vio_sync_in_i        : std_logic_vector(31 downto 0);
    signal  common_drp_vio_async_out_i      : std_logic_vector(31 downto 0);
    signal  common_drp_vio_sync_out_i       : std_logic_vector(31 downto 0);

    signal  gt0_tx_data_vio_async_in_i      : std_logic_vector(31 downto 0);
    signal  gt0_tx_data_vio_sync_in_i       : std_logic_vector(31 downto 0);
    signal  gt0_tx_data_vio_async_out_i     : std_logic_vector(31 downto 0);
    signal  gt0_tx_data_vio_sync_out_i      : std_logic_vector(31 downto 0);
    signal  gt0_rx_data_vio_async_in_i      : std_logic_vector(31 downto 0);
    signal  gt0_rx_data_vio_sync_in_i       : std_logic_vector(31 downto 0);
    signal  gt0_rx_data_vio_async_out_i     : std_logic_vector(31 downto 0);
    signal  gt0_rx_data_vio_sync_out_i      : std_logic_vector(31 downto 0);
    signal  gt0_ila_in_i                    : std_logic_vector(163 downto 0);
    signal  gt0_channel_drp_vio_async_in_i  : std_logic_vector(31 downto 0);
    signal  gt0_channel_drp_vio_sync_in_i   : std_logic_vector(31 downto 0);
    signal  gt0_channel_drp_vio_async_out_i : std_logic_vector(31 downto 0);
    signal  gt0_channel_drp_vio_sync_out_i  : std_logic_vector(31 downto 0);
    signal  gt0_common_drp_vio_async_in_i   : std_logic_vector(31 downto 0);
    signal  gt0_common_drp_vio_sync_in_i    : std_logic_vector(31 downto 0);
    signal  gt0_common_drp_vio_async_out_i  : std_logic_vector(31 downto 0);
    signal  gt0_common_drp_vio_sync_out_i   : std_logic_vector(31 downto 0);

    signal  gt1_tx_data_vio_async_in_i      : std_logic_vector(31 downto 0);
    signal  gt1_tx_data_vio_sync_in_i       : std_logic_vector(31 downto 0);
    signal  gt1_tx_data_vio_async_out_i     : std_logic_vector(31 downto 0);
    signal  gt1_tx_data_vio_sync_out_i      : std_logic_vector(31 downto 0);
    signal  gt1_rx_data_vio_async_in_i      : std_logic_vector(31 downto 0);
    signal  gt1_rx_data_vio_sync_in_i       : std_logic_vector(31 downto 0);
    signal  gt1_rx_data_vio_async_out_i     : std_logic_vector(31 downto 0);
    signal  gt1_rx_data_vio_sync_out_i      : std_logic_vector(31 downto 0);
    signal  gt1_ila_in_i                    : std_logic_vector(163 downto 0);
    signal  gt1_channel_drp_vio_async_in_i  : std_logic_vector(31 downto 0);
    signal  gt1_channel_drp_vio_sync_in_i   : std_logic_vector(31 downto 0);
    signal  gt1_channel_drp_vio_async_out_i : std_logic_vector(31 downto 0);
    signal  gt1_channel_drp_vio_sync_out_i  : std_logic_vector(31 downto 0);
    signal  gt1_common_drp_vio_async_in_i   : std_logic_vector(31 downto 0);
    signal  gt1_common_drp_vio_sync_in_i    : std_logic_vector(31 downto 0);
    signal  gt1_common_drp_vio_async_out_i  : std_logic_vector(31 downto 0);
    signal  gt1_common_drp_vio_sync_out_i   : std_logic_vector(31 downto 0);

    signal  gt2_tx_data_vio_async_in_i      : std_logic_vector(31 downto 0);
    signal  gt2_tx_data_vio_sync_in_i       : std_logic_vector(31 downto 0);
    signal  gt2_tx_data_vio_async_out_i     : std_logic_vector(31 downto 0);
    signal  gt2_tx_data_vio_sync_out_i      : std_logic_vector(31 downto 0);
    signal  gt2_rx_data_vio_async_in_i      : std_logic_vector(31 downto 0);
    signal  gt2_rx_data_vio_sync_in_i       : std_logic_vector(31 downto 0);
    signal  gt2_rx_data_vio_async_out_i     : std_logic_vector(31 downto 0);
    signal  gt2_rx_data_vio_sync_out_i      : std_logic_vector(31 downto 0);
    signal  gt2_ila_in_i                    : std_logic_vector(163 downto 0);
    signal  gt2_channel_drp_vio_async_in_i  : std_logic_vector(31 downto 0);
    signal  gt2_channel_drp_vio_sync_in_i   : std_logic_vector(31 downto 0);
    signal  gt2_channel_drp_vio_async_out_i : std_logic_vector(31 downto 0);
    signal  gt2_channel_drp_vio_sync_out_i  : std_logic_vector(31 downto 0);
    signal  gt2_common_drp_vio_async_in_i   : std_logic_vector(31 downto 0);
    signal  gt2_common_drp_vio_sync_in_i    : std_logic_vector(31 downto 0);
    signal  gt2_common_drp_vio_async_out_i  : std_logic_vector(31 downto 0);
    signal  gt2_common_drp_vio_sync_out_i   : std_logic_vector(31 downto 0);

    signal  gt3_tx_data_vio_async_in_i      : std_logic_vector(31 downto 0);
    signal  gt3_tx_data_vio_sync_in_i       : std_logic_vector(31 downto 0);
    signal  gt3_tx_data_vio_async_out_i     : std_logic_vector(31 downto 0);
    signal  gt3_tx_data_vio_sync_out_i      : std_logic_vector(31 downto 0);
    signal  gt3_rx_data_vio_async_in_i      : std_logic_vector(31 downto 0);
    signal  gt3_rx_data_vio_sync_in_i       : std_logic_vector(31 downto 0);
    signal  gt3_rx_data_vio_async_out_i     : std_logic_vector(31 downto 0);
    signal  gt3_rx_data_vio_sync_out_i      : std_logic_vector(31 downto 0);
    signal  gt3_ila_in_i                    : std_logic_vector(163 downto 0);
    signal  gt3_channel_drp_vio_async_in_i  : std_logic_vector(31 downto 0);
    signal  gt3_channel_drp_vio_sync_in_i   : std_logic_vector(31 downto 0);
    signal  gt3_channel_drp_vio_async_out_i : std_logic_vector(31 downto 0);
    signal  gt3_channel_drp_vio_sync_out_i  : std_logic_vector(31 downto 0);
    signal  gt3_common_drp_vio_async_in_i   : std_logic_vector(31 downto 0);
    signal  gt3_common_drp_vio_sync_in_i    : std_logic_vector(31 downto 0);
    signal  gt3_common_drp_vio_async_out_i  : std_logic_vector(31 downto 0);
    signal  gt3_common_drp_vio_sync_out_i   : std_logic_vector(31 downto 0);

    signal  gt4_tx_data_vio_async_in_i      : std_logic_vector(31 downto 0);
    signal  gt4_tx_data_vio_sync_in_i       : std_logic_vector(31 downto 0);
    signal  gt4_tx_data_vio_async_out_i     : std_logic_vector(31 downto 0);
    signal  gt4_tx_data_vio_sync_out_i      : std_logic_vector(31 downto 0);
    signal  gt4_rx_data_vio_async_in_i      : std_logic_vector(31 downto 0);
    signal  gt4_rx_data_vio_sync_in_i       : std_logic_vector(31 downto 0);
    signal  gt4_rx_data_vio_async_out_i     : std_logic_vector(31 downto 0);
    signal  gt4_rx_data_vio_sync_out_i      : std_logic_vector(31 downto 0);
    signal  gt4_ila_in_i                    : std_logic_vector(163 downto 0);
    signal  gt4_channel_drp_vio_async_in_i  : std_logic_vector(31 downto 0);
    signal  gt4_channel_drp_vio_sync_in_i   : std_logic_vector(31 downto 0);
    signal  gt4_channel_drp_vio_async_out_i : std_logic_vector(31 downto 0);
    signal  gt4_channel_drp_vio_sync_out_i  : std_logic_vector(31 downto 0);
    signal  gt4_common_drp_vio_async_in_i   : std_logic_vector(31 downto 0);
    signal  gt4_common_drp_vio_sync_in_i    : std_logic_vector(31 downto 0);
    signal  gt4_common_drp_vio_async_out_i  : std_logic_vector(31 downto 0);
    signal  gt4_common_drp_vio_sync_out_i   : std_logic_vector(31 downto 0);

    signal  gt5_tx_data_vio_async_in_i      : std_logic_vector(31 downto 0);
    signal  gt5_tx_data_vio_sync_in_i       : std_logic_vector(31 downto 0);
    signal  gt5_tx_data_vio_async_out_i     : std_logic_vector(31 downto 0);
    signal  gt5_tx_data_vio_sync_out_i      : std_logic_vector(31 downto 0);
    signal  gt5_rx_data_vio_async_in_i      : std_logic_vector(31 downto 0);
    signal  gt5_rx_data_vio_sync_in_i       : std_logic_vector(31 downto 0);
    signal  gt5_rx_data_vio_async_out_i     : std_logic_vector(31 downto 0);
    signal  gt5_rx_data_vio_sync_out_i      : std_logic_vector(31 downto 0);
    signal  gt5_ila_in_i                    : std_logic_vector(163 downto 0);
    signal  gt5_channel_drp_vio_async_in_i  : std_logic_vector(31 downto 0);
    signal  gt5_channel_drp_vio_sync_in_i   : std_logic_vector(31 downto 0);
    signal  gt5_channel_drp_vio_async_out_i : std_logic_vector(31 downto 0);
    signal  gt5_channel_drp_vio_sync_out_i  : std_logic_vector(31 downto 0);
    signal  gt5_common_drp_vio_async_in_i   : std_logic_vector(31 downto 0);
    signal  gt5_common_drp_vio_sync_in_i    : std_logic_vector(31 downto 0);
    signal  gt5_common_drp_vio_async_out_i  : std_logic_vector(31 downto 0);
    signal  gt5_common_drp_vio_sync_out_i   : std_logic_vector(31 downto 0);

    signal  gt6_tx_data_vio_async_in_i      : std_logic_vector(31 downto 0);
    signal  gt6_tx_data_vio_sync_in_i       : std_logic_vector(31 downto 0);
    signal  gt6_tx_data_vio_async_out_i     : std_logic_vector(31 downto 0);
    signal  gt6_tx_data_vio_sync_out_i      : std_logic_vector(31 downto 0);
    signal  gt6_rx_data_vio_async_in_i      : std_logic_vector(31 downto 0);
    signal  gt6_rx_data_vio_sync_in_i       : std_logic_vector(31 downto 0);
    signal  gt6_rx_data_vio_async_out_i     : std_logic_vector(31 downto 0);
    signal  gt6_rx_data_vio_sync_out_i      : std_logic_vector(31 downto 0);
    signal  gt6_ila_in_i                    : std_logic_vector(163 downto 0);
    signal  gt6_channel_drp_vio_async_in_i  : std_logic_vector(31 downto 0);
    signal  gt6_channel_drp_vio_sync_in_i   : std_logic_vector(31 downto 0);
    signal  gt6_channel_drp_vio_async_out_i : std_logic_vector(31 downto 0);
    signal  gt6_channel_drp_vio_sync_out_i  : std_logic_vector(31 downto 0);
    signal  gt6_common_drp_vio_async_in_i   : std_logic_vector(31 downto 0);
    signal  gt6_common_drp_vio_sync_in_i    : std_logic_vector(31 downto 0);
    signal  gt6_common_drp_vio_async_out_i  : std_logic_vector(31 downto 0);
    signal  gt6_common_drp_vio_sync_out_i   : std_logic_vector(31 downto 0);

    signal  gt7_tx_data_vio_async_in_i      : std_logic_vector(31 downto 0);
    signal  gt7_tx_data_vio_sync_in_i       : std_logic_vector(31 downto 0);
    signal  gt7_tx_data_vio_async_out_i     : std_logic_vector(31 downto 0);
    signal  gt7_tx_data_vio_sync_out_i      : std_logic_vector(31 downto 0);
    signal  gt7_rx_data_vio_async_in_i      : std_logic_vector(31 downto 0);
    signal  gt7_rx_data_vio_sync_in_i       : std_logic_vector(31 downto 0);
    signal  gt7_rx_data_vio_async_out_i     : std_logic_vector(31 downto 0);
    signal  gt7_rx_data_vio_sync_out_i      : std_logic_vector(31 downto 0);
    signal  gt7_ila_in_i                    : std_logic_vector(163 downto 0);
    signal  gt7_channel_drp_vio_async_in_i  : std_logic_vector(31 downto 0);
    signal  gt7_channel_drp_vio_sync_in_i   : std_logic_vector(31 downto 0);
    signal  gt7_channel_drp_vio_async_out_i : std_logic_vector(31 downto 0);
    signal  gt7_channel_drp_vio_sync_out_i  : std_logic_vector(31 downto 0);
    signal  gt7_common_drp_vio_async_in_i   : std_logic_vector(31 downto 0);
    signal  gt7_common_drp_vio_sync_in_i    : std_logic_vector(31 downto 0);
    signal  gt7_common_drp_vio_async_out_i  : std_logic_vector(31 downto 0);
    signal  gt7_common_drp_vio_sync_out_i   : std_logic_vector(31 downto 0);

    signal  gt8_tx_data_vio_async_in_i      : std_logic_vector(31 downto 0);
    signal  gt8_tx_data_vio_sync_in_i       : std_logic_vector(31 downto 0);
    signal  gt8_tx_data_vio_async_out_i     : std_logic_vector(31 downto 0);
    signal  gt8_tx_data_vio_sync_out_i      : std_logic_vector(31 downto 0);
    signal  gt8_rx_data_vio_async_in_i      : std_logic_vector(31 downto 0);
    signal  gt8_rx_data_vio_sync_in_i       : std_logic_vector(31 downto 0);
    signal  gt8_rx_data_vio_async_out_i     : std_logic_vector(31 downto 0);
    signal  gt8_rx_data_vio_sync_out_i      : std_logic_vector(31 downto 0);
    signal  gt8_ila_in_i                    : std_logic_vector(163 downto 0);
    signal  gt8_channel_drp_vio_async_in_i  : std_logic_vector(31 downto 0);
    signal  gt8_channel_drp_vio_sync_in_i   : std_logic_vector(31 downto 0);
    signal  gt8_channel_drp_vio_async_out_i : std_logic_vector(31 downto 0);
    signal  gt8_channel_drp_vio_sync_out_i  : std_logic_vector(31 downto 0);
    signal  gt8_common_drp_vio_async_in_i   : std_logic_vector(31 downto 0);
    signal  gt8_common_drp_vio_sync_in_i    : std_logic_vector(31 downto 0);
    signal  gt8_common_drp_vio_async_out_i  : std_logic_vector(31 downto 0);
    signal  gt8_common_drp_vio_sync_out_i   : std_logic_vector(31 downto 0);

    signal  gt9_tx_data_vio_async_in_i      : std_logic_vector(31 downto 0);
    signal  gt9_tx_data_vio_sync_in_i       : std_logic_vector(31 downto 0);
    signal  gt9_tx_data_vio_async_out_i     : std_logic_vector(31 downto 0);
    signal  gt9_tx_data_vio_sync_out_i      : std_logic_vector(31 downto 0);
    signal  gt9_rx_data_vio_async_in_i      : std_logic_vector(31 downto 0);
    signal  gt9_rx_data_vio_sync_in_i       : std_logic_vector(31 downto 0);
    signal  gt9_rx_data_vio_async_out_i     : std_logic_vector(31 downto 0);
    signal  gt9_rx_data_vio_sync_out_i      : std_logic_vector(31 downto 0);
    signal  gt9_ila_in_i                    : std_logic_vector(163 downto 0);
    signal  gt9_channel_drp_vio_async_in_i  : std_logic_vector(31 downto 0);
    signal  gt9_channel_drp_vio_sync_in_i   : std_logic_vector(31 downto 0);
    signal  gt9_channel_drp_vio_async_out_i : std_logic_vector(31 downto 0);
    signal  gt9_channel_drp_vio_sync_out_i  : std_logic_vector(31 downto 0);
    signal  gt9_common_drp_vio_async_in_i   : std_logic_vector(31 downto 0);
    signal  gt9_common_drp_vio_sync_in_i    : std_logic_vector(31 downto 0);
    signal  gt9_common_drp_vio_async_out_i  : std_logic_vector(31 downto 0);
    signal  gt9_common_drp_vio_sync_out_i   : std_logic_vector(31 downto 0);

    signal  gt10_tx_data_vio_async_in_i     : std_logic_vector(31 downto 0);
    signal  gt10_tx_data_vio_sync_in_i      : std_logic_vector(31 downto 0);
    signal  gt10_tx_data_vio_async_out_i    : std_logic_vector(31 downto 0);
    signal  gt10_tx_data_vio_sync_out_i     : std_logic_vector(31 downto 0);
    signal  gt10_rx_data_vio_async_in_i     : std_logic_vector(31 downto 0);
    signal  gt10_rx_data_vio_sync_in_i      : std_logic_vector(31 downto 0);
    signal  gt10_rx_data_vio_async_out_i    : std_logic_vector(31 downto 0);
    signal  gt10_rx_data_vio_sync_out_i     : std_logic_vector(31 downto 0);
    signal  gt10_ila_in_i                   : std_logic_vector(163 downto 0);
    signal  gt10_channel_drp_vio_async_in_i : std_logic_vector(31 downto 0);
    signal  gt10_channel_drp_vio_sync_in_i  : std_logic_vector(31 downto 0);
    signal  gt10_channel_drp_vio_async_out_i: std_logic_vector(31 downto 0);
    signal  gt10_channel_drp_vio_sync_out_i : std_logic_vector(31 downto 0);
    signal  gt10_common_drp_vio_async_in_i  : std_logic_vector(31 downto 0);
    signal  gt10_common_drp_vio_sync_in_i   : std_logic_vector(31 downto 0);
    signal  gt10_common_drp_vio_async_out_i : std_logic_vector(31 downto 0);
    signal  gt10_common_drp_vio_sync_out_i  : std_logic_vector(31 downto 0);

    signal  gt11_tx_data_vio_async_in_i     : std_logic_vector(31 downto 0);
    signal  gt11_tx_data_vio_sync_in_i      : std_logic_vector(31 downto 0);
    signal  gt11_tx_data_vio_async_out_i    : std_logic_vector(31 downto 0);
    signal  gt11_tx_data_vio_sync_out_i     : std_logic_vector(31 downto 0);
    signal  gt11_rx_data_vio_async_in_i     : std_logic_vector(31 downto 0);
    signal  gt11_rx_data_vio_sync_in_i      : std_logic_vector(31 downto 0);
    signal  gt11_rx_data_vio_async_out_i    : std_logic_vector(31 downto 0);
    signal  gt11_rx_data_vio_sync_out_i     : std_logic_vector(31 downto 0);
    signal  gt11_ila_in_i                   : std_logic_vector(163 downto 0);
    signal  gt11_channel_drp_vio_async_in_i : std_logic_vector(31 downto 0);
    signal  gt11_channel_drp_vio_sync_in_i  : std_logic_vector(31 downto 0);
    signal  gt11_channel_drp_vio_async_out_i: std_logic_vector(31 downto 0);
    signal  gt11_channel_drp_vio_sync_out_i : std_logic_vector(31 downto 0);
    signal  gt11_common_drp_vio_async_in_i  : std_logic_vector(31 downto 0);
    signal  gt11_common_drp_vio_sync_in_i   : std_logic_vector(31 downto 0);
    signal  gt11_common_drp_vio_async_out_i : std_logic_vector(31 downto 0);
    signal  gt11_common_drp_vio_sync_out_i  : std_logic_vector(31 downto 0);

    signal  gt12_tx_data_vio_async_in_i     : std_logic_vector(31 downto 0);
    signal  gt12_tx_data_vio_sync_in_i      : std_logic_vector(31 downto 0);
    signal  gt12_tx_data_vio_async_out_i    : std_logic_vector(31 downto 0);
    signal  gt12_tx_data_vio_sync_out_i     : std_logic_vector(31 downto 0);
    signal  gt12_rx_data_vio_async_in_i     : std_logic_vector(31 downto 0);
    signal  gt12_rx_data_vio_sync_in_i      : std_logic_vector(31 downto 0);
    signal  gt12_rx_data_vio_async_out_i    : std_logic_vector(31 downto 0);
    signal  gt12_rx_data_vio_sync_out_i     : std_logic_vector(31 downto 0);
    signal  gt12_ila_in_i                   : std_logic_vector(163 downto 0);
    signal  gt12_channel_drp_vio_async_in_i : std_logic_vector(31 downto 0);
    signal  gt12_channel_drp_vio_sync_in_i  : std_logic_vector(31 downto 0);
    signal  gt12_channel_drp_vio_async_out_i: std_logic_vector(31 downto 0);
    signal  gt12_channel_drp_vio_sync_out_i : std_logic_vector(31 downto 0);
    signal  gt12_common_drp_vio_async_in_i  : std_logic_vector(31 downto 0);
    signal  gt12_common_drp_vio_sync_in_i   : std_logic_vector(31 downto 0);
    signal  gt12_common_drp_vio_async_out_i : std_logic_vector(31 downto 0);
    signal  gt12_common_drp_vio_sync_out_i  : std_logic_vector(31 downto 0);

    signal  gt13_tx_data_vio_async_in_i     : std_logic_vector(31 downto 0);
    signal  gt13_tx_data_vio_sync_in_i      : std_logic_vector(31 downto 0);
    signal  gt13_tx_data_vio_async_out_i    : std_logic_vector(31 downto 0);
    signal  gt13_tx_data_vio_sync_out_i     : std_logic_vector(31 downto 0);
    signal  gt13_rx_data_vio_async_in_i     : std_logic_vector(31 downto 0);
    signal  gt13_rx_data_vio_sync_in_i      : std_logic_vector(31 downto 0);
    signal  gt13_rx_data_vio_async_out_i    : std_logic_vector(31 downto 0);
    signal  gt13_rx_data_vio_sync_out_i     : std_logic_vector(31 downto 0);
    signal  gt13_ila_in_i                   : std_logic_vector(163 downto 0);
    signal  gt13_channel_drp_vio_async_in_i : std_logic_vector(31 downto 0);
    signal  gt13_channel_drp_vio_sync_in_i  : std_logic_vector(31 downto 0);
    signal  gt13_channel_drp_vio_async_out_i: std_logic_vector(31 downto 0);
    signal  gt13_channel_drp_vio_sync_out_i : std_logic_vector(31 downto 0);
    signal  gt13_common_drp_vio_async_in_i  : std_logic_vector(31 downto 0);
    signal  gt13_common_drp_vio_sync_in_i   : std_logic_vector(31 downto 0);
    signal  gt13_common_drp_vio_async_out_i : std_logic_vector(31 downto 0);
    signal  gt13_common_drp_vio_sync_out_i  : std_logic_vector(31 downto 0);

    signal  gt14_tx_data_vio_async_in_i     : std_logic_vector(31 downto 0);
    signal  gt14_tx_data_vio_sync_in_i      : std_logic_vector(31 downto 0);
    signal  gt14_tx_data_vio_async_out_i    : std_logic_vector(31 downto 0);
    signal  gt14_tx_data_vio_sync_out_i     : std_logic_vector(31 downto 0);
    signal  gt14_rx_data_vio_async_in_i     : std_logic_vector(31 downto 0);
    signal  gt14_rx_data_vio_sync_in_i      : std_logic_vector(31 downto 0);
    signal  gt14_rx_data_vio_async_out_i    : std_logic_vector(31 downto 0);
    signal  gt14_rx_data_vio_sync_out_i     : std_logic_vector(31 downto 0);
    signal  gt14_ila_in_i                   : std_logic_vector(163 downto 0);
    signal  gt14_channel_drp_vio_async_in_i : std_logic_vector(31 downto 0);
    signal  gt14_channel_drp_vio_sync_in_i  : std_logic_vector(31 downto 0);
    signal  gt14_channel_drp_vio_async_out_i: std_logic_vector(31 downto 0);
    signal  gt14_channel_drp_vio_sync_out_i : std_logic_vector(31 downto 0);
    signal  gt14_common_drp_vio_async_in_i  : std_logic_vector(31 downto 0);
    signal  gt14_common_drp_vio_sync_in_i   : std_logic_vector(31 downto 0);
    signal  gt14_common_drp_vio_async_out_i : std_logic_vector(31 downto 0);
    signal  gt14_common_drp_vio_sync_out_i  : std_logic_vector(31 downto 0);

    signal  gt15_tx_data_vio_async_in_i     : std_logic_vector(31 downto 0);
    signal  gt15_tx_data_vio_sync_in_i      : std_logic_vector(31 downto 0);
    signal  gt15_tx_data_vio_async_out_i    : std_logic_vector(31 downto 0);
    signal  gt15_tx_data_vio_sync_out_i     : std_logic_vector(31 downto 0);
    signal  gt15_rx_data_vio_async_in_i     : std_logic_vector(31 downto 0);
    signal  gt15_rx_data_vio_sync_in_i      : std_logic_vector(31 downto 0);
    signal  gt15_rx_data_vio_async_out_i    : std_logic_vector(31 downto 0);
    signal  gt15_rx_data_vio_sync_out_i     : std_logic_vector(31 downto 0);
    signal  gt15_ila_in_i                   : std_logic_vector(163 downto 0);
    signal  gt15_channel_drp_vio_async_in_i : std_logic_vector(31 downto 0);
    signal  gt15_channel_drp_vio_sync_in_i  : std_logic_vector(31 downto 0);
    signal  gt15_channel_drp_vio_async_out_i: std_logic_vector(31 downto 0);
    signal  gt15_channel_drp_vio_sync_out_i : std_logic_vector(31 downto 0);
    signal  gt15_common_drp_vio_async_in_i  : std_logic_vector(31 downto 0);
    signal  gt15_common_drp_vio_sync_in_i   : std_logic_vector(31 downto 0);
    signal  gt15_common_drp_vio_async_out_i : std_logic_vector(31 downto 0);
    signal  gt15_common_drp_vio_sync_out_i  : std_logic_vector(31 downto 0);

    signal  gt16_tx_data_vio_async_in_i     : std_logic_vector(31 downto 0);
    signal  gt16_tx_data_vio_sync_in_i      : std_logic_vector(31 downto 0);
    signal  gt16_tx_data_vio_async_out_i    : std_logic_vector(31 downto 0);
    signal  gt16_tx_data_vio_sync_out_i     : std_logic_vector(31 downto 0);
    signal  gt16_rx_data_vio_async_in_i     : std_logic_vector(31 downto 0);
    signal  gt16_rx_data_vio_sync_in_i      : std_logic_vector(31 downto 0);
    signal  gt16_rx_data_vio_async_out_i    : std_logic_vector(31 downto 0);
    signal  gt16_rx_data_vio_sync_out_i     : std_logic_vector(31 downto 0);
    signal  gt16_ila_in_i                   : std_logic_vector(163 downto 0);
    signal  gt16_channel_drp_vio_async_in_i : std_logic_vector(31 downto 0);
    signal  gt16_channel_drp_vio_sync_in_i  : std_logic_vector(31 downto 0);
    signal  gt16_channel_drp_vio_async_out_i: std_logic_vector(31 downto 0);
    signal  gt16_channel_drp_vio_sync_out_i : std_logic_vector(31 downto 0);
    signal  gt16_common_drp_vio_async_in_i  : std_logic_vector(31 downto 0);
    signal  gt16_common_drp_vio_sync_in_i   : std_logic_vector(31 downto 0);
    signal  gt16_common_drp_vio_async_out_i : std_logic_vector(31 downto 0);
    signal  gt16_common_drp_vio_sync_out_i  : std_logic_vector(31 downto 0);

    signal  gt17_tx_data_vio_async_in_i     : std_logic_vector(31 downto 0);
    signal  gt17_tx_data_vio_sync_in_i      : std_logic_vector(31 downto 0);
    signal  gt17_tx_data_vio_async_out_i    : std_logic_vector(31 downto 0);
    signal  gt17_tx_data_vio_sync_out_i     : std_logic_vector(31 downto 0);
    signal  gt17_rx_data_vio_async_in_i     : std_logic_vector(31 downto 0);
    signal  gt17_rx_data_vio_sync_in_i      : std_logic_vector(31 downto 0);
    signal  gt17_rx_data_vio_async_out_i    : std_logic_vector(31 downto 0);
    signal  gt17_rx_data_vio_sync_out_i     : std_logic_vector(31 downto 0);
    signal  gt17_ila_in_i                   : std_logic_vector(163 downto 0);
    signal  gt17_channel_drp_vio_async_in_i : std_logic_vector(31 downto 0);
    signal  gt17_channel_drp_vio_sync_in_i  : std_logic_vector(31 downto 0);
    signal  gt17_channel_drp_vio_async_out_i: std_logic_vector(31 downto 0);
    signal  gt17_channel_drp_vio_sync_out_i : std_logic_vector(31 downto 0);
    signal  gt17_common_drp_vio_async_in_i  : std_logic_vector(31 downto 0);
    signal  gt17_common_drp_vio_sync_in_i   : std_logic_vector(31 downto 0);
    signal  gt17_common_drp_vio_async_out_i : std_logic_vector(31 downto 0);
    signal  gt17_common_drp_vio_sync_out_i  : std_logic_vector(31 downto 0);

    signal  gt18_tx_data_vio_async_in_i     : std_logic_vector(31 downto 0);
    signal  gt18_tx_data_vio_sync_in_i      : std_logic_vector(31 downto 0);
    signal  gt18_tx_data_vio_async_out_i    : std_logic_vector(31 downto 0);
    signal  gt18_tx_data_vio_sync_out_i     : std_logic_vector(31 downto 0);
    signal  gt18_rx_data_vio_async_in_i     : std_logic_vector(31 downto 0);
    signal  gt18_rx_data_vio_sync_in_i      : std_logic_vector(31 downto 0);
    signal  gt18_rx_data_vio_async_out_i    : std_logic_vector(31 downto 0);
    signal  gt18_rx_data_vio_sync_out_i     : std_logic_vector(31 downto 0);
    signal  gt18_ila_in_i                   : std_logic_vector(163 downto 0);
    signal  gt18_channel_drp_vio_async_in_i : std_logic_vector(31 downto 0);
    signal  gt18_channel_drp_vio_sync_in_i  : std_logic_vector(31 downto 0);
    signal  gt18_channel_drp_vio_async_out_i: std_logic_vector(31 downto 0);
    signal  gt18_channel_drp_vio_sync_out_i : std_logic_vector(31 downto 0);
    signal  gt18_common_drp_vio_async_in_i  : std_logic_vector(31 downto 0);
    signal  gt18_common_drp_vio_sync_in_i   : std_logic_vector(31 downto 0);
    signal  gt18_common_drp_vio_async_out_i : std_logic_vector(31 downto 0);
    signal  gt18_common_drp_vio_sync_out_i  : std_logic_vector(31 downto 0);

    signal  gt19_tx_data_vio_async_in_i     : std_logic_vector(31 downto 0);
    signal  gt19_tx_data_vio_sync_in_i      : std_logic_vector(31 downto 0);
    signal  gt19_tx_data_vio_async_out_i    : std_logic_vector(31 downto 0);
    signal  gt19_tx_data_vio_sync_out_i     : std_logic_vector(31 downto 0);
    signal  gt19_rx_data_vio_async_in_i     : std_logic_vector(31 downto 0);
    signal  gt19_rx_data_vio_sync_in_i      : std_logic_vector(31 downto 0);
    signal  gt19_rx_data_vio_async_out_i    : std_logic_vector(31 downto 0);
    signal  gt19_rx_data_vio_sync_out_i     : std_logic_vector(31 downto 0);
    signal  gt19_ila_in_i                   : std_logic_vector(163 downto 0);
    signal  gt19_channel_drp_vio_async_in_i : std_logic_vector(31 downto 0);
    signal  gt19_channel_drp_vio_sync_in_i  : std_logic_vector(31 downto 0);
    signal  gt19_channel_drp_vio_async_out_i: std_logic_vector(31 downto 0);
    signal  gt19_channel_drp_vio_sync_out_i : std_logic_vector(31 downto 0);
    signal  gt19_common_drp_vio_async_in_i  : std_logic_vector(31 downto 0);
    signal  gt19_common_drp_vio_sync_in_i   : std_logic_vector(31 downto 0);
    signal  gt19_common_drp_vio_async_out_i : std_logic_vector(31 downto 0);
    signal  gt19_common_drp_vio_sync_out_i  : std_logic_vector(31 downto 0);


    signal    gttxreset_i                     : std_logic;
    signal    gtrxreset_i                     : std_logic;
    signal    mux_sel_i                       : std_logic_vector(4 downto 0);

    signal    user_tx_reset_i                 : std_logic;
    signal    user_rx_reset_i                 : std_logic;
    signal    tx_vio_clk_i                    : std_logic;
    signal    tx_vio_clk_mux_out_i            : std_logic;    
    signal    rx_vio_ila_clk_i                : std_logic;
    signal    rx_vio_ila_clk_mux_out_i        : std_logic;    

    signal    cpllreset_i                     : std_logic;


   signal zero_vector_rx_80 : std_logic_vector ((80 -32) -1 downto 0) := (others => '0');
   signal zero_vector_rx_8 : std_logic_vector ((8 -4) -1 downto 0) := (others => '0');
  signal gt0_rxdata_ila : std_logic_vector (79 downto 0);
  signal gt0_rxdatavalid_ila : std_logic_vector (1 downto 0);
  signal gt0_rxcharisk_ila : std_logic_vector (7 downto 0);
  signal gt0_txmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt0_rxmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt0_rxresetdone_ila : std_logic_vector (0 downto 0);
  signal gt0_txresetdone_ila : std_logic_vector (0 downto 0);
  signal gt1_rxdata_ila : std_logic_vector (79 downto 0);
  signal gt1_rxdatavalid_ila : std_logic_vector (1 downto 0);
  signal gt1_rxcharisk_ila : std_logic_vector (7 downto 0);
  signal gt1_txmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt1_rxmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt1_rxresetdone_ila : std_logic_vector (0 downto 0);
  signal gt1_txresetdone_ila : std_logic_vector (0 downto 0);
  signal gt2_rxdata_ila : std_logic_vector (79 downto 0);
  signal gt2_rxdatavalid_ila : std_logic_vector (1 downto 0);
  signal gt2_rxcharisk_ila : std_logic_vector (7 downto 0);
  signal gt2_txmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt2_rxmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt2_rxresetdone_ila : std_logic_vector (0 downto 0);
  signal gt2_txresetdone_ila : std_logic_vector (0 downto 0);
  signal gt3_rxdata_ila : std_logic_vector (79 downto 0);
  signal gt3_rxdatavalid_ila : std_logic_vector (1 downto 0);
  signal gt3_rxcharisk_ila : std_logic_vector (7 downto 0);
  signal gt3_txmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt3_rxmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt3_rxresetdone_ila : std_logic_vector (0 downto 0);
  signal gt3_txresetdone_ila : std_logic_vector (0 downto 0);
  signal gt4_rxdata_ila : std_logic_vector (79 downto 0);
  signal gt4_rxdatavalid_ila : std_logic_vector (1 downto 0);
  signal gt4_rxcharisk_ila : std_logic_vector (7 downto 0);
  signal gt4_txmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt4_rxmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt4_rxresetdone_ila : std_logic_vector (0 downto 0);
  signal gt4_txresetdone_ila : std_logic_vector (0 downto 0);
  signal gt5_rxdata_ila : std_logic_vector (79 downto 0);
  signal gt5_rxdatavalid_ila : std_logic_vector (1 downto 0);
  signal gt5_rxcharisk_ila : std_logic_vector (7 downto 0);
  signal gt5_txmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt5_rxmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt5_rxresetdone_ila : std_logic_vector (0 downto 0);
  signal gt5_txresetdone_ila : std_logic_vector (0 downto 0);
  signal gt6_rxdata_ila : std_logic_vector (79 downto 0);
  signal gt6_rxdatavalid_ila : std_logic_vector (1 downto 0);
  signal gt6_rxcharisk_ila : std_logic_vector (7 downto 0);
  signal gt6_txmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt6_rxmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt6_rxresetdone_ila : std_logic_vector (0 downto 0);
  signal gt6_txresetdone_ila : std_logic_vector (0 downto 0);
  signal gt7_rxdata_ila : std_logic_vector (79 downto 0);
  signal gt7_rxdatavalid_ila : std_logic_vector (1 downto 0);
  signal gt7_rxcharisk_ila : std_logic_vector (7 downto 0);
  signal gt7_txmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt7_rxmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt7_rxresetdone_ila : std_logic_vector (0 downto 0);
  signal gt7_txresetdone_ila : std_logic_vector (0 downto 0);
  signal gt8_rxdata_ila : std_logic_vector (79 downto 0);
  signal gt8_rxdatavalid_ila : std_logic_vector (1 downto 0);
  signal gt8_rxcharisk_ila : std_logic_vector (7 downto 0);
  signal gt8_txmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt8_rxmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt8_rxresetdone_ila : std_logic_vector (0 downto 0);
  signal gt8_txresetdone_ila : std_logic_vector (0 downto 0);
  signal gt9_rxdata_ila : std_logic_vector (79 downto 0);
  signal gt9_rxdatavalid_ila : std_logic_vector (1 downto 0);
  signal gt9_rxcharisk_ila : std_logic_vector (7 downto 0);
  signal gt9_txmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt9_rxmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt9_rxresetdone_ila : std_logic_vector (0 downto 0);
  signal gt9_txresetdone_ila : std_logic_vector (0 downto 0);
  signal gt10_rxdata_ila : std_logic_vector (79 downto 0);
  signal gt10_rxdatavalid_ila : std_logic_vector (1 downto 0);
  signal gt10_rxcharisk_ila : std_logic_vector (7 downto 0);
  signal gt10_txmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt10_rxmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt10_rxresetdone_ila : std_logic_vector (0 downto 0);
  signal gt10_txresetdone_ila : std_logic_vector (0 downto 0);
  signal gt11_rxdata_ila : std_logic_vector (79 downto 0);
  signal gt11_rxdatavalid_ila : std_logic_vector (1 downto 0);
  signal gt11_rxcharisk_ila : std_logic_vector (7 downto 0);
  signal gt11_txmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt11_rxmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt11_rxresetdone_ila : std_logic_vector (0 downto 0);
  signal gt11_txresetdone_ila : std_logic_vector (0 downto 0);
  signal gt12_rxdata_ila : std_logic_vector (79 downto 0);
  signal gt12_rxdatavalid_ila : std_logic_vector (1 downto 0);
  signal gt12_rxcharisk_ila : std_logic_vector (7 downto 0);
  signal gt12_txmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt12_rxmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt12_rxresetdone_ila : std_logic_vector (0 downto 0);
  signal gt12_txresetdone_ila : std_logic_vector (0 downto 0);
  signal gt13_rxdata_ila : std_logic_vector (79 downto 0);
  signal gt13_rxdatavalid_ila : std_logic_vector (1 downto 0);
  signal gt13_rxcharisk_ila : std_logic_vector (7 downto 0);
  signal gt13_txmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt13_rxmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt13_rxresetdone_ila : std_logic_vector (0 downto 0);
  signal gt13_txresetdone_ila : std_logic_vector (0 downto 0);
  signal gt14_rxdata_ila : std_logic_vector (79 downto 0);
  signal gt14_rxdatavalid_ila : std_logic_vector (1 downto 0);
  signal gt14_rxcharisk_ila : std_logic_vector (7 downto 0);
  signal gt14_txmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt14_rxmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt14_rxresetdone_ila : std_logic_vector (0 downto 0);
  signal gt14_txresetdone_ila : std_logic_vector (0 downto 0);
  signal gt15_rxdata_ila : std_logic_vector (79 downto 0);
  signal gt15_rxdatavalid_ila : std_logic_vector (1 downto 0);
  signal gt15_rxcharisk_ila : std_logic_vector (7 downto 0);
  signal gt15_txmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt15_rxmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt15_rxresetdone_ila : std_logic_vector (0 downto 0);
  signal gt15_txresetdone_ila : std_logic_vector (0 downto 0);
  signal gt16_rxdata_ila : std_logic_vector (79 downto 0);
  signal gt16_rxdatavalid_ila : std_logic_vector (1 downto 0);
  signal gt16_rxcharisk_ila : std_logic_vector (7 downto 0);
  signal gt16_txmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt16_rxmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt16_rxresetdone_ila : std_logic_vector (0 downto 0);
  signal gt16_txresetdone_ila : std_logic_vector (0 downto 0);
  signal gt17_rxdata_ila : std_logic_vector (79 downto 0);
  signal gt17_rxdatavalid_ila : std_logic_vector (1 downto 0);
  signal gt17_rxcharisk_ila : std_logic_vector (7 downto 0);
  signal gt17_txmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt17_rxmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt17_rxresetdone_ila : std_logic_vector (0 downto 0);
  signal gt17_txresetdone_ila : std_logic_vector (0 downto 0);
  signal gt18_rxdata_ila : std_logic_vector (79 downto 0);
  signal gt18_rxdatavalid_ila : std_logic_vector (1 downto 0);
  signal gt18_rxcharisk_ila : std_logic_vector (7 downto 0);
  signal gt18_txmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt18_rxmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt18_rxresetdone_ila : std_logic_vector (0 downto 0);
  signal gt18_txresetdone_ila : std_logic_vector (0 downto 0);
  signal gt19_rxdata_ila : std_logic_vector (79 downto 0);
  signal gt19_rxdatavalid_ila : std_logic_vector (1 downto 0);
  signal gt19_rxcharisk_ila : std_logic_vector (7 downto 0);
  signal gt19_txmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt19_rxmmcm_lock_ila : std_logic_vector (0 downto 0);
  signal gt19_rxresetdone_ila : std_logic_vector (0 downto 0);
  signal gt19_txresetdone_ila : std_logic_vector (0 downto 0);

  signal tied_to_ground_ila_i : std_logic_vector (0 downto 0);
  -- update with the actual reset name
  signal soft_reset_i  : std_logic;
  signal soft_reset_vio_i  : std_logic_vector(0 downto 0);
  signal gt0_rxfsmresetdone_s : std_logic_vector(0 downto 0);

   function and_reduce(arg: std_logic_vector) return std_logic is
   variable result: std_logic;
    begin
   result := '1';
   for i in arg'range loop
       result := result and arg(i);
   end loop;
        return result;
    end;


--**************************** Main Body of Code *******************************
begin

    --  Static signal Assigments
    tied_to_ground_i                             <= '0';
    tied_to_ground_vec_i                         <= x"0000000000000000";
    tied_to_vcc_i                                <= '1';
    tied_to_vcc_vec_i                            <= "11111111";

    
q2_clk0_refclk_i                             <= '0';
    
q5_clk0_refclk_i                             <= '0';
    ----------------------------- The GT Wrapper -----------------------------
    
    -- Use the instantiation template in the example directory to add the GT wrapper to your design.
    -- In this example, the wrapper is wired up for basic operation with a frame generator and frame 
    -- checker. The GTs will reset, then attempt to align and transmit data. If channel bonding is 
    -- enabled, bonding should occur after alignment.

    
    gt625_fab20_support_i : gt625_fab20_support
    generic map
    (
        EXAMPLE_SIM_GTRESET_SPEEDUP     =>      EXAMPLE_SIM_GTRESET_SPEEDUP,
        STABLE_CLOCK_PERIOD             =>      STABLE_CLOCK_PERIOD
    )
    port map
    (
        SOFT_RESET_IN                   =>      soft_reset_i,
        DONT_RESET_ON_DATA_ERROR_IN     =>      tied_to_ground_i,
    Q2_CLK0_GTREFCLK_PAD_N_IN => Q2_CLK0_GTREFCLK_PAD_N_IN,
    Q2_CLK0_GTREFCLK_PAD_P_IN => Q2_CLK0_GTREFCLK_PAD_P_IN,
    Q5_CLK0_GTREFCLK_PAD_N_IN => Q5_CLK0_GTREFCLK_PAD_N_IN,
    Q5_CLK0_GTREFCLK_PAD_P_IN => Q5_CLK0_GTREFCLK_PAD_P_IN,

        GT0_TX_FSM_RESET_DONE_OUT       =>      gt0_txfsmresetdone_i,
        GT0_RX_FSM_RESET_DONE_OUT       =>      gt0_rxfsmresetdone_i,
        GT0_DATA_VALID_IN               =>      gt0_track_data_i,
        GT1_TX_FSM_RESET_DONE_OUT       =>      gt1_txfsmresetdone_i,
        GT1_RX_FSM_RESET_DONE_OUT       =>      gt1_rxfsmresetdone_i,
        GT1_DATA_VALID_IN               =>      gt1_track_data_i,
        GT2_TX_FSM_RESET_DONE_OUT       =>      gt2_txfsmresetdone_i,
        GT2_RX_FSM_RESET_DONE_OUT       =>      gt2_rxfsmresetdone_i,
        GT2_DATA_VALID_IN               =>      gt2_track_data_i,
        GT3_TX_FSM_RESET_DONE_OUT       =>      gt3_txfsmresetdone_i,
        GT3_RX_FSM_RESET_DONE_OUT       =>      gt3_rxfsmresetdone_i,
        GT3_DATA_VALID_IN               =>      gt3_track_data_i,
        GT4_TX_FSM_RESET_DONE_OUT       =>      gt4_txfsmresetdone_i,
        GT4_RX_FSM_RESET_DONE_OUT       =>      gt4_rxfsmresetdone_i,
        GT4_DATA_VALID_IN               =>      gt4_track_data_i,
        GT5_TX_FSM_RESET_DONE_OUT       =>      gt5_txfsmresetdone_i,
        GT5_RX_FSM_RESET_DONE_OUT       =>      gt5_rxfsmresetdone_i,
        GT5_DATA_VALID_IN               =>      gt5_track_data_i,
        GT6_TX_FSM_RESET_DONE_OUT       =>      gt6_txfsmresetdone_i,
        GT6_RX_FSM_RESET_DONE_OUT       =>      gt6_rxfsmresetdone_i,
        GT6_DATA_VALID_IN               =>      gt6_track_data_i,
        GT7_TX_FSM_RESET_DONE_OUT       =>      gt7_txfsmresetdone_i,
        GT7_RX_FSM_RESET_DONE_OUT       =>      gt7_rxfsmresetdone_i,
        GT7_DATA_VALID_IN               =>      gt7_track_data_i,
        GT8_TX_FSM_RESET_DONE_OUT       =>      gt8_txfsmresetdone_i,
        GT8_RX_FSM_RESET_DONE_OUT       =>      gt8_rxfsmresetdone_i,
        GT8_DATA_VALID_IN               =>      gt8_track_data_i,
        GT9_TX_FSM_RESET_DONE_OUT       =>      gt9_txfsmresetdone_i,
        GT9_RX_FSM_RESET_DONE_OUT       =>      gt9_rxfsmresetdone_i,
        GT9_DATA_VALID_IN               =>      gt9_track_data_i,
        GT10_TX_FSM_RESET_DONE_OUT      =>      gt10_txfsmresetdone_i,
        GT10_RX_FSM_RESET_DONE_OUT      =>      gt10_rxfsmresetdone_i,
        GT10_DATA_VALID_IN              =>      gt10_track_data_i,
        GT11_TX_FSM_RESET_DONE_OUT      =>      gt11_txfsmresetdone_i,
        GT11_RX_FSM_RESET_DONE_OUT      =>      gt11_rxfsmresetdone_i,
        GT11_DATA_VALID_IN              =>      gt11_track_data_i,
        GT12_TX_FSM_RESET_DONE_OUT      =>      gt12_txfsmresetdone_i,
        GT12_RX_FSM_RESET_DONE_OUT      =>      gt12_rxfsmresetdone_i,
        GT12_DATA_VALID_IN              =>      gt12_track_data_i,
        GT13_TX_FSM_RESET_DONE_OUT      =>      gt13_txfsmresetdone_i,
        GT13_RX_FSM_RESET_DONE_OUT      =>      gt13_rxfsmresetdone_i,
        GT13_DATA_VALID_IN              =>      gt13_track_data_i,
        GT14_TX_FSM_RESET_DONE_OUT      =>      gt14_txfsmresetdone_i,
        GT14_RX_FSM_RESET_DONE_OUT      =>      gt14_rxfsmresetdone_i,
        GT14_DATA_VALID_IN              =>      gt14_track_data_i,
        GT15_TX_FSM_RESET_DONE_OUT      =>      gt15_txfsmresetdone_i,
        GT15_RX_FSM_RESET_DONE_OUT      =>      gt15_rxfsmresetdone_i,
        GT15_DATA_VALID_IN              =>      gt15_track_data_i,
        GT16_TX_FSM_RESET_DONE_OUT      =>      gt16_txfsmresetdone_i,
        GT16_RX_FSM_RESET_DONE_OUT      =>      gt16_rxfsmresetdone_i,
        GT16_DATA_VALID_IN              =>      gt16_track_data_i,
        GT17_TX_FSM_RESET_DONE_OUT      =>      gt17_txfsmresetdone_i,
        GT17_RX_FSM_RESET_DONE_OUT      =>      gt17_rxfsmresetdone_i,
        GT17_DATA_VALID_IN              =>      gt17_track_data_i,
        GT18_TX_FSM_RESET_DONE_OUT      =>      gt18_txfsmresetdone_i,
        GT18_RX_FSM_RESET_DONE_OUT      =>      gt18_rxfsmresetdone_i,
        GT18_DATA_VALID_IN              =>      gt18_track_data_i,
        GT19_TX_FSM_RESET_DONE_OUT      =>      gt19_txfsmresetdone_i,
        GT19_RX_FSM_RESET_DONE_OUT      =>      gt19_rxfsmresetdone_i,
        GT19_DATA_VALID_IN              =>      gt19_track_data_i,
 
    GT0_TXUSRCLK_OUT => gt0_txusrclk_i,
    GT0_TXUSRCLK2_OUT => gt0_txusrclk2_i,
    GT0_RXUSRCLK_OUT => gt0_rxusrclk_i,
    GT0_RXUSRCLK2_OUT => gt0_rxusrclk2_i,
 
    GT1_TXUSRCLK_OUT => gt1_txusrclk_i,
    GT1_TXUSRCLK2_OUT => gt1_txusrclk2_i,
    GT1_RXUSRCLK_OUT => gt1_rxusrclk_i,
    GT1_RXUSRCLK2_OUT => gt1_rxusrclk2_i,
 
    GT2_TXUSRCLK_OUT => gt2_txusrclk_i,
    GT2_TXUSRCLK2_OUT => gt2_txusrclk2_i,
    GT2_RXUSRCLK_OUT => gt2_rxusrclk_i,
    GT2_RXUSRCLK2_OUT => gt2_rxusrclk2_i,
 
    GT3_TXUSRCLK_OUT => gt3_txusrclk_i,
    GT3_TXUSRCLK2_OUT => gt3_txusrclk2_i,
    GT3_RXUSRCLK_OUT => gt3_rxusrclk_i,
    GT3_RXUSRCLK2_OUT => gt3_rxusrclk2_i,
 
    GT4_TXUSRCLK_OUT => gt4_txusrclk_i,
    GT4_TXUSRCLK2_OUT => gt4_txusrclk2_i,
    GT4_RXUSRCLK_OUT => gt4_rxusrclk_i,
    GT4_RXUSRCLK2_OUT => gt4_rxusrclk2_i,
 
    GT5_TXUSRCLK_OUT => gt5_txusrclk_i,
    GT5_TXUSRCLK2_OUT => gt5_txusrclk2_i,
    GT5_RXUSRCLK_OUT => gt5_rxusrclk_i,
    GT5_RXUSRCLK2_OUT => gt5_rxusrclk2_i,
 
    GT6_TXUSRCLK_OUT => gt6_txusrclk_i,
    GT6_TXUSRCLK2_OUT => gt6_txusrclk2_i,
    GT6_RXUSRCLK_OUT => gt6_rxusrclk_i,
    GT6_RXUSRCLK2_OUT => gt6_rxusrclk2_i,
 
    GT7_TXUSRCLK_OUT => gt7_txusrclk_i,
    GT7_TXUSRCLK2_OUT => gt7_txusrclk2_i,
    GT7_RXUSRCLK_OUT => gt7_rxusrclk_i,
    GT7_RXUSRCLK2_OUT => gt7_rxusrclk2_i,
 
    GT8_TXUSRCLK_OUT => gt8_txusrclk_i,
    GT8_TXUSRCLK2_OUT => gt8_txusrclk2_i,
    GT8_RXUSRCLK_OUT => gt8_rxusrclk_i,
    GT8_RXUSRCLK2_OUT => gt8_rxusrclk2_i,
 
    GT9_TXUSRCLK_OUT => gt9_txusrclk_i,
    GT9_TXUSRCLK2_OUT => gt9_txusrclk2_i,
    GT9_RXUSRCLK_OUT => gt9_rxusrclk_i,
    GT9_RXUSRCLK2_OUT => gt9_rxusrclk2_i,
 
    GT10_TXUSRCLK_OUT => gt10_txusrclk_i,
    GT10_TXUSRCLK2_OUT => gt10_txusrclk2_i,
    GT10_RXUSRCLK_OUT => gt10_rxusrclk_i,
    GT10_RXUSRCLK2_OUT => gt10_rxusrclk2_i,
 
    GT11_TXUSRCLK_OUT => gt11_txusrclk_i,
    GT11_TXUSRCLK2_OUT => gt11_txusrclk2_i,
    GT11_RXUSRCLK_OUT => gt11_rxusrclk_i,
    GT11_RXUSRCLK2_OUT => gt11_rxusrclk2_i,
 
    GT12_TXUSRCLK_OUT => gt12_txusrclk_i,
    GT12_TXUSRCLK2_OUT => gt12_txusrclk2_i,
    GT12_RXUSRCLK_OUT => gt12_rxusrclk_i,
    GT12_RXUSRCLK2_OUT => gt12_rxusrclk2_i,
 
    GT13_TXUSRCLK_OUT => gt13_txusrclk_i,
    GT13_TXUSRCLK2_OUT => gt13_txusrclk2_i,
    GT13_RXUSRCLK_OUT => gt13_rxusrclk_i,
    GT13_RXUSRCLK2_OUT => gt13_rxusrclk2_i,
 
    GT14_TXUSRCLK_OUT => gt14_txusrclk_i,
    GT14_TXUSRCLK2_OUT => gt14_txusrclk2_i,
    GT14_RXUSRCLK_OUT => gt14_rxusrclk_i,
    GT14_RXUSRCLK2_OUT => gt14_rxusrclk2_i,
 
    GT15_TXUSRCLK_OUT => gt15_txusrclk_i,
    GT15_TXUSRCLK2_OUT => gt15_txusrclk2_i,
    GT15_RXUSRCLK_OUT => gt15_rxusrclk_i,
    GT15_RXUSRCLK2_OUT => gt15_rxusrclk2_i,
 
    GT16_TXUSRCLK_OUT => gt16_txusrclk_i,
    GT16_TXUSRCLK2_OUT => gt16_txusrclk2_i,
    GT16_RXUSRCLK_OUT => gt16_rxusrclk_i,
    GT16_RXUSRCLK2_OUT => gt16_rxusrclk2_i,
 
    GT17_TXUSRCLK_OUT => gt17_txusrclk_i,
    GT17_TXUSRCLK2_OUT => gt17_txusrclk2_i,
    GT17_RXUSRCLK_OUT => gt17_rxusrclk_i,
    GT17_RXUSRCLK2_OUT => gt17_rxusrclk2_i,
 
    GT18_TXUSRCLK_OUT => gt18_txusrclk_i,
    GT18_TXUSRCLK2_OUT => gt18_txusrclk2_i,
    GT18_RXUSRCLK_OUT => gt18_rxusrclk_i,
    GT18_RXUSRCLK2_OUT => gt18_rxusrclk2_i,
 
    GT19_TXUSRCLK_OUT => gt19_txusrclk_i,
    GT19_TXUSRCLK2_OUT => gt19_txusrclk2_i,
    GT19_RXUSRCLK_OUT => gt19_rxusrclk_i,
    GT19_RXUSRCLK2_OUT => gt19_rxusrclk2_i,


        --_____________________________________________________________________
        --_____________________________________________________________________
        --GT0  (X1Y8)

        --------------------------------- CPLL Ports -------------------------------
        gt0_cpllfbclklost_out           =>      gt0_cpllfbclklost_i,
        gt0_cplllock_out                =>      gt0_cplllock_i,
        gt0_cpllreset_in                =>      tied_to_ground_i,
        ---------------------------- Channel - DRP Ports  --------------------------
        gt0_drpaddr_in                  =>      gt0_drpaddr_i,
        gt0_drpdi_in                    =>      gt0_drpdi_i,
        gt0_drpdo_out                   =>      gt0_drpdo_i,
        gt0_drpen_in                    =>      gt0_drpen_i,
        gt0_drprdy_out                  =>      gt0_drprdy_i,
        gt0_drpwe_in                    =>      gt0_drpwe_i,
        --------------------- RX Initialization and Reset Ports --------------------
        gt0_eyescanreset_in             =>      tied_to_ground_i,
        gt0_rxuserrdy_in                =>      tied_to_ground_i,
        -------------------------- RX Margin Analysis Ports ------------------------
        gt0_eyescandataerror_out        =>      gt0_eyescandataerror_i,
        gt0_eyescantrigger_in           =>      tied_to_ground_i,
        ------------------- Receive Ports - Digital Monitor Ports ------------------
        gt0_dmonitorout_out             =>      gt0_dmonitorout_i,
        ------------------ Receive Ports - FPGA RX interface Ports -----------------
        gt0_rxdata_out                  =>      gt0_rxdata_i,
        ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
        gt0_rxdisperr_out               =>      gt0_rxdisperr_i,
        gt0_rxnotintable_out            =>      gt0_rxnotintable_i,
        ------------------------ Receive Ports - RX AFE Ports ----------------------
        gt0_gthrxn_in                   =>      RXN_IN(0),
        -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
        gt0_rxbyteisaligned_out         =>      gt0_rxbyteisaligned_i,
        gt0_rxmcommaalignen_in          =>      gt0_rxmcommaalignen_i,
        gt0_rxpcommaalignen_in          =>      gt0_rxpcommaalignen_i,
        --------------------- Receive Ports - RX Equalizer Ports -------------------
        gt0_rxmonitorout_out            =>      gt0_rxmonitorout_i,
        gt0_rxmonitorsel_in             =>      "00",
        ------------- Receive Ports - RX Initialization and Reset Ports ------------
        gt0_gtrxreset_in                =>      tied_to_ground_i,
        ----------------- Receive Ports - RX Polarity Control Ports ----------------
        gt0_rxpolarity_in               =>      gt0_rxpolarity_i,
        ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        gt0_rxcharisk_out               =>      gt0_rxcharisk_i,
        ------------------------ Receive Ports -RX AFE Ports -----------------------
        gt0_gthrxp_in                   =>      RXP_IN(0),
        -------------- Receive Ports -RX Initialization and Reset Ports ------------
        gt0_rxresetdone_out             =>      gt0_rxresetdone_i,
        --------------------- TX Initialization and Reset Ports --------------------
        gt0_gttxreset_in                =>      tied_to_ground_i,
        gt0_txuserrdy_in                =>      tied_to_ground_i,
        ------------------ Transmit Ports - TX Data Path interface -----------------
        gt0_txdata_in                   =>      gt0_txdata_i,
        ---------------- Transmit Ports - TX Driver and OOB signaling --------------
        gt0_gthtxn_out                  =>      TXN_OUT(0),
        gt0_gthtxp_out                  =>      TXP_OUT(0),
        ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        gt0_txoutclkfabric_out          =>      gt0_txoutclkfabric_i,
        gt0_txoutclkpcs_out             =>      gt0_txoutclkpcs_i,
        ------------- Transmit Ports - TX Initialization and Reset Ports -----------
        gt0_txresetdone_out             =>      gt0_txresetdone_i,
        ----------------- Transmit Ports - TX Polarity Control Ports ---------------
        gt0_txpolarity_in               =>      gt0_txpolarity_i,
        ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        gt0_txcharisk_in                =>      gt0_txcharisk_i,



        --_____________________________________________________________________
        --_____________________________________________________________________
        --GT1  (X1Y9)

        --------------------------------- CPLL Ports -------------------------------
        gt1_cpllfbclklost_out           =>      gt1_cpllfbclklost_i,
        gt1_cplllock_out                =>      gt1_cplllock_i,
        gt1_cpllreset_in                =>      tied_to_ground_i,
        ---------------------------- Channel - DRP Ports  --------------------------
        gt1_drpaddr_in                  =>      gt1_drpaddr_i,
        gt1_drpdi_in                    =>      gt1_drpdi_i,
        gt1_drpdo_out                   =>      gt1_drpdo_i,
        gt1_drpen_in                    =>      gt1_drpen_i,
        gt1_drprdy_out                  =>      gt1_drprdy_i,
        gt1_drpwe_in                    =>      gt1_drpwe_i,
        --------------------- RX Initialization and Reset Ports --------------------
        gt1_eyescanreset_in             =>      tied_to_ground_i,
        gt1_rxuserrdy_in                =>      tied_to_ground_i,
        -------------------------- RX Margin Analysis Ports ------------------------
        gt1_eyescandataerror_out        =>      gt1_eyescandataerror_i,
        gt1_eyescantrigger_in           =>      tied_to_ground_i,
        ------------------- Receive Ports - Digital Monitor Ports ------------------
        gt1_dmonitorout_out             =>      gt1_dmonitorout_i,
        ------------------ Receive Ports - FPGA RX interface Ports -----------------
        gt1_rxdata_out                  =>      gt1_rxdata_i,
        ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
        gt1_rxdisperr_out               =>      gt1_rxdisperr_i,
        gt1_rxnotintable_out            =>      gt1_rxnotintable_i,
        ------------------------ Receive Ports - RX AFE Ports ----------------------
        gt1_gthrxn_in                   =>      RXN_IN(1),
        -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
        gt1_rxbyteisaligned_out         =>      gt1_rxbyteisaligned_i,
        gt1_rxmcommaalignen_in          =>      gt1_rxmcommaalignen_i,
        gt1_rxpcommaalignen_in          =>      gt1_rxpcommaalignen_i,
        --------------------- Receive Ports - RX Equalizer Ports -------------------
        gt1_rxmonitorout_out            =>      gt1_rxmonitorout_i,
        gt1_rxmonitorsel_in             =>      "00",
        ------------- Receive Ports - RX Initialization and Reset Ports ------------
        gt1_gtrxreset_in                =>      tied_to_ground_i,
        ----------------- Receive Ports - RX Polarity Control Ports ----------------
        gt1_rxpolarity_in               =>      gt1_rxpolarity_i,
        ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        gt1_rxcharisk_out               =>      gt1_rxcharisk_i,
        ------------------------ Receive Ports -RX AFE Ports -----------------------
        gt1_gthrxp_in                   =>      RXP_IN(1),
        -------------- Receive Ports -RX Initialization and Reset Ports ------------
        gt1_rxresetdone_out             =>      gt1_rxresetdone_i,
        --------------------- TX Initialization and Reset Ports --------------------
        gt1_gttxreset_in                =>      tied_to_ground_i,
        gt1_txuserrdy_in                =>      tied_to_ground_i,
        ------------------ Transmit Ports - TX Data Path interface -----------------
        gt1_txdata_in                   =>      gt1_txdata_i,
        ---------------- Transmit Ports - TX Driver and OOB signaling --------------
        gt1_gthtxn_out                  =>      TXN_OUT(1),
        gt1_gthtxp_out                  =>      TXP_OUT(1),
        ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        gt1_txoutclkfabric_out          =>      gt1_txoutclkfabric_i,
        gt1_txoutclkpcs_out             =>      gt1_txoutclkpcs_i,
        ------------- Transmit Ports - TX Initialization and Reset Ports -----------
        gt1_txresetdone_out             =>      gt1_txresetdone_i,
        ----------------- Transmit Ports - TX Polarity Control Ports ---------------
        gt1_txpolarity_in               =>      gt1_txpolarity_i,
        ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        gt1_txcharisk_in                =>      gt1_txcharisk_i,



        --_____________________________________________________________________
        --_____________________________________________________________________
        --GT2  (X1Y10)

        --------------------------------- CPLL Ports -------------------------------
        gt2_cpllfbclklost_out           =>      gt2_cpllfbclklost_i,
        gt2_cplllock_out                =>      gt2_cplllock_i,
        gt2_cpllreset_in                =>      tied_to_ground_i,
        ---------------------------- Channel - DRP Ports  --------------------------
        gt2_drpaddr_in                  =>      gt2_drpaddr_i,
        gt2_drpdi_in                    =>      gt2_drpdi_i,
        gt2_drpdo_out                   =>      gt2_drpdo_i,
        gt2_drpen_in                    =>      gt2_drpen_i,
        gt2_drprdy_out                  =>      gt2_drprdy_i,
        gt2_drpwe_in                    =>      gt2_drpwe_i,
        --------------------- RX Initialization and Reset Ports --------------------
        gt2_eyescanreset_in             =>      tied_to_ground_i,
        gt2_rxuserrdy_in                =>      tied_to_ground_i,
        -------------------------- RX Margin Analysis Ports ------------------------
        gt2_eyescandataerror_out        =>      gt2_eyescandataerror_i,
        gt2_eyescantrigger_in           =>      tied_to_ground_i,
        ------------------- Receive Ports - Digital Monitor Ports ------------------
        gt2_dmonitorout_out             =>      gt2_dmonitorout_i,
        ------------------ Receive Ports - FPGA RX interface Ports -----------------
        gt2_rxdata_out                  =>      gt2_rxdata_i,
        ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
        gt2_rxdisperr_out               =>      gt2_rxdisperr_i,
        gt2_rxnotintable_out            =>      gt2_rxnotintable_i,
        ------------------------ Receive Ports - RX AFE Ports ----------------------
        gt2_gthrxn_in                   =>      RXN_IN(2),
        -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
        gt2_rxbyteisaligned_out         =>      gt2_rxbyteisaligned_i,
        gt2_rxmcommaalignen_in          =>      gt2_rxmcommaalignen_i,
        gt2_rxpcommaalignen_in          =>      gt2_rxpcommaalignen_i,
        --------------------- Receive Ports - RX Equalizer Ports -------------------
        gt2_rxmonitorout_out            =>      gt2_rxmonitorout_i,
        gt2_rxmonitorsel_in             =>      "00",
        ------------- Receive Ports - RX Initialization and Reset Ports ------------
        gt2_gtrxreset_in                =>      tied_to_ground_i,
        ----------------- Receive Ports - RX Polarity Control Ports ----------------
        gt2_rxpolarity_in               =>      gt2_rxpolarity_i,
        ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        gt2_rxcharisk_out               =>      gt2_rxcharisk_i,
        ------------------------ Receive Ports -RX AFE Ports -----------------------
        gt2_gthrxp_in                   =>      RXP_IN(2),
        -------------- Receive Ports -RX Initialization and Reset Ports ------------
        gt2_rxresetdone_out             =>      gt2_rxresetdone_i,
        --------------------- TX Initialization and Reset Ports --------------------
        gt2_gttxreset_in                =>      tied_to_ground_i,
        gt2_txuserrdy_in                =>      tied_to_ground_i,
        ------------------ Transmit Ports - TX Data Path interface -----------------
        gt2_txdata_in                   =>      gt2_txdata_i,
        ---------------- Transmit Ports - TX Driver and OOB signaling --------------
        gt2_gthtxn_out                  =>      TXN_OUT(2),
        gt2_gthtxp_out                  =>      TXP_OUT(2),
        ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        gt2_txoutclkfabric_out          =>      gt2_txoutclkfabric_i,
        gt2_txoutclkpcs_out             =>      gt2_txoutclkpcs_i,
        ------------- Transmit Ports - TX Initialization and Reset Ports -----------
        gt2_txresetdone_out             =>      gt2_txresetdone_i,
        ----------------- Transmit Ports - TX Polarity Control Ports ---------------
        gt2_txpolarity_in               =>      gt2_txpolarity_i,
        ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        gt2_txcharisk_in                =>      gt2_txcharisk_i,



        --_____________________________________________________________________
        --_____________________________________________________________________
        --GT3  (X1Y11)

        --------------------------------- CPLL Ports -------------------------------
        gt3_cpllfbclklost_out           =>      gt3_cpllfbclklost_i,
        gt3_cplllock_out                =>      gt3_cplllock_i,
        gt3_cpllreset_in                =>      tied_to_ground_i,
        ---------------------------- Channel - DRP Ports  --------------------------
        gt3_drpaddr_in                  =>      gt3_drpaddr_i,
        gt3_drpdi_in                    =>      gt3_drpdi_i,
        gt3_drpdo_out                   =>      gt3_drpdo_i,
        gt3_drpen_in                    =>      gt3_drpen_i,
        gt3_drprdy_out                  =>      gt3_drprdy_i,
        gt3_drpwe_in                    =>      gt3_drpwe_i,
        --------------------- RX Initialization and Reset Ports --------------------
        gt3_eyescanreset_in             =>      tied_to_ground_i,
        gt3_rxuserrdy_in                =>      tied_to_ground_i,
        -------------------------- RX Margin Analysis Ports ------------------------
        gt3_eyescandataerror_out        =>      gt3_eyescandataerror_i,
        gt3_eyescantrigger_in           =>      tied_to_ground_i,
        ------------------- Receive Ports - Digital Monitor Ports ------------------
        gt3_dmonitorout_out             =>      gt3_dmonitorout_i,
        ------------------ Receive Ports - FPGA RX interface Ports -----------------
        gt3_rxdata_out                  =>      gt3_rxdata_i,
        ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
        gt3_rxdisperr_out               =>      gt3_rxdisperr_i,
        gt3_rxnotintable_out            =>      gt3_rxnotintable_i,
        ------------------------ Receive Ports - RX AFE Ports ----------------------
        gt3_gthrxn_in                   =>      RXN_IN(3),
        -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
        gt3_rxbyteisaligned_out         =>      gt3_rxbyteisaligned_i,
        gt3_rxmcommaalignen_in          =>      gt3_rxmcommaalignen_i,
        gt3_rxpcommaalignen_in          =>      gt3_rxpcommaalignen_i,
        --------------------- Receive Ports - RX Equalizer Ports -------------------
        gt3_rxmonitorout_out            =>      gt3_rxmonitorout_i,
        gt3_rxmonitorsel_in             =>      "00",
        ------------- Receive Ports - RX Initialization and Reset Ports ------------
        gt3_gtrxreset_in                =>      tied_to_ground_i,
        ----------------- Receive Ports - RX Polarity Control Ports ----------------
        gt3_rxpolarity_in               =>      gt3_rxpolarity_i,
        ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        gt3_rxcharisk_out               =>      gt3_rxcharisk_i,
        ------------------------ Receive Ports -RX AFE Ports -----------------------
        gt3_gthrxp_in                   =>      RXP_IN(3),
        -------------- Receive Ports -RX Initialization and Reset Ports ------------
        gt3_rxresetdone_out             =>      gt3_rxresetdone_i,
        --------------------- TX Initialization and Reset Ports --------------------
        gt3_gttxreset_in                =>      tied_to_ground_i,
        gt3_txuserrdy_in                =>      tied_to_ground_i,
        ------------------ Transmit Ports - TX Data Path interface -----------------
        gt3_txdata_in                   =>      gt3_txdata_i,
        ---------------- Transmit Ports - TX Driver and OOB signaling --------------
        gt3_gthtxn_out                  =>      TXN_OUT(3),
        gt3_gthtxp_out                  =>      TXP_OUT(3),
        ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        gt3_txoutclkfabric_out          =>      gt3_txoutclkfabric_i,
        gt3_txoutclkpcs_out             =>      gt3_txoutclkpcs_i,
        ------------- Transmit Ports - TX Initialization and Reset Ports -----------
        gt3_txresetdone_out             =>      gt3_txresetdone_i,
        ----------------- Transmit Ports - TX Polarity Control Ports ---------------
        gt3_txpolarity_in               =>      gt3_txpolarity_i,
        ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        gt3_txcharisk_in                =>      gt3_txcharisk_i,



        --_____________________________________________________________________
        --_____________________________________________________________________
        --GT4  (X1Y12)

        --------------------------------- CPLL Ports -------------------------------
        gt4_cpllfbclklost_out           =>      gt4_cpllfbclklost_i,
        gt4_cplllock_out                =>      gt4_cplllock_i,
        gt4_cpllreset_in                =>      tied_to_ground_i,
        ---------------------------- Channel - DRP Ports  --------------------------
        gt4_drpaddr_in                  =>      gt4_drpaddr_i,
        gt4_drpdi_in                    =>      gt4_drpdi_i,
        gt4_drpdo_out                   =>      gt4_drpdo_i,
        gt4_drpen_in                    =>      gt4_drpen_i,
        gt4_drprdy_out                  =>      gt4_drprdy_i,
        gt4_drpwe_in                    =>      gt4_drpwe_i,
        --------------------- RX Initialization and Reset Ports --------------------
        gt4_eyescanreset_in             =>      tied_to_ground_i,
        gt4_rxuserrdy_in                =>      tied_to_ground_i,
        -------------------------- RX Margin Analysis Ports ------------------------
        gt4_eyescandataerror_out        =>      gt4_eyescandataerror_i,
        gt4_eyescantrigger_in           =>      tied_to_ground_i,
        ------------------- Receive Ports - Digital Monitor Ports ------------------
        gt4_dmonitorout_out             =>      gt4_dmonitorout_i,
        ------------------ Receive Ports - FPGA RX interface Ports -----------------
        gt4_rxdata_out                  =>      gt4_rxdata_i,
        ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
        gt4_rxdisperr_out               =>      gt4_rxdisperr_i,
        gt4_rxnotintable_out            =>      gt4_rxnotintable_i,
        ------------------------ Receive Ports - RX AFE Ports ----------------------
        gt4_gthrxn_in                   =>      RXN_IN(4),
        -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
        gt4_rxbyteisaligned_out         =>      gt4_rxbyteisaligned_i,
        gt4_rxmcommaalignen_in          =>      gt4_rxmcommaalignen_i,
        gt4_rxpcommaalignen_in          =>      gt4_rxpcommaalignen_i,
        --------------------- Receive Ports - RX Equalizer Ports -------------------
        gt4_rxmonitorout_out            =>      gt4_rxmonitorout_i,
        gt4_rxmonitorsel_in             =>      "00",
        ------------- Receive Ports - RX Initialization and Reset Ports ------------
        gt4_gtrxreset_in                =>      tied_to_ground_i,
        ----------------- Receive Ports - RX Polarity Control Ports ----------------
        gt4_rxpolarity_in               =>      gt4_rxpolarity_i,
        ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        gt4_rxcharisk_out               =>      gt4_rxcharisk_i,
        ------------------------ Receive Ports -RX AFE Ports -----------------------
        gt4_gthrxp_in                   =>      RXP_IN(4),
        -------------- Receive Ports -RX Initialization and Reset Ports ------------
        gt4_rxresetdone_out             =>      gt4_rxresetdone_i,
        --------------------- TX Initialization and Reset Ports --------------------
        gt4_gttxreset_in                =>      tied_to_ground_i,
        gt4_txuserrdy_in                =>      tied_to_ground_i,
        ------------------ Transmit Ports - TX Data Path interface -----------------
        gt4_txdata_in                   =>      gt4_txdata_i,
        ---------------- Transmit Ports - TX Driver and OOB signaling --------------
        gt4_gthtxn_out                  =>      TXN_OUT(4),
        gt4_gthtxp_out                  =>      TXP_OUT(4),
        ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        gt4_txoutclkfabric_out          =>      gt4_txoutclkfabric_i,
        gt4_txoutclkpcs_out             =>      gt4_txoutclkpcs_i,
        ------------- Transmit Ports - TX Initialization and Reset Ports -----------
        gt4_txresetdone_out             =>      gt4_txresetdone_i,
        ----------------- Transmit Ports - TX Polarity Control Ports ---------------
        gt4_txpolarity_in               =>      gt4_txpolarity_i,
        ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        gt4_txcharisk_in                =>      gt4_txcharisk_i,



        --_____________________________________________________________________
        --_____________________________________________________________________
        --GT5  (X1Y13)

        --------------------------------- CPLL Ports -------------------------------
        gt5_cpllfbclklost_out           =>      gt5_cpllfbclklost_i,
        gt5_cplllock_out                =>      gt5_cplllock_i,
        gt5_cpllreset_in                =>      tied_to_ground_i,
        ---------------------------- Channel - DRP Ports  --------------------------
        gt5_drpaddr_in                  =>      gt5_drpaddr_i,
        gt5_drpdi_in                    =>      gt5_drpdi_i,
        gt5_drpdo_out                   =>      gt5_drpdo_i,
        gt5_drpen_in                    =>      gt5_drpen_i,
        gt5_drprdy_out                  =>      gt5_drprdy_i,
        gt5_drpwe_in                    =>      gt5_drpwe_i,
        --------------------- RX Initialization and Reset Ports --------------------
        gt5_eyescanreset_in             =>      tied_to_ground_i,
        gt5_rxuserrdy_in                =>      tied_to_ground_i,
        -------------------------- RX Margin Analysis Ports ------------------------
        gt5_eyescandataerror_out        =>      gt5_eyescandataerror_i,
        gt5_eyescantrigger_in           =>      tied_to_ground_i,
        ------------------- Receive Ports - Digital Monitor Ports ------------------
        gt5_dmonitorout_out             =>      gt5_dmonitorout_i,
        ------------------ Receive Ports - FPGA RX interface Ports -----------------
        gt5_rxdata_out                  =>      gt5_rxdata_i,
        ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
        gt5_rxdisperr_out               =>      gt5_rxdisperr_i,
        gt5_rxnotintable_out            =>      gt5_rxnotintable_i,
        ------------------------ Receive Ports - RX AFE Ports ----------------------
        gt5_gthrxn_in                   =>      RXN_IN(5),
        -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
        gt5_rxbyteisaligned_out         =>      gt5_rxbyteisaligned_i,
        gt5_rxmcommaalignen_in          =>      gt5_rxmcommaalignen_i,
        gt5_rxpcommaalignen_in          =>      gt5_rxpcommaalignen_i,
        --------------------- Receive Ports - RX Equalizer Ports -------------------
        gt5_rxmonitorout_out            =>      gt5_rxmonitorout_i,
        gt5_rxmonitorsel_in             =>      "00",
        ------------- Receive Ports - RX Initialization and Reset Ports ------------
        gt5_gtrxreset_in                =>      tied_to_ground_i,
        ----------------- Receive Ports - RX Polarity Control Ports ----------------
        gt5_rxpolarity_in               =>      gt5_rxpolarity_i,
        ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        gt5_rxcharisk_out               =>      gt5_rxcharisk_i,
        ------------------------ Receive Ports -RX AFE Ports -----------------------
        gt5_gthrxp_in                   =>      RXP_IN(5),
        -------------- Receive Ports -RX Initialization and Reset Ports ------------
        gt5_rxresetdone_out             =>      gt5_rxresetdone_i,
        --------------------- TX Initialization and Reset Ports --------------------
        gt5_gttxreset_in                =>      tied_to_ground_i,
        gt5_txuserrdy_in                =>      tied_to_ground_i,
        ------------------ Transmit Ports - TX Data Path interface -----------------
        gt5_txdata_in                   =>      gt5_txdata_i,
        ---------------- Transmit Ports - TX Driver and OOB signaling --------------
        gt5_gthtxn_out                  =>      TXN_OUT(5),
        gt5_gthtxp_out                  =>      TXP_OUT(5),
        ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        gt5_txoutclkfabric_out          =>      gt5_txoutclkfabric_i,
        gt5_txoutclkpcs_out             =>      gt5_txoutclkpcs_i,
        ------------- Transmit Ports - TX Initialization and Reset Ports -----------
        gt5_txresetdone_out             =>      gt5_txresetdone_i,
        ----------------- Transmit Ports - TX Polarity Control Ports ---------------
        gt5_txpolarity_in               =>      gt5_txpolarity_i,
        ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        gt5_txcharisk_in                =>      gt5_txcharisk_i,



        --_____________________________________________________________________
        --_____________________________________________________________________
        --GT6  (X1Y14)

        --------------------------------- CPLL Ports -------------------------------
        gt6_cpllfbclklost_out           =>      gt6_cpllfbclklost_i,
        gt6_cplllock_out                =>      gt6_cplllock_i,
        gt6_cpllreset_in                =>      tied_to_ground_i,
        ---------------------------- Channel - DRP Ports  --------------------------
        gt6_drpaddr_in                  =>      gt6_drpaddr_i,
        gt6_drpdi_in                    =>      gt6_drpdi_i,
        gt6_drpdo_out                   =>      gt6_drpdo_i,
        gt6_drpen_in                    =>      gt6_drpen_i,
        gt6_drprdy_out                  =>      gt6_drprdy_i,
        gt6_drpwe_in                    =>      gt6_drpwe_i,
        --------------------- RX Initialization and Reset Ports --------------------
        gt6_eyescanreset_in             =>      tied_to_ground_i,
        gt6_rxuserrdy_in                =>      tied_to_ground_i,
        -------------------------- RX Margin Analysis Ports ------------------------
        gt6_eyescandataerror_out        =>      gt6_eyescandataerror_i,
        gt6_eyescantrigger_in           =>      tied_to_ground_i,
        ------------------- Receive Ports - Digital Monitor Ports ------------------
        gt6_dmonitorout_out             =>      gt6_dmonitorout_i,
        ------------------ Receive Ports - FPGA RX interface Ports -----------------
        gt6_rxdata_out                  =>      gt6_rxdata_i,
        ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
        gt6_rxdisperr_out               =>      gt6_rxdisperr_i,
        gt6_rxnotintable_out            =>      gt6_rxnotintable_i,
        ------------------------ Receive Ports - RX AFE Ports ----------------------
        gt6_gthrxn_in                   =>      RXN_IN(6),
        -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
        gt6_rxbyteisaligned_out         =>      gt6_rxbyteisaligned_i,
        gt6_rxmcommaalignen_in          =>      gt6_rxmcommaalignen_i,
        gt6_rxpcommaalignen_in          =>      gt6_rxpcommaalignen_i,
        --------------------- Receive Ports - RX Equalizer Ports -------------------
        gt6_rxmonitorout_out            =>      gt6_rxmonitorout_i,
        gt6_rxmonitorsel_in             =>      "00",
        ------------- Receive Ports - RX Initialization and Reset Ports ------------
        gt6_gtrxreset_in                =>      tied_to_ground_i,
        ----------------- Receive Ports - RX Polarity Control Ports ----------------
        gt6_rxpolarity_in               =>      gt6_rxpolarity_i,
        ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        gt6_rxcharisk_out               =>      gt6_rxcharisk_i,
        ------------------------ Receive Ports -RX AFE Ports -----------------------
        gt6_gthrxp_in                   =>      RXP_IN(6),
        -------------- Receive Ports -RX Initialization and Reset Ports ------------
        gt6_rxresetdone_out             =>      gt6_rxresetdone_i,
        --------------------- TX Initialization and Reset Ports --------------------
        gt6_gttxreset_in                =>      tied_to_ground_i,
        gt6_txuserrdy_in                =>      tied_to_ground_i,
        ------------------ Transmit Ports - TX Data Path interface -----------------
        gt6_txdata_in                   =>      gt6_txdata_i,
        ---------------- Transmit Ports - TX Driver and OOB signaling --------------
        gt6_gthtxn_out                  =>      TXN_OUT(6),
        gt6_gthtxp_out                  =>      TXP_OUT(6),
        ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        gt6_txoutclkfabric_out          =>      gt6_txoutclkfabric_i,
        gt6_txoutclkpcs_out             =>      gt6_txoutclkpcs_i,
        ------------- Transmit Ports - TX Initialization and Reset Ports -----------
        gt6_txresetdone_out             =>      gt6_txresetdone_i,
        ----------------- Transmit Ports - TX Polarity Control Ports ---------------
        gt6_txpolarity_in               =>      gt6_txpolarity_i,
        ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        gt6_txcharisk_in                =>      gt6_txcharisk_i,



        --_____________________________________________________________________
        --_____________________________________________________________________
        --GT7  (X1Y15)

        --------------------------------- CPLL Ports -------------------------------
        gt7_cpllfbclklost_out           =>      gt7_cpllfbclklost_i,
        gt7_cplllock_out                =>      gt7_cplllock_i,
        gt7_cpllreset_in                =>      tied_to_ground_i,
        ---------------------------- Channel - DRP Ports  --------------------------
        gt7_drpaddr_in                  =>      gt7_drpaddr_i,
        gt7_drpdi_in                    =>      gt7_drpdi_i,
        gt7_drpdo_out                   =>      gt7_drpdo_i,
        gt7_drpen_in                    =>      gt7_drpen_i,
        gt7_drprdy_out                  =>      gt7_drprdy_i,
        gt7_drpwe_in                    =>      gt7_drpwe_i,
        --------------------- RX Initialization and Reset Ports --------------------
        gt7_eyescanreset_in             =>      tied_to_ground_i,
        gt7_rxuserrdy_in                =>      tied_to_ground_i,
        -------------------------- RX Margin Analysis Ports ------------------------
        gt7_eyescandataerror_out        =>      gt7_eyescandataerror_i,
        gt7_eyescantrigger_in           =>      tied_to_ground_i,
        ------------------- Receive Ports - Digital Monitor Ports ------------------
        gt7_dmonitorout_out             =>      gt7_dmonitorout_i,
        ------------------ Receive Ports - FPGA RX interface Ports -----------------
        gt7_rxdata_out                  =>      gt7_rxdata_i,
        ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
        gt7_rxdisperr_out               =>      gt7_rxdisperr_i,
        gt7_rxnotintable_out            =>      gt7_rxnotintable_i,
        ------------------------ Receive Ports - RX AFE Ports ----------------------
        gt7_gthrxn_in                   =>      RXN_IN(7),
        -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
        gt7_rxbyteisaligned_out         =>      gt7_rxbyteisaligned_i,
        gt7_rxmcommaalignen_in          =>      gt7_rxmcommaalignen_i,
        gt7_rxpcommaalignen_in          =>      gt7_rxpcommaalignen_i,
        --------------------- Receive Ports - RX Equalizer Ports -------------------
        gt7_rxmonitorout_out            =>      gt7_rxmonitorout_i,
        gt7_rxmonitorsel_in             =>      "00",
        ------------- Receive Ports - RX Initialization and Reset Ports ------------
        gt7_gtrxreset_in                =>      tied_to_ground_i,
        ----------------- Receive Ports - RX Polarity Control Ports ----------------
        gt7_rxpolarity_in               =>      gt7_rxpolarity_i,
        ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        gt7_rxcharisk_out               =>      gt7_rxcharisk_i,
        ------------------------ Receive Ports -RX AFE Ports -----------------------
        gt7_gthrxp_in                   =>      RXP_IN(7),
        -------------- Receive Ports -RX Initialization and Reset Ports ------------
        gt7_rxresetdone_out             =>      gt7_rxresetdone_i,
        --------------------- TX Initialization and Reset Ports --------------------
        gt7_gttxreset_in                =>      tied_to_ground_i,
        gt7_txuserrdy_in                =>      tied_to_ground_i,
        ------------------ Transmit Ports - TX Data Path interface -----------------
        gt7_txdata_in                   =>      gt7_txdata_i,
        ---------------- Transmit Ports - TX Driver and OOB signaling --------------
        gt7_gthtxn_out                  =>      TXN_OUT(7),
        gt7_gthtxp_out                  =>      TXP_OUT(7),
        ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        gt7_txoutclkfabric_out          =>      gt7_txoutclkfabric_i,
        gt7_txoutclkpcs_out             =>      gt7_txoutclkpcs_i,
        ------------- Transmit Ports - TX Initialization and Reset Ports -----------
        gt7_txresetdone_out             =>      gt7_txresetdone_i,
        ----------------- Transmit Ports - TX Polarity Control Ports ---------------
        gt7_txpolarity_in               =>      gt7_txpolarity_i,
        ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        gt7_txcharisk_in                =>      gt7_txcharisk_i,



        --_____________________________________________________________________
        --_____________________________________________________________________
        --GT8  (X1Y16)

        --------------------------------- CPLL Ports -------------------------------
        gt8_cpllfbclklost_out           =>      gt8_cpllfbclklost_i,
        gt8_cplllock_out                =>      gt8_cplllock_i,
        gt8_cpllreset_in                =>      tied_to_ground_i,
        ---------------------------- Channel - DRP Ports  --------------------------
        gt8_drpaddr_in                  =>      gt8_drpaddr_i,
        gt8_drpdi_in                    =>      gt8_drpdi_i,
        gt8_drpdo_out                   =>      gt8_drpdo_i,
        gt8_drpen_in                    =>      gt8_drpen_i,
        gt8_drprdy_out                  =>      gt8_drprdy_i,
        gt8_drpwe_in                    =>      gt8_drpwe_i,
        --------------------- RX Initialization and Reset Ports --------------------
        gt8_eyescanreset_in             =>      tied_to_ground_i,
        gt8_rxuserrdy_in                =>      tied_to_ground_i,
        -------------------------- RX Margin Analysis Ports ------------------------
        gt8_eyescandataerror_out        =>      gt8_eyescandataerror_i,
        gt8_eyescantrigger_in           =>      tied_to_ground_i,
        ------------------- Receive Ports - Digital Monitor Ports ------------------
        gt8_dmonitorout_out             =>      gt8_dmonitorout_i,
        ------------------ Receive Ports - FPGA RX interface Ports -----------------
        gt8_rxdata_out                  =>      gt8_rxdata_i,
        ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
        gt8_rxdisperr_out               =>      gt8_rxdisperr_i,
        gt8_rxnotintable_out            =>      gt8_rxnotintable_i,
        ------------------------ Receive Ports - RX AFE Ports ----------------------
        gt8_gthrxn_in                   =>      RXN_IN(8),
        -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
        gt8_rxbyteisaligned_out         =>      gt8_rxbyteisaligned_i,
        gt8_rxmcommaalignen_in          =>      gt8_rxmcommaalignen_i,
        gt8_rxpcommaalignen_in          =>      gt8_rxpcommaalignen_i,
        --------------------- Receive Ports - RX Equalizer Ports -------------------
        gt8_rxmonitorout_out            =>      gt8_rxmonitorout_i,
        gt8_rxmonitorsel_in             =>      "00",
        ------------- Receive Ports - RX Initialization and Reset Ports ------------
        gt8_gtrxreset_in                =>      tied_to_ground_i,
        ----------------- Receive Ports - RX Polarity Control Ports ----------------
        gt8_rxpolarity_in               =>      gt8_rxpolarity_i,
        ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        gt8_rxcharisk_out               =>      gt8_rxcharisk_i,
        ------------------------ Receive Ports -RX AFE Ports -----------------------
        gt8_gthrxp_in                   =>      RXP_IN(8),
        -------------- Receive Ports -RX Initialization and Reset Ports ------------
        gt8_rxresetdone_out             =>      gt8_rxresetdone_i,
        --------------------- TX Initialization and Reset Ports --------------------
        gt8_gttxreset_in                =>      tied_to_ground_i,
        gt8_txuserrdy_in                =>      tied_to_ground_i,
        ------------------ Transmit Ports - TX Data Path interface -----------------
        gt8_txdata_in                   =>      gt8_txdata_i,
        ---------------- Transmit Ports - TX Driver and OOB signaling --------------
        gt8_gthtxn_out                  =>      TXN_OUT(8),
        gt8_gthtxp_out                  =>      TXP_OUT(8),
        ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        gt8_txoutclkfabric_out          =>      gt8_txoutclkfabric_i,
        gt8_txoutclkpcs_out             =>      gt8_txoutclkpcs_i,
        ------------- Transmit Ports - TX Initialization and Reset Ports -----------
        gt8_txresetdone_out             =>      gt8_txresetdone_i,
        ----------------- Transmit Ports - TX Polarity Control Ports ---------------
        gt8_txpolarity_in               =>      gt8_txpolarity_i,
        ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        gt8_txcharisk_in                =>      gt8_txcharisk_i,



        --_____________________________________________________________________
        --_____________________________________________________________________
        --GT9  (X1Y17)

        --------------------------------- CPLL Ports -------------------------------
        gt9_cpllfbclklost_out           =>      gt9_cpllfbclklost_i,
        gt9_cplllock_out                =>      gt9_cplllock_i,
        gt9_cpllreset_in                =>      tied_to_ground_i,
        ---------------------------- Channel - DRP Ports  --------------------------
        gt9_drpaddr_in                  =>      gt9_drpaddr_i,
        gt9_drpdi_in                    =>      gt9_drpdi_i,
        gt9_drpdo_out                   =>      gt9_drpdo_i,
        gt9_drpen_in                    =>      gt9_drpen_i,
        gt9_drprdy_out                  =>      gt9_drprdy_i,
        gt9_drpwe_in                    =>      gt9_drpwe_i,
        --------------------- RX Initialization and Reset Ports --------------------
        gt9_eyescanreset_in             =>      tied_to_ground_i,
        gt9_rxuserrdy_in                =>      tied_to_ground_i,
        -------------------------- RX Margin Analysis Ports ------------------------
        gt9_eyescandataerror_out        =>      gt9_eyescandataerror_i,
        gt9_eyescantrigger_in           =>      tied_to_ground_i,
        ------------------- Receive Ports - Digital Monitor Ports ------------------
        gt9_dmonitorout_out             =>      gt9_dmonitorout_i,
        ------------------ Receive Ports - FPGA RX interface Ports -----------------
        gt9_rxdata_out                  =>      gt9_rxdata_i,
        ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
        gt9_rxdisperr_out               =>      gt9_rxdisperr_i,
        gt9_rxnotintable_out            =>      gt9_rxnotintable_i,
        ------------------------ Receive Ports - RX AFE Ports ----------------------
        gt9_gthrxn_in                   =>      RXN_IN(9),
        -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
        gt9_rxbyteisaligned_out         =>      gt9_rxbyteisaligned_i,
        gt9_rxmcommaalignen_in          =>      gt9_rxmcommaalignen_i,
        gt9_rxpcommaalignen_in          =>      gt9_rxpcommaalignen_i,
        --------------------- Receive Ports - RX Equalizer Ports -------------------
        gt9_rxmonitorout_out            =>      gt9_rxmonitorout_i,
        gt9_rxmonitorsel_in             =>      "00",
        ------------- Receive Ports - RX Initialization and Reset Ports ------------
        gt9_gtrxreset_in                =>      tied_to_ground_i,
        ----------------- Receive Ports - RX Polarity Control Ports ----------------
        gt9_rxpolarity_in               =>      gt9_rxpolarity_i,
        ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        gt9_rxcharisk_out               =>      gt9_rxcharisk_i,
        ------------------------ Receive Ports -RX AFE Ports -----------------------
        gt9_gthrxp_in                   =>      RXP_IN(9),
        -------------- Receive Ports -RX Initialization and Reset Ports ------------
        gt9_rxresetdone_out             =>      gt9_rxresetdone_i,
        --------------------- TX Initialization and Reset Ports --------------------
        gt9_gttxreset_in                =>      tied_to_ground_i,
        gt9_txuserrdy_in                =>      tied_to_ground_i,
        ------------------ Transmit Ports - TX Data Path interface -----------------
        gt9_txdata_in                   =>      gt9_txdata_i,
        ---------------- Transmit Ports - TX Driver and OOB signaling --------------
        gt9_gthtxn_out                  =>      TXN_OUT(9),
        gt9_gthtxp_out                  =>      TXP_OUT(9),
        ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        gt9_txoutclkfabric_out          =>      gt9_txoutclkfabric_i,
        gt9_txoutclkpcs_out             =>      gt9_txoutclkpcs_i,
        ------------- Transmit Ports - TX Initialization and Reset Ports -----------
        gt9_txresetdone_out             =>      gt9_txresetdone_i,
        ----------------- Transmit Ports - TX Polarity Control Ports ---------------
        gt9_txpolarity_in               =>      gt9_txpolarity_i,
        ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        gt9_txcharisk_in                =>      gt9_txcharisk_i,



        --_____________________________________________________________________
        --_____________________________________________________________________
        --GT10  (X1Y18)

        --------------------------------- CPLL Ports -------------------------------
        gt10_cpllfbclklost_out          =>      gt10_cpllfbclklost_i,
        gt10_cplllock_out               =>      gt10_cplllock_i,
        gt10_cpllreset_in               =>      tied_to_ground_i,
        ---------------------------- Channel - DRP Ports  --------------------------
        gt10_drpaddr_in                 =>      gt10_drpaddr_i,
        gt10_drpdi_in                   =>      gt10_drpdi_i,
        gt10_drpdo_out                  =>      gt10_drpdo_i,
        gt10_drpen_in                   =>      gt10_drpen_i,
        gt10_drprdy_out                 =>      gt10_drprdy_i,
        gt10_drpwe_in                   =>      gt10_drpwe_i,
        --------------------- RX Initialization and Reset Ports --------------------
        gt10_eyescanreset_in            =>      tied_to_ground_i,
        gt10_rxuserrdy_in               =>      tied_to_ground_i,
        -------------------------- RX Margin Analysis Ports ------------------------
        gt10_eyescandataerror_out       =>      gt10_eyescandataerror_i,
        gt10_eyescantrigger_in          =>      tied_to_ground_i,
        ------------------- Receive Ports - Digital Monitor Ports ------------------
        gt10_dmonitorout_out            =>      gt10_dmonitorout_i,
        ------------------ Receive Ports - FPGA RX interface Ports -----------------
        gt10_rxdata_out                 =>      gt10_rxdata_i,
        ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
        gt10_rxdisperr_out              =>      gt10_rxdisperr_i,
        gt10_rxnotintable_out           =>      gt10_rxnotintable_i,
        ------------------------ Receive Ports - RX AFE Ports ----------------------
        gt10_gthrxn_in                  =>      RXN_IN(10),
        -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
        gt10_rxbyteisaligned_out        =>      gt10_rxbyteisaligned_i,
        gt10_rxmcommaalignen_in         =>      gt10_rxmcommaalignen_i,
        gt10_rxpcommaalignen_in         =>      gt10_rxpcommaalignen_i,
        --------------------- Receive Ports - RX Equalizer Ports -------------------
        gt10_rxmonitorout_out           =>      gt10_rxmonitorout_i,
        gt10_rxmonitorsel_in            =>      "00",
        ------------- Receive Ports - RX Initialization and Reset Ports ------------
        gt10_gtrxreset_in               =>      tied_to_ground_i,
        ----------------- Receive Ports - RX Polarity Control Ports ----------------
        gt10_rxpolarity_in              =>      gt10_rxpolarity_i,
        ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        gt10_rxcharisk_out              =>      gt10_rxcharisk_i,
        ------------------------ Receive Ports -RX AFE Ports -----------------------
        gt10_gthrxp_in                  =>      RXP_IN(10),
        -------------- Receive Ports -RX Initialization and Reset Ports ------------
        gt10_rxresetdone_out            =>      gt10_rxresetdone_i,
        --------------------- TX Initialization and Reset Ports --------------------
        gt10_gttxreset_in               =>      tied_to_ground_i,
        gt10_txuserrdy_in               =>      tied_to_ground_i,
        ------------------ Transmit Ports - TX Data Path interface -----------------
        gt10_txdata_in                  =>      gt10_txdata_i,
        ---------------- Transmit Ports - TX Driver and OOB signaling --------------
        gt10_gthtxn_out                 =>      TXN_OUT(10),
        gt10_gthtxp_out                 =>      TXP_OUT(10),
        ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        gt10_txoutclkfabric_out         =>      gt10_txoutclkfabric_i,
        gt10_txoutclkpcs_out            =>      gt10_txoutclkpcs_i,
        ------------- Transmit Ports - TX Initialization and Reset Ports -----------
        gt10_txresetdone_out            =>      gt10_txresetdone_i,
        ----------------- Transmit Ports - TX Polarity Control Ports ---------------
        gt10_txpolarity_in              =>      gt10_txpolarity_i,
        ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        gt10_txcharisk_in               =>      gt10_txcharisk_i,



        --_____________________________________________________________________
        --_____________________________________________________________________
        --GT11  (X1Y19)

        --------------------------------- CPLL Ports -------------------------------
        gt11_cpllfbclklost_out          =>      gt11_cpllfbclklost_i,
        gt11_cplllock_out               =>      gt11_cplllock_i,
        gt11_cpllreset_in               =>      tied_to_ground_i,
        ---------------------------- Channel - DRP Ports  --------------------------
        gt11_drpaddr_in                 =>      gt11_drpaddr_i,
        gt11_drpdi_in                   =>      gt11_drpdi_i,
        gt11_drpdo_out                  =>      gt11_drpdo_i,
        gt11_drpen_in                   =>      gt11_drpen_i,
        gt11_drprdy_out                 =>      gt11_drprdy_i,
        gt11_drpwe_in                   =>      gt11_drpwe_i,
        --------------------- RX Initialization and Reset Ports --------------------
        gt11_eyescanreset_in            =>      tied_to_ground_i,
        gt11_rxuserrdy_in               =>      tied_to_ground_i,
        -------------------------- RX Margin Analysis Ports ------------------------
        gt11_eyescandataerror_out       =>      gt11_eyescandataerror_i,
        gt11_eyescantrigger_in          =>      tied_to_ground_i,
        ------------------- Receive Ports - Digital Monitor Ports ------------------
        gt11_dmonitorout_out            =>      gt11_dmonitorout_i,
        ------------------ Receive Ports - FPGA RX interface Ports -----------------
        gt11_rxdata_out                 =>      gt11_rxdata_i,
        ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
        gt11_rxdisperr_out              =>      gt11_rxdisperr_i,
        gt11_rxnotintable_out           =>      gt11_rxnotintable_i,
        ------------------------ Receive Ports - RX AFE Ports ----------------------
        gt11_gthrxn_in                  =>      RXN_IN(11),
        -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
        gt11_rxbyteisaligned_out        =>      gt11_rxbyteisaligned_i,
        gt11_rxmcommaalignen_in         =>      gt11_rxmcommaalignen_i,
        gt11_rxpcommaalignen_in         =>      gt11_rxpcommaalignen_i,
        --------------------- Receive Ports - RX Equalizer Ports -------------------
        gt11_rxmonitorout_out           =>      gt11_rxmonitorout_i,
        gt11_rxmonitorsel_in            =>      "00",
        ------------- Receive Ports - RX Initialization and Reset Ports ------------
        gt11_gtrxreset_in               =>      tied_to_ground_i,
        ----------------- Receive Ports - RX Polarity Control Ports ----------------
        gt11_rxpolarity_in              =>      gt11_rxpolarity_i,
        ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        gt11_rxcharisk_out              =>      gt11_rxcharisk_i,
        ------------------------ Receive Ports -RX AFE Ports -----------------------
        gt11_gthrxp_in                  =>      RXP_IN(11),
        -------------- Receive Ports -RX Initialization and Reset Ports ------------
        gt11_rxresetdone_out            =>      gt11_rxresetdone_i,
        --------------------- TX Initialization and Reset Ports --------------------
        gt11_gttxreset_in               =>      tied_to_ground_i,
        gt11_txuserrdy_in               =>      tied_to_ground_i,
        ------------------ Transmit Ports - TX Data Path interface -----------------
        gt11_txdata_in                  =>      gt11_txdata_i,
        ---------------- Transmit Ports - TX Driver and OOB signaling --------------
        gt11_gthtxn_out                 =>      TXN_OUT(11),
        gt11_gthtxp_out                 =>      TXP_OUT(11),
        ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        gt11_txoutclkfabric_out         =>      gt11_txoutclkfabric_i,
        gt11_txoutclkpcs_out            =>      gt11_txoutclkpcs_i,
        ------------- Transmit Ports - TX Initialization and Reset Ports -----------
        gt11_txresetdone_out            =>      gt11_txresetdone_i,
        ----------------- Transmit Ports - TX Polarity Control Ports ---------------
        gt11_txpolarity_in              =>      gt11_txpolarity_i,
        ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        gt11_txcharisk_in               =>      gt11_txcharisk_i,



        --_____________________________________________________________________
        --_____________________________________________________________________
        --GT12  (X1Y20)

        --------------------------------- CPLL Ports -------------------------------
        gt12_cpllfbclklost_out          =>      gt12_cpllfbclklost_i,
        gt12_cplllock_out               =>      gt12_cplllock_i,
        gt12_cpllreset_in               =>      tied_to_ground_i,
        ---------------------------- Channel - DRP Ports  --------------------------
        gt12_drpaddr_in                 =>      gt12_drpaddr_i,
        gt12_drpdi_in                   =>      gt12_drpdi_i,
        gt12_drpdo_out                  =>      gt12_drpdo_i,
        gt12_drpen_in                   =>      gt12_drpen_i,
        gt12_drprdy_out                 =>      gt12_drprdy_i,
        gt12_drpwe_in                   =>      gt12_drpwe_i,
        --------------------- RX Initialization and Reset Ports --------------------
        gt12_eyescanreset_in            =>      tied_to_ground_i,
        gt12_rxuserrdy_in               =>      tied_to_ground_i,
        -------------------------- RX Margin Analysis Ports ------------------------
        gt12_eyescandataerror_out       =>      gt12_eyescandataerror_i,
        gt12_eyescantrigger_in          =>      tied_to_ground_i,
        ------------------- Receive Ports - Digital Monitor Ports ------------------
        gt12_dmonitorout_out            =>      gt12_dmonitorout_i,
        ------------------ Receive Ports - FPGA RX interface Ports -----------------
        gt12_rxdata_out                 =>      gt12_rxdata_i,
        ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
        gt12_rxdisperr_out              =>      gt12_rxdisperr_i,
        gt12_rxnotintable_out           =>      gt12_rxnotintable_i,
        ------------------------ Receive Ports - RX AFE Ports ----------------------
        gt12_gthrxn_in                  =>      RXN_IN(12),
        -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
        gt12_rxbyteisaligned_out        =>      gt12_rxbyteisaligned_i,
        gt12_rxmcommaalignen_in         =>      gt12_rxmcommaalignen_i,
        gt12_rxpcommaalignen_in         =>      gt12_rxpcommaalignen_i,
        --------------------- Receive Ports - RX Equalizer Ports -------------------
        gt12_rxmonitorout_out           =>      gt12_rxmonitorout_i,
        gt12_rxmonitorsel_in            =>      "00",
        ------------- Receive Ports - RX Initialization and Reset Ports ------------
        gt12_gtrxreset_in               =>      tied_to_ground_i,
        ----------------- Receive Ports - RX Polarity Control Ports ----------------
        gt12_rxpolarity_in              =>      gt12_rxpolarity_i,
        ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        gt12_rxcharisk_out              =>      gt12_rxcharisk_i,
        ------------------------ Receive Ports -RX AFE Ports -----------------------
        gt12_gthrxp_in                  =>      RXP_IN(12),
        -------------- Receive Ports -RX Initialization and Reset Ports ------------
        gt12_rxresetdone_out            =>      gt12_rxresetdone_i,
        --------------------- TX Initialization and Reset Ports --------------------
        gt12_gttxreset_in               =>      tied_to_ground_i,
        gt12_txuserrdy_in               =>      tied_to_ground_i,
        ------------------ Transmit Ports - TX Data Path interface -----------------
        gt12_txdata_in                  =>      gt12_txdata_i,
        ---------------- Transmit Ports - TX Driver and OOB signaling --------------
        gt12_gthtxn_out                 =>      TXN_OUT(12),
        gt12_gthtxp_out                 =>      TXP_OUT(12),
        ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        gt12_txoutclkfabric_out         =>      gt12_txoutclkfabric_i,
        gt12_txoutclkpcs_out            =>      gt12_txoutclkpcs_i,
        ------------- Transmit Ports - TX Initialization and Reset Ports -----------
        gt12_txresetdone_out            =>      gt12_txresetdone_i,
        ----------------- Transmit Ports - TX Polarity Control Ports ---------------
        gt12_txpolarity_in              =>      gt12_txpolarity_i,
        ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        gt12_txcharisk_in               =>      gt12_txcharisk_i,



        --_____________________________________________________________________
        --_____________________________________________________________________
        --GT13  (X1Y21)

        --------------------------------- CPLL Ports -------------------------------
        gt13_cpllfbclklost_out          =>      gt13_cpllfbclklost_i,
        gt13_cplllock_out               =>      gt13_cplllock_i,
        gt13_cpllreset_in               =>      tied_to_ground_i,
        ---------------------------- Channel - DRP Ports  --------------------------
        gt13_drpaddr_in                 =>      gt13_drpaddr_i,
        gt13_drpdi_in                   =>      gt13_drpdi_i,
        gt13_drpdo_out                  =>      gt13_drpdo_i,
        gt13_drpen_in                   =>      gt13_drpen_i,
        gt13_drprdy_out                 =>      gt13_drprdy_i,
        gt13_drpwe_in                   =>      gt13_drpwe_i,
        --------------------- RX Initialization and Reset Ports --------------------
        gt13_eyescanreset_in            =>      tied_to_ground_i,
        gt13_rxuserrdy_in               =>      tied_to_ground_i,
        -------------------------- RX Margin Analysis Ports ------------------------
        gt13_eyescandataerror_out       =>      gt13_eyescandataerror_i,
        gt13_eyescantrigger_in          =>      tied_to_ground_i,
        ------------------- Receive Ports - Digital Monitor Ports ------------------
        gt13_dmonitorout_out            =>      gt13_dmonitorout_i,
        ------------------ Receive Ports - FPGA RX interface Ports -----------------
        gt13_rxdata_out                 =>      gt13_rxdata_i,
        ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
        gt13_rxdisperr_out              =>      gt13_rxdisperr_i,
        gt13_rxnotintable_out           =>      gt13_rxnotintable_i,
        ------------------------ Receive Ports - RX AFE Ports ----------------------
        gt13_gthrxn_in                  =>      RXN_IN(13),
        -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
        gt13_rxbyteisaligned_out        =>      gt13_rxbyteisaligned_i,
        gt13_rxmcommaalignen_in         =>      gt13_rxmcommaalignen_i,
        gt13_rxpcommaalignen_in         =>      gt13_rxpcommaalignen_i,
        --------------------- Receive Ports - RX Equalizer Ports -------------------
        gt13_rxmonitorout_out           =>      gt13_rxmonitorout_i,
        gt13_rxmonitorsel_in            =>      "00",
        ------------- Receive Ports - RX Initialization and Reset Ports ------------
        gt13_gtrxreset_in               =>      tied_to_ground_i,
        ----------------- Receive Ports - RX Polarity Control Ports ----------------
        gt13_rxpolarity_in              =>      gt13_rxpolarity_i,
        ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        gt13_rxcharisk_out              =>      gt13_rxcharisk_i,
        ------------------------ Receive Ports -RX AFE Ports -----------------------
        gt13_gthrxp_in                  =>      RXP_IN(13),
        -------------- Receive Ports -RX Initialization and Reset Ports ------------
        gt13_rxresetdone_out            =>      gt13_rxresetdone_i,
        --------------------- TX Initialization and Reset Ports --------------------
        gt13_gttxreset_in               =>      tied_to_ground_i,
        gt13_txuserrdy_in               =>      tied_to_ground_i,
        ------------------ Transmit Ports - TX Data Path interface -----------------
        gt13_txdata_in                  =>      gt13_txdata_i,
        ---------------- Transmit Ports - TX Driver and OOB signaling --------------
        gt13_gthtxn_out                 =>      TXN_OUT(13),
        gt13_gthtxp_out                 =>      TXP_OUT(13),
        ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        gt13_txoutclkfabric_out         =>      gt13_txoutclkfabric_i,
        gt13_txoutclkpcs_out            =>      gt13_txoutclkpcs_i,
        ------------- Transmit Ports - TX Initialization and Reset Ports -----------
        gt13_txresetdone_out            =>      gt13_txresetdone_i,
        ----------------- Transmit Ports - TX Polarity Control Ports ---------------
        gt13_txpolarity_in              =>      gt13_txpolarity_i,
        ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        gt13_txcharisk_in               =>      gt13_txcharisk_i,



        --_____________________________________________________________________
        --_____________________________________________________________________
        --GT14  (X1Y22)

        --------------------------------- CPLL Ports -------------------------------
        gt14_cpllfbclklost_out          =>      gt14_cpllfbclklost_i,
        gt14_cplllock_out               =>      gt14_cplllock_i,
        gt14_cpllreset_in               =>      tied_to_ground_i,
        ---------------------------- Channel - DRP Ports  --------------------------
        gt14_drpaddr_in                 =>      gt14_drpaddr_i,
        gt14_drpdi_in                   =>      gt14_drpdi_i,
        gt14_drpdo_out                  =>      gt14_drpdo_i,
        gt14_drpen_in                   =>      gt14_drpen_i,
        gt14_drprdy_out                 =>      gt14_drprdy_i,
        gt14_drpwe_in                   =>      gt14_drpwe_i,
        --------------------- RX Initialization and Reset Ports --------------------
        gt14_eyescanreset_in            =>      tied_to_ground_i,
        gt14_rxuserrdy_in               =>      tied_to_ground_i,
        -------------------------- RX Margin Analysis Ports ------------------------
        gt14_eyescandataerror_out       =>      gt14_eyescandataerror_i,
        gt14_eyescantrigger_in          =>      tied_to_ground_i,
        ------------------- Receive Ports - Digital Monitor Ports ------------------
        gt14_dmonitorout_out            =>      gt14_dmonitorout_i,
        ------------------ Receive Ports - FPGA RX interface Ports -----------------
        gt14_rxdata_out                 =>      gt14_rxdata_i,
        ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
        gt14_rxdisperr_out              =>      gt14_rxdisperr_i,
        gt14_rxnotintable_out           =>      gt14_rxnotintable_i,
        ------------------------ Receive Ports - RX AFE Ports ----------------------
        gt14_gthrxn_in                  =>      RXN_IN(14),
        -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
        gt14_rxbyteisaligned_out        =>      gt14_rxbyteisaligned_i,
        gt14_rxmcommaalignen_in         =>      gt14_rxmcommaalignen_i,
        gt14_rxpcommaalignen_in         =>      gt14_rxpcommaalignen_i,
        --------------------- Receive Ports - RX Equalizer Ports -------------------
        gt14_rxmonitorout_out           =>      gt14_rxmonitorout_i,
        gt14_rxmonitorsel_in            =>      "00",
        ------------- Receive Ports - RX Initialization and Reset Ports ------------
        gt14_gtrxreset_in               =>      tied_to_ground_i,
        ----------------- Receive Ports - RX Polarity Control Ports ----------------
        gt14_rxpolarity_in              =>      gt14_rxpolarity_i,
        ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        gt14_rxcharisk_out              =>      gt14_rxcharisk_i,
        ------------------------ Receive Ports -RX AFE Ports -----------------------
        gt14_gthrxp_in                  =>      RXP_IN(14),
        -------------- Receive Ports -RX Initialization and Reset Ports ------------
        gt14_rxresetdone_out            =>      gt14_rxresetdone_i,
        --------------------- TX Initialization and Reset Ports --------------------
        gt14_gttxreset_in               =>      tied_to_ground_i,
        gt14_txuserrdy_in               =>      tied_to_ground_i,
        ------------------ Transmit Ports - TX Data Path interface -----------------
        gt14_txdata_in                  =>      gt14_txdata_i,
        ---------------- Transmit Ports - TX Driver and OOB signaling --------------
        gt14_gthtxn_out                 =>      TXN_OUT(14),
        gt14_gthtxp_out                 =>      TXP_OUT(14),
        ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        gt14_txoutclkfabric_out         =>      gt14_txoutclkfabric_i,
        gt14_txoutclkpcs_out            =>      gt14_txoutclkpcs_i,
        ------------- Transmit Ports - TX Initialization and Reset Ports -----------
        gt14_txresetdone_out            =>      gt14_txresetdone_i,
        ----------------- Transmit Ports - TX Polarity Control Ports ---------------
        gt14_txpolarity_in              =>      gt14_txpolarity_i,
        ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        gt14_txcharisk_in               =>      gt14_txcharisk_i,



        --_____________________________________________________________________
        --_____________________________________________________________________
        --GT15  (X1Y23)

        --------------------------------- CPLL Ports -------------------------------
        gt15_cpllfbclklost_out          =>      gt15_cpllfbclklost_i,
        gt15_cplllock_out               =>      gt15_cplllock_i,
        gt15_cpllreset_in               =>      tied_to_ground_i,
        ---------------------------- Channel - DRP Ports  --------------------------
        gt15_drpaddr_in                 =>      gt15_drpaddr_i,
        gt15_drpdi_in                   =>      gt15_drpdi_i,
        gt15_drpdo_out                  =>      gt15_drpdo_i,
        gt15_drpen_in                   =>      gt15_drpen_i,
        gt15_drprdy_out                 =>      gt15_drprdy_i,
        gt15_drpwe_in                   =>      gt15_drpwe_i,
        --------------------- RX Initialization and Reset Ports --------------------
        gt15_eyescanreset_in            =>      tied_to_ground_i,
        gt15_rxuserrdy_in               =>      tied_to_ground_i,
        -------------------------- RX Margin Analysis Ports ------------------------
        gt15_eyescandataerror_out       =>      gt15_eyescandataerror_i,
        gt15_eyescantrigger_in          =>      tied_to_ground_i,
        ------------------- Receive Ports - Digital Monitor Ports ------------------
        gt15_dmonitorout_out            =>      gt15_dmonitorout_i,
        ------------------ Receive Ports - FPGA RX interface Ports -----------------
        gt15_rxdata_out                 =>      gt15_rxdata_i,
        ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
        gt15_rxdisperr_out              =>      gt15_rxdisperr_i,
        gt15_rxnotintable_out           =>      gt15_rxnotintable_i,
        ------------------------ Receive Ports - RX AFE Ports ----------------------
        gt15_gthrxn_in                  =>      RXN_IN(15),
        -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
        gt15_rxbyteisaligned_out        =>      gt15_rxbyteisaligned_i,
        gt15_rxmcommaalignen_in         =>      gt15_rxmcommaalignen_i,
        gt15_rxpcommaalignen_in         =>      gt15_rxpcommaalignen_i,
        --------------------- Receive Ports - RX Equalizer Ports -------------------
        gt15_rxmonitorout_out           =>      gt15_rxmonitorout_i,
        gt15_rxmonitorsel_in            =>      "00",
        ------------- Receive Ports - RX Initialization and Reset Ports ------------
        gt15_gtrxreset_in               =>      tied_to_ground_i,
        ----------------- Receive Ports - RX Polarity Control Ports ----------------
        gt15_rxpolarity_in              =>      gt15_rxpolarity_i,
        ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        gt15_rxcharisk_out              =>      gt15_rxcharisk_i,
        ------------------------ Receive Ports -RX AFE Ports -----------------------
        gt15_gthrxp_in                  =>      RXP_IN(15),
        -------------- Receive Ports -RX Initialization and Reset Ports ------------
        gt15_rxresetdone_out            =>      gt15_rxresetdone_i,
        --------------------- TX Initialization and Reset Ports --------------------
        gt15_gttxreset_in               =>      tied_to_ground_i,
        gt15_txuserrdy_in               =>      tied_to_ground_i,
        ------------------ Transmit Ports - TX Data Path interface -----------------
        gt15_txdata_in                  =>      gt15_txdata_i,
        ---------------- Transmit Ports - TX Driver and OOB signaling --------------
        gt15_gthtxn_out                 =>      TXN_OUT(15),
        gt15_gthtxp_out                 =>      TXP_OUT(15),
        ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        gt15_txoutclkfabric_out         =>      gt15_txoutclkfabric_i,
        gt15_txoutclkpcs_out            =>      gt15_txoutclkpcs_i,
        ------------- Transmit Ports - TX Initialization and Reset Ports -----------
        gt15_txresetdone_out            =>      gt15_txresetdone_i,
        ----------------- Transmit Ports - TX Polarity Control Ports ---------------
        gt15_txpolarity_in              =>      gt15_txpolarity_i,
        ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        gt15_txcharisk_in               =>      gt15_txcharisk_i,



        --_____________________________________________________________________
        --_____________________________________________________________________
        --GT16  (X1Y24)

        --------------------------------- CPLL Ports -------------------------------
        gt16_cpllfbclklost_out          =>      gt16_cpllfbclklost_i,
        gt16_cplllock_out               =>      gt16_cplllock_i,
        gt16_cpllreset_in               =>      tied_to_ground_i,
        ---------------------------- Channel - DRP Ports  --------------------------
        gt16_drpaddr_in                 =>      gt16_drpaddr_i,
        gt16_drpdi_in                   =>      gt16_drpdi_i,
        gt16_drpdo_out                  =>      gt16_drpdo_i,
        gt16_drpen_in                   =>      gt16_drpen_i,
        gt16_drprdy_out                 =>      gt16_drprdy_i,
        gt16_drpwe_in                   =>      gt16_drpwe_i,
        --------------------- RX Initialization and Reset Ports --------------------
        gt16_eyescanreset_in            =>      tied_to_ground_i,
        gt16_rxuserrdy_in               =>      tied_to_ground_i,
        -------------------------- RX Margin Analysis Ports ------------------------
        gt16_eyescandataerror_out       =>      gt16_eyescandataerror_i,
        gt16_eyescantrigger_in          =>      tied_to_ground_i,
        ------------------- Receive Ports - Digital Monitor Ports ------------------
        gt16_dmonitorout_out            =>      gt16_dmonitorout_i,
        ------------------ Receive Ports - FPGA RX interface Ports -----------------
        gt16_rxdata_out                 =>      gt16_rxdata_i,
        ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
        gt16_rxdisperr_out              =>      gt16_rxdisperr_i,
        gt16_rxnotintable_out           =>      gt16_rxnotintable_i,
        ------------------------ Receive Ports - RX AFE Ports ----------------------
        gt16_gthrxn_in                  =>      RXN_IN(16),
        -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
        gt16_rxbyteisaligned_out        =>      gt16_rxbyteisaligned_i,
        gt16_rxmcommaalignen_in         =>      gt16_rxmcommaalignen_i,
        gt16_rxpcommaalignen_in         =>      gt16_rxpcommaalignen_i,
        --------------------- Receive Ports - RX Equalizer Ports -------------------
        gt16_rxmonitorout_out           =>      gt16_rxmonitorout_i,
        gt16_rxmonitorsel_in            =>      "00",
        ------------- Receive Ports - RX Initialization and Reset Ports ------------
        gt16_gtrxreset_in               =>      tied_to_ground_i,
        ----------------- Receive Ports - RX Polarity Control Ports ----------------
        gt16_rxpolarity_in              =>      gt16_rxpolarity_i,
        ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        gt16_rxcharisk_out              =>      gt16_rxcharisk_i,
        ------------------------ Receive Ports -RX AFE Ports -----------------------
        gt16_gthrxp_in                  =>      RXP_IN(16),
        -------------- Receive Ports -RX Initialization and Reset Ports ------------
        gt16_rxresetdone_out            =>      gt16_rxresetdone_i,
        --------------------- TX Initialization and Reset Ports --------------------
        gt16_gttxreset_in               =>      tied_to_ground_i,
        gt16_txuserrdy_in               =>      tied_to_ground_i,
        ------------------ Transmit Ports - TX Data Path interface -----------------
        gt16_txdata_in                  =>      gt16_txdata_i,
        ---------------- Transmit Ports - TX Driver and OOB signaling --------------
        gt16_gthtxn_out                 =>      TXN_OUT(16),
        gt16_gthtxp_out                 =>      TXP_OUT(16),
        ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        gt16_txoutclkfabric_out         =>      gt16_txoutclkfabric_i,
        gt16_txoutclkpcs_out            =>      gt16_txoutclkpcs_i,
        ------------- Transmit Ports - TX Initialization and Reset Ports -----------
        gt16_txresetdone_out            =>      gt16_txresetdone_i,
        ----------------- Transmit Ports - TX Polarity Control Ports ---------------
        gt16_txpolarity_in              =>      gt16_txpolarity_i,
        ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        gt16_txcharisk_in               =>      gt16_txcharisk_i,



        --_____________________________________________________________________
        --_____________________________________________________________________
        --GT17  (X1Y25)

        --------------------------------- CPLL Ports -------------------------------
        gt17_cpllfbclklost_out          =>      gt17_cpllfbclklost_i,
        gt17_cplllock_out               =>      gt17_cplllock_i,
        gt17_cpllreset_in               =>      tied_to_ground_i,
        ---------------------------- Channel - DRP Ports  --------------------------
        gt17_drpaddr_in                 =>      gt17_drpaddr_i,
        gt17_drpdi_in                   =>      gt17_drpdi_i,
        gt17_drpdo_out                  =>      gt17_drpdo_i,
        gt17_drpen_in                   =>      gt17_drpen_i,
        gt17_drprdy_out                 =>      gt17_drprdy_i,
        gt17_drpwe_in                   =>      gt17_drpwe_i,
        --------------------- RX Initialization and Reset Ports --------------------
        gt17_eyescanreset_in            =>      tied_to_ground_i,
        gt17_rxuserrdy_in               =>      tied_to_ground_i,
        -------------------------- RX Margin Analysis Ports ------------------------
        gt17_eyescandataerror_out       =>      gt17_eyescandataerror_i,
        gt17_eyescantrigger_in          =>      tied_to_ground_i,
        ------------------- Receive Ports - Digital Monitor Ports ------------------
        gt17_dmonitorout_out            =>      gt17_dmonitorout_i,
        ------------------ Receive Ports - FPGA RX interface Ports -----------------
        gt17_rxdata_out                 =>      gt17_rxdata_i,
        ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
        gt17_rxdisperr_out              =>      gt17_rxdisperr_i,
        gt17_rxnotintable_out           =>      gt17_rxnotintable_i,
        ------------------------ Receive Ports - RX AFE Ports ----------------------
        gt17_gthrxn_in                  =>      RXN_IN(17),
        -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
        gt17_rxbyteisaligned_out        =>      gt17_rxbyteisaligned_i,
        gt17_rxmcommaalignen_in         =>      gt17_rxmcommaalignen_i,
        gt17_rxpcommaalignen_in         =>      gt17_rxpcommaalignen_i,
        --------------------- Receive Ports - RX Equalizer Ports -------------------
        gt17_rxmonitorout_out           =>      gt17_rxmonitorout_i,
        gt17_rxmonitorsel_in            =>      "00",
        ------------- Receive Ports - RX Initialization and Reset Ports ------------
        gt17_gtrxreset_in               =>      tied_to_ground_i,
        ----------------- Receive Ports - RX Polarity Control Ports ----------------
        gt17_rxpolarity_in              =>      gt17_rxpolarity_i,
        ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        gt17_rxcharisk_out              =>      gt17_rxcharisk_i,
        ------------------------ Receive Ports -RX AFE Ports -----------------------
        gt17_gthrxp_in                  =>      RXP_IN(17),
        -------------- Receive Ports -RX Initialization and Reset Ports ------------
        gt17_rxresetdone_out            =>      gt17_rxresetdone_i,
        --------------------- TX Initialization and Reset Ports --------------------
        gt17_gttxreset_in               =>      tied_to_ground_i,
        gt17_txuserrdy_in               =>      tied_to_ground_i,
        ------------------ Transmit Ports - TX Data Path interface -----------------
        gt17_txdata_in                  =>      gt17_txdata_i,
        ---------------- Transmit Ports - TX Driver and OOB signaling --------------
        gt17_gthtxn_out                 =>      TXN_OUT(17),
        gt17_gthtxp_out                 =>      TXP_OUT(17),
        ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        gt17_txoutclkfabric_out         =>      gt17_txoutclkfabric_i,
        gt17_txoutclkpcs_out            =>      gt17_txoutclkpcs_i,
        ------------- Transmit Ports - TX Initialization and Reset Ports -----------
        gt17_txresetdone_out            =>      gt17_txresetdone_i,
        ----------------- Transmit Ports - TX Polarity Control Ports ---------------
        gt17_txpolarity_in              =>      gt17_txpolarity_i,
        ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        gt17_txcharisk_in               =>      gt17_txcharisk_i,



        --_____________________________________________________________________
        --_____________________________________________________________________
        --GT18  (X1Y26)

        --------------------------------- CPLL Ports -------------------------------
        gt18_cpllfbclklost_out          =>      gt18_cpllfbclklost_i,
        gt18_cplllock_out               =>      gt18_cplllock_i,
        gt18_cpllreset_in               =>      tied_to_ground_i,
        ---------------------------- Channel - DRP Ports  --------------------------
        gt18_drpaddr_in                 =>      gt18_drpaddr_i,
        gt18_drpdi_in                   =>      gt18_drpdi_i,
        gt18_drpdo_out                  =>      gt18_drpdo_i,
        gt18_drpen_in                   =>      gt18_drpen_i,
        gt18_drprdy_out                 =>      gt18_drprdy_i,
        gt18_drpwe_in                   =>      gt18_drpwe_i,
        --------------------- RX Initialization and Reset Ports --------------------
        gt18_eyescanreset_in            =>      tied_to_ground_i,
        gt18_rxuserrdy_in               =>      tied_to_ground_i,
        -------------------------- RX Margin Analysis Ports ------------------------
        gt18_eyescandataerror_out       =>      gt18_eyescandataerror_i,
        gt18_eyescantrigger_in          =>      tied_to_ground_i,
        ------------------- Receive Ports - Digital Monitor Ports ------------------
        gt18_dmonitorout_out            =>      gt18_dmonitorout_i,
        ------------------ Receive Ports - FPGA RX interface Ports -----------------
        gt18_rxdata_out                 =>      gt18_rxdata_i,
        ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
        gt18_rxdisperr_out              =>      gt18_rxdisperr_i,
        gt18_rxnotintable_out           =>      gt18_rxnotintable_i,
        ------------------------ Receive Ports - RX AFE Ports ----------------------
        gt18_gthrxn_in                  =>      RXN_IN(18),
        -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
        gt18_rxbyteisaligned_out        =>      gt18_rxbyteisaligned_i,
        gt18_rxmcommaalignen_in         =>      gt18_rxmcommaalignen_i,
        gt18_rxpcommaalignen_in         =>      gt18_rxpcommaalignen_i,
        --------------------- Receive Ports - RX Equalizer Ports -------------------
        gt18_rxmonitorout_out           =>      gt18_rxmonitorout_i,
        gt18_rxmonitorsel_in            =>      "00",
        ------------- Receive Ports - RX Initialization and Reset Ports ------------
        gt18_gtrxreset_in               =>      tied_to_ground_i,
        ----------------- Receive Ports - RX Polarity Control Ports ----------------
        gt18_rxpolarity_in              =>      gt18_rxpolarity_i,
        ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        gt18_rxcharisk_out              =>      gt18_rxcharisk_i,
        ------------------------ Receive Ports -RX AFE Ports -----------------------
        gt18_gthrxp_in                  =>      RXP_IN(18),
        -------------- Receive Ports -RX Initialization and Reset Ports ------------
        gt18_rxresetdone_out            =>      gt18_rxresetdone_i,
        --------------------- TX Initialization and Reset Ports --------------------
        gt18_gttxreset_in               =>      tied_to_ground_i,
        gt18_txuserrdy_in               =>      tied_to_ground_i,
        ------------------ Transmit Ports - TX Data Path interface -----------------
        gt18_txdata_in                  =>      gt18_txdata_i,
        ---------------- Transmit Ports - TX Driver and OOB signaling --------------
        gt18_gthtxn_out                 =>      TXN_OUT(18),
        gt18_gthtxp_out                 =>      TXP_OUT(18),
        ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        gt18_txoutclkfabric_out         =>      gt18_txoutclkfabric_i,
        gt18_txoutclkpcs_out            =>      gt18_txoutclkpcs_i,
        ------------- Transmit Ports - TX Initialization and Reset Ports -----------
        gt18_txresetdone_out            =>      gt18_txresetdone_i,
        ----------------- Transmit Ports - TX Polarity Control Ports ---------------
        gt18_txpolarity_in              =>      gt18_txpolarity_i,
        ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        gt18_txcharisk_in               =>      gt18_txcharisk_i,



        --_____________________________________________________________________
        --_____________________________________________________________________
        --GT19  (X1Y27)

        --------------------------------- CPLL Ports -------------------------------
        gt19_cpllfbclklost_out          =>      gt19_cpllfbclklost_i,
        gt19_cplllock_out               =>      gt19_cplllock_i,
        gt19_cpllreset_in               =>      tied_to_ground_i,
        ---------------------------- Channel - DRP Ports  --------------------------
        gt19_drpaddr_in                 =>      gt19_drpaddr_i,
        gt19_drpdi_in                   =>      gt19_drpdi_i,
        gt19_drpdo_out                  =>      gt19_drpdo_i,
        gt19_drpen_in                   =>      gt19_drpen_i,
        gt19_drprdy_out                 =>      gt19_drprdy_i,
        gt19_drpwe_in                   =>      gt19_drpwe_i,
        --------------------- RX Initialization and Reset Ports --------------------
        gt19_eyescanreset_in            =>      tied_to_ground_i,
        gt19_rxuserrdy_in               =>      tied_to_ground_i,
        -------------------------- RX Margin Analysis Ports ------------------------
        gt19_eyescandataerror_out       =>      gt19_eyescandataerror_i,
        gt19_eyescantrigger_in          =>      tied_to_ground_i,
        ------------------- Receive Ports - Digital Monitor Ports ------------------
        gt19_dmonitorout_out            =>      gt19_dmonitorout_i,
        ------------------ Receive Ports - FPGA RX interface Ports -----------------
        gt19_rxdata_out                 =>      gt19_rxdata_i,
        ------------------ Receive Ports - RX 8B/10B Decoder Ports -----------------
        gt19_rxdisperr_out              =>      gt19_rxdisperr_i,
        gt19_rxnotintable_out           =>      gt19_rxnotintable_i,
        ------------------------ Receive Ports - RX AFE Ports ----------------------
        gt19_gthrxn_in                  =>      RXN_IN(19),
        -------------- Receive Ports - RX Byte and Word Alignment Ports ------------
        gt19_rxbyteisaligned_out        =>      gt19_rxbyteisaligned_i,
        gt19_rxmcommaalignen_in         =>      gt19_rxmcommaalignen_i,
        gt19_rxpcommaalignen_in         =>      gt19_rxpcommaalignen_i,
        --------------------- Receive Ports - RX Equalizer Ports -------------------
        gt19_rxmonitorout_out           =>      gt19_rxmonitorout_i,
        gt19_rxmonitorsel_in            =>      "00",
        ------------- Receive Ports - RX Initialization and Reset Ports ------------
        gt19_gtrxreset_in               =>      tied_to_ground_i,
        ----------------- Receive Ports - RX Polarity Control Ports ----------------
        gt19_rxpolarity_in              =>      gt19_rxpolarity_i,
        ------------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        gt19_rxcharisk_out              =>      gt19_rxcharisk_i,
        ------------------------ Receive Ports -RX AFE Ports -----------------------
        gt19_gthrxp_in                  =>      RXP_IN(19),
        -------------- Receive Ports -RX Initialization and Reset Ports ------------
        gt19_rxresetdone_out            =>      gt19_rxresetdone_i,
        --------------------- TX Initialization and Reset Ports --------------------
        gt19_gttxreset_in               =>      tied_to_ground_i,
        gt19_txuserrdy_in               =>      tied_to_ground_i,
        ------------------ Transmit Ports - TX Data Path interface -----------------
        gt19_txdata_in                  =>      gt19_txdata_i,
        ---------------- Transmit Ports - TX Driver and OOB signaling --------------
        gt19_gthtxn_out                 =>      TXN_OUT(19),
        gt19_gthtxp_out                 =>      TXP_OUT(19),
        ----------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        gt19_txoutclkfabric_out         =>      gt19_txoutclkfabric_i,
        gt19_txoutclkpcs_out            =>      gt19_txoutclkpcs_i,
        ------------- Transmit Ports - TX Initialization and Reset Ports -----------
        gt19_txresetdone_out            =>      gt19_txresetdone_i,
        ----------------- Transmit Ports - TX Polarity Control Ports ---------------
        gt19_txpolarity_in              =>      gt19_txpolarity_i,
        ----------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        gt19_txcharisk_in               =>      gt19_txcharisk_i,



    --____________________________COMMON PORTS________________________________
     GT0_QPLLOUTCLK_OUT  => open,
     GT0_QPLLOUTREFCLK_OUT => open,
    --____________________________COMMON PORTS________________________________
     GT1_QPLLOUTCLK_OUT  => open,
     GT1_QPLLOUTREFCLK_OUT => open,
    --____________________________COMMON PORTS________________________________
     GT2_QPLLOUTCLK_OUT  => open,
     GT2_QPLLOUTREFCLK_OUT => open,
    --____________________________COMMON PORTS________________________________
     GT3_QPLLOUTCLK_OUT  => open,
     GT3_QPLLOUTREFCLK_OUT => open,
    --____________________________COMMON PORTS________________________________
     GT4_QPLLOUTCLK_OUT  => open,
     GT4_QPLLOUTREFCLK_OUT => open,

         DRP_CLK_O => drpclk_in_i,
                 sysclk_in_p                     =>      DRP_CLK_IN_P,
                 sysclk_in_n                     =>      DRP_CLK_IN_N
    );


    -------------------------- User Module Resets -----------------------------
    -- All the User Modules i.e. FRAME_GEN, FRAME_CHECK and the sync modules
    -- are held in reset till the RESETDONE goes high. 
    -- The RESETDONE is registered a couple of times on USRCLK2 and connected 
    -- to the reset of the modules
    
process(gt0_rxusrclk2_i,gt0_rxresetdone_i)
    begin
        if(gt0_rxresetdone_i = '0') then
            gt0_rxresetdone_r  <= '0'   after DLY;
            gt0_rxresetdone_r2 <= '0'   after DLY;
            gt0_rxresetdone_r3 <= '0'   after DLY;
        elsif(gt0_rxusrclk2_i'event and gt0_rxusrclk2_i = '1') then
            gt0_rxresetdone_r  <= gt0_rxresetdone_i   after DLY;
            gt0_rxresetdone_r2 <= gt0_rxresetdone_r   after DLY;
            gt0_rxresetdone_r3  <= gt0_rxresetdone_r2   after DLY;
        end if;
    end process;


    process(gt0_txusrclk2_i,gt0_txfsmresetdone_i)
    begin
        if(gt0_txfsmresetdone_i = '0') then
            gt0_txfsmresetdone_r  <= '0'   after DLY;
            gt0_txfsmresetdone_r2 <= '0'   after DLY;
        elsif(gt0_txusrclk2_i'event and gt0_txusrclk2_i = '1') then
            gt0_txfsmresetdone_r  <= gt0_txfsmresetdone_i   after DLY;
            gt0_txfsmresetdone_r2 <= gt0_txfsmresetdone_r   after DLY;
        end if;
    end process;
process(gt1_rxusrclk2_i,gt1_rxresetdone_i)
    begin
        if(gt1_rxresetdone_i = '0') then
            gt1_rxresetdone_r  <= '0'   after DLY;
            gt1_rxresetdone_r2 <= '0'   after DLY;
            gt1_rxresetdone_r3 <= '0'   after DLY;
        elsif(gt1_rxusrclk2_i'event and gt1_rxusrclk2_i = '1') then
            gt1_rxresetdone_r  <= gt1_rxresetdone_i   after DLY;
            gt1_rxresetdone_r2 <= gt1_rxresetdone_r   after DLY;
            gt1_rxresetdone_r3  <= gt1_rxresetdone_r2   after DLY;
        end if;
    end process;


    process(gt1_txusrclk2_i,gt1_txfsmresetdone_i)
    begin
        if(gt1_txfsmresetdone_i = '0') then
            gt1_txfsmresetdone_r  <= '0'   after DLY;
            gt1_txfsmresetdone_r2 <= '0'   after DLY;
        elsif(gt1_txusrclk2_i'event and gt1_txusrclk2_i = '1') then
            gt1_txfsmresetdone_r  <= gt1_txfsmresetdone_i   after DLY;
            gt1_txfsmresetdone_r2 <= gt1_txfsmresetdone_r   after DLY;
        end if;
    end process;
process(gt2_rxusrclk2_i,gt2_rxresetdone_i)
    begin
        if(gt2_rxresetdone_i = '0') then
            gt2_rxresetdone_r  <= '0'   after DLY;
            gt2_rxresetdone_r2 <= '0'   after DLY;
            gt2_rxresetdone_r3 <= '0'   after DLY;
        elsif(gt2_rxusrclk2_i'event and gt2_rxusrclk2_i = '1') then
            gt2_rxresetdone_r  <= gt2_rxresetdone_i   after DLY;
            gt2_rxresetdone_r2 <= gt2_rxresetdone_r   after DLY;
            gt2_rxresetdone_r3  <= gt2_rxresetdone_r2   after DLY;
        end if;
    end process;


    process(gt2_txusrclk2_i,gt2_txfsmresetdone_i)
    begin
        if(gt2_txfsmresetdone_i = '0') then
            gt2_txfsmresetdone_r  <= '0'   after DLY;
            gt2_txfsmresetdone_r2 <= '0'   after DLY;
        elsif(gt2_txusrclk2_i'event and gt2_txusrclk2_i = '1') then
            gt2_txfsmresetdone_r  <= gt2_txfsmresetdone_i   after DLY;
            gt2_txfsmresetdone_r2 <= gt2_txfsmresetdone_r   after DLY;
        end if;
    end process;
process(gt3_rxusrclk2_i,gt3_rxresetdone_i)
    begin
        if(gt3_rxresetdone_i = '0') then
            gt3_rxresetdone_r  <= '0'   after DLY;
            gt3_rxresetdone_r2 <= '0'   after DLY;
            gt3_rxresetdone_r3 <= '0'   after DLY;
        elsif(gt3_rxusrclk2_i'event and gt3_rxusrclk2_i = '1') then
            gt3_rxresetdone_r  <= gt3_rxresetdone_i   after DLY;
            gt3_rxresetdone_r2 <= gt3_rxresetdone_r   after DLY;
            gt3_rxresetdone_r3  <= gt3_rxresetdone_r2   after DLY;
        end if;
    end process;


    process(gt3_txusrclk2_i,gt3_txfsmresetdone_i)
    begin
        if(gt3_txfsmresetdone_i = '0') then
            gt3_txfsmresetdone_r  <= '0'   after DLY;
            gt3_txfsmresetdone_r2 <= '0'   after DLY;
        elsif(gt3_txusrclk2_i'event and gt3_txusrclk2_i = '1') then
            gt3_txfsmresetdone_r  <= gt3_txfsmresetdone_i   after DLY;
            gt3_txfsmresetdone_r2 <= gt3_txfsmresetdone_r   after DLY;
        end if;
    end process;
process(gt4_rxusrclk2_i,gt4_rxresetdone_i)
    begin
        if(gt4_rxresetdone_i = '0') then
            gt4_rxresetdone_r  <= '0'   after DLY;
            gt4_rxresetdone_r2 <= '0'   after DLY;
            gt4_rxresetdone_r3 <= '0'   after DLY;
        elsif(gt4_rxusrclk2_i'event and gt4_rxusrclk2_i = '1') then
            gt4_rxresetdone_r  <= gt4_rxresetdone_i   after DLY;
            gt4_rxresetdone_r2 <= gt4_rxresetdone_r   after DLY;
            gt4_rxresetdone_r3  <= gt4_rxresetdone_r2   after DLY;
        end if;
    end process;


    process(gt4_txusrclk2_i,gt4_txfsmresetdone_i)
    begin
        if(gt4_txfsmresetdone_i = '0') then
            gt4_txfsmresetdone_r  <= '0'   after DLY;
            gt4_txfsmresetdone_r2 <= '0'   after DLY;
        elsif(gt4_txusrclk2_i'event and gt4_txusrclk2_i = '1') then
            gt4_txfsmresetdone_r  <= gt4_txfsmresetdone_i   after DLY;
            gt4_txfsmresetdone_r2 <= gt4_txfsmresetdone_r   after DLY;
        end if;
    end process;
process(gt5_rxusrclk2_i,gt5_rxresetdone_i)
    begin
        if(gt5_rxresetdone_i = '0') then
            gt5_rxresetdone_r  <= '0'   after DLY;
            gt5_rxresetdone_r2 <= '0'   after DLY;
            gt5_rxresetdone_r3 <= '0'   after DLY;
        elsif(gt5_rxusrclk2_i'event and gt5_rxusrclk2_i = '1') then
            gt5_rxresetdone_r  <= gt5_rxresetdone_i   after DLY;
            gt5_rxresetdone_r2 <= gt5_rxresetdone_r   after DLY;
            gt5_rxresetdone_r3  <= gt5_rxresetdone_r2   after DLY;
        end if;
    end process;


    process(gt5_txusrclk2_i,gt5_txfsmresetdone_i)
    begin
        if(gt5_txfsmresetdone_i = '0') then
            gt5_txfsmresetdone_r  <= '0'   after DLY;
            gt5_txfsmresetdone_r2 <= '0'   after DLY;
        elsif(gt5_txusrclk2_i'event and gt5_txusrclk2_i = '1') then
            gt5_txfsmresetdone_r  <= gt5_txfsmresetdone_i   after DLY;
            gt5_txfsmresetdone_r2 <= gt5_txfsmresetdone_r   after DLY;
        end if;
    end process;
process(gt6_rxusrclk2_i,gt6_rxresetdone_i)
    begin
        if(gt6_rxresetdone_i = '0') then
            gt6_rxresetdone_r  <= '0'   after DLY;
            gt6_rxresetdone_r2 <= '0'   after DLY;
            gt6_rxresetdone_r3 <= '0'   after DLY;
        elsif(gt6_rxusrclk2_i'event and gt6_rxusrclk2_i = '1') then
            gt6_rxresetdone_r  <= gt6_rxresetdone_i   after DLY;
            gt6_rxresetdone_r2 <= gt6_rxresetdone_r   after DLY;
            gt6_rxresetdone_r3  <= gt6_rxresetdone_r2   after DLY;
        end if;
    end process;


    process(gt6_txusrclk2_i,gt6_txfsmresetdone_i)
    begin
        if(gt6_txfsmresetdone_i = '0') then
            gt6_txfsmresetdone_r  <= '0'   after DLY;
            gt6_txfsmresetdone_r2 <= '0'   after DLY;
        elsif(gt6_txusrclk2_i'event and gt6_txusrclk2_i = '1') then
            gt6_txfsmresetdone_r  <= gt6_txfsmresetdone_i   after DLY;
            gt6_txfsmresetdone_r2 <= gt6_txfsmresetdone_r   after DLY;
        end if;
    end process;
process(gt7_rxusrclk2_i,gt7_rxresetdone_i)
    begin
        if(gt7_rxresetdone_i = '0') then
            gt7_rxresetdone_r  <= '0'   after DLY;
            gt7_rxresetdone_r2 <= '0'   after DLY;
            gt7_rxresetdone_r3 <= '0'   after DLY;
        elsif(gt7_rxusrclk2_i'event and gt7_rxusrclk2_i = '1') then
            gt7_rxresetdone_r  <= gt7_rxresetdone_i   after DLY;
            gt7_rxresetdone_r2 <= gt7_rxresetdone_r   after DLY;
            gt7_rxresetdone_r3  <= gt7_rxresetdone_r2   after DLY;
        end if;
    end process;


    process(gt7_txusrclk2_i,gt7_txfsmresetdone_i)
    begin
        if(gt7_txfsmresetdone_i = '0') then
            gt7_txfsmresetdone_r  <= '0'   after DLY;
            gt7_txfsmresetdone_r2 <= '0'   after DLY;
        elsif(gt7_txusrclk2_i'event and gt7_txusrclk2_i = '1') then
            gt7_txfsmresetdone_r  <= gt7_txfsmresetdone_i   after DLY;
            gt7_txfsmresetdone_r2 <= gt7_txfsmresetdone_r   after DLY;
        end if;
    end process;
process(gt8_rxusrclk2_i,gt8_rxresetdone_i)
    begin
        if(gt8_rxresetdone_i = '0') then
            gt8_rxresetdone_r  <= '0'   after DLY;
            gt8_rxresetdone_r2 <= '0'   after DLY;
            gt8_rxresetdone_r3 <= '0'   after DLY;
        elsif(gt8_rxusrclk2_i'event and gt8_rxusrclk2_i = '1') then
            gt8_rxresetdone_r  <= gt8_rxresetdone_i   after DLY;
            gt8_rxresetdone_r2 <= gt8_rxresetdone_r   after DLY;
            gt8_rxresetdone_r3  <= gt8_rxresetdone_r2   after DLY;
        end if;
    end process;


    process(gt8_txusrclk2_i,gt8_txfsmresetdone_i)
    begin
        if(gt8_txfsmresetdone_i = '0') then
            gt8_txfsmresetdone_r  <= '0'   after DLY;
            gt8_txfsmresetdone_r2 <= '0'   after DLY;
        elsif(gt8_txusrclk2_i'event and gt8_txusrclk2_i = '1') then
            gt8_txfsmresetdone_r  <= gt8_txfsmresetdone_i   after DLY;
            gt8_txfsmresetdone_r2 <= gt8_txfsmresetdone_r   after DLY;
        end if;
    end process;
process(gt9_rxusrclk2_i,gt9_rxresetdone_i)
    begin
        if(gt9_rxresetdone_i = '0') then
            gt9_rxresetdone_r  <= '0'   after DLY;
            gt9_rxresetdone_r2 <= '0'   after DLY;
            gt9_rxresetdone_r3 <= '0'   after DLY;
        elsif(gt9_rxusrclk2_i'event and gt9_rxusrclk2_i = '1') then
            gt9_rxresetdone_r  <= gt9_rxresetdone_i   after DLY;
            gt9_rxresetdone_r2 <= gt9_rxresetdone_r   after DLY;
            gt9_rxresetdone_r3  <= gt9_rxresetdone_r2   after DLY;
        end if;
    end process;


    process(gt9_txusrclk2_i,gt9_txfsmresetdone_i)
    begin
        if(gt9_txfsmresetdone_i = '0') then
            gt9_txfsmresetdone_r  <= '0'   after DLY;
            gt9_txfsmresetdone_r2 <= '0'   after DLY;
        elsif(gt9_txusrclk2_i'event and gt9_txusrclk2_i = '1') then
            gt9_txfsmresetdone_r  <= gt9_txfsmresetdone_i   after DLY;
            gt9_txfsmresetdone_r2 <= gt9_txfsmresetdone_r   after DLY;
        end if;
    end process;
process(gt10_rxusrclk2_i,gt10_rxresetdone_i)
    begin
        if(gt10_rxresetdone_i = '0') then
            gt10_rxresetdone_r  <= '0'   after DLY;
            gt10_rxresetdone_r2 <= '0'   after DLY;
            gt10_rxresetdone_r3 <= '0'   after DLY;
        elsif(gt10_rxusrclk2_i'event and gt10_rxusrclk2_i = '1') then
            gt10_rxresetdone_r  <= gt10_rxresetdone_i   after DLY;
            gt10_rxresetdone_r2 <= gt10_rxresetdone_r   after DLY;
            gt10_rxresetdone_r3  <= gt10_rxresetdone_r2   after DLY;
        end if;
    end process;


    process(gt10_txusrclk2_i,gt10_txfsmresetdone_i)
    begin
        if(gt10_txfsmresetdone_i = '0') then
            gt10_txfsmresetdone_r  <= '0'   after DLY;
            gt10_txfsmresetdone_r2 <= '0'   after DLY;
        elsif(gt10_txusrclk2_i'event and gt10_txusrclk2_i = '1') then
            gt10_txfsmresetdone_r  <= gt10_txfsmresetdone_i   after DLY;
            gt10_txfsmresetdone_r2 <= gt10_txfsmresetdone_r   after DLY;
        end if;
    end process;
process(gt11_rxusrclk2_i,gt11_rxresetdone_i)
    begin
        if(gt11_rxresetdone_i = '0') then
            gt11_rxresetdone_r  <= '0'   after DLY;
            gt11_rxresetdone_r2 <= '0'   after DLY;
            gt11_rxresetdone_r3 <= '0'   after DLY;
        elsif(gt11_rxusrclk2_i'event and gt11_rxusrclk2_i = '1') then
            gt11_rxresetdone_r  <= gt11_rxresetdone_i   after DLY;
            gt11_rxresetdone_r2 <= gt11_rxresetdone_r   after DLY;
            gt11_rxresetdone_r3  <= gt11_rxresetdone_r2   after DLY;
        end if;
    end process;


    process(gt11_txusrclk2_i,gt11_txfsmresetdone_i)
    begin
        if(gt11_txfsmresetdone_i = '0') then
            gt11_txfsmresetdone_r  <= '0'   after DLY;
            gt11_txfsmresetdone_r2 <= '0'   after DLY;
        elsif(gt11_txusrclk2_i'event and gt11_txusrclk2_i = '1') then
            gt11_txfsmresetdone_r  <= gt11_txfsmresetdone_i   after DLY;
            gt11_txfsmresetdone_r2 <= gt11_txfsmresetdone_r   after DLY;
        end if;
    end process;
process(gt12_rxusrclk2_i,gt12_rxresetdone_i)
    begin
        if(gt12_rxresetdone_i = '0') then
            gt12_rxresetdone_r  <= '0'   after DLY;
            gt12_rxresetdone_r2 <= '0'   after DLY;
            gt12_rxresetdone_r3 <= '0'   after DLY;
        elsif(gt12_rxusrclk2_i'event and gt12_rxusrclk2_i = '1') then
            gt12_rxresetdone_r  <= gt12_rxresetdone_i   after DLY;
            gt12_rxresetdone_r2 <= gt12_rxresetdone_r   after DLY;
            gt12_rxresetdone_r3  <= gt12_rxresetdone_r2   after DLY;
        end if;
    end process;


    process(gt12_txusrclk2_i,gt12_txfsmresetdone_i)
    begin
        if(gt12_txfsmresetdone_i = '0') then
            gt12_txfsmresetdone_r  <= '0'   after DLY;
            gt12_txfsmresetdone_r2 <= '0'   after DLY;
        elsif(gt12_txusrclk2_i'event and gt12_txusrclk2_i = '1') then
            gt12_txfsmresetdone_r  <= gt12_txfsmresetdone_i   after DLY;
            gt12_txfsmresetdone_r2 <= gt12_txfsmresetdone_r   after DLY;
        end if;
    end process;
process(gt13_rxusrclk2_i,gt13_rxresetdone_i)
    begin
        if(gt13_rxresetdone_i = '0') then
            gt13_rxresetdone_r  <= '0'   after DLY;
            gt13_rxresetdone_r2 <= '0'   after DLY;
            gt13_rxresetdone_r3 <= '0'   after DLY;
        elsif(gt13_rxusrclk2_i'event and gt13_rxusrclk2_i = '1') then
            gt13_rxresetdone_r  <= gt13_rxresetdone_i   after DLY;
            gt13_rxresetdone_r2 <= gt13_rxresetdone_r   after DLY;
            gt13_rxresetdone_r3  <= gt13_rxresetdone_r2   after DLY;
        end if;
    end process;


    process(gt13_txusrclk2_i,gt13_txfsmresetdone_i)
    begin
        if(gt13_txfsmresetdone_i = '0') then
            gt13_txfsmresetdone_r  <= '0'   after DLY;
            gt13_txfsmresetdone_r2 <= '0'   after DLY;
        elsif(gt13_txusrclk2_i'event and gt13_txusrclk2_i = '1') then
            gt13_txfsmresetdone_r  <= gt13_txfsmresetdone_i   after DLY;
            gt13_txfsmresetdone_r2 <= gt13_txfsmresetdone_r   after DLY;
        end if;
    end process;
process(gt14_rxusrclk2_i,gt14_rxresetdone_i)
    begin
        if(gt14_rxresetdone_i = '0') then
            gt14_rxresetdone_r  <= '0'   after DLY;
            gt14_rxresetdone_r2 <= '0'   after DLY;
            gt14_rxresetdone_r3 <= '0'   after DLY;
        elsif(gt14_rxusrclk2_i'event and gt14_rxusrclk2_i = '1') then
            gt14_rxresetdone_r  <= gt14_rxresetdone_i   after DLY;
            gt14_rxresetdone_r2 <= gt14_rxresetdone_r   after DLY;
            gt14_rxresetdone_r3  <= gt14_rxresetdone_r2   after DLY;
        end if;
    end process;


    process(gt14_txusrclk2_i,gt14_txfsmresetdone_i)
    begin
        if(gt14_txfsmresetdone_i = '0') then
            gt14_txfsmresetdone_r  <= '0'   after DLY;
            gt14_txfsmresetdone_r2 <= '0'   after DLY;
        elsif(gt14_txusrclk2_i'event and gt14_txusrclk2_i = '1') then
            gt14_txfsmresetdone_r  <= gt14_txfsmresetdone_i   after DLY;
            gt14_txfsmresetdone_r2 <= gt14_txfsmresetdone_r   after DLY;
        end if;
    end process;
process(gt15_rxusrclk2_i,gt15_rxresetdone_i)
    begin
        if(gt15_rxresetdone_i = '0') then
            gt15_rxresetdone_r  <= '0'   after DLY;
            gt15_rxresetdone_r2 <= '0'   after DLY;
            gt15_rxresetdone_r3 <= '0'   after DLY;
        elsif(gt15_rxusrclk2_i'event and gt15_rxusrclk2_i = '1') then
            gt15_rxresetdone_r  <= gt15_rxresetdone_i   after DLY;
            gt15_rxresetdone_r2 <= gt15_rxresetdone_r   after DLY;
            gt15_rxresetdone_r3  <= gt15_rxresetdone_r2   after DLY;
        end if;
    end process;


    process(gt15_txusrclk2_i,gt15_txfsmresetdone_i)
    begin
        if(gt15_txfsmresetdone_i = '0') then
            gt15_txfsmresetdone_r  <= '0'   after DLY;
            gt15_txfsmresetdone_r2 <= '0'   after DLY;
        elsif(gt15_txusrclk2_i'event and gt15_txusrclk2_i = '1') then
            gt15_txfsmresetdone_r  <= gt15_txfsmresetdone_i   after DLY;
            gt15_txfsmresetdone_r2 <= gt15_txfsmresetdone_r   after DLY;
        end if;
    end process;
process(gt16_rxusrclk2_i,gt16_rxresetdone_i)
    begin
        if(gt16_rxresetdone_i = '0') then
            gt16_rxresetdone_r  <= '0'   after DLY;
            gt16_rxresetdone_r2 <= '0'   after DLY;
            gt16_rxresetdone_r3 <= '0'   after DLY;
        elsif(gt16_rxusrclk2_i'event and gt16_rxusrclk2_i = '1') then
            gt16_rxresetdone_r  <= gt16_rxresetdone_i   after DLY;
            gt16_rxresetdone_r2 <= gt16_rxresetdone_r   after DLY;
            gt16_rxresetdone_r3  <= gt16_rxresetdone_r2   after DLY;
        end if;
    end process;


    process(gt16_txusrclk2_i,gt16_txfsmresetdone_i)
    begin
        if(gt16_txfsmresetdone_i = '0') then
            gt16_txfsmresetdone_r  <= '0'   after DLY;
            gt16_txfsmresetdone_r2 <= '0'   after DLY;
        elsif(gt16_txusrclk2_i'event and gt16_txusrclk2_i = '1') then
            gt16_txfsmresetdone_r  <= gt16_txfsmresetdone_i   after DLY;
            gt16_txfsmresetdone_r2 <= gt16_txfsmresetdone_r   after DLY;
        end if;
    end process;
process(gt17_rxusrclk2_i,gt17_rxresetdone_i)
    begin
        if(gt17_rxresetdone_i = '0') then
            gt17_rxresetdone_r  <= '0'   after DLY;
            gt17_rxresetdone_r2 <= '0'   after DLY;
            gt17_rxresetdone_r3 <= '0'   after DLY;
        elsif(gt17_rxusrclk2_i'event and gt17_rxusrclk2_i = '1') then
            gt17_rxresetdone_r  <= gt17_rxresetdone_i   after DLY;
            gt17_rxresetdone_r2 <= gt17_rxresetdone_r   after DLY;
            gt17_rxresetdone_r3  <= gt17_rxresetdone_r2   after DLY;
        end if;
    end process;


    process(gt17_txusrclk2_i,gt17_txfsmresetdone_i)
    begin
        if(gt17_txfsmresetdone_i = '0') then
            gt17_txfsmresetdone_r  <= '0'   after DLY;
            gt17_txfsmresetdone_r2 <= '0'   after DLY;
        elsif(gt17_txusrclk2_i'event and gt17_txusrclk2_i = '1') then
            gt17_txfsmresetdone_r  <= gt17_txfsmresetdone_i   after DLY;
            gt17_txfsmresetdone_r2 <= gt17_txfsmresetdone_r   after DLY;
        end if;
    end process;
process(gt18_rxusrclk2_i,gt18_rxresetdone_i)
    begin
        if(gt18_rxresetdone_i = '0') then
            gt18_rxresetdone_r  <= '0'   after DLY;
            gt18_rxresetdone_r2 <= '0'   after DLY;
            gt18_rxresetdone_r3 <= '0'   after DLY;
        elsif(gt18_rxusrclk2_i'event and gt18_rxusrclk2_i = '1') then
            gt18_rxresetdone_r  <= gt18_rxresetdone_i   after DLY;
            gt18_rxresetdone_r2 <= gt18_rxresetdone_r   after DLY;
            gt18_rxresetdone_r3  <= gt18_rxresetdone_r2   after DLY;
        end if;
    end process;


    process(gt18_txusrclk2_i,gt18_txfsmresetdone_i)
    begin
        if(gt18_txfsmresetdone_i = '0') then
            gt18_txfsmresetdone_r  <= '0'   after DLY;
            gt18_txfsmresetdone_r2 <= '0'   after DLY;
        elsif(gt18_txusrclk2_i'event and gt18_txusrclk2_i = '1') then
            gt18_txfsmresetdone_r  <= gt18_txfsmresetdone_i   after DLY;
            gt18_txfsmresetdone_r2 <= gt18_txfsmresetdone_r   after DLY;
        end if;
    end process;
process(gt19_rxusrclk2_i,gt19_rxresetdone_i)
    begin
        if(gt19_rxresetdone_i = '0') then
            gt19_rxresetdone_r  <= '0'   after DLY;
            gt19_rxresetdone_r2 <= '0'   after DLY;
            gt19_rxresetdone_r3 <= '0'   after DLY;
        elsif(gt19_rxusrclk2_i'event and gt19_rxusrclk2_i = '1') then
            gt19_rxresetdone_r  <= gt19_rxresetdone_i   after DLY;
            gt19_rxresetdone_r2 <= gt19_rxresetdone_r   after DLY;
            gt19_rxresetdone_r3  <= gt19_rxresetdone_r2   after DLY;
        end if;
    end process;


    process(gt19_txusrclk2_i,gt19_txfsmresetdone_i)
    begin
        if(gt19_txfsmresetdone_i = '0') then
            gt19_txfsmresetdone_r  <= '0'   after DLY;
            gt19_txfsmresetdone_r2 <= '0'   after DLY;
        elsif(gt19_txusrclk2_i'event and gt19_txusrclk2_i = '1') then
            gt19_txfsmresetdone_r  <= gt19_txfsmresetdone_i   after DLY;
            gt19_txfsmresetdone_r2 <= gt19_txfsmresetdone_r   after DLY;
        end if;
    end process;

    ------------------------------ Frame Generators ---------------------------
    -- The example design uses Block RAM based frame generators to provide test
    -- data to the GTs for transmission. By default the frame generators are 
    -- loaded with an incrementing data sequence that includes commas/alignment
    -- characters for alignment. If your protocol uses channel bonding, the 
    -- frame generator will also be preloaded with a channel bonding sequence.
    
    -- You can modify the data transmitted by changing the INIT values of the frame
    -- generator in this file. Pay careful attention to bit order and the spacing
    -- of your control and alignment characters.

    gt0_frame_gen : gt625_fab20_GT_FRAME_GEN
    generic map
    (
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM
    )
    port map
    (
        -- User Interface
        TX_DATA_OUT(79 downto 48)       =>      gt0_txdata_float_i,
        TX_DATA_OUT(15 downto 0)        =>      gt0_txdata_float16_i,
        TX_DATA_OUT(47 downto 16)       =>      gt0_txdata_i,
 
        TXCTRL_OUT(7 downto 4)          =>      gt0_txcharisk_float_i,
        TXCTRL_OUT(3 downto 0)          =>      gt0_txcharisk_i,
        -- System Interface
        USER_CLK                        =>      gt0_txusrclk2_i,
        SYSTEM_RESET                    =>      gt0_tx_system_reset_c
    );
    
    gt1_frame_gen : gt625_fab20_GT_FRAME_GEN
    generic map
    (
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM
    )
    port map
    (
        -- User Interface
        TX_DATA_OUT(79 downto 48)       =>      gt1_txdata_float_i,
        TX_DATA_OUT(15 downto 0)        =>      gt1_txdata_float16_i,
        TX_DATA_OUT(47 downto 16)       =>      gt1_txdata_i,
 
        TXCTRL_OUT(7 downto 4)          =>      gt1_txcharisk_float_i,
        TXCTRL_OUT(3 downto 0)          =>      gt1_txcharisk_i,
        -- System Interface
        USER_CLK                        =>      gt1_txusrclk2_i,
        SYSTEM_RESET                    =>      gt1_tx_system_reset_c
    );
    
    gt2_frame_gen : gt625_fab20_GT_FRAME_GEN
    generic map
    (
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM
    )
    port map
    (
        -- User Interface
        TX_DATA_OUT(79 downto 48)       =>      gt2_txdata_float_i,
        TX_DATA_OUT(15 downto 0)        =>      gt2_txdata_float16_i,
        TX_DATA_OUT(47 downto 16)       =>      gt2_txdata_i,
 
        TXCTRL_OUT(7 downto 4)          =>      gt2_txcharisk_float_i,
        TXCTRL_OUT(3 downto 0)          =>      gt2_txcharisk_i,
        -- System Interface
        USER_CLK                        =>      gt2_txusrclk2_i,
        SYSTEM_RESET                    =>      gt2_tx_system_reset_c
    );
    
    gt3_frame_gen : gt625_fab20_GT_FRAME_GEN
    generic map
    (
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM
    )
    port map
    (
        -- User Interface
        TX_DATA_OUT(79 downto 48)       =>      gt3_txdata_float_i,
        TX_DATA_OUT(15 downto 0)        =>      gt3_txdata_float16_i,
        TX_DATA_OUT(47 downto 16)       =>      gt3_txdata_i,
 
        TXCTRL_OUT(7 downto 4)          =>      gt3_txcharisk_float_i,
        TXCTRL_OUT(3 downto 0)          =>      gt3_txcharisk_i,
        -- System Interface
        USER_CLK                        =>      gt3_txusrclk2_i,
        SYSTEM_RESET                    =>      gt3_tx_system_reset_c
    );
    
    gt4_frame_gen : gt625_fab20_GT_FRAME_GEN
    generic map
    (
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM
    )
    port map
    (
        -- User Interface
        TX_DATA_OUT(79 downto 48)       =>      gt4_txdata_float_i,
        TX_DATA_OUT(15 downto 0)        =>      gt4_txdata_float16_i,
        TX_DATA_OUT(47 downto 16)       =>      gt4_txdata_i,
 
        TXCTRL_OUT(7 downto 4)          =>      gt4_txcharisk_float_i,
        TXCTRL_OUT(3 downto 0)          =>      gt4_txcharisk_i,
        -- System Interface
        USER_CLK                        =>      gt4_txusrclk2_i,
        SYSTEM_RESET                    =>      gt4_tx_system_reset_c
    );
    
    gt5_frame_gen : gt625_fab20_GT_FRAME_GEN
    generic map
    (
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM
    )
    port map
    (
        -- User Interface
        TX_DATA_OUT(79 downto 48)       =>      gt5_txdata_float_i,
        TX_DATA_OUT(15 downto 0)        =>      gt5_txdata_float16_i,
        TX_DATA_OUT(47 downto 16)       =>      gt5_txdata_i,
 
        TXCTRL_OUT(7 downto 4)          =>      gt5_txcharisk_float_i,
        TXCTRL_OUT(3 downto 0)          =>      gt5_txcharisk_i,
        -- System Interface
        USER_CLK                        =>      gt5_txusrclk2_i,
        SYSTEM_RESET                    =>      gt5_tx_system_reset_c
    );
    
    gt6_frame_gen : gt625_fab20_GT_FRAME_GEN
    generic map
    (
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM
    )
    port map
    (
        -- User Interface
        TX_DATA_OUT(79 downto 48)       =>      gt6_txdata_float_i,
        TX_DATA_OUT(15 downto 0)        =>      gt6_txdata_float16_i,
        TX_DATA_OUT(47 downto 16)       =>      gt6_txdata_i,
 
        TXCTRL_OUT(7 downto 4)          =>      gt6_txcharisk_float_i,
        TXCTRL_OUT(3 downto 0)          =>      gt6_txcharisk_i,
        -- System Interface
        USER_CLK                        =>      gt6_txusrclk2_i,
        SYSTEM_RESET                    =>      gt6_tx_system_reset_c
    );
    
    gt7_frame_gen : gt625_fab20_GT_FRAME_GEN
    generic map
    (
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM
    )
    port map
    (
        -- User Interface
        TX_DATA_OUT(79 downto 48)       =>      gt7_txdata_float_i,
        TX_DATA_OUT(15 downto 0)        =>      gt7_txdata_float16_i,
        TX_DATA_OUT(47 downto 16)       =>      gt7_txdata_i,
 
        TXCTRL_OUT(7 downto 4)          =>      gt7_txcharisk_float_i,
        TXCTRL_OUT(3 downto 0)          =>      gt7_txcharisk_i,
        -- System Interface
        USER_CLK                        =>      gt7_txusrclk2_i,
        SYSTEM_RESET                    =>      gt7_tx_system_reset_c
    );
    
    gt8_frame_gen : gt625_fab20_GT_FRAME_GEN
    generic map
    (
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM
    )
    port map
    (
        -- User Interface
        TX_DATA_OUT(79 downto 48)       =>      gt8_txdata_float_i,
        TX_DATA_OUT(15 downto 0)        =>      gt8_txdata_float16_i,
        TX_DATA_OUT(47 downto 16)       =>      gt8_txdata_i,
 
        TXCTRL_OUT(7 downto 4)          =>      gt8_txcharisk_float_i,
        TXCTRL_OUT(3 downto 0)          =>      gt8_txcharisk_i,
        -- System Interface
        USER_CLK                        =>      gt8_txusrclk2_i,
        SYSTEM_RESET                    =>      gt8_tx_system_reset_c
    );
    
    gt9_frame_gen : gt625_fab20_GT_FRAME_GEN
    generic map
    (
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM
    )
    port map
    (
        -- User Interface
        TX_DATA_OUT(79 downto 48)       =>      gt9_txdata_float_i,
        TX_DATA_OUT(15 downto 0)        =>      gt9_txdata_float16_i,
        TX_DATA_OUT(47 downto 16)       =>      gt9_txdata_i,
 
        TXCTRL_OUT(7 downto 4)          =>      gt9_txcharisk_float_i,
        TXCTRL_OUT(3 downto 0)          =>      gt9_txcharisk_i,
        -- System Interface
        USER_CLK                        =>      gt9_txusrclk2_i,
        SYSTEM_RESET                    =>      gt9_tx_system_reset_c
    );
    
    gt10_frame_gen : gt625_fab20_GT_FRAME_GEN
    generic map
    (
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM
    )
    port map
    (
        -- User Interface
        TX_DATA_OUT(79 downto 48)       =>      gt10_txdata_float_i,
        TX_DATA_OUT(15 downto 0)        =>      gt10_txdata_float16_i,
        TX_DATA_OUT(47 downto 16)       =>      gt10_txdata_i,
 
        TXCTRL_OUT(7 downto 4)          =>      gt10_txcharisk_float_i,
        TXCTRL_OUT(3 downto 0)          =>      gt10_txcharisk_i,
        -- System Interface
        USER_CLK                        =>      gt10_txusrclk2_i,
        SYSTEM_RESET                    =>      gt10_tx_system_reset_c
    );
    
    gt11_frame_gen : gt625_fab20_GT_FRAME_GEN
    generic map
    (
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM
    )
    port map
    (
        -- User Interface
        TX_DATA_OUT(79 downto 48)       =>      gt11_txdata_float_i,
        TX_DATA_OUT(15 downto 0)        =>      gt11_txdata_float16_i,
        TX_DATA_OUT(47 downto 16)       =>      gt11_txdata_i,
 
        TXCTRL_OUT(7 downto 4)          =>      gt11_txcharisk_float_i,
        TXCTRL_OUT(3 downto 0)          =>      gt11_txcharisk_i,
        -- System Interface
        USER_CLK                        =>      gt11_txusrclk2_i,
        SYSTEM_RESET                    =>      gt11_tx_system_reset_c
    );
    
    gt12_frame_gen : gt625_fab20_GT_FRAME_GEN
    generic map
    (
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM
    )
    port map
    (
        -- User Interface
        TX_DATA_OUT(79 downto 48)       =>      gt12_txdata_float_i,
        TX_DATA_OUT(15 downto 0)        =>      gt12_txdata_float16_i,
        TX_DATA_OUT(47 downto 16)       =>      gt12_txdata_i,
 
        TXCTRL_OUT(7 downto 4)          =>      gt12_txcharisk_float_i,
        TXCTRL_OUT(3 downto 0)          =>      gt12_txcharisk_i,
        -- System Interface
        USER_CLK                        =>      gt12_txusrclk2_i,
        SYSTEM_RESET                    =>      gt12_tx_system_reset_c
    );
    
    gt13_frame_gen : gt625_fab20_GT_FRAME_GEN
    generic map
    (
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM
    )
    port map
    (
        -- User Interface
        TX_DATA_OUT(79 downto 48)       =>      gt13_txdata_float_i,
        TX_DATA_OUT(15 downto 0)        =>      gt13_txdata_float16_i,
        TX_DATA_OUT(47 downto 16)       =>      gt13_txdata_i,
 
        TXCTRL_OUT(7 downto 4)          =>      gt13_txcharisk_float_i,
        TXCTRL_OUT(3 downto 0)          =>      gt13_txcharisk_i,
        -- System Interface
        USER_CLK                        =>      gt13_txusrclk2_i,
        SYSTEM_RESET                    =>      gt13_tx_system_reset_c
    );
    
    gt14_frame_gen : gt625_fab20_GT_FRAME_GEN
    generic map
    (
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM
    )
    port map
    (
        -- User Interface
        TX_DATA_OUT(79 downto 48)       =>      gt14_txdata_float_i,
        TX_DATA_OUT(15 downto 0)        =>      gt14_txdata_float16_i,
        TX_DATA_OUT(47 downto 16)       =>      gt14_txdata_i,
 
        TXCTRL_OUT(7 downto 4)          =>      gt14_txcharisk_float_i,
        TXCTRL_OUT(3 downto 0)          =>      gt14_txcharisk_i,
        -- System Interface
        USER_CLK                        =>      gt14_txusrclk2_i,
        SYSTEM_RESET                    =>      gt14_tx_system_reset_c
    );
    
    gt15_frame_gen : gt625_fab20_GT_FRAME_GEN
    generic map
    (
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM
    )
    port map
    (
        -- User Interface
        TX_DATA_OUT(79 downto 48)       =>      gt15_txdata_float_i,
        TX_DATA_OUT(15 downto 0)        =>      gt15_txdata_float16_i,
        TX_DATA_OUT(47 downto 16)       =>      gt15_txdata_i,
 
        TXCTRL_OUT(7 downto 4)          =>      gt15_txcharisk_float_i,
        TXCTRL_OUT(3 downto 0)          =>      gt15_txcharisk_i,
        -- System Interface
        USER_CLK                        =>      gt15_txusrclk2_i,
        SYSTEM_RESET                    =>      gt15_tx_system_reset_c
    );
    
    gt16_frame_gen : gt625_fab20_GT_FRAME_GEN
    generic map
    (
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM
    )
    port map
    (
        -- User Interface
        TX_DATA_OUT(79 downto 48)       =>      gt16_txdata_float_i,
        TX_DATA_OUT(15 downto 0)        =>      gt16_txdata_float16_i,
        TX_DATA_OUT(47 downto 16)       =>      gt16_txdata_i,
 
        TXCTRL_OUT(7 downto 4)          =>      gt16_txcharisk_float_i,
        TXCTRL_OUT(3 downto 0)          =>      gt16_txcharisk_i,
        -- System Interface
        USER_CLK                        =>      gt16_txusrclk2_i,
        SYSTEM_RESET                    =>      gt16_tx_system_reset_c
    );
    
    gt17_frame_gen : gt625_fab20_GT_FRAME_GEN
    generic map
    (
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM
    )
    port map
    (
        -- User Interface
        TX_DATA_OUT(79 downto 48)       =>      gt17_txdata_float_i,
        TX_DATA_OUT(15 downto 0)        =>      gt17_txdata_float16_i,
        TX_DATA_OUT(47 downto 16)       =>      gt17_txdata_i,
 
        TXCTRL_OUT(7 downto 4)          =>      gt17_txcharisk_float_i,
        TXCTRL_OUT(3 downto 0)          =>      gt17_txcharisk_i,
        -- System Interface
        USER_CLK                        =>      gt17_txusrclk2_i,
        SYSTEM_RESET                    =>      gt17_tx_system_reset_c
    );
    
    gt18_frame_gen : gt625_fab20_GT_FRAME_GEN
    generic map
    (
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM
    )
    port map
    (
        -- User Interface
        TX_DATA_OUT(79 downto 48)       =>      gt18_txdata_float_i,
        TX_DATA_OUT(15 downto 0)        =>      gt18_txdata_float16_i,
        TX_DATA_OUT(47 downto 16)       =>      gt18_txdata_i,
 
        TXCTRL_OUT(7 downto 4)          =>      gt18_txcharisk_float_i,
        TXCTRL_OUT(3 downto 0)          =>      gt18_txcharisk_i,
        -- System Interface
        USER_CLK                        =>      gt18_txusrclk2_i,
        SYSTEM_RESET                    =>      gt18_tx_system_reset_c
    );
    
    gt19_frame_gen : gt625_fab20_GT_FRAME_GEN
    generic map
    (
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM
    )
    port map
    (
        -- User Interface
        TX_DATA_OUT(79 downto 48)       =>      gt19_txdata_float_i,
        TX_DATA_OUT(15 downto 0)        =>      gt19_txdata_float16_i,
        TX_DATA_OUT(47 downto 16)       =>      gt19_txdata_i,
 
        TXCTRL_OUT(7 downto 4)          =>      gt19_txcharisk_float_i,
        TXCTRL_OUT(3 downto 0)          =>      gt19_txcharisk_i,
        -- System Interface
        USER_CLK                        =>      gt19_txusrclk2_i,
        SYSTEM_RESET                    =>      gt19_tx_system_reset_c
    );
    


    ---------------------------------- Frame Checkers -------------------------
    -- The example design uses Block RAM based frame checkers to verify incoming  
    -- data. By default the frame generators are loaded with a data sequence that 
    -- matches the outgoing sequence of the frame generators for the TX ports.
    
    -- You can modify the expected data sequence by changing the INIT values of the frame
    -- checkers in this file. Pay careful attention to bit order and the spacing
    -- of your control and alignment characters.
    
    -- When the frame checker receives data, it attempts to synchronise to the 
    -- incoming pattern by looking for the first sequence in the pattern. Once it 
    -- finds the first sequence, it increments through the sequence, and indicates an 
    -- error whenever the next value received does not match the expected value.

gt0_frame_check_reset_i                      <= reset_on_data_error_i when (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else gt0_matchn_i;

    -- gt0_frame_check0 is always connected to the lane with the start of char 
    -- and this lane starts off the data checking on all the other lanes. The INC_IN port is tied off
gt0_inc_in_i                                 <= '0';

    gt0_frame_check : gt625_fab20_GT_FRAME_CHECK
    generic map
    (
        RX_DATA_WIDTH                   =>      32,
        RXCTRL_WIDTH                    =>      4,
        COMMA_DOUBLE                    =>      x"04bc",
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM,
        START_OF_PACKET_CHAR            =>      x"060504bc"
    )
    port map
    (
        -- GT Interface
        RX_DATA_IN                      =>      gt0_rxdata_i,
        RXCTRL_IN                       =>      gt0_rxcharisk_i,
        RXENMCOMMADET_OUT               =>      gt0_rxmcommaalignen_i,
        RXENPCOMMADET_OUT               =>      gt0_rxpcommaalignen_i,
        RX_ENCHAN_SYNC_OUT              =>      open,
        RX_CHANBOND_SEQ_IN              =>      tied_to_ground_i,
        -- Control Interface
        INC_IN                          =>      gt0_inc_in_i,
        INC_OUT                         =>      gt0_inc_out_i,
        PATTERN_MATCHB_OUT              =>      gt0_matchn_i,
        RESET_ON_ERROR_IN               =>      gt0_frame_check_reset_i,
        -- System Interface
        USER_CLK                        =>      gt0_rxusrclk2_i,
        SYSTEM_RESET                    =>      gt0_rx_system_reset_c,
        ERROR_COUNT_OUT                 =>      gt0_error_count_i,
        TRACK_DATA_OUT                  =>      gt0_track_data_i
    );

gt1_frame_check_reset_i                      <= reset_on_data_error_i when (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else gt1_matchn_i;

    -- in the "independent lanes" configuration, each of the lanes looks for the unique start char and
    -- in this case, the INC_IN port is tied off.
    -- Else, the data checking is triggered by the "master" lane
gt1_inc_in_i                                 <= gt0_inc_out_i when  (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else '0';

    gt1_frame_check : gt625_fab20_GT_FRAME_CHECK
    generic map
    (
        RX_DATA_WIDTH                   =>      32,
        RXCTRL_WIDTH                    =>      4,
        COMMA_DOUBLE                    =>      x"04bc",
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM,
        START_OF_PACKET_CHAR            =>      x"060504bc"
    )
    port map
    (
        -- GT Interface
        RX_DATA_IN                      =>      gt1_rxdata_i,
        RXCTRL_IN                       =>      gt1_rxcharisk_i,
        RXENMCOMMADET_OUT               =>      gt1_rxmcommaalignen_i,
        RXENPCOMMADET_OUT               =>      gt1_rxpcommaalignen_i,
        RX_ENCHAN_SYNC_OUT              =>      open,
        RX_CHANBOND_SEQ_IN              =>      tied_to_ground_i,
        -- Control Interface
        INC_IN                          =>      gt1_inc_in_i,
        INC_OUT                         =>      gt1_inc_out_i,
        PATTERN_MATCHB_OUT              =>      gt1_matchn_i,
        RESET_ON_ERROR_IN               =>      gt1_frame_check_reset_i,
        -- System Interface
        USER_CLK                        =>      gt1_rxusrclk2_i,
        SYSTEM_RESET                    =>      gt1_rx_system_reset_c,
        ERROR_COUNT_OUT                 =>      gt1_error_count_i,
        TRACK_DATA_OUT                  =>      gt1_track_data_i
    );

gt2_frame_check_reset_i                      <= reset_on_data_error_i when (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else gt2_matchn_i;

    -- in the "independent lanes" configuration, each of the lanes looks for the unique start char and
    -- in this case, the INC_IN port is tied off.
    -- Else, the data checking is triggered by the "master" lane
gt2_inc_in_i                                 <= gt0_inc_out_i when  (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else '0';

    gt2_frame_check : gt625_fab20_GT_FRAME_CHECK
    generic map
    (
        RX_DATA_WIDTH                   =>      32,
        RXCTRL_WIDTH                    =>      4,
        COMMA_DOUBLE                    =>      x"04bc",
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM,
        START_OF_PACKET_CHAR            =>      x"060504bc"
    )
    port map
    (
        -- GT Interface
        RX_DATA_IN                      =>      gt2_rxdata_i,
        RXCTRL_IN                       =>      gt2_rxcharisk_i,
        RXENMCOMMADET_OUT               =>      gt2_rxmcommaalignen_i,
        RXENPCOMMADET_OUT               =>      gt2_rxpcommaalignen_i,
        RX_ENCHAN_SYNC_OUT              =>      open,
        RX_CHANBOND_SEQ_IN              =>      tied_to_ground_i,
        -- Control Interface
        INC_IN                          =>      gt2_inc_in_i,
        INC_OUT                         =>      gt2_inc_out_i,
        PATTERN_MATCHB_OUT              =>      gt2_matchn_i,
        RESET_ON_ERROR_IN               =>      gt2_frame_check_reset_i,
        -- System Interface
        USER_CLK                        =>      gt2_rxusrclk2_i,
        SYSTEM_RESET                    =>      gt2_rx_system_reset_c,
        ERROR_COUNT_OUT                 =>      gt2_error_count_i,
        TRACK_DATA_OUT                  =>      gt2_track_data_i
    );

gt3_frame_check_reset_i                      <= reset_on_data_error_i when (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else gt3_matchn_i;

    -- in the "independent lanes" configuration, each of the lanes looks for the unique start char and
    -- in this case, the INC_IN port is tied off.
    -- Else, the data checking is triggered by the "master" lane
gt3_inc_in_i                                 <= gt0_inc_out_i when  (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else '0';

    gt3_frame_check : gt625_fab20_GT_FRAME_CHECK
    generic map
    (
        RX_DATA_WIDTH                   =>      32,
        RXCTRL_WIDTH                    =>      4,
        COMMA_DOUBLE                    =>      x"04bc",
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM,
        START_OF_PACKET_CHAR            =>      x"060504bc"
    )
    port map
    (
        -- GT Interface
        RX_DATA_IN                      =>      gt3_rxdata_i,
        RXCTRL_IN                       =>      gt3_rxcharisk_i,
        RXENMCOMMADET_OUT               =>      gt3_rxmcommaalignen_i,
        RXENPCOMMADET_OUT               =>      gt3_rxpcommaalignen_i,
        RX_ENCHAN_SYNC_OUT              =>      open,
        RX_CHANBOND_SEQ_IN              =>      tied_to_ground_i,
        -- Control Interface
        INC_IN                          =>      gt3_inc_in_i,
        INC_OUT                         =>      gt3_inc_out_i,
        PATTERN_MATCHB_OUT              =>      gt3_matchn_i,
        RESET_ON_ERROR_IN               =>      gt3_frame_check_reset_i,
        -- System Interface
        USER_CLK                        =>      gt3_rxusrclk2_i,
        SYSTEM_RESET                    =>      gt3_rx_system_reset_c,
        ERROR_COUNT_OUT                 =>      gt3_error_count_i,
        TRACK_DATA_OUT                  =>      gt3_track_data_i
    );

gt4_frame_check_reset_i                      <= reset_on_data_error_i when (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else gt4_matchn_i;

    -- in the "independent lanes" configuration, each of the lanes looks for the unique start char and
    -- in this case, the INC_IN port is tied off.
    -- Else, the data checking is triggered by the "master" lane
gt4_inc_in_i                                 <= gt0_inc_out_i when  (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else '0';

    gt4_frame_check : gt625_fab20_GT_FRAME_CHECK
    generic map
    (
        RX_DATA_WIDTH                   =>      32,
        RXCTRL_WIDTH                    =>      4,
        COMMA_DOUBLE                    =>      x"04bc",
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM,
        START_OF_PACKET_CHAR            =>      x"060504bc"
    )
    port map
    (
        -- GT Interface
        RX_DATA_IN                      =>      gt4_rxdata_i,
        RXCTRL_IN                       =>      gt4_rxcharisk_i,
        RXENMCOMMADET_OUT               =>      gt4_rxmcommaalignen_i,
        RXENPCOMMADET_OUT               =>      gt4_rxpcommaalignen_i,
        RX_ENCHAN_SYNC_OUT              =>      open,
        RX_CHANBOND_SEQ_IN              =>      tied_to_ground_i,
        -- Control Interface
        INC_IN                          =>      gt4_inc_in_i,
        INC_OUT                         =>      gt4_inc_out_i,
        PATTERN_MATCHB_OUT              =>      gt4_matchn_i,
        RESET_ON_ERROR_IN               =>      gt4_frame_check_reset_i,
        -- System Interface
        USER_CLK                        =>      gt4_rxusrclk2_i,
        SYSTEM_RESET                    =>      gt4_rx_system_reset_c,
        ERROR_COUNT_OUT                 =>      gt4_error_count_i,
        TRACK_DATA_OUT                  =>      gt4_track_data_i
    );

gt5_frame_check_reset_i                      <= reset_on_data_error_i when (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else gt5_matchn_i;

    -- in the "independent lanes" configuration, each of the lanes looks for the unique start char and
    -- in this case, the INC_IN port is tied off.
    -- Else, the data checking is triggered by the "master" lane
gt5_inc_in_i                                 <= gt0_inc_out_i when  (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else '0';

    gt5_frame_check : gt625_fab20_GT_FRAME_CHECK
    generic map
    (
        RX_DATA_WIDTH                   =>      32,
        RXCTRL_WIDTH                    =>      4,
        COMMA_DOUBLE                    =>      x"04bc",
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM,
        START_OF_PACKET_CHAR            =>      x"060504bc"
    )
    port map
    (
        -- GT Interface
        RX_DATA_IN                      =>      gt5_rxdata_i,
        RXCTRL_IN                       =>      gt5_rxcharisk_i,
        RXENMCOMMADET_OUT               =>      gt5_rxmcommaalignen_i,
        RXENPCOMMADET_OUT               =>      gt5_rxpcommaalignen_i,
        RX_ENCHAN_SYNC_OUT              =>      open,
        RX_CHANBOND_SEQ_IN              =>      tied_to_ground_i,
        -- Control Interface
        INC_IN                          =>      gt5_inc_in_i,
        INC_OUT                         =>      gt5_inc_out_i,
        PATTERN_MATCHB_OUT              =>      gt5_matchn_i,
        RESET_ON_ERROR_IN               =>      gt5_frame_check_reset_i,
        -- System Interface
        USER_CLK                        =>      gt5_rxusrclk2_i,
        SYSTEM_RESET                    =>      gt5_rx_system_reset_c,
        ERROR_COUNT_OUT                 =>      gt5_error_count_i,
        TRACK_DATA_OUT                  =>      gt5_track_data_i
    );

gt6_frame_check_reset_i                      <= reset_on_data_error_i when (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else gt6_matchn_i;

    -- in the "independent lanes" configuration, each of the lanes looks for the unique start char and
    -- in this case, the INC_IN port is tied off.
    -- Else, the data checking is triggered by the "master" lane
gt6_inc_in_i                                 <= gt0_inc_out_i when  (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else '0';

    gt6_frame_check : gt625_fab20_GT_FRAME_CHECK
    generic map
    (
        RX_DATA_WIDTH                   =>      32,
        RXCTRL_WIDTH                    =>      4,
        COMMA_DOUBLE                    =>      x"04bc",
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM,
        START_OF_PACKET_CHAR            =>      x"060504bc"
    )
    port map
    (
        -- GT Interface
        RX_DATA_IN                      =>      gt6_rxdata_i,
        RXCTRL_IN                       =>      gt6_rxcharisk_i,
        RXENMCOMMADET_OUT               =>      gt6_rxmcommaalignen_i,
        RXENPCOMMADET_OUT               =>      gt6_rxpcommaalignen_i,
        RX_ENCHAN_SYNC_OUT              =>      open,
        RX_CHANBOND_SEQ_IN              =>      tied_to_ground_i,
        -- Control Interface
        INC_IN                          =>      gt6_inc_in_i,
        INC_OUT                         =>      gt6_inc_out_i,
        PATTERN_MATCHB_OUT              =>      gt6_matchn_i,
        RESET_ON_ERROR_IN               =>      gt6_frame_check_reset_i,
        -- System Interface
        USER_CLK                        =>      gt6_rxusrclk2_i,
        SYSTEM_RESET                    =>      gt6_rx_system_reset_c,
        ERROR_COUNT_OUT                 =>      gt6_error_count_i,
        TRACK_DATA_OUT                  =>      gt6_track_data_i
    );

gt7_frame_check_reset_i                      <= reset_on_data_error_i when (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else gt7_matchn_i;

    -- in the "independent lanes" configuration, each of the lanes looks for the unique start char and
    -- in this case, the INC_IN port is tied off.
    -- Else, the data checking is triggered by the "master" lane
gt7_inc_in_i                                 <= gt0_inc_out_i when  (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else '0';

    gt7_frame_check : gt625_fab20_GT_FRAME_CHECK
    generic map
    (
        RX_DATA_WIDTH                   =>      32,
        RXCTRL_WIDTH                    =>      4,
        COMMA_DOUBLE                    =>      x"04bc",
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM,
        START_OF_PACKET_CHAR            =>      x"060504bc"
    )
    port map
    (
        -- GT Interface
        RX_DATA_IN                      =>      gt7_rxdata_i,
        RXCTRL_IN                       =>      gt7_rxcharisk_i,
        RXENMCOMMADET_OUT               =>      gt7_rxmcommaalignen_i,
        RXENPCOMMADET_OUT               =>      gt7_rxpcommaalignen_i,
        RX_ENCHAN_SYNC_OUT              =>      open,
        RX_CHANBOND_SEQ_IN              =>      tied_to_ground_i,
        -- Control Interface
        INC_IN                          =>      gt7_inc_in_i,
        INC_OUT                         =>      gt7_inc_out_i,
        PATTERN_MATCHB_OUT              =>      gt7_matchn_i,
        RESET_ON_ERROR_IN               =>      gt7_frame_check_reset_i,
        -- System Interface
        USER_CLK                        =>      gt7_rxusrclk2_i,
        SYSTEM_RESET                    =>      gt7_rx_system_reset_c,
        ERROR_COUNT_OUT                 =>      gt7_error_count_i,
        TRACK_DATA_OUT                  =>      gt7_track_data_i
    );

gt8_frame_check_reset_i                      <= reset_on_data_error_i when (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else gt8_matchn_i;

    -- in the "independent lanes" configuration, each of the lanes looks for the unique start char and
    -- in this case, the INC_IN port is tied off.
    -- Else, the data checking is triggered by the "master" lane
gt8_inc_in_i                                 <= gt0_inc_out_i when  (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else '0';

    gt8_frame_check : gt625_fab20_GT_FRAME_CHECK
    generic map
    (
        RX_DATA_WIDTH                   =>      32,
        RXCTRL_WIDTH                    =>      4,
        COMMA_DOUBLE                    =>      x"04bc",
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM,
        START_OF_PACKET_CHAR            =>      x"060504bc"
    )
    port map
    (
        -- GT Interface
        RX_DATA_IN                      =>      gt8_rxdata_i,
        RXCTRL_IN                       =>      gt8_rxcharisk_i,
        RXENMCOMMADET_OUT               =>      gt8_rxmcommaalignen_i,
        RXENPCOMMADET_OUT               =>      gt8_rxpcommaalignen_i,
        RX_ENCHAN_SYNC_OUT              =>      open,
        RX_CHANBOND_SEQ_IN              =>      tied_to_ground_i,
        -- Control Interface
        INC_IN                          =>      gt8_inc_in_i,
        INC_OUT                         =>      gt8_inc_out_i,
        PATTERN_MATCHB_OUT              =>      gt8_matchn_i,
        RESET_ON_ERROR_IN               =>      gt8_frame_check_reset_i,
        -- System Interface
        USER_CLK                        =>      gt8_rxusrclk2_i,
        SYSTEM_RESET                    =>      gt8_rx_system_reset_c,
        ERROR_COUNT_OUT                 =>      gt8_error_count_i,
        TRACK_DATA_OUT                  =>      gt8_track_data_i
    );

gt9_frame_check_reset_i                      <= reset_on_data_error_i when (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else gt9_matchn_i;

    -- in the "independent lanes" configuration, each of the lanes looks for the unique start char and
    -- in this case, the INC_IN port is tied off.
    -- Else, the data checking is triggered by the "master" lane
gt9_inc_in_i                                 <= gt0_inc_out_i when  (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else '0';

    gt9_frame_check : gt625_fab20_GT_FRAME_CHECK
    generic map
    (
        RX_DATA_WIDTH                   =>      32,
        RXCTRL_WIDTH                    =>      4,
        COMMA_DOUBLE                    =>      x"04bc",
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM,
        START_OF_PACKET_CHAR            =>      x"060504bc"
    )
    port map
    (
        -- GT Interface
        RX_DATA_IN                      =>      gt9_rxdata_i,
        RXCTRL_IN                       =>      gt9_rxcharisk_i,
        RXENMCOMMADET_OUT               =>      gt9_rxmcommaalignen_i,
        RXENPCOMMADET_OUT               =>      gt9_rxpcommaalignen_i,
        RX_ENCHAN_SYNC_OUT              =>      open,
        RX_CHANBOND_SEQ_IN              =>      tied_to_ground_i,
        -- Control Interface
        INC_IN                          =>      gt9_inc_in_i,
        INC_OUT                         =>      gt9_inc_out_i,
        PATTERN_MATCHB_OUT              =>      gt9_matchn_i,
        RESET_ON_ERROR_IN               =>      gt9_frame_check_reset_i,
        -- System Interface
        USER_CLK                        =>      gt9_rxusrclk2_i,
        SYSTEM_RESET                    =>      gt9_rx_system_reset_c,
        ERROR_COUNT_OUT                 =>      gt9_error_count_i,
        TRACK_DATA_OUT                  =>      gt9_track_data_i
    );

gt10_frame_check_reset_i                     <= reset_on_data_error_i when (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else gt10_matchn_i;

    -- in the "independent lanes" configuration, each of the lanes looks for the unique start char and
    -- in this case, the INC_IN port is tied off.
    -- Else, the data checking is triggered by the "master" lane
gt10_inc_in_i                                <= gt0_inc_out_i when  (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else '0';

    gt10_frame_check : gt625_fab20_GT_FRAME_CHECK
    generic map
    (
        RX_DATA_WIDTH                   =>      32,
        RXCTRL_WIDTH                    =>      4,
        COMMA_DOUBLE                    =>      x"04bc",
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM,
        START_OF_PACKET_CHAR            =>      x"060504bc"
    )
    port map
    (
        -- GT Interface
        RX_DATA_IN                      =>      gt10_rxdata_i,
        RXCTRL_IN                       =>      gt10_rxcharisk_i,
        RXENMCOMMADET_OUT               =>      gt10_rxmcommaalignen_i,
        RXENPCOMMADET_OUT               =>      gt10_rxpcommaalignen_i,
        RX_ENCHAN_SYNC_OUT              =>      open,
        RX_CHANBOND_SEQ_IN              =>      tied_to_ground_i,
        -- Control Interface
        INC_IN                          =>      gt10_inc_in_i,
        INC_OUT                         =>      gt10_inc_out_i,
        PATTERN_MATCHB_OUT              =>      gt10_matchn_i,
        RESET_ON_ERROR_IN               =>      gt10_frame_check_reset_i,
        -- System Interface
        USER_CLK                        =>      gt10_rxusrclk2_i,
        SYSTEM_RESET                    =>      gt10_rx_system_reset_c,
        ERROR_COUNT_OUT                 =>      gt10_error_count_i,
        TRACK_DATA_OUT                  =>      gt10_track_data_i
    );

gt11_frame_check_reset_i                     <= reset_on_data_error_i when (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else gt11_matchn_i;

    -- in the "independent lanes" configuration, each of the lanes looks for the unique start char and
    -- in this case, the INC_IN port is tied off.
    -- Else, the data checking is triggered by the "master" lane
gt11_inc_in_i                                <= gt0_inc_out_i when  (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else '0';

    gt11_frame_check : gt625_fab20_GT_FRAME_CHECK
    generic map
    (
        RX_DATA_WIDTH                   =>      32,
        RXCTRL_WIDTH                    =>      4,
        COMMA_DOUBLE                    =>      x"04bc",
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM,
        START_OF_PACKET_CHAR            =>      x"060504bc"
    )
    port map
    (
        -- GT Interface
        RX_DATA_IN                      =>      gt11_rxdata_i,
        RXCTRL_IN                       =>      gt11_rxcharisk_i,
        RXENMCOMMADET_OUT               =>      gt11_rxmcommaalignen_i,
        RXENPCOMMADET_OUT               =>      gt11_rxpcommaalignen_i,
        RX_ENCHAN_SYNC_OUT              =>      open,
        RX_CHANBOND_SEQ_IN              =>      tied_to_ground_i,
        -- Control Interface
        INC_IN                          =>      gt11_inc_in_i,
        INC_OUT                         =>      gt11_inc_out_i,
        PATTERN_MATCHB_OUT              =>      gt11_matchn_i,
        RESET_ON_ERROR_IN               =>      gt11_frame_check_reset_i,
        -- System Interface
        USER_CLK                        =>      gt11_rxusrclk2_i,
        SYSTEM_RESET                    =>      gt11_rx_system_reset_c,
        ERROR_COUNT_OUT                 =>      gt11_error_count_i,
        TRACK_DATA_OUT                  =>      gt11_track_data_i
    );

gt12_frame_check_reset_i                     <= reset_on_data_error_i when (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else gt12_matchn_i;

    -- in the "independent lanes" configuration, each of the lanes looks for the unique start char and
    -- in this case, the INC_IN port is tied off.
    -- Else, the data checking is triggered by the "master" lane
gt12_inc_in_i                                <= gt0_inc_out_i when  (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else '0';

    gt12_frame_check : gt625_fab20_GT_FRAME_CHECK
    generic map
    (
        RX_DATA_WIDTH                   =>      32,
        RXCTRL_WIDTH                    =>      4,
        COMMA_DOUBLE                    =>      x"04bc",
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM,
        START_OF_PACKET_CHAR            =>      x"060504bc"
    )
    port map
    (
        -- GT Interface
        RX_DATA_IN                      =>      gt12_rxdata_i,
        RXCTRL_IN                       =>      gt12_rxcharisk_i,
        RXENMCOMMADET_OUT               =>      gt12_rxmcommaalignen_i,
        RXENPCOMMADET_OUT               =>      gt12_rxpcommaalignen_i,
        RX_ENCHAN_SYNC_OUT              =>      open,
        RX_CHANBOND_SEQ_IN              =>      tied_to_ground_i,
        -- Control Interface
        INC_IN                          =>      gt12_inc_in_i,
        INC_OUT                         =>      gt12_inc_out_i,
        PATTERN_MATCHB_OUT              =>      gt12_matchn_i,
        RESET_ON_ERROR_IN               =>      gt12_frame_check_reset_i,
        -- System Interface
        USER_CLK                        =>      gt12_rxusrclk2_i,
        SYSTEM_RESET                    =>      gt12_rx_system_reset_c,
        ERROR_COUNT_OUT                 =>      gt12_error_count_i,
        TRACK_DATA_OUT                  =>      gt12_track_data_i
    );

gt13_frame_check_reset_i                     <= reset_on_data_error_i when (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else gt13_matchn_i;

    -- in the "independent lanes" configuration, each of the lanes looks for the unique start char and
    -- in this case, the INC_IN port is tied off.
    -- Else, the data checking is triggered by the "master" lane
gt13_inc_in_i                                <= gt0_inc_out_i when  (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else '0';

    gt13_frame_check : gt625_fab20_GT_FRAME_CHECK
    generic map
    (
        RX_DATA_WIDTH                   =>      32,
        RXCTRL_WIDTH                    =>      4,
        COMMA_DOUBLE                    =>      x"04bc",
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM,
        START_OF_PACKET_CHAR            =>      x"060504bc"
    )
    port map
    (
        -- GT Interface
        RX_DATA_IN                      =>      gt13_rxdata_i,
        RXCTRL_IN                       =>      gt13_rxcharisk_i,
        RXENMCOMMADET_OUT               =>      gt13_rxmcommaalignen_i,
        RXENPCOMMADET_OUT               =>      gt13_rxpcommaalignen_i,
        RX_ENCHAN_SYNC_OUT              =>      open,
        RX_CHANBOND_SEQ_IN              =>      tied_to_ground_i,
        -- Control Interface
        INC_IN                          =>      gt13_inc_in_i,
        INC_OUT                         =>      gt13_inc_out_i,
        PATTERN_MATCHB_OUT              =>      gt13_matchn_i,
        RESET_ON_ERROR_IN               =>      gt13_frame_check_reset_i,
        -- System Interface
        USER_CLK                        =>      gt13_rxusrclk2_i,
        SYSTEM_RESET                    =>      gt13_rx_system_reset_c,
        ERROR_COUNT_OUT                 =>      gt13_error_count_i,
        TRACK_DATA_OUT                  =>      gt13_track_data_i
    );

gt14_frame_check_reset_i                     <= reset_on_data_error_i when (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else gt14_matchn_i;

    -- in the "independent lanes" configuration, each of the lanes looks for the unique start char and
    -- in this case, the INC_IN port is tied off.
    -- Else, the data checking is triggered by the "master" lane
gt14_inc_in_i                                <= gt0_inc_out_i when  (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else '0';

    gt14_frame_check : gt625_fab20_GT_FRAME_CHECK
    generic map
    (
        RX_DATA_WIDTH                   =>      32,
        RXCTRL_WIDTH                    =>      4,
        COMMA_DOUBLE                    =>      x"04bc",
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM,
        START_OF_PACKET_CHAR            =>      x"060504bc"
    )
    port map
    (
        -- GT Interface
        RX_DATA_IN                      =>      gt14_rxdata_i,
        RXCTRL_IN                       =>      gt14_rxcharisk_i,
        RXENMCOMMADET_OUT               =>      gt14_rxmcommaalignen_i,
        RXENPCOMMADET_OUT               =>      gt14_rxpcommaalignen_i,
        RX_ENCHAN_SYNC_OUT              =>      open,
        RX_CHANBOND_SEQ_IN              =>      tied_to_ground_i,
        -- Control Interface
        INC_IN                          =>      gt14_inc_in_i,
        INC_OUT                         =>      gt14_inc_out_i,
        PATTERN_MATCHB_OUT              =>      gt14_matchn_i,
        RESET_ON_ERROR_IN               =>      gt14_frame_check_reset_i,
        -- System Interface
        USER_CLK                        =>      gt14_rxusrclk2_i,
        SYSTEM_RESET                    =>      gt14_rx_system_reset_c,
        ERROR_COUNT_OUT                 =>      gt14_error_count_i,
        TRACK_DATA_OUT                  =>      gt14_track_data_i
    );

gt15_frame_check_reset_i                     <= reset_on_data_error_i when (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else gt15_matchn_i;

    -- in the "independent lanes" configuration, each of the lanes looks for the unique start char and
    -- in this case, the INC_IN port is tied off.
    -- Else, the data checking is triggered by the "master" lane
gt15_inc_in_i                                <= gt0_inc_out_i when  (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else '0';

    gt15_frame_check : gt625_fab20_GT_FRAME_CHECK
    generic map
    (
        RX_DATA_WIDTH                   =>      32,
        RXCTRL_WIDTH                    =>      4,
        COMMA_DOUBLE                    =>      x"04bc",
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM,
        START_OF_PACKET_CHAR            =>      x"060504bc"
    )
    port map
    (
        -- GT Interface
        RX_DATA_IN                      =>      gt15_rxdata_i,
        RXCTRL_IN                       =>      gt15_rxcharisk_i,
        RXENMCOMMADET_OUT               =>      gt15_rxmcommaalignen_i,
        RXENPCOMMADET_OUT               =>      gt15_rxpcommaalignen_i,
        RX_ENCHAN_SYNC_OUT              =>      open,
        RX_CHANBOND_SEQ_IN              =>      tied_to_ground_i,
        -- Control Interface
        INC_IN                          =>      gt15_inc_in_i,
        INC_OUT                         =>      gt15_inc_out_i,
        PATTERN_MATCHB_OUT              =>      gt15_matchn_i,
        RESET_ON_ERROR_IN               =>      gt15_frame_check_reset_i,
        -- System Interface
        USER_CLK                        =>      gt15_rxusrclk2_i,
        SYSTEM_RESET                    =>      gt15_rx_system_reset_c,
        ERROR_COUNT_OUT                 =>      gt15_error_count_i,
        TRACK_DATA_OUT                  =>      gt15_track_data_i
    );

gt16_frame_check_reset_i                     <= reset_on_data_error_i when (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else gt16_matchn_i;

    -- in the "independent lanes" configuration, each of the lanes looks for the unique start char and
    -- in this case, the INC_IN port is tied off.
    -- Else, the data checking is triggered by the "master" lane
gt16_inc_in_i                                <= gt0_inc_out_i when  (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else '0';

    gt16_frame_check : gt625_fab20_GT_FRAME_CHECK
    generic map
    (
        RX_DATA_WIDTH                   =>      32,
        RXCTRL_WIDTH                    =>      4,
        COMMA_DOUBLE                    =>      x"04bc",
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM,
        START_OF_PACKET_CHAR            =>      x"060504bc"
    )
    port map
    (
        -- GT Interface
        RX_DATA_IN                      =>      gt16_rxdata_i,
        RXCTRL_IN                       =>      gt16_rxcharisk_i,
        RXENMCOMMADET_OUT               =>      gt16_rxmcommaalignen_i,
        RXENPCOMMADET_OUT               =>      gt16_rxpcommaalignen_i,
        RX_ENCHAN_SYNC_OUT              =>      open,
        RX_CHANBOND_SEQ_IN              =>      tied_to_ground_i,
        -- Control Interface
        INC_IN                          =>      gt16_inc_in_i,
        INC_OUT                         =>      gt16_inc_out_i,
        PATTERN_MATCHB_OUT              =>      gt16_matchn_i,
        RESET_ON_ERROR_IN               =>      gt16_frame_check_reset_i,
        -- System Interface
        USER_CLK                        =>      gt16_rxusrclk2_i,
        SYSTEM_RESET                    =>      gt16_rx_system_reset_c,
        ERROR_COUNT_OUT                 =>      gt16_error_count_i,
        TRACK_DATA_OUT                  =>      gt16_track_data_i
    );

gt17_frame_check_reset_i                     <= reset_on_data_error_i when (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else gt17_matchn_i;

    -- in the "independent lanes" configuration, each of the lanes looks for the unique start char and
    -- in this case, the INC_IN port is tied off.
    -- Else, the data checking is triggered by the "master" lane
gt17_inc_in_i                                <= gt0_inc_out_i when  (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else '0';

    gt17_frame_check : gt625_fab20_GT_FRAME_CHECK
    generic map
    (
        RX_DATA_WIDTH                   =>      32,
        RXCTRL_WIDTH                    =>      4,
        COMMA_DOUBLE                    =>      x"04bc",
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM,
        START_OF_PACKET_CHAR            =>      x"060504bc"
    )
    port map
    (
        -- GT Interface
        RX_DATA_IN                      =>      gt17_rxdata_i,
        RXCTRL_IN                       =>      gt17_rxcharisk_i,
        RXENMCOMMADET_OUT               =>      gt17_rxmcommaalignen_i,
        RXENPCOMMADET_OUT               =>      gt17_rxpcommaalignen_i,
        RX_ENCHAN_SYNC_OUT              =>      open,
        RX_CHANBOND_SEQ_IN              =>      tied_to_ground_i,
        -- Control Interface
        INC_IN                          =>      gt17_inc_in_i,
        INC_OUT                         =>      gt17_inc_out_i,
        PATTERN_MATCHB_OUT              =>      gt17_matchn_i,
        RESET_ON_ERROR_IN               =>      gt17_frame_check_reset_i,
        -- System Interface
        USER_CLK                        =>      gt17_rxusrclk2_i,
        SYSTEM_RESET                    =>      gt17_rx_system_reset_c,
        ERROR_COUNT_OUT                 =>      gt17_error_count_i,
        TRACK_DATA_OUT                  =>      gt17_track_data_i
    );

gt18_frame_check_reset_i                     <= reset_on_data_error_i when (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else gt18_matchn_i;

    -- in the "independent lanes" configuration, each of the lanes looks for the unique start char and
    -- in this case, the INC_IN port is tied off.
    -- Else, the data checking is triggered by the "master" lane
gt18_inc_in_i                                <= gt0_inc_out_i when  (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else '0';

    gt18_frame_check : gt625_fab20_GT_FRAME_CHECK
    generic map
    (
        RX_DATA_WIDTH                   =>      32,
        RXCTRL_WIDTH                    =>      4,
        COMMA_DOUBLE                    =>      x"04bc",
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM,
        START_OF_PACKET_CHAR            =>      x"060504bc"
    )
    port map
    (
        -- GT Interface
        RX_DATA_IN                      =>      gt18_rxdata_i,
        RXCTRL_IN                       =>      gt18_rxcharisk_i,
        RXENMCOMMADET_OUT               =>      gt18_rxmcommaalignen_i,
        RXENPCOMMADET_OUT               =>      gt18_rxpcommaalignen_i,
        RX_ENCHAN_SYNC_OUT              =>      open,
        RX_CHANBOND_SEQ_IN              =>      tied_to_ground_i,
        -- Control Interface
        INC_IN                          =>      gt18_inc_in_i,
        INC_OUT                         =>      gt18_inc_out_i,
        PATTERN_MATCHB_OUT              =>      gt18_matchn_i,
        RESET_ON_ERROR_IN               =>      gt18_frame_check_reset_i,
        -- System Interface
        USER_CLK                        =>      gt18_rxusrclk2_i,
        SYSTEM_RESET                    =>      gt18_rx_system_reset_c,
        ERROR_COUNT_OUT                 =>      gt18_error_count_i,
        TRACK_DATA_OUT                  =>      gt18_track_data_i
    );

gt19_frame_check_reset_i                     <= reset_on_data_error_i when (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else gt19_matchn_i;

    -- in the "independent lanes" configuration, each of the lanes looks for the unique start char and
    -- in this case, the INC_IN port is tied off.
    -- Else, the data checking is triggered by the "master" lane
gt19_inc_in_i                                <= gt0_inc_out_i when  (EXAMPLE_CONFIG_INDEPENDENT_LANES=0) else '0';

    gt19_frame_check : gt625_fab20_GT_FRAME_CHECK
    generic map
    (
        RX_DATA_WIDTH                   =>      32,
        RXCTRL_WIDTH                    =>      4,
        COMMA_DOUBLE                    =>      x"04bc",
        WORDS_IN_BRAM                   =>      EXAMPLE_WORDS_IN_BRAM,
        START_OF_PACKET_CHAR            =>      x"060504bc"
    )
    port map
    (
        -- GT Interface
        RX_DATA_IN                      =>      gt19_rxdata_i,
        RXCTRL_IN                       =>      gt19_rxcharisk_i,
        RXENMCOMMADET_OUT               =>      gt19_rxmcommaalignen_i,
        RXENPCOMMADET_OUT               =>      gt19_rxpcommaalignen_i,
        RX_ENCHAN_SYNC_OUT              =>      open,
        RX_CHANBOND_SEQ_IN              =>      tied_to_ground_i,
        -- Control Interface
        INC_IN                          =>      gt19_inc_in_i,
        INC_OUT                         =>      gt19_inc_out_i,
        PATTERN_MATCHB_OUT              =>      gt19_matchn_i,
        RESET_ON_ERROR_IN               =>      gt19_frame_check_reset_i,
        -- System Interface
        USER_CLK                        =>      gt19_rxusrclk2_i,
        SYSTEM_RESET                    =>      gt19_rx_system_reset_c,
        ERROR_COUNT_OUT                 =>      gt19_error_count_i,
        TRACK_DATA_OUT                  =>      gt19_track_data_i
    );




TRACK_DATA_OUT                               <= track_data_out_i;

track_data_out_i                             <= 
                                gt0_track_data_i  and
                                gt1_track_data_i  and
                                gt2_track_data_i  and
                                gt3_track_data_i  and
                                gt4_track_data_i  and
                                gt5_track_data_i  and
                                gt6_track_data_i  and
                                gt7_track_data_i  and
                                gt8_track_data_i  and
                                gt9_track_data_i  and
                                gt10_track_data_i  and
                                gt11_track_data_i  and
                                gt12_track_data_i  and
                                gt13_track_data_i  and
                                gt14_track_data_i  and
                                gt15_track_data_i  and
                                gt16_track_data_i  and
                                gt17_track_data_i  and
                                gt18_track_data_i  and
                                gt19_track_data_i ;














































-------------------------------------------------------------------------------
----------------------------- Debug Signals assignment -----------------------

------------ optional Ports assignments --------------
gt0_rxpolarity_i                             <= tied_to_ground_i;
gt0_txpolarity_i                             <= tied_to_ground_i;
gt1_rxpolarity_i                             <= tied_to_ground_i;
gt1_txpolarity_i                             <= tied_to_ground_i;
gt2_rxpolarity_i                             <= tied_to_ground_i;
gt2_txpolarity_i                             <= tied_to_ground_i;
gt3_rxpolarity_i                             <= tied_to_ground_i;
gt3_txpolarity_i                             <= tied_to_ground_i;
gt4_rxpolarity_i                             <= tied_to_ground_i;
gt4_txpolarity_i                             <= tied_to_ground_i;
gt5_rxpolarity_i                             <= tied_to_ground_i;
gt5_txpolarity_i                             <= tied_to_ground_i;
gt6_rxpolarity_i                             <= tied_to_ground_i;
gt6_txpolarity_i                             <= tied_to_ground_i;
gt7_rxpolarity_i                             <= tied_to_ground_i;
gt7_txpolarity_i                             <= tied_to_ground_i;
gt8_rxpolarity_i                             <= tied_to_ground_i;
gt8_txpolarity_i                             <= tied_to_ground_i;
gt9_rxpolarity_i                             <= tied_to_ground_i;
gt9_txpolarity_i                             <= tied_to_ground_i;
gt10_rxpolarity_i                            <= tied_to_ground_i;
gt10_txpolarity_i                            <= tied_to_ground_i;
gt11_rxpolarity_i                            <= tied_to_ground_i;
gt11_txpolarity_i                            <= tied_to_ground_i;
gt12_rxpolarity_i                            <= tied_to_ground_i;
gt12_txpolarity_i                            <= tied_to_ground_i;
gt13_rxpolarity_i                            <= tied_to_ground_i;
gt13_txpolarity_i                            <= tied_to_ground_i;
gt14_rxpolarity_i                            <= tied_to_ground_i;
gt14_txpolarity_i                            <= tied_to_ground_i;
gt15_rxpolarity_i                            <= tied_to_ground_i;
gt15_txpolarity_i                            <= tied_to_ground_i;
gt16_rxpolarity_i                            <= tied_to_ground_i;
gt16_txpolarity_i                            <= tied_to_ground_i;
gt17_rxpolarity_i                            <= tied_to_ground_i;
gt17_txpolarity_i                            <= tied_to_ground_i;
gt18_rxpolarity_i                            <= tied_to_ground_i;
gt18_txpolarity_i                            <= tied_to_ground_i;
gt19_rxpolarity_i                            <= tied_to_ground_i;
gt19_txpolarity_i                            <= tied_to_ground_i;
------------------------------------------------------ 


    -- assign resets for frame_gen modules
gt0_tx_system_reset_c                        <= not gt0_txfsmresetdone_r2;
gt1_tx_system_reset_c                        <= not gt1_txfsmresetdone_r2;
gt2_tx_system_reset_c                        <= not gt2_txfsmresetdone_r2;
gt3_tx_system_reset_c                        <= not gt3_txfsmresetdone_r2;
gt4_tx_system_reset_c                        <= not gt4_txfsmresetdone_r2;
gt5_tx_system_reset_c                        <= not gt5_txfsmresetdone_r2;
gt6_tx_system_reset_c                        <= not gt6_txfsmresetdone_r2;
gt7_tx_system_reset_c                        <= not gt7_txfsmresetdone_r2;
gt8_tx_system_reset_c                        <= not gt8_txfsmresetdone_r2;
gt9_tx_system_reset_c                        <= not gt9_txfsmresetdone_r2;
gt10_tx_system_reset_c                       <= not gt10_txfsmresetdone_r2;
gt11_tx_system_reset_c                       <= not gt11_txfsmresetdone_r2;
gt12_tx_system_reset_c                       <= not gt12_txfsmresetdone_r2;
gt13_tx_system_reset_c                       <= not gt13_txfsmresetdone_r2;
gt14_tx_system_reset_c                       <= not gt14_txfsmresetdone_r2;
gt15_tx_system_reset_c                       <= not gt15_txfsmresetdone_r2;
gt16_tx_system_reset_c                       <= not gt16_txfsmresetdone_r2;
gt17_tx_system_reset_c                       <= not gt17_txfsmresetdone_r2;
gt18_tx_system_reset_c                       <= not gt18_txfsmresetdone_r2;
gt19_tx_system_reset_c                       <= not gt19_txfsmresetdone_r2;

    -- assign resets for frame_check modules
gt0_rx_system_reset_c                        <= not gt0_rxresetdone_r3;
gt1_rx_system_reset_c                        <= not gt1_rxresetdone_r3;
gt2_rx_system_reset_c                        <= not gt2_rxresetdone_r3;
gt3_rx_system_reset_c                        <= not gt3_rxresetdone_r3;
gt4_rx_system_reset_c                        <= not gt4_rxresetdone_r3;
gt5_rx_system_reset_c                        <= not gt5_rxresetdone_r3;
gt6_rx_system_reset_c                        <= not gt6_rxresetdone_r3;
gt7_rx_system_reset_c                        <= not gt7_rxresetdone_r3;
gt8_rx_system_reset_c                        <= not gt8_rxresetdone_r3;
gt9_rx_system_reset_c                        <= not gt9_rxresetdone_r3;
gt10_rx_system_reset_c                       <= not gt10_rxresetdone_r3;
gt11_rx_system_reset_c                       <= not gt11_rxresetdone_r3;
gt12_rx_system_reset_c                       <= not gt12_rxresetdone_r3;
gt13_rx_system_reset_c                       <= not gt13_rxresetdone_r3;
gt14_rx_system_reset_c                       <= not gt14_rxresetdone_r3;
gt15_rx_system_reset_c                       <= not gt15_rxresetdone_r3;
gt16_rx_system_reset_c                       <= not gt16_rxresetdone_r3;
gt17_rx_system_reset_c                       <= not gt17_rxresetdone_r3;
gt18_rx_system_reset_c                       <= not gt18_rxresetdone_r3;
gt19_rx_system_reset_c                       <= not gt19_rxresetdone_r3;


gt0_drpaddr_i <= (others => '0');
gt0_drpdi_i <= (others => '0');
gt0_drpen_i <= '0';
gt0_drpwe_i <= '0';
gt1_drpaddr_i <= (others => '0');
gt1_drpdi_i <= (others => '0');
gt1_drpen_i <= '0';
gt1_drpwe_i <= '0';
gt2_drpaddr_i <= (others => '0');
gt2_drpdi_i <= (others => '0');
gt2_drpen_i <= '0';
gt2_drpwe_i <= '0';
gt3_drpaddr_i <= (others => '0');
gt3_drpdi_i <= (others => '0');
gt3_drpen_i <= '0';
gt3_drpwe_i <= '0';
gt4_drpaddr_i <= (others => '0');
gt4_drpdi_i <= (others => '0');
gt4_drpen_i <= '0';
gt4_drpwe_i <= '0';
gt5_drpaddr_i <= (others => '0');
gt5_drpdi_i <= (others => '0');
gt5_drpen_i <= '0';
gt5_drpwe_i <= '0';
gt6_drpaddr_i <= (others => '0');
gt6_drpdi_i <= (others => '0');
gt6_drpen_i <= '0';
gt6_drpwe_i <= '0';
gt7_drpaddr_i <= (others => '0');
gt7_drpdi_i <= (others => '0');
gt7_drpen_i <= '0';
gt7_drpwe_i <= '0';
gt8_drpaddr_i <= (others => '0');
gt8_drpdi_i <= (others => '0');
gt8_drpen_i <= '0';
gt8_drpwe_i <= '0';
gt9_drpaddr_i <= (others => '0');
gt9_drpdi_i <= (others => '0');
gt9_drpen_i <= '0';
gt9_drpwe_i <= '0';
gt10_drpaddr_i <= (others => '0');
gt10_drpdi_i <= (others => '0');
gt10_drpen_i <= '0';
gt10_drpwe_i <= '0';
gt11_drpaddr_i <= (others => '0');
gt11_drpdi_i <= (others => '0');
gt11_drpen_i <= '0';
gt11_drpwe_i <= '0';
gt12_drpaddr_i <= (others => '0');
gt12_drpdi_i <= (others => '0');
gt12_drpen_i <= '0';
gt12_drpwe_i <= '0';
gt13_drpaddr_i <= (others => '0');
gt13_drpdi_i <= (others => '0');
gt13_drpen_i <= '0';
gt13_drpwe_i <= '0';
gt14_drpaddr_i <= (others => '0');
gt14_drpdi_i <= (others => '0');
gt14_drpen_i <= '0';
gt14_drpwe_i <= '0';
gt15_drpaddr_i <= (others => '0');
gt15_drpdi_i <= (others => '0');
gt15_drpen_i <= '0';
gt15_drpwe_i <= '0';
gt16_drpaddr_i <= (others => '0');
gt16_drpdi_i <= (others => '0');
gt16_drpen_i <= '0';
gt16_drpwe_i <= '0';
gt17_drpaddr_i <= (others => '0');
gt17_drpdi_i <= (others => '0');
gt17_drpen_i <= '0';
gt17_drpwe_i <= '0';
gt18_drpaddr_i <= (others => '0');
gt18_drpdi_i <= (others => '0');
gt18_drpen_i <= '0';
gt18_drpwe_i <= '0';
gt19_drpaddr_i <= (others => '0');
gt19_drpdi_i <= (others => '0');
gt19_drpen_i <= '0';
gt19_drpwe_i <= '0';

  soft_reset_i <= tied_to_ground_i;

end RTL;


