{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1691565256558 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1691565256559 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SDRAM_Controller 5CGXFC9D7F27C8 " "Selected device 5CGXFC9D7F27C8 for design \"SDRAM_Controller\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1691565256566 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1691565256605 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1691565256605 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1691565257313 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1691565257337 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1691565257443 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "103 103 " "No exact pin location assignment(s) for 103 pins of 103 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1691565257706 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1691565267759 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691565268246 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1691565268249 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1691565268249 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1691565268250 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1691565268251 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1691565268251 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1691565268251 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1691565268251 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1691565268251 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1691565268251 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691565268310 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SDRAM_Controller.sdc " "Synopsys Design Constraints File file not found: 'SDRAM_Controller.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1691565283741 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1691565283742 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1691565283742 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1691565283743 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1691565283743 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1691565283744 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1691565283744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1691565283747 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1691565283835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691565285088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1691565286016 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1691565286937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691565286937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1691565288854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X11_Y33 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X11_Y33" {  } { { "loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X11_Y33"} { { 12 { 0 ""} 0 23 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1691565301278 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1691565301278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1691565301702 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1691565301702 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1691565301702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691565301707 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1691565304161 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1691565304206 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1691565304672 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1691565304672 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1691565305734 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691565310013 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "40 " "Following 40 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA\[0\] a permanently disabled " "Pin DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATA[0] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA\[1\] a permanently disabled " "Pin DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATA[1] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA\[2\] a permanently disabled " "Pin DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATA[2] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA\[3\] a permanently disabled " "Pin DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATA[3] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA\[4\] a permanently disabled " "Pin DATA\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATA[4] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA\[5\] a permanently disabled " "Pin DATA\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATA[5] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA\[6\] a permanently disabled " "Pin DATA\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATA[6] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA\[7\] a permanently disabled " "Pin DATA\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATA[7] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA\[8\] a permanently disabled " "Pin DATA\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATA[8] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA\[9\] a permanently disabled " "Pin DATA\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATA[9] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA\[10\] a permanently disabled " "Pin DATA\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATA[10] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA\[11\] a permanently disabled " "Pin DATA\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATA[11] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA\[12\] a permanently disabled " "Pin DATA\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATA[12] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA\[13\] a permanently disabled " "Pin DATA\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATA[13] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA\[14\] a permanently disabled " "Pin DATA\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATA[14] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA\[15\] a permanently disabled " "Pin DATA\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATA[15] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA\[16\] a permanently disabled " "Pin DATA\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATA[16] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA\[17\] a permanently disabled " "Pin DATA\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATA[17] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA\[18\] a permanently disabled " "Pin DATA\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATA[18] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA\[19\] a permanently disabled " "Pin DATA\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATA[19] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA\[20\] a permanently disabled " "Pin DATA\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATA[20] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA\[21\] a permanently disabled " "Pin DATA\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATA[21] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA\[22\] a permanently disabled " "Pin DATA\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATA[22] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA\[23\] a permanently disabled " "Pin DATA\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATA[23] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA\[24\] a permanently disabled " "Pin DATA\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATA[24] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA\[25\] a permanently disabled " "Pin DATA\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATA[25] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA\[26\] a permanently disabled " "Pin DATA\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATA[26] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA\[27\] a permanently disabled " "Pin DATA\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATA[27] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA\[28\] a permanently disabled " "Pin DATA\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATA[28] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA\[29\] a permanently disabled " "Pin DATA\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATA[29] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA\[30\] a permanently disabled " "Pin DATA\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATA[30] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA\[31\] a permanently disabled " "Pin DATA\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATA[31] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[0\] a permanently disabled " "Pin SDRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[0] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[1\] a permanently disabled " "Pin SDRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[1] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[2\] a permanently disabled " "Pin SDRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[2] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[3\] a permanently disabled " "Pin SDRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[3] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[4\] a permanently disabled " "Pin SDRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[4] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[5\] a permanently disabled " "Pin SDRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[5] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[6\] a permanently disabled " "Pin SDRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[6] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[7\] a permanently disabled " "Pin SDRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[7] } } } { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1691565310426 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1691565310426 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/output_files/SDRAM_Controller.fit.smsg " "Generated suppressed messages file C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/output_files/SDRAM_Controller.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1691565310496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7040 " "Peak virtual memory: 7040 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691565311401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 02:15:11 2023 " "Processing ended: Wed Aug  9 02:15:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691565311401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691565311401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:02 " "Total CPU time (on all processors): 00:02:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691565311401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1691565311401 ""}
