###############################################################
#  Generated by:      Cadence First Encounter 08.10-s372_1
#  OS:                Linux x86_64(Host ID viterbi-scf1.usc.edu)
#  Generated on:      Tue Oct  3 19:23:30 2017
#  Command:           summaryReport -noHtml -outfile summaryReport.rpt
###############################################################


==============================
General Design Information
==============================
Design Status: Routed 
Design Name: FIFO_2clk 
# Instances: 1141 
# Hard Macros: 0 
# Std Cells: 
    ------------------------------
    Standard Cells in Netlist
    ------------------------------
               Cell Type  Instance Count Area (um^2) 
                  AND2X1             185        520.9230 
                  AND2X2               4          9.3860 
                 AOI21X1               1          2.3465 
                 AOI22X1               5         14.0790 
                   BUFX2             211        396.0892 
                 CLKBUF1              12         61.9476 
                 CLKBUF2               8         56.3160 
                 CLKBUF3              31        276.4177 
                DFFPOSX1             160       1051.2320 
                    FAX1               8         71.3336 
                    HAX1               8         41.2984 
                   INVX1             201        282.9879 
                   INVX8               5         16.4255 
                  MUX2X1             120        450.5280 
                 NAND3X1               2          4.6930 
                  NOR3X1               2          4.6930 
                 OAI21X1             135        316.7775 
                   OR2X1              11         30.9738 
                 XNOR2X1               6         25.3422 
                  XOR2X1              26        109.8162 
# Pads: 0 
# Net: 1172 
# Special Net: 2 
# IO Pins: 
    ------------------------------
    Issued IO Information
    ------------------------------
    # Unplaced IO Pin 0 
    # Floating IO 0 
    # IO Connected to Non-IO Inst 
        ------------------------------
        IO Connected to Non-IO Inst
        ------------------------------
                     IO Name     Non-IO Inst Name 
                 data_out[0]                 U744 
                 data_out[1]                 U745 
                 data_out[2]                 U746 
                 data_out[3]                 U747 
                 data_out[4]                 U748 
                 data_out[5]                 U702 
                 data_out[6]                 U701 
                 data_out[7]                 U700 
                    full_bar                 U663 
                   empty_bar                 U778 
                  data_in[0]                 U785 
                  data_in[1]                 U786 
                  data_in[2]                 U787 
                  data_in[3]                 U788 
                  data_in[4]                 U789 
                  data_in[5]                 U790 
                  data_in[6]                 U791 
                  data_in[7]                 U792 
                         get                 U913 
                         put                 U663 
                       reset                 U356 
                        wclk          wclk__L1_I0 
                        rclk          rclk__L1_I0 
# Pins: 
    ------------------------------
    Correctness of Pin Connectivity for All Instances
    ------------------------------
    # Floating Terms 0 
    # Output Term Marked Tie Hi/Lo 0 
    # Output Term Shorted to PG Net 0 3243 
# PG Pins: 
    ------------------------------
    Correctness of PG Pin Connectivity for All Instances
    ------------------------------
    # Instances that No Net Defined for Any PG Pin 0 
    # Floating PG Terms 0 
    # PG Pins Connect to Non-PG Net 0 
    # Power Pins Connect Ground Net 0 
    # Ground Pins Connect Power Net 0 2282 
Average Pins Per Net(Signal): 2.767 

==============================
General Library Information
==============================
# Routing Layers: 10 
# Masterslice Layers: 1 
# Pin Layers: 
    General Caution:
        1) Library have metal1, metal2 and metal3 pins, you should setPreRouteAsObs {1 2 3}                                 to ensure these pins are accessible after placement

    ------------------------------
    Pin Layers
    ------------------------------
    metal3 
    metal2 
    metal1 
# Layers: 
    ------------------------------
    Layer OVERLAP Information
    ------------------------------
    Type Overlap 
    ------------------------------
    Layer metal10 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 1.710 um 
    Wire Pitch Y 1.710 um 
    Offset X 0.855 um 
    Offset Y 0.855 um 
    Wire Width 0.800 um 
    Spacing 0.800 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer via9 Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer via9
        ------------------------------
                Vias in via9 Default 
                  M10_M9_via     Yes 
    Multiple Orientation Vias 
    ------------------------------
    Layer metal9 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 1.710 um 
    Wire Pitch Y 1.710 um 
    Offset X 0.855 um 
    Offset Y 0.855 um 
    Wire Width 0.800 um 
    Spacing 0.800 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer via8 Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer via8
        ------------------------------
                Vias in via8 Default 
                   M9_M8_via     Yes 
    Multiple Orientation Vias 
    ------------------------------
    Layer metal8 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 0.855 um 
    Wire Pitch Y 0.855 um 
    Offset X 0.427 um 
    Offset Y 0.427 um 
    Wire Width 0.400 um 
    Spacing 0.400 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer via7 Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer via7
        ------------------------------
                Vias in via7 Default 
                   M8_M7_via     Yes 
    Multiple Orientation Vias 
    ------------------------------
    Layer metal7 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 0.855 um 
    Wire Pitch Y 0.855 um 
    Offset X 0.427 um 
    Offset Y 0.427 um 
    Wire Width 0.400 um 
    Spacing 0.400 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer via6 Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer via6
        ------------------------------
                Vias in via6 Default 
                   M7_M6_via     Yes 
    Multiple Orientation Vias 
    ------------------------------
    Layer metal6 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 0.285 um 
    Wire Pitch Y 0.285 um 
    Offset X 0.143 um 
    Offset Y 0.143 um 
    Wire Width 0.140 um 
    Spacing 0.140 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer via5 Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer via5
        ------------------------------
                Vias in via5 Default 
                   M6_M5_via     Yes 
    Multiple Orientation Vias 
    ------------------------------
    Layer metal5 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 0.285 um 
    Wire Pitch Y 0.285 um 
    Offset X 0.143 um 
    Offset Y 0.143 um 
    Wire Width 0.140 um 
    Spacing 0.140 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer via4 Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer via4
        ------------------------------
                Vias in via4 Default 
                   M5_M4_via     Yes 
    Multiple Orientation Vias 
    ------------------------------
    Layer metal4 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 0.285 um 
    Wire Pitch Y 0.285 um 
    Offset X 0.143 um 
    Offset Y 0.143 um 
    Wire Width 0.140 um 
    Spacing 0.140 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer via3 Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer via3
        ------------------------------
                Vias in via3 Default 
                  M4_M3_viaB     Yes 
                   M4_M3_via     Yes 
    ------------------------------
    Layer metal3 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 0.190 um 
    Wire Pitch Y 0.190 um 
    Offset X 0.095 um 
    Offset Y 0.095 um 
    Wire Width 0.070 um 
    Spacing 0.070 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer via2 Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer via2
        ------------------------------
                Vias in via2 Default 
                  M3_M2_viaC     Yes 
                  M3_M2_viaB     Yes 
                   M3_M2_via     Yes 
    ------------------------------
    Layer metal2 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 0.190 um 
    Wire Pitch Y 0.190 um 
    Offset X 0.095 um 
    Offset Y 0.095 um 
    Wire Width 0.070 um 
    Spacing 0.075 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer via1 Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer via1
        ------------------------------
                Vias in via1 Default 
                  M2_M1_viaC     Yes 
                  M2_M1_viaB     Yes 
                   M2_M1_via     Yes 
    ------------------------------
    Layer metal1 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 0.190 um 
    Wire Pitch Y 0.190 um 
    Offset X 0.095 um 
    Offset Y 0.095 um 
    Wire Width 0.065 um 
    Spacing 0.065 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer contact Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer contact
        ------------------------------ 
    ------------------------------
    Layer M0 Information
    ------------------------------
    Type Masterslice 
# Pins without Physical Port: 0 
# Pins in Library without Timing Lib: 
    ------------------------------
    Pins in Library without timing lib
    ------------------------------
               Cell Name     List of Pin Name 
                 OAI22X1                    A 
                 OAI22X1                    B 
                 OAI22X1                    C 
                 OAI22X1                    D 
                 OAI22X1                    Y 
# Pins Missing Direction: 0 
Antenna Summary Report: 
    General Caution:
        1) All Antenna Constructs are absent for the layer section of LEF.
        2) All Antenna Constructs are absent for the macro section of LEF.
# Cells Missing LEF Info: 0 
# Cells with Dimension Errors: 
    ------------------------------
    Size of cell is not an integer multiple of its site
    ------------------------------
               Cell Name       Tech Site name 
                  AND2X2             CoreSite 
                 AOI21X1             CoreSite 
                 CLKBUF1             CoreSite 
                 CLKBUF2             CoreSite 
                 CLKBUF3             CoreSite 
                DFFNEGX1             CoreSite 
                    FAX1             CoreSite 
                    HAX1             CoreSite 
                   INVX1             CoreSite 
                   INVX2             CoreSite 
                   INVX8             CoreSite 
                   LATCH             CoreSite 
                 NAND3X1             CoreSite 
                  NOR3X1             CoreSite 
                 OAI21X1             CoreSite 
                   OR2X2             CoreSite 
                  TBUFX1             CoreSite 
                  TBUFX2             CoreSite 
                 XNOR2X1             CoreSite 
                  XOR2X1             CoreSite 

==============================
Netlist Information
==============================
# HFO (>200) Nets: 0 
# No-driven Nets: 
    General Caution:
        1) TODO
    No-driven Nets 
    rd_ptr_p1[4] 
    wr_ptr_p1[4] 
    wr_ptr_bin[4] 
    wr_ptr_ss_bin[4] 
    rd_ptr_ss_bin[4] 
    rd_ptr_bin_4_ 
# Multi-driven Nets: 0 
# Assign Statements: 
    General Caution:
        1) The assignment statements can impact CTS and IPO.
        2) You can use "setDoAssign" properly to slove the problem.
    
    Verilog File Name: /home/scf-21/huayufu/577B/fsm_syn_example/q1/../../FIFO_2clk.enc.dat/FIFO_2clk.v 
    Module Name: bin2gray_SIZE5_0 
    gray[4] = bin[4] 
    
    Verilog File Name: /home/scf-21/huayufu/577B/fsm_syn_example/q1/../../FIFO_2clk.enc.dat/FIFO_2clk.v 
    Module Name: bin2gray_SIZE5_1 
    gray[4] = bin[4] 
    
    Verilog File Name: /home/scf-21/huayufu/577B/fsm_syn_example/q1/../../FIFO_2clk.enc.dat/FIFO_2clk.v 
    Module Name: gray2bin_SIZE5_0 
    bin[4] = gray[4] 
    
    Verilog File Name: /home/scf-21/huayufu/577B/fsm_syn_example/q1/../../FIFO_2clk.enc.dat/FIFO_2clk.v 
    Module Name: gray2bin_SIZE5_1 
    bin[4] = gray[4] 
    
    Verilog File Name: /home/scf-21/huayufu/577B/fsm_syn_example/q1/../../FIFO_2clk.enc.dat/FIFO_2clk.v 
    Module Name: gray2bin_SIZE5_2 
    bin[4] = gray[4] 
    
    Verilog File Name: /home/scf-21/huayufu/577B/fsm_syn_example/q1/../../FIFO_2clk.enc.dat/FIFO_2clk.v 
    Module Name: gray2bin_SIZE5_3 
    bin[4] = gray[4] 
Is Design Uniquified: YES 
# Pins in Netlist without timing lib: 0 

==============================

==============================
: Internal External 
No of Nets:       1164          0 
No of Connections:       2102          0 
Total Net Length (X): 9.2798e+03 0.0000e+00 
Total Net Length (Y): 5.9911e+03 0.0000e+00 
Total Net Length: 1.5271e+04 0.0000e+00 

==============================
Timing Information
==============================
# Clocks in design: 0 
# Generated clocks: 0 
# "dont_use" cells from .libs: 0 
# "dont_touch" cells from .libs: 0 
# Cells in .lib with max_tran: 0 
# Cells in .lib with max_cap: 
    ------------------------------
    Cell List with max_cap
    ------------------------------
               Cell Name Max Capacitance (pf) 
                  AND2X1 0.137429 
                  AND2X2 0.505125 
                 AOI21X1 0.000000 
                 AOI22X1 0.000000 
                   BUFX2 0.518678 
                   BUFX4 0.999277 
                 CLKBUF1 1.017510 
                 CLKBUF2 0.949224 
                 CLKBUF3 0.923974 
                DFFNEGX1 0.499310 
                DFFPOSX1 0.490882 
                   DFFSR 0.000000 
                    FAX1 0.175491 
                    HAX1 0.222356 
                   INVX1 0.238796 
                   INVX2 0.518681 
                   INVX4 1.041050 
                   INVX8 2.081990 
                   LATCH 0.485757 
                  MUX2X1 0.075078 
                 NAND2X1 0.000000 
                 NAND3X1 0.000000 
                  NOR2X1 0.000000 
                  NOR3X1 0.096899 
                 OAI21X1 0.229396 
                   OR2X1 0.070030 
                   OR2X2 0.519729 
                  TBUFX1 0.000000 
                  TBUFX2 0.489120 
                 XNOR2X1 0.228324 
                  XOR2X1 0.223282 
# Cells in .lib with max_fanout: 0 
SDC max_cap: N/A 
SDC max_tran: N/A 
SDC max_fanout: N/A 
Default Ext. Scale Factor: 1.000 
Detail Ext. Scale Factor: 1.000 

==============================
Floorplan/Placement Information
==============================
Total area of Standard cells: 3743.606 um^2 
Total area of Standard cells(Subtracting Physical Cells): 3743.606 um^2 
Total area of Macros: 0.000 um^2 
Total area of Blockages: 0.000 um^2 
Total area of Pad cells: 0.000 um^2 
Total area of Core: 4200.284 um^2 
Total area of Chip: 11035.123 um^2 
Effective Utilization: 1.0012e+00 
Number of Cell Rows: 24 
% Pure Gate Density #1 (Subtracting BLOCKAGES): 89.127% 
% Pure Gate Density #2 (Subtracting BLOCKAGES and Physical Cells): 89.127% 
% Pure Gate Density #3 (Subtracting MACROS): 89.127% 
% Pure Gate Density #4 (Subtracting MACROS and Physical Cells): 89.127% 
% Pure Gate Density #5 (Subtracting MACROS and BLOCKAGES): 89.127% 
% Pure Gate Density #6 (Subtracting MACROS and BLOCKAGES and Physical Cells): 89.127% 
% Core Density (Counting Std Cells and MACROs): 89.127% 
% Core Density #2(Subtracting Physical Cells): 89.127% 
% Chip Density (Counting Std Cells and MACROs and IOs): 33.924% 
% Chip Density #2(Subtracting Physical Cells): 33.924% 
# Macros within 5 sites of IO pad: No 
Macro halo defined?: No 

==============================
Wire Length Distribution
==============================
Total metal1 wire length: 295.1150 um 
Total metal2 wire length: 3789.7425 um 
Total metal3 wire length: 6706.6425 um 
Total metal4 wire length: 2852.0950 um 
Total metal5 wire length: 3240.8650 um 
Total metal6 wire length: 277.5900 um 
Total metal7 wire length: 0.0000 um 
Total metal8 wire length: 0.0000 um 
Total metal9 wire length: 0.0000 um 
Total metal10 wire length: 0.0000 um 
Total wire length: 17162.0500 um 
Average wire length/net: 14.6434 um 
Area of Power Net Distribution: 
    ------------------------------
    Area of Power Net Distribution
    ------------------------------
    Layer Name Area of Power Net Routable Area Percentage 
    metal1 173.5292 4200.2844 4.1314% 
    metal2 0.0000 4200.2844 0.0000% 
    metal3 0.0000 4200.2844 0.0000% 
    metal4 0.0000 4200.2844 0.0000% 
    metal5 0.0000 4200.2844 0.0000% 
    metal6 0.0000 4200.2844 0.0000% 
    metal7 0.0000 4200.2844 0.0000% 
    metal8 0.0000 4200.2844 0.0000% 
    metal9 821.4400 4200.2844 19.5568% 
    metal10 1095.3600 4200.2844 26.0782% 
