# FIFO-UVM
This repository provides a comprehensive SystemVerilog UVM (Universal Verification Methodology) testbench for verifying a parameterized FIFO (First-In-First-Out) design. It includes the RTL design, UVM environment, test sequences, scoreboard, coverage metrics, and formal assertions.
