#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000003066220 .scope module, "mem_test" "mem_test" 2 2;
 .timescale 0 0;
v00000000030c0950_0 .var "addr", 31 0;
v00000000030c0130_0 .var "clock", 0 0;
v00000000030c01d0_0 .var "data_in", 31 0;
v00000000030c0270_0 .net "data_out", 31 0, L_00000000030c3030;  1 drivers
v00000000030c09f0_0 .var "enable", 0 0;
v00000000030c0a90_0 .var "rw", 0 0;
S_0000000003054d60 .scope module, "mem_block" "mem" 2 28, 3 2 0, S_0000000003066220;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "w_data_in_32"
    .port_info 1 /OUTPUT 32 "w_data_out_32"
    .port_info 2 /INPUT 32 "w_addr_32"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "en"
    .port_info 5 /INPUT 1 "clock"
P_0000000003066950 .param/l "MEM_DEPTH" 0 3 2, +C4<00000000000000111101000010010000>;
v0000000003068e90_0 .net *"_s0", 7 0, L_00000000030c1730;  1 drivers
v0000000003054ee0_0 .net *"_s10", 32 0, L_00000000030c2130;  1 drivers
v0000000003054f80_0 .net *"_s12", 7 0, L_00000000030c2d10;  1 drivers
v0000000003055020_0 .net *"_s14", 32 0, L_00000000030c19b0;  1 drivers
L_00000000030c4118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000030c0310_0 .net *"_s17", 0 0, L_00000000030c4118;  1 drivers
L_00000000030c4160 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000000030c0770_0 .net/2u *"_s18", 32 0, L_00000000030c4160;  1 drivers
v00000000030c0b30_0 .net *"_s2", 7 0, L_00000000030c17d0;  1 drivers
v00000000030c0c70_0 .net *"_s20", 32 0, L_00000000030c1f50;  1 drivers
v00000000030c0f90_0 .net *"_s22", 7 0, L_00000000030c1d70;  1 drivers
v00000000030c03b0_0 .net *"_s24", 32 0, L_00000000030c3210;  1 drivers
L_00000000030c41a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000030c0d10_0 .net *"_s27", 0 0, L_00000000030c41a8;  1 drivers
L_00000000030c41f0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000000030c0bd0_0 .net/2u *"_s28", 32 0, L_00000000030c41f0;  1 drivers
v00000000030c06d0_0 .net *"_s30", 32 0, L_00000000030c29f0;  1 drivers
v00000000030c0db0_0 .net *"_s4", 32 0, L_00000000030c24f0;  1 drivers
L_00000000030c4088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000030c0450_0 .net *"_s7", 0 0, L_00000000030c4088;  1 drivers
L_00000000030c40d0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000030c0590_0 .net/2u *"_s8", 32 0, L_00000000030c40d0;  1 drivers
v00000000030c0810_0 .net "clock", 0 0, v00000000030c0130_0;  1 drivers
v00000000030c0e50_0 .net "en", 0 0, v00000000030c09f0_0;  1 drivers
v00000000030c04f0 .array "memory_block", 0 250000, 7 0;
v00000000030c0ef0_0 .net "rw", 0 0, v00000000030c0a90_0;  1 drivers
v00000000030c0090_0 .net "w_addr_32", 31 0, v00000000030c0950_0;  1 drivers
v00000000030c0630_0 .net "w_data_in_32", 31 0, v00000000030c01d0_0;  1 drivers
v00000000030c08b0_0 .net "w_data_out_32", 31 0, L_00000000030c3030;  alias, 1 drivers
E_0000000003066c50 .event posedge, v00000000030c0810_0;
L_00000000030c1730 .array/port v00000000030c04f0, v00000000030c0950_0;
L_00000000030c17d0 .array/port v00000000030c04f0, L_00000000030c2130;
L_00000000030c24f0 .concat [ 32 1 0 0], v00000000030c0950_0, L_00000000030c4088;
L_00000000030c2130 .arith/sum 33, L_00000000030c24f0, L_00000000030c40d0;
L_00000000030c2d10 .array/port v00000000030c04f0, L_00000000030c1f50;
L_00000000030c19b0 .concat [ 32 1 0 0], v00000000030c0950_0, L_00000000030c4118;
L_00000000030c1f50 .arith/sum 33, L_00000000030c19b0, L_00000000030c4160;
L_00000000030c1d70 .array/port v00000000030c04f0, L_00000000030c29f0;
L_00000000030c3210 .concat [ 32 1 0 0], v00000000030c0950_0, L_00000000030c41a8;
L_00000000030c29f0 .arith/sum 33, L_00000000030c3210, L_00000000030c41f0;
L_00000000030c3030 .concat [ 8 8 8 8], L_00000000030c1d70, L_00000000030c2d10, L_00000000030c17d0, L_00000000030c1730;
    .scope S_0000000003054d60;
T_0 ;
    %wait E_0000000003066c50;
    %load/vec4 v00000000030c0e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v00000000030c0ef0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000000030c0630_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000000030c0090_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000030c04f0, 0, 4;
    %load/vec4 v00000000030c0630_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000000030c0090_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000030c04f0, 0, 4;
    %load/vec4 v00000000030c0630_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000000030c0090_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000030c04f0, 0, 4;
    %load/vec4 v00000000030c0630_0;
    %parti/s 8, 24, 6;
    %ix/getv 3, v00000000030c0090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000030c04f0, 0, 4;
T_0.2 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000003066220;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000030c0130_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000000003066220;
T_2 ;
    %vpi_call 2 9 "$dumpfile", "mem_test.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars", 32'sb00000000000000000000000000000000, v00000000030c0130_0 {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, v00000000030c0950_0 {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, v00000000030c01d0_0 {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, v00000000030c0270_0 {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, v00000000030c0a90_0 {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, v00000000030c09f0_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000030c09f0_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000030c0950_0, 0, 32;
    %pushi/vec4 2882382797, 0, 32;
    %store/vec4 v00000000030c01d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000030c0a90_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000000030c0950_0, 0, 32;
    %pushi/vec4 3740983034, 0, 32;
    %store/vec4 v00000000030c01d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000030c0a90_0, 0, 1;
    %delay 25, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v00000000030c0950_0, 0, 32;
    %pushi/vec4 305402420, 0, 32;
    %store/vec4 v00000000030c01d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000030c0a90_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000030c0a90_0, 0, 1;
    %delay 35, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000030c0950_0, 0, 32;
    %delay 40, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000000030c0950_0, 0, 32;
    %delay 45, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v00000000030c0950_0, 0, 32;
    %delay 50, 0;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000000003066220;
T_3 ;
    %delay 2, 0;
    %load/vec4 v00000000030c0130_0;
    %inv;
    %store/vec4 v00000000030c0130_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000003066220;
T_4 ;
    %wait E_0000000003066c50;
    %vpi_call 2 42 "$display", "Addr:%h, Data_in:%h, Data_out:%h", v00000000030c0950_0, v00000000030c01d0_0, v00000000030c0270_0 {0 0 0};
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "mem_test.v";
    "./mem.v";
