Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jan  3 11:02:26 2019
| Host         : ASUSANTI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.083        0.000                      0                   48        0.148        0.000                      0                   48        5.250        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.750}      11.500          86.957          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.083        0.000                      0                   48        0.148        0.000                      0                   48        5.250        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 p_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            p[14]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            11.500ns  (sys_clk_pin rise@11.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 4.026ns (72.470%)  route 1.530ns (27.530%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.500 - 11.500 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  p_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  p_reg_reg[14]/Q
                         net (fo=1, routed)           1.530     7.311    p_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    10.882 r  p_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.882    p[14]
    V12                                                               r  p[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.500    11.500 r  
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.035    11.465    
                         output delay                -0.500    10.965    
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -10.882    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 p_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            p[15]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            11.500ns  (sys_clk_pin rise@11.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.554ns  (logic 4.025ns (72.463%)  route 1.530ns (27.537%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.500 - 11.500 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.724     5.327    clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  p_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  p_reg_reg[15]/Q
                         net (fo=1, routed)           1.530     7.312    p_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569    10.881 r  p_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.881    p[15]
    V11                                                               r  p[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.500    11.500 r  
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.035    11.465    
                         output delay                -0.500    10.965    
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -10.881    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 p_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            p[13]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            11.500ns  (sys_clk_pin rise@11.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 4.010ns (72.389%)  route 1.530ns (27.611%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.500 - 11.500 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  p_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  p_reg_reg[13]/Q
                         net (fo=1, routed)           1.530     7.313    p_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    10.867 r  p_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.867    p[13]
    V14                                                               r  p[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.500    11.500 r  
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.035    11.465    
                         output delay                -0.500    10.965    
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 p_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            p[10]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            11.500ns  (sys_clk_pin rise@11.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 4.008ns (72.381%)  route 1.530ns (27.619%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.500 - 11.500 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  p_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  p_reg_reg[10]/Q
                         net (fo=1, routed)           1.530     7.313    p_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    10.866 r  p_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.866    p[10]
    U14                                                               r  p[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.500    11.500 r  
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.035    11.465    
                         output delay                -0.500    10.965    
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -10.866    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 p_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            p[7]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            11.500ns  (sys_clk_pin rise@11.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.541ns  (logic 4.011ns (72.395%)  route 1.530ns (27.605%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.500 - 11.500 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  p_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  p_reg_reg[7]/Q
                         net (fo=1, routed)           1.530     7.308    p_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    10.863 r  p_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.863    p[7]
    U16                                                               r  p[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.500    11.500 r  
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.035    11.465    
                         output delay                -0.500    10.965    
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -10.863    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 p_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            p[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            11.500ns  (sys_clk_pin rise@11.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.541ns  (logic 4.011ns (72.394%)  route 1.530ns (27.606%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.500 - 11.500 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.717     5.320    clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  p_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  p_reg_reg[6]/Q
                         net (fo=1, routed)           1.530     7.305    p_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    10.860 r  p_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.860    p[6]
    U17                                                               r  p[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.500    11.500 r  
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.035    11.465    
                         output delay                -0.500    10.965    
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 p_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            p[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            11.500ns  (sys_clk_pin rise@11.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 4.008ns (72.378%)  route 1.530ns (27.622%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.500 - 11.500 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  p_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  p_reg_reg[5]/Q
                         net (fo=1, routed)           1.530     7.308    p_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    10.860 r  p_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.860    p[5]
    V17                                                               r  p[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.500    11.500 r  
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.035    11.465    
                         output delay                -0.500    10.965    
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 p_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            p[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            11.500ns  (sys_clk_pin rise@11.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 4.008ns (72.377%)  route 1.530ns (27.623%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.500 - 11.500 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  p_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  p_reg_reg[4]/Q
                         net (fo=1, routed)           1.530     7.308    p_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    10.860 r  p_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.860    p[4]
    R18                                                               r  p[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.500    11.500 r  
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.035    11.465    
                         output delay                -0.500    10.965    
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 p_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            p[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            11.500ns  (sys_clk_pin rise@11.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 4.007ns (72.371%)  route 1.530ns (27.629%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.500 - 11.500 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  p_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  p_reg_reg[3]/Q
                         net (fo=1, routed)           1.530     7.306    p_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    10.857 r  p_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.857    p[3]
    N14                                                               r  p[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.500    11.500 r  
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.035    11.465    
                         output delay                -0.500    10.965    
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 p_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            p[12]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            11.500ns  (sys_clk_pin rise@11.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 4.008ns (72.377%)  route 1.530ns (27.623%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.500 - 11.500 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.714     5.317    clk_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  p_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  p_reg_reg[12]/Q
                         net (fo=1, routed)           1.530     7.302    p_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    10.854 r  p_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.854    p[12]
    V15                                                               r  p[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.500    11.500 r  
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.035    11.465    
                         output delay                -0.500    10.965    
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -10.854    
  -------------------------------------------------------------------
                         slack                                  0.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 b[2]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            b_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 1.412ns (25.265%)  route 4.175ns (74.735%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.308ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    R16                                               0.000     0.100 r  b[2] (IN)
                         net (fo=0)                   0.000     0.100    b[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.412     1.512 r  b_IBUF[2]_inst/O
                         net (fo=1, routed)           4.175     5.687    b_IBUF[2]
    SLICE_X0Y75          FDRE                                         r  b_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.705     5.308    clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  b_reg_reg[2]/C
                         clock pessimism              0.000     5.308    
                         clock uncertainty            0.035     5.343    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.196     5.539    b_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.539    
                         arrival time                           5.687    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 b[6]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            b_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.607ns  (logic 1.439ns (25.666%)  route 4.168ns (74.334%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    U11                                               0.000     0.100 r  b[6] (IN)
                         net (fo=0)                   0.000     0.100    b[6]
    U11                  IBUF (Prop_ibuf_I_O)         1.439     1.539 r  b_IBUF[6]_inst/O
                         net (fo=1, routed)           4.168     5.707    b_IBUF[6]
    SLICE_X0Y79          FDRE                                         r  b_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.712     5.315    clk_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  b_reg_reg[6]/C
                         clock pessimism              0.000     5.315    
                         clock uncertainty            0.035     5.350    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.192     5.542    b_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.542    
                         arrival time                           5.707    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 b[5]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            b_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 1.452ns (25.949%)  route 4.145ns (74.051%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    U12                                               0.000     0.100 r  b[5] (IN)
                         net (fo=0)                   0.000     0.100    b[5]
    U12                  IBUF (Prop_ibuf_I_O)         1.452     1.552 r  b_IBUF[5]_inst/O
                         net (fo=1, routed)           4.145     5.697    b_IBUF[5]
    SLICE_X0Y77          FDRE                                         r  b_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.708     5.311    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  b_reg_reg[5]/C
                         clock pessimism              0.000     5.311    
                         clock uncertainty            0.035     5.346    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.180     5.526    b_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.526    
                         arrival time                           5.697    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 a[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            a_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 1.409ns (25.037%)  route 4.219ns (74.963%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    L16                                               0.000     0.100 r  a[1] (IN)
                         net (fo=0)                   0.000     0.100    a[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.409     1.509 r  a_IBUF[1]_inst/O
                         net (fo=1, routed)           4.219     5.728    a_IBUF[1]
    SLICE_X0Y86          FDRE                                         r  a_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  a_reg_reg[1]/C
                         clock pessimism              0.000     5.323    
                         clock uncertainty            0.035     5.358    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.192     5.550    a_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.550    
                         arrival time                           5.728    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 b[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            b_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 0.833ns (14.891%)  route 4.764ns (85.109%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.232ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    U8                                                0.000     0.100 r  b[1] (IN)
                         net (fo=0)                   0.000     0.100    b[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.833     0.933 r  b_IBUF[1]_inst/O
                         net (fo=1, routed)           4.764     5.697    b_IBUF[1]
    SLICE_X10Y73         FDRE                                         r  b_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.629     5.232    clk_IBUF_BUFG
    SLICE_X10Y73         FDRE                                         r  b_reg_reg[1]/C
                         clock pessimism              0.000     5.232    
                         clock uncertainty            0.035     5.267    
    SLICE_X10Y73         FDRE (Hold_fdre_C_D)         0.243     5.510    b_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.510    
                         arrival time                           5.697    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 a[2]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            a_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 1.415ns (25.054%)  route 4.231ns (74.946%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    M13                                               0.000     0.100 r  a[2] (IN)
                         net (fo=0)                   0.000     0.100    a[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.415     1.515 r  a_IBUF[2]_inst/O
                         net (fo=1, routed)           4.231     5.746    a_IBUF[2]
    SLICE_X1Y84          FDRE                                         r  a_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  a_reg_reg[2]/C
                         clock pessimism              0.000     5.321    
                         clock uncertainty            0.035     5.356    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.199     5.555    a_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.555    
                         arrival time                           5.746    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 a[4]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            a_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 1.422ns (25.254%)  route 4.208ns (74.746%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    R17                                               0.000     0.100 r  a[4] (IN)
                         net (fo=0)                   0.000     0.100    a[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.422     1.522 r  a_IBUF[4]_inst/O
                         net (fo=1, routed)           4.208     5.730    a_IBUF[4]
    SLICE_X0Y77          FDRE                                         r  a_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.708     5.311    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  a_reg_reg[4]/C
                         clock pessimism              0.000     5.311    
                         clock uncertainty            0.035     5.346    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.192     5.538    a_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.538    
                         arrival time                           5.730    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 a[7]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            a_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.275ns (12.096%)  route 2.002ns (87.904%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    R13                                               0.000     0.100 r  a[7] (IN)
                         net (fo=0)                   0.000     0.100    a[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.375 r  a_IBUF[7]_inst/O
                         net (fo=1, routed)           2.002     2.377    a_IBUF[7]
    SLICE_X0Y86          FDRE                                         r  a_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  a_reg_reg[7]/C
                         clock pessimism              0.000     2.037    
                         clock uncertainty            0.035     2.072    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.066     2.138    a_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 b[7]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            b_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 1.453ns (25.553%)  route 4.234ns (74.447%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    V10                                               0.000     0.100 r  b[7] (IN)
                         net (fo=0)                   0.000     0.100    b[7]
    V10                  IBUF (Prop_ibuf_I_O)         1.453     1.553 r  b_IBUF[7]_inst/O
                         net (fo=1, routed)           4.234     5.787    b_IBUF[7]
    SLICE_X0Y77          FDRE                                         r  b_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.708     5.311    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  b_reg_reg[7]/C
                         clock pessimism              0.000     5.311    
                         clock uncertainty            0.035     5.346    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.196     5.542    b_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.542    
                         arrival time                           5.787    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 b[3]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Destination:            b_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.750ns period=11.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.701ns  (logic 1.431ns (25.108%)  route 4.269ns (74.892%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    T13                                               0.000     0.100 r  b[3] (IN)
                         net (fo=0)                   0.000     0.100    b[3]
    T13                  IBUF (Prop_ibuf_I_O)         1.431     1.531 r  b_IBUF[3]_inst/O
                         net (fo=1, routed)           4.269     5.801    b_IBUF[3]
    SLICE_X0Y71          FDRE                                         r  b_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.711     5.314    clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  b_reg_reg[3]/C
                         clock pessimism              0.000     5.314    
                         clock uncertainty            0.035     5.349    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.192     5.541    b_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.541    
                         arrival time                           5.801    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.750 }
Period(ns):         11.500
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         11.500      9.345      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         11.500      10.500     SLICE_X1Y83     a_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.500      10.500     SLICE_X0Y86     a_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.500      10.500     SLICE_X1Y84     a_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.500      10.500     SLICE_X0Y75     a_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.500      10.500     SLICE_X0Y77     a_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.500      10.500     SLICE_X1Y85     a_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.500      10.500     SLICE_X0Y75     a_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.500      10.500     SLICE_X0Y86     a_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.500      10.500     SLICE_X10Y76    b_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.750       5.250      SLICE_X1Y69     p_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.750       5.250      SLICE_X1Y68     p_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.750       5.250      SLICE_X1Y57     p_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.750       5.250      SLICE_X1Y115    p_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.750       5.250      SLICE_X1Y67     p_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.750       5.250      SLICE_X1Y83     a_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.750       5.250      SLICE_X1Y84     a_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.750       5.250      SLICE_X1Y102    p_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.750       5.250      SLICE_X1Y84     p_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.750       5.250      SLICE_X1Y66     p_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.750       5.250      SLICE_X1Y83     a_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.750       5.250      SLICE_X1Y84     a_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.750       5.250      SLICE_X0Y75     a_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.750       5.250      SLICE_X0Y77     a_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.750       5.250      SLICE_X0Y75     a_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.750       5.250      SLICE_X10Y76    b_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.750       5.250      SLICE_X10Y73    b_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.750       5.250      SLICE_X0Y75     b_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.750       5.250      SLICE_X12Y85    b_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.750       5.250      SLICE_X0Y77     b_reg_reg[5]/C



