.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* I2C_I2C_FF */
.set I2C_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_I2C_FF__D, CYREG_I2C_D
.set I2C_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_I2C_FF__XCFG, CYREG_I2C_XCFG

/* I2C_I2C_IRQ */
.set I2C_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_I2C_IRQ__INTC_NUMBER, 15
.set I2C_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* LCD_LCDPort */
.set LCD_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT2_AG
.set LCD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_LCDPort__DR, CYREG_PRT2_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT2_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYREG_PRT2_SLW

/* P0_3 */
.set P0_3__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set P0_3__0__MASK, 0x08
.set P0_3__0__PC, CYREG_PRT0_PC3
.set P0_3__0__PORT, 0
.set P0_3__0__SHIFT, 3
.set P0_3__AG, CYREG_PRT0_AG
.set P0_3__AMUX, CYREG_PRT0_AMUX
.set P0_3__BIE, CYREG_PRT0_BIE
.set P0_3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P0_3__BYP, CYREG_PRT0_BYP
.set P0_3__CTL, CYREG_PRT0_CTL
.set P0_3__DM0, CYREG_PRT0_DM0
.set P0_3__DM1, CYREG_PRT0_DM1
.set P0_3__DM2, CYREG_PRT0_DM2
.set P0_3__DR, CYREG_PRT0_DR
.set P0_3__INP_DIS, CYREG_PRT0_INP_DIS
.set P0_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P0_3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P0_3__LCD_EN, CYREG_PRT0_LCD_EN
.set P0_3__MASK, 0x08
.set P0_3__PORT, 0
.set P0_3__PRT, CYREG_PRT0_PRT
.set P0_3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P0_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P0_3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P0_3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P0_3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P0_3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P0_3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P0_3__PS, CYREG_PRT0_PS
.set P0_3__SHIFT, 3
.set P0_3__SLW, CYREG_PRT0_SLW

/* P0_4 */
.set P0_4__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set P0_4__0__MASK, 0x10
.set P0_4__0__PC, CYREG_PRT0_PC4
.set P0_4__0__PORT, 0
.set P0_4__0__SHIFT, 4
.set P0_4__AG, CYREG_PRT0_AG
.set P0_4__AMUX, CYREG_PRT0_AMUX
.set P0_4__BIE, CYREG_PRT0_BIE
.set P0_4__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P0_4__BYP, CYREG_PRT0_BYP
.set P0_4__CTL, CYREG_PRT0_CTL
.set P0_4__DM0, CYREG_PRT0_DM0
.set P0_4__DM1, CYREG_PRT0_DM1
.set P0_4__DM2, CYREG_PRT0_DM2
.set P0_4__DR, CYREG_PRT0_DR
.set P0_4__INP_DIS, CYREG_PRT0_INP_DIS
.set P0_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P0_4__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P0_4__LCD_EN, CYREG_PRT0_LCD_EN
.set P0_4__MASK, 0x10
.set P0_4__PORT, 0
.set P0_4__PRT, CYREG_PRT0_PRT
.set P0_4__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P0_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P0_4__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P0_4__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P0_4__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P0_4__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P0_4__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P0_4__PS, CYREG_PRT0_PS
.set P0_4__SHIFT, 4
.set P0_4__SLW, CYREG_PRT0_SLW

/* P3_1 */
.set P3_1__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set P3_1__0__MASK, 0x02
.set P3_1__0__PC, CYREG_PRT3_PC1
.set P3_1__0__PORT, 3
.set P3_1__0__SHIFT, 1
.set P3_1__AG, CYREG_PRT3_AG
.set P3_1__AMUX, CYREG_PRT3_AMUX
.set P3_1__BIE, CYREG_PRT3_BIE
.set P3_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P3_1__BYP, CYREG_PRT3_BYP
.set P3_1__CTL, CYREG_PRT3_CTL
.set P3_1__DM0, CYREG_PRT3_DM0
.set P3_1__DM1, CYREG_PRT3_DM1
.set P3_1__DM2, CYREG_PRT3_DM2
.set P3_1__DR, CYREG_PRT3_DR
.set P3_1__INP_DIS, CYREG_PRT3_INP_DIS
.set P3_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P3_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P3_1__LCD_EN, CYREG_PRT3_LCD_EN
.set P3_1__MASK, 0x02
.set P3_1__PORT, 3
.set P3_1__PRT, CYREG_PRT3_PRT
.set P3_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P3_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P3_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P3_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P3_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P3_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P3_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P3_1__PS, CYREG_PRT3_PS
.set P3_1__SHIFT, 1
.set P3_1__SLW, CYREG_PRT3_SLW

/* P3_2 */
.set P3_2__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set P3_2__0__MASK, 0x04
.set P3_2__0__PC, CYREG_PRT3_PC2
.set P3_2__0__PORT, 3
.set P3_2__0__SHIFT, 2
.set P3_2__AG, CYREG_PRT3_AG
.set P3_2__AMUX, CYREG_PRT3_AMUX
.set P3_2__BIE, CYREG_PRT3_BIE
.set P3_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P3_2__BYP, CYREG_PRT3_BYP
.set P3_2__CTL, CYREG_PRT3_CTL
.set P3_2__DM0, CYREG_PRT3_DM0
.set P3_2__DM1, CYREG_PRT3_DM1
.set P3_2__DM2, CYREG_PRT3_DM2
.set P3_2__DR, CYREG_PRT3_DR
.set P3_2__INP_DIS, CYREG_PRT3_INP_DIS
.set P3_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P3_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P3_2__LCD_EN, CYREG_PRT3_LCD_EN
.set P3_2__MASK, 0x04
.set P3_2__PORT, 3
.set P3_2__PRT, CYREG_PRT3_PRT
.set P3_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P3_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P3_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P3_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P3_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P3_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P3_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P3_2__PS, CYREG_PRT3_PS
.set P3_2__SHIFT, 2
.set P3_2__SLW, CYREG_PRT3_SLW

/* P3_3 */
.set P3_3__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set P3_3__0__MASK, 0x08
.set P3_3__0__PC, CYREG_PRT3_PC3
.set P3_3__0__PORT, 3
.set P3_3__0__SHIFT, 3
.set P3_3__AG, CYREG_PRT3_AG
.set P3_3__AMUX, CYREG_PRT3_AMUX
.set P3_3__BIE, CYREG_PRT3_BIE
.set P3_3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P3_3__BYP, CYREG_PRT3_BYP
.set P3_3__CTL, CYREG_PRT3_CTL
.set P3_3__DM0, CYREG_PRT3_DM0
.set P3_3__DM1, CYREG_PRT3_DM1
.set P3_3__DM2, CYREG_PRT3_DM2
.set P3_3__DR, CYREG_PRT3_DR
.set P3_3__INP_DIS, CYREG_PRT3_INP_DIS
.set P3_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P3_3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P3_3__LCD_EN, CYREG_PRT3_LCD_EN
.set P3_3__MASK, 0x08
.set P3_3__PORT, 3
.set P3_3__PRT, CYREG_PRT3_PRT
.set P3_3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P3_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P3_3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P3_3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P3_3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P3_3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P3_3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P3_3__PS, CYREG_PRT3_PS
.set P3_3__SHIFT, 3
.set P3_3__SLW, CYREG_PRT3_SLW

/* P3_4 */
.set P3_4__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set P3_4__0__MASK, 0x10
.set P3_4__0__PC, CYREG_PRT3_PC4
.set P3_4__0__PORT, 3
.set P3_4__0__SHIFT, 4
.set P3_4__AG, CYREG_PRT3_AG
.set P3_4__AMUX, CYREG_PRT3_AMUX
.set P3_4__BIE, CYREG_PRT3_BIE
.set P3_4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P3_4__BYP, CYREG_PRT3_BYP
.set P3_4__CTL, CYREG_PRT3_CTL
.set P3_4__DM0, CYREG_PRT3_DM0
.set P3_4__DM1, CYREG_PRT3_DM1
.set P3_4__DM2, CYREG_PRT3_DM2
.set P3_4__DR, CYREG_PRT3_DR
.set P3_4__INP_DIS, CYREG_PRT3_INP_DIS
.set P3_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P3_4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P3_4__LCD_EN, CYREG_PRT3_LCD_EN
.set P3_4__MASK, 0x10
.set P3_4__PORT, 3
.set P3_4__PRT, CYREG_PRT3_PRT
.set P3_4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P3_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P3_4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P3_4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P3_4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P3_4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P3_4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P3_4__PS, CYREG_PRT3_PS
.set P3_4__SHIFT, 4
.set P3_4__SLW, CYREG_PRT3_SLW

/* P6_1 */
.set P6_1__0__INTTYPE, CYREG_PICU6_INTTYPE1
.set P6_1__0__MASK, 0x02
.set P6_1__0__PC, CYREG_PRT6_PC1
.set P6_1__0__PORT, 6
.set P6_1__0__SHIFT, 1
.set P6_1__AG, CYREG_PRT6_AG
.set P6_1__AMUX, CYREG_PRT6_AMUX
.set P6_1__BIE, CYREG_PRT6_BIE
.set P6_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set P6_1__BYP, CYREG_PRT6_BYP
.set P6_1__CTL, CYREG_PRT6_CTL
.set P6_1__DM0, CYREG_PRT6_DM0
.set P6_1__DM1, CYREG_PRT6_DM1
.set P6_1__DM2, CYREG_PRT6_DM2
.set P6_1__DR, CYREG_PRT6_DR
.set P6_1__INP_DIS, CYREG_PRT6_INP_DIS
.set P6_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set P6_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set P6_1__LCD_EN, CYREG_PRT6_LCD_EN
.set P6_1__MASK, 0x02
.set P6_1__PORT, 6
.set P6_1__PRT, CYREG_PRT6_PRT
.set P6_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set P6_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set P6_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set P6_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set P6_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set P6_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set P6_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set P6_1__PS, CYREG_PRT6_PS
.set P6_1__SHIFT, 1
.set P6_1__SLW, CYREG_PRT6_SLW

/* P15_5 */
.set P15_5__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set P15_5__0__MASK, 0x20
.set P15_5__0__PC, CYREG_IO_PC_PRT15_PC5
.set P15_5__0__PORT, 15
.set P15_5__0__SHIFT, 5
.set P15_5__AG, CYREG_PRT15_AG
.set P15_5__AMUX, CYREG_PRT15_AMUX
.set P15_5__BIE, CYREG_PRT15_BIE
.set P15_5__BIT_MASK, CYREG_PRT15_BIT_MASK
.set P15_5__BYP, CYREG_PRT15_BYP
.set P15_5__CTL, CYREG_PRT15_CTL
.set P15_5__DM0, CYREG_PRT15_DM0
.set P15_5__DM1, CYREG_PRT15_DM1
.set P15_5__DM2, CYREG_PRT15_DM2
.set P15_5__DR, CYREG_PRT15_DR
.set P15_5__INP_DIS, CYREG_PRT15_INP_DIS
.set P15_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set P15_5__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set P15_5__LCD_EN, CYREG_PRT15_LCD_EN
.set P15_5__MASK, 0x20
.set P15_5__PORT, 15
.set P15_5__PRT, CYREG_PRT15_PRT
.set P15_5__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set P15_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set P15_5__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set P15_5__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set P15_5__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set P15_5__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set P15_5__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set P15_5__PS, CYREG_PRT15_PS
.set P15_5__SHIFT, 5
.set P15_5__SLW, CYREG_PRT15_SLW

/* SCL_1 */
.set SCL_1__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set SCL_1__0__MASK, 0x10
.set SCL_1__0__PC, CYREG_PRT12_PC4
.set SCL_1__0__PORT, 12
.set SCL_1__0__SHIFT, 4
.set SCL_1__AG, CYREG_PRT12_AG
.set SCL_1__BIE, CYREG_PRT12_BIE
.set SCL_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL_1__BYP, CYREG_PRT12_BYP
.set SCL_1__DM0, CYREG_PRT12_DM0
.set SCL_1__DM1, CYREG_PRT12_DM1
.set SCL_1__DM2, CYREG_PRT12_DM2
.set SCL_1__DR, CYREG_PRT12_DR
.set SCL_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL_1__MASK, 0x10
.set SCL_1__PORT, 12
.set SCL_1__PRT, CYREG_PRT12_PRT
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL_1__PS, CYREG_PRT12_PS
.set SCL_1__SHIFT, 4
.set SCL_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL_1__SLW, CYREG_PRT12_SLW

/* SDA_1 */
.set SDA_1__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set SDA_1__0__MASK, 0x20
.set SDA_1__0__PC, CYREG_PRT12_PC5
.set SDA_1__0__PORT, 12
.set SDA_1__0__SHIFT, 5
.set SDA_1__AG, CYREG_PRT12_AG
.set SDA_1__BIE, CYREG_PRT12_BIE
.set SDA_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA_1__BYP, CYREG_PRT12_BYP
.set SDA_1__DM0, CYREG_PRT12_DM0
.set SDA_1__DM1, CYREG_PRT12_DM1
.set SDA_1__DM2, CYREG_PRT12_DM2
.set SDA_1__DR, CYREG_PRT12_DR
.set SDA_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA_1__MASK, 0x20
.set SDA_1__PORT, 12
.set SDA_1__PRT, CYREG_PRT12_PRT
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA_1__PS, CYREG_PRT12_PS
.set SDA_1__SHIFT, 5
.set SDA_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA_1__SLW, CYREG_PRT12_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* isr_INT1 */
.set isr_INT1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_INT1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_INT1__INTC_MASK, 0x01
.set isr_INT1__INTC_NUMBER, 0
.set isr_INT1__INTC_PRIOR_NUM, 7
.set isr_INT1__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set isr_INT1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_INT1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_INT2 */
.set isr_INT2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_INT2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_INT2__INTC_MASK, 0x02
.set isr_INT2__INTC_NUMBER, 1
.set isr_INT2__INTC_PRIOR_NUM, 7
.set isr_INT2__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr_INT2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_INT2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ms_Clock */
.set ms_Clock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ms_Clock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ms_Clock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ms_Clock__CFG2_SRC_SEL_MASK, 0x07
.set ms_Clock__INDEX, 0x00
.set ms_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ms_Clock__PM_ACT_MSK, 0x01
.set ms_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ms_Clock__PM_STBY_MSK, 0x01

/* isr_ms_tick */
.set isr_ms_tick__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_ms_tick__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_ms_tick__INTC_MASK, 0x10
.set isr_ms_tick__INTC_NUMBER, 4
.set isr_ms_tick__INTC_PRIOR_NUM, 7
.set isr_ms_tick__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isr_ms_tick__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_ms_tick__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_ZeroAccel */
.set isr_ZeroAccel__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_ZeroAccel__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_ZeroAccel__INTC_MASK, 0x08
.set isr_ZeroAccel__INTC_NUMBER, 3
.set isr_ZeroAccel__INTC_PRIOR_NUM, 7
.set isr_ZeroAccel__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_ZeroAccel__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_ZeroAccel__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_ResetSteps */
.set isr_ResetSteps__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_ResetSteps__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_ResetSteps__INTC_MASK, 0x04
.set isr_ResetSteps__INTC_NUMBER, 2
.set isr_ResetSteps__INTC_PRIOR_NUM, 7
.set isr_ResetSteps__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_ResetSteps__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_ResetSteps__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000801F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
