vhdl work "H:/Xilinx/project_4/project_4_5/project_4_5.srcs/sources_1/new/i2c_master_bit_ctrl.vhd"
vhdl work "H:/Xilinx/project_4/project_4_5/project_4_5.srcs/sources_1/imports/new/Register.vhd"
vhdl work "H:/Xilinx/project_4/project_4_5/project_4_5.srcs/sources_1/imports/new/ProgramCounter.vhd"
vhdl work "H:/Xilinx/project_4/project_4_5/project_4_5.srcs/sources_1/imports/new/Mux.vhd"
vhdl work "H:/Xilinx/project_4/project_4_5/project_4_5.srcs/sources_1/imports/new/ALU.vhd"
vhdl work "H:/Xilinx/project_4/project_4_5/project_4_5.srcs/sources_1/new/tri-state.vhd"
vhdl work "H:/Xilinx/project_4/project_4_5/project_4_5.srcs/sources_1/new/PWM.vhd"
vhdl work "H:/Xilinx/project_4/project_4_5/project_4_5.srcs/sources_1/new/i2c.vhd"
vhdl work "H:/Xilinx/project_4/project_4_5/project_4_5.srcs/sources_1/imports/new/CPU.vhd"
vhdl work "H:/Xilinx/project_4/project_4_5/project_4_5.srcs/sources_1/imports/new/BRAM.vhd"
vhdl work "H:/Xilinx/project_4/project_4_5/project_4_5.srcs/sources_1/new/oneringtorulethemall.vhd"
vhdl work "H:/Xilinx/project_4/project_4_5/project_4_5.srcs/sim_1/new/ads7830.vhd"
vhdl work "H:/Xilinx/project_4/project_4_5/project_4_5.srcs/sim_1/new/testeverything.vhd"
verilog work C:/Xilinx/14.6/ISE_DS/PlanAhead/data/verilog/src/glbl.v
