
*** Running vivado
    with args -log Basys3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Basys3.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Basys3.tcl -notrace
Command: synth_design -top Basys3 -part xc7a35tcpg236-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11032 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 357.262 ; gain = 99.504
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Basys3' [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:3]
INFO: [Synth 8-6157] synthesizing module 'display' [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/display.v:4]
INFO: [Synth 8-6155] done synthesizing module 'display' (1#1) [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/display.v:4]
INFO: [Synth 8-6157] synthesizing module 'memoria' [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/memoria.v:3]
INFO: [Synth 8-6155] done synthesizing module 'memoria' (2#1) [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/memoria.v:3]
INFO: [Synth 8-6157] synthesizing module 'cont_2' [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/cont_2.v:3]
INFO: [Synth 8-6155] done synthesizing module 'cont_2' (3#1) [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/cont_2.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/clock_divider.v:3]
WARNING: [Synth 8-567] referenced signal 'clock_divide_max' should be on the sensitivity list [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/clock_divider.v:28]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (4#1) [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/clock_divider.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux' (5#1) [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'cont_1' [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/count_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'cont_1' (6#1) [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/count_1.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:47]
INFO: [Synth 8-6157] synthesizing module 'leds_mgmt_2' [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/leds_mgmt_2.v:3]
INFO: [Synth 8-6155] done synthesizing module 'leds_mgmt_2' (7#1) [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/leds_mgmt_2.v:3]
WARNING: [Synth 8-350] instance 'nolabel_line47' of module 'leds_mgmt_2' requires 2 connections, but only 0 given [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:47]
WARNING: [Synth 8-3848] Net JA in module/entity Basys3 does not have driver. [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:9]
WARNING: [Synth 8-3848] Net enable in module/entity Basys3 does not have driver. [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:18]
WARNING: [Synth 8-3848] Net speed in module/entity Basys3 does not have driver. [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Basys3' (8#1) [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:3]
WARNING: [Synth 8-3917] design Basys3 has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Basys3 has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Basys3 has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Basys3 has port an[0] driven by constant 0
WARNING: [Synth 8-3331] design clock_divider has unconnected port clk
WARNING: [Synth 8-3331] design Basys3 has unconnected port JA[7]
WARNING: [Synth 8-3331] design Basys3 has unconnected port JA[6]
WARNING: [Synth 8-3331] design Basys3 has unconnected port JA[5]
WARNING: [Synth 8-3331] design Basys3 has unconnected port JA[4]
WARNING: [Synth 8-3331] design Basys3 has unconnected port JA[3]
WARNING: [Synth 8-3331] design Basys3 has unconnected port JA[2]
WARNING: [Synth 8-3331] design Basys3 has unconnected port JA[1]
WARNING: [Synth 8-3331] design Basys3 has unconnected port JA[0]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[15]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[14]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[13]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[12]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[11]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[10]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[9]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[8]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[0]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[15]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[14]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[13]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[12]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[11]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[10]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[9]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[8]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[7]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[6]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[5]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[4]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[3]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[2]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[1]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 412.668 ; gain = 154.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin nuevo_clock:speed[1] to constant 0 [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:36]
WARNING: [Synth 8-3295] tying undriven pin nuevo_clock:speed[0] to constant 0 [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:36]
WARNING: [Synth 8-3295] tying undriven pin contador1:enable to constant 0 [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:42]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line47:bytes[7] to constant 0 [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:47]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line47:bytes[6] to constant 0 [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:47]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line47:bytes[5] to constant 0 [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:47]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line47:bytes[4] to constant 0 [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:47]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line47:bytes[3] to constant 0 [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:47]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line47:bytes[2] to constant 0 [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:47]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line47:bytes[1] to constant 0 [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:47]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line47:bytes[0] to constant 0 [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:47]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 412.668 ; gain = 154.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 412.668 ; gain = 154.910
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc]
WARNING: [Vivado 12-584] No ports matched 'dp'. [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'bntC_IBUF'. [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:113]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 744.813 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 744.813 ; gain = 487.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 744.813 ; gain = 487.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 744.813 ; gain = 487.055
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'd_reg' [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/cont_2.v:10]
WARNING: [Synth 8-327] inferring latch for variable 'internal_clock_reg' [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/clock_divider.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'clock_divide_counter_reg' [D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/clock_divider.v:29]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 744.813 ; gain = 487.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   3 Input     27 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module display 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
Module cont_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   3 Input     27 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module cont_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module leds_mgmt_2 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (internal_clock_reg) is unused and will be removed from module clock_divider.
WARNING: [Synth 8-3332] Sequential element (clock_divide_counter_reg[26]) is unused and will be removed from module clock_divider.
WARNING: [Synth 8-3332] Sequential element (clock_divide_counter_reg[25]) is unused and will be removed from module clock_divider.
WARNING: [Synth 8-3332] Sequential element (clock_divide_counter_reg[24]) is unused and will be removed from module clock_divider.
WARNING: [Synth 8-3332] Sequential element (clock_divide_counter_reg[23]) is unused and will be removed from module clock_divider.
WARNING: [Synth 8-3332] Sequential element (clock_divide_counter_reg[22]) is unused and will be removed from module clock_divider.
WARNING: [Synth 8-3332] Sequential element (clock_divide_counter_reg[21]) is unused and will be removed from module clock_divider.
WARNING: [Synth 8-3332] Sequential element (clock_divide_counter_reg[20]) is unused and will be removed from module clock_divider.
WARNING: [Synth 8-3332] Sequential element (clock_divide_counter_reg[19]) is unused and will be removed from module clock_divider.
WARNING: [Synth 8-3332] Sequential element (clock_divide_counter_reg[18]) is unused and will be removed from module clock_divider.
WARNING: [Synth 8-3332] Sequential element (clock_divide_counter_reg[17]) is unused and will be removed from module clock_divider.
WARNING: [Synth 8-3332] Sequential element (clock_divide_counter_reg[16]) is unused and will be removed from module clock_divider.
WARNING: [Synth 8-3332] Sequential element (clock_divide_counter_reg[15]) is unused and will be removed from module clock_divider.
WARNING: [Synth 8-3332] Sequential element (clock_divide_counter_reg[14]) is unused and will be removed from module clock_divider.
WARNING: [Synth 8-3332] Sequential element (clock_divide_counter_reg[13]) is unused and will be removed from module clock_divider.
WARNING: [Synth 8-3332] Sequential element (clock_divide_counter_reg[12]) is unused and will be removed from module clock_divider.
WARNING: [Synth 8-3332] Sequential element (clock_divide_counter_reg[11]) is unused and will be removed from module clock_divider.
WARNING: [Synth 8-3332] Sequential element (clock_divide_counter_reg[10]) is unused and will be removed from module clock_divider.
WARNING: [Synth 8-3332] Sequential element (clock_divide_counter_reg[9]) is unused and will be removed from module clock_divider.
WARNING: [Synth 8-3332] Sequential element (clock_divide_counter_reg[8]) is unused and will be removed from module clock_divider.
WARNING: [Synth 8-3332] Sequential element (clock_divide_counter_reg[7]) is unused and will be removed from module clock_divider.
WARNING: [Synth 8-3332] Sequential element (clock_divide_counter_reg[6]) is unused and will be removed from module clock_divider.
WARNING: [Synth 8-3332] Sequential element (clock_divide_counter_reg[5]) is unused and will be removed from module clock_divider.
WARNING: [Synth 8-3332] Sequential element (clock_divide_counter_reg[4]) is unused and will be removed from module clock_divider.
WARNING: [Synth 8-3332] Sequential element (clock_divide_counter_reg[3]) is unused and will be removed from module clock_divider.
WARNING: [Synth 8-3332] Sequential element (clock_divide_counter_reg[2]) is unused and will be removed from module clock_divider.
WARNING: [Synth 8-3332] Sequential element (clock_divide_counter_reg[1]) is unused and will be removed from module clock_divider.
WARNING: [Synth 8-3332] Sequential element (clock_divide_counter_reg[0]) is unused and will be removed from module clock_divider.
WARNING: [Synth 8-3332] Sequential element (direccion_reg[7]) is unused and will be removed from module cont_1.
WARNING: [Synth 8-3332] Sequential element (direccion_reg[6]) is unused and will be removed from module cont_1.
WARNING: [Synth 8-3332] Sequential element (direccion_reg[5]) is unused and will be removed from module cont_1.
WARNING: [Synth 8-3332] Sequential element (direccion_reg[4]) is unused and will be removed from module cont_1.
WARNING: [Synth 8-3332] Sequential element (direccion_reg[3]) is unused and will be removed from module cont_1.
WARNING: [Synth 8-3332] Sequential element (direccion_reg[2]) is unused and will be removed from module cont_1.
WARNING: [Synth 8-3332] Sequential element (direccion_reg[1]) is unused and will be removed from module cont_1.
WARNING: [Synth 8-3332] Sequential element (direccion_reg[0]) is unused and will be removed from module cont_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 744.813 ; gain = 487.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|memoria     | mem        | 256x24        | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 744.813 ; gain = 487.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 744.813 ; gain = 487.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 744.813 ; gain = 487.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 744.813 ; gain = 487.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 744.813 ; gain = 487.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |     5|
|4     |LD    |     2|
|5     |IBUF  |     1|
|6     |OBUF  |    11|
|7     |OBUFT |     8|
+------+------+------+

Report Instance Areas: 
+------+------------+--------+------+
|      |Instance    |Module  |Cells |
+------+------------+--------+------+
|1     |top         |        |    29|
|2     |  display1  |display |     4|
|3     |  contador2 |cont_2  |     4|
+------+------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 744.813 ; gain = 487.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 744.813 ; gain = 154.910
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 744.813 ; gain = 487.055
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 112 Warnings, 11 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 751.930 ; gain = 506.855
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/University/Engineering/8th semester/Digital Lab/lab-digitales/exp2/lab2_digitales/lab2_digitales.runs/synth_2/Basys3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Basys3_utilization_synth.rpt -pb Basys3_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 751.930 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Sep 11 20:40:01 2018...
