digraph "0_linux_3a8b0677fc6180a467e26cc32ce6b0c09a32f9bb@API" {
"1000224" [label="(Call,trace_kvm_pi_irte_update(vcpu->vcpu_id, host_irq, e->gsi,\n\t\t\t\tvcpu_info.vector, vcpu_info.pi_desc_addr, set))"];
"1000105" [label="(MethodParameterIn,unsigned int host_irq)"];
"1000217" [label="(Call,vcpu_info.vector = irq.vector)"];
"1000210" [label="(Call,vcpu_info.pi_desc_addr = __pa(vcpu_to_pi_desc(vcpu)))"];
"1000214" [label="(Call,__pa(vcpu_to_pi_desc(vcpu)))"];
"1000215" [label="(Call,vcpu_to_pi_desc(vcpu))"];
"1000107" [label="(MethodParameterIn,bool set)"];
"1000243" [label="(Call,irq_set_vcpu_affinity(host_irq, &vcpu_info))"];
"1000241" [label="(Call,ret = irq_set_vcpu_affinity(host_irq, &vcpu_info))"];
"1000261" [label="(Call,ret < 0)"];
"1000276" [label="(Return,return ret;)"];
"1000254" [label="(Call,irq_set_vcpu_affinity(host_irq, NULL))"];
"1000252" [label="(Call,ret = irq_set_vcpu_affinity(host_irq, NULL))"];
"1000244" [label="(Identifier,host_irq)"];
"1000226" [label="(Identifier,vcpu)"];
"1000259" [label="(Identifier,vcpu)"];
"1000228" [label="(Identifier,host_irq)"];
"1000105" [label="(MethodParameterIn,unsigned int host_irq)"];
"1000200" [label="(Call,irq_set_vcpu_affinity(host_irq, NULL))"];
"1000235" [label="(Call,vcpu_info.pi_desc_addr)"];
"1000242" [label="(Identifier,ret)"];
"1000108" [label="(Block,)"];
"1000265" [label="(ControlStructure,goto out;)"];
"1000261" [label="(Call,ret < 0)"];
"1000267" [label="(Identifier,ret)"];
"1000253" [label="(Identifier,ret)"];
"1000176" [label="(Block,)"];
"1000266" [label="(Call,ret = 0)"];
"1000216" [label="(Identifier,vcpu)"];
"1000254" [label="(Call,irq_set_vcpu_affinity(host_irq, NULL))"];
"1000219" [label="(Identifier,vcpu_info)"];
"1000239" [label="(ControlStructure,if (set))"];
"1000232" [label="(Call,vcpu_info.vector)"];
"1000240" [label="(Identifier,set)"];
"1000260" [label="(ControlStructure,if (ret < 0))"];
"1000229" [label="(Call,e->gsi)"];
"1000107" [label="(MethodParameterIn,bool set)"];
"1000252" [label="(Call,ret = irq_set_vcpu_affinity(host_irq, NULL))"];
"1000221" [label="(Call,irq.vector)"];
"1000211" [label="(Call,vcpu_info.pi_desc_addr)"];
"1000276" [label="(Return,return ret;)"];
"1000238" [label="(Identifier,set)"];
"1000225" [label="(Call,vcpu->vcpu_id)"];
"1000263" [label="(Literal,0)"];
"1000241" [label="(Call,ret = irq_set_vcpu_affinity(host_irq, &vcpu_info))"];
"1000116" [label="(Call,ret = 0)"];
"1000214" [label="(Call,__pa(vcpu_to_pi_desc(vcpu)))"];
"1000248" [label="(Block,)"];
"1000204" [label="(Call,ret < 0)"];
"1000217" [label="(Call,vcpu_info.vector = irq.vector)"];
"1000224" [label="(Call,trace_kvm_pi_irte_update(vcpu->vcpu_id, host_irq, e->gsi,\n\t\t\t\tvcpu_info.vector, vcpu_info.pi_desc_addr, set))"];
"1000255" [label="(Identifier,host_irq)"];
"1000278" [label="(MethodReturn,static int)"];
"1000256" [label="(Identifier,NULL)"];
"1000277" [label="(Identifier,ret)"];
"1000250" [label="(Call,vcpu_to_pi_desc(vcpu))"];
"1000245" [label="(Call,&vcpu_info)"];
"1000243" [label="(Call,irq_set_vcpu_affinity(host_irq, &vcpu_info))"];
"1000218" [label="(Call,vcpu_info.vector)"];
"1000262" [label="(Identifier,ret)"];
"1000210" [label="(Call,vcpu_info.pi_desc_addr = __pa(vcpu_to_pi_desc(vcpu)))"];
"1000215" [label="(Call,vcpu_to_pi_desc(vcpu))"];
"1000224" -> "1000176"  [label="AST: "];
"1000224" -> "1000238"  [label="CFG: "];
"1000225" -> "1000224"  [label="AST: "];
"1000228" -> "1000224"  [label="AST: "];
"1000229" -> "1000224"  [label="AST: "];
"1000232" -> "1000224"  [label="AST: "];
"1000235" -> "1000224"  [label="AST: "];
"1000238" -> "1000224"  [label="AST: "];
"1000240" -> "1000224"  [label="CFG: "];
"1000224" -> "1000278"  [label="DDG: vcpu_info.vector"];
"1000224" -> "1000278"  [label="DDG: vcpu->vcpu_id"];
"1000224" -> "1000278"  [label="DDG: vcpu_info.pi_desc_addr"];
"1000224" -> "1000278"  [label="DDG: set"];
"1000224" -> "1000278"  [label="DDG: e->gsi"];
"1000224" -> "1000278"  [label="DDG: trace_kvm_pi_irte_update(vcpu->vcpu_id, host_irq, e->gsi,\n\t\t\t\tvcpu_info.vector, vcpu_info.pi_desc_addr, set)"];
"1000105" -> "1000224"  [label="DDG: host_irq"];
"1000217" -> "1000224"  [label="DDG: vcpu_info.vector"];
"1000210" -> "1000224"  [label="DDG: vcpu_info.pi_desc_addr"];
"1000107" -> "1000224"  [label="DDG: set"];
"1000224" -> "1000243"  [label="DDG: host_irq"];
"1000224" -> "1000254"  [label="DDG: host_irq"];
"1000105" -> "1000103"  [label="AST: "];
"1000105" -> "1000278"  [label="DDG: host_irq"];
"1000105" -> "1000200"  [label="DDG: host_irq"];
"1000105" -> "1000243"  [label="DDG: host_irq"];
"1000105" -> "1000254"  [label="DDG: host_irq"];
"1000217" -> "1000176"  [label="AST: "];
"1000217" -> "1000221"  [label="CFG: "];
"1000218" -> "1000217"  [label="AST: "];
"1000221" -> "1000217"  [label="AST: "];
"1000226" -> "1000217"  [label="CFG: "];
"1000217" -> "1000278"  [label="DDG: irq.vector"];
"1000210" -> "1000176"  [label="AST: "];
"1000210" -> "1000214"  [label="CFG: "];
"1000211" -> "1000210"  [label="AST: "];
"1000214" -> "1000210"  [label="AST: "];
"1000219" -> "1000210"  [label="CFG: "];
"1000210" -> "1000278"  [label="DDG: __pa(vcpu_to_pi_desc(vcpu))"];
"1000214" -> "1000210"  [label="DDG: vcpu_to_pi_desc(vcpu)"];
"1000214" -> "1000215"  [label="CFG: "];
"1000215" -> "1000214"  [label="AST: "];
"1000214" -> "1000278"  [label="DDG: vcpu_to_pi_desc(vcpu)"];
"1000215" -> "1000214"  [label="DDG: vcpu"];
"1000215" -> "1000216"  [label="CFG: "];
"1000216" -> "1000215"  [label="AST: "];
"1000215" -> "1000278"  [label="DDG: vcpu"];
"1000215" -> "1000250"  [label="DDG: vcpu"];
"1000107" -> "1000103"  [label="AST: "];
"1000107" -> "1000278"  [label="DDG: set"];
"1000243" -> "1000241"  [label="AST: "];
"1000243" -> "1000245"  [label="CFG: "];
"1000244" -> "1000243"  [label="AST: "];
"1000245" -> "1000243"  [label="AST: "];
"1000241" -> "1000243"  [label="CFG: "];
"1000243" -> "1000278"  [label="DDG: host_irq"];
"1000243" -> "1000278"  [label="DDG: &vcpu_info"];
"1000243" -> "1000241"  [label="DDG: host_irq"];
"1000243" -> "1000241"  [label="DDG: &vcpu_info"];
"1000241" -> "1000239"  [label="AST: "];
"1000242" -> "1000241"  [label="AST: "];
"1000262" -> "1000241"  [label="CFG: "];
"1000241" -> "1000278"  [label="DDG: irq_set_vcpu_affinity(host_irq, &vcpu_info)"];
"1000241" -> "1000261"  [label="DDG: ret"];
"1000261" -> "1000260"  [label="AST: "];
"1000261" -> "1000263"  [label="CFG: "];
"1000262" -> "1000261"  [label="AST: "];
"1000263" -> "1000261"  [label="AST: "];
"1000265" -> "1000261"  [label="CFG: "];
"1000267" -> "1000261"  [label="CFG: "];
"1000261" -> "1000278"  [label="DDG: ret"];
"1000261" -> "1000278"  [label="DDG: ret < 0"];
"1000252" -> "1000261"  [label="DDG: ret"];
"1000261" -> "1000276"  [label="DDG: ret"];
"1000276" -> "1000108"  [label="AST: "];
"1000276" -> "1000277"  [label="CFG: "];
"1000277" -> "1000276"  [label="AST: "];
"1000278" -> "1000276"  [label="CFG: "];
"1000276" -> "1000278"  [label="DDG: <RET>"];
"1000277" -> "1000276"  [label="DDG: ret"];
"1000116" -> "1000276"  [label="DDG: ret"];
"1000266" -> "1000276"  [label="DDG: ret"];
"1000204" -> "1000276"  [label="DDG: ret"];
"1000254" -> "1000252"  [label="AST: "];
"1000254" -> "1000256"  [label="CFG: "];
"1000255" -> "1000254"  [label="AST: "];
"1000256" -> "1000254"  [label="AST: "];
"1000252" -> "1000254"  [label="CFG: "];
"1000254" -> "1000278"  [label="DDG: host_irq"];
"1000254" -> "1000278"  [label="DDG: NULL"];
"1000254" -> "1000252"  [label="DDG: host_irq"];
"1000254" -> "1000252"  [label="DDG: NULL"];
"1000252" -> "1000248"  [label="AST: "];
"1000253" -> "1000252"  [label="AST: "];
"1000259" -> "1000252"  [label="CFG: "];
"1000252" -> "1000278"  [label="DDG: irq_set_vcpu_affinity(host_irq, NULL)"];
}
