|MultiCycleCPU
clk_1 => clk_1.IN2
reset => reset.IN1
enable => enable.IN1
halt_signal => halt_signal.IN1
input_signal[0] => input_signal[0].IN1
input_signal[1] => input_signal[1].IN1
input_signal[2] => input_signal[2].IN1
input_signal[3] => input_signal[3].IN1
current_state[0] << ControlUnit:control_unit.current_state
current_state[1] << ControlUnit:control_unit.current_state
current_state[2] << ControlUnit:control_unit.current_state
computation_result[0] << computation_result[0].DB_MAX_OUTPUT_PORT_TYPE
computation_result[1] << computation_result[1].DB_MAX_OUTPUT_PORT_TYPE
computation_result[2] << computation_result[2].DB_MAX_OUTPUT_PORT_TYPE
computation_result[3] << computation_result[3].DB_MAX_OUTPUT_PORT_TYPE
computation_result[4] << computation_result[4].DB_MAX_OUTPUT_PORT_TYPE
computation_result[5] << computation_result[5].DB_MAX_OUTPUT_PORT_TYPE
computation_result[6] << computation_result[6].DB_MAX_OUTPUT_PORT_TYPE
computation_result[7] << computation_result[7].DB_MAX_OUTPUT_PORT_TYPE
computation_result[8] << computation_result[8].DB_MAX_OUTPUT_PORT_TYPE
computation_result[9] << computation_result[9].DB_MAX_OUTPUT_PORT_TYPE
computation_result[10] << computation_result[10].DB_MAX_OUTPUT_PORT_TYPE
computation_result[11] << computation_result[11].DB_MAX_OUTPUT_PORT_TYPE
computation_result[12] << computation_result[12].DB_MAX_OUTPUT_PORT_TYPE
computation_result[13] << computation_result[13].DB_MAX_OUTPUT_PORT_TYPE
computation_result[14] << computation_result[14].DB_MAX_OUTPUT_PORT_TYPE
computation_result[15] << computation_result[15].DB_MAX_OUTPUT_PORT_TYPE
computation_result[16] << computation_result[16].DB_MAX_OUTPUT_PORT_TYPE
computation_result[17] << computation_result[17].DB_MAX_OUTPUT_PORT_TYPE
computation_result[18] << computation_result[18].DB_MAX_OUTPUT_PORT_TYPE
computation_result[19] << computation_result[19].DB_MAX_OUTPUT_PORT_TYPE
computation_result[20] << computation_result[20].DB_MAX_OUTPUT_PORT_TYPE
computation_result[21] << computation_result[21].DB_MAX_OUTPUT_PORT_TYPE
computation_result[22] << computation_result[22].DB_MAX_OUTPUT_PORT_TYPE
computation_result[23] << computation_result[23].DB_MAX_OUTPUT_PORT_TYPE
computation_result[24] << computation_result[24].DB_MAX_OUTPUT_PORT_TYPE
computation_result[25] << computation_result[25].DB_MAX_OUTPUT_PORT_TYPE
computation_result[26] << computation_result[26].DB_MAX_OUTPUT_PORT_TYPE
computation_result[27] << computation_result[27].DB_MAX_OUTPUT_PORT_TYPE
computation_result[28] << computation_result[28].DB_MAX_OUTPUT_PORT_TYPE
computation_result[29] << computation_result[29].DB_MAX_OUTPUT_PORT_TYPE
computation_result[30] << computation_result[30].DB_MAX_OUTPUT_PORT_TYPE
computation_result[31] << computation_result[31].DB_MAX_OUTPUT_PORT_TYPE
display_out_1[0] << Display:display_module.display_out_1
display_out_1[1] << Display:display_module.display_out_1
display_out_1[2] << Display:display_module.display_out_1
display_out_1[3] << Display:display_module.display_out_1
display_out_1[4] << Display:display_module.display_out_1
display_out_1[5] << Display:display_module.display_out_1
display_out_1[6] << Display:display_module.display_out_1
display_out_2[0] << Display:display_module.display_out_2
display_out_2[1] << Display:display_module.display_out_2
display_out_2[2] << Display:display_module.display_out_2
display_out_2[3] << Display:display_module.display_out_2
display_out_2[4] << Display:display_module.display_out_2
display_out_2[5] << Display:display_module.display_out_2
display_out_2[6] << Display:display_module.display_out_2
display_out_3[0] << Display:display_module.display_out_3
display_out_3[1] << Display:display_module.display_out_3
display_out_3[2] << Display:display_module.display_out_3
display_out_3[3] << Display:display_module.display_out_3
display_out_3[4] << Display:display_module.display_out_3
display_out_3[5] << Display:display_module.display_out_3
display_out_3[6] << Display:display_module.display_out_3
display_out_4[0] << Display:display_module.display_out_4
display_out_4[1] << Display:display_module.display_out_4
display_out_4[2] << Display:display_module.display_out_4
display_out_4[3] << Display:display_module.display_out_4
display_out_4[4] << Display:display_module.display_out_4
display_out_4[5] << Display:display_module.display_out_4
display_out_4[6] << Display:display_module.display_out_4
display_out_5[0] << Display:display_module.display_out_5
display_out_5[1] << Display:display_module.display_out_5
display_out_5[2] << Display:display_module.display_out_5
display_out_5[3] << Display:display_module.display_out_5
display_out_5[4] << Display:display_module.display_out_5
display_out_5[5] << Display:display_module.display_out_5
display_out_5[6] << Display:display_module.display_out_5
display_out_6[0] << Display:display_module.display_out_6
display_out_6[1] << Display:display_module.display_out_6
display_out_6[2] << Display:display_module.display_out_6
display_out_6[3] << Display:display_module.display_out_6
display_out_6[4] << Display:display_module.display_out_6
display_out_6[5] << Display:display_module.display_out_6
display_out_6[6] << Display:display_module.display_out_6
display_out_7[0] << Display:display_module.display_out_7
display_out_7[1] << Display:display_module.display_out_7
display_out_7[2] << Display:display_module.display_out_7
display_out_7[3] << Display:display_module.display_out_7
display_out_7[4] << Display:display_module.display_out_7
display_out_7[5] << Display:display_module.display_out_7
display_out_7[6] << Display:display_module.display_out_7
display_out_8[0] << Display:display_module.display_out_8
display_out_8[1] << Display:display_module.display_out_8
display_out_8[2] << Display:display_module.display_out_8
display_out_8[3] << Display:display_module.display_out_8
display_out_8[4] << Display:display_module.display_out_8
display_out_8[5] << Display:display_module.display_out_8
display_out_8[6] << Display:display_module.display_out_8


|MultiCycleCPU|InputSignal:InputSignal_module
input_signal[0] => input_data[0]$latch.DATAIN
input_signal[1] => input_data[1]$latch.DATAIN
input_signal[2] => input_data[2]$latch.DATAIN
input_signal[3] => input_data[3]$latch.DATAIN
input_number_select => input_data[0]$latch.LATCH_ENABLE
input_number_select => input_data[1]$latch.LATCH_ENABLE
input_number_select => input_data[2]$latch.LATCH_ENABLE
input_number_select => input_data[3]$latch.LATCH_ENABLE
output_number_select => ~NO_FANOUT~
input_data[0] <= input_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
input_data[1] <= input_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
input_data[2] <= input_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
input_data[3] <= input_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
show_computation_result <= <VCC>


|MultiCycleCPU|Display:display_module
computation_result[0] => Div0.IN55
computation_result[0] => Mod0.IN55
computation_result[1] => Div0.IN54
computation_result[1] => Mod0.IN54
computation_result[2] => Div0.IN53
computation_result[2] => Mod0.IN53
computation_result[3] => Div0.IN52
computation_result[3] => Mod0.IN52
computation_result[4] => Div0.IN51
computation_result[4] => Mod0.IN51
computation_result[5] => Div0.IN50
computation_result[5] => Mod0.IN50
computation_result[6] => Div0.IN49
computation_result[6] => Mod0.IN49
computation_result[7] => Div0.IN48
computation_result[7] => Mod0.IN48
computation_result[8] => Div0.IN47
computation_result[8] => Mod0.IN47
computation_result[9] => Div0.IN46
computation_result[9] => Mod0.IN46
computation_result[10] => Div0.IN45
computation_result[10] => Mod0.IN45
computation_result[11] => Div0.IN44
computation_result[11] => Mod0.IN44
computation_result[12] => Div0.IN43
computation_result[12] => Mod0.IN43
computation_result[13] => Div0.IN42
computation_result[13] => Mod0.IN42
computation_result[14] => Div0.IN41
computation_result[14] => Mod0.IN41
computation_result[15] => Div0.IN40
computation_result[15] => Mod0.IN40
computation_result[16] => Div0.IN39
computation_result[16] => Mod0.IN39
computation_result[17] => Div0.IN38
computation_result[17] => Mod0.IN38
computation_result[18] => Div0.IN37
computation_result[18] => Mod0.IN37
computation_result[19] => Div0.IN36
computation_result[19] => Mod0.IN36
computation_result[20] => Div0.IN35
computation_result[20] => Mod0.IN35
computation_result[21] => Div0.IN34
computation_result[21] => Mod0.IN34
computation_result[22] => Div0.IN33
computation_result[22] => Mod0.IN33
computation_result[23] => Div0.IN32
computation_result[23] => Mod0.IN32
computation_result[24] => Div0.IN31
computation_result[24] => Mod0.IN31
computation_result[25] => Div0.IN30
computation_result[25] => Mod0.IN30
computation_result[26] => Div0.IN29
computation_result[26] => Mod0.IN29
computation_result[27] => Div0.IN28
computation_result[27] => Mod0.IN28
computation_result[28] => Div0.IN27
computation_result[28] => Mod0.IN27
computation_result[29] => Div0.IN26
computation_result[29] => Mod0.IN26
computation_result[30] => Div0.IN25
computation_result[30] => Mod0.IN25
computation_result[31] => Div0.IN24
computation_result[31] => Mod0.IN24
display_out_1[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
display_out_1[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
display_out_1[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
display_out_1[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
display_out_1[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
display_out_1[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
display_out_1[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
display_out_2[0] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
display_out_2[1] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
display_out_2[2] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
display_out_2[3] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
display_out_2[4] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
display_out_2[5] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
display_out_2[6] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
display_out_3[0] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
display_out_3[1] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
display_out_3[2] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
display_out_3[3] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
display_out_3[4] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
display_out_3[5] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
display_out_3[6] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
display_out_4[0] <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
display_out_4[1] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
display_out_4[2] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
display_out_4[3] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
display_out_4[4] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
display_out_4[5] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
display_out_4[6] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
display_out_5[0] <= WideOr34.DB_MAX_OUTPUT_PORT_TYPE
display_out_5[1] <= WideOr33.DB_MAX_OUTPUT_PORT_TYPE
display_out_5[2] <= WideOr32.DB_MAX_OUTPUT_PORT_TYPE
display_out_5[3] <= WideOr31.DB_MAX_OUTPUT_PORT_TYPE
display_out_5[4] <= WideOr30.DB_MAX_OUTPUT_PORT_TYPE
display_out_5[5] <= WideOr29.DB_MAX_OUTPUT_PORT_TYPE
display_out_5[6] <= WideOr28.DB_MAX_OUTPUT_PORT_TYPE
display_out_6[0] <= WideOr41.DB_MAX_OUTPUT_PORT_TYPE
display_out_6[1] <= WideOr40.DB_MAX_OUTPUT_PORT_TYPE
display_out_6[2] <= WideOr39.DB_MAX_OUTPUT_PORT_TYPE
display_out_6[3] <= WideOr38.DB_MAX_OUTPUT_PORT_TYPE
display_out_6[4] <= WideOr37.DB_MAX_OUTPUT_PORT_TYPE
display_out_6[5] <= WideOr36.DB_MAX_OUTPUT_PORT_TYPE
display_out_6[6] <= WideOr35.DB_MAX_OUTPUT_PORT_TYPE
display_out_7[0] <= WideOr48.DB_MAX_OUTPUT_PORT_TYPE
display_out_7[1] <= WideOr47.DB_MAX_OUTPUT_PORT_TYPE
display_out_7[2] <= WideOr46.DB_MAX_OUTPUT_PORT_TYPE
display_out_7[3] <= WideOr45.DB_MAX_OUTPUT_PORT_TYPE
display_out_7[4] <= WideOr44.DB_MAX_OUTPUT_PORT_TYPE
display_out_7[5] <= WideOr43.DB_MAX_OUTPUT_PORT_TYPE
display_out_7[6] <= WideOr42.DB_MAX_OUTPUT_PORT_TYPE
display_out_8[0] <= WideOr55.DB_MAX_OUTPUT_PORT_TYPE
display_out_8[1] <= WideOr54.DB_MAX_OUTPUT_PORT_TYPE
display_out_8[2] <= WideOr53.DB_MAX_OUTPUT_PORT_TYPE
display_out_8[3] <= WideOr52.DB_MAX_OUTPUT_PORT_TYPE
display_out_8[4] <= WideOr51.DB_MAX_OUTPUT_PORT_TYPE
display_out_8[5] <= WideOr50.DB_MAX_OUTPUT_PORT_TYPE
display_out_8[6] <= WideOr49.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleCPU|CLKmode:clk_generator
clk_1 => clk~reg0.CLK
clk <= clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleCPU|RegisterFile:register_file
clk => regFile.we_a.CLK
clk => regFile.waddr_a[4].CLK
clk => regFile.waddr_a[3].CLK
clk => regFile.waddr_a[2].CLK
clk => regFile.waddr_a[1].CLK
clk => regFile.waddr_a[0].CLK
clk => regFile.data_a[31].CLK
clk => regFile.data_a[30].CLK
clk => regFile.data_a[29].CLK
clk => regFile.data_a[28].CLK
clk => regFile.data_a[27].CLK
clk => regFile.data_a[26].CLK
clk => regFile.data_a[25].CLK
clk => regFile.data_a[24].CLK
clk => regFile.data_a[23].CLK
clk => regFile.data_a[22].CLK
clk => regFile.data_a[21].CLK
clk => regFile.data_a[20].CLK
clk => regFile.data_a[19].CLK
clk => regFile.data_a[18].CLK
clk => regFile.data_a[17].CLK
clk => regFile.data_a[16].CLK
clk => regFile.data_a[15].CLK
clk => regFile.data_a[14].CLK
clk => regFile.data_a[13].CLK
clk => regFile.data_a[12].CLK
clk => regFile.data_a[11].CLK
clk => regFile.data_a[10].CLK
clk => regFile.data_a[9].CLK
clk => regFile.data_a[8].CLK
clk => regFile.data_a[7].CLK
clk => regFile.data_a[6].CLK
clk => regFile.data_a[5].CLK
clk => regFile.data_a[4].CLK
clk => regFile.data_a[3].CLK
clk => regFile.data_a[2].CLK
clk => regFile.data_a[1].CLK
clk => regFile.data_a[0].CLK
clk => regFile.CLK0
read_register_1[0] => regFile.RADDR
read_register_1[1] => regFile.RADDR1
read_register_1[2] => regFile.RADDR2
read_register_1[3] => regFile.RADDR3
read_register_1[4] => regFile.RADDR4
read_register_2[0] => regFile.PORTBRADDR
read_register_2[1] => regFile.PORTBRADDR1
read_register_2[2] => regFile.PORTBRADDR2
read_register_2[3] => regFile.PORTBRADDR3
read_register_2[4] => regFile.PORTBRADDR4
write_data[0] => regFile.data_a[0].DATAIN
write_data[0] => regFile.DATAIN
write_data[1] => regFile.data_a[1].DATAIN
write_data[1] => regFile.DATAIN1
write_data[2] => regFile.data_a[2].DATAIN
write_data[2] => regFile.DATAIN2
write_data[3] => regFile.data_a[3].DATAIN
write_data[3] => regFile.DATAIN3
write_data[4] => regFile.data_a[4].DATAIN
write_data[4] => regFile.DATAIN4
write_data[5] => regFile.data_a[5].DATAIN
write_data[5] => regFile.DATAIN5
write_data[6] => regFile.data_a[6].DATAIN
write_data[6] => regFile.DATAIN6
write_data[7] => regFile.data_a[7].DATAIN
write_data[7] => regFile.DATAIN7
write_data[8] => regFile.data_a[8].DATAIN
write_data[8] => regFile.DATAIN8
write_data[9] => regFile.data_a[9].DATAIN
write_data[9] => regFile.DATAIN9
write_data[10] => regFile.data_a[10].DATAIN
write_data[10] => regFile.DATAIN10
write_data[11] => regFile.data_a[11].DATAIN
write_data[11] => regFile.DATAIN11
write_data[12] => regFile.data_a[12].DATAIN
write_data[12] => regFile.DATAIN12
write_data[13] => regFile.data_a[13].DATAIN
write_data[13] => regFile.DATAIN13
write_data[14] => regFile.data_a[14].DATAIN
write_data[14] => regFile.DATAIN14
write_data[15] => regFile.data_a[15].DATAIN
write_data[15] => regFile.DATAIN15
write_data[16] => regFile.data_a[16].DATAIN
write_data[16] => regFile.DATAIN16
write_data[17] => regFile.data_a[17].DATAIN
write_data[17] => regFile.DATAIN17
write_data[18] => regFile.data_a[18].DATAIN
write_data[18] => regFile.DATAIN18
write_data[19] => regFile.data_a[19].DATAIN
write_data[19] => regFile.DATAIN19
write_data[20] => regFile.data_a[20].DATAIN
write_data[20] => regFile.DATAIN20
write_data[21] => regFile.data_a[21].DATAIN
write_data[21] => regFile.DATAIN21
write_data[22] => regFile.data_a[22].DATAIN
write_data[22] => regFile.DATAIN22
write_data[23] => regFile.data_a[23].DATAIN
write_data[23] => regFile.DATAIN23
write_data[24] => regFile.data_a[24].DATAIN
write_data[24] => regFile.DATAIN24
write_data[25] => regFile.data_a[25].DATAIN
write_data[25] => regFile.DATAIN25
write_data[26] => regFile.data_a[26].DATAIN
write_data[26] => regFile.DATAIN26
write_data[27] => regFile.data_a[27].DATAIN
write_data[27] => regFile.DATAIN27
write_data[28] => regFile.data_a[28].DATAIN
write_data[28] => regFile.DATAIN28
write_data[29] => regFile.data_a[29].DATAIN
write_data[29] => regFile.DATAIN29
write_data[30] => regFile.data_a[30].DATAIN
write_data[30] => regFile.DATAIN30
write_data[31] => regFile.data_a[31].DATAIN
write_data[31] => regFile.DATAIN31
write_register[0] => WideOr0.IN0
write_register[0] => regFile.waddr_a[0].DATAIN
write_register[0] => regFile.WADDR
write_register[1] => WideOr0.IN1
write_register[1] => regFile.waddr_a[1].DATAIN
write_register[1] => regFile.WADDR1
write_register[2] => WideOr0.IN2
write_register[2] => regFile.waddr_a[2].DATAIN
write_register[2] => regFile.WADDR2
write_register[3] => WideOr0.IN3
write_register[3] => regFile.waddr_a[3].DATAIN
write_register[3] => regFile.WADDR3
write_register[4] => WideOr0.IN4
write_register[4] => regFile.waddr_a[4].DATAIN
write_register[4] => regFile.WADDR4
register_write_enable => always1.IN1
read_data_1[0] <= regFile.DATAOUT
read_data_1[1] <= regFile.DATAOUT1
read_data_1[2] <= regFile.DATAOUT2
read_data_1[3] <= regFile.DATAOUT3
read_data_1[4] <= regFile.DATAOUT4
read_data_1[5] <= regFile.DATAOUT5
read_data_1[6] <= regFile.DATAOUT6
read_data_1[7] <= regFile.DATAOUT7
read_data_1[8] <= regFile.DATAOUT8
read_data_1[9] <= regFile.DATAOUT9
read_data_1[10] <= regFile.DATAOUT10
read_data_1[11] <= regFile.DATAOUT11
read_data_1[12] <= regFile.DATAOUT12
read_data_1[13] <= regFile.DATAOUT13
read_data_1[14] <= regFile.DATAOUT14
read_data_1[15] <= regFile.DATAOUT15
read_data_1[16] <= regFile.DATAOUT16
read_data_1[17] <= regFile.DATAOUT17
read_data_1[18] <= regFile.DATAOUT18
read_data_1[19] <= regFile.DATAOUT19
read_data_1[20] <= regFile.DATAOUT20
read_data_1[21] <= regFile.DATAOUT21
read_data_1[22] <= regFile.DATAOUT22
read_data_1[23] <= regFile.DATAOUT23
read_data_1[24] <= regFile.DATAOUT24
read_data_1[25] <= regFile.DATAOUT25
read_data_1[26] <= regFile.DATAOUT26
read_data_1[27] <= regFile.DATAOUT27
read_data_1[28] <= regFile.DATAOUT28
read_data_1[29] <= regFile.DATAOUT29
read_data_1[30] <= regFile.DATAOUT30
read_data_1[31] <= regFile.DATAOUT31
read_data_2[0] <= regFile.PORTBDATAOUT
read_data_2[1] <= regFile.PORTBDATAOUT1
read_data_2[2] <= regFile.PORTBDATAOUT2
read_data_2[3] <= regFile.PORTBDATAOUT3
read_data_2[4] <= regFile.PORTBDATAOUT4
read_data_2[5] <= regFile.PORTBDATAOUT5
read_data_2[6] <= regFile.PORTBDATAOUT6
read_data_2[7] <= regFile.PORTBDATAOUT7
read_data_2[8] <= regFile.PORTBDATAOUT8
read_data_2[9] <= regFile.PORTBDATAOUT9
read_data_2[10] <= regFile.PORTBDATAOUT10
read_data_2[11] <= regFile.PORTBDATAOUT11
read_data_2[12] <= regFile.PORTBDATAOUT12
read_data_2[13] <= regFile.PORTBDATAOUT13
read_data_2[14] <= regFile.PORTBDATAOUT14
read_data_2[15] <= regFile.PORTBDATAOUT15
read_data_2[16] <= regFile.PORTBDATAOUT16
read_data_2[17] <= regFile.PORTBDATAOUT17
read_data_2[18] <= regFile.PORTBDATAOUT18
read_data_2[19] <= regFile.PORTBDATAOUT19
read_data_2[20] <= regFile.PORTBDATAOUT20
read_data_2[21] <= regFile.PORTBDATAOUT21
read_data_2[22] <= regFile.PORTBDATAOUT22
read_data_2[23] <= regFile.PORTBDATAOUT23
read_data_2[24] <= regFile.PORTBDATAOUT24
read_data_2[25] <= regFile.PORTBDATAOUT25
read_data_2[26] <= regFile.PORTBDATAOUT26
read_data_2[27] <= regFile.PORTBDATAOUT27
read_data_2[28] <= regFile.PORTBDATAOUT28
read_data_2[29] <= regFile.PORTBDATAOUT29
read_data_2[30] <= regFile.PORTBDATAOUT30
read_data_2[31] <= regFile.PORTBDATAOUT31


|MultiCycleCPU|PC:program_counter
clk => current_pc[0]~reg0.CLK
clk => current_pc[1]~reg0.CLK
clk => current_pc[2]~reg0.CLK
clk => current_pc[3]~reg0.CLK
clk => current_pc[4]~reg0.CLK
clk => current_pc[5]~reg0.CLK
clk => current_pc[6]~reg0.CLK
clk => current_pc[7]~reg0.CLK
clk => current_pc[8]~reg0.CLK
clk => current_pc[9]~reg0.CLK
clk => current_pc[10]~reg0.CLK
clk => current_pc[11]~reg0.CLK
clk => current_pc[12]~reg0.CLK
clk => current_pc[13]~reg0.CLK
clk => current_pc[14]~reg0.CLK
clk => current_pc[15]~reg0.CLK
clk => current_pc[16]~reg0.CLK
clk => current_pc[17]~reg0.CLK
clk => current_pc[18]~reg0.CLK
clk => current_pc[19]~reg0.CLK
clk => current_pc[20]~reg0.CLK
clk => current_pc[21]~reg0.CLK
clk => current_pc[22]~reg0.CLK
clk => current_pc[23]~reg0.CLK
clk => current_pc[24]~reg0.CLK
clk => current_pc[25]~reg0.CLK
clk => current_pc[26]~reg0.CLK
clk => current_pc[27]~reg0.CLK
clk => current_pc[28]~reg0.CLK
clk => current_pc[29]~reg0.CLK
clk => current_pc[30]~reg0.CLK
clk => current_pc[31]~reg0.CLK
reset => current_pc[0]~reg0.ACLR
reset => current_pc[1]~reg0.ACLR
reset => current_pc[2]~reg0.ACLR
reset => current_pc[3]~reg0.ACLR
reset => current_pc[4]~reg0.ACLR
reset => current_pc[5]~reg0.ACLR
reset => current_pc[6]~reg0.ACLR
reset => current_pc[7]~reg0.ACLR
reset => current_pc[8]~reg0.ACLR
reset => current_pc[9]~reg0.ACLR
reset => current_pc[10]~reg0.ACLR
reset => current_pc[11]~reg0.ACLR
reset => current_pc[12]~reg0.ACLR
reset => current_pc[13]~reg0.ACLR
reset => current_pc[14]~reg0.ACLR
reset => current_pc[15]~reg0.ACLR
reset => current_pc[16]~reg0.ACLR
reset => current_pc[17]~reg0.ACLR
reset => current_pc[18]~reg0.ACLR
reset => current_pc[19]~reg0.ACLR
reset => current_pc[20]~reg0.ACLR
reset => current_pc[21]~reg0.ACLR
reset => current_pc[22]~reg0.ACLR
reset => current_pc[23]~reg0.ACLR
reset => current_pc[24]~reg0.ACLR
reset => current_pc[25]~reg0.ACLR
reset => current_pc[26]~reg0.ACLR
reset => current_pc[27]~reg0.ACLR
reset => current_pc[28]~reg0.ACLR
reset => current_pc[29]~reg0.ACLR
reset => current_pc[30]~reg0.ACLR
reset => current_pc[31]~reg0.ACLR
pc_write_enable => current_pc[0]~reg0.ENA
pc_write_enable => current_pc[31]~reg0.ENA
pc_write_enable => current_pc[30]~reg0.ENA
pc_write_enable => current_pc[29]~reg0.ENA
pc_write_enable => current_pc[28]~reg0.ENA
pc_write_enable => current_pc[27]~reg0.ENA
pc_write_enable => current_pc[26]~reg0.ENA
pc_write_enable => current_pc[25]~reg0.ENA
pc_write_enable => current_pc[24]~reg0.ENA
pc_write_enable => current_pc[23]~reg0.ENA
pc_write_enable => current_pc[22]~reg0.ENA
pc_write_enable => current_pc[21]~reg0.ENA
pc_write_enable => current_pc[20]~reg0.ENA
pc_write_enable => current_pc[19]~reg0.ENA
pc_write_enable => current_pc[18]~reg0.ENA
pc_write_enable => current_pc[17]~reg0.ENA
pc_write_enable => current_pc[16]~reg0.ENA
pc_write_enable => current_pc[15]~reg0.ENA
pc_write_enable => current_pc[14]~reg0.ENA
pc_write_enable => current_pc[13]~reg0.ENA
pc_write_enable => current_pc[12]~reg0.ENA
pc_write_enable => current_pc[11]~reg0.ENA
pc_write_enable => current_pc[10]~reg0.ENA
pc_write_enable => current_pc[9]~reg0.ENA
pc_write_enable => current_pc[8]~reg0.ENA
pc_write_enable => current_pc[7]~reg0.ENA
pc_write_enable => current_pc[6]~reg0.ENA
pc_write_enable => current_pc[5]~reg0.ENA
pc_write_enable => current_pc[4]~reg0.ENA
pc_write_enable => current_pc[3]~reg0.ENA
pc_write_enable => current_pc[2]~reg0.ENA
pc_write_enable => current_pc[1]~reg0.ENA
pc_source[0] => ~NO_FANOUT~
pc_source[1] => ~NO_FANOUT~
pc_source[2] => ~NO_FANOUT~
next_pc[0] => current_pc[0]~reg0.DATAIN
next_pc[1] => current_pc[1]~reg0.DATAIN
next_pc[2] => Add0.IN60
next_pc[3] => Add0.IN59
next_pc[4] => Add0.IN58
next_pc[5] => Add0.IN57
next_pc[6] => Add0.IN56
next_pc[7] => Add0.IN55
next_pc[8] => Add0.IN54
next_pc[9] => Add0.IN53
next_pc[10] => Add0.IN52
next_pc[11] => Add0.IN51
next_pc[12] => Add0.IN50
next_pc[13] => Add0.IN49
next_pc[14] => Add0.IN48
next_pc[15] => Add0.IN47
next_pc[16] => Add0.IN46
next_pc[17] => Add0.IN45
next_pc[18] => Add0.IN44
next_pc[19] => Add0.IN43
next_pc[20] => Add0.IN42
next_pc[21] => Add0.IN41
next_pc[22] => Add0.IN40
next_pc[23] => Add0.IN39
next_pc[24] => Add0.IN38
next_pc[25] => Add0.IN37
next_pc[26] => Add0.IN36
next_pc[27] => Add0.IN35
next_pc[28] => Add0.IN34
next_pc[29] => Add0.IN33
next_pc[30] => Add0.IN32
next_pc[31] => Add0.IN31
current_pc[0] <= current_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[1] <= current_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[2] <= current_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[3] <= current_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[4] <= current_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[5] <= current_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[6] <= current_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[7] <= current_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[8] <= current_pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[9] <= current_pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[10] <= current_pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[11] <= current_pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[12] <= current_pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[13] <= current_pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[14] <= current_pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[15] <= current_pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[16] <= current_pc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[17] <= current_pc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[18] <= current_pc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[19] <= current_pc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[20] <= current_pc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[21] <= current_pc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[22] <= current_pc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[23] <= current_pc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[24] <= current_pc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[25] <= current_pc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[26] <= current_pc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[27] <= current_pc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[28] <= current_pc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[29] <= current_pc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[30] <= current_pc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_pc[31] <= current_pc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleCPU|InstructionMemory:instruction_memory
address[0] => Equal0.IN31
address[1] => Equal0.IN30
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => Equal0.IN26
address[8] => Equal0.IN25
address[9] => Equal0.IN24
address[10] => Equal0.IN23
address[11] => Equal0.IN22
address[12] => Equal0.IN21
address[13] => Equal0.IN20
address[14] => Equal0.IN19
address[15] => Equal0.IN18
address[16] => Equal0.IN17
address[17] => Equal0.IN16
address[18] => Equal0.IN15
address[19] => Equal0.IN14
address[20] => Equal0.IN13
address[21] => Equal0.IN12
address[22] => Equal0.IN11
address[23] => Equal0.IN10
address[24] => Equal0.IN9
address[25] => Equal0.IN8
address[26] => Equal0.IN7
address[27] => Equal0.IN6
address[28] => Equal0.IN5
address[29] => Equal0.IN4
address[30] => Equal0.IN3
address[31] => Equal0.IN2
instruction_mem_rw => instruction_data_out[0]$latch.LATCH_ENABLE
instruction_mem_rw => instruction_data_out[1]$latch.LATCH_ENABLE
instruction_mem_rw => instruction_data_out[2]$latch.LATCH_ENABLE
instruction_mem_rw => instruction_data_out[3]$latch.LATCH_ENABLE
instruction_mem_rw => instruction_data_out[4]$latch.LATCH_ENABLE
instruction_mem_rw => instruction_data_out[5]$latch.LATCH_ENABLE
instruction_mem_rw => instruction_data_out[6]$latch.LATCH_ENABLE
instruction_mem_rw => instruction_data_out[7]$latch.LATCH_ENABLE
instruction_mem_rw => instruction_data_out[8]$latch.LATCH_ENABLE
instruction_mem_rw => instruction_data_out[9]$latch.LATCH_ENABLE
instruction_mem_rw => instruction_data_out[10]$latch.LATCH_ENABLE
instruction_mem_rw => instruction_data_out[11]$latch.LATCH_ENABLE
instruction_mem_rw => instruction_data_out[12]$latch.LATCH_ENABLE
instruction_mem_rw => instruction_data_out[13]$latch.LATCH_ENABLE
instruction_mem_rw => instruction_data_out[14]$latch.LATCH_ENABLE
instruction_mem_rw => instruction_data_out[15]$latch.LATCH_ENABLE
instruction_mem_rw => instruction_data_out[16]$latch.LATCH_ENABLE
instruction_mem_rw => instruction_data_out[17]$latch.LATCH_ENABLE
instruction_mem_rw => instruction_data_out[18]$latch.LATCH_ENABLE
instruction_mem_rw => instruction_data_out[19]$latch.LATCH_ENABLE
instruction_mem_rw => instruction_data_out[20]$latch.LATCH_ENABLE
instruction_mem_rw => instruction_data_out[21]$latch.LATCH_ENABLE
instruction_mem_rw => instruction_data_out[22]$latch.LATCH_ENABLE
instruction_mem_rw => instruction_data_out[23]$latch.LATCH_ENABLE
instruction_mem_rw => instruction_data_out[24]$latch.LATCH_ENABLE
instruction_mem_rw => instruction_data_out[25]$latch.LATCH_ENABLE
instruction_mem_rw => instruction_data_out[26]$latch.LATCH_ENABLE
instruction_mem_rw => instruction_data_out[27]$latch.LATCH_ENABLE
instruction_mem_rw => instruction_data_out[28]$latch.LATCH_ENABLE
instruction_mem_rw => instruction_data_out[29]$latch.LATCH_ENABLE
instruction_mem_rw => instruction_data_out[30]$latch.LATCH_ENABLE
instruction_mem_rw => instruction_data_out[31]$latch.LATCH_ENABLE
clk => clk.IN1
input_data[0] => instruction_data_out.DATAB
input_data[1] => instruction_data_out.DATAB
input_data[2] => instruction_data_out.DATAB
input_data[3] => instruction_data_out.DATAB
input_number_select => ~NO_FANOUT~
instruction_data_out[0] <= instruction_data_out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction_data_out[1] <= instruction_data_out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction_data_out[2] <= instruction_data_out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction_data_out[3] <= instruction_data_out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction_data_out[4] <= instruction_data_out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction_data_out[5] <= instruction_data_out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction_data_out[6] <= instruction_data_out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction_data_out[7] <= instruction_data_out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction_data_out[8] <= instruction_data_out[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction_data_out[9] <= instruction_data_out[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction_data_out[10] <= instruction_data_out[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction_data_out[11] <= instruction_data_out[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction_data_out[12] <= instruction_data_out[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction_data_out[13] <= instruction_data_out[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction_data_out[14] <= instruction_data_out[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction_data_out[15] <= instruction_data_out[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction_data_out[16] <= instruction_data_out[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction_data_out[17] <= instruction_data_out[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction_data_out[18] <= instruction_data_out[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction_data_out[19] <= instruction_data_out[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction_data_out[20] <= instruction_data_out[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction_data_out[21] <= instruction_data_out[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction_data_out[22] <= instruction_data_out[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction_data_out[23] <= instruction_data_out[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction_data_out[24] <= instruction_data_out[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction_data_out[25] <= instruction_data_out[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction_data_out[26] <= instruction_data_out[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction_data_out[27] <= instruction_data_out[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction_data_out[28] <= instruction_data_out[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction_data_out[29] <= instruction_data_out[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction_data_out[30] <= instruction_data_out[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
instruction_data_out[31] <= instruction_data_out[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleCPU|InstructionMemory:instruction_memory|ROM1P:ROM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|MultiCycleCPU|InstructionMemory:instruction_memory|ROM1P:ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5rf1:auto_generated.address_a[0]
address_a[1] => altsyncram_5rf1:auto_generated.address_a[1]
address_a[2] => altsyncram_5rf1:auto_generated.address_a[2]
address_a[3] => altsyncram_5rf1:auto_generated.address_a[3]
address_a[4] => altsyncram_5rf1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5rf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5rf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_5rf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_5rf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_5rf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_5rf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_5rf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_5rf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_5rf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_5rf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_5rf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_5rf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_5rf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_5rf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_5rf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_5rf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_5rf1:auto_generated.q_a[15]
q_a[16] <= altsyncram_5rf1:auto_generated.q_a[16]
q_a[17] <= altsyncram_5rf1:auto_generated.q_a[17]
q_a[18] <= altsyncram_5rf1:auto_generated.q_a[18]
q_a[19] <= altsyncram_5rf1:auto_generated.q_a[19]
q_a[20] <= altsyncram_5rf1:auto_generated.q_a[20]
q_a[21] <= altsyncram_5rf1:auto_generated.q_a[21]
q_a[22] <= altsyncram_5rf1:auto_generated.q_a[22]
q_a[23] <= altsyncram_5rf1:auto_generated.q_a[23]
q_a[24] <= altsyncram_5rf1:auto_generated.q_a[24]
q_a[25] <= altsyncram_5rf1:auto_generated.q_a[25]
q_a[26] <= altsyncram_5rf1:auto_generated.q_a[26]
q_a[27] <= altsyncram_5rf1:auto_generated.q_a[27]
q_a[28] <= altsyncram_5rf1:auto_generated.q_a[28]
q_a[29] <= altsyncram_5rf1:auto_generated.q_a[29]
q_a[30] <= altsyncram_5rf1:auto_generated.q_a[30]
q_a[31] <= altsyncram_5rf1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MultiCycleCPU|InstructionMemory:instruction_memory|ROM1P:ROM|altsyncram:altsyncram_component|altsyncram_5rf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|MultiCycleCPU|InstructionDecoder:instruction_decoder
instruction[0] => jump_address[0].DATAIN
instruction[0] => function_code[0].DATAIN
instruction[0] => immediate_value[0].DATAIN
instruction[1] => jump_address[1].DATAIN
instruction[1] => function_code[1].DATAIN
instruction[1] => immediate_value[1].DATAIN
instruction[2] => jump_address[2].DATAIN
instruction[2] => function_code[2].DATAIN
instruction[2] => immediate_value[2].DATAIN
instruction[3] => jump_address[3].DATAIN
instruction[3] => function_code[3].DATAIN
instruction[3] => immediate_value[3].DATAIN
instruction[4] => jump_address[4].DATAIN
instruction[4] => function_code[4].DATAIN
instruction[4] => immediate_value[4].DATAIN
instruction[5] => jump_address[5].DATAIN
instruction[5] => function_code[5].DATAIN
instruction[5] => immediate_value[5].DATAIN
instruction[6] => jump_address[6].DATAIN
instruction[6] => shift_amount[0].DATAIN
instruction[6] => immediate_value[6].DATAIN
instruction[7] => jump_address[7].DATAIN
instruction[7] => shift_amount[1].DATAIN
instruction[7] => immediate_value[7].DATAIN
instruction[8] => jump_address[8].DATAIN
instruction[8] => shift_amount[2].DATAIN
instruction[8] => immediate_value[8].DATAIN
instruction[9] => jump_address[9].DATAIN
instruction[9] => shift_amount[3].DATAIN
instruction[9] => immediate_value[9].DATAIN
instruction[10] => jump_address[10].DATAIN
instruction[10] => shift_amount[4].DATAIN
instruction[10] => immediate_value[10].DATAIN
instruction[11] => jump_address[11].DATAIN
instruction[11] => rd[0].DATAIN
instruction[11] => immediate_value[11].DATAIN
instruction[12] => jump_address[12].DATAIN
instruction[12] => rd[1].DATAIN
instruction[12] => immediate_value[12].DATAIN
instruction[13] => jump_address[13].DATAIN
instruction[13] => rd[2].DATAIN
instruction[13] => immediate_value[13].DATAIN
instruction[14] => jump_address[14].DATAIN
instruction[14] => rd[3].DATAIN
instruction[14] => immediate_value[14].DATAIN
instruction[15] => jump_address[15].DATAIN
instruction[15] => rd[4].DATAIN
instruction[15] => immediate_value[15].DATAIN
instruction[16] => jump_address[16].DATAIN
instruction[16] => rt[0].DATAIN
instruction[17] => jump_address[17].DATAIN
instruction[17] => rt[1].DATAIN
instruction[18] => jump_address[18].DATAIN
instruction[18] => rt[2].DATAIN
instruction[19] => jump_address[19].DATAIN
instruction[19] => rt[3].DATAIN
instruction[20] => jump_address[20].DATAIN
instruction[20] => rt[4].DATAIN
instruction[21] => jump_address[21].DATAIN
instruction[21] => rs[0].DATAIN
instruction[22] => jump_address[22].DATAIN
instruction[22] => rs[1].DATAIN
instruction[23] => jump_address[23].DATAIN
instruction[23] => rs[2].DATAIN
instruction[24] => jump_address[24].DATAIN
instruction[24] => rs[3].DATAIN
instruction[25] => jump_address[25].DATAIN
instruction[25] => rs[4].DATAIN
instruction[26] => opcode[0].DATAIN
instruction[27] => opcode[1].DATAIN
instruction[28] => opcode[2].DATAIN
instruction[29] => opcode[3].DATAIN
instruction[30] => opcode[4].DATAIN
instruction[31] => opcode[5].DATAIN
opcode[0] <= instruction[26].DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= instruction[27].DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= instruction[28].DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= instruction[29].DB_MAX_OUTPUT_PORT_TYPE
opcode[4] <= instruction[30].DB_MAX_OUTPUT_PORT_TYPE
opcode[5] <= instruction[31].DB_MAX_OUTPUT_PORT_TYPE
rs[0] <= instruction[21].DB_MAX_OUTPUT_PORT_TYPE
rs[1] <= instruction[22].DB_MAX_OUTPUT_PORT_TYPE
rs[2] <= instruction[23].DB_MAX_OUTPUT_PORT_TYPE
rs[3] <= instruction[24].DB_MAX_OUTPUT_PORT_TYPE
rs[4] <= instruction[25].DB_MAX_OUTPUT_PORT_TYPE
rt[0] <= instruction[16].DB_MAX_OUTPUT_PORT_TYPE
rt[1] <= instruction[17].DB_MAX_OUTPUT_PORT_TYPE
rt[2] <= instruction[18].DB_MAX_OUTPUT_PORT_TYPE
rt[3] <= instruction[19].DB_MAX_OUTPUT_PORT_TYPE
rt[4] <= instruction[20].DB_MAX_OUTPUT_PORT_TYPE
rd[0] <= instruction[11].DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= instruction[12].DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= instruction[13].DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= instruction[14].DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
shift_amount[0] <= instruction[6].DB_MAX_OUTPUT_PORT_TYPE
shift_amount[1] <= instruction[7].DB_MAX_OUTPUT_PORT_TYPE
shift_amount[2] <= instruction[8].DB_MAX_OUTPUT_PORT_TYPE
shift_amount[3] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
shift_amount[4] <= instruction[10].DB_MAX_OUTPUT_PORT_TYPE
function_code[0] <= instruction[0].DB_MAX_OUTPUT_PORT_TYPE
function_code[1] <= instruction[1].DB_MAX_OUTPUT_PORT_TYPE
function_code[2] <= instruction[2].DB_MAX_OUTPUT_PORT_TYPE
function_code[3] <= instruction[3].DB_MAX_OUTPUT_PORT_TYPE
function_code[4] <= instruction[4].DB_MAX_OUTPUT_PORT_TYPE
function_code[5] <= instruction[5].DB_MAX_OUTPUT_PORT_TYPE
immediate_value[0] <= instruction[0].DB_MAX_OUTPUT_PORT_TYPE
immediate_value[1] <= instruction[1].DB_MAX_OUTPUT_PORT_TYPE
immediate_value[2] <= instruction[2].DB_MAX_OUTPUT_PORT_TYPE
immediate_value[3] <= instruction[3].DB_MAX_OUTPUT_PORT_TYPE
immediate_value[4] <= instruction[4].DB_MAX_OUTPUT_PORT_TYPE
immediate_value[5] <= instruction[5].DB_MAX_OUTPUT_PORT_TYPE
immediate_value[6] <= instruction[6].DB_MAX_OUTPUT_PORT_TYPE
immediate_value[7] <= instruction[7].DB_MAX_OUTPUT_PORT_TYPE
immediate_value[8] <= instruction[8].DB_MAX_OUTPUT_PORT_TYPE
immediate_value[9] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
immediate_value[10] <= instruction[10].DB_MAX_OUTPUT_PORT_TYPE
immediate_value[11] <= instruction[11].DB_MAX_OUTPUT_PORT_TYPE
immediate_value[12] <= instruction[12].DB_MAX_OUTPUT_PORT_TYPE
immediate_value[13] <= instruction[13].DB_MAX_OUTPUT_PORT_TYPE
immediate_value[14] <= instruction[14].DB_MAX_OUTPUT_PORT_TYPE
immediate_value[15] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
jump_address[0] <= instruction[0].DB_MAX_OUTPUT_PORT_TYPE
jump_address[1] <= instruction[1].DB_MAX_OUTPUT_PORT_TYPE
jump_address[2] <= instruction[2].DB_MAX_OUTPUT_PORT_TYPE
jump_address[3] <= instruction[3].DB_MAX_OUTPUT_PORT_TYPE
jump_address[4] <= instruction[4].DB_MAX_OUTPUT_PORT_TYPE
jump_address[5] <= instruction[5].DB_MAX_OUTPUT_PORT_TYPE
jump_address[6] <= instruction[6].DB_MAX_OUTPUT_PORT_TYPE
jump_address[7] <= instruction[7].DB_MAX_OUTPUT_PORT_TYPE
jump_address[8] <= instruction[8].DB_MAX_OUTPUT_PORT_TYPE
jump_address[9] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
jump_address[10] <= instruction[10].DB_MAX_OUTPUT_PORT_TYPE
jump_address[11] <= instruction[11].DB_MAX_OUTPUT_PORT_TYPE
jump_address[12] <= instruction[12].DB_MAX_OUTPUT_PORT_TYPE
jump_address[13] <= instruction[13].DB_MAX_OUTPUT_PORT_TYPE
jump_address[14] <= instruction[14].DB_MAX_OUTPUT_PORT_TYPE
jump_address[15] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
jump_address[16] <= instruction[16].DB_MAX_OUTPUT_PORT_TYPE
jump_address[17] <= instruction[17].DB_MAX_OUTPUT_PORT_TYPE
jump_address[18] <= instruction[18].DB_MAX_OUTPUT_PORT_TYPE
jump_address[19] <= instruction[19].DB_MAX_OUTPUT_PORT_TYPE
jump_address[20] <= instruction[20].DB_MAX_OUTPUT_PORT_TYPE
jump_address[21] <= instruction[21].DB_MAX_OUTPUT_PORT_TYPE
jump_address[22] <= instruction[22].DB_MAX_OUTPUT_PORT_TYPE
jump_address[23] <= instruction[23].DB_MAX_OUTPUT_PORT_TYPE
jump_address[24] <= instruction[24].DB_MAX_OUTPUT_PORT_TYPE
jump_address[25] <= instruction[25].DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleCPU|ClockDivider:counter_divider
clk => rco~reg0.CLK
clk => tmp.CLK
rco <= rco~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable => rco~reg0.ACLR
enable => tmp.ACLR


|MultiCycleCPU|ControlUnit:control_unit
clk => state~1.DATAIN
halt_signal => pc_source.OUTPUTSELECT
halt_signal => pc_source.OUTPUTSELECT
halt_signal => Selector1.IN3
halt_signal => next_state.DATAA
halt_signal => Selector4.IN4
halt_signal => pc_source.DATAA
halt_signal => Selector0.IN1
halt_signal => next_state.DATAA
halt_signal => Selector2.IN2
zero_flag => always3.IN1
memory_read <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
memory_write <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
input_number_select <= <VCC>
output_number_select <= <VCC>
pc_write_enable <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
extend_select <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
instruction_mem_rw <= <VCC>
register_destination <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
register_write_enable <= register_write_enable.DB_MAX_OUTPUT_PORT_TYPE
alu_src_a <= alu_src_a.DB_MAX_OUTPUT_PORT_TYPE
alu_src_b <= alu_src_b.DB_MAX_OUTPUT_PORT_TYPE
pc_source[0] <= pc_source.DB_MAX_OUTPUT_PORT_TYPE
pc_source[1] <= pc_source.DB_MAX_OUTPUT_PORT_TYPE
pc_source[2] <= pc_source.DB_MAX_OUTPUT_PORT_TYPE
alu_operation[0] <= alu_operation[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_operation[1] <= alu_operation[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_operation[2] <= alu_operation[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_operation[3] <= alu_operation[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_operation[4] <= alu_operation[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
current_state[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
current_state[1] <= current_state.DB_MAX_OUTPUT_PORT_TYPE
current_state[2] <= current_state.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Equal0.IN11
opcode[0] => Equal1.IN11
opcode[0] => Equal2.IN11
opcode[0] => Equal3.IN11
opcode[0] => Equal6.IN5
opcode[0] => Equal7.IN4
opcode[0] => Equal8.IN5
opcode[0] => Equal12.IN5
opcode[0] => Equal13.IN5
opcode[0] => Equal14.IN5
opcode[0] => Equal15.IN5
opcode[0] => Equal16.IN5
opcode[0] => Equal17.IN4
opcode[0] => Equal18.IN0
opcode[0] => Equal31.IN5
opcode[0] => Equal32.IN5
opcode[0] => Equal33.IN5
opcode[1] => Equal0.IN10
opcode[1] => Equal1.IN10
opcode[1] => Equal2.IN10
opcode[1] => Equal3.IN10
opcode[1] => Equal6.IN4
opcode[1] => Equal7.IN3
opcode[1] => Equal8.IN4
opcode[1] => Equal12.IN3
opcode[1] => Equal13.IN4
opcode[1] => Equal14.IN4
opcode[1] => Equal15.IN4
opcode[1] => Equal16.IN4
opcode[1] => Equal17.IN5
opcode[1] => Equal18.IN5
opcode[1] => Equal31.IN4
opcode[1] => Equal32.IN4
opcode[1] => Equal33.IN4
opcode[2] => Equal0.IN9
opcode[2] => Equal1.IN9
opcode[2] => Equal2.IN9
opcode[2] => Equal3.IN9
opcode[2] => Equal6.IN3
opcode[2] => Equal7.IN2
opcode[2] => Equal8.IN2
opcode[2] => Equal12.IN4
opcode[2] => Equal13.IN1
opcode[2] => Equal14.IN2
opcode[2] => Equal15.IN1
opcode[2] => Equal16.IN3
opcode[2] => Equal17.IN3
opcode[2] => Equal18.IN4
opcode[2] => Equal31.IN1
opcode[2] => Equal32.IN3
opcode[2] => Equal33.IN3
opcode[3] => Equal0.IN8
opcode[3] => Equal1.IN8
opcode[3] => Equal2.IN8
opcode[3] => Equal3.IN8
opcode[3] => Equal6.IN2
opcode[3] => Equal7.IN5
opcode[3] => Equal8.IN1
opcode[3] => Equal12.IN2
opcode[3] => Equal13.IN3
opcode[3] => Equal14.IN1
opcode[3] => Equal15.IN3
opcode[3] => Equal16.IN2
opcode[3] => Equal17.IN2
opcode[3] => Equal18.IN3
opcode[3] => Equal31.IN0
opcode[3] => Equal32.IN2
opcode[3] => Equal33.IN2
opcode[4] => Equal0.IN7
opcode[4] => Equal1.IN7
opcode[4] => Equal2.IN7
opcode[4] => Equal3.IN7
opcode[4] => Equal6.IN1
opcode[4] => Equal7.IN1
opcode[4] => Equal8.IN0
opcode[4] => Equal12.IN1
opcode[4] => Equal13.IN0
opcode[4] => Equal14.IN0
opcode[4] => Equal15.IN0
opcode[4] => Equal16.IN1
opcode[4] => Equal17.IN1
opcode[4] => Equal18.IN2
opcode[4] => Equal31.IN3
opcode[4] => Equal32.IN1
opcode[4] => Equal33.IN1
opcode[5] => Equal0.IN6
opcode[5] => Equal1.IN6
opcode[5] => Equal2.IN6
opcode[5] => Equal3.IN6
opcode[5] => Equal6.IN0
opcode[5] => Equal7.IN0
opcode[5] => Equal8.IN3
opcode[5] => Equal12.IN0
opcode[5] => Equal13.IN2
opcode[5] => Equal14.IN3
opcode[5] => Equal15.IN2
opcode[5] => Equal16.IN0
opcode[5] => Equal17.IN0
opcode[5] => Equal18.IN1
opcode[5] => Equal31.IN2
opcode[5] => Equal32.IN0
opcode[5] => Equal33.IN0
function_code[0] => Equal9.IN5
function_code[0] => Equal10.IN4
function_code[0] => Equal11.IN5
function_code[0] => Equal19.IN4
function_code[0] => Equal20.IN3
function_code[0] => Equal21.IN5
function_code[0] => Equal22.IN5
function_code[0] => Equal23.IN2
function_code[0] => Equal24.IN3
function_code[0] => Equal25.IN2
function_code[0] => Equal26.IN4
function_code[0] => Equal27.IN3
function_code[0] => Equal28.IN3
function_code[0] => Equal29.IN5
function_code[0] => Equal30.IN5
function_code[1] => Equal9.IN4
function_code[1] => Equal10.IN5
function_code[1] => Equal11.IN4
function_code[1] => Equal19.IN3
function_code[1] => Equal20.IN2
function_code[1] => Equal21.IN4
function_code[1] => Equal22.IN2
function_code[1] => Equal23.IN5
function_code[1] => Equal24.IN5
function_code[1] => Equal25.IN5
function_code[1] => Equal26.IN3
function_code[1] => Equal27.IN5
function_code[1] => Equal28.IN2
function_code[1] => Equal29.IN4
function_code[1] => Equal30.IN2
function_code[2] => Equal9.IN3
function_code[2] => Equal10.IN3
function_code[2] => Equal11.IN2
function_code[2] => Equal19.IN2
function_code[2] => Equal20.IN5
function_code[2] => Equal21.IN3
function_code[2] => Equal22.IN4
function_code[2] => Equal23.IN1
function_code[2] => Equal24.IN2
function_code[2] => Equal25.IN1
function_code[2] => Equal26.IN2
function_code[2] => Equal27.IN2
function_code[2] => Equal28.IN1
function_code[2] => Equal29.IN3
function_code[2] => Equal30.IN4
function_code[3] => Equal9.IN2
function_code[3] => Equal10.IN2
function_code[3] => Equal11.IN1
function_code[3] => Equal19.IN1
function_code[3] => Equal20.IN1
function_code[3] => Equal21.IN1
function_code[3] => Equal22.IN1
function_code[3] => Equal23.IN4
function_code[3] => Equal24.IN1
function_code[3] => Equal25.IN4
function_code[3] => Equal26.IN1
function_code[3] => Equal27.IN1
function_code[3] => Equal28.IN5
function_code[3] => Equal29.IN2
function_code[3] => Equal30.IN1
function_code[4] => Equal9.IN1
function_code[4] => Equal10.IN1
function_code[4] => Equal11.IN3
function_code[4] => Equal19.IN0
function_code[4] => Equal20.IN0
function_code[4] => Equal21.IN0
function_code[4] => Equal22.IN0
function_code[4] => Equal23.IN0
function_code[4] => Equal24.IN0
function_code[4] => Equal25.IN3
function_code[4] => Equal26.IN5
function_code[4] => Equal27.IN4
function_code[4] => Equal28.IN4
function_code[4] => Equal29.IN1
function_code[4] => Equal30.IN3
function_code[5] => Equal9.IN0
function_code[5] => Equal10.IN0
function_code[5] => Equal11.IN0
function_code[5] => Equal19.IN5
function_code[5] => Equal20.IN4
function_code[5] => Equal21.IN2
function_code[5] => Equal22.IN3
function_code[5] => Equal23.IN3
function_code[5] => Equal24.IN4
function_code[5] => Equal25.IN0
function_code[5] => Equal26.IN0
function_code[5] => Equal27.IN0
function_code[5] => Equal28.IN0
function_code[5] => Equal29.IN0
function_code[5] => Equal30.IN0
db_data_source <= Equal8.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleCPU|ALU:alu_module
clk => computation_result[28]~reg0.ENA
clk => computation_result[27]~reg0.ENA
clk => computation_result[26]~reg0.ENA
clk => computation_result[25]~reg0.ENA
clk => computation_result[24]~reg0.ENA
clk => computation_result[23]~reg0.ENA
clk => computation_result[22]~reg0.ENA
clk => computation_result[21]~reg0.ENA
clk => computation_result[20]~reg0.ENA
clk => computation_result[19]~reg0.ENA
clk => computation_result[18]~reg0.ENA
clk => computation_result[17]~reg0.ENA
clk => computation_result[16]~reg0.ENA
clk => computation_result[15]~reg0.ENA
clk => computation_result[14]~reg0.ENA
clk => computation_result[13]~reg0.ENA
clk => computation_result[12]~reg0.ENA
clk => computation_result[11]~reg0.ENA
clk => computation_result[10]~reg0.ENA
clk => computation_result[9]~reg0.ENA
clk => computation_result[8]~reg0.ENA
clk => computation_result[7]~reg0.ENA
clk => computation_result[6]~reg0.ENA
clk => computation_result[5]~reg0.ENA
clk => computation_result[4]~reg0.ENA
clk => computation_result[3]~reg0.ENA
clk => computation_result[2]~reg0.ENA
clk => computation_result[1]~reg0.ENA
clk => computation_result[0]~reg0.ENA
clk => resulthi[31].ENA
clk => resulthi[30].ENA
clk => resulthi[29].ENA
clk => resulthi[28].ENA
clk => resultlo[11].ENA
clk => resultlo[10].ENA
clk => resultlo[9].ENA
clk => resultlo[8].ENA
clk => resulthi[27].ENA
clk => resulthi[26].ENA
clk => resulthi[25].ENA
clk => resulthi[24].ENA
clk => resulthi[23].ENA
clk => resulthi[22].ENA
clk => resulthi[21].ENA
clk => resulthi[20].ENA
clk => resulthi[19].ENA
clk => resulthi[18].ENA
clk => resulthi[17].ENA
clk => resulthi[16].ENA
clk => resulthi[15].ENA
clk => resulthi[14].ENA
clk => resulthi[13].ENA
clk => resulthi[12].ENA
clk => resultlo[7].ENA
clk => resultlo[6].ENA
clk => resultlo[5].ENA
clk => resultlo[4].ENA
clk => resultlo[3].ENA
clk => resultlo[2].ENA
clk => resultlo[1].ENA
clk => resultlo[0].ENA
clk => zero_flag~reg0.ENA
clk => resulthi[11].ENA
clk => resulthi[10].ENA
clk => resulthi[9].ENA
clk => resulthi[8].ENA
clk => resulthi[7].ENA
clk => resulthi[6].ENA
clk => resulthi[5].ENA
clk => resulthi[4].ENA
clk => resulthi[3].ENA
clk => resulthi[2].ENA
clk => resulthi[1].ENA
clk => resulthi[0].ENA
clk => resultlo[31].ENA
clk => resultlo[30].ENA
clk => resultlo[29].ENA
clk => resultlo[28].ENA
clk => resultlo[27].ENA
clk => resultlo[26].ENA
clk => resultlo[25].ENA
clk => resultlo[24].ENA
clk => resultlo[23].ENA
clk => resultlo[22].ENA
clk => resultlo[21].ENA
clk => resultlo[20].ENA
clk => resultlo[19].ENA
clk => resultlo[18].ENA
clk => resultlo[17].ENA
clk => resultlo[16].ENA
clk => resultlo[15].ENA
clk => resultlo[14].ENA
clk => resultlo[13].ENA
clk => resultlo[12].ENA
clk => computation_result[29]~reg0.ENA
clk => computation_result[30]~reg0.ENA
clk => computation_result[31]~reg0.ENA
CLK_1 => zero_flag~reg0.CLK
CLK_1 => resultlo[0].CLK
CLK_1 => resultlo[1].CLK
CLK_1 => resultlo[2].CLK
CLK_1 => resultlo[3].CLK
CLK_1 => resultlo[4].CLK
CLK_1 => resultlo[5].CLK
CLK_1 => resultlo[6].CLK
CLK_1 => resultlo[7].CLK
CLK_1 => resultlo[8].CLK
CLK_1 => resultlo[9].CLK
CLK_1 => resultlo[10].CLK
CLK_1 => resultlo[11].CLK
CLK_1 => resultlo[12].CLK
CLK_1 => resultlo[13].CLK
CLK_1 => resultlo[14].CLK
CLK_1 => resultlo[15].CLK
CLK_1 => resultlo[16].CLK
CLK_1 => resultlo[17].CLK
CLK_1 => resultlo[18].CLK
CLK_1 => resultlo[19].CLK
CLK_1 => resultlo[20].CLK
CLK_1 => resultlo[21].CLK
CLK_1 => resultlo[22].CLK
CLK_1 => resultlo[23].CLK
CLK_1 => resultlo[24].CLK
CLK_1 => resultlo[25].CLK
CLK_1 => resultlo[26].CLK
CLK_1 => resultlo[27].CLK
CLK_1 => resultlo[28].CLK
CLK_1 => resultlo[29].CLK
CLK_1 => resultlo[30].CLK
CLK_1 => resultlo[31].CLK
CLK_1 => resulthi[0].CLK
CLK_1 => resulthi[1].CLK
CLK_1 => resulthi[2].CLK
CLK_1 => resulthi[3].CLK
CLK_1 => resulthi[4].CLK
CLK_1 => resulthi[5].CLK
CLK_1 => resulthi[6].CLK
CLK_1 => resulthi[7].CLK
CLK_1 => resulthi[8].CLK
CLK_1 => resulthi[9].CLK
CLK_1 => resulthi[10].CLK
CLK_1 => resulthi[11].CLK
CLK_1 => resulthi[12].CLK
CLK_1 => resulthi[13].CLK
CLK_1 => resulthi[14].CLK
CLK_1 => resulthi[15].CLK
CLK_1 => resulthi[16].CLK
CLK_1 => resulthi[17].CLK
CLK_1 => resulthi[18].CLK
CLK_1 => resulthi[19].CLK
CLK_1 => resulthi[20].CLK
CLK_1 => resulthi[21].CLK
CLK_1 => resulthi[22].CLK
CLK_1 => resulthi[23].CLK
CLK_1 => resulthi[24].CLK
CLK_1 => resulthi[25].CLK
CLK_1 => resulthi[26].CLK
CLK_1 => resulthi[27].CLK
CLK_1 => resulthi[28].CLK
CLK_1 => resulthi[29].CLK
CLK_1 => resulthi[30].CLK
CLK_1 => resulthi[31].CLK
CLK_1 => computation_result[0]~reg0.CLK
CLK_1 => computation_result[1]~reg0.CLK
CLK_1 => computation_result[2]~reg0.CLK
CLK_1 => computation_result[3]~reg0.CLK
CLK_1 => computation_result[4]~reg0.CLK
CLK_1 => computation_result[5]~reg0.CLK
CLK_1 => computation_result[6]~reg0.CLK
CLK_1 => computation_result[7]~reg0.CLK
CLK_1 => computation_result[8]~reg0.CLK
CLK_1 => computation_result[9]~reg0.CLK
CLK_1 => computation_result[10]~reg0.CLK
CLK_1 => computation_result[11]~reg0.CLK
CLK_1 => computation_result[12]~reg0.CLK
CLK_1 => computation_result[13]~reg0.CLK
CLK_1 => computation_result[14]~reg0.CLK
CLK_1 => computation_result[15]~reg0.CLK
CLK_1 => computation_result[16]~reg0.CLK
CLK_1 => computation_result[17]~reg0.CLK
CLK_1 => computation_result[18]~reg0.CLK
CLK_1 => computation_result[19]~reg0.CLK
CLK_1 => computation_result[20]~reg0.CLK
CLK_1 => computation_result[21]~reg0.CLK
CLK_1 => computation_result[22]~reg0.CLK
CLK_1 => computation_result[23]~reg0.CLK
CLK_1 => computation_result[24]~reg0.CLK
CLK_1 => computation_result[25]~reg0.CLK
CLK_1 => computation_result[26]~reg0.CLK
CLK_1 => computation_result[27]~reg0.CLK
CLK_1 => computation_result[28]~reg0.CLK
CLK_1 => computation_result[29]~reg0.CLK
CLK_1 => computation_result[30]~reg0.CLK
CLK_1 => computation_result[31]~reg0.CLK
alu_src_a => A.OUTPUTSELECT
alu_src_a => A.OUTPUTSELECT
alu_src_a => A.OUTPUTSELECT
alu_src_a => A.OUTPUTSELECT
alu_src_a => A.OUTPUTSELECT
alu_src_a => A.OUTPUTSELECT
alu_src_a => A.OUTPUTSELECT
alu_src_a => A.OUTPUTSELECT
alu_src_a => A.OUTPUTSELECT
alu_src_a => A.OUTPUTSELECT
alu_src_a => A.OUTPUTSELECT
alu_src_a => A.OUTPUTSELECT
alu_src_a => A.OUTPUTSELECT
alu_src_a => A.OUTPUTSELECT
alu_src_a => A.OUTPUTSELECT
alu_src_a => A.OUTPUTSELECT
alu_src_a => A.OUTPUTSELECT
alu_src_a => A.OUTPUTSELECT
alu_src_a => A.OUTPUTSELECT
alu_src_a => A.OUTPUTSELECT
alu_src_a => A.OUTPUTSELECT
alu_src_a => A.OUTPUTSELECT
alu_src_a => A.OUTPUTSELECT
alu_src_a => A.OUTPUTSELECT
alu_src_a => A.OUTPUTSELECT
alu_src_a => A.OUTPUTSELECT
alu_src_a => A.OUTPUTSELECT
alu_src_a => A.OUTPUTSELECT
alu_src_a => A.OUTPUTSELECT
alu_src_a => A.OUTPUTSELECT
alu_src_a => A.OUTPUTSELECT
alu_src_a => A.OUTPUTSELECT
alu_src_b => B.OUTPUTSELECT
alu_src_b => B.OUTPUTSELECT
alu_src_b => B.OUTPUTSELECT
alu_src_b => B.OUTPUTSELECT
alu_src_b => B.OUTPUTSELECT
alu_src_b => B.OUTPUTSELECT
alu_src_b => B.OUTPUTSELECT
alu_src_b => B.OUTPUTSELECT
alu_src_b => B.OUTPUTSELECT
alu_src_b => B.OUTPUTSELECT
alu_src_b => B.OUTPUTSELECT
alu_src_b => B.OUTPUTSELECT
alu_src_b => B.OUTPUTSELECT
alu_src_b => B.OUTPUTSELECT
alu_src_b => B.OUTPUTSELECT
alu_src_b => B.OUTPUTSELECT
alu_src_b => B.OUTPUTSELECT
alu_src_b => B.OUTPUTSELECT
alu_src_b => B.OUTPUTSELECT
alu_src_b => B.OUTPUTSELECT
alu_src_b => B.OUTPUTSELECT
alu_src_b => B.OUTPUTSELECT
alu_src_b => B.OUTPUTSELECT
alu_src_b => B.OUTPUTSELECT
alu_src_b => B.OUTPUTSELECT
alu_src_b => B.OUTPUTSELECT
alu_src_b => B.OUTPUTSELECT
alu_src_b => B.OUTPUTSELECT
alu_src_b => B.OUTPUTSELECT
alu_src_b => B.OUTPUTSELECT
alu_src_b => B.OUTPUTSELECT
alu_src_b => B.OUTPUTSELECT
read_data_1[0] => A.DATAB
read_data_1[1] => A.DATAB
read_data_1[2] => A.DATAB
read_data_1[3] => A.DATAB
read_data_1[4] => A.DATAB
read_data_1[5] => A.DATAB
read_data_1[6] => A.DATAB
read_data_1[7] => A.DATAB
read_data_1[8] => A.DATAB
read_data_1[9] => A.DATAB
read_data_1[10] => A.DATAB
read_data_1[11] => A.DATAB
read_data_1[12] => A.DATAB
read_data_1[13] => A.DATAB
read_data_1[14] => A.DATAB
read_data_1[15] => A.DATAB
read_data_1[16] => A.DATAB
read_data_1[17] => A.DATAB
read_data_1[18] => A.DATAB
read_data_1[19] => A.DATAB
read_data_1[20] => A.DATAB
read_data_1[21] => A.DATAB
read_data_1[22] => A.DATAB
read_data_1[23] => A.DATAB
read_data_1[24] => A.DATAB
read_data_1[25] => A.DATAB
read_data_1[26] => A.DATAB
read_data_1[27] => A.DATAB
read_data_1[28] => A.DATAB
read_data_1[29] => A.DATAB
read_data_1[30] => A.DATAB
read_data_1[31] => A.DATAB
read_data_2[0] => B.DATAB
read_data_2[1] => B.DATAB
read_data_2[2] => B.DATAB
read_data_2[3] => B.DATAB
read_data_2[4] => B.DATAB
read_data_2[5] => B.DATAB
read_data_2[6] => B.DATAB
read_data_2[7] => B.DATAB
read_data_2[8] => B.DATAB
read_data_2[9] => B.DATAB
read_data_2[10] => B.DATAB
read_data_2[11] => B.DATAB
read_data_2[12] => B.DATAB
read_data_2[13] => B.DATAB
read_data_2[14] => B.DATAB
read_data_2[15] => B.DATAB
read_data_2[16] => B.DATAB
read_data_2[17] => B.DATAB
read_data_2[18] => B.DATAB
read_data_2[19] => B.DATAB
read_data_2[20] => B.DATAB
read_data_2[21] => B.DATAB
read_data_2[22] => B.DATAB
read_data_2[23] => B.DATAB
read_data_2[24] => B.DATAB
read_data_2[25] => B.DATAB
read_data_2[26] => B.DATAB
read_data_2[27] => B.DATAB
read_data_2[28] => B.DATAB
read_data_2[29] => B.DATAB
read_data_2[30] => B.DATAB
read_data_2[31] => B.DATAB
shift_amount[0] => A.DATAA
shift_amount[0] => ShiftLeft0.IN37
shift_amount[0] => ShiftRight0.IN37
shift_amount[1] => A.DATAA
shift_amount[1] => ShiftLeft0.IN36
shift_amount[1] => ShiftRight0.IN36
shift_amount[2] => A.DATAA
shift_amount[2] => ShiftLeft0.IN35
shift_amount[2] => ShiftRight0.IN35
shift_amount[3] => A.DATAA
shift_amount[3] => ShiftLeft0.IN34
shift_amount[3] => ShiftRight0.IN34
shift_amount[4] => A.DATAA
shift_amount[4] => ShiftLeft0.IN33
shift_amount[4] => ShiftRight0.IN33
immediate_extend[0] => B.DATAA
immediate_extend[1] => B.DATAA
immediate_extend[2] => B.DATAA
immediate_extend[3] => B.DATAA
immediate_extend[4] => B.DATAA
immediate_extend[5] => B.DATAA
immediate_extend[6] => B.DATAA
immediate_extend[7] => B.DATAA
immediate_extend[8] => B.DATAA
immediate_extend[9] => B.DATAA
immediate_extend[10] => B.DATAA
immediate_extend[11] => B.DATAA
immediate_extend[12] => B.DATAA
immediate_extend[13] => B.DATAA
immediate_extend[14] => B.DATAA
immediate_extend[15] => B.DATAA
immediate_extend[16] => B.DATAA
immediate_extend[17] => B.DATAA
immediate_extend[18] => B.DATAA
immediate_extend[19] => B.DATAA
immediate_extend[20] => B.DATAA
immediate_extend[21] => B.DATAA
immediate_extend[22] => B.DATAA
immediate_extend[23] => B.DATAA
immediate_extend[24] => B.DATAA
immediate_extend[25] => B.DATAA
immediate_extend[26] => B.DATAA
immediate_extend[27] => B.DATAA
immediate_extend[28] => B.DATAA
immediate_extend[29] => B.DATAA
immediate_extend[30] => B.DATAA
immediate_extend[31] => B.DATAA
alu_operation[0] => Mux0.IN26
alu_operation[0] => Mux1.IN26
alu_operation[0] => Mux2.IN26
alu_operation[0] => Mux3.IN26
alu_operation[0] => Mux4.IN26
alu_operation[0] => Mux5.IN26
alu_operation[0] => Mux6.IN26
alu_operation[0] => Mux7.IN26
alu_operation[0] => Mux8.IN26
alu_operation[0] => Mux9.IN26
alu_operation[0] => Mux10.IN26
alu_operation[0] => Mux11.IN26
alu_operation[0] => Mux12.IN26
alu_operation[0] => Mux13.IN26
alu_operation[0] => Mux14.IN26
alu_operation[0] => Mux15.IN26
alu_operation[0] => Mux16.IN26
alu_operation[0] => Mux17.IN26
alu_operation[0] => Mux18.IN26
alu_operation[0] => Mux19.IN26
alu_operation[0] => Mux20.IN26
alu_operation[0] => Mux21.IN26
alu_operation[0] => Mux22.IN26
alu_operation[0] => Mux23.IN26
alu_operation[0] => Mux24.IN26
alu_operation[0] => Mux25.IN26
alu_operation[0] => Mux26.IN26
alu_operation[0] => Mux27.IN26
alu_operation[0] => Mux28.IN26
alu_operation[0] => Mux29.IN26
alu_operation[0] => Mux30.IN26
alu_operation[0] => Mux31.IN26
alu_operation[0] => Decoder0.IN4
alu_operation[1] => Mux0.IN25
alu_operation[1] => Mux1.IN25
alu_operation[1] => Mux2.IN25
alu_operation[1] => Mux3.IN25
alu_operation[1] => Mux4.IN25
alu_operation[1] => Mux5.IN25
alu_operation[1] => Mux6.IN25
alu_operation[1] => Mux7.IN25
alu_operation[1] => Mux8.IN25
alu_operation[1] => Mux9.IN25
alu_operation[1] => Mux10.IN25
alu_operation[1] => Mux11.IN25
alu_operation[1] => Mux12.IN25
alu_operation[1] => Mux13.IN25
alu_operation[1] => Mux14.IN25
alu_operation[1] => Mux15.IN25
alu_operation[1] => Mux16.IN25
alu_operation[1] => Mux17.IN25
alu_operation[1] => Mux18.IN25
alu_operation[1] => Mux19.IN25
alu_operation[1] => Mux20.IN25
alu_operation[1] => Mux21.IN25
alu_operation[1] => Mux22.IN25
alu_operation[1] => Mux23.IN25
alu_operation[1] => Mux24.IN25
alu_operation[1] => Mux25.IN25
alu_operation[1] => Mux26.IN25
alu_operation[1] => Mux27.IN25
alu_operation[1] => Mux28.IN25
alu_operation[1] => Mux29.IN25
alu_operation[1] => Mux30.IN25
alu_operation[1] => Mux31.IN25
alu_operation[1] => Decoder0.IN3
alu_operation[2] => Mux0.IN24
alu_operation[2] => Mux1.IN24
alu_operation[2] => Mux2.IN24
alu_operation[2] => Mux3.IN24
alu_operation[2] => Mux4.IN24
alu_operation[2] => Mux5.IN24
alu_operation[2] => Mux6.IN24
alu_operation[2] => Mux7.IN24
alu_operation[2] => Mux8.IN24
alu_operation[2] => Mux9.IN24
alu_operation[2] => Mux10.IN24
alu_operation[2] => Mux11.IN24
alu_operation[2] => Mux12.IN24
alu_operation[2] => Mux13.IN24
alu_operation[2] => Mux14.IN24
alu_operation[2] => Mux15.IN24
alu_operation[2] => Mux16.IN24
alu_operation[2] => Mux17.IN24
alu_operation[2] => Mux18.IN24
alu_operation[2] => Mux19.IN24
alu_operation[2] => Mux20.IN24
alu_operation[2] => Mux21.IN24
alu_operation[2] => Mux22.IN24
alu_operation[2] => Mux23.IN24
alu_operation[2] => Mux24.IN24
alu_operation[2] => Mux25.IN24
alu_operation[2] => Mux26.IN24
alu_operation[2] => Mux27.IN24
alu_operation[2] => Mux28.IN24
alu_operation[2] => Mux29.IN24
alu_operation[2] => Mux30.IN24
alu_operation[2] => Mux31.IN24
alu_operation[2] => Decoder0.IN2
alu_operation[3] => Mux0.IN23
alu_operation[3] => Mux1.IN23
alu_operation[3] => Mux2.IN23
alu_operation[3] => Mux3.IN23
alu_operation[3] => Mux4.IN23
alu_operation[3] => Mux5.IN23
alu_operation[3] => Mux6.IN23
alu_operation[3] => Mux7.IN23
alu_operation[3] => Mux8.IN23
alu_operation[3] => Mux9.IN23
alu_operation[3] => Mux10.IN23
alu_operation[3] => Mux11.IN23
alu_operation[3] => Mux12.IN23
alu_operation[3] => Mux13.IN23
alu_operation[3] => Mux14.IN23
alu_operation[3] => Mux15.IN23
alu_operation[3] => Mux16.IN23
alu_operation[3] => Mux17.IN23
alu_operation[3] => Mux18.IN23
alu_operation[3] => Mux19.IN23
alu_operation[3] => Mux20.IN23
alu_operation[3] => Mux21.IN23
alu_operation[3] => Mux22.IN23
alu_operation[3] => Mux23.IN23
alu_operation[3] => Mux24.IN23
alu_operation[3] => Mux25.IN23
alu_operation[3] => Mux26.IN23
alu_operation[3] => Mux27.IN23
alu_operation[3] => Mux28.IN23
alu_operation[3] => Mux29.IN23
alu_operation[3] => Mux30.IN23
alu_operation[3] => Mux31.IN23
alu_operation[3] => Decoder0.IN1
alu_operation[4] => Mux0.IN22
alu_operation[4] => Mux1.IN22
alu_operation[4] => Mux2.IN22
alu_operation[4] => Mux3.IN22
alu_operation[4] => Mux4.IN22
alu_operation[4] => Mux5.IN22
alu_operation[4] => Mux6.IN22
alu_operation[4] => Mux7.IN22
alu_operation[4] => Mux8.IN22
alu_operation[4] => Mux9.IN22
alu_operation[4] => Mux10.IN22
alu_operation[4] => Mux11.IN22
alu_operation[4] => Mux12.IN22
alu_operation[4] => Mux13.IN22
alu_operation[4] => Mux14.IN22
alu_operation[4] => Mux15.IN22
alu_operation[4] => Mux16.IN22
alu_operation[4] => Mux17.IN22
alu_operation[4] => Mux18.IN22
alu_operation[4] => Mux19.IN22
alu_operation[4] => Mux20.IN22
alu_operation[4] => Mux21.IN22
alu_operation[4] => Mux22.IN22
alu_operation[4] => Mux23.IN22
alu_operation[4] => Mux24.IN22
alu_operation[4] => Mux25.IN22
alu_operation[4] => Mux26.IN22
alu_operation[4] => Mux27.IN22
alu_operation[4] => Mux28.IN22
alu_operation[4] => Mux29.IN22
alu_operation[4] => Mux30.IN22
alu_operation[4] => Mux31.IN22
alu_operation[4] => Decoder0.IN0
zero_flag <= zero_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
computation_result[0] <= computation_result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
computation_result[1] <= computation_result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
computation_result[2] <= computation_result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
computation_result[3] <= computation_result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
computation_result[4] <= computation_result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
computation_result[5] <= computation_result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
computation_result[6] <= computation_result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
computation_result[7] <= computation_result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
computation_result[8] <= computation_result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
computation_result[9] <= computation_result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
computation_result[10] <= computation_result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
computation_result[11] <= computation_result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
computation_result[12] <= computation_result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
computation_result[13] <= computation_result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
computation_result[14] <= computation_result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
computation_result[15] <= computation_result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
computation_result[16] <= computation_result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
computation_result[17] <= computation_result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
computation_result[18] <= computation_result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
computation_result[19] <= computation_result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
computation_result[20] <= computation_result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
computation_result[21] <= computation_result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
computation_result[22] <= computation_result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
computation_result[23] <= computation_result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
computation_result[24] <= computation_result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
computation_result[25] <= computation_result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
computation_result[26] <= computation_result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
computation_result[27] <= computation_result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
computation_result[28] <= computation_result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
computation_result[29] <= computation_result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
computation_result[30] <= computation_result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
computation_result[31] <= computation_result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleCPU|PCAddr:pc_address_module
clk => stayPC[0].CLK
clk => stayPC[1].CLK
clk => stayPC[2].CLK
clk => stayPC[3].CLK
clk => stayPC[4].CLK
clk => stayPC[5].CLK
clk => stayPC[6].CLK
clk => stayPC[7].CLK
clk => stayPC[8].CLK
clk => stayPC[9].CLK
clk => stayPC[10].CLK
clk => stayPC[11].CLK
clk => stayPC[12].CLK
clk => stayPC[13].CLK
clk => stayPC[14].CLK
clk => stayPC[15].CLK
clk => stayPC[16].CLK
clk => stayPC[17].CLK
clk => stayPC[18].CLK
clk => stayPC[19].CLK
clk => stayPC[20].CLK
clk => stayPC[21].CLK
clk => stayPC[22].CLK
clk => stayPC[23].CLK
clk => stayPC[24].CLK
clk => stayPC[25].CLK
clk => stayPC[26].CLK
clk => stayPC[27].CLK
clk => stayPC[28].CLK
clk => stayPC[29].CLK
clk => stayPC[30].CLK
clk => stayPC[31].CLK
clk => next_pc[0]~reg0.CLK
clk => next_pc[1]~reg0.CLK
clk => next_pc[2]~reg0.CLK
clk => next_pc[3]~reg0.CLK
clk => next_pc[4]~reg0.CLK
clk => next_pc[5]~reg0.CLK
clk => next_pc[6]~reg0.CLK
clk => next_pc[7]~reg0.CLK
clk => next_pc[8]~reg0.CLK
clk => next_pc[9]~reg0.CLK
clk => next_pc[10]~reg0.CLK
clk => next_pc[11]~reg0.CLK
clk => next_pc[12]~reg0.CLK
clk => next_pc[13]~reg0.CLK
clk => next_pc[14]~reg0.CLK
clk => next_pc[15]~reg0.CLK
clk => next_pc[16]~reg0.CLK
clk => next_pc[17]~reg0.CLK
clk => next_pc[18]~reg0.CLK
clk => next_pc[19]~reg0.CLK
clk => next_pc[20]~reg0.CLK
clk => next_pc[21]~reg0.CLK
clk => next_pc[22]~reg0.CLK
clk => next_pc[23]~reg0.CLK
clk => next_pc[24]~reg0.CLK
clk => next_pc[25]~reg0.CLK
clk => next_pc[26]~reg0.CLK
clk => next_pc[27]~reg0.CLK
clk => next_pc[28]~reg0.CLK
clk => next_pc[29]~reg0.CLK
clk => next_pc[30]~reg0.CLK
clk => next_pc[31]~reg0.CLK
pc_source[0] => Equal0.IN31
pc_source[0] => Equal1.IN0
pc_source[0] => Equal2.IN1
pc_source[0] => Equal3.IN31
pc_source[1] => Equal0.IN30
pc_source[1] => Equal1.IN31
pc_source[1] => Equal2.IN0
pc_source[1] => Equal3.IN30
pc_source[2] => Equal0.IN29
pc_source[2] => Equal1.IN30
pc_source[2] => Equal2.IN31
pc_source[2] => Equal3.IN0
immediate_value[0] => Add0.IN30
immediate_value[1] => Add0.IN29
immediate_value[2] => Add0.IN28
immediate_value[3] => Add0.IN27
immediate_value[4] => Add0.IN26
immediate_value[5] => Add0.IN25
immediate_value[6] => Add0.IN24
immediate_value[7] => Add0.IN23
immediate_value[8] => Add0.IN22
immediate_value[9] => Add0.IN21
immediate_value[10] => Add0.IN20
immediate_value[11] => Add0.IN19
immediate_value[12] => Add0.IN18
immediate_value[13] => Add0.IN17
immediate_value[14] => Add0.IN16
immediate_value[15] => Add0.IN15
immediate_value[16] => Add0.IN14
immediate_value[17] => Add0.IN13
immediate_value[18] => Add0.IN12
immediate_value[19] => Add0.IN11
immediate_value[20] => Add0.IN10
immediate_value[21] => Add0.IN9
immediate_value[22] => Add0.IN8
immediate_value[23] => Add0.IN7
immediate_value[24] => Add0.IN6
immediate_value[25] => Add0.IN5
immediate_value[26] => Add0.IN4
immediate_value[27] => Add0.IN3
immediate_value[28] => Add0.IN2
immediate_value[29] => Add0.IN1
immediate_value[30] => ~NO_FANOUT~
immediate_value[31] => ~NO_FANOUT~
jump_address[0] => ~NO_FANOUT~
jump_address[1] => ~NO_FANOUT~
jump_address[2] => ~NO_FANOUT~
jump_address[3] => ~NO_FANOUT~
jump_address[4] => ~NO_FANOUT~
jump_address[5] => ~NO_FANOUT~
jump_address[6] => ~NO_FANOUT~
jump_address[7] => ~NO_FANOUT~
jump_address[8] => ~NO_FANOUT~
jump_address[9] => ~NO_FANOUT~
jump_address[10] => ~NO_FANOUT~
jump_address[11] => ~NO_FANOUT~
jump_address[12] => ~NO_FANOUT~
jump_address[13] => ~NO_FANOUT~
jump_address[14] => ~NO_FANOUT~
jump_address[15] => ~NO_FANOUT~
jump_address[16] => ~NO_FANOUT~
jump_address[17] => ~NO_FANOUT~
jump_address[18] => ~NO_FANOUT~
jump_address[19] => ~NO_FANOUT~
jump_address[20] => ~NO_FANOUT~
jump_address[21] => ~NO_FANOUT~
jump_address[22] => ~NO_FANOUT~
jump_address[23] => ~NO_FANOUT~
jump_address[24] => ~NO_FANOUT~
jump_address[25] => ~NO_FANOUT~
current_pc[0] => stayPC.DATAB
current_pc[0] => next_pc.DATAB
current_pc[0] => next_pc.DATAB
current_pc[1] => stayPC.DATAB
current_pc[1] => next_pc.DATAB
current_pc[1] => next_pc.DATAB
current_pc[2] => Add0.IN60
current_pc[2] => stayPC.DATAB
current_pc[2] => next_pc.DATAB
current_pc[3] => Add0.IN59
current_pc[3] => stayPC.DATAB
current_pc[3] => next_pc.DATAB
current_pc[4] => Add0.IN58
current_pc[4] => stayPC.DATAB
current_pc[4] => next_pc.DATAB
current_pc[5] => Add0.IN57
current_pc[5] => stayPC.DATAB
current_pc[5] => next_pc.DATAB
current_pc[6] => Add0.IN56
current_pc[6] => stayPC.DATAB
current_pc[6] => next_pc.DATAB
current_pc[7] => Add0.IN55
current_pc[7] => stayPC.DATAB
current_pc[7] => next_pc.DATAB
current_pc[8] => Add0.IN54
current_pc[8] => stayPC.DATAB
current_pc[8] => next_pc.DATAB
current_pc[9] => Add0.IN53
current_pc[9] => stayPC.DATAB
current_pc[9] => next_pc.DATAB
current_pc[10] => Add0.IN52
current_pc[10] => stayPC.DATAB
current_pc[10] => next_pc.DATAB
current_pc[11] => Add0.IN51
current_pc[11] => stayPC.DATAB
current_pc[11] => next_pc.DATAB
current_pc[12] => Add0.IN50
current_pc[12] => stayPC.DATAB
current_pc[12] => next_pc.DATAB
current_pc[13] => Add0.IN49
current_pc[13] => stayPC.DATAB
current_pc[13] => next_pc.DATAB
current_pc[14] => Add0.IN48
current_pc[14] => stayPC.DATAB
current_pc[14] => next_pc.DATAB
current_pc[15] => Add0.IN47
current_pc[15] => stayPC.DATAB
current_pc[15] => next_pc.DATAB
current_pc[16] => Add0.IN46
current_pc[16] => stayPC.DATAB
current_pc[16] => next_pc.DATAB
current_pc[17] => Add0.IN45
current_pc[17] => stayPC.DATAB
current_pc[17] => next_pc.DATAB
current_pc[18] => Add0.IN44
current_pc[18] => stayPC.DATAB
current_pc[18] => next_pc.DATAB
current_pc[19] => Add0.IN43
current_pc[19] => stayPC.DATAB
current_pc[19] => next_pc.DATAB
current_pc[20] => Add0.IN42
current_pc[20] => stayPC.DATAB
current_pc[20] => next_pc.DATAB
current_pc[21] => Add0.IN41
current_pc[21] => stayPC.DATAB
current_pc[21] => next_pc.DATAB
current_pc[22] => Add0.IN40
current_pc[22] => stayPC.DATAB
current_pc[22] => next_pc.DATAB
current_pc[23] => Add0.IN39
current_pc[23] => stayPC.DATAB
current_pc[23] => next_pc.DATAB
current_pc[24] => Add0.IN38
current_pc[24] => stayPC.DATAB
current_pc[24] => next_pc.DATAB
current_pc[25] => Add0.IN37
current_pc[25] => stayPC.DATAB
current_pc[25] => next_pc.DATAB
current_pc[26] => Add0.IN36
current_pc[26] => stayPC.DATAB
current_pc[26] => next_pc.DATAB
current_pc[27] => Add0.IN35
current_pc[27] => stayPC.DATAB
current_pc[27] => next_pc.DATAB
current_pc[28] => Add0.IN34
current_pc[28] => stayPC.DATAB
current_pc[28] => next_pc.DATAB
current_pc[29] => Add0.IN33
current_pc[29] => stayPC.DATAB
current_pc[29] => next_pc.DATAB
current_pc[30] => Add0.IN32
current_pc[30] => stayPC.DATAB
current_pc[30] => next_pc.DATAB
current_pc[31] => Add0.IN31
current_pc[31] => stayPC.DATAB
current_pc[31] => next_pc.DATAB
next_pc[0] <= next_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[1] <= next_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[2] <= next_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[3] <= next_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[4] <= next_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[5] <= next_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[6] <= next_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[7] <= next_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[8] <= next_pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[9] <= next_pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[10] <= next_pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[11] <= next_pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[12] <= next_pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[13] <= next_pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[14] <= next_pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[15] <= next_pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[16] <= next_pc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[17] <= next_pc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[18] <= next_pc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[19] <= next_pc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[20] <= next_pc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[21] <= next_pc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[22] <= next_pc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[23] <= next_pc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[24] <= next_pc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[25] <= next_pc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[26] <= next_pc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[27] <= next_pc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[28] <= next_pc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[29] <= next_pc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[30] <= next_pc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[31] <= next_pc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleCPU|DataMemory:data_memory
memory_read => data_bus[31].IN0
memory_read => data_out[0].OE
memory_read => data_out[1].OE
memory_read => data_out[2].OE
memory_read => data_out[3].OE
memory_read => data_out[4].OE
memory_read => data_out[5].OE
memory_read => data_out[6].OE
memory_read => data_out[7].OE
memory_read => data_out[8].OE
memory_read => data_out[9].OE
memory_read => data_out[10].OE
memory_read => data_out[11].OE
memory_read => data_out[12].OE
memory_read => data_out[13].OE
memory_read => data_out[14].OE
memory_read => data_out[15].OE
memory_read => data_out[16].OE
memory_read => data_out[17].OE
memory_read => data_out[18].OE
memory_read => data_out[19].OE
memory_read => data_out[20].OE
memory_read => data_out[21].OE
memory_read => data_out[22].OE
memory_read => data_out[23].OE
memory_read => data_out[24].OE
memory_read => data_out[25].OE
memory_read => data_out[26].OE
memory_read => data_out[27].OE
memory_read => data_out[28].OE
memory_read => data_out[29].OE
memory_read => data_out[30].OE
memory_read => data_out[31].OE
memory_write => ram[29][5].ENA
memory_write => ram[29][4].ENA
memory_write => ram[29][3].ENA
memory_write => ram[29][2].ENA
memory_write => ram[29][1].ENA
memory_write => ram[29][0].ENA
memory_write => ram[30][7].ENA
memory_write => ram[30][6].ENA
memory_write => ram[30][5].ENA
memory_write => ram[30][4].ENA
memory_write => ram[30][3].ENA
memory_write => ram[30][2].ENA
memory_write => ram[30][1].ENA
memory_write => ram[30][0].ENA
memory_write => ram[31][7].ENA
memory_write => ram[31][6].ENA
memory_write => ram[31][5].ENA
memory_write => ram[31][4].ENA
memory_write => ram[31][3].ENA
memory_write => ram[31][2].ENA
memory_write => ram[31][1].ENA
memory_write => ram[31][0].ENA
memory_write => ram[29][6].ENA
memory_write => ram[29][7].ENA
memory_write => ram[28][0].ENA
memory_write => ram[28][1].ENA
memory_write => ram[28][2].ENA
memory_write => ram[28][3].ENA
memory_write => ram[28][4].ENA
memory_write => ram[28][5].ENA
memory_write => ram[28][6].ENA
memory_write => ram[28][7].ENA
memory_write => ram[27][0].ENA
memory_write => ram[27][1].ENA
memory_write => ram[27][2].ENA
memory_write => ram[27][3].ENA
memory_write => ram[27][4].ENA
memory_write => ram[27][5].ENA
memory_write => ram[27][6].ENA
memory_write => ram[27][7].ENA
memory_write => ram[26][0].ENA
memory_write => ram[26][1].ENA
memory_write => ram[26][2].ENA
memory_write => ram[26][3].ENA
memory_write => ram[26][4].ENA
memory_write => ram[26][5].ENA
memory_write => ram[26][6].ENA
memory_write => ram[26][7].ENA
memory_write => ram[25][0].ENA
memory_write => ram[25][1].ENA
memory_write => ram[25][2].ENA
memory_write => ram[25][3].ENA
memory_write => ram[25][4].ENA
memory_write => ram[25][5].ENA
memory_write => ram[25][6].ENA
memory_write => ram[25][7].ENA
memory_write => ram[24][0].ENA
memory_write => ram[24][1].ENA
memory_write => ram[24][2].ENA
memory_write => ram[24][3].ENA
memory_write => ram[24][4].ENA
memory_write => ram[24][5].ENA
memory_write => ram[24][6].ENA
memory_write => ram[24][7].ENA
memory_write => ram[23][0].ENA
memory_write => ram[23][1].ENA
memory_write => ram[23][2].ENA
memory_write => ram[23][3].ENA
memory_write => ram[23][4].ENA
memory_write => ram[23][5].ENA
memory_write => ram[23][6].ENA
memory_write => ram[23][7].ENA
memory_write => ram[22][0].ENA
memory_write => ram[22][1].ENA
memory_write => ram[22][2].ENA
memory_write => ram[22][3].ENA
memory_write => ram[22][4].ENA
memory_write => ram[22][5].ENA
memory_write => ram[22][6].ENA
memory_write => ram[22][7].ENA
memory_write => ram[21][0].ENA
memory_write => ram[21][1].ENA
memory_write => ram[21][2].ENA
memory_write => ram[21][3].ENA
memory_write => ram[21][4].ENA
memory_write => ram[21][5].ENA
memory_write => ram[21][6].ENA
memory_write => ram[21][7].ENA
memory_write => ram[20][0].ENA
memory_write => ram[20][1].ENA
memory_write => ram[20][2].ENA
memory_write => ram[20][3].ENA
memory_write => ram[20][4].ENA
memory_write => ram[20][5].ENA
memory_write => ram[20][6].ENA
memory_write => ram[20][7].ENA
memory_write => ram[19][0].ENA
memory_write => ram[19][1].ENA
memory_write => ram[19][2].ENA
memory_write => ram[19][3].ENA
memory_write => ram[19][4].ENA
memory_write => ram[19][5].ENA
memory_write => ram[19][6].ENA
memory_write => ram[19][7].ENA
memory_write => ram[18][0].ENA
memory_write => ram[18][1].ENA
memory_write => ram[18][2].ENA
memory_write => ram[18][3].ENA
memory_write => ram[18][4].ENA
memory_write => ram[18][5].ENA
memory_write => ram[18][6].ENA
memory_write => ram[18][7].ENA
memory_write => ram[17][0].ENA
memory_write => ram[17][1].ENA
memory_write => ram[17][2].ENA
memory_write => ram[17][3].ENA
memory_write => ram[17][4].ENA
memory_write => ram[17][5].ENA
memory_write => ram[17][6].ENA
memory_write => ram[17][7].ENA
memory_write => ram[16][0].ENA
memory_write => ram[16][1].ENA
memory_write => ram[16][2].ENA
memory_write => ram[16][3].ENA
memory_write => ram[16][4].ENA
memory_write => ram[16][5].ENA
memory_write => ram[16][6].ENA
memory_write => ram[16][7].ENA
memory_write => ram[15][0].ENA
memory_write => ram[15][1].ENA
memory_write => ram[15][2].ENA
memory_write => ram[15][3].ENA
memory_write => ram[15][4].ENA
memory_write => ram[15][5].ENA
memory_write => ram[15][6].ENA
memory_write => ram[15][7].ENA
memory_write => ram[14][0].ENA
memory_write => ram[14][1].ENA
memory_write => ram[14][2].ENA
memory_write => ram[14][3].ENA
memory_write => ram[14][4].ENA
memory_write => ram[14][5].ENA
memory_write => ram[14][6].ENA
memory_write => ram[14][7].ENA
memory_write => ram[13][0].ENA
memory_write => ram[13][1].ENA
memory_write => ram[13][2].ENA
memory_write => ram[13][3].ENA
memory_write => ram[13][4].ENA
memory_write => ram[13][5].ENA
memory_write => ram[13][6].ENA
memory_write => ram[13][7].ENA
memory_write => ram[12][0].ENA
memory_write => ram[12][1].ENA
memory_write => ram[12][2].ENA
memory_write => ram[12][3].ENA
memory_write => ram[12][4].ENA
memory_write => ram[12][5].ENA
memory_write => ram[12][6].ENA
memory_write => ram[12][7].ENA
memory_write => ram[11][0].ENA
memory_write => ram[11][1].ENA
memory_write => ram[11][2].ENA
memory_write => ram[11][3].ENA
memory_write => ram[11][4].ENA
memory_write => ram[11][5].ENA
memory_write => ram[11][6].ENA
memory_write => ram[11][7].ENA
memory_write => ram[10][0].ENA
memory_write => ram[10][1].ENA
memory_write => ram[10][2].ENA
memory_write => ram[10][3].ENA
memory_write => ram[10][4].ENA
memory_write => ram[10][5].ENA
memory_write => ram[10][6].ENA
memory_write => ram[10][7].ENA
memory_write => ram[9][0].ENA
memory_write => ram[9][1].ENA
memory_write => ram[9][2].ENA
memory_write => ram[9][3].ENA
memory_write => ram[9][4].ENA
memory_write => ram[9][5].ENA
memory_write => ram[9][6].ENA
memory_write => ram[9][7].ENA
memory_write => ram[8][0].ENA
memory_write => ram[8][1].ENA
memory_write => ram[8][2].ENA
memory_write => ram[8][3].ENA
memory_write => ram[8][4].ENA
memory_write => ram[8][5].ENA
memory_write => ram[8][6].ENA
memory_write => ram[8][7].ENA
memory_write => ram[7][0].ENA
memory_write => ram[7][1].ENA
memory_write => ram[7][2].ENA
memory_write => ram[7][3].ENA
memory_write => ram[7][4].ENA
memory_write => ram[7][5].ENA
memory_write => ram[7][6].ENA
memory_write => ram[7][7].ENA
memory_write => ram[6][0].ENA
memory_write => ram[6][1].ENA
memory_write => ram[6][2].ENA
memory_write => ram[6][3].ENA
memory_write => ram[6][4].ENA
memory_write => ram[6][5].ENA
memory_write => ram[6][6].ENA
memory_write => ram[6][7].ENA
memory_write => ram[5][0].ENA
memory_write => ram[5][1].ENA
memory_write => ram[5][2].ENA
memory_write => ram[5][3].ENA
memory_write => ram[5][4].ENA
memory_write => ram[5][5].ENA
memory_write => ram[5][6].ENA
memory_write => ram[5][7].ENA
memory_write => ram[4][0].ENA
memory_write => ram[4][1].ENA
memory_write => ram[4][2].ENA
memory_write => ram[4][3].ENA
memory_write => ram[4][4].ENA
memory_write => ram[4][5].ENA
memory_write => ram[4][6].ENA
memory_write => ram[4][7].ENA
memory_write => ram[3][0].ENA
memory_write => ram[3][1].ENA
memory_write => ram[3][2].ENA
memory_write => ram[3][3].ENA
memory_write => ram[3][4].ENA
memory_write => ram[3][5].ENA
memory_write => ram[3][6].ENA
memory_write => ram[3][7].ENA
memory_write => ram[2][0].ENA
memory_write => ram[2][1].ENA
memory_write => ram[2][2].ENA
memory_write => ram[2][3].ENA
memory_write => ram[2][4].ENA
memory_write => ram[2][5].ENA
memory_write => ram[2][6].ENA
memory_write => ram[2][7].ENA
memory_write => ram[1][0].ENA
memory_write => ram[1][1].ENA
memory_write => ram[1][2].ENA
memory_write => ram[1][3].ENA
memory_write => ram[1][4].ENA
memory_write => ram[1][5].ENA
memory_write => ram[1][6].ENA
memory_write => ram[1][7].ENA
memory_write => ram[0][0].ENA
memory_write => ram[0][1].ENA
memory_write => ram[0][2].ENA
memory_write => ram[0][3].ENA
memory_write => ram[0][4].ENA
memory_write => ram[0][5].ENA
memory_write => ram[0][6].ENA
memory_write => ram[0][7].ENA
clk => ram[31][0].CLK
clk => ram[31][1].CLK
clk => ram[31][2].CLK
clk => ram[31][3].CLK
clk => ram[31][4].CLK
clk => ram[31][5].CLK
clk => ram[31][6].CLK
clk => ram[31][7].CLK
clk => ram[30][0].CLK
clk => ram[30][1].CLK
clk => ram[30][2].CLK
clk => ram[30][3].CLK
clk => ram[30][4].CLK
clk => ram[30][5].CLK
clk => ram[30][6].CLK
clk => ram[30][7].CLK
clk => ram[29][0].CLK
clk => ram[29][1].CLK
clk => ram[29][2].CLK
clk => ram[29][3].CLK
clk => ram[29][4].CLK
clk => ram[29][5].CLK
clk => ram[29][6].CLK
clk => ram[29][7].CLK
clk => ram[28][0].CLK
clk => ram[28][1].CLK
clk => ram[28][2].CLK
clk => ram[28][3].CLK
clk => ram[28][4].CLK
clk => ram[28][5].CLK
clk => ram[28][6].CLK
clk => ram[28][7].CLK
clk => ram[27][0].CLK
clk => ram[27][1].CLK
clk => ram[27][2].CLK
clk => ram[27][3].CLK
clk => ram[27][4].CLK
clk => ram[27][5].CLK
clk => ram[27][6].CLK
clk => ram[27][7].CLK
clk => ram[26][0].CLK
clk => ram[26][1].CLK
clk => ram[26][2].CLK
clk => ram[26][3].CLK
clk => ram[26][4].CLK
clk => ram[26][5].CLK
clk => ram[26][6].CLK
clk => ram[26][7].CLK
clk => ram[25][0].CLK
clk => ram[25][1].CLK
clk => ram[25][2].CLK
clk => ram[25][3].CLK
clk => ram[25][4].CLK
clk => ram[25][5].CLK
clk => ram[25][6].CLK
clk => ram[25][7].CLK
clk => ram[24][0].CLK
clk => ram[24][1].CLK
clk => ram[24][2].CLK
clk => ram[24][3].CLK
clk => ram[24][4].CLK
clk => ram[24][5].CLK
clk => ram[24][6].CLK
clk => ram[24][7].CLK
clk => ram[23][0].CLK
clk => ram[23][1].CLK
clk => ram[23][2].CLK
clk => ram[23][3].CLK
clk => ram[23][4].CLK
clk => ram[23][5].CLK
clk => ram[23][6].CLK
clk => ram[23][7].CLK
clk => ram[22][0].CLK
clk => ram[22][1].CLK
clk => ram[22][2].CLK
clk => ram[22][3].CLK
clk => ram[22][4].CLK
clk => ram[22][5].CLK
clk => ram[22][6].CLK
clk => ram[22][7].CLK
clk => ram[21][0].CLK
clk => ram[21][1].CLK
clk => ram[21][2].CLK
clk => ram[21][3].CLK
clk => ram[21][4].CLK
clk => ram[21][5].CLK
clk => ram[21][6].CLK
clk => ram[21][7].CLK
clk => ram[20][0].CLK
clk => ram[20][1].CLK
clk => ram[20][2].CLK
clk => ram[20][3].CLK
clk => ram[20][4].CLK
clk => ram[20][5].CLK
clk => ram[20][6].CLK
clk => ram[20][7].CLK
clk => ram[19][0].CLK
clk => ram[19][1].CLK
clk => ram[19][2].CLK
clk => ram[19][3].CLK
clk => ram[19][4].CLK
clk => ram[19][5].CLK
clk => ram[19][6].CLK
clk => ram[19][7].CLK
clk => ram[18][0].CLK
clk => ram[18][1].CLK
clk => ram[18][2].CLK
clk => ram[18][3].CLK
clk => ram[18][4].CLK
clk => ram[18][5].CLK
clk => ram[18][6].CLK
clk => ram[18][7].CLK
clk => ram[17][0].CLK
clk => ram[17][1].CLK
clk => ram[17][2].CLK
clk => ram[17][3].CLK
clk => ram[17][4].CLK
clk => ram[17][5].CLK
clk => ram[17][6].CLK
clk => ram[17][7].CLK
clk => ram[16][0].CLK
clk => ram[16][1].CLK
clk => ram[16][2].CLK
clk => ram[16][3].CLK
clk => ram[16][4].CLK
clk => ram[16][5].CLK
clk => ram[16][6].CLK
clk => ram[16][7].CLK
clk => ram[15][0].CLK
clk => ram[15][1].CLK
clk => ram[15][2].CLK
clk => ram[15][3].CLK
clk => ram[15][4].CLK
clk => ram[15][5].CLK
clk => ram[15][6].CLK
clk => ram[15][7].CLK
clk => ram[14][0].CLK
clk => ram[14][1].CLK
clk => ram[14][2].CLK
clk => ram[14][3].CLK
clk => ram[14][4].CLK
clk => ram[14][5].CLK
clk => ram[14][6].CLK
clk => ram[14][7].CLK
clk => ram[13][0].CLK
clk => ram[13][1].CLK
clk => ram[13][2].CLK
clk => ram[13][3].CLK
clk => ram[13][4].CLK
clk => ram[13][5].CLK
clk => ram[13][6].CLK
clk => ram[13][7].CLK
clk => ram[12][0].CLK
clk => ram[12][1].CLK
clk => ram[12][2].CLK
clk => ram[12][3].CLK
clk => ram[12][4].CLK
clk => ram[12][5].CLK
clk => ram[12][6].CLK
clk => ram[12][7].CLK
clk => ram[11][0].CLK
clk => ram[11][1].CLK
clk => ram[11][2].CLK
clk => ram[11][3].CLK
clk => ram[11][4].CLK
clk => ram[11][5].CLK
clk => ram[11][6].CLK
clk => ram[11][7].CLK
clk => ram[10][0].CLK
clk => ram[10][1].CLK
clk => ram[10][2].CLK
clk => ram[10][3].CLK
clk => ram[10][4].CLK
clk => ram[10][5].CLK
clk => ram[10][6].CLK
clk => ram[10][7].CLK
clk => ram[9][0].CLK
clk => ram[9][1].CLK
clk => ram[9][2].CLK
clk => ram[9][3].CLK
clk => ram[9][4].CLK
clk => ram[9][5].CLK
clk => ram[9][6].CLK
clk => ram[9][7].CLK
clk => ram[8][0].CLK
clk => ram[8][1].CLK
clk => ram[8][2].CLK
clk => ram[8][3].CLK
clk => ram[8][4].CLK
clk => ram[8][5].CLK
clk => ram[8][6].CLK
clk => ram[8][7].CLK
clk => ram[7][0].CLK
clk => ram[7][1].CLK
clk => ram[7][2].CLK
clk => ram[7][3].CLK
clk => ram[7][4].CLK
clk => ram[7][5].CLK
clk => ram[7][6].CLK
clk => ram[7][7].CLK
clk => ram[6][0].CLK
clk => ram[6][1].CLK
clk => ram[6][2].CLK
clk => ram[6][3].CLK
clk => ram[6][4].CLK
clk => ram[6][5].CLK
clk => ram[6][6].CLK
clk => ram[6][7].CLK
clk => ram[5][0].CLK
clk => ram[5][1].CLK
clk => ram[5][2].CLK
clk => ram[5][3].CLK
clk => ram[5][4].CLK
clk => ram[5][5].CLK
clk => ram[5][6].CLK
clk => ram[5][7].CLK
clk => ram[4][0].CLK
clk => ram[4][1].CLK
clk => ram[4][2].CLK
clk => ram[4][3].CLK
clk => ram[4][4].CLK
clk => ram[4][5].CLK
clk => ram[4][6].CLK
clk => ram[4][7].CLK
clk => ram[3][0].CLK
clk => ram[3][1].CLK
clk => ram[3][2].CLK
clk => ram[3][3].CLK
clk => ram[3][4].CLK
clk => ram[3][5].CLK
clk => ram[3][6].CLK
clk => ram[3][7].CLK
clk => ram[2][0].CLK
clk => ram[2][1].CLK
clk => ram[2][2].CLK
clk => ram[2][3].CLK
clk => ram[2][4].CLK
clk => ram[2][5].CLK
clk => ram[2][6].CLK
clk => ram[2][7].CLK
clk => ram[1][0].CLK
clk => ram[1][1].CLK
clk => ram[1][2].CLK
clk => ram[1][3].CLK
clk => ram[1][4].CLK
clk => ram[1][5].CLK
clk => ram[1][6].CLK
clk => ram[1][7].CLK
clk => ram[0][0].CLK
clk => ram[0][1].CLK
clk => ram[0][2].CLK
clk => ram[0][3].CLK
clk => ram[0][4].CLK
clk => ram[0][5].CLK
clk => ram[0][6].CLK
clk => ram[0][7].CLK
db_data_source => data_bus[0].OUTPUTSELECT
db_data_source => data_bus[1].OUTPUTSELECT
db_data_source => data_bus[2].OUTPUTSELECT
db_data_source => data_bus[3].OUTPUTSELECT
db_data_source => data_bus[4].OUTPUTSELECT
db_data_source => data_bus[5].OUTPUTSELECT
db_data_source => data_bus[6].OUTPUTSELECT
db_data_source => data_bus[7].OUTPUTSELECT
db_data_source => data_bus[8].OUTPUTSELECT
db_data_source => data_bus[9].OUTPUTSELECT
db_data_source => data_bus[10].OUTPUTSELECT
db_data_source => data_bus[11].OUTPUTSELECT
db_data_source => data_bus[12].OUTPUTSELECT
db_data_source => data_bus[13].OUTPUTSELECT
db_data_source => data_bus[14].OUTPUTSELECT
db_data_source => data_bus[15].OUTPUTSELECT
db_data_source => data_bus[16].OUTPUTSELECT
db_data_source => data_bus[17].OUTPUTSELECT
db_data_source => data_bus[18].OUTPUTSELECT
db_data_source => data_bus[19].OUTPUTSELECT
db_data_source => data_bus[20].OUTPUTSELECT
db_data_source => data_bus[21].OUTPUTSELECT
db_data_source => data_bus[22].OUTPUTSELECT
db_data_source => data_bus[23].OUTPUTSELECT
db_data_source => data_bus[24].OUTPUTSELECT
db_data_source => data_bus[25].OUTPUTSELECT
db_data_source => data_bus[26].OUTPUTSELECT
db_data_source => data_bus[27].OUTPUTSELECT
db_data_source => data_bus[28].OUTPUTSELECT
db_data_source => data_bus[29].OUTPUTSELECT
db_data_source => data_bus[30].OUTPUTSELECT
db_data_source => data_bus[31].OUTPUTSELECT
db_data_source => data_bus[31].IN1
data_address[0] => Add0.IN64
data_address[0] => Mux8.IN4
data_address[0] => Mux9.IN4
data_address[0] => Mux10.IN4
data_address[0] => Mux11.IN4
data_address[0] => Mux12.IN4
data_address[0] => Mux13.IN4
data_address[0] => Mux14.IN4
data_address[0] => Mux15.IN4
data_address[0] => Add2.IN64
data_address[0] => Mux24.IN4
data_address[0] => Mux25.IN4
data_address[0] => Mux26.IN4
data_address[0] => Mux27.IN4
data_address[0] => Mux28.IN4
data_address[0] => Mux29.IN4
data_address[0] => Mux30.IN4
data_address[0] => Mux31.IN4
data_address[0] => Decoder0.IN4
data_address[0] => Decoder2.IN4
data_address[0] => data_bus[0].DATAB
data_address[1] => Add0.IN63
data_address[1] => Add1.IN62
data_address[1] => Add2.IN63
data_address[1] => Mux24.IN3
data_address[1] => Mux25.IN3
data_address[1] => Mux26.IN3
data_address[1] => Mux27.IN3
data_address[1] => Mux28.IN3
data_address[1] => Mux29.IN3
data_address[1] => Mux30.IN3
data_address[1] => Mux31.IN3
data_address[1] => Decoder0.IN3
data_address[1] => data_bus[1].DATAB
data_address[2] => Add0.IN62
data_address[2] => Add1.IN61
data_address[2] => Add2.IN62
data_address[2] => Mux24.IN2
data_address[2] => Mux25.IN2
data_address[2] => Mux26.IN2
data_address[2] => Mux27.IN2
data_address[2] => Mux28.IN2
data_address[2] => Mux29.IN2
data_address[2] => Mux30.IN2
data_address[2] => Mux31.IN2
data_address[2] => Decoder0.IN2
data_address[2] => data_bus[2].DATAB
data_address[3] => Add0.IN61
data_address[3] => Add1.IN60
data_address[3] => Add2.IN61
data_address[3] => Mux24.IN1
data_address[3] => Mux25.IN1
data_address[3] => Mux26.IN1
data_address[3] => Mux27.IN1
data_address[3] => Mux28.IN1
data_address[3] => Mux29.IN1
data_address[3] => Mux30.IN1
data_address[3] => Mux31.IN1
data_address[3] => Decoder0.IN1
data_address[3] => data_bus[3].DATAB
data_address[4] => Add0.IN60
data_address[4] => Add1.IN59
data_address[4] => Add2.IN60
data_address[4] => Mux24.IN0
data_address[4] => Mux25.IN0
data_address[4] => Mux26.IN0
data_address[4] => Mux27.IN0
data_address[4] => Mux28.IN0
data_address[4] => Mux29.IN0
data_address[4] => Mux30.IN0
data_address[4] => Mux31.IN0
data_address[4] => Decoder0.IN0
data_address[4] => data_bus[4].DATAB
data_address[5] => Add0.IN59
data_address[5] => Add1.IN58
data_address[5] => Add2.IN59
data_address[5] => LessThan0.IN54
data_address[5] => data_bus[5].DATAB
data_address[6] => Add0.IN58
data_address[6] => Add1.IN57
data_address[6] => Add2.IN58
data_address[6] => LessThan0.IN53
data_address[6] => data_bus[6].DATAB
data_address[7] => Add0.IN57
data_address[7] => Add1.IN56
data_address[7] => Add2.IN57
data_address[7] => LessThan0.IN52
data_address[7] => data_bus[7].DATAB
data_address[8] => Add0.IN56
data_address[8] => Add1.IN55
data_address[8] => Add2.IN56
data_address[8] => LessThan0.IN51
data_address[8] => data_bus[8].DATAB
data_address[9] => Add0.IN55
data_address[9] => Add1.IN54
data_address[9] => Add2.IN55
data_address[9] => LessThan0.IN50
data_address[9] => data_bus[9].DATAB
data_address[10] => Add0.IN54
data_address[10] => Add1.IN53
data_address[10] => Add2.IN54
data_address[10] => LessThan0.IN49
data_address[10] => data_bus[10].DATAB
data_address[11] => Add0.IN53
data_address[11] => Add1.IN52
data_address[11] => Add2.IN53
data_address[11] => LessThan0.IN48
data_address[11] => data_bus[11].DATAB
data_address[12] => Add0.IN52
data_address[12] => Add1.IN51
data_address[12] => Add2.IN52
data_address[12] => LessThan0.IN47
data_address[12] => data_bus[12].DATAB
data_address[13] => Add0.IN51
data_address[13] => Add1.IN50
data_address[13] => Add2.IN51
data_address[13] => LessThan0.IN46
data_address[13] => data_bus[13].DATAB
data_address[14] => Add0.IN50
data_address[14] => Add1.IN49
data_address[14] => Add2.IN50
data_address[14] => LessThan0.IN45
data_address[14] => data_bus[14].DATAB
data_address[15] => Add0.IN49
data_address[15] => Add1.IN48
data_address[15] => Add2.IN49
data_address[15] => LessThan0.IN44
data_address[15] => data_bus[15].DATAB
data_address[16] => Add0.IN48
data_address[16] => Add1.IN47
data_address[16] => Add2.IN48
data_address[16] => LessThan0.IN43
data_address[16] => data_bus[16].DATAB
data_address[17] => Add0.IN47
data_address[17] => Add1.IN46
data_address[17] => Add2.IN47
data_address[17] => LessThan0.IN42
data_address[17] => data_bus[17].DATAB
data_address[18] => Add0.IN46
data_address[18] => Add1.IN45
data_address[18] => Add2.IN46
data_address[18] => LessThan0.IN41
data_address[18] => data_bus[18].DATAB
data_address[19] => Add0.IN45
data_address[19] => Add1.IN44
data_address[19] => Add2.IN45
data_address[19] => LessThan0.IN40
data_address[19] => data_bus[19].DATAB
data_address[20] => Add0.IN44
data_address[20] => Add1.IN43
data_address[20] => Add2.IN44
data_address[20] => LessThan0.IN39
data_address[20] => data_bus[20].DATAB
data_address[21] => Add0.IN43
data_address[21] => Add1.IN42
data_address[21] => Add2.IN43
data_address[21] => LessThan0.IN38
data_address[21] => data_bus[21].DATAB
data_address[22] => Add0.IN42
data_address[22] => Add1.IN41
data_address[22] => Add2.IN42
data_address[22] => LessThan0.IN37
data_address[22] => data_bus[22].DATAB
data_address[23] => Add0.IN41
data_address[23] => Add1.IN40
data_address[23] => Add2.IN41
data_address[23] => LessThan0.IN36
data_address[23] => data_bus[23].DATAB
data_address[24] => Add0.IN40
data_address[24] => Add1.IN39
data_address[24] => Add2.IN40
data_address[24] => LessThan0.IN35
data_address[24] => data_bus[24].DATAB
data_address[25] => Add0.IN39
data_address[25] => Add1.IN38
data_address[25] => Add2.IN39
data_address[25] => LessThan0.IN34
data_address[25] => data_bus[25].DATAB
data_address[26] => Add0.IN38
data_address[26] => Add1.IN37
data_address[26] => Add2.IN38
data_address[26] => LessThan0.IN33
data_address[26] => data_bus[26].DATAB
data_address[27] => Add0.IN37
data_address[27] => Add1.IN36
data_address[27] => Add2.IN37
data_address[27] => LessThan0.IN32
data_address[27] => data_bus[27].DATAB
data_address[28] => Add0.IN36
data_address[28] => Add1.IN35
data_address[28] => Add2.IN36
data_address[28] => LessThan0.IN31
data_address[28] => data_bus[28].DATAB
data_address[29] => Add0.IN35
data_address[29] => Add1.IN34
data_address[29] => Add2.IN35
data_address[29] => LessThan0.IN30
data_address[29] => data_bus[29].DATAB
data_address[30] => Add0.IN34
data_address[30] => Add1.IN33
data_address[30] => Add2.IN34
data_address[30] => LessThan0.IN29
data_address[30] => data_bus[30].DATAB
data_address[31] => Add0.IN33
data_address[31] => Add1.IN32
data_address[31] => Add2.IN33
data_address[31] => LessThan0.IN28
data_address[31] => data_bus[31].DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31].DB_MAX_OUTPUT_PORT_TYPE
data_bus[0] <= data_bus[0].DB_MAX_OUTPUT_PORT_TYPE
data_bus[1] <= data_bus[1].DB_MAX_OUTPUT_PORT_TYPE
data_bus[2] <= data_bus[2].DB_MAX_OUTPUT_PORT_TYPE
data_bus[3] <= data_bus[3].DB_MAX_OUTPUT_PORT_TYPE
data_bus[4] <= data_bus[4].DB_MAX_OUTPUT_PORT_TYPE
data_bus[5] <= data_bus[5].DB_MAX_OUTPUT_PORT_TYPE
data_bus[6] <= data_bus[6].DB_MAX_OUTPUT_PORT_TYPE
data_bus[7] <= data_bus[7].DB_MAX_OUTPUT_PORT_TYPE
data_bus[8] <= data_bus[8].DB_MAX_OUTPUT_PORT_TYPE
data_bus[9] <= data_bus[9].DB_MAX_OUTPUT_PORT_TYPE
data_bus[10] <= data_bus[10].DB_MAX_OUTPUT_PORT_TYPE
data_bus[11] <= data_bus[11].DB_MAX_OUTPUT_PORT_TYPE
data_bus[12] <= data_bus[12].DB_MAX_OUTPUT_PORT_TYPE
data_bus[13] <= data_bus[13].DB_MAX_OUTPUT_PORT_TYPE
data_bus[14] <= data_bus[14].DB_MAX_OUTPUT_PORT_TYPE
data_bus[15] <= data_bus[15].DB_MAX_OUTPUT_PORT_TYPE
data_bus[16] <= data_bus[16].DB_MAX_OUTPUT_PORT_TYPE
data_bus[17] <= data_bus[17].DB_MAX_OUTPUT_PORT_TYPE
data_bus[18] <= data_bus[18].DB_MAX_OUTPUT_PORT_TYPE
data_bus[19] <= data_bus[19].DB_MAX_OUTPUT_PORT_TYPE
data_bus[20] <= data_bus[20].DB_MAX_OUTPUT_PORT_TYPE
data_bus[21] <= data_bus[21].DB_MAX_OUTPUT_PORT_TYPE
data_bus[22] <= data_bus[22].DB_MAX_OUTPUT_PORT_TYPE
data_bus[23] <= data_bus[23].DB_MAX_OUTPUT_PORT_TYPE
data_bus[24] <= data_bus[24].DB_MAX_OUTPUT_PORT_TYPE
data_bus[25] <= data_bus[25].DB_MAX_OUTPUT_PORT_TYPE
data_bus[26] <= data_bus[26].DB_MAX_OUTPUT_PORT_TYPE
data_bus[27] <= data_bus[27].DB_MAX_OUTPUT_PORT_TYPE
data_bus[28] <= data_bus[28].DB_MAX_OUTPUT_PORT_TYPE
data_bus[29] <= data_bus[29].DB_MAX_OUTPUT_PORT_TYPE
data_bus[30] <= data_bus[30].DB_MAX_OUTPUT_PORT_TYPE
data_bus[31] <= data_bus[31].DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleCPU|SignZeroExtend:sign_zero_extend
immediate_value[0] => extended_immediate[0].DATAIN
immediate_value[1] => extended_immediate[1].DATAIN
immediate_value[2] => extended_immediate[2].DATAIN
immediate_value[3] => extended_immediate[3].DATAIN
immediate_value[4] => extended_immediate[4].DATAIN
immediate_value[5] => extended_immediate[5].DATAIN
immediate_value[6] => extended_immediate[6].DATAIN
immediate_value[7] => extended_immediate[7].DATAIN
immediate_value[8] => extended_immediate[8].DATAIN
immediate_value[9] => extended_immediate[9].DATAIN
immediate_value[10] => extended_immediate[10].DATAIN
immediate_value[11] => extended_immediate[11].DATAIN
immediate_value[12] => extended_immediate[12].DATAIN
immediate_value[13] => extended_immediate[13].DATAIN
immediate_value[14] => extended_immediate[14].DATAIN
immediate_value[15] => extended_immediate.DATAB
immediate_value[15] => extended_immediate.DATAB
immediate_value[15] => extended_immediate.DATAB
immediate_value[15] => extended_immediate.DATAB
immediate_value[15] => extended_immediate.DATAB
immediate_value[15] => extended_immediate.DATAB
immediate_value[15] => extended_immediate.DATAB
immediate_value[15] => extended_immediate.DATAB
immediate_value[15] => extended_immediate.DATAB
immediate_value[15] => extended_immediate.DATAB
immediate_value[15] => extended_immediate.DATAB
immediate_value[15] => extended_immediate.DATAB
immediate_value[15] => extended_immediate.DATAB
immediate_value[15] => extended_immediate.DATAB
immediate_value[15] => extended_immediate.DATAB
immediate_value[15] => extended_immediate.DATAB
immediate_value[15] => extended_immediate[15].DATAIN
extend_select => extended_immediate.OUTPUTSELECT
extend_select => extended_immediate.OUTPUTSELECT
extend_select => extended_immediate.OUTPUTSELECT
extend_select => extended_immediate.OUTPUTSELECT
extend_select => extended_immediate.OUTPUTSELECT
extend_select => extended_immediate.OUTPUTSELECT
extend_select => extended_immediate.OUTPUTSELECT
extend_select => extended_immediate.OUTPUTSELECT
extend_select => extended_immediate.OUTPUTSELECT
extend_select => extended_immediate.OUTPUTSELECT
extend_select => extended_immediate.OUTPUTSELECT
extend_select => extended_immediate.OUTPUTSELECT
extend_select => extended_immediate.OUTPUTSELECT
extend_select => extended_immediate.OUTPUTSELECT
extend_select => extended_immediate.OUTPUTSELECT
extend_select => extended_immediate.OUTPUTSELECT
extended_immediate[0] <= immediate_value[0].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[1] <= immediate_value[1].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[2] <= immediate_value[2].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[3] <= immediate_value[3].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[4] <= immediate_value[4].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[5] <= immediate_value[5].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[6] <= immediate_value[6].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[7] <= immediate_value[7].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[8] <= immediate_value[8].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[9] <= immediate_value[9].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[10] <= immediate_value[10].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[11] <= immediate_value[11].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[12] <= immediate_value[12].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[13] <= immediate_value[13].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[14] <= immediate_value[14].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[15] <= immediate_value[15].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[16] <= extended_immediate.DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[17] <= extended_immediate.DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[18] <= extended_immediate.DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[19] <= extended_immediate.DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[20] <= extended_immediate.DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[21] <= extended_immediate.DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[22] <= extended_immediate.DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[23] <= extended_immediate.DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[24] <= extended_immediate.DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[25] <= extended_immediate.DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[26] <= extended_immediate.DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[27] <= extended_immediate.DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[28] <= extended_immediate.DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[29] <= extended_immediate.DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[30] <= extended_immediate.DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[31] <= extended_immediate.DB_MAX_OUTPUT_PORT_TYPE


