
*** Running vivado
    with args -log present_encryptor_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source present_encryptor_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source present_encryptor_top.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1320.125 ; gain = 43.016 ; free physical = 351591 ; free virtual = 421329
Command: synth_design -top present_encryptor_top -part xc7a100tfgg676-1 -directive AreaOptimized_high -control_set_opt_threshold 1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 73441 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1419.578 ; gain = 86.848 ; free physical = 351027 ; free virtual = 420791
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'present_encryptor_top' [/home/users/komal.inayat/Downloads/present_encryptor/trunk/rtl/verilog/present_encryptor_top.v:31]
INFO: [Synth 8-6157] synthesizing module 'sub_per' [/home/users/komal.inayat/Downloads/present_encryptor/trunk/rtl/verilog/sub_per.v:31]
INFO: [Synth 8-6157] synthesizing module 'substitution' [/home/users/komal.inayat/Downloads/present_encryptor/trunk/rtl/verilog/substitution.v:31]
INFO: [Synth 8-6157] synthesizing module 'sbox' [/home/users/komal.inayat/Downloads/present_encryptor/trunk/rtl/verilog/sbox.v:31]
INFO: [Synth 8-6155] done synthesizing module 'sbox' (1#1) [/home/users/komal.inayat/Downloads/present_encryptor/trunk/rtl/verilog/sbox.v:31]
INFO: [Synth 8-6155] done synthesizing module 'substitution' (2#1) [/home/users/komal.inayat/Downloads/present_encryptor/trunk/rtl/verilog/substitution.v:31]
INFO: [Synth 8-6157] synthesizing module 'permutation' [/home/users/komal.inayat/Downloads/present_encryptor/trunk/rtl/verilog/permutation.v:31]
INFO: [Synth 8-6155] done synthesizing module 'permutation' (3#1) [/home/users/komal.inayat/Downloads/present_encryptor/trunk/rtl/verilog/permutation.v:31]
INFO: [Synth 8-6155] done synthesizing module 'sub_per' (4#1) [/home/users/komal.inayat/Downloads/present_encryptor/trunk/rtl/verilog/sub_per.v:31]
INFO: [Synth 8-6157] synthesizing module 'key_update' [/home/users/komal.inayat/Downloads/present_encryptor/trunk/rtl/verilog/key_update.v:31]
INFO: [Synth 8-6155] done synthesizing module 'key_update' (5#1) [/home/users/komal.inayat/Downloads/present_encryptor/trunk/rtl/verilog/key_update.v:31]
INFO: [Synth 8-6155] done synthesizing module 'present_encryptor_top' (6#1) [/home/users/komal.inayat/Downloads/present_encryptor/trunk/rtl/verilog/present_encryptor_top.v:31]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 1464.211 ; gain = 131.480 ; free physical = 351139 ; free virtual = 420904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 1464.211 ; gain = 131.480 ; free physical = 351017 ; free virtual = 420781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 1472.215 ; gain = 139.484 ; free physical = 350997 ; free virtual = 420762
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 1480.219 ; gain = 147.488 ; free physical = 350932 ; free virtual = 420697
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	               80 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module present_encryptor_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Registers : 
	               80 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module key_update 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:02:52 . Memory (MB): peak = 1633.809 ; gain = 301.078 ; free physical = 348991 ; free virtual = 418934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:02:53 . Memory (MB): peak = 1633.809 ; gain = 301.078 ; free physical = 348960 ; free virtual = 418903
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:02:53 . Memory (MB): peak = 1633.809 ; gain = 301.078 ; free physical = 348911 ; free virtual = 418853
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:02:56 . Memory (MB): peak = 1633.809 ; gain = 301.078 ; free physical = 348707 ; free virtual = 418651
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:02:56 . Memory (MB): peak = 1633.809 ; gain = 301.078 ; free physical = 348707 ; free virtual = 418651
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:02:56 . Memory (MB): peak = 1633.809 ; gain = 301.078 ; free physical = 348691 ; free virtual = 418633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:02:56 . Memory (MB): peak = 1633.809 ; gain = 301.078 ; free physical = 348694 ; free virtual = 418637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:02:56 . Memory (MB): peak = 1633.809 ; gain = 301.078 ; free physical = 348641 ; free virtual = 418583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:02:56 . Memory (MB): peak = 1633.809 ; gain = 301.078 ; free physical = 348653 ; free virtual = 418596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |    67|
|4     |LUT3 |    72|
|5     |LUT4 |     6|
|6     |LUT5 |     1|
|7     |LUT6 |    68|
|8     |FDRE |   148|
|9     |FDSE |     1|
|10    |IBUF |    83|
|11    |OBUF |    64|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   513|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:02:56 . Memory (MB): peak = 1633.809 ; gain = 301.078 ; free physical = 348626 ; free virtual = 418568
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:02:56 . Memory (MB): peak = 1633.809 ; gain = 301.078 ; free physical = 348622 ; free virtual = 418564
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:02:56 . Memory (MB): peak = 1633.809 ; gain = 301.078 ; free physical = 348618 ; free virtual = 418561
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:03:08 . Memory (MB): peak = 1752.828 ; gain = 432.703 ; free physical = 348534 ; free virtual = 418494
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/users/komal.inayat/Downloads/present_encryptor/project_1/project_1.runs/synth_1/present_encryptor_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file present_encryptor_top_utilization_synth.rpt -pb present_encryptor_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1776.848 ; gain = 0.000 ; free physical = 349062 ; free virtual = 419054
INFO: [Common 17-206] Exiting Vivado at Mon Apr  4 12:49:06 2022...
