{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699911694652 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699911694652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 16:41:34 2023 " "Processing started: Mon Nov 13 16:41:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699911694652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699911694652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off risc_v_project -c risc_v_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off risc_v_project -c risc_v_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699911694652 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699911695010 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699911695011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.v 2 2 " "Found 2 design units, including 2 entities, in source file test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench_cu " "Found entity 1: test_bench_cu" {  } { { "test_bench.v" "" { Text "C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/test_bench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699911702315 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_bench_alu " "Found entity 2: test_bench_alu" {  } { { "test_bench.v" "" { Text "C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/test_bench.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699911702315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699911702315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v_project.v 1 1 " "Found 1 design units, including 1 entities, in source file risc_v_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 risc_v_project " "Found entity 1: risc_v_project" {  } { { "risc_v_project.v" "" { Text "C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/risc_v_project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699911702316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699911702316 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "risc_v_project " "Elaborating entity \"risc_v_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699911702340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_bench_alu test_bench_alu:alu1 " "Elaborating entity \"test_bench_alu\" for hierarchy \"test_bench_alu:alu1\"" {  } { { "risc_v_project.v" "alu1" { Text "C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/risc_v_project.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699911702341 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "test_bench.v(24) " "Verilog HDL warning at test_bench.v(24): ignoring unsupported system task" {  } { { "test_bench.v" "" { Text "C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/test_bench.v" 24 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1699911702342 "|risc_v_project|test_bench_alu:alu1"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "test_bench.v(25) " "Verilog HDL warning at test_bench.v(25): ignoring unsupported system task" {  } { { "test_bench.v" "" { Text "C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/test_bench.v" 25 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1699911702342 "|risc_v_project|test_bench_alu:alu1"}
{ "Warning" "WSGN_SEARCH_FILE" "alu_control.v 1 1 " "Using design file alu_control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/alu_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699911702352 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699911702352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control test_bench_alu:alu1\|alu_control:alu_control_dut " "Elaborating entity \"alu_control\" for hierarchy \"test_bench_alu:alu1\|alu_control:alu_control_dut\"" {  } { { "test_bench.v" "alu_control_dut" { Text "C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/test_bench.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699911702353 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_control.v(8) " "Verilog HDL Case Statement warning at alu_control.v(8): incomplete case statement has no default case item" {  } { { "alu_control.v" "" { Text "C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/alu_control.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1699911702353 "|test_bench_alu|alu_control:alu_control_dut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_opcodes alu_control.v(8) " "Verilog HDL Always Construct warning at alu_control.v(8): inferring latch(es) for variable \"alu_opcodes\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_control.v" "" { Text "C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/alu_control.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699911702353 "|test_bench_alu|alu_control:alu_control_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_opcodes\[0\] alu_control.v(8) " "Inferred latch for \"alu_opcodes\[0\]\" at alu_control.v(8)" {  } { { "alu_control.v" "" { Text "C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/alu_control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699911702353 "|test_bench_alu|alu_control:alu_control_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_opcodes\[1\] alu_control.v(8) " "Inferred latch for \"alu_opcodes\[1\]\" at alu_control.v(8)" {  } { { "alu_control.v" "" { Text "C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/alu_control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699911702353 "|test_bench_alu|alu_control:alu_control_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_opcodes\[2\] alu_control.v(8) " "Inferred latch for \"alu_opcodes\[2\]\" at alu_control.v(8)" {  } { { "alu_control.v" "" { Text "C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/alu_control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699911702353 "|test_bench_alu|alu_control:alu_control_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_opcodes\[3\] alu_control.v(8) " "Inferred latch for \"alu_opcodes\[3\]\" at alu_control.v(8)" {  } { { "alu_control.v" "" { Text "C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/alu_control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699911702353 "|test_bench_alu|alu_control:alu_control_dut"}
{ "Warning" "WSGN_SEARCH_FILE" "alu.v 1 1 " "Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699911702364 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699911702364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu test_bench_alu:alu1\|alu:alu_dut " "Elaborating entity \"alu\" for hierarchy \"test_bench_alu:alu1\|alu:alu_dut\"" {  } { { "test_bench.v" "alu_dut" { Text "C:/Users/varun/OneDrive/Documents/GitHub/risc_v_project/test_bench.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699911702365 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1699911702633 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699911702705 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 13 16:41:42 2023 " "Processing ended: Mon Nov 13 16:41:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699911702705 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699911702705 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699911702705 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699911702705 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699911703320 ""}
