--
--	Conversion of Dual-PSoC-DCO.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Thu Jun 02 14:13:35 2016
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \OSC1_IDAC8:Net_125\ : bit;
SIGNAL \OSC1_IDAC8:Net_158\ : bit;
SIGNAL \OSC1_IDAC8:Net_123\ : bit;
SIGNAL zero : bit;
TERMINAL \OSC1_IDAC8:Net_124\ : bit;
TERMINAL Net_1333 : bit;
SIGNAL \OSC1_IDAC8:Net_157\ : bit;
SIGNAL Net_1306 : bit;
SIGNAL Net_2822 : bit;
SIGNAL \OSC1_IDAC8:Net_194\ : bit;
SIGNAL \OSC1_IDAC8:Net_195\ : bit;
SIGNAL tmpOE__OSC1_Square_Out_net_0 : bit;
SIGNAL Net_2728 : bit;
SIGNAL tmpFB_0__OSC1_Square_Out_net_0 : bit;
SIGNAL tmpIO_0__OSC1_Square_Out_net_0 : bit;
TERMINAL tmpSIOVREF__OSC1_Square_Out_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__OSC1_Square_Out_net_0 : bit;
SIGNAL Net_191 : bit;
SIGNAL tmpOE__OSC1_Soft_Sync_net_0 : bit;
SIGNAL Net_1538 : bit;
SIGNAL tmpIO_0__OSC1_Soft_Sync_net_0 : bit;
TERMINAL tmpSIOVREF__OSC1_Soft_Sync_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC1_Soft_Sync_net_0 : bit;
SIGNAL \OSC1_Freq_Timer:Net_260\ : bit;
SIGNAL Net_2702 : bit;
SIGNAL \OSC1_Freq_Timer:Net_55\ : bit;
SIGNAL Net_138 : bit;
SIGNAL \OSC1_Freq_Timer:Net_53\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:control_7\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:control_6\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:control_5\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:control_4\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:control_3\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:control_2\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:control_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:control_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:capture_last\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ : bit;
ATTRIBUTE soft of \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\:SIGNAL IS '1';
SIGNAL \OSC1_Freq_Timer:TimerUDB:timer_enable\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:run_mode\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:hwEnable\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:status_tc\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:per_zero\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:tc_i\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL Net_132 : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_1539 : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:int_capt_count_1\ : bit;
SIGNAL Net_2795 : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_2_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:int_capt_count_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_2_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:capt_int_temp\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newa_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODIN1_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODIN1_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newb_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODIN2_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODIN2_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:dataa_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:datab_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\ : bit;
ATTRIBUTE soft of \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\:SIGNAL IS '1';
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:neq\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:neq\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODIN3_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODIN3_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:trig_reg\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:status_6\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:status_5\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:status_4\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:status_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:status_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:status_2\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:fifo_full\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:status_3\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:zeros_3\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:nc0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:nc6\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:nc8\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:carry0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:sh_right0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:sh_left0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:msb0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_eq0_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_eq0_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_lt0_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_lt0_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_zero0_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_zero0_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_ff0_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_ff0_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cap0_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cap0_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cfb0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:nc1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:nc5\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:nc7\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:carry1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:sh_right1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:sh_left1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:msb1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_eq1_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_eq1_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_lt1_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_lt1_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_zero1_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_zero1_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_ff1_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_ff1_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cap1_1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cap1_0\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cfb1\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \OSC1_Freq_Timer:Net_102\ : bit;
SIGNAL \OSC1_Freq_Timer:Net_266\ : bit;
SIGNAL \EdgeDetect_1:last\ : bit;
SIGNAL Net_2792 : bit;
SIGNAL tmpOE__OSC1_Tri_Out_net_0 : bit;
SIGNAL tmpFB_0__OSC1_Tri_Out_net_0 : bit;
TERMINAL Net_2680 : bit;
SIGNAL tmpIO_0__OSC1_Tri_Out_net_0 : bit;
TERMINAL tmpSIOVREF__OSC1_Tri_Out_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC1_Tri_Out_net_0 : bit;
SIGNAL tmpOE__CV_IN_net_0 : bit;
SIGNAL tmpFB_0__CV_IN_net_0 : bit;
TERMINAL Net_269 : bit;
SIGNAL tmpIO_0__CV_IN_net_0 : bit;
TERMINAL tmpSIOVREF__CV_IN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CV_IN_net_0 : bit;
TERMINAL \ADC_DelSig_1:Net_244\ : bit;
TERMINAL \ADC_DelSig_1:Net_690\ : bit;
TERMINAL \ADC_DelSig_1:Net_35\ : bit;
TERMINAL \ADC_DelSig_1:Net_34\ : bit;
TERMINAL \ADC_DelSig_1:Net_677\ : bit;
TERMINAL \ADC_DelSig_1:Net_20\ : bit;
SIGNAL \ADC_DelSig_1:Net_488\ : bit;
TERMINAL \ADC_DelSig_1:Net_520\ : bit;
SIGNAL \ADC_DelSig_1:Net_481\ : bit;
SIGNAL \ADC_DelSig_1:Net_482\ : bit;
SIGNAL \ADC_DelSig_1:mod_reset\ : bit;
SIGNAL \ADC_DelSig_1:Net_93\ : bit;
TERMINAL \ADC_DelSig_1:Net_573\ : bit;
TERMINAL \ADC_DelSig_1:Net_41\ : bit;
TERMINAL \ADC_DelSig_1:Net_109\ : bit;
SIGNAL \ADC_DelSig_1:aclock\ : bit;
SIGNAL \ADC_DelSig_1:mod_dat_3\ : bit;
SIGNAL \ADC_DelSig_1:mod_dat_2\ : bit;
SIGNAL \ADC_DelSig_1:mod_dat_1\ : bit;
SIGNAL \ADC_DelSig_1:mod_dat_0\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_7\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_6\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_5\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_4\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_3\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_2\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_1\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_0\ : bit;
TERMINAL \ADC_DelSig_1:Net_352\ : bit;
TERMINAL \ADC_DelSig_1:Net_257\ : bit;
TERMINAL \ADC_DelSig_1:Net_249\ : bit;
SIGNAL Net_1270 : bit;
SIGNAL \ADC_DelSig_1:Net_250\ : bit;
SIGNAL \ADC_DelSig_1:Net_252\ : bit;
SIGNAL \ADC_DelSig_1:soc\ : bit;
SIGNAL \ADC_DelSig_1:Net_268\ : bit;
SIGNAL \ADC_DelSig_1:Net_270\ : bit;
TERMINAL \OSC1_Triangle_Follower:Net_29\ : bit;
SIGNAL \EdgeDetect_2:last\ : bit;
SIGNAL FM_Sign : bit;
SIGNAL Net_2834 : bit;
SIGNAL tmpOE__OSC1_PW_In_net_0 : bit;
SIGNAL tmpFB_0__OSC1_PW_In_net_0 : bit;
TERMINAL Net_377 : bit;
SIGNAL tmpIO_0__OSC1_PW_In_net_0 : bit;
TERMINAL tmpSIOVREF__OSC1_PW_In_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC1_PW_In_net_0 : bit;
SIGNAL tmpOE__OSC1_Pulse_Out_net_0 : bit;
SIGNAL Net_460 : bit;
SIGNAL tmpFB_0__OSC1_Pulse_Out_net_0 : bit;
SIGNAL tmpIO_0__OSC1_Pulse_Out_net_0 : bit;
TERMINAL tmpSIOVREF__OSC1_Pulse_Out_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC1_Pulse_Out_net_0 : bit;
SIGNAL \OSC1_Comp:clock\ : bit;
SIGNAL \OSC1_Comp:Net_1\ : bit;
SIGNAL \OSC1_Comp:Net_9\ : bit;
SIGNAL tmpOE__MIDI_IN1_net_0 : bit;
SIGNAL Net_1636 : bit;
SIGNAL tmpIO_0__MIDI_IN1_net_0 : bit;
TERMINAL tmpSIOVREF__MIDI_IN1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MIDI_IN1_net_0 : bit;
SIGNAL tmpOE__OSC1_Tri_Cap_net_0 : bit;
SIGNAL tmpFB_0__OSC1_Tri_Cap_net_0 : bit;
SIGNAL tmpIO_0__OSC1_Tri_Cap_net_0 : bit;
TERMINAL tmpSIOVREF__OSC1_Tri_Cap_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC1_Tri_Cap_net_0 : bit;
SIGNAL Net_1637 : bit;
SIGNAL \MIDI1_UART:Net_9\ : bit;
SIGNAL Net_1638 : bit;
SIGNAL \MIDI1_UART:Net_61\ : bit;
SIGNAL \MIDI1_UART:BUART:clock_op\ : bit;
SIGNAL \MIDI1_UART:BUART:reset_reg\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \MIDI1_UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \MIDI1_UART:BUART:FinalParityType_1\ : bit;
SIGNAL \MIDI1_UART:BUART:FinalParityType_0\ : bit;
SIGNAL \MIDI1_UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \MIDI1_UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \MIDI1_UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \MIDI1_UART:BUART:reset_sr\ : bit;
SIGNAL \MIDI1_UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_1631 : bit;
SIGNAL \MIDI1_UART:BUART:txn\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_interrupt_out\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_state_1\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_state_0\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:tx_shift_out\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:counter_load_not\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_state_2\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_counter_dp\ : bit;
SIGNAL \MIDI1_UART:BUART:sc_out_7\ : bit;
SIGNAL \MIDI1_UART:BUART:sc_out_6\ : bit;
SIGNAL \MIDI1_UART:BUART:sc_out_5\ : bit;
SIGNAL \MIDI1_UART:BUART:sc_out_4\ : bit;
SIGNAL \MIDI1_UART:BUART:sc_out_3\ : bit;
SIGNAL \MIDI1_UART:BUART:sc_out_2\ : bit;
SIGNAL \MIDI1_UART:BUART:sc_out_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sc_out_0\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_counter_tc\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_status_6\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_status_5\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_status_4\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_status_0\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_status_1\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_status_2\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_status_3\ : bit;
SIGNAL Net_1633 : bit;
SIGNAL \MIDI1_UART:BUART:tx_bitclk\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_mark\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_parity_bit\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_addressmatch\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_state_1\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_state_0\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_postpoll\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_load_fifo\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:hd_shift_out\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_fifofull\ : bit;
SIGNAL \MIDI1_UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \MIDI1_UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:rx_counter_load\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_state_3\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_state_2\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_count_2\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_count_1\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_count_0\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_count_6\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_count_5\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_count_4\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_count_3\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_count7_tc\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_bitclk\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_poll_bit1\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_poll_bit2\ : bit;
SIGNAL \MIDI1_UART:BUART:pollingrange\ : bit;
SIGNAL \MIDI1_UART:BUART:pollcount_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_1\ : bit;
SIGNAL \MIDI1_UART:BUART:pollcount_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODIN4_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODIN4_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODIN5_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODIN5_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODIN6_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODIN6_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_status_0\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_markspace_status\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_status_1\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_status_2\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_status_3\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_status_4\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_status_5\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_status_6\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_1632 : bit;
SIGNAL \MIDI1_UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_break_status\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:cmp_vv_vv_MODGEN_6\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_address_detected\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_last\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_parity_bit\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:cmp_vv_vv_MODGEN_7\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:newa_6\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:newa_5\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:newa_4\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:newa_3\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODIN7_6\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:newa_2\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODIN7_5\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:newa_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODIN7_4\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:newa_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODIN7_3\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:newb_6\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:newb_5\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:newb_4\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:newb_3\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:newb_2\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:newb_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:newb_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:dataa_6\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:dataa_5\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:dataa_4\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:dataa_3\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:dataa_2\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:dataa_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:dataa_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:datab_6\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:datab_5\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:datab_4\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:datab_3\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:datab_2\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:datab_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:datab_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:lta_6\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:gta_6\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:lta_5\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:gta_5\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:lta_4\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:gta_4\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:lta_3\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:gta_3\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:lta_2\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:gta_2\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:lta_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:gta_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:lta_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_6:g2:a0:gta_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_7:g1:a0:newa_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_7:g1:a0:newb_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_7:g1:a0:dataa_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_7:g1:a0:datab_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_7:g1:a0:xeq\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_7:g1:a0:xneq\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_7:g1:a0:xlt\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_7:g1:a0:xlte\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_7:g1:a0:xgt\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_7:g1:a0:xgte\ : bit;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_7:lt\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:MODULE_7:lt\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_7:eq\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:MODULE_7:eq\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_7:gt\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:MODULE_7:gt\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_7:gte\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:MODULE_7:gte\:SIGNAL IS 2;
SIGNAL \MIDI1_UART:BUART:sRX:MODULE_7:lte\ : bit;
ATTRIBUTE port_state_att of \MIDI1_UART:BUART:sRX:MODULE_7:lte\:SIGNAL IS 2;
SIGNAL tmpOE__OSC1_Saw_Out_Cap_net_0 : bit;
SIGNAL tmpFB_0__OSC1_Saw_Out_Cap_net_0 : bit;
TERMINAL Net_2753 : bit;
SIGNAL tmpIO_0__OSC1_Saw_Out_Cap_net_0 : bit;
TERMINAL tmpSIOVREF__OSC1_Saw_Out_Cap_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC1_Saw_Out_Cap_net_0 : bit;
SIGNAL Net_2819 : bit;
SIGNAL \mux_1:tmp__mux_1_reg\ : bit;
SIGNAL Net_2678 : bit;
SIGNAL tmpOE__MIDI_OUT1_net_0 : bit;
SIGNAL Net_1643 : bit;
SIGNAL tmpFB_0__MIDI_OUT1_net_0 : bit;
SIGNAL tmpIO_0__MIDI_OUT1_net_0 : bit;
TERMINAL tmpSIOVREF__MIDI_OUT1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MIDI_OUT1_net_0 : bit;
SIGNAL \USBMIDI_1:Net_1010\ : bit;
SIGNAL \USBMIDI_1:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBMIDI_1:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBMIDI_1:Net_597\ : bit;
SIGNAL \USBMIDI_1:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBMIDI_1:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBMIDI_1:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBMIDI_1:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBMIDI_1:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBMIDI_1:Net_1000\ : bit;
SIGNAL \USBMIDI_1:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBMIDI_1:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_1644 : bit;
SIGNAL \USBMIDI_1:Net_1889\ : bit;
SIGNAL \USBMIDI_1:Net_1876\ : bit;
SIGNAL \USBMIDI_1:ep_int_8\ : bit;
SIGNAL \USBMIDI_1:ep_int_7\ : bit;
SIGNAL \USBMIDI_1:ep_int_6\ : bit;
SIGNAL \USBMIDI_1:ep_int_5\ : bit;
SIGNAL \USBMIDI_1:ep_int_4\ : bit;
SIGNAL \USBMIDI_1:ep_int_3\ : bit;
SIGNAL \USBMIDI_1:ep_int_2\ : bit;
SIGNAL \USBMIDI_1:ep_int_1\ : bit;
SIGNAL \USBMIDI_1:ep_int_0\ : bit;
SIGNAL \USBMIDI_1:Net_95\ : bit;
SIGNAL \USBMIDI_1:dma_request_7\ : bit;
SIGNAL \USBMIDI_1:dma_request_6\ : bit;
SIGNAL \USBMIDI_1:dma_request_5\ : bit;
SIGNAL \USBMIDI_1:dma_request_4\ : bit;
SIGNAL \USBMIDI_1:dma_request_3\ : bit;
SIGNAL \USBMIDI_1:dma_request_2\ : bit;
SIGNAL \USBMIDI_1:dma_request_1\ : bit;
SIGNAL \USBMIDI_1:dma_request_0\ : bit;
SIGNAL \USBMIDI_1:dma_terminate\ : bit;
SIGNAL \USBMIDI_1:dma_complete_0\ : bit;
SIGNAL \USBMIDI_1:Net_1922\ : bit;
SIGNAL \USBMIDI_1:dma_complete_1\ : bit;
SIGNAL \USBMIDI_1:Net_1921\ : bit;
SIGNAL \USBMIDI_1:dma_complete_2\ : bit;
SIGNAL \USBMIDI_1:Net_1920\ : bit;
SIGNAL \USBMIDI_1:dma_complete_3\ : bit;
SIGNAL \USBMIDI_1:Net_1919\ : bit;
SIGNAL \USBMIDI_1:dma_complete_4\ : bit;
SIGNAL \USBMIDI_1:Net_1918\ : bit;
SIGNAL \USBMIDI_1:dma_complete_5\ : bit;
SIGNAL \USBMIDI_1:Net_1917\ : bit;
SIGNAL \USBMIDI_1:dma_complete_6\ : bit;
SIGNAL \USBMIDI_1:Net_1916\ : bit;
SIGNAL \USBMIDI_1:dma_complete_7\ : bit;
SIGNAL \USBMIDI_1:Net_1915\ : bit;
SIGNAL tmpOE__Pin_1_net_0 : bit;
SIGNAL tmpFB_0__Pin_1_net_0 : bit;
SIGNAL tmpIO_0__Pin_1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_1_net_0 : bit;
SIGNAL \OSC1_IDAC8_SAW:Net_125\ : bit;
SIGNAL \OSC1_IDAC8_SAW:Net_158\ : bit;
SIGNAL \OSC1_IDAC8_SAW:Net_123\ : bit;
TERMINAL \OSC1_IDAC8_SAW:Net_124\ : bit;
SIGNAL \OSC1_IDAC8_SAW:Net_157\ : bit;
SIGNAL \OSC1_IDAC8_SAW:Net_194\ : bit;
SIGNAL \OSC1_IDAC8_SAW:Net_195\ : bit;
SIGNAL tmpOE__OSC1_Saw_Reset_net_0 : bit;
SIGNAL Net_2742 : bit;
SIGNAL tmpFB_0__OSC1_Saw_Reset_net_0 : bit;
SIGNAL tmpIO_0__OSC1_Saw_Reset_net_0 : bit;
TERMINAL tmpSIOVREF__OSC1_Saw_Reset_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC1_Saw_Reset_net_0 : bit;
SIGNAL Net_2805 : bit;
SIGNAL \PulseConvert_1:out_pulse\ : bit;
SIGNAL \PulseConvert_1:in_sample\ : bit;
SIGNAL Net_2744 : bit;
SIGNAL \PulseConvert_1:out_sample\ : bit;
SIGNAL Net_2732 : bit;
TERMINAL \OSC1_Saw_Follower:Net_29\ : bit;
TERMINAL Net_2747 : bit;
SIGNAL tmpOE__OSC1_Saw_Out_net_0 : bit;
SIGNAL tmpFB_0__OSC1_Saw_Out_net_0 : bit;
SIGNAL tmpIO_0__OSC1_Saw_Out_net_0 : bit;
TERMINAL tmpSIOVREF__OSC1_Saw_Out_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC1_Saw_Out_net_0 : bit;
SIGNAL tmpOE__OSC1_Hard_Sync_net_0 : bit;
SIGNAL tmpIO_0__OSC1_Hard_Sync_net_0 : bit;
TERMINAL tmpSIOVREF__OSC1_Hard_Sync_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC1_Hard_Sync_net_0 : bit;
SIGNAL cydff_1 : bit;
SIGNAL Net_2784 : bit;
SIGNAL cydff_1R : bit;
SIGNAL cydff_1S : bit;
SIGNAL \demux_1:tmp__demux_1_0_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_1_reg\ : bit;
SIGNAL Net_2810 : bit;
SIGNAL tmpOE__FM_Input_net_0 : bit;
SIGNAL tmpFB_0__FM_Input_net_0 : bit;
TERMINAL Net_2835 : bit;
SIGNAL tmpIO_0__FM_Input_net_0 : bit;
TERMINAL tmpSIOVREF__FM_Input_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FM_Input_net_0 : bit;
SIGNAL tmpOE__OSC1_Saw_Preset_net_0 : bit;
SIGNAL tmpFB_0__OSC1_Saw_Preset_net_0 : bit;
SIGNAL tmpIO_0__OSC1_Saw_Preset_net_0 : bit;
TERMINAL tmpSIOVREF__OSC1_Saw_Preset_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OSC1_Saw_Preset_net_0 : bit;
TERMINAL \ADC_SAR_1:Net_248\ : bit;
TERMINAL \ADC_SAR_1:Net_235\ : bit;
SIGNAL Net_2857 : bit;
SIGNAL \ADC_SAR_1:vp_ctl_0\ : bit;
SIGNAL \ADC_SAR_1:vp_ctl_2\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_1\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_3\ : bit;
SIGNAL \ADC_SAR_1:vp_ctl_1\ : bit;
SIGNAL \ADC_SAR_1:vp_ctl_3\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_0\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_2\ : bit;
SIGNAL \ADC_SAR_1:Net_376\ : bit;
SIGNAL \ADC_SAR_1:Net_188\ : bit;
SIGNAL \ADC_SAR_1:Net_221\ : bit;
TERMINAL \ADC_SAR_1:Net_126\ : bit;
TERMINAL \ADC_SAR_1:Net_215\ : bit;
TERMINAL \ADC_SAR_1:Net_257\ : bit;
SIGNAL \ADC_SAR_1:soc\ : bit;
SIGNAL \ADC_SAR_1:Net_252\ : bit;
SIGNAL Net_2860 : bit;
SIGNAL \ADC_SAR_1:Net_207_11\ : bit;
SIGNAL \ADC_SAR_1:Net_207_10\ : bit;
SIGNAL \ADC_SAR_1:Net_207_9\ : bit;
SIGNAL \ADC_SAR_1:Net_207_8\ : bit;
SIGNAL \ADC_SAR_1:Net_207_7\ : bit;
SIGNAL \ADC_SAR_1:Net_207_6\ : bit;
SIGNAL \ADC_SAR_1:Net_207_5\ : bit;
SIGNAL \ADC_SAR_1:Net_207_4\ : bit;
SIGNAL \ADC_SAR_1:Net_207_3\ : bit;
SIGNAL \ADC_SAR_1:Net_207_2\ : bit;
SIGNAL \ADC_SAR_1:Net_207_1\ : bit;
SIGNAL \ADC_SAR_1:Net_207_0\ : bit;
TERMINAL \ADC_SAR_1:Net_210\ : bit;
SIGNAL \ADC_SAR_1:tmpOE__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_1:tmpFB_0__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_1:tmpIO_0__Bypass_net_0\ : bit;
TERMINAL \ADC_SAR_1:tmpSIOVREF__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_1:tmpINTERRUPT_0__Bypass_net_0\ : bit;
TERMINAL \ADC_SAR_1:Net_149\ : bit;
TERMINAL \ADC_SAR_1:Net_209\ : bit;
TERMINAL \ADC_SAR_1:Net_255\ : bit;
TERMINAL \ADC_SAR_1:Net_368\ : bit;
SIGNAL \ADC_SAR_1:Net_381\ : bit;
TERMINAL Net_2848 : bit;
SIGNAL \Comp_1:clock\ : bit;
SIGNAL \Comp_1:Net_1\ : bit;
SIGNAL \Comp_1:Net_9\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \OSC1_Freq_Timer:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \EdgeDetect_1:last\\D\ : bit;
SIGNAL \EdgeDetect_2:last\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:reset_reg\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:txn\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_1633D : bit;
SIGNAL \MIDI1_UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_mark\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:pollcount_1\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:pollcount_0\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_last\\D\ : bit;
SIGNAL \MIDI1_UART:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \PulseConvert_1:out_pulse\\D\ : bit;
SIGNAL \PulseConvert_1:in_sample\\D\ : bit;
SIGNAL \PulseConvert_1:out_sample\\D\ : bit;
SIGNAL cydff_1D : bit;
BEGIN

zero <=  ('0') ;

\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ <= ((not \OSC1_Freq_Timer:TimerUDB:capture_last\ and Net_1538 and \OSC1_Freq_Timer:TimerUDB:control_7\));

\OSC1_Freq_Timer:TimerUDB:status_tc\ <= ((\OSC1_Freq_Timer:TimerUDB:control_7\ and \OSC1_Freq_Timer:TimerUDB:per_zero\));

\OSC1_Freq_Timer:TimerUDB:int_capt_count_1\\D\ <= ((not \OSC1_Freq_Timer:TimerUDB:int_capt_count_1\ and not \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\ and not Net_2792 and \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ and \OSC1_Freq_Timer:TimerUDB:int_capt_count_0\)
	OR (not \OSC1_Freq_Timer:TimerUDB:int_capt_count_1\ and not \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\ and \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ and \OSC1_Freq_Timer:TimerUDB:int_capt_count_0\ and \EdgeDetect_1:last\)
	OR (not \OSC1_Freq_Timer:TimerUDB:int_capt_count_0\ and not \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\ and not Net_2792 and \OSC1_Freq_Timer:TimerUDB:int_capt_count_1\)
	OR (not \OSC1_Freq_Timer:TimerUDB:int_capt_count_0\ and not \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\ and \OSC1_Freq_Timer:TimerUDB:int_capt_count_1\ and \EdgeDetect_1:last\)
	OR (not \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ and not Net_2792 and \OSC1_Freq_Timer:TimerUDB:int_capt_count_1\)
	OR (not \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ and \OSC1_Freq_Timer:TimerUDB:int_capt_count_1\ and \EdgeDetect_1:last\));

\OSC1_Freq_Timer:TimerUDB:int_capt_count_0\\D\ <= ((not \OSC1_Freq_Timer:TimerUDB:int_capt_count_0\ and not \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\ and not Net_2792 and \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\)
	OR (not \OSC1_Freq_Timer:TimerUDB:int_capt_count_0\ and not \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\ and \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ and \EdgeDetect_1:last\)
	OR (not \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ and not Net_2792 and \OSC1_Freq_Timer:TimerUDB:int_capt_count_0\)
	OR (not \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ and \OSC1_Freq_Timer:TimerUDB:int_capt_count_0\ and \EdgeDetect_1:last\));

\OSC1_Freq_Timer:TimerUDB:capt_int_temp\\D\ <= ((not Net_2792 and \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ and \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\)
	OR (\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ and \OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\ and \EdgeDetect_1:last\));

\OSC1_Freq_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\ <= ((not \OSC1_Freq_Timer:TimerUDB:control_1\ and not \OSC1_Freq_Timer:TimerUDB:control_0\ and not \OSC1_Freq_Timer:TimerUDB:int_capt_count_1\ and not \OSC1_Freq_Timer:TimerUDB:int_capt_count_0\)
	OR (not \OSC1_Freq_Timer:TimerUDB:control_0\ and not \OSC1_Freq_Timer:TimerUDB:int_capt_count_0\ and \OSC1_Freq_Timer:TimerUDB:control_1\ and \OSC1_Freq_Timer:TimerUDB:int_capt_count_1\)
	OR (not \OSC1_Freq_Timer:TimerUDB:control_1\ and not \OSC1_Freq_Timer:TimerUDB:int_capt_count_1\ and \OSC1_Freq_Timer:TimerUDB:control_0\ and \OSC1_Freq_Timer:TimerUDB:int_capt_count_0\)
	OR (\OSC1_Freq_Timer:TimerUDB:control_1\ and \OSC1_Freq_Timer:TimerUDB:control_0\ and \OSC1_Freq_Timer:TimerUDB:int_capt_count_1\ and \OSC1_Freq_Timer:TimerUDB:int_capt_count_0\));

Net_2795 <= ((not \EdgeDetect_1:last\ and Net_2792));

Net_1306 <=  ('1') ;

Net_2834 <= ((not FM_Sign and \EdgeDetect_2:last\)
	OR (not \EdgeDetect_2:last\ and FM_Sign));

\MIDI1_UART:BUART:counter_load_not\ <= ((not \MIDI1_UART:BUART:tx_bitclk_enable_pre\ and \MIDI1_UART:BUART:tx_state_2\)
	OR \MIDI1_UART:BUART:tx_state_0\
	OR \MIDI1_UART:BUART:tx_state_1\);

\MIDI1_UART:BUART:tx_status_0\ <= ((not \MIDI1_UART:BUART:tx_state_1\ and not \MIDI1_UART:BUART:tx_state_0\ and \MIDI1_UART:BUART:tx_bitclk_enable_pre\ and \MIDI1_UART:BUART:tx_fifo_empty\ and \MIDI1_UART:BUART:tx_state_2\));

\MIDI1_UART:BUART:tx_status_2\ <= (not \MIDI1_UART:BUART:tx_fifo_notfull\);

\MIDI1_UART:BUART:tx_bitclk\\D\ <= ((not \MIDI1_UART:BUART:tx_state_2\ and \MIDI1_UART:BUART:tx_bitclk_enable_pre\)
	OR (\MIDI1_UART:BUART:tx_state_0\ and \MIDI1_UART:BUART:tx_bitclk_enable_pre\)
	OR (\MIDI1_UART:BUART:tx_state_1\ and \MIDI1_UART:BUART:tx_bitclk_enable_pre\));

\MIDI1_UART:BUART:tx_mark\\D\ <= ((not \MIDI1_UART:BUART:reset_reg\ and \MIDI1_UART:BUART:tx_mark\));

\MIDI1_UART:BUART:tx_state_2\\D\ <= ((not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_state_2\ and \MIDI1_UART:BUART:tx_state_1\ and \MIDI1_UART:BUART:tx_counter_dp\ and \MIDI1_UART:BUART:tx_bitclk\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_state_2\ and \MIDI1_UART:BUART:tx_state_1\ and \MIDI1_UART:BUART:tx_state_0\ and \MIDI1_UART:BUART:tx_bitclk\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_state_1\ and \MIDI1_UART:BUART:tx_state_0\ and \MIDI1_UART:BUART:tx_state_2\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_state_0\ and \MIDI1_UART:BUART:tx_state_1\ and \MIDI1_UART:BUART:tx_state_2\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_bitclk_enable_pre\ and \MIDI1_UART:BUART:tx_state_2\));

\MIDI1_UART:BUART:tx_state_1\\D\ <= ((not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_state_1\ and not \MIDI1_UART:BUART:tx_state_2\ and \MIDI1_UART:BUART:tx_state_0\ and \MIDI1_UART:BUART:tx_bitclk\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_state_2\ and not \MIDI1_UART:BUART:tx_bitclk\ and \MIDI1_UART:BUART:tx_state_1\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_bitclk_enable_pre\ and \MIDI1_UART:BUART:tx_state_1\ and \MIDI1_UART:BUART:tx_state_2\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_state_0\ and not \MIDI1_UART:BUART:tx_counter_dp\ and \MIDI1_UART:BUART:tx_state_1\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_state_0\ and \MIDI1_UART:BUART:tx_state_1\ and \MIDI1_UART:BUART:tx_state_2\));

\MIDI1_UART:BUART:tx_state_0\\D\ <= ((not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_state_1\ and not \MIDI1_UART:BUART:tx_fifo_empty\ and \MIDI1_UART:BUART:tx_bitclk_enable_pre\ and \MIDI1_UART:BUART:tx_state_2\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_state_1\ and not \MIDI1_UART:BUART:tx_state_0\ and not \MIDI1_UART:BUART:tx_fifo_empty\ and not \MIDI1_UART:BUART:tx_state_2\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_bitclk_enable_pre\ and \MIDI1_UART:BUART:tx_state_0\ and \MIDI1_UART:BUART:tx_state_2\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_state_2\ and not \MIDI1_UART:BUART:tx_bitclk\ and \MIDI1_UART:BUART:tx_state_0\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_fifo_empty\ and \MIDI1_UART:BUART:tx_state_0\ and \MIDI1_UART:BUART:tx_state_2\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_state_1\ and \MIDI1_UART:BUART:tx_state_0\ and \MIDI1_UART:BUART:tx_state_2\));

\MIDI1_UART:BUART:txn\\D\ <= ((not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_state_0\ and not \MIDI1_UART:BUART:tx_shift_out\ and not \MIDI1_UART:BUART:tx_state_2\ and not \MIDI1_UART:BUART:tx_counter_dp\ and \MIDI1_UART:BUART:tx_state_1\ and \MIDI1_UART:BUART:tx_bitclk\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_state_1\ and not \MIDI1_UART:BUART:tx_state_2\ and not \MIDI1_UART:BUART:tx_bitclk\ and \MIDI1_UART:BUART:tx_state_0\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_state_1\ and not \MIDI1_UART:BUART:tx_shift_out\ and not \MIDI1_UART:BUART:tx_state_2\ and \MIDI1_UART:BUART:tx_state_0\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:tx_bitclk\ and \MIDI1_UART:BUART:tx_state_1\ and Net_1643)
	OR (not \MIDI1_UART:BUART:reset_reg\ and \MIDI1_UART:BUART:tx_state_2\ and Net_1643));

\MIDI1_UART:BUART:tx_parity_bit\\D\ <= ((not \MIDI1_UART:BUART:tx_state_0\ and \MIDI1_UART:BUART:tx_parity_bit\ and Net_1643)
	OR \MIDI1_UART:BUART:tx_parity_bit\);

\MIDI1_UART:BUART:rx_counter_load\ <= ((not \MIDI1_UART:BUART:rx_state_1\ and not \MIDI1_UART:BUART:rx_state_0\ and not \MIDI1_UART:BUART:rx_state_3\ and not \MIDI1_UART:BUART:rx_state_2\));

\MIDI1_UART:BUART:rx_bitclk_pre\ <= ((not \MIDI1_UART:BUART:rx_count_2\ and not \MIDI1_UART:BUART:rx_count_1\ and not \MIDI1_UART:BUART:rx_count_0\));

\MIDI1_UART:BUART:rx_state_stop1_reg\\D\ <= (not \MIDI1_UART:BUART:rx_state_2\
	OR not \MIDI1_UART:BUART:rx_state_3\
	OR \MIDI1_UART:BUART:rx_state_0\
	OR \MIDI1_UART:BUART:rx_state_1\);

\MIDI1_UART:BUART:pollcount_1\\D\ <= ((not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_count_2\ and not \MIDI1_UART:BUART:rx_count_1\ and not \MIDI1_UART:BUART:pollcount_1\ and Net_1636 and \MIDI1_UART:BUART:pollcount_0\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_count_2\ and not \MIDI1_UART:BUART:rx_count_1\ and not \MIDI1_UART:BUART:pollcount_0\ and \MIDI1_UART:BUART:pollcount_1\)
	OR (not Net_1636 and not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_count_2\ and not \MIDI1_UART:BUART:rx_count_1\ and \MIDI1_UART:BUART:pollcount_1\));

\MIDI1_UART:BUART:pollcount_0\\D\ <= ((not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_count_2\ and not \MIDI1_UART:BUART:rx_count_1\ and not \MIDI1_UART:BUART:pollcount_0\ and Net_1636)
	OR (not Net_1636 and not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_count_2\ and not \MIDI1_UART:BUART:rx_count_1\ and \MIDI1_UART:BUART:pollcount_0\));

\MIDI1_UART:BUART:rx_postpoll\ <= ((Net_1636 and \MIDI1_UART:BUART:pollcount_0\)
	OR \MIDI1_UART:BUART:pollcount_1\);

\MIDI1_UART:BUART:rx_status_4\ <= ((\MIDI1_UART:BUART:rx_load_fifo\ and \MIDI1_UART:BUART:rx_fifofull\));

\MIDI1_UART:BUART:rx_status_5\ <= ((\MIDI1_UART:BUART:rx_fifonotempty\ and \MIDI1_UART:BUART:rx_state_stop1_reg\));

\MIDI1_UART:BUART:rx_stop_bit_error\\D\ <= ((not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_state_1\ and not \MIDI1_UART:BUART:rx_state_0\ and not \MIDI1_UART:BUART:pollcount_1\ and not \MIDI1_UART:BUART:pollcount_0\ and \MIDI1_UART:BUART:rx_bitclk_enable\ and \MIDI1_UART:BUART:rx_state_3\ and \MIDI1_UART:BUART:rx_state_2\)
	OR (not Net_1636 and not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_state_1\ and not \MIDI1_UART:BUART:rx_state_0\ and not \MIDI1_UART:BUART:pollcount_1\ and \MIDI1_UART:BUART:rx_bitclk_enable\ and \MIDI1_UART:BUART:rx_state_3\ and \MIDI1_UART:BUART:rx_state_2\));

\MIDI1_UART:BUART:rx_load_fifo\\D\ <= ((not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_state_1\ and not \MIDI1_UART:BUART:rx_state_0\ and not \MIDI1_UART:BUART:rx_state_2\ and \MIDI1_UART:BUART:rx_bitclk_enable\ and \MIDI1_UART:BUART:rx_state_3\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_state_1\ and not \MIDI1_UART:BUART:rx_state_3\ and not \MIDI1_UART:BUART:rx_state_2\ and not \MIDI1_UART:BUART:rx_count_6\ and not \MIDI1_UART:BUART:rx_count_4\ and \MIDI1_UART:BUART:rx_state_0\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_state_1\ and not \MIDI1_UART:BUART:rx_state_3\ and not \MIDI1_UART:BUART:rx_state_2\ and not \MIDI1_UART:BUART:rx_count_6\ and not \MIDI1_UART:BUART:rx_count_5\ and \MIDI1_UART:BUART:rx_state_0\));

\MIDI1_UART:BUART:rx_state_3\\D\ <= ((not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_state_1\ and not \MIDI1_UART:BUART:rx_state_2\ and not \MIDI1_UART:BUART:rx_count_6\ and not \MIDI1_UART:BUART:rx_count_4\ and \MIDI1_UART:BUART:rx_state_0\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_state_1\ and not \MIDI1_UART:BUART:rx_state_2\ and not \MIDI1_UART:BUART:rx_count_6\ and not \MIDI1_UART:BUART:rx_count_5\ and \MIDI1_UART:BUART:rx_state_0\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_bitclk_enable\ and \MIDI1_UART:BUART:rx_state_3\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and \MIDI1_UART:BUART:rx_state_1\ and \MIDI1_UART:BUART:rx_state_3\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_state_2\ and \MIDI1_UART:BUART:rx_state_3\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and \MIDI1_UART:BUART:rx_state_0\ and \MIDI1_UART:BUART:rx_state_3\));

\MIDI1_UART:BUART:rx_state_2\\D\ <= ((not Net_1636 and not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_state_1\ and not \MIDI1_UART:BUART:rx_state_0\ and not \MIDI1_UART:BUART:rx_state_3\ and not \MIDI1_UART:BUART:rx_state_2\ and \MIDI1_UART:BUART:rx_last\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_state_1\ and not \MIDI1_UART:BUART:rx_state_0\ and not \MIDI1_UART:BUART:rx_state_2\ and \MIDI1_UART:BUART:rx_bitclk_enable\ and \MIDI1_UART:BUART:rx_state_3\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_state_1\ and not \MIDI1_UART:BUART:rx_state_3\ and not \MIDI1_UART:BUART:rx_count_6\ and not \MIDI1_UART:BUART:rx_count_4\ and \MIDI1_UART:BUART:rx_state_0\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_state_1\ and not \MIDI1_UART:BUART:rx_state_3\ and not \MIDI1_UART:BUART:rx_count_6\ and not \MIDI1_UART:BUART:rx_count_5\ and \MIDI1_UART:BUART:rx_state_0\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_bitclk_enable\ and \MIDI1_UART:BUART:rx_state_2\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and \MIDI1_UART:BUART:rx_state_1\ and \MIDI1_UART:BUART:rx_state_2\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and \MIDI1_UART:BUART:rx_state_0\ and \MIDI1_UART:BUART:rx_state_2\));

\MIDI1_UART:BUART:rx_state_1\\D\ <= ((not \MIDI1_UART:BUART:reset_reg\ and \MIDI1_UART:BUART:rx_state_1\));

\MIDI1_UART:BUART:rx_state_0\\D\ <= ((not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_state_1\ and not \MIDI1_UART:BUART:rx_state_3\ and not \MIDI1_UART:BUART:pollcount_1\ and not \MIDI1_UART:BUART:pollcount_0\ and \MIDI1_UART:BUART:rx_bitclk_enable\ and \MIDI1_UART:BUART:rx_state_2\)
	OR (not Net_1636 and not \MIDI1_UART:BUART:reset_reg\ and not \MIDI1_UART:BUART:rx_state_1\ and not \MIDI1_UART:BUART:rx_state_3\ and not \MIDI1_UART:BUART:pollcount_1\ and \MIDI1_UART:BUART:rx_bitclk_enable\ and \MIDI1_UART:BUART:rx_state_2\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and \MIDI1_UART:BUART:rx_state_0\ and \MIDI1_UART:BUART:rx_count_5\ and \MIDI1_UART:BUART:rx_count_4\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and \MIDI1_UART:BUART:rx_state_0\ and \MIDI1_UART:BUART:rx_count_6\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and \MIDI1_UART:BUART:rx_state_0\ and \MIDI1_UART:BUART:rx_state_3\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and \MIDI1_UART:BUART:rx_state_1\ and \MIDI1_UART:BUART:rx_state_0\)
	OR (not \MIDI1_UART:BUART:reset_reg\ and \MIDI1_UART:BUART:rx_state_0\ and \MIDI1_UART:BUART:rx_state_2\));

\MIDI1_UART:BUART:rx_last\\D\ <= ((not \MIDI1_UART:BUART:reset_reg\ and Net_1636));

\MIDI1_UART:BUART:rx_address_detected\\D\ <= ((not \MIDI1_UART:BUART:reset_reg\ and \MIDI1_UART:BUART:rx_address_detected\));

Net_2822 <= ((not FM_Sign and Net_2728)
	OR (not Net_2728 and FM_Sign));

\PulseConvert_1:in_sample\\D\ <= ((not \PulseConvert_1:out_sample\ and \PulseConvert_1:in_sample\)
	OR (Net_2728 and Net_138));

\PulseConvert_1:out_sample\\D\ <= ((not Net_2805 and not \PulseConvert_1:out_sample\ and \PulseConvert_1:in_sample\)
	OR (Net_2728 and Net_138));

\PulseConvert_1:out_pulse\\D\ <= ((not \PulseConvert_1:out_sample\ and Net_2728 and Net_138)
	OR (not \PulseConvert_1:out_sample\ and \PulseConvert_1:in_sample\));

Net_2784 <= ((not Net_138 and Net_2728)
	OR (not Net_2728 and Net_138));

Net_2742 <= ((not FM_Sign and Net_2805));

Net_2810 <= ((FM_Sign and Net_2805));

\OSC1_IDAC8:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>Net_2822,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>\OSC1_IDAC8:Net_124\,
		iout=>Net_1333);
\OSC1_IDAC8:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\OSC1_IDAC8:Net_124\);
OSC1_Square_Out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ddd894e7-3d1f-4920-83b7-a4c0b2521eff",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>Net_2728,
		fb=>(tmpFB_0__OSC1_Square_Out_net_0),
		analog=>(open),
		io=>(tmpIO_0__OSC1_Square_Out_net_0),
		siovref=>(tmpSIOVREF__OSC1_Square_Out_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC1_Square_Out_net_0);
timer_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_191,
		dig_domain_out=>open);
OSC1_Soft_Sync:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"89e82d9e-8bbf-495b-954f-bcf42144900f",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>Net_1538,
		analog=>(open),
		io=>(tmpIO_0__OSC1_Soft_Sync_net_0),
		siovref=>(tmpSIOVREF__OSC1_Soft_Sync_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC1_Soft_Sync_net_0);
\OSC1_Freq_Timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_191,
		enable=>Net_1306,
		clock_out=>\OSC1_Freq_Timer:TimerUDB:ClockOutFromEnBlock\);
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_191,
		enable=>Net_1306,
		clock_out=>\OSC1_Freq_Timer:TimerUDB:Clk_Ctl_i\);
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\OSC1_Freq_Timer:TimerUDB:Clk_Ctl_i\,
		control=>(\OSC1_Freq_Timer:TimerUDB:control_7\, \OSC1_Freq_Timer:TimerUDB:control_6\, \OSC1_Freq_Timer:TimerUDB:control_5\, \OSC1_Freq_Timer:TimerUDB:control_4\,
			\OSC1_Freq_Timer:TimerUDB:control_3\, \OSC1_Freq_Timer:TimerUDB:control_2\, \OSC1_Freq_Timer:TimerUDB:control_1\, \OSC1_Freq_Timer:TimerUDB:control_0\));
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_2795,
		clock=>\OSC1_Freq_Timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \OSC1_Freq_Timer:TimerUDB:status_3\,
			\OSC1_Freq_Timer:TimerUDB:status_2\, \OSC1_Freq_Timer:TimerUDB:capt_int_temp\, \OSC1_Freq_Timer:TimerUDB:status_tc\),
		interrupt=>\OSC1_Freq_Timer:Net_55\);
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\OSC1_Freq_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_2795, \OSC1_Freq_Timer:TimerUDB:control_7\, \OSC1_Freq_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\OSC1_Freq_Timer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\OSC1_Freq_Timer:TimerUDB:nc6\,
		f0_blk_stat=>\OSC1_Freq_Timer:TimerUDB:nc8\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:sh_right0\,
		sol=>\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:sh_left0\,
		msbi=>\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_eq0_1\, \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_lt0_1\, \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_zero0_1\, \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_ff0_1\, \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cap0_1\, \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\OSC1_Freq_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_2795, \OSC1_Freq_Timer:TimerUDB:control_7\, \OSC1_Freq_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\OSC1_Freq_Timer:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\OSC1_Freq_Timer:TimerUDB:nc5\,
		f0_blk_stat=>\OSC1_Freq_Timer:TimerUDB:nc7\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:carry0\,
		co=>\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:carry1\,
		sir=>\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:sh_left0\,
		sor=>\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:sh_right0\,
		sil=>\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:sh_right1\,
		sol=>\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:sh_left1\,
		msbi=>\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:msb1\,
		msbo=>\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:msb0\,
		cei=>(\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_eq0_1\, \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		ceo=>(\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_eq1_1\, \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		cli=>(\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_lt0_1\, \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		clo=>(\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_lt1_1\, \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		zi=>(\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_zero0_1\, \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		zo=>(\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_zero1_1\, \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		fi=>(\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_ff0_1\, \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		fo=>(\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_ff1_1\, \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		capi=>(\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cap0_1\, \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cap0_0\),
		capo=>(\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cap1_1\, \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cap1_0\),
		cfbi=>\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cfb0\,
		cfbo=>\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\OSC1_Freq_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_2795, \OSC1_Freq_Timer:TimerUDB:control_7\, \OSC1_Freq_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\OSC1_Freq_Timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\OSC1_Freq_Timer:TimerUDB:status_3\,
		f0_blk_stat=>\OSC1_Freq_Timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:carry1\,
		co=>open,
		sir=>\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:sh_left1\,
		sor=>\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:msb1\,
		cei=>(\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_eq1_1\, \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_lt1_1\, \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_zero1_1\, \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_ff1_1\, \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cap1_1\, \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cap1_0\),
		capo=>open,
		cfbi=>\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
OSC1_Tri_Out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>(tmpFB_0__OSC1_Tri_Out_net_0),
		analog=>Net_2680,
		io=>(tmpIO_0__OSC1_Tri_Out_net_0),
		siovref=>(tmpSIOVREF__OSC1_Tri_Out_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC1_Tri_Out_net_0);
CV_IN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"67b68159-239c-44cc-8b71-2c1090bba95b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>(tmpFB_0__CV_IN_net_0),
		analog=>Net_269,
		io=>(tmpIO_0__CV_IN_net_0),
		siovref=>(tmpSIOVREF__CV_IN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CV_IN_net_0);
\ADC_DelSig_1:vRef_2\:cy_vref_v1_0
	GENERIC MAP(guid=>"15B3DB15-B7B3-4d62-A2DF-25EA392A7161",
		name=>"Vssa (GND)",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_DelSig_1:Net_244\);
\ADC_DelSig_1:cy_analog_virtualmux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_690\,
		signal2=>\ADC_DelSig_1:Net_35\);
\ADC_DelSig_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig_1:Net_34\);
\ADC_DelSig_1:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_677\,
		signal2=>\ADC_DelSig_1:Net_34\);
\ADC_DelSig_1:AMux\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>2,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"00",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(\ADC_DelSig_1:Net_690\, \ADC_DelSig_1:Net_244\),
		hw_ctrl_en=>(others => zero),
		vout=>\ADC_DelSig_1:Net_20\);
\ADC_DelSig_1:DSM\:cy_psoc3_ds_mod_v4_0
	GENERIC MAP(cy_registers=>"",
		resolution=>20)
	PORT MAP(aclock=>\ADC_DelSig_1:Net_488\,
		vplus=>Net_269,
		vminus=>\ADC_DelSig_1:Net_520\,
		modbit=>zero,
		reset_udb=>zero,
		reset_dec=>\ADC_DelSig_1:mod_reset\,
		clk_udb=>zero,
		extclk_cp_udb=>\ADC_DelSig_1:Net_93\,
		ext_pin_1=>\ADC_DelSig_1:Net_573\,
		ext_pin_2=>\ADC_DelSig_1:Net_41\,
		ext_vssa=>\ADC_DelSig_1:Net_109\,
		qtz_ref=>\ADC_DelSig_1:Net_677\,
		dec_clock=>\ADC_DelSig_1:aclock\,
		mod_dat=>(\ADC_DelSig_1:mod_dat_3\, \ADC_DelSig_1:mod_dat_2\, \ADC_DelSig_1:mod_dat_1\, \ADC_DelSig_1:mod_dat_0\),
		dout_udb=>(\ADC_DelSig_1:Net_245_7\, \ADC_DelSig_1:Net_245_6\, \ADC_DelSig_1:Net_245_5\, \ADC_DelSig_1:Net_245_4\,
			\ADC_DelSig_1:Net_245_3\, \ADC_DelSig_1:Net_245_2\, \ADC_DelSig_1:Net_245_1\, \ADC_DelSig_1:Net_245_0\));
\ADC_DelSig_1:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig_1:Net_352\);
\ADC_DelSig_1:cy_analog_virtualmux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_109\,
		signal2=>\ADC_DelSig_1:Net_352\);
\ADC_DelSig_1:Ext_CP_Clk\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d8bf07a0-79a9-4247-8425-21c472209604/b7604721-db56-4477-98c2-8fae77869066",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_DelSig_1:Net_93\,
		dig_domain_out=>open);
\ADC_DelSig_1:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig_1:Net_257\);
\ADC_DelSig_1:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig_1:Net_249\);
\ADC_DelSig_1:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_41\,
		signal2=>\ADC_DelSig_1:Net_257\);
\ADC_DelSig_1:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_573\,
		signal2=>\ADC_DelSig_1:Net_249\);
\ADC_DelSig_1:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_520\,
		signal2=>\ADC_DelSig_1:Net_20\);
\ADC_DelSig_1:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1270);
\ADC_DelSig_1:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d8bf07a0-79a9-4247-8425-21c472209604/edd15f43-b66b-457b-be3a-5342345270c8",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"339097999.321804",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC_DelSig_1:Net_488\,
		dig_domain_out=>open);
\ADC_DelSig_1:DEC\:cy_psoc3_decimator_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(aclock=>\ADC_DelSig_1:aclock\,
		mod_dat=>(\ADC_DelSig_1:mod_dat_3\, \ADC_DelSig_1:mod_dat_2\, \ADC_DelSig_1:mod_dat_1\, \ADC_DelSig_1:mod_dat_0\),
		ext_start=>Net_1306,
		mod_reset=>\ADC_DelSig_1:mod_reset\,
		interrupt=>Net_1270);
\OSC1_Triangle_Follower:ABuf\:cy_psoc3_abuf_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_1333,
		vminus=>\OSC1_Triangle_Follower:Net_29\,
		vout=>Net_2680);
\OSC1_Triangle_Follower:abuf_negInput_mux_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\OSC1_Triangle_Follower:Net_29\,
		signal2=>Net_2680);
OSC1_FM_Sign_Isr:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>Net_2834);
OSC1_PW_In:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f6f92061-7dc8-4baf-af5b-d3975d869a5b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>(tmpFB_0__OSC1_PW_In_net_0),
		analog=>Net_377,
		io=>(tmpIO_0__OSC1_PW_In_net_0),
		siovref=>(tmpSIOVREF__OSC1_PW_In_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC1_PW_In_net_0);
OSC1_Pulse_Out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2d396488-9256-4b1f-ab8f-8ef72428f39f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>Net_460,
		fb=>(tmpFB_0__OSC1_Pulse_Out_net_0),
		analog=>(open),
		io=>(tmpIO_0__OSC1_Pulse_Out_net_0),
		siovref=>(tmpSIOVREF__OSC1_Pulse_Out_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC1_Pulse_Out_net_0);
\OSC1_Comp:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_377,
		vminus=>Net_2680,
		clock=>zero,
		clk_udb=>zero,
		cmpout=>Net_460);
MIDI_IN1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>Net_1636,
		analog=>(open),
		io=>(tmpIO_0__MIDI_IN1_net_0),
		siovref=>(tmpSIOVREF__MIDI_IN1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MIDI_IN1_net_0);
OSC1_Tri_Cap:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cce4421a-0098-4635-95d2-3de5ae23ecc5",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>(tmpFB_0__OSC1_Tri_Cap_net_0),
		analog=>Net_1333,
		io=>(tmpIO_0__OSC1_Tri_Cap_net_0),
		siovref=>(tmpSIOVREF__OSC1_Tri_Cap_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC1_Tri_Cap_net_0);
\MIDI1_UART:TXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1637);
\MIDI1_UART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"4000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\MIDI1_UART:Net_9\,
		dig_domain_out=>open);
\MIDI1_UART:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1638);
\MIDI1_UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\MIDI1_UART:Net_9\,
		enable=>Net_1306,
		clock_out=>\MIDI1_UART:BUART:clock_op\);
\MIDI1_UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\MIDI1_UART:BUART:reset_reg\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		cs_addr=>(\MIDI1_UART:BUART:tx_state_1\, \MIDI1_UART:BUART:tx_state_0\, \MIDI1_UART:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\MIDI1_UART:BUART:tx_shift_out\,
		f0_bus_stat=>\MIDI1_UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\MIDI1_UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\MIDI1_UART:BUART:reset_reg\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		cs_addr=>(zero, zero, \MIDI1_UART:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\MIDI1_UART:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\MIDI1_UART:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\MIDI1_UART:BUART:sc_out_7\, \MIDI1_UART:BUART:sc_out_6\, \MIDI1_UART:BUART:sc_out_5\, \MIDI1_UART:BUART:sc_out_4\,
			\MIDI1_UART:BUART:sc_out_3\, \MIDI1_UART:BUART:sc_out_2\, \MIDI1_UART:BUART:sc_out_1\, \MIDI1_UART:BUART:sc_out_0\));
\MIDI1_UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\MIDI1_UART:BUART:reset_reg\,
		clock=>\MIDI1_UART:BUART:clock_op\,
		status=>(zero, zero, zero, \MIDI1_UART:BUART:tx_fifo_notfull\,
			\MIDI1_UART:BUART:tx_status_2\, \MIDI1_UART:BUART:tx_fifo_empty\, \MIDI1_UART:BUART:tx_status_0\),
		interrupt=>Net_1637);
\MIDI1_UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\MIDI1_UART:BUART:reset_reg\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		cs_addr=>(\MIDI1_UART:BUART:rx_state_1\, \MIDI1_UART:BUART:rx_state_0\, \MIDI1_UART:BUART:rx_bitclk_enable\),
		route_si=>\MIDI1_UART:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\MIDI1_UART:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\MIDI1_UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\MIDI1_UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\MIDI1_UART:BUART:hd_shift_out\,
		f0_bus_stat=>\MIDI1_UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\MIDI1_UART:BUART:rx_fifofull\,
		f1_bus_stat=>\MIDI1_UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\MIDI1_UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\MIDI1_UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\MIDI1_UART:BUART:clock_op\,
		reset=>\MIDI1_UART:BUART:reset_reg\,
		load=>\MIDI1_UART:BUART:rx_counter_load\,
		enable=>Net_1306,
		count=>(\MIDI1_UART:BUART:rx_count_6\, \MIDI1_UART:BUART:rx_count_5\, \MIDI1_UART:BUART:rx_count_4\, \MIDI1_UART:BUART:rx_count_3\,
			\MIDI1_UART:BUART:rx_count_2\, \MIDI1_UART:BUART:rx_count_1\, \MIDI1_UART:BUART:rx_count_0\),
		tc=>\MIDI1_UART:BUART:rx_count7_tc\);
\MIDI1_UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\MIDI1_UART:BUART:reset_reg\,
		clock=>\MIDI1_UART:BUART:clock_op\,
		status=>(zero, \MIDI1_UART:BUART:rx_status_5\, \MIDI1_UART:BUART:rx_status_4\, \MIDI1_UART:BUART:rx_status_3\,
			\MIDI1_UART:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_1638);
OSC1_Saw_Out_Cap:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2e04aa2d-9b00-41ea-b059-6e859d947641",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>(tmpFB_0__OSC1_Saw_Out_Cap_net_0),
		analog=>Net_2753,
		io=>(tmpIO_0__OSC1_Saw_Out_Cap_net_0),
		siovref=>(tmpSIOVREF__OSC1_Saw_Out_Cap_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC1_Saw_Out_Cap_net_0);
MIDI_OUT1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>Net_1643,
		fb=>(tmpFB_0__MIDI_OUT1_net_0),
		analog=>(open),
		io=>(tmpIO_0__MIDI_OUT1_net_0),
		siovref=>(tmpSIOVREF__MIDI_OUT1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MIDI_OUT1_net_0);
\USBMIDI_1:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBMIDI_1:Net_1010\);
\USBMIDI_1:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0d776c25-0fda-4bff-af2b-9962432af301/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>(\USBMIDI_1:tmpFB_0__Dm_net_0\),
		analog=>\USBMIDI_1:Net_597\,
		io=>(\USBMIDI_1:tmpIO_0__Dm_net_0\),
		siovref=>(\USBMIDI_1:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>\USBMIDI_1:tmpINTERRUPT_0__Dm_net_0\);
\USBMIDI_1:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0d776c25-0fda-4bff-af2b-9962432af301/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>(\USBMIDI_1:tmpFB_0__Dp_net_0\),
		analog=>\USBMIDI_1:Net_1000\,
		io=>(\USBMIDI_1:tmpIO_0__Dp_net_0\),
		siovref=>(\USBMIDI_1:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>\USBMIDI_1:Net_1010\);
\USBMIDI_1:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBMIDI_1:Net_1000\,
		dm=>\USBMIDI_1:Net_597\,
		sof_int=>Net_1644,
		arb_int=>\USBMIDI_1:Net_1889\,
		usb_int=>\USBMIDI_1:Net_1876\,
		ept_int=>(\USBMIDI_1:ep_int_8\, \USBMIDI_1:ep_int_7\, \USBMIDI_1:ep_int_6\, \USBMIDI_1:ep_int_5\,
			\USBMIDI_1:ep_int_4\, \USBMIDI_1:ep_int_3\, \USBMIDI_1:ep_int_2\, \USBMIDI_1:ep_int_1\,
			\USBMIDI_1:ep_int_0\),
		ord_int=>\USBMIDI_1:Net_95\,
		dma_req=>(\USBMIDI_1:dma_request_7\, \USBMIDI_1:dma_request_6\, \USBMIDI_1:dma_request_5\, \USBMIDI_1:dma_request_4\,
			\USBMIDI_1:dma_request_3\, \USBMIDI_1:dma_request_2\, \USBMIDI_1:dma_request_1\, \USBMIDI_1:dma_request_0\),
		dma_termin=>\USBMIDI_1:dma_terminate\);
\USBMIDI_1:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBMIDI_1:ep_int_2\);
\USBMIDI_1:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBMIDI_1:ep_int_1\);
\USBMIDI_1:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBMIDI_1:ep_int_0\);
\USBMIDI_1:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBMIDI_1:Net_1876\);
\USBMIDI_1:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBMIDI_1:Net_1889\);
\USBMIDI_1:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1644);
Pin_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>Net_138,
		fb=>(tmpFB_0__Pin_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_1_net_0),
		siovref=>(tmpSIOVREF__Pin_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_1_net_0);
\OSC1_IDAC8_SAW:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>FM_Sign,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>\OSC1_IDAC8_SAW:Net_124\,
		iout=>Net_2753);
\OSC1_IDAC8_SAW:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\OSC1_IDAC8_SAW:Net_124\);
OSC1_Saw_Reset:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"12111f7e-f0a0-4c05-a065-9731da1fa997",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>Net_2742,
		fb=>(tmpFB_0__OSC1_Saw_Reset_net_0),
		analog=>(open),
		io=>(tmpIO_0__OSC1_Saw_Reset_net_0),
		siovref=>(tmpSIOVREF__OSC1_Saw_Reset_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC1_Saw_Reset_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"1ea32aa4-5092-46b1-b277-e9b930be1ae1",
		source_clock_id=>"",
		divisor=>0,
		period=>"8000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2732,
		dig_domain_out=>open);
\OSC1_Saw_Follower:ABuf\:cy_psoc3_abuf_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_2753,
		vminus=>\OSC1_Saw_Follower:Net_29\,
		vout=>Net_2747);
\OSC1_Saw_Follower:abuf_negInput_mux_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\OSC1_Saw_Follower:Net_29\,
		signal2=>Net_2747);
OSC1_Saw_Out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cc3bcd7e-5dc0-48ea-9bf6-6aa082be1ada",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>(tmpFB_0__OSC1_Saw_Out_net_0),
		analog=>Net_2747,
		io=>(tmpIO_0__OSC1_Saw_Out_net_0),
		siovref=>(tmpSIOVREF__OSC1_Saw_Out_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC1_Saw_Out_net_0);
OSC1_Hard_Sync:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>Net_2792,
		analog=>(open),
		io=>(tmpIO_0__OSC1_Hard_Sync_net_0),
		siovref=>(tmpSIOVREF__OSC1_Hard_Sync_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC1_Hard_Sync_net_0);
FM_Input:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3814abba-6d92-47e1-a213-13af2e342eb9",
		drive_mode=>"011",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>(tmpFB_0__FM_Input_net_0),
		analog=>Net_2835,
		io=>(tmpIO_0__FM_Input_net_0),
		siovref=>(tmpSIOVREF__FM_Input_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FM_Input_net_0);
OSC1_Saw_Preset:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ef88b424-82c1-4674-97f7-042b46402f7d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1306),
		y=>Net_2810,
		fb=>(tmpFB_0__OSC1_Saw_Preset_net_0),
		analog=>(open),
		io=>(tmpIO_0__OSC1_Saw_Preset_net_0),
		siovref=>(tmpSIOVREF__OSC1_Saw_Preset_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OSC1_Saw_Preset_net_0);
\ADC_SAR_1:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_248\,
		signal2=>\ADC_SAR_1:Net_235\);
\ADC_SAR_1:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_2857);
\ADC_SAR_1:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"9e04505e-ba51-49f3-8d38-bb798f883bdf/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"87962955.6327167",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_SAR_1:Net_376\,
		dig_domain_out=>open);
\ADC_SAR_1:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_2835,
		vminus=>\ADC_SAR_1:Net_126\,
		ext_pin=>\ADC_SAR_1:Net_215\,
		vrefhi_out=>\ADC_SAR_1:Net_257\,
		vref=>\ADC_SAR_1:Net_248\,
		clock=>\ADC_SAR_1:Net_376\,
		pump_clock=>\ADC_SAR_1:Net_376\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_SAR_1:Net_252\,
		next_out=>Net_2860,
		data_out=>(\ADC_SAR_1:Net_207_11\, \ADC_SAR_1:Net_207_10\, \ADC_SAR_1:Net_207_9\, \ADC_SAR_1:Net_207_8\,
			\ADC_SAR_1:Net_207_7\, \ADC_SAR_1:Net_207_6\, \ADC_SAR_1:Net_207_5\, \ADC_SAR_1:Net_207_4\,
			\ADC_SAR_1:Net_207_3\, \ADC_SAR_1:Net_207_2\, \ADC_SAR_1:Net_207_1\, \ADC_SAR_1:Net_207_0\),
		eof_udb=>Net_2857);
\ADC_SAR_1:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_215\,
		signal2=>\ADC_SAR_1:Net_210\);
\ADC_SAR_1:Bypass\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9e04505e-ba51-49f3-8d38-bb798f883bdf/16a808f6-2e13-45b9-bce0-b001c8655113",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"",
		ovt_slew_control=>"",
		ovt_hyst_trim=>"",
		input_buffer_sel=>"")
	PORT MAP(oe=>(Net_1306),
		y=>(zero),
		fb=>(\ADC_SAR_1:tmpFB_0__Bypass_net_0\),
		analog=>\ADC_SAR_1:Net_210\,
		io=>(\ADC_SAR_1:tmpIO_0__Bypass_net_0\),
		siovref=>(\ADC_SAR_1:tmpSIOVREF__Bypass_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_1306,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_1306,
		out_reset=>zero,
		interrupt=>\ADC_SAR_1:tmpINTERRUPT_0__Bypass_net_0\);
\ADC_SAR_1:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_126\,
		signal2=>\ADC_SAR_1:Net_149\);
\ADC_SAR_1:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_1:Net_209\);
\ADC_SAR_1:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_257\,
		signal2=>\ADC_SAR_1:Net_149\);
\ADC_SAR_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_1:Net_255\);
\ADC_SAR_1:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_SAR_1:Net_235\);
\ADC_SAR_1:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_1:Net_368\);
\Comp_1:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_2848,
		vminus=>Net_2835,
		clock=>zero,
		clk_udb=>zero,
		cmpout=>FM_Sign);
vRef_1:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>Net_2848);
\OSC1_Freq_Timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_1538,
		clk=>\OSC1_Freq_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\OSC1_Freq_Timer:TimerUDB:capture_last\);
\OSC1_Freq_Timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\OSC1_Freq_Timer:TimerUDB:status_tc\,
		clk=>\OSC1_Freq_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_138);
\OSC1_Freq_Timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\OSC1_Freq_Timer:TimerUDB:control_7\,
		clk=>\OSC1_Freq_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\OSC1_Freq_Timer:TimerUDB:hwEnable_reg\);
\OSC1_Freq_Timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\,
		clk=>\OSC1_Freq_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\OSC1_Freq_Timer:TimerUDB:capture_out_reg_i\);
\OSC1_Freq_Timer:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\OSC1_Freq_Timer:TimerUDB:int_capt_count_1\\D\,
		clk=>\OSC1_Freq_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\OSC1_Freq_Timer:TimerUDB:int_capt_count_1\);
\OSC1_Freq_Timer:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\OSC1_Freq_Timer:TimerUDB:int_capt_count_0\\D\,
		clk=>\OSC1_Freq_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\OSC1_Freq_Timer:TimerUDB:int_capt_count_0\);
\OSC1_Freq_Timer:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\OSC1_Freq_Timer:TimerUDB:capt_int_temp\\D\,
		clk=>\OSC1_Freq_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\OSC1_Freq_Timer:TimerUDB:capt_int_temp\);
\EdgeDetect_1:last\:cy_dff
	PORT MAP(d=>Net_2792,
		clk=>Net_191,
		q=>\EdgeDetect_1:last\);
\EdgeDetect_2:last\:cy_dff
	PORT MAP(d=>FM_Sign,
		clk=>Net_191,
		q=>\EdgeDetect_2:last\);
\MIDI1_UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:reset_reg\);
\MIDI1_UART:BUART:txn\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:txn\\D\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>Net_1643);
\MIDI1_UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:tx_state_1\\D\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:tx_state_1\);
\MIDI1_UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:tx_state_0\\D\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:tx_state_0\);
\MIDI1_UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:tx_state_2\\D\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:tx_state_2\);
Net_1633:cy_dff
	PORT MAP(d=>zero,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>Net_1633);
\MIDI1_UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:tx_bitclk\\D\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:tx_bitclk\);
\MIDI1_UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:tx_ctrl_mark_last\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:tx_ctrl_mark_last\);
\MIDI1_UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:tx_mark\\D\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:tx_mark\);
\MIDI1_UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:tx_parity_bit\\D\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:tx_parity_bit\);
\MIDI1_UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:rx_state_1\\D\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_state_1\);
\MIDI1_UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:rx_state_0\\D\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_state_0\);
\MIDI1_UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:rx_load_fifo\\D\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_load_fifo\);
\MIDI1_UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:rx_state_3\\D\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_state_3\);
\MIDI1_UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:rx_state_2\\D\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_state_2\);
\MIDI1_UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:rx_bitclk_pre\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_bitclk_enable\);
\MIDI1_UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_state_stop1_reg\);
\MIDI1_UART:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:pollcount_1\\D\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:pollcount_1\);
\MIDI1_UART:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:pollcount_0\\D\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:pollcount_0\);
\MIDI1_UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_markspace_status\);
\MIDI1_UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_status_2\);
\MIDI1_UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:rx_stop_bit_error\\D\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_status_3\);
\MIDI1_UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_addr_match_status\);
\MIDI1_UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:rx_markspace_pre\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_markspace_pre\);
\MIDI1_UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:rx_parity_error_pre\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_parity_error_pre\);
\MIDI1_UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_break_status\);
\MIDI1_UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:rx_address_detected\\D\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_address_detected\);
\MIDI1_UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:rx_last\\D\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_last\);
\MIDI1_UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\MIDI1_UART:BUART:rx_parity_bit\,
		clk=>\MIDI1_UART:BUART:clock_op\,
		q=>\MIDI1_UART:BUART:rx_parity_bit\);
\PulseConvert_1:out_pulse\:cy_dff
	PORT MAP(d=>\PulseConvert_1:out_pulse\\D\,
		clk=>Net_2732,
		q=>Net_2805);
\PulseConvert_1:in_sample\:cy_dff
	PORT MAP(d=>\PulseConvert_1:in_sample\\D\,
		clk=>Net_191,
		q=>\PulseConvert_1:in_sample\);
\PulseConvert_1:out_sample\:cy_dff
	PORT MAP(d=>\PulseConvert_1:out_sample\\D\,
		clk=>Net_2732,
		q=>\PulseConvert_1:out_sample\);
cydff_1:cy_dsrff
	PORT MAP(d=>Net_2784,
		s=>zero,
		r=>Net_2795,
		clk=>Net_191,
		q=>Net_2728);

END R_T_L;
