
PCMonitoringSystem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e27c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005a4  0800e420  0800e420  0000f420  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e9c4  0800e9c4  000101d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800e9c4  0800e9c4  0000f9c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e9cc  0800e9cc  000101d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e9cc  0800e9cc  0000f9cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e9d0  0800e9d0  0000f9d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800e9d4  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000458c  200001d8  0800ebac  000101d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004764  0800ebac  00010764  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000101d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018983  00000000  00000000  00010208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003708  00000000  00000000  00028b8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015c8  00000000  00000000  0002c298  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001101  00000000  00000000  0002d860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019b8a  00000000  00000000  0002e961  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019a14  00000000  00000000  000484eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ad8f  00000000  00000000  00061eff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fcc8e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007144  00000000  00000000  000fccd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  00103e18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800e404 	.word	0x0800e404

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	0800e404 	.word	0x0800e404

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a0 	b.w	8000ff0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	460c      	mov	r4, r1
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d14e      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d40:	4694      	mov	ip, r2
 8000d42:	458c      	cmp	ip, r1
 8000d44:	4686      	mov	lr, r0
 8000d46:	fab2 f282 	clz	r2, r2
 8000d4a:	d962      	bls.n	8000e12 <__udivmoddi4+0xde>
 8000d4c:	b14a      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d4e:	f1c2 0320 	rsb	r3, r2, #32
 8000d52:	4091      	lsls	r1, r2
 8000d54:	fa20 f303 	lsr.w	r3, r0, r3
 8000d58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5c:	4319      	orrs	r1, r3
 8000d5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d66:	fa1f f68c 	uxth.w	r6, ip
 8000d6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb07 1114 	mls	r1, r7, r4, r1
 8000d76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7a:	fb04 f106 	mul.w	r1, r4, r6
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d8a:	f080 8112 	bcs.w	8000fb2 <__udivmoddi4+0x27e>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 810f 	bls.w	8000fb2 <__udivmoddi4+0x27e>
 8000d94:	3c02      	subs	r4, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a59      	subs	r1, r3, r1
 8000d9a:	fa1f f38e 	uxth.w	r3, lr
 8000d9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000da2:	fb07 1110 	mls	r1, r7, r0, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb00 f606 	mul.w	r6, r0, r6
 8000dae:	429e      	cmp	r6, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x94>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dba:	f080 80fc 	bcs.w	8000fb6 <__udivmoddi4+0x282>
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	f240 80f9 	bls.w	8000fb6 <__udivmoddi4+0x282>
 8000dc4:	4463      	add	r3, ip
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	1b9b      	subs	r3, r3, r6
 8000dca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dce:	2100      	movs	r1, #0
 8000dd0:	b11d      	cbz	r5, 8000dda <__udivmoddi4+0xa6>
 8000dd2:	40d3      	lsrs	r3, r2
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d905      	bls.n	8000dee <__udivmoddi4+0xba>
 8000de2:	b10d      	cbz	r5, 8000de8 <__udivmoddi4+0xb4>
 8000de4:	e9c5 0100 	strd	r0, r1, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	4608      	mov	r0, r1
 8000dec:	e7f5      	b.n	8000dda <__udivmoddi4+0xa6>
 8000dee:	fab3 f183 	clz	r1, r3
 8000df2:	2900      	cmp	r1, #0
 8000df4:	d146      	bne.n	8000e84 <__udivmoddi4+0x150>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d302      	bcc.n	8000e00 <__udivmoddi4+0xcc>
 8000dfa:	4290      	cmp	r0, r2
 8000dfc:	f0c0 80f0 	bcc.w	8000fe0 <__udivmoddi4+0x2ac>
 8000e00:	1a86      	subs	r6, r0, r2
 8000e02:	eb64 0303 	sbc.w	r3, r4, r3
 8000e06:	2001      	movs	r0, #1
 8000e08:	2d00      	cmp	r5, #0
 8000e0a:	d0e6      	beq.n	8000dda <__udivmoddi4+0xa6>
 8000e0c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e10:	e7e3      	b.n	8000dda <__udivmoddi4+0xa6>
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	f040 8090 	bne.w	8000f38 <__udivmoddi4+0x204>
 8000e18:	eba1 040c 	sub.w	r4, r1, ip
 8000e1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e20:	fa1f f78c 	uxth.w	r7, ip
 8000e24:	2101      	movs	r1, #1
 8000e26:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e2e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e36:	fb07 f006 	mul.w	r0, r7, r6
 8000e3a:	4298      	cmp	r0, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x11c>
 8000e3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e42:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x11a>
 8000e48:	4298      	cmp	r0, r3
 8000e4a:	f200 80cd 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e4e:	4626      	mov	r6, r4
 8000e50:	1a1c      	subs	r4, r3, r0
 8000e52:	fa1f f38e 	uxth.w	r3, lr
 8000e56:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e5a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e62:	fb00 f707 	mul.w	r7, r0, r7
 8000e66:	429f      	cmp	r7, r3
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x148>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x146>
 8000e74:	429f      	cmp	r7, r3
 8000e76:	f200 80b0 	bhi.w	8000fda <__udivmoddi4+0x2a6>
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	1bdb      	subs	r3, r3, r7
 8000e7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e82:	e7a5      	b.n	8000dd0 <__udivmoddi4+0x9c>
 8000e84:	f1c1 0620 	rsb	r6, r1, #32
 8000e88:	408b      	lsls	r3, r1
 8000e8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8e:	431f      	orrs	r7, r3
 8000e90:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e94:	fa04 f301 	lsl.w	r3, r4, r1
 8000e98:	ea43 030c 	orr.w	r3, r3, ip
 8000e9c:	40f4      	lsrs	r4, r6
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	0c38      	lsrs	r0, r7, #16
 8000ea4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ea8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eac:	fa1f fc87 	uxth.w	ip, r7
 8000eb0:	fb00 441e 	mls	r4, r0, lr, r4
 8000eb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ebc:	45a1      	cmp	r9, r4
 8000ebe:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec2:	d90a      	bls.n	8000eda <__udivmoddi4+0x1a6>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eca:	f080 8084 	bcs.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ece:	45a1      	cmp	r9, r4
 8000ed0:	f240 8081 	bls.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ed4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	eba4 0409 	sub.w	r4, r4, r9
 8000ede:	fa1f f983 	uxth.w	r9, r3
 8000ee2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ee6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef2:	45a4      	cmp	ip, r4
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x1d2>
 8000ef6:	193c      	adds	r4, r7, r4
 8000ef8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000efc:	d267      	bcs.n	8000fce <__udivmoddi4+0x29a>
 8000efe:	45a4      	cmp	ip, r4
 8000f00:	d965      	bls.n	8000fce <__udivmoddi4+0x29a>
 8000f02:	3b02      	subs	r3, #2
 8000f04:	443c      	add	r4, r7
 8000f06:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f0a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f0e:	eba4 040c 	sub.w	r4, r4, ip
 8000f12:	429c      	cmp	r4, r3
 8000f14:	46ce      	mov	lr, r9
 8000f16:	469c      	mov	ip, r3
 8000f18:	d351      	bcc.n	8000fbe <__udivmoddi4+0x28a>
 8000f1a:	d04e      	beq.n	8000fba <__udivmoddi4+0x286>
 8000f1c:	b155      	cbz	r5, 8000f34 <__udivmoddi4+0x200>
 8000f1e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f22:	eb64 040c 	sbc.w	r4, r4, ip
 8000f26:	fa04 f606 	lsl.w	r6, r4, r6
 8000f2a:	40cb      	lsrs	r3, r1
 8000f2c:	431e      	orrs	r6, r3
 8000f2e:	40cc      	lsrs	r4, r1
 8000f30:	e9c5 6400 	strd	r6, r4, [r5]
 8000f34:	2100      	movs	r1, #0
 8000f36:	e750      	b.n	8000dda <__udivmoddi4+0xa6>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f44:	fa24 f303 	lsr.w	r3, r4, r3
 8000f48:	4094      	lsls	r4, r2
 8000f4a:	430c      	orrs	r4, r1
 8000f4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f50:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f54:	fa1f f78c 	uxth.w	r7, ip
 8000f58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f5c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f60:	0c23      	lsrs	r3, r4, #16
 8000f62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f66:	fb00 f107 	mul.w	r1, r0, r7
 8000f6a:	4299      	cmp	r1, r3
 8000f6c:	d908      	bls.n	8000f80 <__udivmoddi4+0x24c>
 8000f6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f72:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f76:	d22c      	bcs.n	8000fd2 <__udivmoddi4+0x29e>
 8000f78:	4299      	cmp	r1, r3
 8000f7a:	d92a      	bls.n	8000fd2 <__udivmoddi4+0x29e>
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	b2a4      	uxth	r4, r4
 8000f84:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f88:	fb08 3311 	mls	r3, r8, r1, r3
 8000f8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f90:	fb01 f307 	mul.w	r3, r1, r7
 8000f94:	42a3      	cmp	r3, r4
 8000f96:	d908      	bls.n	8000faa <__udivmoddi4+0x276>
 8000f98:	eb1c 0404 	adds.w	r4, ip, r4
 8000f9c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fa0:	d213      	bcs.n	8000fca <__udivmoddi4+0x296>
 8000fa2:	42a3      	cmp	r3, r4
 8000fa4:	d911      	bls.n	8000fca <__udivmoddi4+0x296>
 8000fa6:	3902      	subs	r1, #2
 8000fa8:	4464      	add	r4, ip
 8000faa:	1ae4      	subs	r4, r4, r3
 8000fac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fb0:	e739      	b.n	8000e26 <__udivmoddi4+0xf2>
 8000fb2:	4604      	mov	r4, r0
 8000fb4:	e6f0      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e706      	b.n	8000dc8 <__udivmoddi4+0x94>
 8000fba:	45c8      	cmp	r8, r9
 8000fbc:	d2ae      	bcs.n	8000f1c <__udivmoddi4+0x1e8>
 8000fbe:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fc2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fc6:	3801      	subs	r0, #1
 8000fc8:	e7a8      	b.n	8000f1c <__udivmoddi4+0x1e8>
 8000fca:	4631      	mov	r1, r6
 8000fcc:	e7ed      	b.n	8000faa <__udivmoddi4+0x276>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	e799      	b.n	8000f06 <__udivmoddi4+0x1d2>
 8000fd2:	4630      	mov	r0, r6
 8000fd4:	e7d4      	b.n	8000f80 <__udivmoddi4+0x24c>
 8000fd6:	46d6      	mov	lr, sl
 8000fd8:	e77f      	b.n	8000eda <__udivmoddi4+0x1a6>
 8000fda:	4463      	add	r3, ip
 8000fdc:	3802      	subs	r0, #2
 8000fde:	e74d      	b.n	8000e7c <__udivmoddi4+0x148>
 8000fe0:	4606      	mov	r6, r0
 8000fe2:	4623      	mov	r3, r4
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e70f      	b.n	8000e08 <__udivmoddi4+0xd4>
 8000fe8:	3e02      	subs	r6, #2
 8000fea:	4463      	add	r3, ip
 8000fec:	e730      	b.n	8000e50 <__udivmoddi4+0x11c>
 8000fee:	bf00      	nop

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <AM2320_ReadTemperature>:

HAL_StatusTypeDef AM2320_Init(I2C_HandleTypeDef *hi2c) {
	return HAL_I2C_Master_Transmit(hi2c, SENSOR_ADDRESS << 1, 0x00, 0, HAL_MAX_DELAY);
}

HAL_StatusTypeDef AM2320_ReadTemperature(I2C_HandleTypeDef *hi2c, float *temperature) {
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b088      	sub	sp, #32
 8000ff8:	af02      	add	r7, sp, #8
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	6039      	str	r1, [r7, #0]
	// cmd + start address + num of regs
	uint8_t msg[3] = {0x03, 0x02, 0x02};
 8000ffe:	4a29      	ldr	r2, [pc, #164]	@ (80010a4 <AM2320_ReadTemperature+0xb0>)
 8001000:	f107 0310 	add.w	r3, r7, #16
 8001004:	6812      	ldr	r2, [r2, #0]
 8001006:	4611      	mov	r1, r2
 8001008:	8019      	strh	r1, [r3, #0]
 800100a:	3302      	adds	r3, #2
 800100c:	0c12      	lsrs	r2, r2, #16
 800100e:	701a      	strb	r2, [r3, #0]
	uint8_t temp_data[8];

	HAL_I2C_Master_Transmit(hi2c, SENSOR_ADDRESS << 1, 0x02, 0, HAL_MAX_DELAY);
 8001010:	f04f 33ff 	mov.w	r3, #4294967295
 8001014:	9300      	str	r3, [sp, #0]
 8001016:	2300      	movs	r3, #0
 8001018:	2202      	movs	r2, #2
 800101a:	21b8      	movs	r1, #184	@ 0xb8
 800101c:	6878      	ldr	r0, [r7, #4]
 800101e:	f002 fabd 	bl	800359c <HAL_I2C_Master_Transmit>
	HAL_Delay(1);
 8001022:	2001      	movs	r0, #1
 8001024:	f001 faac 	bl	8002580 <HAL_Delay>

	// Send command to read temperature
    if (HAL_I2C_Master_Transmit(hi2c, SENSOR_ADDRESS << 1, msg, 3, HAL_MAX_DELAY) != HAL_OK) {
 8001028:	f107 0210 	add.w	r2, r7, #16
 800102c:	f04f 33ff 	mov.w	r3, #4294967295
 8001030:	9300      	str	r3, [sp, #0]
 8001032:	2303      	movs	r3, #3
 8001034:	21b8      	movs	r1, #184	@ 0xb8
 8001036:	6878      	ldr	r0, [r7, #4]
 8001038:	f002 fab0 	bl	800359c <HAL_I2C_Master_Transmit>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <AM2320_ReadTemperature+0x52>
        return HAL_ERROR;
 8001042:	2301      	movs	r3, #1
 8001044:	e029      	b.n	800109a <AM2320_ReadTemperature+0xa6>
    }
    HAL_Delay(2);
 8001046:	2002      	movs	r0, #2
 8001048:	f001 fa9a 	bl	8002580 <HAL_Delay>

    // Receive temperature data
    if (HAL_I2C_Master_Receive(hi2c, SENSOR_ADDRESS << 1, temp_data, 8, HAL_MAX_DELAY) != HAL_OK) {
 800104c:	f107 0208 	add.w	r2, r7, #8
 8001050:	f04f 33ff 	mov.w	r3, #4294967295
 8001054:	9300      	str	r3, [sp, #0]
 8001056:	2308      	movs	r3, #8
 8001058:	21b8      	movs	r1, #184	@ 0xb8
 800105a:	6878      	ldr	r0, [r7, #4]
 800105c:	f002 fb9c 	bl	8003798 <HAL_I2C_Master_Receive>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d001      	beq.n	800106a <AM2320_ReadTemperature+0x76>
        return HAL_ERROR;
 8001066:	2301      	movs	r3, #1
 8001068:	e017      	b.n	800109a <AM2320_ReadTemperature+0xa6>
    }
    HAL_Delay(2);
 800106a:	2002      	movs	r0, #2
 800106c:	f001 fa88 	bl	8002580 <HAL_Delay>

    // Convert received data to temperature
    uint16_t raw_temp = (temp_data[2] << 8) | temp_data[3];
 8001070:	7abb      	ldrb	r3, [r7, #10]
 8001072:	021b      	lsls	r3, r3, #8
 8001074:	b21a      	sxth	r2, r3
 8001076:	7afb      	ldrb	r3, [r7, #11]
 8001078:	b21b      	sxth	r3, r3
 800107a:	4313      	orrs	r3, r2
 800107c:	b21b      	sxth	r3, r3
 800107e:	82fb      	strh	r3, [r7, #22]
    *temperature = (float) raw_temp / 10;
 8001080:	8afb      	ldrh	r3, [r7, #22]
 8001082:	ee07 3a90 	vmov	s15, r3
 8001086:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800108a:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 800108e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	edc3 7a00 	vstr	s15, [r3]

    return HAL_OK;
 8001098:	2300      	movs	r3, #0
}
 800109a:	4618      	mov	r0, r3
 800109c:	3718      	adds	r7, #24
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	0800e420 	.word	0x0800e420

080010a8 <AM2320_ReadHumidity>:

HAL_StatusTypeDef AM2320_ReadHumidity(I2C_HandleTypeDef *hi2c, float *humidity) {
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b088      	sub	sp, #32
 80010ac:	af02      	add	r7, sp, #8
 80010ae:	6078      	str	r0, [r7, #4]
 80010b0:	6039      	str	r1, [r7, #0]
	// cmd + start address + num of regs
	uint8_t msg[3] = {0x03, 0x00, 0x02};
 80010b2:	4a29      	ldr	r2, [pc, #164]	@ (8001158 <AM2320_ReadHumidity+0xb0>)
 80010b4:	f107 0310 	add.w	r3, r7, #16
 80010b8:	6812      	ldr	r2, [r2, #0]
 80010ba:	4611      	mov	r1, r2
 80010bc:	8019      	strh	r1, [r3, #0]
 80010be:	3302      	adds	r3, #2
 80010c0:	0c12      	lsrs	r2, r2, #16
 80010c2:	701a      	strb	r2, [r3, #0]
	uint8_t humidity_data[8];

	HAL_I2C_Master_Transmit(hi2c, SENSOR_ADDRESS << 1, 0x00, 0, HAL_MAX_DELAY);
 80010c4:	f04f 33ff 	mov.w	r3, #4294967295
 80010c8:	9300      	str	r3, [sp, #0]
 80010ca:	2300      	movs	r3, #0
 80010cc:	2200      	movs	r2, #0
 80010ce:	21b8      	movs	r1, #184	@ 0xb8
 80010d0:	6878      	ldr	r0, [r7, #4]
 80010d2:	f002 fa63 	bl	800359c <HAL_I2C_Master_Transmit>
	HAL_Delay(1);
 80010d6:	2001      	movs	r0, #1
 80010d8:	f001 fa52 	bl	8002580 <HAL_Delay>

	// Send command to read temperature
    if (HAL_I2C_Master_Transmit(hi2c, SENSOR_ADDRESS << 1, msg, 3, HAL_MAX_DELAY) != HAL_OK) {
 80010dc:	f107 0210 	add.w	r2, r7, #16
 80010e0:	f04f 33ff 	mov.w	r3, #4294967295
 80010e4:	9300      	str	r3, [sp, #0]
 80010e6:	2303      	movs	r3, #3
 80010e8:	21b8      	movs	r1, #184	@ 0xb8
 80010ea:	6878      	ldr	r0, [r7, #4]
 80010ec:	f002 fa56 	bl	800359c <HAL_I2C_Master_Transmit>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <AM2320_ReadHumidity+0x52>
        return HAL_ERROR;
 80010f6:	2301      	movs	r3, #1
 80010f8:	e029      	b.n	800114e <AM2320_ReadHumidity+0xa6>
    }
    HAL_Delay(2);
 80010fa:	2002      	movs	r0, #2
 80010fc:	f001 fa40 	bl	8002580 <HAL_Delay>

    // Receive temperature data
    if (HAL_I2C_Master_Receive(hi2c, SENSOR_ADDRESS << 1, humidity_data, 8, HAL_MAX_DELAY) != HAL_OK) {
 8001100:	f107 0208 	add.w	r2, r7, #8
 8001104:	f04f 33ff 	mov.w	r3, #4294967295
 8001108:	9300      	str	r3, [sp, #0]
 800110a:	2308      	movs	r3, #8
 800110c:	21b8      	movs	r1, #184	@ 0xb8
 800110e:	6878      	ldr	r0, [r7, #4]
 8001110:	f002 fb42 	bl	8003798 <HAL_I2C_Master_Receive>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <AM2320_ReadHumidity+0x76>
        return HAL_ERROR;
 800111a:	2301      	movs	r3, #1
 800111c:	e017      	b.n	800114e <AM2320_ReadHumidity+0xa6>
    }
    HAL_Delay(2);
 800111e:	2002      	movs	r0, #2
 8001120:	f001 fa2e 	bl	8002580 <HAL_Delay>

    // Convert received data to temperature
    uint16_t raw_humidity = (humidity_data[2] << 8) | humidity_data[3];
 8001124:	7abb      	ldrb	r3, [r7, #10]
 8001126:	021b      	lsls	r3, r3, #8
 8001128:	b21a      	sxth	r2, r3
 800112a:	7afb      	ldrb	r3, [r7, #11]
 800112c:	b21b      	sxth	r3, r3
 800112e:	4313      	orrs	r3, r2
 8001130:	b21b      	sxth	r3, r3
 8001132:	82fb      	strh	r3, [r7, #22]
    *humidity = (float) raw_humidity / 10;
 8001134:	8afb      	ldrh	r3, [r7, #22]
 8001136:	ee07 3a90 	vmov	s15, r3
 800113a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800113e:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001142:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	edc3 7a00 	vstr	s15, [r3]

    return HAL_OK;
 800114c:	2300      	movs	r3, #0
}
 800114e:	4618      	mov	r0, r3
 8001150:	3718      	adds	r7, #24
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	0800e424 	.word	0x0800e424

0800115c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800115c:	b480      	push	{r7}
 800115e:	b085      	sub	sp, #20
 8001160:	af00      	add	r7, sp, #0
 8001162:	60f8      	str	r0, [r7, #12]
 8001164:	60b9      	str	r1, [r7, #8]
 8001166:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	4a07      	ldr	r2, [pc, #28]	@ (8001188 <vApplicationGetIdleTaskMemory+0x2c>)
 800116c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800116e:	68bb      	ldr	r3, [r7, #8]
 8001170:	4a06      	ldr	r2, [pc, #24]	@ (800118c <vApplicationGetIdleTaskMemory+0x30>)
 8001172:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2280      	movs	r2, #128	@ 0x80
 8001178:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800117a:	bf00      	nop
 800117c:	3714      	adds	r7, #20
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	200001f4 	.word	0x200001f4
 800118c:	20000294 	.word	0x20000294

08001190 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;
#define SLAVE_ADDRESS_LCD 0x4E // default address

// rs is 0 for commands
void lcd_send_cmd (char cmd)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b086      	sub	sp, #24
 8001194:	af02      	add	r7, sp, #8
 8001196:	4603      	mov	r3, r0
 8001198:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 800119a:	79fb      	ldrb	r3, [r7, #7]
 800119c:	f023 030f 	bic.w	r3, r3, #15
 80011a0:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 80011a2:	79fb      	ldrb	r3, [r7, #7]
 80011a4:	011b      	lsls	r3, r3, #4
 80011a6:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 80011a8:	7bfb      	ldrb	r3, [r7, #15]
 80011aa:	f043 030c 	orr.w	r3, r3, #12
 80011ae:	b2db      	uxtb	r3, r3
 80011b0:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 80011b2:	7bfb      	ldrb	r3, [r7, #15]
 80011b4:	f043 0308 	orr.w	r3, r3, #8
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 80011bc:	7bbb      	ldrb	r3, [r7, #14]
 80011be:	f043 030c 	orr.w	r3, r3, #12
 80011c2:	b2db      	uxtb	r3, r3
 80011c4:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 80011c6:	7bbb      	ldrb	r3, [r7, #14]
 80011c8:	f043 0308 	orr.w	r3, r3, #8
 80011cc:	b2db      	uxtb	r3, r3
 80011ce:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80011d0:	f107 0208 	add.w	r2, r7, #8
 80011d4:	2364      	movs	r3, #100	@ 0x64
 80011d6:	9300      	str	r3, [sp, #0]
 80011d8:	2304      	movs	r3, #4
 80011da:	214e      	movs	r1, #78	@ 0x4e
 80011dc:	4803      	ldr	r0, [pc, #12]	@ (80011ec <lcd_send_cmd+0x5c>)
 80011de:	f002 f9dd 	bl	800359c <HAL_I2C_Master_Transmit>
}
 80011e2:	bf00      	nop
 80011e4:	3710      	adds	r7, #16
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	20000494 	.word	0x20000494

080011f0 <lcd_send_data>:

void lcd_send_data (char data)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b086      	sub	sp, #24
 80011f4:	af02      	add	r7, sp, #8
 80011f6:	4603      	mov	r3, r0
 80011f8:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 80011fa:	79fb      	ldrb	r3, [r7, #7]
 80011fc:	f023 030f 	bic.w	r3, r3, #15
 8001200:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	011b      	lsls	r3, r3, #4
 8001206:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=1
 8001208:	7bfb      	ldrb	r3, [r7, #15]
 800120a:	f043 030d 	orr.w	r3, r3, #13
 800120e:	b2db      	uxtb	r3, r3
 8001210:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=1
 8001212:	7bfb      	ldrb	r3, [r7, #15]
 8001214:	f043 0309 	orr.w	r3, r3, #9
 8001218:	b2db      	uxtb	r3, r3
 800121a:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=1
 800121c:	7bbb      	ldrb	r3, [r7, #14]
 800121e:	f043 030d 	orr.w	r3, r3, #13
 8001222:	b2db      	uxtb	r3, r3
 8001224:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=1
 8001226:	7bbb      	ldrb	r3, [r7, #14]
 8001228:	f043 0309 	orr.w	r3, r3, #9
 800122c:	b2db      	uxtb	r3, r3
 800122e:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001230:	f107 0208 	add.w	r2, r7, #8
 8001234:	2364      	movs	r3, #100	@ 0x64
 8001236:	9300      	str	r3, [sp, #0]
 8001238:	2304      	movs	r3, #4
 800123a:	214e      	movs	r1, #78	@ 0x4e
 800123c:	4803      	ldr	r0, [pc, #12]	@ (800124c <lcd_send_data+0x5c>)
 800123e:	f002 f9ad 	bl	800359c <HAL_I2C_Master_Transmit>
}
 8001242:	bf00      	nop
 8001244:	3710      	adds	r7, #16
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	20000494 	.word	0x20000494

08001250 <lcd_init>:

void lcd_init (void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
	// 4 bit initialization
	HAL_Delay(50);  // wait for >40ms
 8001254:	2032      	movs	r0, #50	@ 0x32
 8001256:	f001 f993 	bl	8002580 <HAL_Delay>
	lcd_send_cmd (0x30);
 800125a:	2030      	movs	r0, #48	@ 0x30
 800125c:	f7ff ff98 	bl	8001190 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8001260:	2005      	movs	r0, #5
 8001262:	f001 f98d 	bl	8002580 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001266:	2030      	movs	r0, #48	@ 0x30
 8001268:	f7ff ff92 	bl	8001190 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 800126c:	2001      	movs	r0, #1
 800126e:	f001 f987 	bl	8002580 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001272:	2030      	movs	r0, #48	@ 0x30
 8001274:	f7ff ff8c 	bl	8001190 <lcd_send_cmd>
	HAL_Delay(10);
 8001278:	200a      	movs	r0, #10
 800127a:	f001 f981 	bl	8002580 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 800127e:	2020      	movs	r0, #32
 8001280:	f7ff ff86 	bl	8001190 <lcd_send_cmd>
	HAL_Delay(10);
 8001284:	200a      	movs	r0, #10
 8001286:	f001 f97b 	bl	8002580 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 800128a:	2028      	movs	r0, #40	@ 0x28
 800128c:	f7ff ff80 	bl	8001190 <lcd_send_cmd>
	HAL_Delay(1);
 8001290:	2001      	movs	r0, #1
 8001292:	f001 f975 	bl	8002580 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8001296:	2008      	movs	r0, #8
 8001298:	f7ff ff7a 	bl	8001190 <lcd_send_cmd>
	HAL_Delay(1);
 800129c:	2001      	movs	r0, #1
 800129e:	f001 f96f 	bl	8002580 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 80012a2:	2001      	movs	r0, #1
 80012a4:	f7ff ff74 	bl	8001190 <lcd_send_cmd>
	HAL_Delay(1);
 80012a8:	2001      	movs	r0, #1
 80012aa:	f001 f969 	bl	8002580 <HAL_Delay>
	HAL_Delay(1);
 80012ae:	2001      	movs	r0, #1
 80012b0:	f001 f966 	bl	8002580 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 80012b4:	2006      	movs	r0, #6
 80012b6:	f7ff ff6b 	bl	8001190 <lcd_send_cmd>
	HAL_Delay(1);
 80012ba:	2001      	movs	r0, #1
 80012bc:	f001 f960 	bl	8002580 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 80012c0:	200c      	movs	r0, #12
 80012c2:	f7ff ff65 	bl	8001190 <lcd_send_cmd>
}
 80012c6:	bf00      	nop
 80012c8:	bd80      	pop	{r7, pc}

080012ca <lcd_cursor_pos>:

void lcd_cursor_pos (int row, int col) {
 80012ca:	b580      	push	{r7, lr}
 80012cc:	b084      	sub	sp, #16
 80012ce:	af00      	add	r7, sp, #0
 80012d0:	6078      	str	r0, [r7, #4]
 80012d2:	6039      	str	r1, [r7, #0]
	uint8_t address;
	if (row == 0) {
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d102      	bne.n	80012e0 <lcd_cursor_pos+0x16>
		address = col;
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	73fb      	strb	r3, [r7, #15]
 80012de:	e016      	b.n	800130e <lcd_cursor_pos+0x44>
	}
	else if (row == 1) {
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2b01      	cmp	r3, #1
 80012e4:	d104      	bne.n	80012f0 <lcd_cursor_pos+0x26>
		address = 0x40 + col;
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	b2db      	uxtb	r3, r3
 80012ea:	3340      	adds	r3, #64	@ 0x40
 80012ec:	73fb      	strb	r3, [r7, #15]
 80012ee:	e00e      	b.n	800130e <lcd_cursor_pos+0x44>
	}
	else if (row == 2) {
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2b02      	cmp	r3, #2
 80012f4:	d104      	bne.n	8001300 <lcd_cursor_pos+0x36>
		address = 0x14 + col;
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	3314      	adds	r3, #20
 80012fc:	73fb      	strb	r3, [r7, #15]
 80012fe:	e006      	b.n	800130e <lcd_cursor_pos+0x44>
	}
	else if (row == 3) {
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2b03      	cmp	r3, #3
 8001304:	d10b      	bne.n	800131e <lcd_cursor_pos+0x54>
		address = 0x54 + col;
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	b2db      	uxtb	r3, r3
 800130a:	3354      	adds	r3, #84	@ 0x54
 800130c:	73fb      	strb	r3, [r7, #15]
	}
	else {
		return;
	}
	lcd_send_cmd(0x80 | address);
 800130e:	7bfb      	ldrb	r3, [r7, #15]
 8001310:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001314:	b2db      	uxtb	r3, r3
 8001316:	4618      	mov	r0, r3
 8001318:	f7ff ff3a 	bl	8001190 <lcd_send_cmd>
 800131c:	e000      	b.n	8001320 <lcd_cursor_pos+0x56>
		return;
 800131e:	bf00      	nop
}
 8001320:	3710      	adds	r7, #16
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}

08001326 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8001326:	b580      	push	{r7, lr}
 8001328:	b082      	sub	sp, #8
 800132a:	af00      	add	r7, sp, #0
 800132c:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 800132e:	e006      	b.n	800133e <lcd_send_string+0x18>
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	1c5a      	adds	r2, r3, #1
 8001334:	607a      	str	r2, [r7, #4]
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	4618      	mov	r0, r3
 800133a:	f7ff ff59 	bl	80011f0 <lcd_send_data>
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d1f4      	bne.n	8001330 <lcd_send_string+0xa>
}
 8001346:	bf00      	nop
 8001348:	bf00      	nop
 800134a:	3708      	adds	r7, #8
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}

08001350 <lcd_clear_display>:

void lcd_clear_display (void) {
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 8001356:	2080      	movs	r0, #128	@ 0x80
 8001358:	f7ff ff1a 	bl	8001190 <lcd_send_cmd>
	for (int i = 0; i < 70; i++) {
 800135c:	2300      	movs	r3, #0
 800135e:	607b      	str	r3, [r7, #4]
 8001360:	e005      	b.n	800136e <lcd_clear_display+0x1e>
		lcd_send_data(' ');
 8001362:	2020      	movs	r0, #32
 8001364:	f7ff ff44 	bl	80011f0 <lcd_send_data>
	for (int i = 0; i < 70; i++) {
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	3301      	adds	r3, #1
 800136c:	607b      	str	r3, [r7, #4]
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	2b45      	cmp	r3, #69	@ 0x45
 8001372:	ddf6      	ble.n	8001362 <lcd_clear_display+0x12>
	}
}
 8001374:	bf00      	nop
 8001376:	bf00      	nop
 8001378:	3708      	adds	r7, #8
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
	...

08001380 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001380:	b5b0      	push	{r4, r5, r7, lr}
 8001382:	b0a6      	sub	sp, #152	@ 0x98
 8001384:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001386:	f001 f8b9 	bl	80024fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800138a:	f000 f8e5 	bl	8001558 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800138e:	f000 fa93 	bl	80018b8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001392:	f000 fa49 	bl	8001828 <MX_DMA_Init>
  MX_I2C1_Init();
 8001396:	f000 f949 	bl	800162c <MX_I2C1_Init>
  MX_I2C3_Init();
 800139a:	f000 f975 	bl	8001688 <MX_I2C3_Init>
  MX_USART2_UART_Init();
 800139e:	f000 fa19 	bl	80017d4 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80013a2:	f000 f99f 	bl	80016e4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 80013a6:	f7ff ff53 	bl	8001250 <lcd_init>
  lcd_clear_display();
 80013aa:	f7ff ffd1 	bl	8001350 <lcd_clear_display>

  //lcd_cursor_pos(0, 0);
  //lcd_send_string("PC Monitoring System");

  lcd_cursor_pos(0, 0);
 80013ae:	2100      	movs	r1, #0
 80013b0:	2000      	movs	r0, #0
 80013b2:	f7ff ff8a 	bl	80012ca <lcd_cursor_pos>
  lcd_send_string("Temperature:");
 80013b6:	4856      	ldr	r0, [pc, #344]	@ (8001510 <main+0x190>)
 80013b8:	f7ff ffb5 	bl	8001326 <lcd_send_string>

  lcd_cursor_pos(1, 0);
 80013bc:	2100      	movs	r1, #0
 80013be:	2001      	movs	r0, #1
 80013c0:	f7ff ff83 	bl	80012ca <lcd_cursor_pos>
  lcd_send_string("Humidity:");
 80013c4:	4853      	ldr	r0, [pc, #332]	@ (8001514 <main+0x194>)
 80013c6:	f7ff ffae 	bl	8001326 <lcd_send_string>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of DefaultTask */
  osThreadDef(DefaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 80013ca:	4b53      	ldr	r3, [pc, #332]	@ (8001518 <main+0x198>)
 80013cc:	f107 0474 	add.w	r4, r7, #116	@ 0x74
 80013d0:	461d      	mov	r5, r3
 80013d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013d6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80013da:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  DefaultTaskHandle = osThreadCreate(osThread(DefaultTask), NULL);
 80013de:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80013e2:	2100      	movs	r1, #0
 80013e4:	4618      	mov	r0, r3
 80013e6:	f007 f932 	bl	800864e <osThreadCreate>
 80013ea:	4603      	mov	r3, r0
 80013ec:	4a4b      	ldr	r2, [pc, #300]	@ (800151c <main+0x19c>)
 80013ee:	6013      	str	r3, [r2, #0]

  /* definition and creation of DisplayTask */
  osThreadDef(DisplayTask, StartDisplayTask, osPriorityNormal, 0, 256);
 80013f0:	4b4b      	ldr	r3, [pc, #300]	@ (8001520 <main+0x1a0>)
 80013f2:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 80013f6:	461d      	mov	r5, r3
 80013f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013fc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001400:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  DisplayTaskHandle = osThreadCreate(osThread(DisplayTask), NULL);
 8001404:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001408:	2100      	movs	r1, #0
 800140a:	4618      	mov	r0, r3
 800140c:	f007 f91f 	bl	800864e <osThreadCreate>
 8001410:	4603      	mov	r3, r0
 8001412:	4a44      	ldr	r2, [pc, #272]	@ (8001524 <main+0x1a4>)
 8001414:	6013      	str	r3, [r2, #0]

  /* definition and creation of SensorTask */
  osThreadDef(SensorTask, StartSensorTask, osPriorityNormal, 0, 256);
 8001416:	4b44      	ldr	r3, [pc, #272]	@ (8001528 <main+0x1a8>)
 8001418:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 800141c:	461d      	mov	r5, r3
 800141e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001420:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001422:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001426:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SensorTaskHandle = osThreadCreate(osThread(SensorTask), NULL);
 800142a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800142e:	2100      	movs	r1, #0
 8001430:	4618      	mov	r0, r3
 8001432:	f007 f90c 	bl	800864e <osThreadCreate>
 8001436:	4603      	mov	r3, r0
 8001438:	4a3c      	ldr	r2, [pc, #240]	@ (800152c <main+0x1ac>)
 800143a:	6013      	str	r3, [r2, #0]

  /* definition and creation of SysTask */
  osThreadDef(SysTask, StartSysTask, osPriorityNormal, 0, 256);
 800143c:	4b3c      	ldr	r3, [pc, #240]	@ (8001530 <main+0x1b0>)
 800143e:	f107 0420 	add.w	r4, r7, #32
 8001442:	461d      	mov	r5, r3
 8001444:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001446:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001448:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800144c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SysTaskHandle = osThreadCreate(osThread(SysTask), NULL);
 8001450:	f107 0320 	add.w	r3, r7, #32
 8001454:	2100      	movs	r1, #0
 8001456:	4618      	mov	r0, r3
 8001458:	f007 f8f9 	bl	800864e <osThreadCreate>
 800145c:	4603      	mov	r3, r0
 800145e:	4a35      	ldr	r2, [pc, #212]	@ (8001534 <main+0x1b4>)
 8001460:	6013      	str	r3, [r2, #0]

  /* definition and creation of SndTask */
  osThreadDef(SndTask, StartSndTask, osPriorityNormal, 0, 256);
 8001462:	4b35      	ldr	r3, [pc, #212]	@ (8001538 <main+0x1b8>)
 8001464:	1d3c      	adds	r4, r7, #4
 8001466:	461d      	mov	r5, r3
 8001468:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800146a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800146c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001470:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SndTaskHandle = osThreadCreate(osThread(SndTask), NULL);
 8001474:	1d3b      	adds	r3, r7, #4
 8001476:	2100      	movs	r1, #0
 8001478:	4618      	mov	r0, r3
 800147a:	f007 f8e8 	bl	800864e <osThreadCreate>
 800147e:	4603      	mov	r3, r0
 8001480:	4a2e      	ldr	r2, [pc, #184]	@ (800153c <main+0x1bc>)
 8001482:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001484:	f007 f8dc 	bl	8008640 <osKernelStart>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  AM2320_ReadTemperature(&hi2c3, &temperature);
 8001488:	492d      	ldr	r1, [pc, #180]	@ (8001540 <main+0x1c0>)
 800148a:	482e      	ldr	r0, [pc, #184]	@ (8001544 <main+0x1c4>)
 800148c:	f7ff fdb2 	bl	8000ff4 <AM2320_ReadTemperature>
	  HAL_Delay(500);
 8001490:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001494:	f001 f874 	bl	8002580 <HAL_Delay>
	  AM2320_ReadHumidity(&hi2c3, &humidity);
 8001498:	492b      	ldr	r1, [pc, #172]	@ (8001548 <main+0x1c8>)
 800149a:	482a      	ldr	r0, [pc, #168]	@ (8001544 <main+0x1c4>)
 800149c:	f7ff fe04 	bl	80010a8 <AM2320_ReadHumidity>

	  snprintf(tempBuffer, 20, "%.2f", temperature);
 80014a0:	4b27      	ldr	r3, [pc, #156]	@ (8001540 <main+0x1c0>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4618      	mov	r0, r3
 80014a6:	f7ff f857 	bl	8000558 <__aeabi_f2d>
 80014aa:	4602      	mov	r2, r0
 80014ac:	460b      	mov	r3, r1
 80014ae:	e9cd 2300 	strd	r2, r3, [sp]
 80014b2:	4a26      	ldr	r2, [pc, #152]	@ (800154c <main+0x1cc>)
 80014b4:	2114      	movs	r1, #20
 80014b6:	4826      	ldr	r0, [pc, #152]	@ (8001550 <main+0x1d0>)
 80014b8:	f009 fa72 	bl	800a9a0 <sniprintf>
	  lcd_cursor_pos(1, 13);
 80014bc:	210d      	movs	r1, #13
 80014be:	2001      	movs	r0, #1
 80014c0:	f7ff ff03 	bl	80012ca <lcd_cursor_pos>
	  lcd_send_string(tempBuffer);
 80014c4:	4822      	ldr	r0, [pc, #136]	@ (8001550 <main+0x1d0>)
 80014c6:	f7ff ff2e 	bl	8001326 <lcd_send_string>

	  snprintf(tempBuffer, 20, "%.2f", humidity);
 80014ca:	4b1f      	ldr	r3, [pc, #124]	@ (8001548 <main+0x1c8>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4618      	mov	r0, r3
 80014d0:	f7ff f842 	bl	8000558 <__aeabi_f2d>
 80014d4:	4602      	mov	r2, r0
 80014d6:	460b      	mov	r3, r1
 80014d8:	e9cd 2300 	strd	r2, r3, [sp]
 80014dc:	4a1b      	ldr	r2, [pc, #108]	@ (800154c <main+0x1cc>)
 80014de:	2114      	movs	r1, #20
 80014e0:	481b      	ldr	r0, [pc, #108]	@ (8001550 <main+0x1d0>)
 80014e2:	f009 fa5d 	bl	800a9a0 <sniprintf>
	  lcd_cursor_pos(2, 10);
 80014e6:	210a      	movs	r1, #10
 80014e8:	2002      	movs	r0, #2
 80014ea:	f7ff feee 	bl	80012ca <lcd_cursor_pos>
	  lcd_send_string(tempBuffer);
 80014ee:	4818      	ldr	r0, [pc, #96]	@ (8001550 <main+0x1d0>)
 80014f0:	f7ff ff19 	bl	8001326 <lcd_send_string>

	  lcd_cursor_pos(3, 0);
 80014f4:	2100      	movs	r1, #0
 80014f6:	2003      	movs	r0, #3
 80014f8:	f7ff fee7 	bl	80012ca <lcd_cursor_pos>
	  lcd_send_string(processedBuffer);
 80014fc:	4815      	ldr	r0, [pc, #84]	@ (8001554 <main+0x1d4>)
 80014fe:	f7ff ff12 	bl	8001326 <lcd_send_string>

	  HAL_Delay(500);
 8001502:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001506:	f001 f83b 	bl	8002580 <HAL_Delay>
	  AM2320_ReadTemperature(&hi2c3, &temperature);
 800150a:	bf00      	nop
 800150c:	e7bc      	b.n	8001488 <main+0x108>
 800150e:	bf00      	nop
 8001510:	0800e428 	.word	0x0800e428
 8001514:	0800e438 	.word	0x0800e438
 8001518:	0800e458 	.word	0x0800e458
 800151c:	2000080c 	.word	0x2000080c
 8001520:	0800e480 	.word	0x0800e480
 8001524:	20000810 	.word	0x20000810
 8001528:	0800e4a8 	.word	0x0800e4a8
 800152c:	20000814 	.word	0x20000814
 8001530:	0800e4cc 	.word	0x0800e4cc
 8001534:	20000818 	.word	0x20000818
 8001538:	0800e4f0 	.word	0x0800e4f0
 800153c:	2000081c 	.word	0x2000081c
 8001540:	20000820 	.word	0x20000820
 8001544:	200004e8 	.word	0x200004e8
 8001548:	20000824 	.word	0x20000824
 800154c:	0800e444 	.word	0x0800e444
 8001550:	20000828 	.word	0x20000828
 8001554:	20000854 	.word	0x20000854

08001558 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b094      	sub	sp, #80	@ 0x50
 800155c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800155e:	f107 0320 	add.w	r3, r7, #32
 8001562:	2230      	movs	r2, #48	@ 0x30
 8001564:	2100      	movs	r1, #0
 8001566:	4618      	mov	r0, r3
 8001568:	f009 fab1 	bl	800aace <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800156c:	f107 030c 	add.w	r3, r7, #12
 8001570:	2200      	movs	r2, #0
 8001572:	601a      	str	r2, [r3, #0]
 8001574:	605a      	str	r2, [r3, #4]
 8001576:	609a      	str	r2, [r3, #8]
 8001578:	60da      	str	r2, [r3, #12]
 800157a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800157c:	2300      	movs	r3, #0
 800157e:	60bb      	str	r3, [r7, #8]
 8001580:	4b28      	ldr	r3, [pc, #160]	@ (8001624 <SystemClock_Config+0xcc>)
 8001582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001584:	4a27      	ldr	r2, [pc, #156]	@ (8001624 <SystemClock_Config+0xcc>)
 8001586:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800158a:	6413      	str	r3, [r2, #64]	@ 0x40
 800158c:	4b25      	ldr	r3, [pc, #148]	@ (8001624 <SystemClock_Config+0xcc>)
 800158e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001590:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001594:	60bb      	str	r3, [r7, #8]
 8001596:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001598:	2300      	movs	r3, #0
 800159a:	607b      	str	r3, [r7, #4]
 800159c:	4b22      	ldr	r3, [pc, #136]	@ (8001628 <SystemClock_Config+0xd0>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80015a4:	4a20      	ldr	r2, [pc, #128]	@ (8001628 <SystemClock_Config+0xd0>)
 80015a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80015aa:	6013      	str	r3, [r2, #0]
 80015ac:	4b1e      	ldr	r3, [pc, #120]	@ (8001628 <SystemClock_Config+0xd0>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80015b4:	607b      	str	r3, [r7, #4]
 80015b6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015b8:	2302      	movs	r3, #2
 80015ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015bc:	2301      	movs	r3, #1
 80015be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015c0:	2310      	movs	r3, #16
 80015c2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015c4:	2302      	movs	r3, #2
 80015c6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015c8:	2300      	movs	r3, #0
 80015ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80015cc:	2308      	movs	r3, #8
 80015ce:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 60;
 80015d0:	233c      	movs	r3, #60	@ 0x3c
 80015d2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015d4:	2302      	movs	r3, #2
 80015d6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80015d8:	2307      	movs	r3, #7
 80015da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015dc:	f107 0320 	add.w	r3, r7, #32
 80015e0:	4618      	mov	r0, r3
 80015e2:	f004 fb65 	bl	8005cb0 <HAL_RCC_OscConfig>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d001      	beq.n	80015f0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80015ec:	f000 fab8 	bl	8001b60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015f0:	230f      	movs	r3, #15
 80015f2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015f4:	2302      	movs	r3, #2
 80015f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015f8:	2300      	movs	r3, #0
 80015fa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001600:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001602:	2300      	movs	r3, #0
 8001604:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001606:	f107 030c 	add.w	r3, r7, #12
 800160a:	2101      	movs	r1, #1
 800160c:	4618      	mov	r0, r3
 800160e:	f004 fdc7 	bl	80061a0 <HAL_RCC_ClockConfig>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d001      	beq.n	800161c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001618:	f000 faa2 	bl	8001b60 <Error_Handler>
  }
}
 800161c:	bf00      	nop
 800161e:	3750      	adds	r7, #80	@ 0x50
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	40023800 	.word	0x40023800
 8001628:	40007000 	.word	0x40007000

0800162c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001630:	4b12      	ldr	r3, [pc, #72]	@ (800167c <MX_I2C1_Init+0x50>)
 8001632:	4a13      	ldr	r2, [pc, #76]	@ (8001680 <MX_I2C1_Init+0x54>)
 8001634:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001636:	4b11      	ldr	r3, [pc, #68]	@ (800167c <MX_I2C1_Init+0x50>)
 8001638:	4a12      	ldr	r2, [pc, #72]	@ (8001684 <MX_I2C1_Init+0x58>)
 800163a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800163c:	4b0f      	ldr	r3, [pc, #60]	@ (800167c <MX_I2C1_Init+0x50>)
 800163e:	2200      	movs	r2, #0
 8001640:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001642:	4b0e      	ldr	r3, [pc, #56]	@ (800167c <MX_I2C1_Init+0x50>)
 8001644:	2200      	movs	r2, #0
 8001646:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001648:	4b0c      	ldr	r3, [pc, #48]	@ (800167c <MX_I2C1_Init+0x50>)
 800164a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800164e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001650:	4b0a      	ldr	r3, [pc, #40]	@ (800167c <MX_I2C1_Init+0x50>)
 8001652:	2200      	movs	r2, #0
 8001654:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001656:	4b09      	ldr	r3, [pc, #36]	@ (800167c <MX_I2C1_Init+0x50>)
 8001658:	2200      	movs	r2, #0
 800165a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800165c:	4b07      	ldr	r3, [pc, #28]	@ (800167c <MX_I2C1_Init+0x50>)
 800165e:	2200      	movs	r2, #0
 8001660:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001662:	4b06      	ldr	r3, [pc, #24]	@ (800167c <MX_I2C1_Init+0x50>)
 8001664:	2200      	movs	r2, #0
 8001666:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001668:	4804      	ldr	r0, [pc, #16]	@ (800167c <MX_I2C1_Init+0x50>)
 800166a:	f001 fe3d 	bl	80032e8 <HAL_I2C_Init>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d001      	beq.n	8001678 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001674:	f000 fa74 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001678:	bf00      	nop
 800167a:	bd80      	pop	{r7, pc}
 800167c:	20000494 	.word	0x20000494
 8001680:	40005400 	.word	0x40005400
 8001684:	000186a0 	.word	0x000186a0

08001688 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800168c:	4b12      	ldr	r3, [pc, #72]	@ (80016d8 <MX_I2C3_Init+0x50>)
 800168e:	4a13      	ldr	r2, [pc, #76]	@ (80016dc <MX_I2C3_Init+0x54>)
 8001690:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001692:	4b11      	ldr	r3, [pc, #68]	@ (80016d8 <MX_I2C3_Init+0x50>)
 8001694:	4a12      	ldr	r2, [pc, #72]	@ (80016e0 <MX_I2C3_Init+0x58>)
 8001696:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001698:	4b0f      	ldr	r3, [pc, #60]	@ (80016d8 <MX_I2C3_Init+0x50>)
 800169a:	2200      	movs	r2, #0
 800169c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800169e:	4b0e      	ldr	r3, [pc, #56]	@ (80016d8 <MX_I2C3_Init+0x50>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016a4:	4b0c      	ldr	r3, [pc, #48]	@ (80016d8 <MX_I2C3_Init+0x50>)
 80016a6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80016aa:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016ac:	4b0a      	ldr	r3, [pc, #40]	@ (80016d8 <MX_I2C3_Init+0x50>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80016b2:	4b09      	ldr	r3, [pc, #36]	@ (80016d8 <MX_I2C3_Init+0x50>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016b8:	4b07      	ldr	r3, [pc, #28]	@ (80016d8 <MX_I2C3_Init+0x50>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016be:	4b06      	ldr	r3, [pc, #24]	@ (80016d8 <MX_I2C3_Init+0x50>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80016c4:	4804      	ldr	r0, [pc, #16]	@ (80016d8 <MX_I2C3_Init+0x50>)
 80016c6:	f001 fe0f 	bl	80032e8 <HAL_I2C_Init>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80016d0:	f000 fa46 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80016d4:	bf00      	nop
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	200004e8 	.word	0x200004e8
 80016dc:	40005c00 	.word	0x40005c00
 80016e0:	000186a0 	.word	0x000186a0

080016e4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b08e      	sub	sp, #56	@ 0x38
 80016e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016ea:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80016ee:	2200      	movs	r2, #0
 80016f0:	601a      	str	r2, [r3, #0]
 80016f2:	605a      	str	r2, [r3, #4]
 80016f4:	609a      	str	r2, [r3, #8]
 80016f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016f8:	f107 0320 	add.w	r3, r7, #32
 80016fc:	2200      	movs	r2, #0
 80016fe:	601a      	str	r2, [r3, #0]
 8001700:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001702:	1d3b      	adds	r3, r7, #4
 8001704:	2200      	movs	r2, #0
 8001706:	601a      	str	r2, [r3, #0]
 8001708:	605a      	str	r2, [r3, #4]
 800170a:	609a      	str	r2, [r3, #8]
 800170c:	60da      	str	r2, [r3, #12]
 800170e:	611a      	str	r2, [r3, #16]
 8001710:	615a      	str	r2, [r3, #20]
 8001712:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001714:	4b2d      	ldr	r3, [pc, #180]	@ (80017cc <MX_TIM3_Init+0xe8>)
 8001716:	4a2e      	ldr	r2, [pc, #184]	@ (80017d0 <MX_TIM3_Init+0xec>)
 8001718:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800171a:	4b2c      	ldr	r3, [pc, #176]	@ (80017cc <MX_TIM3_Init+0xe8>)
 800171c:	2200      	movs	r2, #0
 800171e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001720:	4b2a      	ldr	r3, [pc, #168]	@ (80017cc <MX_TIM3_Init+0xe8>)
 8001722:	2200      	movs	r2, #0
 8001724:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8001726:	4b29      	ldr	r3, [pc, #164]	@ (80017cc <MX_TIM3_Init+0xe8>)
 8001728:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800172c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800172e:	4b27      	ldr	r3, [pc, #156]	@ (80017cc <MX_TIM3_Init+0xe8>)
 8001730:	2200      	movs	r2, #0
 8001732:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001734:	4b25      	ldr	r3, [pc, #148]	@ (80017cc <MX_TIM3_Init+0xe8>)
 8001736:	2280      	movs	r2, #128	@ 0x80
 8001738:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800173a:	4824      	ldr	r0, [pc, #144]	@ (80017cc <MX_TIM3_Init+0xe8>)
 800173c:	f004 ff82 	bl	8006644 <HAL_TIM_Base_Init>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001746:	f000 fa0b 	bl	8001b60 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800174a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800174e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001750:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001754:	4619      	mov	r1, r3
 8001756:	481d      	ldr	r0, [pc, #116]	@ (80017cc <MX_TIM3_Init+0xe8>)
 8001758:	f005 fa32 	bl	8006bc0 <HAL_TIM_ConfigClockSource>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001762:	f000 f9fd 	bl	8001b60 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001766:	4819      	ldr	r0, [pc, #100]	@ (80017cc <MX_TIM3_Init+0xe8>)
 8001768:	f005 f81e 	bl	80067a8 <HAL_TIM_PWM_Init>
 800176c:	4603      	mov	r3, r0
 800176e:	2b00      	cmp	r3, #0
 8001770:	d001      	beq.n	8001776 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001772:	f000 f9f5 	bl	8001b60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001776:	2300      	movs	r3, #0
 8001778:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800177a:	2300      	movs	r3, #0
 800177c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800177e:	f107 0320 	add.w	r3, r7, #32
 8001782:	4619      	mov	r1, r3
 8001784:	4811      	ldr	r0, [pc, #68]	@ (80017cc <MX_TIM3_Init+0xe8>)
 8001786:	f005 fdbd 	bl	8007304 <HAL_TIMEx_MasterConfigSynchronization>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d001      	beq.n	8001794 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001790:	f000 f9e6 	bl	8001b60 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001794:	2360      	movs	r3, #96	@ 0x60
 8001796:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 8001798:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800179c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800179e:	2300      	movs	r3, #0
 80017a0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017a2:	2300      	movs	r3, #0
 80017a4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017a6:	1d3b      	adds	r3, r7, #4
 80017a8:	2200      	movs	r2, #0
 80017aa:	4619      	mov	r1, r3
 80017ac:	4807      	ldr	r0, [pc, #28]	@ (80017cc <MX_TIM3_Init+0xe8>)
 80017ae:	f005 f945 	bl	8006a3c <HAL_TIM_PWM_ConfigChannel>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d001      	beq.n	80017bc <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80017b8:	f000 f9d2 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80017bc:	4803      	ldr	r0, [pc, #12]	@ (80017cc <MX_TIM3_Init+0xe8>)
 80017be:	f000 fbb1 	bl	8001f24 <HAL_TIM_MspPostInit>

}
 80017c2:	bf00      	nop
 80017c4:	3738      	adds	r7, #56	@ 0x38
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	200006bc 	.word	0x200006bc
 80017d0:	40000400 	.word	0x40000400

080017d4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80017d8:	4b11      	ldr	r3, [pc, #68]	@ (8001820 <MX_USART2_UART_Init+0x4c>)
 80017da:	4a12      	ldr	r2, [pc, #72]	@ (8001824 <MX_USART2_UART_Init+0x50>)
 80017dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80017de:	4b10      	ldr	r3, [pc, #64]	@ (8001820 <MX_USART2_UART_Init+0x4c>)
 80017e0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80017e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001820 <MX_USART2_UART_Init+0x4c>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001820 <MX_USART2_UART_Init+0x4c>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001820 <MX_USART2_UART_Init+0x4c>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017f8:	4b09      	ldr	r3, [pc, #36]	@ (8001820 <MX_USART2_UART_Init+0x4c>)
 80017fa:	220c      	movs	r2, #12
 80017fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017fe:	4b08      	ldr	r3, [pc, #32]	@ (8001820 <MX_USART2_UART_Init+0x4c>)
 8001800:	2200      	movs	r2, #0
 8001802:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001804:	4b06      	ldr	r3, [pc, #24]	@ (8001820 <MX_USART2_UART_Init+0x4c>)
 8001806:	2200      	movs	r2, #0
 8001808:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800180a:	4805      	ldr	r0, [pc, #20]	@ (8001820 <MX_USART2_UART_Init+0x4c>)
 800180c:	f005 fdfc 	bl	8007408 <HAL_UART_Init>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d001      	beq.n	800181a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001816:	f000 f9a3 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800181a:	bf00      	nop
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	20000704 	.word	0x20000704
 8001824:	40004400 	.word	0x40004400

08001828 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800182e:	2300      	movs	r3, #0
 8001830:	607b      	str	r3, [r7, #4]
 8001832:	4b20      	ldr	r3, [pc, #128]	@ (80018b4 <MX_DMA_Init+0x8c>)
 8001834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001836:	4a1f      	ldr	r2, [pc, #124]	@ (80018b4 <MX_DMA_Init+0x8c>)
 8001838:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800183c:	6313      	str	r3, [r2, #48]	@ 0x30
 800183e:	4b1d      	ldr	r3, [pc, #116]	@ (80018b4 <MX_DMA_Init+0x8c>)
 8001840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001842:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001846:	607b      	str	r3, [r7, #4]
 8001848:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 800184a:	2200      	movs	r2, #0
 800184c:	2105      	movs	r1, #5
 800184e:	200b      	movs	r0, #11
 8001850:	f000 ff72 	bl	8002738 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001854:	200b      	movs	r0, #11
 8001856:	f000 ff8b 	bl	8002770 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 800185a:	2200      	movs	r2, #0
 800185c:	2105      	movs	r1, #5
 800185e:	200c      	movs	r0, #12
 8001860:	f000 ff6a 	bl	8002738 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001864:	200c      	movs	r0, #12
 8001866:	f000 ff83 	bl	8002770 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 800186a:	2200      	movs	r2, #0
 800186c:	2105      	movs	r1, #5
 800186e:	200f      	movs	r0, #15
 8001870:	f000 ff62 	bl	8002738 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001874:	200f      	movs	r0, #15
 8001876:	f000 ff7b 	bl	8002770 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 800187a:	2200      	movs	r2, #0
 800187c:	2105      	movs	r1, #5
 800187e:	2010      	movs	r0, #16
 8001880:	f000 ff5a 	bl	8002738 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001884:	2010      	movs	r0, #16
 8001886:	f000 ff73 	bl	8002770 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 800188a:	2200      	movs	r2, #0
 800188c:	2105      	movs	r1, #5
 800188e:	2011      	movs	r0, #17
 8001890:	f000 ff52 	bl	8002738 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001894:	2011      	movs	r0, #17
 8001896:	f000 ff6b 	bl	8002770 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 5, 0);
 800189a:	2200      	movs	r2, #0
 800189c:	2105      	movs	r1, #5
 800189e:	202f      	movs	r0, #47	@ 0x2f
 80018a0:	f000 ff4a 	bl	8002738 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 80018a4:	202f      	movs	r0, #47	@ 0x2f
 80018a6:	f000 ff63 	bl	8002770 <HAL_NVIC_EnableIRQ>

}
 80018aa:	bf00      	nop
 80018ac:	3708      	adds	r7, #8
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	40023800 	.word	0x40023800

080018b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b08a      	sub	sp, #40	@ 0x28
 80018bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018be:	f107 0314 	add.w	r3, r7, #20
 80018c2:	2200      	movs	r2, #0
 80018c4:	601a      	str	r2, [r3, #0]
 80018c6:	605a      	str	r2, [r3, #4]
 80018c8:	609a      	str	r2, [r3, #8]
 80018ca:	60da      	str	r2, [r3, #12]
 80018cc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018ce:	2300      	movs	r3, #0
 80018d0:	613b      	str	r3, [r7, #16]
 80018d2:	4b2d      	ldr	r3, [pc, #180]	@ (8001988 <MX_GPIO_Init+0xd0>)
 80018d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d6:	4a2c      	ldr	r2, [pc, #176]	@ (8001988 <MX_GPIO_Init+0xd0>)
 80018d8:	f043 0304 	orr.w	r3, r3, #4
 80018dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80018de:	4b2a      	ldr	r3, [pc, #168]	@ (8001988 <MX_GPIO_Init+0xd0>)
 80018e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018e2:	f003 0304 	and.w	r3, r3, #4
 80018e6:	613b      	str	r3, [r7, #16]
 80018e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018ea:	2300      	movs	r3, #0
 80018ec:	60fb      	str	r3, [r7, #12]
 80018ee:	4b26      	ldr	r3, [pc, #152]	@ (8001988 <MX_GPIO_Init+0xd0>)
 80018f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018f2:	4a25      	ldr	r2, [pc, #148]	@ (8001988 <MX_GPIO_Init+0xd0>)
 80018f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80018f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018fa:	4b23      	ldr	r3, [pc, #140]	@ (8001988 <MX_GPIO_Init+0xd0>)
 80018fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001902:	60fb      	str	r3, [r7, #12]
 8001904:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001906:	2300      	movs	r3, #0
 8001908:	60bb      	str	r3, [r7, #8]
 800190a:	4b1f      	ldr	r3, [pc, #124]	@ (8001988 <MX_GPIO_Init+0xd0>)
 800190c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800190e:	4a1e      	ldr	r2, [pc, #120]	@ (8001988 <MX_GPIO_Init+0xd0>)
 8001910:	f043 0301 	orr.w	r3, r3, #1
 8001914:	6313      	str	r3, [r2, #48]	@ 0x30
 8001916:	4b1c      	ldr	r3, [pc, #112]	@ (8001988 <MX_GPIO_Init+0xd0>)
 8001918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800191a:	f003 0301 	and.w	r3, r3, #1
 800191e:	60bb      	str	r3, [r7, #8]
 8001920:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001922:	2300      	movs	r3, #0
 8001924:	607b      	str	r3, [r7, #4]
 8001926:	4b18      	ldr	r3, [pc, #96]	@ (8001988 <MX_GPIO_Init+0xd0>)
 8001928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800192a:	4a17      	ldr	r2, [pc, #92]	@ (8001988 <MX_GPIO_Init+0xd0>)
 800192c:	f043 0302 	orr.w	r3, r3, #2
 8001930:	6313      	str	r3, [r2, #48]	@ 0x30
 8001932:	4b15      	ldr	r3, [pc, #84]	@ (8001988 <MX_GPIO_Init+0xd0>)
 8001934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001936:	f003 0302 	and.w	r3, r3, #2
 800193a:	607b      	str	r3, [r7, #4]
 800193c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800193e:	2200      	movs	r2, #0
 8001940:	2120      	movs	r1, #32
 8001942:	4812      	ldr	r0, [pc, #72]	@ (800198c <MX_GPIO_Init+0xd4>)
 8001944:	f001 fcb6 	bl	80032b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001948:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800194c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800194e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001952:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001954:	2300      	movs	r3, #0
 8001956:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001958:	f107 0314 	add.w	r3, r7, #20
 800195c:	4619      	mov	r1, r3
 800195e:	480c      	ldr	r0, [pc, #48]	@ (8001990 <MX_GPIO_Init+0xd8>)
 8001960:	f001 fb24 	bl	8002fac <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001964:	2320      	movs	r3, #32
 8001966:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001968:	2301      	movs	r3, #1
 800196a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196c:	2300      	movs	r3, #0
 800196e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001970:	2300      	movs	r3, #0
 8001972:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001974:	f107 0314 	add.w	r3, r7, #20
 8001978:	4619      	mov	r1, r3
 800197a:	4804      	ldr	r0, [pc, #16]	@ (800198c <MX_GPIO_Init+0xd4>)
 800197c:	f001 fb16 	bl	8002fac <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001980:	bf00      	nop
 8001982:	3728      	adds	r7, #40	@ 0x28
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	40023800 	.word	0x40023800
 800198c:	40020000 	.word	0x40020000
 8001990:	40020800 	.word	0x40020800

08001994 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
	processReceivedData(receiveBuffer, RECEIVE_SIZE);
 800199c:	2117      	movs	r1, #23
 800199e:	4805      	ldr	r0, [pc, #20]	@ (80019b4 <HAL_UART_RxCpltCallback+0x20>)
 80019a0:	f000 f80c 	bl	80019bc <processReceivedData>
	UARTFlag = 1;
 80019a4:	4b04      	ldr	r3, [pc, #16]	@ (80019b8 <HAL_UART_RxCpltCallback+0x24>)
 80019a6:	2201      	movs	r2, #1
 80019a8:	601a      	str	r2, [r3, #0]
}
 80019aa:	bf00      	nop
 80019ac:	3708      	adds	r7, #8
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	2000083c 	.word	0x2000083c
 80019b8:	20000870 	.word	0x20000870

080019bc <processReceivedData>:

void processReceivedData(uint8_t *data, uint16_t length)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
 80019c4:	460b      	mov	r3, r1
 80019c6:	807b      	strh	r3, [r7, #2]
  /* Ensure null-termination of the received data for string operations */
  //data[length] = '\0';

  /* Convert to string if needed */
  //char receivedString[RX_BUFFER_SIZE + 1];
  strncpy(processedBuffer, (char *)data, length + 1);
 80019c8:	887b      	ldrh	r3, [r7, #2]
 80019ca:	3301      	adds	r3, #1
 80019cc:	461a      	mov	r2, r3
 80019ce:	6879      	ldr	r1, [r7, #4]
 80019d0:	4803      	ldr	r0, [pc, #12]	@ (80019e0 <processReceivedData+0x24>)
 80019d2:	f009 f884 	bl	800aade <strncpy>
}
 80019d6:	bf00      	nop
 80019d8:	3708      	adds	r7, #8
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	20000854 	.word	0x20000854

080019e4 <vApplicationStackOverflowHook>:
	if (frequency == 0) return 0;
	return ((TIM_FREQ/(1000*frequency))-1);  // 1 is added in the register
}

void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b083      	sub	sp, #12
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
 80019ec:	6039      	str	r1, [r7, #0]
    // This function is called if a stack overflow is detected
    counter = -1;
 80019ee:	4b03      	ldr	r3, [pc, #12]	@ (80019fc <vApplicationStackOverflowHook+0x18>)
 80019f0:	f04f 32ff 	mov.w	r2, #4294967295
 80019f4:	601a      	str	r2, [r3, #0]

    // Halt execution or perform appropriate error handling
    while (1);  // Infinite loop to halt the system
 80019f6:	bf00      	nop
 80019f8:	e7fd      	b.n	80019f6 <vApplicationStackOverflowHook+0x12>
 80019fa:	bf00      	nop
 80019fc:	2000086c 	.word	0x2000086c

08001a00 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b082      	sub	sp, #8
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  osDelay(200);
 8001a08:	20c8      	movs	r0, #200	@ 0xc8
 8001a0a:	f006 fe6c 	bl	80086e6 <osDelay>
 8001a0e:	e7fb      	b.n	8001a08 <StartDefaultTask+0x8>

08001a10 <StartDisplayTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDisplayTask */
void StartDisplayTask(void const * argument)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b084      	sub	sp, #16
 8001a14:	af02      	add	r7, sp, #8
 8001a16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDisplayTask */
  /* Infinite loop */
  for(;;)
  {
	  snprintf(tempBuffer, 20, "%.2f", temperature);
 8001a18:	4b17      	ldr	r3, [pc, #92]	@ (8001a78 <StartDisplayTask+0x68>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f7fe fd9b 	bl	8000558 <__aeabi_f2d>
 8001a22:	4602      	mov	r2, r0
 8001a24:	460b      	mov	r3, r1
 8001a26:	e9cd 2300 	strd	r2, r3, [sp]
 8001a2a:	4a14      	ldr	r2, [pc, #80]	@ (8001a7c <StartDisplayTask+0x6c>)
 8001a2c:	2114      	movs	r1, #20
 8001a2e:	4814      	ldr	r0, [pc, #80]	@ (8001a80 <StartDisplayTask+0x70>)
 8001a30:	f008 ffb6 	bl	800a9a0 <sniprintf>
	  lcd_cursor_pos(0, 13);
 8001a34:	210d      	movs	r1, #13
 8001a36:	2000      	movs	r0, #0
 8001a38:	f7ff fc47 	bl	80012ca <lcd_cursor_pos>
	  lcd_send_string(tempBuffer);
 8001a3c:	4810      	ldr	r0, [pc, #64]	@ (8001a80 <StartDisplayTask+0x70>)
 8001a3e:	f7ff fc72 	bl	8001326 <lcd_send_string>

	  snprintf(tempBuffer, 20, "%.2f", humidity);
 8001a42:	4b10      	ldr	r3, [pc, #64]	@ (8001a84 <StartDisplayTask+0x74>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7fe fd86 	bl	8000558 <__aeabi_f2d>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	460b      	mov	r3, r1
 8001a50:	e9cd 2300 	strd	r2, r3, [sp]
 8001a54:	4a09      	ldr	r2, [pc, #36]	@ (8001a7c <StartDisplayTask+0x6c>)
 8001a56:	2114      	movs	r1, #20
 8001a58:	4809      	ldr	r0, [pc, #36]	@ (8001a80 <StartDisplayTask+0x70>)
 8001a5a:	f008 ffa1 	bl	800a9a0 <sniprintf>
	  lcd_cursor_pos(1, 10);
 8001a5e:	210a      	movs	r1, #10
 8001a60:	2001      	movs	r0, #1
 8001a62:	f7ff fc32 	bl	80012ca <lcd_cursor_pos>
	  lcd_send_string(tempBuffer);
 8001a66:	4806      	ldr	r0, [pc, #24]	@ (8001a80 <StartDisplayTask+0x70>)
 8001a68:	f7ff fc5d 	bl	8001326 <lcd_send_string>
	  osDelay(SAMPLE_TIME_MS_DISPLAY);
 8001a6c:	2096      	movs	r0, #150	@ 0x96
 8001a6e:	f006 fe3a 	bl	80086e6 <osDelay>
	  snprintf(tempBuffer, 20, "%.2f", temperature);
 8001a72:	bf00      	nop
 8001a74:	e7d0      	b.n	8001a18 <StartDisplayTask+0x8>
 8001a76:	bf00      	nop
 8001a78:	20000820 	.word	0x20000820
 8001a7c:	0800e444 	.word	0x0800e444
 8001a80:	20000828 	.word	0x20000828
 8001a84:	20000824 	.word	0x20000824

08001a88 <StartSensorTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartSensorTask */
void StartSensorTask(void const * argument)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSensorTask */
  /* Infinite loop */
  for(;;)
  {
	  AM2320_ReadTemperature(&hi2c3, &temperature);
 8001a90:	4907      	ldr	r1, [pc, #28]	@ (8001ab0 <StartSensorTask+0x28>)
 8001a92:	4808      	ldr	r0, [pc, #32]	@ (8001ab4 <StartSensorTask+0x2c>)
 8001a94:	f7ff faae 	bl	8000ff4 <AM2320_ReadTemperature>
	  vTaskDelay(pdMS_TO_TICKS(200));
 8001a98:	20c8      	movs	r0, #200	@ 0xc8
 8001a9a:	f007 f89b 	bl	8008bd4 <vTaskDelay>
	  //HAL_Delay(200);
	  AM2320_ReadHumidity(&hi2c3, &humidity);
 8001a9e:	4906      	ldr	r1, [pc, #24]	@ (8001ab8 <StartSensorTask+0x30>)
 8001aa0:	4804      	ldr	r0, [pc, #16]	@ (8001ab4 <StartSensorTask+0x2c>)
 8001aa2:	f7ff fb01 	bl	80010a8 <AM2320_ReadHumidity>
	  osDelay(SAMPLE_TIME_MS_SENSOR);
 8001aa6:	2064      	movs	r0, #100	@ 0x64
 8001aa8:	f006 fe1d 	bl	80086e6 <osDelay>
	  AM2320_ReadTemperature(&hi2c3, &temperature);
 8001aac:	bf00      	nop
 8001aae:	e7ef      	b.n	8001a90 <StartSensorTask+0x8>
 8001ab0:	20000820 	.word	0x20000820
 8001ab4:	200004e8 	.word	0x200004e8
 8001ab8:	20000824 	.word	0x20000824

08001abc <StartSysTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSysTask */
void StartSysTask(void const * argument)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b086      	sub	sp, #24
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSysTask */
	char *CPU;
	char *RAM;
	char *charBuffer = (char *)receiveBuffer;
 8001ac4:	4b15      	ldr	r3, [pc, #84]	@ (8001b1c <StartSysTask+0x60>)
 8001ac6:	617b      	str	r3, [r7, #20]
	const char *delimiter = ",";
 8001ac8:	4b15      	ldr	r3, [pc, #84]	@ (8001b20 <StartSysTask+0x64>)
 8001aca:	613b      	str	r3, [r7, #16]
  /* Infinite loop */
  for(;;)
  {
	  HAL_UART_Receive_DMA(&huart2, receiveBuffer, RECEIVE_SIZE);
 8001acc:	2217      	movs	r2, #23
 8001ace:	4913      	ldr	r1, [pc, #76]	@ (8001b1c <StartSysTask+0x60>)
 8001ad0:	4814      	ldr	r0, [pc, #80]	@ (8001b24 <StartSysTask+0x68>)
 8001ad2:	f005 fce9 	bl	80074a8 <HAL_UART_Receive_DMA>
	  if (UARTFlag == 1) {
 8001ad6:	4b14      	ldr	r3, [pc, #80]	@ (8001b28 <StartSysTask+0x6c>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	2b01      	cmp	r3, #1
 8001adc:	d11a      	bne.n	8001b14 <StartSysTask+0x58>
		  CPU = strtok(charBuffer, delimiter);
 8001ade:	6939      	ldr	r1, [r7, #16]
 8001ae0:	6978      	ldr	r0, [r7, #20]
 8001ae2:	f009 f80f 	bl	800ab04 <strtok>
 8001ae6:	60f8      	str	r0, [r7, #12]
		  RAM = strtok(NULL, delimiter);
 8001ae8:	6939      	ldr	r1, [r7, #16]
 8001aea:	2000      	movs	r0, #0
 8001aec:	f009 f80a 	bl	800ab04 <strtok>
 8001af0:	60b8      	str	r0, [r7, #8]
		  lcd_cursor_pos(2, 0);
 8001af2:	2100      	movs	r1, #0
 8001af4:	2002      	movs	r0, #2
 8001af6:	f7ff fbe8 	bl	80012ca <lcd_cursor_pos>
		  lcd_send_string(CPU);
 8001afa:	68f8      	ldr	r0, [r7, #12]
 8001afc:	f7ff fc13 	bl	8001326 <lcd_send_string>
		  lcd_cursor_pos(3, 0);
 8001b00:	2100      	movs	r1, #0
 8001b02:	2003      	movs	r0, #3
 8001b04:	f7ff fbe1 	bl	80012ca <lcd_cursor_pos>
		  lcd_send_string(RAM);
 8001b08:	68b8      	ldr	r0, [r7, #8]
 8001b0a:	f7ff fc0c 	bl	8001326 <lcd_send_string>
		  UARTFlag = 0;
 8001b0e:	4b06      	ldr	r3, [pc, #24]	@ (8001b28 <StartSysTask+0x6c>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	601a      	str	r2, [r3, #0]
	  }
	  osDelay(100);
 8001b14:	2064      	movs	r0, #100	@ 0x64
 8001b16:	f006 fde6 	bl	80086e6 <osDelay>
	  HAL_UART_Receive_DMA(&huart2, receiveBuffer, RECEIVE_SIZE);
 8001b1a:	e7d7      	b.n	8001acc <StartSysTask+0x10>
 8001b1c:	2000083c 	.word	0x2000083c
 8001b20:	0800e50c 	.word	0x0800e50c
 8001b24:	20000704 	.word	0x20000704
 8001b28:	20000870 	.word	0x20000870

08001b2c <StartSndTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSndTask */
void StartSndTask(void const * argument)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b082      	sub	sp, #8
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSndTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001b34:	2001      	movs	r0, #1
 8001b36:	f006 fdd6 	bl	80086e6 <osDelay>
 8001b3a:	e7fb      	b.n	8001b34 <StartSndTask+0x8>

08001b3c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a04      	ldr	r2, [pc, #16]	@ (8001b5c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d101      	bne.n	8001b52 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001b4e:	f000 fcf7 	bl	8002540 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001b52:	bf00      	nop
 8001b54:	3708      	adds	r7, #8
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	40010000 	.word	0x40010000

08001b60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b64:	b672      	cpsid	i
}
 8001b66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b68:	bf00      	nop
 8001b6a:	e7fd      	b.n	8001b68 <Error_Handler+0x8>

08001b6c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b72:	2300      	movs	r3, #0
 8001b74:	607b      	str	r3, [r7, #4]
 8001b76:	4b12      	ldr	r3, [pc, #72]	@ (8001bc0 <HAL_MspInit+0x54>)
 8001b78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b7a:	4a11      	ldr	r2, [pc, #68]	@ (8001bc0 <HAL_MspInit+0x54>)
 8001b7c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b80:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b82:	4b0f      	ldr	r3, [pc, #60]	@ (8001bc0 <HAL_MspInit+0x54>)
 8001b84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b8a:	607b      	str	r3, [r7, #4]
 8001b8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b8e:	2300      	movs	r3, #0
 8001b90:	603b      	str	r3, [r7, #0]
 8001b92:	4b0b      	ldr	r3, [pc, #44]	@ (8001bc0 <HAL_MspInit+0x54>)
 8001b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b96:	4a0a      	ldr	r2, [pc, #40]	@ (8001bc0 <HAL_MspInit+0x54>)
 8001b98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b9e:	4b08      	ldr	r3, [pc, #32]	@ (8001bc0 <HAL_MspInit+0x54>)
 8001ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ba6:	603b      	str	r3, [r7, #0]
 8001ba8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001baa:	2200      	movs	r2, #0
 8001bac:	210f      	movs	r1, #15
 8001bae:	f06f 0001 	mvn.w	r0, #1
 8001bb2:	f000 fdc1 	bl	8002738 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bb6:	bf00      	nop
 8001bb8:	3708      	adds	r7, #8
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	40023800 	.word	0x40023800

08001bc4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b08c      	sub	sp, #48	@ 0x30
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bcc:	f107 031c 	add.w	r3, r7, #28
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	601a      	str	r2, [r3, #0]
 8001bd4:	605a      	str	r2, [r3, #4]
 8001bd6:	609a      	str	r2, [r3, #8]
 8001bd8:	60da      	str	r2, [r3, #12]
 8001bda:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a51      	ldr	r2, [pc, #324]	@ (8001d28 <HAL_I2C_MspInit+0x164>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	f040 80ae 	bne.w	8001d44 <HAL_I2C_MspInit+0x180>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001be8:	2300      	movs	r3, #0
 8001bea:	61bb      	str	r3, [r7, #24]
 8001bec:	4b4f      	ldr	r3, [pc, #316]	@ (8001d2c <HAL_I2C_MspInit+0x168>)
 8001bee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf0:	4a4e      	ldr	r2, [pc, #312]	@ (8001d2c <HAL_I2C_MspInit+0x168>)
 8001bf2:	f043 0302 	orr.w	r3, r3, #2
 8001bf6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bf8:	4b4c      	ldr	r3, [pc, #304]	@ (8001d2c <HAL_I2C_MspInit+0x168>)
 8001bfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bfc:	f003 0302 	and.w	r3, r3, #2
 8001c00:	61bb      	str	r3, [r7, #24]
 8001c02:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001c04:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001c08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c0a:	2312      	movs	r3, #18
 8001c0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c12:	2303      	movs	r3, #3
 8001c14:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c16:	2304      	movs	r3, #4
 8001c18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c1a:	f107 031c 	add.w	r3, r7, #28
 8001c1e:	4619      	mov	r1, r3
 8001c20:	4843      	ldr	r0, [pc, #268]	@ (8001d30 <HAL_I2C_MspInit+0x16c>)
 8001c22:	f001 f9c3 	bl	8002fac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c26:	2300      	movs	r3, #0
 8001c28:	617b      	str	r3, [r7, #20]
 8001c2a:	4b40      	ldr	r3, [pc, #256]	@ (8001d2c <HAL_I2C_MspInit+0x168>)
 8001c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c2e:	4a3f      	ldr	r2, [pc, #252]	@ (8001d2c <HAL_I2C_MspInit+0x168>)
 8001c30:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001c34:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c36:	4b3d      	ldr	r3, [pc, #244]	@ (8001d2c <HAL_I2C_MspInit+0x168>)
 8001c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c3a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c3e:	617b      	str	r3, [r7, #20]
 8001c40:	697b      	ldr	r3, [r7, #20]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8001c42:	4b3c      	ldr	r3, [pc, #240]	@ (8001d34 <HAL_I2C_MspInit+0x170>)
 8001c44:	4a3c      	ldr	r2, [pc, #240]	@ (8001d38 <HAL_I2C_MspInit+0x174>)
 8001c46:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8001c48:	4b3a      	ldr	r3, [pc, #232]	@ (8001d34 <HAL_I2C_MspInit+0x170>)
 8001c4a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001c4e:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c50:	4b38      	ldr	r3, [pc, #224]	@ (8001d34 <HAL_I2C_MspInit+0x170>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c56:	4b37      	ldr	r3, [pc, #220]	@ (8001d34 <HAL_I2C_MspInit+0x170>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001c5c:	4b35      	ldr	r3, [pc, #212]	@ (8001d34 <HAL_I2C_MspInit+0x170>)
 8001c5e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c62:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001c64:	4b33      	ldr	r3, [pc, #204]	@ (8001d34 <HAL_I2C_MspInit+0x170>)
 8001c66:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001c6a:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001c6c:	4b31      	ldr	r3, [pc, #196]	@ (8001d34 <HAL_I2C_MspInit+0x170>)
 8001c6e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001c72:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_CIRCULAR;
 8001c74:	4b2f      	ldr	r3, [pc, #188]	@ (8001d34 <HAL_I2C_MspInit+0x170>)
 8001c76:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c7a:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001c7c:	4b2d      	ldr	r3, [pc, #180]	@ (8001d34 <HAL_I2C_MspInit+0x170>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c82:	4b2c      	ldr	r3, [pc, #176]	@ (8001d34 <HAL_I2C_MspInit+0x170>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001c88:	482a      	ldr	r0, [pc, #168]	@ (8001d34 <HAL_I2C_MspInit+0x170>)
 8001c8a:	f000 fd7f 	bl	800278c <HAL_DMA_Init>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d001      	beq.n	8001c98 <HAL_I2C_MspInit+0xd4>
    {
      Error_Handler();
 8001c94:	f7ff ff64 	bl	8001b60 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	4a26      	ldr	r2, [pc, #152]	@ (8001d34 <HAL_I2C_MspInit+0x170>)
 8001c9c:	639a      	str	r2, [r3, #56]	@ 0x38
 8001c9e:	4a25      	ldr	r2, [pc, #148]	@ (8001d34 <HAL_I2C_MspInit+0x170>)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream7;
 8001ca4:	4b25      	ldr	r3, [pc, #148]	@ (8001d3c <HAL_I2C_MspInit+0x178>)
 8001ca6:	4a26      	ldr	r2, [pc, #152]	@ (8001d40 <HAL_I2C_MspInit+0x17c>)
 8001ca8:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 8001caa:	4b24      	ldr	r3, [pc, #144]	@ (8001d3c <HAL_I2C_MspInit+0x178>)
 8001cac:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001cb0:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001cb2:	4b22      	ldr	r3, [pc, #136]	@ (8001d3c <HAL_I2C_MspInit+0x178>)
 8001cb4:	2240      	movs	r2, #64	@ 0x40
 8001cb6:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001cb8:	4b20      	ldr	r3, [pc, #128]	@ (8001d3c <HAL_I2C_MspInit+0x178>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001cbe:	4b1f      	ldr	r3, [pc, #124]	@ (8001d3c <HAL_I2C_MspInit+0x178>)
 8001cc0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001cc4:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001cc6:	4b1d      	ldr	r3, [pc, #116]	@ (8001d3c <HAL_I2C_MspInit+0x178>)
 8001cc8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001ccc:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001cce:	4b1b      	ldr	r3, [pc, #108]	@ (8001d3c <HAL_I2C_MspInit+0x178>)
 8001cd0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001cd4:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_CIRCULAR;
 8001cd6:	4b19      	ldr	r3, [pc, #100]	@ (8001d3c <HAL_I2C_MspInit+0x178>)
 8001cd8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001cdc:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001cde:	4b17      	ldr	r3, [pc, #92]	@ (8001d3c <HAL_I2C_MspInit+0x178>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ce4:	4b15      	ldr	r3, [pc, #84]	@ (8001d3c <HAL_I2C_MspInit+0x178>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8001cea:	4814      	ldr	r0, [pc, #80]	@ (8001d3c <HAL_I2C_MspInit+0x178>)
 8001cec:	f000 fd4e 	bl	800278c <HAL_DMA_Init>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d001      	beq.n	8001cfa <HAL_I2C_MspInit+0x136>
    {
      Error_Handler();
 8001cf6:	f7ff ff33 	bl	8001b60 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	4a0f      	ldr	r2, [pc, #60]	@ (8001d3c <HAL_I2C_MspInit+0x178>)
 8001cfe:	635a      	str	r2, [r3, #52]	@ 0x34
 8001d00:	4a0e      	ldr	r2, [pc, #56]	@ (8001d3c <HAL_I2C_MspInit+0x178>)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8001d06:	2200      	movs	r2, #0
 8001d08:	2105      	movs	r1, #5
 8001d0a:	201f      	movs	r0, #31
 8001d0c:	f000 fd14 	bl	8002738 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001d10:	201f      	movs	r0, #31
 8001d12:	f000 fd2d 	bl	8002770 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8001d16:	2200      	movs	r2, #0
 8001d18:	2105      	movs	r1, #5
 8001d1a:	2020      	movs	r0, #32
 8001d1c:	f000 fd0c 	bl	8002738 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001d20:	2020      	movs	r0, #32
 8001d22:	f000 fd25 	bl	8002770 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001d26:	e0c1      	b.n	8001eac <HAL_I2C_MspInit+0x2e8>
 8001d28:	40005400 	.word	0x40005400
 8001d2c:	40023800 	.word	0x40023800
 8001d30:	40020400 	.word	0x40020400
 8001d34:	2000053c 	.word	0x2000053c
 8001d38:	40026010 	.word	0x40026010
 8001d3c:	2000059c 	.word	0x2000059c
 8001d40:	400260b8 	.word	0x400260b8
  else if(hi2c->Instance==I2C3)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a5a      	ldr	r2, [pc, #360]	@ (8001eb4 <HAL_I2C_MspInit+0x2f0>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	f040 80ae 	bne.w	8001eac <HAL_I2C_MspInit+0x2e8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d50:	2300      	movs	r3, #0
 8001d52:	613b      	str	r3, [r7, #16]
 8001d54:	4b58      	ldr	r3, [pc, #352]	@ (8001eb8 <HAL_I2C_MspInit+0x2f4>)
 8001d56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d58:	4a57      	ldr	r2, [pc, #348]	@ (8001eb8 <HAL_I2C_MspInit+0x2f4>)
 8001d5a:	f043 0304 	orr.w	r3, r3, #4
 8001d5e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d60:	4b55      	ldr	r3, [pc, #340]	@ (8001eb8 <HAL_I2C_MspInit+0x2f4>)
 8001d62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d64:	f003 0304 	and.w	r3, r3, #4
 8001d68:	613b      	str	r3, [r7, #16]
 8001d6a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	60fb      	str	r3, [r7, #12]
 8001d70:	4b51      	ldr	r3, [pc, #324]	@ (8001eb8 <HAL_I2C_MspInit+0x2f4>)
 8001d72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d74:	4a50      	ldr	r2, [pc, #320]	@ (8001eb8 <HAL_I2C_MspInit+0x2f4>)
 8001d76:	f043 0301 	orr.w	r3, r3, #1
 8001d7a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d7c:	4b4e      	ldr	r3, [pc, #312]	@ (8001eb8 <HAL_I2C_MspInit+0x2f4>)
 8001d7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d80:	f003 0301 	and.w	r3, r3, #1
 8001d84:	60fb      	str	r3, [r7, #12]
 8001d86:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d88:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d8e:	2312      	movs	r3, #18
 8001d90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d92:	2300      	movs	r3, #0
 8001d94:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d96:	2303      	movs	r3, #3
 8001d98:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001d9a:	2304      	movs	r3, #4
 8001d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d9e:	f107 031c 	add.w	r3, r7, #28
 8001da2:	4619      	mov	r1, r3
 8001da4:	4845      	ldr	r0, [pc, #276]	@ (8001ebc <HAL_I2C_MspInit+0x2f8>)
 8001da6:	f001 f901 	bl	8002fac <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001daa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001dae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001db0:	2312      	movs	r3, #18
 8001db2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db4:	2300      	movs	r3, #0
 8001db6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001db8:	2303      	movs	r3, #3
 8001dba:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001dbc:	2304      	movs	r3, #4
 8001dbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dc0:	f107 031c 	add.w	r3, r7, #28
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	483e      	ldr	r0, [pc, #248]	@ (8001ec0 <HAL_I2C_MspInit+0x2fc>)
 8001dc8:	f001 f8f0 	bl	8002fac <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001dcc:	2300      	movs	r3, #0
 8001dce:	60bb      	str	r3, [r7, #8]
 8001dd0:	4b39      	ldr	r3, [pc, #228]	@ (8001eb8 <HAL_I2C_MspInit+0x2f4>)
 8001dd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dd4:	4a38      	ldr	r2, [pc, #224]	@ (8001eb8 <HAL_I2C_MspInit+0x2f4>)
 8001dd6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001dda:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ddc:	4b36      	ldr	r3, [pc, #216]	@ (8001eb8 <HAL_I2C_MspInit+0x2f4>)
 8001dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001de4:	60bb      	str	r3, [r7, #8]
 8001de6:	68bb      	ldr	r3, [r7, #8]
    hdma_i2c3_rx.Instance = DMA1_Stream1;
 8001de8:	4b36      	ldr	r3, [pc, #216]	@ (8001ec4 <HAL_I2C_MspInit+0x300>)
 8001dea:	4a37      	ldr	r2, [pc, #220]	@ (8001ec8 <HAL_I2C_MspInit+0x304>)
 8001dec:	601a      	str	r2, [r3, #0]
    hdma_i2c3_rx.Init.Channel = DMA_CHANNEL_1;
 8001dee:	4b35      	ldr	r3, [pc, #212]	@ (8001ec4 <HAL_I2C_MspInit+0x300>)
 8001df0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001df4:	605a      	str	r2, [r3, #4]
    hdma_i2c3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001df6:	4b33      	ldr	r3, [pc, #204]	@ (8001ec4 <HAL_I2C_MspInit+0x300>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	609a      	str	r2, [r3, #8]
    hdma_i2c3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001dfc:	4b31      	ldr	r3, [pc, #196]	@ (8001ec4 <HAL_I2C_MspInit+0x300>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	60da      	str	r2, [r3, #12]
    hdma_i2c3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e02:	4b30      	ldr	r3, [pc, #192]	@ (8001ec4 <HAL_I2C_MspInit+0x300>)
 8001e04:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e08:	611a      	str	r2, [r3, #16]
    hdma_i2c3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001e0a:	4b2e      	ldr	r3, [pc, #184]	@ (8001ec4 <HAL_I2C_MspInit+0x300>)
 8001e0c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001e10:	615a      	str	r2, [r3, #20]
    hdma_i2c3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001e12:	4b2c      	ldr	r3, [pc, #176]	@ (8001ec4 <HAL_I2C_MspInit+0x300>)
 8001e14:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001e18:	619a      	str	r2, [r3, #24]
    hdma_i2c3_rx.Init.Mode = DMA_CIRCULAR;
 8001e1a:	4b2a      	ldr	r3, [pc, #168]	@ (8001ec4 <HAL_I2C_MspInit+0x300>)
 8001e1c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001e20:	61da      	str	r2, [r3, #28]
    hdma_i2c3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001e22:	4b28      	ldr	r3, [pc, #160]	@ (8001ec4 <HAL_I2C_MspInit+0x300>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	621a      	str	r2, [r3, #32]
    hdma_i2c3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e28:	4b26      	ldr	r3, [pc, #152]	@ (8001ec4 <HAL_I2C_MspInit+0x300>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c3_rx) != HAL_OK)
 8001e2e:	4825      	ldr	r0, [pc, #148]	@ (8001ec4 <HAL_I2C_MspInit+0x300>)
 8001e30:	f000 fcac 	bl	800278c <HAL_DMA_Init>
 8001e34:	4603      	mov	r3, r0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d001      	beq.n	8001e3e <HAL_I2C_MspInit+0x27a>
      Error_Handler();
 8001e3a:	f7ff fe91 	bl	8001b60 <Error_Handler>
    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c3_rx);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	4a20      	ldr	r2, [pc, #128]	@ (8001ec4 <HAL_I2C_MspInit+0x300>)
 8001e42:	639a      	str	r2, [r3, #56]	@ 0x38
 8001e44:	4a1f      	ldr	r2, [pc, #124]	@ (8001ec4 <HAL_I2C_MspInit+0x300>)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_i2c3_tx.Instance = DMA1_Stream4;
 8001e4a:	4b20      	ldr	r3, [pc, #128]	@ (8001ecc <HAL_I2C_MspInit+0x308>)
 8001e4c:	4a20      	ldr	r2, [pc, #128]	@ (8001ed0 <HAL_I2C_MspInit+0x30c>)
 8001e4e:	601a      	str	r2, [r3, #0]
    hdma_i2c3_tx.Init.Channel = DMA_CHANNEL_3;
 8001e50:	4b1e      	ldr	r3, [pc, #120]	@ (8001ecc <HAL_I2C_MspInit+0x308>)
 8001e52:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001e56:	605a      	str	r2, [r3, #4]
    hdma_i2c3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e58:	4b1c      	ldr	r3, [pc, #112]	@ (8001ecc <HAL_I2C_MspInit+0x308>)
 8001e5a:	2240      	movs	r2, #64	@ 0x40
 8001e5c:	609a      	str	r2, [r3, #8]
    hdma_i2c3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e5e:	4b1b      	ldr	r3, [pc, #108]	@ (8001ecc <HAL_I2C_MspInit+0x308>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	60da      	str	r2, [r3, #12]
    hdma_i2c3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001e64:	4b19      	ldr	r3, [pc, #100]	@ (8001ecc <HAL_I2C_MspInit+0x308>)
 8001e66:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e6a:	611a      	str	r2, [r3, #16]
    hdma_i2c3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001e6c:	4b17      	ldr	r3, [pc, #92]	@ (8001ecc <HAL_I2C_MspInit+0x308>)
 8001e6e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001e72:	615a      	str	r2, [r3, #20]
    hdma_i2c3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001e74:	4b15      	ldr	r3, [pc, #84]	@ (8001ecc <HAL_I2C_MspInit+0x308>)
 8001e76:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001e7a:	619a      	str	r2, [r3, #24]
    hdma_i2c3_tx.Init.Mode = DMA_CIRCULAR;
 8001e7c:	4b13      	ldr	r3, [pc, #76]	@ (8001ecc <HAL_I2C_MspInit+0x308>)
 8001e7e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001e82:	61da      	str	r2, [r3, #28]
    hdma_i2c3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001e84:	4b11      	ldr	r3, [pc, #68]	@ (8001ecc <HAL_I2C_MspInit+0x308>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	621a      	str	r2, [r3, #32]
    hdma_i2c3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e8a:	4b10      	ldr	r3, [pc, #64]	@ (8001ecc <HAL_I2C_MspInit+0x308>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c3_tx) != HAL_OK)
 8001e90:	480e      	ldr	r0, [pc, #56]	@ (8001ecc <HAL_I2C_MspInit+0x308>)
 8001e92:	f000 fc7b 	bl	800278c <HAL_DMA_Init>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d001      	beq.n	8001ea0 <HAL_I2C_MspInit+0x2dc>
      Error_Handler();
 8001e9c:	f7ff fe60 	bl	8001b60 <Error_Handler>
    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c3_tx);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	4a0a      	ldr	r2, [pc, #40]	@ (8001ecc <HAL_I2C_MspInit+0x308>)
 8001ea4:	635a      	str	r2, [r3, #52]	@ 0x34
 8001ea6:	4a09      	ldr	r2, [pc, #36]	@ (8001ecc <HAL_I2C_MspInit+0x308>)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001eac:	bf00      	nop
 8001eae:	3730      	adds	r7, #48	@ 0x30
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	40005c00 	.word	0x40005c00
 8001eb8:	40023800 	.word	0x40023800
 8001ebc:	40020800 	.word	0x40020800
 8001ec0:	40020000 	.word	0x40020000
 8001ec4:	200005fc 	.word	0x200005fc
 8001ec8:	40026028 	.word	0x40026028
 8001ecc:	2000065c 	.word	0x2000065c
 8001ed0:	40026070 	.word	0x40026070

08001ed4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b084      	sub	sp, #16
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a0e      	ldr	r2, [pc, #56]	@ (8001f1c <HAL_TIM_Base_MspInit+0x48>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d115      	bne.n	8001f12 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	60fb      	str	r3, [r7, #12]
 8001eea:	4b0d      	ldr	r3, [pc, #52]	@ (8001f20 <HAL_TIM_Base_MspInit+0x4c>)
 8001eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eee:	4a0c      	ldr	r2, [pc, #48]	@ (8001f20 <HAL_TIM_Base_MspInit+0x4c>)
 8001ef0:	f043 0302 	orr.w	r3, r3, #2
 8001ef4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ef6:	4b0a      	ldr	r3, [pc, #40]	@ (8001f20 <HAL_TIM_Base_MspInit+0x4c>)
 8001ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001efa:	f003 0302 	and.w	r3, r3, #2
 8001efe:	60fb      	str	r3, [r7, #12]
 8001f00:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8001f02:	2200      	movs	r2, #0
 8001f04:	2105      	movs	r1, #5
 8001f06:	201d      	movs	r0, #29
 8001f08:	f000 fc16 	bl	8002738 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001f0c:	201d      	movs	r0, #29
 8001f0e:	f000 fc2f 	bl	8002770 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001f12:	bf00      	nop
 8001f14:	3710      	adds	r7, #16
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	40000400 	.word	0x40000400
 8001f20:	40023800 	.word	0x40023800

08001f24 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b088      	sub	sp, #32
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f2c:	f107 030c 	add.w	r3, r7, #12
 8001f30:	2200      	movs	r2, #0
 8001f32:	601a      	str	r2, [r3, #0]
 8001f34:	605a      	str	r2, [r3, #4]
 8001f36:	609a      	str	r2, [r3, #8]
 8001f38:	60da      	str	r2, [r3, #12]
 8001f3a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a12      	ldr	r2, [pc, #72]	@ (8001f8c <HAL_TIM_MspPostInit+0x68>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d11d      	bne.n	8001f82 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f46:	2300      	movs	r3, #0
 8001f48:	60bb      	str	r3, [r7, #8]
 8001f4a:	4b11      	ldr	r3, [pc, #68]	@ (8001f90 <HAL_TIM_MspPostInit+0x6c>)
 8001f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f4e:	4a10      	ldr	r2, [pc, #64]	@ (8001f90 <HAL_TIM_MspPostInit+0x6c>)
 8001f50:	f043 0302 	orr.w	r3, r3, #2
 8001f54:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f56:	4b0e      	ldr	r3, [pc, #56]	@ (8001f90 <HAL_TIM_MspPostInit+0x6c>)
 8001f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f5a:	f003 0302 	and.w	r3, r3, #2
 8001f5e:	60bb      	str	r3, [r7, #8]
 8001f60:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001f62:	2310      	movs	r3, #16
 8001f64:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f66:	2302      	movs	r3, #2
 8001f68:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001f72:	2302      	movs	r3, #2
 8001f74:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f76:	f107 030c 	add.w	r3, r7, #12
 8001f7a:	4619      	mov	r1, r3
 8001f7c:	4805      	ldr	r0, [pc, #20]	@ (8001f94 <HAL_TIM_MspPostInit+0x70>)
 8001f7e:	f001 f815 	bl	8002fac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001f82:	bf00      	nop
 8001f84:	3720      	adds	r7, #32
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	40000400 	.word	0x40000400
 8001f90:	40023800 	.word	0x40023800
 8001f94:	40020400 	.word	0x40020400

08001f98 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b08a      	sub	sp, #40	@ 0x28
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fa0:	f107 0314 	add.w	r3, r7, #20
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	601a      	str	r2, [r3, #0]
 8001fa8:	605a      	str	r2, [r3, #4]
 8001faa:	609a      	str	r2, [r3, #8]
 8001fac:	60da      	str	r2, [r3, #12]
 8001fae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a4b      	ldr	r2, [pc, #300]	@ (80020e4 <HAL_UART_MspInit+0x14c>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	f040 8090 	bne.w	80020dc <HAL_UART_MspInit+0x144>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	613b      	str	r3, [r7, #16]
 8001fc0:	4b49      	ldr	r3, [pc, #292]	@ (80020e8 <HAL_UART_MspInit+0x150>)
 8001fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc4:	4a48      	ldr	r2, [pc, #288]	@ (80020e8 <HAL_UART_MspInit+0x150>)
 8001fc6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fca:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fcc:	4b46      	ldr	r3, [pc, #280]	@ (80020e8 <HAL_UART_MspInit+0x150>)
 8001fce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fd4:	613b      	str	r3, [r7, #16]
 8001fd6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fd8:	2300      	movs	r3, #0
 8001fda:	60fb      	str	r3, [r7, #12]
 8001fdc:	4b42      	ldr	r3, [pc, #264]	@ (80020e8 <HAL_UART_MspInit+0x150>)
 8001fde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe0:	4a41      	ldr	r2, [pc, #260]	@ (80020e8 <HAL_UART_MspInit+0x150>)
 8001fe2:	f043 0301 	orr.w	r3, r3, #1
 8001fe6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fe8:	4b3f      	ldr	r3, [pc, #252]	@ (80020e8 <HAL_UART_MspInit+0x150>)
 8001fea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fec:	f003 0301 	and.w	r3, r3, #1
 8001ff0:	60fb      	str	r3, [r7, #12]
 8001ff2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001ff4:	230c      	movs	r3, #12
 8001ff6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff8:	2302      	movs	r3, #2
 8001ffa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002000:	2300      	movs	r3, #0
 8002002:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002004:	2307      	movs	r3, #7
 8002006:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002008:	f107 0314 	add.w	r3, r7, #20
 800200c:	4619      	mov	r1, r3
 800200e:	4837      	ldr	r0, [pc, #220]	@ (80020ec <HAL_UART_MspInit+0x154>)
 8002010:	f000 ffcc 	bl	8002fac <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002014:	4b36      	ldr	r3, [pc, #216]	@ (80020f0 <HAL_UART_MspInit+0x158>)
 8002016:	4a37      	ldr	r2, [pc, #220]	@ (80020f4 <HAL_UART_MspInit+0x15c>)
 8002018:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800201a:	4b35      	ldr	r3, [pc, #212]	@ (80020f0 <HAL_UART_MspInit+0x158>)
 800201c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002020:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002022:	4b33      	ldr	r3, [pc, #204]	@ (80020f0 <HAL_UART_MspInit+0x158>)
 8002024:	2200      	movs	r2, #0
 8002026:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002028:	4b31      	ldr	r3, [pc, #196]	@ (80020f0 <HAL_UART_MspInit+0x158>)
 800202a:	2200      	movs	r2, #0
 800202c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800202e:	4b30      	ldr	r3, [pc, #192]	@ (80020f0 <HAL_UART_MspInit+0x158>)
 8002030:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002034:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002036:	4b2e      	ldr	r3, [pc, #184]	@ (80020f0 <HAL_UART_MspInit+0x158>)
 8002038:	2200      	movs	r2, #0
 800203a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800203c:	4b2c      	ldr	r3, [pc, #176]	@ (80020f0 <HAL_UART_MspInit+0x158>)
 800203e:	2200      	movs	r2, #0
 8002040:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002042:	4b2b      	ldr	r3, [pc, #172]	@ (80020f0 <HAL_UART_MspInit+0x158>)
 8002044:	2200      	movs	r2, #0
 8002046:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002048:	4b29      	ldr	r3, [pc, #164]	@ (80020f0 <HAL_UART_MspInit+0x158>)
 800204a:	2200      	movs	r2, #0
 800204c:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800204e:	4b28      	ldr	r3, [pc, #160]	@ (80020f0 <HAL_UART_MspInit+0x158>)
 8002050:	2200      	movs	r2, #0
 8002052:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002054:	4826      	ldr	r0, [pc, #152]	@ (80020f0 <HAL_UART_MspInit+0x158>)
 8002056:	f000 fb99 	bl	800278c <HAL_DMA_Init>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d001      	beq.n	8002064 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8002060:	f7ff fd7e 	bl	8001b60 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	4a22      	ldr	r2, [pc, #136]	@ (80020f0 <HAL_UART_MspInit+0x158>)
 8002068:	63da      	str	r2, [r3, #60]	@ 0x3c
 800206a:	4a21      	ldr	r2, [pc, #132]	@ (80020f0 <HAL_UART_MspInit+0x158>)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002070:	4b21      	ldr	r3, [pc, #132]	@ (80020f8 <HAL_UART_MspInit+0x160>)
 8002072:	4a22      	ldr	r2, [pc, #136]	@ (80020fc <HAL_UART_MspInit+0x164>)
 8002074:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002076:	4b20      	ldr	r3, [pc, #128]	@ (80020f8 <HAL_UART_MspInit+0x160>)
 8002078:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800207c:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800207e:	4b1e      	ldr	r3, [pc, #120]	@ (80020f8 <HAL_UART_MspInit+0x160>)
 8002080:	2240      	movs	r2, #64	@ 0x40
 8002082:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002084:	4b1c      	ldr	r3, [pc, #112]	@ (80020f8 <HAL_UART_MspInit+0x160>)
 8002086:	2200      	movs	r2, #0
 8002088:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800208a:	4b1b      	ldr	r3, [pc, #108]	@ (80020f8 <HAL_UART_MspInit+0x160>)
 800208c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002090:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002092:	4b19      	ldr	r3, [pc, #100]	@ (80020f8 <HAL_UART_MspInit+0x160>)
 8002094:	2200      	movs	r2, #0
 8002096:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002098:	4b17      	ldr	r3, [pc, #92]	@ (80020f8 <HAL_UART_MspInit+0x160>)
 800209a:	2200      	movs	r2, #0
 800209c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800209e:	4b16      	ldr	r3, [pc, #88]	@ (80020f8 <HAL_UART_MspInit+0x160>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80020a4:	4b14      	ldr	r3, [pc, #80]	@ (80020f8 <HAL_UART_MspInit+0x160>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80020aa:	4b13      	ldr	r3, [pc, #76]	@ (80020f8 <HAL_UART_MspInit+0x160>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80020b0:	4811      	ldr	r0, [pc, #68]	@ (80020f8 <HAL_UART_MspInit+0x160>)
 80020b2:	f000 fb6b 	bl	800278c <HAL_DMA_Init>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d001      	beq.n	80020c0 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 80020bc:	f7ff fd50 	bl	8001b60 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	4a0d      	ldr	r2, [pc, #52]	@ (80020f8 <HAL_UART_MspInit+0x160>)
 80020c4:	639a      	str	r2, [r3, #56]	@ 0x38
 80020c6:	4a0c      	ldr	r2, [pc, #48]	@ (80020f8 <HAL_UART_MspInit+0x160>)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80020cc:	2200      	movs	r2, #0
 80020ce:	2105      	movs	r1, #5
 80020d0:	2026      	movs	r0, #38	@ 0x26
 80020d2:	f000 fb31 	bl	8002738 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80020d6:	2026      	movs	r0, #38	@ 0x26
 80020d8:	f000 fb4a 	bl	8002770 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80020dc:	bf00      	nop
 80020de:	3728      	adds	r7, #40	@ 0x28
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	40004400 	.word	0x40004400
 80020e8:	40023800 	.word	0x40023800
 80020ec:	40020000 	.word	0x40020000
 80020f0:	2000074c 	.word	0x2000074c
 80020f4:	40026088 	.word	0x40026088
 80020f8:	200007ac 	.word	0x200007ac
 80020fc:	400260a0 	.word	0x400260a0

08002100 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b08c      	sub	sp, #48	@ 0x30
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002108:	2300      	movs	r3, #0
 800210a:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 800210c:	2300      	movs	r3, #0
 800210e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002110:	2300      	movs	r3, #0
 8002112:	60bb      	str	r3, [r7, #8]
 8002114:	4b2e      	ldr	r3, [pc, #184]	@ (80021d0 <HAL_InitTick+0xd0>)
 8002116:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002118:	4a2d      	ldr	r2, [pc, #180]	@ (80021d0 <HAL_InitTick+0xd0>)
 800211a:	f043 0301 	orr.w	r3, r3, #1
 800211e:	6453      	str	r3, [r2, #68]	@ 0x44
 8002120:	4b2b      	ldr	r3, [pc, #172]	@ (80021d0 <HAL_InitTick+0xd0>)
 8002122:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002124:	f003 0301 	and.w	r3, r3, #1
 8002128:	60bb      	str	r3, [r7, #8]
 800212a:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800212c:	f107 020c 	add.w	r2, r7, #12
 8002130:	f107 0310 	add.w	r3, r7, #16
 8002134:	4611      	mov	r1, r2
 8002136:	4618      	mov	r0, r3
 8002138:	f004 fa52 	bl	80065e0 <HAL_RCC_GetClockConfig>
  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 800213c:	f004 fa3c 	bl	80065b8 <HAL_RCC_GetPCLK2Freq>
 8002140:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002142:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002144:	4a23      	ldr	r2, [pc, #140]	@ (80021d4 <HAL_InitTick+0xd4>)
 8002146:	fba2 2303 	umull	r2, r3, r2, r3
 800214a:	0c9b      	lsrs	r3, r3, #18
 800214c:	3b01      	subs	r3, #1
 800214e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002150:	4b21      	ldr	r3, [pc, #132]	@ (80021d8 <HAL_InitTick+0xd8>)
 8002152:	4a22      	ldr	r2, [pc, #136]	@ (80021dc <HAL_InitTick+0xdc>)
 8002154:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002156:	4b20      	ldr	r3, [pc, #128]	@ (80021d8 <HAL_InitTick+0xd8>)
 8002158:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800215c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800215e:	4a1e      	ldr	r2, [pc, #120]	@ (80021d8 <HAL_InitTick+0xd8>)
 8002160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002162:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002164:	4b1c      	ldr	r3, [pc, #112]	@ (80021d8 <HAL_InitTick+0xd8>)
 8002166:	2200      	movs	r2, #0
 8002168:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800216a:	4b1b      	ldr	r3, [pc, #108]	@ (80021d8 <HAL_InitTick+0xd8>)
 800216c:	2200      	movs	r2, #0
 800216e:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002170:	4b19      	ldr	r3, [pc, #100]	@ (80021d8 <HAL_InitTick+0xd8>)
 8002172:	2200      	movs	r2, #0
 8002174:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8002176:	4818      	ldr	r0, [pc, #96]	@ (80021d8 <HAL_InitTick+0xd8>)
 8002178:	f004 fa64 	bl	8006644 <HAL_TIM_Base_Init>
 800217c:	4603      	mov	r3, r0
 800217e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002182:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002186:	2b00      	cmp	r3, #0
 8002188:	d11b      	bne.n	80021c2 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800218a:	4813      	ldr	r0, [pc, #76]	@ (80021d8 <HAL_InitTick+0xd8>)
 800218c:	f004 faaa 	bl	80066e4 <HAL_TIM_Base_Start_IT>
 8002190:	4603      	mov	r3, r0
 8002192:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002196:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800219a:	2b00      	cmp	r3, #0
 800219c:	d111      	bne.n	80021c2 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800219e:	2019      	movs	r0, #25
 80021a0:	f000 fae6 	bl	8002770 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2b0f      	cmp	r3, #15
 80021a8:	d808      	bhi.n	80021bc <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80021aa:	2200      	movs	r2, #0
 80021ac:	6879      	ldr	r1, [r7, #4]
 80021ae:	2019      	movs	r0, #25
 80021b0:	f000 fac2 	bl	8002738 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80021b4:	4a0a      	ldr	r2, [pc, #40]	@ (80021e0 <HAL_InitTick+0xe0>)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6013      	str	r3, [r2, #0]
 80021ba:	e002      	b.n	80021c2 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 80021bc:	2301      	movs	r3, #1
 80021be:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80021c2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	3730      	adds	r7, #48	@ 0x30
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	40023800 	.word	0x40023800
 80021d4:	431bde83 	.word	0x431bde83
 80021d8:	20000874 	.word	0x20000874
 80021dc:	40010000 	.word	0x40010000
 80021e0:	20000004 	.word	0x20000004

080021e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021e4:	b480      	push	{r7}
 80021e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021e8:	bf00      	nop
 80021ea:	e7fd      	b.n	80021e8 <NMI_Handler+0x4>

080021ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021f0:	bf00      	nop
 80021f2:	e7fd      	b.n	80021f0 <HardFault_Handler+0x4>

080021f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021f8:	bf00      	nop
 80021fa:	e7fd      	b.n	80021f8 <MemManage_Handler+0x4>

080021fc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021fc:	b480      	push	{r7}
 80021fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002200:	bf00      	nop
 8002202:	e7fd      	b.n	8002200 <BusFault_Handler+0x4>

08002204 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002208:	bf00      	nop
 800220a:	e7fd      	b.n	8002208 <UsageFault_Handler+0x4>

0800220c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800220c:	b480      	push	{r7}
 800220e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002210:	bf00      	nop
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr
	...

0800221c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8002220:	4802      	ldr	r0, [pc, #8]	@ (800222c <DMA1_Stream0_IRQHandler+0x10>)
 8002222:	f000 fc4b 	bl	8002abc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002226:	bf00      	nop
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	2000053c 	.word	0x2000053c

08002230 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_rx);
 8002234:	4802      	ldr	r0, [pc, #8]	@ (8002240 <DMA1_Stream1_IRQHandler+0x10>)
 8002236:	f000 fc41 	bl	8002abc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800223a:	bf00      	nop
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	200005fc 	.word	0x200005fc

08002244 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_tx);
 8002248:	4802      	ldr	r0, [pc, #8]	@ (8002254 <DMA1_Stream4_IRQHandler+0x10>)
 800224a:	f000 fc37 	bl	8002abc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800224e:	bf00      	nop
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	2000065c 	.word	0x2000065c

08002258 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800225c:	4802      	ldr	r0, [pc, #8]	@ (8002268 <DMA1_Stream5_IRQHandler+0x10>)
 800225e:	f000 fc2d 	bl	8002abc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002262:	bf00      	nop
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	2000074c 	.word	0x2000074c

0800226c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002270:	4802      	ldr	r0, [pc, #8]	@ (800227c <DMA1_Stream6_IRQHandler+0x10>)
 8002272:	f000 fc23 	bl	8002abc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002276:	bf00      	nop
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	200007ac 	.word	0x200007ac

08002280 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002284:	4802      	ldr	r0, [pc, #8]	@ (8002290 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002286:	f004 fae8 	bl	800685a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800228a:	bf00      	nop
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	20000874 	.word	0x20000874

08002294 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002298:	4802      	ldr	r0, [pc, #8]	@ (80022a4 <TIM3_IRQHandler+0x10>)
 800229a:	f004 fade 	bl	800685a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800229e:	bf00      	nop
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	200006bc 	.word	0x200006bc

080022a8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80022ac:	4802      	ldr	r0, [pc, #8]	@ (80022b8 <I2C1_EV_IRQHandler+0x10>)
 80022ae:	f001 fca5 	bl	8003bfc <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80022b2:	bf00      	nop
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	20000494 	.word	0x20000494

080022bc <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80022c0:	4802      	ldr	r0, [pc, #8]	@ (80022cc <I2C1_ER_IRQHandler+0x10>)
 80022c2:	f001 fdee 	bl	8003ea2 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80022c6:	bf00      	nop
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	20000494 	.word	0x20000494

080022d0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80022d4:	4802      	ldr	r0, [pc, #8]	@ (80022e0 <USART2_IRQHandler+0x10>)
 80022d6:	f005 f90d 	bl	80074f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80022da:	bf00      	nop
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	20000704 	.word	0x20000704

080022e4 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80022e8:	4802      	ldr	r0, [pc, #8]	@ (80022f4 <DMA1_Stream7_IRQHandler+0x10>)
 80022ea:	f000 fbe7 	bl	8002abc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 80022ee:	bf00      	nop
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	2000059c 	.word	0x2000059c

080022f8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0
  return 1;
 80022fc:	2301      	movs	r3, #1
}
 80022fe:	4618      	mov	r0, r3
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr

08002308 <_kill>:

int _kill(int pid, int sig)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
 8002310:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002312:	f008 fcf3 	bl	800acfc <__errno>
 8002316:	4603      	mov	r3, r0
 8002318:	2216      	movs	r2, #22
 800231a:	601a      	str	r2, [r3, #0]
  return -1;
 800231c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002320:	4618      	mov	r0, r3
 8002322:	3708      	adds	r7, #8
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}

08002328 <_exit>:

void _exit (int status)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002330:	f04f 31ff 	mov.w	r1, #4294967295
 8002334:	6878      	ldr	r0, [r7, #4]
 8002336:	f7ff ffe7 	bl	8002308 <_kill>
  while (1) {}    /* Make sure we hang here */
 800233a:	bf00      	nop
 800233c:	e7fd      	b.n	800233a <_exit+0x12>

0800233e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800233e:	b580      	push	{r7, lr}
 8002340:	b086      	sub	sp, #24
 8002342:	af00      	add	r7, sp, #0
 8002344:	60f8      	str	r0, [r7, #12]
 8002346:	60b9      	str	r1, [r7, #8]
 8002348:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800234a:	2300      	movs	r3, #0
 800234c:	617b      	str	r3, [r7, #20]
 800234e:	e00a      	b.n	8002366 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002350:	f3af 8000 	nop.w
 8002354:	4601      	mov	r1, r0
 8002356:	68bb      	ldr	r3, [r7, #8]
 8002358:	1c5a      	adds	r2, r3, #1
 800235a:	60ba      	str	r2, [r7, #8]
 800235c:	b2ca      	uxtb	r2, r1
 800235e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	3301      	adds	r3, #1
 8002364:	617b      	str	r3, [r7, #20]
 8002366:	697a      	ldr	r2, [r7, #20]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	429a      	cmp	r2, r3
 800236c:	dbf0      	blt.n	8002350 <_read+0x12>
  }

  return len;
 800236e:	687b      	ldr	r3, [r7, #4]
}
 8002370:	4618      	mov	r0, r3
 8002372:	3718      	adds	r7, #24
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}

08002378 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b086      	sub	sp, #24
 800237c:	af00      	add	r7, sp, #0
 800237e:	60f8      	str	r0, [r7, #12]
 8002380:	60b9      	str	r1, [r7, #8]
 8002382:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002384:	2300      	movs	r3, #0
 8002386:	617b      	str	r3, [r7, #20]
 8002388:	e009      	b.n	800239e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	1c5a      	adds	r2, r3, #1
 800238e:	60ba      	str	r2, [r7, #8]
 8002390:	781b      	ldrb	r3, [r3, #0]
 8002392:	4618      	mov	r0, r3
 8002394:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	3301      	adds	r3, #1
 800239c:	617b      	str	r3, [r7, #20]
 800239e:	697a      	ldr	r2, [r7, #20]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	429a      	cmp	r2, r3
 80023a4:	dbf1      	blt.n	800238a <_write+0x12>
  }
  return len;
 80023a6:	687b      	ldr	r3, [r7, #4]
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	3718      	adds	r7, #24
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}

080023b0 <_close>:

int _close(int file)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80023b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023bc:	4618      	mov	r0, r3
 80023be:	370c      	adds	r7, #12
 80023c0:	46bd      	mov	sp, r7
 80023c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c6:	4770      	bx	lr

080023c8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b083      	sub	sp, #12
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80023d8:	605a      	str	r2, [r3, #4]
  return 0;
 80023da:	2300      	movs	r3, #0
}
 80023dc:	4618      	mov	r0, r3
 80023de:	370c      	adds	r7, #12
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr

080023e8 <_isatty>:

int _isatty(int file)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b083      	sub	sp, #12
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80023f0:	2301      	movs	r3, #1
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	370c      	adds	r7, #12
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr

080023fe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023fe:	b480      	push	{r7}
 8002400:	b085      	sub	sp, #20
 8002402:	af00      	add	r7, sp, #0
 8002404:	60f8      	str	r0, [r7, #12]
 8002406:	60b9      	str	r1, [r7, #8]
 8002408:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800240a:	2300      	movs	r3, #0
}
 800240c:	4618      	mov	r0, r3
 800240e:	3714      	adds	r7, #20
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr

08002418 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b086      	sub	sp, #24
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002420:	4a14      	ldr	r2, [pc, #80]	@ (8002474 <_sbrk+0x5c>)
 8002422:	4b15      	ldr	r3, [pc, #84]	@ (8002478 <_sbrk+0x60>)
 8002424:	1ad3      	subs	r3, r2, r3
 8002426:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800242c:	4b13      	ldr	r3, [pc, #76]	@ (800247c <_sbrk+0x64>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d102      	bne.n	800243a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002434:	4b11      	ldr	r3, [pc, #68]	@ (800247c <_sbrk+0x64>)
 8002436:	4a12      	ldr	r2, [pc, #72]	@ (8002480 <_sbrk+0x68>)
 8002438:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800243a:	4b10      	ldr	r3, [pc, #64]	@ (800247c <_sbrk+0x64>)
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	4413      	add	r3, r2
 8002442:	693a      	ldr	r2, [r7, #16]
 8002444:	429a      	cmp	r2, r3
 8002446:	d207      	bcs.n	8002458 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002448:	f008 fc58 	bl	800acfc <__errno>
 800244c:	4603      	mov	r3, r0
 800244e:	220c      	movs	r2, #12
 8002450:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002452:	f04f 33ff 	mov.w	r3, #4294967295
 8002456:	e009      	b.n	800246c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002458:	4b08      	ldr	r3, [pc, #32]	@ (800247c <_sbrk+0x64>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800245e:	4b07      	ldr	r3, [pc, #28]	@ (800247c <_sbrk+0x64>)
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	4413      	add	r3, r2
 8002466:	4a05      	ldr	r2, [pc, #20]	@ (800247c <_sbrk+0x64>)
 8002468:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800246a:	68fb      	ldr	r3, [r7, #12]
}
 800246c:	4618      	mov	r0, r3
 800246e:	3718      	adds	r7, #24
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}
 8002474:	20018000 	.word	0x20018000
 8002478:	00000400 	.word	0x00000400
 800247c:	200008bc 	.word	0x200008bc
 8002480:	20004768 	.word	0x20004768

08002484 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002484:	b480      	push	{r7}
 8002486:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002488:	4b06      	ldr	r3, [pc, #24]	@ (80024a4 <SystemInit+0x20>)
 800248a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800248e:	4a05      	ldr	r2, [pc, #20]	@ (80024a4 <SystemInit+0x20>)
 8002490:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002494:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002498:	bf00      	nop
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop
 80024a4:	e000ed00 	.word	0xe000ed00

080024a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80024a8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80024e0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80024ac:	f7ff ffea 	bl	8002484 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80024b0:	480c      	ldr	r0, [pc, #48]	@ (80024e4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80024b2:	490d      	ldr	r1, [pc, #52]	@ (80024e8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80024b4:	4a0d      	ldr	r2, [pc, #52]	@ (80024ec <LoopFillZerobss+0x1a>)
  movs r3, #0
 80024b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024b8:	e002      	b.n	80024c0 <LoopCopyDataInit>

080024ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024be:	3304      	adds	r3, #4

080024c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024c4:	d3f9      	bcc.n	80024ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024c6:	4a0a      	ldr	r2, [pc, #40]	@ (80024f0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80024c8:	4c0a      	ldr	r4, [pc, #40]	@ (80024f4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80024ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024cc:	e001      	b.n	80024d2 <LoopFillZerobss>

080024ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024d0:	3204      	adds	r2, #4

080024d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024d4:	d3fb      	bcc.n	80024ce <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80024d6:	f008 fc17 	bl	800ad08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024da:	f7fe ff51 	bl	8001380 <main>
  bx  lr    
 80024de:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80024e0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80024e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024e8:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80024ec:	0800e9d4 	.word	0x0800e9d4
  ldr r2, =_sbss
 80024f0:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80024f4:	20004764 	.word	0x20004764

080024f8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024f8:	e7fe      	b.n	80024f8 <ADC_IRQHandler>
	...

080024fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002500:	4b0e      	ldr	r3, [pc, #56]	@ (800253c <HAL_Init+0x40>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a0d      	ldr	r2, [pc, #52]	@ (800253c <HAL_Init+0x40>)
 8002506:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800250a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800250c:	4b0b      	ldr	r3, [pc, #44]	@ (800253c <HAL_Init+0x40>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a0a      	ldr	r2, [pc, #40]	@ (800253c <HAL_Init+0x40>)
 8002512:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002516:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002518:	4b08      	ldr	r3, [pc, #32]	@ (800253c <HAL_Init+0x40>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a07      	ldr	r2, [pc, #28]	@ (800253c <HAL_Init+0x40>)
 800251e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002522:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002524:	2003      	movs	r0, #3
 8002526:	f000 f8fc 	bl	8002722 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800252a:	200f      	movs	r0, #15
 800252c:	f7ff fde8 	bl	8002100 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002530:	f7ff fb1c 	bl	8001b6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002534:	2300      	movs	r3, #0
}
 8002536:	4618      	mov	r0, r3
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop
 800253c:	40023c00 	.word	0x40023c00

08002540 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002544:	4b06      	ldr	r3, [pc, #24]	@ (8002560 <HAL_IncTick+0x20>)
 8002546:	781b      	ldrb	r3, [r3, #0]
 8002548:	461a      	mov	r2, r3
 800254a:	4b06      	ldr	r3, [pc, #24]	@ (8002564 <HAL_IncTick+0x24>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4413      	add	r3, r2
 8002550:	4a04      	ldr	r2, [pc, #16]	@ (8002564 <HAL_IncTick+0x24>)
 8002552:	6013      	str	r3, [r2, #0]
}
 8002554:	bf00      	nop
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr
 800255e:	bf00      	nop
 8002560:	20000008 	.word	0x20000008
 8002564:	200008c0 	.word	0x200008c0

08002568 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002568:	b480      	push	{r7}
 800256a:	af00      	add	r7, sp, #0
  return uwTick;
 800256c:	4b03      	ldr	r3, [pc, #12]	@ (800257c <HAL_GetTick+0x14>)
 800256e:	681b      	ldr	r3, [r3, #0]
}
 8002570:	4618      	mov	r0, r3
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr
 800257a:	bf00      	nop
 800257c:	200008c0 	.word	0x200008c0

08002580 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b084      	sub	sp, #16
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002588:	f7ff ffee 	bl	8002568 <HAL_GetTick>
 800258c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002598:	d005      	beq.n	80025a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800259a:	4b0a      	ldr	r3, [pc, #40]	@ (80025c4 <HAL_Delay+0x44>)
 800259c:	781b      	ldrb	r3, [r3, #0]
 800259e:	461a      	mov	r2, r3
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	4413      	add	r3, r2
 80025a4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80025a6:	bf00      	nop
 80025a8:	f7ff ffde 	bl	8002568 <HAL_GetTick>
 80025ac:	4602      	mov	r2, r0
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	68fa      	ldr	r2, [r7, #12]
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d8f7      	bhi.n	80025a8 <HAL_Delay+0x28>
  {
  }
}
 80025b8:	bf00      	nop
 80025ba:	bf00      	nop
 80025bc:	3710      	adds	r7, #16
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	20000008 	.word	0x20000008

080025c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b085      	sub	sp, #20
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	f003 0307 	and.w	r3, r3, #7
 80025d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025d8:	4b0c      	ldr	r3, [pc, #48]	@ (800260c <__NVIC_SetPriorityGrouping+0x44>)
 80025da:	68db      	ldr	r3, [r3, #12]
 80025dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025de:	68ba      	ldr	r2, [r7, #8]
 80025e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025e4:	4013      	ands	r3, r2
 80025e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80025f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025fa:	4a04      	ldr	r2, [pc, #16]	@ (800260c <__NVIC_SetPriorityGrouping+0x44>)
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	60d3      	str	r3, [r2, #12]
}
 8002600:	bf00      	nop
 8002602:	3714      	adds	r7, #20
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr
 800260c:	e000ed00 	.word	0xe000ed00

08002610 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002610:	b480      	push	{r7}
 8002612:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002614:	4b04      	ldr	r3, [pc, #16]	@ (8002628 <__NVIC_GetPriorityGrouping+0x18>)
 8002616:	68db      	ldr	r3, [r3, #12]
 8002618:	0a1b      	lsrs	r3, r3, #8
 800261a:	f003 0307 	and.w	r3, r3, #7
}
 800261e:	4618      	mov	r0, r3
 8002620:	46bd      	mov	sp, r7
 8002622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002626:	4770      	bx	lr
 8002628:	e000ed00 	.word	0xe000ed00

0800262c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800262c:	b480      	push	{r7}
 800262e:	b083      	sub	sp, #12
 8002630:	af00      	add	r7, sp, #0
 8002632:	4603      	mov	r3, r0
 8002634:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800263a:	2b00      	cmp	r3, #0
 800263c:	db0b      	blt.n	8002656 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800263e:	79fb      	ldrb	r3, [r7, #7]
 8002640:	f003 021f 	and.w	r2, r3, #31
 8002644:	4907      	ldr	r1, [pc, #28]	@ (8002664 <__NVIC_EnableIRQ+0x38>)
 8002646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800264a:	095b      	lsrs	r3, r3, #5
 800264c:	2001      	movs	r0, #1
 800264e:	fa00 f202 	lsl.w	r2, r0, r2
 8002652:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002656:	bf00      	nop
 8002658:	370c      	adds	r7, #12
 800265a:	46bd      	mov	sp, r7
 800265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002660:	4770      	bx	lr
 8002662:	bf00      	nop
 8002664:	e000e100 	.word	0xe000e100

08002668 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002668:	b480      	push	{r7}
 800266a:	b083      	sub	sp, #12
 800266c:	af00      	add	r7, sp, #0
 800266e:	4603      	mov	r3, r0
 8002670:	6039      	str	r1, [r7, #0]
 8002672:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002674:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002678:	2b00      	cmp	r3, #0
 800267a:	db0a      	blt.n	8002692 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	b2da      	uxtb	r2, r3
 8002680:	490c      	ldr	r1, [pc, #48]	@ (80026b4 <__NVIC_SetPriority+0x4c>)
 8002682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002686:	0112      	lsls	r2, r2, #4
 8002688:	b2d2      	uxtb	r2, r2
 800268a:	440b      	add	r3, r1
 800268c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002690:	e00a      	b.n	80026a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	b2da      	uxtb	r2, r3
 8002696:	4908      	ldr	r1, [pc, #32]	@ (80026b8 <__NVIC_SetPriority+0x50>)
 8002698:	79fb      	ldrb	r3, [r7, #7]
 800269a:	f003 030f 	and.w	r3, r3, #15
 800269e:	3b04      	subs	r3, #4
 80026a0:	0112      	lsls	r2, r2, #4
 80026a2:	b2d2      	uxtb	r2, r2
 80026a4:	440b      	add	r3, r1
 80026a6:	761a      	strb	r2, [r3, #24]
}
 80026a8:	bf00      	nop
 80026aa:	370c      	adds	r7, #12
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr
 80026b4:	e000e100 	.word	0xe000e100
 80026b8:	e000ed00 	.word	0xe000ed00

080026bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026bc:	b480      	push	{r7}
 80026be:	b089      	sub	sp, #36	@ 0x24
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	60f8      	str	r0, [r7, #12]
 80026c4:	60b9      	str	r1, [r7, #8]
 80026c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	f003 0307 	and.w	r3, r3, #7
 80026ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026d0:	69fb      	ldr	r3, [r7, #28]
 80026d2:	f1c3 0307 	rsb	r3, r3, #7
 80026d6:	2b04      	cmp	r3, #4
 80026d8:	bf28      	it	cs
 80026da:	2304      	movcs	r3, #4
 80026dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026de:	69fb      	ldr	r3, [r7, #28]
 80026e0:	3304      	adds	r3, #4
 80026e2:	2b06      	cmp	r3, #6
 80026e4:	d902      	bls.n	80026ec <NVIC_EncodePriority+0x30>
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	3b03      	subs	r3, #3
 80026ea:	e000      	b.n	80026ee <NVIC_EncodePriority+0x32>
 80026ec:	2300      	movs	r3, #0
 80026ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026f0:	f04f 32ff 	mov.w	r2, #4294967295
 80026f4:	69bb      	ldr	r3, [r7, #24]
 80026f6:	fa02 f303 	lsl.w	r3, r2, r3
 80026fa:	43da      	mvns	r2, r3
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	401a      	ands	r2, r3
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002704:	f04f 31ff 	mov.w	r1, #4294967295
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	fa01 f303 	lsl.w	r3, r1, r3
 800270e:	43d9      	mvns	r1, r3
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002714:	4313      	orrs	r3, r2
         );
}
 8002716:	4618      	mov	r0, r3
 8002718:	3724      	adds	r7, #36	@ 0x24
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr

08002722 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002722:	b580      	push	{r7, lr}
 8002724:	b082      	sub	sp, #8
 8002726:	af00      	add	r7, sp, #0
 8002728:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800272a:	6878      	ldr	r0, [r7, #4]
 800272c:	f7ff ff4c 	bl	80025c8 <__NVIC_SetPriorityGrouping>
}
 8002730:	bf00      	nop
 8002732:	3708      	adds	r7, #8
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}

08002738 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002738:	b580      	push	{r7, lr}
 800273a:	b086      	sub	sp, #24
 800273c:	af00      	add	r7, sp, #0
 800273e:	4603      	mov	r3, r0
 8002740:	60b9      	str	r1, [r7, #8]
 8002742:	607a      	str	r2, [r7, #4]
 8002744:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002746:	2300      	movs	r3, #0
 8002748:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800274a:	f7ff ff61 	bl	8002610 <__NVIC_GetPriorityGrouping>
 800274e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002750:	687a      	ldr	r2, [r7, #4]
 8002752:	68b9      	ldr	r1, [r7, #8]
 8002754:	6978      	ldr	r0, [r7, #20]
 8002756:	f7ff ffb1 	bl	80026bc <NVIC_EncodePriority>
 800275a:	4602      	mov	r2, r0
 800275c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002760:	4611      	mov	r1, r2
 8002762:	4618      	mov	r0, r3
 8002764:	f7ff ff80 	bl	8002668 <__NVIC_SetPriority>
}
 8002768:	bf00      	nop
 800276a:	3718      	adds	r7, #24
 800276c:	46bd      	mov	sp, r7
 800276e:	bd80      	pop	{r7, pc}

08002770 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b082      	sub	sp, #8
 8002774:	af00      	add	r7, sp, #0
 8002776:	4603      	mov	r3, r0
 8002778:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800277a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800277e:	4618      	mov	r0, r3
 8002780:	f7ff ff54 	bl	800262c <__NVIC_EnableIRQ>
}
 8002784:	bf00      	nop
 8002786:	3708      	adds	r7, #8
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}

0800278c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b086      	sub	sp, #24
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002794:	2300      	movs	r3, #0
 8002796:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002798:	f7ff fee6 	bl	8002568 <HAL_GetTick>
 800279c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d101      	bne.n	80027a8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e099      	b.n	80028dc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2202      	movs	r2, #2
 80027ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2200      	movs	r2, #0
 80027b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f022 0201 	bic.w	r2, r2, #1
 80027c6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027c8:	e00f      	b.n	80027ea <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80027ca:	f7ff fecd 	bl	8002568 <HAL_GetTick>
 80027ce:	4602      	mov	r2, r0
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	1ad3      	subs	r3, r2, r3
 80027d4:	2b05      	cmp	r3, #5
 80027d6:	d908      	bls.n	80027ea <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2220      	movs	r2, #32
 80027dc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2203      	movs	r2, #3
 80027e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80027e6:	2303      	movs	r3, #3
 80027e8:	e078      	b.n	80028dc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f003 0301 	and.w	r3, r3, #1
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d1e8      	bne.n	80027ca <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002800:	697a      	ldr	r2, [r7, #20]
 8002802:	4b38      	ldr	r3, [pc, #224]	@ (80028e4 <HAL_DMA_Init+0x158>)
 8002804:	4013      	ands	r3, r2
 8002806:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	685a      	ldr	r2, [r3, #4]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002816:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	691b      	ldr	r3, [r3, #16]
 800281c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002822:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	699b      	ldr	r3, [r3, #24]
 8002828:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800282e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6a1b      	ldr	r3, [r3, #32]
 8002834:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002836:	697a      	ldr	r2, [r7, #20]
 8002838:	4313      	orrs	r3, r2
 800283a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002840:	2b04      	cmp	r3, #4
 8002842:	d107      	bne.n	8002854 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800284c:	4313      	orrs	r3, r2
 800284e:	697a      	ldr	r2, [r7, #20]
 8002850:	4313      	orrs	r3, r2
 8002852:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	697a      	ldr	r2, [r7, #20]
 800285a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	695b      	ldr	r3, [r3, #20]
 8002862:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	f023 0307 	bic.w	r3, r3, #7
 800286a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002870:	697a      	ldr	r2, [r7, #20]
 8002872:	4313      	orrs	r3, r2
 8002874:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800287a:	2b04      	cmp	r3, #4
 800287c:	d117      	bne.n	80028ae <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002882:	697a      	ldr	r2, [r7, #20]
 8002884:	4313      	orrs	r3, r2
 8002886:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800288c:	2b00      	cmp	r3, #0
 800288e:	d00e      	beq.n	80028ae <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002890:	6878      	ldr	r0, [r7, #4]
 8002892:	f000 fb0f 	bl	8002eb4 <DMA_CheckFifoParam>
 8002896:	4603      	mov	r3, r0
 8002898:	2b00      	cmp	r3, #0
 800289a:	d008      	beq.n	80028ae <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2240      	movs	r2, #64	@ 0x40
 80028a0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2201      	movs	r2, #1
 80028a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80028aa:	2301      	movs	r3, #1
 80028ac:	e016      	b.n	80028dc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	697a      	ldr	r2, [r7, #20]
 80028b4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80028b6:	6878      	ldr	r0, [r7, #4]
 80028b8:	f000 fac6 	bl	8002e48 <DMA_CalcBaseAndBitshift>
 80028bc:	4603      	mov	r3, r0
 80028be:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028c4:	223f      	movs	r2, #63	@ 0x3f
 80028c6:	409a      	lsls	r2, r3
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2200      	movs	r2, #0
 80028d0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2201      	movs	r2, #1
 80028d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80028da:	2300      	movs	r3, #0
}
 80028dc:	4618      	mov	r0, r3
 80028de:	3718      	adds	r7, #24
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}
 80028e4:	f010803f 	.word	0xf010803f

080028e8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b086      	sub	sp, #24
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	60f8      	str	r0, [r7, #12]
 80028f0:	60b9      	str	r1, [r7, #8]
 80028f2:	607a      	str	r2, [r7, #4]
 80028f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80028f6:	2300      	movs	r3, #0
 80028f8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028fe:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002906:	2b01      	cmp	r3, #1
 8002908:	d101      	bne.n	800290e <HAL_DMA_Start_IT+0x26>
 800290a:	2302      	movs	r3, #2
 800290c:	e040      	b.n	8002990 <HAL_DMA_Start_IT+0xa8>
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	2201      	movs	r2, #1
 8002912:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800291c:	b2db      	uxtb	r3, r3
 800291e:	2b01      	cmp	r3, #1
 8002920:	d12f      	bne.n	8002982 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	2202      	movs	r2, #2
 8002926:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2200      	movs	r2, #0
 800292e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	687a      	ldr	r2, [r7, #4]
 8002934:	68b9      	ldr	r1, [r7, #8]
 8002936:	68f8      	ldr	r0, [r7, #12]
 8002938:	f000 fa58 	bl	8002dec <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002940:	223f      	movs	r2, #63	@ 0x3f
 8002942:	409a      	lsls	r2, r3
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f042 0216 	orr.w	r2, r2, #22
 8002956:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800295c:	2b00      	cmp	r3, #0
 800295e:	d007      	beq.n	8002970 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f042 0208 	orr.w	r2, r2, #8
 800296e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f042 0201 	orr.w	r2, r2, #1
 800297e:	601a      	str	r2, [r3, #0]
 8002980:	e005      	b.n	800298e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	2200      	movs	r2, #0
 8002986:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800298a:	2302      	movs	r3, #2
 800298c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800298e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002990:	4618      	mov	r0, r3
 8002992:	3718      	adds	r7, #24
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}

08002998 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b084      	sub	sp, #16
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029a4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80029a6:	f7ff fddf 	bl	8002568 <HAL_GetTick>
 80029aa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	2b02      	cmp	r3, #2
 80029b6:	d008      	beq.n	80029ca <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2280      	movs	r2, #128	@ 0x80
 80029bc:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2200      	movs	r2, #0
 80029c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e052      	b.n	8002a70 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	681a      	ldr	r2, [r3, #0]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f022 0216 	bic.w	r2, r2, #22
 80029d8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	695a      	ldr	r2, [r3, #20]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80029e8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d103      	bne.n	80029fa <HAL_DMA_Abort+0x62>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d007      	beq.n	8002a0a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f022 0208 	bic.w	r2, r2, #8
 8002a08:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f022 0201 	bic.w	r2, r2, #1
 8002a18:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a1a:	e013      	b.n	8002a44 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a1c:	f7ff fda4 	bl	8002568 <HAL_GetTick>
 8002a20:	4602      	mov	r2, r0
 8002a22:	68bb      	ldr	r3, [r7, #8]
 8002a24:	1ad3      	subs	r3, r2, r3
 8002a26:	2b05      	cmp	r3, #5
 8002a28:	d90c      	bls.n	8002a44 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2220      	movs	r2, #32
 8002a2e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2203      	movs	r2, #3
 8002a34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002a40:	2303      	movs	r3, #3
 8002a42:	e015      	b.n	8002a70 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f003 0301 	and.w	r3, r3, #1
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d1e4      	bne.n	8002a1c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a56:	223f      	movs	r2, #63	@ 0x3f
 8002a58:	409a      	lsls	r2, r3
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2201      	movs	r2, #1
 8002a62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002a6e:	2300      	movs	r3, #0
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	3710      	adds	r7, #16
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}

08002a78 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b083      	sub	sp, #12
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	2b02      	cmp	r3, #2
 8002a8a:	d004      	beq.n	8002a96 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2280      	movs	r2, #128	@ 0x80
 8002a90:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	e00c      	b.n	8002ab0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2205      	movs	r2, #5
 8002a9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f022 0201 	bic.w	r2, r2, #1
 8002aac:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002aae:	2300      	movs	r3, #0
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	370c      	adds	r7, #12
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr

08002abc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b086      	sub	sp, #24
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002ac8:	4b8e      	ldr	r3, [pc, #568]	@ (8002d04 <HAL_DMA_IRQHandler+0x248>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a8e      	ldr	r2, [pc, #568]	@ (8002d08 <HAL_DMA_IRQHandler+0x24c>)
 8002ace:	fba2 2303 	umull	r2, r3, r2, r3
 8002ad2:	0a9b      	lsrs	r3, r3, #10
 8002ad4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ada:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ae6:	2208      	movs	r2, #8
 8002ae8:	409a      	lsls	r2, r3
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	4013      	ands	r3, r2
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d01a      	beq.n	8002b28 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 0304 	and.w	r3, r3, #4
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d013      	beq.n	8002b28 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f022 0204 	bic.w	r2, r2, #4
 8002b0e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b14:	2208      	movs	r2, #8
 8002b16:	409a      	lsls	r2, r3
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b20:	f043 0201 	orr.w	r2, r3, #1
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	409a      	lsls	r2, r3
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	4013      	ands	r3, r2
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d012      	beq.n	8002b5e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	695b      	ldr	r3, [r3, #20]
 8002b3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d00b      	beq.n	8002b5e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	409a      	lsls	r2, r3
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b56:	f043 0202 	orr.w	r2, r3, #2
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b62:	2204      	movs	r2, #4
 8002b64:	409a      	lsls	r2, r3
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	4013      	ands	r3, r2
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d012      	beq.n	8002b94 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f003 0302 	and.w	r3, r3, #2
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d00b      	beq.n	8002b94 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b80:	2204      	movs	r2, #4
 8002b82:	409a      	lsls	r2, r3
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b8c:	f043 0204 	orr.w	r2, r3, #4
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b98:	2210      	movs	r2, #16
 8002b9a:	409a      	lsls	r2, r3
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d043      	beq.n	8002c2c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f003 0308 	and.w	r3, r3, #8
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d03c      	beq.n	8002c2c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bb6:	2210      	movs	r2, #16
 8002bb8:	409a      	lsls	r2, r3
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d018      	beq.n	8002bfe <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d108      	bne.n	8002bec <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d024      	beq.n	8002c2c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	4798      	blx	r3
 8002bea:	e01f      	b.n	8002c2c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d01b      	beq.n	8002c2c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bf8:	6878      	ldr	r0, [r7, #4]
 8002bfa:	4798      	blx	r3
 8002bfc:	e016      	b.n	8002c2c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d107      	bne.n	8002c1c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f022 0208 	bic.w	r2, r2, #8
 8002c1a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d003      	beq.n	8002c2c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c28:	6878      	ldr	r0, [r7, #4]
 8002c2a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c30:	2220      	movs	r2, #32
 8002c32:	409a      	lsls	r2, r3
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	4013      	ands	r3, r2
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	f000 808f 	beq.w	8002d5c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f003 0310 	and.w	r3, r3, #16
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	f000 8087 	beq.w	8002d5c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c52:	2220      	movs	r2, #32
 8002c54:	409a      	lsls	r2, r3
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c60:	b2db      	uxtb	r3, r3
 8002c62:	2b05      	cmp	r3, #5
 8002c64:	d136      	bne.n	8002cd4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f022 0216 	bic.w	r2, r2, #22
 8002c74:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	695a      	ldr	r2, [r3, #20]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002c84:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d103      	bne.n	8002c96 <HAL_DMA_IRQHandler+0x1da>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d007      	beq.n	8002ca6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f022 0208 	bic.w	r2, r2, #8
 8002ca4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002caa:	223f      	movs	r2, #63	@ 0x3f
 8002cac:	409a      	lsls	r2, r3
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2201      	movs	r2, #1
 8002cb6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d07e      	beq.n	8002dc8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	4798      	blx	r3
        }
        return;
 8002cd2:	e079      	b.n	8002dc8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d01d      	beq.n	8002d1e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d10d      	bne.n	8002d0c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d031      	beq.n	8002d5c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cfc:	6878      	ldr	r0, [r7, #4]
 8002cfe:	4798      	blx	r3
 8002d00:	e02c      	b.n	8002d5c <HAL_DMA_IRQHandler+0x2a0>
 8002d02:	bf00      	nop
 8002d04:	20000000 	.word	0x20000000
 8002d08:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d023      	beq.n	8002d5c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d18:	6878      	ldr	r0, [r7, #4]
 8002d1a:	4798      	blx	r3
 8002d1c:	e01e      	b.n	8002d5c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d10f      	bne.n	8002d4c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	681a      	ldr	r2, [r3, #0]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f022 0210 	bic.w	r2, r2, #16
 8002d3a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2201      	movs	r2, #1
 8002d40:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2200      	movs	r2, #0
 8002d48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d003      	beq.n	8002d5c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d58:	6878      	ldr	r0, [r7, #4]
 8002d5a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d032      	beq.n	8002dca <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d68:	f003 0301 	and.w	r3, r3, #1
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d022      	beq.n	8002db6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2205      	movs	r2, #5
 8002d74:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f022 0201 	bic.w	r2, r2, #1
 8002d86:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	3301      	adds	r3, #1
 8002d8c:	60bb      	str	r3, [r7, #8]
 8002d8e:	697a      	ldr	r2, [r7, #20]
 8002d90:	429a      	cmp	r2, r3
 8002d92:	d307      	bcc.n	8002da4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f003 0301 	and.w	r3, r3, #1
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d1f2      	bne.n	8002d88 <HAL_DMA_IRQHandler+0x2cc>
 8002da2:	e000      	b.n	8002da6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002da4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2201      	movs	r2, #1
 8002daa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2200      	movs	r2, #0
 8002db2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d005      	beq.n	8002dca <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dc2:	6878      	ldr	r0, [r7, #4]
 8002dc4:	4798      	blx	r3
 8002dc6:	e000      	b.n	8002dca <HAL_DMA_IRQHandler+0x30e>
        return;
 8002dc8:	bf00      	nop
    }
  }
}
 8002dca:	3718      	adds	r7, #24
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}

08002dd0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002dde:	b2db      	uxtb	r3, r3
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	370c      	adds	r7, #12
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr

08002dec <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b085      	sub	sp, #20
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	60f8      	str	r0, [r7, #12]
 8002df4:	60b9      	str	r1, [r7, #8]
 8002df6:	607a      	str	r2, [r7, #4]
 8002df8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002e08:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	683a      	ldr	r2, [r7, #0]
 8002e10:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	2b40      	cmp	r3, #64	@ 0x40
 8002e18:	d108      	bne.n	8002e2c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	687a      	ldr	r2, [r7, #4]
 8002e20:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	68ba      	ldr	r2, [r7, #8]
 8002e28:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002e2a:	e007      	b.n	8002e3c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	68ba      	ldr	r2, [r7, #8]
 8002e32:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	687a      	ldr	r2, [r7, #4]
 8002e3a:	60da      	str	r2, [r3, #12]
}
 8002e3c:	bf00      	nop
 8002e3e:	3714      	adds	r7, #20
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr

08002e48 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b085      	sub	sp, #20
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	3b10      	subs	r3, #16
 8002e58:	4a14      	ldr	r2, [pc, #80]	@ (8002eac <DMA_CalcBaseAndBitshift+0x64>)
 8002e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e5e:	091b      	lsrs	r3, r3, #4
 8002e60:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002e62:	4a13      	ldr	r2, [pc, #76]	@ (8002eb0 <DMA_CalcBaseAndBitshift+0x68>)
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	4413      	add	r3, r2
 8002e68:	781b      	ldrb	r3, [r3, #0]
 8002e6a:	461a      	mov	r2, r3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2b03      	cmp	r3, #3
 8002e74:	d909      	bls.n	8002e8a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002e7e:	f023 0303 	bic.w	r3, r3, #3
 8002e82:	1d1a      	adds	r2, r3, #4
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	659a      	str	r2, [r3, #88]	@ 0x58
 8002e88:	e007      	b.n	8002e9a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002e92:	f023 0303 	bic.w	r3, r3, #3
 8002e96:	687a      	ldr	r2, [r7, #4]
 8002e98:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	3714      	adds	r7, #20
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea8:	4770      	bx	lr
 8002eaa:	bf00      	nop
 8002eac:	aaaaaaab 	.word	0xaaaaaaab
 8002eb0:	0800e530 	.word	0x0800e530

08002eb4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b085      	sub	sp, #20
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ec4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	699b      	ldr	r3, [r3, #24]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d11f      	bne.n	8002f0e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	2b03      	cmp	r3, #3
 8002ed2:	d856      	bhi.n	8002f82 <DMA_CheckFifoParam+0xce>
 8002ed4:	a201      	add	r2, pc, #4	@ (adr r2, 8002edc <DMA_CheckFifoParam+0x28>)
 8002ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eda:	bf00      	nop
 8002edc:	08002eed 	.word	0x08002eed
 8002ee0:	08002eff 	.word	0x08002eff
 8002ee4:	08002eed 	.word	0x08002eed
 8002ee8:	08002f83 	.word	0x08002f83
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ef0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d046      	beq.n	8002f86 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002ef8:	2301      	movs	r3, #1
 8002efa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002efc:	e043      	b.n	8002f86 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f02:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002f06:	d140      	bne.n	8002f8a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002f08:	2301      	movs	r3, #1
 8002f0a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f0c:	e03d      	b.n	8002f8a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	699b      	ldr	r3, [r3, #24]
 8002f12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f16:	d121      	bne.n	8002f5c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002f18:	68bb      	ldr	r3, [r7, #8]
 8002f1a:	2b03      	cmp	r3, #3
 8002f1c:	d837      	bhi.n	8002f8e <DMA_CheckFifoParam+0xda>
 8002f1e:	a201      	add	r2, pc, #4	@ (adr r2, 8002f24 <DMA_CheckFifoParam+0x70>)
 8002f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f24:	08002f35 	.word	0x08002f35
 8002f28:	08002f3b 	.word	0x08002f3b
 8002f2c:	08002f35 	.word	0x08002f35
 8002f30:	08002f4d 	.word	0x08002f4d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	73fb      	strb	r3, [r7, #15]
      break;
 8002f38:	e030      	b.n	8002f9c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f3e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d025      	beq.n	8002f92 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f4a:	e022      	b.n	8002f92 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f50:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002f54:	d11f      	bne.n	8002f96 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
 8002f58:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002f5a:	e01c      	b.n	8002f96 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	2b02      	cmp	r3, #2
 8002f60:	d903      	bls.n	8002f6a <DMA_CheckFifoParam+0xb6>
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	2b03      	cmp	r3, #3
 8002f66:	d003      	beq.n	8002f70 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002f68:	e018      	b.n	8002f9c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	73fb      	strb	r3, [r7, #15]
      break;
 8002f6e:	e015      	b.n	8002f9c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f74:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d00e      	beq.n	8002f9a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	73fb      	strb	r3, [r7, #15]
      break;
 8002f80:	e00b      	b.n	8002f9a <DMA_CheckFifoParam+0xe6>
      break;
 8002f82:	bf00      	nop
 8002f84:	e00a      	b.n	8002f9c <DMA_CheckFifoParam+0xe8>
      break;
 8002f86:	bf00      	nop
 8002f88:	e008      	b.n	8002f9c <DMA_CheckFifoParam+0xe8>
      break;
 8002f8a:	bf00      	nop
 8002f8c:	e006      	b.n	8002f9c <DMA_CheckFifoParam+0xe8>
      break;
 8002f8e:	bf00      	nop
 8002f90:	e004      	b.n	8002f9c <DMA_CheckFifoParam+0xe8>
      break;
 8002f92:	bf00      	nop
 8002f94:	e002      	b.n	8002f9c <DMA_CheckFifoParam+0xe8>
      break;   
 8002f96:	bf00      	nop
 8002f98:	e000      	b.n	8002f9c <DMA_CheckFifoParam+0xe8>
      break;
 8002f9a:	bf00      	nop
    }
  } 
  
  return status; 
 8002f9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	3714      	adds	r7, #20
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr
 8002faa:	bf00      	nop

08002fac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b089      	sub	sp, #36	@ 0x24
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
 8002fb4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	61fb      	str	r3, [r7, #28]
 8002fc6:	e159      	b.n	800327c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002fc8:	2201      	movs	r2, #1
 8002fca:	69fb      	ldr	r3, [r7, #28]
 8002fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	697a      	ldr	r2, [r7, #20]
 8002fd8:	4013      	ands	r3, r2
 8002fda:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002fdc:	693a      	ldr	r2, [r7, #16]
 8002fde:	697b      	ldr	r3, [r7, #20]
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	f040 8148 	bne.w	8003276 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	f003 0303 	and.w	r3, r3, #3
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	d005      	beq.n	8002ffe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ffa:	2b02      	cmp	r3, #2
 8002ffc:	d130      	bne.n	8003060 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	689b      	ldr	r3, [r3, #8]
 8003002:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003004:	69fb      	ldr	r3, [r7, #28]
 8003006:	005b      	lsls	r3, r3, #1
 8003008:	2203      	movs	r2, #3
 800300a:	fa02 f303 	lsl.w	r3, r2, r3
 800300e:	43db      	mvns	r3, r3
 8003010:	69ba      	ldr	r2, [r7, #24]
 8003012:	4013      	ands	r3, r2
 8003014:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	68da      	ldr	r2, [r3, #12]
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	005b      	lsls	r3, r3, #1
 800301e:	fa02 f303 	lsl.w	r3, r2, r3
 8003022:	69ba      	ldr	r2, [r7, #24]
 8003024:	4313      	orrs	r3, r2
 8003026:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	69ba      	ldr	r2, [r7, #24]
 800302c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003034:	2201      	movs	r2, #1
 8003036:	69fb      	ldr	r3, [r7, #28]
 8003038:	fa02 f303 	lsl.w	r3, r2, r3
 800303c:	43db      	mvns	r3, r3
 800303e:	69ba      	ldr	r2, [r7, #24]
 8003040:	4013      	ands	r3, r2
 8003042:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	091b      	lsrs	r3, r3, #4
 800304a:	f003 0201 	and.w	r2, r3, #1
 800304e:	69fb      	ldr	r3, [r7, #28]
 8003050:	fa02 f303 	lsl.w	r3, r2, r3
 8003054:	69ba      	ldr	r2, [r7, #24]
 8003056:	4313      	orrs	r3, r2
 8003058:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	69ba      	ldr	r2, [r7, #24]
 800305e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	f003 0303 	and.w	r3, r3, #3
 8003068:	2b03      	cmp	r3, #3
 800306a:	d017      	beq.n	800309c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	68db      	ldr	r3, [r3, #12]
 8003070:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003072:	69fb      	ldr	r3, [r7, #28]
 8003074:	005b      	lsls	r3, r3, #1
 8003076:	2203      	movs	r2, #3
 8003078:	fa02 f303 	lsl.w	r3, r2, r3
 800307c:	43db      	mvns	r3, r3
 800307e:	69ba      	ldr	r2, [r7, #24]
 8003080:	4013      	ands	r3, r2
 8003082:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	689a      	ldr	r2, [r3, #8]
 8003088:	69fb      	ldr	r3, [r7, #28]
 800308a:	005b      	lsls	r3, r3, #1
 800308c:	fa02 f303 	lsl.w	r3, r2, r3
 8003090:	69ba      	ldr	r2, [r7, #24]
 8003092:	4313      	orrs	r3, r2
 8003094:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	69ba      	ldr	r2, [r7, #24]
 800309a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f003 0303 	and.w	r3, r3, #3
 80030a4:	2b02      	cmp	r3, #2
 80030a6:	d123      	bne.n	80030f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80030a8:	69fb      	ldr	r3, [r7, #28]
 80030aa:	08da      	lsrs	r2, r3, #3
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	3208      	adds	r2, #8
 80030b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80030b6:	69fb      	ldr	r3, [r7, #28]
 80030b8:	f003 0307 	and.w	r3, r3, #7
 80030bc:	009b      	lsls	r3, r3, #2
 80030be:	220f      	movs	r2, #15
 80030c0:	fa02 f303 	lsl.w	r3, r2, r3
 80030c4:	43db      	mvns	r3, r3
 80030c6:	69ba      	ldr	r2, [r7, #24]
 80030c8:	4013      	ands	r3, r2
 80030ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	691a      	ldr	r2, [r3, #16]
 80030d0:	69fb      	ldr	r3, [r7, #28]
 80030d2:	f003 0307 	and.w	r3, r3, #7
 80030d6:	009b      	lsls	r3, r3, #2
 80030d8:	fa02 f303 	lsl.w	r3, r2, r3
 80030dc:	69ba      	ldr	r2, [r7, #24]
 80030de:	4313      	orrs	r3, r2
 80030e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	08da      	lsrs	r2, r3, #3
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	3208      	adds	r2, #8
 80030ea:	69b9      	ldr	r1, [r7, #24]
 80030ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80030f6:	69fb      	ldr	r3, [r7, #28]
 80030f8:	005b      	lsls	r3, r3, #1
 80030fa:	2203      	movs	r2, #3
 80030fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003100:	43db      	mvns	r3, r3
 8003102:	69ba      	ldr	r2, [r7, #24]
 8003104:	4013      	ands	r3, r2
 8003106:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	f003 0203 	and.w	r2, r3, #3
 8003110:	69fb      	ldr	r3, [r7, #28]
 8003112:	005b      	lsls	r3, r3, #1
 8003114:	fa02 f303 	lsl.w	r3, r2, r3
 8003118:	69ba      	ldr	r2, [r7, #24]
 800311a:	4313      	orrs	r3, r2
 800311c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	69ba      	ldr	r2, [r7, #24]
 8003122:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800312c:	2b00      	cmp	r3, #0
 800312e:	f000 80a2 	beq.w	8003276 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003132:	2300      	movs	r3, #0
 8003134:	60fb      	str	r3, [r7, #12]
 8003136:	4b57      	ldr	r3, [pc, #348]	@ (8003294 <HAL_GPIO_Init+0x2e8>)
 8003138:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800313a:	4a56      	ldr	r2, [pc, #344]	@ (8003294 <HAL_GPIO_Init+0x2e8>)
 800313c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003140:	6453      	str	r3, [r2, #68]	@ 0x44
 8003142:	4b54      	ldr	r3, [pc, #336]	@ (8003294 <HAL_GPIO_Init+0x2e8>)
 8003144:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003146:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800314a:	60fb      	str	r3, [r7, #12]
 800314c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800314e:	4a52      	ldr	r2, [pc, #328]	@ (8003298 <HAL_GPIO_Init+0x2ec>)
 8003150:	69fb      	ldr	r3, [r7, #28]
 8003152:	089b      	lsrs	r3, r3, #2
 8003154:	3302      	adds	r3, #2
 8003156:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800315a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800315c:	69fb      	ldr	r3, [r7, #28]
 800315e:	f003 0303 	and.w	r3, r3, #3
 8003162:	009b      	lsls	r3, r3, #2
 8003164:	220f      	movs	r2, #15
 8003166:	fa02 f303 	lsl.w	r3, r2, r3
 800316a:	43db      	mvns	r3, r3
 800316c:	69ba      	ldr	r2, [r7, #24]
 800316e:	4013      	ands	r3, r2
 8003170:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	4a49      	ldr	r2, [pc, #292]	@ (800329c <HAL_GPIO_Init+0x2f0>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d019      	beq.n	80031ae <HAL_GPIO_Init+0x202>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	4a48      	ldr	r2, [pc, #288]	@ (80032a0 <HAL_GPIO_Init+0x2f4>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d013      	beq.n	80031aa <HAL_GPIO_Init+0x1fe>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	4a47      	ldr	r2, [pc, #284]	@ (80032a4 <HAL_GPIO_Init+0x2f8>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d00d      	beq.n	80031a6 <HAL_GPIO_Init+0x1fa>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	4a46      	ldr	r2, [pc, #280]	@ (80032a8 <HAL_GPIO_Init+0x2fc>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d007      	beq.n	80031a2 <HAL_GPIO_Init+0x1f6>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	4a45      	ldr	r2, [pc, #276]	@ (80032ac <HAL_GPIO_Init+0x300>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d101      	bne.n	800319e <HAL_GPIO_Init+0x1f2>
 800319a:	2304      	movs	r3, #4
 800319c:	e008      	b.n	80031b0 <HAL_GPIO_Init+0x204>
 800319e:	2307      	movs	r3, #7
 80031a0:	e006      	b.n	80031b0 <HAL_GPIO_Init+0x204>
 80031a2:	2303      	movs	r3, #3
 80031a4:	e004      	b.n	80031b0 <HAL_GPIO_Init+0x204>
 80031a6:	2302      	movs	r3, #2
 80031a8:	e002      	b.n	80031b0 <HAL_GPIO_Init+0x204>
 80031aa:	2301      	movs	r3, #1
 80031ac:	e000      	b.n	80031b0 <HAL_GPIO_Init+0x204>
 80031ae:	2300      	movs	r3, #0
 80031b0:	69fa      	ldr	r2, [r7, #28]
 80031b2:	f002 0203 	and.w	r2, r2, #3
 80031b6:	0092      	lsls	r2, r2, #2
 80031b8:	4093      	lsls	r3, r2
 80031ba:	69ba      	ldr	r2, [r7, #24]
 80031bc:	4313      	orrs	r3, r2
 80031be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80031c0:	4935      	ldr	r1, [pc, #212]	@ (8003298 <HAL_GPIO_Init+0x2ec>)
 80031c2:	69fb      	ldr	r3, [r7, #28]
 80031c4:	089b      	lsrs	r3, r3, #2
 80031c6:	3302      	adds	r3, #2
 80031c8:	69ba      	ldr	r2, [r7, #24]
 80031ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80031ce:	4b38      	ldr	r3, [pc, #224]	@ (80032b0 <HAL_GPIO_Init+0x304>)
 80031d0:	689b      	ldr	r3, [r3, #8]
 80031d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031d4:	693b      	ldr	r3, [r7, #16]
 80031d6:	43db      	mvns	r3, r3
 80031d8:	69ba      	ldr	r2, [r7, #24]
 80031da:	4013      	ands	r3, r2
 80031dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d003      	beq.n	80031f2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80031ea:	69ba      	ldr	r2, [r7, #24]
 80031ec:	693b      	ldr	r3, [r7, #16]
 80031ee:	4313      	orrs	r3, r2
 80031f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80031f2:	4a2f      	ldr	r2, [pc, #188]	@ (80032b0 <HAL_GPIO_Init+0x304>)
 80031f4:	69bb      	ldr	r3, [r7, #24]
 80031f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80031f8:	4b2d      	ldr	r3, [pc, #180]	@ (80032b0 <HAL_GPIO_Init+0x304>)
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	43db      	mvns	r3, r3
 8003202:	69ba      	ldr	r2, [r7, #24]
 8003204:	4013      	ands	r3, r2
 8003206:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003210:	2b00      	cmp	r3, #0
 8003212:	d003      	beq.n	800321c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003214:	69ba      	ldr	r2, [r7, #24]
 8003216:	693b      	ldr	r3, [r7, #16]
 8003218:	4313      	orrs	r3, r2
 800321a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800321c:	4a24      	ldr	r2, [pc, #144]	@ (80032b0 <HAL_GPIO_Init+0x304>)
 800321e:	69bb      	ldr	r3, [r7, #24]
 8003220:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003222:	4b23      	ldr	r3, [pc, #140]	@ (80032b0 <HAL_GPIO_Init+0x304>)
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	43db      	mvns	r3, r3
 800322c:	69ba      	ldr	r2, [r7, #24]
 800322e:	4013      	ands	r3, r2
 8003230:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800323a:	2b00      	cmp	r3, #0
 800323c:	d003      	beq.n	8003246 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800323e:	69ba      	ldr	r2, [r7, #24]
 8003240:	693b      	ldr	r3, [r7, #16]
 8003242:	4313      	orrs	r3, r2
 8003244:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003246:	4a1a      	ldr	r2, [pc, #104]	@ (80032b0 <HAL_GPIO_Init+0x304>)
 8003248:	69bb      	ldr	r3, [r7, #24]
 800324a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800324c:	4b18      	ldr	r3, [pc, #96]	@ (80032b0 <HAL_GPIO_Init+0x304>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003252:	693b      	ldr	r3, [r7, #16]
 8003254:	43db      	mvns	r3, r3
 8003256:	69ba      	ldr	r2, [r7, #24]
 8003258:	4013      	ands	r3, r2
 800325a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003264:	2b00      	cmp	r3, #0
 8003266:	d003      	beq.n	8003270 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003268:	69ba      	ldr	r2, [r7, #24]
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	4313      	orrs	r3, r2
 800326e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003270:	4a0f      	ldr	r2, [pc, #60]	@ (80032b0 <HAL_GPIO_Init+0x304>)
 8003272:	69bb      	ldr	r3, [r7, #24]
 8003274:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003276:	69fb      	ldr	r3, [r7, #28]
 8003278:	3301      	adds	r3, #1
 800327a:	61fb      	str	r3, [r7, #28]
 800327c:	69fb      	ldr	r3, [r7, #28]
 800327e:	2b0f      	cmp	r3, #15
 8003280:	f67f aea2 	bls.w	8002fc8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003284:	bf00      	nop
 8003286:	bf00      	nop
 8003288:	3724      	adds	r7, #36	@ 0x24
 800328a:	46bd      	mov	sp, r7
 800328c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003290:	4770      	bx	lr
 8003292:	bf00      	nop
 8003294:	40023800 	.word	0x40023800
 8003298:	40013800 	.word	0x40013800
 800329c:	40020000 	.word	0x40020000
 80032a0:	40020400 	.word	0x40020400
 80032a4:	40020800 	.word	0x40020800
 80032a8:	40020c00 	.word	0x40020c00
 80032ac:	40021000 	.word	0x40021000
 80032b0:	40013c00 	.word	0x40013c00

080032b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b083      	sub	sp, #12
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
 80032bc:	460b      	mov	r3, r1
 80032be:	807b      	strh	r3, [r7, #2]
 80032c0:	4613      	mov	r3, r2
 80032c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80032c4:	787b      	ldrb	r3, [r7, #1]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d003      	beq.n	80032d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032ca:	887a      	ldrh	r2, [r7, #2]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80032d0:	e003      	b.n	80032da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80032d2:	887b      	ldrh	r3, [r7, #2]
 80032d4:	041a      	lsls	r2, r3, #16
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	619a      	str	r2, [r3, #24]
}
 80032da:	bf00      	nop
 80032dc:	370c      	adds	r7, #12
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr
	...

080032e8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b084      	sub	sp, #16
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d101      	bne.n	80032fa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	e12b      	b.n	8003552 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003300:	b2db      	uxtb	r3, r3
 8003302:	2b00      	cmp	r3, #0
 8003304:	d106      	bne.n	8003314 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2200      	movs	r2, #0
 800330a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800330e:	6878      	ldr	r0, [r7, #4]
 8003310:	f7fe fc58 	bl	8001bc4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2224      	movs	r2, #36	@ 0x24
 8003318:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	681a      	ldr	r2, [r3, #0]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f022 0201 	bic.w	r2, r2, #1
 800332a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800333a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681a      	ldr	r2, [r3, #0]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800334a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800334c:	f003 f920 	bl	8006590 <HAL_RCC_GetPCLK1Freq>
 8003350:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	4a81      	ldr	r2, [pc, #516]	@ (800355c <HAL_I2C_Init+0x274>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d807      	bhi.n	800336c <HAL_I2C_Init+0x84>
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	4a80      	ldr	r2, [pc, #512]	@ (8003560 <HAL_I2C_Init+0x278>)
 8003360:	4293      	cmp	r3, r2
 8003362:	bf94      	ite	ls
 8003364:	2301      	movls	r3, #1
 8003366:	2300      	movhi	r3, #0
 8003368:	b2db      	uxtb	r3, r3
 800336a:	e006      	b.n	800337a <HAL_I2C_Init+0x92>
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	4a7d      	ldr	r2, [pc, #500]	@ (8003564 <HAL_I2C_Init+0x27c>)
 8003370:	4293      	cmp	r3, r2
 8003372:	bf94      	ite	ls
 8003374:	2301      	movls	r3, #1
 8003376:	2300      	movhi	r3, #0
 8003378:	b2db      	uxtb	r3, r3
 800337a:	2b00      	cmp	r3, #0
 800337c:	d001      	beq.n	8003382 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800337e:	2301      	movs	r3, #1
 8003380:	e0e7      	b.n	8003552 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	4a78      	ldr	r2, [pc, #480]	@ (8003568 <HAL_I2C_Init+0x280>)
 8003386:	fba2 2303 	umull	r2, r3, r2, r3
 800338a:	0c9b      	lsrs	r3, r3, #18
 800338c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	68ba      	ldr	r2, [r7, #8]
 800339e:	430a      	orrs	r2, r1
 80033a0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	6a1b      	ldr	r3, [r3, #32]
 80033a8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	4a6a      	ldr	r2, [pc, #424]	@ (800355c <HAL_I2C_Init+0x274>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d802      	bhi.n	80033bc <HAL_I2C_Init+0xd4>
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	3301      	adds	r3, #1
 80033ba:	e009      	b.n	80033d0 <HAL_I2C_Init+0xe8>
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80033c2:	fb02 f303 	mul.w	r3, r2, r3
 80033c6:	4a69      	ldr	r2, [pc, #420]	@ (800356c <HAL_I2C_Init+0x284>)
 80033c8:	fba2 2303 	umull	r2, r3, r2, r3
 80033cc:	099b      	lsrs	r3, r3, #6
 80033ce:	3301      	adds	r3, #1
 80033d0:	687a      	ldr	r2, [r7, #4]
 80033d2:	6812      	ldr	r2, [r2, #0]
 80033d4:	430b      	orrs	r3, r1
 80033d6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	69db      	ldr	r3, [r3, #28]
 80033de:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80033e2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	495c      	ldr	r1, [pc, #368]	@ (800355c <HAL_I2C_Init+0x274>)
 80033ec:	428b      	cmp	r3, r1
 80033ee:	d819      	bhi.n	8003424 <HAL_I2C_Init+0x13c>
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	1e59      	subs	r1, r3, #1
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	005b      	lsls	r3, r3, #1
 80033fa:	fbb1 f3f3 	udiv	r3, r1, r3
 80033fe:	1c59      	adds	r1, r3, #1
 8003400:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003404:	400b      	ands	r3, r1
 8003406:	2b00      	cmp	r3, #0
 8003408:	d00a      	beq.n	8003420 <HAL_I2C_Init+0x138>
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	1e59      	subs	r1, r3, #1
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	005b      	lsls	r3, r3, #1
 8003414:	fbb1 f3f3 	udiv	r3, r1, r3
 8003418:	3301      	adds	r3, #1
 800341a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800341e:	e051      	b.n	80034c4 <HAL_I2C_Init+0x1dc>
 8003420:	2304      	movs	r3, #4
 8003422:	e04f      	b.n	80034c4 <HAL_I2C_Init+0x1dc>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d111      	bne.n	8003450 <HAL_I2C_Init+0x168>
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	1e58      	subs	r0, r3, #1
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6859      	ldr	r1, [r3, #4]
 8003434:	460b      	mov	r3, r1
 8003436:	005b      	lsls	r3, r3, #1
 8003438:	440b      	add	r3, r1
 800343a:	fbb0 f3f3 	udiv	r3, r0, r3
 800343e:	3301      	adds	r3, #1
 8003440:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003444:	2b00      	cmp	r3, #0
 8003446:	bf0c      	ite	eq
 8003448:	2301      	moveq	r3, #1
 800344a:	2300      	movne	r3, #0
 800344c:	b2db      	uxtb	r3, r3
 800344e:	e012      	b.n	8003476 <HAL_I2C_Init+0x18e>
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	1e58      	subs	r0, r3, #1
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6859      	ldr	r1, [r3, #4]
 8003458:	460b      	mov	r3, r1
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	440b      	add	r3, r1
 800345e:	0099      	lsls	r1, r3, #2
 8003460:	440b      	add	r3, r1
 8003462:	fbb0 f3f3 	udiv	r3, r0, r3
 8003466:	3301      	adds	r3, #1
 8003468:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800346c:	2b00      	cmp	r3, #0
 800346e:	bf0c      	ite	eq
 8003470:	2301      	moveq	r3, #1
 8003472:	2300      	movne	r3, #0
 8003474:	b2db      	uxtb	r3, r3
 8003476:	2b00      	cmp	r3, #0
 8003478:	d001      	beq.n	800347e <HAL_I2C_Init+0x196>
 800347a:	2301      	movs	r3, #1
 800347c:	e022      	b.n	80034c4 <HAL_I2C_Init+0x1dc>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d10e      	bne.n	80034a4 <HAL_I2C_Init+0x1bc>
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	1e58      	subs	r0, r3, #1
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6859      	ldr	r1, [r3, #4]
 800348e:	460b      	mov	r3, r1
 8003490:	005b      	lsls	r3, r3, #1
 8003492:	440b      	add	r3, r1
 8003494:	fbb0 f3f3 	udiv	r3, r0, r3
 8003498:	3301      	adds	r3, #1
 800349a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800349e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80034a2:	e00f      	b.n	80034c4 <HAL_I2C_Init+0x1dc>
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	1e58      	subs	r0, r3, #1
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6859      	ldr	r1, [r3, #4]
 80034ac:	460b      	mov	r3, r1
 80034ae:	009b      	lsls	r3, r3, #2
 80034b0:	440b      	add	r3, r1
 80034b2:	0099      	lsls	r1, r3, #2
 80034b4:	440b      	add	r3, r1
 80034b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80034ba:	3301      	adds	r3, #1
 80034bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034c0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80034c4:	6879      	ldr	r1, [r7, #4]
 80034c6:	6809      	ldr	r1, [r1, #0]
 80034c8:	4313      	orrs	r3, r2
 80034ca:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	69da      	ldr	r2, [r3, #28]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6a1b      	ldr	r3, [r3, #32]
 80034de:	431a      	orrs	r2, r3
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	430a      	orrs	r2, r1
 80034e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80034f2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80034f6:	687a      	ldr	r2, [r7, #4]
 80034f8:	6911      	ldr	r1, [r2, #16]
 80034fa:	687a      	ldr	r2, [r7, #4]
 80034fc:	68d2      	ldr	r2, [r2, #12]
 80034fe:	4311      	orrs	r1, r2
 8003500:	687a      	ldr	r2, [r7, #4]
 8003502:	6812      	ldr	r2, [r2, #0]
 8003504:	430b      	orrs	r3, r1
 8003506:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	68db      	ldr	r3, [r3, #12]
 800350e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	695a      	ldr	r2, [r3, #20]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	699b      	ldr	r3, [r3, #24]
 800351a:	431a      	orrs	r2, r3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	430a      	orrs	r2, r1
 8003522:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	681a      	ldr	r2, [r3, #0]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f042 0201 	orr.w	r2, r2, #1
 8003532:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2200      	movs	r2, #0
 8003538:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2220      	movs	r2, #32
 800353e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2200      	movs	r2, #0
 8003546:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2200      	movs	r2, #0
 800354c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003550:	2300      	movs	r3, #0
}
 8003552:	4618      	mov	r0, r3
 8003554:	3710      	adds	r7, #16
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	000186a0 	.word	0x000186a0
 8003560:	001e847f 	.word	0x001e847f
 8003564:	003d08ff 	.word	0x003d08ff
 8003568:	431bde83 	.word	0x431bde83
 800356c:	10624dd3 	.word	0x10624dd3

08003570 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8003570:	b480      	push	{r7}
 8003572:	b083      	sub	sp, #12
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	695b      	ldr	r3, [r3, #20]
 800357e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003582:	2b80      	cmp	r3, #128	@ 0x80
 8003584:	d103      	bne.n	800358e <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	2200      	movs	r2, #0
 800358c:	611a      	str	r2, [r3, #16]
  }
}
 800358e:	bf00      	nop
 8003590:	370c      	adds	r7, #12
 8003592:	46bd      	mov	sp, r7
 8003594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003598:	4770      	bx	lr
	...

0800359c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b088      	sub	sp, #32
 80035a0:	af02      	add	r7, sp, #8
 80035a2:	60f8      	str	r0, [r7, #12]
 80035a4:	607a      	str	r2, [r7, #4]
 80035a6:	461a      	mov	r2, r3
 80035a8:	460b      	mov	r3, r1
 80035aa:	817b      	strh	r3, [r7, #10]
 80035ac:	4613      	mov	r3, r2
 80035ae:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80035b0:	f7fe ffda 	bl	8002568 <HAL_GetTick>
 80035b4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	2b20      	cmp	r3, #32
 80035c0:	f040 80e0 	bne.w	8003784 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	9300      	str	r3, [sp, #0]
 80035c8:	2319      	movs	r3, #25
 80035ca:	2201      	movs	r2, #1
 80035cc:	4970      	ldr	r1, [pc, #448]	@ (8003790 <HAL_I2C_Master_Transmit+0x1f4>)
 80035ce:	68f8      	ldr	r0, [r7, #12]
 80035d0:	f002 f8ea 	bl	80057a8 <I2C_WaitOnFlagUntilTimeout>
 80035d4:	4603      	mov	r3, r0
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d001      	beq.n	80035de <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80035da:	2302      	movs	r3, #2
 80035dc:	e0d3      	b.n	8003786 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035e4:	2b01      	cmp	r3, #1
 80035e6:	d101      	bne.n	80035ec <HAL_I2C_Master_Transmit+0x50>
 80035e8:	2302      	movs	r3, #2
 80035ea:	e0cc      	b.n	8003786 <HAL_I2C_Master_Transmit+0x1ea>
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2201      	movs	r2, #1
 80035f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f003 0301 	and.w	r3, r3, #1
 80035fe:	2b01      	cmp	r3, #1
 8003600:	d007      	beq.n	8003612 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f042 0201 	orr.w	r2, r2, #1
 8003610:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003620:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2221      	movs	r2, #33	@ 0x21
 8003626:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	2210      	movs	r2, #16
 800362e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2200      	movs	r2, #0
 8003636:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	687a      	ldr	r2, [r7, #4]
 800363c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	893a      	ldrh	r2, [r7, #8]
 8003642:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003648:	b29a      	uxth	r2, r3
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	4a50      	ldr	r2, [pc, #320]	@ (8003794 <HAL_I2C_Master_Transmit+0x1f8>)
 8003652:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003654:	8979      	ldrh	r1, [r7, #10]
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	6a3a      	ldr	r2, [r7, #32]
 800365a:	68f8      	ldr	r0, [r7, #12]
 800365c:	f001 feac 	bl	80053b8 <I2C_MasterRequestWrite>
 8003660:	4603      	mov	r3, r0
 8003662:	2b00      	cmp	r3, #0
 8003664:	d001      	beq.n	800366a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003666:	2301      	movs	r3, #1
 8003668:	e08d      	b.n	8003786 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800366a:	2300      	movs	r3, #0
 800366c:	613b      	str	r3, [r7, #16]
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	695b      	ldr	r3, [r3, #20]
 8003674:	613b      	str	r3, [r7, #16]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	699b      	ldr	r3, [r3, #24]
 800367c:	613b      	str	r3, [r7, #16]
 800367e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003680:	e066      	b.n	8003750 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003682:	697a      	ldr	r2, [r7, #20]
 8003684:	6a39      	ldr	r1, [r7, #32]
 8003686:	68f8      	ldr	r0, [r7, #12]
 8003688:	f002 f9a8 	bl	80059dc <I2C_WaitOnTXEFlagUntilTimeout>
 800368c:	4603      	mov	r3, r0
 800368e:	2b00      	cmp	r3, #0
 8003690:	d00d      	beq.n	80036ae <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003696:	2b04      	cmp	r3, #4
 8003698:	d107      	bne.n	80036aa <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036a8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	e06b      	b.n	8003786 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036b2:	781a      	ldrb	r2, [r3, #0]
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036be:	1c5a      	adds	r2, r3, #1
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036c8:	b29b      	uxth	r3, r3
 80036ca:	3b01      	subs	r3, #1
 80036cc:	b29a      	uxth	r2, r3
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036d6:	3b01      	subs	r3, #1
 80036d8:	b29a      	uxth	r2, r3
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	695b      	ldr	r3, [r3, #20]
 80036e4:	f003 0304 	and.w	r3, r3, #4
 80036e8:	2b04      	cmp	r3, #4
 80036ea:	d11b      	bne.n	8003724 <HAL_I2C_Master_Transmit+0x188>
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d017      	beq.n	8003724 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f8:	781a      	ldrb	r2, [r3, #0]
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003704:	1c5a      	adds	r2, r3, #1
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800370e:	b29b      	uxth	r3, r3
 8003710:	3b01      	subs	r3, #1
 8003712:	b29a      	uxth	r2, r3
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800371c:	3b01      	subs	r3, #1
 800371e:	b29a      	uxth	r2, r3
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003724:	697a      	ldr	r2, [r7, #20]
 8003726:	6a39      	ldr	r1, [r7, #32]
 8003728:	68f8      	ldr	r0, [r7, #12]
 800372a:	f002 f99f 	bl	8005a6c <I2C_WaitOnBTFFlagUntilTimeout>
 800372e:	4603      	mov	r3, r0
 8003730:	2b00      	cmp	r3, #0
 8003732:	d00d      	beq.n	8003750 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003738:	2b04      	cmp	r3, #4
 800373a:	d107      	bne.n	800374c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	681a      	ldr	r2, [r3, #0]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800374a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800374c:	2301      	movs	r3, #1
 800374e:	e01a      	b.n	8003786 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003754:	2b00      	cmp	r3, #0
 8003756:	d194      	bne.n	8003682 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	681a      	ldr	r2, [r3, #0]
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003766:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2220      	movs	r2, #32
 800376c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2200      	movs	r2, #0
 8003774:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2200      	movs	r2, #0
 800377c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003780:	2300      	movs	r3, #0
 8003782:	e000      	b.n	8003786 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003784:	2302      	movs	r3, #2
  }
}
 8003786:	4618      	mov	r0, r3
 8003788:	3718      	adds	r7, #24
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop
 8003790:	00100002 	.word	0x00100002
 8003794:	ffff0000 	.word	0xffff0000

08003798 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b08c      	sub	sp, #48	@ 0x30
 800379c:	af02      	add	r7, sp, #8
 800379e:	60f8      	str	r0, [r7, #12]
 80037a0:	607a      	str	r2, [r7, #4]
 80037a2:	461a      	mov	r2, r3
 80037a4:	460b      	mov	r3, r1
 80037a6:	817b      	strh	r3, [r7, #10]
 80037a8:	4613      	mov	r3, r2
 80037aa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80037ac:	f7fe fedc 	bl	8002568 <HAL_GetTick>
 80037b0:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	2b20      	cmp	r3, #32
 80037bc:	f040 8217 	bne.w	8003bee <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80037c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037c2:	9300      	str	r3, [sp, #0]
 80037c4:	2319      	movs	r3, #25
 80037c6:	2201      	movs	r2, #1
 80037c8:	497c      	ldr	r1, [pc, #496]	@ (80039bc <HAL_I2C_Master_Receive+0x224>)
 80037ca:	68f8      	ldr	r0, [r7, #12]
 80037cc:	f001 ffec 	bl	80057a8 <I2C_WaitOnFlagUntilTimeout>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d001      	beq.n	80037da <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80037d6:	2302      	movs	r3, #2
 80037d8:	e20a      	b.n	8003bf0 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d101      	bne.n	80037e8 <HAL_I2C_Master_Receive+0x50>
 80037e4:	2302      	movs	r3, #2
 80037e6:	e203      	b.n	8003bf0 <HAL_I2C_Master_Receive+0x458>
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	2201      	movs	r2, #1
 80037ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f003 0301 	and.w	r3, r3, #1
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	d007      	beq.n	800380e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f042 0201 	orr.w	r2, r2, #1
 800380c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800381c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2222      	movs	r2, #34	@ 0x22
 8003822:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2210      	movs	r2, #16
 800382a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2200      	movs	r2, #0
 8003832:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	893a      	ldrh	r2, [r7, #8]
 800383e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003844:	b29a      	uxth	r2, r3
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	4a5c      	ldr	r2, [pc, #368]	@ (80039c0 <HAL_I2C_Master_Receive+0x228>)
 800384e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003850:	8979      	ldrh	r1, [r7, #10]
 8003852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003854:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003856:	68f8      	ldr	r0, [r7, #12]
 8003858:	f001 fe30 	bl	80054bc <I2C_MasterRequestRead>
 800385c:	4603      	mov	r3, r0
 800385e:	2b00      	cmp	r3, #0
 8003860:	d001      	beq.n	8003866 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e1c4      	b.n	8003bf0 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800386a:	2b00      	cmp	r3, #0
 800386c:	d113      	bne.n	8003896 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800386e:	2300      	movs	r3, #0
 8003870:	623b      	str	r3, [r7, #32]
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	695b      	ldr	r3, [r3, #20]
 8003878:	623b      	str	r3, [r7, #32]
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	699b      	ldr	r3, [r3, #24]
 8003880:	623b      	str	r3, [r7, #32]
 8003882:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003892:	601a      	str	r2, [r3, #0]
 8003894:	e198      	b.n	8003bc8 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800389a:	2b01      	cmp	r3, #1
 800389c:	d11b      	bne.n	80038d6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	681a      	ldr	r2, [r3, #0]
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038ac:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038ae:	2300      	movs	r3, #0
 80038b0:	61fb      	str	r3, [r7, #28]
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	695b      	ldr	r3, [r3, #20]
 80038b8:	61fb      	str	r3, [r7, #28]
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	699b      	ldr	r3, [r3, #24]
 80038c0:	61fb      	str	r3, [r7, #28]
 80038c2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038d2:	601a      	str	r2, [r3, #0]
 80038d4:	e178      	b.n	8003bc8 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038da:	2b02      	cmp	r3, #2
 80038dc:	d11b      	bne.n	8003916 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038ec:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80038fc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038fe:	2300      	movs	r3, #0
 8003900:	61bb      	str	r3, [r7, #24]
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	695b      	ldr	r3, [r3, #20]
 8003908:	61bb      	str	r3, [r7, #24]
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	699b      	ldr	r3, [r3, #24]
 8003910:	61bb      	str	r3, [r7, #24]
 8003912:	69bb      	ldr	r3, [r7, #24]
 8003914:	e158      	b.n	8003bc8 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003924:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003926:	2300      	movs	r3, #0
 8003928:	617b      	str	r3, [r7, #20]
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	695b      	ldr	r3, [r3, #20]
 8003930:	617b      	str	r3, [r7, #20]
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	699b      	ldr	r3, [r3, #24]
 8003938:	617b      	str	r3, [r7, #20]
 800393a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800393c:	e144      	b.n	8003bc8 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003942:	2b03      	cmp	r3, #3
 8003944:	f200 80f1 	bhi.w	8003b2a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800394c:	2b01      	cmp	r3, #1
 800394e:	d123      	bne.n	8003998 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003950:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003952:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003954:	68f8      	ldr	r0, [r7, #12]
 8003956:	f002 f903 	bl	8005b60 <I2C_WaitOnRXNEFlagUntilTimeout>
 800395a:	4603      	mov	r3, r0
 800395c:	2b00      	cmp	r3, #0
 800395e:	d001      	beq.n	8003964 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8003960:	2301      	movs	r3, #1
 8003962:	e145      	b.n	8003bf0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	691a      	ldr	r2, [r3, #16]
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800396e:	b2d2      	uxtb	r2, r2
 8003970:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003976:	1c5a      	adds	r2, r3, #1
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003980:	3b01      	subs	r3, #1
 8003982:	b29a      	uxth	r2, r3
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800398c:	b29b      	uxth	r3, r3
 800398e:	3b01      	subs	r3, #1
 8003990:	b29a      	uxth	r2, r3
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003996:	e117      	b.n	8003bc8 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800399c:	2b02      	cmp	r3, #2
 800399e:	d14e      	bne.n	8003a3e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80039a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039a2:	9300      	str	r3, [sp, #0]
 80039a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039a6:	2200      	movs	r2, #0
 80039a8:	4906      	ldr	r1, [pc, #24]	@ (80039c4 <HAL_I2C_Master_Receive+0x22c>)
 80039aa:	68f8      	ldr	r0, [r7, #12]
 80039ac:	f001 fefc 	bl	80057a8 <I2C_WaitOnFlagUntilTimeout>
 80039b0:	4603      	mov	r3, r0
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d008      	beq.n	80039c8 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	e11a      	b.n	8003bf0 <HAL_I2C_Master_Receive+0x458>
 80039ba:	bf00      	nop
 80039bc:	00100002 	.word	0x00100002
 80039c0:	ffff0000 	.word	0xffff0000
 80039c4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	691a      	ldr	r2, [r3, #16]
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039e2:	b2d2      	uxtb	r2, r2
 80039e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039ea:	1c5a      	adds	r2, r3, #1
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039f4:	3b01      	subs	r3, #1
 80039f6:	b29a      	uxth	r2, r3
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a00:	b29b      	uxth	r3, r3
 8003a02:	3b01      	subs	r3, #1
 8003a04:	b29a      	uxth	r2, r3
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	691a      	ldr	r2, [r3, #16]
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a14:	b2d2      	uxtb	r2, r2
 8003a16:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a1c:	1c5a      	adds	r2, r3, #1
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a26:	3b01      	subs	r3, #1
 8003a28:	b29a      	uxth	r2, r3
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a32:	b29b      	uxth	r3, r3
 8003a34:	3b01      	subs	r3, #1
 8003a36:	b29a      	uxth	r2, r3
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003a3c:	e0c4      	b.n	8003bc8 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a40:	9300      	str	r3, [sp, #0]
 8003a42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a44:	2200      	movs	r2, #0
 8003a46:	496c      	ldr	r1, [pc, #432]	@ (8003bf8 <HAL_I2C_Master_Receive+0x460>)
 8003a48:	68f8      	ldr	r0, [r7, #12]
 8003a4a:	f001 fead 	bl	80057a8 <I2C_WaitOnFlagUntilTimeout>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d001      	beq.n	8003a58 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8003a54:	2301      	movs	r3, #1
 8003a56:	e0cb      	b.n	8003bf0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a66:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	691a      	ldr	r2, [r3, #16]
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a72:	b2d2      	uxtb	r2, r2
 8003a74:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a7a:	1c5a      	adds	r2, r3, #1
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a84:	3b01      	subs	r3, #1
 8003a86:	b29a      	uxth	r2, r3
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a90:	b29b      	uxth	r3, r3
 8003a92:	3b01      	subs	r3, #1
 8003a94:	b29a      	uxth	r2, r3
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a9c:	9300      	str	r3, [sp, #0]
 8003a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	4955      	ldr	r1, [pc, #340]	@ (8003bf8 <HAL_I2C_Master_Receive+0x460>)
 8003aa4:	68f8      	ldr	r0, [r7, #12]
 8003aa6:	f001 fe7f 	bl	80057a8 <I2C_WaitOnFlagUntilTimeout>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d001      	beq.n	8003ab4 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e09d      	b.n	8003bf0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681a      	ldr	r2, [r3, #0]
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ac2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	691a      	ldr	r2, [r3, #16]
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ace:	b2d2      	uxtb	r2, r2
 8003ad0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ad6:	1c5a      	adds	r2, r3, #1
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ae0:	3b01      	subs	r3, #1
 8003ae2:	b29a      	uxth	r2, r3
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003aec:	b29b      	uxth	r3, r3
 8003aee:	3b01      	subs	r3, #1
 8003af0:	b29a      	uxth	r2, r3
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	691a      	ldr	r2, [r3, #16]
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b00:	b2d2      	uxtb	r2, r2
 8003b02:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b08:	1c5a      	adds	r2, r3, #1
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b12:	3b01      	subs	r3, #1
 8003b14:	b29a      	uxth	r2, r3
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b1e:	b29b      	uxth	r3, r3
 8003b20:	3b01      	subs	r3, #1
 8003b22:	b29a      	uxth	r2, r3
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003b28:	e04e      	b.n	8003bc8 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b2c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003b2e:	68f8      	ldr	r0, [r7, #12]
 8003b30:	f002 f816 	bl	8005b60 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003b34:	4603      	mov	r3, r0
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d001      	beq.n	8003b3e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	e058      	b.n	8003bf0 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	691a      	ldr	r2, [r3, #16]
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b48:	b2d2      	uxtb	r2, r2
 8003b4a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b50:	1c5a      	adds	r2, r3, #1
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b5a:	3b01      	subs	r3, #1
 8003b5c:	b29a      	uxth	r2, r3
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b66:	b29b      	uxth	r3, r3
 8003b68:	3b01      	subs	r3, #1
 8003b6a:	b29a      	uxth	r2, r3
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	695b      	ldr	r3, [r3, #20]
 8003b76:	f003 0304 	and.w	r3, r3, #4
 8003b7a:	2b04      	cmp	r3, #4
 8003b7c:	d124      	bne.n	8003bc8 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b82:	2b03      	cmp	r3, #3
 8003b84:	d107      	bne.n	8003b96 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b94:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	691a      	ldr	r2, [r3, #16]
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ba0:	b2d2      	uxtb	r2, r2
 8003ba2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ba8:	1c5a      	adds	r2, r3, #1
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bb2:	3b01      	subs	r3, #1
 8003bb4:	b29a      	uxth	r2, r3
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bbe:	b29b      	uxth	r3, r3
 8003bc0:	3b01      	subs	r3, #1
 8003bc2:	b29a      	uxth	r2, r3
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	f47f aeb6 	bne.w	800393e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	2220      	movs	r2, #32
 8003bd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	2200      	movs	r2, #0
 8003be6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003bea:	2300      	movs	r3, #0
 8003bec:	e000      	b.n	8003bf0 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003bee:	2302      	movs	r3, #2
  }
}
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	3728      	adds	r7, #40	@ 0x28
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	bd80      	pop	{r7, pc}
 8003bf8:	00010004 	.word	0x00010004

08003bfc <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b088      	sub	sp, #32
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003c04:	2300      	movs	r3, #0
 8003c06:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c14:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003c1c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c24:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003c26:	7bfb      	ldrb	r3, [r7, #15]
 8003c28:	2b10      	cmp	r3, #16
 8003c2a:	d003      	beq.n	8003c34 <HAL_I2C_EV_IRQHandler+0x38>
 8003c2c:	7bfb      	ldrb	r3, [r7, #15]
 8003c2e:	2b40      	cmp	r3, #64	@ 0x40
 8003c30:	f040 80b1 	bne.w	8003d96 <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	699b      	ldr	r3, [r3, #24]
 8003c3a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	695b      	ldr	r3, [r3, #20]
 8003c42:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	f003 0301 	and.w	r3, r3, #1
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d10d      	bne.n	8003c6a <HAL_I2C_EV_IRQHandler+0x6e>
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8003c54:	d003      	beq.n	8003c5e <HAL_I2C_EV_IRQHandler+0x62>
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8003c5c:	d101      	bne.n	8003c62 <HAL_I2C_EV_IRQHandler+0x66>
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e000      	b.n	8003c64 <HAL_I2C_EV_IRQHandler+0x68>
 8003c62:	2300      	movs	r3, #0
 8003c64:	2b01      	cmp	r3, #1
 8003c66:	f000 8114 	beq.w	8003e92 <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c6a:	69fb      	ldr	r3, [r7, #28]
 8003c6c:	f003 0301 	and.w	r3, r3, #1
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d00b      	beq.n	8003c8c <HAL_I2C_EV_IRQHandler+0x90>
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d006      	beq.n	8003c8c <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003c7e:	6878      	ldr	r0, [r7, #4]
 8003c80:	f001 fffa 	bl	8005c78 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003c84:	6878      	ldr	r0, [r7, #4]
 8003c86:	f000 fd7a 	bl	800477e <I2C_Master_SB>
 8003c8a:	e083      	b.n	8003d94 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c8c:	69fb      	ldr	r3, [r7, #28]
 8003c8e:	f003 0308 	and.w	r3, r3, #8
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d008      	beq.n	8003ca8 <HAL_I2C_EV_IRQHandler+0xac>
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d003      	beq.n	8003ca8 <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 8003ca0:	6878      	ldr	r0, [r7, #4]
 8003ca2:	f000 fdf2 	bl	800488a <I2C_Master_ADD10>
 8003ca6:	e075      	b.n	8003d94 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ca8:	69fb      	ldr	r3, [r7, #28]
 8003caa:	f003 0302 	and.w	r3, r3, #2
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d008      	beq.n	8003cc4 <HAL_I2C_EV_IRQHandler+0xc8>
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d003      	beq.n	8003cc4 <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 8003cbc:	6878      	ldr	r0, [r7, #4]
 8003cbe:	f000 fe0e 	bl	80048de <I2C_Master_ADDR>
 8003cc2:	e067      	b.n	8003d94 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003cc4:	69bb      	ldr	r3, [r7, #24]
 8003cc6:	f003 0304 	and.w	r3, r3, #4
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d036      	beq.n	8003d3c <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003cd8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003cdc:	f000 80db 	beq.w	8003e96 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003ce0:	69fb      	ldr	r3, [r7, #28]
 8003ce2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d00d      	beq.n	8003d06 <HAL_I2C_EV_IRQHandler+0x10a>
 8003cea:	697b      	ldr	r3, [r7, #20]
 8003cec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d008      	beq.n	8003d06 <HAL_I2C_EV_IRQHandler+0x10a>
 8003cf4:	69fb      	ldr	r3, [r7, #28]
 8003cf6:	f003 0304 	and.w	r3, r3, #4
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d103      	bne.n	8003d06 <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003cfe:	6878      	ldr	r0, [r7, #4]
 8003d00:	f000 f9d6 	bl	80040b0 <I2C_MasterTransmit_TXE>
 8003d04:	e046      	b.n	8003d94 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d06:	69fb      	ldr	r3, [r7, #28]
 8003d08:	f003 0304 	and.w	r3, r3, #4
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	f000 80c2 	beq.w	8003e96 <HAL_I2C_EV_IRQHandler+0x29a>
 8003d12:	697b      	ldr	r3, [r7, #20]
 8003d14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	f000 80bc 	beq.w	8003e96 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003d1e:	7bbb      	ldrb	r3, [r7, #14]
 8003d20:	2b21      	cmp	r3, #33	@ 0x21
 8003d22:	d103      	bne.n	8003d2c <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003d24:	6878      	ldr	r0, [r7, #4]
 8003d26:	f000 fa5f 	bl	80041e8 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d2a:	e0b4      	b.n	8003e96 <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003d2c:	7bfb      	ldrb	r3, [r7, #15]
 8003d2e:	2b40      	cmp	r3, #64	@ 0x40
 8003d30:	f040 80b1 	bne.w	8003e96 <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003d34:	6878      	ldr	r0, [r7, #4]
 8003d36:	f000 facd 	bl	80042d4 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d3a:	e0ac      	b.n	8003e96 <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d46:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d4a:	f000 80a4 	beq.w	8003e96 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d4e:	69fb      	ldr	r3, [r7, #28]
 8003d50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d00d      	beq.n	8003d74 <HAL_I2C_EV_IRQHandler+0x178>
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d008      	beq.n	8003d74 <HAL_I2C_EV_IRQHandler+0x178>
 8003d62:	69fb      	ldr	r3, [r7, #28]
 8003d64:	f003 0304 	and.w	r3, r3, #4
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d103      	bne.n	8003d74 <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003d6c:	6878      	ldr	r0, [r7, #4]
 8003d6e:	f000 fb49 	bl	8004404 <I2C_MasterReceive_RXNE>
 8003d72:	e00f      	b.n	8003d94 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d74:	69fb      	ldr	r3, [r7, #28]
 8003d76:	f003 0304 	and.w	r3, r3, #4
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	f000 808b 	beq.w	8003e96 <HAL_I2C_EV_IRQHandler+0x29a>
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	f000 8085 	beq.w	8003e96 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003d8c:	6878      	ldr	r0, [r7, #4]
 8003d8e:	f000 fc01 	bl	8004594 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d92:	e080      	b.n	8003e96 <HAL_I2C_EV_IRQHandler+0x29a>
 8003d94:	e07f      	b.n	8003e96 <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d004      	beq.n	8003da8 <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	695b      	ldr	r3, [r3, #20]
 8003da4:	61fb      	str	r3, [r7, #28]
 8003da6:	e007      	b.n	8003db8 <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	699b      	ldr	r3, [r3, #24]
 8003dae:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	695b      	ldr	r3, [r3, #20]
 8003db6:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003db8:	69fb      	ldr	r3, [r7, #28]
 8003dba:	f003 0302 	and.w	r3, r3, #2
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d011      	beq.n	8003de6 <HAL_I2C_EV_IRQHandler+0x1ea>
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d00c      	beq.n	8003de6 <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d003      	beq.n	8003ddc <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	699b      	ldr	r3, [r3, #24]
 8003dda:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003ddc:	69b9      	ldr	r1, [r7, #24]
 8003dde:	6878      	ldr	r0, [r7, #4]
 8003de0:	f000 ffcc 	bl	8004d7c <I2C_Slave_ADDR>
 8003de4:	e05a      	b.n	8003e9c <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003de6:	69fb      	ldr	r3, [r7, #28]
 8003de8:	f003 0310 	and.w	r3, r3, #16
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d008      	beq.n	8003e02 <HAL_I2C_EV_IRQHandler+0x206>
 8003df0:	697b      	ldr	r3, [r7, #20]
 8003df2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d003      	beq.n	8003e02 <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 8003dfa:	6878      	ldr	r0, [r7, #4]
 8003dfc:	f001 f806 	bl	8004e0c <I2C_Slave_STOPF>
 8003e00:	e04c      	b.n	8003e9c <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003e02:	7bbb      	ldrb	r3, [r7, #14]
 8003e04:	2b21      	cmp	r3, #33	@ 0x21
 8003e06:	d002      	beq.n	8003e0e <HAL_I2C_EV_IRQHandler+0x212>
 8003e08:	7bbb      	ldrb	r3, [r7, #14]
 8003e0a:	2b29      	cmp	r3, #41	@ 0x29
 8003e0c:	d120      	bne.n	8003e50 <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003e0e:	69fb      	ldr	r3, [r7, #28]
 8003e10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d00d      	beq.n	8003e34 <HAL_I2C_EV_IRQHandler+0x238>
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d008      	beq.n	8003e34 <HAL_I2C_EV_IRQHandler+0x238>
 8003e22:	69fb      	ldr	r3, [r7, #28]
 8003e24:	f003 0304 	and.w	r3, r3, #4
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d103      	bne.n	8003e34 <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003e2c:	6878      	ldr	r0, [r7, #4]
 8003e2e:	f000 fee7 	bl	8004c00 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003e32:	e032      	b.n	8003e9a <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003e34:	69fb      	ldr	r3, [r7, #28]
 8003e36:	f003 0304 	and.w	r3, r3, #4
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d02d      	beq.n	8003e9a <HAL_I2C_EV_IRQHandler+0x29e>
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d028      	beq.n	8003e9a <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003e48:	6878      	ldr	r0, [r7, #4]
 8003e4a:	f000 ff16 	bl	8004c7a <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003e4e:	e024      	b.n	8003e9a <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003e50:	69fb      	ldr	r3, [r7, #28]
 8003e52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d00d      	beq.n	8003e76 <HAL_I2C_EV_IRQHandler+0x27a>
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d008      	beq.n	8003e76 <HAL_I2C_EV_IRQHandler+0x27a>
 8003e64:	69fb      	ldr	r3, [r7, #28]
 8003e66:	f003 0304 	and.w	r3, r3, #4
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d103      	bne.n	8003e76 <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003e6e:	6878      	ldr	r0, [r7, #4]
 8003e70:	f000 ff24 	bl	8004cbc <I2C_SlaveReceive_RXNE>
 8003e74:	e012      	b.n	8003e9c <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003e76:	69fb      	ldr	r3, [r7, #28]
 8003e78:	f003 0304 	and.w	r3, r3, #4
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d00d      	beq.n	8003e9c <HAL_I2C_EV_IRQHandler+0x2a0>
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d008      	beq.n	8003e9c <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	f000 ff54 	bl	8004d38 <I2C_SlaveReceive_BTF>
 8003e90:	e004      	b.n	8003e9c <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 8003e92:	bf00      	nop
 8003e94:	e002      	b.n	8003e9c <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003e96:	bf00      	nop
 8003e98:	e000      	b.n	8003e9c <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003e9a:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003e9c:	3720      	adds	r7, #32
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}

08003ea2 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003ea2:	b580      	push	{r7, lr}
 8003ea4:	b08a      	sub	sp, #40	@ 0x28
 8003ea6:	af00      	add	r7, sp, #0
 8003ea8:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	695b      	ldr	r3, [r3, #20]
 8003eb0:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003ec4:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003ec6:	6a3b      	ldr	r3, [r7, #32]
 8003ec8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d00d      	beq.n	8003eec <HAL_I2C_ER_IRQHandler+0x4a>
 8003ed0:	69fb      	ldr	r3, [r7, #28]
 8003ed2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d008      	beq.n	8003eec <HAL_I2C_ER_IRQHandler+0x4a>
  {
    error |= HAL_I2C_ERROR_BERR;
 8003eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003edc:	f043 0301 	orr.w	r3, r3, #1
 8003ee0:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003eea:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003eec:	6a3b      	ldr	r3, [r7, #32]
 8003eee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d00d      	beq.n	8003f12 <HAL_I2C_ER_IRQHandler+0x70>
 8003ef6:	69fb      	ldr	r3, [r7, #28]
 8003ef8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d008      	beq.n	8003f12 <HAL_I2C_ER_IRQHandler+0x70>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f02:	f043 0302 	orr.w	r3, r3, #2
 8003f06:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8003f10:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003f12:	6a3b      	ldr	r3, [r7, #32]
 8003f14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d03e      	beq.n	8003f9a <HAL_I2C_ER_IRQHandler+0xf8>
 8003f1c:	69fb      	ldr	r3, [r7, #28]
 8003f1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d039      	beq.n	8003f9a <HAL_I2C_ER_IRQHandler+0xf8>
  {
    tmp1 = CurrentMode;
 8003f26:	7efb      	ldrb	r3, [r7, #27]
 8003f28:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f2e:	b29b      	uxth	r3, r3
 8003f30:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f38:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f3e:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003f40:	7ebb      	ldrb	r3, [r7, #26]
 8003f42:	2b20      	cmp	r3, #32
 8003f44:	d112      	bne.n	8003f6c <HAL_I2C_ER_IRQHandler+0xca>
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d10f      	bne.n	8003f6c <HAL_I2C_ER_IRQHandler+0xca>
 8003f4c:	7cfb      	ldrb	r3, [r7, #19]
 8003f4e:	2b21      	cmp	r3, #33	@ 0x21
 8003f50:	d008      	beq.n	8003f64 <HAL_I2C_ER_IRQHandler+0xc2>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003f52:	7cfb      	ldrb	r3, [r7, #19]
 8003f54:	2b29      	cmp	r3, #41	@ 0x29
 8003f56:	d005      	beq.n	8003f64 <HAL_I2C_ER_IRQHandler+0xc2>
 8003f58:	7cfb      	ldrb	r3, [r7, #19]
 8003f5a:	2b28      	cmp	r3, #40	@ 0x28
 8003f5c:	d106      	bne.n	8003f6c <HAL_I2C_ER_IRQHandler+0xca>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2b21      	cmp	r3, #33	@ 0x21
 8003f62:	d103      	bne.n	8003f6c <HAL_I2C_ER_IRQHandler+0xca>
    {
      I2C_Slave_AF(hi2c);
 8003f64:	6878      	ldr	r0, [r7, #4]
 8003f66:	f001 f881 	bl	800506c <I2C_Slave_AF>
 8003f6a:	e016      	b.n	8003f9a <HAL_I2C_ER_IRQHandler+0xf8>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003f74:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8003f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f78:	f043 0304 	orr.w	r3, r3, #4
 8003f7c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003f7e:	7efb      	ldrb	r3, [r7, #27]
 8003f80:	2b10      	cmp	r3, #16
 8003f82:	d002      	beq.n	8003f8a <HAL_I2C_ER_IRQHandler+0xe8>
 8003f84:	7efb      	ldrb	r3, [r7, #27]
 8003f86:	2b40      	cmp	r3, #64	@ 0x40
 8003f88:	d107      	bne.n	8003f9a <HAL_I2C_ER_IRQHandler+0xf8>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	681a      	ldr	r2, [r3, #0]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f98:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003f9a:	6a3b      	ldr	r3, [r7, #32]
 8003f9c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d00d      	beq.n	8003fc0 <HAL_I2C_ER_IRQHandler+0x11e>
 8003fa4:	69fb      	ldr	r3, [r7, #28]
 8003fa6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d008      	beq.n	8003fc0 <HAL_I2C_ER_IRQHandler+0x11e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8003fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fb0:	f043 0308 	orr.w	r3, r3, #8
 8003fb4:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8003fbe:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d008      	beq.n	8003fd8 <HAL_I2C_ER_IRQHandler+0x136>
  {
    hi2c->ErrorCode |= error;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fcc:	431a      	orrs	r2, r3
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	f001 f8be 	bl	8005154 <I2C_ITError>
  }
}
 8003fd8:	bf00      	nop
 8003fda:	3728      	adds	r7, #40	@ 0x28
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}

08003fe0 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b083      	sub	sp, #12
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003fe8:	bf00      	nop
 8003fea:	370c      	adds	r7, #12
 8003fec:	46bd      	mov	sp, r7
 8003fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff2:	4770      	bx	lr

08003ff4 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b083      	sub	sp, #12
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003ffc:	bf00      	nop
 8003ffe:	370c      	adds	r7, #12
 8004000:	46bd      	mov	sp, r7
 8004002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004006:	4770      	bx	lr

08004008 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004008:	b480      	push	{r7}
 800400a:	b083      	sub	sp, #12
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004010:	bf00      	nop
 8004012:	370c      	adds	r7, #12
 8004014:	46bd      	mov	sp, r7
 8004016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401a:	4770      	bx	lr

0800401c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800401c:	b480      	push	{r7}
 800401e:	b083      	sub	sp, #12
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004024:	bf00      	nop
 8004026:	370c      	adds	r7, #12
 8004028:	46bd      	mov	sp, r7
 800402a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402e:	4770      	bx	lr

08004030 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004030:	b480      	push	{r7}
 8004032:	b083      	sub	sp, #12
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
 8004038:	460b      	mov	r3, r1
 800403a:	70fb      	strb	r3, [r7, #3]
 800403c:	4613      	mov	r3, r2
 800403e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004040:	bf00      	nop
 8004042:	370c      	adds	r7, #12
 8004044:	46bd      	mov	sp, r7
 8004046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404a:	4770      	bx	lr

0800404c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800404c:	b480      	push	{r7}
 800404e:	b083      	sub	sp, #12
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004054:	bf00      	nop
 8004056:	370c      	adds	r7, #12
 8004058:	46bd      	mov	sp, r7
 800405a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405e:	4770      	bx	lr

08004060 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004060:	b480      	push	{r7}
 8004062:	b083      	sub	sp, #12
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004068:	bf00      	nop
 800406a:	370c      	adds	r7, #12
 800406c:	46bd      	mov	sp, r7
 800406e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004072:	4770      	bx	lr

08004074 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004074:	b480      	push	{r7}
 8004076:	b083      	sub	sp, #12
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800407c:	bf00      	nop
 800407e:	370c      	adds	r7, #12
 8004080:	46bd      	mov	sp, r7
 8004082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004086:	4770      	bx	lr

08004088 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004088:	b480      	push	{r7}
 800408a:	b083      	sub	sp, #12
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004090:	bf00      	nop
 8004092:	370c      	adds	r7, #12
 8004094:	46bd      	mov	sp, r7
 8004096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409a:	4770      	bx	lr

0800409c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800409c:	b480      	push	{r7}
 800409e:	b083      	sub	sp, #12
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80040a4:	bf00      	nop
 80040a6:	370c      	adds	r7, #12
 80040a8:	46bd      	mov	sp, r7
 80040aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ae:	4770      	bx	lr

080040b0 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b084      	sub	sp, #16
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040be:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80040c6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040cc:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d150      	bne.n	8004178 <I2C_MasterTransmit_TXE+0xc8>
 80040d6:	7bfb      	ldrb	r3, [r7, #15]
 80040d8:	2b21      	cmp	r3, #33	@ 0x21
 80040da:	d14d      	bne.n	8004178 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	2b08      	cmp	r3, #8
 80040e0:	d01d      	beq.n	800411e <I2C_MasterTransmit_TXE+0x6e>
 80040e2:	68bb      	ldr	r3, [r7, #8]
 80040e4:	2b20      	cmp	r3, #32
 80040e6:	d01a      	beq.n	800411e <I2C_MasterTransmit_TXE+0x6e>
 80040e8:	68bb      	ldr	r3, [r7, #8]
 80040ea:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80040ee:	d016      	beq.n	800411e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	685a      	ldr	r2, [r3, #4]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80040fe:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2211      	movs	r2, #17
 8004104:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2200      	movs	r2, #0
 800410a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2220      	movs	r2, #32
 8004112:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004116:	6878      	ldr	r0, [r7, #4]
 8004118:	f7ff ff62 	bl	8003fe0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800411c:	e060      	b.n	80041e0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	685a      	ldr	r2, [r3, #4]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800412c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	681a      	ldr	r2, [r3, #0]
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800413c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2200      	movs	r2, #0
 8004142:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2220      	movs	r2, #32
 8004148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004152:	b2db      	uxtb	r3, r3
 8004154:	2b40      	cmp	r3, #64	@ 0x40
 8004156:	d107      	bne.n	8004168 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2200      	movs	r2, #0
 800415c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004160:	6878      	ldr	r0, [r7, #4]
 8004162:	f7ff ff7d 	bl	8004060 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004166:	e03b      	b.n	80041e0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2200      	movs	r2, #0
 800416c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004170:	6878      	ldr	r0, [r7, #4]
 8004172:	f7ff ff35 	bl	8003fe0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004176:	e033      	b.n	80041e0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004178:	7bfb      	ldrb	r3, [r7, #15]
 800417a:	2b21      	cmp	r3, #33	@ 0x21
 800417c:	d005      	beq.n	800418a <I2C_MasterTransmit_TXE+0xda>
 800417e:	7bbb      	ldrb	r3, [r7, #14]
 8004180:	2b40      	cmp	r3, #64	@ 0x40
 8004182:	d12d      	bne.n	80041e0 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004184:	7bfb      	ldrb	r3, [r7, #15]
 8004186:	2b22      	cmp	r3, #34	@ 0x22
 8004188:	d12a      	bne.n	80041e0 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800418e:	b29b      	uxth	r3, r3
 8004190:	2b00      	cmp	r3, #0
 8004192:	d108      	bne.n	80041a6 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	685a      	ldr	r2, [r3, #4]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041a2:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80041a4:	e01c      	b.n	80041e0 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	2b40      	cmp	r3, #64	@ 0x40
 80041b0:	d103      	bne.n	80041ba <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f000 f88e 	bl	80042d4 <I2C_MemoryTransmit_TXE_BTF>
}
 80041b8:	e012      	b.n	80041e0 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041be:	781a      	ldrb	r2, [r3, #0]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ca:	1c5a      	adds	r2, r3, #1
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041d4:	b29b      	uxth	r3, r3
 80041d6:	3b01      	subs	r3, #1
 80041d8:	b29a      	uxth	r2, r3
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80041de:	e7ff      	b.n	80041e0 <I2C_MasterTransmit_TXE+0x130>
 80041e0:	bf00      	nop
 80041e2:	3710      	adds	r7, #16
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bd80      	pop	{r7, pc}

080041e8 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b084      	sub	sp, #16
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041f4:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041fc:	b2db      	uxtb	r3, r3
 80041fe:	2b21      	cmp	r3, #33	@ 0x21
 8004200:	d164      	bne.n	80042cc <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004206:	b29b      	uxth	r3, r3
 8004208:	2b00      	cmp	r3, #0
 800420a:	d012      	beq.n	8004232 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004210:	781a      	ldrb	r2, [r3, #0]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800421c:	1c5a      	adds	r2, r3, #1
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004226:	b29b      	uxth	r3, r3
 8004228:	3b01      	subs	r3, #1
 800422a:	b29a      	uxth	r2, r3
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004230:	e04c      	b.n	80042cc <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2b08      	cmp	r3, #8
 8004236:	d01d      	beq.n	8004274 <I2C_MasterTransmit_BTF+0x8c>
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2b20      	cmp	r3, #32
 800423c:	d01a      	beq.n	8004274 <I2C_MasterTransmit_BTF+0x8c>
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004244:	d016      	beq.n	8004274 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	685a      	ldr	r2, [r3, #4]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004254:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2211      	movs	r2, #17
 800425a:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2200      	movs	r2, #0
 8004260:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2220      	movs	r2, #32
 8004268:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800426c:	6878      	ldr	r0, [r7, #4]
 800426e:	f7ff feb7 	bl	8003fe0 <HAL_I2C_MasterTxCpltCallback>
}
 8004272:	e02b      	b.n	80042cc <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	685a      	ldr	r2, [r3, #4]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004282:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	681a      	ldr	r2, [r3, #0]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004292:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2200      	movs	r2, #0
 8004298:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2220      	movs	r2, #32
 800429e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80042a8:	b2db      	uxtb	r3, r3
 80042aa:	2b40      	cmp	r3, #64	@ 0x40
 80042ac:	d107      	bne.n	80042be <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2200      	movs	r2, #0
 80042b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80042b6:	6878      	ldr	r0, [r7, #4]
 80042b8:	f7ff fed2 	bl	8004060 <HAL_I2C_MemTxCpltCallback>
}
 80042bc:	e006      	b.n	80042cc <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2200      	movs	r2, #0
 80042c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80042c6:	6878      	ldr	r0, [r7, #4]
 80042c8:	f7ff fe8a 	bl	8003fe0 <HAL_I2C_MasterTxCpltCallback>
}
 80042cc:	bf00      	nop
 80042ce:	3710      	adds	r7, #16
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bd80      	pop	{r7, pc}

080042d4 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b084      	sub	sp, #16
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042e2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d11d      	bne.n	8004328 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	d10b      	bne.n	800430c <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042f8:	b2da      	uxtb	r2, r3
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004304:	1c9a      	adds	r2, r3, #2
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 800430a:	e077      	b.n	80043fc <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004310:	b29b      	uxth	r3, r3
 8004312:	121b      	asrs	r3, r3, #8
 8004314:	b2da      	uxtb	r2, r3
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004320:	1c5a      	adds	r2, r3, #1
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004326:	e069      	b.n	80043fc <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800432c:	2b01      	cmp	r3, #1
 800432e:	d10b      	bne.n	8004348 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004334:	b2da      	uxtb	r2, r3
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004340:	1c5a      	adds	r2, r3, #1
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004346:	e059      	b.n	80043fc <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800434c:	2b02      	cmp	r3, #2
 800434e:	d152      	bne.n	80043f6 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004350:	7bfb      	ldrb	r3, [r7, #15]
 8004352:	2b22      	cmp	r3, #34	@ 0x22
 8004354:	d10d      	bne.n	8004372 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004364:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800436a:	1c5a      	adds	r2, r3, #1
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004370:	e044      	b.n	80043fc <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004376:	b29b      	uxth	r3, r3
 8004378:	2b00      	cmp	r3, #0
 800437a:	d015      	beq.n	80043a8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800437c:	7bfb      	ldrb	r3, [r7, #15]
 800437e:	2b21      	cmp	r3, #33	@ 0x21
 8004380:	d112      	bne.n	80043a8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004386:	781a      	ldrb	r2, [r3, #0]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004392:	1c5a      	adds	r2, r3, #1
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800439c:	b29b      	uxth	r3, r3
 800439e:	3b01      	subs	r3, #1
 80043a0:	b29a      	uxth	r2, r3
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80043a6:	e029      	b.n	80043fc <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043ac:	b29b      	uxth	r3, r3
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d124      	bne.n	80043fc <I2C_MemoryTransmit_TXE_BTF+0x128>
 80043b2:	7bfb      	ldrb	r3, [r7, #15]
 80043b4:	2b21      	cmp	r3, #33	@ 0x21
 80043b6:	d121      	bne.n	80043fc <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	685a      	ldr	r2, [r3, #4]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80043c6:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	681a      	ldr	r2, [r3, #0]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043d6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2200      	movs	r2, #0
 80043dc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2220      	movs	r2, #32
 80043e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2200      	movs	r2, #0
 80043ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	f7ff fe36 	bl	8004060 <HAL_I2C_MemTxCpltCallback>
}
 80043f4:	e002      	b.n	80043fc <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	f7ff f8ba 	bl	8003570 <I2C_Flush_DR>
}
 80043fc:	bf00      	nop
 80043fe:	3710      	adds	r7, #16
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}

08004404 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b084      	sub	sp, #16
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004412:	b2db      	uxtb	r3, r3
 8004414:	2b22      	cmp	r3, #34	@ 0x22
 8004416:	f040 80b9 	bne.w	800458c <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800441e:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004424:	b29b      	uxth	r3, r3
 8004426:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	2b03      	cmp	r3, #3
 800442c:	d921      	bls.n	8004472 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	691a      	ldr	r2, [r3, #16]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004438:	b2d2      	uxtb	r2, r2
 800443a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004440:	1c5a      	adds	r2, r3, #1
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800444a:	b29b      	uxth	r3, r3
 800444c:	3b01      	subs	r3, #1
 800444e:	b29a      	uxth	r2, r3
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004458:	b29b      	uxth	r3, r3
 800445a:	2b03      	cmp	r3, #3
 800445c:	f040 8096 	bne.w	800458c <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	685a      	ldr	r2, [r3, #4]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800446e:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8004470:	e08c      	b.n	800458c <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004476:	2b02      	cmp	r3, #2
 8004478:	d07f      	beq.n	800457a <I2C_MasterReceive_RXNE+0x176>
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	2b01      	cmp	r3, #1
 800447e:	d002      	beq.n	8004486 <I2C_MasterReceive_RXNE+0x82>
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d179      	bne.n	800457a <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004486:	6878      	ldr	r0, [r7, #4]
 8004488:	f001 fb38 	bl	8005afc <I2C_WaitOnSTOPRequestThroughIT>
 800448c:	4603      	mov	r3, r0
 800448e:	2b00      	cmp	r3, #0
 8004490:	d14c      	bne.n	800452c <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	681a      	ldr	r2, [r3, #0]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044a0:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	685a      	ldr	r2, [r3, #4]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80044b0:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	691a      	ldr	r2, [r3, #16]
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044bc:	b2d2      	uxtb	r2, r2
 80044be:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c4:	1c5a      	adds	r2, r3, #1
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044ce:	b29b      	uxth	r3, r3
 80044d0:	3b01      	subs	r3, #1
 80044d2:	b29a      	uxth	r2, r3
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2220      	movs	r2, #32
 80044dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	2b40      	cmp	r3, #64	@ 0x40
 80044ea:	d10a      	bne.n	8004502 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2200      	movs	r2, #0
 80044f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2200      	movs	r2, #0
 80044f8:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80044fa:	6878      	ldr	r0, [r7, #4]
 80044fc:	f7ff fdba 	bl	8004074 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004500:	e044      	b.n	800458c <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2200      	movs	r2, #0
 8004506:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2b08      	cmp	r3, #8
 800450e:	d002      	beq.n	8004516 <I2C_MasterReceive_RXNE+0x112>
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2b20      	cmp	r3, #32
 8004514:	d103      	bne.n	800451e <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2200      	movs	r2, #0
 800451a:	631a      	str	r2, [r3, #48]	@ 0x30
 800451c:	e002      	b.n	8004524 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2212      	movs	r2, #18
 8004522:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004524:	6878      	ldr	r0, [r7, #4]
 8004526:	f7ff fd65 	bl	8003ff4 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800452a:	e02f      	b.n	800458c <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	685a      	ldr	r2, [r3, #4]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800453a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	691a      	ldr	r2, [r3, #16]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004546:	b2d2      	uxtb	r2, r2
 8004548:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800454e:	1c5a      	adds	r2, r3, #1
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004558:	b29b      	uxth	r3, r3
 800455a:	3b01      	subs	r3, #1
 800455c:	b29a      	uxth	r2, r3
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2220      	movs	r2, #32
 8004566:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2200      	movs	r2, #0
 800456e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f7ff fd88 	bl	8004088 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004578:	e008      	b.n	800458c <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	685a      	ldr	r2, [r3, #4]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004588:	605a      	str	r2, [r3, #4]
}
 800458a:	e7ff      	b.n	800458c <I2C_MasterReceive_RXNE+0x188>
 800458c:	bf00      	nop
 800458e:	3710      	adds	r7, #16
 8004590:	46bd      	mov	sp, r7
 8004592:	bd80      	pop	{r7, pc}

08004594 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b084      	sub	sp, #16
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045a0:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045a6:	b29b      	uxth	r3, r3
 80045a8:	2b04      	cmp	r3, #4
 80045aa:	d11b      	bne.n	80045e4 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	685a      	ldr	r2, [r3, #4]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045ba:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	691a      	ldr	r2, [r3, #16]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045c6:	b2d2      	uxtb	r2, r2
 80045c8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ce:	1c5a      	adds	r2, r3, #1
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045d8:	b29b      	uxth	r3, r3
 80045da:	3b01      	subs	r3, #1
 80045dc:	b29a      	uxth	r2, r3
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80045e2:	e0c8      	b.n	8004776 <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 3U)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045e8:	b29b      	uxth	r3, r3
 80045ea:	2b03      	cmp	r3, #3
 80045ec:	d129      	bne.n	8004642 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	685a      	ldr	r2, [r3, #4]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045fc:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2b04      	cmp	r3, #4
 8004602:	d00a      	beq.n	800461a <I2C_MasterReceive_BTF+0x86>
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	2b02      	cmp	r3, #2
 8004608:	d007      	beq.n	800461a <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	681a      	ldr	r2, [r3, #0]
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004618:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	691a      	ldr	r2, [r3, #16]
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004624:	b2d2      	uxtb	r2, r2
 8004626:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800462c:	1c5a      	adds	r2, r3, #1
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004636:	b29b      	uxth	r3, r3
 8004638:	3b01      	subs	r3, #1
 800463a:	b29a      	uxth	r2, r3
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004640:	e099      	b.n	8004776 <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 2U)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004646:	b29b      	uxth	r3, r3
 8004648:	2b02      	cmp	r3, #2
 800464a:	f040 8081 	bne.w	8004750 <I2C_MasterReceive_BTF+0x1bc>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	2b01      	cmp	r3, #1
 8004652:	d002      	beq.n	800465a <I2C_MasterReceive_BTF+0xc6>
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	2b10      	cmp	r3, #16
 8004658:	d108      	bne.n	800466c <I2C_MasterReceive_BTF+0xd8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	681a      	ldr	r2, [r3, #0]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004668:	601a      	str	r2, [r3, #0]
 800466a:	e019      	b.n	80046a0 <I2C_MasterReceive_BTF+0x10c>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	2b04      	cmp	r3, #4
 8004670:	d002      	beq.n	8004678 <I2C_MasterReceive_BTF+0xe4>
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2b02      	cmp	r3, #2
 8004676:	d108      	bne.n	800468a <I2C_MasterReceive_BTF+0xf6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	681a      	ldr	r2, [r3, #0]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004686:	601a      	str	r2, [r3, #0]
 8004688:	e00a      	b.n	80046a0 <I2C_MasterReceive_BTF+0x10c>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2b10      	cmp	r3, #16
 800468e:	d007      	beq.n	80046a0 <I2C_MasterReceive_BTF+0x10c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	681a      	ldr	r2, [r3, #0]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800469e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	691a      	ldr	r2, [r3, #16]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046aa:	b2d2      	uxtb	r2, r2
 80046ac:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046b2:	1c5a      	adds	r2, r3, #1
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046bc:	b29b      	uxth	r3, r3
 80046be:	3b01      	subs	r3, #1
 80046c0:	b29a      	uxth	r2, r3
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	691a      	ldr	r2, [r3, #16]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046d0:	b2d2      	uxtb	r2, r2
 80046d2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046d8:	1c5a      	adds	r2, r3, #1
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046e2:	b29b      	uxth	r3, r3
 80046e4:	3b01      	subs	r3, #1
 80046e6:	b29a      	uxth	r2, r3
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	685a      	ldr	r2, [r3, #4]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80046fa:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2220      	movs	r2, #32
 8004700:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800470a:	b2db      	uxtb	r3, r3
 800470c:	2b40      	cmp	r3, #64	@ 0x40
 800470e:	d10a      	bne.n	8004726 <I2C_MasterReceive_BTF+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2200      	movs	r2, #0
 8004714:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2200      	movs	r2, #0
 800471c:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800471e:	6878      	ldr	r0, [r7, #4]
 8004720:	f7ff fca8 	bl	8004074 <HAL_I2C_MemRxCpltCallback>
}
 8004724:	e027      	b.n	8004776 <I2C_MasterReceive_BTF+0x1e2>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2200      	movs	r2, #0
 800472a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	2b08      	cmp	r3, #8
 8004732:	d002      	beq.n	800473a <I2C_MasterReceive_BTF+0x1a6>
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2b20      	cmp	r3, #32
 8004738:	d103      	bne.n	8004742 <I2C_MasterReceive_BTF+0x1ae>
        hi2c->PreviousState = I2C_STATE_NONE;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2200      	movs	r2, #0
 800473e:	631a      	str	r2, [r3, #48]	@ 0x30
 8004740:	e002      	b.n	8004748 <I2C_MasterReceive_BTF+0x1b4>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2212      	movs	r2, #18
 8004746:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004748:	6878      	ldr	r0, [r7, #4]
 800474a:	f7ff fc53 	bl	8003ff4 <HAL_I2C_MasterRxCpltCallback>
}
 800474e:	e012      	b.n	8004776 <I2C_MasterReceive_BTF+0x1e2>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	691a      	ldr	r2, [r3, #16]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800475a:	b2d2      	uxtb	r2, r2
 800475c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004762:	1c5a      	adds	r2, r3, #1
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800476c:	b29b      	uxth	r3, r3
 800476e:	3b01      	subs	r3, #1
 8004770:	b29a      	uxth	r2, r3
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004776:	bf00      	nop
 8004778:	3710      	adds	r7, #16
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}

0800477e <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800477e:	b480      	push	{r7}
 8004780:	b083      	sub	sp, #12
 8004782:	af00      	add	r7, sp, #0
 8004784:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800478c:	b2db      	uxtb	r3, r3
 800478e:	2b40      	cmp	r3, #64	@ 0x40
 8004790:	d117      	bne.n	80047c2 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004796:	2b00      	cmp	r3, #0
 8004798:	d109      	bne.n	80047ae <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800479e:	b2db      	uxtb	r3, r3
 80047a0:	461a      	mov	r2, r3
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80047aa:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80047ac:	e067      	b.n	800487e <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047b2:	b2db      	uxtb	r3, r3
 80047b4:	f043 0301 	orr.w	r3, r3, #1
 80047b8:	b2da      	uxtb	r2, r3
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	611a      	str	r2, [r3, #16]
}
 80047c0:	e05d      	b.n	800487e <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	691b      	ldr	r3, [r3, #16]
 80047c6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80047ca:	d133      	bne.n	8004834 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047d2:	b2db      	uxtb	r3, r3
 80047d4:	2b21      	cmp	r3, #33	@ 0x21
 80047d6:	d109      	bne.n	80047ec <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047dc:	b2db      	uxtb	r3, r3
 80047de:	461a      	mov	r2, r3
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80047e8:	611a      	str	r2, [r3, #16]
 80047ea:	e008      	b.n	80047fe <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047f0:	b2db      	uxtb	r3, r3
 80047f2:	f043 0301 	orr.w	r3, r3, #1
 80047f6:	b2da      	uxtb	r2, r3
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004802:	2b00      	cmp	r3, #0
 8004804:	d004      	beq.n	8004810 <I2C_Master_SB+0x92>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800480a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800480c:	2b00      	cmp	r3, #0
 800480e:	d108      	bne.n	8004822 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004814:	2b00      	cmp	r3, #0
 8004816:	d032      	beq.n	800487e <I2C_Master_SB+0x100>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800481c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800481e:	2b00      	cmp	r3, #0
 8004820:	d02d      	beq.n	800487e <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	685a      	ldr	r2, [r3, #4]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004830:	605a      	str	r2, [r3, #4]
}
 8004832:	e024      	b.n	800487e <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004838:	2b00      	cmp	r3, #0
 800483a:	d10e      	bne.n	800485a <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004840:	b29b      	uxth	r3, r3
 8004842:	11db      	asrs	r3, r3, #7
 8004844:	b2db      	uxtb	r3, r3
 8004846:	f003 0306 	and.w	r3, r3, #6
 800484a:	b2db      	uxtb	r3, r3
 800484c:	f063 030f 	orn	r3, r3, #15
 8004850:	b2da      	uxtb	r2, r3
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	611a      	str	r2, [r3, #16]
}
 8004858:	e011      	b.n	800487e <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800485e:	2b01      	cmp	r3, #1
 8004860:	d10d      	bne.n	800487e <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004866:	b29b      	uxth	r3, r3
 8004868:	11db      	asrs	r3, r3, #7
 800486a:	b2db      	uxtb	r3, r3
 800486c:	f003 0306 	and.w	r3, r3, #6
 8004870:	b2db      	uxtb	r3, r3
 8004872:	f063 030e 	orn	r3, r3, #14
 8004876:	b2da      	uxtb	r2, r3
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	611a      	str	r2, [r3, #16]
}
 800487e:	bf00      	nop
 8004880:	370c      	adds	r7, #12
 8004882:	46bd      	mov	sp, r7
 8004884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004888:	4770      	bx	lr

0800488a <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800488a:	b480      	push	{r7}
 800488c:	b083      	sub	sp, #12
 800488e:	af00      	add	r7, sp, #0
 8004890:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004896:	b2da      	uxtb	r2, r3
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d004      	beq.n	80048b0 <I2C_Master_ADD10+0x26>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d108      	bne.n	80048c2 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d00c      	beq.n	80048d2 <I2C_Master_ADD10+0x48>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d007      	beq.n	80048d2 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	685a      	ldr	r2, [r3, #4]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80048d0:	605a      	str	r2, [r3, #4]
  }
}
 80048d2:	bf00      	nop
 80048d4:	370c      	adds	r7, #12
 80048d6:	46bd      	mov	sp, r7
 80048d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048dc:	4770      	bx	lr

080048de <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80048de:	b480      	push	{r7}
 80048e0:	b091      	sub	sp, #68	@ 0x44
 80048e2:	af00      	add	r7, sp, #0
 80048e4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80048ec:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048f4:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048fa:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004902:	b2db      	uxtb	r3, r3
 8004904:	2b22      	cmp	r3, #34	@ 0x22
 8004906:	f040 8169 	bne.w	8004bdc <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800490e:	2b00      	cmp	r3, #0
 8004910:	d10f      	bne.n	8004932 <I2C_Master_ADDR+0x54>
 8004912:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004916:	2b40      	cmp	r3, #64	@ 0x40
 8004918:	d10b      	bne.n	8004932 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800491a:	2300      	movs	r3, #0
 800491c:	633b      	str	r3, [r7, #48]	@ 0x30
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	695b      	ldr	r3, [r3, #20]
 8004924:	633b      	str	r3, [r7, #48]	@ 0x30
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	699b      	ldr	r3, [r3, #24]
 800492c:	633b      	str	r3, [r7, #48]	@ 0x30
 800492e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004930:	e160      	b.n	8004bf4 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004936:	2b00      	cmp	r3, #0
 8004938:	d11d      	bne.n	8004976 <I2C_Master_ADDR+0x98>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	691b      	ldr	r3, [r3, #16]
 800493e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004942:	d118      	bne.n	8004976 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004944:	2300      	movs	r3, #0
 8004946:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	695b      	ldr	r3, [r3, #20]
 800494e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	699b      	ldr	r3, [r3, #24]
 8004956:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004958:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004968:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800496e:	1c5a      	adds	r2, r3, #1
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	651a      	str	r2, [r3, #80]	@ 0x50
 8004974:	e13e      	b.n	8004bf4 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800497a:	b29b      	uxth	r3, r3
 800497c:	2b00      	cmp	r3, #0
 800497e:	d113      	bne.n	80049a8 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004980:	2300      	movs	r3, #0
 8004982:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	695b      	ldr	r3, [r3, #20]
 800498a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	699b      	ldr	r3, [r3, #24]
 8004992:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004994:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049a4:	601a      	str	r2, [r3, #0]
 80049a6:	e115      	b.n	8004bd4 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049ac:	b29b      	uxth	r3, r3
 80049ae:	2b01      	cmp	r3, #1
 80049b0:	f040 808a 	bne.w	8004ac8 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80049b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049b6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80049ba:	d137      	bne.n	8004a2c <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	681a      	ldr	r2, [r3, #0]
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049ca:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80049da:	d113      	bne.n	8004a04 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	681a      	ldr	r2, [r3, #0]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049ea:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049ec:	2300      	movs	r3, #0
 80049ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	695b      	ldr	r3, [r3, #20]
 80049f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	699b      	ldr	r3, [r3, #24]
 80049fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a02:	e0e7      	b.n	8004bd4 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a04:	2300      	movs	r3, #0
 8004a06:	623b      	str	r3, [r7, #32]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	695b      	ldr	r3, [r3, #20]
 8004a0e:	623b      	str	r3, [r7, #32]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	699b      	ldr	r3, [r3, #24]
 8004a16:	623b      	str	r3, [r7, #32]
 8004a18:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a28:	601a      	str	r2, [r3, #0]
 8004a2a:	e0d3      	b.n	8004bd4 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004a2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a2e:	2b08      	cmp	r3, #8
 8004a30:	d02e      	beq.n	8004a90 <I2C_Master_ADDR+0x1b2>
 8004a32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a34:	2b20      	cmp	r3, #32
 8004a36:	d02b      	beq.n	8004a90 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004a38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a3a:	2b12      	cmp	r3, #18
 8004a3c:	d102      	bne.n	8004a44 <I2C_Master_ADDR+0x166>
 8004a3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	d125      	bne.n	8004a90 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004a44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a46:	2b04      	cmp	r3, #4
 8004a48:	d00e      	beq.n	8004a68 <I2C_Master_ADDR+0x18a>
 8004a4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a4c:	2b02      	cmp	r3, #2
 8004a4e:	d00b      	beq.n	8004a68 <I2C_Master_ADDR+0x18a>
 8004a50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a52:	2b10      	cmp	r3, #16
 8004a54:	d008      	beq.n	8004a68 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	681a      	ldr	r2, [r3, #0]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a64:	601a      	str	r2, [r3, #0]
 8004a66:	e007      	b.n	8004a78 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	681a      	ldr	r2, [r3, #0]
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004a76:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a78:	2300      	movs	r3, #0
 8004a7a:	61fb      	str	r3, [r7, #28]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	695b      	ldr	r3, [r3, #20]
 8004a82:	61fb      	str	r3, [r7, #28]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	699b      	ldr	r3, [r3, #24]
 8004a8a:	61fb      	str	r3, [r7, #28]
 8004a8c:	69fb      	ldr	r3, [r7, #28]
 8004a8e:	e0a1      	b.n	8004bd4 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	681a      	ldr	r2, [r3, #0]
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a9e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	61bb      	str	r3, [r7, #24]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	695b      	ldr	r3, [r3, #20]
 8004aaa:	61bb      	str	r3, [r7, #24]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	699b      	ldr	r3, [r3, #24]
 8004ab2:	61bb      	str	r3, [r7, #24]
 8004ab4:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	681a      	ldr	r2, [r3, #0]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ac4:	601a      	str	r2, [r3, #0]
 8004ac6:	e085      	b.n	8004bd4 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004acc:	b29b      	uxth	r3, r3
 8004ace:	2b02      	cmp	r3, #2
 8004ad0:	d14d      	bne.n	8004b6e <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004ad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ad4:	2b04      	cmp	r3, #4
 8004ad6:	d016      	beq.n	8004b06 <I2C_Master_ADDR+0x228>
 8004ad8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ada:	2b02      	cmp	r3, #2
 8004adc:	d013      	beq.n	8004b06 <I2C_Master_ADDR+0x228>
 8004ade:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ae0:	2b10      	cmp	r3, #16
 8004ae2:	d010      	beq.n	8004b06 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004af2:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	681a      	ldr	r2, [r3, #0]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b02:	601a      	str	r2, [r3, #0]
 8004b04:	e007      	b.n	8004b16 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	681a      	ldr	r2, [r3, #0]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004b14:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	685b      	ldr	r3, [r3, #4]
 8004b1c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b20:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b24:	d117      	bne.n	8004b56 <I2C_Master_ADDR+0x278>
 8004b26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b28:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004b2c:	d00b      	beq.n	8004b46 <I2C_Master_ADDR+0x268>
 8004b2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b30:	2b01      	cmp	r3, #1
 8004b32:	d008      	beq.n	8004b46 <I2C_Master_ADDR+0x268>
 8004b34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b36:	2b08      	cmp	r3, #8
 8004b38:	d005      	beq.n	8004b46 <I2C_Master_ADDR+0x268>
 8004b3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b3c:	2b10      	cmp	r3, #16
 8004b3e:	d002      	beq.n	8004b46 <I2C_Master_ADDR+0x268>
 8004b40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b42:	2b20      	cmp	r3, #32
 8004b44:	d107      	bne.n	8004b56 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	685a      	ldr	r2, [r3, #4]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004b54:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b56:	2300      	movs	r3, #0
 8004b58:	617b      	str	r3, [r7, #20]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	695b      	ldr	r3, [r3, #20]
 8004b60:	617b      	str	r3, [r7, #20]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	699b      	ldr	r3, [r3, #24]
 8004b68:	617b      	str	r3, [r7, #20]
 8004b6a:	697b      	ldr	r3, [r7, #20]
 8004b6c:	e032      	b.n	8004bd4 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	681a      	ldr	r2, [r3, #0]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004b7c:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b8c:	d117      	bne.n	8004bbe <I2C_Master_ADDR+0x2e0>
 8004b8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b90:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004b94:	d00b      	beq.n	8004bae <I2C_Master_ADDR+0x2d0>
 8004b96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b98:	2b01      	cmp	r3, #1
 8004b9a:	d008      	beq.n	8004bae <I2C_Master_ADDR+0x2d0>
 8004b9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b9e:	2b08      	cmp	r3, #8
 8004ba0:	d005      	beq.n	8004bae <I2C_Master_ADDR+0x2d0>
 8004ba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ba4:	2b10      	cmp	r3, #16
 8004ba6:	d002      	beq.n	8004bae <I2C_Master_ADDR+0x2d0>
 8004ba8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004baa:	2b20      	cmp	r3, #32
 8004bac:	d107      	bne.n	8004bbe <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	685a      	ldr	r2, [r3, #4]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004bbc:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	613b      	str	r3, [r7, #16]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	695b      	ldr	r3, [r3, #20]
 8004bc8:	613b      	str	r3, [r7, #16]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	699b      	ldr	r3, [r3, #24]
 8004bd0:	613b      	str	r3, [r7, #16]
 8004bd2:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004bda:	e00b      	b.n	8004bf4 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004bdc:	2300      	movs	r3, #0
 8004bde:	60fb      	str	r3, [r7, #12]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	695b      	ldr	r3, [r3, #20]
 8004be6:	60fb      	str	r3, [r7, #12]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	699b      	ldr	r3, [r3, #24]
 8004bee:	60fb      	str	r3, [r7, #12]
 8004bf0:	68fb      	ldr	r3, [r7, #12]
}
 8004bf2:	e7ff      	b.n	8004bf4 <I2C_Master_ADDR+0x316>
 8004bf4:	bf00      	nop
 8004bf6:	3744      	adds	r7, #68	@ 0x44
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfe:	4770      	bx	lr

08004c00 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b084      	sub	sp, #16
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c0e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c14:	b29b      	uxth	r3, r3
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d02b      	beq.n	8004c72 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c1e:	781a      	ldrb	r2, [r3, #0]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c2a:	1c5a      	adds	r2, r3, #1
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c34:	b29b      	uxth	r3, r3
 8004c36:	3b01      	subs	r3, #1
 8004c38:	b29a      	uxth	r2, r3
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c42:	b29b      	uxth	r3, r3
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d114      	bne.n	8004c72 <I2C_SlaveTransmit_TXE+0x72>
 8004c48:	7bfb      	ldrb	r3, [r7, #15]
 8004c4a:	2b29      	cmp	r3, #41	@ 0x29
 8004c4c:	d111      	bne.n	8004c72 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	685a      	ldr	r2, [r3, #4]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c5c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2221      	movs	r2, #33	@ 0x21
 8004c62:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2228      	movs	r2, #40	@ 0x28
 8004c68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004c6c:	6878      	ldr	r0, [r7, #4]
 8004c6e:	f7ff f9cb 	bl	8004008 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004c72:	bf00      	nop
 8004c74:	3710      	adds	r7, #16
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bd80      	pop	{r7, pc}

08004c7a <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004c7a:	b480      	push	{r7}
 8004c7c:	b083      	sub	sp, #12
 8004c7e:	af00      	add	r7, sp, #0
 8004c80:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c86:	b29b      	uxth	r3, r3
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d011      	beq.n	8004cb0 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c90:	781a      	ldrb	r2, [r3, #0]
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c9c:	1c5a      	adds	r2, r3, #1
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ca6:	b29b      	uxth	r3, r3
 8004ca8:	3b01      	subs	r3, #1
 8004caa:	b29a      	uxth	r2, r3
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004cb0:	bf00      	nop
 8004cb2:	370c      	adds	r7, #12
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cba:	4770      	bx	lr

08004cbc <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b084      	sub	sp, #16
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cca:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cd0:	b29b      	uxth	r3, r3
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d02c      	beq.n	8004d30 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	691a      	ldr	r2, [r3, #16]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ce0:	b2d2      	uxtb	r2, r2
 8004ce2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ce8:	1c5a      	adds	r2, r3, #1
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cf2:	b29b      	uxth	r3, r3
 8004cf4:	3b01      	subs	r3, #1
 8004cf6:	b29a      	uxth	r2, r3
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d00:	b29b      	uxth	r3, r3
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d114      	bne.n	8004d30 <I2C_SlaveReceive_RXNE+0x74>
 8004d06:	7bfb      	ldrb	r3, [r7, #15]
 8004d08:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d0a:	d111      	bne.n	8004d30 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	685a      	ldr	r2, [r3, #4]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d1a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2222      	movs	r2, #34	@ 0x22
 8004d20:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2228      	movs	r2, #40	@ 0x28
 8004d26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004d2a:	6878      	ldr	r0, [r7, #4]
 8004d2c:	f7ff f976 	bl	800401c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004d30:	bf00      	nop
 8004d32:	3710      	adds	r7, #16
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}

08004d38 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	b083      	sub	sp, #12
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d44:	b29b      	uxth	r3, r3
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d012      	beq.n	8004d70 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	691a      	ldr	r2, [r3, #16]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d54:	b2d2      	uxtb	r2, r2
 8004d56:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d5c:	1c5a      	adds	r2, r3, #1
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d66:	b29b      	uxth	r3, r3
 8004d68:	3b01      	subs	r3, #1
 8004d6a:	b29a      	uxth	r2, r3
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004d70:	bf00      	nop
 8004d72:	370c      	adds	r7, #12
 8004d74:	46bd      	mov	sp, r7
 8004d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7a:	4770      	bx	lr

08004d7c <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b084      	sub	sp, #16
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
 8004d84:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004d86:	2300      	movs	r3, #0
 8004d88:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d90:	b2db      	uxtb	r3, r3
 8004d92:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004d96:	2b28      	cmp	r3, #40	@ 0x28
 8004d98:	d125      	bne.n	8004de6 <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	685a      	ldr	r2, [r3, #4]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004da8:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	f003 0304 	and.w	r3, r3, #4
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d101      	bne.n	8004db8 <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004db4:	2301      	movs	r3, #1
 8004db6:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d103      	bne.n	8004dca <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	68db      	ldr	r3, [r3, #12]
 8004dc6:	81bb      	strh	r3, [r7, #12]
 8004dc8:	e002      	b.n	8004dd0 <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	699b      	ldr	r3, [r3, #24]
 8004dce:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004dd8:	89ba      	ldrh	r2, [r7, #12]
 8004dda:	7bfb      	ldrb	r3, [r7, #15]
 8004ddc:	4619      	mov	r1, r3
 8004dde:	6878      	ldr	r0, [r7, #4]
 8004de0:	f7ff f926 	bl	8004030 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004de4:	e00e      	b.n	8004e04 <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004de6:	2300      	movs	r3, #0
 8004de8:	60bb      	str	r3, [r7, #8]
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	695b      	ldr	r3, [r3, #20]
 8004df0:	60bb      	str	r3, [r7, #8]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	699b      	ldr	r3, [r3, #24]
 8004df8:	60bb      	str	r3, [r7, #8]
 8004dfa:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004e04:	bf00      	nop
 8004e06:	3710      	adds	r7, #16
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	bd80      	pop	{r7, pc}

08004e0c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b084      	sub	sp, #16
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e1a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	685a      	ldr	r2, [r3, #4]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004e2a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	60bb      	str	r3, [r7, #8]
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	695b      	ldr	r3, [r3, #20]
 8004e36:	60bb      	str	r3, [r7, #8]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f042 0201 	orr.w	r2, r2, #1
 8004e46:	601a      	str	r2, [r3, #0]
 8004e48:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	681a      	ldr	r2, [r3, #0]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e58:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e64:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e68:	d172      	bne.n	8004f50 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004e6a:	7bfb      	ldrb	r3, [r7, #15]
 8004e6c:	2b22      	cmp	r3, #34	@ 0x22
 8004e6e:	d002      	beq.n	8004e76 <I2C_Slave_STOPF+0x6a>
 8004e70:	7bfb      	ldrb	r3, [r7, #15]
 8004e72:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e74:	d135      	bne.n	8004ee2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	b29a      	uxth	r2, r3
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e88:	b29b      	uxth	r3, r3
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d005      	beq.n	8004e9a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e92:	f043 0204 	orr.w	r2, r3, #4
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	685a      	ldr	r2, [r3, #4]
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ea8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f7fd ff8e 	bl	8002dd0 <HAL_DMA_GetState>
 8004eb4:	4603      	mov	r3, r0
 8004eb6:	2b01      	cmp	r3, #1
 8004eb8:	d049      	beq.n	8004f4e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ebe:	4a69      	ldr	r2, [pc, #420]	@ (8005064 <I2C_Slave_STOPF+0x258>)
 8004ec0:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	f7fd fdd6 	bl	8002a78 <HAL_DMA_Abort_IT>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d03d      	beq.n	8004f4e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ed6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ed8:	687a      	ldr	r2, [r7, #4]
 8004eda:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004edc:	4610      	mov	r0, r2
 8004ede:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004ee0:	e035      	b.n	8004f4e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	b29a      	uxth	r2, r3
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ef4:	b29b      	uxth	r3, r3
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d005      	beq.n	8004f06 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004efe:	f043 0204 	orr.w	r2, r3, #4
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	685a      	ldr	r2, [r3, #4]
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004f14:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f7fd ff58 	bl	8002dd0 <HAL_DMA_GetState>
 8004f20:	4603      	mov	r3, r0
 8004f22:	2b01      	cmp	r3, #1
 8004f24:	d014      	beq.n	8004f50 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f2a:	4a4e      	ldr	r2, [pc, #312]	@ (8005064 <I2C_Slave_STOPF+0x258>)
 8004f2c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f32:	4618      	mov	r0, r3
 8004f34:	f7fd fda0 	bl	8002a78 <HAL_DMA_Abort_IT>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d008      	beq.n	8004f50 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f44:	687a      	ldr	r2, [r7, #4]
 8004f46:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004f48:	4610      	mov	r0, r2
 8004f4a:	4798      	blx	r3
 8004f4c:	e000      	b.n	8004f50 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004f4e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f54:	b29b      	uxth	r3, r3
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d03e      	beq.n	8004fd8 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	695b      	ldr	r3, [r3, #20]
 8004f60:	f003 0304 	and.w	r3, r3, #4
 8004f64:	2b04      	cmp	r3, #4
 8004f66:	d112      	bne.n	8004f8e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	691a      	ldr	r2, [r3, #16]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f72:	b2d2      	uxtb	r2, r2
 8004f74:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f7a:	1c5a      	adds	r2, r3, #1
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f84:	b29b      	uxth	r3, r3
 8004f86:	3b01      	subs	r3, #1
 8004f88:	b29a      	uxth	r2, r3
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	695b      	ldr	r3, [r3, #20]
 8004f94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f98:	2b40      	cmp	r3, #64	@ 0x40
 8004f9a:	d112      	bne.n	8004fc2 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	691a      	ldr	r2, [r3, #16]
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fa6:	b2d2      	uxtb	r2, r2
 8004fa8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fae:	1c5a      	adds	r2, r3, #1
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fb8:	b29b      	uxth	r3, r3
 8004fba:	3b01      	subs	r3, #1
 8004fbc:	b29a      	uxth	r2, r3
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fc6:	b29b      	uxth	r3, r3
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d005      	beq.n	8004fd8 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fd0:	f043 0204 	orr.w	r2, r3, #4
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d003      	beq.n	8004fe8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004fe0:	6878      	ldr	r0, [r7, #4]
 8004fe2:	f000 f8b7 	bl	8005154 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004fe6:	e039      	b.n	800505c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004fe8:	7bfb      	ldrb	r3, [r7, #15]
 8004fea:	2b2a      	cmp	r3, #42	@ 0x2a
 8004fec:	d109      	bne.n	8005002 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2228      	movs	r2, #40	@ 0x28
 8004ff8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004ffc:	6878      	ldr	r0, [r7, #4]
 8004ffe:	f7ff f80d 	bl	800401c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005008:	b2db      	uxtb	r3, r3
 800500a:	2b28      	cmp	r3, #40	@ 0x28
 800500c:	d111      	bne.n	8005032 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	4a15      	ldr	r2, [pc, #84]	@ (8005068 <I2C_Slave_STOPF+0x25c>)
 8005012:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2200      	movs	r2, #0
 8005018:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2220      	movs	r2, #32
 800501e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2200      	movs	r2, #0
 8005026:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f7ff f80e 	bl	800404c <HAL_I2C_ListenCpltCallback>
}
 8005030:	e014      	b.n	800505c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005036:	2b22      	cmp	r3, #34	@ 0x22
 8005038:	d002      	beq.n	8005040 <I2C_Slave_STOPF+0x234>
 800503a:	7bfb      	ldrb	r3, [r7, #15]
 800503c:	2b22      	cmp	r3, #34	@ 0x22
 800503e:	d10d      	bne.n	800505c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2200      	movs	r2, #0
 8005044:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2220      	movs	r2, #32
 800504a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2200      	movs	r2, #0
 8005052:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005056:	6878      	ldr	r0, [r7, #4]
 8005058:	f7fe ffe0 	bl	800401c <HAL_I2C_SlaveRxCpltCallback>
}
 800505c:	bf00      	nop
 800505e:	3710      	adds	r7, #16
 8005060:	46bd      	mov	sp, r7
 8005062:	bd80      	pop	{r7, pc}
 8005064:	08005659 	.word	0x08005659
 8005068:	ffff0000 	.word	0xffff0000

0800506c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b084      	sub	sp, #16
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800507a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005080:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	2b08      	cmp	r3, #8
 8005086:	d002      	beq.n	800508e <I2C_Slave_AF+0x22>
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	2b20      	cmp	r3, #32
 800508c:	d129      	bne.n	80050e2 <I2C_Slave_AF+0x76>
 800508e:	7bfb      	ldrb	r3, [r7, #15]
 8005090:	2b28      	cmp	r3, #40	@ 0x28
 8005092:	d126      	bne.n	80050e2 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	4a2e      	ldr	r2, [pc, #184]	@ (8005150 <I2C_Slave_AF+0xe4>)
 8005098:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	685a      	ldr	r2, [r3, #4]
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80050a8:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80050b2:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	681a      	ldr	r2, [r3, #0]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050c2:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2200      	movs	r2, #0
 80050c8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2220      	movs	r2, #32
 80050ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2200      	movs	r2, #0
 80050d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80050da:	6878      	ldr	r0, [r7, #4]
 80050dc:	f7fe ffb6 	bl	800404c <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80050e0:	e031      	b.n	8005146 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80050e2:	7bfb      	ldrb	r3, [r7, #15]
 80050e4:	2b21      	cmp	r3, #33	@ 0x21
 80050e6:	d129      	bne.n	800513c <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	4a19      	ldr	r2, [pc, #100]	@ (8005150 <I2C_Slave_AF+0xe4>)
 80050ec:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2221      	movs	r2, #33	@ 0x21
 80050f2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2220      	movs	r2, #32
 80050f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2200      	movs	r2, #0
 8005100:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	685a      	ldr	r2, [r3, #4]
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005112:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800511c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	681a      	ldr	r2, [r3, #0]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800512c:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 800512e:	6878      	ldr	r0, [r7, #4]
 8005130:	f7fe fa1e 	bl	8003570 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005134:	6878      	ldr	r0, [r7, #4]
 8005136:	f7fe ff67 	bl	8004008 <HAL_I2C_SlaveTxCpltCallback>
}
 800513a:	e004      	b.n	8005146 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005144:	615a      	str	r2, [r3, #20]
}
 8005146:	bf00      	nop
 8005148:	3710      	adds	r7, #16
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}
 800514e:	bf00      	nop
 8005150:	ffff0000 	.word	0xffff0000

08005154 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b084      	sub	sp, #16
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005162:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800516a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800516c:	7bbb      	ldrb	r3, [r7, #14]
 800516e:	2b10      	cmp	r3, #16
 8005170:	d002      	beq.n	8005178 <I2C_ITError+0x24>
 8005172:	7bbb      	ldrb	r3, [r7, #14]
 8005174:	2b40      	cmp	r3, #64	@ 0x40
 8005176:	d10a      	bne.n	800518e <I2C_ITError+0x3a>
 8005178:	7bfb      	ldrb	r3, [r7, #15]
 800517a:	2b22      	cmp	r3, #34	@ 0x22
 800517c:	d107      	bne.n	800518e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800518c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800518e:	7bfb      	ldrb	r3, [r7, #15]
 8005190:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005194:	2b28      	cmp	r3, #40	@ 0x28
 8005196:	d107      	bne.n	80051a8 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2200      	movs	r2, #0
 800519c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2228      	movs	r2, #40	@ 0x28
 80051a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80051a6:	e015      	b.n	80051d4 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80051b2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80051b6:	d00a      	beq.n	80051ce <I2C_ITError+0x7a>
 80051b8:	7bfb      	ldrb	r3, [r7, #15]
 80051ba:	2b60      	cmp	r3, #96	@ 0x60
 80051bc:	d007      	beq.n	80051ce <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2220      	movs	r2, #32
 80051c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2200      	movs	r2, #0
 80051ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2200      	movs	r2, #0
 80051d2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80051de:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80051e2:	d162      	bne.n	80052aa <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	685a      	ldr	r2, [r3, #4]
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80051f2:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051f8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80051fc:	b2db      	uxtb	r3, r3
 80051fe:	2b01      	cmp	r3, #1
 8005200:	d020      	beq.n	8005244 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005206:	4a6a      	ldr	r2, [pc, #424]	@ (80053b0 <I2C_ITError+0x25c>)
 8005208:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800520e:	4618      	mov	r0, r3
 8005210:	f7fd fc32 	bl	8002a78 <HAL_DMA_Abort_IT>
 8005214:	4603      	mov	r3, r0
 8005216:	2b00      	cmp	r3, #0
 8005218:	f000 8089 	beq.w	800532e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	681a      	ldr	r2, [r3, #0]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f022 0201 	bic.w	r2, r2, #1
 800522a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2220      	movs	r2, #32
 8005230:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005238:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800523a:	687a      	ldr	r2, [r7, #4]
 800523c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800523e:	4610      	mov	r0, r2
 8005240:	4798      	blx	r3
 8005242:	e074      	b.n	800532e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005248:	4a59      	ldr	r2, [pc, #356]	@ (80053b0 <I2C_ITError+0x25c>)
 800524a:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005250:	4618      	mov	r0, r3
 8005252:	f7fd fc11 	bl	8002a78 <HAL_DMA_Abort_IT>
 8005256:	4603      	mov	r3, r0
 8005258:	2b00      	cmp	r3, #0
 800525a:	d068      	beq.n	800532e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	695b      	ldr	r3, [r3, #20]
 8005262:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005266:	2b40      	cmp	r3, #64	@ 0x40
 8005268:	d10b      	bne.n	8005282 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	691a      	ldr	r2, [r3, #16]
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005274:	b2d2      	uxtb	r2, r2
 8005276:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800527c:	1c5a      	adds	r2, r3, #1
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	681a      	ldr	r2, [r3, #0]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f022 0201 	bic.w	r2, r2, #1
 8005290:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2220      	movs	r2, #32
 8005296:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800529e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052a0:	687a      	ldr	r2, [r7, #4]
 80052a2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80052a4:	4610      	mov	r0, r2
 80052a6:	4798      	blx	r3
 80052a8:	e041      	b.n	800532e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	2b60      	cmp	r3, #96	@ 0x60
 80052b4:	d125      	bne.n	8005302 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2220      	movs	r2, #32
 80052ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2200      	movs	r2, #0
 80052c2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	695b      	ldr	r3, [r3, #20]
 80052ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052ce:	2b40      	cmp	r3, #64	@ 0x40
 80052d0:	d10b      	bne.n	80052ea <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	691a      	ldr	r2, [r3, #16]
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052dc:	b2d2      	uxtb	r2, r2
 80052de:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052e4:	1c5a      	adds	r2, r3, #1
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	681a      	ldr	r2, [r3, #0]
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f022 0201 	bic.w	r2, r2, #1
 80052f8:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80052fa:	6878      	ldr	r0, [r7, #4]
 80052fc:	f7fe fece 	bl	800409c <HAL_I2C_AbortCpltCallback>
 8005300:	e015      	b.n	800532e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	695b      	ldr	r3, [r3, #20]
 8005308:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800530c:	2b40      	cmp	r3, #64	@ 0x40
 800530e:	d10b      	bne.n	8005328 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	691a      	ldr	r2, [r3, #16]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800531a:	b2d2      	uxtb	r2, r2
 800531c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005322:	1c5a      	adds	r2, r3, #1
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005328:	6878      	ldr	r0, [r7, #4]
 800532a:	f7fe fead 	bl	8004088 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005332:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	f003 0301 	and.w	r3, r3, #1
 800533a:	2b00      	cmp	r3, #0
 800533c:	d10e      	bne.n	800535c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005344:	2b00      	cmp	r3, #0
 8005346:	d109      	bne.n	800535c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005348:	68bb      	ldr	r3, [r7, #8]
 800534a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800534e:	2b00      	cmp	r3, #0
 8005350:	d104      	bne.n	800535c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005358:	2b00      	cmp	r3, #0
 800535a:	d007      	beq.n	800536c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	685a      	ldr	r2, [r3, #4]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800536a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005372:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005378:	f003 0304 	and.w	r3, r3, #4
 800537c:	2b04      	cmp	r3, #4
 800537e:	d113      	bne.n	80053a8 <I2C_ITError+0x254>
 8005380:	7bfb      	ldrb	r3, [r7, #15]
 8005382:	2b28      	cmp	r3, #40	@ 0x28
 8005384:	d110      	bne.n	80053a8 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	4a0a      	ldr	r2, [pc, #40]	@ (80053b4 <I2C_ITError+0x260>)
 800538a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2200      	movs	r2, #0
 8005390:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2220      	movs	r2, #32
 8005396:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2200      	movs	r2, #0
 800539e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f7fe fe52 	bl	800404c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80053a8:	bf00      	nop
 80053aa:	3710      	adds	r7, #16
 80053ac:	46bd      	mov	sp, r7
 80053ae:	bd80      	pop	{r7, pc}
 80053b0:	08005659 	.word	0x08005659
 80053b4:	ffff0000 	.word	0xffff0000

080053b8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b088      	sub	sp, #32
 80053bc:	af02      	add	r7, sp, #8
 80053be:	60f8      	str	r0, [r7, #12]
 80053c0:	607a      	str	r2, [r7, #4]
 80053c2:	603b      	str	r3, [r7, #0]
 80053c4:	460b      	mov	r3, r1
 80053c6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053cc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	2b08      	cmp	r3, #8
 80053d2:	d006      	beq.n	80053e2 <I2C_MasterRequestWrite+0x2a>
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	2b01      	cmp	r3, #1
 80053d8:	d003      	beq.n	80053e2 <I2C_MasterRequestWrite+0x2a>
 80053da:	697b      	ldr	r3, [r7, #20]
 80053dc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80053e0:	d108      	bne.n	80053f4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	681a      	ldr	r2, [r3, #0]
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80053f0:	601a      	str	r2, [r3, #0]
 80053f2:	e00b      	b.n	800540c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053f8:	2b12      	cmp	r3, #18
 80053fa:	d107      	bne.n	800540c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	681a      	ldr	r2, [r3, #0]
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800540a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	9300      	str	r3, [sp, #0]
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2200      	movs	r2, #0
 8005414:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005418:	68f8      	ldr	r0, [r7, #12]
 800541a:	f000 f9c5 	bl	80057a8 <I2C_WaitOnFlagUntilTimeout>
 800541e:	4603      	mov	r3, r0
 8005420:	2b00      	cmp	r3, #0
 8005422:	d00d      	beq.n	8005440 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800542e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005432:	d103      	bne.n	800543c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800543a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800543c:	2303      	movs	r3, #3
 800543e:	e035      	b.n	80054ac <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	691b      	ldr	r3, [r3, #16]
 8005444:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005448:	d108      	bne.n	800545c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800544a:	897b      	ldrh	r3, [r7, #10]
 800544c:	b2db      	uxtb	r3, r3
 800544e:	461a      	mov	r2, r3
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005458:	611a      	str	r2, [r3, #16]
 800545a:	e01b      	b.n	8005494 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800545c:	897b      	ldrh	r3, [r7, #10]
 800545e:	11db      	asrs	r3, r3, #7
 8005460:	b2db      	uxtb	r3, r3
 8005462:	f003 0306 	and.w	r3, r3, #6
 8005466:	b2db      	uxtb	r3, r3
 8005468:	f063 030f 	orn	r3, r3, #15
 800546c:	b2da      	uxtb	r2, r3
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	687a      	ldr	r2, [r7, #4]
 8005478:	490e      	ldr	r1, [pc, #56]	@ (80054b4 <I2C_MasterRequestWrite+0xfc>)
 800547a:	68f8      	ldr	r0, [r7, #12]
 800547c:	f000 fa0e 	bl	800589c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005480:	4603      	mov	r3, r0
 8005482:	2b00      	cmp	r3, #0
 8005484:	d001      	beq.n	800548a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005486:	2301      	movs	r3, #1
 8005488:	e010      	b.n	80054ac <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800548a:	897b      	ldrh	r3, [r7, #10]
 800548c:	b2da      	uxtb	r2, r3
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	687a      	ldr	r2, [r7, #4]
 8005498:	4907      	ldr	r1, [pc, #28]	@ (80054b8 <I2C_MasterRequestWrite+0x100>)
 800549a:	68f8      	ldr	r0, [r7, #12]
 800549c:	f000 f9fe 	bl	800589c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80054a0:	4603      	mov	r3, r0
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d001      	beq.n	80054aa <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80054a6:	2301      	movs	r3, #1
 80054a8:	e000      	b.n	80054ac <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80054aa:	2300      	movs	r3, #0
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	3718      	adds	r7, #24
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}
 80054b4:	00010008 	.word	0x00010008
 80054b8:	00010002 	.word	0x00010002

080054bc <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b088      	sub	sp, #32
 80054c0:	af02      	add	r7, sp, #8
 80054c2:	60f8      	str	r0, [r7, #12]
 80054c4:	607a      	str	r2, [r7, #4]
 80054c6:	603b      	str	r3, [r7, #0]
 80054c8:	460b      	mov	r3, r1
 80054ca:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054d0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	681a      	ldr	r2, [r3, #0]
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80054e0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	2b08      	cmp	r3, #8
 80054e6:	d006      	beq.n	80054f6 <I2C_MasterRequestRead+0x3a>
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	2b01      	cmp	r3, #1
 80054ec:	d003      	beq.n	80054f6 <I2C_MasterRequestRead+0x3a>
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80054f4:	d108      	bne.n	8005508 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	681a      	ldr	r2, [r3, #0]
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005504:	601a      	str	r2, [r3, #0]
 8005506:	e00b      	b.n	8005520 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800550c:	2b11      	cmp	r3, #17
 800550e:	d107      	bne.n	8005520 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800551e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	9300      	str	r3, [sp, #0]
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2200      	movs	r2, #0
 8005528:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800552c:	68f8      	ldr	r0, [r7, #12]
 800552e:	f000 f93b 	bl	80057a8 <I2C_WaitOnFlagUntilTimeout>
 8005532:	4603      	mov	r3, r0
 8005534:	2b00      	cmp	r3, #0
 8005536:	d00d      	beq.n	8005554 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005542:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005546:	d103      	bne.n	8005550 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800554e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005550:	2303      	movs	r3, #3
 8005552:	e079      	b.n	8005648 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	691b      	ldr	r3, [r3, #16]
 8005558:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800555c:	d108      	bne.n	8005570 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800555e:	897b      	ldrh	r3, [r7, #10]
 8005560:	b2db      	uxtb	r3, r3
 8005562:	f043 0301 	orr.w	r3, r3, #1
 8005566:	b2da      	uxtb	r2, r3
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	611a      	str	r2, [r3, #16]
 800556e:	e05f      	b.n	8005630 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005570:	897b      	ldrh	r3, [r7, #10]
 8005572:	11db      	asrs	r3, r3, #7
 8005574:	b2db      	uxtb	r3, r3
 8005576:	f003 0306 	and.w	r3, r3, #6
 800557a:	b2db      	uxtb	r3, r3
 800557c:	f063 030f 	orn	r3, r3, #15
 8005580:	b2da      	uxtb	r2, r3
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	687a      	ldr	r2, [r7, #4]
 800558c:	4930      	ldr	r1, [pc, #192]	@ (8005650 <I2C_MasterRequestRead+0x194>)
 800558e:	68f8      	ldr	r0, [r7, #12]
 8005590:	f000 f984 	bl	800589c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005594:	4603      	mov	r3, r0
 8005596:	2b00      	cmp	r3, #0
 8005598:	d001      	beq.n	800559e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800559a:	2301      	movs	r3, #1
 800559c:	e054      	b.n	8005648 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800559e:	897b      	ldrh	r3, [r7, #10]
 80055a0:	b2da      	uxtb	r2, r3
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	687a      	ldr	r2, [r7, #4]
 80055ac:	4929      	ldr	r1, [pc, #164]	@ (8005654 <I2C_MasterRequestRead+0x198>)
 80055ae:	68f8      	ldr	r0, [r7, #12]
 80055b0:	f000 f974 	bl	800589c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80055b4:	4603      	mov	r3, r0
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d001      	beq.n	80055be <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80055ba:	2301      	movs	r3, #1
 80055bc:	e044      	b.n	8005648 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055be:	2300      	movs	r3, #0
 80055c0:	613b      	str	r3, [r7, #16]
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	695b      	ldr	r3, [r3, #20]
 80055c8:	613b      	str	r3, [r7, #16]
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	699b      	ldr	r3, [r3, #24]
 80055d0:	613b      	str	r3, [r7, #16]
 80055d2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	681a      	ldr	r2, [r3, #0]
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80055e2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	9300      	str	r3, [sp, #0]
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2200      	movs	r2, #0
 80055ec:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80055f0:	68f8      	ldr	r0, [r7, #12]
 80055f2:	f000 f8d9 	bl	80057a8 <I2C_WaitOnFlagUntilTimeout>
 80055f6:	4603      	mov	r3, r0
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d00d      	beq.n	8005618 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005606:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800560a:	d103      	bne.n	8005614 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005612:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8005614:	2303      	movs	r3, #3
 8005616:	e017      	b.n	8005648 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005618:	897b      	ldrh	r3, [r7, #10]
 800561a:	11db      	asrs	r3, r3, #7
 800561c:	b2db      	uxtb	r3, r3
 800561e:	f003 0306 	and.w	r3, r3, #6
 8005622:	b2db      	uxtb	r3, r3
 8005624:	f063 030e 	orn	r3, r3, #14
 8005628:	b2da      	uxtb	r2, r3
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	687a      	ldr	r2, [r7, #4]
 8005634:	4907      	ldr	r1, [pc, #28]	@ (8005654 <I2C_MasterRequestRead+0x198>)
 8005636:	68f8      	ldr	r0, [r7, #12]
 8005638:	f000 f930 	bl	800589c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800563c:	4603      	mov	r3, r0
 800563e:	2b00      	cmp	r3, #0
 8005640:	d001      	beq.n	8005646 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005642:	2301      	movs	r3, #1
 8005644:	e000      	b.n	8005648 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005646:	2300      	movs	r3, #0
}
 8005648:	4618      	mov	r0, r3
 800564a:	3718      	adds	r7, #24
 800564c:	46bd      	mov	sp, r7
 800564e:	bd80      	pop	{r7, pc}
 8005650:	00010008 	.word	0x00010008
 8005654:	00010002 	.word	0x00010002

08005658 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b086      	sub	sp, #24
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005660:	2300      	movs	r3, #0
 8005662:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005668:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800566a:	697b      	ldr	r3, [r7, #20]
 800566c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005670:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005672:	4b4b      	ldr	r3, [pc, #300]	@ (80057a0 <I2C_DMAAbort+0x148>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	08db      	lsrs	r3, r3, #3
 8005678:	4a4a      	ldr	r2, [pc, #296]	@ (80057a4 <I2C_DMAAbort+0x14c>)
 800567a:	fba2 2303 	umull	r2, r3, r2, r3
 800567e:	0a1a      	lsrs	r2, r3, #8
 8005680:	4613      	mov	r3, r2
 8005682:	009b      	lsls	r3, r3, #2
 8005684:	4413      	add	r3, r2
 8005686:	00da      	lsls	r2, r3, #3
 8005688:	1ad3      	subs	r3, r2, r3
 800568a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d106      	bne.n	80056a0 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005692:	697b      	ldr	r3, [r7, #20]
 8005694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005696:	f043 0220 	orr.w	r2, r3, #32
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 800569e:	e00a      	b.n	80056b6 <I2C_DMAAbort+0x5e>
    }
    count--;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	3b01      	subs	r3, #1
 80056a4:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80056b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056b4:	d0ea      	beq.n	800568c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d003      	beq.n	80056c6 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80056be:	697b      	ldr	r3, [r7, #20]
 80056c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056c2:	2200      	movs	r2, #0
 80056c4:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80056c6:	697b      	ldr	r3, [r7, #20]
 80056c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d003      	beq.n	80056d6 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056d2:	2200      	movs	r2, #0
 80056d4:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	681a      	ldr	r2, [r3, #0]
 80056dc:	697b      	ldr	r3, [r7, #20]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80056e4:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	2200      	movs	r2, #0
 80056ea:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d003      	beq.n	80056fc <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80056f4:	697b      	ldr	r3, [r7, #20]
 80056f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056f8:	2200      	movs	r2, #0
 80056fa:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 80056fc:	697b      	ldr	r3, [r7, #20]
 80056fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005700:	2b00      	cmp	r3, #0
 8005702:	d003      	beq.n	800570c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005704:	697b      	ldr	r3, [r7, #20]
 8005706:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005708:	2200      	movs	r2, #0
 800570a:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	681a      	ldr	r2, [r3, #0]
 8005712:	697b      	ldr	r3, [r7, #20]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f022 0201 	bic.w	r2, r2, #1
 800571a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800571c:	697b      	ldr	r3, [r7, #20]
 800571e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005722:	b2db      	uxtb	r3, r3
 8005724:	2b60      	cmp	r3, #96	@ 0x60
 8005726:	d10e      	bne.n	8005746 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	2220      	movs	r2, #32
 800572c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	2200      	movs	r2, #0
 8005734:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005738:	697b      	ldr	r3, [r7, #20]
 800573a:	2200      	movs	r2, #0
 800573c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800573e:	6978      	ldr	r0, [r7, #20]
 8005740:	f7fe fcac 	bl	800409c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005744:	e027      	b.n	8005796 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005746:	7cfb      	ldrb	r3, [r7, #19]
 8005748:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800574c:	2b28      	cmp	r3, #40	@ 0x28
 800574e:	d117      	bne.n	8005780 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8005750:	697b      	ldr	r3, [r7, #20]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	681a      	ldr	r2, [r3, #0]
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f042 0201 	orr.w	r2, r2, #1
 800575e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005760:	697b      	ldr	r3, [r7, #20]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	681a      	ldr	r2, [r3, #0]
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800576e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	2200      	movs	r2, #0
 8005774:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005776:	697b      	ldr	r3, [r7, #20]
 8005778:	2228      	movs	r2, #40	@ 0x28
 800577a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800577e:	e007      	b.n	8005790 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	2220      	movs	r2, #32
 8005784:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005788:	697b      	ldr	r3, [r7, #20]
 800578a:	2200      	movs	r2, #0
 800578c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005790:	6978      	ldr	r0, [r7, #20]
 8005792:	f7fe fc79 	bl	8004088 <HAL_I2C_ErrorCallback>
}
 8005796:	bf00      	nop
 8005798:	3718      	adds	r7, #24
 800579a:	46bd      	mov	sp, r7
 800579c:	bd80      	pop	{r7, pc}
 800579e:	bf00      	nop
 80057a0:	20000000 	.word	0x20000000
 80057a4:	14f8b589 	.word	0x14f8b589

080057a8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b084      	sub	sp, #16
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	60f8      	str	r0, [r7, #12]
 80057b0:	60b9      	str	r1, [r7, #8]
 80057b2:	603b      	str	r3, [r7, #0]
 80057b4:	4613      	mov	r3, r2
 80057b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80057b8:	e048      	b.n	800584c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057c0:	d044      	beq.n	800584c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057c2:	f7fc fed1 	bl	8002568 <HAL_GetTick>
 80057c6:	4602      	mov	r2, r0
 80057c8:	69bb      	ldr	r3, [r7, #24]
 80057ca:	1ad3      	subs	r3, r2, r3
 80057cc:	683a      	ldr	r2, [r7, #0]
 80057ce:	429a      	cmp	r2, r3
 80057d0:	d302      	bcc.n	80057d8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d139      	bne.n	800584c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	0c1b      	lsrs	r3, r3, #16
 80057dc:	b2db      	uxtb	r3, r3
 80057de:	2b01      	cmp	r3, #1
 80057e0:	d10d      	bne.n	80057fe <I2C_WaitOnFlagUntilTimeout+0x56>
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	695b      	ldr	r3, [r3, #20]
 80057e8:	43da      	mvns	r2, r3
 80057ea:	68bb      	ldr	r3, [r7, #8]
 80057ec:	4013      	ands	r3, r2
 80057ee:	b29b      	uxth	r3, r3
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	bf0c      	ite	eq
 80057f4:	2301      	moveq	r3, #1
 80057f6:	2300      	movne	r3, #0
 80057f8:	b2db      	uxtb	r3, r3
 80057fa:	461a      	mov	r2, r3
 80057fc:	e00c      	b.n	8005818 <I2C_WaitOnFlagUntilTimeout+0x70>
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	699b      	ldr	r3, [r3, #24]
 8005804:	43da      	mvns	r2, r3
 8005806:	68bb      	ldr	r3, [r7, #8]
 8005808:	4013      	ands	r3, r2
 800580a:	b29b      	uxth	r3, r3
 800580c:	2b00      	cmp	r3, #0
 800580e:	bf0c      	ite	eq
 8005810:	2301      	moveq	r3, #1
 8005812:	2300      	movne	r3, #0
 8005814:	b2db      	uxtb	r3, r3
 8005816:	461a      	mov	r2, r3
 8005818:	79fb      	ldrb	r3, [r7, #7]
 800581a:	429a      	cmp	r2, r3
 800581c:	d116      	bne.n	800584c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2200      	movs	r2, #0
 8005822:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2220      	movs	r2, #32
 8005828:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2200      	movs	r2, #0
 8005830:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005838:	f043 0220 	orr.w	r2, r3, #32
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2200      	movs	r2, #0
 8005844:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005848:	2301      	movs	r3, #1
 800584a:	e023      	b.n	8005894 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	0c1b      	lsrs	r3, r3, #16
 8005850:	b2db      	uxtb	r3, r3
 8005852:	2b01      	cmp	r3, #1
 8005854:	d10d      	bne.n	8005872 <I2C_WaitOnFlagUntilTimeout+0xca>
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	695b      	ldr	r3, [r3, #20]
 800585c:	43da      	mvns	r2, r3
 800585e:	68bb      	ldr	r3, [r7, #8]
 8005860:	4013      	ands	r3, r2
 8005862:	b29b      	uxth	r3, r3
 8005864:	2b00      	cmp	r3, #0
 8005866:	bf0c      	ite	eq
 8005868:	2301      	moveq	r3, #1
 800586a:	2300      	movne	r3, #0
 800586c:	b2db      	uxtb	r3, r3
 800586e:	461a      	mov	r2, r3
 8005870:	e00c      	b.n	800588c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	699b      	ldr	r3, [r3, #24]
 8005878:	43da      	mvns	r2, r3
 800587a:	68bb      	ldr	r3, [r7, #8]
 800587c:	4013      	ands	r3, r2
 800587e:	b29b      	uxth	r3, r3
 8005880:	2b00      	cmp	r3, #0
 8005882:	bf0c      	ite	eq
 8005884:	2301      	moveq	r3, #1
 8005886:	2300      	movne	r3, #0
 8005888:	b2db      	uxtb	r3, r3
 800588a:	461a      	mov	r2, r3
 800588c:	79fb      	ldrb	r3, [r7, #7]
 800588e:	429a      	cmp	r2, r3
 8005890:	d093      	beq.n	80057ba <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005892:	2300      	movs	r3, #0
}
 8005894:	4618      	mov	r0, r3
 8005896:	3710      	adds	r7, #16
 8005898:	46bd      	mov	sp, r7
 800589a:	bd80      	pop	{r7, pc}

0800589c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b084      	sub	sp, #16
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	60f8      	str	r0, [r7, #12]
 80058a4:	60b9      	str	r1, [r7, #8]
 80058a6:	607a      	str	r2, [r7, #4]
 80058a8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80058aa:	e071      	b.n	8005990 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	695b      	ldr	r3, [r3, #20]
 80058b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058ba:	d123      	bne.n	8005904 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	681a      	ldr	r2, [r3, #0]
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80058ca:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80058d4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	2200      	movs	r2, #0
 80058da:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	2220      	movs	r2, #32
 80058e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2200      	movs	r2, #0
 80058e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058f0:	f043 0204 	orr.w	r2, r3, #4
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	2200      	movs	r2, #0
 80058fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005900:	2301      	movs	r3, #1
 8005902:	e067      	b.n	80059d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	f1b3 3fff 	cmp.w	r3, #4294967295
 800590a:	d041      	beq.n	8005990 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800590c:	f7fc fe2c 	bl	8002568 <HAL_GetTick>
 8005910:	4602      	mov	r2, r0
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	1ad3      	subs	r3, r2, r3
 8005916:	687a      	ldr	r2, [r7, #4]
 8005918:	429a      	cmp	r2, r3
 800591a:	d302      	bcc.n	8005922 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d136      	bne.n	8005990 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	0c1b      	lsrs	r3, r3, #16
 8005926:	b2db      	uxtb	r3, r3
 8005928:	2b01      	cmp	r3, #1
 800592a:	d10c      	bne.n	8005946 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	695b      	ldr	r3, [r3, #20]
 8005932:	43da      	mvns	r2, r3
 8005934:	68bb      	ldr	r3, [r7, #8]
 8005936:	4013      	ands	r3, r2
 8005938:	b29b      	uxth	r3, r3
 800593a:	2b00      	cmp	r3, #0
 800593c:	bf14      	ite	ne
 800593e:	2301      	movne	r3, #1
 8005940:	2300      	moveq	r3, #0
 8005942:	b2db      	uxtb	r3, r3
 8005944:	e00b      	b.n	800595e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	699b      	ldr	r3, [r3, #24]
 800594c:	43da      	mvns	r2, r3
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	4013      	ands	r3, r2
 8005952:	b29b      	uxth	r3, r3
 8005954:	2b00      	cmp	r3, #0
 8005956:	bf14      	ite	ne
 8005958:	2301      	movne	r3, #1
 800595a:	2300      	moveq	r3, #0
 800595c:	b2db      	uxtb	r3, r3
 800595e:	2b00      	cmp	r3, #0
 8005960:	d016      	beq.n	8005990 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2200      	movs	r2, #0
 8005966:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2220      	movs	r2, #32
 800596c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2200      	movs	r2, #0
 8005974:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800597c:	f043 0220 	orr.w	r2, r3, #32
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	2200      	movs	r2, #0
 8005988:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800598c:	2301      	movs	r3, #1
 800598e:	e021      	b.n	80059d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	0c1b      	lsrs	r3, r3, #16
 8005994:	b2db      	uxtb	r3, r3
 8005996:	2b01      	cmp	r3, #1
 8005998:	d10c      	bne.n	80059b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	695b      	ldr	r3, [r3, #20]
 80059a0:	43da      	mvns	r2, r3
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	4013      	ands	r3, r2
 80059a6:	b29b      	uxth	r3, r3
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	bf14      	ite	ne
 80059ac:	2301      	movne	r3, #1
 80059ae:	2300      	moveq	r3, #0
 80059b0:	b2db      	uxtb	r3, r3
 80059b2:	e00b      	b.n	80059cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	699b      	ldr	r3, [r3, #24]
 80059ba:	43da      	mvns	r2, r3
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	4013      	ands	r3, r2
 80059c0:	b29b      	uxth	r3, r3
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	bf14      	ite	ne
 80059c6:	2301      	movne	r3, #1
 80059c8:	2300      	moveq	r3, #0
 80059ca:	b2db      	uxtb	r3, r3
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	f47f af6d 	bne.w	80058ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80059d2:	2300      	movs	r3, #0
}
 80059d4:	4618      	mov	r0, r3
 80059d6:	3710      	adds	r7, #16
 80059d8:	46bd      	mov	sp, r7
 80059da:	bd80      	pop	{r7, pc}

080059dc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b084      	sub	sp, #16
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	60f8      	str	r0, [r7, #12]
 80059e4:	60b9      	str	r1, [r7, #8]
 80059e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80059e8:	e034      	b.n	8005a54 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80059ea:	68f8      	ldr	r0, [r7, #12]
 80059ec:	f000 f915 	bl	8005c1a <I2C_IsAcknowledgeFailed>
 80059f0:	4603      	mov	r3, r0
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d001      	beq.n	80059fa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80059f6:	2301      	movs	r3, #1
 80059f8:	e034      	b.n	8005a64 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059fa:	68bb      	ldr	r3, [r7, #8]
 80059fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a00:	d028      	beq.n	8005a54 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a02:	f7fc fdb1 	bl	8002568 <HAL_GetTick>
 8005a06:	4602      	mov	r2, r0
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	1ad3      	subs	r3, r2, r3
 8005a0c:	68ba      	ldr	r2, [r7, #8]
 8005a0e:	429a      	cmp	r2, r3
 8005a10:	d302      	bcc.n	8005a18 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005a12:	68bb      	ldr	r3, [r7, #8]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d11d      	bne.n	8005a54 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	695b      	ldr	r3, [r3, #20]
 8005a1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a22:	2b80      	cmp	r3, #128	@ 0x80
 8005a24:	d016      	beq.n	8005a54 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	2200      	movs	r2, #0
 8005a2a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	2220      	movs	r2, #32
 8005a30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	2200      	movs	r2, #0
 8005a38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a40:	f043 0220 	orr.w	r2, r3, #32
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005a50:	2301      	movs	r3, #1
 8005a52:	e007      	b.n	8005a64 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	695b      	ldr	r3, [r3, #20]
 8005a5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a5e:	2b80      	cmp	r3, #128	@ 0x80
 8005a60:	d1c3      	bne.n	80059ea <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005a62:	2300      	movs	r3, #0
}
 8005a64:	4618      	mov	r0, r3
 8005a66:	3710      	adds	r7, #16
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bd80      	pop	{r7, pc}

08005a6c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b084      	sub	sp, #16
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	60f8      	str	r0, [r7, #12]
 8005a74:	60b9      	str	r1, [r7, #8]
 8005a76:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005a78:	e034      	b.n	8005ae4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005a7a:	68f8      	ldr	r0, [r7, #12]
 8005a7c:	f000 f8cd 	bl	8005c1a <I2C_IsAcknowledgeFailed>
 8005a80:	4603      	mov	r3, r0
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d001      	beq.n	8005a8a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005a86:	2301      	movs	r3, #1
 8005a88:	e034      	b.n	8005af4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a8a:	68bb      	ldr	r3, [r7, #8]
 8005a8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a90:	d028      	beq.n	8005ae4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a92:	f7fc fd69 	bl	8002568 <HAL_GetTick>
 8005a96:	4602      	mov	r2, r0
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	1ad3      	subs	r3, r2, r3
 8005a9c:	68ba      	ldr	r2, [r7, #8]
 8005a9e:	429a      	cmp	r2, r3
 8005aa0:	d302      	bcc.n	8005aa8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d11d      	bne.n	8005ae4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	695b      	ldr	r3, [r3, #20]
 8005aae:	f003 0304 	and.w	r3, r3, #4
 8005ab2:	2b04      	cmp	r3, #4
 8005ab4:	d016      	beq.n	8005ae4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	2220      	movs	r2, #32
 8005ac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ad0:	f043 0220 	orr.w	r2, r3, #32
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	2200      	movs	r2, #0
 8005adc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	e007      	b.n	8005af4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	695b      	ldr	r3, [r3, #20]
 8005aea:	f003 0304 	and.w	r3, r3, #4
 8005aee:	2b04      	cmp	r3, #4
 8005af0:	d1c3      	bne.n	8005a7a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005af2:	2300      	movs	r3, #0
}
 8005af4:	4618      	mov	r0, r3
 8005af6:	3710      	adds	r7, #16
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bd80      	pop	{r7, pc}

08005afc <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005afc:	b480      	push	{r7}
 8005afe:	b085      	sub	sp, #20
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005b04:	2300      	movs	r3, #0
 8005b06:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005b08:	4b13      	ldr	r3, [pc, #76]	@ (8005b58 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	08db      	lsrs	r3, r3, #3
 8005b0e:	4a13      	ldr	r2, [pc, #76]	@ (8005b5c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005b10:	fba2 2303 	umull	r2, r3, r2, r3
 8005b14:	0a1a      	lsrs	r2, r3, #8
 8005b16:	4613      	mov	r3, r2
 8005b18:	009b      	lsls	r3, r3, #2
 8005b1a:	4413      	add	r3, r2
 8005b1c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	3b01      	subs	r3, #1
 8005b22:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d107      	bne.n	8005b3a <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b2e:	f043 0220 	orr.w	r2, r3, #32
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8005b36:	2301      	movs	r3, #1
 8005b38:	e008      	b.n	8005b4c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b48:	d0e9      	beq.n	8005b1e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005b4a:	2300      	movs	r3, #0
}
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	3714      	adds	r7, #20
 8005b50:	46bd      	mov	sp, r7
 8005b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b56:	4770      	bx	lr
 8005b58:	20000000 	.word	0x20000000
 8005b5c:	14f8b589 	.word	0x14f8b589

08005b60 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b084      	sub	sp, #16
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	60f8      	str	r0, [r7, #12]
 8005b68:	60b9      	str	r1, [r7, #8]
 8005b6a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005b6c:	e049      	b.n	8005c02 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	695b      	ldr	r3, [r3, #20]
 8005b74:	f003 0310 	and.w	r3, r3, #16
 8005b78:	2b10      	cmp	r3, #16
 8005b7a:	d119      	bne.n	8005bb0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f06f 0210 	mvn.w	r2, #16
 8005b84:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2220      	movs	r2, #32
 8005b90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2200      	movs	r2, #0
 8005b98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005bac:	2301      	movs	r3, #1
 8005bae:	e030      	b.n	8005c12 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bb0:	f7fc fcda 	bl	8002568 <HAL_GetTick>
 8005bb4:	4602      	mov	r2, r0
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	1ad3      	subs	r3, r2, r3
 8005bba:	68ba      	ldr	r2, [r7, #8]
 8005bbc:	429a      	cmp	r2, r3
 8005bbe:	d302      	bcc.n	8005bc6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d11d      	bne.n	8005c02 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	695b      	ldr	r3, [r3, #20]
 8005bcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bd0:	2b40      	cmp	r3, #64	@ 0x40
 8005bd2:	d016      	beq.n	8005c02 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	2220      	movs	r2, #32
 8005bde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	2200      	movs	r2, #0
 8005be6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bee:	f043 0220 	orr.w	r2, r3, #32
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005bfe:	2301      	movs	r3, #1
 8005c00:	e007      	b.n	8005c12 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	695b      	ldr	r3, [r3, #20]
 8005c08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c0c:	2b40      	cmp	r3, #64	@ 0x40
 8005c0e:	d1ae      	bne.n	8005b6e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005c10:	2300      	movs	r3, #0
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3710      	adds	r7, #16
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}

08005c1a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005c1a:	b480      	push	{r7}
 8005c1c:	b083      	sub	sp, #12
 8005c1e:	af00      	add	r7, sp, #0
 8005c20:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	695b      	ldr	r3, [r3, #20]
 8005c28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c30:	d11b      	bne.n	8005c6a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005c3a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2220      	movs	r2, #32
 8005c46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c56:	f043 0204 	orr.w	r2, r3, #4
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2200      	movs	r2, #0
 8005c62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005c66:	2301      	movs	r3, #1
 8005c68:	e000      	b.n	8005c6c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005c6a:	2300      	movs	r3, #0
}
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	370c      	adds	r7, #12
 8005c70:	46bd      	mov	sp, r7
 8005c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c76:	4770      	bx	lr

08005c78 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b083      	sub	sp, #12
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c84:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8005c88:	d103      	bne.n	8005c92 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2201      	movs	r2, #1
 8005c8e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005c90:	e007      	b.n	8005ca2 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c96:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005c9a:	d102      	bne.n	8005ca2 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2208      	movs	r2, #8
 8005ca0:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8005ca2:	bf00      	nop
 8005ca4:	370c      	adds	r7, #12
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cac:	4770      	bx	lr
	...

08005cb0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b086      	sub	sp, #24
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d101      	bne.n	8005cc2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	e267      	b.n	8006192 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f003 0301 	and.w	r3, r3, #1
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d075      	beq.n	8005dba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005cce:	4b88      	ldr	r3, [pc, #544]	@ (8005ef0 <HAL_RCC_OscConfig+0x240>)
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	f003 030c 	and.w	r3, r3, #12
 8005cd6:	2b04      	cmp	r3, #4
 8005cd8:	d00c      	beq.n	8005cf4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005cda:	4b85      	ldr	r3, [pc, #532]	@ (8005ef0 <HAL_RCC_OscConfig+0x240>)
 8005cdc:	689b      	ldr	r3, [r3, #8]
 8005cde:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005ce2:	2b08      	cmp	r3, #8
 8005ce4:	d112      	bne.n	8005d0c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005ce6:	4b82      	ldr	r3, [pc, #520]	@ (8005ef0 <HAL_RCC_OscConfig+0x240>)
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005cee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005cf2:	d10b      	bne.n	8005d0c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005cf4:	4b7e      	ldr	r3, [pc, #504]	@ (8005ef0 <HAL_RCC_OscConfig+0x240>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d05b      	beq.n	8005db8 <HAL_RCC_OscConfig+0x108>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d157      	bne.n	8005db8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005d08:	2301      	movs	r3, #1
 8005d0a:	e242      	b.n	8006192 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	685b      	ldr	r3, [r3, #4]
 8005d10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d14:	d106      	bne.n	8005d24 <HAL_RCC_OscConfig+0x74>
 8005d16:	4b76      	ldr	r3, [pc, #472]	@ (8005ef0 <HAL_RCC_OscConfig+0x240>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	4a75      	ldr	r2, [pc, #468]	@ (8005ef0 <HAL_RCC_OscConfig+0x240>)
 8005d1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d20:	6013      	str	r3, [r2, #0]
 8005d22:	e01d      	b.n	8005d60 <HAL_RCC_OscConfig+0xb0>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	685b      	ldr	r3, [r3, #4]
 8005d28:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005d2c:	d10c      	bne.n	8005d48 <HAL_RCC_OscConfig+0x98>
 8005d2e:	4b70      	ldr	r3, [pc, #448]	@ (8005ef0 <HAL_RCC_OscConfig+0x240>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	4a6f      	ldr	r2, [pc, #444]	@ (8005ef0 <HAL_RCC_OscConfig+0x240>)
 8005d34:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005d38:	6013      	str	r3, [r2, #0]
 8005d3a:	4b6d      	ldr	r3, [pc, #436]	@ (8005ef0 <HAL_RCC_OscConfig+0x240>)
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4a6c      	ldr	r2, [pc, #432]	@ (8005ef0 <HAL_RCC_OscConfig+0x240>)
 8005d40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d44:	6013      	str	r3, [r2, #0]
 8005d46:	e00b      	b.n	8005d60 <HAL_RCC_OscConfig+0xb0>
 8005d48:	4b69      	ldr	r3, [pc, #420]	@ (8005ef0 <HAL_RCC_OscConfig+0x240>)
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a68      	ldr	r2, [pc, #416]	@ (8005ef0 <HAL_RCC_OscConfig+0x240>)
 8005d4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d52:	6013      	str	r3, [r2, #0]
 8005d54:	4b66      	ldr	r3, [pc, #408]	@ (8005ef0 <HAL_RCC_OscConfig+0x240>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	4a65      	ldr	r2, [pc, #404]	@ (8005ef0 <HAL_RCC_OscConfig+0x240>)
 8005d5a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005d5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	685b      	ldr	r3, [r3, #4]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d013      	beq.n	8005d90 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d68:	f7fc fbfe 	bl	8002568 <HAL_GetTick>
 8005d6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d6e:	e008      	b.n	8005d82 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005d70:	f7fc fbfa 	bl	8002568 <HAL_GetTick>
 8005d74:	4602      	mov	r2, r0
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	1ad3      	subs	r3, r2, r3
 8005d7a:	2b64      	cmp	r3, #100	@ 0x64
 8005d7c:	d901      	bls.n	8005d82 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005d7e:	2303      	movs	r3, #3
 8005d80:	e207      	b.n	8006192 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d82:	4b5b      	ldr	r3, [pc, #364]	@ (8005ef0 <HAL_RCC_OscConfig+0x240>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d0f0      	beq.n	8005d70 <HAL_RCC_OscConfig+0xc0>
 8005d8e:	e014      	b.n	8005dba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d90:	f7fc fbea 	bl	8002568 <HAL_GetTick>
 8005d94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d96:	e008      	b.n	8005daa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005d98:	f7fc fbe6 	bl	8002568 <HAL_GetTick>
 8005d9c:	4602      	mov	r2, r0
 8005d9e:	693b      	ldr	r3, [r7, #16]
 8005da0:	1ad3      	subs	r3, r2, r3
 8005da2:	2b64      	cmp	r3, #100	@ 0x64
 8005da4:	d901      	bls.n	8005daa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005da6:	2303      	movs	r3, #3
 8005da8:	e1f3      	b.n	8006192 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005daa:	4b51      	ldr	r3, [pc, #324]	@ (8005ef0 <HAL_RCC_OscConfig+0x240>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d1f0      	bne.n	8005d98 <HAL_RCC_OscConfig+0xe8>
 8005db6:	e000      	b.n	8005dba <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005db8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f003 0302 	and.w	r3, r3, #2
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d063      	beq.n	8005e8e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005dc6:	4b4a      	ldr	r3, [pc, #296]	@ (8005ef0 <HAL_RCC_OscConfig+0x240>)
 8005dc8:	689b      	ldr	r3, [r3, #8]
 8005dca:	f003 030c 	and.w	r3, r3, #12
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d00b      	beq.n	8005dea <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005dd2:	4b47      	ldr	r3, [pc, #284]	@ (8005ef0 <HAL_RCC_OscConfig+0x240>)
 8005dd4:	689b      	ldr	r3, [r3, #8]
 8005dd6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005dda:	2b08      	cmp	r3, #8
 8005ddc:	d11c      	bne.n	8005e18 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005dde:	4b44      	ldr	r3, [pc, #272]	@ (8005ef0 <HAL_RCC_OscConfig+0x240>)
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d116      	bne.n	8005e18 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005dea:	4b41      	ldr	r3, [pc, #260]	@ (8005ef0 <HAL_RCC_OscConfig+0x240>)
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f003 0302 	and.w	r3, r3, #2
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d005      	beq.n	8005e02 <HAL_RCC_OscConfig+0x152>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	68db      	ldr	r3, [r3, #12]
 8005dfa:	2b01      	cmp	r3, #1
 8005dfc:	d001      	beq.n	8005e02 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	e1c7      	b.n	8006192 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e02:	4b3b      	ldr	r3, [pc, #236]	@ (8005ef0 <HAL_RCC_OscConfig+0x240>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	691b      	ldr	r3, [r3, #16]
 8005e0e:	00db      	lsls	r3, r3, #3
 8005e10:	4937      	ldr	r1, [pc, #220]	@ (8005ef0 <HAL_RCC_OscConfig+0x240>)
 8005e12:	4313      	orrs	r3, r2
 8005e14:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e16:	e03a      	b.n	8005e8e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	68db      	ldr	r3, [r3, #12]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d020      	beq.n	8005e62 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005e20:	4b34      	ldr	r3, [pc, #208]	@ (8005ef4 <HAL_RCC_OscConfig+0x244>)
 8005e22:	2201      	movs	r2, #1
 8005e24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e26:	f7fc fb9f 	bl	8002568 <HAL_GetTick>
 8005e2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e2c:	e008      	b.n	8005e40 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005e2e:	f7fc fb9b 	bl	8002568 <HAL_GetTick>
 8005e32:	4602      	mov	r2, r0
 8005e34:	693b      	ldr	r3, [r7, #16]
 8005e36:	1ad3      	subs	r3, r2, r3
 8005e38:	2b02      	cmp	r3, #2
 8005e3a:	d901      	bls.n	8005e40 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005e3c:	2303      	movs	r3, #3
 8005e3e:	e1a8      	b.n	8006192 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e40:	4b2b      	ldr	r3, [pc, #172]	@ (8005ef0 <HAL_RCC_OscConfig+0x240>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f003 0302 	and.w	r3, r3, #2
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d0f0      	beq.n	8005e2e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e4c:	4b28      	ldr	r3, [pc, #160]	@ (8005ef0 <HAL_RCC_OscConfig+0x240>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	691b      	ldr	r3, [r3, #16]
 8005e58:	00db      	lsls	r3, r3, #3
 8005e5a:	4925      	ldr	r1, [pc, #148]	@ (8005ef0 <HAL_RCC_OscConfig+0x240>)
 8005e5c:	4313      	orrs	r3, r2
 8005e5e:	600b      	str	r3, [r1, #0]
 8005e60:	e015      	b.n	8005e8e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005e62:	4b24      	ldr	r3, [pc, #144]	@ (8005ef4 <HAL_RCC_OscConfig+0x244>)
 8005e64:	2200      	movs	r2, #0
 8005e66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e68:	f7fc fb7e 	bl	8002568 <HAL_GetTick>
 8005e6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e6e:	e008      	b.n	8005e82 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005e70:	f7fc fb7a 	bl	8002568 <HAL_GetTick>
 8005e74:	4602      	mov	r2, r0
 8005e76:	693b      	ldr	r3, [r7, #16]
 8005e78:	1ad3      	subs	r3, r2, r3
 8005e7a:	2b02      	cmp	r3, #2
 8005e7c:	d901      	bls.n	8005e82 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005e7e:	2303      	movs	r3, #3
 8005e80:	e187      	b.n	8006192 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e82:	4b1b      	ldr	r3, [pc, #108]	@ (8005ef0 <HAL_RCC_OscConfig+0x240>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f003 0302 	and.w	r3, r3, #2
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d1f0      	bne.n	8005e70 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f003 0308 	and.w	r3, r3, #8
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d036      	beq.n	8005f08 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	695b      	ldr	r3, [r3, #20]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d016      	beq.n	8005ed0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005ea2:	4b15      	ldr	r3, [pc, #84]	@ (8005ef8 <HAL_RCC_OscConfig+0x248>)
 8005ea4:	2201      	movs	r2, #1
 8005ea6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ea8:	f7fc fb5e 	bl	8002568 <HAL_GetTick>
 8005eac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005eae:	e008      	b.n	8005ec2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005eb0:	f7fc fb5a 	bl	8002568 <HAL_GetTick>
 8005eb4:	4602      	mov	r2, r0
 8005eb6:	693b      	ldr	r3, [r7, #16]
 8005eb8:	1ad3      	subs	r3, r2, r3
 8005eba:	2b02      	cmp	r3, #2
 8005ebc:	d901      	bls.n	8005ec2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005ebe:	2303      	movs	r3, #3
 8005ec0:	e167      	b.n	8006192 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ec2:	4b0b      	ldr	r3, [pc, #44]	@ (8005ef0 <HAL_RCC_OscConfig+0x240>)
 8005ec4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ec6:	f003 0302 	and.w	r3, r3, #2
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d0f0      	beq.n	8005eb0 <HAL_RCC_OscConfig+0x200>
 8005ece:	e01b      	b.n	8005f08 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ed0:	4b09      	ldr	r3, [pc, #36]	@ (8005ef8 <HAL_RCC_OscConfig+0x248>)
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ed6:	f7fc fb47 	bl	8002568 <HAL_GetTick>
 8005eda:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005edc:	e00e      	b.n	8005efc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005ede:	f7fc fb43 	bl	8002568 <HAL_GetTick>
 8005ee2:	4602      	mov	r2, r0
 8005ee4:	693b      	ldr	r3, [r7, #16]
 8005ee6:	1ad3      	subs	r3, r2, r3
 8005ee8:	2b02      	cmp	r3, #2
 8005eea:	d907      	bls.n	8005efc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005eec:	2303      	movs	r3, #3
 8005eee:	e150      	b.n	8006192 <HAL_RCC_OscConfig+0x4e2>
 8005ef0:	40023800 	.word	0x40023800
 8005ef4:	42470000 	.word	0x42470000
 8005ef8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005efc:	4b88      	ldr	r3, [pc, #544]	@ (8006120 <HAL_RCC_OscConfig+0x470>)
 8005efe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f00:	f003 0302 	and.w	r3, r3, #2
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d1ea      	bne.n	8005ede <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f003 0304 	and.w	r3, r3, #4
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	f000 8097 	beq.w	8006044 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f16:	2300      	movs	r3, #0
 8005f18:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f1a:	4b81      	ldr	r3, [pc, #516]	@ (8006120 <HAL_RCC_OscConfig+0x470>)
 8005f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d10f      	bne.n	8005f46 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f26:	2300      	movs	r3, #0
 8005f28:	60bb      	str	r3, [r7, #8]
 8005f2a:	4b7d      	ldr	r3, [pc, #500]	@ (8006120 <HAL_RCC_OscConfig+0x470>)
 8005f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f2e:	4a7c      	ldr	r2, [pc, #496]	@ (8006120 <HAL_RCC_OscConfig+0x470>)
 8005f30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f34:	6413      	str	r3, [r2, #64]	@ 0x40
 8005f36:	4b7a      	ldr	r3, [pc, #488]	@ (8006120 <HAL_RCC_OscConfig+0x470>)
 8005f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f3e:	60bb      	str	r3, [r7, #8]
 8005f40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f42:	2301      	movs	r3, #1
 8005f44:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f46:	4b77      	ldr	r3, [pc, #476]	@ (8006124 <HAL_RCC_OscConfig+0x474>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d118      	bne.n	8005f84 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005f52:	4b74      	ldr	r3, [pc, #464]	@ (8006124 <HAL_RCC_OscConfig+0x474>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4a73      	ldr	r2, [pc, #460]	@ (8006124 <HAL_RCC_OscConfig+0x474>)
 8005f58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005f5e:	f7fc fb03 	bl	8002568 <HAL_GetTick>
 8005f62:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f64:	e008      	b.n	8005f78 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f66:	f7fc faff 	bl	8002568 <HAL_GetTick>
 8005f6a:	4602      	mov	r2, r0
 8005f6c:	693b      	ldr	r3, [r7, #16]
 8005f6e:	1ad3      	subs	r3, r2, r3
 8005f70:	2b02      	cmp	r3, #2
 8005f72:	d901      	bls.n	8005f78 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005f74:	2303      	movs	r3, #3
 8005f76:	e10c      	b.n	8006192 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f78:	4b6a      	ldr	r3, [pc, #424]	@ (8006124 <HAL_RCC_OscConfig+0x474>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d0f0      	beq.n	8005f66 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	689b      	ldr	r3, [r3, #8]
 8005f88:	2b01      	cmp	r3, #1
 8005f8a:	d106      	bne.n	8005f9a <HAL_RCC_OscConfig+0x2ea>
 8005f8c:	4b64      	ldr	r3, [pc, #400]	@ (8006120 <HAL_RCC_OscConfig+0x470>)
 8005f8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f90:	4a63      	ldr	r2, [pc, #396]	@ (8006120 <HAL_RCC_OscConfig+0x470>)
 8005f92:	f043 0301 	orr.w	r3, r3, #1
 8005f96:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f98:	e01c      	b.n	8005fd4 <HAL_RCC_OscConfig+0x324>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	689b      	ldr	r3, [r3, #8]
 8005f9e:	2b05      	cmp	r3, #5
 8005fa0:	d10c      	bne.n	8005fbc <HAL_RCC_OscConfig+0x30c>
 8005fa2:	4b5f      	ldr	r3, [pc, #380]	@ (8006120 <HAL_RCC_OscConfig+0x470>)
 8005fa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fa6:	4a5e      	ldr	r2, [pc, #376]	@ (8006120 <HAL_RCC_OscConfig+0x470>)
 8005fa8:	f043 0304 	orr.w	r3, r3, #4
 8005fac:	6713      	str	r3, [r2, #112]	@ 0x70
 8005fae:	4b5c      	ldr	r3, [pc, #368]	@ (8006120 <HAL_RCC_OscConfig+0x470>)
 8005fb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fb2:	4a5b      	ldr	r2, [pc, #364]	@ (8006120 <HAL_RCC_OscConfig+0x470>)
 8005fb4:	f043 0301 	orr.w	r3, r3, #1
 8005fb8:	6713      	str	r3, [r2, #112]	@ 0x70
 8005fba:	e00b      	b.n	8005fd4 <HAL_RCC_OscConfig+0x324>
 8005fbc:	4b58      	ldr	r3, [pc, #352]	@ (8006120 <HAL_RCC_OscConfig+0x470>)
 8005fbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fc0:	4a57      	ldr	r2, [pc, #348]	@ (8006120 <HAL_RCC_OscConfig+0x470>)
 8005fc2:	f023 0301 	bic.w	r3, r3, #1
 8005fc6:	6713      	str	r3, [r2, #112]	@ 0x70
 8005fc8:	4b55      	ldr	r3, [pc, #340]	@ (8006120 <HAL_RCC_OscConfig+0x470>)
 8005fca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fcc:	4a54      	ldr	r2, [pc, #336]	@ (8006120 <HAL_RCC_OscConfig+0x470>)
 8005fce:	f023 0304 	bic.w	r3, r3, #4
 8005fd2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	689b      	ldr	r3, [r3, #8]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d015      	beq.n	8006008 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fdc:	f7fc fac4 	bl	8002568 <HAL_GetTick>
 8005fe0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fe2:	e00a      	b.n	8005ffa <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005fe4:	f7fc fac0 	bl	8002568 <HAL_GetTick>
 8005fe8:	4602      	mov	r2, r0
 8005fea:	693b      	ldr	r3, [r7, #16]
 8005fec:	1ad3      	subs	r3, r2, r3
 8005fee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d901      	bls.n	8005ffa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005ff6:	2303      	movs	r3, #3
 8005ff8:	e0cb      	b.n	8006192 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ffa:	4b49      	ldr	r3, [pc, #292]	@ (8006120 <HAL_RCC_OscConfig+0x470>)
 8005ffc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ffe:	f003 0302 	and.w	r3, r3, #2
 8006002:	2b00      	cmp	r3, #0
 8006004:	d0ee      	beq.n	8005fe4 <HAL_RCC_OscConfig+0x334>
 8006006:	e014      	b.n	8006032 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006008:	f7fc faae 	bl	8002568 <HAL_GetTick>
 800600c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800600e:	e00a      	b.n	8006026 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006010:	f7fc faaa 	bl	8002568 <HAL_GetTick>
 8006014:	4602      	mov	r2, r0
 8006016:	693b      	ldr	r3, [r7, #16]
 8006018:	1ad3      	subs	r3, r2, r3
 800601a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800601e:	4293      	cmp	r3, r2
 8006020:	d901      	bls.n	8006026 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006022:	2303      	movs	r3, #3
 8006024:	e0b5      	b.n	8006192 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006026:	4b3e      	ldr	r3, [pc, #248]	@ (8006120 <HAL_RCC_OscConfig+0x470>)
 8006028:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800602a:	f003 0302 	and.w	r3, r3, #2
 800602e:	2b00      	cmp	r3, #0
 8006030:	d1ee      	bne.n	8006010 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006032:	7dfb      	ldrb	r3, [r7, #23]
 8006034:	2b01      	cmp	r3, #1
 8006036:	d105      	bne.n	8006044 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006038:	4b39      	ldr	r3, [pc, #228]	@ (8006120 <HAL_RCC_OscConfig+0x470>)
 800603a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800603c:	4a38      	ldr	r2, [pc, #224]	@ (8006120 <HAL_RCC_OscConfig+0x470>)
 800603e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006042:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	699b      	ldr	r3, [r3, #24]
 8006048:	2b00      	cmp	r3, #0
 800604a:	f000 80a1 	beq.w	8006190 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800604e:	4b34      	ldr	r3, [pc, #208]	@ (8006120 <HAL_RCC_OscConfig+0x470>)
 8006050:	689b      	ldr	r3, [r3, #8]
 8006052:	f003 030c 	and.w	r3, r3, #12
 8006056:	2b08      	cmp	r3, #8
 8006058:	d05c      	beq.n	8006114 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	699b      	ldr	r3, [r3, #24]
 800605e:	2b02      	cmp	r3, #2
 8006060:	d141      	bne.n	80060e6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006062:	4b31      	ldr	r3, [pc, #196]	@ (8006128 <HAL_RCC_OscConfig+0x478>)
 8006064:	2200      	movs	r2, #0
 8006066:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006068:	f7fc fa7e 	bl	8002568 <HAL_GetTick>
 800606c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800606e:	e008      	b.n	8006082 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006070:	f7fc fa7a 	bl	8002568 <HAL_GetTick>
 8006074:	4602      	mov	r2, r0
 8006076:	693b      	ldr	r3, [r7, #16]
 8006078:	1ad3      	subs	r3, r2, r3
 800607a:	2b02      	cmp	r3, #2
 800607c:	d901      	bls.n	8006082 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800607e:	2303      	movs	r3, #3
 8006080:	e087      	b.n	8006192 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006082:	4b27      	ldr	r3, [pc, #156]	@ (8006120 <HAL_RCC_OscConfig+0x470>)
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800608a:	2b00      	cmp	r3, #0
 800608c:	d1f0      	bne.n	8006070 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	69da      	ldr	r2, [r3, #28]
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6a1b      	ldr	r3, [r3, #32]
 8006096:	431a      	orrs	r2, r3
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800609c:	019b      	lsls	r3, r3, #6
 800609e:	431a      	orrs	r2, r3
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060a4:	085b      	lsrs	r3, r3, #1
 80060a6:	3b01      	subs	r3, #1
 80060a8:	041b      	lsls	r3, r3, #16
 80060aa:	431a      	orrs	r2, r3
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060b0:	061b      	lsls	r3, r3, #24
 80060b2:	491b      	ldr	r1, [pc, #108]	@ (8006120 <HAL_RCC_OscConfig+0x470>)
 80060b4:	4313      	orrs	r3, r2
 80060b6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80060b8:	4b1b      	ldr	r3, [pc, #108]	@ (8006128 <HAL_RCC_OscConfig+0x478>)
 80060ba:	2201      	movs	r2, #1
 80060bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060be:	f7fc fa53 	bl	8002568 <HAL_GetTick>
 80060c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80060c4:	e008      	b.n	80060d8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80060c6:	f7fc fa4f 	bl	8002568 <HAL_GetTick>
 80060ca:	4602      	mov	r2, r0
 80060cc:	693b      	ldr	r3, [r7, #16]
 80060ce:	1ad3      	subs	r3, r2, r3
 80060d0:	2b02      	cmp	r3, #2
 80060d2:	d901      	bls.n	80060d8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80060d4:	2303      	movs	r3, #3
 80060d6:	e05c      	b.n	8006192 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80060d8:	4b11      	ldr	r3, [pc, #68]	@ (8006120 <HAL_RCC_OscConfig+0x470>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d0f0      	beq.n	80060c6 <HAL_RCC_OscConfig+0x416>
 80060e4:	e054      	b.n	8006190 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060e6:	4b10      	ldr	r3, [pc, #64]	@ (8006128 <HAL_RCC_OscConfig+0x478>)
 80060e8:	2200      	movs	r2, #0
 80060ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060ec:	f7fc fa3c 	bl	8002568 <HAL_GetTick>
 80060f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060f2:	e008      	b.n	8006106 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80060f4:	f7fc fa38 	bl	8002568 <HAL_GetTick>
 80060f8:	4602      	mov	r2, r0
 80060fa:	693b      	ldr	r3, [r7, #16]
 80060fc:	1ad3      	subs	r3, r2, r3
 80060fe:	2b02      	cmp	r3, #2
 8006100:	d901      	bls.n	8006106 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006102:	2303      	movs	r3, #3
 8006104:	e045      	b.n	8006192 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006106:	4b06      	ldr	r3, [pc, #24]	@ (8006120 <HAL_RCC_OscConfig+0x470>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800610e:	2b00      	cmp	r3, #0
 8006110:	d1f0      	bne.n	80060f4 <HAL_RCC_OscConfig+0x444>
 8006112:	e03d      	b.n	8006190 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	699b      	ldr	r3, [r3, #24]
 8006118:	2b01      	cmp	r3, #1
 800611a:	d107      	bne.n	800612c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800611c:	2301      	movs	r3, #1
 800611e:	e038      	b.n	8006192 <HAL_RCC_OscConfig+0x4e2>
 8006120:	40023800 	.word	0x40023800
 8006124:	40007000 	.word	0x40007000
 8006128:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800612c:	4b1b      	ldr	r3, [pc, #108]	@ (800619c <HAL_RCC_OscConfig+0x4ec>)
 800612e:	685b      	ldr	r3, [r3, #4]
 8006130:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	699b      	ldr	r3, [r3, #24]
 8006136:	2b01      	cmp	r3, #1
 8006138:	d028      	beq.n	800618c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006144:	429a      	cmp	r2, r3
 8006146:	d121      	bne.n	800618c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006152:	429a      	cmp	r2, r3
 8006154:	d11a      	bne.n	800618c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006156:	68fa      	ldr	r2, [r7, #12]
 8006158:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800615c:	4013      	ands	r3, r2
 800615e:	687a      	ldr	r2, [r7, #4]
 8006160:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006162:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006164:	4293      	cmp	r3, r2
 8006166:	d111      	bne.n	800618c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006172:	085b      	lsrs	r3, r3, #1
 8006174:	3b01      	subs	r3, #1
 8006176:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006178:	429a      	cmp	r2, r3
 800617a:	d107      	bne.n	800618c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006186:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006188:	429a      	cmp	r2, r3
 800618a:	d001      	beq.n	8006190 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800618c:	2301      	movs	r3, #1
 800618e:	e000      	b.n	8006192 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006190:	2300      	movs	r3, #0
}
 8006192:	4618      	mov	r0, r3
 8006194:	3718      	adds	r7, #24
 8006196:	46bd      	mov	sp, r7
 8006198:	bd80      	pop	{r7, pc}
 800619a:	bf00      	nop
 800619c:	40023800 	.word	0x40023800

080061a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b084      	sub	sp, #16
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
 80061a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d101      	bne.n	80061b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80061b0:	2301      	movs	r3, #1
 80061b2:	e0cc      	b.n	800634e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80061b4:	4b68      	ldr	r3, [pc, #416]	@ (8006358 <HAL_RCC_ClockConfig+0x1b8>)
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f003 0307 	and.w	r3, r3, #7
 80061bc:	683a      	ldr	r2, [r7, #0]
 80061be:	429a      	cmp	r2, r3
 80061c0:	d90c      	bls.n	80061dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80061c2:	4b65      	ldr	r3, [pc, #404]	@ (8006358 <HAL_RCC_ClockConfig+0x1b8>)
 80061c4:	683a      	ldr	r2, [r7, #0]
 80061c6:	b2d2      	uxtb	r2, r2
 80061c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80061ca:	4b63      	ldr	r3, [pc, #396]	@ (8006358 <HAL_RCC_ClockConfig+0x1b8>)
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f003 0307 	and.w	r3, r3, #7
 80061d2:	683a      	ldr	r2, [r7, #0]
 80061d4:	429a      	cmp	r2, r3
 80061d6:	d001      	beq.n	80061dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80061d8:	2301      	movs	r3, #1
 80061da:	e0b8      	b.n	800634e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f003 0302 	and.w	r3, r3, #2
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d020      	beq.n	800622a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f003 0304 	and.w	r3, r3, #4
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d005      	beq.n	8006200 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80061f4:	4b59      	ldr	r3, [pc, #356]	@ (800635c <HAL_RCC_ClockConfig+0x1bc>)
 80061f6:	689b      	ldr	r3, [r3, #8]
 80061f8:	4a58      	ldr	r2, [pc, #352]	@ (800635c <HAL_RCC_ClockConfig+0x1bc>)
 80061fa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80061fe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f003 0308 	and.w	r3, r3, #8
 8006208:	2b00      	cmp	r3, #0
 800620a:	d005      	beq.n	8006218 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800620c:	4b53      	ldr	r3, [pc, #332]	@ (800635c <HAL_RCC_ClockConfig+0x1bc>)
 800620e:	689b      	ldr	r3, [r3, #8]
 8006210:	4a52      	ldr	r2, [pc, #328]	@ (800635c <HAL_RCC_ClockConfig+0x1bc>)
 8006212:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006216:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006218:	4b50      	ldr	r3, [pc, #320]	@ (800635c <HAL_RCC_ClockConfig+0x1bc>)
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	689b      	ldr	r3, [r3, #8]
 8006224:	494d      	ldr	r1, [pc, #308]	@ (800635c <HAL_RCC_ClockConfig+0x1bc>)
 8006226:	4313      	orrs	r3, r2
 8006228:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f003 0301 	and.w	r3, r3, #1
 8006232:	2b00      	cmp	r3, #0
 8006234:	d044      	beq.n	80062c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	685b      	ldr	r3, [r3, #4]
 800623a:	2b01      	cmp	r3, #1
 800623c:	d107      	bne.n	800624e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800623e:	4b47      	ldr	r3, [pc, #284]	@ (800635c <HAL_RCC_ClockConfig+0x1bc>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006246:	2b00      	cmp	r3, #0
 8006248:	d119      	bne.n	800627e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800624a:	2301      	movs	r3, #1
 800624c:	e07f      	b.n	800634e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	685b      	ldr	r3, [r3, #4]
 8006252:	2b02      	cmp	r3, #2
 8006254:	d003      	beq.n	800625e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800625a:	2b03      	cmp	r3, #3
 800625c:	d107      	bne.n	800626e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800625e:	4b3f      	ldr	r3, [pc, #252]	@ (800635c <HAL_RCC_ClockConfig+0x1bc>)
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006266:	2b00      	cmp	r3, #0
 8006268:	d109      	bne.n	800627e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800626a:	2301      	movs	r3, #1
 800626c:	e06f      	b.n	800634e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800626e:	4b3b      	ldr	r3, [pc, #236]	@ (800635c <HAL_RCC_ClockConfig+0x1bc>)
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f003 0302 	and.w	r3, r3, #2
 8006276:	2b00      	cmp	r3, #0
 8006278:	d101      	bne.n	800627e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800627a:	2301      	movs	r3, #1
 800627c:	e067      	b.n	800634e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800627e:	4b37      	ldr	r3, [pc, #220]	@ (800635c <HAL_RCC_ClockConfig+0x1bc>)
 8006280:	689b      	ldr	r3, [r3, #8]
 8006282:	f023 0203 	bic.w	r2, r3, #3
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	4934      	ldr	r1, [pc, #208]	@ (800635c <HAL_RCC_ClockConfig+0x1bc>)
 800628c:	4313      	orrs	r3, r2
 800628e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006290:	f7fc f96a 	bl	8002568 <HAL_GetTick>
 8006294:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006296:	e00a      	b.n	80062ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006298:	f7fc f966 	bl	8002568 <HAL_GetTick>
 800629c:	4602      	mov	r2, r0
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	1ad3      	subs	r3, r2, r3
 80062a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d901      	bls.n	80062ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80062aa:	2303      	movs	r3, #3
 80062ac:	e04f      	b.n	800634e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80062ae:	4b2b      	ldr	r3, [pc, #172]	@ (800635c <HAL_RCC_ClockConfig+0x1bc>)
 80062b0:	689b      	ldr	r3, [r3, #8]
 80062b2:	f003 020c 	and.w	r2, r3, #12
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	685b      	ldr	r3, [r3, #4]
 80062ba:	009b      	lsls	r3, r3, #2
 80062bc:	429a      	cmp	r2, r3
 80062be:	d1eb      	bne.n	8006298 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80062c0:	4b25      	ldr	r3, [pc, #148]	@ (8006358 <HAL_RCC_ClockConfig+0x1b8>)
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f003 0307 	and.w	r3, r3, #7
 80062c8:	683a      	ldr	r2, [r7, #0]
 80062ca:	429a      	cmp	r2, r3
 80062cc:	d20c      	bcs.n	80062e8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062ce:	4b22      	ldr	r3, [pc, #136]	@ (8006358 <HAL_RCC_ClockConfig+0x1b8>)
 80062d0:	683a      	ldr	r2, [r7, #0]
 80062d2:	b2d2      	uxtb	r2, r2
 80062d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80062d6:	4b20      	ldr	r3, [pc, #128]	@ (8006358 <HAL_RCC_ClockConfig+0x1b8>)
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f003 0307 	and.w	r3, r3, #7
 80062de:	683a      	ldr	r2, [r7, #0]
 80062e0:	429a      	cmp	r2, r3
 80062e2:	d001      	beq.n	80062e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80062e4:	2301      	movs	r3, #1
 80062e6:	e032      	b.n	800634e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f003 0304 	and.w	r3, r3, #4
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d008      	beq.n	8006306 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80062f4:	4b19      	ldr	r3, [pc, #100]	@ (800635c <HAL_RCC_ClockConfig+0x1bc>)
 80062f6:	689b      	ldr	r3, [r3, #8]
 80062f8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	68db      	ldr	r3, [r3, #12]
 8006300:	4916      	ldr	r1, [pc, #88]	@ (800635c <HAL_RCC_ClockConfig+0x1bc>)
 8006302:	4313      	orrs	r3, r2
 8006304:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f003 0308 	and.w	r3, r3, #8
 800630e:	2b00      	cmp	r3, #0
 8006310:	d009      	beq.n	8006326 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006312:	4b12      	ldr	r3, [pc, #72]	@ (800635c <HAL_RCC_ClockConfig+0x1bc>)
 8006314:	689b      	ldr	r3, [r3, #8]
 8006316:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	691b      	ldr	r3, [r3, #16]
 800631e:	00db      	lsls	r3, r3, #3
 8006320:	490e      	ldr	r1, [pc, #56]	@ (800635c <HAL_RCC_ClockConfig+0x1bc>)
 8006322:	4313      	orrs	r3, r2
 8006324:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006326:	f000 f821 	bl	800636c <HAL_RCC_GetSysClockFreq>
 800632a:	4602      	mov	r2, r0
 800632c:	4b0b      	ldr	r3, [pc, #44]	@ (800635c <HAL_RCC_ClockConfig+0x1bc>)
 800632e:	689b      	ldr	r3, [r3, #8]
 8006330:	091b      	lsrs	r3, r3, #4
 8006332:	f003 030f 	and.w	r3, r3, #15
 8006336:	490a      	ldr	r1, [pc, #40]	@ (8006360 <HAL_RCC_ClockConfig+0x1c0>)
 8006338:	5ccb      	ldrb	r3, [r1, r3]
 800633a:	fa22 f303 	lsr.w	r3, r2, r3
 800633e:	4a09      	ldr	r2, [pc, #36]	@ (8006364 <HAL_RCC_ClockConfig+0x1c4>)
 8006340:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006342:	4b09      	ldr	r3, [pc, #36]	@ (8006368 <HAL_RCC_ClockConfig+0x1c8>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	4618      	mov	r0, r3
 8006348:	f7fb feda 	bl	8002100 <HAL_InitTick>

  return HAL_OK;
 800634c:	2300      	movs	r3, #0
}
 800634e:	4618      	mov	r0, r3
 8006350:	3710      	adds	r7, #16
 8006352:	46bd      	mov	sp, r7
 8006354:	bd80      	pop	{r7, pc}
 8006356:	bf00      	nop
 8006358:	40023c00 	.word	0x40023c00
 800635c:	40023800 	.word	0x40023800
 8006360:	0800e518 	.word	0x0800e518
 8006364:	20000000 	.word	0x20000000
 8006368:	20000004 	.word	0x20000004

0800636c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800636c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006370:	b094      	sub	sp, #80	@ 0x50
 8006372:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006374:	2300      	movs	r3, #0
 8006376:	647b      	str	r3, [r7, #68]	@ 0x44
 8006378:	2300      	movs	r3, #0
 800637a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800637c:	2300      	movs	r3, #0
 800637e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006380:	2300      	movs	r3, #0
 8006382:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006384:	4b79      	ldr	r3, [pc, #484]	@ (800656c <HAL_RCC_GetSysClockFreq+0x200>)
 8006386:	689b      	ldr	r3, [r3, #8]
 8006388:	f003 030c 	and.w	r3, r3, #12
 800638c:	2b08      	cmp	r3, #8
 800638e:	d00d      	beq.n	80063ac <HAL_RCC_GetSysClockFreq+0x40>
 8006390:	2b08      	cmp	r3, #8
 8006392:	f200 80e1 	bhi.w	8006558 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006396:	2b00      	cmp	r3, #0
 8006398:	d002      	beq.n	80063a0 <HAL_RCC_GetSysClockFreq+0x34>
 800639a:	2b04      	cmp	r3, #4
 800639c:	d003      	beq.n	80063a6 <HAL_RCC_GetSysClockFreq+0x3a>
 800639e:	e0db      	b.n	8006558 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80063a0:	4b73      	ldr	r3, [pc, #460]	@ (8006570 <HAL_RCC_GetSysClockFreq+0x204>)
 80063a2:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80063a4:	e0db      	b.n	800655e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80063a6:	4b73      	ldr	r3, [pc, #460]	@ (8006574 <HAL_RCC_GetSysClockFreq+0x208>)
 80063a8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80063aa:	e0d8      	b.n	800655e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80063ac:	4b6f      	ldr	r3, [pc, #444]	@ (800656c <HAL_RCC_GetSysClockFreq+0x200>)
 80063ae:	685b      	ldr	r3, [r3, #4]
 80063b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80063b4:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80063b6:	4b6d      	ldr	r3, [pc, #436]	@ (800656c <HAL_RCC_GetSysClockFreq+0x200>)
 80063b8:	685b      	ldr	r3, [r3, #4]
 80063ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d063      	beq.n	800648a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80063c2:	4b6a      	ldr	r3, [pc, #424]	@ (800656c <HAL_RCC_GetSysClockFreq+0x200>)
 80063c4:	685b      	ldr	r3, [r3, #4]
 80063c6:	099b      	lsrs	r3, r3, #6
 80063c8:	2200      	movs	r2, #0
 80063ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 80063cc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80063ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80063d6:	2300      	movs	r3, #0
 80063d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80063da:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80063de:	4622      	mov	r2, r4
 80063e0:	462b      	mov	r3, r5
 80063e2:	f04f 0000 	mov.w	r0, #0
 80063e6:	f04f 0100 	mov.w	r1, #0
 80063ea:	0159      	lsls	r1, r3, #5
 80063ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80063f0:	0150      	lsls	r0, r2, #5
 80063f2:	4602      	mov	r2, r0
 80063f4:	460b      	mov	r3, r1
 80063f6:	4621      	mov	r1, r4
 80063f8:	1a51      	subs	r1, r2, r1
 80063fa:	6139      	str	r1, [r7, #16]
 80063fc:	4629      	mov	r1, r5
 80063fe:	eb63 0301 	sbc.w	r3, r3, r1
 8006402:	617b      	str	r3, [r7, #20]
 8006404:	f04f 0200 	mov.w	r2, #0
 8006408:	f04f 0300 	mov.w	r3, #0
 800640c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006410:	4659      	mov	r1, fp
 8006412:	018b      	lsls	r3, r1, #6
 8006414:	4651      	mov	r1, sl
 8006416:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800641a:	4651      	mov	r1, sl
 800641c:	018a      	lsls	r2, r1, #6
 800641e:	4651      	mov	r1, sl
 8006420:	ebb2 0801 	subs.w	r8, r2, r1
 8006424:	4659      	mov	r1, fp
 8006426:	eb63 0901 	sbc.w	r9, r3, r1
 800642a:	f04f 0200 	mov.w	r2, #0
 800642e:	f04f 0300 	mov.w	r3, #0
 8006432:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006436:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800643a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800643e:	4690      	mov	r8, r2
 8006440:	4699      	mov	r9, r3
 8006442:	4623      	mov	r3, r4
 8006444:	eb18 0303 	adds.w	r3, r8, r3
 8006448:	60bb      	str	r3, [r7, #8]
 800644a:	462b      	mov	r3, r5
 800644c:	eb49 0303 	adc.w	r3, r9, r3
 8006450:	60fb      	str	r3, [r7, #12]
 8006452:	f04f 0200 	mov.w	r2, #0
 8006456:	f04f 0300 	mov.w	r3, #0
 800645a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800645e:	4629      	mov	r1, r5
 8006460:	024b      	lsls	r3, r1, #9
 8006462:	4621      	mov	r1, r4
 8006464:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006468:	4621      	mov	r1, r4
 800646a:	024a      	lsls	r2, r1, #9
 800646c:	4610      	mov	r0, r2
 800646e:	4619      	mov	r1, r3
 8006470:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006472:	2200      	movs	r2, #0
 8006474:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006476:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006478:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800647c:	f7fa fc0c 	bl	8000c98 <__aeabi_uldivmod>
 8006480:	4602      	mov	r2, r0
 8006482:	460b      	mov	r3, r1
 8006484:	4613      	mov	r3, r2
 8006486:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006488:	e058      	b.n	800653c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800648a:	4b38      	ldr	r3, [pc, #224]	@ (800656c <HAL_RCC_GetSysClockFreq+0x200>)
 800648c:	685b      	ldr	r3, [r3, #4]
 800648e:	099b      	lsrs	r3, r3, #6
 8006490:	2200      	movs	r2, #0
 8006492:	4618      	mov	r0, r3
 8006494:	4611      	mov	r1, r2
 8006496:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800649a:	623b      	str	r3, [r7, #32]
 800649c:	2300      	movs	r3, #0
 800649e:	627b      	str	r3, [r7, #36]	@ 0x24
 80064a0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80064a4:	4642      	mov	r2, r8
 80064a6:	464b      	mov	r3, r9
 80064a8:	f04f 0000 	mov.w	r0, #0
 80064ac:	f04f 0100 	mov.w	r1, #0
 80064b0:	0159      	lsls	r1, r3, #5
 80064b2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80064b6:	0150      	lsls	r0, r2, #5
 80064b8:	4602      	mov	r2, r0
 80064ba:	460b      	mov	r3, r1
 80064bc:	4641      	mov	r1, r8
 80064be:	ebb2 0a01 	subs.w	sl, r2, r1
 80064c2:	4649      	mov	r1, r9
 80064c4:	eb63 0b01 	sbc.w	fp, r3, r1
 80064c8:	f04f 0200 	mov.w	r2, #0
 80064cc:	f04f 0300 	mov.w	r3, #0
 80064d0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80064d4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80064d8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80064dc:	ebb2 040a 	subs.w	r4, r2, sl
 80064e0:	eb63 050b 	sbc.w	r5, r3, fp
 80064e4:	f04f 0200 	mov.w	r2, #0
 80064e8:	f04f 0300 	mov.w	r3, #0
 80064ec:	00eb      	lsls	r3, r5, #3
 80064ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80064f2:	00e2      	lsls	r2, r4, #3
 80064f4:	4614      	mov	r4, r2
 80064f6:	461d      	mov	r5, r3
 80064f8:	4643      	mov	r3, r8
 80064fa:	18e3      	adds	r3, r4, r3
 80064fc:	603b      	str	r3, [r7, #0]
 80064fe:	464b      	mov	r3, r9
 8006500:	eb45 0303 	adc.w	r3, r5, r3
 8006504:	607b      	str	r3, [r7, #4]
 8006506:	f04f 0200 	mov.w	r2, #0
 800650a:	f04f 0300 	mov.w	r3, #0
 800650e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006512:	4629      	mov	r1, r5
 8006514:	028b      	lsls	r3, r1, #10
 8006516:	4621      	mov	r1, r4
 8006518:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800651c:	4621      	mov	r1, r4
 800651e:	028a      	lsls	r2, r1, #10
 8006520:	4610      	mov	r0, r2
 8006522:	4619      	mov	r1, r3
 8006524:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006526:	2200      	movs	r2, #0
 8006528:	61bb      	str	r3, [r7, #24]
 800652a:	61fa      	str	r2, [r7, #28]
 800652c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006530:	f7fa fbb2 	bl	8000c98 <__aeabi_uldivmod>
 8006534:	4602      	mov	r2, r0
 8006536:	460b      	mov	r3, r1
 8006538:	4613      	mov	r3, r2
 800653a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800653c:	4b0b      	ldr	r3, [pc, #44]	@ (800656c <HAL_RCC_GetSysClockFreq+0x200>)
 800653e:	685b      	ldr	r3, [r3, #4]
 8006540:	0c1b      	lsrs	r3, r3, #16
 8006542:	f003 0303 	and.w	r3, r3, #3
 8006546:	3301      	adds	r3, #1
 8006548:	005b      	lsls	r3, r3, #1
 800654a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 800654c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800654e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006550:	fbb2 f3f3 	udiv	r3, r2, r3
 8006554:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006556:	e002      	b.n	800655e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006558:	4b05      	ldr	r3, [pc, #20]	@ (8006570 <HAL_RCC_GetSysClockFreq+0x204>)
 800655a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800655c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800655e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006560:	4618      	mov	r0, r3
 8006562:	3750      	adds	r7, #80	@ 0x50
 8006564:	46bd      	mov	sp, r7
 8006566:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800656a:	bf00      	nop
 800656c:	40023800 	.word	0x40023800
 8006570:	00f42400 	.word	0x00f42400
 8006574:	007a1200 	.word	0x007a1200

08006578 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006578:	b480      	push	{r7}
 800657a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800657c:	4b03      	ldr	r3, [pc, #12]	@ (800658c <HAL_RCC_GetHCLKFreq+0x14>)
 800657e:	681b      	ldr	r3, [r3, #0]
}
 8006580:	4618      	mov	r0, r3
 8006582:	46bd      	mov	sp, r7
 8006584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006588:	4770      	bx	lr
 800658a:	bf00      	nop
 800658c:	20000000 	.word	0x20000000

08006590 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006594:	f7ff fff0 	bl	8006578 <HAL_RCC_GetHCLKFreq>
 8006598:	4602      	mov	r2, r0
 800659a:	4b05      	ldr	r3, [pc, #20]	@ (80065b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800659c:	689b      	ldr	r3, [r3, #8]
 800659e:	0a9b      	lsrs	r3, r3, #10
 80065a0:	f003 0307 	and.w	r3, r3, #7
 80065a4:	4903      	ldr	r1, [pc, #12]	@ (80065b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80065a6:	5ccb      	ldrb	r3, [r1, r3]
 80065a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80065ac:	4618      	mov	r0, r3
 80065ae:	bd80      	pop	{r7, pc}
 80065b0:	40023800 	.word	0x40023800
 80065b4:	0800e528 	.word	0x0800e528

080065b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80065bc:	f7ff ffdc 	bl	8006578 <HAL_RCC_GetHCLKFreq>
 80065c0:	4602      	mov	r2, r0
 80065c2:	4b05      	ldr	r3, [pc, #20]	@ (80065d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80065c4:	689b      	ldr	r3, [r3, #8]
 80065c6:	0b5b      	lsrs	r3, r3, #13
 80065c8:	f003 0307 	and.w	r3, r3, #7
 80065cc:	4903      	ldr	r1, [pc, #12]	@ (80065dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80065ce:	5ccb      	ldrb	r3, [r1, r3]
 80065d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80065d4:	4618      	mov	r0, r3
 80065d6:	bd80      	pop	{r7, pc}
 80065d8:	40023800 	.word	0x40023800
 80065dc:	0800e528 	.word	0x0800e528

080065e0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80065e0:	b480      	push	{r7}
 80065e2:	b083      	sub	sp, #12
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
 80065e8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	220f      	movs	r2, #15
 80065ee:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80065f0:	4b12      	ldr	r3, [pc, #72]	@ (800663c <HAL_RCC_GetClockConfig+0x5c>)
 80065f2:	689b      	ldr	r3, [r3, #8]
 80065f4:	f003 0203 	and.w	r2, r3, #3
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80065fc:	4b0f      	ldr	r3, [pc, #60]	@ (800663c <HAL_RCC_GetClockConfig+0x5c>)
 80065fe:	689b      	ldr	r3, [r3, #8]
 8006600:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006608:	4b0c      	ldr	r3, [pc, #48]	@ (800663c <HAL_RCC_GetClockConfig+0x5c>)
 800660a:	689b      	ldr	r3, [r3, #8]
 800660c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006614:	4b09      	ldr	r3, [pc, #36]	@ (800663c <HAL_RCC_GetClockConfig+0x5c>)
 8006616:	689b      	ldr	r3, [r3, #8]
 8006618:	08db      	lsrs	r3, r3, #3
 800661a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006622:	4b07      	ldr	r3, [pc, #28]	@ (8006640 <HAL_RCC_GetClockConfig+0x60>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f003 0207 	and.w	r2, r3, #7
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	601a      	str	r2, [r3, #0]
}
 800662e:	bf00      	nop
 8006630:	370c      	adds	r7, #12
 8006632:	46bd      	mov	sp, r7
 8006634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006638:	4770      	bx	lr
 800663a:	bf00      	nop
 800663c:	40023800 	.word	0x40023800
 8006640:	40023c00 	.word	0x40023c00

08006644 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b082      	sub	sp, #8
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d101      	bne.n	8006656 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006652:	2301      	movs	r3, #1
 8006654:	e041      	b.n	80066da <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800665c:	b2db      	uxtb	r3, r3
 800665e:	2b00      	cmp	r3, #0
 8006660:	d106      	bne.n	8006670 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2200      	movs	r2, #0
 8006666:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800666a:	6878      	ldr	r0, [r7, #4]
 800666c:	f7fb fc32 	bl	8001ed4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2202      	movs	r2, #2
 8006674:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681a      	ldr	r2, [r3, #0]
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	3304      	adds	r3, #4
 8006680:	4619      	mov	r1, r3
 8006682:	4610      	mov	r0, r2
 8006684:	f000 fb8c 	bl	8006da0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2201      	movs	r2, #1
 800668c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2201      	movs	r2, #1
 8006694:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2201      	movs	r2, #1
 800669c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2201      	movs	r2, #1
 80066a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2201      	movs	r2, #1
 80066ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2201      	movs	r2, #1
 80066b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2201      	movs	r2, #1
 80066bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2201      	movs	r2, #1
 80066c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2201      	movs	r2, #1
 80066cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2201      	movs	r2, #1
 80066d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80066d8:	2300      	movs	r3, #0
}
 80066da:	4618      	mov	r0, r3
 80066dc:	3708      	adds	r7, #8
 80066de:	46bd      	mov	sp, r7
 80066e0:	bd80      	pop	{r7, pc}
	...

080066e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80066e4:	b480      	push	{r7}
 80066e6:	b085      	sub	sp, #20
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066f2:	b2db      	uxtb	r3, r3
 80066f4:	2b01      	cmp	r3, #1
 80066f6:	d001      	beq.n	80066fc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80066f8:	2301      	movs	r3, #1
 80066fa:	e044      	b.n	8006786 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2202      	movs	r2, #2
 8006700:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	68da      	ldr	r2, [r3, #12]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f042 0201 	orr.w	r2, r2, #1
 8006712:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4a1e      	ldr	r2, [pc, #120]	@ (8006794 <HAL_TIM_Base_Start_IT+0xb0>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d018      	beq.n	8006750 <HAL_TIM_Base_Start_IT+0x6c>
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006726:	d013      	beq.n	8006750 <HAL_TIM_Base_Start_IT+0x6c>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	4a1a      	ldr	r2, [pc, #104]	@ (8006798 <HAL_TIM_Base_Start_IT+0xb4>)
 800672e:	4293      	cmp	r3, r2
 8006730:	d00e      	beq.n	8006750 <HAL_TIM_Base_Start_IT+0x6c>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4a19      	ldr	r2, [pc, #100]	@ (800679c <HAL_TIM_Base_Start_IT+0xb8>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d009      	beq.n	8006750 <HAL_TIM_Base_Start_IT+0x6c>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4a17      	ldr	r2, [pc, #92]	@ (80067a0 <HAL_TIM_Base_Start_IT+0xbc>)
 8006742:	4293      	cmp	r3, r2
 8006744:	d004      	beq.n	8006750 <HAL_TIM_Base_Start_IT+0x6c>
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4a16      	ldr	r2, [pc, #88]	@ (80067a4 <HAL_TIM_Base_Start_IT+0xc0>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d111      	bne.n	8006774 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	689b      	ldr	r3, [r3, #8]
 8006756:	f003 0307 	and.w	r3, r3, #7
 800675a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	2b06      	cmp	r3, #6
 8006760:	d010      	beq.n	8006784 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	681a      	ldr	r2, [r3, #0]
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f042 0201 	orr.w	r2, r2, #1
 8006770:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006772:	e007      	b.n	8006784 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	681a      	ldr	r2, [r3, #0]
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f042 0201 	orr.w	r2, r2, #1
 8006782:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006784:	2300      	movs	r3, #0
}
 8006786:	4618      	mov	r0, r3
 8006788:	3714      	adds	r7, #20
 800678a:	46bd      	mov	sp, r7
 800678c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006790:	4770      	bx	lr
 8006792:	bf00      	nop
 8006794:	40010000 	.word	0x40010000
 8006798:	40000400 	.word	0x40000400
 800679c:	40000800 	.word	0x40000800
 80067a0:	40000c00 	.word	0x40000c00
 80067a4:	40014000 	.word	0x40014000

080067a8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b082      	sub	sp, #8
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d101      	bne.n	80067ba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80067b6:	2301      	movs	r3, #1
 80067b8:	e041      	b.n	800683e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80067c0:	b2db      	uxtb	r3, r3
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d106      	bne.n	80067d4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2200      	movs	r2, #0
 80067ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f000 f839 	bl	8006846 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2202      	movs	r2, #2
 80067d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681a      	ldr	r2, [r3, #0]
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	3304      	adds	r3, #4
 80067e4:	4619      	mov	r1, r3
 80067e6:	4610      	mov	r0, r2
 80067e8:	f000 fada 	bl	8006da0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2201      	movs	r2, #1
 80067f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2201      	movs	r2, #1
 80067f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2201      	movs	r2, #1
 8006800:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2201      	movs	r2, #1
 8006808:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2201      	movs	r2, #1
 8006810:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2201      	movs	r2, #1
 8006818:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2201      	movs	r2, #1
 8006820:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2201      	movs	r2, #1
 8006828:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2201      	movs	r2, #1
 8006830:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2201      	movs	r2, #1
 8006838:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800683c:	2300      	movs	r3, #0
}
 800683e:	4618      	mov	r0, r3
 8006840:	3708      	adds	r7, #8
 8006842:	46bd      	mov	sp, r7
 8006844:	bd80      	pop	{r7, pc}

08006846 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006846:	b480      	push	{r7}
 8006848:	b083      	sub	sp, #12
 800684a:	af00      	add	r7, sp, #0
 800684c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800684e:	bf00      	nop
 8006850:	370c      	adds	r7, #12
 8006852:	46bd      	mov	sp, r7
 8006854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006858:	4770      	bx	lr

0800685a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800685a:	b580      	push	{r7, lr}
 800685c:	b084      	sub	sp, #16
 800685e:	af00      	add	r7, sp, #0
 8006860:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	68db      	ldr	r3, [r3, #12]
 8006868:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	691b      	ldr	r3, [r3, #16]
 8006870:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006872:	68bb      	ldr	r3, [r7, #8]
 8006874:	f003 0302 	and.w	r3, r3, #2
 8006878:	2b00      	cmp	r3, #0
 800687a:	d020      	beq.n	80068be <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	f003 0302 	and.w	r3, r3, #2
 8006882:	2b00      	cmp	r3, #0
 8006884:	d01b      	beq.n	80068be <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f06f 0202 	mvn.w	r2, #2
 800688e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2201      	movs	r2, #1
 8006894:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	699b      	ldr	r3, [r3, #24]
 800689c:	f003 0303 	and.w	r3, r3, #3
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d003      	beq.n	80068ac <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80068a4:	6878      	ldr	r0, [r7, #4]
 80068a6:	f000 fa5c 	bl	8006d62 <HAL_TIM_IC_CaptureCallback>
 80068aa:	e005      	b.n	80068b8 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80068ac:	6878      	ldr	r0, [r7, #4]
 80068ae:	f000 fa4e 	bl	8006d4e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068b2:	6878      	ldr	r0, [r7, #4]
 80068b4:	f000 fa5f 	bl	8006d76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2200      	movs	r2, #0
 80068bc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80068be:	68bb      	ldr	r3, [r7, #8]
 80068c0:	f003 0304 	and.w	r3, r3, #4
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d020      	beq.n	800690a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	f003 0304 	and.w	r3, r3, #4
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d01b      	beq.n	800690a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f06f 0204 	mvn.w	r2, #4
 80068da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2202      	movs	r2, #2
 80068e0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	699b      	ldr	r3, [r3, #24]
 80068e8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d003      	beq.n	80068f8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068f0:	6878      	ldr	r0, [r7, #4]
 80068f2:	f000 fa36 	bl	8006d62 <HAL_TIM_IC_CaptureCallback>
 80068f6:	e005      	b.n	8006904 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068f8:	6878      	ldr	r0, [r7, #4]
 80068fa:	f000 fa28 	bl	8006d4e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068fe:	6878      	ldr	r0, [r7, #4]
 8006900:	f000 fa39 	bl	8006d76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2200      	movs	r2, #0
 8006908:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800690a:	68bb      	ldr	r3, [r7, #8]
 800690c:	f003 0308 	and.w	r3, r3, #8
 8006910:	2b00      	cmp	r3, #0
 8006912:	d020      	beq.n	8006956 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	f003 0308 	and.w	r3, r3, #8
 800691a:	2b00      	cmp	r3, #0
 800691c:	d01b      	beq.n	8006956 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f06f 0208 	mvn.w	r2, #8
 8006926:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2204      	movs	r2, #4
 800692c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	69db      	ldr	r3, [r3, #28]
 8006934:	f003 0303 	and.w	r3, r3, #3
 8006938:	2b00      	cmp	r3, #0
 800693a:	d003      	beq.n	8006944 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800693c:	6878      	ldr	r0, [r7, #4]
 800693e:	f000 fa10 	bl	8006d62 <HAL_TIM_IC_CaptureCallback>
 8006942:	e005      	b.n	8006950 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006944:	6878      	ldr	r0, [r7, #4]
 8006946:	f000 fa02 	bl	8006d4e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f000 fa13 	bl	8006d76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2200      	movs	r2, #0
 8006954:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006956:	68bb      	ldr	r3, [r7, #8]
 8006958:	f003 0310 	and.w	r3, r3, #16
 800695c:	2b00      	cmp	r3, #0
 800695e:	d020      	beq.n	80069a2 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	f003 0310 	and.w	r3, r3, #16
 8006966:	2b00      	cmp	r3, #0
 8006968:	d01b      	beq.n	80069a2 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f06f 0210 	mvn.w	r2, #16
 8006972:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2208      	movs	r2, #8
 8006978:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	69db      	ldr	r3, [r3, #28]
 8006980:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006984:	2b00      	cmp	r3, #0
 8006986:	d003      	beq.n	8006990 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006988:	6878      	ldr	r0, [r7, #4]
 800698a:	f000 f9ea 	bl	8006d62 <HAL_TIM_IC_CaptureCallback>
 800698e:	e005      	b.n	800699c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006990:	6878      	ldr	r0, [r7, #4]
 8006992:	f000 f9dc 	bl	8006d4e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f000 f9ed 	bl	8006d76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2200      	movs	r2, #0
 80069a0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80069a2:	68bb      	ldr	r3, [r7, #8]
 80069a4:	f003 0301 	and.w	r3, r3, #1
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d00c      	beq.n	80069c6 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	f003 0301 	and.w	r3, r3, #1
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d007      	beq.n	80069c6 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f06f 0201 	mvn.w	r2, #1
 80069be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80069c0:	6878      	ldr	r0, [r7, #4]
 80069c2:	f7fb f8bb 	bl	8001b3c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80069c6:	68bb      	ldr	r3, [r7, #8]
 80069c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d00c      	beq.n	80069ea <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d007      	beq.n	80069ea <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80069e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80069e4:	6878      	ldr	r0, [r7, #4]
 80069e6:	f000 fd05 	bl	80073f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d00c      	beq.n	8006a0e <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d007      	beq.n	8006a0e <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006a06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006a08:	6878      	ldr	r0, [r7, #4]
 8006a0a:	f000 f9be 	bl	8006d8a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006a0e:	68bb      	ldr	r3, [r7, #8]
 8006a10:	f003 0320 	and.w	r3, r3, #32
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d00c      	beq.n	8006a32 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	f003 0320 	and.w	r3, r3, #32
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d007      	beq.n	8006a32 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f06f 0220 	mvn.w	r2, #32
 8006a2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006a2c:	6878      	ldr	r0, [r7, #4]
 8006a2e:	f000 fcd7 	bl	80073e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006a32:	bf00      	nop
 8006a34:	3710      	adds	r7, #16
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bd80      	pop	{r7, pc}
	...

08006a3c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b086      	sub	sp, #24
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	60f8      	str	r0, [r7, #12]
 8006a44:	60b9      	str	r1, [r7, #8]
 8006a46:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006a48:	2300      	movs	r3, #0
 8006a4a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a52:	2b01      	cmp	r3, #1
 8006a54:	d101      	bne.n	8006a5a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006a56:	2302      	movs	r3, #2
 8006a58:	e0ae      	b.n	8006bb8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	2201      	movs	r2, #1
 8006a5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2b0c      	cmp	r3, #12
 8006a66:	f200 809f 	bhi.w	8006ba8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006a6a:	a201      	add	r2, pc, #4	@ (adr r2, 8006a70 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006a6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a70:	08006aa5 	.word	0x08006aa5
 8006a74:	08006ba9 	.word	0x08006ba9
 8006a78:	08006ba9 	.word	0x08006ba9
 8006a7c:	08006ba9 	.word	0x08006ba9
 8006a80:	08006ae5 	.word	0x08006ae5
 8006a84:	08006ba9 	.word	0x08006ba9
 8006a88:	08006ba9 	.word	0x08006ba9
 8006a8c:	08006ba9 	.word	0x08006ba9
 8006a90:	08006b27 	.word	0x08006b27
 8006a94:	08006ba9 	.word	0x08006ba9
 8006a98:	08006ba9 	.word	0x08006ba9
 8006a9c:	08006ba9 	.word	0x08006ba9
 8006aa0:	08006b67 	.word	0x08006b67
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	68b9      	ldr	r1, [r7, #8]
 8006aaa:	4618      	mov	r0, r3
 8006aac:	f000 fa04 	bl	8006eb8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	699a      	ldr	r2, [r3, #24]
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f042 0208 	orr.w	r2, r2, #8
 8006abe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	699a      	ldr	r2, [r3, #24]
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f022 0204 	bic.w	r2, r2, #4
 8006ace:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	6999      	ldr	r1, [r3, #24]
 8006ad6:	68bb      	ldr	r3, [r7, #8]
 8006ad8:	691a      	ldr	r2, [r3, #16]
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	430a      	orrs	r2, r1
 8006ae0:	619a      	str	r2, [r3, #24]
      break;
 8006ae2:	e064      	b.n	8006bae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	68b9      	ldr	r1, [r7, #8]
 8006aea:	4618      	mov	r0, r3
 8006aec:	f000 fa4a 	bl	8006f84 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	699a      	ldr	r2, [r3, #24]
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006afe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	699a      	ldr	r2, [r3, #24]
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b0e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	6999      	ldr	r1, [r3, #24]
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	691b      	ldr	r3, [r3, #16]
 8006b1a:	021a      	lsls	r2, r3, #8
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	430a      	orrs	r2, r1
 8006b22:	619a      	str	r2, [r3, #24]
      break;
 8006b24:	e043      	b.n	8006bae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	68b9      	ldr	r1, [r7, #8]
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	f000 fa95 	bl	800705c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	69da      	ldr	r2, [r3, #28]
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f042 0208 	orr.w	r2, r2, #8
 8006b40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	69da      	ldr	r2, [r3, #28]
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f022 0204 	bic.w	r2, r2, #4
 8006b50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	69d9      	ldr	r1, [r3, #28]
 8006b58:	68bb      	ldr	r3, [r7, #8]
 8006b5a:	691a      	ldr	r2, [r3, #16]
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	430a      	orrs	r2, r1
 8006b62:	61da      	str	r2, [r3, #28]
      break;
 8006b64:	e023      	b.n	8006bae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	68b9      	ldr	r1, [r7, #8]
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	f000 fadf 	bl	8007130 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	69da      	ldr	r2, [r3, #28]
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006b80:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	69da      	ldr	r2, [r3, #28]
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b90:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	69d9      	ldr	r1, [r3, #28]
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	691b      	ldr	r3, [r3, #16]
 8006b9c:	021a      	lsls	r2, r3, #8
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	430a      	orrs	r2, r1
 8006ba4:	61da      	str	r2, [r3, #28]
      break;
 8006ba6:	e002      	b.n	8006bae <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006ba8:	2301      	movs	r3, #1
 8006baa:	75fb      	strb	r3, [r7, #23]
      break;
 8006bac:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006bb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006bb8:	4618      	mov	r0, r3
 8006bba:	3718      	adds	r7, #24
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	bd80      	pop	{r7, pc}

08006bc0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b084      	sub	sp, #16
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
 8006bc8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006bca:	2300      	movs	r3, #0
 8006bcc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006bd4:	2b01      	cmp	r3, #1
 8006bd6:	d101      	bne.n	8006bdc <HAL_TIM_ConfigClockSource+0x1c>
 8006bd8:	2302      	movs	r3, #2
 8006bda:	e0b4      	b.n	8006d46 <HAL_TIM_ConfigClockSource+0x186>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2201      	movs	r2, #1
 8006be0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2202      	movs	r2, #2
 8006be8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	689b      	ldr	r3, [r3, #8]
 8006bf2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006bf4:	68bb      	ldr	r3, [r7, #8]
 8006bf6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006bfa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006c02:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	68ba      	ldr	r2, [r7, #8]
 8006c0a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c14:	d03e      	beq.n	8006c94 <HAL_TIM_ConfigClockSource+0xd4>
 8006c16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c1a:	f200 8087 	bhi.w	8006d2c <HAL_TIM_ConfigClockSource+0x16c>
 8006c1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c22:	f000 8086 	beq.w	8006d32 <HAL_TIM_ConfigClockSource+0x172>
 8006c26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c2a:	d87f      	bhi.n	8006d2c <HAL_TIM_ConfigClockSource+0x16c>
 8006c2c:	2b70      	cmp	r3, #112	@ 0x70
 8006c2e:	d01a      	beq.n	8006c66 <HAL_TIM_ConfigClockSource+0xa6>
 8006c30:	2b70      	cmp	r3, #112	@ 0x70
 8006c32:	d87b      	bhi.n	8006d2c <HAL_TIM_ConfigClockSource+0x16c>
 8006c34:	2b60      	cmp	r3, #96	@ 0x60
 8006c36:	d050      	beq.n	8006cda <HAL_TIM_ConfigClockSource+0x11a>
 8006c38:	2b60      	cmp	r3, #96	@ 0x60
 8006c3a:	d877      	bhi.n	8006d2c <HAL_TIM_ConfigClockSource+0x16c>
 8006c3c:	2b50      	cmp	r3, #80	@ 0x50
 8006c3e:	d03c      	beq.n	8006cba <HAL_TIM_ConfigClockSource+0xfa>
 8006c40:	2b50      	cmp	r3, #80	@ 0x50
 8006c42:	d873      	bhi.n	8006d2c <HAL_TIM_ConfigClockSource+0x16c>
 8006c44:	2b40      	cmp	r3, #64	@ 0x40
 8006c46:	d058      	beq.n	8006cfa <HAL_TIM_ConfigClockSource+0x13a>
 8006c48:	2b40      	cmp	r3, #64	@ 0x40
 8006c4a:	d86f      	bhi.n	8006d2c <HAL_TIM_ConfigClockSource+0x16c>
 8006c4c:	2b30      	cmp	r3, #48	@ 0x30
 8006c4e:	d064      	beq.n	8006d1a <HAL_TIM_ConfigClockSource+0x15a>
 8006c50:	2b30      	cmp	r3, #48	@ 0x30
 8006c52:	d86b      	bhi.n	8006d2c <HAL_TIM_ConfigClockSource+0x16c>
 8006c54:	2b20      	cmp	r3, #32
 8006c56:	d060      	beq.n	8006d1a <HAL_TIM_ConfigClockSource+0x15a>
 8006c58:	2b20      	cmp	r3, #32
 8006c5a:	d867      	bhi.n	8006d2c <HAL_TIM_ConfigClockSource+0x16c>
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d05c      	beq.n	8006d1a <HAL_TIM_ConfigClockSource+0x15a>
 8006c60:	2b10      	cmp	r3, #16
 8006c62:	d05a      	beq.n	8006d1a <HAL_TIM_ConfigClockSource+0x15a>
 8006c64:	e062      	b.n	8006d2c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006c76:	f000 fb25 	bl	80072c4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	689b      	ldr	r3, [r3, #8]
 8006c80:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006c82:	68bb      	ldr	r3, [r7, #8]
 8006c84:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006c88:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	68ba      	ldr	r2, [r7, #8]
 8006c90:	609a      	str	r2, [r3, #8]
      break;
 8006c92:	e04f      	b.n	8006d34 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006ca0:	683b      	ldr	r3, [r7, #0]
 8006ca2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006ca4:	f000 fb0e 	bl	80072c4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	689a      	ldr	r2, [r3, #8]
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006cb6:	609a      	str	r2, [r3, #8]
      break;
 8006cb8:	e03c      	b.n	8006d34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006cc6:	461a      	mov	r2, r3
 8006cc8:	f000 fa82 	bl	80071d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	2150      	movs	r1, #80	@ 0x50
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	f000 fadb 	bl	800728e <TIM_ITRx_SetConfig>
      break;
 8006cd8:	e02c      	b.n	8006d34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006ce6:	461a      	mov	r2, r3
 8006ce8:	f000 faa1 	bl	800722e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	2160      	movs	r1, #96	@ 0x60
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	f000 facb 	bl	800728e <TIM_ITRx_SetConfig>
      break;
 8006cf8:	e01c      	b.n	8006d34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d06:	461a      	mov	r2, r3
 8006d08:	f000 fa62 	bl	80071d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	2140      	movs	r1, #64	@ 0x40
 8006d12:	4618      	mov	r0, r3
 8006d14:	f000 fabb 	bl	800728e <TIM_ITRx_SetConfig>
      break;
 8006d18:	e00c      	b.n	8006d34 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681a      	ldr	r2, [r3, #0]
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	4619      	mov	r1, r3
 8006d24:	4610      	mov	r0, r2
 8006d26:	f000 fab2 	bl	800728e <TIM_ITRx_SetConfig>
      break;
 8006d2a:	e003      	b.n	8006d34 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	73fb      	strb	r3, [r7, #15]
      break;
 8006d30:	e000      	b.n	8006d34 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006d32:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2201      	movs	r2, #1
 8006d38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2200      	movs	r2, #0
 8006d40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006d44:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d46:	4618      	mov	r0, r3
 8006d48:	3710      	adds	r7, #16
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	bd80      	pop	{r7, pc}

08006d4e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006d4e:	b480      	push	{r7}
 8006d50:	b083      	sub	sp, #12
 8006d52:	af00      	add	r7, sp, #0
 8006d54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006d56:	bf00      	nop
 8006d58:	370c      	adds	r7, #12
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d60:	4770      	bx	lr

08006d62 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006d62:	b480      	push	{r7}
 8006d64:	b083      	sub	sp, #12
 8006d66:	af00      	add	r7, sp, #0
 8006d68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006d6a:	bf00      	nop
 8006d6c:	370c      	adds	r7, #12
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d74:	4770      	bx	lr

08006d76 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006d76:	b480      	push	{r7}
 8006d78:	b083      	sub	sp, #12
 8006d7a:	af00      	add	r7, sp, #0
 8006d7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006d7e:	bf00      	nop
 8006d80:	370c      	adds	r7, #12
 8006d82:	46bd      	mov	sp, r7
 8006d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d88:	4770      	bx	lr

08006d8a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006d8a:	b480      	push	{r7}
 8006d8c:	b083      	sub	sp, #12
 8006d8e:	af00      	add	r7, sp, #0
 8006d90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006d92:	bf00      	nop
 8006d94:	370c      	adds	r7, #12
 8006d96:	46bd      	mov	sp, r7
 8006d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9c:	4770      	bx	lr
	...

08006da0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006da0:	b480      	push	{r7}
 8006da2:	b085      	sub	sp, #20
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
 8006da8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	4a3a      	ldr	r2, [pc, #232]	@ (8006e9c <TIM_Base_SetConfig+0xfc>)
 8006db4:	4293      	cmp	r3, r2
 8006db6:	d00f      	beq.n	8006dd8 <TIM_Base_SetConfig+0x38>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006dbe:	d00b      	beq.n	8006dd8 <TIM_Base_SetConfig+0x38>
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	4a37      	ldr	r2, [pc, #220]	@ (8006ea0 <TIM_Base_SetConfig+0x100>)
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d007      	beq.n	8006dd8 <TIM_Base_SetConfig+0x38>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	4a36      	ldr	r2, [pc, #216]	@ (8006ea4 <TIM_Base_SetConfig+0x104>)
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d003      	beq.n	8006dd8 <TIM_Base_SetConfig+0x38>
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	4a35      	ldr	r2, [pc, #212]	@ (8006ea8 <TIM_Base_SetConfig+0x108>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d108      	bne.n	8006dea <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006dde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	685b      	ldr	r3, [r3, #4]
 8006de4:	68fa      	ldr	r2, [r7, #12]
 8006de6:	4313      	orrs	r3, r2
 8006de8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	4a2b      	ldr	r2, [pc, #172]	@ (8006e9c <TIM_Base_SetConfig+0xfc>)
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d01b      	beq.n	8006e2a <TIM_Base_SetConfig+0x8a>
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006df8:	d017      	beq.n	8006e2a <TIM_Base_SetConfig+0x8a>
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	4a28      	ldr	r2, [pc, #160]	@ (8006ea0 <TIM_Base_SetConfig+0x100>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d013      	beq.n	8006e2a <TIM_Base_SetConfig+0x8a>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	4a27      	ldr	r2, [pc, #156]	@ (8006ea4 <TIM_Base_SetConfig+0x104>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d00f      	beq.n	8006e2a <TIM_Base_SetConfig+0x8a>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	4a26      	ldr	r2, [pc, #152]	@ (8006ea8 <TIM_Base_SetConfig+0x108>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d00b      	beq.n	8006e2a <TIM_Base_SetConfig+0x8a>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	4a25      	ldr	r2, [pc, #148]	@ (8006eac <TIM_Base_SetConfig+0x10c>)
 8006e16:	4293      	cmp	r3, r2
 8006e18:	d007      	beq.n	8006e2a <TIM_Base_SetConfig+0x8a>
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	4a24      	ldr	r2, [pc, #144]	@ (8006eb0 <TIM_Base_SetConfig+0x110>)
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d003      	beq.n	8006e2a <TIM_Base_SetConfig+0x8a>
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	4a23      	ldr	r2, [pc, #140]	@ (8006eb4 <TIM_Base_SetConfig+0x114>)
 8006e26:	4293      	cmp	r3, r2
 8006e28:	d108      	bne.n	8006e3c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	68db      	ldr	r3, [r3, #12]
 8006e36:	68fa      	ldr	r2, [r7, #12]
 8006e38:	4313      	orrs	r3, r2
 8006e3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	695b      	ldr	r3, [r3, #20]
 8006e46:	4313      	orrs	r3, r2
 8006e48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	68fa      	ldr	r2, [r7, #12]
 8006e4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	689a      	ldr	r2, [r3, #8]
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	681a      	ldr	r2, [r3, #0]
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	4a0e      	ldr	r2, [pc, #56]	@ (8006e9c <TIM_Base_SetConfig+0xfc>)
 8006e64:	4293      	cmp	r3, r2
 8006e66:	d103      	bne.n	8006e70 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	691a      	ldr	r2, [r3, #16]
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2201      	movs	r2, #1
 8006e74:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	691b      	ldr	r3, [r3, #16]
 8006e7a:	f003 0301 	and.w	r3, r3, #1
 8006e7e:	2b01      	cmp	r3, #1
 8006e80:	d105      	bne.n	8006e8e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	691b      	ldr	r3, [r3, #16]
 8006e86:	f023 0201 	bic.w	r2, r3, #1
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	611a      	str	r2, [r3, #16]
  }
}
 8006e8e:	bf00      	nop
 8006e90:	3714      	adds	r7, #20
 8006e92:	46bd      	mov	sp, r7
 8006e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e98:	4770      	bx	lr
 8006e9a:	bf00      	nop
 8006e9c:	40010000 	.word	0x40010000
 8006ea0:	40000400 	.word	0x40000400
 8006ea4:	40000800 	.word	0x40000800
 8006ea8:	40000c00 	.word	0x40000c00
 8006eac:	40014000 	.word	0x40014000
 8006eb0:	40014400 	.word	0x40014400
 8006eb4:	40014800 	.word	0x40014800

08006eb8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b087      	sub	sp, #28
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]
 8006ec0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	6a1b      	ldr	r3, [r3, #32]
 8006ec6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6a1b      	ldr	r3, [r3, #32]
 8006ecc:	f023 0201 	bic.w	r2, r3, #1
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	685b      	ldr	r3, [r3, #4]
 8006ed8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	699b      	ldr	r3, [r3, #24]
 8006ede:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ee6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	f023 0303 	bic.w	r3, r3, #3
 8006eee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	68fa      	ldr	r2, [r7, #12]
 8006ef6:	4313      	orrs	r3, r2
 8006ef8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006efa:	697b      	ldr	r3, [r7, #20]
 8006efc:	f023 0302 	bic.w	r3, r3, #2
 8006f00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	689b      	ldr	r3, [r3, #8]
 8006f06:	697a      	ldr	r2, [r7, #20]
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	4a1c      	ldr	r2, [pc, #112]	@ (8006f80 <TIM_OC1_SetConfig+0xc8>)
 8006f10:	4293      	cmp	r3, r2
 8006f12:	d10c      	bne.n	8006f2e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006f14:	697b      	ldr	r3, [r7, #20]
 8006f16:	f023 0308 	bic.w	r3, r3, #8
 8006f1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	68db      	ldr	r3, [r3, #12]
 8006f20:	697a      	ldr	r2, [r7, #20]
 8006f22:	4313      	orrs	r3, r2
 8006f24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006f26:	697b      	ldr	r3, [r7, #20]
 8006f28:	f023 0304 	bic.w	r3, r3, #4
 8006f2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	4a13      	ldr	r2, [pc, #76]	@ (8006f80 <TIM_OC1_SetConfig+0xc8>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d111      	bne.n	8006f5a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006f36:	693b      	ldr	r3, [r7, #16]
 8006f38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006f3e:	693b      	ldr	r3, [r7, #16]
 8006f40:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006f44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	695b      	ldr	r3, [r3, #20]
 8006f4a:	693a      	ldr	r2, [r7, #16]
 8006f4c:	4313      	orrs	r3, r2
 8006f4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	699b      	ldr	r3, [r3, #24]
 8006f54:	693a      	ldr	r2, [r7, #16]
 8006f56:	4313      	orrs	r3, r2
 8006f58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	693a      	ldr	r2, [r7, #16]
 8006f5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	68fa      	ldr	r2, [r7, #12]
 8006f64:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	685a      	ldr	r2, [r3, #4]
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	697a      	ldr	r2, [r7, #20]
 8006f72:	621a      	str	r2, [r3, #32]
}
 8006f74:	bf00      	nop
 8006f76:	371c      	adds	r7, #28
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7e:	4770      	bx	lr
 8006f80:	40010000 	.word	0x40010000

08006f84 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f84:	b480      	push	{r7}
 8006f86:	b087      	sub	sp, #28
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
 8006f8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6a1b      	ldr	r3, [r3, #32]
 8006f92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	6a1b      	ldr	r3, [r3, #32]
 8006f98:	f023 0210 	bic.w	r2, r3, #16
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	685b      	ldr	r3, [r3, #4]
 8006fa4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	699b      	ldr	r3, [r3, #24]
 8006faa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006fb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006fba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006fbc:	683b      	ldr	r3, [r7, #0]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	021b      	lsls	r3, r3, #8
 8006fc2:	68fa      	ldr	r2, [r7, #12]
 8006fc4:	4313      	orrs	r3, r2
 8006fc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006fc8:	697b      	ldr	r3, [r7, #20]
 8006fca:	f023 0320 	bic.w	r3, r3, #32
 8006fce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	689b      	ldr	r3, [r3, #8]
 8006fd4:	011b      	lsls	r3, r3, #4
 8006fd6:	697a      	ldr	r2, [r7, #20]
 8006fd8:	4313      	orrs	r3, r2
 8006fda:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	4a1e      	ldr	r2, [pc, #120]	@ (8007058 <TIM_OC2_SetConfig+0xd4>)
 8006fe0:	4293      	cmp	r3, r2
 8006fe2:	d10d      	bne.n	8007000 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006fe4:	697b      	ldr	r3, [r7, #20]
 8006fe6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006fea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	68db      	ldr	r3, [r3, #12]
 8006ff0:	011b      	lsls	r3, r3, #4
 8006ff2:	697a      	ldr	r2, [r7, #20]
 8006ff4:	4313      	orrs	r3, r2
 8006ff6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006ff8:	697b      	ldr	r3, [r7, #20]
 8006ffa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ffe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	4a15      	ldr	r2, [pc, #84]	@ (8007058 <TIM_OC2_SetConfig+0xd4>)
 8007004:	4293      	cmp	r3, r2
 8007006:	d113      	bne.n	8007030 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007008:	693b      	ldr	r3, [r7, #16]
 800700a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800700e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007010:	693b      	ldr	r3, [r7, #16]
 8007012:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007016:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007018:	683b      	ldr	r3, [r7, #0]
 800701a:	695b      	ldr	r3, [r3, #20]
 800701c:	009b      	lsls	r3, r3, #2
 800701e:	693a      	ldr	r2, [r7, #16]
 8007020:	4313      	orrs	r3, r2
 8007022:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	699b      	ldr	r3, [r3, #24]
 8007028:	009b      	lsls	r3, r3, #2
 800702a:	693a      	ldr	r2, [r7, #16]
 800702c:	4313      	orrs	r3, r2
 800702e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	693a      	ldr	r2, [r7, #16]
 8007034:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	68fa      	ldr	r2, [r7, #12]
 800703a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	685a      	ldr	r2, [r3, #4]
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	697a      	ldr	r2, [r7, #20]
 8007048:	621a      	str	r2, [r3, #32]
}
 800704a:	bf00      	nop
 800704c:	371c      	adds	r7, #28
 800704e:	46bd      	mov	sp, r7
 8007050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007054:	4770      	bx	lr
 8007056:	bf00      	nop
 8007058:	40010000 	.word	0x40010000

0800705c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800705c:	b480      	push	{r7}
 800705e:	b087      	sub	sp, #28
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
 8007064:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6a1b      	ldr	r3, [r3, #32]
 800706a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6a1b      	ldr	r3, [r3, #32]
 8007070:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	685b      	ldr	r3, [r3, #4]
 800707c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	69db      	ldr	r3, [r3, #28]
 8007082:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800708a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	f023 0303 	bic.w	r3, r3, #3
 8007092:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	68fa      	ldr	r2, [r7, #12]
 800709a:	4313      	orrs	r3, r2
 800709c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800709e:	697b      	ldr	r3, [r7, #20]
 80070a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80070a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	689b      	ldr	r3, [r3, #8]
 80070aa:	021b      	lsls	r3, r3, #8
 80070ac:	697a      	ldr	r2, [r7, #20]
 80070ae:	4313      	orrs	r3, r2
 80070b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	4a1d      	ldr	r2, [pc, #116]	@ (800712c <TIM_OC3_SetConfig+0xd0>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d10d      	bne.n	80070d6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80070ba:	697b      	ldr	r3, [r7, #20]
 80070bc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80070c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	68db      	ldr	r3, [r3, #12]
 80070c6:	021b      	lsls	r3, r3, #8
 80070c8:	697a      	ldr	r2, [r7, #20]
 80070ca:	4313      	orrs	r3, r2
 80070cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80070ce:	697b      	ldr	r3, [r7, #20]
 80070d0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80070d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	4a14      	ldr	r2, [pc, #80]	@ (800712c <TIM_OC3_SetConfig+0xd0>)
 80070da:	4293      	cmp	r3, r2
 80070dc:	d113      	bne.n	8007106 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80070de:	693b      	ldr	r3, [r7, #16]
 80070e0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80070e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80070e6:	693b      	ldr	r3, [r7, #16]
 80070e8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80070ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	695b      	ldr	r3, [r3, #20]
 80070f2:	011b      	lsls	r3, r3, #4
 80070f4:	693a      	ldr	r2, [r7, #16]
 80070f6:	4313      	orrs	r3, r2
 80070f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80070fa:	683b      	ldr	r3, [r7, #0]
 80070fc:	699b      	ldr	r3, [r3, #24]
 80070fe:	011b      	lsls	r3, r3, #4
 8007100:	693a      	ldr	r2, [r7, #16]
 8007102:	4313      	orrs	r3, r2
 8007104:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	693a      	ldr	r2, [r7, #16]
 800710a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	68fa      	ldr	r2, [r7, #12]
 8007110:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	685a      	ldr	r2, [r3, #4]
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	697a      	ldr	r2, [r7, #20]
 800711e:	621a      	str	r2, [r3, #32]
}
 8007120:	bf00      	nop
 8007122:	371c      	adds	r7, #28
 8007124:	46bd      	mov	sp, r7
 8007126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712a:	4770      	bx	lr
 800712c:	40010000 	.word	0x40010000

08007130 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007130:	b480      	push	{r7}
 8007132:	b087      	sub	sp, #28
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
 8007138:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6a1b      	ldr	r3, [r3, #32]
 800713e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	6a1b      	ldr	r3, [r3, #32]
 8007144:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	685b      	ldr	r3, [r3, #4]
 8007150:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	69db      	ldr	r3, [r3, #28]
 8007156:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800715e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007166:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	021b      	lsls	r3, r3, #8
 800716e:	68fa      	ldr	r2, [r7, #12]
 8007170:	4313      	orrs	r3, r2
 8007172:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007174:	693b      	ldr	r3, [r7, #16]
 8007176:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800717a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	689b      	ldr	r3, [r3, #8]
 8007180:	031b      	lsls	r3, r3, #12
 8007182:	693a      	ldr	r2, [r7, #16]
 8007184:	4313      	orrs	r3, r2
 8007186:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	4a10      	ldr	r2, [pc, #64]	@ (80071cc <TIM_OC4_SetConfig+0x9c>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d109      	bne.n	80071a4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007190:	697b      	ldr	r3, [r7, #20]
 8007192:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007196:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	695b      	ldr	r3, [r3, #20]
 800719c:	019b      	lsls	r3, r3, #6
 800719e:	697a      	ldr	r2, [r7, #20]
 80071a0:	4313      	orrs	r3, r2
 80071a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	697a      	ldr	r2, [r7, #20]
 80071a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	68fa      	ldr	r2, [r7, #12]
 80071ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80071b0:	683b      	ldr	r3, [r7, #0]
 80071b2:	685a      	ldr	r2, [r3, #4]
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	693a      	ldr	r2, [r7, #16]
 80071bc:	621a      	str	r2, [r3, #32]
}
 80071be:	bf00      	nop
 80071c0:	371c      	adds	r7, #28
 80071c2:	46bd      	mov	sp, r7
 80071c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c8:	4770      	bx	lr
 80071ca:	bf00      	nop
 80071cc:	40010000 	.word	0x40010000

080071d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80071d0:	b480      	push	{r7}
 80071d2:	b087      	sub	sp, #28
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	60f8      	str	r0, [r7, #12]
 80071d8:	60b9      	str	r1, [r7, #8]
 80071da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	6a1b      	ldr	r3, [r3, #32]
 80071e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	6a1b      	ldr	r3, [r3, #32]
 80071e6:	f023 0201 	bic.w	r2, r3, #1
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	699b      	ldr	r3, [r3, #24]
 80071f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80071f4:	693b      	ldr	r3, [r7, #16]
 80071f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80071fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	011b      	lsls	r3, r3, #4
 8007200:	693a      	ldr	r2, [r7, #16]
 8007202:	4313      	orrs	r3, r2
 8007204:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007206:	697b      	ldr	r3, [r7, #20]
 8007208:	f023 030a 	bic.w	r3, r3, #10
 800720c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800720e:	697a      	ldr	r2, [r7, #20]
 8007210:	68bb      	ldr	r3, [r7, #8]
 8007212:	4313      	orrs	r3, r2
 8007214:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	693a      	ldr	r2, [r7, #16]
 800721a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	697a      	ldr	r2, [r7, #20]
 8007220:	621a      	str	r2, [r3, #32]
}
 8007222:	bf00      	nop
 8007224:	371c      	adds	r7, #28
 8007226:	46bd      	mov	sp, r7
 8007228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722c:	4770      	bx	lr

0800722e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800722e:	b480      	push	{r7}
 8007230:	b087      	sub	sp, #28
 8007232:	af00      	add	r7, sp, #0
 8007234:	60f8      	str	r0, [r7, #12]
 8007236:	60b9      	str	r1, [r7, #8]
 8007238:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	6a1b      	ldr	r3, [r3, #32]
 800723e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	6a1b      	ldr	r3, [r3, #32]
 8007244:	f023 0210 	bic.w	r2, r3, #16
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	699b      	ldr	r3, [r3, #24]
 8007250:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007252:	693b      	ldr	r3, [r7, #16]
 8007254:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007258:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	031b      	lsls	r3, r3, #12
 800725e:	693a      	ldr	r2, [r7, #16]
 8007260:	4313      	orrs	r3, r2
 8007262:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007264:	697b      	ldr	r3, [r7, #20]
 8007266:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800726a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	011b      	lsls	r3, r3, #4
 8007270:	697a      	ldr	r2, [r7, #20]
 8007272:	4313      	orrs	r3, r2
 8007274:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	693a      	ldr	r2, [r7, #16]
 800727a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	697a      	ldr	r2, [r7, #20]
 8007280:	621a      	str	r2, [r3, #32]
}
 8007282:	bf00      	nop
 8007284:	371c      	adds	r7, #28
 8007286:	46bd      	mov	sp, r7
 8007288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728c:	4770      	bx	lr

0800728e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800728e:	b480      	push	{r7}
 8007290:	b085      	sub	sp, #20
 8007292:	af00      	add	r7, sp, #0
 8007294:	6078      	str	r0, [r7, #4]
 8007296:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	689b      	ldr	r3, [r3, #8]
 800729c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80072a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80072a6:	683a      	ldr	r2, [r7, #0]
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	4313      	orrs	r3, r2
 80072ac:	f043 0307 	orr.w	r3, r3, #7
 80072b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	68fa      	ldr	r2, [r7, #12]
 80072b6:	609a      	str	r2, [r3, #8]
}
 80072b8:	bf00      	nop
 80072ba:	3714      	adds	r7, #20
 80072bc:	46bd      	mov	sp, r7
 80072be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c2:	4770      	bx	lr

080072c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80072c4:	b480      	push	{r7}
 80072c6:	b087      	sub	sp, #28
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	60f8      	str	r0, [r7, #12]
 80072cc:	60b9      	str	r1, [r7, #8]
 80072ce:	607a      	str	r2, [r7, #4]
 80072d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	689b      	ldr	r3, [r3, #8]
 80072d6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80072d8:	697b      	ldr	r3, [r7, #20]
 80072da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80072de:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	021a      	lsls	r2, r3, #8
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	431a      	orrs	r2, r3
 80072e8:	68bb      	ldr	r3, [r7, #8]
 80072ea:	4313      	orrs	r3, r2
 80072ec:	697a      	ldr	r2, [r7, #20]
 80072ee:	4313      	orrs	r3, r2
 80072f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	697a      	ldr	r2, [r7, #20]
 80072f6:	609a      	str	r2, [r3, #8]
}
 80072f8:	bf00      	nop
 80072fa:	371c      	adds	r7, #28
 80072fc:	46bd      	mov	sp, r7
 80072fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007302:	4770      	bx	lr

08007304 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007304:	b480      	push	{r7}
 8007306:	b085      	sub	sp, #20
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
 800730c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007314:	2b01      	cmp	r3, #1
 8007316:	d101      	bne.n	800731c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007318:	2302      	movs	r3, #2
 800731a:	e050      	b.n	80073be <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2201      	movs	r2, #1
 8007320:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2202      	movs	r2, #2
 8007328:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	685b      	ldr	r3, [r3, #4]
 8007332:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	689b      	ldr	r3, [r3, #8]
 800733a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007342:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	68fa      	ldr	r2, [r7, #12]
 800734a:	4313      	orrs	r3, r2
 800734c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	68fa      	ldr	r2, [r7, #12]
 8007354:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	4a1c      	ldr	r2, [pc, #112]	@ (80073cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800735c:	4293      	cmp	r3, r2
 800735e:	d018      	beq.n	8007392 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007368:	d013      	beq.n	8007392 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	4a18      	ldr	r2, [pc, #96]	@ (80073d0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007370:	4293      	cmp	r3, r2
 8007372:	d00e      	beq.n	8007392 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	4a16      	ldr	r2, [pc, #88]	@ (80073d4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d009      	beq.n	8007392 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	4a15      	ldr	r2, [pc, #84]	@ (80073d8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007384:	4293      	cmp	r3, r2
 8007386:	d004      	beq.n	8007392 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	4a13      	ldr	r2, [pc, #76]	@ (80073dc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800738e:	4293      	cmp	r3, r2
 8007390:	d10c      	bne.n	80073ac <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007392:	68bb      	ldr	r3, [r7, #8]
 8007394:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007398:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	685b      	ldr	r3, [r3, #4]
 800739e:	68ba      	ldr	r2, [r7, #8]
 80073a0:	4313      	orrs	r3, r2
 80073a2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	68ba      	ldr	r2, [r7, #8]
 80073aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2201      	movs	r2, #1
 80073b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2200      	movs	r2, #0
 80073b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80073bc:	2300      	movs	r3, #0
}
 80073be:	4618      	mov	r0, r3
 80073c0:	3714      	adds	r7, #20
 80073c2:	46bd      	mov	sp, r7
 80073c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c8:	4770      	bx	lr
 80073ca:	bf00      	nop
 80073cc:	40010000 	.word	0x40010000
 80073d0:	40000400 	.word	0x40000400
 80073d4:	40000800 	.word	0x40000800
 80073d8:	40000c00 	.word	0x40000c00
 80073dc:	40014000 	.word	0x40014000

080073e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80073e0:	b480      	push	{r7}
 80073e2:	b083      	sub	sp, #12
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80073e8:	bf00      	nop
 80073ea:	370c      	adds	r7, #12
 80073ec:	46bd      	mov	sp, r7
 80073ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f2:	4770      	bx	lr

080073f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80073f4:	b480      	push	{r7}
 80073f6:	b083      	sub	sp, #12
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80073fc:	bf00      	nop
 80073fe:	370c      	adds	r7, #12
 8007400:	46bd      	mov	sp, r7
 8007402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007406:	4770      	bx	lr

08007408 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007408:	b580      	push	{r7, lr}
 800740a:	b082      	sub	sp, #8
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2b00      	cmp	r3, #0
 8007414:	d101      	bne.n	800741a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007416:	2301      	movs	r3, #1
 8007418:	e042      	b.n	80074a0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007420:	b2db      	uxtb	r3, r3
 8007422:	2b00      	cmp	r3, #0
 8007424:	d106      	bne.n	8007434 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	2200      	movs	r2, #0
 800742a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800742e:	6878      	ldr	r0, [r7, #4]
 8007430:	f7fa fdb2 	bl	8001f98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2224      	movs	r2, #36	@ 0x24
 8007438:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	68da      	ldr	r2, [r3, #12]
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800744a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800744c:	6878      	ldr	r0, [r7, #4]
 800744e:	f000 fe6b 	bl	8008128 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	691a      	ldr	r2, [r3, #16]
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007460:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	695a      	ldr	r2, [r3, #20]
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007470:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	68da      	ldr	r2, [r3, #12]
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007480:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2200      	movs	r2, #0
 8007486:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2220      	movs	r2, #32
 800748c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2220      	movs	r2, #32
 8007494:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2200      	movs	r2, #0
 800749c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800749e:	2300      	movs	r3, #0
}
 80074a0:	4618      	mov	r0, r3
 80074a2:	3708      	adds	r7, #8
 80074a4:	46bd      	mov	sp, r7
 80074a6:	bd80      	pop	{r7, pc}

080074a8 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b084      	sub	sp, #16
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	60f8      	str	r0, [r7, #12]
 80074b0:	60b9      	str	r1, [r7, #8]
 80074b2:	4613      	mov	r3, r2
 80074b4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80074bc:	b2db      	uxtb	r3, r3
 80074be:	2b20      	cmp	r3, #32
 80074c0:	d112      	bne.n	80074e8 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80074c2:	68bb      	ldr	r3, [r7, #8]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d002      	beq.n	80074ce <HAL_UART_Receive_DMA+0x26>
 80074c8:	88fb      	ldrh	r3, [r7, #6]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d101      	bne.n	80074d2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80074ce:	2301      	movs	r3, #1
 80074d0:	e00b      	b.n	80074ea <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	2200      	movs	r2, #0
 80074d6:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80074d8:	88fb      	ldrh	r3, [r7, #6]
 80074da:	461a      	mov	r2, r3
 80074dc:	68b9      	ldr	r1, [r7, #8]
 80074de:	68f8      	ldr	r0, [r7, #12]
 80074e0:	f000 fbc2 	bl	8007c68 <UART_Start_Receive_DMA>
 80074e4:	4603      	mov	r3, r0
 80074e6:	e000      	b.n	80074ea <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80074e8:	2302      	movs	r3, #2
  }
}
 80074ea:	4618      	mov	r0, r3
 80074ec:	3710      	adds	r7, #16
 80074ee:	46bd      	mov	sp, r7
 80074f0:	bd80      	pop	{r7, pc}
	...

080074f4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	b0ba      	sub	sp, #232	@ 0xe8
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	68db      	ldr	r3, [r3, #12]
 800750c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	695b      	ldr	r3, [r3, #20]
 8007516:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800751a:	2300      	movs	r3, #0
 800751c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007520:	2300      	movs	r3, #0
 8007522:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007526:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800752a:	f003 030f 	and.w	r3, r3, #15
 800752e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007532:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007536:	2b00      	cmp	r3, #0
 8007538:	d10f      	bne.n	800755a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800753a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800753e:	f003 0320 	and.w	r3, r3, #32
 8007542:	2b00      	cmp	r3, #0
 8007544:	d009      	beq.n	800755a <HAL_UART_IRQHandler+0x66>
 8007546:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800754a:	f003 0320 	and.w	r3, r3, #32
 800754e:	2b00      	cmp	r3, #0
 8007550:	d003      	beq.n	800755a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007552:	6878      	ldr	r0, [r7, #4]
 8007554:	f000 fd29 	bl	8007faa <UART_Receive_IT>
      return;
 8007558:	e25b      	b.n	8007a12 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800755a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800755e:	2b00      	cmp	r3, #0
 8007560:	f000 80de 	beq.w	8007720 <HAL_UART_IRQHandler+0x22c>
 8007564:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007568:	f003 0301 	and.w	r3, r3, #1
 800756c:	2b00      	cmp	r3, #0
 800756e:	d106      	bne.n	800757e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007570:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007574:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007578:	2b00      	cmp	r3, #0
 800757a:	f000 80d1 	beq.w	8007720 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800757e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007582:	f003 0301 	and.w	r3, r3, #1
 8007586:	2b00      	cmp	r3, #0
 8007588:	d00b      	beq.n	80075a2 <HAL_UART_IRQHandler+0xae>
 800758a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800758e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007592:	2b00      	cmp	r3, #0
 8007594:	d005      	beq.n	80075a2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800759a:	f043 0201 	orr.w	r2, r3, #1
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80075a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075a6:	f003 0304 	and.w	r3, r3, #4
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d00b      	beq.n	80075c6 <HAL_UART_IRQHandler+0xd2>
 80075ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80075b2:	f003 0301 	and.w	r3, r3, #1
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d005      	beq.n	80075c6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075be:	f043 0202 	orr.w	r2, r3, #2
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80075c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075ca:	f003 0302 	and.w	r3, r3, #2
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d00b      	beq.n	80075ea <HAL_UART_IRQHandler+0xf6>
 80075d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80075d6:	f003 0301 	and.w	r3, r3, #1
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d005      	beq.n	80075ea <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075e2:	f043 0204 	orr.w	r2, r3, #4
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80075ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075ee:	f003 0308 	and.w	r3, r3, #8
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d011      	beq.n	800761a <HAL_UART_IRQHandler+0x126>
 80075f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075fa:	f003 0320 	and.w	r3, r3, #32
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d105      	bne.n	800760e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007602:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007606:	f003 0301 	and.w	r3, r3, #1
 800760a:	2b00      	cmp	r3, #0
 800760c:	d005      	beq.n	800761a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007612:	f043 0208 	orr.w	r2, r3, #8
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800761e:	2b00      	cmp	r3, #0
 8007620:	f000 81f2 	beq.w	8007a08 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007624:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007628:	f003 0320 	and.w	r3, r3, #32
 800762c:	2b00      	cmp	r3, #0
 800762e:	d008      	beq.n	8007642 <HAL_UART_IRQHandler+0x14e>
 8007630:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007634:	f003 0320 	and.w	r3, r3, #32
 8007638:	2b00      	cmp	r3, #0
 800763a:	d002      	beq.n	8007642 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800763c:	6878      	ldr	r0, [r7, #4]
 800763e:	f000 fcb4 	bl	8007faa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	695b      	ldr	r3, [r3, #20]
 8007648:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800764c:	2b40      	cmp	r3, #64	@ 0x40
 800764e:	bf0c      	ite	eq
 8007650:	2301      	moveq	r3, #1
 8007652:	2300      	movne	r3, #0
 8007654:	b2db      	uxtb	r3, r3
 8007656:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800765e:	f003 0308 	and.w	r3, r3, #8
 8007662:	2b00      	cmp	r3, #0
 8007664:	d103      	bne.n	800766e <HAL_UART_IRQHandler+0x17a>
 8007666:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800766a:	2b00      	cmp	r3, #0
 800766c:	d04f      	beq.n	800770e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800766e:	6878      	ldr	r0, [r7, #4]
 8007670:	f000 fbbc 	bl	8007dec <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	695b      	ldr	r3, [r3, #20]
 800767a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800767e:	2b40      	cmp	r3, #64	@ 0x40
 8007680:	d141      	bne.n	8007706 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	3314      	adds	r3, #20
 8007688:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800768c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007690:	e853 3f00 	ldrex	r3, [r3]
 8007694:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007698:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800769c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80076a0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	3314      	adds	r3, #20
 80076aa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80076ae:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80076b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076b6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80076ba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80076be:	e841 2300 	strex	r3, r2, [r1]
 80076c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80076c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d1d9      	bne.n	8007682 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d013      	beq.n	80076fe <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076da:	4a7e      	ldr	r2, [pc, #504]	@ (80078d4 <HAL_UART_IRQHandler+0x3e0>)
 80076dc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076e2:	4618      	mov	r0, r3
 80076e4:	f7fb f9c8 	bl	8002a78 <HAL_DMA_Abort_IT>
 80076e8:	4603      	mov	r3, r0
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d016      	beq.n	800771c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076f4:	687a      	ldr	r2, [r7, #4]
 80076f6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80076f8:	4610      	mov	r0, r2
 80076fa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076fc:	e00e      	b.n	800771c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80076fe:	6878      	ldr	r0, [r7, #4]
 8007700:	f000 f99e 	bl	8007a40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007704:	e00a      	b.n	800771c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007706:	6878      	ldr	r0, [r7, #4]
 8007708:	f000 f99a 	bl	8007a40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800770c:	e006      	b.n	800771c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800770e:	6878      	ldr	r0, [r7, #4]
 8007710:	f000 f996 	bl	8007a40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2200      	movs	r2, #0
 8007718:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800771a:	e175      	b.n	8007a08 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800771c:	bf00      	nop
    return;
 800771e:	e173      	b.n	8007a08 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007724:	2b01      	cmp	r3, #1
 8007726:	f040 814f 	bne.w	80079c8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800772a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800772e:	f003 0310 	and.w	r3, r3, #16
 8007732:	2b00      	cmp	r3, #0
 8007734:	f000 8148 	beq.w	80079c8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007738:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800773c:	f003 0310 	and.w	r3, r3, #16
 8007740:	2b00      	cmp	r3, #0
 8007742:	f000 8141 	beq.w	80079c8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007746:	2300      	movs	r3, #0
 8007748:	60bb      	str	r3, [r7, #8]
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	60bb      	str	r3, [r7, #8]
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	685b      	ldr	r3, [r3, #4]
 8007758:	60bb      	str	r3, [r7, #8]
 800775a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	695b      	ldr	r3, [r3, #20]
 8007762:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007766:	2b40      	cmp	r3, #64	@ 0x40
 8007768:	f040 80b6 	bne.w	80078d8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	685b      	ldr	r3, [r3, #4]
 8007774:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007778:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800777c:	2b00      	cmp	r3, #0
 800777e:	f000 8145 	beq.w	8007a0c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007786:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800778a:	429a      	cmp	r2, r3
 800778c:	f080 813e 	bcs.w	8007a0c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007796:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800779c:	69db      	ldr	r3, [r3, #28]
 800779e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80077a2:	f000 8088 	beq.w	80078b6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	330c      	adds	r3, #12
 80077ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80077b4:	e853 3f00 	ldrex	r3, [r3]
 80077b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80077bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80077c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80077c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	330c      	adds	r3, #12
 80077ce:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80077d2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80077d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077da:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80077de:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80077e2:	e841 2300 	strex	r3, r2, [r1]
 80077e6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80077ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d1d9      	bne.n	80077a6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	3314      	adds	r3, #20
 80077f8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077fa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80077fc:	e853 3f00 	ldrex	r3, [r3]
 8007800:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007802:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007804:	f023 0301 	bic.w	r3, r3, #1
 8007808:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	3314      	adds	r3, #20
 8007812:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007816:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800781a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800781c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800781e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007822:	e841 2300 	strex	r3, r2, [r1]
 8007826:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007828:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800782a:	2b00      	cmp	r3, #0
 800782c:	d1e1      	bne.n	80077f2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	3314      	adds	r3, #20
 8007834:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007836:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007838:	e853 3f00 	ldrex	r3, [r3]
 800783c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800783e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007840:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007844:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	3314      	adds	r3, #20
 800784e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007852:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007854:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007856:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007858:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800785a:	e841 2300 	strex	r3, r2, [r1]
 800785e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007860:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007862:	2b00      	cmp	r3, #0
 8007864:	d1e3      	bne.n	800782e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	2220      	movs	r2, #32
 800786a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	2200      	movs	r2, #0
 8007872:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	330c      	adds	r3, #12
 800787a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800787c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800787e:	e853 3f00 	ldrex	r3, [r3]
 8007882:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007884:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007886:	f023 0310 	bic.w	r3, r3, #16
 800788a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	330c      	adds	r3, #12
 8007894:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007898:	65ba      	str	r2, [r7, #88]	@ 0x58
 800789a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800789c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800789e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80078a0:	e841 2300 	strex	r3, r2, [r1]
 80078a4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80078a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d1e3      	bne.n	8007874 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078b0:	4618      	mov	r0, r3
 80078b2:	f7fb f871 	bl	8002998 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2202      	movs	r2, #2
 80078ba:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80078c4:	b29b      	uxth	r3, r3
 80078c6:	1ad3      	subs	r3, r2, r3
 80078c8:	b29b      	uxth	r3, r3
 80078ca:	4619      	mov	r1, r3
 80078cc:	6878      	ldr	r0, [r7, #4]
 80078ce:	f000 f8c1 	bl	8007a54 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80078d2:	e09b      	b.n	8007a0c <HAL_UART_IRQHandler+0x518>
 80078d4:	08007eb3 	.word	0x08007eb3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80078e0:	b29b      	uxth	r3, r3
 80078e2:	1ad3      	subs	r3, r2, r3
 80078e4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80078ec:	b29b      	uxth	r3, r3
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	f000 808e 	beq.w	8007a10 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80078f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	f000 8089 	beq.w	8007a10 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	330c      	adds	r3, #12
 8007904:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007906:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007908:	e853 3f00 	ldrex	r3, [r3]
 800790c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800790e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007910:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007914:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	330c      	adds	r3, #12
 800791e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007922:	647a      	str	r2, [r7, #68]	@ 0x44
 8007924:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007926:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007928:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800792a:	e841 2300 	strex	r3, r2, [r1]
 800792e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007930:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007932:	2b00      	cmp	r3, #0
 8007934:	d1e3      	bne.n	80078fe <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	3314      	adds	r3, #20
 800793c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800793e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007940:	e853 3f00 	ldrex	r3, [r3]
 8007944:	623b      	str	r3, [r7, #32]
   return(result);
 8007946:	6a3b      	ldr	r3, [r7, #32]
 8007948:	f023 0301 	bic.w	r3, r3, #1
 800794c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	3314      	adds	r3, #20
 8007956:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800795a:	633a      	str	r2, [r7, #48]	@ 0x30
 800795c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800795e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007960:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007962:	e841 2300 	strex	r3, r2, [r1]
 8007966:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800796a:	2b00      	cmp	r3, #0
 800796c:	d1e3      	bne.n	8007936 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2220      	movs	r2, #32
 8007972:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2200      	movs	r2, #0
 800797a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	330c      	adds	r3, #12
 8007982:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007984:	693b      	ldr	r3, [r7, #16]
 8007986:	e853 3f00 	ldrex	r3, [r3]
 800798a:	60fb      	str	r3, [r7, #12]
   return(result);
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	f023 0310 	bic.w	r3, r3, #16
 8007992:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	330c      	adds	r3, #12
 800799c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80079a0:	61fa      	str	r2, [r7, #28]
 80079a2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079a4:	69b9      	ldr	r1, [r7, #24]
 80079a6:	69fa      	ldr	r2, [r7, #28]
 80079a8:	e841 2300 	strex	r3, r2, [r1]
 80079ac:	617b      	str	r3, [r7, #20]
   return(result);
 80079ae:	697b      	ldr	r3, [r7, #20]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d1e3      	bne.n	800797c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2202      	movs	r2, #2
 80079b8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80079ba:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80079be:	4619      	mov	r1, r3
 80079c0:	6878      	ldr	r0, [r7, #4]
 80079c2:	f000 f847 	bl	8007a54 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80079c6:	e023      	b.n	8007a10 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80079c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d009      	beq.n	80079e8 <HAL_UART_IRQHandler+0x4f4>
 80079d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d003      	beq.n	80079e8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80079e0:	6878      	ldr	r0, [r7, #4]
 80079e2:	f000 fa7a 	bl	8007eda <UART_Transmit_IT>
    return;
 80079e6:	e014      	b.n	8007a12 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80079e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d00e      	beq.n	8007a12 <HAL_UART_IRQHandler+0x51e>
 80079f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d008      	beq.n	8007a12 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8007a00:	6878      	ldr	r0, [r7, #4]
 8007a02:	f000 faba 	bl	8007f7a <UART_EndTransmit_IT>
    return;
 8007a06:	e004      	b.n	8007a12 <HAL_UART_IRQHandler+0x51e>
    return;
 8007a08:	bf00      	nop
 8007a0a:	e002      	b.n	8007a12 <HAL_UART_IRQHandler+0x51e>
      return;
 8007a0c:	bf00      	nop
 8007a0e:	e000      	b.n	8007a12 <HAL_UART_IRQHandler+0x51e>
      return;
 8007a10:	bf00      	nop
  }
}
 8007a12:	37e8      	adds	r7, #232	@ 0xe8
 8007a14:	46bd      	mov	sp, r7
 8007a16:	bd80      	pop	{r7, pc}

08007a18 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007a18:	b480      	push	{r7}
 8007a1a:	b083      	sub	sp, #12
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007a20:	bf00      	nop
 8007a22:	370c      	adds	r7, #12
 8007a24:	46bd      	mov	sp, r7
 8007a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2a:	4770      	bx	lr

08007a2c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007a2c:	b480      	push	{r7}
 8007a2e:	b083      	sub	sp, #12
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007a34:	bf00      	nop
 8007a36:	370c      	adds	r7, #12
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3e:	4770      	bx	lr

08007a40 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007a40:	b480      	push	{r7}
 8007a42:	b083      	sub	sp, #12
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007a48:	bf00      	nop
 8007a4a:	370c      	adds	r7, #12
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a52:	4770      	bx	lr

08007a54 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007a54:	b480      	push	{r7}
 8007a56:	b083      	sub	sp, #12
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	6078      	str	r0, [r7, #4]
 8007a5c:	460b      	mov	r3, r1
 8007a5e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007a60:	bf00      	nop
 8007a62:	370c      	adds	r7, #12
 8007a64:	46bd      	mov	sp, r7
 8007a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6a:	4770      	bx	lr

08007a6c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	b09c      	sub	sp, #112	@ 0x70
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a78:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d172      	bne.n	8007b6e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007a88:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007a8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	330c      	adds	r3, #12
 8007a94:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a98:	e853 3f00 	ldrex	r3, [r3]
 8007a9c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007a9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007aa0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007aa4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007aa6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	330c      	adds	r3, #12
 8007aac:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007aae:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007ab0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ab2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007ab4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007ab6:	e841 2300 	strex	r3, r2, [r1]
 8007aba:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007abc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d1e5      	bne.n	8007a8e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ac2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	3314      	adds	r3, #20
 8007ac8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007acc:	e853 3f00 	ldrex	r3, [r3]
 8007ad0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007ad2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ad4:	f023 0301 	bic.w	r3, r3, #1
 8007ad8:	667b      	str	r3, [r7, #100]	@ 0x64
 8007ada:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	3314      	adds	r3, #20
 8007ae0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007ae2:	647a      	str	r2, [r7, #68]	@ 0x44
 8007ae4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ae6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007ae8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007aea:	e841 2300 	strex	r3, r2, [r1]
 8007aee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007af0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d1e5      	bne.n	8007ac2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007af6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	3314      	adds	r3, #20
 8007afc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b00:	e853 3f00 	ldrex	r3, [r3]
 8007b04:	623b      	str	r3, [r7, #32]
   return(result);
 8007b06:	6a3b      	ldr	r3, [r7, #32]
 8007b08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b0c:	663b      	str	r3, [r7, #96]	@ 0x60
 8007b0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	3314      	adds	r3, #20
 8007b14:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007b16:	633a      	str	r2, [r7, #48]	@ 0x30
 8007b18:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b1a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007b1c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b1e:	e841 2300 	strex	r3, r2, [r1]
 8007b22:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007b24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d1e5      	bne.n	8007af6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007b2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b2c:	2220      	movs	r2, #32
 8007b2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b32:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b36:	2b01      	cmp	r3, #1
 8007b38:	d119      	bne.n	8007b6e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	330c      	adds	r3, #12
 8007b40:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b42:	693b      	ldr	r3, [r7, #16]
 8007b44:	e853 3f00 	ldrex	r3, [r3]
 8007b48:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	f023 0310 	bic.w	r3, r3, #16
 8007b50:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007b52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	330c      	adds	r3, #12
 8007b58:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007b5a:	61fa      	str	r2, [r7, #28]
 8007b5c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b5e:	69b9      	ldr	r1, [r7, #24]
 8007b60:	69fa      	ldr	r2, [r7, #28]
 8007b62:	e841 2300 	strex	r3, r2, [r1]
 8007b66:	617b      	str	r3, [r7, #20]
   return(result);
 8007b68:	697b      	ldr	r3, [r7, #20]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d1e5      	bne.n	8007b3a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b70:	2200      	movs	r2, #0
 8007b72:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b78:	2b01      	cmp	r3, #1
 8007b7a:	d106      	bne.n	8007b8a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b7e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007b80:	4619      	mov	r1, r3
 8007b82:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007b84:	f7ff ff66 	bl	8007a54 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007b88:	e002      	b.n	8007b90 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007b8a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007b8c:	f7f9 ff02 	bl	8001994 <HAL_UART_RxCpltCallback>
}
 8007b90:	bf00      	nop
 8007b92:	3770      	adds	r7, #112	@ 0x70
 8007b94:	46bd      	mov	sp, r7
 8007b96:	bd80      	pop	{r7, pc}

08007b98 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b084      	sub	sp, #16
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ba4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	2201      	movs	r2, #1
 8007baa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bb0:	2b01      	cmp	r3, #1
 8007bb2:	d108      	bne.n	8007bc6 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007bb8:	085b      	lsrs	r3, r3, #1
 8007bba:	b29b      	uxth	r3, r3
 8007bbc:	4619      	mov	r1, r3
 8007bbe:	68f8      	ldr	r0, [r7, #12]
 8007bc0:	f7ff ff48 	bl	8007a54 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007bc4:	e002      	b.n	8007bcc <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8007bc6:	68f8      	ldr	r0, [r7, #12]
 8007bc8:	f7ff ff30 	bl	8007a2c <HAL_UART_RxHalfCpltCallback>
}
 8007bcc:	bf00      	nop
 8007bce:	3710      	adds	r7, #16
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	bd80      	pop	{r7, pc}

08007bd4 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	b084      	sub	sp, #16
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007bdc:	2300      	movs	r3, #0
 8007bde:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007be4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007be6:	68bb      	ldr	r3, [r7, #8]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	695b      	ldr	r3, [r3, #20]
 8007bec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bf0:	2b80      	cmp	r3, #128	@ 0x80
 8007bf2:	bf0c      	ite	eq
 8007bf4:	2301      	moveq	r3, #1
 8007bf6:	2300      	movne	r3, #0
 8007bf8:	b2db      	uxtb	r3, r3
 8007bfa:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007bfc:	68bb      	ldr	r3, [r7, #8]
 8007bfe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c02:	b2db      	uxtb	r3, r3
 8007c04:	2b21      	cmp	r3, #33	@ 0x21
 8007c06:	d108      	bne.n	8007c1a <UART_DMAError+0x46>
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d005      	beq.n	8007c1a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007c0e:	68bb      	ldr	r3, [r7, #8]
 8007c10:	2200      	movs	r2, #0
 8007c12:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8007c14:	68b8      	ldr	r0, [r7, #8]
 8007c16:	f000 f8c1 	bl	8007d9c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007c1a:	68bb      	ldr	r3, [r7, #8]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	695b      	ldr	r3, [r3, #20]
 8007c20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c24:	2b40      	cmp	r3, #64	@ 0x40
 8007c26:	bf0c      	ite	eq
 8007c28:	2301      	moveq	r3, #1
 8007c2a:	2300      	movne	r3, #0
 8007c2c:	b2db      	uxtb	r3, r3
 8007c2e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007c30:	68bb      	ldr	r3, [r7, #8]
 8007c32:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007c36:	b2db      	uxtb	r3, r3
 8007c38:	2b22      	cmp	r3, #34	@ 0x22
 8007c3a:	d108      	bne.n	8007c4e <UART_DMAError+0x7a>
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d005      	beq.n	8007c4e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007c42:	68bb      	ldr	r3, [r7, #8]
 8007c44:	2200      	movs	r2, #0
 8007c46:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8007c48:	68b8      	ldr	r0, [r7, #8]
 8007c4a:	f000 f8cf 	bl	8007dec <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007c4e:	68bb      	ldr	r3, [r7, #8]
 8007c50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c52:	f043 0210 	orr.w	r2, r3, #16
 8007c56:	68bb      	ldr	r3, [r7, #8]
 8007c58:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007c5a:	68b8      	ldr	r0, [r7, #8]
 8007c5c:	f7ff fef0 	bl	8007a40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007c60:	bf00      	nop
 8007c62:	3710      	adds	r7, #16
 8007c64:	46bd      	mov	sp, r7
 8007c66:	bd80      	pop	{r7, pc}

08007c68 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007c68:	b580      	push	{r7, lr}
 8007c6a:	b098      	sub	sp, #96	@ 0x60
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	60f8      	str	r0, [r7, #12]
 8007c70:	60b9      	str	r1, [r7, #8]
 8007c72:	4613      	mov	r3, r2
 8007c74:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007c76:	68ba      	ldr	r2, [r7, #8]
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	88fa      	ldrh	r2, [r7, #6]
 8007c80:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	2200      	movs	r2, #0
 8007c86:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	2222      	movs	r2, #34	@ 0x22
 8007c8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c94:	4a3e      	ldr	r2, [pc, #248]	@ (8007d90 <UART_Start_Receive_DMA+0x128>)
 8007c96:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c9c:	4a3d      	ldr	r2, [pc, #244]	@ (8007d94 <UART_Start_Receive_DMA+0x12c>)
 8007c9e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ca4:	4a3c      	ldr	r2, [pc, #240]	@ (8007d98 <UART_Start_Receive_DMA+0x130>)
 8007ca6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cac:	2200      	movs	r2, #0
 8007cae:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007cb0:	f107 0308 	add.w	r3, r7, #8
 8007cb4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	3304      	adds	r3, #4
 8007cc0:	4619      	mov	r1, r3
 8007cc2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007cc4:	681a      	ldr	r2, [r3, #0]
 8007cc6:	88fb      	ldrh	r3, [r7, #6]
 8007cc8:	f7fa fe0e 	bl	80028e8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007ccc:	2300      	movs	r3, #0
 8007cce:	613b      	str	r3, [r7, #16]
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	613b      	str	r3, [r7, #16]
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	685b      	ldr	r3, [r3, #4]
 8007cde:	613b      	str	r3, [r7, #16]
 8007ce0:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	691b      	ldr	r3, [r3, #16]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d019      	beq.n	8007d1e <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	330c      	adds	r3, #12
 8007cf0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cf2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007cf4:	e853 3f00 	ldrex	r3, [r3]
 8007cf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007cfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007cfc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007d00:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	330c      	adds	r3, #12
 8007d08:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007d0a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007d0c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d0e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007d10:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007d12:	e841 2300 	strex	r3, r2, [r1]
 8007d16:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007d18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d1e5      	bne.n	8007cea <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	3314      	adds	r3, #20
 8007d24:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d28:	e853 3f00 	ldrex	r3, [r3]
 8007d2c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007d2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d30:	f043 0301 	orr.w	r3, r3, #1
 8007d34:	657b      	str	r3, [r7, #84]	@ 0x54
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	3314      	adds	r3, #20
 8007d3c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007d3e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007d40:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d42:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007d44:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007d46:	e841 2300 	strex	r3, r2, [r1]
 8007d4a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d1e5      	bne.n	8007d1e <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	3314      	adds	r3, #20
 8007d58:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d5a:	69bb      	ldr	r3, [r7, #24]
 8007d5c:	e853 3f00 	ldrex	r3, [r3]
 8007d60:	617b      	str	r3, [r7, #20]
   return(result);
 8007d62:	697b      	ldr	r3, [r7, #20]
 8007d64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d68:	653b      	str	r3, [r7, #80]	@ 0x50
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	3314      	adds	r3, #20
 8007d70:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007d72:	627a      	str	r2, [r7, #36]	@ 0x24
 8007d74:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d76:	6a39      	ldr	r1, [r7, #32]
 8007d78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d7a:	e841 2300 	strex	r3, r2, [r1]
 8007d7e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007d80:	69fb      	ldr	r3, [r7, #28]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d1e5      	bne.n	8007d52 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8007d86:	2300      	movs	r3, #0
}
 8007d88:	4618      	mov	r0, r3
 8007d8a:	3760      	adds	r7, #96	@ 0x60
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	bd80      	pop	{r7, pc}
 8007d90:	08007a6d 	.word	0x08007a6d
 8007d94:	08007b99 	.word	0x08007b99
 8007d98:	08007bd5 	.word	0x08007bd5

08007d9c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007d9c:	b480      	push	{r7}
 8007d9e:	b089      	sub	sp, #36	@ 0x24
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	330c      	adds	r3, #12
 8007daa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	e853 3f00 	ldrex	r3, [r3]
 8007db2:	60bb      	str	r3, [r7, #8]
   return(result);
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007dba:	61fb      	str	r3, [r7, #28]
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	330c      	adds	r3, #12
 8007dc2:	69fa      	ldr	r2, [r7, #28]
 8007dc4:	61ba      	str	r2, [r7, #24]
 8007dc6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dc8:	6979      	ldr	r1, [r7, #20]
 8007dca:	69ba      	ldr	r2, [r7, #24]
 8007dcc:	e841 2300 	strex	r3, r2, [r1]
 8007dd0:	613b      	str	r3, [r7, #16]
   return(result);
 8007dd2:	693b      	ldr	r3, [r7, #16]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d1e5      	bne.n	8007da4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2220      	movs	r2, #32
 8007ddc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8007de0:	bf00      	nop
 8007de2:	3724      	adds	r7, #36	@ 0x24
 8007de4:	46bd      	mov	sp, r7
 8007de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dea:	4770      	bx	lr

08007dec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007dec:	b480      	push	{r7}
 8007dee:	b095      	sub	sp, #84	@ 0x54
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	330c      	adds	r3, #12
 8007dfa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007dfe:	e853 3f00 	ldrex	r3, [r3]
 8007e02:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007e04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e06:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	330c      	adds	r3, #12
 8007e12:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007e14:	643a      	str	r2, [r7, #64]	@ 0x40
 8007e16:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e18:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007e1a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007e1c:	e841 2300 	strex	r3, r2, [r1]
 8007e20:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007e22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d1e5      	bne.n	8007df4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	3314      	adds	r3, #20
 8007e2e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e30:	6a3b      	ldr	r3, [r7, #32]
 8007e32:	e853 3f00 	ldrex	r3, [r3]
 8007e36:	61fb      	str	r3, [r7, #28]
   return(result);
 8007e38:	69fb      	ldr	r3, [r7, #28]
 8007e3a:	f023 0301 	bic.w	r3, r3, #1
 8007e3e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	3314      	adds	r3, #20
 8007e46:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007e48:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007e4a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e4c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007e4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007e50:	e841 2300 	strex	r3, r2, [r1]
 8007e54:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d1e5      	bne.n	8007e28 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e60:	2b01      	cmp	r3, #1
 8007e62:	d119      	bne.n	8007e98 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	330c      	adds	r3, #12
 8007e6a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	e853 3f00 	ldrex	r3, [r3]
 8007e72:	60bb      	str	r3, [r7, #8]
   return(result);
 8007e74:	68bb      	ldr	r3, [r7, #8]
 8007e76:	f023 0310 	bic.w	r3, r3, #16
 8007e7a:	647b      	str	r3, [r7, #68]	@ 0x44
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	330c      	adds	r3, #12
 8007e82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007e84:	61ba      	str	r2, [r7, #24]
 8007e86:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e88:	6979      	ldr	r1, [r7, #20]
 8007e8a:	69ba      	ldr	r2, [r7, #24]
 8007e8c:	e841 2300 	strex	r3, r2, [r1]
 8007e90:	613b      	str	r3, [r7, #16]
   return(result);
 8007e92:	693b      	ldr	r3, [r7, #16]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d1e5      	bne.n	8007e64 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	2220      	movs	r2, #32
 8007e9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007ea6:	bf00      	nop
 8007ea8:	3754      	adds	r7, #84	@ 0x54
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb0:	4770      	bx	lr

08007eb2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007eb2:	b580      	push	{r7, lr}
 8007eb4:	b084      	sub	sp, #16
 8007eb6:	af00      	add	r7, sp, #0
 8007eb8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ebe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	2200      	movs	r2, #0
 8007eca:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007ecc:	68f8      	ldr	r0, [r7, #12]
 8007ece:	f7ff fdb7 	bl	8007a40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007ed2:	bf00      	nop
 8007ed4:	3710      	adds	r7, #16
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	bd80      	pop	{r7, pc}

08007eda <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007eda:	b480      	push	{r7}
 8007edc:	b085      	sub	sp, #20
 8007ede:	af00      	add	r7, sp, #0
 8007ee0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ee8:	b2db      	uxtb	r3, r3
 8007eea:	2b21      	cmp	r3, #33	@ 0x21
 8007eec:	d13e      	bne.n	8007f6c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	689b      	ldr	r3, [r3, #8]
 8007ef2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ef6:	d114      	bne.n	8007f22 <UART_Transmit_IT+0x48>
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	691b      	ldr	r3, [r3, #16]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d110      	bne.n	8007f22 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	6a1b      	ldr	r3, [r3, #32]
 8007f04:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	881b      	ldrh	r3, [r3, #0]
 8007f0a:	461a      	mov	r2, r3
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007f14:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	6a1b      	ldr	r3, [r3, #32]
 8007f1a:	1c9a      	adds	r2, r3, #2
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	621a      	str	r2, [r3, #32]
 8007f20:	e008      	b.n	8007f34 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6a1b      	ldr	r3, [r3, #32]
 8007f26:	1c59      	adds	r1, r3, #1
 8007f28:	687a      	ldr	r2, [r7, #4]
 8007f2a:	6211      	str	r1, [r2, #32]
 8007f2c:	781a      	ldrb	r2, [r3, #0]
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007f38:	b29b      	uxth	r3, r3
 8007f3a:	3b01      	subs	r3, #1
 8007f3c:	b29b      	uxth	r3, r3
 8007f3e:	687a      	ldr	r2, [r7, #4]
 8007f40:	4619      	mov	r1, r3
 8007f42:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d10f      	bne.n	8007f68 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	68da      	ldr	r2, [r3, #12]
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007f56:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	68da      	ldr	r2, [r3, #12]
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007f66:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007f68:	2300      	movs	r3, #0
 8007f6a:	e000      	b.n	8007f6e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007f6c:	2302      	movs	r3, #2
  }
}
 8007f6e:	4618      	mov	r0, r3
 8007f70:	3714      	adds	r7, #20
 8007f72:	46bd      	mov	sp, r7
 8007f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f78:	4770      	bx	lr

08007f7a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007f7a:	b580      	push	{r7, lr}
 8007f7c:	b082      	sub	sp, #8
 8007f7e:	af00      	add	r7, sp, #0
 8007f80:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	68da      	ldr	r2, [r3, #12]
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007f90:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2220      	movs	r2, #32
 8007f96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007f9a:	6878      	ldr	r0, [r7, #4]
 8007f9c:	f7ff fd3c 	bl	8007a18 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007fa0:	2300      	movs	r3, #0
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	3708      	adds	r7, #8
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	bd80      	pop	{r7, pc}

08007faa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007faa:	b580      	push	{r7, lr}
 8007fac:	b08c      	sub	sp, #48	@ 0x30
 8007fae:	af00      	add	r7, sp, #0
 8007fb0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007fb8:	b2db      	uxtb	r3, r3
 8007fba:	2b22      	cmp	r3, #34	@ 0x22
 8007fbc:	f040 80ae 	bne.w	800811c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	689b      	ldr	r3, [r3, #8]
 8007fc4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007fc8:	d117      	bne.n	8007ffa <UART_Receive_IT+0x50>
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	691b      	ldr	r3, [r3, #16]
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d113      	bne.n	8007ffa <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fda:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	685b      	ldr	r3, [r3, #4]
 8007fe2:	b29b      	uxth	r3, r3
 8007fe4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fe8:	b29a      	uxth	r2, r3
 8007fea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fec:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ff2:	1c9a      	adds	r2, r3, #2
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	629a      	str	r2, [r3, #40]	@ 0x28
 8007ff8:	e026      	b.n	8008048 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ffe:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8008000:	2300      	movs	r3, #0
 8008002:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	689b      	ldr	r3, [r3, #8]
 8008008:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800800c:	d007      	beq.n	800801e <UART_Receive_IT+0x74>
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	689b      	ldr	r3, [r3, #8]
 8008012:	2b00      	cmp	r3, #0
 8008014:	d10a      	bne.n	800802c <UART_Receive_IT+0x82>
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	691b      	ldr	r3, [r3, #16]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d106      	bne.n	800802c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	685b      	ldr	r3, [r3, #4]
 8008024:	b2da      	uxtb	r2, r3
 8008026:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008028:	701a      	strb	r2, [r3, #0]
 800802a:	e008      	b.n	800803e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	685b      	ldr	r3, [r3, #4]
 8008032:	b2db      	uxtb	r3, r3
 8008034:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008038:	b2da      	uxtb	r2, r3
 800803a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800803c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008042:	1c5a      	adds	r2, r3, #1
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800804c:	b29b      	uxth	r3, r3
 800804e:	3b01      	subs	r3, #1
 8008050:	b29b      	uxth	r3, r3
 8008052:	687a      	ldr	r2, [r7, #4]
 8008054:	4619      	mov	r1, r3
 8008056:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008058:	2b00      	cmp	r3, #0
 800805a:	d15d      	bne.n	8008118 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	68da      	ldr	r2, [r3, #12]
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f022 0220 	bic.w	r2, r2, #32
 800806a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	68da      	ldr	r2, [r3, #12]
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800807a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	695a      	ldr	r2, [r3, #20]
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	f022 0201 	bic.w	r2, r2, #1
 800808a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2220      	movs	r2, #32
 8008090:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	2200      	movs	r2, #0
 8008098:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800809e:	2b01      	cmp	r3, #1
 80080a0:	d135      	bne.n	800810e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2200      	movs	r2, #0
 80080a6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	330c      	adds	r3, #12
 80080ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080b0:	697b      	ldr	r3, [r7, #20]
 80080b2:	e853 3f00 	ldrex	r3, [r3]
 80080b6:	613b      	str	r3, [r7, #16]
   return(result);
 80080b8:	693b      	ldr	r3, [r7, #16]
 80080ba:	f023 0310 	bic.w	r3, r3, #16
 80080be:	627b      	str	r3, [r7, #36]	@ 0x24
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	330c      	adds	r3, #12
 80080c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080c8:	623a      	str	r2, [r7, #32]
 80080ca:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080cc:	69f9      	ldr	r1, [r7, #28]
 80080ce:	6a3a      	ldr	r2, [r7, #32]
 80080d0:	e841 2300 	strex	r3, r2, [r1]
 80080d4:	61bb      	str	r3, [r7, #24]
   return(result);
 80080d6:	69bb      	ldr	r3, [r7, #24]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d1e5      	bne.n	80080a8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	f003 0310 	and.w	r3, r3, #16
 80080e6:	2b10      	cmp	r3, #16
 80080e8:	d10a      	bne.n	8008100 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80080ea:	2300      	movs	r3, #0
 80080ec:	60fb      	str	r3, [r7, #12]
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	60fb      	str	r3, [r7, #12]
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	685b      	ldr	r3, [r3, #4]
 80080fc:	60fb      	str	r3, [r7, #12]
 80080fe:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008104:	4619      	mov	r1, r3
 8008106:	6878      	ldr	r0, [r7, #4]
 8008108:	f7ff fca4 	bl	8007a54 <HAL_UARTEx_RxEventCallback>
 800810c:	e002      	b.n	8008114 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f7f9 fc40 	bl	8001994 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008114:	2300      	movs	r3, #0
 8008116:	e002      	b.n	800811e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008118:	2300      	movs	r3, #0
 800811a:	e000      	b.n	800811e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800811c:	2302      	movs	r3, #2
  }
}
 800811e:	4618      	mov	r0, r3
 8008120:	3730      	adds	r7, #48	@ 0x30
 8008122:	46bd      	mov	sp, r7
 8008124:	bd80      	pop	{r7, pc}
	...

08008128 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008128:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800812c:	b0c0      	sub	sp, #256	@ 0x100
 800812e:	af00      	add	r7, sp, #0
 8008130:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008134:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	691b      	ldr	r3, [r3, #16]
 800813c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008140:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008144:	68d9      	ldr	r1, [r3, #12]
 8008146:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800814a:	681a      	ldr	r2, [r3, #0]
 800814c:	ea40 0301 	orr.w	r3, r0, r1
 8008150:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008152:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008156:	689a      	ldr	r2, [r3, #8]
 8008158:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800815c:	691b      	ldr	r3, [r3, #16]
 800815e:	431a      	orrs	r2, r3
 8008160:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008164:	695b      	ldr	r3, [r3, #20]
 8008166:	431a      	orrs	r2, r3
 8008168:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800816c:	69db      	ldr	r3, [r3, #28]
 800816e:	4313      	orrs	r3, r2
 8008170:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	68db      	ldr	r3, [r3, #12]
 800817c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008180:	f021 010c 	bic.w	r1, r1, #12
 8008184:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008188:	681a      	ldr	r2, [r3, #0]
 800818a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800818e:	430b      	orrs	r3, r1
 8008190:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008192:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	695b      	ldr	r3, [r3, #20]
 800819a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800819e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081a2:	6999      	ldr	r1, [r3, #24]
 80081a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081a8:	681a      	ldr	r2, [r3, #0]
 80081aa:	ea40 0301 	orr.w	r3, r0, r1
 80081ae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80081b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081b4:	681a      	ldr	r2, [r3, #0]
 80081b6:	4b8f      	ldr	r3, [pc, #572]	@ (80083f4 <UART_SetConfig+0x2cc>)
 80081b8:	429a      	cmp	r2, r3
 80081ba:	d005      	beq.n	80081c8 <UART_SetConfig+0xa0>
 80081bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081c0:	681a      	ldr	r2, [r3, #0]
 80081c2:	4b8d      	ldr	r3, [pc, #564]	@ (80083f8 <UART_SetConfig+0x2d0>)
 80081c4:	429a      	cmp	r2, r3
 80081c6:	d104      	bne.n	80081d2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80081c8:	f7fe f9f6 	bl	80065b8 <HAL_RCC_GetPCLK2Freq>
 80081cc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80081d0:	e003      	b.n	80081da <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80081d2:	f7fe f9dd 	bl	8006590 <HAL_RCC_GetPCLK1Freq>
 80081d6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80081da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081de:	69db      	ldr	r3, [r3, #28]
 80081e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80081e4:	f040 810c 	bne.w	8008400 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80081e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80081ec:	2200      	movs	r2, #0
 80081ee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80081f2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80081f6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80081fa:	4622      	mov	r2, r4
 80081fc:	462b      	mov	r3, r5
 80081fe:	1891      	adds	r1, r2, r2
 8008200:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008202:	415b      	adcs	r3, r3
 8008204:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008206:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800820a:	4621      	mov	r1, r4
 800820c:	eb12 0801 	adds.w	r8, r2, r1
 8008210:	4629      	mov	r1, r5
 8008212:	eb43 0901 	adc.w	r9, r3, r1
 8008216:	f04f 0200 	mov.w	r2, #0
 800821a:	f04f 0300 	mov.w	r3, #0
 800821e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008222:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008226:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800822a:	4690      	mov	r8, r2
 800822c:	4699      	mov	r9, r3
 800822e:	4623      	mov	r3, r4
 8008230:	eb18 0303 	adds.w	r3, r8, r3
 8008234:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008238:	462b      	mov	r3, r5
 800823a:	eb49 0303 	adc.w	r3, r9, r3
 800823e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008242:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008246:	685b      	ldr	r3, [r3, #4]
 8008248:	2200      	movs	r2, #0
 800824a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800824e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008252:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008256:	460b      	mov	r3, r1
 8008258:	18db      	adds	r3, r3, r3
 800825a:	653b      	str	r3, [r7, #80]	@ 0x50
 800825c:	4613      	mov	r3, r2
 800825e:	eb42 0303 	adc.w	r3, r2, r3
 8008262:	657b      	str	r3, [r7, #84]	@ 0x54
 8008264:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008268:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800826c:	f7f8 fd14 	bl	8000c98 <__aeabi_uldivmod>
 8008270:	4602      	mov	r2, r0
 8008272:	460b      	mov	r3, r1
 8008274:	4b61      	ldr	r3, [pc, #388]	@ (80083fc <UART_SetConfig+0x2d4>)
 8008276:	fba3 2302 	umull	r2, r3, r3, r2
 800827a:	095b      	lsrs	r3, r3, #5
 800827c:	011c      	lsls	r4, r3, #4
 800827e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008282:	2200      	movs	r2, #0
 8008284:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008288:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800828c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008290:	4642      	mov	r2, r8
 8008292:	464b      	mov	r3, r9
 8008294:	1891      	adds	r1, r2, r2
 8008296:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008298:	415b      	adcs	r3, r3
 800829a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800829c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80082a0:	4641      	mov	r1, r8
 80082a2:	eb12 0a01 	adds.w	sl, r2, r1
 80082a6:	4649      	mov	r1, r9
 80082a8:	eb43 0b01 	adc.w	fp, r3, r1
 80082ac:	f04f 0200 	mov.w	r2, #0
 80082b0:	f04f 0300 	mov.w	r3, #0
 80082b4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80082b8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80082bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80082c0:	4692      	mov	sl, r2
 80082c2:	469b      	mov	fp, r3
 80082c4:	4643      	mov	r3, r8
 80082c6:	eb1a 0303 	adds.w	r3, sl, r3
 80082ca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80082ce:	464b      	mov	r3, r9
 80082d0:	eb4b 0303 	adc.w	r3, fp, r3
 80082d4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80082d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082dc:	685b      	ldr	r3, [r3, #4]
 80082de:	2200      	movs	r2, #0
 80082e0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80082e4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80082e8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80082ec:	460b      	mov	r3, r1
 80082ee:	18db      	adds	r3, r3, r3
 80082f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80082f2:	4613      	mov	r3, r2
 80082f4:	eb42 0303 	adc.w	r3, r2, r3
 80082f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80082fa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80082fe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008302:	f7f8 fcc9 	bl	8000c98 <__aeabi_uldivmod>
 8008306:	4602      	mov	r2, r0
 8008308:	460b      	mov	r3, r1
 800830a:	4611      	mov	r1, r2
 800830c:	4b3b      	ldr	r3, [pc, #236]	@ (80083fc <UART_SetConfig+0x2d4>)
 800830e:	fba3 2301 	umull	r2, r3, r3, r1
 8008312:	095b      	lsrs	r3, r3, #5
 8008314:	2264      	movs	r2, #100	@ 0x64
 8008316:	fb02 f303 	mul.w	r3, r2, r3
 800831a:	1acb      	subs	r3, r1, r3
 800831c:	00db      	lsls	r3, r3, #3
 800831e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008322:	4b36      	ldr	r3, [pc, #216]	@ (80083fc <UART_SetConfig+0x2d4>)
 8008324:	fba3 2302 	umull	r2, r3, r3, r2
 8008328:	095b      	lsrs	r3, r3, #5
 800832a:	005b      	lsls	r3, r3, #1
 800832c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008330:	441c      	add	r4, r3
 8008332:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008336:	2200      	movs	r2, #0
 8008338:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800833c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008340:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008344:	4642      	mov	r2, r8
 8008346:	464b      	mov	r3, r9
 8008348:	1891      	adds	r1, r2, r2
 800834a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800834c:	415b      	adcs	r3, r3
 800834e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008350:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008354:	4641      	mov	r1, r8
 8008356:	1851      	adds	r1, r2, r1
 8008358:	6339      	str	r1, [r7, #48]	@ 0x30
 800835a:	4649      	mov	r1, r9
 800835c:	414b      	adcs	r3, r1
 800835e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008360:	f04f 0200 	mov.w	r2, #0
 8008364:	f04f 0300 	mov.w	r3, #0
 8008368:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800836c:	4659      	mov	r1, fp
 800836e:	00cb      	lsls	r3, r1, #3
 8008370:	4651      	mov	r1, sl
 8008372:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008376:	4651      	mov	r1, sl
 8008378:	00ca      	lsls	r2, r1, #3
 800837a:	4610      	mov	r0, r2
 800837c:	4619      	mov	r1, r3
 800837e:	4603      	mov	r3, r0
 8008380:	4642      	mov	r2, r8
 8008382:	189b      	adds	r3, r3, r2
 8008384:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008388:	464b      	mov	r3, r9
 800838a:	460a      	mov	r2, r1
 800838c:	eb42 0303 	adc.w	r3, r2, r3
 8008390:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008394:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008398:	685b      	ldr	r3, [r3, #4]
 800839a:	2200      	movs	r2, #0
 800839c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80083a0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80083a4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80083a8:	460b      	mov	r3, r1
 80083aa:	18db      	adds	r3, r3, r3
 80083ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80083ae:	4613      	mov	r3, r2
 80083b0:	eb42 0303 	adc.w	r3, r2, r3
 80083b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80083b6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80083ba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80083be:	f7f8 fc6b 	bl	8000c98 <__aeabi_uldivmod>
 80083c2:	4602      	mov	r2, r0
 80083c4:	460b      	mov	r3, r1
 80083c6:	4b0d      	ldr	r3, [pc, #52]	@ (80083fc <UART_SetConfig+0x2d4>)
 80083c8:	fba3 1302 	umull	r1, r3, r3, r2
 80083cc:	095b      	lsrs	r3, r3, #5
 80083ce:	2164      	movs	r1, #100	@ 0x64
 80083d0:	fb01 f303 	mul.w	r3, r1, r3
 80083d4:	1ad3      	subs	r3, r2, r3
 80083d6:	00db      	lsls	r3, r3, #3
 80083d8:	3332      	adds	r3, #50	@ 0x32
 80083da:	4a08      	ldr	r2, [pc, #32]	@ (80083fc <UART_SetConfig+0x2d4>)
 80083dc:	fba2 2303 	umull	r2, r3, r2, r3
 80083e0:	095b      	lsrs	r3, r3, #5
 80083e2:	f003 0207 	and.w	r2, r3, #7
 80083e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	4422      	add	r2, r4
 80083ee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80083f0:	e106      	b.n	8008600 <UART_SetConfig+0x4d8>
 80083f2:	bf00      	nop
 80083f4:	40011000 	.word	0x40011000
 80083f8:	40011400 	.word	0x40011400
 80083fc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008400:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008404:	2200      	movs	r2, #0
 8008406:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800840a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800840e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008412:	4642      	mov	r2, r8
 8008414:	464b      	mov	r3, r9
 8008416:	1891      	adds	r1, r2, r2
 8008418:	6239      	str	r1, [r7, #32]
 800841a:	415b      	adcs	r3, r3
 800841c:	627b      	str	r3, [r7, #36]	@ 0x24
 800841e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008422:	4641      	mov	r1, r8
 8008424:	1854      	adds	r4, r2, r1
 8008426:	4649      	mov	r1, r9
 8008428:	eb43 0501 	adc.w	r5, r3, r1
 800842c:	f04f 0200 	mov.w	r2, #0
 8008430:	f04f 0300 	mov.w	r3, #0
 8008434:	00eb      	lsls	r3, r5, #3
 8008436:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800843a:	00e2      	lsls	r2, r4, #3
 800843c:	4614      	mov	r4, r2
 800843e:	461d      	mov	r5, r3
 8008440:	4643      	mov	r3, r8
 8008442:	18e3      	adds	r3, r4, r3
 8008444:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008448:	464b      	mov	r3, r9
 800844a:	eb45 0303 	adc.w	r3, r5, r3
 800844e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008452:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008456:	685b      	ldr	r3, [r3, #4]
 8008458:	2200      	movs	r2, #0
 800845a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800845e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008462:	f04f 0200 	mov.w	r2, #0
 8008466:	f04f 0300 	mov.w	r3, #0
 800846a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800846e:	4629      	mov	r1, r5
 8008470:	008b      	lsls	r3, r1, #2
 8008472:	4621      	mov	r1, r4
 8008474:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008478:	4621      	mov	r1, r4
 800847a:	008a      	lsls	r2, r1, #2
 800847c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008480:	f7f8 fc0a 	bl	8000c98 <__aeabi_uldivmod>
 8008484:	4602      	mov	r2, r0
 8008486:	460b      	mov	r3, r1
 8008488:	4b60      	ldr	r3, [pc, #384]	@ (800860c <UART_SetConfig+0x4e4>)
 800848a:	fba3 2302 	umull	r2, r3, r3, r2
 800848e:	095b      	lsrs	r3, r3, #5
 8008490:	011c      	lsls	r4, r3, #4
 8008492:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008496:	2200      	movs	r2, #0
 8008498:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800849c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80084a0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80084a4:	4642      	mov	r2, r8
 80084a6:	464b      	mov	r3, r9
 80084a8:	1891      	adds	r1, r2, r2
 80084aa:	61b9      	str	r1, [r7, #24]
 80084ac:	415b      	adcs	r3, r3
 80084ae:	61fb      	str	r3, [r7, #28]
 80084b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80084b4:	4641      	mov	r1, r8
 80084b6:	1851      	adds	r1, r2, r1
 80084b8:	6139      	str	r1, [r7, #16]
 80084ba:	4649      	mov	r1, r9
 80084bc:	414b      	adcs	r3, r1
 80084be:	617b      	str	r3, [r7, #20]
 80084c0:	f04f 0200 	mov.w	r2, #0
 80084c4:	f04f 0300 	mov.w	r3, #0
 80084c8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80084cc:	4659      	mov	r1, fp
 80084ce:	00cb      	lsls	r3, r1, #3
 80084d0:	4651      	mov	r1, sl
 80084d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80084d6:	4651      	mov	r1, sl
 80084d8:	00ca      	lsls	r2, r1, #3
 80084da:	4610      	mov	r0, r2
 80084dc:	4619      	mov	r1, r3
 80084de:	4603      	mov	r3, r0
 80084e0:	4642      	mov	r2, r8
 80084e2:	189b      	adds	r3, r3, r2
 80084e4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80084e8:	464b      	mov	r3, r9
 80084ea:	460a      	mov	r2, r1
 80084ec:	eb42 0303 	adc.w	r3, r2, r3
 80084f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80084f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084f8:	685b      	ldr	r3, [r3, #4]
 80084fa:	2200      	movs	r2, #0
 80084fc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80084fe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008500:	f04f 0200 	mov.w	r2, #0
 8008504:	f04f 0300 	mov.w	r3, #0
 8008508:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800850c:	4649      	mov	r1, r9
 800850e:	008b      	lsls	r3, r1, #2
 8008510:	4641      	mov	r1, r8
 8008512:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008516:	4641      	mov	r1, r8
 8008518:	008a      	lsls	r2, r1, #2
 800851a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800851e:	f7f8 fbbb 	bl	8000c98 <__aeabi_uldivmod>
 8008522:	4602      	mov	r2, r0
 8008524:	460b      	mov	r3, r1
 8008526:	4611      	mov	r1, r2
 8008528:	4b38      	ldr	r3, [pc, #224]	@ (800860c <UART_SetConfig+0x4e4>)
 800852a:	fba3 2301 	umull	r2, r3, r3, r1
 800852e:	095b      	lsrs	r3, r3, #5
 8008530:	2264      	movs	r2, #100	@ 0x64
 8008532:	fb02 f303 	mul.w	r3, r2, r3
 8008536:	1acb      	subs	r3, r1, r3
 8008538:	011b      	lsls	r3, r3, #4
 800853a:	3332      	adds	r3, #50	@ 0x32
 800853c:	4a33      	ldr	r2, [pc, #204]	@ (800860c <UART_SetConfig+0x4e4>)
 800853e:	fba2 2303 	umull	r2, r3, r2, r3
 8008542:	095b      	lsrs	r3, r3, #5
 8008544:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008548:	441c      	add	r4, r3
 800854a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800854e:	2200      	movs	r2, #0
 8008550:	673b      	str	r3, [r7, #112]	@ 0x70
 8008552:	677a      	str	r2, [r7, #116]	@ 0x74
 8008554:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008558:	4642      	mov	r2, r8
 800855a:	464b      	mov	r3, r9
 800855c:	1891      	adds	r1, r2, r2
 800855e:	60b9      	str	r1, [r7, #8]
 8008560:	415b      	adcs	r3, r3
 8008562:	60fb      	str	r3, [r7, #12]
 8008564:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008568:	4641      	mov	r1, r8
 800856a:	1851      	adds	r1, r2, r1
 800856c:	6039      	str	r1, [r7, #0]
 800856e:	4649      	mov	r1, r9
 8008570:	414b      	adcs	r3, r1
 8008572:	607b      	str	r3, [r7, #4]
 8008574:	f04f 0200 	mov.w	r2, #0
 8008578:	f04f 0300 	mov.w	r3, #0
 800857c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008580:	4659      	mov	r1, fp
 8008582:	00cb      	lsls	r3, r1, #3
 8008584:	4651      	mov	r1, sl
 8008586:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800858a:	4651      	mov	r1, sl
 800858c:	00ca      	lsls	r2, r1, #3
 800858e:	4610      	mov	r0, r2
 8008590:	4619      	mov	r1, r3
 8008592:	4603      	mov	r3, r0
 8008594:	4642      	mov	r2, r8
 8008596:	189b      	adds	r3, r3, r2
 8008598:	66bb      	str	r3, [r7, #104]	@ 0x68
 800859a:	464b      	mov	r3, r9
 800859c:	460a      	mov	r2, r1
 800859e:	eb42 0303 	adc.w	r3, r2, r3
 80085a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80085a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085a8:	685b      	ldr	r3, [r3, #4]
 80085aa:	2200      	movs	r2, #0
 80085ac:	663b      	str	r3, [r7, #96]	@ 0x60
 80085ae:	667a      	str	r2, [r7, #100]	@ 0x64
 80085b0:	f04f 0200 	mov.w	r2, #0
 80085b4:	f04f 0300 	mov.w	r3, #0
 80085b8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80085bc:	4649      	mov	r1, r9
 80085be:	008b      	lsls	r3, r1, #2
 80085c0:	4641      	mov	r1, r8
 80085c2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80085c6:	4641      	mov	r1, r8
 80085c8:	008a      	lsls	r2, r1, #2
 80085ca:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80085ce:	f7f8 fb63 	bl	8000c98 <__aeabi_uldivmod>
 80085d2:	4602      	mov	r2, r0
 80085d4:	460b      	mov	r3, r1
 80085d6:	4b0d      	ldr	r3, [pc, #52]	@ (800860c <UART_SetConfig+0x4e4>)
 80085d8:	fba3 1302 	umull	r1, r3, r3, r2
 80085dc:	095b      	lsrs	r3, r3, #5
 80085de:	2164      	movs	r1, #100	@ 0x64
 80085e0:	fb01 f303 	mul.w	r3, r1, r3
 80085e4:	1ad3      	subs	r3, r2, r3
 80085e6:	011b      	lsls	r3, r3, #4
 80085e8:	3332      	adds	r3, #50	@ 0x32
 80085ea:	4a08      	ldr	r2, [pc, #32]	@ (800860c <UART_SetConfig+0x4e4>)
 80085ec:	fba2 2303 	umull	r2, r3, r2, r3
 80085f0:	095b      	lsrs	r3, r3, #5
 80085f2:	f003 020f 	and.w	r2, r3, #15
 80085f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	4422      	add	r2, r4
 80085fe:	609a      	str	r2, [r3, #8]
}
 8008600:	bf00      	nop
 8008602:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008606:	46bd      	mov	sp, r7
 8008608:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800860c:	51eb851f 	.word	0x51eb851f

08008610 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8008610:	b480      	push	{r7}
 8008612:	b085      	sub	sp, #20
 8008614:	af00      	add	r7, sp, #0
 8008616:	4603      	mov	r3, r0
 8008618:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800861a:	2300      	movs	r3, #0
 800861c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800861e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008622:	2b84      	cmp	r3, #132	@ 0x84
 8008624:	d005      	beq.n	8008632 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8008626:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	4413      	add	r3, r2
 800862e:	3303      	adds	r3, #3
 8008630:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8008632:	68fb      	ldr	r3, [r7, #12]
}
 8008634:	4618      	mov	r0, r3
 8008636:	3714      	adds	r7, #20
 8008638:	46bd      	mov	sp, r7
 800863a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863e:	4770      	bx	lr

08008640 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008640:	b580      	push	{r7, lr}
 8008642:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8008644:	f000 fafc 	bl	8008c40 <vTaskStartScheduler>
  
  return osOK;
 8008648:	2300      	movs	r3, #0
}
 800864a:	4618      	mov	r0, r3
 800864c:	bd80      	pop	{r7, pc}

0800864e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800864e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008650:	b089      	sub	sp, #36	@ 0x24
 8008652:	af04      	add	r7, sp, #16
 8008654:	6078      	str	r0, [r7, #4]
 8008656:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	695b      	ldr	r3, [r3, #20]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d020      	beq.n	80086a2 <osThreadCreate+0x54>
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	699b      	ldr	r3, [r3, #24]
 8008664:	2b00      	cmp	r3, #0
 8008666:	d01c      	beq.n	80086a2 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	685c      	ldr	r4, [r3, #4]
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	691e      	ldr	r6, [r3, #16]
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800867a:	4618      	mov	r0, r3
 800867c:	f7ff ffc8 	bl	8008610 <makeFreeRtosPriority>
 8008680:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	695b      	ldr	r3, [r3, #20]
 8008686:	687a      	ldr	r2, [r7, #4]
 8008688:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800868a:	9202      	str	r2, [sp, #8]
 800868c:	9301      	str	r3, [sp, #4]
 800868e:	9100      	str	r1, [sp, #0]
 8008690:	683b      	ldr	r3, [r7, #0]
 8008692:	4632      	mov	r2, r6
 8008694:	4629      	mov	r1, r5
 8008696:	4620      	mov	r0, r4
 8008698:	f000 f8ed 	bl	8008876 <xTaskCreateStatic>
 800869c:	4603      	mov	r3, r0
 800869e:	60fb      	str	r3, [r7, #12]
 80086a0:	e01c      	b.n	80086dc <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	685c      	ldr	r4, [r3, #4]
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80086ae:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80086b6:	4618      	mov	r0, r3
 80086b8:	f7ff ffaa 	bl	8008610 <makeFreeRtosPriority>
 80086bc:	4602      	mov	r2, r0
 80086be:	f107 030c 	add.w	r3, r7, #12
 80086c2:	9301      	str	r3, [sp, #4]
 80086c4:	9200      	str	r2, [sp, #0]
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	4632      	mov	r2, r6
 80086ca:	4629      	mov	r1, r5
 80086cc:	4620      	mov	r0, r4
 80086ce:	f000 f932 	bl	8008936 <xTaskCreate>
 80086d2:	4603      	mov	r3, r0
 80086d4:	2b01      	cmp	r3, #1
 80086d6:	d001      	beq.n	80086dc <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80086d8:	2300      	movs	r3, #0
 80086da:	e000      	b.n	80086de <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80086dc:	68fb      	ldr	r3, [r7, #12]
}
 80086de:	4618      	mov	r0, r3
 80086e0:	3714      	adds	r7, #20
 80086e2:	46bd      	mov	sp, r7
 80086e4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080086e6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80086e6:	b580      	push	{r7, lr}
 80086e8:	b084      	sub	sp, #16
 80086ea:	af00      	add	r7, sp, #0
 80086ec:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d001      	beq.n	80086fc <osDelay+0x16>
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	e000      	b.n	80086fe <osDelay+0x18>
 80086fc:	2301      	movs	r3, #1
 80086fe:	4618      	mov	r0, r3
 8008700:	f000 fa68 	bl	8008bd4 <vTaskDelay>
  
  return osOK;
 8008704:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8008706:	4618      	mov	r0, r3
 8008708:	3710      	adds	r7, #16
 800870a:	46bd      	mov	sp, r7
 800870c:	bd80      	pop	{r7, pc}

0800870e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800870e:	b480      	push	{r7}
 8008710:	b083      	sub	sp, #12
 8008712:	af00      	add	r7, sp, #0
 8008714:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	f103 0208 	add.w	r2, r3, #8
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	f04f 32ff 	mov.w	r2, #4294967295
 8008726:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	f103 0208 	add.w	r2, r3, #8
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	f103 0208 	add.w	r2, r3, #8
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	2200      	movs	r2, #0
 8008740:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008742:	bf00      	nop
 8008744:	370c      	adds	r7, #12
 8008746:	46bd      	mov	sp, r7
 8008748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874c:	4770      	bx	lr

0800874e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800874e:	b480      	push	{r7}
 8008750:	b083      	sub	sp, #12
 8008752:	af00      	add	r7, sp, #0
 8008754:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	2200      	movs	r2, #0
 800875a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800875c:	bf00      	nop
 800875e:	370c      	adds	r7, #12
 8008760:	46bd      	mov	sp, r7
 8008762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008766:	4770      	bx	lr

08008768 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008768:	b480      	push	{r7}
 800876a:	b085      	sub	sp, #20
 800876c:	af00      	add	r7, sp, #0
 800876e:	6078      	str	r0, [r7, #4]
 8008770:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	685b      	ldr	r3, [r3, #4]
 8008776:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	68fa      	ldr	r2, [r7, #12]
 800877c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	689a      	ldr	r2, [r3, #8]
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	689b      	ldr	r3, [r3, #8]
 800878a:	683a      	ldr	r2, [r7, #0]
 800878c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	683a      	ldr	r2, [r7, #0]
 8008792:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	687a      	ldr	r2, [r7, #4]
 8008798:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	1c5a      	adds	r2, r3, #1
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	601a      	str	r2, [r3, #0]
}
 80087a4:	bf00      	nop
 80087a6:	3714      	adds	r7, #20
 80087a8:	46bd      	mov	sp, r7
 80087aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ae:	4770      	bx	lr

080087b0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80087b0:	b480      	push	{r7}
 80087b2:	b085      	sub	sp, #20
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
 80087b8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80087ba:	683b      	ldr	r3, [r7, #0]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80087c0:	68bb      	ldr	r3, [r7, #8]
 80087c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087c6:	d103      	bne.n	80087d0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	691b      	ldr	r3, [r3, #16]
 80087cc:	60fb      	str	r3, [r7, #12]
 80087ce:	e00c      	b.n	80087ea <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	3308      	adds	r3, #8
 80087d4:	60fb      	str	r3, [r7, #12]
 80087d6:	e002      	b.n	80087de <vListInsert+0x2e>
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	685b      	ldr	r3, [r3, #4]
 80087dc:	60fb      	str	r3, [r7, #12]
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	685b      	ldr	r3, [r3, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	68ba      	ldr	r2, [r7, #8]
 80087e6:	429a      	cmp	r2, r3
 80087e8:	d2f6      	bcs.n	80087d8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	685a      	ldr	r2, [r3, #4]
 80087ee:	683b      	ldr	r3, [r7, #0]
 80087f0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80087f2:	683b      	ldr	r3, [r7, #0]
 80087f4:	685b      	ldr	r3, [r3, #4]
 80087f6:	683a      	ldr	r2, [r7, #0]
 80087f8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80087fa:	683b      	ldr	r3, [r7, #0]
 80087fc:	68fa      	ldr	r2, [r7, #12]
 80087fe:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	683a      	ldr	r2, [r7, #0]
 8008804:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008806:	683b      	ldr	r3, [r7, #0]
 8008808:	687a      	ldr	r2, [r7, #4]
 800880a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	1c5a      	adds	r2, r3, #1
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	601a      	str	r2, [r3, #0]
}
 8008816:	bf00      	nop
 8008818:	3714      	adds	r7, #20
 800881a:	46bd      	mov	sp, r7
 800881c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008820:	4770      	bx	lr

08008822 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008822:	b480      	push	{r7}
 8008824:	b085      	sub	sp, #20
 8008826:	af00      	add	r7, sp, #0
 8008828:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	691b      	ldr	r3, [r3, #16]
 800882e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	685b      	ldr	r3, [r3, #4]
 8008834:	687a      	ldr	r2, [r7, #4]
 8008836:	6892      	ldr	r2, [r2, #8]
 8008838:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	689b      	ldr	r3, [r3, #8]
 800883e:	687a      	ldr	r2, [r7, #4]
 8008840:	6852      	ldr	r2, [r2, #4]
 8008842:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	685b      	ldr	r3, [r3, #4]
 8008848:	687a      	ldr	r2, [r7, #4]
 800884a:	429a      	cmp	r2, r3
 800884c:	d103      	bne.n	8008856 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	689a      	ldr	r2, [r3, #8]
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2200      	movs	r2, #0
 800885a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	1e5a      	subs	r2, r3, #1
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	681b      	ldr	r3, [r3, #0]
}
 800886a:	4618      	mov	r0, r3
 800886c:	3714      	adds	r7, #20
 800886e:	46bd      	mov	sp, r7
 8008870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008874:	4770      	bx	lr

08008876 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008876:	b580      	push	{r7, lr}
 8008878:	b08e      	sub	sp, #56	@ 0x38
 800887a:	af04      	add	r7, sp, #16
 800887c:	60f8      	str	r0, [r7, #12]
 800887e:	60b9      	str	r1, [r7, #8]
 8008880:	607a      	str	r2, [r7, #4]
 8008882:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008884:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008886:	2b00      	cmp	r3, #0
 8008888:	d10b      	bne.n	80088a2 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800888a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800888e:	f383 8811 	msr	BASEPRI, r3
 8008892:	f3bf 8f6f 	isb	sy
 8008896:	f3bf 8f4f 	dsb	sy
 800889a:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800889c:	bf00      	nop
 800889e:	bf00      	nop
 80088a0:	e7fd      	b.n	800889e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80088a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d10b      	bne.n	80088c0 <xTaskCreateStatic+0x4a>
	__asm volatile
 80088a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088ac:	f383 8811 	msr	BASEPRI, r3
 80088b0:	f3bf 8f6f 	isb	sy
 80088b4:	f3bf 8f4f 	dsb	sy
 80088b8:	61fb      	str	r3, [r7, #28]
}
 80088ba:	bf00      	nop
 80088bc:	bf00      	nop
 80088be:	e7fd      	b.n	80088bc <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80088c0:	23a0      	movs	r3, #160	@ 0xa0
 80088c2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80088c4:	693b      	ldr	r3, [r7, #16]
 80088c6:	2ba0      	cmp	r3, #160	@ 0xa0
 80088c8:	d00b      	beq.n	80088e2 <xTaskCreateStatic+0x6c>
	__asm volatile
 80088ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088ce:	f383 8811 	msr	BASEPRI, r3
 80088d2:	f3bf 8f6f 	isb	sy
 80088d6:	f3bf 8f4f 	dsb	sy
 80088da:	61bb      	str	r3, [r7, #24]
}
 80088dc:	bf00      	nop
 80088de:	bf00      	nop
 80088e0:	e7fd      	b.n	80088de <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80088e2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80088e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d01e      	beq.n	8008928 <xTaskCreateStatic+0xb2>
 80088ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d01b      	beq.n	8008928 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80088f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088f2:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80088f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088f6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80088f8:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80088fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088fc:	2202      	movs	r2, #2
 80088fe:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008902:	2300      	movs	r3, #0
 8008904:	9303      	str	r3, [sp, #12]
 8008906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008908:	9302      	str	r3, [sp, #8]
 800890a:	f107 0314 	add.w	r3, r7, #20
 800890e:	9301      	str	r3, [sp, #4]
 8008910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008912:	9300      	str	r3, [sp, #0]
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	687a      	ldr	r2, [r7, #4]
 8008918:	68b9      	ldr	r1, [r7, #8]
 800891a:	68f8      	ldr	r0, [r7, #12]
 800891c:	f000 f850 	bl	80089c0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008920:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008922:	f000 f8ed 	bl	8008b00 <prvAddNewTaskToReadyList>
 8008926:	e001      	b.n	800892c <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008928:	2300      	movs	r3, #0
 800892a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800892c:	697b      	ldr	r3, [r7, #20]
	}
 800892e:	4618      	mov	r0, r3
 8008930:	3728      	adds	r7, #40	@ 0x28
 8008932:	46bd      	mov	sp, r7
 8008934:	bd80      	pop	{r7, pc}

08008936 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008936:	b580      	push	{r7, lr}
 8008938:	b08c      	sub	sp, #48	@ 0x30
 800893a:	af04      	add	r7, sp, #16
 800893c:	60f8      	str	r0, [r7, #12]
 800893e:	60b9      	str	r1, [r7, #8]
 8008940:	603b      	str	r3, [r7, #0]
 8008942:	4613      	mov	r3, r2
 8008944:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008946:	88fb      	ldrh	r3, [r7, #6]
 8008948:	009b      	lsls	r3, r3, #2
 800894a:	4618      	mov	r0, r3
 800894c:	f000 ff0c 	bl	8009768 <pvPortMalloc>
 8008950:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008952:	697b      	ldr	r3, [r7, #20]
 8008954:	2b00      	cmp	r3, #0
 8008956:	d00e      	beq.n	8008976 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008958:	20a0      	movs	r0, #160	@ 0xa0
 800895a:	f000 ff05 	bl	8009768 <pvPortMalloc>
 800895e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008960:	69fb      	ldr	r3, [r7, #28]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d003      	beq.n	800896e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008966:	69fb      	ldr	r3, [r7, #28]
 8008968:	697a      	ldr	r2, [r7, #20]
 800896a:	631a      	str	r2, [r3, #48]	@ 0x30
 800896c:	e005      	b.n	800897a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800896e:	6978      	ldr	r0, [r7, #20]
 8008970:	f000 ffc8 	bl	8009904 <vPortFree>
 8008974:	e001      	b.n	800897a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008976:	2300      	movs	r3, #0
 8008978:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800897a:	69fb      	ldr	r3, [r7, #28]
 800897c:	2b00      	cmp	r3, #0
 800897e:	d017      	beq.n	80089b0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008980:	69fb      	ldr	r3, [r7, #28]
 8008982:	2200      	movs	r2, #0
 8008984:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008988:	88fa      	ldrh	r2, [r7, #6]
 800898a:	2300      	movs	r3, #0
 800898c:	9303      	str	r3, [sp, #12]
 800898e:	69fb      	ldr	r3, [r7, #28]
 8008990:	9302      	str	r3, [sp, #8]
 8008992:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008994:	9301      	str	r3, [sp, #4]
 8008996:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008998:	9300      	str	r3, [sp, #0]
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	68b9      	ldr	r1, [r7, #8]
 800899e:	68f8      	ldr	r0, [r7, #12]
 80089a0:	f000 f80e 	bl	80089c0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80089a4:	69f8      	ldr	r0, [r7, #28]
 80089a6:	f000 f8ab 	bl	8008b00 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80089aa:	2301      	movs	r3, #1
 80089ac:	61bb      	str	r3, [r7, #24]
 80089ae:	e002      	b.n	80089b6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80089b0:	f04f 33ff 	mov.w	r3, #4294967295
 80089b4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80089b6:	69bb      	ldr	r3, [r7, #24]
	}
 80089b8:	4618      	mov	r0, r3
 80089ba:	3720      	adds	r7, #32
 80089bc:	46bd      	mov	sp, r7
 80089be:	bd80      	pop	{r7, pc}

080089c0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80089c0:	b580      	push	{r7, lr}
 80089c2:	b088      	sub	sp, #32
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	60f8      	str	r0, [r7, #12]
 80089c8:	60b9      	str	r1, [r7, #8]
 80089ca:	607a      	str	r2, [r7, #4]
 80089cc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80089ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80089d8:	3b01      	subs	r3, #1
 80089da:	009b      	lsls	r3, r3, #2
 80089dc:	4413      	add	r3, r2
 80089de:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80089e0:	69bb      	ldr	r3, [r7, #24]
 80089e2:	f023 0307 	bic.w	r3, r3, #7
 80089e6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80089e8:	69bb      	ldr	r3, [r7, #24]
 80089ea:	f003 0307 	and.w	r3, r3, #7
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d00b      	beq.n	8008a0a <prvInitialiseNewTask+0x4a>
	__asm volatile
 80089f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089f6:	f383 8811 	msr	BASEPRI, r3
 80089fa:	f3bf 8f6f 	isb	sy
 80089fe:	f3bf 8f4f 	dsb	sy
 8008a02:	617b      	str	r3, [r7, #20]
}
 8008a04:	bf00      	nop
 8008a06:	bf00      	nop
 8008a08:	e7fd      	b.n	8008a06 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008a0a:	68bb      	ldr	r3, [r7, #8]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d01f      	beq.n	8008a50 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008a10:	2300      	movs	r3, #0
 8008a12:	61fb      	str	r3, [r7, #28]
 8008a14:	e012      	b.n	8008a3c <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008a16:	68ba      	ldr	r2, [r7, #8]
 8008a18:	69fb      	ldr	r3, [r7, #28]
 8008a1a:	4413      	add	r3, r2
 8008a1c:	7819      	ldrb	r1, [r3, #0]
 8008a1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a20:	69fb      	ldr	r3, [r7, #28]
 8008a22:	4413      	add	r3, r2
 8008a24:	3334      	adds	r3, #52	@ 0x34
 8008a26:	460a      	mov	r2, r1
 8008a28:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008a2a:	68ba      	ldr	r2, [r7, #8]
 8008a2c:	69fb      	ldr	r3, [r7, #28]
 8008a2e:	4413      	add	r3, r2
 8008a30:	781b      	ldrb	r3, [r3, #0]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d006      	beq.n	8008a44 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008a36:	69fb      	ldr	r3, [r7, #28]
 8008a38:	3301      	adds	r3, #1
 8008a3a:	61fb      	str	r3, [r7, #28]
 8008a3c:	69fb      	ldr	r3, [r7, #28]
 8008a3e:	2b0f      	cmp	r3, #15
 8008a40:	d9e9      	bls.n	8008a16 <prvInitialiseNewTask+0x56>
 8008a42:	e000      	b.n	8008a46 <prvInitialiseNewTask+0x86>
			{
				break;
 8008a44:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008a46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a48:	2200      	movs	r2, #0
 8008a4a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008a4e:	e003      	b.n	8008a58 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008a50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a52:	2200      	movs	r2, #0
 8008a54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008a58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a5a:	2b06      	cmp	r3, #6
 8008a5c:	d901      	bls.n	8008a62 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008a5e:	2306      	movs	r3, #6
 8008a60:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008a62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a64:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008a66:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008a68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a6a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008a6c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8008a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a70:	2200      	movs	r2, #0
 8008a72:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008a74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a76:	3304      	adds	r3, #4
 8008a78:	4618      	mov	r0, r3
 8008a7a:	f7ff fe68 	bl	800874e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008a7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a80:	3318      	adds	r3, #24
 8008a82:	4618      	mov	r0, r3
 8008a84:	f7ff fe63 	bl	800874e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008a88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a8c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a90:	f1c3 0207 	rsb	r2, r3, #7
 8008a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a96:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008a98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a9c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aa0:	2200      	movs	r2, #0
 8008aa2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008aa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ab0:	334c      	adds	r3, #76	@ 0x4c
 8008ab2:	224c      	movs	r2, #76	@ 0x4c
 8008ab4:	2100      	movs	r1, #0
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	f002 f809 	bl	800aace <memset>
 8008abc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008abe:	4a0d      	ldr	r2, [pc, #52]	@ (8008af4 <prvInitialiseNewTask+0x134>)
 8008ac0:	651a      	str	r2, [r3, #80]	@ 0x50
 8008ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ac4:	4a0c      	ldr	r2, [pc, #48]	@ (8008af8 <prvInitialiseNewTask+0x138>)
 8008ac6:	655a      	str	r2, [r3, #84]	@ 0x54
 8008ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aca:	4a0c      	ldr	r2, [pc, #48]	@ (8008afc <prvInitialiseNewTask+0x13c>)
 8008acc:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008ace:	683a      	ldr	r2, [r7, #0]
 8008ad0:	68f9      	ldr	r1, [r7, #12]
 8008ad2:	69b8      	ldr	r0, [r7, #24]
 8008ad4:	f000 fc38 	bl	8009348 <pxPortInitialiseStack>
 8008ad8:	4602      	mov	r2, r0
 8008ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008adc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008ade:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d002      	beq.n	8008aea <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008ae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ae6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ae8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008aea:	bf00      	nop
 8008aec:	3720      	adds	r7, #32
 8008aee:	46bd      	mov	sp, r7
 8008af0:	bd80      	pop	{r7, pc}
 8008af2:	bf00      	nop
 8008af4:	20004618 	.word	0x20004618
 8008af8:	20004680 	.word	0x20004680
 8008afc:	200046e8 	.word	0x200046e8

08008b00 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008b00:	b580      	push	{r7, lr}
 8008b02:	b082      	sub	sp, #8
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008b08:	f000 fd4e 	bl	80095a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008b0c:	4b2a      	ldr	r3, [pc, #168]	@ (8008bb8 <prvAddNewTaskToReadyList+0xb8>)
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	3301      	adds	r3, #1
 8008b12:	4a29      	ldr	r2, [pc, #164]	@ (8008bb8 <prvAddNewTaskToReadyList+0xb8>)
 8008b14:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008b16:	4b29      	ldr	r3, [pc, #164]	@ (8008bbc <prvAddNewTaskToReadyList+0xbc>)
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d109      	bne.n	8008b32 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008b1e:	4a27      	ldr	r2, [pc, #156]	@ (8008bbc <prvAddNewTaskToReadyList+0xbc>)
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008b24:	4b24      	ldr	r3, [pc, #144]	@ (8008bb8 <prvAddNewTaskToReadyList+0xb8>)
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	2b01      	cmp	r3, #1
 8008b2a:	d110      	bne.n	8008b4e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008b2c:	f000 fae2 	bl	80090f4 <prvInitialiseTaskLists>
 8008b30:	e00d      	b.n	8008b4e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008b32:	4b23      	ldr	r3, [pc, #140]	@ (8008bc0 <prvAddNewTaskToReadyList+0xc0>)
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d109      	bne.n	8008b4e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008b3a:	4b20      	ldr	r3, [pc, #128]	@ (8008bbc <prvAddNewTaskToReadyList+0xbc>)
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b44:	429a      	cmp	r2, r3
 8008b46:	d802      	bhi.n	8008b4e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008b48:	4a1c      	ldr	r2, [pc, #112]	@ (8008bbc <prvAddNewTaskToReadyList+0xbc>)
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008b4e:	4b1d      	ldr	r3, [pc, #116]	@ (8008bc4 <prvAddNewTaskToReadyList+0xc4>)
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	3301      	adds	r3, #1
 8008b54:	4a1b      	ldr	r2, [pc, #108]	@ (8008bc4 <prvAddNewTaskToReadyList+0xc4>)
 8008b56:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b5c:	2201      	movs	r2, #1
 8008b5e:	409a      	lsls	r2, r3
 8008b60:	4b19      	ldr	r3, [pc, #100]	@ (8008bc8 <prvAddNewTaskToReadyList+0xc8>)
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	4313      	orrs	r3, r2
 8008b66:	4a18      	ldr	r2, [pc, #96]	@ (8008bc8 <prvAddNewTaskToReadyList+0xc8>)
 8008b68:	6013      	str	r3, [r2, #0]
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b6e:	4613      	mov	r3, r2
 8008b70:	009b      	lsls	r3, r3, #2
 8008b72:	4413      	add	r3, r2
 8008b74:	009b      	lsls	r3, r3, #2
 8008b76:	4a15      	ldr	r2, [pc, #84]	@ (8008bcc <prvAddNewTaskToReadyList+0xcc>)
 8008b78:	441a      	add	r2, r3
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	3304      	adds	r3, #4
 8008b7e:	4619      	mov	r1, r3
 8008b80:	4610      	mov	r0, r2
 8008b82:	f7ff fdf1 	bl	8008768 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008b86:	f000 fd41 	bl	800960c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008b8a:	4b0d      	ldr	r3, [pc, #52]	@ (8008bc0 <prvAddNewTaskToReadyList+0xc0>)
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d00e      	beq.n	8008bb0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008b92:	4b0a      	ldr	r3, [pc, #40]	@ (8008bbc <prvAddNewTaskToReadyList+0xbc>)
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b9c:	429a      	cmp	r2, r3
 8008b9e:	d207      	bcs.n	8008bb0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008ba0:	4b0b      	ldr	r3, [pc, #44]	@ (8008bd0 <prvAddNewTaskToReadyList+0xd0>)
 8008ba2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ba6:	601a      	str	r2, [r3, #0]
 8008ba8:	f3bf 8f4f 	dsb	sy
 8008bac:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008bb0:	bf00      	nop
 8008bb2:	3708      	adds	r7, #8
 8008bb4:	46bd      	mov	sp, r7
 8008bb6:	bd80      	pop	{r7, pc}
 8008bb8:	200009c4 	.word	0x200009c4
 8008bbc:	200008c4 	.word	0x200008c4
 8008bc0:	200009d0 	.word	0x200009d0
 8008bc4:	200009e0 	.word	0x200009e0
 8008bc8:	200009cc 	.word	0x200009cc
 8008bcc:	200008c8 	.word	0x200008c8
 8008bd0:	e000ed04 	.word	0xe000ed04

08008bd4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b084      	sub	sp, #16
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008bdc:	2300      	movs	r3, #0
 8008bde:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d018      	beq.n	8008c18 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008be6:	4b14      	ldr	r3, [pc, #80]	@ (8008c38 <vTaskDelay+0x64>)
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d00b      	beq.n	8008c06 <vTaskDelay+0x32>
	__asm volatile
 8008bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bf2:	f383 8811 	msr	BASEPRI, r3
 8008bf6:	f3bf 8f6f 	isb	sy
 8008bfa:	f3bf 8f4f 	dsb	sy
 8008bfe:	60bb      	str	r3, [r7, #8]
}
 8008c00:	bf00      	nop
 8008c02:	bf00      	nop
 8008c04:	e7fd      	b.n	8008c02 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008c06:	f000 f885 	bl	8008d14 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008c0a:	2100      	movs	r1, #0
 8008c0c:	6878      	ldr	r0, [r7, #4]
 8008c0e:	f000 fb35 	bl	800927c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008c12:	f000 f88d 	bl	8008d30 <xTaskResumeAll>
 8008c16:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d107      	bne.n	8008c2e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008c1e:	4b07      	ldr	r3, [pc, #28]	@ (8008c3c <vTaskDelay+0x68>)
 8008c20:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c24:	601a      	str	r2, [r3, #0]
 8008c26:	f3bf 8f4f 	dsb	sy
 8008c2a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008c2e:	bf00      	nop
 8008c30:	3710      	adds	r7, #16
 8008c32:	46bd      	mov	sp, r7
 8008c34:	bd80      	pop	{r7, pc}
 8008c36:	bf00      	nop
 8008c38:	200009ec 	.word	0x200009ec
 8008c3c:	e000ed04 	.word	0xe000ed04

08008c40 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b08a      	sub	sp, #40	@ 0x28
 8008c44:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008c46:	2300      	movs	r3, #0
 8008c48:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008c4e:	463a      	mov	r2, r7
 8008c50:	1d39      	adds	r1, r7, #4
 8008c52:	f107 0308 	add.w	r3, r7, #8
 8008c56:	4618      	mov	r0, r3
 8008c58:	f7f8 fa80 	bl	800115c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008c5c:	6839      	ldr	r1, [r7, #0]
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	68ba      	ldr	r2, [r7, #8]
 8008c62:	9202      	str	r2, [sp, #8]
 8008c64:	9301      	str	r3, [sp, #4]
 8008c66:	2300      	movs	r3, #0
 8008c68:	9300      	str	r3, [sp, #0]
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	460a      	mov	r2, r1
 8008c6e:	4921      	ldr	r1, [pc, #132]	@ (8008cf4 <vTaskStartScheduler+0xb4>)
 8008c70:	4821      	ldr	r0, [pc, #132]	@ (8008cf8 <vTaskStartScheduler+0xb8>)
 8008c72:	f7ff fe00 	bl	8008876 <xTaskCreateStatic>
 8008c76:	4603      	mov	r3, r0
 8008c78:	4a20      	ldr	r2, [pc, #128]	@ (8008cfc <vTaskStartScheduler+0xbc>)
 8008c7a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008c7c:	4b1f      	ldr	r3, [pc, #124]	@ (8008cfc <vTaskStartScheduler+0xbc>)
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d002      	beq.n	8008c8a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008c84:	2301      	movs	r3, #1
 8008c86:	617b      	str	r3, [r7, #20]
 8008c88:	e001      	b.n	8008c8e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008c8e:	697b      	ldr	r3, [r7, #20]
 8008c90:	2b01      	cmp	r3, #1
 8008c92:	d11b      	bne.n	8008ccc <vTaskStartScheduler+0x8c>
	__asm volatile
 8008c94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c98:	f383 8811 	msr	BASEPRI, r3
 8008c9c:	f3bf 8f6f 	isb	sy
 8008ca0:	f3bf 8f4f 	dsb	sy
 8008ca4:	613b      	str	r3, [r7, #16]
}
 8008ca6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008ca8:	4b15      	ldr	r3, [pc, #84]	@ (8008d00 <vTaskStartScheduler+0xc0>)
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	334c      	adds	r3, #76	@ 0x4c
 8008cae:	4a15      	ldr	r2, [pc, #84]	@ (8008d04 <vTaskStartScheduler+0xc4>)
 8008cb0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008cb2:	4b15      	ldr	r3, [pc, #84]	@ (8008d08 <vTaskStartScheduler+0xc8>)
 8008cb4:	f04f 32ff 	mov.w	r2, #4294967295
 8008cb8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008cba:	4b14      	ldr	r3, [pc, #80]	@ (8008d0c <vTaskStartScheduler+0xcc>)
 8008cbc:	2201      	movs	r2, #1
 8008cbe:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008cc0:	4b13      	ldr	r3, [pc, #76]	@ (8008d10 <vTaskStartScheduler+0xd0>)
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008cc6:	f000 fbcb 	bl	8009460 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008cca:	e00f      	b.n	8008cec <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008ccc:	697b      	ldr	r3, [r7, #20]
 8008cce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cd2:	d10b      	bne.n	8008cec <vTaskStartScheduler+0xac>
	__asm volatile
 8008cd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cd8:	f383 8811 	msr	BASEPRI, r3
 8008cdc:	f3bf 8f6f 	isb	sy
 8008ce0:	f3bf 8f4f 	dsb	sy
 8008ce4:	60fb      	str	r3, [r7, #12]
}
 8008ce6:	bf00      	nop
 8008ce8:	bf00      	nop
 8008cea:	e7fd      	b.n	8008ce8 <vTaskStartScheduler+0xa8>
}
 8008cec:	bf00      	nop
 8008cee:	3718      	adds	r7, #24
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	bd80      	pop	{r7, pc}
 8008cf4:	0800e510 	.word	0x0800e510
 8008cf8:	080090c5 	.word	0x080090c5
 8008cfc:	200009e8 	.word	0x200009e8
 8008d00:	200008c4 	.word	0x200008c4
 8008d04:	2000001c 	.word	0x2000001c
 8008d08:	200009e4 	.word	0x200009e4
 8008d0c:	200009d0 	.word	0x200009d0
 8008d10:	200009c8 	.word	0x200009c8

08008d14 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008d14:	b480      	push	{r7}
 8008d16:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008d18:	4b04      	ldr	r3, [pc, #16]	@ (8008d2c <vTaskSuspendAll+0x18>)
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	3301      	adds	r3, #1
 8008d1e:	4a03      	ldr	r2, [pc, #12]	@ (8008d2c <vTaskSuspendAll+0x18>)
 8008d20:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008d22:	bf00      	nop
 8008d24:	46bd      	mov	sp, r7
 8008d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2a:	4770      	bx	lr
 8008d2c:	200009ec 	.word	0x200009ec

08008d30 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008d30:	b580      	push	{r7, lr}
 8008d32:	b084      	sub	sp, #16
 8008d34:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008d36:	2300      	movs	r3, #0
 8008d38:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008d3e:	4b42      	ldr	r3, [pc, #264]	@ (8008e48 <xTaskResumeAll+0x118>)
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d10b      	bne.n	8008d5e <xTaskResumeAll+0x2e>
	__asm volatile
 8008d46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d4a:	f383 8811 	msr	BASEPRI, r3
 8008d4e:	f3bf 8f6f 	isb	sy
 8008d52:	f3bf 8f4f 	dsb	sy
 8008d56:	603b      	str	r3, [r7, #0]
}
 8008d58:	bf00      	nop
 8008d5a:	bf00      	nop
 8008d5c:	e7fd      	b.n	8008d5a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008d5e:	f000 fc23 	bl	80095a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008d62:	4b39      	ldr	r3, [pc, #228]	@ (8008e48 <xTaskResumeAll+0x118>)
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	3b01      	subs	r3, #1
 8008d68:	4a37      	ldr	r2, [pc, #220]	@ (8008e48 <xTaskResumeAll+0x118>)
 8008d6a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d6c:	4b36      	ldr	r3, [pc, #216]	@ (8008e48 <xTaskResumeAll+0x118>)
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d161      	bne.n	8008e38 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008d74:	4b35      	ldr	r3, [pc, #212]	@ (8008e4c <xTaskResumeAll+0x11c>)
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d05d      	beq.n	8008e38 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008d7c:	e02e      	b.n	8008ddc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d7e:	4b34      	ldr	r3, [pc, #208]	@ (8008e50 <xTaskResumeAll+0x120>)
 8008d80:	68db      	ldr	r3, [r3, #12]
 8008d82:	68db      	ldr	r3, [r3, #12]
 8008d84:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	3318      	adds	r3, #24
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	f7ff fd49 	bl	8008822 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	3304      	adds	r3, #4
 8008d94:	4618      	mov	r0, r3
 8008d96:	f7ff fd44 	bl	8008822 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d9e:	2201      	movs	r2, #1
 8008da0:	409a      	lsls	r2, r3
 8008da2:	4b2c      	ldr	r3, [pc, #176]	@ (8008e54 <xTaskResumeAll+0x124>)
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	4313      	orrs	r3, r2
 8008da8:	4a2a      	ldr	r2, [pc, #168]	@ (8008e54 <xTaskResumeAll+0x124>)
 8008daa:	6013      	str	r3, [r2, #0]
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008db0:	4613      	mov	r3, r2
 8008db2:	009b      	lsls	r3, r3, #2
 8008db4:	4413      	add	r3, r2
 8008db6:	009b      	lsls	r3, r3, #2
 8008db8:	4a27      	ldr	r2, [pc, #156]	@ (8008e58 <xTaskResumeAll+0x128>)
 8008dba:	441a      	add	r2, r3
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	3304      	adds	r3, #4
 8008dc0:	4619      	mov	r1, r3
 8008dc2:	4610      	mov	r0, r2
 8008dc4:	f7ff fcd0 	bl	8008768 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008dcc:	4b23      	ldr	r3, [pc, #140]	@ (8008e5c <xTaskResumeAll+0x12c>)
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dd2:	429a      	cmp	r2, r3
 8008dd4:	d302      	bcc.n	8008ddc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8008dd6:	4b22      	ldr	r3, [pc, #136]	@ (8008e60 <xTaskResumeAll+0x130>)
 8008dd8:	2201      	movs	r2, #1
 8008dda:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008ddc:	4b1c      	ldr	r3, [pc, #112]	@ (8008e50 <xTaskResumeAll+0x120>)
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d1cc      	bne.n	8008d7e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d001      	beq.n	8008dee <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008dea:	f000 fa27 	bl	800923c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008dee:	4b1d      	ldr	r3, [pc, #116]	@ (8008e64 <xTaskResumeAll+0x134>)
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d010      	beq.n	8008e1c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008dfa:	f000 f837 	bl	8008e6c <xTaskIncrementTick>
 8008dfe:	4603      	mov	r3, r0
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d002      	beq.n	8008e0a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8008e04:	4b16      	ldr	r3, [pc, #88]	@ (8008e60 <xTaskResumeAll+0x130>)
 8008e06:	2201      	movs	r2, #1
 8008e08:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	3b01      	subs	r3, #1
 8008e0e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d1f1      	bne.n	8008dfa <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8008e16:	4b13      	ldr	r3, [pc, #76]	@ (8008e64 <xTaskResumeAll+0x134>)
 8008e18:	2200      	movs	r2, #0
 8008e1a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008e1c:	4b10      	ldr	r3, [pc, #64]	@ (8008e60 <xTaskResumeAll+0x130>)
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d009      	beq.n	8008e38 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008e24:	2301      	movs	r3, #1
 8008e26:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008e28:	4b0f      	ldr	r3, [pc, #60]	@ (8008e68 <xTaskResumeAll+0x138>)
 8008e2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e2e:	601a      	str	r2, [r3, #0]
 8008e30:	f3bf 8f4f 	dsb	sy
 8008e34:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008e38:	f000 fbe8 	bl	800960c <vPortExitCritical>

	return xAlreadyYielded;
 8008e3c:	68bb      	ldr	r3, [r7, #8]
}
 8008e3e:	4618      	mov	r0, r3
 8008e40:	3710      	adds	r7, #16
 8008e42:	46bd      	mov	sp, r7
 8008e44:	bd80      	pop	{r7, pc}
 8008e46:	bf00      	nop
 8008e48:	200009ec 	.word	0x200009ec
 8008e4c:	200009c4 	.word	0x200009c4
 8008e50:	20000984 	.word	0x20000984
 8008e54:	200009cc 	.word	0x200009cc
 8008e58:	200008c8 	.word	0x200008c8
 8008e5c:	200008c4 	.word	0x200008c4
 8008e60:	200009d8 	.word	0x200009d8
 8008e64:	200009d4 	.word	0x200009d4
 8008e68:	e000ed04 	.word	0xe000ed04

08008e6c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008e6c:	b580      	push	{r7, lr}
 8008e6e:	b086      	sub	sp, #24
 8008e70:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008e72:	2300      	movs	r3, #0
 8008e74:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008e76:	4b4f      	ldr	r3, [pc, #316]	@ (8008fb4 <xTaskIncrementTick+0x148>)
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	f040 808f 	bne.w	8008f9e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008e80:	4b4d      	ldr	r3, [pc, #308]	@ (8008fb8 <xTaskIncrementTick+0x14c>)
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	3301      	adds	r3, #1
 8008e86:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008e88:	4a4b      	ldr	r2, [pc, #300]	@ (8008fb8 <xTaskIncrementTick+0x14c>)
 8008e8a:	693b      	ldr	r3, [r7, #16]
 8008e8c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008e8e:	693b      	ldr	r3, [r7, #16]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d121      	bne.n	8008ed8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008e94:	4b49      	ldr	r3, [pc, #292]	@ (8008fbc <xTaskIncrementTick+0x150>)
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d00b      	beq.n	8008eb6 <xTaskIncrementTick+0x4a>
	__asm volatile
 8008e9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ea2:	f383 8811 	msr	BASEPRI, r3
 8008ea6:	f3bf 8f6f 	isb	sy
 8008eaa:	f3bf 8f4f 	dsb	sy
 8008eae:	603b      	str	r3, [r7, #0]
}
 8008eb0:	bf00      	nop
 8008eb2:	bf00      	nop
 8008eb4:	e7fd      	b.n	8008eb2 <xTaskIncrementTick+0x46>
 8008eb6:	4b41      	ldr	r3, [pc, #260]	@ (8008fbc <xTaskIncrementTick+0x150>)
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	60fb      	str	r3, [r7, #12]
 8008ebc:	4b40      	ldr	r3, [pc, #256]	@ (8008fc0 <xTaskIncrementTick+0x154>)
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	4a3e      	ldr	r2, [pc, #248]	@ (8008fbc <xTaskIncrementTick+0x150>)
 8008ec2:	6013      	str	r3, [r2, #0]
 8008ec4:	4a3e      	ldr	r2, [pc, #248]	@ (8008fc0 <xTaskIncrementTick+0x154>)
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	6013      	str	r3, [r2, #0]
 8008eca:	4b3e      	ldr	r3, [pc, #248]	@ (8008fc4 <xTaskIncrementTick+0x158>)
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	3301      	adds	r3, #1
 8008ed0:	4a3c      	ldr	r2, [pc, #240]	@ (8008fc4 <xTaskIncrementTick+0x158>)
 8008ed2:	6013      	str	r3, [r2, #0]
 8008ed4:	f000 f9b2 	bl	800923c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008ed8:	4b3b      	ldr	r3, [pc, #236]	@ (8008fc8 <xTaskIncrementTick+0x15c>)
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	693a      	ldr	r2, [r7, #16]
 8008ede:	429a      	cmp	r2, r3
 8008ee0:	d348      	bcc.n	8008f74 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008ee2:	4b36      	ldr	r3, [pc, #216]	@ (8008fbc <xTaskIncrementTick+0x150>)
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d104      	bne.n	8008ef6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008eec:	4b36      	ldr	r3, [pc, #216]	@ (8008fc8 <xTaskIncrementTick+0x15c>)
 8008eee:	f04f 32ff 	mov.w	r2, #4294967295
 8008ef2:	601a      	str	r2, [r3, #0]
					break;
 8008ef4:	e03e      	b.n	8008f74 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ef6:	4b31      	ldr	r3, [pc, #196]	@ (8008fbc <xTaskIncrementTick+0x150>)
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	68db      	ldr	r3, [r3, #12]
 8008efc:	68db      	ldr	r3, [r3, #12]
 8008efe:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008f00:	68bb      	ldr	r3, [r7, #8]
 8008f02:	685b      	ldr	r3, [r3, #4]
 8008f04:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008f06:	693a      	ldr	r2, [r7, #16]
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	429a      	cmp	r2, r3
 8008f0c:	d203      	bcs.n	8008f16 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008f0e:	4a2e      	ldr	r2, [pc, #184]	@ (8008fc8 <xTaskIncrementTick+0x15c>)
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008f14:	e02e      	b.n	8008f74 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008f16:	68bb      	ldr	r3, [r7, #8]
 8008f18:	3304      	adds	r3, #4
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	f7ff fc81 	bl	8008822 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008f20:	68bb      	ldr	r3, [r7, #8]
 8008f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d004      	beq.n	8008f32 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008f28:	68bb      	ldr	r3, [r7, #8]
 8008f2a:	3318      	adds	r3, #24
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	f7ff fc78 	bl	8008822 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008f32:	68bb      	ldr	r3, [r7, #8]
 8008f34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f36:	2201      	movs	r2, #1
 8008f38:	409a      	lsls	r2, r3
 8008f3a:	4b24      	ldr	r3, [pc, #144]	@ (8008fcc <xTaskIncrementTick+0x160>)
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	4313      	orrs	r3, r2
 8008f40:	4a22      	ldr	r2, [pc, #136]	@ (8008fcc <xTaskIncrementTick+0x160>)
 8008f42:	6013      	str	r3, [r2, #0]
 8008f44:	68bb      	ldr	r3, [r7, #8]
 8008f46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f48:	4613      	mov	r3, r2
 8008f4a:	009b      	lsls	r3, r3, #2
 8008f4c:	4413      	add	r3, r2
 8008f4e:	009b      	lsls	r3, r3, #2
 8008f50:	4a1f      	ldr	r2, [pc, #124]	@ (8008fd0 <xTaskIncrementTick+0x164>)
 8008f52:	441a      	add	r2, r3
 8008f54:	68bb      	ldr	r3, [r7, #8]
 8008f56:	3304      	adds	r3, #4
 8008f58:	4619      	mov	r1, r3
 8008f5a:	4610      	mov	r0, r2
 8008f5c:	f7ff fc04 	bl	8008768 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008f60:	68bb      	ldr	r3, [r7, #8]
 8008f62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f64:	4b1b      	ldr	r3, [pc, #108]	@ (8008fd4 <xTaskIncrementTick+0x168>)
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f6a:	429a      	cmp	r2, r3
 8008f6c:	d3b9      	bcc.n	8008ee2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008f6e:	2301      	movs	r3, #1
 8008f70:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008f72:	e7b6      	b.n	8008ee2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008f74:	4b17      	ldr	r3, [pc, #92]	@ (8008fd4 <xTaskIncrementTick+0x168>)
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f7a:	4915      	ldr	r1, [pc, #84]	@ (8008fd0 <xTaskIncrementTick+0x164>)
 8008f7c:	4613      	mov	r3, r2
 8008f7e:	009b      	lsls	r3, r3, #2
 8008f80:	4413      	add	r3, r2
 8008f82:	009b      	lsls	r3, r3, #2
 8008f84:	440b      	add	r3, r1
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	2b01      	cmp	r3, #1
 8008f8a:	d901      	bls.n	8008f90 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008f8c:	2301      	movs	r3, #1
 8008f8e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008f90:	4b11      	ldr	r3, [pc, #68]	@ (8008fd8 <xTaskIncrementTick+0x16c>)
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d007      	beq.n	8008fa8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008f98:	2301      	movs	r3, #1
 8008f9a:	617b      	str	r3, [r7, #20]
 8008f9c:	e004      	b.n	8008fa8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008f9e:	4b0f      	ldr	r3, [pc, #60]	@ (8008fdc <xTaskIncrementTick+0x170>)
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	3301      	adds	r3, #1
 8008fa4:	4a0d      	ldr	r2, [pc, #52]	@ (8008fdc <xTaskIncrementTick+0x170>)
 8008fa6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008fa8:	697b      	ldr	r3, [r7, #20]
}
 8008faa:	4618      	mov	r0, r3
 8008fac:	3718      	adds	r7, #24
 8008fae:	46bd      	mov	sp, r7
 8008fb0:	bd80      	pop	{r7, pc}
 8008fb2:	bf00      	nop
 8008fb4:	200009ec 	.word	0x200009ec
 8008fb8:	200009c8 	.word	0x200009c8
 8008fbc:	2000097c 	.word	0x2000097c
 8008fc0:	20000980 	.word	0x20000980
 8008fc4:	200009dc 	.word	0x200009dc
 8008fc8:	200009e4 	.word	0x200009e4
 8008fcc:	200009cc 	.word	0x200009cc
 8008fd0:	200008c8 	.word	0x200008c8
 8008fd4:	200008c4 	.word	0x200008c4
 8008fd8:	200009d8 	.word	0x200009d8
 8008fdc:	200009d4 	.word	0x200009d4

08008fe0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008fe0:	b580      	push	{r7, lr}
 8008fe2:	b086      	sub	sp, #24
 8008fe4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008fe6:	4b31      	ldr	r3, [pc, #196]	@ (80090ac <vTaskSwitchContext+0xcc>)
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d003      	beq.n	8008ff6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008fee:	4b30      	ldr	r3, [pc, #192]	@ (80090b0 <vTaskSwitchContext+0xd0>)
 8008ff0:	2201      	movs	r2, #1
 8008ff2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008ff4:	e056      	b.n	80090a4 <vTaskSwitchContext+0xc4>
		xYieldPending = pdFALSE;
 8008ff6:	4b2e      	ldr	r3, [pc, #184]	@ (80090b0 <vTaskSwitchContext+0xd0>)
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8008ffc:	4b2d      	ldr	r3, [pc, #180]	@ (80090b4 <vTaskSwitchContext+0xd4>)
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	681a      	ldr	r2, [r3, #0]
 8009002:	4b2c      	ldr	r3, [pc, #176]	@ (80090b4 <vTaskSwitchContext+0xd4>)
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009008:	429a      	cmp	r2, r3
 800900a:	d808      	bhi.n	800901e <vTaskSwitchContext+0x3e>
 800900c:	4b29      	ldr	r3, [pc, #164]	@ (80090b4 <vTaskSwitchContext+0xd4>)
 800900e:	681a      	ldr	r2, [r3, #0]
 8009010:	4b28      	ldr	r3, [pc, #160]	@ (80090b4 <vTaskSwitchContext+0xd4>)
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	3334      	adds	r3, #52	@ 0x34
 8009016:	4619      	mov	r1, r3
 8009018:	4610      	mov	r0, r2
 800901a:	f7f8 fce3 	bl	80019e4 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800901e:	4b26      	ldr	r3, [pc, #152]	@ (80090b8 <vTaskSwitchContext+0xd8>)
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	fab3 f383 	clz	r3, r3
 800902a:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800902c:	7afb      	ldrb	r3, [r7, #11]
 800902e:	f1c3 031f 	rsb	r3, r3, #31
 8009032:	617b      	str	r3, [r7, #20]
 8009034:	4921      	ldr	r1, [pc, #132]	@ (80090bc <vTaskSwitchContext+0xdc>)
 8009036:	697a      	ldr	r2, [r7, #20]
 8009038:	4613      	mov	r3, r2
 800903a:	009b      	lsls	r3, r3, #2
 800903c:	4413      	add	r3, r2
 800903e:	009b      	lsls	r3, r3, #2
 8009040:	440b      	add	r3, r1
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d10b      	bne.n	8009060 <vTaskSwitchContext+0x80>
	__asm volatile
 8009048:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800904c:	f383 8811 	msr	BASEPRI, r3
 8009050:	f3bf 8f6f 	isb	sy
 8009054:	f3bf 8f4f 	dsb	sy
 8009058:	607b      	str	r3, [r7, #4]
}
 800905a:	bf00      	nop
 800905c:	bf00      	nop
 800905e:	e7fd      	b.n	800905c <vTaskSwitchContext+0x7c>
 8009060:	697a      	ldr	r2, [r7, #20]
 8009062:	4613      	mov	r3, r2
 8009064:	009b      	lsls	r3, r3, #2
 8009066:	4413      	add	r3, r2
 8009068:	009b      	lsls	r3, r3, #2
 800906a:	4a14      	ldr	r2, [pc, #80]	@ (80090bc <vTaskSwitchContext+0xdc>)
 800906c:	4413      	add	r3, r2
 800906e:	613b      	str	r3, [r7, #16]
 8009070:	693b      	ldr	r3, [r7, #16]
 8009072:	685b      	ldr	r3, [r3, #4]
 8009074:	685a      	ldr	r2, [r3, #4]
 8009076:	693b      	ldr	r3, [r7, #16]
 8009078:	605a      	str	r2, [r3, #4]
 800907a:	693b      	ldr	r3, [r7, #16]
 800907c:	685a      	ldr	r2, [r3, #4]
 800907e:	693b      	ldr	r3, [r7, #16]
 8009080:	3308      	adds	r3, #8
 8009082:	429a      	cmp	r2, r3
 8009084:	d104      	bne.n	8009090 <vTaskSwitchContext+0xb0>
 8009086:	693b      	ldr	r3, [r7, #16]
 8009088:	685b      	ldr	r3, [r3, #4]
 800908a:	685a      	ldr	r2, [r3, #4]
 800908c:	693b      	ldr	r3, [r7, #16]
 800908e:	605a      	str	r2, [r3, #4]
 8009090:	693b      	ldr	r3, [r7, #16]
 8009092:	685b      	ldr	r3, [r3, #4]
 8009094:	68db      	ldr	r3, [r3, #12]
 8009096:	4a07      	ldr	r2, [pc, #28]	@ (80090b4 <vTaskSwitchContext+0xd4>)
 8009098:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800909a:	4b06      	ldr	r3, [pc, #24]	@ (80090b4 <vTaskSwitchContext+0xd4>)
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	334c      	adds	r3, #76	@ 0x4c
 80090a0:	4a07      	ldr	r2, [pc, #28]	@ (80090c0 <vTaskSwitchContext+0xe0>)
 80090a2:	6013      	str	r3, [r2, #0]
}
 80090a4:	bf00      	nop
 80090a6:	3718      	adds	r7, #24
 80090a8:	46bd      	mov	sp, r7
 80090aa:	bd80      	pop	{r7, pc}
 80090ac:	200009ec 	.word	0x200009ec
 80090b0:	200009d8 	.word	0x200009d8
 80090b4:	200008c4 	.word	0x200008c4
 80090b8:	200009cc 	.word	0x200009cc
 80090bc:	200008c8 	.word	0x200008c8
 80090c0:	2000001c 	.word	0x2000001c

080090c4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80090c4:	b580      	push	{r7, lr}
 80090c6:	b082      	sub	sp, #8
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80090cc:	f000 f852 	bl	8009174 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80090d0:	4b06      	ldr	r3, [pc, #24]	@ (80090ec <prvIdleTask+0x28>)
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	2b01      	cmp	r3, #1
 80090d6:	d9f9      	bls.n	80090cc <prvIdleTask+0x8>
			{
				taskYIELD();
 80090d8:	4b05      	ldr	r3, [pc, #20]	@ (80090f0 <prvIdleTask+0x2c>)
 80090da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80090de:	601a      	str	r2, [r3, #0]
 80090e0:	f3bf 8f4f 	dsb	sy
 80090e4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80090e8:	e7f0      	b.n	80090cc <prvIdleTask+0x8>
 80090ea:	bf00      	nop
 80090ec:	200008c8 	.word	0x200008c8
 80090f0:	e000ed04 	.word	0xe000ed04

080090f4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80090f4:	b580      	push	{r7, lr}
 80090f6:	b082      	sub	sp, #8
 80090f8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80090fa:	2300      	movs	r3, #0
 80090fc:	607b      	str	r3, [r7, #4]
 80090fe:	e00c      	b.n	800911a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009100:	687a      	ldr	r2, [r7, #4]
 8009102:	4613      	mov	r3, r2
 8009104:	009b      	lsls	r3, r3, #2
 8009106:	4413      	add	r3, r2
 8009108:	009b      	lsls	r3, r3, #2
 800910a:	4a12      	ldr	r2, [pc, #72]	@ (8009154 <prvInitialiseTaskLists+0x60>)
 800910c:	4413      	add	r3, r2
 800910e:	4618      	mov	r0, r3
 8009110:	f7ff fafd 	bl	800870e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	3301      	adds	r3, #1
 8009118:	607b      	str	r3, [r7, #4]
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	2b06      	cmp	r3, #6
 800911e:	d9ef      	bls.n	8009100 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009120:	480d      	ldr	r0, [pc, #52]	@ (8009158 <prvInitialiseTaskLists+0x64>)
 8009122:	f7ff faf4 	bl	800870e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009126:	480d      	ldr	r0, [pc, #52]	@ (800915c <prvInitialiseTaskLists+0x68>)
 8009128:	f7ff faf1 	bl	800870e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800912c:	480c      	ldr	r0, [pc, #48]	@ (8009160 <prvInitialiseTaskLists+0x6c>)
 800912e:	f7ff faee 	bl	800870e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009132:	480c      	ldr	r0, [pc, #48]	@ (8009164 <prvInitialiseTaskLists+0x70>)
 8009134:	f7ff faeb 	bl	800870e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009138:	480b      	ldr	r0, [pc, #44]	@ (8009168 <prvInitialiseTaskLists+0x74>)
 800913a:	f7ff fae8 	bl	800870e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800913e:	4b0b      	ldr	r3, [pc, #44]	@ (800916c <prvInitialiseTaskLists+0x78>)
 8009140:	4a05      	ldr	r2, [pc, #20]	@ (8009158 <prvInitialiseTaskLists+0x64>)
 8009142:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009144:	4b0a      	ldr	r3, [pc, #40]	@ (8009170 <prvInitialiseTaskLists+0x7c>)
 8009146:	4a05      	ldr	r2, [pc, #20]	@ (800915c <prvInitialiseTaskLists+0x68>)
 8009148:	601a      	str	r2, [r3, #0]
}
 800914a:	bf00      	nop
 800914c:	3708      	adds	r7, #8
 800914e:	46bd      	mov	sp, r7
 8009150:	bd80      	pop	{r7, pc}
 8009152:	bf00      	nop
 8009154:	200008c8 	.word	0x200008c8
 8009158:	20000954 	.word	0x20000954
 800915c:	20000968 	.word	0x20000968
 8009160:	20000984 	.word	0x20000984
 8009164:	20000998 	.word	0x20000998
 8009168:	200009b0 	.word	0x200009b0
 800916c:	2000097c 	.word	0x2000097c
 8009170:	20000980 	.word	0x20000980

08009174 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009174:	b580      	push	{r7, lr}
 8009176:	b082      	sub	sp, #8
 8009178:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800917a:	e019      	b.n	80091b0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800917c:	f000 fa14 	bl	80095a8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009180:	4b10      	ldr	r3, [pc, #64]	@ (80091c4 <prvCheckTasksWaitingTermination+0x50>)
 8009182:	68db      	ldr	r3, [r3, #12]
 8009184:	68db      	ldr	r3, [r3, #12]
 8009186:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	3304      	adds	r3, #4
 800918c:	4618      	mov	r0, r3
 800918e:	f7ff fb48 	bl	8008822 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009192:	4b0d      	ldr	r3, [pc, #52]	@ (80091c8 <prvCheckTasksWaitingTermination+0x54>)
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	3b01      	subs	r3, #1
 8009198:	4a0b      	ldr	r2, [pc, #44]	@ (80091c8 <prvCheckTasksWaitingTermination+0x54>)
 800919a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800919c:	4b0b      	ldr	r3, [pc, #44]	@ (80091cc <prvCheckTasksWaitingTermination+0x58>)
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	3b01      	subs	r3, #1
 80091a2:	4a0a      	ldr	r2, [pc, #40]	@ (80091cc <prvCheckTasksWaitingTermination+0x58>)
 80091a4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80091a6:	f000 fa31 	bl	800960c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80091aa:	6878      	ldr	r0, [r7, #4]
 80091ac:	f000 f810 	bl	80091d0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80091b0:	4b06      	ldr	r3, [pc, #24]	@ (80091cc <prvCheckTasksWaitingTermination+0x58>)
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d1e1      	bne.n	800917c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80091b8:	bf00      	nop
 80091ba:	bf00      	nop
 80091bc:	3708      	adds	r7, #8
 80091be:	46bd      	mov	sp, r7
 80091c0:	bd80      	pop	{r7, pc}
 80091c2:	bf00      	nop
 80091c4:	20000998 	.word	0x20000998
 80091c8:	200009c4 	.word	0x200009c4
 80091cc:	200009ac 	.word	0x200009ac

080091d0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80091d0:	b580      	push	{r7, lr}
 80091d2:	b084      	sub	sp, #16
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	334c      	adds	r3, #76	@ 0x4c
 80091dc:	4618      	mov	r0, r3
 80091de:	f001 fd01 	bl	800abe4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d108      	bne.n	80091fe <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091f0:	4618      	mov	r0, r3
 80091f2:	f000 fb87 	bl	8009904 <vPortFree>
				vPortFree( pxTCB );
 80091f6:	6878      	ldr	r0, [r7, #4]
 80091f8:	f000 fb84 	bl	8009904 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80091fc:	e019      	b.n	8009232 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8009204:	2b01      	cmp	r3, #1
 8009206:	d103      	bne.n	8009210 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009208:	6878      	ldr	r0, [r7, #4]
 800920a:	f000 fb7b 	bl	8009904 <vPortFree>
	}
 800920e:	e010      	b.n	8009232 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8009216:	2b02      	cmp	r3, #2
 8009218:	d00b      	beq.n	8009232 <prvDeleteTCB+0x62>
	__asm volatile
 800921a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800921e:	f383 8811 	msr	BASEPRI, r3
 8009222:	f3bf 8f6f 	isb	sy
 8009226:	f3bf 8f4f 	dsb	sy
 800922a:	60fb      	str	r3, [r7, #12]
}
 800922c:	bf00      	nop
 800922e:	bf00      	nop
 8009230:	e7fd      	b.n	800922e <prvDeleteTCB+0x5e>
	}
 8009232:	bf00      	nop
 8009234:	3710      	adds	r7, #16
 8009236:	46bd      	mov	sp, r7
 8009238:	bd80      	pop	{r7, pc}
	...

0800923c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800923c:	b480      	push	{r7}
 800923e:	b083      	sub	sp, #12
 8009240:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009242:	4b0c      	ldr	r3, [pc, #48]	@ (8009274 <prvResetNextTaskUnblockTime+0x38>)
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	2b00      	cmp	r3, #0
 800924a:	d104      	bne.n	8009256 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800924c:	4b0a      	ldr	r3, [pc, #40]	@ (8009278 <prvResetNextTaskUnblockTime+0x3c>)
 800924e:	f04f 32ff 	mov.w	r2, #4294967295
 8009252:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009254:	e008      	b.n	8009268 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009256:	4b07      	ldr	r3, [pc, #28]	@ (8009274 <prvResetNextTaskUnblockTime+0x38>)
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	68db      	ldr	r3, [r3, #12]
 800925c:	68db      	ldr	r3, [r3, #12]
 800925e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	685b      	ldr	r3, [r3, #4]
 8009264:	4a04      	ldr	r2, [pc, #16]	@ (8009278 <prvResetNextTaskUnblockTime+0x3c>)
 8009266:	6013      	str	r3, [r2, #0]
}
 8009268:	bf00      	nop
 800926a:	370c      	adds	r7, #12
 800926c:	46bd      	mov	sp, r7
 800926e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009272:	4770      	bx	lr
 8009274:	2000097c 	.word	0x2000097c
 8009278:	200009e4 	.word	0x200009e4

0800927c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800927c:	b580      	push	{r7, lr}
 800927e:	b084      	sub	sp, #16
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
 8009284:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009286:	4b29      	ldr	r3, [pc, #164]	@ (800932c <prvAddCurrentTaskToDelayedList+0xb0>)
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800928c:	4b28      	ldr	r3, [pc, #160]	@ (8009330 <prvAddCurrentTaskToDelayedList+0xb4>)
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	3304      	adds	r3, #4
 8009292:	4618      	mov	r0, r3
 8009294:	f7ff fac5 	bl	8008822 <uxListRemove>
 8009298:	4603      	mov	r3, r0
 800929a:	2b00      	cmp	r3, #0
 800929c:	d10b      	bne.n	80092b6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800929e:	4b24      	ldr	r3, [pc, #144]	@ (8009330 <prvAddCurrentTaskToDelayedList+0xb4>)
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092a4:	2201      	movs	r2, #1
 80092a6:	fa02 f303 	lsl.w	r3, r2, r3
 80092aa:	43da      	mvns	r2, r3
 80092ac:	4b21      	ldr	r3, [pc, #132]	@ (8009334 <prvAddCurrentTaskToDelayedList+0xb8>)
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	4013      	ands	r3, r2
 80092b2:	4a20      	ldr	r2, [pc, #128]	@ (8009334 <prvAddCurrentTaskToDelayedList+0xb8>)
 80092b4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092bc:	d10a      	bne.n	80092d4 <prvAddCurrentTaskToDelayedList+0x58>
 80092be:	683b      	ldr	r3, [r7, #0]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d007      	beq.n	80092d4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80092c4:	4b1a      	ldr	r3, [pc, #104]	@ (8009330 <prvAddCurrentTaskToDelayedList+0xb4>)
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	3304      	adds	r3, #4
 80092ca:	4619      	mov	r1, r3
 80092cc:	481a      	ldr	r0, [pc, #104]	@ (8009338 <prvAddCurrentTaskToDelayedList+0xbc>)
 80092ce:	f7ff fa4b 	bl	8008768 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80092d2:	e026      	b.n	8009322 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80092d4:	68fa      	ldr	r2, [r7, #12]
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	4413      	add	r3, r2
 80092da:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80092dc:	4b14      	ldr	r3, [pc, #80]	@ (8009330 <prvAddCurrentTaskToDelayedList+0xb4>)
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	68ba      	ldr	r2, [r7, #8]
 80092e2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80092e4:	68ba      	ldr	r2, [r7, #8]
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	429a      	cmp	r2, r3
 80092ea:	d209      	bcs.n	8009300 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80092ec:	4b13      	ldr	r3, [pc, #76]	@ (800933c <prvAddCurrentTaskToDelayedList+0xc0>)
 80092ee:	681a      	ldr	r2, [r3, #0]
 80092f0:	4b0f      	ldr	r3, [pc, #60]	@ (8009330 <prvAddCurrentTaskToDelayedList+0xb4>)
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	3304      	adds	r3, #4
 80092f6:	4619      	mov	r1, r3
 80092f8:	4610      	mov	r0, r2
 80092fa:	f7ff fa59 	bl	80087b0 <vListInsert>
}
 80092fe:	e010      	b.n	8009322 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009300:	4b0f      	ldr	r3, [pc, #60]	@ (8009340 <prvAddCurrentTaskToDelayedList+0xc4>)
 8009302:	681a      	ldr	r2, [r3, #0]
 8009304:	4b0a      	ldr	r3, [pc, #40]	@ (8009330 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	3304      	adds	r3, #4
 800930a:	4619      	mov	r1, r3
 800930c:	4610      	mov	r0, r2
 800930e:	f7ff fa4f 	bl	80087b0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009312:	4b0c      	ldr	r3, [pc, #48]	@ (8009344 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	68ba      	ldr	r2, [r7, #8]
 8009318:	429a      	cmp	r2, r3
 800931a:	d202      	bcs.n	8009322 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800931c:	4a09      	ldr	r2, [pc, #36]	@ (8009344 <prvAddCurrentTaskToDelayedList+0xc8>)
 800931e:	68bb      	ldr	r3, [r7, #8]
 8009320:	6013      	str	r3, [r2, #0]
}
 8009322:	bf00      	nop
 8009324:	3710      	adds	r7, #16
 8009326:	46bd      	mov	sp, r7
 8009328:	bd80      	pop	{r7, pc}
 800932a:	bf00      	nop
 800932c:	200009c8 	.word	0x200009c8
 8009330:	200008c4 	.word	0x200008c4
 8009334:	200009cc 	.word	0x200009cc
 8009338:	200009b0 	.word	0x200009b0
 800933c:	20000980 	.word	0x20000980
 8009340:	2000097c 	.word	0x2000097c
 8009344:	200009e4 	.word	0x200009e4

08009348 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009348:	b480      	push	{r7}
 800934a:	b085      	sub	sp, #20
 800934c:	af00      	add	r7, sp, #0
 800934e:	60f8      	str	r0, [r7, #12]
 8009350:	60b9      	str	r1, [r7, #8]
 8009352:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	3b04      	subs	r3, #4
 8009358:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009360:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	3b04      	subs	r3, #4
 8009366:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009368:	68bb      	ldr	r3, [r7, #8]
 800936a:	f023 0201 	bic.w	r2, r3, #1
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	3b04      	subs	r3, #4
 8009376:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009378:	4a0c      	ldr	r2, [pc, #48]	@ (80093ac <pxPortInitialiseStack+0x64>)
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	3b14      	subs	r3, #20
 8009382:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009384:	687a      	ldr	r2, [r7, #4]
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	3b04      	subs	r3, #4
 800938e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	f06f 0202 	mvn.w	r2, #2
 8009396:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	3b20      	subs	r3, #32
 800939c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800939e:	68fb      	ldr	r3, [r7, #12]
}
 80093a0:	4618      	mov	r0, r3
 80093a2:	3714      	adds	r7, #20
 80093a4:	46bd      	mov	sp, r7
 80093a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093aa:	4770      	bx	lr
 80093ac:	080093b1 	.word	0x080093b1

080093b0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80093b0:	b480      	push	{r7}
 80093b2:	b085      	sub	sp, #20
 80093b4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80093b6:	2300      	movs	r3, #0
 80093b8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80093ba:	4b13      	ldr	r3, [pc, #76]	@ (8009408 <prvTaskExitError+0x58>)
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093c2:	d00b      	beq.n	80093dc <prvTaskExitError+0x2c>
	__asm volatile
 80093c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093c8:	f383 8811 	msr	BASEPRI, r3
 80093cc:	f3bf 8f6f 	isb	sy
 80093d0:	f3bf 8f4f 	dsb	sy
 80093d4:	60fb      	str	r3, [r7, #12]
}
 80093d6:	bf00      	nop
 80093d8:	bf00      	nop
 80093da:	e7fd      	b.n	80093d8 <prvTaskExitError+0x28>
	__asm volatile
 80093dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093e0:	f383 8811 	msr	BASEPRI, r3
 80093e4:	f3bf 8f6f 	isb	sy
 80093e8:	f3bf 8f4f 	dsb	sy
 80093ec:	60bb      	str	r3, [r7, #8]
}
 80093ee:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80093f0:	bf00      	nop
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d0fc      	beq.n	80093f2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80093f8:	bf00      	nop
 80093fa:	bf00      	nop
 80093fc:	3714      	adds	r7, #20
 80093fe:	46bd      	mov	sp, r7
 8009400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009404:	4770      	bx	lr
 8009406:	bf00      	nop
 8009408:	2000000c 	.word	0x2000000c
 800940c:	00000000 	.word	0x00000000

08009410 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009410:	4b07      	ldr	r3, [pc, #28]	@ (8009430 <pxCurrentTCBConst2>)
 8009412:	6819      	ldr	r1, [r3, #0]
 8009414:	6808      	ldr	r0, [r1, #0]
 8009416:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800941a:	f380 8809 	msr	PSP, r0
 800941e:	f3bf 8f6f 	isb	sy
 8009422:	f04f 0000 	mov.w	r0, #0
 8009426:	f380 8811 	msr	BASEPRI, r0
 800942a:	4770      	bx	lr
 800942c:	f3af 8000 	nop.w

08009430 <pxCurrentTCBConst2>:
 8009430:	200008c4 	.word	0x200008c4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009434:	bf00      	nop
 8009436:	bf00      	nop

08009438 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009438:	4808      	ldr	r0, [pc, #32]	@ (800945c <prvPortStartFirstTask+0x24>)
 800943a:	6800      	ldr	r0, [r0, #0]
 800943c:	6800      	ldr	r0, [r0, #0]
 800943e:	f380 8808 	msr	MSP, r0
 8009442:	f04f 0000 	mov.w	r0, #0
 8009446:	f380 8814 	msr	CONTROL, r0
 800944a:	b662      	cpsie	i
 800944c:	b661      	cpsie	f
 800944e:	f3bf 8f4f 	dsb	sy
 8009452:	f3bf 8f6f 	isb	sy
 8009456:	df00      	svc	0
 8009458:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800945a:	bf00      	nop
 800945c:	e000ed08 	.word	0xe000ed08

08009460 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009460:	b580      	push	{r7, lr}
 8009462:	b086      	sub	sp, #24
 8009464:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009466:	4b47      	ldr	r3, [pc, #284]	@ (8009584 <xPortStartScheduler+0x124>)
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	4a47      	ldr	r2, [pc, #284]	@ (8009588 <xPortStartScheduler+0x128>)
 800946c:	4293      	cmp	r3, r2
 800946e:	d10b      	bne.n	8009488 <xPortStartScheduler+0x28>
	__asm volatile
 8009470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009474:	f383 8811 	msr	BASEPRI, r3
 8009478:	f3bf 8f6f 	isb	sy
 800947c:	f3bf 8f4f 	dsb	sy
 8009480:	613b      	str	r3, [r7, #16]
}
 8009482:	bf00      	nop
 8009484:	bf00      	nop
 8009486:	e7fd      	b.n	8009484 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009488:	4b3e      	ldr	r3, [pc, #248]	@ (8009584 <xPortStartScheduler+0x124>)
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	4a3f      	ldr	r2, [pc, #252]	@ (800958c <xPortStartScheduler+0x12c>)
 800948e:	4293      	cmp	r3, r2
 8009490:	d10b      	bne.n	80094aa <xPortStartScheduler+0x4a>
	__asm volatile
 8009492:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009496:	f383 8811 	msr	BASEPRI, r3
 800949a:	f3bf 8f6f 	isb	sy
 800949e:	f3bf 8f4f 	dsb	sy
 80094a2:	60fb      	str	r3, [r7, #12]
}
 80094a4:	bf00      	nop
 80094a6:	bf00      	nop
 80094a8:	e7fd      	b.n	80094a6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80094aa:	4b39      	ldr	r3, [pc, #228]	@ (8009590 <xPortStartScheduler+0x130>)
 80094ac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80094ae:	697b      	ldr	r3, [r7, #20]
 80094b0:	781b      	ldrb	r3, [r3, #0]
 80094b2:	b2db      	uxtb	r3, r3
 80094b4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80094b6:	697b      	ldr	r3, [r7, #20]
 80094b8:	22ff      	movs	r2, #255	@ 0xff
 80094ba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80094bc:	697b      	ldr	r3, [r7, #20]
 80094be:	781b      	ldrb	r3, [r3, #0]
 80094c0:	b2db      	uxtb	r3, r3
 80094c2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80094c4:	78fb      	ldrb	r3, [r7, #3]
 80094c6:	b2db      	uxtb	r3, r3
 80094c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80094cc:	b2da      	uxtb	r2, r3
 80094ce:	4b31      	ldr	r3, [pc, #196]	@ (8009594 <xPortStartScheduler+0x134>)
 80094d0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80094d2:	4b31      	ldr	r3, [pc, #196]	@ (8009598 <xPortStartScheduler+0x138>)
 80094d4:	2207      	movs	r2, #7
 80094d6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80094d8:	e009      	b.n	80094ee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80094da:	4b2f      	ldr	r3, [pc, #188]	@ (8009598 <xPortStartScheduler+0x138>)
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	3b01      	subs	r3, #1
 80094e0:	4a2d      	ldr	r2, [pc, #180]	@ (8009598 <xPortStartScheduler+0x138>)
 80094e2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80094e4:	78fb      	ldrb	r3, [r7, #3]
 80094e6:	b2db      	uxtb	r3, r3
 80094e8:	005b      	lsls	r3, r3, #1
 80094ea:	b2db      	uxtb	r3, r3
 80094ec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80094ee:	78fb      	ldrb	r3, [r7, #3]
 80094f0:	b2db      	uxtb	r3, r3
 80094f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80094f6:	2b80      	cmp	r3, #128	@ 0x80
 80094f8:	d0ef      	beq.n	80094da <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80094fa:	4b27      	ldr	r3, [pc, #156]	@ (8009598 <xPortStartScheduler+0x138>)
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	f1c3 0307 	rsb	r3, r3, #7
 8009502:	2b04      	cmp	r3, #4
 8009504:	d00b      	beq.n	800951e <xPortStartScheduler+0xbe>
	__asm volatile
 8009506:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800950a:	f383 8811 	msr	BASEPRI, r3
 800950e:	f3bf 8f6f 	isb	sy
 8009512:	f3bf 8f4f 	dsb	sy
 8009516:	60bb      	str	r3, [r7, #8]
}
 8009518:	bf00      	nop
 800951a:	bf00      	nop
 800951c:	e7fd      	b.n	800951a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800951e:	4b1e      	ldr	r3, [pc, #120]	@ (8009598 <xPortStartScheduler+0x138>)
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	021b      	lsls	r3, r3, #8
 8009524:	4a1c      	ldr	r2, [pc, #112]	@ (8009598 <xPortStartScheduler+0x138>)
 8009526:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009528:	4b1b      	ldr	r3, [pc, #108]	@ (8009598 <xPortStartScheduler+0x138>)
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009530:	4a19      	ldr	r2, [pc, #100]	@ (8009598 <xPortStartScheduler+0x138>)
 8009532:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	b2da      	uxtb	r2, r3
 8009538:	697b      	ldr	r3, [r7, #20]
 800953a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800953c:	4b17      	ldr	r3, [pc, #92]	@ (800959c <xPortStartScheduler+0x13c>)
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	4a16      	ldr	r2, [pc, #88]	@ (800959c <xPortStartScheduler+0x13c>)
 8009542:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009546:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009548:	4b14      	ldr	r3, [pc, #80]	@ (800959c <xPortStartScheduler+0x13c>)
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	4a13      	ldr	r2, [pc, #76]	@ (800959c <xPortStartScheduler+0x13c>)
 800954e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009552:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009554:	f000 f8da 	bl	800970c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009558:	4b11      	ldr	r3, [pc, #68]	@ (80095a0 <xPortStartScheduler+0x140>)
 800955a:	2200      	movs	r2, #0
 800955c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800955e:	f000 f8f9 	bl	8009754 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009562:	4b10      	ldr	r3, [pc, #64]	@ (80095a4 <xPortStartScheduler+0x144>)
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	4a0f      	ldr	r2, [pc, #60]	@ (80095a4 <xPortStartScheduler+0x144>)
 8009568:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800956c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800956e:	f7ff ff63 	bl	8009438 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009572:	f7ff fd35 	bl	8008fe0 <vTaskSwitchContext>
	prvTaskExitError();
 8009576:	f7ff ff1b 	bl	80093b0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800957a:	2300      	movs	r3, #0
}
 800957c:	4618      	mov	r0, r3
 800957e:	3718      	adds	r7, #24
 8009580:	46bd      	mov	sp, r7
 8009582:	bd80      	pop	{r7, pc}
 8009584:	e000ed00 	.word	0xe000ed00
 8009588:	410fc271 	.word	0x410fc271
 800958c:	410fc270 	.word	0x410fc270
 8009590:	e000e400 	.word	0xe000e400
 8009594:	200009f0 	.word	0x200009f0
 8009598:	200009f4 	.word	0x200009f4
 800959c:	e000ed20 	.word	0xe000ed20
 80095a0:	2000000c 	.word	0x2000000c
 80095a4:	e000ef34 	.word	0xe000ef34

080095a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80095a8:	b480      	push	{r7}
 80095aa:	b083      	sub	sp, #12
 80095ac:	af00      	add	r7, sp, #0
	__asm volatile
 80095ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095b2:	f383 8811 	msr	BASEPRI, r3
 80095b6:	f3bf 8f6f 	isb	sy
 80095ba:	f3bf 8f4f 	dsb	sy
 80095be:	607b      	str	r3, [r7, #4]
}
 80095c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80095c2:	4b10      	ldr	r3, [pc, #64]	@ (8009604 <vPortEnterCritical+0x5c>)
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	3301      	adds	r3, #1
 80095c8:	4a0e      	ldr	r2, [pc, #56]	@ (8009604 <vPortEnterCritical+0x5c>)
 80095ca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80095cc:	4b0d      	ldr	r3, [pc, #52]	@ (8009604 <vPortEnterCritical+0x5c>)
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	2b01      	cmp	r3, #1
 80095d2:	d110      	bne.n	80095f6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80095d4:	4b0c      	ldr	r3, [pc, #48]	@ (8009608 <vPortEnterCritical+0x60>)
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	b2db      	uxtb	r3, r3
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d00b      	beq.n	80095f6 <vPortEnterCritical+0x4e>
	__asm volatile
 80095de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095e2:	f383 8811 	msr	BASEPRI, r3
 80095e6:	f3bf 8f6f 	isb	sy
 80095ea:	f3bf 8f4f 	dsb	sy
 80095ee:	603b      	str	r3, [r7, #0]
}
 80095f0:	bf00      	nop
 80095f2:	bf00      	nop
 80095f4:	e7fd      	b.n	80095f2 <vPortEnterCritical+0x4a>
	}
}
 80095f6:	bf00      	nop
 80095f8:	370c      	adds	r7, #12
 80095fa:	46bd      	mov	sp, r7
 80095fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009600:	4770      	bx	lr
 8009602:	bf00      	nop
 8009604:	2000000c 	.word	0x2000000c
 8009608:	e000ed04 	.word	0xe000ed04

0800960c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800960c:	b480      	push	{r7}
 800960e:	b083      	sub	sp, #12
 8009610:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009612:	4b12      	ldr	r3, [pc, #72]	@ (800965c <vPortExitCritical+0x50>)
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	2b00      	cmp	r3, #0
 8009618:	d10b      	bne.n	8009632 <vPortExitCritical+0x26>
	__asm volatile
 800961a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800961e:	f383 8811 	msr	BASEPRI, r3
 8009622:	f3bf 8f6f 	isb	sy
 8009626:	f3bf 8f4f 	dsb	sy
 800962a:	607b      	str	r3, [r7, #4]
}
 800962c:	bf00      	nop
 800962e:	bf00      	nop
 8009630:	e7fd      	b.n	800962e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009632:	4b0a      	ldr	r3, [pc, #40]	@ (800965c <vPortExitCritical+0x50>)
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	3b01      	subs	r3, #1
 8009638:	4a08      	ldr	r2, [pc, #32]	@ (800965c <vPortExitCritical+0x50>)
 800963a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800963c:	4b07      	ldr	r3, [pc, #28]	@ (800965c <vPortExitCritical+0x50>)
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	2b00      	cmp	r3, #0
 8009642:	d105      	bne.n	8009650 <vPortExitCritical+0x44>
 8009644:	2300      	movs	r3, #0
 8009646:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009648:	683b      	ldr	r3, [r7, #0]
 800964a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800964e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009650:	bf00      	nop
 8009652:	370c      	adds	r7, #12
 8009654:	46bd      	mov	sp, r7
 8009656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965a:	4770      	bx	lr
 800965c:	2000000c 	.word	0x2000000c

08009660 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009660:	f3ef 8009 	mrs	r0, PSP
 8009664:	f3bf 8f6f 	isb	sy
 8009668:	4b15      	ldr	r3, [pc, #84]	@ (80096c0 <pxCurrentTCBConst>)
 800966a:	681a      	ldr	r2, [r3, #0]
 800966c:	f01e 0f10 	tst.w	lr, #16
 8009670:	bf08      	it	eq
 8009672:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009676:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800967a:	6010      	str	r0, [r2, #0]
 800967c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009680:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009684:	f380 8811 	msr	BASEPRI, r0
 8009688:	f3bf 8f4f 	dsb	sy
 800968c:	f3bf 8f6f 	isb	sy
 8009690:	f7ff fca6 	bl	8008fe0 <vTaskSwitchContext>
 8009694:	f04f 0000 	mov.w	r0, #0
 8009698:	f380 8811 	msr	BASEPRI, r0
 800969c:	bc09      	pop	{r0, r3}
 800969e:	6819      	ldr	r1, [r3, #0]
 80096a0:	6808      	ldr	r0, [r1, #0]
 80096a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096a6:	f01e 0f10 	tst.w	lr, #16
 80096aa:	bf08      	it	eq
 80096ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80096b0:	f380 8809 	msr	PSP, r0
 80096b4:	f3bf 8f6f 	isb	sy
 80096b8:	4770      	bx	lr
 80096ba:	bf00      	nop
 80096bc:	f3af 8000 	nop.w

080096c0 <pxCurrentTCBConst>:
 80096c0:	200008c4 	.word	0x200008c4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80096c4:	bf00      	nop
 80096c6:	bf00      	nop

080096c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	b082      	sub	sp, #8
 80096cc:	af00      	add	r7, sp, #0
	__asm volatile
 80096ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096d2:	f383 8811 	msr	BASEPRI, r3
 80096d6:	f3bf 8f6f 	isb	sy
 80096da:	f3bf 8f4f 	dsb	sy
 80096de:	607b      	str	r3, [r7, #4]
}
 80096e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80096e2:	f7ff fbc3 	bl	8008e6c <xTaskIncrementTick>
 80096e6:	4603      	mov	r3, r0
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d003      	beq.n	80096f4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80096ec:	4b06      	ldr	r3, [pc, #24]	@ (8009708 <SysTick_Handler+0x40>)
 80096ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80096f2:	601a      	str	r2, [r3, #0]
 80096f4:	2300      	movs	r3, #0
 80096f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80096f8:	683b      	ldr	r3, [r7, #0]
 80096fa:	f383 8811 	msr	BASEPRI, r3
}
 80096fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009700:	bf00      	nop
 8009702:	3708      	adds	r7, #8
 8009704:	46bd      	mov	sp, r7
 8009706:	bd80      	pop	{r7, pc}
 8009708:	e000ed04 	.word	0xe000ed04

0800970c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800970c:	b480      	push	{r7}
 800970e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009710:	4b0b      	ldr	r3, [pc, #44]	@ (8009740 <vPortSetupTimerInterrupt+0x34>)
 8009712:	2200      	movs	r2, #0
 8009714:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009716:	4b0b      	ldr	r3, [pc, #44]	@ (8009744 <vPortSetupTimerInterrupt+0x38>)
 8009718:	2200      	movs	r2, #0
 800971a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800971c:	4b0a      	ldr	r3, [pc, #40]	@ (8009748 <vPortSetupTimerInterrupt+0x3c>)
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	4a0a      	ldr	r2, [pc, #40]	@ (800974c <vPortSetupTimerInterrupt+0x40>)
 8009722:	fba2 2303 	umull	r2, r3, r2, r3
 8009726:	099b      	lsrs	r3, r3, #6
 8009728:	4a09      	ldr	r2, [pc, #36]	@ (8009750 <vPortSetupTimerInterrupt+0x44>)
 800972a:	3b01      	subs	r3, #1
 800972c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800972e:	4b04      	ldr	r3, [pc, #16]	@ (8009740 <vPortSetupTimerInterrupt+0x34>)
 8009730:	2207      	movs	r2, #7
 8009732:	601a      	str	r2, [r3, #0]
}
 8009734:	bf00      	nop
 8009736:	46bd      	mov	sp, r7
 8009738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973c:	4770      	bx	lr
 800973e:	bf00      	nop
 8009740:	e000e010 	.word	0xe000e010
 8009744:	e000e018 	.word	0xe000e018
 8009748:	20000000 	.word	0x20000000
 800974c:	10624dd3 	.word	0x10624dd3
 8009750:	e000e014 	.word	0xe000e014

08009754 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009754:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009764 <vPortEnableVFP+0x10>
 8009758:	6801      	ldr	r1, [r0, #0]
 800975a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800975e:	6001      	str	r1, [r0, #0]
 8009760:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009762:	bf00      	nop
 8009764:	e000ed88 	.word	0xe000ed88

08009768 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009768:	b580      	push	{r7, lr}
 800976a:	b08a      	sub	sp, #40	@ 0x28
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009770:	2300      	movs	r3, #0
 8009772:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009774:	f7ff face 	bl	8008d14 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009778:	4b5c      	ldr	r3, [pc, #368]	@ (80098ec <pvPortMalloc+0x184>)
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	2b00      	cmp	r3, #0
 800977e:	d101      	bne.n	8009784 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009780:	f000 f924 	bl	80099cc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009784:	4b5a      	ldr	r3, [pc, #360]	@ (80098f0 <pvPortMalloc+0x188>)
 8009786:	681a      	ldr	r2, [r3, #0]
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	4013      	ands	r3, r2
 800978c:	2b00      	cmp	r3, #0
 800978e:	f040 8095 	bne.w	80098bc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	2b00      	cmp	r3, #0
 8009796:	d01e      	beq.n	80097d6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8009798:	2208      	movs	r2, #8
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	4413      	add	r3, r2
 800979e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	f003 0307 	and.w	r3, r3, #7
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d015      	beq.n	80097d6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	f023 0307 	bic.w	r3, r3, #7
 80097b0:	3308      	adds	r3, #8
 80097b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	f003 0307 	and.w	r3, r3, #7
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d00b      	beq.n	80097d6 <pvPortMalloc+0x6e>
	__asm volatile
 80097be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097c2:	f383 8811 	msr	BASEPRI, r3
 80097c6:	f3bf 8f6f 	isb	sy
 80097ca:	f3bf 8f4f 	dsb	sy
 80097ce:	617b      	str	r3, [r7, #20]
}
 80097d0:	bf00      	nop
 80097d2:	bf00      	nop
 80097d4:	e7fd      	b.n	80097d2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d06f      	beq.n	80098bc <pvPortMalloc+0x154>
 80097dc:	4b45      	ldr	r3, [pc, #276]	@ (80098f4 <pvPortMalloc+0x18c>)
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	687a      	ldr	r2, [r7, #4]
 80097e2:	429a      	cmp	r2, r3
 80097e4:	d86a      	bhi.n	80098bc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80097e6:	4b44      	ldr	r3, [pc, #272]	@ (80098f8 <pvPortMalloc+0x190>)
 80097e8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80097ea:	4b43      	ldr	r3, [pc, #268]	@ (80098f8 <pvPortMalloc+0x190>)
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80097f0:	e004      	b.n	80097fc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80097f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097f4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80097f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80097fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097fe:	685b      	ldr	r3, [r3, #4]
 8009800:	687a      	ldr	r2, [r7, #4]
 8009802:	429a      	cmp	r2, r3
 8009804:	d903      	bls.n	800980e <pvPortMalloc+0xa6>
 8009806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	2b00      	cmp	r3, #0
 800980c:	d1f1      	bne.n	80097f2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800980e:	4b37      	ldr	r3, [pc, #220]	@ (80098ec <pvPortMalloc+0x184>)
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009814:	429a      	cmp	r2, r3
 8009816:	d051      	beq.n	80098bc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009818:	6a3b      	ldr	r3, [r7, #32]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	2208      	movs	r2, #8
 800981e:	4413      	add	r3, r2
 8009820:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009824:	681a      	ldr	r2, [r3, #0]
 8009826:	6a3b      	ldr	r3, [r7, #32]
 8009828:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800982a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800982c:	685a      	ldr	r2, [r3, #4]
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	1ad2      	subs	r2, r2, r3
 8009832:	2308      	movs	r3, #8
 8009834:	005b      	lsls	r3, r3, #1
 8009836:	429a      	cmp	r2, r3
 8009838:	d920      	bls.n	800987c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800983a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	4413      	add	r3, r2
 8009840:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009842:	69bb      	ldr	r3, [r7, #24]
 8009844:	f003 0307 	and.w	r3, r3, #7
 8009848:	2b00      	cmp	r3, #0
 800984a:	d00b      	beq.n	8009864 <pvPortMalloc+0xfc>
	__asm volatile
 800984c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009850:	f383 8811 	msr	BASEPRI, r3
 8009854:	f3bf 8f6f 	isb	sy
 8009858:	f3bf 8f4f 	dsb	sy
 800985c:	613b      	str	r3, [r7, #16]
}
 800985e:	bf00      	nop
 8009860:	bf00      	nop
 8009862:	e7fd      	b.n	8009860 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009866:	685a      	ldr	r2, [r3, #4]
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	1ad2      	subs	r2, r2, r3
 800986c:	69bb      	ldr	r3, [r7, #24]
 800986e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009872:	687a      	ldr	r2, [r7, #4]
 8009874:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009876:	69b8      	ldr	r0, [r7, #24]
 8009878:	f000 f90a 	bl	8009a90 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800987c:	4b1d      	ldr	r3, [pc, #116]	@ (80098f4 <pvPortMalloc+0x18c>)
 800987e:	681a      	ldr	r2, [r3, #0]
 8009880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009882:	685b      	ldr	r3, [r3, #4]
 8009884:	1ad3      	subs	r3, r2, r3
 8009886:	4a1b      	ldr	r2, [pc, #108]	@ (80098f4 <pvPortMalloc+0x18c>)
 8009888:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800988a:	4b1a      	ldr	r3, [pc, #104]	@ (80098f4 <pvPortMalloc+0x18c>)
 800988c:	681a      	ldr	r2, [r3, #0]
 800988e:	4b1b      	ldr	r3, [pc, #108]	@ (80098fc <pvPortMalloc+0x194>)
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	429a      	cmp	r2, r3
 8009894:	d203      	bcs.n	800989e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009896:	4b17      	ldr	r3, [pc, #92]	@ (80098f4 <pvPortMalloc+0x18c>)
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	4a18      	ldr	r2, [pc, #96]	@ (80098fc <pvPortMalloc+0x194>)
 800989c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800989e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098a0:	685a      	ldr	r2, [r3, #4]
 80098a2:	4b13      	ldr	r3, [pc, #76]	@ (80098f0 <pvPortMalloc+0x188>)
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	431a      	orrs	r2, r3
 80098a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098aa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80098ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098ae:	2200      	movs	r2, #0
 80098b0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80098b2:	4b13      	ldr	r3, [pc, #76]	@ (8009900 <pvPortMalloc+0x198>)
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	3301      	adds	r3, #1
 80098b8:	4a11      	ldr	r2, [pc, #68]	@ (8009900 <pvPortMalloc+0x198>)
 80098ba:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80098bc:	f7ff fa38 	bl	8008d30 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80098c0:	69fb      	ldr	r3, [r7, #28]
 80098c2:	f003 0307 	and.w	r3, r3, #7
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d00b      	beq.n	80098e2 <pvPortMalloc+0x17a>
	__asm volatile
 80098ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098ce:	f383 8811 	msr	BASEPRI, r3
 80098d2:	f3bf 8f6f 	isb	sy
 80098d6:	f3bf 8f4f 	dsb	sy
 80098da:	60fb      	str	r3, [r7, #12]
}
 80098dc:	bf00      	nop
 80098de:	bf00      	nop
 80098e0:	e7fd      	b.n	80098de <pvPortMalloc+0x176>
	return pvReturn;
 80098e2:	69fb      	ldr	r3, [r7, #28]
}
 80098e4:	4618      	mov	r0, r3
 80098e6:	3728      	adds	r7, #40	@ 0x28
 80098e8:	46bd      	mov	sp, r7
 80098ea:	bd80      	pop	{r7, pc}
 80098ec:	20004600 	.word	0x20004600
 80098f0:	20004614 	.word	0x20004614
 80098f4:	20004604 	.word	0x20004604
 80098f8:	200045f8 	.word	0x200045f8
 80098fc:	20004608 	.word	0x20004608
 8009900:	2000460c 	.word	0x2000460c

08009904 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009904:	b580      	push	{r7, lr}
 8009906:	b086      	sub	sp, #24
 8009908:	af00      	add	r7, sp, #0
 800990a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	2b00      	cmp	r3, #0
 8009914:	d04f      	beq.n	80099b6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009916:	2308      	movs	r3, #8
 8009918:	425b      	negs	r3, r3
 800991a:	697a      	ldr	r2, [r7, #20]
 800991c:	4413      	add	r3, r2
 800991e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009920:	697b      	ldr	r3, [r7, #20]
 8009922:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009924:	693b      	ldr	r3, [r7, #16]
 8009926:	685a      	ldr	r2, [r3, #4]
 8009928:	4b25      	ldr	r3, [pc, #148]	@ (80099c0 <vPortFree+0xbc>)
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	4013      	ands	r3, r2
 800992e:	2b00      	cmp	r3, #0
 8009930:	d10b      	bne.n	800994a <vPortFree+0x46>
	__asm volatile
 8009932:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009936:	f383 8811 	msr	BASEPRI, r3
 800993a:	f3bf 8f6f 	isb	sy
 800993e:	f3bf 8f4f 	dsb	sy
 8009942:	60fb      	str	r3, [r7, #12]
}
 8009944:	bf00      	nop
 8009946:	bf00      	nop
 8009948:	e7fd      	b.n	8009946 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800994a:	693b      	ldr	r3, [r7, #16]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	2b00      	cmp	r3, #0
 8009950:	d00b      	beq.n	800996a <vPortFree+0x66>
	__asm volatile
 8009952:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009956:	f383 8811 	msr	BASEPRI, r3
 800995a:	f3bf 8f6f 	isb	sy
 800995e:	f3bf 8f4f 	dsb	sy
 8009962:	60bb      	str	r3, [r7, #8]
}
 8009964:	bf00      	nop
 8009966:	bf00      	nop
 8009968:	e7fd      	b.n	8009966 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800996a:	693b      	ldr	r3, [r7, #16]
 800996c:	685a      	ldr	r2, [r3, #4]
 800996e:	4b14      	ldr	r3, [pc, #80]	@ (80099c0 <vPortFree+0xbc>)
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	4013      	ands	r3, r2
 8009974:	2b00      	cmp	r3, #0
 8009976:	d01e      	beq.n	80099b6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009978:	693b      	ldr	r3, [r7, #16]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d11a      	bne.n	80099b6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009980:	693b      	ldr	r3, [r7, #16]
 8009982:	685a      	ldr	r2, [r3, #4]
 8009984:	4b0e      	ldr	r3, [pc, #56]	@ (80099c0 <vPortFree+0xbc>)
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	43db      	mvns	r3, r3
 800998a:	401a      	ands	r2, r3
 800998c:	693b      	ldr	r3, [r7, #16]
 800998e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009990:	f7ff f9c0 	bl	8008d14 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009994:	693b      	ldr	r3, [r7, #16]
 8009996:	685a      	ldr	r2, [r3, #4]
 8009998:	4b0a      	ldr	r3, [pc, #40]	@ (80099c4 <vPortFree+0xc0>)
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	4413      	add	r3, r2
 800999e:	4a09      	ldr	r2, [pc, #36]	@ (80099c4 <vPortFree+0xc0>)
 80099a0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80099a2:	6938      	ldr	r0, [r7, #16]
 80099a4:	f000 f874 	bl	8009a90 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80099a8:	4b07      	ldr	r3, [pc, #28]	@ (80099c8 <vPortFree+0xc4>)
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	3301      	adds	r3, #1
 80099ae:	4a06      	ldr	r2, [pc, #24]	@ (80099c8 <vPortFree+0xc4>)
 80099b0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80099b2:	f7ff f9bd 	bl	8008d30 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80099b6:	bf00      	nop
 80099b8:	3718      	adds	r7, #24
 80099ba:	46bd      	mov	sp, r7
 80099bc:	bd80      	pop	{r7, pc}
 80099be:	bf00      	nop
 80099c0:	20004614 	.word	0x20004614
 80099c4:	20004604 	.word	0x20004604
 80099c8:	20004610 	.word	0x20004610

080099cc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80099cc:	b480      	push	{r7}
 80099ce:	b085      	sub	sp, #20
 80099d0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80099d2:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80099d6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80099d8:	4b27      	ldr	r3, [pc, #156]	@ (8009a78 <prvHeapInit+0xac>)
 80099da:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	f003 0307 	and.w	r3, r3, #7
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d00c      	beq.n	8009a00 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	3307      	adds	r3, #7
 80099ea:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	f023 0307 	bic.w	r3, r3, #7
 80099f2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80099f4:	68ba      	ldr	r2, [r7, #8]
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	1ad3      	subs	r3, r2, r3
 80099fa:	4a1f      	ldr	r2, [pc, #124]	@ (8009a78 <prvHeapInit+0xac>)
 80099fc:	4413      	add	r3, r2
 80099fe:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009a04:	4a1d      	ldr	r2, [pc, #116]	@ (8009a7c <prvHeapInit+0xb0>)
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009a0a:	4b1c      	ldr	r3, [pc, #112]	@ (8009a7c <prvHeapInit+0xb0>)
 8009a0c:	2200      	movs	r2, #0
 8009a0e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	68ba      	ldr	r2, [r7, #8]
 8009a14:	4413      	add	r3, r2
 8009a16:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009a18:	2208      	movs	r2, #8
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	1a9b      	subs	r3, r3, r2
 8009a1e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	f023 0307 	bic.w	r3, r3, #7
 8009a26:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	4a15      	ldr	r2, [pc, #84]	@ (8009a80 <prvHeapInit+0xb4>)
 8009a2c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009a2e:	4b14      	ldr	r3, [pc, #80]	@ (8009a80 <prvHeapInit+0xb4>)
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	2200      	movs	r2, #0
 8009a34:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009a36:	4b12      	ldr	r3, [pc, #72]	@ (8009a80 <prvHeapInit+0xb4>)
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009a42:	683b      	ldr	r3, [r7, #0]
 8009a44:	68fa      	ldr	r2, [r7, #12]
 8009a46:	1ad2      	subs	r2, r2, r3
 8009a48:	683b      	ldr	r3, [r7, #0]
 8009a4a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009a4c:	4b0c      	ldr	r3, [pc, #48]	@ (8009a80 <prvHeapInit+0xb4>)
 8009a4e:	681a      	ldr	r2, [r3, #0]
 8009a50:	683b      	ldr	r3, [r7, #0]
 8009a52:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009a54:	683b      	ldr	r3, [r7, #0]
 8009a56:	685b      	ldr	r3, [r3, #4]
 8009a58:	4a0a      	ldr	r2, [pc, #40]	@ (8009a84 <prvHeapInit+0xb8>)
 8009a5a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009a5c:	683b      	ldr	r3, [r7, #0]
 8009a5e:	685b      	ldr	r3, [r3, #4]
 8009a60:	4a09      	ldr	r2, [pc, #36]	@ (8009a88 <prvHeapInit+0xbc>)
 8009a62:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009a64:	4b09      	ldr	r3, [pc, #36]	@ (8009a8c <prvHeapInit+0xc0>)
 8009a66:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009a6a:	601a      	str	r2, [r3, #0]
}
 8009a6c:	bf00      	nop
 8009a6e:	3714      	adds	r7, #20
 8009a70:	46bd      	mov	sp, r7
 8009a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a76:	4770      	bx	lr
 8009a78:	200009f8 	.word	0x200009f8
 8009a7c:	200045f8 	.word	0x200045f8
 8009a80:	20004600 	.word	0x20004600
 8009a84:	20004608 	.word	0x20004608
 8009a88:	20004604 	.word	0x20004604
 8009a8c:	20004614 	.word	0x20004614

08009a90 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009a90:	b480      	push	{r7}
 8009a92:	b085      	sub	sp, #20
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009a98:	4b28      	ldr	r3, [pc, #160]	@ (8009b3c <prvInsertBlockIntoFreeList+0xac>)
 8009a9a:	60fb      	str	r3, [r7, #12]
 8009a9c:	e002      	b.n	8009aa4 <prvInsertBlockIntoFreeList+0x14>
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	60fb      	str	r3, [r7, #12]
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	687a      	ldr	r2, [r7, #4]
 8009aaa:	429a      	cmp	r2, r3
 8009aac:	d8f7      	bhi.n	8009a9e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	685b      	ldr	r3, [r3, #4]
 8009ab6:	68ba      	ldr	r2, [r7, #8]
 8009ab8:	4413      	add	r3, r2
 8009aba:	687a      	ldr	r2, [r7, #4]
 8009abc:	429a      	cmp	r2, r3
 8009abe:	d108      	bne.n	8009ad2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	685a      	ldr	r2, [r3, #4]
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	685b      	ldr	r3, [r3, #4]
 8009ac8:	441a      	add	r2, r3
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	685b      	ldr	r3, [r3, #4]
 8009ada:	68ba      	ldr	r2, [r7, #8]
 8009adc:	441a      	add	r2, r3
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	429a      	cmp	r2, r3
 8009ae4:	d118      	bne.n	8009b18 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	681a      	ldr	r2, [r3, #0]
 8009aea:	4b15      	ldr	r3, [pc, #84]	@ (8009b40 <prvInsertBlockIntoFreeList+0xb0>)
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	429a      	cmp	r2, r3
 8009af0:	d00d      	beq.n	8009b0e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	685a      	ldr	r2, [r3, #4]
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	685b      	ldr	r3, [r3, #4]
 8009afc:	441a      	add	r2, r3
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	681a      	ldr	r2, [r3, #0]
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	601a      	str	r2, [r3, #0]
 8009b0c:	e008      	b.n	8009b20 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009b0e:	4b0c      	ldr	r3, [pc, #48]	@ (8009b40 <prvInsertBlockIntoFreeList+0xb0>)
 8009b10:	681a      	ldr	r2, [r3, #0]
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	601a      	str	r2, [r3, #0]
 8009b16:	e003      	b.n	8009b20 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	681a      	ldr	r2, [r3, #0]
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009b20:	68fa      	ldr	r2, [r7, #12]
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	429a      	cmp	r2, r3
 8009b26:	d002      	beq.n	8009b2e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	687a      	ldr	r2, [r7, #4]
 8009b2c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009b2e:	bf00      	nop
 8009b30:	3714      	adds	r7, #20
 8009b32:	46bd      	mov	sp, r7
 8009b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b38:	4770      	bx	lr
 8009b3a:	bf00      	nop
 8009b3c:	200045f8 	.word	0x200045f8
 8009b40:	20004600 	.word	0x20004600

08009b44 <__cvt>:
 8009b44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009b48:	ec57 6b10 	vmov	r6, r7, d0
 8009b4c:	2f00      	cmp	r7, #0
 8009b4e:	460c      	mov	r4, r1
 8009b50:	4619      	mov	r1, r3
 8009b52:	463b      	mov	r3, r7
 8009b54:	bfbb      	ittet	lt
 8009b56:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009b5a:	461f      	movlt	r7, r3
 8009b5c:	2300      	movge	r3, #0
 8009b5e:	232d      	movlt	r3, #45	@ 0x2d
 8009b60:	700b      	strb	r3, [r1, #0]
 8009b62:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009b64:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009b68:	4691      	mov	r9, r2
 8009b6a:	f023 0820 	bic.w	r8, r3, #32
 8009b6e:	bfbc      	itt	lt
 8009b70:	4632      	movlt	r2, r6
 8009b72:	4616      	movlt	r6, r2
 8009b74:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009b78:	d005      	beq.n	8009b86 <__cvt+0x42>
 8009b7a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009b7e:	d100      	bne.n	8009b82 <__cvt+0x3e>
 8009b80:	3401      	adds	r4, #1
 8009b82:	2102      	movs	r1, #2
 8009b84:	e000      	b.n	8009b88 <__cvt+0x44>
 8009b86:	2103      	movs	r1, #3
 8009b88:	ab03      	add	r3, sp, #12
 8009b8a:	9301      	str	r3, [sp, #4]
 8009b8c:	ab02      	add	r3, sp, #8
 8009b8e:	9300      	str	r3, [sp, #0]
 8009b90:	ec47 6b10 	vmov	d0, r6, r7
 8009b94:	4653      	mov	r3, sl
 8009b96:	4622      	mov	r2, r4
 8009b98:	f001 f99a 	bl	800aed0 <_dtoa_r>
 8009b9c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009ba0:	4605      	mov	r5, r0
 8009ba2:	d119      	bne.n	8009bd8 <__cvt+0x94>
 8009ba4:	f019 0f01 	tst.w	r9, #1
 8009ba8:	d00e      	beq.n	8009bc8 <__cvt+0x84>
 8009baa:	eb00 0904 	add.w	r9, r0, r4
 8009bae:	2200      	movs	r2, #0
 8009bb0:	2300      	movs	r3, #0
 8009bb2:	4630      	mov	r0, r6
 8009bb4:	4639      	mov	r1, r7
 8009bb6:	f7f6 ff8f 	bl	8000ad8 <__aeabi_dcmpeq>
 8009bba:	b108      	cbz	r0, 8009bc0 <__cvt+0x7c>
 8009bbc:	f8cd 900c 	str.w	r9, [sp, #12]
 8009bc0:	2230      	movs	r2, #48	@ 0x30
 8009bc2:	9b03      	ldr	r3, [sp, #12]
 8009bc4:	454b      	cmp	r3, r9
 8009bc6:	d31e      	bcc.n	8009c06 <__cvt+0xc2>
 8009bc8:	9b03      	ldr	r3, [sp, #12]
 8009bca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009bcc:	1b5b      	subs	r3, r3, r5
 8009bce:	4628      	mov	r0, r5
 8009bd0:	6013      	str	r3, [r2, #0]
 8009bd2:	b004      	add	sp, #16
 8009bd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bd8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009bdc:	eb00 0904 	add.w	r9, r0, r4
 8009be0:	d1e5      	bne.n	8009bae <__cvt+0x6a>
 8009be2:	7803      	ldrb	r3, [r0, #0]
 8009be4:	2b30      	cmp	r3, #48	@ 0x30
 8009be6:	d10a      	bne.n	8009bfe <__cvt+0xba>
 8009be8:	2200      	movs	r2, #0
 8009bea:	2300      	movs	r3, #0
 8009bec:	4630      	mov	r0, r6
 8009bee:	4639      	mov	r1, r7
 8009bf0:	f7f6 ff72 	bl	8000ad8 <__aeabi_dcmpeq>
 8009bf4:	b918      	cbnz	r0, 8009bfe <__cvt+0xba>
 8009bf6:	f1c4 0401 	rsb	r4, r4, #1
 8009bfa:	f8ca 4000 	str.w	r4, [sl]
 8009bfe:	f8da 3000 	ldr.w	r3, [sl]
 8009c02:	4499      	add	r9, r3
 8009c04:	e7d3      	b.n	8009bae <__cvt+0x6a>
 8009c06:	1c59      	adds	r1, r3, #1
 8009c08:	9103      	str	r1, [sp, #12]
 8009c0a:	701a      	strb	r2, [r3, #0]
 8009c0c:	e7d9      	b.n	8009bc2 <__cvt+0x7e>

08009c0e <__exponent>:
 8009c0e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009c10:	2900      	cmp	r1, #0
 8009c12:	bfba      	itte	lt
 8009c14:	4249      	neglt	r1, r1
 8009c16:	232d      	movlt	r3, #45	@ 0x2d
 8009c18:	232b      	movge	r3, #43	@ 0x2b
 8009c1a:	2909      	cmp	r1, #9
 8009c1c:	7002      	strb	r2, [r0, #0]
 8009c1e:	7043      	strb	r3, [r0, #1]
 8009c20:	dd29      	ble.n	8009c76 <__exponent+0x68>
 8009c22:	f10d 0307 	add.w	r3, sp, #7
 8009c26:	461d      	mov	r5, r3
 8009c28:	270a      	movs	r7, #10
 8009c2a:	461a      	mov	r2, r3
 8009c2c:	fbb1 f6f7 	udiv	r6, r1, r7
 8009c30:	fb07 1416 	mls	r4, r7, r6, r1
 8009c34:	3430      	adds	r4, #48	@ 0x30
 8009c36:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009c3a:	460c      	mov	r4, r1
 8009c3c:	2c63      	cmp	r4, #99	@ 0x63
 8009c3e:	f103 33ff 	add.w	r3, r3, #4294967295
 8009c42:	4631      	mov	r1, r6
 8009c44:	dcf1      	bgt.n	8009c2a <__exponent+0x1c>
 8009c46:	3130      	adds	r1, #48	@ 0x30
 8009c48:	1e94      	subs	r4, r2, #2
 8009c4a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009c4e:	1c41      	adds	r1, r0, #1
 8009c50:	4623      	mov	r3, r4
 8009c52:	42ab      	cmp	r3, r5
 8009c54:	d30a      	bcc.n	8009c6c <__exponent+0x5e>
 8009c56:	f10d 0309 	add.w	r3, sp, #9
 8009c5a:	1a9b      	subs	r3, r3, r2
 8009c5c:	42ac      	cmp	r4, r5
 8009c5e:	bf88      	it	hi
 8009c60:	2300      	movhi	r3, #0
 8009c62:	3302      	adds	r3, #2
 8009c64:	4403      	add	r3, r0
 8009c66:	1a18      	subs	r0, r3, r0
 8009c68:	b003      	add	sp, #12
 8009c6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c6c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009c70:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009c74:	e7ed      	b.n	8009c52 <__exponent+0x44>
 8009c76:	2330      	movs	r3, #48	@ 0x30
 8009c78:	3130      	adds	r1, #48	@ 0x30
 8009c7a:	7083      	strb	r3, [r0, #2]
 8009c7c:	70c1      	strb	r1, [r0, #3]
 8009c7e:	1d03      	adds	r3, r0, #4
 8009c80:	e7f1      	b.n	8009c66 <__exponent+0x58>
	...

08009c84 <_printf_float>:
 8009c84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c88:	b08d      	sub	sp, #52	@ 0x34
 8009c8a:	460c      	mov	r4, r1
 8009c8c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009c90:	4616      	mov	r6, r2
 8009c92:	461f      	mov	r7, r3
 8009c94:	4605      	mov	r5, r0
 8009c96:	f000 ff91 	bl	800abbc <_localeconv_r>
 8009c9a:	6803      	ldr	r3, [r0, #0]
 8009c9c:	9304      	str	r3, [sp, #16]
 8009c9e:	4618      	mov	r0, r3
 8009ca0:	f7f6 faee 	bl	8000280 <strlen>
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	930a      	str	r3, [sp, #40]	@ 0x28
 8009ca8:	f8d8 3000 	ldr.w	r3, [r8]
 8009cac:	9005      	str	r0, [sp, #20]
 8009cae:	3307      	adds	r3, #7
 8009cb0:	f023 0307 	bic.w	r3, r3, #7
 8009cb4:	f103 0208 	add.w	r2, r3, #8
 8009cb8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009cbc:	f8d4 b000 	ldr.w	fp, [r4]
 8009cc0:	f8c8 2000 	str.w	r2, [r8]
 8009cc4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009cc8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009ccc:	9307      	str	r3, [sp, #28]
 8009cce:	f8cd 8018 	str.w	r8, [sp, #24]
 8009cd2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009cd6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009cda:	4b9c      	ldr	r3, [pc, #624]	@ (8009f4c <_printf_float+0x2c8>)
 8009cdc:	f04f 32ff 	mov.w	r2, #4294967295
 8009ce0:	f7f6 ff2c 	bl	8000b3c <__aeabi_dcmpun>
 8009ce4:	bb70      	cbnz	r0, 8009d44 <_printf_float+0xc0>
 8009ce6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009cea:	4b98      	ldr	r3, [pc, #608]	@ (8009f4c <_printf_float+0x2c8>)
 8009cec:	f04f 32ff 	mov.w	r2, #4294967295
 8009cf0:	f7f6 ff06 	bl	8000b00 <__aeabi_dcmple>
 8009cf4:	bb30      	cbnz	r0, 8009d44 <_printf_float+0xc0>
 8009cf6:	2200      	movs	r2, #0
 8009cf8:	2300      	movs	r3, #0
 8009cfa:	4640      	mov	r0, r8
 8009cfc:	4649      	mov	r1, r9
 8009cfe:	f7f6 fef5 	bl	8000aec <__aeabi_dcmplt>
 8009d02:	b110      	cbz	r0, 8009d0a <_printf_float+0x86>
 8009d04:	232d      	movs	r3, #45	@ 0x2d
 8009d06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009d0a:	4a91      	ldr	r2, [pc, #580]	@ (8009f50 <_printf_float+0x2cc>)
 8009d0c:	4b91      	ldr	r3, [pc, #580]	@ (8009f54 <_printf_float+0x2d0>)
 8009d0e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009d12:	bf94      	ite	ls
 8009d14:	4690      	movls	r8, r2
 8009d16:	4698      	movhi	r8, r3
 8009d18:	2303      	movs	r3, #3
 8009d1a:	6123      	str	r3, [r4, #16]
 8009d1c:	f02b 0304 	bic.w	r3, fp, #4
 8009d20:	6023      	str	r3, [r4, #0]
 8009d22:	f04f 0900 	mov.w	r9, #0
 8009d26:	9700      	str	r7, [sp, #0]
 8009d28:	4633      	mov	r3, r6
 8009d2a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009d2c:	4621      	mov	r1, r4
 8009d2e:	4628      	mov	r0, r5
 8009d30:	f000 f9d2 	bl	800a0d8 <_printf_common>
 8009d34:	3001      	adds	r0, #1
 8009d36:	f040 808d 	bne.w	8009e54 <_printf_float+0x1d0>
 8009d3a:	f04f 30ff 	mov.w	r0, #4294967295
 8009d3e:	b00d      	add	sp, #52	@ 0x34
 8009d40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d44:	4642      	mov	r2, r8
 8009d46:	464b      	mov	r3, r9
 8009d48:	4640      	mov	r0, r8
 8009d4a:	4649      	mov	r1, r9
 8009d4c:	f7f6 fef6 	bl	8000b3c <__aeabi_dcmpun>
 8009d50:	b140      	cbz	r0, 8009d64 <_printf_float+0xe0>
 8009d52:	464b      	mov	r3, r9
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	bfbc      	itt	lt
 8009d58:	232d      	movlt	r3, #45	@ 0x2d
 8009d5a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009d5e:	4a7e      	ldr	r2, [pc, #504]	@ (8009f58 <_printf_float+0x2d4>)
 8009d60:	4b7e      	ldr	r3, [pc, #504]	@ (8009f5c <_printf_float+0x2d8>)
 8009d62:	e7d4      	b.n	8009d0e <_printf_float+0x8a>
 8009d64:	6863      	ldr	r3, [r4, #4]
 8009d66:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009d6a:	9206      	str	r2, [sp, #24]
 8009d6c:	1c5a      	adds	r2, r3, #1
 8009d6e:	d13b      	bne.n	8009de8 <_printf_float+0x164>
 8009d70:	2306      	movs	r3, #6
 8009d72:	6063      	str	r3, [r4, #4]
 8009d74:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009d78:	2300      	movs	r3, #0
 8009d7a:	6022      	str	r2, [r4, #0]
 8009d7c:	9303      	str	r3, [sp, #12]
 8009d7e:	ab0a      	add	r3, sp, #40	@ 0x28
 8009d80:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009d84:	ab09      	add	r3, sp, #36	@ 0x24
 8009d86:	9300      	str	r3, [sp, #0]
 8009d88:	6861      	ldr	r1, [r4, #4]
 8009d8a:	ec49 8b10 	vmov	d0, r8, r9
 8009d8e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009d92:	4628      	mov	r0, r5
 8009d94:	f7ff fed6 	bl	8009b44 <__cvt>
 8009d98:	9b06      	ldr	r3, [sp, #24]
 8009d9a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009d9c:	2b47      	cmp	r3, #71	@ 0x47
 8009d9e:	4680      	mov	r8, r0
 8009da0:	d129      	bne.n	8009df6 <_printf_float+0x172>
 8009da2:	1cc8      	adds	r0, r1, #3
 8009da4:	db02      	blt.n	8009dac <_printf_float+0x128>
 8009da6:	6863      	ldr	r3, [r4, #4]
 8009da8:	4299      	cmp	r1, r3
 8009daa:	dd41      	ble.n	8009e30 <_printf_float+0x1ac>
 8009dac:	f1aa 0a02 	sub.w	sl, sl, #2
 8009db0:	fa5f fa8a 	uxtb.w	sl, sl
 8009db4:	3901      	subs	r1, #1
 8009db6:	4652      	mov	r2, sl
 8009db8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009dbc:	9109      	str	r1, [sp, #36]	@ 0x24
 8009dbe:	f7ff ff26 	bl	8009c0e <__exponent>
 8009dc2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009dc4:	1813      	adds	r3, r2, r0
 8009dc6:	2a01      	cmp	r2, #1
 8009dc8:	4681      	mov	r9, r0
 8009dca:	6123      	str	r3, [r4, #16]
 8009dcc:	dc02      	bgt.n	8009dd4 <_printf_float+0x150>
 8009dce:	6822      	ldr	r2, [r4, #0]
 8009dd0:	07d2      	lsls	r2, r2, #31
 8009dd2:	d501      	bpl.n	8009dd8 <_printf_float+0x154>
 8009dd4:	3301      	adds	r3, #1
 8009dd6:	6123      	str	r3, [r4, #16]
 8009dd8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d0a2      	beq.n	8009d26 <_printf_float+0xa2>
 8009de0:	232d      	movs	r3, #45	@ 0x2d
 8009de2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009de6:	e79e      	b.n	8009d26 <_printf_float+0xa2>
 8009de8:	9a06      	ldr	r2, [sp, #24]
 8009dea:	2a47      	cmp	r2, #71	@ 0x47
 8009dec:	d1c2      	bne.n	8009d74 <_printf_float+0xf0>
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d1c0      	bne.n	8009d74 <_printf_float+0xf0>
 8009df2:	2301      	movs	r3, #1
 8009df4:	e7bd      	b.n	8009d72 <_printf_float+0xee>
 8009df6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009dfa:	d9db      	bls.n	8009db4 <_printf_float+0x130>
 8009dfc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009e00:	d118      	bne.n	8009e34 <_printf_float+0x1b0>
 8009e02:	2900      	cmp	r1, #0
 8009e04:	6863      	ldr	r3, [r4, #4]
 8009e06:	dd0b      	ble.n	8009e20 <_printf_float+0x19c>
 8009e08:	6121      	str	r1, [r4, #16]
 8009e0a:	b913      	cbnz	r3, 8009e12 <_printf_float+0x18e>
 8009e0c:	6822      	ldr	r2, [r4, #0]
 8009e0e:	07d0      	lsls	r0, r2, #31
 8009e10:	d502      	bpl.n	8009e18 <_printf_float+0x194>
 8009e12:	3301      	adds	r3, #1
 8009e14:	440b      	add	r3, r1
 8009e16:	6123      	str	r3, [r4, #16]
 8009e18:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009e1a:	f04f 0900 	mov.w	r9, #0
 8009e1e:	e7db      	b.n	8009dd8 <_printf_float+0x154>
 8009e20:	b913      	cbnz	r3, 8009e28 <_printf_float+0x1a4>
 8009e22:	6822      	ldr	r2, [r4, #0]
 8009e24:	07d2      	lsls	r2, r2, #31
 8009e26:	d501      	bpl.n	8009e2c <_printf_float+0x1a8>
 8009e28:	3302      	adds	r3, #2
 8009e2a:	e7f4      	b.n	8009e16 <_printf_float+0x192>
 8009e2c:	2301      	movs	r3, #1
 8009e2e:	e7f2      	b.n	8009e16 <_printf_float+0x192>
 8009e30:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009e34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e36:	4299      	cmp	r1, r3
 8009e38:	db05      	blt.n	8009e46 <_printf_float+0x1c2>
 8009e3a:	6823      	ldr	r3, [r4, #0]
 8009e3c:	6121      	str	r1, [r4, #16]
 8009e3e:	07d8      	lsls	r0, r3, #31
 8009e40:	d5ea      	bpl.n	8009e18 <_printf_float+0x194>
 8009e42:	1c4b      	adds	r3, r1, #1
 8009e44:	e7e7      	b.n	8009e16 <_printf_float+0x192>
 8009e46:	2900      	cmp	r1, #0
 8009e48:	bfd4      	ite	le
 8009e4a:	f1c1 0202 	rsble	r2, r1, #2
 8009e4e:	2201      	movgt	r2, #1
 8009e50:	4413      	add	r3, r2
 8009e52:	e7e0      	b.n	8009e16 <_printf_float+0x192>
 8009e54:	6823      	ldr	r3, [r4, #0]
 8009e56:	055a      	lsls	r2, r3, #21
 8009e58:	d407      	bmi.n	8009e6a <_printf_float+0x1e6>
 8009e5a:	6923      	ldr	r3, [r4, #16]
 8009e5c:	4642      	mov	r2, r8
 8009e5e:	4631      	mov	r1, r6
 8009e60:	4628      	mov	r0, r5
 8009e62:	47b8      	blx	r7
 8009e64:	3001      	adds	r0, #1
 8009e66:	d12b      	bne.n	8009ec0 <_printf_float+0x23c>
 8009e68:	e767      	b.n	8009d3a <_printf_float+0xb6>
 8009e6a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009e6e:	f240 80dd 	bls.w	800a02c <_printf_float+0x3a8>
 8009e72:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009e76:	2200      	movs	r2, #0
 8009e78:	2300      	movs	r3, #0
 8009e7a:	f7f6 fe2d 	bl	8000ad8 <__aeabi_dcmpeq>
 8009e7e:	2800      	cmp	r0, #0
 8009e80:	d033      	beq.n	8009eea <_printf_float+0x266>
 8009e82:	4a37      	ldr	r2, [pc, #220]	@ (8009f60 <_printf_float+0x2dc>)
 8009e84:	2301      	movs	r3, #1
 8009e86:	4631      	mov	r1, r6
 8009e88:	4628      	mov	r0, r5
 8009e8a:	47b8      	blx	r7
 8009e8c:	3001      	adds	r0, #1
 8009e8e:	f43f af54 	beq.w	8009d3a <_printf_float+0xb6>
 8009e92:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009e96:	4543      	cmp	r3, r8
 8009e98:	db02      	blt.n	8009ea0 <_printf_float+0x21c>
 8009e9a:	6823      	ldr	r3, [r4, #0]
 8009e9c:	07d8      	lsls	r0, r3, #31
 8009e9e:	d50f      	bpl.n	8009ec0 <_printf_float+0x23c>
 8009ea0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009ea4:	4631      	mov	r1, r6
 8009ea6:	4628      	mov	r0, r5
 8009ea8:	47b8      	blx	r7
 8009eaa:	3001      	adds	r0, #1
 8009eac:	f43f af45 	beq.w	8009d3a <_printf_float+0xb6>
 8009eb0:	f04f 0900 	mov.w	r9, #0
 8009eb4:	f108 38ff 	add.w	r8, r8, #4294967295
 8009eb8:	f104 0a1a 	add.w	sl, r4, #26
 8009ebc:	45c8      	cmp	r8, r9
 8009ebe:	dc09      	bgt.n	8009ed4 <_printf_float+0x250>
 8009ec0:	6823      	ldr	r3, [r4, #0]
 8009ec2:	079b      	lsls	r3, r3, #30
 8009ec4:	f100 8103 	bmi.w	800a0ce <_printf_float+0x44a>
 8009ec8:	68e0      	ldr	r0, [r4, #12]
 8009eca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009ecc:	4298      	cmp	r0, r3
 8009ece:	bfb8      	it	lt
 8009ed0:	4618      	movlt	r0, r3
 8009ed2:	e734      	b.n	8009d3e <_printf_float+0xba>
 8009ed4:	2301      	movs	r3, #1
 8009ed6:	4652      	mov	r2, sl
 8009ed8:	4631      	mov	r1, r6
 8009eda:	4628      	mov	r0, r5
 8009edc:	47b8      	blx	r7
 8009ede:	3001      	adds	r0, #1
 8009ee0:	f43f af2b 	beq.w	8009d3a <_printf_float+0xb6>
 8009ee4:	f109 0901 	add.w	r9, r9, #1
 8009ee8:	e7e8      	b.n	8009ebc <_printf_float+0x238>
 8009eea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	dc39      	bgt.n	8009f64 <_printf_float+0x2e0>
 8009ef0:	4a1b      	ldr	r2, [pc, #108]	@ (8009f60 <_printf_float+0x2dc>)
 8009ef2:	2301      	movs	r3, #1
 8009ef4:	4631      	mov	r1, r6
 8009ef6:	4628      	mov	r0, r5
 8009ef8:	47b8      	blx	r7
 8009efa:	3001      	adds	r0, #1
 8009efc:	f43f af1d 	beq.w	8009d3a <_printf_float+0xb6>
 8009f00:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009f04:	ea59 0303 	orrs.w	r3, r9, r3
 8009f08:	d102      	bne.n	8009f10 <_printf_float+0x28c>
 8009f0a:	6823      	ldr	r3, [r4, #0]
 8009f0c:	07d9      	lsls	r1, r3, #31
 8009f0e:	d5d7      	bpl.n	8009ec0 <_printf_float+0x23c>
 8009f10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009f14:	4631      	mov	r1, r6
 8009f16:	4628      	mov	r0, r5
 8009f18:	47b8      	blx	r7
 8009f1a:	3001      	adds	r0, #1
 8009f1c:	f43f af0d 	beq.w	8009d3a <_printf_float+0xb6>
 8009f20:	f04f 0a00 	mov.w	sl, #0
 8009f24:	f104 0b1a 	add.w	fp, r4, #26
 8009f28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f2a:	425b      	negs	r3, r3
 8009f2c:	4553      	cmp	r3, sl
 8009f2e:	dc01      	bgt.n	8009f34 <_printf_float+0x2b0>
 8009f30:	464b      	mov	r3, r9
 8009f32:	e793      	b.n	8009e5c <_printf_float+0x1d8>
 8009f34:	2301      	movs	r3, #1
 8009f36:	465a      	mov	r2, fp
 8009f38:	4631      	mov	r1, r6
 8009f3a:	4628      	mov	r0, r5
 8009f3c:	47b8      	blx	r7
 8009f3e:	3001      	adds	r0, #1
 8009f40:	f43f aefb 	beq.w	8009d3a <_printf_float+0xb6>
 8009f44:	f10a 0a01 	add.w	sl, sl, #1
 8009f48:	e7ee      	b.n	8009f28 <_printf_float+0x2a4>
 8009f4a:	bf00      	nop
 8009f4c:	7fefffff 	.word	0x7fefffff
 8009f50:	0800e538 	.word	0x0800e538
 8009f54:	0800e53c 	.word	0x0800e53c
 8009f58:	0800e540 	.word	0x0800e540
 8009f5c:	0800e544 	.word	0x0800e544
 8009f60:	0800e548 	.word	0x0800e548
 8009f64:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009f66:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009f6a:	4553      	cmp	r3, sl
 8009f6c:	bfa8      	it	ge
 8009f6e:	4653      	movge	r3, sl
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	4699      	mov	r9, r3
 8009f74:	dc36      	bgt.n	8009fe4 <_printf_float+0x360>
 8009f76:	f04f 0b00 	mov.w	fp, #0
 8009f7a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009f7e:	f104 021a 	add.w	r2, r4, #26
 8009f82:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009f84:	9306      	str	r3, [sp, #24]
 8009f86:	eba3 0309 	sub.w	r3, r3, r9
 8009f8a:	455b      	cmp	r3, fp
 8009f8c:	dc31      	bgt.n	8009ff2 <_printf_float+0x36e>
 8009f8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f90:	459a      	cmp	sl, r3
 8009f92:	dc3a      	bgt.n	800a00a <_printf_float+0x386>
 8009f94:	6823      	ldr	r3, [r4, #0]
 8009f96:	07da      	lsls	r2, r3, #31
 8009f98:	d437      	bmi.n	800a00a <_printf_float+0x386>
 8009f9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f9c:	ebaa 0903 	sub.w	r9, sl, r3
 8009fa0:	9b06      	ldr	r3, [sp, #24]
 8009fa2:	ebaa 0303 	sub.w	r3, sl, r3
 8009fa6:	4599      	cmp	r9, r3
 8009fa8:	bfa8      	it	ge
 8009faa:	4699      	movge	r9, r3
 8009fac:	f1b9 0f00 	cmp.w	r9, #0
 8009fb0:	dc33      	bgt.n	800a01a <_printf_float+0x396>
 8009fb2:	f04f 0800 	mov.w	r8, #0
 8009fb6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009fba:	f104 0b1a 	add.w	fp, r4, #26
 8009fbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fc0:	ebaa 0303 	sub.w	r3, sl, r3
 8009fc4:	eba3 0309 	sub.w	r3, r3, r9
 8009fc8:	4543      	cmp	r3, r8
 8009fca:	f77f af79 	ble.w	8009ec0 <_printf_float+0x23c>
 8009fce:	2301      	movs	r3, #1
 8009fd0:	465a      	mov	r2, fp
 8009fd2:	4631      	mov	r1, r6
 8009fd4:	4628      	mov	r0, r5
 8009fd6:	47b8      	blx	r7
 8009fd8:	3001      	adds	r0, #1
 8009fda:	f43f aeae 	beq.w	8009d3a <_printf_float+0xb6>
 8009fde:	f108 0801 	add.w	r8, r8, #1
 8009fe2:	e7ec      	b.n	8009fbe <_printf_float+0x33a>
 8009fe4:	4642      	mov	r2, r8
 8009fe6:	4631      	mov	r1, r6
 8009fe8:	4628      	mov	r0, r5
 8009fea:	47b8      	blx	r7
 8009fec:	3001      	adds	r0, #1
 8009fee:	d1c2      	bne.n	8009f76 <_printf_float+0x2f2>
 8009ff0:	e6a3      	b.n	8009d3a <_printf_float+0xb6>
 8009ff2:	2301      	movs	r3, #1
 8009ff4:	4631      	mov	r1, r6
 8009ff6:	4628      	mov	r0, r5
 8009ff8:	9206      	str	r2, [sp, #24]
 8009ffa:	47b8      	blx	r7
 8009ffc:	3001      	adds	r0, #1
 8009ffe:	f43f ae9c 	beq.w	8009d3a <_printf_float+0xb6>
 800a002:	9a06      	ldr	r2, [sp, #24]
 800a004:	f10b 0b01 	add.w	fp, fp, #1
 800a008:	e7bb      	b.n	8009f82 <_printf_float+0x2fe>
 800a00a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a00e:	4631      	mov	r1, r6
 800a010:	4628      	mov	r0, r5
 800a012:	47b8      	blx	r7
 800a014:	3001      	adds	r0, #1
 800a016:	d1c0      	bne.n	8009f9a <_printf_float+0x316>
 800a018:	e68f      	b.n	8009d3a <_printf_float+0xb6>
 800a01a:	9a06      	ldr	r2, [sp, #24]
 800a01c:	464b      	mov	r3, r9
 800a01e:	4442      	add	r2, r8
 800a020:	4631      	mov	r1, r6
 800a022:	4628      	mov	r0, r5
 800a024:	47b8      	blx	r7
 800a026:	3001      	adds	r0, #1
 800a028:	d1c3      	bne.n	8009fb2 <_printf_float+0x32e>
 800a02a:	e686      	b.n	8009d3a <_printf_float+0xb6>
 800a02c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a030:	f1ba 0f01 	cmp.w	sl, #1
 800a034:	dc01      	bgt.n	800a03a <_printf_float+0x3b6>
 800a036:	07db      	lsls	r3, r3, #31
 800a038:	d536      	bpl.n	800a0a8 <_printf_float+0x424>
 800a03a:	2301      	movs	r3, #1
 800a03c:	4642      	mov	r2, r8
 800a03e:	4631      	mov	r1, r6
 800a040:	4628      	mov	r0, r5
 800a042:	47b8      	blx	r7
 800a044:	3001      	adds	r0, #1
 800a046:	f43f ae78 	beq.w	8009d3a <_printf_float+0xb6>
 800a04a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a04e:	4631      	mov	r1, r6
 800a050:	4628      	mov	r0, r5
 800a052:	47b8      	blx	r7
 800a054:	3001      	adds	r0, #1
 800a056:	f43f ae70 	beq.w	8009d3a <_printf_float+0xb6>
 800a05a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a05e:	2200      	movs	r2, #0
 800a060:	2300      	movs	r3, #0
 800a062:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a066:	f7f6 fd37 	bl	8000ad8 <__aeabi_dcmpeq>
 800a06a:	b9c0      	cbnz	r0, 800a09e <_printf_float+0x41a>
 800a06c:	4653      	mov	r3, sl
 800a06e:	f108 0201 	add.w	r2, r8, #1
 800a072:	4631      	mov	r1, r6
 800a074:	4628      	mov	r0, r5
 800a076:	47b8      	blx	r7
 800a078:	3001      	adds	r0, #1
 800a07a:	d10c      	bne.n	800a096 <_printf_float+0x412>
 800a07c:	e65d      	b.n	8009d3a <_printf_float+0xb6>
 800a07e:	2301      	movs	r3, #1
 800a080:	465a      	mov	r2, fp
 800a082:	4631      	mov	r1, r6
 800a084:	4628      	mov	r0, r5
 800a086:	47b8      	blx	r7
 800a088:	3001      	adds	r0, #1
 800a08a:	f43f ae56 	beq.w	8009d3a <_printf_float+0xb6>
 800a08e:	f108 0801 	add.w	r8, r8, #1
 800a092:	45d0      	cmp	r8, sl
 800a094:	dbf3      	blt.n	800a07e <_printf_float+0x3fa>
 800a096:	464b      	mov	r3, r9
 800a098:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a09c:	e6df      	b.n	8009e5e <_printf_float+0x1da>
 800a09e:	f04f 0800 	mov.w	r8, #0
 800a0a2:	f104 0b1a 	add.w	fp, r4, #26
 800a0a6:	e7f4      	b.n	800a092 <_printf_float+0x40e>
 800a0a8:	2301      	movs	r3, #1
 800a0aa:	4642      	mov	r2, r8
 800a0ac:	e7e1      	b.n	800a072 <_printf_float+0x3ee>
 800a0ae:	2301      	movs	r3, #1
 800a0b0:	464a      	mov	r2, r9
 800a0b2:	4631      	mov	r1, r6
 800a0b4:	4628      	mov	r0, r5
 800a0b6:	47b8      	blx	r7
 800a0b8:	3001      	adds	r0, #1
 800a0ba:	f43f ae3e 	beq.w	8009d3a <_printf_float+0xb6>
 800a0be:	f108 0801 	add.w	r8, r8, #1
 800a0c2:	68e3      	ldr	r3, [r4, #12]
 800a0c4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a0c6:	1a5b      	subs	r3, r3, r1
 800a0c8:	4543      	cmp	r3, r8
 800a0ca:	dcf0      	bgt.n	800a0ae <_printf_float+0x42a>
 800a0cc:	e6fc      	b.n	8009ec8 <_printf_float+0x244>
 800a0ce:	f04f 0800 	mov.w	r8, #0
 800a0d2:	f104 0919 	add.w	r9, r4, #25
 800a0d6:	e7f4      	b.n	800a0c2 <_printf_float+0x43e>

0800a0d8 <_printf_common>:
 800a0d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0dc:	4616      	mov	r6, r2
 800a0de:	4698      	mov	r8, r3
 800a0e0:	688a      	ldr	r2, [r1, #8]
 800a0e2:	690b      	ldr	r3, [r1, #16]
 800a0e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a0e8:	4293      	cmp	r3, r2
 800a0ea:	bfb8      	it	lt
 800a0ec:	4613      	movlt	r3, r2
 800a0ee:	6033      	str	r3, [r6, #0]
 800a0f0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a0f4:	4607      	mov	r7, r0
 800a0f6:	460c      	mov	r4, r1
 800a0f8:	b10a      	cbz	r2, 800a0fe <_printf_common+0x26>
 800a0fa:	3301      	adds	r3, #1
 800a0fc:	6033      	str	r3, [r6, #0]
 800a0fe:	6823      	ldr	r3, [r4, #0]
 800a100:	0699      	lsls	r1, r3, #26
 800a102:	bf42      	ittt	mi
 800a104:	6833      	ldrmi	r3, [r6, #0]
 800a106:	3302      	addmi	r3, #2
 800a108:	6033      	strmi	r3, [r6, #0]
 800a10a:	6825      	ldr	r5, [r4, #0]
 800a10c:	f015 0506 	ands.w	r5, r5, #6
 800a110:	d106      	bne.n	800a120 <_printf_common+0x48>
 800a112:	f104 0a19 	add.w	sl, r4, #25
 800a116:	68e3      	ldr	r3, [r4, #12]
 800a118:	6832      	ldr	r2, [r6, #0]
 800a11a:	1a9b      	subs	r3, r3, r2
 800a11c:	42ab      	cmp	r3, r5
 800a11e:	dc26      	bgt.n	800a16e <_printf_common+0x96>
 800a120:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a124:	6822      	ldr	r2, [r4, #0]
 800a126:	3b00      	subs	r3, #0
 800a128:	bf18      	it	ne
 800a12a:	2301      	movne	r3, #1
 800a12c:	0692      	lsls	r2, r2, #26
 800a12e:	d42b      	bmi.n	800a188 <_printf_common+0xb0>
 800a130:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a134:	4641      	mov	r1, r8
 800a136:	4638      	mov	r0, r7
 800a138:	47c8      	blx	r9
 800a13a:	3001      	adds	r0, #1
 800a13c:	d01e      	beq.n	800a17c <_printf_common+0xa4>
 800a13e:	6823      	ldr	r3, [r4, #0]
 800a140:	6922      	ldr	r2, [r4, #16]
 800a142:	f003 0306 	and.w	r3, r3, #6
 800a146:	2b04      	cmp	r3, #4
 800a148:	bf02      	ittt	eq
 800a14a:	68e5      	ldreq	r5, [r4, #12]
 800a14c:	6833      	ldreq	r3, [r6, #0]
 800a14e:	1aed      	subeq	r5, r5, r3
 800a150:	68a3      	ldr	r3, [r4, #8]
 800a152:	bf0c      	ite	eq
 800a154:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a158:	2500      	movne	r5, #0
 800a15a:	4293      	cmp	r3, r2
 800a15c:	bfc4      	itt	gt
 800a15e:	1a9b      	subgt	r3, r3, r2
 800a160:	18ed      	addgt	r5, r5, r3
 800a162:	2600      	movs	r6, #0
 800a164:	341a      	adds	r4, #26
 800a166:	42b5      	cmp	r5, r6
 800a168:	d11a      	bne.n	800a1a0 <_printf_common+0xc8>
 800a16a:	2000      	movs	r0, #0
 800a16c:	e008      	b.n	800a180 <_printf_common+0xa8>
 800a16e:	2301      	movs	r3, #1
 800a170:	4652      	mov	r2, sl
 800a172:	4641      	mov	r1, r8
 800a174:	4638      	mov	r0, r7
 800a176:	47c8      	blx	r9
 800a178:	3001      	adds	r0, #1
 800a17a:	d103      	bne.n	800a184 <_printf_common+0xac>
 800a17c:	f04f 30ff 	mov.w	r0, #4294967295
 800a180:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a184:	3501      	adds	r5, #1
 800a186:	e7c6      	b.n	800a116 <_printf_common+0x3e>
 800a188:	18e1      	adds	r1, r4, r3
 800a18a:	1c5a      	adds	r2, r3, #1
 800a18c:	2030      	movs	r0, #48	@ 0x30
 800a18e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a192:	4422      	add	r2, r4
 800a194:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a198:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a19c:	3302      	adds	r3, #2
 800a19e:	e7c7      	b.n	800a130 <_printf_common+0x58>
 800a1a0:	2301      	movs	r3, #1
 800a1a2:	4622      	mov	r2, r4
 800a1a4:	4641      	mov	r1, r8
 800a1a6:	4638      	mov	r0, r7
 800a1a8:	47c8      	blx	r9
 800a1aa:	3001      	adds	r0, #1
 800a1ac:	d0e6      	beq.n	800a17c <_printf_common+0xa4>
 800a1ae:	3601      	adds	r6, #1
 800a1b0:	e7d9      	b.n	800a166 <_printf_common+0x8e>
	...

0800a1b4 <_printf_i>:
 800a1b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a1b8:	7e0f      	ldrb	r7, [r1, #24]
 800a1ba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a1bc:	2f78      	cmp	r7, #120	@ 0x78
 800a1be:	4691      	mov	r9, r2
 800a1c0:	4680      	mov	r8, r0
 800a1c2:	460c      	mov	r4, r1
 800a1c4:	469a      	mov	sl, r3
 800a1c6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a1ca:	d807      	bhi.n	800a1dc <_printf_i+0x28>
 800a1cc:	2f62      	cmp	r7, #98	@ 0x62
 800a1ce:	d80a      	bhi.n	800a1e6 <_printf_i+0x32>
 800a1d0:	2f00      	cmp	r7, #0
 800a1d2:	f000 80d2 	beq.w	800a37a <_printf_i+0x1c6>
 800a1d6:	2f58      	cmp	r7, #88	@ 0x58
 800a1d8:	f000 80b9 	beq.w	800a34e <_printf_i+0x19a>
 800a1dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a1e0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a1e4:	e03a      	b.n	800a25c <_printf_i+0xa8>
 800a1e6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a1ea:	2b15      	cmp	r3, #21
 800a1ec:	d8f6      	bhi.n	800a1dc <_printf_i+0x28>
 800a1ee:	a101      	add	r1, pc, #4	@ (adr r1, 800a1f4 <_printf_i+0x40>)
 800a1f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a1f4:	0800a24d 	.word	0x0800a24d
 800a1f8:	0800a261 	.word	0x0800a261
 800a1fc:	0800a1dd 	.word	0x0800a1dd
 800a200:	0800a1dd 	.word	0x0800a1dd
 800a204:	0800a1dd 	.word	0x0800a1dd
 800a208:	0800a1dd 	.word	0x0800a1dd
 800a20c:	0800a261 	.word	0x0800a261
 800a210:	0800a1dd 	.word	0x0800a1dd
 800a214:	0800a1dd 	.word	0x0800a1dd
 800a218:	0800a1dd 	.word	0x0800a1dd
 800a21c:	0800a1dd 	.word	0x0800a1dd
 800a220:	0800a361 	.word	0x0800a361
 800a224:	0800a28b 	.word	0x0800a28b
 800a228:	0800a31b 	.word	0x0800a31b
 800a22c:	0800a1dd 	.word	0x0800a1dd
 800a230:	0800a1dd 	.word	0x0800a1dd
 800a234:	0800a383 	.word	0x0800a383
 800a238:	0800a1dd 	.word	0x0800a1dd
 800a23c:	0800a28b 	.word	0x0800a28b
 800a240:	0800a1dd 	.word	0x0800a1dd
 800a244:	0800a1dd 	.word	0x0800a1dd
 800a248:	0800a323 	.word	0x0800a323
 800a24c:	6833      	ldr	r3, [r6, #0]
 800a24e:	1d1a      	adds	r2, r3, #4
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	6032      	str	r2, [r6, #0]
 800a254:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a258:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a25c:	2301      	movs	r3, #1
 800a25e:	e09d      	b.n	800a39c <_printf_i+0x1e8>
 800a260:	6833      	ldr	r3, [r6, #0]
 800a262:	6820      	ldr	r0, [r4, #0]
 800a264:	1d19      	adds	r1, r3, #4
 800a266:	6031      	str	r1, [r6, #0]
 800a268:	0606      	lsls	r6, r0, #24
 800a26a:	d501      	bpl.n	800a270 <_printf_i+0xbc>
 800a26c:	681d      	ldr	r5, [r3, #0]
 800a26e:	e003      	b.n	800a278 <_printf_i+0xc4>
 800a270:	0645      	lsls	r5, r0, #25
 800a272:	d5fb      	bpl.n	800a26c <_printf_i+0xb8>
 800a274:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a278:	2d00      	cmp	r5, #0
 800a27a:	da03      	bge.n	800a284 <_printf_i+0xd0>
 800a27c:	232d      	movs	r3, #45	@ 0x2d
 800a27e:	426d      	negs	r5, r5
 800a280:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a284:	4859      	ldr	r0, [pc, #356]	@ (800a3ec <_printf_i+0x238>)
 800a286:	230a      	movs	r3, #10
 800a288:	e011      	b.n	800a2ae <_printf_i+0xfa>
 800a28a:	6821      	ldr	r1, [r4, #0]
 800a28c:	6833      	ldr	r3, [r6, #0]
 800a28e:	0608      	lsls	r0, r1, #24
 800a290:	f853 5b04 	ldr.w	r5, [r3], #4
 800a294:	d402      	bmi.n	800a29c <_printf_i+0xe8>
 800a296:	0649      	lsls	r1, r1, #25
 800a298:	bf48      	it	mi
 800a29a:	b2ad      	uxthmi	r5, r5
 800a29c:	2f6f      	cmp	r7, #111	@ 0x6f
 800a29e:	4853      	ldr	r0, [pc, #332]	@ (800a3ec <_printf_i+0x238>)
 800a2a0:	6033      	str	r3, [r6, #0]
 800a2a2:	bf14      	ite	ne
 800a2a4:	230a      	movne	r3, #10
 800a2a6:	2308      	moveq	r3, #8
 800a2a8:	2100      	movs	r1, #0
 800a2aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a2ae:	6866      	ldr	r6, [r4, #4]
 800a2b0:	60a6      	str	r6, [r4, #8]
 800a2b2:	2e00      	cmp	r6, #0
 800a2b4:	bfa2      	ittt	ge
 800a2b6:	6821      	ldrge	r1, [r4, #0]
 800a2b8:	f021 0104 	bicge.w	r1, r1, #4
 800a2bc:	6021      	strge	r1, [r4, #0]
 800a2be:	b90d      	cbnz	r5, 800a2c4 <_printf_i+0x110>
 800a2c0:	2e00      	cmp	r6, #0
 800a2c2:	d04b      	beq.n	800a35c <_printf_i+0x1a8>
 800a2c4:	4616      	mov	r6, r2
 800a2c6:	fbb5 f1f3 	udiv	r1, r5, r3
 800a2ca:	fb03 5711 	mls	r7, r3, r1, r5
 800a2ce:	5dc7      	ldrb	r7, [r0, r7]
 800a2d0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a2d4:	462f      	mov	r7, r5
 800a2d6:	42bb      	cmp	r3, r7
 800a2d8:	460d      	mov	r5, r1
 800a2da:	d9f4      	bls.n	800a2c6 <_printf_i+0x112>
 800a2dc:	2b08      	cmp	r3, #8
 800a2de:	d10b      	bne.n	800a2f8 <_printf_i+0x144>
 800a2e0:	6823      	ldr	r3, [r4, #0]
 800a2e2:	07df      	lsls	r7, r3, #31
 800a2e4:	d508      	bpl.n	800a2f8 <_printf_i+0x144>
 800a2e6:	6923      	ldr	r3, [r4, #16]
 800a2e8:	6861      	ldr	r1, [r4, #4]
 800a2ea:	4299      	cmp	r1, r3
 800a2ec:	bfde      	ittt	le
 800a2ee:	2330      	movle	r3, #48	@ 0x30
 800a2f0:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a2f4:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a2f8:	1b92      	subs	r2, r2, r6
 800a2fa:	6122      	str	r2, [r4, #16]
 800a2fc:	f8cd a000 	str.w	sl, [sp]
 800a300:	464b      	mov	r3, r9
 800a302:	aa03      	add	r2, sp, #12
 800a304:	4621      	mov	r1, r4
 800a306:	4640      	mov	r0, r8
 800a308:	f7ff fee6 	bl	800a0d8 <_printf_common>
 800a30c:	3001      	adds	r0, #1
 800a30e:	d14a      	bne.n	800a3a6 <_printf_i+0x1f2>
 800a310:	f04f 30ff 	mov.w	r0, #4294967295
 800a314:	b004      	add	sp, #16
 800a316:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a31a:	6823      	ldr	r3, [r4, #0]
 800a31c:	f043 0320 	orr.w	r3, r3, #32
 800a320:	6023      	str	r3, [r4, #0]
 800a322:	4833      	ldr	r0, [pc, #204]	@ (800a3f0 <_printf_i+0x23c>)
 800a324:	2778      	movs	r7, #120	@ 0x78
 800a326:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a32a:	6823      	ldr	r3, [r4, #0]
 800a32c:	6831      	ldr	r1, [r6, #0]
 800a32e:	061f      	lsls	r7, r3, #24
 800a330:	f851 5b04 	ldr.w	r5, [r1], #4
 800a334:	d402      	bmi.n	800a33c <_printf_i+0x188>
 800a336:	065f      	lsls	r7, r3, #25
 800a338:	bf48      	it	mi
 800a33a:	b2ad      	uxthmi	r5, r5
 800a33c:	6031      	str	r1, [r6, #0]
 800a33e:	07d9      	lsls	r1, r3, #31
 800a340:	bf44      	itt	mi
 800a342:	f043 0320 	orrmi.w	r3, r3, #32
 800a346:	6023      	strmi	r3, [r4, #0]
 800a348:	b11d      	cbz	r5, 800a352 <_printf_i+0x19e>
 800a34a:	2310      	movs	r3, #16
 800a34c:	e7ac      	b.n	800a2a8 <_printf_i+0xf4>
 800a34e:	4827      	ldr	r0, [pc, #156]	@ (800a3ec <_printf_i+0x238>)
 800a350:	e7e9      	b.n	800a326 <_printf_i+0x172>
 800a352:	6823      	ldr	r3, [r4, #0]
 800a354:	f023 0320 	bic.w	r3, r3, #32
 800a358:	6023      	str	r3, [r4, #0]
 800a35a:	e7f6      	b.n	800a34a <_printf_i+0x196>
 800a35c:	4616      	mov	r6, r2
 800a35e:	e7bd      	b.n	800a2dc <_printf_i+0x128>
 800a360:	6833      	ldr	r3, [r6, #0]
 800a362:	6825      	ldr	r5, [r4, #0]
 800a364:	6961      	ldr	r1, [r4, #20]
 800a366:	1d18      	adds	r0, r3, #4
 800a368:	6030      	str	r0, [r6, #0]
 800a36a:	062e      	lsls	r6, r5, #24
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	d501      	bpl.n	800a374 <_printf_i+0x1c0>
 800a370:	6019      	str	r1, [r3, #0]
 800a372:	e002      	b.n	800a37a <_printf_i+0x1c6>
 800a374:	0668      	lsls	r0, r5, #25
 800a376:	d5fb      	bpl.n	800a370 <_printf_i+0x1bc>
 800a378:	8019      	strh	r1, [r3, #0]
 800a37a:	2300      	movs	r3, #0
 800a37c:	6123      	str	r3, [r4, #16]
 800a37e:	4616      	mov	r6, r2
 800a380:	e7bc      	b.n	800a2fc <_printf_i+0x148>
 800a382:	6833      	ldr	r3, [r6, #0]
 800a384:	1d1a      	adds	r2, r3, #4
 800a386:	6032      	str	r2, [r6, #0]
 800a388:	681e      	ldr	r6, [r3, #0]
 800a38a:	6862      	ldr	r2, [r4, #4]
 800a38c:	2100      	movs	r1, #0
 800a38e:	4630      	mov	r0, r6
 800a390:	f7f5 ff26 	bl	80001e0 <memchr>
 800a394:	b108      	cbz	r0, 800a39a <_printf_i+0x1e6>
 800a396:	1b80      	subs	r0, r0, r6
 800a398:	6060      	str	r0, [r4, #4]
 800a39a:	6863      	ldr	r3, [r4, #4]
 800a39c:	6123      	str	r3, [r4, #16]
 800a39e:	2300      	movs	r3, #0
 800a3a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a3a4:	e7aa      	b.n	800a2fc <_printf_i+0x148>
 800a3a6:	6923      	ldr	r3, [r4, #16]
 800a3a8:	4632      	mov	r2, r6
 800a3aa:	4649      	mov	r1, r9
 800a3ac:	4640      	mov	r0, r8
 800a3ae:	47d0      	blx	sl
 800a3b0:	3001      	adds	r0, #1
 800a3b2:	d0ad      	beq.n	800a310 <_printf_i+0x15c>
 800a3b4:	6823      	ldr	r3, [r4, #0]
 800a3b6:	079b      	lsls	r3, r3, #30
 800a3b8:	d413      	bmi.n	800a3e2 <_printf_i+0x22e>
 800a3ba:	68e0      	ldr	r0, [r4, #12]
 800a3bc:	9b03      	ldr	r3, [sp, #12]
 800a3be:	4298      	cmp	r0, r3
 800a3c0:	bfb8      	it	lt
 800a3c2:	4618      	movlt	r0, r3
 800a3c4:	e7a6      	b.n	800a314 <_printf_i+0x160>
 800a3c6:	2301      	movs	r3, #1
 800a3c8:	4632      	mov	r2, r6
 800a3ca:	4649      	mov	r1, r9
 800a3cc:	4640      	mov	r0, r8
 800a3ce:	47d0      	blx	sl
 800a3d0:	3001      	adds	r0, #1
 800a3d2:	d09d      	beq.n	800a310 <_printf_i+0x15c>
 800a3d4:	3501      	adds	r5, #1
 800a3d6:	68e3      	ldr	r3, [r4, #12]
 800a3d8:	9903      	ldr	r1, [sp, #12]
 800a3da:	1a5b      	subs	r3, r3, r1
 800a3dc:	42ab      	cmp	r3, r5
 800a3de:	dcf2      	bgt.n	800a3c6 <_printf_i+0x212>
 800a3e0:	e7eb      	b.n	800a3ba <_printf_i+0x206>
 800a3e2:	2500      	movs	r5, #0
 800a3e4:	f104 0619 	add.w	r6, r4, #25
 800a3e8:	e7f5      	b.n	800a3d6 <_printf_i+0x222>
 800a3ea:	bf00      	nop
 800a3ec:	0800e54a 	.word	0x0800e54a
 800a3f0:	0800e55b 	.word	0x0800e55b

0800a3f4 <_scanf_float>:
 800a3f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3f8:	b087      	sub	sp, #28
 800a3fa:	4617      	mov	r7, r2
 800a3fc:	9303      	str	r3, [sp, #12]
 800a3fe:	688b      	ldr	r3, [r1, #8]
 800a400:	1e5a      	subs	r2, r3, #1
 800a402:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a406:	bf81      	itttt	hi
 800a408:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a40c:	eb03 0b05 	addhi.w	fp, r3, r5
 800a410:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a414:	608b      	strhi	r3, [r1, #8]
 800a416:	680b      	ldr	r3, [r1, #0]
 800a418:	460a      	mov	r2, r1
 800a41a:	f04f 0500 	mov.w	r5, #0
 800a41e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800a422:	f842 3b1c 	str.w	r3, [r2], #28
 800a426:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a42a:	4680      	mov	r8, r0
 800a42c:	460c      	mov	r4, r1
 800a42e:	bf98      	it	ls
 800a430:	f04f 0b00 	movls.w	fp, #0
 800a434:	9201      	str	r2, [sp, #4]
 800a436:	4616      	mov	r6, r2
 800a438:	46aa      	mov	sl, r5
 800a43a:	46a9      	mov	r9, r5
 800a43c:	9502      	str	r5, [sp, #8]
 800a43e:	68a2      	ldr	r2, [r4, #8]
 800a440:	b152      	cbz	r2, 800a458 <_scanf_float+0x64>
 800a442:	683b      	ldr	r3, [r7, #0]
 800a444:	781b      	ldrb	r3, [r3, #0]
 800a446:	2b4e      	cmp	r3, #78	@ 0x4e
 800a448:	d864      	bhi.n	800a514 <_scanf_float+0x120>
 800a44a:	2b40      	cmp	r3, #64	@ 0x40
 800a44c:	d83c      	bhi.n	800a4c8 <_scanf_float+0xd4>
 800a44e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800a452:	b2c8      	uxtb	r0, r1
 800a454:	280e      	cmp	r0, #14
 800a456:	d93a      	bls.n	800a4ce <_scanf_float+0xda>
 800a458:	f1b9 0f00 	cmp.w	r9, #0
 800a45c:	d003      	beq.n	800a466 <_scanf_float+0x72>
 800a45e:	6823      	ldr	r3, [r4, #0]
 800a460:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a464:	6023      	str	r3, [r4, #0]
 800a466:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a46a:	f1ba 0f01 	cmp.w	sl, #1
 800a46e:	f200 8117 	bhi.w	800a6a0 <_scanf_float+0x2ac>
 800a472:	9b01      	ldr	r3, [sp, #4]
 800a474:	429e      	cmp	r6, r3
 800a476:	f200 8108 	bhi.w	800a68a <_scanf_float+0x296>
 800a47a:	2001      	movs	r0, #1
 800a47c:	b007      	add	sp, #28
 800a47e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a482:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800a486:	2a0d      	cmp	r2, #13
 800a488:	d8e6      	bhi.n	800a458 <_scanf_float+0x64>
 800a48a:	a101      	add	r1, pc, #4	@ (adr r1, 800a490 <_scanf_float+0x9c>)
 800a48c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a490:	0800a5d7 	.word	0x0800a5d7
 800a494:	0800a459 	.word	0x0800a459
 800a498:	0800a459 	.word	0x0800a459
 800a49c:	0800a459 	.word	0x0800a459
 800a4a0:	0800a637 	.word	0x0800a637
 800a4a4:	0800a60f 	.word	0x0800a60f
 800a4a8:	0800a459 	.word	0x0800a459
 800a4ac:	0800a459 	.word	0x0800a459
 800a4b0:	0800a5e5 	.word	0x0800a5e5
 800a4b4:	0800a459 	.word	0x0800a459
 800a4b8:	0800a459 	.word	0x0800a459
 800a4bc:	0800a459 	.word	0x0800a459
 800a4c0:	0800a459 	.word	0x0800a459
 800a4c4:	0800a59d 	.word	0x0800a59d
 800a4c8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800a4cc:	e7db      	b.n	800a486 <_scanf_float+0x92>
 800a4ce:	290e      	cmp	r1, #14
 800a4d0:	d8c2      	bhi.n	800a458 <_scanf_float+0x64>
 800a4d2:	a001      	add	r0, pc, #4	@ (adr r0, 800a4d8 <_scanf_float+0xe4>)
 800a4d4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a4d8:	0800a58d 	.word	0x0800a58d
 800a4dc:	0800a459 	.word	0x0800a459
 800a4e0:	0800a58d 	.word	0x0800a58d
 800a4e4:	0800a623 	.word	0x0800a623
 800a4e8:	0800a459 	.word	0x0800a459
 800a4ec:	0800a535 	.word	0x0800a535
 800a4f0:	0800a573 	.word	0x0800a573
 800a4f4:	0800a573 	.word	0x0800a573
 800a4f8:	0800a573 	.word	0x0800a573
 800a4fc:	0800a573 	.word	0x0800a573
 800a500:	0800a573 	.word	0x0800a573
 800a504:	0800a573 	.word	0x0800a573
 800a508:	0800a573 	.word	0x0800a573
 800a50c:	0800a573 	.word	0x0800a573
 800a510:	0800a573 	.word	0x0800a573
 800a514:	2b6e      	cmp	r3, #110	@ 0x6e
 800a516:	d809      	bhi.n	800a52c <_scanf_float+0x138>
 800a518:	2b60      	cmp	r3, #96	@ 0x60
 800a51a:	d8b2      	bhi.n	800a482 <_scanf_float+0x8e>
 800a51c:	2b54      	cmp	r3, #84	@ 0x54
 800a51e:	d07b      	beq.n	800a618 <_scanf_float+0x224>
 800a520:	2b59      	cmp	r3, #89	@ 0x59
 800a522:	d199      	bne.n	800a458 <_scanf_float+0x64>
 800a524:	2d07      	cmp	r5, #7
 800a526:	d197      	bne.n	800a458 <_scanf_float+0x64>
 800a528:	2508      	movs	r5, #8
 800a52a:	e02c      	b.n	800a586 <_scanf_float+0x192>
 800a52c:	2b74      	cmp	r3, #116	@ 0x74
 800a52e:	d073      	beq.n	800a618 <_scanf_float+0x224>
 800a530:	2b79      	cmp	r3, #121	@ 0x79
 800a532:	e7f6      	b.n	800a522 <_scanf_float+0x12e>
 800a534:	6821      	ldr	r1, [r4, #0]
 800a536:	05c8      	lsls	r0, r1, #23
 800a538:	d51b      	bpl.n	800a572 <_scanf_float+0x17e>
 800a53a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800a53e:	6021      	str	r1, [r4, #0]
 800a540:	f109 0901 	add.w	r9, r9, #1
 800a544:	f1bb 0f00 	cmp.w	fp, #0
 800a548:	d003      	beq.n	800a552 <_scanf_float+0x15e>
 800a54a:	3201      	adds	r2, #1
 800a54c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a550:	60a2      	str	r2, [r4, #8]
 800a552:	68a3      	ldr	r3, [r4, #8]
 800a554:	3b01      	subs	r3, #1
 800a556:	60a3      	str	r3, [r4, #8]
 800a558:	6923      	ldr	r3, [r4, #16]
 800a55a:	3301      	adds	r3, #1
 800a55c:	6123      	str	r3, [r4, #16]
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	3b01      	subs	r3, #1
 800a562:	2b00      	cmp	r3, #0
 800a564:	607b      	str	r3, [r7, #4]
 800a566:	f340 8087 	ble.w	800a678 <_scanf_float+0x284>
 800a56a:	683b      	ldr	r3, [r7, #0]
 800a56c:	3301      	adds	r3, #1
 800a56e:	603b      	str	r3, [r7, #0]
 800a570:	e765      	b.n	800a43e <_scanf_float+0x4a>
 800a572:	eb1a 0105 	adds.w	r1, sl, r5
 800a576:	f47f af6f 	bne.w	800a458 <_scanf_float+0x64>
 800a57a:	6822      	ldr	r2, [r4, #0]
 800a57c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800a580:	6022      	str	r2, [r4, #0]
 800a582:	460d      	mov	r5, r1
 800a584:	468a      	mov	sl, r1
 800a586:	f806 3b01 	strb.w	r3, [r6], #1
 800a58a:	e7e2      	b.n	800a552 <_scanf_float+0x15e>
 800a58c:	6822      	ldr	r2, [r4, #0]
 800a58e:	0610      	lsls	r0, r2, #24
 800a590:	f57f af62 	bpl.w	800a458 <_scanf_float+0x64>
 800a594:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a598:	6022      	str	r2, [r4, #0]
 800a59a:	e7f4      	b.n	800a586 <_scanf_float+0x192>
 800a59c:	f1ba 0f00 	cmp.w	sl, #0
 800a5a0:	d10e      	bne.n	800a5c0 <_scanf_float+0x1cc>
 800a5a2:	f1b9 0f00 	cmp.w	r9, #0
 800a5a6:	d10e      	bne.n	800a5c6 <_scanf_float+0x1d2>
 800a5a8:	6822      	ldr	r2, [r4, #0]
 800a5aa:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a5ae:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a5b2:	d108      	bne.n	800a5c6 <_scanf_float+0x1d2>
 800a5b4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a5b8:	6022      	str	r2, [r4, #0]
 800a5ba:	f04f 0a01 	mov.w	sl, #1
 800a5be:	e7e2      	b.n	800a586 <_scanf_float+0x192>
 800a5c0:	f1ba 0f02 	cmp.w	sl, #2
 800a5c4:	d055      	beq.n	800a672 <_scanf_float+0x27e>
 800a5c6:	2d01      	cmp	r5, #1
 800a5c8:	d002      	beq.n	800a5d0 <_scanf_float+0x1dc>
 800a5ca:	2d04      	cmp	r5, #4
 800a5cc:	f47f af44 	bne.w	800a458 <_scanf_float+0x64>
 800a5d0:	3501      	adds	r5, #1
 800a5d2:	b2ed      	uxtb	r5, r5
 800a5d4:	e7d7      	b.n	800a586 <_scanf_float+0x192>
 800a5d6:	f1ba 0f01 	cmp.w	sl, #1
 800a5da:	f47f af3d 	bne.w	800a458 <_scanf_float+0x64>
 800a5de:	f04f 0a02 	mov.w	sl, #2
 800a5e2:	e7d0      	b.n	800a586 <_scanf_float+0x192>
 800a5e4:	b97d      	cbnz	r5, 800a606 <_scanf_float+0x212>
 800a5e6:	f1b9 0f00 	cmp.w	r9, #0
 800a5ea:	f47f af38 	bne.w	800a45e <_scanf_float+0x6a>
 800a5ee:	6822      	ldr	r2, [r4, #0]
 800a5f0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a5f4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a5f8:	f040 8108 	bne.w	800a80c <_scanf_float+0x418>
 800a5fc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a600:	6022      	str	r2, [r4, #0]
 800a602:	2501      	movs	r5, #1
 800a604:	e7bf      	b.n	800a586 <_scanf_float+0x192>
 800a606:	2d03      	cmp	r5, #3
 800a608:	d0e2      	beq.n	800a5d0 <_scanf_float+0x1dc>
 800a60a:	2d05      	cmp	r5, #5
 800a60c:	e7de      	b.n	800a5cc <_scanf_float+0x1d8>
 800a60e:	2d02      	cmp	r5, #2
 800a610:	f47f af22 	bne.w	800a458 <_scanf_float+0x64>
 800a614:	2503      	movs	r5, #3
 800a616:	e7b6      	b.n	800a586 <_scanf_float+0x192>
 800a618:	2d06      	cmp	r5, #6
 800a61a:	f47f af1d 	bne.w	800a458 <_scanf_float+0x64>
 800a61e:	2507      	movs	r5, #7
 800a620:	e7b1      	b.n	800a586 <_scanf_float+0x192>
 800a622:	6822      	ldr	r2, [r4, #0]
 800a624:	0591      	lsls	r1, r2, #22
 800a626:	f57f af17 	bpl.w	800a458 <_scanf_float+0x64>
 800a62a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800a62e:	6022      	str	r2, [r4, #0]
 800a630:	f8cd 9008 	str.w	r9, [sp, #8]
 800a634:	e7a7      	b.n	800a586 <_scanf_float+0x192>
 800a636:	6822      	ldr	r2, [r4, #0]
 800a638:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800a63c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a640:	d006      	beq.n	800a650 <_scanf_float+0x25c>
 800a642:	0550      	lsls	r0, r2, #21
 800a644:	f57f af08 	bpl.w	800a458 <_scanf_float+0x64>
 800a648:	f1b9 0f00 	cmp.w	r9, #0
 800a64c:	f000 80de 	beq.w	800a80c <_scanf_float+0x418>
 800a650:	0591      	lsls	r1, r2, #22
 800a652:	bf58      	it	pl
 800a654:	9902      	ldrpl	r1, [sp, #8]
 800a656:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a65a:	bf58      	it	pl
 800a65c:	eba9 0101 	subpl.w	r1, r9, r1
 800a660:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800a664:	bf58      	it	pl
 800a666:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a66a:	6022      	str	r2, [r4, #0]
 800a66c:	f04f 0900 	mov.w	r9, #0
 800a670:	e789      	b.n	800a586 <_scanf_float+0x192>
 800a672:	f04f 0a03 	mov.w	sl, #3
 800a676:	e786      	b.n	800a586 <_scanf_float+0x192>
 800a678:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a67c:	4639      	mov	r1, r7
 800a67e:	4640      	mov	r0, r8
 800a680:	4798      	blx	r3
 800a682:	2800      	cmp	r0, #0
 800a684:	f43f aedb 	beq.w	800a43e <_scanf_float+0x4a>
 800a688:	e6e6      	b.n	800a458 <_scanf_float+0x64>
 800a68a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a68e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a692:	463a      	mov	r2, r7
 800a694:	4640      	mov	r0, r8
 800a696:	4798      	blx	r3
 800a698:	6923      	ldr	r3, [r4, #16]
 800a69a:	3b01      	subs	r3, #1
 800a69c:	6123      	str	r3, [r4, #16]
 800a69e:	e6e8      	b.n	800a472 <_scanf_float+0x7e>
 800a6a0:	1e6b      	subs	r3, r5, #1
 800a6a2:	2b06      	cmp	r3, #6
 800a6a4:	d824      	bhi.n	800a6f0 <_scanf_float+0x2fc>
 800a6a6:	2d02      	cmp	r5, #2
 800a6a8:	d836      	bhi.n	800a718 <_scanf_float+0x324>
 800a6aa:	9b01      	ldr	r3, [sp, #4]
 800a6ac:	429e      	cmp	r6, r3
 800a6ae:	f67f aee4 	bls.w	800a47a <_scanf_float+0x86>
 800a6b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a6b6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a6ba:	463a      	mov	r2, r7
 800a6bc:	4640      	mov	r0, r8
 800a6be:	4798      	blx	r3
 800a6c0:	6923      	ldr	r3, [r4, #16]
 800a6c2:	3b01      	subs	r3, #1
 800a6c4:	6123      	str	r3, [r4, #16]
 800a6c6:	e7f0      	b.n	800a6aa <_scanf_float+0x2b6>
 800a6c8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a6cc:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800a6d0:	463a      	mov	r2, r7
 800a6d2:	4640      	mov	r0, r8
 800a6d4:	4798      	blx	r3
 800a6d6:	6923      	ldr	r3, [r4, #16]
 800a6d8:	3b01      	subs	r3, #1
 800a6da:	6123      	str	r3, [r4, #16]
 800a6dc:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a6e0:	fa5f fa8a 	uxtb.w	sl, sl
 800a6e4:	f1ba 0f02 	cmp.w	sl, #2
 800a6e8:	d1ee      	bne.n	800a6c8 <_scanf_float+0x2d4>
 800a6ea:	3d03      	subs	r5, #3
 800a6ec:	b2ed      	uxtb	r5, r5
 800a6ee:	1b76      	subs	r6, r6, r5
 800a6f0:	6823      	ldr	r3, [r4, #0]
 800a6f2:	05da      	lsls	r2, r3, #23
 800a6f4:	d530      	bpl.n	800a758 <_scanf_float+0x364>
 800a6f6:	055b      	lsls	r3, r3, #21
 800a6f8:	d511      	bpl.n	800a71e <_scanf_float+0x32a>
 800a6fa:	9b01      	ldr	r3, [sp, #4]
 800a6fc:	429e      	cmp	r6, r3
 800a6fe:	f67f aebc 	bls.w	800a47a <_scanf_float+0x86>
 800a702:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a706:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a70a:	463a      	mov	r2, r7
 800a70c:	4640      	mov	r0, r8
 800a70e:	4798      	blx	r3
 800a710:	6923      	ldr	r3, [r4, #16]
 800a712:	3b01      	subs	r3, #1
 800a714:	6123      	str	r3, [r4, #16]
 800a716:	e7f0      	b.n	800a6fa <_scanf_float+0x306>
 800a718:	46aa      	mov	sl, r5
 800a71a:	46b3      	mov	fp, r6
 800a71c:	e7de      	b.n	800a6dc <_scanf_float+0x2e8>
 800a71e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a722:	6923      	ldr	r3, [r4, #16]
 800a724:	2965      	cmp	r1, #101	@ 0x65
 800a726:	f103 33ff 	add.w	r3, r3, #4294967295
 800a72a:	f106 35ff 	add.w	r5, r6, #4294967295
 800a72e:	6123      	str	r3, [r4, #16]
 800a730:	d00c      	beq.n	800a74c <_scanf_float+0x358>
 800a732:	2945      	cmp	r1, #69	@ 0x45
 800a734:	d00a      	beq.n	800a74c <_scanf_float+0x358>
 800a736:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a73a:	463a      	mov	r2, r7
 800a73c:	4640      	mov	r0, r8
 800a73e:	4798      	blx	r3
 800a740:	6923      	ldr	r3, [r4, #16]
 800a742:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a746:	3b01      	subs	r3, #1
 800a748:	1eb5      	subs	r5, r6, #2
 800a74a:	6123      	str	r3, [r4, #16]
 800a74c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a750:	463a      	mov	r2, r7
 800a752:	4640      	mov	r0, r8
 800a754:	4798      	blx	r3
 800a756:	462e      	mov	r6, r5
 800a758:	6822      	ldr	r2, [r4, #0]
 800a75a:	f012 0210 	ands.w	r2, r2, #16
 800a75e:	d001      	beq.n	800a764 <_scanf_float+0x370>
 800a760:	2000      	movs	r0, #0
 800a762:	e68b      	b.n	800a47c <_scanf_float+0x88>
 800a764:	7032      	strb	r2, [r6, #0]
 800a766:	6823      	ldr	r3, [r4, #0]
 800a768:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a76c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a770:	d11c      	bne.n	800a7ac <_scanf_float+0x3b8>
 800a772:	9b02      	ldr	r3, [sp, #8]
 800a774:	454b      	cmp	r3, r9
 800a776:	eba3 0209 	sub.w	r2, r3, r9
 800a77a:	d123      	bne.n	800a7c4 <_scanf_float+0x3d0>
 800a77c:	9901      	ldr	r1, [sp, #4]
 800a77e:	2200      	movs	r2, #0
 800a780:	4640      	mov	r0, r8
 800a782:	f002 fd1d 	bl	800d1c0 <_strtod_r>
 800a786:	9b03      	ldr	r3, [sp, #12]
 800a788:	6821      	ldr	r1, [r4, #0]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	f011 0f02 	tst.w	r1, #2
 800a790:	ec57 6b10 	vmov	r6, r7, d0
 800a794:	f103 0204 	add.w	r2, r3, #4
 800a798:	d01f      	beq.n	800a7da <_scanf_float+0x3e6>
 800a79a:	9903      	ldr	r1, [sp, #12]
 800a79c:	600a      	str	r2, [r1, #0]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	e9c3 6700 	strd	r6, r7, [r3]
 800a7a4:	68e3      	ldr	r3, [r4, #12]
 800a7a6:	3301      	adds	r3, #1
 800a7a8:	60e3      	str	r3, [r4, #12]
 800a7aa:	e7d9      	b.n	800a760 <_scanf_float+0x36c>
 800a7ac:	9b04      	ldr	r3, [sp, #16]
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d0e4      	beq.n	800a77c <_scanf_float+0x388>
 800a7b2:	9905      	ldr	r1, [sp, #20]
 800a7b4:	230a      	movs	r3, #10
 800a7b6:	3101      	adds	r1, #1
 800a7b8:	4640      	mov	r0, r8
 800a7ba:	f002 fd81 	bl	800d2c0 <_strtol_r>
 800a7be:	9b04      	ldr	r3, [sp, #16]
 800a7c0:	9e05      	ldr	r6, [sp, #20]
 800a7c2:	1ac2      	subs	r2, r0, r3
 800a7c4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800a7c8:	429e      	cmp	r6, r3
 800a7ca:	bf28      	it	cs
 800a7cc:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800a7d0:	4910      	ldr	r1, [pc, #64]	@ (800a814 <_scanf_float+0x420>)
 800a7d2:	4630      	mov	r0, r6
 800a7d4:	f000 f918 	bl	800aa08 <siprintf>
 800a7d8:	e7d0      	b.n	800a77c <_scanf_float+0x388>
 800a7da:	f011 0f04 	tst.w	r1, #4
 800a7de:	9903      	ldr	r1, [sp, #12]
 800a7e0:	600a      	str	r2, [r1, #0]
 800a7e2:	d1dc      	bne.n	800a79e <_scanf_float+0x3aa>
 800a7e4:	681d      	ldr	r5, [r3, #0]
 800a7e6:	4632      	mov	r2, r6
 800a7e8:	463b      	mov	r3, r7
 800a7ea:	4630      	mov	r0, r6
 800a7ec:	4639      	mov	r1, r7
 800a7ee:	f7f6 f9a5 	bl	8000b3c <__aeabi_dcmpun>
 800a7f2:	b128      	cbz	r0, 800a800 <_scanf_float+0x40c>
 800a7f4:	4808      	ldr	r0, [pc, #32]	@ (800a818 <_scanf_float+0x424>)
 800a7f6:	f000 fabd 	bl	800ad74 <nanf>
 800a7fa:	ed85 0a00 	vstr	s0, [r5]
 800a7fe:	e7d1      	b.n	800a7a4 <_scanf_float+0x3b0>
 800a800:	4630      	mov	r0, r6
 800a802:	4639      	mov	r1, r7
 800a804:	f7f6 f9f8 	bl	8000bf8 <__aeabi_d2f>
 800a808:	6028      	str	r0, [r5, #0]
 800a80a:	e7cb      	b.n	800a7a4 <_scanf_float+0x3b0>
 800a80c:	f04f 0900 	mov.w	r9, #0
 800a810:	e629      	b.n	800a466 <_scanf_float+0x72>
 800a812:	bf00      	nop
 800a814:	0800e56c 	.word	0x0800e56c
 800a818:	0800e61d 	.word	0x0800e61d

0800a81c <std>:
 800a81c:	2300      	movs	r3, #0
 800a81e:	b510      	push	{r4, lr}
 800a820:	4604      	mov	r4, r0
 800a822:	e9c0 3300 	strd	r3, r3, [r0]
 800a826:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a82a:	6083      	str	r3, [r0, #8]
 800a82c:	8181      	strh	r1, [r0, #12]
 800a82e:	6643      	str	r3, [r0, #100]	@ 0x64
 800a830:	81c2      	strh	r2, [r0, #14]
 800a832:	6183      	str	r3, [r0, #24]
 800a834:	4619      	mov	r1, r3
 800a836:	2208      	movs	r2, #8
 800a838:	305c      	adds	r0, #92	@ 0x5c
 800a83a:	f000 f948 	bl	800aace <memset>
 800a83e:	4b0d      	ldr	r3, [pc, #52]	@ (800a874 <std+0x58>)
 800a840:	6263      	str	r3, [r4, #36]	@ 0x24
 800a842:	4b0d      	ldr	r3, [pc, #52]	@ (800a878 <std+0x5c>)
 800a844:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a846:	4b0d      	ldr	r3, [pc, #52]	@ (800a87c <std+0x60>)
 800a848:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a84a:	4b0d      	ldr	r3, [pc, #52]	@ (800a880 <std+0x64>)
 800a84c:	6323      	str	r3, [r4, #48]	@ 0x30
 800a84e:	4b0d      	ldr	r3, [pc, #52]	@ (800a884 <std+0x68>)
 800a850:	6224      	str	r4, [r4, #32]
 800a852:	429c      	cmp	r4, r3
 800a854:	d006      	beq.n	800a864 <std+0x48>
 800a856:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a85a:	4294      	cmp	r4, r2
 800a85c:	d002      	beq.n	800a864 <std+0x48>
 800a85e:	33d0      	adds	r3, #208	@ 0xd0
 800a860:	429c      	cmp	r4, r3
 800a862:	d105      	bne.n	800a870 <std+0x54>
 800a864:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a868:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a86c:	f000 ba70 	b.w	800ad50 <__retarget_lock_init_recursive>
 800a870:	bd10      	pop	{r4, pc}
 800a872:	bf00      	nop
 800a874:	0800aa49 	.word	0x0800aa49
 800a878:	0800aa6b 	.word	0x0800aa6b
 800a87c:	0800aaa3 	.word	0x0800aaa3
 800a880:	0800aac7 	.word	0x0800aac7
 800a884:	20004618 	.word	0x20004618

0800a888 <stdio_exit_handler>:
 800a888:	4a02      	ldr	r2, [pc, #8]	@ (800a894 <stdio_exit_handler+0xc>)
 800a88a:	4903      	ldr	r1, [pc, #12]	@ (800a898 <stdio_exit_handler+0x10>)
 800a88c:	4803      	ldr	r0, [pc, #12]	@ (800a89c <stdio_exit_handler+0x14>)
 800a88e:	f000 b869 	b.w	800a964 <_fwalk_sglue>
 800a892:	bf00      	nop
 800a894:	20000010 	.word	0x20000010
 800a898:	0800d67d 	.word	0x0800d67d
 800a89c:	20000020 	.word	0x20000020

0800a8a0 <cleanup_stdio>:
 800a8a0:	6841      	ldr	r1, [r0, #4]
 800a8a2:	4b0c      	ldr	r3, [pc, #48]	@ (800a8d4 <cleanup_stdio+0x34>)
 800a8a4:	4299      	cmp	r1, r3
 800a8a6:	b510      	push	{r4, lr}
 800a8a8:	4604      	mov	r4, r0
 800a8aa:	d001      	beq.n	800a8b0 <cleanup_stdio+0x10>
 800a8ac:	f002 fee6 	bl	800d67c <_fflush_r>
 800a8b0:	68a1      	ldr	r1, [r4, #8]
 800a8b2:	4b09      	ldr	r3, [pc, #36]	@ (800a8d8 <cleanup_stdio+0x38>)
 800a8b4:	4299      	cmp	r1, r3
 800a8b6:	d002      	beq.n	800a8be <cleanup_stdio+0x1e>
 800a8b8:	4620      	mov	r0, r4
 800a8ba:	f002 fedf 	bl	800d67c <_fflush_r>
 800a8be:	68e1      	ldr	r1, [r4, #12]
 800a8c0:	4b06      	ldr	r3, [pc, #24]	@ (800a8dc <cleanup_stdio+0x3c>)
 800a8c2:	4299      	cmp	r1, r3
 800a8c4:	d004      	beq.n	800a8d0 <cleanup_stdio+0x30>
 800a8c6:	4620      	mov	r0, r4
 800a8c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a8cc:	f002 bed6 	b.w	800d67c <_fflush_r>
 800a8d0:	bd10      	pop	{r4, pc}
 800a8d2:	bf00      	nop
 800a8d4:	20004618 	.word	0x20004618
 800a8d8:	20004680 	.word	0x20004680
 800a8dc:	200046e8 	.word	0x200046e8

0800a8e0 <global_stdio_init.part.0>:
 800a8e0:	b510      	push	{r4, lr}
 800a8e2:	4b0b      	ldr	r3, [pc, #44]	@ (800a910 <global_stdio_init.part.0+0x30>)
 800a8e4:	4c0b      	ldr	r4, [pc, #44]	@ (800a914 <global_stdio_init.part.0+0x34>)
 800a8e6:	4a0c      	ldr	r2, [pc, #48]	@ (800a918 <global_stdio_init.part.0+0x38>)
 800a8e8:	601a      	str	r2, [r3, #0]
 800a8ea:	4620      	mov	r0, r4
 800a8ec:	2200      	movs	r2, #0
 800a8ee:	2104      	movs	r1, #4
 800a8f0:	f7ff ff94 	bl	800a81c <std>
 800a8f4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a8f8:	2201      	movs	r2, #1
 800a8fa:	2109      	movs	r1, #9
 800a8fc:	f7ff ff8e 	bl	800a81c <std>
 800a900:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a904:	2202      	movs	r2, #2
 800a906:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a90a:	2112      	movs	r1, #18
 800a90c:	f7ff bf86 	b.w	800a81c <std>
 800a910:	20004750 	.word	0x20004750
 800a914:	20004618 	.word	0x20004618
 800a918:	0800a889 	.word	0x0800a889

0800a91c <__sfp_lock_acquire>:
 800a91c:	4801      	ldr	r0, [pc, #4]	@ (800a924 <__sfp_lock_acquire+0x8>)
 800a91e:	f000 ba18 	b.w	800ad52 <__retarget_lock_acquire_recursive>
 800a922:	bf00      	nop
 800a924:	20004759 	.word	0x20004759

0800a928 <__sfp_lock_release>:
 800a928:	4801      	ldr	r0, [pc, #4]	@ (800a930 <__sfp_lock_release+0x8>)
 800a92a:	f000 ba13 	b.w	800ad54 <__retarget_lock_release_recursive>
 800a92e:	bf00      	nop
 800a930:	20004759 	.word	0x20004759

0800a934 <__sinit>:
 800a934:	b510      	push	{r4, lr}
 800a936:	4604      	mov	r4, r0
 800a938:	f7ff fff0 	bl	800a91c <__sfp_lock_acquire>
 800a93c:	6a23      	ldr	r3, [r4, #32]
 800a93e:	b11b      	cbz	r3, 800a948 <__sinit+0x14>
 800a940:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a944:	f7ff bff0 	b.w	800a928 <__sfp_lock_release>
 800a948:	4b04      	ldr	r3, [pc, #16]	@ (800a95c <__sinit+0x28>)
 800a94a:	6223      	str	r3, [r4, #32]
 800a94c:	4b04      	ldr	r3, [pc, #16]	@ (800a960 <__sinit+0x2c>)
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	2b00      	cmp	r3, #0
 800a952:	d1f5      	bne.n	800a940 <__sinit+0xc>
 800a954:	f7ff ffc4 	bl	800a8e0 <global_stdio_init.part.0>
 800a958:	e7f2      	b.n	800a940 <__sinit+0xc>
 800a95a:	bf00      	nop
 800a95c:	0800a8a1 	.word	0x0800a8a1
 800a960:	20004750 	.word	0x20004750

0800a964 <_fwalk_sglue>:
 800a964:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a968:	4607      	mov	r7, r0
 800a96a:	4688      	mov	r8, r1
 800a96c:	4614      	mov	r4, r2
 800a96e:	2600      	movs	r6, #0
 800a970:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a974:	f1b9 0901 	subs.w	r9, r9, #1
 800a978:	d505      	bpl.n	800a986 <_fwalk_sglue+0x22>
 800a97a:	6824      	ldr	r4, [r4, #0]
 800a97c:	2c00      	cmp	r4, #0
 800a97e:	d1f7      	bne.n	800a970 <_fwalk_sglue+0xc>
 800a980:	4630      	mov	r0, r6
 800a982:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a986:	89ab      	ldrh	r3, [r5, #12]
 800a988:	2b01      	cmp	r3, #1
 800a98a:	d907      	bls.n	800a99c <_fwalk_sglue+0x38>
 800a98c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a990:	3301      	adds	r3, #1
 800a992:	d003      	beq.n	800a99c <_fwalk_sglue+0x38>
 800a994:	4629      	mov	r1, r5
 800a996:	4638      	mov	r0, r7
 800a998:	47c0      	blx	r8
 800a99a:	4306      	orrs	r6, r0
 800a99c:	3568      	adds	r5, #104	@ 0x68
 800a99e:	e7e9      	b.n	800a974 <_fwalk_sglue+0x10>

0800a9a0 <sniprintf>:
 800a9a0:	b40c      	push	{r2, r3}
 800a9a2:	b530      	push	{r4, r5, lr}
 800a9a4:	4b17      	ldr	r3, [pc, #92]	@ (800aa04 <sniprintf+0x64>)
 800a9a6:	1e0c      	subs	r4, r1, #0
 800a9a8:	681d      	ldr	r5, [r3, #0]
 800a9aa:	b09d      	sub	sp, #116	@ 0x74
 800a9ac:	da08      	bge.n	800a9c0 <sniprintf+0x20>
 800a9ae:	238b      	movs	r3, #139	@ 0x8b
 800a9b0:	602b      	str	r3, [r5, #0]
 800a9b2:	f04f 30ff 	mov.w	r0, #4294967295
 800a9b6:	b01d      	add	sp, #116	@ 0x74
 800a9b8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a9bc:	b002      	add	sp, #8
 800a9be:	4770      	bx	lr
 800a9c0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a9c4:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a9c8:	bf14      	ite	ne
 800a9ca:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a9ce:	4623      	moveq	r3, r4
 800a9d0:	9304      	str	r3, [sp, #16]
 800a9d2:	9307      	str	r3, [sp, #28]
 800a9d4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a9d8:	9002      	str	r0, [sp, #8]
 800a9da:	9006      	str	r0, [sp, #24]
 800a9dc:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a9e0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a9e2:	ab21      	add	r3, sp, #132	@ 0x84
 800a9e4:	a902      	add	r1, sp, #8
 800a9e6:	4628      	mov	r0, r5
 800a9e8:	9301      	str	r3, [sp, #4]
 800a9ea:	f002 fcc7 	bl	800d37c <_svfiprintf_r>
 800a9ee:	1c43      	adds	r3, r0, #1
 800a9f0:	bfbc      	itt	lt
 800a9f2:	238b      	movlt	r3, #139	@ 0x8b
 800a9f4:	602b      	strlt	r3, [r5, #0]
 800a9f6:	2c00      	cmp	r4, #0
 800a9f8:	d0dd      	beq.n	800a9b6 <sniprintf+0x16>
 800a9fa:	9b02      	ldr	r3, [sp, #8]
 800a9fc:	2200      	movs	r2, #0
 800a9fe:	701a      	strb	r2, [r3, #0]
 800aa00:	e7d9      	b.n	800a9b6 <sniprintf+0x16>
 800aa02:	bf00      	nop
 800aa04:	2000001c 	.word	0x2000001c

0800aa08 <siprintf>:
 800aa08:	b40e      	push	{r1, r2, r3}
 800aa0a:	b500      	push	{lr}
 800aa0c:	b09c      	sub	sp, #112	@ 0x70
 800aa0e:	ab1d      	add	r3, sp, #116	@ 0x74
 800aa10:	9002      	str	r0, [sp, #8]
 800aa12:	9006      	str	r0, [sp, #24]
 800aa14:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800aa18:	4809      	ldr	r0, [pc, #36]	@ (800aa40 <siprintf+0x38>)
 800aa1a:	9107      	str	r1, [sp, #28]
 800aa1c:	9104      	str	r1, [sp, #16]
 800aa1e:	4909      	ldr	r1, [pc, #36]	@ (800aa44 <siprintf+0x3c>)
 800aa20:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa24:	9105      	str	r1, [sp, #20]
 800aa26:	6800      	ldr	r0, [r0, #0]
 800aa28:	9301      	str	r3, [sp, #4]
 800aa2a:	a902      	add	r1, sp, #8
 800aa2c:	f002 fca6 	bl	800d37c <_svfiprintf_r>
 800aa30:	9b02      	ldr	r3, [sp, #8]
 800aa32:	2200      	movs	r2, #0
 800aa34:	701a      	strb	r2, [r3, #0]
 800aa36:	b01c      	add	sp, #112	@ 0x70
 800aa38:	f85d eb04 	ldr.w	lr, [sp], #4
 800aa3c:	b003      	add	sp, #12
 800aa3e:	4770      	bx	lr
 800aa40:	2000001c 	.word	0x2000001c
 800aa44:	ffff0208 	.word	0xffff0208

0800aa48 <__sread>:
 800aa48:	b510      	push	{r4, lr}
 800aa4a:	460c      	mov	r4, r1
 800aa4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa50:	f000 f930 	bl	800acb4 <_read_r>
 800aa54:	2800      	cmp	r0, #0
 800aa56:	bfab      	itete	ge
 800aa58:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800aa5a:	89a3      	ldrhlt	r3, [r4, #12]
 800aa5c:	181b      	addge	r3, r3, r0
 800aa5e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800aa62:	bfac      	ite	ge
 800aa64:	6563      	strge	r3, [r4, #84]	@ 0x54
 800aa66:	81a3      	strhlt	r3, [r4, #12]
 800aa68:	bd10      	pop	{r4, pc}

0800aa6a <__swrite>:
 800aa6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa6e:	461f      	mov	r7, r3
 800aa70:	898b      	ldrh	r3, [r1, #12]
 800aa72:	05db      	lsls	r3, r3, #23
 800aa74:	4605      	mov	r5, r0
 800aa76:	460c      	mov	r4, r1
 800aa78:	4616      	mov	r6, r2
 800aa7a:	d505      	bpl.n	800aa88 <__swrite+0x1e>
 800aa7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa80:	2302      	movs	r3, #2
 800aa82:	2200      	movs	r2, #0
 800aa84:	f000 f904 	bl	800ac90 <_lseek_r>
 800aa88:	89a3      	ldrh	r3, [r4, #12]
 800aa8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa8e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800aa92:	81a3      	strh	r3, [r4, #12]
 800aa94:	4632      	mov	r2, r6
 800aa96:	463b      	mov	r3, r7
 800aa98:	4628      	mov	r0, r5
 800aa9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aa9e:	f000 b91b 	b.w	800acd8 <_write_r>

0800aaa2 <__sseek>:
 800aaa2:	b510      	push	{r4, lr}
 800aaa4:	460c      	mov	r4, r1
 800aaa6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aaaa:	f000 f8f1 	bl	800ac90 <_lseek_r>
 800aaae:	1c43      	adds	r3, r0, #1
 800aab0:	89a3      	ldrh	r3, [r4, #12]
 800aab2:	bf15      	itete	ne
 800aab4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800aab6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800aaba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800aabe:	81a3      	strheq	r3, [r4, #12]
 800aac0:	bf18      	it	ne
 800aac2:	81a3      	strhne	r3, [r4, #12]
 800aac4:	bd10      	pop	{r4, pc}

0800aac6 <__sclose>:
 800aac6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aaca:	f000 b87b 	b.w	800abc4 <_close_r>

0800aace <memset>:
 800aace:	4402      	add	r2, r0
 800aad0:	4603      	mov	r3, r0
 800aad2:	4293      	cmp	r3, r2
 800aad4:	d100      	bne.n	800aad8 <memset+0xa>
 800aad6:	4770      	bx	lr
 800aad8:	f803 1b01 	strb.w	r1, [r3], #1
 800aadc:	e7f9      	b.n	800aad2 <memset+0x4>

0800aade <strncpy>:
 800aade:	b510      	push	{r4, lr}
 800aae0:	3901      	subs	r1, #1
 800aae2:	4603      	mov	r3, r0
 800aae4:	b132      	cbz	r2, 800aaf4 <strncpy+0x16>
 800aae6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800aaea:	f803 4b01 	strb.w	r4, [r3], #1
 800aaee:	3a01      	subs	r2, #1
 800aaf0:	2c00      	cmp	r4, #0
 800aaf2:	d1f7      	bne.n	800aae4 <strncpy+0x6>
 800aaf4:	441a      	add	r2, r3
 800aaf6:	2100      	movs	r1, #0
 800aaf8:	4293      	cmp	r3, r2
 800aafa:	d100      	bne.n	800aafe <strncpy+0x20>
 800aafc:	bd10      	pop	{r4, pc}
 800aafe:	f803 1b01 	strb.w	r1, [r3], #1
 800ab02:	e7f9      	b.n	800aaf8 <strncpy+0x1a>

0800ab04 <strtok>:
 800ab04:	4b16      	ldr	r3, [pc, #88]	@ (800ab60 <strtok+0x5c>)
 800ab06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab0a:	681f      	ldr	r7, [r3, #0]
 800ab0c:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800ab0e:	4605      	mov	r5, r0
 800ab10:	460e      	mov	r6, r1
 800ab12:	b9ec      	cbnz	r4, 800ab50 <strtok+0x4c>
 800ab14:	2050      	movs	r0, #80	@ 0x50
 800ab16:	f000 ffe9 	bl	800baec <malloc>
 800ab1a:	4602      	mov	r2, r0
 800ab1c:	6478      	str	r0, [r7, #68]	@ 0x44
 800ab1e:	b920      	cbnz	r0, 800ab2a <strtok+0x26>
 800ab20:	4b10      	ldr	r3, [pc, #64]	@ (800ab64 <strtok+0x60>)
 800ab22:	4811      	ldr	r0, [pc, #68]	@ (800ab68 <strtok+0x64>)
 800ab24:	215b      	movs	r1, #91	@ 0x5b
 800ab26:	f000 f92b 	bl	800ad80 <__assert_func>
 800ab2a:	e9c0 4400 	strd	r4, r4, [r0]
 800ab2e:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800ab32:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800ab36:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800ab3a:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800ab3e:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800ab42:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800ab46:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800ab4a:	6184      	str	r4, [r0, #24]
 800ab4c:	7704      	strb	r4, [r0, #28]
 800ab4e:	6244      	str	r4, [r0, #36]	@ 0x24
 800ab50:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ab52:	4631      	mov	r1, r6
 800ab54:	4628      	mov	r0, r5
 800ab56:	2301      	movs	r3, #1
 800ab58:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ab5c:	f000 b806 	b.w	800ab6c <__strtok_r>
 800ab60:	2000001c 	.word	0x2000001c
 800ab64:	0800e571 	.word	0x0800e571
 800ab68:	0800e588 	.word	0x0800e588

0800ab6c <__strtok_r>:
 800ab6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab6e:	4604      	mov	r4, r0
 800ab70:	b908      	cbnz	r0, 800ab76 <__strtok_r+0xa>
 800ab72:	6814      	ldr	r4, [r2, #0]
 800ab74:	b144      	cbz	r4, 800ab88 <__strtok_r+0x1c>
 800ab76:	4620      	mov	r0, r4
 800ab78:	f814 5b01 	ldrb.w	r5, [r4], #1
 800ab7c:	460f      	mov	r7, r1
 800ab7e:	f817 6b01 	ldrb.w	r6, [r7], #1
 800ab82:	b91e      	cbnz	r6, 800ab8c <__strtok_r+0x20>
 800ab84:	b965      	cbnz	r5, 800aba0 <__strtok_r+0x34>
 800ab86:	6015      	str	r5, [r2, #0]
 800ab88:	2000      	movs	r0, #0
 800ab8a:	e005      	b.n	800ab98 <__strtok_r+0x2c>
 800ab8c:	42b5      	cmp	r5, r6
 800ab8e:	d1f6      	bne.n	800ab7e <__strtok_r+0x12>
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d1f0      	bne.n	800ab76 <__strtok_r+0xa>
 800ab94:	6014      	str	r4, [r2, #0]
 800ab96:	7003      	strb	r3, [r0, #0]
 800ab98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab9a:	461c      	mov	r4, r3
 800ab9c:	e00c      	b.n	800abb8 <__strtok_r+0x4c>
 800ab9e:	b915      	cbnz	r5, 800aba6 <__strtok_r+0x3a>
 800aba0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800aba4:	460e      	mov	r6, r1
 800aba6:	f816 5b01 	ldrb.w	r5, [r6], #1
 800abaa:	42ab      	cmp	r3, r5
 800abac:	d1f7      	bne.n	800ab9e <__strtok_r+0x32>
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d0f3      	beq.n	800ab9a <__strtok_r+0x2e>
 800abb2:	2300      	movs	r3, #0
 800abb4:	f804 3c01 	strb.w	r3, [r4, #-1]
 800abb8:	6014      	str	r4, [r2, #0]
 800abba:	e7ed      	b.n	800ab98 <__strtok_r+0x2c>

0800abbc <_localeconv_r>:
 800abbc:	4800      	ldr	r0, [pc, #0]	@ (800abc0 <_localeconv_r+0x4>)
 800abbe:	4770      	bx	lr
 800abc0:	2000015c 	.word	0x2000015c

0800abc4 <_close_r>:
 800abc4:	b538      	push	{r3, r4, r5, lr}
 800abc6:	4d06      	ldr	r5, [pc, #24]	@ (800abe0 <_close_r+0x1c>)
 800abc8:	2300      	movs	r3, #0
 800abca:	4604      	mov	r4, r0
 800abcc:	4608      	mov	r0, r1
 800abce:	602b      	str	r3, [r5, #0]
 800abd0:	f7f7 fbee 	bl	80023b0 <_close>
 800abd4:	1c43      	adds	r3, r0, #1
 800abd6:	d102      	bne.n	800abde <_close_r+0x1a>
 800abd8:	682b      	ldr	r3, [r5, #0]
 800abda:	b103      	cbz	r3, 800abde <_close_r+0x1a>
 800abdc:	6023      	str	r3, [r4, #0]
 800abde:	bd38      	pop	{r3, r4, r5, pc}
 800abe0:	20004754 	.word	0x20004754

0800abe4 <_reclaim_reent>:
 800abe4:	4b29      	ldr	r3, [pc, #164]	@ (800ac8c <_reclaim_reent+0xa8>)
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	4283      	cmp	r3, r0
 800abea:	b570      	push	{r4, r5, r6, lr}
 800abec:	4604      	mov	r4, r0
 800abee:	d04b      	beq.n	800ac88 <_reclaim_reent+0xa4>
 800abf0:	69c3      	ldr	r3, [r0, #28]
 800abf2:	b1ab      	cbz	r3, 800ac20 <_reclaim_reent+0x3c>
 800abf4:	68db      	ldr	r3, [r3, #12]
 800abf6:	b16b      	cbz	r3, 800ac14 <_reclaim_reent+0x30>
 800abf8:	2500      	movs	r5, #0
 800abfa:	69e3      	ldr	r3, [r4, #28]
 800abfc:	68db      	ldr	r3, [r3, #12]
 800abfe:	5959      	ldr	r1, [r3, r5]
 800ac00:	2900      	cmp	r1, #0
 800ac02:	d13b      	bne.n	800ac7c <_reclaim_reent+0x98>
 800ac04:	3504      	adds	r5, #4
 800ac06:	2d80      	cmp	r5, #128	@ 0x80
 800ac08:	d1f7      	bne.n	800abfa <_reclaim_reent+0x16>
 800ac0a:	69e3      	ldr	r3, [r4, #28]
 800ac0c:	4620      	mov	r0, r4
 800ac0e:	68d9      	ldr	r1, [r3, #12]
 800ac10:	f000 ff22 	bl	800ba58 <_free_r>
 800ac14:	69e3      	ldr	r3, [r4, #28]
 800ac16:	6819      	ldr	r1, [r3, #0]
 800ac18:	b111      	cbz	r1, 800ac20 <_reclaim_reent+0x3c>
 800ac1a:	4620      	mov	r0, r4
 800ac1c:	f000 ff1c 	bl	800ba58 <_free_r>
 800ac20:	6961      	ldr	r1, [r4, #20]
 800ac22:	b111      	cbz	r1, 800ac2a <_reclaim_reent+0x46>
 800ac24:	4620      	mov	r0, r4
 800ac26:	f000 ff17 	bl	800ba58 <_free_r>
 800ac2a:	69e1      	ldr	r1, [r4, #28]
 800ac2c:	b111      	cbz	r1, 800ac34 <_reclaim_reent+0x50>
 800ac2e:	4620      	mov	r0, r4
 800ac30:	f000 ff12 	bl	800ba58 <_free_r>
 800ac34:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800ac36:	b111      	cbz	r1, 800ac3e <_reclaim_reent+0x5a>
 800ac38:	4620      	mov	r0, r4
 800ac3a:	f000 ff0d 	bl	800ba58 <_free_r>
 800ac3e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ac40:	b111      	cbz	r1, 800ac48 <_reclaim_reent+0x64>
 800ac42:	4620      	mov	r0, r4
 800ac44:	f000 ff08 	bl	800ba58 <_free_r>
 800ac48:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800ac4a:	b111      	cbz	r1, 800ac52 <_reclaim_reent+0x6e>
 800ac4c:	4620      	mov	r0, r4
 800ac4e:	f000 ff03 	bl	800ba58 <_free_r>
 800ac52:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800ac54:	b111      	cbz	r1, 800ac5c <_reclaim_reent+0x78>
 800ac56:	4620      	mov	r0, r4
 800ac58:	f000 fefe 	bl	800ba58 <_free_r>
 800ac5c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800ac5e:	b111      	cbz	r1, 800ac66 <_reclaim_reent+0x82>
 800ac60:	4620      	mov	r0, r4
 800ac62:	f000 fef9 	bl	800ba58 <_free_r>
 800ac66:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800ac68:	b111      	cbz	r1, 800ac70 <_reclaim_reent+0x8c>
 800ac6a:	4620      	mov	r0, r4
 800ac6c:	f000 fef4 	bl	800ba58 <_free_r>
 800ac70:	6a23      	ldr	r3, [r4, #32]
 800ac72:	b14b      	cbz	r3, 800ac88 <_reclaim_reent+0xa4>
 800ac74:	4620      	mov	r0, r4
 800ac76:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ac7a:	4718      	bx	r3
 800ac7c:	680e      	ldr	r6, [r1, #0]
 800ac7e:	4620      	mov	r0, r4
 800ac80:	f000 feea 	bl	800ba58 <_free_r>
 800ac84:	4631      	mov	r1, r6
 800ac86:	e7bb      	b.n	800ac00 <_reclaim_reent+0x1c>
 800ac88:	bd70      	pop	{r4, r5, r6, pc}
 800ac8a:	bf00      	nop
 800ac8c:	2000001c 	.word	0x2000001c

0800ac90 <_lseek_r>:
 800ac90:	b538      	push	{r3, r4, r5, lr}
 800ac92:	4d07      	ldr	r5, [pc, #28]	@ (800acb0 <_lseek_r+0x20>)
 800ac94:	4604      	mov	r4, r0
 800ac96:	4608      	mov	r0, r1
 800ac98:	4611      	mov	r1, r2
 800ac9a:	2200      	movs	r2, #0
 800ac9c:	602a      	str	r2, [r5, #0]
 800ac9e:	461a      	mov	r2, r3
 800aca0:	f7f7 fbad 	bl	80023fe <_lseek>
 800aca4:	1c43      	adds	r3, r0, #1
 800aca6:	d102      	bne.n	800acae <_lseek_r+0x1e>
 800aca8:	682b      	ldr	r3, [r5, #0]
 800acaa:	b103      	cbz	r3, 800acae <_lseek_r+0x1e>
 800acac:	6023      	str	r3, [r4, #0]
 800acae:	bd38      	pop	{r3, r4, r5, pc}
 800acb0:	20004754 	.word	0x20004754

0800acb4 <_read_r>:
 800acb4:	b538      	push	{r3, r4, r5, lr}
 800acb6:	4d07      	ldr	r5, [pc, #28]	@ (800acd4 <_read_r+0x20>)
 800acb8:	4604      	mov	r4, r0
 800acba:	4608      	mov	r0, r1
 800acbc:	4611      	mov	r1, r2
 800acbe:	2200      	movs	r2, #0
 800acc0:	602a      	str	r2, [r5, #0]
 800acc2:	461a      	mov	r2, r3
 800acc4:	f7f7 fb3b 	bl	800233e <_read>
 800acc8:	1c43      	adds	r3, r0, #1
 800acca:	d102      	bne.n	800acd2 <_read_r+0x1e>
 800accc:	682b      	ldr	r3, [r5, #0]
 800acce:	b103      	cbz	r3, 800acd2 <_read_r+0x1e>
 800acd0:	6023      	str	r3, [r4, #0]
 800acd2:	bd38      	pop	{r3, r4, r5, pc}
 800acd4:	20004754 	.word	0x20004754

0800acd8 <_write_r>:
 800acd8:	b538      	push	{r3, r4, r5, lr}
 800acda:	4d07      	ldr	r5, [pc, #28]	@ (800acf8 <_write_r+0x20>)
 800acdc:	4604      	mov	r4, r0
 800acde:	4608      	mov	r0, r1
 800ace0:	4611      	mov	r1, r2
 800ace2:	2200      	movs	r2, #0
 800ace4:	602a      	str	r2, [r5, #0]
 800ace6:	461a      	mov	r2, r3
 800ace8:	f7f7 fb46 	bl	8002378 <_write>
 800acec:	1c43      	adds	r3, r0, #1
 800acee:	d102      	bne.n	800acf6 <_write_r+0x1e>
 800acf0:	682b      	ldr	r3, [r5, #0]
 800acf2:	b103      	cbz	r3, 800acf6 <_write_r+0x1e>
 800acf4:	6023      	str	r3, [r4, #0]
 800acf6:	bd38      	pop	{r3, r4, r5, pc}
 800acf8:	20004754 	.word	0x20004754

0800acfc <__errno>:
 800acfc:	4b01      	ldr	r3, [pc, #4]	@ (800ad04 <__errno+0x8>)
 800acfe:	6818      	ldr	r0, [r3, #0]
 800ad00:	4770      	bx	lr
 800ad02:	bf00      	nop
 800ad04:	2000001c 	.word	0x2000001c

0800ad08 <__libc_init_array>:
 800ad08:	b570      	push	{r4, r5, r6, lr}
 800ad0a:	4d0d      	ldr	r5, [pc, #52]	@ (800ad40 <__libc_init_array+0x38>)
 800ad0c:	4c0d      	ldr	r4, [pc, #52]	@ (800ad44 <__libc_init_array+0x3c>)
 800ad0e:	1b64      	subs	r4, r4, r5
 800ad10:	10a4      	asrs	r4, r4, #2
 800ad12:	2600      	movs	r6, #0
 800ad14:	42a6      	cmp	r6, r4
 800ad16:	d109      	bne.n	800ad2c <__libc_init_array+0x24>
 800ad18:	4d0b      	ldr	r5, [pc, #44]	@ (800ad48 <__libc_init_array+0x40>)
 800ad1a:	4c0c      	ldr	r4, [pc, #48]	@ (800ad4c <__libc_init_array+0x44>)
 800ad1c:	f003 fb72 	bl	800e404 <_init>
 800ad20:	1b64      	subs	r4, r4, r5
 800ad22:	10a4      	asrs	r4, r4, #2
 800ad24:	2600      	movs	r6, #0
 800ad26:	42a6      	cmp	r6, r4
 800ad28:	d105      	bne.n	800ad36 <__libc_init_array+0x2e>
 800ad2a:	bd70      	pop	{r4, r5, r6, pc}
 800ad2c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad30:	4798      	blx	r3
 800ad32:	3601      	adds	r6, #1
 800ad34:	e7ee      	b.n	800ad14 <__libc_init_array+0xc>
 800ad36:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad3a:	4798      	blx	r3
 800ad3c:	3601      	adds	r6, #1
 800ad3e:	e7f2      	b.n	800ad26 <__libc_init_array+0x1e>
 800ad40:	0800e9cc 	.word	0x0800e9cc
 800ad44:	0800e9cc 	.word	0x0800e9cc
 800ad48:	0800e9cc 	.word	0x0800e9cc
 800ad4c:	0800e9d0 	.word	0x0800e9d0

0800ad50 <__retarget_lock_init_recursive>:
 800ad50:	4770      	bx	lr

0800ad52 <__retarget_lock_acquire_recursive>:
 800ad52:	4770      	bx	lr

0800ad54 <__retarget_lock_release_recursive>:
 800ad54:	4770      	bx	lr

0800ad56 <memcpy>:
 800ad56:	440a      	add	r2, r1
 800ad58:	4291      	cmp	r1, r2
 800ad5a:	f100 33ff 	add.w	r3, r0, #4294967295
 800ad5e:	d100      	bne.n	800ad62 <memcpy+0xc>
 800ad60:	4770      	bx	lr
 800ad62:	b510      	push	{r4, lr}
 800ad64:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad68:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ad6c:	4291      	cmp	r1, r2
 800ad6e:	d1f9      	bne.n	800ad64 <memcpy+0xe>
 800ad70:	bd10      	pop	{r4, pc}
	...

0800ad74 <nanf>:
 800ad74:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800ad7c <nanf+0x8>
 800ad78:	4770      	bx	lr
 800ad7a:	bf00      	nop
 800ad7c:	7fc00000 	.word	0x7fc00000

0800ad80 <__assert_func>:
 800ad80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ad82:	4614      	mov	r4, r2
 800ad84:	461a      	mov	r2, r3
 800ad86:	4b09      	ldr	r3, [pc, #36]	@ (800adac <__assert_func+0x2c>)
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	4605      	mov	r5, r0
 800ad8c:	68d8      	ldr	r0, [r3, #12]
 800ad8e:	b954      	cbnz	r4, 800ada6 <__assert_func+0x26>
 800ad90:	4b07      	ldr	r3, [pc, #28]	@ (800adb0 <__assert_func+0x30>)
 800ad92:	461c      	mov	r4, r3
 800ad94:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ad98:	9100      	str	r1, [sp, #0]
 800ad9a:	462b      	mov	r3, r5
 800ad9c:	4905      	ldr	r1, [pc, #20]	@ (800adb4 <__assert_func+0x34>)
 800ad9e:	f002 fc95 	bl	800d6cc <fiprintf>
 800ada2:	f002 fce9 	bl	800d778 <abort>
 800ada6:	4b04      	ldr	r3, [pc, #16]	@ (800adb8 <__assert_func+0x38>)
 800ada8:	e7f4      	b.n	800ad94 <__assert_func+0x14>
 800adaa:	bf00      	nop
 800adac:	2000001c 	.word	0x2000001c
 800adb0:	0800e61d 	.word	0x0800e61d
 800adb4:	0800e5ef 	.word	0x0800e5ef
 800adb8:	0800e5e2 	.word	0x0800e5e2

0800adbc <quorem>:
 800adbc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adc0:	6903      	ldr	r3, [r0, #16]
 800adc2:	690c      	ldr	r4, [r1, #16]
 800adc4:	42a3      	cmp	r3, r4
 800adc6:	4607      	mov	r7, r0
 800adc8:	db7e      	blt.n	800aec8 <quorem+0x10c>
 800adca:	3c01      	subs	r4, #1
 800adcc:	f101 0814 	add.w	r8, r1, #20
 800add0:	00a3      	lsls	r3, r4, #2
 800add2:	f100 0514 	add.w	r5, r0, #20
 800add6:	9300      	str	r3, [sp, #0]
 800add8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800addc:	9301      	str	r3, [sp, #4]
 800adde:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ade2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ade6:	3301      	adds	r3, #1
 800ade8:	429a      	cmp	r2, r3
 800adea:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800adee:	fbb2 f6f3 	udiv	r6, r2, r3
 800adf2:	d32e      	bcc.n	800ae52 <quorem+0x96>
 800adf4:	f04f 0a00 	mov.w	sl, #0
 800adf8:	46c4      	mov	ip, r8
 800adfa:	46ae      	mov	lr, r5
 800adfc:	46d3      	mov	fp, sl
 800adfe:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ae02:	b298      	uxth	r0, r3
 800ae04:	fb06 a000 	mla	r0, r6, r0, sl
 800ae08:	0c02      	lsrs	r2, r0, #16
 800ae0a:	0c1b      	lsrs	r3, r3, #16
 800ae0c:	fb06 2303 	mla	r3, r6, r3, r2
 800ae10:	f8de 2000 	ldr.w	r2, [lr]
 800ae14:	b280      	uxth	r0, r0
 800ae16:	b292      	uxth	r2, r2
 800ae18:	1a12      	subs	r2, r2, r0
 800ae1a:	445a      	add	r2, fp
 800ae1c:	f8de 0000 	ldr.w	r0, [lr]
 800ae20:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ae24:	b29b      	uxth	r3, r3
 800ae26:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ae2a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ae2e:	b292      	uxth	r2, r2
 800ae30:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ae34:	45e1      	cmp	r9, ip
 800ae36:	f84e 2b04 	str.w	r2, [lr], #4
 800ae3a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ae3e:	d2de      	bcs.n	800adfe <quorem+0x42>
 800ae40:	9b00      	ldr	r3, [sp, #0]
 800ae42:	58eb      	ldr	r3, [r5, r3]
 800ae44:	b92b      	cbnz	r3, 800ae52 <quorem+0x96>
 800ae46:	9b01      	ldr	r3, [sp, #4]
 800ae48:	3b04      	subs	r3, #4
 800ae4a:	429d      	cmp	r5, r3
 800ae4c:	461a      	mov	r2, r3
 800ae4e:	d32f      	bcc.n	800aeb0 <quorem+0xf4>
 800ae50:	613c      	str	r4, [r7, #16]
 800ae52:	4638      	mov	r0, r7
 800ae54:	f001 f9c4 	bl	800c1e0 <__mcmp>
 800ae58:	2800      	cmp	r0, #0
 800ae5a:	db25      	blt.n	800aea8 <quorem+0xec>
 800ae5c:	4629      	mov	r1, r5
 800ae5e:	2000      	movs	r0, #0
 800ae60:	f858 2b04 	ldr.w	r2, [r8], #4
 800ae64:	f8d1 c000 	ldr.w	ip, [r1]
 800ae68:	fa1f fe82 	uxth.w	lr, r2
 800ae6c:	fa1f f38c 	uxth.w	r3, ip
 800ae70:	eba3 030e 	sub.w	r3, r3, lr
 800ae74:	4403      	add	r3, r0
 800ae76:	0c12      	lsrs	r2, r2, #16
 800ae78:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ae7c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ae80:	b29b      	uxth	r3, r3
 800ae82:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ae86:	45c1      	cmp	r9, r8
 800ae88:	f841 3b04 	str.w	r3, [r1], #4
 800ae8c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ae90:	d2e6      	bcs.n	800ae60 <quorem+0xa4>
 800ae92:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ae96:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ae9a:	b922      	cbnz	r2, 800aea6 <quorem+0xea>
 800ae9c:	3b04      	subs	r3, #4
 800ae9e:	429d      	cmp	r5, r3
 800aea0:	461a      	mov	r2, r3
 800aea2:	d30b      	bcc.n	800aebc <quorem+0x100>
 800aea4:	613c      	str	r4, [r7, #16]
 800aea6:	3601      	adds	r6, #1
 800aea8:	4630      	mov	r0, r6
 800aeaa:	b003      	add	sp, #12
 800aeac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aeb0:	6812      	ldr	r2, [r2, #0]
 800aeb2:	3b04      	subs	r3, #4
 800aeb4:	2a00      	cmp	r2, #0
 800aeb6:	d1cb      	bne.n	800ae50 <quorem+0x94>
 800aeb8:	3c01      	subs	r4, #1
 800aeba:	e7c6      	b.n	800ae4a <quorem+0x8e>
 800aebc:	6812      	ldr	r2, [r2, #0]
 800aebe:	3b04      	subs	r3, #4
 800aec0:	2a00      	cmp	r2, #0
 800aec2:	d1ef      	bne.n	800aea4 <quorem+0xe8>
 800aec4:	3c01      	subs	r4, #1
 800aec6:	e7ea      	b.n	800ae9e <quorem+0xe2>
 800aec8:	2000      	movs	r0, #0
 800aeca:	e7ee      	b.n	800aeaa <quorem+0xee>
 800aecc:	0000      	movs	r0, r0
	...

0800aed0 <_dtoa_r>:
 800aed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aed4:	69c7      	ldr	r7, [r0, #28]
 800aed6:	b099      	sub	sp, #100	@ 0x64
 800aed8:	ed8d 0b02 	vstr	d0, [sp, #8]
 800aedc:	ec55 4b10 	vmov	r4, r5, d0
 800aee0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800aee2:	9109      	str	r1, [sp, #36]	@ 0x24
 800aee4:	4683      	mov	fp, r0
 800aee6:	920e      	str	r2, [sp, #56]	@ 0x38
 800aee8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800aeea:	b97f      	cbnz	r7, 800af0c <_dtoa_r+0x3c>
 800aeec:	2010      	movs	r0, #16
 800aeee:	f000 fdfd 	bl	800baec <malloc>
 800aef2:	4602      	mov	r2, r0
 800aef4:	f8cb 001c 	str.w	r0, [fp, #28]
 800aef8:	b920      	cbnz	r0, 800af04 <_dtoa_r+0x34>
 800aefa:	4ba7      	ldr	r3, [pc, #668]	@ (800b198 <_dtoa_r+0x2c8>)
 800aefc:	21ef      	movs	r1, #239	@ 0xef
 800aefe:	48a7      	ldr	r0, [pc, #668]	@ (800b19c <_dtoa_r+0x2cc>)
 800af00:	f7ff ff3e 	bl	800ad80 <__assert_func>
 800af04:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800af08:	6007      	str	r7, [r0, #0]
 800af0a:	60c7      	str	r7, [r0, #12]
 800af0c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800af10:	6819      	ldr	r1, [r3, #0]
 800af12:	b159      	cbz	r1, 800af2c <_dtoa_r+0x5c>
 800af14:	685a      	ldr	r2, [r3, #4]
 800af16:	604a      	str	r2, [r1, #4]
 800af18:	2301      	movs	r3, #1
 800af1a:	4093      	lsls	r3, r2
 800af1c:	608b      	str	r3, [r1, #8]
 800af1e:	4658      	mov	r0, fp
 800af20:	f000 feda 	bl	800bcd8 <_Bfree>
 800af24:	f8db 301c 	ldr.w	r3, [fp, #28]
 800af28:	2200      	movs	r2, #0
 800af2a:	601a      	str	r2, [r3, #0]
 800af2c:	1e2b      	subs	r3, r5, #0
 800af2e:	bfb9      	ittee	lt
 800af30:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800af34:	9303      	strlt	r3, [sp, #12]
 800af36:	2300      	movge	r3, #0
 800af38:	6033      	strge	r3, [r6, #0]
 800af3a:	9f03      	ldr	r7, [sp, #12]
 800af3c:	4b98      	ldr	r3, [pc, #608]	@ (800b1a0 <_dtoa_r+0x2d0>)
 800af3e:	bfbc      	itt	lt
 800af40:	2201      	movlt	r2, #1
 800af42:	6032      	strlt	r2, [r6, #0]
 800af44:	43bb      	bics	r3, r7
 800af46:	d112      	bne.n	800af6e <_dtoa_r+0x9e>
 800af48:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800af4a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800af4e:	6013      	str	r3, [r2, #0]
 800af50:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800af54:	4323      	orrs	r3, r4
 800af56:	f000 854d 	beq.w	800b9f4 <_dtoa_r+0xb24>
 800af5a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800af5c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800b1b4 <_dtoa_r+0x2e4>
 800af60:	2b00      	cmp	r3, #0
 800af62:	f000 854f 	beq.w	800ba04 <_dtoa_r+0xb34>
 800af66:	f10a 0303 	add.w	r3, sl, #3
 800af6a:	f000 bd49 	b.w	800ba00 <_dtoa_r+0xb30>
 800af6e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800af72:	2200      	movs	r2, #0
 800af74:	ec51 0b17 	vmov	r0, r1, d7
 800af78:	2300      	movs	r3, #0
 800af7a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800af7e:	f7f5 fdab 	bl	8000ad8 <__aeabi_dcmpeq>
 800af82:	4680      	mov	r8, r0
 800af84:	b158      	cbz	r0, 800af9e <_dtoa_r+0xce>
 800af86:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800af88:	2301      	movs	r3, #1
 800af8a:	6013      	str	r3, [r2, #0]
 800af8c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800af8e:	b113      	cbz	r3, 800af96 <_dtoa_r+0xc6>
 800af90:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800af92:	4b84      	ldr	r3, [pc, #528]	@ (800b1a4 <_dtoa_r+0x2d4>)
 800af94:	6013      	str	r3, [r2, #0]
 800af96:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800b1b8 <_dtoa_r+0x2e8>
 800af9a:	f000 bd33 	b.w	800ba04 <_dtoa_r+0xb34>
 800af9e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800afa2:	aa16      	add	r2, sp, #88	@ 0x58
 800afa4:	a917      	add	r1, sp, #92	@ 0x5c
 800afa6:	4658      	mov	r0, fp
 800afa8:	f001 fa3a 	bl	800c420 <__d2b>
 800afac:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800afb0:	4681      	mov	r9, r0
 800afb2:	2e00      	cmp	r6, #0
 800afb4:	d077      	beq.n	800b0a6 <_dtoa_r+0x1d6>
 800afb6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800afb8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800afbc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800afc0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800afc4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800afc8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800afcc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800afd0:	4619      	mov	r1, r3
 800afd2:	2200      	movs	r2, #0
 800afd4:	4b74      	ldr	r3, [pc, #464]	@ (800b1a8 <_dtoa_r+0x2d8>)
 800afd6:	f7f5 f95f 	bl	8000298 <__aeabi_dsub>
 800afda:	a369      	add	r3, pc, #420	@ (adr r3, 800b180 <_dtoa_r+0x2b0>)
 800afdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afe0:	f7f5 fb12 	bl	8000608 <__aeabi_dmul>
 800afe4:	a368      	add	r3, pc, #416	@ (adr r3, 800b188 <_dtoa_r+0x2b8>)
 800afe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afea:	f7f5 f957 	bl	800029c <__adddf3>
 800afee:	4604      	mov	r4, r0
 800aff0:	4630      	mov	r0, r6
 800aff2:	460d      	mov	r5, r1
 800aff4:	f7f5 fa9e 	bl	8000534 <__aeabi_i2d>
 800aff8:	a365      	add	r3, pc, #404	@ (adr r3, 800b190 <_dtoa_r+0x2c0>)
 800affa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800affe:	f7f5 fb03 	bl	8000608 <__aeabi_dmul>
 800b002:	4602      	mov	r2, r0
 800b004:	460b      	mov	r3, r1
 800b006:	4620      	mov	r0, r4
 800b008:	4629      	mov	r1, r5
 800b00a:	f7f5 f947 	bl	800029c <__adddf3>
 800b00e:	4604      	mov	r4, r0
 800b010:	460d      	mov	r5, r1
 800b012:	f7f5 fda9 	bl	8000b68 <__aeabi_d2iz>
 800b016:	2200      	movs	r2, #0
 800b018:	4607      	mov	r7, r0
 800b01a:	2300      	movs	r3, #0
 800b01c:	4620      	mov	r0, r4
 800b01e:	4629      	mov	r1, r5
 800b020:	f7f5 fd64 	bl	8000aec <__aeabi_dcmplt>
 800b024:	b140      	cbz	r0, 800b038 <_dtoa_r+0x168>
 800b026:	4638      	mov	r0, r7
 800b028:	f7f5 fa84 	bl	8000534 <__aeabi_i2d>
 800b02c:	4622      	mov	r2, r4
 800b02e:	462b      	mov	r3, r5
 800b030:	f7f5 fd52 	bl	8000ad8 <__aeabi_dcmpeq>
 800b034:	b900      	cbnz	r0, 800b038 <_dtoa_r+0x168>
 800b036:	3f01      	subs	r7, #1
 800b038:	2f16      	cmp	r7, #22
 800b03a:	d851      	bhi.n	800b0e0 <_dtoa_r+0x210>
 800b03c:	4b5b      	ldr	r3, [pc, #364]	@ (800b1ac <_dtoa_r+0x2dc>)
 800b03e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b042:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b046:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b04a:	f7f5 fd4f 	bl	8000aec <__aeabi_dcmplt>
 800b04e:	2800      	cmp	r0, #0
 800b050:	d048      	beq.n	800b0e4 <_dtoa_r+0x214>
 800b052:	3f01      	subs	r7, #1
 800b054:	2300      	movs	r3, #0
 800b056:	9312      	str	r3, [sp, #72]	@ 0x48
 800b058:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b05a:	1b9b      	subs	r3, r3, r6
 800b05c:	1e5a      	subs	r2, r3, #1
 800b05e:	bf44      	itt	mi
 800b060:	f1c3 0801 	rsbmi	r8, r3, #1
 800b064:	2300      	movmi	r3, #0
 800b066:	9208      	str	r2, [sp, #32]
 800b068:	bf54      	ite	pl
 800b06a:	f04f 0800 	movpl.w	r8, #0
 800b06e:	9308      	strmi	r3, [sp, #32]
 800b070:	2f00      	cmp	r7, #0
 800b072:	db39      	blt.n	800b0e8 <_dtoa_r+0x218>
 800b074:	9b08      	ldr	r3, [sp, #32]
 800b076:	970f      	str	r7, [sp, #60]	@ 0x3c
 800b078:	443b      	add	r3, r7
 800b07a:	9308      	str	r3, [sp, #32]
 800b07c:	2300      	movs	r3, #0
 800b07e:	930a      	str	r3, [sp, #40]	@ 0x28
 800b080:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b082:	2b09      	cmp	r3, #9
 800b084:	d864      	bhi.n	800b150 <_dtoa_r+0x280>
 800b086:	2b05      	cmp	r3, #5
 800b088:	bfc4      	itt	gt
 800b08a:	3b04      	subgt	r3, #4
 800b08c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800b08e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b090:	f1a3 0302 	sub.w	r3, r3, #2
 800b094:	bfcc      	ite	gt
 800b096:	2400      	movgt	r4, #0
 800b098:	2401      	movle	r4, #1
 800b09a:	2b03      	cmp	r3, #3
 800b09c:	d863      	bhi.n	800b166 <_dtoa_r+0x296>
 800b09e:	e8df f003 	tbb	[pc, r3]
 800b0a2:	372a      	.short	0x372a
 800b0a4:	5535      	.short	0x5535
 800b0a6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800b0aa:	441e      	add	r6, r3
 800b0ac:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b0b0:	2b20      	cmp	r3, #32
 800b0b2:	bfc1      	itttt	gt
 800b0b4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b0b8:	409f      	lslgt	r7, r3
 800b0ba:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b0be:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b0c2:	bfd6      	itet	le
 800b0c4:	f1c3 0320 	rsble	r3, r3, #32
 800b0c8:	ea47 0003 	orrgt.w	r0, r7, r3
 800b0cc:	fa04 f003 	lslle.w	r0, r4, r3
 800b0d0:	f7f5 fa20 	bl	8000514 <__aeabi_ui2d>
 800b0d4:	2201      	movs	r2, #1
 800b0d6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b0da:	3e01      	subs	r6, #1
 800b0dc:	9214      	str	r2, [sp, #80]	@ 0x50
 800b0de:	e777      	b.n	800afd0 <_dtoa_r+0x100>
 800b0e0:	2301      	movs	r3, #1
 800b0e2:	e7b8      	b.n	800b056 <_dtoa_r+0x186>
 800b0e4:	9012      	str	r0, [sp, #72]	@ 0x48
 800b0e6:	e7b7      	b.n	800b058 <_dtoa_r+0x188>
 800b0e8:	427b      	negs	r3, r7
 800b0ea:	930a      	str	r3, [sp, #40]	@ 0x28
 800b0ec:	2300      	movs	r3, #0
 800b0ee:	eba8 0807 	sub.w	r8, r8, r7
 800b0f2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b0f4:	e7c4      	b.n	800b080 <_dtoa_r+0x1b0>
 800b0f6:	2300      	movs	r3, #0
 800b0f8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b0fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	dc35      	bgt.n	800b16c <_dtoa_r+0x29c>
 800b100:	2301      	movs	r3, #1
 800b102:	9300      	str	r3, [sp, #0]
 800b104:	9307      	str	r3, [sp, #28]
 800b106:	461a      	mov	r2, r3
 800b108:	920e      	str	r2, [sp, #56]	@ 0x38
 800b10a:	e00b      	b.n	800b124 <_dtoa_r+0x254>
 800b10c:	2301      	movs	r3, #1
 800b10e:	e7f3      	b.n	800b0f8 <_dtoa_r+0x228>
 800b110:	2300      	movs	r3, #0
 800b112:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b114:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b116:	18fb      	adds	r3, r7, r3
 800b118:	9300      	str	r3, [sp, #0]
 800b11a:	3301      	adds	r3, #1
 800b11c:	2b01      	cmp	r3, #1
 800b11e:	9307      	str	r3, [sp, #28]
 800b120:	bfb8      	it	lt
 800b122:	2301      	movlt	r3, #1
 800b124:	f8db 001c 	ldr.w	r0, [fp, #28]
 800b128:	2100      	movs	r1, #0
 800b12a:	2204      	movs	r2, #4
 800b12c:	f102 0514 	add.w	r5, r2, #20
 800b130:	429d      	cmp	r5, r3
 800b132:	d91f      	bls.n	800b174 <_dtoa_r+0x2a4>
 800b134:	6041      	str	r1, [r0, #4]
 800b136:	4658      	mov	r0, fp
 800b138:	f000 fd8e 	bl	800bc58 <_Balloc>
 800b13c:	4682      	mov	sl, r0
 800b13e:	2800      	cmp	r0, #0
 800b140:	d13c      	bne.n	800b1bc <_dtoa_r+0x2ec>
 800b142:	4b1b      	ldr	r3, [pc, #108]	@ (800b1b0 <_dtoa_r+0x2e0>)
 800b144:	4602      	mov	r2, r0
 800b146:	f240 11af 	movw	r1, #431	@ 0x1af
 800b14a:	e6d8      	b.n	800aefe <_dtoa_r+0x2e>
 800b14c:	2301      	movs	r3, #1
 800b14e:	e7e0      	b.n	800b112 <_dtoa_r+0x242>
 800b150:	2401      	movs	r4, #1
 800b152:	2300      	movs	r3, #0
 800b154:	9309      	str	r3, [sp, #36]	@ 0x24
 800b156:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b158:	f04f 33ff 	mov.w	r3, #4294967295
 800b15c:	9300      	str	r3, [sp, #0]
 800b15e:	9307      	str	r3, [sp, #28]
 800b160:	2200      	movs	r2, #0
 800b162:	2312      	movs	r3, #18
 800b164:	e7d0      	b.n	800b108 <_dtoa_r+0x238>
 800b166:	2301      	movs	r3, #1
 800b168:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b16a:	e7f5      	b.n	800b158 <_dtoa_r+0x288>
 800b16c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b16e:	9300      	str	r3, [sp, #0]
 800b170:	9307      	str	r3, [sp, #28]
 800b172:	e7d7      	b.n	800b124 <_dtoa_r+0x254>
 800b174:	3101      	adds	r1, #1
 800b176:	0052      	lsls	r2, r2, #1
 800b178:	e7d8      	b.n	800b12c <_dtoa_r+0x25c>
 800b17a:	bf00      	nop
 800b17c:	f3af 8000 	nop.w
 800b180:	636f4361 	.word	0x636f4361
 800b184:	3fd287a7 	.word	0x3fd287a7
 800b188:	8b60c8b3 	.word	0x8b60c8b3
 800b18c:	3fc68a28 	.word	0x3fc68a28
 800b190:	509f79fb 	.word	0x509f79fb
 800b194:	3fd34413 	.word	0x3fd34413
 800b198:	0800e571 	.word	0x0800e571
 800b19c:	0800e62b 	.word	0x0800e62b
 800b1a0:	7ff00000 	.word	0x7ff00000
 800b1a4:	0800e549 	.word	0x0800e549
 800b1a8:	3ff80000 	.word	0x3ff80000
 800b1ac:	0800e728 	.word	0x0800e728
 800b1b0:	0800e683 	.word	0x0800e683
 800b1b4:	0800e627 	.word	0x0800e627
 800b1b8:	0800e548 	.word	0x0800e548
 800b1bc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b1c0:	6018      	str	r0, [r3, #0]
 800b1c2:	9b07      	ldr	r3, [sp, #28]
 800b1c4:	2b0e      	cmp	r3, #14
 800b1c6:	f200 80a4 	bhi.w	800b312 <_dtoa_r+0x442>
 800b1ca:	2c00      	cmp	r4, #0
 800b1cc:	f000 80a1 	beq.w	800b312 <_dtoa_r+0x442>
 800b1d0:	2f00      	cmp	r7, #0
 800b1d2:	dd33      	ble.n	800b23c <_dtoa_r+0x36c>
 800b1d4:	4bad      	ldr	r3, [pc, #692]	@ (800b48c <_dtoa_r+0x5bc>)
 800b1d6:	f007 020f 	and.w	r2, r7, #15
 800b1da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b1de:	ed93 7b00 	vldr	d7, [r3]
 800b1e2:	05f8      	lsls	r0, r7, #23
 800b1e4:	ed8d 7b04 	vstr	d7, [sp, #16]
 800b1e8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b1ec:	d516      	bpl.n	800b21c <_dtoa_r+0x34c>
 800b1ee:	4ba8      	ldr	r3, [pc, #672]	@ (800b490 <_dtoa_r+0x5c0>)
 800b1f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b1f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b1f8:	f7f5 fb30 	bl	800085c <__aeabi_ddiv>
 800b1fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b200:	f004 040f 	and.w	r4, r4, #15
 800b204:	2603      	movs	r6, #3
 800b206:	4da2      	ldr	r5, [pc, #648]	@ (800b490 <_dtoa_r+0x5c0>)
 800b208:	b954      	cbnz	r4, 800b220 <_dtoa_r+0x350>
 800b20a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b20e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b212:	f7f5 fb23 	bl	800085c <__aeabi_ddiv>
 800b216:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b21a:	e028      	b.n	800b26e <_dtoa_r+0x39e>
 800b21c:	2602      	movs	r6, #2
 800b21e:	e7f2      	b.n	800b206 <_dtoa_r+0x336>
 800b220:	07e1      	lsls	r1, r4, #31
 800b222:	d508      	bpl.n	800b236 <_dtoa_r+0x366>
 800b224:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b228:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b22c:	f7f5 f9ec 	bl	8000608 <__aeabi_dmul>
 800b230:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b234:	3601      	adds	r6, #1
 800b236:	1064      	asrs	r4, r4, #1
 800b238:	3508      	adds	r5, #8
 800b23a:	e7e5      	b.n	800b208 <_dtoa_r+0x338>
 800b23c:	f000 80d2 	beq.w	800b3e4 <_dtoa_r+0x514>
 800b240:	427c      	negs	r4, r7
 800b242:	4b92      	ldr	r3, [pc, #584]	@ (800b48c <_dtoa_r+0x5bc>)
 800b244:	4d92      	ldr	r5, [pc, #584]	@ (800b490 <_dtoa_r+0x5c0>)
 800b246:	f004 020f 	and.w	r2, r4, #15
 800b24a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b24e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b252:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b256:	f7f5 f9d7 	bl	8000608 <__aeabi_dmul>
 800b25a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b25e:	1124      	asrs	r4, r4, #4
 800b260:	2300      	movs	r3, #0
 800b262:	2602      	movs	r6, #2
 800b264:	2c00      	cmp	r4, #0
 800b266:	f040 80b2 	bne.w	800b3ce <_dtoa_r+0x4fe>
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d1d3      	bne.n	800b216 <_dtoa_r+0x346>
 800b26e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b270:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b274:	2b00      	cmp	r3, #0
 800b276:	f000 80b7 	beq.w	800b3e8 <_dtoa_r+0x518>
 800b27a:	4b86      	ldr	r3, [pc, #536]	@ (800b494 <_dtoa_r+0x5c4>)
 800b27c:	2200      	movs	r2, #0
 800b27e:	4620      	mov	r0, r4
 800b280:	4629      	mov	r1, r5
 800b282:	f7f5 fc33 	bl	8000aec <__aeabi_dcmplt>
 800b286:	2800      	cmp	r0, #0
 800b288:	f000 80ae 	beq.w	800b3e8 <_dtoa_r+0x518>
 800b28c:	9b07      	ldr	r3, [sp, #28]
 800b28e:	2b00      	cmp	r3, #0
 800b290:	f000 80aa 	beq.w	800b3e8 <_dtoa_r+0x518>
 800b294:	9b00      	ldr	r3, [sp, #0]
 800b296:	2b00      	cmp	r3, #0
 800b298:	dd37      	ble.n	800b30a <_dtoa_r+0x43a>
 800b29a:	1e7b      	subs	r3, r7, #1
 800b29c:	9304      	str	r3, [sp, #16]
 800b29e:	4620      	mov	r0, r4
 800b2a0:	4b7d      	ldr	r3, [pc, #500]	@ (800b498 <_dtoa_r+0x5c8>)
 800b2a2:	2200      	movs	r2, #0
 800b2a4:	4629      	mov	r1, r5
 800b2a6:	f7f5 f9af 	bl	8000608 <__aeabi_dmul>
 800b2aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b2ae:	9c00      	ldr	r4, [sp, #0]
 800b2b0:	3601      	adds	r6, #1
 800b2b2:	4630      	mov	r0, r6
 800b2b4:	f7f5 f93e 	bl	8000534 <__aeabi_i2d>
 800b2b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b2bc:	f7f5 f9a4 	bl	8000608 <__aeabi_dmul>
 800b2c0:	4b76      	ldr	r3, [pc, #472]	@ (800b49c <_dtoa_r+0x5cc>)
 800b2c2:	2200      	movs	r2, #0
 800b2c4:	f7f4 ffea 	bl	800029c <__adddf3>
 800b2c8:	4605      	mov	r5, r0
 800b2ca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b2ce:	2c00      	cmp	r4, #0
 800b2d0:	f040 808d 	bne.w	800b3ee <_dtoa_r+0x51e>
 800b2d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b2d8:	4b71      	ldr	r3, [pc, #452]	@ (800b4a0 <_dtoa_r+0x5d0>)
 800b2da:	2200      	movs	r2, #0
 800b2dc:	f7f4 ffdc 	bl	8000298 <__aeabi_dsub>
 800b2e0:	4602      	mov	r2, r0
 800b2e2:	460b      	mov	r3, r1
 800b2e4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b2e8:	462a      	mov	r2, r5
 800b2ea:	4633      	mov	r3, r6
 800b2ec:	f7f5 fc1c 	bl	8000b28 <__aeabi_dcmpgt>
 800b2f0:	2800      	cmp	r0, #0
 800b2f2:	f040 828b 	bne.w	800b80c <_dtoa_r+0x93c>
 800b2f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b2fa:	462a      	mov	r2, r5
 800b2fc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b300:	f7f5 fbf4 	bl	8000aec <__aeabi_dcmplt>
 800b304:	2800      	cmp	r0, #0
 800b306:	f040 8128 	bne.w	800b55a <_dtoa_r+0x68a>
 800b30a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800b30e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800b312:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b314:	2b00      	cmp	r3, #0
 800b316:	f2c0 815a 	blt.w	800b5ce <_dtoa_r+0x6fe>
 800b31a:	2f0e      	cmp	r7, #14
 800b31c:	f300 8157 	bgt.w	800b5ce <_dtoa_r+0x6fe>
 800b320:	4b5a      	ldr	r3, [pc, #360]	@ (800b48c <_dtoa_r+0x5bc>)
 800b322:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b326:	ed93 7b00 	vldr	d7, [r3]
 800b32a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	ed8d 7b00 	vstr	d7, [sp]
 800b332:	da03      	bge.n	800b33c <_dtoa_r+0x46c>
 800b334:	9b07      	ldr	r3, [sp, #28]
 800b336:	2b00      	cmp	r3, #0
 800b338:	f340 8101 	ble.w	800b53e <_dtoa_r+0x66e>
 800b33c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b340:	4656      	mov	r6, sl
 800b342:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b346:	4620      	mov	r0, r4
 800b348:	4629      	mov	r1, r5
 800b34a:	f7f5 fa87 	bl	800085c <__aeabi_ddiv>
 800b34e:	f7f5 fc0b 	bl	8000b68 <__aeabi_d2iz>
 800b352:	4680      	mov	r8, r0
 800b354:	f7f5 f8ee 	bl	8000534 <__aeabi_i2d>
 800b358:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b35c:	f7f5 f954 	bl	8000608 <__aeabi_dmul>
 800b360:	4602      	mov	r2, r0
 800b362:	460b      	mov	r3, r1
 800b364:	4620      	mov	r0, r4
 800b366:	4629      	mov	r1, r5
 800b368:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b36c:	f7f4 ff94 	bl	8000298 <__aeabi_dsub>
 800b370:	f806 4b01 	strb.w	r4, [r6], #1
 800b374:	9d07      	ldr	r5, [sp, #28]
 800b376:	eba6 040a 	sub.w	r4, r6, sl
 800b37a:	42a5      	cmp	r5, r4
 800b37c:	4602      	mov	r2, r0
 800b37e:	460b      	mov	r3, r1
 800b380:	f040 8117 	bne.w	800b5b2 <_dtoa_r+0x6e2>
 800b384:	f7f4 ff8a 	bl	800029c <__adddf3>
 800b388:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b38c:	4604      	mov	r4, r0
 800b38e:	460d      	mov	r5, r1
 800b390:	f7f5 fbca 	bl	8000b28 <__aeabi_dcmpgt>
 800b394:	2800      	cmp	r0, #0
 800b396:	f040 80f9 	bne.w	800b58c <_dtoa_r+0x6bc>
 800b39a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b39e:	4620      	mov	r0, r4
 800b3a0:	4629      	mov	r1, r5
 800b3a2:	f7f5 fb99 	bl	8000ad8 <__aeabi_dcmpeq>
 800b3a6:	b118      	cbz	r0, 800b3b0 <_dtoa_r+0x4e0>
 800b3a8:	f018 0f01 	tst.w	r8, #1
 800b3ac:	f040 80ee 	bne.w	800b58c <_dtoa_r+0x6bc>
 800b3b0:	4649      	mov	r1, r9
 800b3b2:	4658      	mov	r0, fp
 800b3b4:	f000 fc90 	bl	800bcd8 <_Bfree>
 800b3b8:	2300      	movs	r3, #0
 800b3ba:	7033      	strb	r3, [r6, #0]
 800b3bc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b3be:	3701      	adds	r7, #1
 800b3c0:	601f      	str	r7, [r3, #0]
 800b3c2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	f000 831d 	beq.w	800ba04 <_dtoa_r+0xb34>
 800b3ca:	601e      	str	r6, [r3, #0]
 800b3cc:	e31a      	b.n	800ba04 <_dtoa_r+0xb34>
 800b3ce:	07e2      	lsls	r2, r4, #31
 800b3d0:	d505      	bpl.n	800b3de <_dtoa_r+0x50e>
 800b3d2:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b3d6:	f7f5 f917 	bl	8000608 <__aeabi_dmul>
 800b3da:	3601      	adds	r6, #1
 800b3dc:	2301      	movs	r3, #1
 800b3de:	1064      	asrs	r4, r4, #1
 800b3e0:	3508      	adds	r5, #8
 800b3e2:	e73f      	b.n	800b264 <_dtoa_r+0x394>
 800b3e4:	2602      	movs	r6, #2
 800b3e6:	e742      	b.n	800b26e <_dtoa_r+0x39e>
 800b3e8:	9c07      	ldr	r4, [sp, #28]
 800b3ea:	9704      	str	r7, [sp, #16]
 800b3ec:	e761      	b.n	800b2b2 <_dtoa_r+0x3e2>
 800b3ee:	4b27      	ldr	r3, [pc, #156]	@ (800b48c <_dtoa_r+0x5bc>)
 800b3f0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b3f2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b3f6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b3fa:	4454      	add	r4, sl
 800b3fc:	2900      	cmp	r1, #0
 800b3fe:	d053      	beq.n	800b4a8 <_dtoa_r+0x5d8>
 800b400:	4928      	ldr	r1, [pc, #160]	@ (800b4a4 <_dtoa_r+0x5d4>)
 800b402:	2000      	movs	r0, #0
 800b404:	f7f5 fa2a 	bl	800085c <__aeabi_ddiv>
 800b408:	4633      	mov	r3, r6
 800b40a:	462a      	mov	r2, r5
 800b40c:	f7f4 ff44 	bl	8000298 <__aeabi_dsub>
 800b410:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b414:	4656      	mov	r6, sl
 800b416:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b41a:	f7f5 fba5 	bl	8000b68 <__aeabi_d2iz>
 800b41e:	4605      	mov	r5, r0
 800b420:	f7f5 f888 	bl	8000534 <__aeabi_i2d>
 800b424:	4602      	mov	r2, r0
 800b426:	460b      	mov	r3, r1
 800b428:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b42c:	f7f4 ff34 	bl	8000298 <__aeabi_dsub>
 800b430:	3530      	adds	r5, #48	@ 0x30
 800b432:	4602      	mov	r2, r0
 800b434:	460b      	mov	r3, r1
 800b436:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b43a:	f806 5b01 	strb.w	r5, [r6], #1
 800b43e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b442:	f7f5 fb53 	bl	8000aec <__aeabi_dcmplt>
 800b446:	2800      	cmp	r0, #0
 800b448:	d171      	bne.n	800b52e <_dtoa_r+0x65e>
 800b44a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b44e:	4911      	ldr	r1, [pc, #68]	@ (800b494 <_dtoa_r+0x5c4>)
 800b450:	2000      	movs	r0, #0
 800b452:	f7f4 ff21 	bl	8000298 <__aeabi_dsub>
 800b456:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b45a:	f7f5 fb47 	bl	8000aec <__aeabi_dcmplt>
 800b45e:	2800      	cmp	r0, #0
 800b460:	f040 8095 	bne.w	800b58e <_dtoa_r+0x6be>
 800b464:	42a6      	cmp	r6, r4
 800b466:	f43f af50 	beq.w	800b30a <_dtoa_r+0x43a>
 800b46a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b46e:	4b0a      	ldr	r3, [pc, #40]	@ (800b498 <_dtoa_r+0x5c8>)
 800b470:	2200      	movs	r2, #0
 800b472:	f7f5 f8c9 	bl	8000608 <__aeabi_dmul>
 800b476:	4b08      	ldr	r3, [pc, #32]	@ (800b498 <_dtoa_r+0x5c8>)
 800b478:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b47c:	2200      	movs	r2, #0
 800b47e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b482:	f7f5 f8c1 	bl	8000608 <__aeabi_dmul>
 800b486:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b48a:	e7c4      	b.n	800b416 <_dtoa_r+0x546>
 800b48c:	0800e728 	.word	0x0800e728
 800b490:	0800e700 	.word	0x0800e700
 800b494:	3ff00000 	.word	0x3ff00000
 800b498:	40240000 	.word	0x40240000
 800b49c:	401c0000 	.word	0x401c0000
 800b4a0:	40140000 	.word	0x40140000
 800b4a4:	3fe00000 	.word	0x3fe00000
 800b4a8:	4631      	mov	r1, r6
 800b4aa:	4628      	mov	r0, r5
 800b4ac:	f7f5 f8ac 	bl	8000608 <__aeabi_dmul>
 800b4b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b4b4:	9415      	str	r4, [sp, #84]	@ 0x54
 800b4b6:	4656      	mov	r6, sl
 800b4b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b4bc:	f7f5 fb54 	bl	8000b68 <__aeabi_d2iz>
 800b4c0:	4605      	mov	r5, r0
 800b4c2:	f7f5 f837 	bl	8000534 <__aeabi_i2d>
 800b4c6:	4602      	mov	r2, r0
 800b4c8:	460b      	mov	r3, r1
 800b4ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b4ce:	f7f4 fee3 	bl	8000298 <__aeabi_dsub>
 800b4d2:	3530      	adds	r5, #48	@ 0x30
 800b4d4:	f806 5b01 	strb.w	r5, [r6], #1
 800b4d8:	4602      	mov	r2, r0
 800b4da:	460b      	mov	r3, r1
 800b4dc:	42a6      	cmp	r6, r4
 800b4de:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b4e2:	f04f 0200 	mov.w	r2, #0
 800b4e6:	d124      	bne.n	800b532 <_dtoa_r+0x662>
 800b4e8:	4bac      	ldr	r3, [pc, #688]	@ (800b79c <_dtoa_r+0x8cc>)
 800b4ea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b4ee:	f7f4 fed5 	bl	800029c <__adddf3>
 800b4f2:	4602      	mov	r2, r0
 800b4f4:	460b      	mov	r3, r1
 800b4f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b4fa:	f7f5 fb15 	bl	8000b28 <__aeabi_dcmpgt>
 800b4fe:	2800      	cmp	r0, #0
 800b500:	d145      	bne.n	800b58e <_dtoa_r+0x6be>
 800b502:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b506:	49a5      	ldr	r1, [pc, #660]	@ (800b79c <_dtoa_r+0x8cc>)
 800b508:	2000      	movs	r0, #0
 800b50a:	f7f4 fec5 	bl	8000298 <__aeabi_dsub>
 800b50e:	4602      	mov	r2, r0
 800b510:	460b      	mov	r3, r1
 800b512:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b516:	f7f5 fae9 	bl	8000aec <__aeabi_dcmplt>
 800b51a:	2800      	cmp	r0, #0
 800b51c:	f43f aef5 	beq.w	800b30a <_dtoa_r+0x43a>
 800b520:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800b522:	1e73      	subs	r3, r6, #1
 800b524:	9315      	str	r3, [sp, #84]	@ 0x54
 800b526:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b52a:	2b30      	cmp	r3, #48	@ 0x30
 800b52c:	d0f8      	beq.n	800b520 <_dtoa_r+0x650>
 800b52e:	9f04      	ldr	r7, [sp, #16]
 800b530:	e73e      	b.n	800b3b0 <_dtoa_r+0x4e0>
 800b532:	4b9b      	ldr	r3, [pc, #620]	@ (800b7a0 <_dtoa_r+0x8d0>)
 800b534:	f7f5 f868 	bl	8000608 <__aeabi_dmul>
 800b538:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b53c:	e7bc      	b.n	800b4b8 <_dtoa_r+0x5e8>
 800b53e:	d10c      	bne.n	800b55a <_dtoa_r+0x68a>
 800b540:	4b98      	ldr	r3, [pc, #608]	@ (800b7a4 <_dtoa_r+0x8d4>)
 800b542:	2200      	movs	r2, #0
 800b544:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b548:	f7f5 f85e 	bl	8000608 <__aeabi_dmul>
 800b54c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b550:	f7f5 fae0 	bl	8000b14 <__aeabi_dcmpge>
 800b554:	2800      	cmp	r0, #0
 800b556:	f000 8157 	beq.w	800b808 <_dtoa_r+0x938>
 800b55a:	2400      	movs	r4, #0
 800b55c:	4625      	mov	r5, r4
 800b55e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b560:	43db      	mvns	r3, r3
 800b562:	9304      	str	r3, [sp, #16]
 800b564:	4656      	mov	r6, sl
 800b566:	2700      	movs	r7, #0
 800b568:	4621      	mov	r1, r4
 800b56a:	4658      	mov	r0, fp
 800b56c:	f000 fbb4 	bl	800bcd8 <_Bfree>
 800b570:	2d00      	cmp	r5, #0
 800b572:	d0dc      	beq.n	800b52e <_dtoa_r+0x65e>
 800b574:	b12f      	cbz	r7, 800b582 <_dtoa_r+0x6b2>
 800b576:	42af      	cmp	r7, r5
 800b578:	d003      	beq.n	800b582 <_dtoa_r+0x6b2>
 800b57a:	4639      	mov	r1, r7
 800b57c:	4658      	mov	r0, fp
 800b57e:	f000 fbab 	bl	800bcd8 <_Bfree>
 800b582:	4629      	mov	r1, r5
 800b584:	4658      	mov	r0, fp
 800b586:	f000 fba7 	bl	800bcd8 <_Bfree>
 800b58a:	e7d0      	b.n	800b52e <_dtoa_r+0x65e>
 800b58c:	9704      	str	r7, [sp, #16]
 800b58e:	4633      	mov	r3, r6
 800b590:	461e      	mov	r6, r3
 800b592:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b596:	2a39      	cmp	r2, #57	@ 0x39
 800b598:	d107      	bne.n	800b5aa <_dtoa_r+0x6da>
 800b59a:	459a      	cmp	sl, r3
 800b59c:	d1f8      	bne.n	800b590 <_dtoa_r+0x6c0>
 800b59e:	9a04      	ldr	r2, [sp, #16]
 800b5a0:	3201      	adds	r2, #1
 800b5a2:	9204      	str	r2, [sp, #16]
 800b5a4:	2230      	movs	r2, #48	@ 0x30
 800b5a6:	f88a 2000 	strb.w	r2, [sl]
 800b5aa:	781a      	ldrb	r2, [r3, #0]
 800b5ac:	3201      	adds	r2, #1
 800b5ae:	701a      	strb	r2, [r3, #0]
 800b5b0:	e7bd      	b.n	800b52e <_dtoa_r+0x65e>
 800b5b2:	4b7b      	ldr	r3, [pc, #492]	@ (800b7a0 <_dtoa_r+0x8d0>)
 800b5b4:	2200      	movs	r2, #0
 800b5b6:	f7f5 f827 	bl	8000608 <__aeabi_dmul>
 800b5ba:	2200      	movs	r2, #0
 800b5bc:	2300      	movs	r3, #0
 800b5be:	4604      	mov	r4, r0
 800b5c0:	460d      	mov	r5, r1
 800b5c2:	f7f5 fa89 	bl	8000ad8 <__aeabi_dcmpeq>
 800b5c6:	2800      	cmp	r0, #0
 800b5c8:	f43f aebb 	beq.w	800b342 <_dtoa_r+0x472>
 800b5cc:	e6f0      	b.n	800b3b0 <_dtoa_r+0x4e0>
 800b5ce:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b5d0:	2a00      	cmp	r2, #0
 800b5d2:	f000 80db 	beq.w	800b78c <_dtoa_r+0x8bc>
 800b5d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b5d8:	2a01      	cmp	r2, #1
 800b5da:	f300 80bf 	bgt.w	800b75c <_dtoa_r+0x88c>
 800b5de:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b5e0:	2a00      	cmp	r2, #0
 800b5e2:	f000 80b7 	beq.w	800b754 <_dtoa_r+0x884>
 800b5e6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b5ea:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b5ec:	4646      	mov	r6, r8
 800b5ee:	9a08      	ldr	r2, [sp, #32]
 800b5f0:	2101      	movs	r1, #1
 800b5f2:	441a      	add	r2, r3
 800b5f4:	4658      	mov	r0, fp
 800b5f6:	4498      	add	r8, r3
 800b5f8:	9208      	str	r2, [sp, #32]
 800b5fa:	f000 fc6b 	bl	800bed4 <__i2b>
 800b5fe:	4605      	mov	r5, r0
 800b600:	b15e      	cbz	r6, 800b61a <_dtoa_r+0x74a>
 800b602:	9b08      	ldr	r3, [sp, #32]
 800b604:	2b00      	cmp	r3, #0
 800b606:	dd08      	ble.n	800b61a <_dtoa_r+0x74a>
 800b608:	42b3      	cmp	r3, r6
 800b60a:	9a08      	ldr	r2, [sp, #32]
 800b60c:	bfa8      	it	ge
 800b60e:	4633      	movge	r3, r6
 800b610:	eba8 0803 	sub.w	r8, r8, r3
 800b614:	1af6      	subs	r6, r6, r3
 800b616:	1ad3      	subs	r3, r2, r3
 800b618:	9308      	str	r3, [sp, #32]
 800b61a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b61c:	b1f3      	cbz	r3, 800b65c <_dtoa_r+0x78c>
 800b61e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b620:	2b00      	cmp	r3, #0
 800b622:	f000 80b7 	beq.w	800b794 <_dtoa_r+0x8c4>
 800b626:	b18c      	cbz	r4, 800b64c <_dtoa_r+0x77c>
 800b628:	4629      	mov	r1, r5
 800b62a:	4622      	mov	r2, r4
 800b62c:	4658      	mov	r0, fp
 800b62e:	f000 fd11 	bl	800c054 <__pow5mult>
 800b632:	464a      	mov	r2, r9
 800b634:	4601      	mov	r1, r0
 800b636:	4605      	mov	r5, r0
 800b638:	4658      	mov	r0, fp
 800b63a:	f000 fc61 	bl	800bf00 <__multiply>
 800b63e:	4649      	mov	r1, r9
 800b640:	9004      	str	r0, [sp, #16]
 800b642:	4658      	mov	r0, fp
 800b644:	f000 fb48 	bl	800bcd8 <_Bfree>
 800b648:	9b04      	ldr	r3, [sp, #16]
 800b64a:	4699      	mov	r9, r3
 800b64c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b64e:	1b1a      	subs	r2, r3, r4
 800b650:	d004      	beq.n	800b65c <_dtoa_r+0x78c>
 800b652:	4649      	mov	r1, r9
 800b654:	4658      	mov	r0, fp
 800b656:	f000 fcfd 	bl	800c054 <__pow5mult>
 800b65a:	4681      	mov	r9, r0
 800b65c:	2101      	movs	r1, #1
 800b65e:	4658      	mov	r0, fp
 800b660:	f000 fc38 	bl	800bed4 <__i2b>
 800b664:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b666:	4604      	mov	r4, r0
 800b668:	2b00      	cmp	r3, #0
 800b66a:	f000 81cf 	beq.w	800ba0c <_dtoa_r+0xb3c>
 800b66e:	461a      	mov	r2, r3
 800b670:	4601      	mov	r1, r0
 800b672:	4658      	mov	r0, fp
 800b674:	f000 fcee 	bl	800c054 <__pow5mult>
 800b678:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b67a:	2b01      	cmp	r3, #1
 800b67c:	4604      	mov	r4, r0
 800b67e:	f300 8095 	bgt.w	800b7ac <_dtoa_r+0x8dc>
 800b682:	9b02      	ldr	r3, [sp, #8]
 800b684:	2b00      	cmp	r3, #0
 800b686:	f040 8087 	bne.w	800b798 <_dtoa_r+0x8c8>
 800b68a:	9b03      	ldr	r3, [sp, #12]
 800b68c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b690:	2b00      	cmp	r3, #0
 800b692:	f040 8089 	bne.w	800b7a8 <_dtoa_r+0x8d8>
 800b696:	9b03      	ldr	r3, [sp, #12]
 800b698:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b69c:	0d1b      	lsrs	r3, r3, #20
 800b69e:	051b      	lsls	r3, r3, #20
 800b6a0:	b12b      	cbz	r3, 800b6ae <_dtoa_r+0x7de>
 800b6a2:	9b08      	ldr	r3, [sp, #32]
 800b6a4:	3301      	adds	r3, #1
 800b6a6:	9308      	str	r3, [sp, #32]
 800b6a8:	f108 0801 	add.w	r8, r8, #1
 800b6ac:	2301      	movs	r3, #1
 800b6ae:	930a      	str	r3, [sp, #40]	@ 0x28
 800b6b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	f000 81b0 	beq.w	800ba18 <_dtoa_r+0xb48>
 800b6b8:	6923      	ldr	r3, [r4, #16]
 800b6ba:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b6be:	6918      	ldr	r0, [r3, #16]
 800b6c0:	f000 fbbc 	bl	800be3c <__hi0bits>
 800b6c4:	f1c0 0020 	rsb	r0, r0, #32
 800b6c8:	9b08      	ldr	r3, [sp, #32]
 800b6ca:	4418      	add	r0, r3
 800b6cc:	f010 001f 	ands.w	r0, r0, #31
 800b6d0:	d077      	beq.n	800b7c2 <_dtoa_r+0x8f2>
 800b6d2:	f1c0 0320 	rsb	r3, r0, #32
 800b6d6:	2b04      	cmp	r3, #4
 800b6d8:	dd6b      	ble.n	800b7b2 <_dtoa_r+0x8e2>
 800b6da:	9b08      	ldr	r3, [sp, #32]
 800b6dc:	f1c0 001c 	rsb	r0, r0, #28
 800b6e0:	4403      	add	r3, r0
 800b6e2:	4480      	add	r8, r0
 800b6e4:	4406      	add	r6, r0
 800b6e6:	9308      	str	r3, [sp, #32]
 800b6e8:	f1b8 0f00 	cmp.w	r8, #0
 800b6ec:	dd05      	ble.n	800b6fa <_dtoa_r+0x82a>
 800b6ee:	4649      	mov	r1, r9
 800b6f0:	4642      	mov	r2, r8
 800b6f2:	4658      	mov	r0, fp
 800b6f4:	f000 fd08 	bl	800c108 <__lshift>
 800b6f8:	4681      	mov	r9, r0
 800b6fa:	9b08      	ldr	r3, [sp, #32]
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	dd05      	ble.n	800b70c <_dtoa_r+0x83c>
 800b700:	4621      	mov	r1, r4
 800b702:	461a      	mov	r2, r3
 800b704:	4658      	mov	r0, fp
 800b706:	f000 fcff 	bl	800c108 <__lshift>
 800b70a:	4604      	mov	r4, r0
 800b70c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d059      	beq.n	800b7c6 <_dtoa_r+0x8f6>
 800b712:	4621      	mov	r1, r4
 800b714:	4648      	mov	r0, r9
 800b716:	f000 fd63 	bl	800c1e0 <__mcmp>
 800b71a:	2800      	cmp	r0, #0
 800b71c:	da53      	bge.n	800b7c6 <_dtoa_r+0x8f6>
 800b71e:	1e7b      	subs	r3, r7, #1
 800b720:	9304      	str	r3, [sp, #16]
 800b722:	4649      	mov	r1, r9
 800b724:	2300      	movs	r3, #0
 800b726:	220a      	movs	r2, #10
 800b728:	4658      	mov	r0, fp
 800b72a:	f000 faf7 	bl	800bd1c <__multadd>
 800b72e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b730:	4681      	mov	r9, r0
 800b732:	2b00      	cmp	r3, #0
 800b734:	f000 8172 	beq.w	800ba1c <_dtoa_r+0xb4c>
 800b738:	2300      	movs	r3, #0
 800b73a:	4629      	mov	r1, r5
 800b73c:	220a      	movs	r2, #10
 800b73e:	4658      	mov	r0, fp
 800b740:	f000 faec 	bl	800bd1c <__multadd>
 800b744:	9b00      	ldr	r3, [sp, #0]
 800b746:	2b00      	cmp	r3, #0
 800b748:	4605      	mov	r5, r0
 800b74a:	dc67      	bgt.n	800b81c <_dtoa_r+0x94c>
 800b74c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b74e:	2b02      	cmp	r3, #2
 800b750:	dc41      	bgt.n	800b7d6 <_dtoa_r+0x906>
 800b752:	e063      	b.n	800b81c <_dtoa_r+0x94c>
 800b754:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b756:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b75a:	e746      	b.n	800b5ea <_dtoa_r+0x71a>
 800b75c:	9b07      	ldr	r3, [sp, #28]
 800b75e:	1e5c      	subs	r4, r3, #1
 800b760:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b762:	42a3      	cmp	r3, r4
 800b764:	bfbf      	itttt	lt
 800b766:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800b768:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800b76a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800b76c:	1ae3      	sublt	r3, r4, r3
 800b76e:	bfb4      	ite	lt
 800b770:	18d2      	addlt	r2, r2, r3
 800b772:	1b1c      	subge	r4, r3, r4
 800b774:	9b07      	ldr	r3, [sp, #28]
 800b776:	bfbc      	itt	lt
 800b778:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800b77a:	2400      	movlt	r4, #0
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	bfb5      	itete	lt
 800b780:	eba8 0603 	sublt.w	r6, r8, r3
 800b784:	9b07      	ldrge	r3, [sp, #28]
 800b786:	2300      	movlt	r3, #0
 800b788:	4646      	movge	r6, r8
 800b78a:	e730      	b.n	800b5ee <_dtoa_r+0x71e>
 800b78c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b78e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b790:	4646      	mov	r6, r8
 800b792:	e735      	b.n	800b600 <_dtoa_r+0x730>
 800b794:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b796:	e75c      	b.n	800b652 <_dtoa_r+0x782>
 800b798:	2300      	movs	r3, #0
 800b79a:	e788      	b.n	800b6ae <_dtoa_r+0x7de>
 800b79c:	3fe00000 	.word	0x3fe00000
 800b7a0:	40240000 	.word	0x40240000
 800b7a4:	40140000 	.word	0x40140000
 800b7a8:	9b02      	ldr	r3, [sp, #8]
 800b7aa:	e780      	b.n	800b6ae <_dtoa_r+0x7de>
 800b7ac:	2300      	movs	r3, #0
 800b7ae:	930a      	str	r3, [sp, #40]	@ 0x28
 800b7b0:	e782      	b.n	800b6b8 <_dtoa_r+0x7e8>
 800b7b2:	d099      	beq.n	800b6e8 <_dtoa_r+0x818>
 800b7b4:	9a08      	ldr	r2, [sp, #32]
 800b7b6:	331c      	adds	r3, #28
 800b7b8:	441a      	add	r2, r3
 800b7ba:	4498      	add	r8, r3
 800b7bc:	441e      	add	r6, r3
 800b7be:	9208      	str	r2, [sp, #32]
 800b7c0:	e792      	b.n	800b6e8 <_dtoa_r+0x818>
 800b7c2:	4603      	mov	r3, r0
 800b7c4:	e7f6      	b.n	800b7b4 <_dtoa_r+0x8e4>
 800b7c6:	9b07      	ldr	r3, [sp, #28]
 800b7c8:	9704      	str	r7, [sp, #16]
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	dc20      	bgt.n	800b810 <_dtoa_r+0x940>
 800b7ce:	9300      	str	r3, [sp, #0]
 800b7d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7d2:	2b02      	cmp	r3, #2
 800b7d4:	dd1e      	ble.n	800b814 <_dtoa_r+0x944>
 800b7d6:	9b00      	ldr	r3, [sp, #0]
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	f47f aec0 	bne.w	800b55e <_dtoa_r+0x68e>
 800b7de:	4621      	mov	r1, r4
 800b7e0:	2205      	movs	r2, #5
 800b7e2:	4658      	mov	r0, fp
 800b7e4:	f000 fa9a 	bl	800bd1c <__multadd>
 800b7e8:	4601      	mov	r1, r0
 800b7ea:	4604      	mov	r4, r0
 800b7ec:	4648      	mov	r0, r9
 800b7ee:	f000 fcf7 	bl	800c1e0 <__mcmp>
 800b7f2:	2800      	cmp	r0, #0
 800b7f4:	f77f aeb3 	ble.w	800b55e <_dtoa_r+0x68e>
 800b7f8:	4656      	mov	r6, sl
 800b7fa:	2331      	movs	r3, #49	@ 0x31
 800b7fc:	f806 3b01 	strb.w	r3, [r6], #1
 800b800:	9b04      	ldr	r3, [sp, #16]
 800b802:	3301      	adds	r3, #1
 800b804:	9304      	str	r3, [sp, #16]
 800b806:	e6ae      	b.n	800b566 <_dtoa_r+0x696>
 800b808:	9c07      	ldr	r4, [sp, #28]
 800b80a:	9704      	str	r7, [sp, #16]
 800b80c:	4625      	mov	r5, r4
 800b80e:	e7f3      	b.n	800b7f8 <_dtoa_r+0x928>
 800b810:	9b07      	ldr	r3, [sp, #28]
 800b812:	9300      	str	r3, [sp, #0]
 800b814:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b816:	2b00      	cmp	r3, #0
 800b818:	f000 8104 	beq.w	800ba24 <_dtoa_r+0xb54>
 800b81c:	2e00      	cmp	r6, #0
 800b81e:	dd05      	ble.n	800b82c <_dtoa_r+0x95c>
 800b820:	4629      	mov	r1, r5
 800b822:	4632      	mov	r2, r6
 800b824:	4658      	mov	r0, fp
 800b826:	f000 fc6f 	bl	800c108 <__lshift>
 800b82a:	4605      	mov	r5, r0
 800b82c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d05a      	beq.n	800b8e8 <_dtoa_r+0xa18>
 800b832:	6869      	ldr	r1, [r5, #4]
 800b834:	4658      	mov	r0, fp
 800b836:	f000 fa0f 	bl	800bc58 <_Balloc>
 800b83a:	4606      	mov	r6, r0
 800b83c:	b928      	cbnz	r0, 800b84a <_dtoa_r+0x97a>
 800b83e:	4b84      	ldr	r3, [pc, #528]	@ (800ba50 <_dtoa_r+0xb80>)
 800b840:	4602      	mov	r2, r0
 800b842:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b846:	f7ff bb5a 	b.w	800aefe <_dtoa_r+0x2e>
 800b84a:	692a      	ldr	r2, [r5, #16]
 800b84c:	3202      	adds	r2, #2
 800b84e:	0092      	lsls	r2, r2, #2
 800b850:	f105 010c 	add.w	r1, r5, #12
 800b854:	300c      	adds	r0, #12
 800b856:	f7ff fa7e 	bl	800ad56 <memcpy>
 800b85a:	2201      	movs	r2, #1
 800b85c:	4631      	mov	r1, r6
 800b85e:	4658      	mov	r0, fp
 800b860:	f000 fc52 	bl	800c108 <__lshift>
 800b864:	f10a 0301 	add.w	r3, sl, #1
 800b868:	9307      	str	r3, [sp, #28]
 800b86a:	9b00      	ldr	r3, [sp, #0]
 800b86c:	4453      	add	r3, sl
 800b86e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b870:	9b02      	ldr	r3, [sp, #8]
 800b872:	f003 0301 	and.w	r3, r3, #1
 800b876:	462f      	mov	r7, r5
 800b878:	930a      	str	r3, [sp, #40]	@ 0x28
 800b87a:	4605      	mov	r5, r0
 800b87c:	9b07      	ldr	r3, [sp, #28]
 800b87e:	4621      	mov	r1, r4
 800b880:	3b01      	subs	r3, #1
 800b882:	4648      	mov	r0, r9
 800b884:	9300      	str	r3, [sp, #0]
 800b886:	f7ff fa99 	bl	800adbc <quorem>
 800b88a:	4639      	mov	r1, r7
 800b88c:	9002      	str	r0, [sp, #8]
 800b88e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b892:	4648      	mov	r0, r9
 800b894:	f000 fca4 	bl	800c1e0 <__mcmp>
 800b898:	462a      	mov	r2, r5
 800b89a:	9008      	str	r0, [sp, #32]
 800b89c:	4621      	mov	r1, r4
 800b89e:	4658      	mov	r0, fp
 800b8a0:	f000 fcba 	bl	800c218 <__mdiff>
 800b8a4:	68c2      	ldr	r2, [r0, #12]
 800b8a6:	4606      	mov	r6, r0
 800b8a8:	bb02      	cbnz	r2, 800b8ec <_dtoa_r+0xa1c>
 800b8aa:	4601      	mov	r1, r0
 800b8ac:	4648      	mov	r0, r9
 800b8ae:	f000 fc97 	bl	800c1e0 <__mcmp>
 800b8b2:	4602      	mov	r2, r0
 800b8b4:	4631      	mov	r1, r6
 800b8b6:	4658      	mov	r0, fp
 800b8b8:	920e      	str	r2, [sp, #56]	@ 0x38
 800b8ba:	f000 fa0d 	bl	800bcd8 <_Bfree>
 800b8be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8c0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b8c2:	9e07      	ldr	r6, [sp, #28]
 800b8c4:	ea43 0102 	orr.w	r1, r3, r2
 800b8c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b8ca:	4319      	orrs	r1, r3
 800b8cc:	d110      	bne.n	800b8f0 <_dtoa_r+0xa20>
 800b8ce:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b8d2:	d029      	beq.n	800b928 <_dtoa_r+0xa58>
 800b8d4:	9b08      	ldr	r3, [sp, #32]
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	dd02      	ble.n	800b8e0 <_dtoa_r+0xa10>
 800b8da:	9b02      	ldr	r3, [sp, #8]
 800b8dc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800b8e0:	9b00      	ldr	r3, [sp, #0]
 800b8e2:	f883 8000 	strb.w	r8, [r3]
 800b8e6:	e63f      	b.n	800b568 <_dtoa_r+0x698>
 800b8e8:	4628      	mov	r0, r5
 800b8ea:	e7bb      	b.n	800b864 <_dtoa_r+0x994>
 800b8ec:	2201      	movs	r2, #1
 800b8ee:	e7e1      	b.n	800b8b4 <_dtoa_r+0x9e4>
 800b8f0:	9b08      	ldr	r3, [sp, #32]
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	db04      	blt.n	800b900 <_dtoa_r+0xa30>
 800b8f6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b8f8:	430b      	orrs	r3, r1
 800b8fa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b8fc:	430b      	orrs	r3, r1
 800b8fe:	d120      	bne.n	800b942 <_dtoa_r+0xa72>
 800b900:	2a00      	cmp	r2, #0
 800b902:	dded      	ble.n	800b8e0 <_dtoa_r+0xa10>
 800b904:	4649      	mov	r1, r9
 800b906:	2201      	movs	r2, #1
 800b908:	4658      	mov	r0, fp
 800b90a:	f000 fbfd 	bl	800c108 <__lshift>
 800b90e:	4621      	mov	r1, r4
 800b910:	4681      	mov	r9, r0
 800b912:	f000 fc65 	bl	800c1e0 <__mcmp>
 800b916:	2800      	cmp	r0, #0
 800b918:	dc03      	bgt.n	800b922 <_dtoa_r+0xa52>
 800b91a:	d1e1      	bne.n	800b8e0 <_dtoa_r+0xa10>
 800b91c:	f018 0f01 	tst.w	r8, #1
 800b920:	d0de      	beq.n	800b8e0 <_dtoa_r+0xa10>
 800b922:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b926:	d1d8      	bne.n	800b8da <_dtoa_r+0xa0a>
 800b928:	9a00      	ldr	r2, [sp, #0]
 800b92a:	2339      	movs	r3, #57	@ 0x39
 800b92c:	7013      	strb	r3, [r2, #0]
 800b92e:	4633      	mov	r3, r6
 800b930:	461e      	mov	r6, r3
 800b932:	3b01      	subs	r3, #1
 800b934:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b938:	2a39      	cmp	r2, #57	@ 0x39
 800b93a:	d052      	beq.n	800b9e2 <_dtoa_r+0xb12>
 800b93c:	3201      	adds	r2, #1
 800b93e:	701a      	strb	r2, [r3, #0]
 800b940:	e612      	b.n	800b568 <_dtoa_r+0x698>
 800b942:	2a00      	cmp	r2, #0
 800b944:	dd07      	ble.n	800b956 <_dtoa_r+0xa86>
 800b946:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b94a:	d0ed      	beq.n	800b928 <_dtoa_r+0xa58>
 800b94c:	9a00      	ldr	r2, [sp, #0]
 800b94e:	f108 0301 	add.w	r3, r8, #1
 800b952:	7013      	strb	r3, [r2, #0]
 800b954:	e608      	b.n	800b568 <_dtoa_r+0x698>
 800b956:	9b07      	ldr	r3, [sp, #28]
 800b958:	9a07      	ldr	r2, [sp, #28]
 800b95a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800b95e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b960:	4293      	cmp	r3, r2
 800b962:	d028      	beq.n	800b9b6 <_dtoa_r+0xae6>
 800b964:	4649      	mov	r1, r9
 800b966:	2300      	movs	r3, #0
 800b968:	220a      	movs	r2, #10
 800b96a:	4658      	mov	r0, fp
 800b96c:	f000 f9d6 	bl	800bd1c <__multadd>
 800b970:	42af      	cmp	r7, r5
 800b972:	4681      	mov	r9, r0
 800b974:	f04f 0300 	mov.w	r3, #0
 800b978:	f04f 020a 	mov.w	r2, #10
 800b97c:	4639      	mov	r1, r7
 800b97e:	4658      	mov	r0, fp
 800b980:	d107      	bne.n	800b992 <_dtoa_r+0xac2>
 800b982:	f000 f9cb 	bl	800bd1c <__multadd>
 800b986:	4607      	mov	r7, r0
 800b988:	4605      	mov	r5, r0
 800b98a:	9b07      	ldr	r3, [sp, #28]
 800b98c:	3301      	adds	r3, #1
 800b98e:	9307      	str	r3, [sp, #28]
 800b990:	e774      	b.n	800b87c <_dtoa_r+0x9ac>
 800b992:	f000 f9c3 	bl	800bd1c <__multadd>
 800b996:	4629      	mov	r1, r5
 800b998:	4607      	mov	r7, r0
 800b99a:	2300      	movs	r3, #0
 800b99c:	220a      	movs	r2, #10
 800b99e:	4658      	mov	r0, fp
 800b9a0:	f000 f9bc 	bl	800bd1c <__multadd>
 800b9a4:	4605      	mov	r5, r0
 800b9a6:	e7f0      	b.n	800b98a <_dtoa_r+0xaba>
 800b9a8:	9b00      	ldr	r3, [sp, #0]
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	bfcc      	ite	gt
 800b9ae:	461e      	movgt	r6, r3
 800b9b0:	2601      	movle	r6, #1
 800b9b2:	4456      	add	r6, sl
 800b9b4:	2700      	movs	r7, #0
 800b9b6:	4649      	mov	r1, r9
 800b9b8:	2201      	movs	r2, #1
 800b9ba:	4658      	mov	r0, fp
 800b9bc:	f000 fba4 	bl	800c108 <__lshift>
 800b9c0:	4621      	mov	r1, r4
 800b9c2:	4681      	mov	r9, r0
 800b9c4:	f000 fc0c 	bl	800c1e0 <__mcmp>
 800b9c8:	2800      	cmp	r0, #0
 800b9ca:	dcb0      	bgt.n	800b92e <_dtoa_r+0xa5e>
 800b9cc:	d102      	bne.n	800b9d4 <_dtoa_r+0xb04>
 800b9ce:	f018 0f01 	tst.w	r8, #1
 800b9d2:	d1ac      	bne.n	800b92e <_dtoa_r+0xa5e>
 800b9d4:	4633      	mov	r3, r6
 800b9d6:	461e      	mov	r6, r3
 800b9d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b9dc:	2a30      	cmp	r2, #48	@ 0x30
 800b9de:	d0fa      	beq.n	800b9d6 <_dtoa_r+0xb06>
 800b9e0:	e5c2      	b.n	800b568 <_dtoa_r+0x698>
 800b9e2:	459a      	cmp	sl, r3
 800b9e4:	d1a4      	bne.n	800b930 <_dtoa_r+0xa60>
 800b9e6:	9b04      	ldr	r3, [sp, #16]
 800b9e8:	3301      	adds	r3, #1
 800b9ea:	9304      	str	r3, [sp, #16]
 800b9ec:	2331      	movs	r3, #49	@ 0x31
 800b9ee:	f88a 3000 	strb.w	r3, [sl]
 800b9f2:	e5b9      	b.n	800b568 <_dtoa_r+0x698>
 800b9f4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b9f6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800ba54 <_dtoa_r+0xb84>
 800b9fa:	b11b      	cbz	r3, 800ba04 <_dtoa_r+0xb34>
 800b9fc:	f10a 0308 	add.w	r3, sl, #8
 800ba00:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ba02:	6013      	str	r3, [r2, #0]
 800ba04:	4650      	mov	r0, sl
 800ba06:	b019      	add	sp, #100	@ 0x64
 800ba08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba0e:	2b01      	cmp	r3, #1
 800ba10:	f77f ae37 	ble.w	800b682 <_dtoa_r+0x7b2>
 800ba14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba16:	930a      	str	r3, [sp, #40]	@ 0x28
 800ba18:	2001      	movs	r0, #1
 800ba1a:	e655      	b.n	800b6c8 <_dtoa_r+0x7f8>
 800ba1c:	9b00      	ldr	r3, [sp, #0]
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	f77f aed6 	ble.w	800b7d0 <_dtoa_r+0x900>
 800ba24:	4656      	mov	r6, sl
 800ba26:	4621      	mov	r1, r4
 800ba28:	4648      	mov	r0, r9
 800ba2a:	f7ff f9c7 	bl	800adbc <quorem>
 800ba2e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ba32:	f806 8b01 	strb.w	r8, [r6], #1
 800ba36:	9b00      	ldr	r3, [sp, #0]
 800ba38:	eba6 020a 	sub.w	r2, r6, sl
 800ba3c:	4293      	cmp	r3, r2
 800ba3e:	ddb3      	ble.n	800b9a8 <_dtoa_r+0xad8>
 800ba40:	4649      	mov	r1, r9
 800ba42:	2300      	movs	r3, #0
 800ba44:	220a      	movs	r2, #10
 800ba46:	4658      	mov	r0, fp
 800ba48:	f000 f968 	bl	800bd1c <__multadd>
 800ba4c:	4681      	mov	r9, r0
 800ba4e:	e7ea      	b.n	800ba26 <_dtoa_r+0xb56>
 800ba50:	0800e683 	.word	0x0800e683
 800ba54:	0800e61e 	.word	0x0800e61e

0800ba58 <_free_r>:
 800ba58:	b538      	push	{r3, r4, r5, lr}
 800ba5a:	4605      	mov	r5, r0
 800ba5c:	2900      	cmp	r1, #0
 800ba5e:	d041      	beq.n	800bae4 <_free_r+0x8c>
 800ba60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba64:	1f0c      	subs	r4, r1, #4
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	bfb8      	it	lt
 800ba6a:	18e4      	addlt	r4, r4, r3
 800ba6c:	f000 f8e8 	bl	800bc40 <__malloc_lock>
 800ba70:	4a1d      	ldr	r2, [pc, #116]	@ (800bae8 <_free_r+0x90>)
 800ba72:	6813      	ldr	r3, [r2, #0]
 800ba74:	b933      	cbnz	r3, 800ba84 <_free_r+0x2c>
 800ba76:	6063      	str	r3, [r4, #4]
 800ba78:	6014      	str	r4, [r2, #0]
 800ba7a:	4628      	mov	r0, r5
 800ba7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba80:	f000 b8e4 	b.w	800bc4c <__malloc_unlock>
 800ba84:	42a3      	cmp	r3, r4
 800ba86:	d908      	bls.n	800ba9a <_free_r+0x42>
 800ba88:	6820      	ldr	r0, [r4, #0]
 800ba8a:	1821      	adds	r1, r4, r0
 800ba8c:	428b      	cmp	r3, r1
 800ba8e:	bf01      	itttt	eq
 800ba90:	6819      	ldreq	r1, [r3, #0]
 800ba92:	685b      	ldreq	r3, [r3, #4]
 800ba94:	1809      	addeq	r1, r1, r0
 800ba96:	6021      	streq	r1, [r4, #0]
 800ba98:	e7ed      	b.n	800ba76 <_free_r+0x1e>
 800ba9a:	461a      	mov	r2, r3
 800ba9c:	685b      	ldr	r3, [r3, #4]
 800ba9e:	b10b      	cbz	r3, 800baa4 <_free_r+0x4c>
 800baa0:	42a3      	cmp	r3, r4
 800baa2:	d9fa      	bls.n	800ba9a <_free_r+0x42>
 800baa4:	6811      	ldr	r1, [r2, #0]
 800baa6:	1850      	adds	r0, r2, r1
 800baa8:	42a0      	cmp	r0, r4
 800baaa:	d10b      	bne.n	800bac4 <_free_r+0x6c>
 800baac:	6820      	ldr	r0, [r4, #0]
 800baae:	4401      	add	r1, r0
 800bab0:	1850      	adds	r0, r2, r1
 800bab2:	4283      	cmp	r3, r0
 800bab4:	6011      	str	r1, [r2, #0]
 800bab6:	d1e0      	bne.n	800ba7a <_free_r+0x22>
 800bab8:	6818      	ldr	r0, [r3, #0]
 800baba:	685b      	ldr	r3, [r3, #4]
 800babc:	6053      	str	r3, [r2, #4]
 800babe:	4408      	add	r0, r1
 800bac0:	6010      	str	r0, [r2, #0]
 800bac2:	e7da      	b.n	800ba7a <_free_r+0x22>
 800bac4:	d902      	bls.n	800bacc <_free_r+0x74>
 800bac6:	230c      	movs	r3, #12
 800bac8:	602b      	str	r3, [r5, #0]
 800baca:	e7d6      	b.n	800ba7a <_free_r+0x22>
 800bacc:	6820      	ldr	r0, [r4, #0]
 800bace:	1821      	adds	r1, r4, r0
 800bad0:	428b      	cmp	r3, r1
 800bad2:	bf04      	itt	eq
 800bad4:	6819      	ldreq	r1, [r3, #0]
 800bad6:	685b      	ldreq	r3, [r3, #4]
 800bad8:	6063      	str	r3, [r4, #4]
 800bada:	bf04      	itt	eq
 800badc:	1809      	addeq	r1, r1, r0
 800bade:	6021      	streq	r1, [r4, #0]
 800bae0:	6054      	str	r4, [r2, #4]
 800bae2:	e7ca      	b.n	800ba7a <_free_r+0x22>
 800bae4:	bd38      	pop	{r3, r4, r5, pc}
 800bae6:	bf00      	nop
 800bae8:	20004760 	.word	0x20004760

0800baec <malloc>:
 800baec:	4b02      	ldr	r3, [pc, #8]	@ (800baf8 <malloc+0xc>)
 800baee:	4601      	mov	r1, r0
 800baf0:	6818      	ldr	r0, [r3, #0]
 800baf2:	f000 b825 	b.w	800bb40 <_malloc_r>
 800baf6:	bf00      	nop
 800baf8:	2000001c 	.word	0x2000001c

0800bafc <sbrk_aligned>:
 800bafc:	b570      	push	{r4, r5, r6, lr}
 800bafe:	4e0f      	ldr	r6, [pc, #60]	@ (800bb3c <sbrk_aligned+0x40>)
 800bb00:	460c      	mov	r4, r1
 800bb02:	6831      	ldr	r1, [r6, #0]
 800bb04:	4605      	mov	r5, r0
 800bb06:	b911      	cbnz	r1, 800bb0e <sbrk_aligned+0x12>
 800bb08:	f001 fe1e 	bl	800d748 <_sbrk_r>
 800bb0c:	6030      	str	r0, [r6, #0]
 800bb0e:	4621      	mov	r1, r4
 800bb10:	4628      	mov	r0, r5
 800bb12:	f001 fe19 	bl	800d748 <_sbrk_r>
 800bb16:	1c43      	adds	r3, r0, #1
 800bb18:	d103      	bne.n	800bb22 <sbrk_aligned+0x26>
 800bb1a:	f04f 34ff 	mov.w	r4, #4294967295
 800bb1e:	4620      	mov	r0, r4
 800bb20:	bd70      	pop	{r4, r5, r6, pc}
 800bb22:	1cc4      	adds	r4, r0, #3
 800bb24:	f024 0403 	bic.w	r4, r4, #3
 800bb28:	42a0      	cmp	r0, r4
 800bb2a:	d0f8      	beq.n	800bb1e <sbrk_aligned+0x22>
 800bb2c:	1a21      	subs	r1, r4, r0
 800bb2e:	4628      	mov	r0, r5
 800bb30:	f001 fe0a 	bl	800d748 <_sbrk_r>
 800bb34:	3001      	adds	r0, #1
 800bb36:	d1f2      	bne.n	800bb1e <sbrk_aligned+0x22>
 800bb38:	e7ef      	b.n	800bb1a <sbrk_aligned+0x1e>
 800bb3a:	bf00      	nop
 800bb3c:	2000475c 	.word	0x2000475c

0800bb40 <_malloc_r>:
 800bb40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb44:	1ccd      	adds	r5, r1, #3
 800bb46:	f025 0503 	bic.w	r5, r5, #3
 800bb4a:	3508      	adds	r5, #8
 800bb4c:	2d0c      	cmp	r5, #12
 800bb4e:	bf38      	it	cc
 800bb50:	250c      	movcc	r5, #12
 800bb52:	2d00      	cmp	r5, #0
 800bb54:	4606      	mov	r6, r0
 800bb56:	db01      	blt.n	800bb5c <_malloc_r+0x1c>
 800bb58:	42a9      	cmp	r1, r5
 800bb5a:	d904      	bls.n	800bb66 <_malloc_r+0x26>
 800bb5c:	230c      	movs	r3, #12
 800bb5e:	6033      	str	r3, [r6, #0]
 800bb60:	2000      	movs	r0, #0
 800bb62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb66:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bc3c <_malloc_r+0xfc>
 800bb6a:	f000 f869 	bl	800bc40 <__malloc_lock>
 800bb6e:	f8d8 3000 	ldr.w	r3, [r8]
 800bb72:	461c      	mov	r4, r3
 800bb74:	bb44      	cbnz	r4, 800bbc8 <_malloc_r+0x88>
 800bb76:	4629      	mov	r1, r5
 800bb78:	4630      	mov	r0, r6
 800bb7a:	f7ff ffbf 	bl	800bafc <sbrk_aligned>
 800bb7e:	1c43      	adds	r3, r0, #1
 800bb80:	4604      	mov	r4, r0
 800bb82:	d158      	bne.n	800bc36 <_malloc_r+0xf6>
 800bb84:	f8d8 4000 	ldr.w	r4, [r8]
 800bb88:	4627      	mov	r7, r4
 800bb8a:	2f00      	cmp	r7, #0
 800bb8c:	d143      	bne.n	800bc16 <_malloc_r+0xd6>
 800bb8e:	2c00      	cmp	r4, #0
 800bb90:	d04b      	beq.n	800bc2a <_malloc_r+0xea>
 800bb92:	6823      	ldr	r3, [r4, #0]
 800bb94:	4639      	mov	r1, r7
 800bb96:	4630      	mov	r0, r6
 800bb98:	eb04 0903 	add.w	r9, r4, r3
 800bb9c:	f001 fdd4 	bl	800d748 <_sbrk_r>
 800bba0:	4581      	cmp	r9, r0
 800bba2:	d142      	bne.n	800bc2a <_malloc_r+0xea>
 800bba4:	6821      	ldr	r1, [r4, #0]
 800bba6:	1a6d      	subs	r5, r5, r1
 800bba8:	4629      	mov	r1, r5
 800bbaa:	4630      	mov	r0, r6
 800bbac:	f7ff ffa6 	bl	800bafc <sbrk_aligned>
 800bbb0:	3001      	adds	r0, #1
 800bbb2:	d03a      	beq.n	800bc2a <_malloc_r+0xea>
 800bbb4:	6823      	ldr	r3, [r4, #0]
 800bbb6:	442b      	add	r3, r5
 800bbb8:	6023      	str	r3, [r4, #0]
 800bbba:	f8d8 3000 	ldr.w	r3, [r8]
 800bbbe:	685a      	ldr	r2, [r3, #4]
 800bbc0:	bb62      	cbnz	r2, 800bc1c <_malloc_r+0xdc>
 800bbc2:	f8c8 7000 	str.w	r7, [r8]
 800bbc6:	e00f      	b.n	800bbe8 <_malloc_r+0xa8>
 800bbc8:	6822      	ldr	r2, [r4, #0]
 800bbca:	1b52      	subs	r2, r2, r5
 800bbcc:	d420      	bmi.n	800bc10 <_malloc_r+0xd0>
 800bbce:	2a0b      	cmp	r2, #11
 800bbd0:	d917      	bls.n	800bc02 <_malloc_r+0xc2>
 800bbd2:	1961      	adds	r1, r4, r5
 800bbd4:	42a3      	cmp	r3, r4
 800bbd6:	6025      	str	r5, [r4, #0]
 800bbd8:	bf18      	it	ne
 800bbda:	6059      	strne	r1, [r3, #4]
 800bbdc:	6863      	ldr	r3, [r4, #4]
 800bbde:	bf08      	it	eq
 800bbe0:	f8c8 1000 	streq.w	r1, [r8]
 800bbe4:	5162      	str	r2, [r4, r5]
 800bbe6:	604b      	str	r3, [r1, #4]
 800bbe8:	4630      	mov	r0, r6
 800bbea:	f000 f82f 	bl	800bc4c <__malloc_unlock>
 800bbee:	f104 000b 	add.w	r0, r4, #11
 800bbf2:	1d23      	adds	r3, r4, #4
 800bbf4:	f020 0007 	bic.w	r0, r0, #7
 800bbf8:	1ac2      	subs	r2, r0, r3
 800bbfa:	bf1c      	itt	ne
 800bbfc:	1a1b      	subne	r3, r3, r0
 800bbfe:	50a3      	strne	r3, [r4, r2]
 800bc00:	e7af      	b.n	800bb62 <_malloc_r+0x22>
 800bc02:	6862      	ldr	r2, [r4, #4]
 800bc04:	42a3      	cmp	r3, r4
 800bc06:	bf0c      	ite	eq
 800bc08:	f8c8 2000 	streq.w	r2, [r8]
 800bc0c:	605a      	strne	r2, [r3, #4]
 800bc0e:	e7eb      	b.n	800bbe8 <_malloc_r+0xa8>
 800bc10:	4623      	mov	r3, r4
 800bc12:	6864      	ldr	r4, [r4, #4]
 800bc14:	e7ae      	b.n	800bb74 <_malloc_r+0x34>
 800bc16:	463c      	mov	r4, r7
 800bc18:	687f      	ldr	r7, [r7, #4]
 800bc1a:	e7b6      	b.n	800bb8a <_malloc_r+0x4a>
 800bc1c:	461a      	mov	r2, r3
 800bc1e:	685b      	ldr	r3, [r3, #4]
 800bc20:	42a3      	cmp	r3, r4
 800bc22:	d1fb      	bne.n	800bc1c <_malloc_r+0xdc>
 800bc24:	2300      	movs	r3, #0
 800bc26:	6053      	str	r3, [r2, #4]
 800bc28:	e7de      	b.n	800bbe8 <_malloc_r+0xa8>
 800bc2a:	230c      	movs	r3, #12
 800bc2c:	6033      	str	r3, [r6, #0]
 800bc2e:	4630      	mov	r0, r6
 800bc30:	f000 f80c 	bl	800bc4c <__malloc_unlock>
 800bc34:	e794      	b.n	800bb60 <_malloc_r+0x20>
 800bc36:	6005      	str	r5, [r0, #0]
 800bc38:	e7d6      	b.n	800bbe8 <_malloc_r+0xa8>
 800bc3a:	bf00      	nop
 800bc3c:	20004760 	.word	0x20004760

0800bc40 <__malloc_lock>:
 800bc40:	4801      	ldr	r0, [pc, #4]	@ (800bc48 <__malloc_lock+0x8>)
 800bc42:	f7ff b886 	b.w	800ad52 <__retarget_lock_acquire_recursive>
 800bc46:	bf00      	nop
 800bc48:	20004758 	.word	0x20004758

0800bc4c <__malloc_unlock>:
 800bc4c:	4801      	ldr	r0, [pc, #4]	@ (800bc54 <__malloc_unlock+0x8>)
 800bc4e:	f7ff b881 	b.w	800ad54 <__retarget_lock_release_recursive>
 800bc52:	bf00      	nop
 800bc54:	20004758 	.word	0x20004758

0800bc58 <_Balloc>:
 800bc58:	b570      	push	{r4, r5, r6, lr}
 800bc5a:	69c6      	ldr	r6, [r0, #28]
 800bc5c:	4604      	mov	r4, r0
 800bc5e:	460d      	mov	r5, r1
 800bc60:	b976      	cbnz	r6, 800bc80 <_Balloc+0x28>
 800bc62:	2010      	movs	r0, #16
 800bc64:	f7ff ff42 	bl	800baec <malloc>
 800bc68:	4602      	mov	r2, r0
 800bc6a:	61e0      	str	r0, [r4, #28]
 800bc6c:	b920      	cbnz	r0, 800bc78 <_Balloc+0x20>
 800bc6e:	4b18      	ldr	r3, [pc, #96]	@ (800bcd0 <_Balloc+0x78>)
 800bc70:	4818      	ldr	r0, [pc, #96]	@ (800bcd4 <_Balloc+0x7c>)
 800bc72:	216b      	movs	r1, #107	@ 0x6b
 800bc74:	f7ff f884 	bl	800ad80 <__assert_func>
 800bc78:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bc7c:	6006      	str	r6, [r0, #0]
 800bc7e:	60c6      	str	r6, [r0, #12]
 800bc80:	69e6      	ldr	r6, [r4, #28]
 800bc82:	68f3      	ldr	r3, [r6, #12]
 800bc84:	b183      	cbz	r3, 800bca8 <_Balloc+0x50>
 800bc86:	69e3      	ldr	r3, [r4, #28]
 800bc88:	68db      	ldr	r3, [r3, #12]
 800bc8a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bc8e:	b9b8      	cbnz	r0, 800bcc0 <_Balloc+0x68>
 800bc90:	2101      	movs	r1, #1
 800bc92:	fa01 f605 	lsl.w	r6, r1, r5
 800bc96:	1d72      	adds	r2, r6, #5
 800bc98:	0092      	lsls	r2, r2, #2
 800bc9a:	4620      	mov	r0, r4
 800bc9c:	f001 fd73 	bl	800d786 <_calloc_r>
 800bca0:	b160      	cbz	r0, 800bcbc <_Balloc+0x64>
 800bca2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bca6:	e00e      	b.n	800bcc6 <_Balloc+0x6e>
 800bca8:	2221      	movs	r2, #33	@ 0x21
 800bcaa:	2104      	movs	r1, #4
 800bcac:	4620      	mov	r0, r4
 800bcae:	f001 fd6a 	bl	800d786 <_calloc_r>
 800bcb2:	69e3      	ldr	r3, [r4, #28]
 800bcb4:	60f0      	str	r0, [r6, #12]
 800bcb6:	68db      	ldr	r3, [r3, #12]
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	d1e4      	bne.n	800bc86 <_Balloc+0x2e>
 800bcbc:	2000      	movs	r0, #0
 800bcbe:	bd70      	pop	{r4, r5, r6, pc}
 800bcc0:	6802      	ldr	r2, [r0, #0]
 800bcc2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bcc6:	2300      	movs	r3, #0
 800bcc8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bccc:	e7f7      	b.n	800bcbe <_Balloc+0x66>
 800bcce:	bf00      	nop
 800bcd0:	0800e571 	.word	0x0800e571
 800bcd4:	0800e694 	.word	0x0800e694

0800bcd8 <_Bfree>:
 800bcd8:	b570      	push	{r4, r5, r6, lr}
 800bcda:	69c6      	ldr	r6, [r0, #28]
 800bcdc:	4605      	mov	r5, r0
 800bcde:	460c      	mov	r4, r1
 800bce0:	b976      	cbnz	r6, 800bd00 <_Bfree+0x28>
 800bce2:	2010      	movs	r0, #16
 800bce4:	f7ff ff02 	bl	800baec <malloc>
 800bce8:	4602      	mov	r2, r0
 800bcea:	61e8      	str	r0, [r5, #28]
 800bcec:	b920      	cbnz	r0, 800bcf8 <_Bfree+0x20>
 800bcee:	4b09      	ldr	r3, [pc, #36]	@ (800bd14 <_Bfree+0x3c>)
 800bcf0:	4809      	ldr	r0, [pc, #36]	@ (800bd18 <_Bfree+0x40>)
 800bcf2:	218f      	movs	r1, #143	@ 0x8f
 800bcf4:	f7ff f844 	bl	800ad80 <__assert_func>
 800bcf8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bcfc:	6006      	str	r6, [r0, #0]
 800bcfe:	60c6      	str	r6, [r0, #12]
 800bd00:	b13c      	cbz	r4, 800bd12 <_Bfree+0x3a>
 800bd02:	69eb      	ldr	r3, [r5, #28]
 800bd04:	6862      	ldr	r2, [r4, #4]
 800bd06:	68db      	ldr	r3, [r3, #12]
 800bd08:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bd0c:	6021      	str	r1, [r4, #0]
 800bd0e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bd12:	bd70      	pop	{r4, r5, r6, pc}
 800bd14:	0800e571 	.word	0x0800e571
 800bd18:	0800e694 	.word	0x0800e694

0800bd1c <__multadd>:
 800bd1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd20:	690d      	ldr	r5, [r1, #16]
 800bd22:	4607      	mov	r7, r0
 800bd24:	460c      	mov	r4, r1
 800bd26:	461e      	mov	r6, r3
 800bd28:	f101 0c14 	add.w	ip, r1, #20
 800bd2c:	2000      	movs	r0, #0
 800bd2e:	f8dc 3000 	ldr.w	r3, [ip]
 800bd32:	b299      	uxth	r1, r3
 800bd34:	fb02 6101 	mla	r1, r2, r1, r6
 800bd38:	0c1e      	lsrs	r6, r3, #16
 800bd3a:	0c0b      	lsrs	r3, r1, #16
 800bd3c:	fb02 3306 	mla	r3, r2, r6, r3
 800bd40:	b289      	uxth	r1, r1
 800bd42:	3001      	adds	r0, #1
 800bd44:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bd48:	4285      	cmp	r5, r0
 800bd4a:	f84c 1b04 	str.w	r1, [ip], #4
 800bd4e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bd52:	dcec      	bgt.n	800bd2e <__multadd+0x12>
 800bd54:	b30e      	cbz	r6, 800bd9a <__multadd+0x7e>
 800bd56:	68a3      	ldr	r3, [r4, #8]
 800bd58:	42ab      	cmp	r3, r5
 800bd5a:	dc19      	bgt.n	800bd90 <__multadd+0x74>
 800bd5c:	6861      	ldr	r1, [r4, #4]
 800bd5e:	4638      	mov	r0, r7
 800bd60:	3101      	adds	r1, #1
 800bd62:	f7ff ff79 	bl	800bc58 <_Balloc>
 800bd66:	4680      	mov	r8, r0
 800bd68:	b928      	cbnz	r0, 800bd76 <__multadd+0x5a>
 800bd6a:	4602      	mov	r2, r0
 800bd6c:	4b0c      	ldr	r3, [pc, #48]	@ (800bda0 <__multadd+0x84>)
 800bd6e:	480d      	ldr	r0, [pc, #52]	@ (800bda4 <__multadd+0x88>)
 800bd70:	21ba      	movs	r1, #186	@ 0xba
 800bd72:	f7ff f805 	bl	800ad80 <__assert_func>
 800bd76:	6922      	ldr	r2, [r4, #16]
 800bd78:	3202      	adds	r2, #2
 800bd7a:	f104 010c 	add.w	r1, r4, #12
 800bd7e:	0092      	lsls	r2, r2, #2
 800bd80:	300c      	adds	r0, #12
 800bd82:	f7fe ffe8 	bl	800ad56 <memcpy>
 800bd86:	4621      	mov	r1, r4
 800bd88:	4638      	mov	r0, r7
 800bd8a:	f7ff ffa5 	bl	800bcd8 <_Bfree>
 800bd8e:	4644      	mov	r4, r8
 800bd90:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bd94:	3501      	adds	r5, #1
 800bd96:	615e      	str	r6, [r3, #20]
 800bd98:	6125      	str	r5, [r4, #16]
 800bd9a:	4620      	mov	r0, r4
 800bd9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bda0:	0800e683 	.word	0x0800e683
 800bda4:	0800e694 	.word	0x0800e694

0800bda8 <__s2b>:
 800bda8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bdac:	460c      	mov	r4, r1
 800bdae:	4615      	mov	r5, r2
 800bdb0:	461f      	mov	r7, r3
 800bdb2:	2209      	movs	r2, #9
 800bdb4:	3308      	adds	r3, #8
 800bdb6:	4606      	mov	r6, r0
 800bdb8:	fb93 f3f2 	sdiv	r3, r3, r2
 800bdbc:	2100      	movs	r1, #0
 800bdbe:	2201      	movs	r2, #1
 800bdc0:	429a      	cmp	r2, r3
 800bdc2:	db09      	blt.n	800bdd8 <__s2b+0x30>
 800bdc4:	4630      	mov	r0, r6
 800bdc6:	f7ff ff47 	bl	800bc58 <_Balloc>
 800bdca:	b940      	cbnz	r0, 800bdde <__s2b+0x36>
 800bdcc:	4602      	mov	r2, r0
 800bdce:	4b19      	ldr	r3, [pc, #100]	@ (800be34 <__s2b+0x8c>)
 800bdd0:	4819      	ldr	r0, [pc, #100]	@ (800be38 <__s2b+0x90>)
 800bdd2:	21d3      	movs	r1, #211	@ 0xd3
 800bdd4:	f7fe ffd4 	bl	800ad80 <__assert_func>
 800bdd8:	0052      	lsls	r2, r2, #1
 800bdda:	3101      	adds	r1, #1
 800bddc:	e7f0      	b.n	800bdc0 <__s2b+0x18>
 800bdde:	9b08      	ldr	r3, [sp, #32]
 800bde0:	6143      	str	r3, [r0, #20]
 800bde2:	2d09      	cmp	r5, #9
 800bde4:	f04f 0301 	mov.w	r3, #1
 800bde8:	6103      	str	r3, [r0, #16]
 800bdea:	dd16      	ble.n	800be1a <__s2b+0x72>
 800bdec:	f104 0909 	add.w	r9, r4, #9
 800bdf0:	46c8      	mov	r8, r9
 800bdf2:	442c      	add	r4, r5
 800bdf4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800bdf8:	4601      	mov	r1, r0
 800bdfa:	3b30      	subs	r3, #48	@ 0x30
 800bdfc:	220a      	movs	r2, #10
 800bdfe:	4630      	mov	r0, r6
 800be00:	f7ff ff8c 	bl	800bd1c <__multadd>
 800be04:	45a0      	cmp	r8, r4
 800be06:	d1f5      	bne.n	800bdf4 <__s2b+0x4c>
 800be08:	f1a5 0408 	sub.w	r4, r5, #8
 800be0c:	444c      	add	r4, r9
 800be0e:	1b2d      	subs	r5, r5, r4
 800be10:	1963      	adds	r3, r4, r5
 800be12:	42bb      	cmp	r3, r7
 800be14:	db04      	blt.n	800be20 <__s2b+0x78>
 800be16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be1a:	340a      	adds	r4, #10
 800be1c:	2509      	movs	r5, #9
 800be1e:	e7f6      	b.n	800be0e <__s2b+0x66>
 800be20:	f814 3b01 	ldrb.w	r3, [r4], #1
 800be24:	4601      	mov	r1, r0
 800be26:	3b30      	subs	r3, #48	@ 0x30
 800be28:	220a      	movs	r2, #10
 800be2a:	4630      	mov	r0, r6
 800be2c:	f7ff ff76 	bl	800bd1c <__multadd>
 800be30:	e7ee      	b.n	800be10 <__s2b+0x68>
 800be32:	bf00      	nop
 800be34:	0800e683 	.word	0x0800e683
 800be38:	0800e694 	.word	0x0800e694

0800be3c <__hi0bits>:
 800be3c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800be40:	4603      	mov	r3, r0
 800be42:	bf36      	itet	cc
 800be44:	0403      	lslcc	r3, r0, #16
 800be46:	2000      	movcs	r0, #0
 800be48:	2010      	movcc	r0, #16
 800be4a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800be4e:	bf3c      	itt	cc
 800be50:	021b      	lslcc	r3, r3, #8
 800be52:	3008      	addcc	r0, #8
 800be54:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800be58:	bf3c      	itt	cc
 800be5a:	011b      	lslcc	r3, r3, #4
 800be5c:	3004      	addcc	r0, #4
 800be5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800be62:	bf3c      	itt	cc
 800be64:	009b      	lslcc	r3, r3, #2
 800be66:	3002      	addcc	r0, #2
 800be68:	2b00      	cmp	r3, #0
 800be6a:	db05      	blt.n	800be78 <__hi0bits+0x3c>
 800be6c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800be70:	f100 0001 	add.w	r0, r0, #1
 800be74:	bf08      	it	eq
 800be76:	2020      	moveq	r0, #32
 800be78:	4770      	bx	lr

0800be7a <__lo0bits>:
 800be7a:	6803      	ldr	r3, [r0, #0]
 800be7c:	4602      	mov	r2, r0
 800be7e:	f013 0007 	ands.w	r0, r3, #7
 800be82:	d00b      	beq.n	800be9c <__lo0bits+0x22>
 800be84:	07d9      	lsls	r1, r3, #31
 800be86:	d421      	bmi.n	800becc <__lo0bits+0x52>
 800be88:	0798      	lsls	r0, r3, #30
 800be8a:	bf49      	itett	mi
 800be8c:	085b      	lsrmi	r3, r3, #1
 800be8e:	089b      	lsrpl	r3, r3, #2
 800be90:	2001      	movmi	r0, #1
 800be92:	6013      	strmi	r3, [r2, #0]
 800be94:	bf5c      	itt	pl
 800be96:	6013      	strpl	r3, [r2, #0]
 800be98:	2002      	movpl	r0, #2
 800be9a:	4770      	bx	lr
 800be9c:	b299      	uxth	r1, r3
 800be9e:	b909      	cbnz	r1, 800bea4 <__lo0bits+0x2a>
 800bea0:	0c1b      	lsrs	r3, r3, #16
 800bea2:	2010      	movs	r0, #16
 800bea4:	b2d9      	uxtb	r1, r3
 800bea6:	b909      	cbnz	r1, 800beac <__lo0bits+0x32>
 800bea8:	3008      	adds	r0, #8
 800beaa:	0a1b      	lsrs	r3, r3, #8
 800beac:	0719      	lsls	r1, r3, #28
 800beae:	bf04      	itt	eq
 800beb0:	091b      	lsreq	r3, r3, #4
 800beb2:	3004      	addeq	r0, #4
 800beb4:	0799      	lsls	r1, r3, #30
 800beb6:	bf04      	itt	eq
 800beb8:	089b      	lsreq	r3, r3, #2
 800beba:	3002      	addeq	r0, #2
 800bebc:	07d9      	lsls	r1, r3, #31
 800bebe:	d403      	bmi.n	800bec8 <__lo0bits+0x4e>
 800bec0:	085b      	lsrs	r3, r3, #1
 800bec2:	f100 0001 	add.w	r0, r0, #1
 800bec6:	d003      	beq.n	800bed0 <__lo0bits+0x56>
 800bec8:	6013      	str	r3, [r2, #0]
 800beca:	4770      	bx	lr
 800becc:	2000      	movs	r0, #0
 800bece:	4770      	bx	lr
 800bed0:	2020      	movs	r0, #32
 800bed2:	4770      	bx	lr

0800bed4 <__i2b>:
 800bed4:	b510      	push	{r4, lr}
 800bed6:	460c      	mov	r4, r1
 800bed8:	2101      	movs	r1, #1
 800beda:	f7ff febd 	bl	800bc58 <_Balloc>
 800bede:	4602      	mov	r2, r0
 800bee0:	b928      	cbnz	r0, 800beee <__i2b+0x1a>
 800bee2:	4b05      	ldr	r3, [pc, #20]	@ (800bef8 <__i2b+0x24>)
 800bee4:	4805      	ldr	r0, [pc, #20]	@ (800befc <__i2b+0x28>)
 800bee6:	f240 1145 	movw	r1, #325	@ 0x145
 800beea:	f7fe ff49 	bl	800ad80 <__assert_func>
 800beee:	2301      	movs	r3, #1
 800bef0:	6144      	str	r4, [r0, #20]
 800bef2:	6103      	str	r3, [r0, #16]
 800bef4:	bd10      	pop	{r4, pc}
 800bef6:	bf00      	nop
 800bef8:	0800e683 	.word	0x0800e683
 800befc:	0800e694 	.word	0x0800e694

0800bf00 <__multiply>:
 800bf00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf04:	4614      	mov	r4, r2
 800bf06:	690a      	ldr	r2, [r1, #16]
 800bf08:	6923      	ldr	r3, [r4, #16]
 800bf0a:	429a      	cmp	r2, r3
 800bf0c:	bfa8      	it	ge
 800bf0e:	4623      	movge	r3, r4
 800bf10:	460f      	mov	r7, r1
 800bf12:	bfa4      	itt	ge
 800bf14:	460c      	movge	r4, r1
 800bf16:	461f      	movge	r7, r3
 800bf18:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800bf1c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800bf20:	68a3      	ldr	r3, [r4, #8]
 800bf22:	6861      	ldr	r1, [r4, #4]
 800bf24:	eb0a 0609 	add.w	r6, sl, r9
 800bf28:	42b3      	cmp	r3, r6
 800bf2a:	b085      	sub	sp, #20
 800bf2c:	bfb8      	it	lt
 800bf2e:	3101      	addlt	r1, #1
 800bf30:	f7ff fe92 	bl	800bc58 <_Balloc>
 800bf34:	b930      	cbnz	r0, 800bf44 <__multiply+0x44>
 800bf36:	4602      	mov	r2, r0
 800bf38:	4b44      	ldr	r3, [pc, #272]	@ (800c04c <__multiply+0x14c>)
 800bf3a:	4845      	ldr	r0, [pc, #276]	@ (800c050 <__multiply+0x150>)
 800bf3c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bf40:	f7fe ff1e 	bl	800ad80 <__assert_func>
 800bf44:	f100 0514 	add.w	r5, r0, #20
 800bf48:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800bf4c:	462b      	mov	r3, r5
 800bf4e:	2200      	movs	r2, #0
 800bf50:	4543      	cmp	r3, r8
 800bf52:	d321      	bcc.n	800bf98 <__multiply+0x98>
 800bf54:	f107 0114 	add.w	r1, r7, #20
 800bf58:	f104 0214 	add.w	r2, r4, #20
 800bf5c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800bf60:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800bf64:	9302      	str	r3, [sp, #8]
 800bf66:	1b13      	subs	r3, r2, r4
 800bf68:	3b15      	subs	r3, #21
 800bf6a:	f023 0303 	bic.w	r3, r3, #3
 800bf6e:	3304      	adds	r3, #4
 800bf70:	f104 0715 	add.w	r7, r4, #21
 800bf74:	42ba      	cmp	r2, r7
 800bf76:	bf38      	it	cc
 800bf78:	2304      	movcc	r3, #4
 800bf7a:	9301      	str	r3, [sp, #4]
 800bf7c:	9b02      	ldr	r3, [sp, #8]
 800bf7e:	9103      	str	r1, [sp, #12]
 800bf80:	428b      	cmp	r3, r1
 800bf82:	d80c      	bhi.n	800bf9e <__multiply+0x9e>
 800bf84:	2e00      	cmp	r6, #0
 800bf86:	dd03      	ble.n	800bf90 <__multiply+0x90>
 800bf88:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d05b      	beq.n	800c048 <__multiply+0x148>
 800bf90:	6106      	str	r6, [r0, #16]
 800bf92:	b005      	add	sp, #20
 800bf94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf98:	f843 2b04 	str.w	r2, [r3], #4
 800bf9c:	e7d8      	b.n	800bf50 <__multiply+0x50>
 800bf9e:	f8b1 a000 	ldrh.w	sl, [r1]
 800bfa2:	f1ba 0f00 	cmp.w	sl, #0
 800bfa6:	d024      	beq.n	800bff2 <__multiply+0xf2>
 800bfa8:	f104 0e14 	add.w	lr, r4, #20
 800bfac:	46a9      	mov	r9, r5
 800bfae:	f04f 0c00 	mov.w	ip, #0
 800bfb2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800bfb6:	f8d9 3000 	ldr.w	r3, [r9]
 800bfba:	fa1f fb87 	uxth.w	fp, r7
 800bfbe:	b29b      	uxth	r3, r3
 800bfc0:	fb0a 330b 	mla	r3, sl, fp, r3
 800bfc4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800bfc8:	f8d9 7000 	ldr.w	r7, [r9]
 800bfcc:	4463      	add	r3, ip
 800bfce:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800bfd2:	fb0a c70b 	mla	r7, sl, fp, ip
 800bfd6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800bfda:	b29b      	uxth	r3, r3
 800bfdc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800bfe0:	4572      	cmp	r2, lr
 800bfe2:	f849 3b04 	str.w	r3, [r9], #4
 800bfe6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800bfea:	d8e2      	bhi.n	800bfb2 <__multiply+0xb2>
 800bfec:	9b01      	ldr	r3, [sp, #4]
 800bfee:	f845 c003 	str.w	ip, [r5, r3]
 800bff2:	9b03      	ldr	r3, [sp, #12]
 800bff4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800bff8:	3104      	adds	r1, #4
 800bffa:	f1b9 0f00 	cmp.w	r9, #0
 800bffe:	d021      	beq.n	800c044 <__multiply+0x144>
 800c000:	682b      	ldr	r3, [r5, #0]
 800c002:	f104 0c14 	add.w	ip, r4, #20
 800c006:	46ae      	mov	lr, r5
 800c008:	f04f 0a00 	mov.w	sl, #0
 800c00c:	f8bc b000 	ldrh.w	fp, [ip]
 800c010:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800c014:	fb09 770b 	mla	r7, r9, fp, r7
 800c018:	4457      	add	r7, sl
 800c01a:	b29b      	uxth	r3, r3
 800c01c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c020:	f84e 3b04 	str.w	r3, [lr], #4
 800c024:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c028:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c02c:	f8be 3000 	ldrh.w	r3, [lr]
 800c030:	fb09 330a 	mla	r3, r9, sl, r3
 800c034:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800c038:	4562      	cmp	r2, ip
 800c03a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c03e:	d8e5      	bhi.n	800c00c <__multiply+0x10c>
 800c040:	9f01      	ldr	r7, [sp, #4]
 800c042:	51eb      	str	r3, [r5, r7]
 800c044:	3504      	adds	r5, #4
 800c046:	e799      	b.n	800bf7c <__multiply+0x7c>
 800c048:	3e01      	subs	r6, #1
 800c04a:	e79b      	b.n	800bf84 <__multiply+0x84>
 800c04c:	0800e683 	.word	0x0800e683
 800c050:	0800e694 	.word	0x0800e694

0800c054 <__pow5mult>:
 800c054:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c058:	4615      	mov	r5, r2
 800c05a:	f012 0203 	ands.w	r2, r2, #3
 800c05e:	4607      	mov	r7, r0
 800c060:	460e      	mov	r6, r1
 800c062:	d007      	beq.n	800c074 <__pow5mult+0x20>
 800c064:	4c25      	ldr	r4, [pc, #148]	@ (800c0fc <__pow5mult+0xa8>)
 800c066:	3a01      	subs	r2, #1
 800c068:	2300      	movs	r3, #0
 800c06a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c06e:	f7ff fe55 	bl	800bd1c <__multadd>
 800c072:	4606      	mov	r6, r0
 800c074:	10ad      	asrs	r5, r5, #2
 800c076:	d03d      	beq.n	800c0f4 <__pow5mult+0xa0>
 800c078:	69fc      	ldr	r4, [r7, #28]
 800c07a:	b97c      	cbnz	r4, 800c09c <__pow5mult+0x48>
 800c07c:	2010      	movs	r0, #16
 800c07e:	f7ff fd35 	bl	800baec <malloc>
 800c082:	4602      	mov	r2, r0
 800c084:	61f8      	str	r0, [r7, #28]
 800c086:	b928      	cbnz	r0, 800c094 <__pow5mult+0x40>
 800c088:	4b1d      	ldr	r3, [pc, #116]	@ (800c100 <__pow5mult+0xac>)
 800c08a:	481e      	ldr	r0, [pc, #120]	@ (800c104 <__pow5mult+0xb0>)
 800c08c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c090:	f7fe fe76 	bl	800ad80 <__assert_func>
 800c094:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c098:	6004      	str	r4, [r0, #0]
 800c09a:	60c4      	str	r4, [r0, #12]
 800c09c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c0a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c0a4:	b94c      	cbnz	r4, 800c0ba <__pow5mult+0x66>
 800c0a6:	f240 2171 	movw	r1, #625	@ 0x271
 800c0aa:	4638      	mov	r0, r7
 800c0ac:	f7ff ff12 	bl	800bed4 <__i2b>
 800c0b0:	2300      	movs	r3, #0
 800c0b2:	f8c8 0008 	str.w	r0, [r8, #8]
 800c0b6:	4604      	mov	r4, r0
 800c0b8:	6003      	str	r3, [r0, #0]
 800c0ba:	f04f 0900 	mov.w	r9, #0
 800c0be:	07eb      	lsls	r3, r5, #31
 800c0c0:	d50a      	bpl.n	800c0d8 <__pow5mult+0x84>
 800c0c2:	4631      	mov	r1, r6
 800c0c4:	4622      	mov	r2, r4
 800c0c6:	4638      	mov	r0, r7
 800c0c8:	f7ff ff1a 	bl	800bf00 <__multiply>
 800c0cc:	4631      	mov	r1, r6
 800c0ce:	4680      	mov	r8, r0
 800c0d0:	4638      	mov	r0, r7
 800c0d2:	f7ff fe01 	bl	800bcd8 <_Bfree>
 800c0d6:	4646      	mov	r6, r8
 800c0d8:	106d      	asrs	r5, r5, #1
 800c0da:	d00b      	beq.n	800c0f4 <__pow5mult+0xa0>
 800c0dc:	6820      	ldr	r0, [r4, #0]
 800c0de:	b938      	cbnz	r0, 800c0f0 <__pow5mult+0x9c>
 800c0e0:	4622      	mov	r2, r4
 800c0e2:	4621      	mov	r1, r4
 800c0e4:	4638      	mov	r0, r7
 800c0e6:	f7ff ff0b 	bl	800bf00 <__multiply>
 800c0ea:	6020      	str	r0, [r4, #0]
 800c0ec:	f8c0 9000 	str.w	r9, [r0]
 800c0f0:	4604      	mov	r4, r0
 800c0f2:	e7e4      	b.n	800c0be <__pow5mult+0x6a>
 800c0f4:	4630      	mov	r0, r6
 800c0f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c0fa:	bf00      	nop
 800c0fc:	0800e6f0 	.word	0x0800e6f0
 800c100:	0800e571 	.word	0x0800e571
 800c104:	0800e694 	.word	0x0800e694

0800c108 <__lshift>:
 800c108:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c10c:	460c      	mov	r4, r1
 800c10e:	6849      	ldr	r1, [r1, #4]
 800c110:	6923      	ldr	r3, [r4, #16]
 800c112:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c116:	68a3      	ldr	r3, [r4, #8]
 800c118:	4607      	mov	r7, r0
 800c11a:	4691      	mov	r9, r2
 800c11c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c120:	f108 0601 	add.w	r6, r8, #1
 800c124:	42b3      	cmp	r3, r6
 800c126:	db0b      	blt.n	800c140 <__lshift+0x38>
 800c128:	4638      	mov	r0, r7
 800c12a:	f7ff fd95 	bl	800bc58 <_Balloc>
 800c12e:	4605      	mov	r5, r0
 800c130:	b948      	cbnz	r0, 800c146 <__lshift+0x3e>
 800c132:	4602      	mov	r2, r0
 800c134:	4b28      	ldr	r3, [pc, #160]	@ (800c1d8 <__lshift+0xd0>)
 800c136:	4829      	ldr	r0, [pc, #164]	@ (800c1dc <__lshift+0xd4>)
 800c138:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c13c:	f7fe fe20 	bl	800ad80 <__assert_func>
 800c140:	3101      	adds	r1, #1
 800c142:	005b      	lsls	r3, r3, #1
 800c144:	e7ee      	b.n	800c124 <__lshift+0x1c>
 800c146:	2300      	movs	r3, #0
 800c148:	f100 0114 	add.w	r1, r0, #20
 800c14c:	f100 0210 	add.w	r2, r0, #16
 800c150:	4618      	mov	r0, r3
 800c152:	4553      	cmp	r3, sl
 800c154:	db33      	blt.n	800c1be <__lshift+0xb6>
 800c156:	6920      	ldr	r0, [r4, #16]
 800c158:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c15c:	f104 0314 	add.w	r3, r4, #20
 800c160:	f019 091f 	ands.w	r9, r9, #31
 800c164:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c168:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c16c:	d02b      	beq.n	800c1c6 <__lshift+0xbe>
 800c16e:	f1c9 0e20 	rsb	lr, r9, #32
 800c172:	468a      	mov	sl, r1
 800c174:	2200      	movs	r2, #0
 800c176:	6818      	ldr	r0, [r3, #0]
 800c178:	fa00 f009 	lsl.w	r0, r0, r9
 800c17c:	4310      	orrs	r0, r2
 800c17e:	f84a 0b04 	str.w	r0, [sl], #4
 800c182:	f853 2b04 	ldr.w	r2, [r3], #4
 800c186:	459c      	cmp	ip, r3
 800c188:	fa22 f20e 	lsr.w	r2, r2, lr
 800c18c:	d8f3      	bhi.n	800c176 <__lshift+0x6e>
 800c18e:	ebac 0304 	sub.w	r3, ip, r4
 800c192:	3b15      	subs	r3, #21
 800c194:	f023 0303 	bic.w	r3, r3, #3
 800c198:	3304      	adds	r3, #4
 800c19a:	f104 0015 	add.w	r0, r4, #21
 800c19e:	4584      	cmp	ip, r0
 800c1a0:	bf38      	it	cc
 800c1a2:	2304      	movcc	r3, #4
 800c1a4:	50ca      	str	r2, [r1, r3]
 800c1a6:	b10a      	cbz	r2, 800c1ac <__lshift+0xa4>
 800c1a8:	f108 0602 	add.w	r6, r8, #2
 800c1ac:	3e01      	subs	r6, #1
 800c1ae:	4638      	mov	r0, r7
 800c1b0:	612e      	str	r6, [r5, #16]
 800c1b2:	4621      	mov	r1, r4
 800c1b4:	f7ff fd90 	bl	800bcd8 <_Bfree>
 800c1b8:	4628      	mov	r0, r5
 800c1ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1be:	f842 0f04 	str.w	r0, [r2, #4]!
 800c1c2:	3301      	adds	r3, #1
 800c1c4:	e7c5      	b.n	800c152 <__lshift+0x4a>
 800c1c6:	3904      	subs	r1, #4
 800c1c8:	f853 2b04 	ldr.w	r2, [r3], #4
 800c1cc:	f841 2f04 	str.w	r2, [r1, #4]!
 800c1d0:	459c      	cmp	ip, r3
 800c1d2:	d8f9      	bhi.n	800c1c8 <__lshift+0xc0>
 800c1d4:	e7ea      	b.n	800c1ac <__lshift+0xa4>
 800c1d6:	bf00      	nop
 800c1d8:	0800e683 	.word	0x0800e683
 800c1dc:	0800e694 	.word	0x0800e694

0800c1e0 <__mcmp>:
 800c1e0:	690a      	ldr	r2, [r1, #16]
 800c1e2:	4603      	mov	r3, r0
 800c1e4:	6900      	ldr	r0, [r0, #16]
 800c1e6:	1a80      	subs	r0, r0, r2
 800c1e8:	b530      	push	{r4, r5, lr}
 800c1ea:	d10e      	bne.n	800c20a <__mcmp+0x2a>
 800c1ec:	3314      	adds	r3, #20
 800c1ee:	3114      	adds	r1, #20
 800c1f0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c1f4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c1f8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c1fc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c200:	4295      	cmp	r5, r2
 800c202:	d003      	beq.n	800c20c <__mcmp+0x2c>
 800c204:	d205      	bcs.n	800c212 <__mcmp+0x32>
 800c206:	f04f 30ff 	mov.w	r0, #4294967295
 800c20a:	bd30      	pop	{r4, r5, pc}
 800c20c:	42a3      	cmp	r3, r4
 800c20e:	d3f3      	bcc.n	800c1f8 <__mcmp+0x18>
 800c210:	e7fb      	b.n	800c20a <__mcmp+0x2a>
 800c212:	2001      	movs	r0, #1
 800c214:	e7f9      	b.n	800c20a <__mcmp+0x2a>
	...

0800c218 <__mdiff>:
 800c218:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c21c:	4689      	mov	r9, r1
 800c21e:	4606      	mov	r6, r0
 800c220:	4611      	mov	r1, r2
 800c222:	4648      	mov	r0, r9
 800c224:	4614      	mov	r4, r2
 800c226:	f7ff ffdb 	bl	800c1e0 <__mcmp>
 800c22a:	1e05      	subs	r5, r0, #0
 800c22c:	d112      	bne.n	800c254 <__mdiff+0x3c>
 800c22e:	4629      	mov	r1, r5
 800c230:	4630      	mov	r0, r6
 800c232:	f7ff fd11 	bl	800bc58 <_Balloc>
 800c236:	4602      	mov	r2, r0
 800c238:	b928      	cbnz	r0, 800c246 <__mdiff+0x2e>
 800c23a:	4b3f      	ldr	r3, [pc, #252]	@ (800c338 <__mdiff+0x120>)
 800c23c:	f240 2137 	movw	r1, #567	@ 0x237
 800c240:	483e      	ldr	r0, [pc, #248]	@ (800c33c <__mdiff+0x124>)
 800c242:	f7fe fd9d 	bl	800ad80 <__assert_func>
 800c246:	2301      	movs	r3, #1
 800c248:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c24c:	4610      	mov	r0, r2
 800c24e:	b003      	add	sp, #12
 800c250:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c254:	bfbc      	itt	lt
 800c256:	464b      	movlt	r3, r9
 800c258:	46a1      	movlt	r9, r4
 800c25a:	4630      	mov	r0, r6
 800c25c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c260:	bfba      	itte	lt
 800c262:	461c      	movlt	r4, r3
 800c264:	2501      	movlt	r5, #1
 800c266:	2500      	movge	r5, #0
 800c268:	f7ff fcf6 	bl	800bc58 <_Balloc>
 800c26c:	4602      	mov	r2, r0
 800c26e:	b918      	cbnz	r0, 800c278 <__mdiff+0x60>
 800c270:	4b31      	ldr	r3, [pc, #196]	@ (800c338 <__mdiff+0x120>)
 800c272:	f240 2145 	movw	r1, #581	@ 0x245
 800c276:	e7e3      	b.n	800c240 <__mdiff+0x28>
 800c278:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c27c:	6926      	ldr	r6, [r4, #16]
 800c27e:	60c5      	str	r5, [r0, #12]
 800c280:	f109 0310 	add.w	r3, r9, #16
 800c284:	f109 0514 	add.w	r5, r9, #20
 800c288:	f104 0e14 	add.w	lr, r4, #20
 800c28c:	f100 0b14 	add.w	fp, r0, #20
 800c290:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c294:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c298:	9301      	str	r3, [sp, #4]
 800c29a:	46d9      	mov	r9, fp
 800c29c:	f04f 0c00 	mov.w	ip, #0
 800c2a0:	9b01      	ldr	r3, [sp, #4]
 800c2a2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c2a6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c2aa:	9301      	str	r3, [sp, #4]
 800c2ac:	fa1f f38a 	uxth.w	r3, sl
 800c2b0:	4619      	mov	r1, r3
 800c2b2:	b283      	uxth	r3, r0
 800c2b4:	1acb      	subs	r3, r1, r3
 800c2b6:	0c00      	lsrs	r0, r0, #16
 800c2b8:	4463      	add	r3, ip
 800c2ba:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c2be:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c2c2:	b29b      	uxth	r3, r3
 800c2c4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c2c8:	4576      	cmp	r6, lr
 800c2ca:	f849 3b04 	str.w	r3, [r9], #4
 800c2ce:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c2d2:	d8e5      	bhi.n	800c2a0 <__mdiff+0x88>
 800c2d4:	1b33      	subs	r3, r6, r4
 800c2d6:	3b15      	subs	r3, #21
 800c2d8:	f023 0303 	bic.w	r3, r3, #3
 800c2dc:	3415      	adds	r4, #21
 800c2de:	3304      	adds	r3, #4
 800c2e0:	42a6      	cmp	r6, r4
 800c2e2:	bf38      	it	cc
 800c2e4:	2304      	movcc	r3, #4
 800c2e6:	441d      	add	r5, r3
 800c2e8:	445b      	add	r3, fp
 800c2ea:	461e      	mov	r6, r3
 800c2ec:	462c      	mov	r4, r5
 800c2ee:	4544      	cmp	r4, r8
 800c2f0:	d30e      	bcc.n	800c310 <__mdiff+0xf8>
 800c2f2:	f108 0103 	add.w	r1, r8, #3
 800c2f6:	1b49      	subs	r1, r1, r5
 800c2f8:	f021 0103 	bic.w	r1, r1, #3
 800c2fc:	3d03      	subs	r5, #3
 800c2fe:	45a8      	cmp	r8, r5
 800c300:	bf38      	it	cc
 800c302:	2100      	movcc	r1, #0
 800c304:	440b      	add	r3, r1
 800c306:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c30a:	b191      	cbz	r1, 800c332 <__mdiff+0x11a>
 800c30c:	6117      	str	r7, [r2, #16]
 800c30e:	e79d      	b.n	800c24c <__mdiff+0x34>
 800c310:	f854 1b04 	ldr.w	r1, [r4], #4
 800c314:	46e6      	mov	lr, ip
 800c316:	0c08      	lsrs	r0, r1, #16
 800c318:	fa1c fc81 	uxtah	ip, ip, r1
 800c31c:	4471      	add	r1, lr
 800c31e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c322:	b289      	uxth	r1, r1
 800c324:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c328:	f846 1b04 	str.w	r1, [r6], #4
 800c32c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c330:	e7dd      	b.n	800c2ee <__mdiff+0xd6>
 800c332:	3f01      	subs	r7, #1
 800c334:	e7e7      	b.n	800c306 <__mdiff+0xee>
 800c336:	bf00      	nop
 800c338:	0800e683 	.word	0x0800e683
 800c33c:	0800e694 	.word	0x0800e694

0800c340 <__ulp>:
 800c340:	b082      	sub	sp, #8
 800c342:	ed8d 0b00 	vstr	d0, [sp]
 800c346:	9a01      	ldr	r2, [sp, #4]
 800c348:	4b0f      	ldr	r3, [pc, #60]	@ (800c388 <__ulp+0x48>)
 800c34a:	4013      	ands	r3, r2
 800c34c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c350:	2b00      	cmp	r3, #0
 800c352:	dc08      	bgt.n	800c366 <__ulp+0x26>
 800c354:	425b      	negs	r3, r3
 800c356:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c35a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c35e:	da04      	bge.n	800c36a <__ulp+0x2a>
 800c360:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c364:	4113      	asrs	r3, r2
 800c366:	2200      	movs	r2, #0
 800c368:	e008      	b.n	800c37c <__ulp+0x3c>
 800c36a:	f1a2 0314 	sub.w	r3, r2, #20
 800c36e:	2b1e      	cmp	r3, #30
 800c370:	bfda      	itte	le
 800c372:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c376:	40da      	lsrle	r2, r3
 800c378:	2201      	movgt	r2, #1
 800c37a:	2300      	movs	r3, #0
 800c37c:	4619      	mov	r1, r3
 800c37e:	4610      	mov	r0, r2
 800c380:	ec41 0b10 	vmov	d0, r0, r1
 800c384:	b002      	add	sp, #8
 800c386:	4770      	bx	lr
 800c388:	7ff00000 	.word	0x7ff00000

0800c38c <__b2d>:
 800c38c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c390:	6906      	ldr	r6, [r0, #16]
 800c392:	f100 0814 	add.w	r8, r0, #20
 800c396:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c39a:	1f37      	subs	r7, r6, #4
 800c39c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c3a0:	4610      	mov	r0, r2
 800c3a2:	f7ff fd4b 	bl	800be3c <__hi0bits>
 800c3a6:	f1c0 0320 	rsb	r3, r0, #32
 800c3aa:	280a      	cmp	r0, #10
 800c3ac:	600b      	str	r3, [r1, #0]
 800c3ae:	491b      	ldr	r1, [pc, #108]	@ (800c41c <__b2d+0x90>)
 800c3b0:	dc15      	bgt.n	800c3de <__b2d+0x52>
 800c3b2:	f1c0 0c0b 	rsb	ip, r0, #11
 800c3b6:	fa22 f30c 	lsr.w	r3, r2, ip
 800c3ba:	45b8      	cmp	r8, r7
 800c3bc:	ea43 0501 	orr.w	r5, r3, r1
 800c3c0:	bf34      	ite	cc
 800c3c2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c3c6:	2300      	movcs	r3, #0
 800c3c8:	3015      	adds	r0, #21
 800c3ca:	fa02 f000 	lsl.w	r0, r2, r0
 800c3ce:	fa23 f30c 	lsr.w	r3, r3, ip
 800c3d2:	4303      	orrs	r3, r0
 800c3d4:	461c      	mov	r4, r3
 800c3d6:	ec45 4b10 	vmov	d0, r4, r5
 800c3da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3de:	45b8      	cmp	r8, r7
 800c3e0:	bf3a      	itte	cc
 800c3e2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c3e6:	f1a6 0708 	subcc.w	r7, r6, #8
 800c3ea:	2300      	movcs	r3, #0
 800c3ec:	380b      	subs	r0, #11
 800c3ee:	d012      	beq.n	800c416 <__b2d+0x8a>
 800c3f0:	f1c0 0120 	rsb	r1, r0, #32
 800c3f4:	fa23 f401 	lsr.w	r4, r3, r1
 800c3f8:	4082      	lsls	r2, r0
 800c3fa:	4322      	orrs	r2, r4
 800c3fc:	4547      	cmp	r7, r8
 800c3fe:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800c402:	bf8c      	ite	hi
 800c404:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800c408:	2200      	movls	r2, #0
 800c40a:	4083      	lsls	r3, r0
 800c40c:	40ca      	lsrs	r2, r1
 800c40e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c412:	4313      	orrs	r3, r2
 800c414:	e7de      	b.n	800c3d4 <__b2d+0x48>
 800c416:	ea42 0501 	orr.w	r5, r2, r1
 800c41a:	e7db      	b.n	800c3d4 <__b2d+0x48>
 800c41c:	3ff00000 	.word	0x3ff00000

0800c420 <__d2b>:
 800c420:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c424:	460f      	mov	r7, r1
 800c426:	2101      	movs	r1, #1
 800c428:	ec59 8b10 	vmov	r8, r9, d0
 800c42c:	4616      	mov	r6, r2
 800c42e:	f7ff fc13 	bl	800bc58 <_Balloc>
 800c432:	4604      	mov	r4, r0
 800c434:	b930      	cbnz	r0, 800c444 <__d2b+0x24>
 800c436:	4602      	mov	r2, r0
 800c438:	4b23      	ldr	r3, [pc, #140]	@ (800c4c8 <__d2b+0xa8>)
 800c43a:	4824      	ldr	r0, [pc, #144]	@ (800c4cc <__d2b+0xac>)
 800c43c:	f240 310f 	movw	r1, #783	@ 0x30f
 800c440:	f7fe fc9e 	bl	800ad80 <__assert_func>
 800c444:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c448:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c44c:	b10d      	cbz	r5, 800c452 <__d2b+0x32>
 800c44e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c452:	9301      	str	r3, [sp, #4]
 800c454:	f1b8 0300 	subs.w	r3, r8, #0
 800c458:	d023      	beq.n	800c4a2 <__d2b+0x82>
 800c45a:	4668      	mov	r0, sp
 800c45c:	9300      	str	r3, [sp, #0]
 800c45e:	f7ff fd0c 	bl	800be7a <__lo0bits>
 800c462:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c466:	b1d0      	cbz	r0, 800c49e <__d2b+0x7e>
 800c468:	f1c0 0320 	rsb	r3, r0, #32
 800c46c:	fa02 f303 	lsl.w	r3, r2, r3
 800c470:	430b      	orrs	r3, r1
 800c472:	40c2      	lsrs	r2, r0
 800c474:	6163      	str	r3, [r4, #20]
 800c476:	9201      	str	r2, [sp, #4]
 800c478:	9b01      	ldr	r3, [sp, #4]
 800c47a:	61a3      	str	r3, [r4, #24]
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	bf0c      	ite	eq
 800c480:	2201      	moveq	r2, #1
 800c482:	2202      	movne	r2, #2
 800c484:	6122      	str	r2, [r4, #16]
 800c486:	b1a5      	cbz	r5, 800c4b2 <__d2b+0x92>
 800c488:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c48c:	4405      	add	r5, r0
 800c48e:	603d      	str	r5, [r7, #0]
 800c490:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c494:	6030      	str	r0, [r6, #0]
 800c496:	4620      	mov	r0, r4
 800c498:	b003      	add	sp, #12
 800c49a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c49e:	6161      	str	r1, [r4, #20]
 800c4a0:	e7ea      	b.n	800c478 <__d2b+0x58>
 800c4a2:	a801      	add	r0, sp, #4
 800c4a4:	f7ff fce9 	bl	800be7a <__lo0bits>
 800c4a8:	9b01      	ldr	r3, [sp, #4]
 800c4aa:	6163      	str	r3, [r4, #20]
 800c4ac:	3020      	adds	r0, #32
 800c4ae:	2201      	movs	r2, #1
 800c4b0:	e7e8      	b.n	800c484 <__d2b+0x64>
 800c4b2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c4b6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c4ba:	6038      	str	r0, [r7, #0]
 800c4bc:	6918      	ldr	r0, [r3, #16]
 800c4be:	f7ff fcbd 	bl	800be3c <__hi0bits>
 800c4c2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c4c6:	e7e5      	b.n	800c494 <__d2b+0x74>
 800c4c8:	0800e683 	.word	0x0800e683
 800c4cc:	0800e694 	.word	0x0800e694

0800c4d0 <__ratio>:
 800c4d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4d4:	b085      	sub	sp, #20
 800c4d6:	e9cd 1000 	strd	r1, r0, [sp]
 800c4da:	a902      	add	r1, sp, #8
 800c4dc:	f7ff ff56 	bl	800c38c <__b2d>
 800c4e0:	9800      	ldr	r0, [sp, #0]
 800c4e2:	a903      	add	r1, sp, #12
 800c4e4:	ec55 4b10 	vmov	r4, r5, d0
 800c4e8:	f7ff ff50 	bl	800c38c <__b2d>
 800c4ec:	9b01      	ldr	r3, [sp, #4]
 800c4ee:	6919      	ldr	r1, [r3, #16]
 800c4f0:	9b00      	ldr	r3, [sp, #0]
 800c4f2:	691b      	ldr	r3, [r3, #16]
 800c4f4:	1ac9      	subs	r1, r1, r3
 800c4f6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800c4fa:	1a9b      	subs	r3, r3, r2
 800c4fc:	ec5b ab10 	vmov	sl, fp, d0
 800c500:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800c504:	2b00      	cmp	r3, #0
 800c506:	bfce      	itee	gt
 800c508:	462a      	movgt	r2, r5
 800c50a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c50e:	465a      	movle	r2, fp
 800c510:	462f      	mov	r7, r5
 800c512:	46d9      	mov	r9, fp
 800c514:	bfcc      	ite	gt
 800c516:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c51a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800c51e:	464b      	mov	r3, r9
 800c520:	4652      	mov	r2, sl
 800c522:	4620      	mov	r0, r4
 800c524:	4639      	mov	r1, r7
 800c526:	f7f4 f999 	bl	800085c <__aeabi_ddiv>
 800c52a:	ec41 0b10 	vmov	d0, r0, r1
 800c52e:	b005      	add	sp, #20
 800c530:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c534 <__copybits>:
 800c534:	3901      	subs	r1, #1
 800c536:	b570      	push	{r4, r5, r6, lr}
 800c538:	1149      	asrs	r1, r1, #5
 800c53a:	6914      	ldr	r4, [r2, #16]
 800c53c:	3101      	adds	r1, #1
 800c53e:	f102 0314 	add.w	r3, r2, #20
 800c542:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c546:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c54a:	1f05      	subs	r5, r0, #4
 800c54c:	42a3      	cmp	r3, r4
 800c54e:	d30c      	bcc.n	800c56a <__copybits+0x36>
 800c550:	1aa3      	subs	r3, r4, r2
 800c552:	3b11      	subs	r3, #17
 800c554:	f023 0303 	bic.w	r3, r3, #3
 800c558:	3211      	adds	r2, #17
 800c55a:	42a2      	cmp	r2, r4
 800c55c:	bf88      	it	hi
 800c55e:	2300      	movhi	r3, #0
 800c560:	4418      	add	r0, r3
 800c562:	2300      	movs	r3, #0
 800c564:	4288      	cmp	r0, r1
 800c566:	d305      	bcc.n	800c574 <__copybits+0x40>
 800c568:	bd70      	pop	{r4, r5, r6, pc}
 800c56a:	f853 6b04 	ldr.w	r6, [r3], #4
 800c56e:	f845 6f04 	str.w	r6, [r5, #4]!
 800c572:	e7eb      	b.n	800c54c <__copybits+0x18>
 800c574:	f840 3b04 	str.w	r3, [r0], #4
 800c578:	e7f4      	b.n	800c564 <__copybits+0x30>

0800c57a <__any_on>:
 800c57a:	f100 0214 	add.w	r2, r0, #20
 800c57e:	6900      	ldr	r0, [r0, #16]
 800c580:	114b      	asrs	r3, r1, #5
 800c582:	4298      	cmp	r0, r3
 800c584:	b510      	push	{r4, lr}
 800c586:	db11      	blt.n	800c5ac <__any_on+0x32>
 800c588:	dd0a      	ble.n	800c5a0 <__any_on+0x26>
 800c58a:	f011 011f 	ands.w	r1, r1, #31
 800c58e:	d007      	beq.n	800c5a0 <__any_on+0x26>
 800c590:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c594:	fa24 f001 	lsr.w	r0, r4, r1
 800c598:	fa00 f101 	lsl.w	r1, r0, r1
 800c59c:	428c      	cmp	r4, r1
 800c59e:	d10b      	bne.n	800c5b8 <__any_on+0x3e>
 800c5a0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c5a4:	4293      	cmp	r3, r2
 800c5a6:	d803      	bhi.n	800c5b0 <__any_on+0x36>
 800c5a8:	2000      	movs	r0, #0
 800c5aa:	bd10      	pop	{r4, pc}
 800c5ac:	4603      	mov	r3, r0
 800c5ae:	e7f7      	b.n	800c5a0 <__any_on+0x26>
 800c5b0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c5b4:	2900      	cmp	r1, #0
 800c5b6:	d0f5      	beq.n	800c5a4 <__any_on+0x2a>
 800c5b8:	2001      	movs	r0, #1
 800c5ba:	e7f6      	b.n	800c5aa <__any_on+0x30>

0800c5bc <sulp>:
 800c5bc:	b570      	push	{r4, r5, r6, lr}
 800c5be:	4604      	mov	r4, r0
 800c5c0:	460d      	mov	r5, r1
 800c5c2:	ec45 4b10 	vmov	d0, r4, r5
 800c5c6:	4616      	mov	r6, r2
 800c5c8:	f7ff feba 	bl	800c340 <__ulp>
 800c5cc:	ec51 0b10 	vmov	r0, r1, d0
 800c5d0:	b17e      	cbz	r6, 800c5f2 <sulp+0x36>
 800c5d2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c5d6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	dd09      	ble.n	800c5f2 <sulp+0x36>
 800c5de:	051b      	lsls	r3, r3, #20
 800c5e0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800c5e4:	2400      	movs	r4, #0
 800c5e6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800c5ea:	4622      	mov	r2, r4
 800c5ec:	462b      	mov	r3, r5
 800c5ee:	f7f4 f80b 	bl	8000608 <__aeabi_dmul>
 800c5f2:	ec41 0b10 	vmov	d0, r0, r1
 800c5f6:	bd70      	pop	{r4, r5, r6, pc}

0800c5f8 <_strtod_l>:
 800c5f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5fc:	b09f      	sub	sp, #124	@ 0x7c
 800c5fe:	460c      	mov	r4, r1
 800c600:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c602:	2200      	movs	r2, #0
 800c604:	921a      	str	r2, [sp, #104]	@ 0x68
 800c606:	9005      	str	r0, [sp, #20]
 800c608:	f04f 0a00 	mov.w	sl, #0
 800c60c:	f04f 0b00 	mov.w	fp, #0
 800c610:	460a      	mov	r2, r1
 800c612:	9219      	str	r2, [sp, #100]	@ 0x64
 800c614:	7811      	ldrb	r1, [r2, #0]
 800c616:	292b      	cmp	r1, #43	@ 0x2b
 800c618:	d04a      	beq.n	800c6b0 <_strtod_l+0xb8>
 800c61a:	d838      	bhi.n	800c68e <_strtod_l+0x96>
 800c61c:	290d      	cmp	r1, #13
 800c61e:	d832      	bhi.n	800c686 <_strtod_l+0x8e>
 800c620:	2908      	cmp	r1, #8
 800c622:	d832      	bhi.n	800c68a <_strtod_l+0x92>
 800c624:	2900      	cmp	r1, #0
 800c626:	d03b      	beq.n	800c6a0 <_strtod_l+0xa8>
 800c628:	2200      	movs	r2, #0
 800c62a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c62c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800c62e:	782a      	ldrb	r2, [r5, #0]
 800c630:	2a30      	cmp	r2, #48	@ 0x30
 800c632:	f040 80b3 	bne.w	800c79c <_strtod_l+0x1a4>
 800c636:	786a      	ldrb	r2, [r5, #1]
 800c638:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c63c:	2a58      	cmp	r2, #88	@ 0x58
 800c63e:	d16e      	bne.n	800c71e <_strtod_l+0x126>
 800c640:	9302      	str	r3, [sp, #8]
 800c642:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c644:	9301      	str	r3, [sp, #4]
 800c646:	ab1a      	add	r3, sp, #104	@ 0x68
 800c648:	9300      	str	r3, [sp, #0]
 800c64a:	4a8e      	ldr	r2, [pc, #568]	@ (800c884 <_strtod_l+0x28c>)
 800c64c:	9805      	ldr	r0, [sp, #20]
 800c64e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c650:	a919      	add	r1, sp, #100	@ 0x64
 800c652:	f001 f913 	bl	800d87c <__gethex>
 800c656:	f010 060f 	ands.w	r6, r0, #15
 800c65a:	4604      	mov	r4, r0
 800c65c:	d005      	beq.n	800c66a <_strtod_l+0x72>
 800c65e:	2e06      	cmp	r6, #6
 800c660:	d128      	bne.n	800c6b4 <_strtod_l+0xbc>
 800c662:	3501      	adds	r5, #1
 800c664:	2300      	movs	r3, #0
 800c666:	9519      	str	r5, [sp, #100]	@ 0x64
 800c668:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c66a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	f040 858e 	bne.w	800d18e <_strtod_l+0xb96>
 800c672:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c674:	b1cb      	cbz	r3, 800c6aa <_strtod_l+0xb2>
 800c676:	4652      	mov	r2, sl
 800c678:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800c67c:	ec43 2b10 	vmov	d0, r2, r3
 800c680:	b01f      	add	sp, #124	@ 0x7c
 800c682:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c686:	2920      	cmp	r1, #32
 800c688:	d1ce      	bne.n	800c628 <_strtod_l+0x30>
 800c68a:	3201      	adds	r2, #1
 800c68c:	e7c1      	b.n	800c612 <_strtod_l+0x1a>
 800c68e:	292d      	cmp	r1, #45	@ 0x2d
 800c690:	d1ca      	bne.n	800c628 <_strtod_l+0x30>
 800c692:	2101      	movs	r1, #1
 800c694:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c696:	1c51      	adds	r1, r2, #1
 800c698:	9119      	str	r1, [sp, #100]	@ 0x64
 800c69a:	7852      	ldrb	r2, [r2, #1]
 800c69c:	2a00      	cmp	r2, #0
 800c69e:	d1c5      	bne.n	800c62c <_strtod_l+0x34>
 800c6a0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c6a2:	9419      	str	r4, [sp, #100]	@ 0x64
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	f040 8570 	bne.w	800d18a <_strtod_l+0xb92>
 800c6aa:	4652      	mov	r2, sl
 800c6ac:	465b      	mov	r3, fp
 800c6ae:	e7e5      	b.n	800c67c <_strtod_l+0x84>
 800c6b0:	2100      	movs	r1, #0
 800c6b2:	e7ef      	b.n	800c694 <_strtod_l+0x9c>
 800c6b4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c6b6:	b13a      	cbz	r2, 800c6c8 <_strtod_l+0xd0>
 800c6b8:	2135      	movs	r1, #53	@ 0x35
 800c6ba:	a81c      	add	r0, sp, #112	@ 0x70
 800c6bc:	f7ff ff3a 	bl	800c534 <__copybits>
 800c6c0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c6c2:	9805      	ldr	r0, [sp, #20]
 800c6c4:	f7ff fb08 	bl	800bcd8 <_Bfree>
 800c6c8:	3e01      	subs	r6, #1
 800c6ca:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800c6cc:	2e04      	cmp	r6, #4
 800c6ce:	d806      	bhi.n	800c6de <_strtod_l+0xe6>
 800c6d0:	e8df f006 	tbb	[pc, r6]
 800c6d4:	201d0314 	.word	0x201d0314
 800c6d8:	14          	.byte	0x14
 800c6d9:	00          	.byte	0x00
 800c6da:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800c6de:	05e1      	lsls	r1, r4, #23
 800c6e0:	bf48      	it	mi
 800c6e2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c6e6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c6ea:	0d1b      	lsrs	r3, r3, #20
 800c6ec:	051b      	lsls	r3, r3, #20
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d1bb      	bne.n	800c66a <_strtod_l+0x72>
 800c6f2:	f7fe fb03 	bl	800acfc <__errno>
 800c6f6:	2322      	movs	r3, #34	@ 0x22
 800c6f8:	6003      	str	r3, [r0, #0]
 800c6fa:	e7b6      	b.n	800c66a <_strtod_l+0x72>
 800c6fc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c700:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c704:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c708:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c70c:	e7e7      	b.n	800c6de <_strtod_l+0xe6>
 800c70e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800c88c <_strtod_l+0x294>
 800c712:	e7e4      	b.n	800c6de <_strtod_l+0xe6>
 800c714:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c718:	f04f 3aff 	mov.w	sl, #4294967295
 800c71c:	e7df      	b.n	800c6de <_strtod_l+0xe6>
 800c71e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c720:	1c5a      	adds	r2, r3, #1
 800c722:	9219      	str	r2, [sp, #100]	@ 0x64
 800c724:	785b      	ldrb	r3, [r3, #1]
 800c726:	2b30      	cmp	r3, #48	@ 0x30
 800c728:	d0f9      	beq.n	800c71e <_strtod_l+0x126>
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d09d      	beq.n	800c66a <_strtod_l+0x72>
 800c72e:	2301      	movs	r3, #1
 800c730:	9309      	str	r3, [sp, #36]	@ 0x24
 800c732:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c734:	930c      	str	r3, [sp, #48]	@ 0x30
 800c736:	2300      	movs	r3, #0
 800c738:	9308      	str	r3, [sp, #32]
 800c73a:	930a      	str	r3, [sp, #40]	@ 0x28
 800c73c:	461f      	mov	r7, r3
 800c73e:	220a      	movs	r2, #10
 800c740:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800c742:	7805      	ldrb	r5, [r0, #0]
 800c744:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800c748:	b2d9      	uxtb	r1, r3
 800c74a:	2909      	cmp	r1, #9
 800c74c:	d928      	bls.n	800c7a0 <_strtod_l+0x1a8>
 800c74e:	494e      	ldr	r1, [pc, #312]	@ (800c888 <_strtod_l+0x290>)
 800c750:	2201      	movs	r2, #1
 800c752:	f000 ffe7 	bl	800d724 <strncmp>
 800c756:	2800      	cmp	r0, #0
 800c758:	d032      	beq.n	800c7c0 <_strtod_l+0x1c8>
 800c75a:	2000      	movs	r0, #0
 800c75c:	462a      	mov	r2, r5
 800c75e:	4681      	mov	r9, r0
 800c760:	463d      	mov	r5, r7
 800c762:	4603      	mov	r3, r0
 800c764:	2a65      	cmp	r2, #101	@ 0x65
 800c766:	d001      	beq.n	800c76c <_strtod_l+0x174>
 800c768:	2a45      	cmp	r2, #69	@ 0x45
 800c76a:	d114      	bne.n	800c796 <_strtod_l+0x19e>
 800c76c:	b91d      	cbnz	r5, 800c776 <_strtod_l+0x17e>
 800c76e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c770:	4302      	orrs	r2, r0
 800c772:	d095      	beq.n	800c6a0 <_strtod_l+0xa8>
 800c774:	2500      	movs	r5, #0
 800c776:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800c778:	1c62      	adds	r2, r4, #1
 800c77a:	9219      	str	r2, [sp, #100]	@ 0x64
 800c77c:	7862      	ldrb	r2, [r4, #1]
 800c77e:	2a2b      	cmp	r2, #43	@ 0x2b
 800c780:	d077      	beq.n	800c872 <_strtod_l+0x27a>
 800c782:	2a2d      	cmp	r2, #45	@ 0x2d
 800c784:	d07b      	beq.n	800c87e <_strtod_l+0x286>
 800c786:	f04f 0c00 	mov.w	ip, #0
 800c78a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c78e:	2909      	cmp	r1, #9
 800c790:	f240 8082 	bls.w	800c898 <_strtod_l+0x2a0>
 800c794:	9419      	str	r4, [sp, #100]	@ 0x64
 800c796:	f04f 0800 	mov.w	r8, #0
 800c79a:	e0a2      	b.n	800c8e2 <_strtod_l+0x2ea>
 800c79c:	2300      	movs	r3, #0
 800c79e:	e7c7      	b.n	800c730 <_strtod_l+0x138>
 800c7a0:	2f08      	cmp	r7, #8
 800c7a2:	bfd5      	itete	le
 800c7a4:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800c7a6:	9908      	ldrgt	r1, [sp, #32]
 800c7a8:	fb02 3301 	mlale	r3, r2, r1, r3
 800c7ac:	fb02 3301 	mlagt	r3, r2, r1, r3
 800c7b0:	f100 0001 	add.w	r0, r0, #1
 800c7b4:	bfd4      	ite	le
 800c7b6:	930a      	strle	r3, [sp, #40]	@ 0x28
 800c7b8:	9308      	strgt	r3, [sp, #32]
 800c7ba:	3701      	adds	r7, #1
 800c7bc:	9019      	str	r0, [sp, #100]	@ 0x64
 800c7be:	e7bf      	b.n	800c740 <_strtod_l+0x148>
 800c7c0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c7c2:	1c5a      	adds	r2, r3, #1
 800c7c4:	9219      	str	r2, [sp, #100]	@ 0x64
 800c7c6:	785a      	ldrb	r2, [r3, #1]
 800c7c8:	b37f      	cbz	r7, 800c82a <_strtod_l+0x232>
 800c7ca:	4681      	mov	r9, r0
 800c7cc:	463d      	mov	r5, r7
 800c7ce:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800c7d2:	2b09      	cmp	r3, #9
 800c7d4:	d912      	bls.n	800c7fc <_strtod_l+0x204>
 800c7d6:	2301      	movs	r3, #1
 800c7d8:	e7c4      	b.n	800c764 <_strtod_l+0x16c>
 800c7da:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c7dc:	1c5a      	adds	r2, r3, #1
 800c7de:	9219      	str	r2, [sp, #100]	@ 0x64
 800c7e0:	785a      	ldrb	r2, [r3, #1]
 800c7e2:	3001      	adds	r0, #1
 800c7e4:	2a30      	cmp	r2, #48	@ 0x30
 800c7e6:	d0f8      	beq.n	800c7da <_strtod_l+0x1e2>
 800c7e8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c7ec:	2b08      	cmp	r3, #8
 800c7ee:	f200 84d3 	bhi.w	800d198 <_strtod_l+0xba0>
 800c7f2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c7f4:	930c      	str	r3, [sp, #48]	@ 0x30
 800c7f6:	4681      	mov	r9, r0
 800c7f8:	2000      	movs	r0, #0
 800c7fa:	4605      	mov	r5, r0
 800c7fc:	3a30      	subs	r2, #48	@ 0x30
 800c7fe:	f100 0301 	add.w	r3, r0, #1
 800c802:	d02a      	beq.n	800c85a <_strtod_l+0x262>
 800c804:	4499      	add	r9, r3
 800c806:	eb00 0c05 	add.w	ip, r0, r5
 800c80a:	462b      	mov	r3, r5
 800c80c:	210a      	movs	r1, #10
 800c80e:	4563      	cmp	r3, ip
 800c810:	d10d      	bne.n	800c82e <_strtod_l+0x236>
 800c812:	1c69      	adds	r1, r5, #1
 800c814:	4401      	add	r1, r0
 800c816:	4428      	add	r0, r5
 800c818:	2808      	cmp	r0, #8
 800c81a:	dc16      	bgt.n	800c84a <_strtod_l+0x252>
 800c81c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c81e:	230a      	movs	r3, #10
 800c820:	fb03 2300 	mla	r3, r3, r0, r2
 800c824:	930a      	str	r3, [sp, #40]	@ 0x28
 800c826:	2300      	movs	r3, #0
 800c828:	e018      	b.n	800c85c <_strtod_l+0x264>
 800c82a:	4638      	mov	r0, r7
 800c82c:	e7da      	b.n	800c7e4 <_strtod_l+0x1ec>
 800c82e:	2b08      	cmp	r3, #8
 800c830:	f103 0301 	add.w	r3, r3, #1
 800c834:	dc03      	bgt.n	800c83e <_strtod_l+0x246>
 800c836:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800c838:	434e      	muls	r6, r1
 800c83a:	960a      	str	r6, [sp, #40]	@ 0x28
 800c83c:	e7e7      	b.n	800c80e <_strtod_l+0x216>
 800c83e:	2b10      	cmp	r3, #16
 800c840:	bfde      	ittt	le
 800c842:	9e08      	ldrle	r6, [sp, #32]
 800c844:	434e      	mulle	r6, r1
 800c846:	9608      	strle	r6, [sp, #32]
 800c848:	e7e1      	b.n	800c80e <_strtod_l+0x216>
 800c84a:	280f      	cmp	r0, #15
 800c84c:	dceb      	bgt.n	800c826 <_strtod_l+0x22e>
 800c84e:	9808      	ldr	r0, [sp, #32]
 800c850:	230a      	movs	r3, #10
 800c852:	fb03 2300 	mla	r3, r3, r0, r2
 800c856:	9308      	str	r3, [sp, #32]
 800c858:	e7e5      	b.n	800c826 <_strtod_l+0x22e>
 800c85a:	4629      	mov	r1, r5
 800c85c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c85e:	1c50      	adds	r0, r2, #1
 800c860:	9019      	str	r0, [sp, #100]	@ 0x64
 800c862:	7852      	ldrb	r2, [r2, #1]
 800c864:	4618      	mov	r0, r3
 800c866:	460d      	mov	r5, r1
 800c868:	e7b1      	b.n	800c7ce <_strtod_l+0x1d6>
 800c86a:	f04f 0900 	mov.w	r9, #0
 800c86e:	2301      	movs	r3, #1
 800c870:	e77d      	b.n	800c76e <_strtod_l+0x176>
 800c872:	f04f 0c00 	mov.w	ip, #0
 800c876:	1ca2      	adds	r2, r4, #2
 800c878:	9219      	str	r2, [sp, #100]	@ 0x64
 800c87a:	78a2      	ldrb	r2, [r4, #2]
 800c87c:	e785      	b.n	800c78a <_strtod_l+0x192>
 800c87e:	f04f 0c01 	mov.w	ip, #1
 800c882:	e7f8      	b.n	800c876 <_strtod_l+0x27e>
 800c884:	0800e808 	.word	0x0800e808
 800c888:	0800e7f0 	.word	0x0800e7f0
 800c88c:	7ff00000 	.word	0x7ff00000
 800c890:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c892:	1c51      	adds	r1, r2, #1
 800c894:	9119      	str	r1, [sp, #100]	@ 0x64
 800c896:	7852      	ldrb	r2, [r2, #1]
 800c898:	2a30      	cmp	r2, #48	@ 0x30
 800c89a:	d0f9      	beq.n	800c890 <_strtod_l+0x298>
 800c89c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c8a0:	2908      	cmp	r1, #8
 800c8a2:	f63f af78 	bhi.w	800c796 <_strtod_l+0x19e>
 800c8a6:	3a30      	subs	r2, #48	@ 0x30
 800c8a8:	920e      	str	r2, [sp, #56]	@ 0x38
 800c8aa:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c8ac:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c8ae:	f04f 080a 	mov.w	r8, #10
 800c8b2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c8b4:	1c56      	adds	r6, r2, #1
 800c8b6:	9619      	str	r6, [sp, #100]	@ 0x64
 800c8b8:	7852      	ldrb	r2, [r2, #1]
 800c8ba:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800c8be:	f1be 0f09 	cmp.w	lr, #9
 800c8c2:	d939      	bls.n	800c938 <_strtod_l+0x340>
 800c8c4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c8c6:	1a76      	subs	r6, r6, r1
 800c8c8:	2e08      	cmp	r6, #8
 800c8ca:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800c8ce:	dc03      	bgt.n	800c8d8 <_strtod_l+0x2e0>
 800c8d0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800c8d2:	4588      	cmp	r8, r1
 800c8d4:	bfa8      	it	ge
 800c8d6:	4688      	movge	r8, r1
 800c8d8:	f1bc 0f00 	cmp.w	ip, #0
 800c8dc:	d001      	beq.n	800c8e2 <_strtod_l+0x2ea>
 800c8de:	f1c8 0800 	rsb	r8, r8, #0
 800c8e2:	2d00      	cmp	r5, #0
 800c8e4:	d14e      	bne.n	800c984 <_strtod_l+0x38c>
 800c8e6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c8e8:	4308      	orrs	r0, r1
 800c8ea:	f47f aebe 	bne.w	800c66a <_strtod_l+0x72>
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	f47f aed6 	bne.w	800c6a0 <_strtod_l+0xa8>
 800c8f4:	2a69      	cmp	r2, #105	@ 0x69
 800c8f6:	d028      	beq.n	800c94a <_strtod_l+0x352>
 800c8f8:	dc25      	bgt.n	800c946 <_strtod_l+0x34e>
 800c8fa:	2a49      	cmp	r2, #73	@ 0x49
 800c8fc:	d025      	beq.n	800c94a <_strtod_l+0x352>
 800c8fe:	2a4e      	cmp	r2, #78	@ 0x4e
 800c900:	f47f aece 	bne.w	800c6a0 <_strtod_l+0xa8>
 800c904:	499b      	ldr	r1, [pc, #620]	@ (800cb74 <_strtod_l+0x57c>)
 800c906:	a819      	add	r0, sp, #100	@ 0x64
 800c908:	f001 f9da 	bl	800dcc0 <__match>
 800c90c:	2800      	cmp	r0, #0
 800c90e:	f43f aec7 	beq.w	800c6a0 <_strtod_l+0xa8>
 800c912:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c914:	781b      	ldrb	r3, [r3, #0]
 800c916:	2b28      	cmp	r3, #40	@ 0x28
 800c918:	d12e      	bne.n	800c978 <_strtod_l+0x380>
 800c91a:	4997      	ldr	r1, [pc, #604]	@ (800cb78 <_strtod_l+0x580>)
 800c91c:	aa1c      	add	r2, sp, #112	@ 0x70
 800c91e:	a819      	add	r0, sp, #100	@ 0x64
 800c920:	f001 f9e2 	bl	800dce8 <__hexnan>
 800c924:	2805      	cmp	r0, #5
 800c926:	d127      	bne.n	800c978 <_strtod_l+0x380>
 800c928:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c92a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800c92e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c932:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c936:	e698      	b.n	800c66a <_strtod_l+0x72>
 800c938:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800c93a:	fb08 2101 	mla	r1, r8, r1, r2
 800c93e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800c942:	920e      	str	r2, [sp, #56]	@ 0x38
 800c944:	e7b5      	b.n	800c8b2 <_strtod_l+0x2ba>
 800c946:	2a6e      	cmp	r2, #110	@ 0x6e
 800c948:	e7da      	b.n	800c900 <_strtod_l+0x308>
 800c94a:	498c      	ldr	r1, [pc, #560]	@ (800cb7c <_strtod_l+0x584>)
 800c94c:	a819      	add	r0, sp, #100	@ 0x64
 800c94e:	f001 f9b7 	bl	800dcc0 <__match>
 800c952:	2800      	cmp	r0, #0
 800c954:	f43f aea4 	beq.w	800c6a0 <_strtod_l+0xa8>
 800c958:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c95a:	4989      	ldr	r1, [pc, #548]	@ (800cb80 <_strtod_l+0x588>)
 800c95c:	3b01      	subs	r3, #1
 800c95e:	a819      	add	r0, sp, #100	@ 0x64
 800c960:	9319      	str	r3, [sp, #100]	@ 0x64
 800c962:	f001 f9ad 	bl	800dcc0 <__match>
 800c966:	b910      	cbnz	r0, 800c96e <_strtod_l+0x376>
 800c968:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c96a:	3301      	adds	r3, #1
 800c96c:	9319      	str	r3, [sp, #100]	@ 0x64
 800c96e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800cb90 <_strtod_l+0x598>
 800c972:	f04f 0a00 	mov.w	sl, #0
 800c976:	e678      	b.n	800c66a <_strtod_l+0x72>
 800c978:	4882      	ldr	r0, [pc, #520]	@ (800cb84 <_strtod_l+0x58c>)
 800c97a:	f000 fef5 	bl	800d768 <nan>
 800c97e:	ec5b ab10 	vmov	sl, fp, d0
 800c982:	e672      	b.n	800c66a <_strtod_l+0x72>
 800c984:	eba8 0309 	sub.w	r3, r8, r9
 800c988:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c98a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c98c:	2f00      	cmp	r7, #0
 800c98e:	bf08      	it	eq
 800c990:	462f      	moveq	r7, r5
 800c992:	2d10      	cmp	r5, #16
 800c994:	462c      	mov	r4, r5
 800c996:	bfa8      	it	ge
 800c998:	2410      	movge	r4, #16
 800c99a:	f7f3 fdbb 	bl	8000514 <__aeabi_ui2d>
 800c99e:	2d09      	cmp	r5, #9
 800c9a0:	4682      	mov	sl, r0
 800c9a2:	468b      	mov	fp, r1
 800c9a4:	dc13      	bgt.n	800c9ce <_strtod_l+0x3d6>
 800c9a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	f43f ae5e 	beq.w	800c66a <_strtod_l+0x72>
 800c9ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9b0:	dd78      	ble.n	800caa4 <_strtod_l+0x4ac>
 800c9b2:	2b16      	cmp	r3, #22
 800c9b4:	dc5f      	bgt.n	800ca76 <_strtod_l+0x47e>
 800c9b6:	4974      	ldr	r1, [pc, #464]	@ (800cb88 <_strtod_l+0x590>)
 800c9b8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c9bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c9c0:	4652      	mov	r2, sl
 800c9c2:	465b      	mov	r3, fp
 800c9c4:	f7f3 fe20 	bl	8000608 <__aeabi_dmul>
 800c9c8:	4682      	mov	sl, r0
 800c9ca:	468b      	mov	fp, r1
 800c9cc:	e64d      	b.n	800c66a <_strtod_l+0x72>
 800c9ce:	4b6e      	ldr	r3, [pc, #440]	@ (800cb88 <_strtod_l+0x590>)
 800c9d0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c9d4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800c9d8:	f7f3 fe16 	bl	8000608 <__aeabi_dmul>
 800c9dc:	4682      	mov	sl, r0
 800c9de:	9808      	ldr	r0, [sp, #32]
 800c9e0:	468b      	mov	fp, r1
 800c9e2:	f7f3 fd97 	bl	8000514 <__aeabi_ui2d>
 800c9e6:	4602      	mov	r2, r0
 800c9e8:	460b      	mov	r3, r1
 800c9ea:	4650      	mov	r0, sl
 800c9ec:	4659      	mov	r1, fp
 800c9ee:	f7f3 fc55 	bl	800029c <__adddf3>
 800c9f2:	2d0f      	cmp	r5, #15
 800c9f4:	4682      	mov	sl, r0
 800c9f6:	468b      	mov	fp, r1
 800c9f8:	ddd5      	ble.n	800c9a6 <_strtod_l+0x3ae>
 800c9fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9fc:	1b2c      	subs	r4, r5, r4
 800c9fe:	441c      	add	r4, r3
 800ca00:	2c00      	cmp	r4, #0
 800ca02:	f340 8096 	ble.w	800cb32 <_strtod_l+0x53a>
 800ca06:	f014 030f 	ands.w	r3, r4, #15
 800ca0a:	d00a      	beq.n	800ca22 <_strtod_l+0x42a>
 800ca0c:	495e      	ldr	r1, [pc, #376]	@ (800cb88 <_strtod_l+0x590>)
 800ca0e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ca12:	4652      	mov	r2, sl
 800ca14:	465b      	mov	r3, fp
 800ca16:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca1a:	f7f3 fdf5 	bl	8000608 <__aeabi_dmul>
 800ca1e:	4682      	mov	sl, r0
 800ca20:	468b      	mov	fp, r1
 800ca22:	f034 040f 	bics.w	r4, r4, #15
 800ca26:	d073      	beq.n	800cb10 <_strtod_l+0x518>
 800ca28:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800ca2c:	dd48      	ble.n	800cac0 <_strtod_l+0x4c8>
 800ca2e:	2400      	movs	r4, #0
 800ca30:	46a0      	mov	r8, r4
 800ca32:	940a      	str	r4, [sp, #40]	@ 0x28
 800ca34:	46a1      	mov	r9, r4
 800ca36:	9a05      	ldr	r2, [sp, #20]
 800ca38:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800cb90 <_strtod_l+0x598>
 800ca3c:	2322      	movs	r3, #34	@ 0x22
 800ca3e:	6013      	str	r3, [r2, #0]
 800ca40:	f04f 0a00 	mov.w	sl, #0
 800ca44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	f43f ae0f 	beq.w	800c66a <_strtod_l+0x72>
 800ca4c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ca4e:	9805      	ldr	r0, [sp, #20]
 800ca50:	f7ff f942 	bl	800bcd8 <_Bfree>
 800ca54:	9805      	ldr	r0, [sp, #20]
 800ca56:	4649      	mov	r1, r9
 800ca58:	f7ff f93e 	bl	800bcd8 <_Bfree>
 800ca5c:	9805      	ldr	r0, [sp, #20]
 800ca5e:	4641      	mov	r1, r8
 800ca60:	f7ff f93a 	bl	800bcd8 <_Bfree>
 800ca64:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ca66:	9805      	ldr	r0, [sp, #20]
 800ca68:	f7ff f936 	bl	800bcd8 <_Bfree>
 800ca6c:	9805      	ldr	r0, [sp, #20]
 800ca6e:	4621      	mov	r1, r4
 800ca70:	f7ff f932 	bl	800bcd8 <_Bfree>
 800ca74:	e5f9      	b.n	800c66a <_strtod_l+0x72>
 800ca76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ca78:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800ca7c:	4293      	cmp	r3, r2
 800ca7e:	dbbc      	blt.n	800c9fa <_strtod_l+0x402>
 800ca80:	4c41      	ldr	r4, [pc, #260]	@ (800cb88 <_strtod_l+0x590>)
 800ca82:	f1c5 050f 	rsb	r5, r5, #15
 800ca86:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ca8a:	4652      	mov	r2, sl
 800ca8c:	465b      	mov	r3, fp
 800ca8e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca92:	f7f3 fdb9 	bl	8000608 <__aeabi_dmul>
 800ca96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca98:	1b5d      	subs	r5, r3, r5
 800ca9a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ca9e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800caa2:	e78f      	b.n	800c9c4 <_strtod_l+0x3cc>
 800caa4:	3316      	adds	r3, #22
 800caa6:	dba8      	blt.n	800c9fa <_strtod_l+0x402>
 800caa8:	4b37      	ldr	r3, [pc, #220]	@ (800cb88 <_strtod_l+0x590>)
 800caaa:	eba9 0808 	sub.w	r8, r9, r8
 800caae:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800cab2:	e9d8 2300 	ldrd	r2, r3, [r8]
 800cab6:	4650      	mov	r0, sl
 800cab8:	4659      	mov	r1, fp
 800caba:	f7f3 fecf 	bl	800085c <__aeabi_ddiv>
 800cabe:	e783      	b.n	800c9c8 <_strtod_l+0x3d0>
 800cac0:	4b32      	ldr	r3, [pc, #200]	@ (800cb8c <_strtod_l+0x594>)
 800cac2:	9308      	str	r3, [sp, #32]
 800cac4:	2300      	movs	r3, #0
 800cac6:	1124      	asrs	r4, r4, #4
 800cac8:	4650      	mov	r0, sl
 800caca:	4659      	mov	r1, fp
 800cacc:	461e      	mov	r6, r3
 800cace:	2c01      	cmp	r4, #1
 800cad0:	dc21      	bgt.n	800cb16 <_strtod_l+0x51e>
 800cad2:	b10b      	cbz	r3, 800cad8 <_strtod_l+0x4e0>
 800cad4:	4682      	mov	sl, r0
 800cad6:	468b      	mov	fp, r1
 800cad8:	492c      	ldr	r1, [pc, #176]	@ (800cb8c <_strtod_l+0x594>)
 800cada:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800cade:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800cae2:	4652      	mov	r2, sl
 800cae4:	465b      	mov	r3, fp
 800cae6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800caea:	f7f3 fd8d 	bl	8000608 <__aeabi_dmul>
 800caee:	4b28      	ldr	r3, [pc, #160]	@ (800cb90 <_strtod_l+0x598>)
 800caf0:	460a      	mov	r2, r1
 800caf2:	400b      	ands	r3, r1
 800caf4:	4927      	ldr	r1, [pc, #156]	@ (800cb94 <_strtod_l+0x59c>)
 800caf6:	428b      	cmp	r3, r1
 800caf8:	4682      	mov	sl, r0
 800cafa:	d898      	bhi.n	800ca2e <_strtod_l+0x436>
 800cafc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800cb00:	428b      	cmp	r3, r1
 800cb02:	bf86      	itte	hi
 800cb04:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800cb98 <_strtod_l+0x5a0>
 800cb08:	f04f 3aff 	movhi.w	sl, #4294967295
 800cb0c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800cb10:	2300      	movs	r3, #0
 800cb12:	9308      	str	r3, [sp, #32]
 800cb14:	e07a      	b.n	800cc0c <_strtod_l+0x614>
 800cb16:	07e2      	lsls	r2, r4, #31
 800cb18:	d505      	bpl.n	800cb26 <_strtod_l+0x52e>
 800cb1a:	9b08      	ldr	r3, [sp, #32]
 800cb1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb20:	f7f3 fd72 	bl	8000608 <__aeabi_dmul>
 800cb24:	2301      	movs	r3, #1
 800cb26:	9a08      	ldr	r2, [sp, #32]
 800cb28:	3208      	adds	r2, #8
 800cb2a:	3601      	adds	r6, #1
 800cb2c:	1064      	asrs	r4, r4, #1
 800cb2e:	9208      	str	r2, [sp, #32]
 800cb30:	e7cd      	b.n	800cace <_strtod_l+0x4d6>
 800cb32:	d0ed      	beq.n	800cb10 <_strtod_l+0x518>
 800cb34:	4264      	negs	r4, r4
 800cb36:	f014 020f 	ands.w	r2, r4, #15
 800cb3a:	d00a      	beq.n	800cb52 <_strtod_l+0x55a>
 800cb3c:	4b12      	ldr	r3, [pc, #72]	@ (800cb88 <_strtod_l+0x590>)
 800cb3e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cb42:	4650      	mov	r0, sl
 800cb44:	4659      	mov	r1, fp
 800cb46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb4a:	f7f3 fe87 	bl	800085c <__aeabi_ddiv>
 800cb4e:	4682      	mov	sl, r0
 800cb50:	468b      	mov	fp, r1
 800cb52:	1124      	asrs	r4, r4, #4
 800cb54:	d0dc      	beq.n	800cb10 <_strtod_l+0x518>
 800cb56:	2c1f      	cmp	r4, #31
 800cb58:	dd20      	ble.n	800cb9c <_strtod_l+0x5a4>
 800cb5a:	2400      	movs	r4, #0
 800cb5c:	46a0      	mov	r8, r4
 800cb5e:	940a      	str	r4, [sp, #40]	@ 0x28
 800cb60:	46a1      	mov	r9, r4
 800cb62:	9a05      	ldr	r2, [sp, #20]
 800cb64:	2322      	movs	r3, #34	@ 0x22
 800cb66:	f04f 0a00 	mov.w	sl, #0
 800cb6a:	f04f 0b00 	mov.w	fp, #0
 800cb6e:	6013      	str	r3, [r2, #0]
 800cb70:	e768      	b.n	800ca44 <_strtod_l+0x44c>
 800cb72:	bf00      	nop
 800cb74:	0800e545 	.word	0x0800e545
 800cb78:	0800e7f4 	.word	0x0800e7f4
 800cb7c:	0800e53d 	.word	0x0800e53d
 800cb80:	0800e621 	.word	0x0800e621
 800cb84:	0800e61d 	.word	0x0800e61d
 800cb88:	0800e728 	.word	0x0800e728
 800cb8c:	0800e700 	.word	0x0800e700
 800cb90:	7ff00000 	.word	0x7ff00000
 800cb94:	7ca00000 	.word	0x7ca00000
 800cb98:	7fefffff 	.word	0x7fefffff
 800cb9c:	f014 0310 	ands.w	r3, r4, #16
 800cba0:	bf18      	it	ne
 800cba2:	236a      	movne	r3, #106	@ 0x6a
 800cba4:	4ea9      	ldr	r6, [pc, #676]	@ (800ce4c <_strtod_l+0x854>)
 800cba6:	9308      	str	r3, [sp, #32]
 800cba8:	4650      	mov	r0, sl
 800cbaa:	4659      	mov	r1, fp
 800cbac:	2300      	movs	r3, #0
 800cbae:	07e2      	lsls	r2, r4, #31
 800cbb0:	d504      	bpl.n	800cbbc <_strtod_l+0x5c4>
 800cbb2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800cbb6:	f7f3 fd27 	bl	8000608 <__aeabi_dmul>
 800cbba:	2301      	movs	r3, #1
 800cbbc:	1064      	asrs	r4, r4, #1
 800cbbe:	f106 0608 	add.w	r6, r6, #8
 800cbc2:	d1f4      	bne.n	800cbae <_strtod_l+0x5b6>
 800cbc4:	b10b      	cbz	r3, 800cbca <_strtod_l+0x5d2>
 800cbc6:	4682      	mov	sl, r0
 800cbc8:	468b      	mov	fp, r1
 800cbca:	9b08      	ldr	r3, [sp, #32]
 800cbcc:	b1b3      	cbz	r3, 800cbfc <_strtod_l+0x604>
 800cbce:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800cbd2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	4659      	mov	r1, fp
 800cbda:	dd0f      	ble.n	800cbfc <_strtod_l+0x604>
 800cbdc:	2b1f      	cmp	r3, #31
 800cbde:	dd55      	ble.n	800cc8c <_strtod_l+0x694>
 800cbe0:	2b34      	cmp	r3, #52	@ 0x34
 800cbe2:	bfde      	ittt	le
 800cbe4:	f04f 33ff 	movle.w	r3, #4294967295
 800cbe8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800cbec:	4093      	lslle	r3, r2
 800cbee:	f04f 0a00 	mov.w	sl, #0
 800cbf2:	bfcc      	ite	gt
 800cbf4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800cbf8:	ea03 0b01 	andle.w	fp, r3, r1
 800cbfc:	2200      	movs	r2, #0
 800cbfe:	2300      	movs	r3, #0
 800cc00:	4650      	mov	r0, sl
 800cc02:	4659      	mov	r1, fp
 800cc04:	f7f3 ff68 	bl	8000ad8 <__aeabi_dcmpeq>
 800cc08:	2800      	cmp	r0, #0
 800cc0a:	d1a6      	bne.n	800cb5a <_strtod_l+0x562>
 800cc0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cc0e:	9300      	str	r3, [sp, #0]
 800cc10:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800cc12:	9805      	ldr	r0, [sp, #20]
 800cc14:	462b      	mov	r3, r5
 800cc16:	463a      	mov	r2, r7
 800cc18:	f7ff f8c6 	bl	800bda8 <__s2b>
 800cc1c:	900a      	str	r0, [sp, #40]	@ 0x28
 800cc1e:	2800      	cmp	r0, #0
 800cc20:	f43f af05 	beq.w	800ca2e <_strtod_l+0x436>
 800cc24:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cc26:	2a00      	cmp	r2, #0
 800cc28:	eba9 0308 	sub.w	r3, r9, r8
 800cc2c:	bfa8      	it	ge
 800cc2e:	2300      	movge	r3, #0
 800cc30:	9312      	str	r3, [sp, #72]	@ 0x48
 800cc32:	2400      	movs	r4, #0
 800cc34:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800cc38:	9316      	str	r3, [sp, #88]	@ 0x58
 800cc3a:	46a0      	mov	r8, r4
 800cc3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cc3e:	9805      	ldr	r0, [sp, #20]
 800cc40:	6859      	ldr	r1, [r3, #4]
 800cc42:	f7ff f809 	bl	800bc58 <_Balloc>
 800cc46:	4681      	mov	r9, r0
 800cc48:	2800      	cmp	r0, #0
 800cc4a:	f43f aef4 	beq.w	800ca36 <_strtod_l+0x43e>
 800cc4e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cc50:	691a      	ldr	r2, [r3, #16]
 800cc52:	3202      	adds	r2, #2
 800cc54:	f103 010c 	add.w	r1, r3, #12
 800cc58:	0092      	lsls	r2, r2, #2
 800cc5a:	300c      	adds	r0, #12
 800cc5c:	f7fe f87b 	bl	800ad56 <memcpy>
 800cc60:	ec4b ab10 	vmov	d0, sl, fp
 800cc64:	9805      	ldr	r0, [sp, #20]
 800cc66:	aa1c      	add	r2, sp, #112	@ 0x70
 800cc68:	a91b      	add	r1, sp, #108	@ 0x6c
 800cc6a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800cc6e:	f7ff fbd7 	bl	800c420 <__d2b>
 800cc72:	901a      	str	r0, [sp, #104]	@ 0x68
 800cc74:	2800      	cmp	r0, #0
 800cc76:	f43f aede 	beq.w	800ca36 <_strtod_l+0x43e>
 800cc7a:	9805      	ldr	r0, [sp, #20]
 800cc7c:	2101      	movs	r1, #1
 800cc7e:	f7ff f929 	bl	800bed4 <__i2b>
 800cc82:	4680      	mov	r8, r0
 800cc84:	b948      	cbnz	r0, 800cc9a <_strtod_l+0x6a2>
 800cc86:	f04f 0800 	mov.w	r8, #0
 800cc8a:	e6d4      	b.n	800ca36 <_strtod_l+0x43e>
 800cc8c:	f04f 32ff 	mov.w	r2, #4294967295
 800cc90:	fa02 f303 	lsl.w	r3, r2, r3
 800cc94:	ea03 0a0a 	and.w	sl, r3, sl
 800cc98:	e7b0      	b.n	800cbfc <_strtod_l+0x604>
 800cc9a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800cc9c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800cc9e:	2d00      	cmp	r5, #0
 800cca0:	bfab      	itete	ge
 800cca2:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800cca4:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800cca6:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800cca8:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800ccaa:	bfac      	ite	ge
 800ccac:	18ef      	addge	r7, r5, r3
 800ccae:	1b5e      	sublt	r6, r3, r5
 800ccb0:	9b08      	ldr	r3, [sp, #32]
 800ccb2:	1aed      	subs	r5, r5, r3
 800ccb4:	4415      	add	r5, r2
 800ccb6:	4b66      	ldr	r3, [pc, #408]	@ (800ce50 <_strtod_l+0x858>)
 800ccb8:	3d01      	subs	r5, #1
 800ccba:	429d      	cmp	r5, r3
 800ccbc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800ccc0:	da50      	bge.n	800cd64 <_strtod_l+0x76c>
 800ccc2:	1b5b      	subs	r3, r3, r5
 800ccc4:	2b1f      	cmp	r3, #31
 800ccc6:	eba2 0203 	sub.w	r2, r2, r3
 800ccca:	f04f 0101 	mov.w	r1, #1
 800ccce:	dc3d      	bgt.n	800cd4c <_strtod_l+0x754>
 800ccd0:	fa01 f303 	lsl.w	r3, r1, r3
 800ccd4:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ccd6:	2300      	movs	r3, #0
 800ccd8:	9310      	str	r3, [sp, #64]	@ 0x40
 800ccda:	18bd      	adds	r5, r7, r2
 800ccdc:	9b08      	ldr	r3, [sp, #32]
 800ccde:	42af      	cmp	r7, r5
 800cce0:	4416      	add	r6, r2
 800cce2:	441e      	add	r6, r3
 800cce4:	463b      	mov	r3, r7
 800cce6:	bfa8      	it	ge
 800cce8:	462b      	movge	r3, r5
 800ccea:	42b3      	cmp	r3, r6
 800ccec:	bfa8      	it	ge
 800ccee:	4633      	movge	r3, r6
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	bfc2      	ittt	gt
 800ccf4:	1aed      	subgt	r5, r5, r3
 800ccf6:	1af6      	subgt	r6, r6, r3
 800ccf8:	1aff      	subgt	r7, r7, r3
 800ccfa:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	dd16      	ble.n	800cd2e <_strtod_l+0x736>
 800cd00:	4641      	mov	r1, r8
 800cd02:	9805      	ldr	r0, [sp, #20]
 800cd04:	461a      	mov	r2, r3
 800cd06:	f7ff f9a5 	bl	800c054 <__pow5mult>
 800cd0a:	4680      	mov	r8, r0
 800cd0c:	2800      	cmp	r0, #0
 800cd0e:	d0ba      	beq.n	800cc86 <_strtod_l+0x68e>
 800cd10:	4601      	mov	r1, r0
 800cd12:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800cd14:	9805      	ldr	r0, [sp, #20]
 800cd16:	f7ff f8f3 	bl	800bf00 <__multiply>
 800cd1a:	900e      	str	r0, [sp, #56]	@ 0x38
 800cd1c:	2800      	cmp	r0, #0
 800cd1e:	f43f ae8a 	beq.w	800ca36 <_strtod_l+0x43e>
 800cd22:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cd24:	9805      	ldr	r0, [sp, #20]
 800cd26:	f7fe ffd7 	bl	800bcd8 <_Bfree>
 800cd2a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cd2c:	931a      	str	r3, [sp, #104]	@ 0x68
 800cd2e:	2d00      	cmp	r5, #0
 800cd30:	dc1d      	bgt.n	800cd6e <_strtod_l+0x776>
 800cd32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	dd23      	ble.n	800cd80 <_strtod_l+0x788>
 800cd38:	4649      	mov	r1, r9
 800cd3a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800cd3c:	9805      	ldr	r0, [sp, #20]
 800cd3e:	f7ff f989 	bl	800c054 <__pow5mult>
 800cd42:	4681      	mov	r9, r0
 800cd44:	b9e0      	cbnz	r0, 800cd80 <_strtod_l+0x788>
 800cd46:	f04f 0900 	mov.w	r9, #0
 800cd4a:	e674      	b.n	800ca36 <_strtod_l+0x43e>
 800cd4c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800cd50:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800cd54:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800cd58:	35e2      	adds	r5, #226	@ 0xe2
 800cd5a:	fa01 f305 	lsl.w	r3, r1, r5
 800cd5e:	9310      	str	r3, [sp, #64]	@ 0x40
 800cd60:	9113      	str	r1, [sp, #76]	@ 0x4c
 800cd62:	e7ba      	b.n	800ccda <_strtod_l+0x6e2>
 800cd64:	2300      	movs	r3, #0
 800cd66:	9310      	str	r3, [sp, #64]	@ 0x40
 800cd68:	2301      	movs	r3, #1
 800cd6a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cd6c:	e7b5      	b.n	800ccda <_strtod_l+0x6e2>
 800cd6e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cd70:	9805      	ldr	r0, [sp, #20]
 800cd72:	462a      	mov	r2, r5
 800cd74:	f7ff f9c8 	bl	800c108 <__lshift>
 800cd78:	901a      	str	r0, [sp, #104]	@ 0x68
 800cd7a:	2800      	cmp	r0, #0
 800cd7c:	d1d9      	bne.n	800cd32 <_strtod_l+0x73a>
 800cd7e:	e65a      	b.n	800ca36 <_strtod_l+0x43e>
 800cd80:	2e00      	cmp	r6, #0
 800cd82:	dd07      	ble.n	800cd94 <_strtod_l+0x79c>
 800cd84:	4649      	mov	r1, r9
 800cd86:	9805      	ldr	r0, [sp, #20]
 800cd88:	4632      	mov	r2, r6
 800cd8a:	f7ff f9bd 	bl	800c108 <__lshift>
 800cd8e:	4681      	mov	r9, r0
 800cd90:	2800      	cmp	r0, #0
 800cd92:	d0d8      	beq.n	800cd46 <_strtod_l+0x74e>
 800cd94:	2f00      	cmp	r7, #0
 800cd96:	dd08      	ble.n	800cdaa <_strtod_l+0x7b2>
 800cd98:	4641      	mov	r1, r8
 800cd9a:	9805      	ldr	r0, [sp, #20]
 800cd9c:	463a      	mov	r2, r7
 800cd9e:	f7ff f9b3 	bl	800c108 <__lshift>
 800cda2:	4680      	mov	r8, r0
 800cda4:	2800      	cmp	r0, #0
 800cda6:	f43f ae46 	beq.w	800ca36 <_strtod_l+0x43e>
 800cdaa:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cdac:	9805      	ldr	r0, [sp, #20]
 800cdae:	464a      	mov	r2, r9
 800cdb0:	f7ff fa32 	bl	800c218 <__mdiff>
 800cdb4:	4604      	mov	r4, r0
 800cdb6:	2800      	cmp	r0, #0
 800cdb8:	f43f ae3d 	beq.w	800ca36 <_strtod_l+0x43e>
 800cdbc:	68c3      	ldr	r3, [r0, #12]
 800cdbe:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cdc0:	2300      	movs	r3, #0
 800cdc2:	60c3      	str	r3, [r0, #12]
 800cdc4:	4641      	mov	r1, r8
 800cdc6:	f7ff fa0b 	bl	800c1e0 <__mcmp>
 800cdca:	2800      	cmp	r0, #0
 800cdcc:	da46      	bge.n	800ce5c <_strtod_l+0x864>
 800cdce:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cdd0:	ea53 030a 	orrs.w	r3, r3, sl
 800cdd4:	d16c      	bne.n	800ceb0 <_strtod_l+0x8b8>
 800cdd6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cdda:	2b00      	cmp	r3, #0
 800cddc:	d168      	bne.n	800ceb0 <_strtod_l+0x8b8>
 800cdde:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cde2:	0d1b      	lsrs	r3, r3, #20
 800cde4:	051b      	lsls	r3, r3, #20
 800cde6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800cdea:	d961      	bls.n	800ceb0 <_strtod_l+0x8b8>
 800cdec:	6963      	ldr	r3, [r4, #20]
 800cdee:	b913      	cbnz	r3, 800cdf6 <_strtod_l+0x7fe>
 800cdf0:	6923      	ldr	r3, [r4, #16]
 800cdf2:	2b01      	cmp	r3, #1
 800cdf4:	dd5c      	ble.n	800ceb0 <_strtod_l+0x8b8>
 800cdf6:	4621      	mov	r1, r4
 800cdf8:	2201      	movs	r2, #1
 800cdfa:	9805      	ldr	r0, [sp, #20]
 800cdfc:	f7ff f984 	bl	800c108 <__lshift>
 800ce00:	4641      	mov	r1, r8
 800ce02:	4604      	mov	r4, r0
 800ce04:	f7ff f9ec 	bl	800c1e0 <__mcmp>
 800ce08:	2800      	cmp	r0, #0
 800ce0a:	dd51      	ble.n	800ceb0 <_strtod_l+0x8b8>
 800ce0c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ce10:	9a08      	ldr	r2, [sp, #32]
 800ce12:	0d1b      	lsrs	r3, r3, #20
 800ce14:	051b      	lsls	r3, r3, #20
 800ce16:	2a00      	cmp	r2, #0
 800ce18:	d06b      	beq.n	800cef2 <_strtod_l+0x8fa>
 800ce1a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ce1e:	d868      	bhi.n	800cef2 <_strtod_l+0x8fa>
 800ce20:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800ce24:	f67f ae9d 	bls.w	800cb62 <_strtod_l+0x56a>
 800ce28:	4b0a      	ldr	r3, [pc, #40]	@ (800ce54 <_strtod_l+0x85c>)
 800ce2a:	4650      	mov	r0, sl
 800ce2c:	4659      	mov	r1, fp
 800ce2e:	2200      	movs	r2, #0
 800ce30:	f7f3 fbea 	bl	8000608 <__aeabi_dmul>
 800ce34:	4b08      	ldr	r3, [pc, #32]	@ (800ce58 <_strtod_l+0x860>)
 800ce36:	400b      	ands	r3, r1
 800ce38:	4682      	mov	sl, r0
 800ce3a:	468b      	mov	fp, r1
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	f47f ae05 	bne.w	800ca4c <_strtod_l+0x454>
 800ce42:	9a05      	ldr	r2, [sp, #20]
 800ce44:	2322      	movs	r3, #34	@ 0x22
 800ce46:	6013      	str	r3, [r2, #0]
 800ce48:	e600      	b.n	800ca4c <_strtod_l+0x454>
 800ce4a:	bf00      	nop
 800ce4c:	0800e820 	.word	0x0800e820
 800ce50:	fffffc02 	.word	0xfffffc02
 800ce54:	39500000 	.word	0x39500000
 800ce58:	7ff00000 	.word	0x7ff00000
 800ce5c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800ce60:	d165      	bne.n	800cf2e <_strtod_l+0x936>
 800ce62:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ce64:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ce68:	b35a      	cbz	r2, 800cec2 <_strtod_l+0x8ca>
 800ce6a:	4a9f      	ldr	r2, [pc, #636]	@ (800d0e8 <_strtod_l+0xaf0>)
 800ce6c:	4293      	cmp	r3, r2
 800ce6e:	d12b      	bne.n	800cec8 <_strtod_l+0x8d0>
 800ce70:	9b08      	ldr	r3, [sp, #32]
 800ce72:	4651      	mov	r1, sl
 800ce74:	b303      	cbz	r3, 800ceb8 <_strtod_l+0x8c0>
 800ce76:	4b9d      	ldr	r3, [pc, #628]	@ (800d0ec <_strtod_l+0xaf4>)
 800ce78:	465a      	mov	r2, fp
 800ce7a:	4013      	ands	r3, r2
 800ce7c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800ce80:	f04f 32ff 	mov.w	r2, #4294967295
 800ce84:	d81b      	bhi.n	800cebe <_strtod_l+0x8c6>
 800ce86:	0d1b      	lsrs	r3, r3, #20
 800ce88:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ce8c:	fa02 f303 	lsl.w	r3, r2, r3
 800ce90:	4299      	cmp	r1, r3
 800ce92:	d119      	bne.n	800cec8 <_strtod_l+0x8d0>
 800ce94:	4b96      	ldr	r3, [pc, #600]	@ (800d0f0 <_strtod_l+0xaf8>)
 800ce96:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ce98:	429a      	cmp	r2, r3
 800ce9a:	d102      	bne.n	800cea2 <_strtod_l+0x8aa>
 800ce9c:	3101      	adds	r1, #1
 800ce9e:	f43f adca 	beq.w	800ca36 <_strtod_l+0x43e>
 800cea2:	4b92      	ldr	r3, [pc, #584]	@ (800d0ec <_strtod_l+0xaf4>)
 800cea4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cea6:	401a      	ands	r2, r3
 800cea8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800ceac:	f04f 0a00 	mov.w	sl, #0
 800ceb0:	9b08      	ldr	r3, [sp, #32]
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d1b8      	bne.n	800ce28 <_strtod_l+0x830>
 800ceb6:	e5c9      	b.n	800ca4c <_strtod_l+0x454>
 800ceb8:	f04f 33ff 	mov.w	r3, #4294967295
 800cebc:	e7e8      	b.n	800ce90 <_strtod_l+0x898>
 800cebe:	4613      	mov	r3, r2
 800cec0:	e7e6      	b.n	800ce90 <_strtod_l+0x898>
 800cec2:	ea53 030a 	orrs.w	r3, r3, sl
 800cec6:	d0a1      	beq.n	800ce0c <_strtod_l+0x814>
 800cec8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ceca:	b1db      	cbz	r3, 800cf04 <_strtod_l+0x90c>
 800cecc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cece:	4213      	tst	r3, r2
 800ced0:	d0ee      	beq.n	800ceb0 <_strtod_l+0x8b8>
 800ced2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ced4:	9a08      	ldr	r2, [sp, #32]
 800ced6:	4650      	mov	r0, sl
 800ced8:	4659      	mov	r1, fp
 800ceda:	b1bb      	cbz	r3, 800cf0c <_strtod_l+0x914>
 800cedc:	f7ff fb6e 	bl	800c5bc <sulp>
 800cee0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cee4:	ec53 2b10 	vmov	r2, r3, d0
 800cee8:	f7f3 f9d8 	bl	800029c <__adddf3>
 800ceec:	4682      	mov	sl, r0
 800ceee:	468b      	mov	fp, r1
 800cef0:	e7de      	b.n	800ceb0 <_strtod_l+0x8b8>
 800cef2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800cef6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800cefa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800cefe:	f04f 3aff 	mov.w	sl, #4294967295
 800cf02:	e7d5      	b.n	800ceb0 <_strtod_l+0x8b8>
 800cf04:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cf06:	ea13 0f0a 	tst.w	r3, sl
 800cf0a:	e7e1      	b.n	800ced0 <_strtod_l+0x8d8>
 800cf0c:	f7ff fb56 	bl	800c5bc <sulp>
 800cf10:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cf14:	ec53 2b10 	vmov	r2, r3, d0
 800cf18:	f7f3 f9be 	bl	8000298 <__aeabi_dsub>
 800cf1c:	2200      	movs	r2, #0
 800cf1e:	2300      	movs	r3, #0
 800cf20:	4682      	mov	sl, r0
 800cf22:	468b      	mov	fp, r1
 800cf24:	f7f3 fdd8 	bl	8000ad8 <__aeabi_dcmpeq>
 800cf28:	2800      	cmp	r0, #0
 800cf2a:	d0c1      	beq.n	800ceb0 <_strtod_l+0x8b8>
 800cf2c:	e619      	b.n	800cb62 <_strtod_l+0x56a>
 800cf2e:	4641      	mov	r1, r8
 800cf30:	4620      	mov	r0, r4
 800cf32:	f7ff facd 	bl	800c4d0 <__ratio>
 800cf36:	ec57 6b10 	vmov	r6, r7, d0
 800cf3a:	2200      	movs	r2, #0
 800cf3c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800cf40:	4630      	mov	r0, r6
 800cf42:	4639      	mov	r1, r7
 800cf44:	f7f3 fddc 	bl	8000b00 <__aeabi_dcmple>
 800cf48:	2800      	cmp	r0, #0
 800cf4a:	d06f      	beq.n	800d02c <_strtod_l+0xa34>
 800cf4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d17a      	bne.n	800d048 <_strtod_l+0xa50>
 800cf52:	f1ba 0f00 	cmp.w	sl, #0
 800cf56:	d158      	bne.n	800d00a <_strtod_l+0xa12>
 800cf58:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cf5a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	d15a      	bne.n	800d018 <_strtod_l+0xa20>
 800cf62:	4b64      	ldr	r3, [pc, #400]	@ (800d0f4 <_strtod_l+0xafc>)
 800cf64:	2200      	movs	r2, #0
 800cf66:	4630      	mov	r0, r6
 800cf68:	4639      	mov	r1, r7
 800cf6a:	f7f3 fdbf 	bl	8000aec <__aeabi_dcmplt>
 800cf6e:	2800      	cmp	r0, #0
 800cf70:	d159      	bne.n	800d026 <_strtod_l+0xa2e>
 800cf72:	4630      	mov	r0, r6
 800cf74:	4639      	mov	r1, r7
 800cf76:	4b60      	ldr	r3, [pc, #384]	@ (800d0f8 <_strtod_l+0xb00>)
 800cf78:	2200      	movs	r2, #0
 800cf7a:	f7f3 fb45 	bl	8000608 <__aeabi_dmul>
 800cf7e:	4606      	mov	r6, r0
 800cf80:	460f      	mov	r7, r1
 800cf82:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800cf86:	9606      	str	r6, [sp, #24]
 800cf88:	9307      	str	r3, [sp, #28]
 800cf8a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cf8e:	4d57      	ldr	r5, [pc, #348]	@ (800d0ec <_strtod_l+0xaf4>)
 800cf90:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800cf94:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cf96:	401d      	ands	r5, r3
 800cf98:	4b58      	ldr	r3, [pc, #352]	@ (800d0fc <_strtod_l+0xb04>)
 800cf9a:	429d      	cmp	r5, r3
 800cf9c:	f040 80b2 	bne.w	800d104 <_strtod_l+0xb0c>
 800cfa0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cfa2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800cfa6:	ec4b ab10 	vmov	d0, sl, fp
 800cfaa:	f7ff f9c9 	bl	800c340 <__ulp>
 800cfae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cfb2:	ec51 0b10 	vmov	r0, r1, d0
 800cfb6:	f7f3 fb27 	bl	8000608 <__aeabi_dmul>
 800cfba:	4652      	mov	r2, sl
 800cfbc:	465b      	mov	r3, fp
 800cfbe:	f7f3 f96d 	bl	800029c <__adddf3>
 800cfc2:	460b      	mov	r3, r1
 800cfc4:	4949      	ldr	r1, [pc, #292]	@ (800d0ec <_strtod_l+0xaf4>)
 800cfc6:	4a4e      	ldr	r2, [pc, #312]	@ (800d100 <_strtod_l+0xb08>)
 800cfc8:	4019      	ands	r1, r3
 800cfca:	4291      	cmp	r1, r2
 800cfcc:	4682      	mov	sl, r0
 800cfce:	d942      	bls.n	800d056 <_strtod_l+0xa5e>
 800cfd0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cfd2:	4b47      	ldr	r3, [pc, #284]	@ (800d0f0 <_strtod_l+0xaf8>)
 800cfd4:	429a      	cmp	r2, r3
 800cfd6:	d103      	bne.n	800cfe0 <_strtod_l+0x9e8>
 800cfd8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cfda:	3301      	adds	r3, #1
 800cfdc:	f43f ad2b 	beq.w	800ca36 <_strtod_l+0x43e>
 800cfe0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800d0f0 <_strtod_l+0xaf8>
 800cfe4:	f04f 3aff 	mov.w	sl, #4294967295
 800cfe8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cfea:	9805      	ldr	r0, [sp, #20]
 800cfec:	f7fe fe74 	bl	800bcd8 <_Bfree>
 800cff0:	9805      	ldr	r0, [sp, #20]
 800cff2:	4649      	mov	r1, r9
 800cff4:	f7fe fe70 	bl	800bcd8 <_Bfree>
 800cff8:	9805      	ldr	r0, [sp, #20]
 800cffa:	4641      	mov	r1, r8
 800cffc:	f7fe fe6c 	bl	800bcd8 <_Bfree>
 800d000:	9805      	ldr	r0, [sp, #20]
 800d002:	4621      	mov	r1, r4
 800d004:	f7fe fe68 	bl	800bcd8 <_Bfree>
 800d008:	e618      	b.n	800cc3c <_strtod_l+0x644>
 800d00a:	f1ba 0f01 	cmp.w	sl, #1
 800d00e:	d103      	bne.n	800d018 <_strtod_l+0xa20>
 800d010:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d012:	2b00      	cmp	r3, #0
 800d014:	f43f ada5 	beq.w	800cb62 <_strtod_l+0x56a>
 800d018:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800d0c8 <_strtod_l+0xad0>
 800d01c:	4f35      	ldr	r7, [pc, #212]	@ (800d0f4 <_strtod_l+0xafc>)
 800d01e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d022:	2600      	movs	r6, #0
 800d024:	e7b1      	b.n	800cf8a <_strtod_l+0x992>
 800d026:	4f34      	ldr	r7, [pc, #208]	@ (800d0f8 <_strtod_l+0xb00>)
 800d028:	2600      	movs	r6, #0
 800d02a:	e7aa      	b.n	800cf82 <_strtod_l+0x98a>
 800d02c:	4b32      	ldr	r3, [pc, #200]	@ (800d0f8 <_strtod_l+0xb00>)
 800d02e:	4630      	mov	r0, r6
 800d030:	4639      	mov	r1, r7
 800d032:	2200      	movs	r2, #0
 800d034:	f7f3 fae8 	bl	8000608 <__aeabi_dmul>
 800d038:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d03a:	4606      	mov	r6, r0
 800d03c:	460f      	mov	r7, r1
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d09f      	beq.n	800cf82 <_strtod_l+0x98a>
 800d042:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800d046:	e7a0      	b.n	800cf8a <_strtod_l+0x992>
 800d048:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800d0d0 <_strtod_l+0xad8>
 800d04c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d050:	ec57 6b17 	vmov	r6, r7, d7
 800d054:	e799      	b.n	800cf8a <_strtod_l+0x992>
 800d056:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800d05a:	9b08      	ldr	r3, [sp, #32]
 800d05c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800d060:	2b00      	cmp	r3, #0
 800d062:	d1c1      	bne.n	800cfe8 <_strtod_l+0x9f0>
 800d064:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d068:	0d1b      	lsrs	r3, r3, #20
 800d06a:	051b      	lsls	r3, r3, #20
 800d06c:	429d      	cmp	r5, r3
 800d06e:	d1bb      	bne.n	800cfe8 <_strtod_l+0x9f0>
 800d070:	4630      	mov	r0, r6
 800d072:	4639      	mov	r1, r7
 800d074:	f7f3 fe28 	bl	8000cc8 <__aeabi_d2lz>
 800d078:	f7f3 fa98 	bl	80005ac <__aeabi_l2d>
 800d07c:	4602      	mov	r2, r0
 800d07e:	460b      	mov	r3, r1
 800d080:	4630      	mov	r0, r6
 800d082:	4639      	mov	r1, r7
 800d084:	f7f3 f908 	bl	8000298 <__aeabi_dsub>
 800d088:	460b      	mov	r3, r1
 800d08a:	4602      	mov	r2, r0
 800d08c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800d090:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800d094:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d096:	ea46 060a 	orr.w	r6, r6, sl
 800d09a:	431e      	orrs	r6, r3
 800d09c:	d06f      	beq.n	800d17e <_strtod_l+0xb86>
 800d09e:	a30e      	add	r3, pc, #56	@ (adr r3, 800d0d8 <_strtod_l+0xae0>)
 800d0a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0a4:	f7f3 fd22 	bl	8000aec <__aeabi_dcmplt>
 800d0a8:	2800      	cmp	r0, #0
 800d0aa:	f47f accf 	bne.w	800ca4c <_strtod_l+0x454>
 800d0ae:	a30c      	add	r3, pc, #48	@ (adr r3, 800d0e0 <_strtod_l+0xae8>)
 800d0b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d0b8:	f7f3 fd36 	bl	8000b28 <__aeabi_dcmpgt>
 800d0bc:	2800      	cmp	r0, #0
 800d0be:	d093      	beq.n	800cfe8 <_strtod_l+0x9f0>
 800d0c0:	e4c4      	b.n	800ca4c <_strtod_l+0x454>
 800d0c2:	bf00      	nop
 800d0c4:	f3af 8000 	nop.w
 800d0c8:	00000000 	.word	0x00000000
 800d0cc:	bff00000 	.word	0xbff00000
 800d0d0:	00000000 	.word	0x00000000
 800d0d4:	3ff00000 	.word	0x3ff00000
 800d0d8:	94a03595 	.word	0x94a03595
 800d0dc:	3fdfffff 	.word	0x3fdfffff
 800d0e0:	35afe535 	.word	0x35afe535
 800d0e4:	3fe00000 	.word	0x3fe00000
 800d0e8:	000fffff 	.word	0x000fffff
 800d0ec:	7ff00000 	.word	0x7ff00000
 800d0f0:	7fefffff 	.word	0x7fefffff
 800d0f4:	3ff00000 	.word	0x3ff00000
 800d0f8:	3fe00000 	.word	0x3fe00000
 800d0fc:	7fe00000 	.word	0x7fe00000
 800d100:	7c9fffff 	.word	0x7c9fffff
 800d104:	9b08      	ldr	r3, [sp, #32]
 800d106:	b323      	cbz	r3, 800d152 <_strtod_l+0xb5a>
 800d108:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800d10c:	d821      	bhi.n	800d152 <_strtod_l+0xb5a>
 800d10e:	a328      	add	r3, pc, #160	@ (adr r3, 800d1b0 <_strtod_l+0xbb8>)
 800d110:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d114:	4630      	mov	r0, r6
 800d116:	4639      	mov	r1, r7
 800d118:	f7f3 fcf2 	bl	8000b00 <__aeabi_dcmple>
 800d11c:	b1a0      	cbz	r0, 800d148 <_strtod_l+0xb50>
 800d11e:	4639      	mov	r1, r7
 800d120:	4630      	mov	r0, r6
 800d122:	f7f3 fd49 	bl	8000bb8 <__aeabi_d2uiz>
 800d126:	2801      	cmp	r0, #1
 800d128:	bf38      	it	cc
 800d12a:	2001      	movcc	r0, #1
 800d12c:	f7f3 f9f2 	bl	8000514 <__aeabi_ui2d>
 800d130:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d132:	4606      	mov	r6, r0
 800d134:	460f      	mov	r7, r1
 800d136:	b9fb      	cbnz	r3, 800d178 <_strtod_l+0xb80>
 800d138:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d13c:	9014      	str	r0, [sp, #80]	@ 0x50
 800d13e:	9315      	str	r3, [sp, #84]	@ 0x54
 800d140:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800d144:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d148:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d14a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800d14e:	1b5b      	subs	r3, r3, r5
 800d150:	9311      	str	r3, [sp, #68]	@ 0x44
 800d152:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800d156:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800d15a:	f7ff f8f1 	bl	800c340 <__ulp>
 800d15e:	4650      	mov	r0, sl
 800d160:	ec53 2b10 	vmov	r2, r3, d0
 800d164:	4659      	mov	r1, fp
 800d166:	f7f3 fa4f 	bl	8000608 <__aeabi_dmul>
 800d16a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d16e:	f7f3 f895 	bl	800029c <__adddf3>
 800d172:	4682      	mov	sl, r0
 800d174:	468b      	mov	fp, r1
 800d176:	e770      	b.n	800d05a <_strtod_l+0xa62>
 800d178:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800d17c:	e7e0      	b.n	800d140 <_strtod_l+0xb48>
 800d17e:	a30e      	add	r3, pc, #56	@ (adr r3, 800d1b8 <_strtod_l+0xbc0>)
 800d180:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d184:	f7f3 fcb2 	bl	8000aec <__aeabi_dcmplt>
 800d188:	e798      	b.n	800d0bc <_strtod_l+0xac4>
 800d18a:	2300      	movs	r3, #0
 800d18c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d18e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800d190:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d192:	6013      	str	r3, [r2, #0]
 800d194:	f7ff ba6d 	b.w	800c672 <_strtod_l+0x7a>
 800d198:	2a65      	cmp	r2, #101	@ 0x65
 800d19a:	f43f ab66 	beq.w	800c86a <_strtod_l+0x272>
 800d19e:	2a45      	cmp	r2, #69	@ 0x45
 800d1a0:	f43f ab63 	beq.w	800c86a <_strtod_l+0x272>
 800d1a4:	2301      	movs	r3, #1
 800d1a6:	f7ff bb9e 	b.w	800c8e6 <_strtod_l+0x2ee>
 800d1aa:	bf00      	nop
 800d1ac:	f3af 8000 	nop.w
 800d1b0:	ffc00000 	.word	0xffc00000
 800d1b4:	41dfffff 	.word	0x41dfffff
 800d1b8:	94a03595 	.word	0x94a03595
 800d1bc:	3fcfffff 	.word	0x3fcfffff

0800d1c0 <_strtod_r>:
 800d1c0:	4b01      	ldr	r3, [pc, #4]	@ (800d1c8 <_strtod_r+0x8>)
 800d1c2:	f7ff ba19 	b.w	800c5f8 <_strtod_l>
 800d1c6:	bf00      	nop
 800d1c8:	2000006c 	.word	0x2000006c

0800d1cc <_strtol_l.constprop.0>:
 800d1cc:	2b24      	cmp	r3, #36	@ 0x24
 800d1ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d1d2:	4686      	mov	lr, r0
 800d1d4:	4690      	mov	r8, r2
 800d1d6:	d801      	bhi.n	800d1dc <_strtol_l.constprop.0+0x10>
 800d1d8:	2b01      	cmp	r3, #1
 800d1da:	d106      	bne.n	800d1ea <_strtol_l.constprop.0+0x1e>
 800d1dc:	f7fd fd8e 	bl	800acfc <__errno>
 800d1e0:	2316      	movs	r3, #22
 800d1e2:	6003      	str	r3, [r0, #0]
 800d1e4:	2000      	movs	r0, #0
 800d1e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d1ea:	4834      	ldr	r0, [pc, #208]	@ (800d2bc <_strtol_l.constprop.0+0xf0>)
 800d1ec:	460d      	mov	r5, r1
 800d1ee:	462a      	mov	r2, r5
 800d1f0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d1f4:	5d06      	ldrb	r6, [r0, r4]
 800d1f6:	f016 0608 	ands.w	r6, r6, #8
 800d1fa:	d1f8      	bne.n	800d1ee <_strtol_l.constprop.0+0x22>
 800d1fc:	2c2d      	cmp	r4, #45	@ 0x2d
 800d1fe:	d12d      	bne.n	800d25c <_strtol_l.constprop.0+0x90>
 800d200:	782c      	ldrb	r4, [r5, #0]
 800d202:	2601      	movs	r6, #1
 800d204:	1c95      	adds	r5, r2, #2
 800d206:	f033 0210 	bics.w	r2, r3, #16
 800d20a:	d109      	bne.n	800d220 <_strtol_l.constprop.0+0x54>
 800d20c:	2c30      	cmp	r4, #48	@ 0x30
 800d20e:	d12a      	bne.n	800d266 <_strtol_l.constprop.0+0x9a>
 800d210:	782a      	ldrb	r2, [r5, #0]
 800d212:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d216:	2a58      	cmp	r2, #88	@ 0x58
 800d218:	d125      	bne.n	800d266 <_strtol_l.constprop.0+0x9a>
 800d21a:	786c      	ldrb	r4, [r5, #1]
 800d21c:	2310      	movs	r3, #16
 800d21e:	3502      	adds	r5, #2
 800d220:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d224:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d228:	2200      	movs	r2, #0
 800d22a:	fbbc f9f3 	udiv	r9, ip, r3
 800d22e:	4610      	mov	r0, r2
 800d230:	fb03 ca19 	mls	sl, r3, r9, ip
 800d234:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d238:	2f09      	cmp	r7, #9
 800d23a:	d81b      	bhi.n	800d274 <_strtol_l.constprop.0+0xa8>
 800d23c:	463c      	mov	r4, r7
 800d23e:	42a3      	cmp	r3, r4
 800d240:	dd27      	ble.n	800d292 <_strtol_l.constprop.0+0xc6>
 800d242:	1c57      	adds	r7, r2, #1
 800d244:	d007      	beq.n	800d256 <_strtol_l.constprop.0+0x8a>
 800d246:	4581      	cmp	r9, r0
 800d248:	d320      	bcc.n	800d28c <_strtol_l.constprop.0+0xc0>
 800d24a:	d101      	bne.n	800d250 <_strtol_l.constprop.0+0x84>
 800d24c:	45a2      	cmp	sl, r4
 800d24e:	db1d      	blt.n	800d28c <_strtol_l.constprop.0+0xc0>
 800d250:	fb00 4003 	mla	r0, r0, r3, r4
 800d254:	2201      	movs	r2, #1
 800d256:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d25a:	e7eb      	b.n	800d234 <_strtol_l.constprop.0+0x68>
 800d25c:	2c2b      	cmp	r4, #43	@ 0x2b
 800d25e:	bf04      	itt	eq
 800d260:	782c      	ldrbeq	r4, [r5, #0]
 800d262:	1c95      	addeq	r5, r2, #2
 800d264:	e7cf      	b.n	800d206 <_strtol_l.constprop.0+0x3a>
 800d266:	2b00      	cmp	r3, #0
 800d268:	d1da      	bne.n	800d220 <_strtol_l.constprop.0+0x54>
 800d26a:	2c30      	cmp	r4, #48	@ 0x30
 800d26c:	bf0c      	ite	eq
 800d26e:	2308      	moveq	r3, #8
 800d270:	230a      	movne	r3, #10
 800d272:	e7d5      	b.n	800d220 <_strtol_l.constprop.0+0x54>
 800d274:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d278:	2f19      	cmp	r7, #25
 800d27a:	d801      	bhi.n	800d280 <_strtol_l.constprop.0+0xb4>
 800d27c:	3c37      	subs	r4, #55	@ 0x37
 800d27e:	e7de      	b.n	800d23e <_strtol_l.constprop.0+0x72>
 800d280:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d284:	2f19      	cmp	r7, #25
 800d286:	d804      	bhi.n	800d292 <_strtol_l.constprop.0+0xc6>
 800d288:	3c57      	subs	r4, #87	@ 0x57
 800d28a:	e7d8      	b.n	800d23e <_strtol_l.constprop.0+0x72>
 800d28c:	f04f 32ff 	mov.w	r2, #4294967295
 800d290:	e7e1      	b.n	800d256 <_strtol_l.constprop.0+0x8a>
 800d292:	1c53      	adds	r3, r2, #1
 800d294:	d108      	bne.n	800d2a8 <_strtol_l.constprop.0+0xdc>
 800d296:	2322      	movs	r3, #34	@ 0x22
 800d298:	f8ce 3000 	str.w	r3, [lr]
 800d29c:	4660      	mov	r0, ip
 800d29e:	f1b8 0f00 	cmp.w	r8, #0
 800d2a2:	d0a0      	beq.n	800d1e6 <_strtol_l.constprop.0+0x1a>
 800d2a4:	1e69      	subs	r1, r5, #1
 800d2a6:	e006      	b.n	800d2b6 <_strtol_l.constprop.0+0xea>
 800d2a8:	b106      	cbz	r6, 800d2ac <_strtol_l.constprop.0+0xe0>
 800d2aa:	4240      	negs	r0, r0
 800d2ac:	f1b8 0f00 	cmp.w	r8, #0
 800d2b0:	d099      	beq.n	800d1e6 <_strtol_l.constprop.0+0x1a>
 800d2b2:	2a00      	cmp	r2, #0
 800d2b4:	d1f6      	bne.n	800d2a4 <_strtol_l.constprop.0+0xd8>
 800d2b6:	f8c8 1000 	str.w	r1, [r8]
 800d2ba:	e794      	b.n	800d1e6 <_strtol_l.constprop.0+0x1a>
 800d2bc:	0800e849 	.word	0x0800e849

0800d2c0 <_strtol_r>:
 800d2c0:	f7ff bf84 	b.w	800d1cc <_strtol_l.constprop.0>

0800d2c4 <__ssputs_r>:
 800d2c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d2c8:	688e      	ldr	r6, [r1, #8]
 800d2ca:	461f      	mov	r7, r3
 800d2cc:	42be      	cmp	r6, r7
 800d2ce:	680b      	ldr	r3, [r1, #0]
 800d2d0:	4682      	mov	sl, r0
 800d2d2:	460c      	mov	r4, r1
 800d2d4:	4690      	mov	r8, r2
 800d2d6:	d82d      	bhi.n	800d334 <__ssputs_r+0x70>
 800d2d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d2dc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d2e0:	d026      	beq.n	800d330 <__ssputs_r+0x6c>
 800d2e2:	6965      	ldr	r5, [r4, #20]
 800d2e4:	6909      	ldr	r1, [r1, #16]
 800d2e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d2ea:	eba3 0901 	sub.w	r9, r3, r1
 800d2ee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d2f2:	1c7b      	adds	r3, r7, #1
 800d2f4:	444b      	add	r3, r9
 800d2f6:	106d      	asrs	r5, r5, #1
 800d2f8:	429d      	cmp	r5, r3
 800d2fa:	bf38      	it	cc
 800d2fc:	461d      	movcc	r5, r3
 800d2fe:	0553      	lsls	r3, r2, #21
 800d300:	d527      	bpl.n	800d352 <__ssputs_r+0x8e>
 800d302:	4629      	mov	r1, r5
 800d304:	f7fe fc1c 	bl	800bb40 <_malloc_r>
 800d308:	4606      	mov	r6, r0
 800d30a:	b360      	cbz	r0, 800d366 <__ssputs_r+0xa2>
 800d30c:	6921      	ldr	r1, [r4, #16]
 800d30e:	464a      	mov	r2, r9
 800d310:	f7fd fd21 	bl	800ad56 <memcpy>
 800d314:	89a3      	ldrh	r3, [r4, #12]
 800d316:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d31a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d31e:	81a3      	strh	r3, [r4, #12]
 800d320:	6126      	str	r6, [r4, #16]
 800d322:	6165      	str	r5, [r4, #20]
 800d324:	444e      	add	r6, r9
 800d326:	eba5 0509 	sub.w	r5, r5, r9
 800d32a:	6026      	str	r6, [r4, #0]
 800d32c:	60a5      	str	r5, [r4, #8]
 800d32e:	463e      	mov	r6, r7
 800d330:	42be      	cmp	r6, r7
 800d332:	d900      	bls.n	800d336 <__ssputs_r+0x72>
 800d334:	463e      	mov	r6, r7
 800d336:	6820      	ldr	r0, [r4, #0]
 800d338:	4632      	mov	r2, r6
 800d33a:	4641      	mov	r1, r8
 800d33c:	f000 f9d8 	bl	800d6f0 <memmove>
 800d340:	68a3      	ldr	r3, [r4, #8]
 800d342:	1b9b      	subs	r3, r3, r6
 800d344:	60a3      	str	r3, [r4, #8]
 800d346:	6823      	ldr	r3, [r4, #0]
 800d348:	4433      	add	r3, r6
 800d34a:	6023      	str	r3, [r4, #0]
 800d34c:	2000      	movs	r0, #0
 800d34e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d352:	462a      	mov	r2, r5
 800d354:	f000 fd75 	bl	800de42 <_realloc_r>
 800d358:	4606      	mov	r6, r0
 800d35a:	2800      	cmp	r0, #0
 800d35c:	d1e0      	bne.n	800d320 <__ssputs_r+0x5c>
 800d35e:	6921      	ldr	r1, [r4, #16]
 800d360:	4650      	mov	r0, sl
 800d362:	f7fe fb79 	bl	800ba58 <_free_r>
 800d366:	230c      	movs	r3, #12
 800d368:	f8ca 3000 	str.w	r3, [sl]
 800d36c:	89a3      	ldrh	r3, [r4, #12]
 800d36e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d372:	81a3      	strh	r3, [r4, #12]
 800d374:	f04f 30ff 	mov.w	r0, #4294967295
 800d378:	e7e9      	b.n	800d34e <__ssputs_r+0x8a>
	...

0800d37c <_svfiprintf_r>:
 800d37c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d380:	4698      	mov	r8, r3
 800d382:	898b      	ldrh	r3, [r1, #12]
 800d384:	061b      	lsls	r3, r3, #24
 800d386:	b09d      	sub	sp, #116	@ 0x74
 800d388:	4607      	mov	r7, r0
 800d38a:	460d      	mov	r5, r1
 800d38c:	4614      	mov	r4, r2
 800d38e:	d510      	bpl.n	800d3b2 <_svfiprintf_r+0x36>
 800d390:	690b      	ldr	r3, [r1, #16]
 800d392:	b973      	cbnz	r3, 800d3b2 <_svfiprintf_r+0x36>
 800d394:	2140      	movs	r1, #64	@ 0x40
 800d396:	f7fe fbd3 	bl	800bb40 <_malloc_r>
 800d39a:	6028      	str	r0, [r5, #0]
 800d39c:	6128      	str	r0, [r5, #16]
 800d39e:	b930      	cbnz	r0, 800d3ae <_svfiprintf_r+0x32>
 800d3a0:	230c      	movs	r3, #12
 800d3a2:	603b      	str	r3, [r7, #0]
 800d3a4:	f04f 30ff 	mov.w	r0, #4294967295
 800d3a8:	b01d      	add	sp, #116	@ 0x74
 800d3aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3ae:	2340      	movs	r3, #64	@ 0x40
 800d3b0:	616b      	str	r3, [r5, #20]
 800d3b2:	2300      	movs	r3, #0
 800d3b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d3b6:	2320      	movs	r3, #32
 800d3b8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d3bc:	f8cd 800c 	str.w	r8, [sp, #12]
 800d3c0:	2330      	movs	r3, #48	@ 0x30
 800d3c2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d560 <_svfiprintf_r+0x1e4>
 800d3c6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d3ca:	f04f 0901 	mov.w	r9, #1
 800d3ce:	4623      	mov	r3, r4
 800d3d0:	469a      	mov	sl, r3
 800d3d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d3d6:	b10a      	cbz	r2, 800d3dc <_svfiprintf_r+0x60>
 800d3d8:	2a25      	cmp	r2, #37	@ 0x25
 800d3da:	d1f9      	bne.n	800d3d0 <_svfiprintf_r+0x54>
 800d3dc:	ebba 0b04 	subs.w	fp, sl, r4
 800d3e0:	d00b      	beq.n	800d3fa <_svfiprintf_r+0x7e>
 800d3e2:	465b      	mov	r3, fp
 800d3e4:	4622      	mov	r2, r4
 800d3e6:	4629      	mov	r1, r5
 800d3e8:	4638      	mov	r0, r7
 800d3ea:	f7ff ff6b 	bl	800d2c4 <__ssputs_r>
 800d3ee:	3001      	adds	r0, #1
 800d3f0:	f000 80a7 	beq.w	800d542 <_svfiprintf_r+0x1c6>
 800d3f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d3f6:	445a      	add	r2, fp
 800d3f8:	9209      	str	r2, [sp, #36]	@ 0x24
 800d3fa:	f89a 3000 	ldrb.w	r3, [sl]
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	f000 809f 	beq.w	800d542 <_svfiprintf_r+0x1c6>
 800d404:	2300      	movs	r3, #0
 800d406:	f04f 32ff 	mov.w	r2, #4294967295
 800d40a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d40e:	f10a 0a01 	add.w	sl, sl, #1
 800d412:	9304      	str	r3, [sp, #16]
 800d414:	9307      	str	r3, [sp, #28]
 800d416:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d41a:	931a      	str	r3, [sp, #104]	@ 0x68
 800d41c:	4654      	mov	r4, sl
 800d41e:	2205      	movs	r2, #5
 800d420:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d424:	484e      	ldr	r0, [pc, #312]	@ (800d560 <_svfiprintf_r+0x1e4>)
 800d426:	f7f2 fedb 	bl	80001e0 <memchr>
 800d42a:	9a04      	ldr	r2, [sp, #16]
 800d42c:	b9d8      	cbnz	r0, 800d466 <_svfiprintf_r+0xea>
 800d42e:	06d0      	lsls	r0, r2, #27
 800d430:	bf44      	itt	mi
 800d432:	2320      	movmi	r3, #32
 800d434:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d438:	0711      	lsls	r1, r2, #28
 800d43a:	bf44      	itt	mi
 800d43c:	232b      	movmi	r3, #43	@ 0x2b
 800d43e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d442:	f89a 3000 	ldrb.w	r3, [sl]
 800d446:	2b2a      	cmp	r3, #42	@ 0x2a
 800d448:	d015      	beq.n	800d476 <_svfiprintf_r+0xfa>
 800d44a:	9a07      	ldr	r2, [sp, #28]
 800d44c:	4654      	mov	r4, sl
 800d44e:	2000      	movs	r0, #0
 800d450:	f04f 0c0a 	mov.w	ip, #10
 800d454:	4621      	mov	r1, r4
 800d456:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d45a:	3b30      	subs	r3, #48	@ 0x30
 800d45c:	2b09      	cmp	r3, #9
 800d45e:	d94b      	bls.n	800d4f8 <_svfiprintf_r+0x17c>
 800d460:	b1b0      	cbz	r0, 800d490 <_svfiprintf_r+0x114>
 800d462:	9207      	str	r2, [sp, #28]
 800d464:	e014      	b.n	800d490 <_svfiprintf_r+0x114>
 800d466:	eba0 0308 	sub.w	r3, r0, r8
 800d46a:	fa09 f303 	lsl.w	r3, r9, r3
 800d46e:	4313      	orrs	r3, r2
 800d470:	9304      	str	r3, [sp, #16]
 800d472:	46a2      	mov	sl, r4
 800d474:	e7d2      	b.n	800d41c <_svfiprintf_r+0xa0>
 800d476:	9b03      	ldr	r3, [sp, #12]
 800d478:	1d19      	adds	r1, r3, #4
 800d47a:	681b      	ldr	r3, [r3, #0]
 800d47c:	9103      	str	r1, [sp, #12]
 800d47e:	2b00      	cmp	r3, #0
 800d480:	bfbb      	ittet	lt
 800d482:	425b      	neglt	r3, r3
 800d484:	f042 0202 	orrlt.w	r2, r2, #2
 800d488:	9307      	strge	r3, [sp, #28]
 800d48a:	9307      	strlt	r3, [sp, #28]
 800d48c:	bfb8      	it	lt
 800d48e:	9204      	strlt	r2, [sp, #16]
 800d490:	7823      	ldrb	r3, [r4, #0]
 800d492:	2b2e      	cmp	r3, #46	@ 0x2e
 800d494:	d10a      	bne.n	800d4ac <_svfiprintf_r+0x130>
 800d496:	7863      	ldrb	r3, [r4, #1]
 800d498:	2b2a      	cmp	r3, #42	@ 0x2a
 800d49a:	d132      	bne.n	800d502 <_svfiprintf_r+0x186>
 800d49c:	9b03      	ldr	r3, [sp, #12]
 800d49e:	1d1a      	adds	r2, r3, #4
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	9203      	str	r2, [sp, #12]
 800d4a4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d4a8:	3402      	adds	r4, #2
 800d4aa:	9305      	str	r3, [sp, #20]
 800d4ac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d570 <_svfiprintf_r+0x1f4>
 800d4b0:	7821      	ldrb	r1, [r4, #0]
 800d4b2:	2203      	movs	r2, #3
 800d4b4:	4650      	mov	r0, sl
 800d4b6:	f7f2 fe93 	bl	80001e0 <memchr>
 800d4ba:	b138      	cbz	r0, 800d4cc <_svfiprintf_r+0x150>
 800d4bc:	9b04      	ldr	r3, [sp, #16]
 800d4be:	eba0 000a 	sub.w	r0, r0, sl
 800d4c2:	2240      	movs	r2, #64	@ 0x40
 800d4c4:	4082      	lsls	r2, r0
 800d4c6:	4313      	orrs	r3, r2
 800d4c8:	3401      	adds	r4, #1
 800d4ca:	9304      	str	r3, [sp, #16]
 800d4cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d4d0:	4824      	ldr	r0, [pc, #144]	@ (800d564 <_svfiprintf_r+0x1e8>)
 800d4d2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d4d6:	2206      	movs	r2, #6
 800d4d8:	f7f2 fe82 	bl	80001e0 <memchr>
 800d4dc:	2800      	cmp	r0, #0
 800d4de:	d036      	beq.n	800d54e <_svfiprintf_r+0x1d2>
 800d4e0:	4b21      	ldr	r3, [pc, #132]	@ (800d568 <_svfiprintf_r+0x1ec>)
 800d4e2:	bb1b      	cbnz	r3, 800d52c <_svfiprintf_r+0x1b0>
 800d4e4:	9b03      	ldr	r3, [sp, #12]
 800d4e6:	3307      	adds	r3, #7
 800d4e8:	f023 0307 	bic.w	r3, r3, #7
 800d4ec:	3308      	adds	r3, #8
 800d4ee:	9303      	str	r3, [sp, #12]
 800d4f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d4f2:	4433      	add	r3, r6
 800d4f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d4f6:	e76a      	b.n	800d3ce <_svfiprintf_r+0x52>
 800d4f8:	fb0c 3202 	mla	r2, ip, r2, r3
 800d4fc:	460c      	mov	r4, r1
 800d4fe:	2001      	movs	r0, #1
 800d500:	e7a8      	b.n	800d454 <_svfiprintf_r+0xd8>
 800d502:	2300      	movs	r3, #0
 800d504:	3401      	adds	r4, #1
 800d506:	9305      	str	r3, [sp, #20]
 800d508:	4619      	mov	r1, r3
 800d50a:	f04f 0c0a 	mov.w	ip, #10
 800d50e:	4620      	mov	r0, r4
 800d510:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d514:	3a30      	subs	r2, #48	@ 0x30
 800d516:	2a09      	cmp	r2, #9
 800d518:	d903      	bls.n	800d522 <_svfiprintf_r+0x1a6>
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d0c6      	beq.n	800d4ac <_svfiprintf_r+0x130>
 800d51e:	9105      	str	r1, [sp, #20]
 800d520:	e7c4      	b.n	800d4ac <_svfiprintf_r+0x130>
 800d522:	fb0c 2101 	mla	r1, ip, r1, r2
 800d526:	4604      	mov	r4, r0
 800d528:	2301      	movs	r3, #1
 800d52a:	e7f0      	b.n	800d50e <_svfiprintf_r+0x192>
 800d52c:	ab03      	add	r3, sp, #12
 800d52e:	9300      	str	r3, [sp, #0]
 800d530:	462a      	mov	r2, r5
 800d532:	4b0e      	ldr	r3, [pc, #56]	@ (800d56c <_svfiprintf_r+0x1f0>)
 800d534:	a904      	add	r1, sp, #16
 800d536:	4638      	mov	r0, r7
 800d538:	f7fc fba4 	bl	8009c84 <_printf_float>
 800d53c:	1c42      	adds	r2, r0, #1
 800d53e:	4606      	mov	r6, r0
 800d540:	d1d6      	bne.n	800d4f0 <_svfiprintf_r+0x174>
 800d542:	89ab      	ldrh	r3, [r5, #12]
 800d544:	065b      	lsls	r3, r3, #25
 800d546:	f53f af2d 	bmi.w	800d3a4 <_svfiprintf_r+0x28>
 800d54a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d54c:	e72c      	b.n	800d3a8 <_svfiprintf_r+0x2c>
 800d54e:	ab03      	add	r3, sp, #12
 800d550:	9300      	str	r3, [sp, #0]
 800d552:	462a      	mov	r2, r5
 800d554:	4b05      	ldr	r3, [pc, #20]	@ (800d56c <_svfiprintf_r+0x1f0>)
 800d556:	a904      	add	r1, sp, #16
 800d558:	4638      	mov	r0, r7
 800d55a:	f7fc fe2b 	bl	800a1b4 <_printf_i>
 800d55e:	e7ed      	b.n	800d53c <_svfiprintf_r+0x1c0>
 800d560:	0800e949 	.word	0x0800e949
 800d564:	0800e953 	.word	0x0800e953
 800d568:	08009c85 	.word	0x08009c85
 800d56c:	0800d2c5 	.word	0x0800d2c5
 800d570:	0800e94f 	.word	0x0800e94f

0800d574 <__sflush_r>:
 800d574:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d578:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d57c:	0716      	lsls	r6, r2, #28
 800d57e:	4605      	mov	r5, r0
 800d580:	460c      	mov	r4, r1
 800d582:	d454      	bmi.n	800d62e <__sflush_r+0xba>
 800d584:	684b      	ldr	r3, [r1, #4]
 800d586:	2b00      	cmp	r3, #0
 800d588:	dc02      	bgt.n	800d590 <__sflush_r+0x1c>
 800d58a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	dd48      	ble.n	800d622 <__sflush_r+0xae>
 800d590:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d592:	2e00      	cmp	r6, #0
 800d594:	d045      	beq.n	800d622 <__sflush_r+0xae>
 800d596:	2300      	movs	r3, #0
 800d598:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d59c:	682f      	ldr	r7, [r5, #0]
 800d59e:	6a21      	ldr	r1, [r4, #32]
 800d5a0:	602b      	str	r3, [r5, #0]
 800d5a2:	d030      	beq.n	800d606 <__sflush_r+0x92>
 800d5a4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d5a6:	89a3      	ldrh	r3, [r4, #12]
 800d5a8:	0759      	lsls	r1, r3, #29
 800d5aa:	d505      	bpl.n	800d5b8 <__sflush_r+0x44>
 800d5ac:	6863      	ldr	r3, [r4, #4]
 800d5ae:	1ad2      	subs	r2, r2, r3
 800d5b0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d5b2:	b10b      	cbz	r3, 800d5b8 <__sflush_r+0x44>
 800d5b4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d5b6:	1ad2      	subs	r2, r2, r3
 800d5b8:	2300      	movs	r3, #0
 800d5ba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d5bc:	6a21      	ldr	r1, [r4, #32]
 800d5be:	4628      	mov	r0, r5
 800d5c0:	47b0      	blx	r6
 800d5c2:	1c43      	adds	r3, r0, #1
 800d5c4:	89a3      	ldrh	r3, [r4, #12]
 800d5c6:	d106      	bne.n	800d5d6 <__sflush_r+0x62>
 800d5c8:	6829      	ldr	r1, [r5, #0]
 800d5ca:	291d      	cmp	r1, #29
 800d5cc:	d82b      	bhi.n	800d626 <__sflush_r+0xb2>
 800d5ce:	4a2a      	ldr	r2, [pc, #168]	@ (800d678 <__sflush_r+0x104>)
 800d5d0:	410a      	asrs	r2, r1
 800d5d2:	07d6      	lsls	r6, r2, #31
 800d5d4:	d427      	bmi.n	800d626 <__sflush_r+0xb2>
 800d5d6:	2200      	movs	r2, #0
 800d5d8:	6062      	str	r2, [r4, #4]
 800d5da:	04d9      	lsls	r1, r3, #19
 800d5dc:	6922      	ldr	r2, [r4, #16]
 800d5de:	6022      	str	r2, [r4, #0]
 800d5e0:	d504      	bpl.n	800d5ec <__sflush_r+0x78>
 800d5e2:	1c42      	adds	r2, r0, #1
 800d5e4:	d101      	bne.n	800d5ea <__sflush_r+0x76>
 800d5e6:	682b      	ldr	r3, [r5, #0]
 800d5e8:	b903      	cbnz	r3, 800d5ec <__sflush_r+0x78>
 800d5ea:	6560      	str	r0, [r4, #84]	@ 0x54
 800d5ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d5ee:	602f      	str	r7, [r5, #0]
 800d5f0:	b1b9      	cbz	r1, 800d622 <__sflush_r+0xae>
 800d5f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d5f6:	4299      	cmp	r1, r3
 800d5f8:	d002      	beq.n	800d600 <__sflush_r+0x8c>
 800d5fa:	4628      	mov	r0, r5
 800d5fc:	f7fe fa2c 	bl	800ba58 <_free_r>
 800d600:	2300      	movs	r3, #0
 800d602:	6363      	str	r3, [r4, #52]	@ 0x34
 800d604:	e00d      	b.n	800d622 <__sflush_r+0xae>
 800d606:	2301      	movs	r3, #1
 800d608:	4628      	mov	r0, r5
 800d60a:	47b0      	blx	r6
 800d60c:	4602      	mov	r2, r0
 800d60e:	1c50      	adds	r0, r2, #1
 800d610:	d1c9      	bne.n	800d5a6 <__sflush_r+0x32>
 800d612:	682b      	ldr	r3, [r5, #0]
 800d614:	2b00      	cmp	r3, #0
 800d616:	d0c6      	beq.n	800d5a6 <__sflush_r+0x32>
 800d618:	2b1d      	cmp	r3, #29
 800d61a:	d001      	beq.n	800d620 <__sflush_r+0xac>
 800d61c:	2b16      	cmp	r3, #22
 800d61e:	d11e      	bne.n	800d65e <__sflush_r+0xea>
 800d620:	602f      	str	r7, [r5, #0]
 800d622:	2000      	movs	r0, #0
 800d624:	e022      	b.n	800d66c <__sflush_r+0xf8>
 800d626:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d62a:	b21b      	sxth	r3, r3
 800d62c:	e01b      	b.n	800d666 <__sflush_r+0xf2>
 800d62e:	690f      	ldr	r7, [r1, #16]
 800d630:	2f00      	cmp	r7, #0
 800d632:	d0f6      	beq.n	800d622 <__sflush_r+0xae>
 800d634:	0793      	lsls	r3, r2, #30
 800d636:	680e      	ldr	r6, [r1, #0]
 800d638:	bf08      	it	eq
 800d63a:	694b      	ldreq	r3, [r1, #20]
 800d63c:	600f      	str	r7, [r1, #0]
 800d63e:	bf18      	it	ne
 800d640:	2300      	movne	r3, #0
 800d642:	eba6 0807 	sub.w	r8, r6, r7
 800d646:	608b      	str	r3, [r1, #8]
 800d648:	f1b8 0f00 	cmp.w	r8, #0
 800d64c:	dde9      	ble.n	800d622 <__sflush_r+0xae>
 800d64e:	6a21      	ldr	r1, [r4, #32]
 800d650:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d652:	4643      	mov	r3, r8
 800d654:	463a      	mov	r2, r7
 800d656:	4628      	mov	r0, r5
 800d658:	47b0      	blx	r6
 800d65a:	2800      	cmp	r0, #0
 800d65c:	dc08      	bgt.n	800d670 <__sflush_r+0xfc>
 800d65e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d662:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d666:	81a3      	strh	r3, [r4, #12]
 800d668:	f04f 30ff 	mov.w	r0, #4294967295
 800d66c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d670:	4407      	add	r7, r0
 800d672:	eba8 0800 	sub.w	r8, r8, r0
 800d676:	e7e7      	b.n	800d648 <__sflush_r+0xd4>
 800d678:	dfbffffe 	.word	0xdfbffffe

0800d67c <_fflush_r>:
 800d67c:	b538      	push	{r3, r4, r5, lr}
 800d67e:	690b      	ldr	r3, [r1, #16]
 800d680:	4605      	mov	r5, r0
 800d682:	460c      	mov	r4, r1
 800d684:	b913      	cbnz	r3, 800d68c <_fflush_r+0x10>
 800d686:	2500      	movs	r5, #0
 800d688:	4628      	mov	r0, r5
 800d68a:	bd38      	pop	{r3, r4, r5, pc}
 800d68c:	b118      	cbz	r0, 800d696 <_fflush_r+0x1a>
 800d68e:	6a03      	ldr	r3, [r0, #32]
 800d690:	b90b      	cbnz	r3, 800d696 <_fflush_r+0x1a>
 800d692:	f7fd f94f 	bl	800a934 <__sinit>
 800d696:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d0f3      	beq.n	800d686 <_fflush_r+0xa>
 800d69e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d6a0:	07d0      	lsls	r0, r2, #31
 800d6a2:	d404      	bmi.n	800d6ae <_fflush_r+0x32>
 800d6a4:	0599      	lsls	r1, r3, #22
 800d6a6:	d402      	bmi.n	800d6ae <_fflush_r+0x32>
 800d6a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d6aa:	f7fd fb52 	bl	800ad52 <__retarget_lock_acquire_recursive>
 800d6ae:	4628      	mov	r0, r5
 800d6b0:	4621      	mov	r1, r4
 800d6b2:	f7ff ff5f 	bl	800d574 <__sflush_r>
 800d6b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d6b8:	07da      	lsls	r2, r3, #31
 800d6ba:	4605      	mov	r5, r0
 800d6bc:	d4e4      	bmi.n	800d688 <_fflush_r+0xc>
 800d6be:	89a3      	ldrh	r3, [r4, #12]
 800d6c0:	059b      	lsls	r3, r3, #22
 800d6c2:	d4e1      	bmi.n	800d688 <_fflush_r+0xc>
 800d6c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d6c6:	f7fd fb45 	bl	800ad54 <__retarget_lock_release_recursive>
 800d6ca:	e7dd      	b.n	800d688 <_fflush_r+0xc>

0800d6cc <fiprintf>:
 800d6cc:	b40e      	push	{r1, r2, r3}
 800d6ce:	b503      	push	{r0, r1, lr}
 800d6d0:	4601      	mov	r1, r0
 800d6d2:	ab03      	add	r3, sp, #12
 800d6d4:	4805      	ldr	r0, [pc, #20]	@ (800d6ec <fiprintf+0x20>)
 800d6d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800d6da:	6800      	ldr	r0, [r0, #0]
 800d6dc:	9301      	str	r3, [sp, #4]
 800d6de:	f000 fc15 	bl	800df0c <_vfiprintf_r>
 800d6e2:	b002      	add	sp, #8
 800d6e4:	f85d eb04 	ldr.w	lr, [sp], #4
 800d6e8:	b003      	add	sp, #12
 800d6ea:	4770      	bx	lr
 800d6ec:	2000001c 	.word	0x2000001c

0800d6f0 <memmove>:
 800d6f0:	4288      	cmp	r0, r1
 800d6f2:	b510      	push	{r4, lr}
 800d6f4:	eb01 0402 	add.w	r4, r1, r2
 800d6f8:	d902      	bls.n	800d700 <memmove+0x10>
 800d6fa:	4284      	cmp	r4, r0
 800d6fc:	4623      	mov	r3, r4
 800d6fe:	d807      	bhi.n	800d710 <memmove+0x20>
 800d700:	1e43      	subs	r3, r0, #1
 800d702:	42a1      	cmp	r1, r4
 800d704:	d008      	beq.n	800d718 <memmove+0x28>
 800d706:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d70a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d70e:	e7f8      	b.n	800d702 <memmove+0x12>
 800d710:	4402      	add	r2, r0
 800d712:	4601      	mov	r1, r0
 800d714:	428a      	cmp	r2, r1
 800d716:	d100      	bne.n	800d71a <memmove+0x2a>
 800d718:	bd10      	pop	{r4, pc}
 800d71a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d71e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d722:	e7f7      	b.n	800d714 <memmove+0x24>

0800d724 <strncmp>:
 800d724:	b510      	push	{r4, lr}
 800d726:	b16a      	cbz	r2, 800d744 <strncmp+0x20>
 800d728:	3901      	subs	r1, #1
 800d72a:	1884      	adds	r4, r0, r2
 800d72c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d730:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800d734:	429a      	cmp	r2, r3
 800d736:	d103      	bne.n	800d740 <strncmp+0x1c>
 800d738:	42a0      	cmp	r0, r4
 800d73a:	d001      	beq.n	800d740 <strncmp+0x1c>
 800d73c:	2a00      	cmp	r2, #0
 800d73e:	d1f5      	bne.n	800d72c <strncmp+0x8>
 800d740:	1ad0      	subs	r0, r2, r3
 800d742:	bd10      	pop	{r4, pc}
 800d744:	4610      	mov	r0, r2
 800d746:	e7fc      	b.n	800d742 <strncmp+0x1e>

0800d748 <_sbrk_r>:
 800d748:	b538      	push	{r3, r4, r5, lr}
 800d74a:	4d06      	ldr	r5, [pc, #24]	@ (800d764 <_sbrk_r+0x1c>)
 800d74c:	2300      	movs	r3, #0
 800d74e:	4604      	mov	r4, r0
 800d750:	4608      	mov	r0, r1
 800d752:	602b      	str	r3, [r5, #0]
 800d754:	f7f4 fe60 	bl	8002418 <_sbrk>
 800d758:	1c43      	adds	r3, r0, #1
 800d75a:	d102      	bne.n	800d762 <_sbrk_r+0x1a>
 800d75c:	682b      	ldr	r3, [r5, #0]
 800d75e:	b103      	cbz	r3, 800d762 <_sbrk_r+0x1a>
 800d760:	6023      	str	r3, [r4, #0]
 800d762:	bd38      	pop	{r3, r4, r5, pc}
 800d764:	20004754 	.word	0x20004754

0800d768 <nan>:
 800d768:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800d770 <nan+0x8>
 800d76c:	4770      	bx	lr
 800d76e:	bf00      	nop
 800d770:	00000000 	.word	0x00000000
 800d774:	7ff80000 	.word	0x7ff80000

0800d778 <abort>:
 800d778:	b508      	push	{r3, lr}
 800d77a:	2006      	movs	r0, #6
 800d77c:	f000 fd9a 	bl	800e2b4 <raise>
 800d780:	2001      	movs	r0, #1
 800d782:	f7f4 fdd1 	bl	8002328 <_exit>

0800d786 <_calloc_r>:
 800d786:	b570      	push	{r4, r5, r6, lr}
 800d788:	fba1 5402 	umull	r5, r4, r1, r2
 800d78c:	b93c      	cbnz	r4, 800d79e <_calloc_r+0x18>
 800d78e:	4629      	mov	r1, r5
 800d790:	f7fe f9d6 	bl	800bb40 <_malloc_r>
 800d794:	4606      	mov	r6, r0
 800d796:	b928      	cbnz	r0, 800d7a4 <_calloc_r+0x1e>
 800d798:	2600      	movs	r6, #0
 800d79a:	4630      	mov	r0, r6
 800d79c:	bd70      	pop	{r4, r5, r6, pc}
 800d79e:	220c      	movs	r2, #12
 800d7a0:	6002      	str	r2, [r0, #0]
 800d7a2:	e7f9      	b.n	800d798 <_calloc_r+0x12>
 800d7a4:	462a      	mov	r2, r5
 800d7a6:	4621      	mov	r1, r4
 800d7a8:	f7fd f991 	bl	800aace <memset>
 800d7ac:	e7f5      	b.n	800d79a <_calloc_r+0x14>

0800d7ae <rshift>:
 800d7ae:	6903      	ldr	r3, [r0, #16]
 800d7b0:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d7b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d7b8:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d7bc:	f100 0414 	add.w	r4, r0, #20
 800d7c0:	dd45      	ble.n	800d84e <rshift+0xa0>
 800d7c2:	f011 011f 	ands.w	r1, r1, #31
 800d7c6:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d7ca:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d7ce:	d10c      	bne.n	800d7ea <rshift+0x3c>
 800d7d0:	f100 0710 	add.w	r7, r0, #16
 800d7d4:	4629      	mov	r1, r5
 800d7d6:	42b1      	cmp	r1, r6
 800d7d8:	d334      	bcc.n	800d844 <rshift+0x96>
 800d7da:	1a9b      	subs	r3, r3, r2
 800d7dc:	009b      	lsls	r3, r3, #2
 800d7de:	1eea      	subs	r2, r5, #3
 800d7e0:	4296      	cmp	r6, r2
 800d7e2:	bf38      	it	cc
 800d7e4:	2300      	movcc	r3, #0
 800d7e6:	4423      	add	r3, r4
 800d7e8:	e015      	b.n	800d816 <rshift+0x68>
 800d7ea:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d7ee:	f1c1 0820 	rsb	r8, r1, #32
 800d7f2:	40cf      	lsrs	r7, r1
 800d7f4:	f105 0e04 	add.w	lr, r5, #4
 800d7f8:	46a1      	mov	r9, r4
 800d7fa:	4576      	cmp	r6, lr
 800d7fc:	46f4      	mov	ip, lr
 800d7fe:	d815      	bhi.n	800d82c <rshift+0x7e>
 800d800:	1a9a      	subs	r2, r3, r2
 800d802:	0092      	lsls	r2, r2, #2
 800d804:	3a04      	subs	r2, #4
 800d806:	3501      	adds	r5, #1
 800d808:	42ae      	cmp	r6, r5
 800d80a:	bf38      	it	cc
 800d80c:	2200      	movcc	r2, #0
 800d80e:	18a3      	adds	r3, r4, r2
 800d810:	50a7      	str	r7, [r4, r2]
 800d812:	b107      	cbz	r7, 800d816 <rshift+0x68>
 800d814:	3304      	adds	r3, #4
 800d816:	1b1a      	subs	r2, r3, r4
 800d818:	42a3      	cmp	r3, r4
 800d81a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d81e:	bf08      	it	eq
 800d820:	2300      	moveq	r3, #0
 800d822:	6102      	str	r2, [r0, #16]
 800d824:	bf08      	it	eq
 800d826:	6143      	streq	r3, [r0, #20]
 800d828:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d82c:	f8dc c000 	ldr.w	ip, [ip]
 800d830:	fa0c fc08 	lsl.w	ip, ip, r8
 800d834:	ea4c 0707 	orr.w	r7, ip, r7
 800d838:	f849 7b04 	str.w	r7, [r9], #4
 800d83c:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d840:	40cf      	lsrs	r7, r1
 800d842:	e7da      	b.n	800d7fa <rshift+0x4c>
 800d844:	f851 cb04 	ldr.w	ip, [r1], #4
 800d848:	f847 cf04 	str.w	ip, [r7, #4]!
 800d84c:	e7c3      	b.n	800d7d6 <rshift+0x28>
 800d84e:	4623      	mov	r3, r4
 800d850:	e7e1      	b.n	800d816 <rshift+0x68>

0800d852 <__hexdig_fun>:
 800d852:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800d856:	2b09      	cmp	r3, #9
 800d858:	d802      	bhi.n	800d860 <__hexdig_fun+0xe>
 800d85a:	3820      	subs	r0, #32
 800d85c:	b2c0      	uxtb	r0, r0
 800d85e:	4770      	bx	lr
 800d860:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800d864:	2b05      	cmp	r3, #5
 800d866:	d801      	bhi.n	800d86c <__hexdig_fun+0x1a>
 800d868:	3847      	subs	r0, #71	@ 0x47
 800d86a:	e7f7      	b.n	800d85c <__hexdig_fun+0xa>
 800d86c:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800d870:	2b05      	cmp	r3, #5
 800d872:	d801      	bhi.n	800d878 <__hexdig_fun+0x26>
 800d874:	3827      	subs	r0, #39	@ 0x27
 800d876:	e7f1      	b.n	800d85c <__hexdig_fun+0xa>
 800d878:	2000      	movs	r0, #0
 800d87a:	4770      	bx	lr

0800d87c <__gethex>:
 800d87c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d880:	b085      	sub	sp, #20
 800d882:	468a      	mov	sl, r1
 800d884:	9302      	str	r3, [sp, #8]
 800d886:	680b      	ldr	r3, [r1, #0]
 800d888:	9001      	str	r0, [sp, #4]
 800d88a:	4690      	mov	r8, r2
 800d88c:	1c9c      	adds	r4, r3, #2
 800d88e:	46a1      	mov	r9, r4
 800d890:	f814 0b01 	ldrb.w	r0, [r4], #1
 800d894:	2830      	cmp	r0, #48	@ 0x30
 800d896:	d0fa      	beq.n	800d88e <__gethex+0x12>
 800d898:	eba9 0303 	sub.w	r3, r9, r3
 800d89c:	f1a3 0b02 	sub.w	fp, r3, #2
 800d8a0:	f7ff ffd7 	bl	800d852 <__hexdig_fun>
 800d8a4:	4605      	mov	r5, r0
 800d8a6:	2800      	cmp	r0, #0
 800d8a8:	d168      	bne.n	800d97c <__gethex+0x100>
 800d8aa:	49a0      	ldr	r1, [pc, #640]	@ (800db2c <__gethex+0x2b0>)
 800d8ac:	2201      	movs	r2, #1
 800d8ae:	4648      	mov	r0, r9
 800d8b0:	f7ff ff38 	bl	800d724 <strncmp>
 800d8b4:	4607      	mov	r7, r0
 800d8b6:	2800      	cmp	r0, #0
 800d8b8:	d167      	bne.n	800d98a <__gethex+0x10e>
 800d8ba:	f899 0001 	ldrb.w	r0, [r9, #1]
 800d8be:	4626      	mov	r6, r4
 800d8c0:	f7ff ffc7 	bl	800d852 <__hexdig_fun>
 800d8c4:	2800      	cmp	r0, #0
 800d8c6:	d062      	beq.n	800d98e <__gethex+0x112>
 800d8c8:	4623      	mov	r3, r4
 800d8ca:	7818      	ldrb	r0, [r3, #0]
 800d8cc:	2830      	cmp	r0, #48	@ 0x30
 800d8ce:	4699      	mov	r9, r3
 800d8d0:	f103 0301 	add.w	r3, r3, #1
 800d8d4:	d0f9      	beq.n	800d8ca <__gethex+0x4e>
 800d8d6:	f7ff ffbc 	bl	800d852 <__hexdig_fun>
 800d8da:	fab0 f580 	clz	r5, r0
 800d8de:	096d      	lsrs	r5, r5, #5
 800d8e0:	f04f 0b01 	mov.w	fp, #1
 800d8e4:	464a      	mov	r2, r9
 800d8e6:	4616      	mov	r6, r2
 800d8e8:	3201      	adds	r2, #1
 800d8ea:	7830      	ldrb	r0, [r6, #0]
 800d8ec:	f7ff ffb1 	bl	800d852 <__hexdig_fun>
 800d8f0:	2800      	cmp	r0, #0
 800d8f2:	d1f8      	bne.n	800d8e6 <__gethex+0x6a>
 800d8f4:	498d      	ldr	r1, [pc, #564]	@ (800db2c <__gethex+0x2b0>)
 800d8f6:	2201      	movs	r2, #1
 800d8f8:	4630      	mov	r0, r6
 800d8fa:	f7ff ff13 	bl	800d724 <strncmp>
 800d8fe:	2800      	cmp	r0, #0
 800d900:	d13f      	bne.n	800d982 <__gethex+0x106>
 800d902:	b944      	cbnz	r4, 800d916 <__gethex+0x9a>
 800d904:	1c74      	adds	r4, r6, #1
 800d906:	4622      	mov	r2, r4
 800d908:	4616      	mov	r6, r2
 800d90a:	3201      	adds	r2, #1
 800d90c:	7830      	ldrb	r0, [r6, #0]
 800d90e:	f7ff ffa0 	bl	800d852 <__hexdig_fun>
 800d912:	2800      	cmp	r0, #0
 800d914:	d1f8      	bne.n	800d908 <__gethex+0x8c>
 800d916:	1ba4      	subs	r4, r4, r6
 800d918:	00a7      	lsls	r7, r4, #2
 800d91a:	7833      	ldrb	r3, [r6, #0]
 800d91c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800d920:	2b50      	cmp	r3, #80	@ 0x50
 800d922:	d13e      	bne.n	800d9a2 <__gethex+0x126>
 800d924:	7873      	ldrb	r3, [r6, #1]
 800d926:	2b2b      	cmp	r3, #43	@ 0x2b
 800d928:	d033      	beq.n	800d992 <__gethex+0x116>
 800d92a:	2b2d      	cmp	r3, #45	@ 0x2d
 800d92c:	d034      	beq.n	800d998 <__gethex+0x11c>
 800d92e:	1c71      	adds	r1, r6, #1
 800d930:	2400      	movs	r4, #0
 800d932:	7808      	ldrb	r0, [r1, #0]
 800d934:	f7ff ff8d 	bl	800d852 <__hexdig_fun>
 800d938:	1e43      	subs	r3, r0, #1
 800d93a:	b2db      	uxtb	r3, r3
 800d93c:	2b18      	cmp	r3, #24
 800d93e:	d830      	bhi.n	800d9a2 <__gethex+0x126>
 800d940:	f1a0 0210 	sub.w	r2, r0, #16
 800d944:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d948:	f7ff ff83 	bl	800d852 <__hexdig_fun>
 800d94c:	f100 3cff 	add.w	ip, r0, #4294967295
 800d950:	fa5f fc8c 	uxtb.w	ip, ip
 800d954:	f1bc 0f18 	cmp.w	ip, #24
 800d958:	f04f 030a 	mov.w	r3, #10
 800d95c:	d91e      	bls.n	800d99c <__gethex+0x120>
 800d95e:	b104      	cbz	r4, 800d962 <__gethex+0xe6>
 800d960:	4252      	negs	r2, r2
 800d962:	4417      	add	r7, r2
 800d964:	f8ca 1000 	str.w	r1, [sl]
 800d968:	b1ed      	cbz	r5, 800d9a6 <__gethex+0x12a>
 800d96a:	f1bb 0f00 	cmp.w	fp, #0
 800d96e:	bf0c      	ite	eq
 800d970:	2506      	moveq	r5, #6
 800d972:	2500      	movne	r5, #0
 800d974:	4628      	mov	r0, r5
 800d976:	b005      	add	sp, #20
 800d978:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d97c:	2500      	movs	r5, #0
 800d97e:	462c      	mov	r4, r5
 800d980:	e7b0      	b.n	800d8e4 <__gethex+0x68>
 800d982:	2c00      	cmp	r4, #0
 800d984:	d1c7      	bne.n	800d916 <__gethex+0x9a>
 800d986:	4627      	mov	r7, r4
 800d988:	e7c7      	b.n	800d91a <__gethex+0x9e>
 800d98a:	464e      	mov	r6, r9
 800d98c:	462f      	mov	r7, r5
 800d98e:	2501      	movs	r5, #1
 800d990:	e7c3      	b.n	800d91a <__gethex+0x9e>
 800d992:	2400      	movs	r4, #0
 800d994:	1cb1      	adds	r1, r6, #2
 800d996:	e7cc      	b.n	800d932 <__gethex+0xb6>
 800d998:	2401      	movs	r4, #1
 800d99a:	e7fb      	b.n	800d994 <__gethex+0x118>
 800d99c:	fb03 0002 	mla	r0, r3, r2, r0
 800d9a0:	e7ce      	b.n	800d940 <__gethex+0xc4>
 800d9a2:	4631      	mov	r1, r6
 800d9a4:	e7de      	b.n	800d964 <__gethex+0xe8>
 800d9a6:	eba6 0309 	sub.w	r3, r6, r9
 800d9aa:	3b01      	subs	r3, #1
 800d9ac:	4629      	mov	r1, r5
 800d9ae:	2b07      	cmp	r3, #7
 800d9b0:	dc0a      	bgt.n	800d9c8 <__gethex+0x14c>
 800d9b2:	9801      	ldr	r0, [sp, #4]
 800d9b4:	f7fe f950 	bl	800bc58 <_Balloc>
 800d9b8:	4604      	mov	r4, r0
 800d9ba:	b940      	cbnz	r0, 800d9ce <__gethex+0x152>
 800d9bc:	4b5c      	ldr	r3, [pc, #368]	@ (800db30 <__gethex+0x2b4>)
 800d9be:	4602      	mov	r2, r0
 800d9c0:	21e4      	movs	r1, #228	@ 0xe4
 800d9c2:	485c      	ldr	r0, [pc, #368]	@ (800db34 <__gethex+0x2b8>)
 800d9c4:	f7fd f9dc 	bl	800ad80 <__assert_func>
 800d9c8:	3101      	adds	r1, #1
 800d9ca:	105b      	asrs	r3, r3, #1
 800d9cc:	e7ef      	b.n	800d9ae <__gethex+0x132>
 800d9ce:	f100 0a14 	add.w	sl, r0, #20
 800d9d2:	2300      	movs	r3, #0
 800d9d4:	4655      	mov	r5, sl
 800d9d6:	469b      	mov	fp, r3
 800d9d8:	45b1      	cmp	r9, r6
 800d9da:	d337      	bcc.n	800da4c <__gethex+0x1d0>
 800d9dc:	f845 bb04 	str.w	fp, [r5], #4
 800d9e0:	eba5 050a 	sub.w	r5, r5, sl
 800d9e4:	10ad      	asrs	r5, r5, #2
 800d9e6:	6125      	str	r5, [r4, #16]
 800d9e8:	4658      	mov	r0, fp
 800d9ea:	f7fe fa27 	bl	800be3c <__hi0bits>
 800d9ee:	016d      	lsls	r5, r5, #5
 800d9f0:	f8d8 6000 	ldr.w	r6, [r8]
 800d9f4:	1a2d      	subs	r5, r5, r0
 800d9f6:	42b5      	cmp	r5, r6
 800d9f8:	dd54      	ble.n	800daa4 <__gethex+0x228>
 800d9fa:	1bad      	subs	r5, r5, r6
 800d9fc:	4629      	mov	r1, r5
 800d9fe:	4620      	mov	r0, r4
 800da00:	f7fe fdbb 	bl	800c57a <__any_on>
 800da04:	4681      	mov	r9, r0
 800da06:	b178      	cbz	r0, 800da28 <__gethex+0x1ac>
 800da08:	1e6b      	subs	r3, r5, #1
 800da0a:	1159      	asrs	r1, r3, #5
 800da0c:	f003 021f 	and.w	r2, r3, #31
 800da10:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800da14:	f04f 0901 	mov.w	r9, #1
 800da18:	fa09 f202 	lsl.w	r2, r9, r2
 800da1c:	420a      	tst	r2, r1
 800da1e:	d003      	beq.n	800da28 <__gethex+0x1ac>
 800da20:	454b      	cmp	r3, r9
 800da22:	dc36      	bgt.n	800da92 <__gethex+0x216>
 800da24:	f04f 0902 	mov.w	r9, #2
 800da28:	4629      	mov	r1, r5
 800da2a:	4620      	mov	r0, r4
 800da2c:	f7ff febf 	bl	800d7ae <rshift>
 800da30:	442f      	add	r7, r5
 800da32:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800da36:	42bb      	cmp	r3, r7
 800da38:	da42      	bge.n	800dac0 <__gethex+0x244>
 800da3a:	9801      	ldr	r0, [sp, #4]
 800da3c:	4621      	mov	r1, r4
 800da3e:	f7fe f94b 	bl	800bcd8 <_Bfree>
 800da42:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800da44:	2300      	movs	r3, #0
 800da46:	6013      	str	r3, [r2, #0]
 800da48:	25a3      	movs	r5, #163	@ 0xa3
 800da4a:	e793      	b.n	800d974 <__gethex+0xf8>
 800da4c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800da50:	2a2e      	cmp	r2, #46	@ 0x2e
 800da52:	d012      	beq.n	800da7a <__gethex+0x1fe>
 800da54:	2b20      	cmp	r3, #32
 800da56:	d104      	bne.n	800da62 <__gethex+0x1e6>
 800da58:	f845 bb04 	str.w	fp, [r5], #4
 800da5c:	f04f 0b00 	mov.w	fp, #0
 800da60:	465b      	mov	r3, fp
 800da62:	7830      	ldrb	r0, [r6, #0]
 800da64:	9303      	str	r3, [sp, #12]
 800da66:	f7ff fef4 	bl	800d852 <__hexdig_fun>
 800da6a:	9b03      	ldr	r3, [sp, #12]
 800da6c:	f000 000f 	and.w	r0, r0, #15
 800da70:	4098      	lsls	r0, r3
 800da72:	ea4b 0b00 	orr.w	fp, fp, r0
 800da76:	3304      	adds	r3, #4
 800da78:	e7ae      	b.n	800d9d8 <__gethex+0x15c>
 800da7a:	45b1      	cmp	r9, r6
 800da7c:	d8ea      	bhi.n	800da54 <__gethex+0x1d8>
 800da7e:	492b      	ldr	r1, [pc, #172]	@ (800db2c <__gethex+0x2b0>)
 800da80:	9303      	str	r3, [sp, #12]
 800da82:	2201      	movs	r2, #1
 800da84:	4630      	mov	r0, r6
 800da86:	f7ff fe4d 	bl	800d724 <strncmp>
 800da8a:	9b03      	ldr	r3, [sp, #12]
 800da8c:	2800      	cmp	r0, #0
 800da8e:	d1e1      	bne.n	800da54 <__gethex+0x1d8>
 800da90:	e7a2      	b.n	800d9d8 <__gethex+0x15c>
 800da92:	1ea9      	subs	r1, r5, #2
 800da94:	4620      	mov	r0, r4
 800da96:	f7fe fd70 	bl	800c57a <__any_on>
 800da9a:	2800      	cmp	r0, #0
 800da9c:	d0c2      	beq.n	800da24 <__gethex+0x1a8>
 800da9e:	f04f 0903 	mov.w	r9, #3
 800daa2:	e7c1      	b.n	800da28 <__gethex+0x1ac>
 800daa4:	da09      	bge.n	800daba <__gethex+0x23e>
 800daa6:	1b75      	subs	r5, r6, r5
 800daa8:	4621      	mov	r1, r4
 800daaa:	9801      	ldr	r0, [sp, #4]
 800daac:	462a      	mov	r2, r5
 800daae:	f7fe fb2b 	bl	800c108 <__lshift>
 800dab2:	1b7f      	subs	r7, r7, r5
 800dab4:	4604      	mov	r4, r0
 800dab6:	f100 0a14 	add.w	sl, r0, #20
 800daba:	f04f 0900 	mov.w	r9, #0
 800dabe:	e7b8      	b.n	800da32 <__gethex+0x1b6>
 800dac0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800dac4:	42bd      	cmp	r5, r7
 800dac6:	dd6f      	ble.n	800dba8 <__gethex+0x32c>
 800dac8:	1bed      	subs	r5, r5, r7
 800daca:	42ae      	cmp	r6, r5
 800dacc:	dc34      	bgt.n	800db38 <__gethex+0x2bc>
 800dace:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800dad2:	2b02      	cmp	r3, #2
 800dad4:	d022      	beq.n	800db1c <__gethex+0x2a0>
 800dad6:	2b03      	cmp	r3, #3
 800dad8:	d024      	beq.n	800db24 <__gethex+0x2a8>
 800dada:	2b01      	cmp	r3, #1
 800dadc:	d115      	bne.n	800db0a <__gethex+0x28e>
 800dade:	42ae      	cmp	r6, r5
 800dae0:	d113      	bne.n	800db0a <__gethex+0x28e>
 800dae2:	2e01      	cmp	r6, #1
 800dae4:	d10b      	bne.n	800dafe <__gethex+0x282>
 800dae6:	9a02      	ldr	r2, [sp, #8]
 800dae8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800daec:	6013      	str	r3, [r2, #0]
 800daee:	2301      	movs	r3, #1
 800daf0:	6123      	str	r3, [r4, #16]
 800daf2:	f8ca 3000 	str.w	r3, [sl]
 800daf6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800daf8:	2562      	movs	r5, #98	@ 0x62
 800dafa:	601c      	str	r4, [r3, #0]
 800dafc:	e73a      	b.n	800d974 <__gethex+0xf8>
 800dafe:	1e71      	subs	r1, r6, #1
 800db00:	4620      	mov	r0, r4
 800db02:	f7fe fd3a 	bl	800c57a <__any_on>
 800db06:	2800      	cmp	r0, #0
 800db08:	d1ed      	bne.n	800dae6 <__gethex+0x26a>
 800db0a:	9801      	ldr	r0, [sp, #4]
 800db0c:	4621      	mov	r1, r4
 800db0e:	f7fe f8e3 	bl	800bcd8 <_Bfree>
 800db12:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800db14:	2300      	movs	r3, #0
 800db16:	6013      	str	r3, [r2, #0]
 800db18:	2550      	movs	r5, #80	@ 0x50
 800db1a:	e72b      	b.n	800d974 <__gethex+0xf8>
 800db1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800db1e:	2b00      	cmp	r3, #0
 800db20:	d1f3      	bne.n	800db0a <__gethex+0x28e>
 800db22:	e7e0      	b.n	800dae6 <__gethex+0x26a>
 800db24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800db26:	2b00      	cmp	r3, #0
 800db28:	d1dd      	bne.n	800dae6 <__gethex+0x26a>
 800db2a:	e7ee      	b.n	800db0a <__gethex+0x28e>
 800db2c:	0800e7f0 	.word	0x0800e7f0
 800db30:	0800e683 	.word	0x0800e683
 800db34:	0800e962 	.word	0x0800e962
 800db38:	1e6f      	subs	r7, r5, #1
 800db3a:	f1b9 0f00 	cmp.w	r9, #0
 800db3e:	d130      	bne.n	800dba2 <__gethex+0x326>
 800db40:	b127      	cbz	r7, 800db4c <__gethex+0x2d0>
 800db42:	4639      	mov	r1, r7
 800db44:	4620      	mov	r0, r4
 800db46:	f7fe fd18 	bl	800c57a <__any_on>
 800db4a:	4681      	mov	r9, r0
 800db4c:	117a      	asrs	r2, r7, #5
 800db4e:	2301      	movs	r3, #1
 800db50:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800db54:	f007 071f 	and.w	r7, r7, #31
 800db58:	40bb      	lsls	r3, r7
 800db5a:	4213      	tst	r3, r2
 800db5c:	4629      	mov	r1, r5
 800db5e:	4620      	mov	r0, r4
 800db60:	bf18      	it	ne
 800db62:	f049 0902 	orrne.w	r9, r9, #2
 800db66:	f7ff fe22 	bl	800d7ae <rshift>
 800db6a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800db6e:	1b76      	subs	r6, r6, r5
 800db70:	2502      	movs	r5, #2
 800db72:	f1b9 0f00 	cmp.w	r9, #0
 800db76:	d047      	beq.n	800dc08 <__gethex+0x38c>
 800db78:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800db7c:	2b02      	cmp	r3, #2
 800db7e:	d015      	beq.n	800dbac <__gethex+0x330>
 800db80:	2b03      	cmp	r3, #3
 800db82:	d017      	beq.n	800dbb4 <__gethex+0x338>
 800db84:	2b01      	cmp	r3, #1
 800db86:	d109      	bne.n	800db9c <__gethex+0x320>
 800db88:	f019 0f02 	tst.w	r9, #2
 800db8c:	d006      	beq.n	800db9c <__gethex+0x320>
 800db8e:	f8da 3000 	ldr.w	r3, [sl]
 800db92:	ea49 0903 	orr.w	r9, r9, r3
 800db96:	f019 0f01 	tst.w	r9, #1
 800db9a:	d10e      	bne.n	800dbba <__gethex+0x33e>
 800db9c:	f045 0510 	orr.w	r5, r5, #16
 800dba0:	e032      	b.n	800dc08 <__gethex+0x38c>
 800dba2:	f04f 0901 	mov.w	r9, #1
 800dba6:	e7d1      	b.n	800db4c <__gethex+0x2d0>
 800dba8:	2501      	movs	r5, #1
 800dbaa:	e7e2      	b.n	800db72 <__gethex+0x2f6>
 800dbac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dbae:	f1c3 0301 	rsb	r3, r3, #1
 800dbb2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800dbb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dbb6:	2b00      	cmp	r3, #0
 800dbb8:	d0f0      	beq.n	800db9c <__gethex+0x320>
 800dbba:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800dbbe:	f104 0314 	add.w	r3, r4, #20
 800dbc2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800dbc6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800dbca:	f04f 0c00 	mov.w	ip, #0
 800dbce:	4618      	mov	r0, r3
 800dbd0:	f853 2b04 	ldr.w	r2, [r3], #4
 800dbd4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800dbd8:	d01b      	beq.n	800dc12 <__gethex+0x396>
 800dbda:	3201      	adds	r2, #1
 800dbdc:	6002      	str	r2, [r0, #0]
 800dbde:	2d02      	cmp	r5, #2
 800dbe0:	f104 0314 	add.w	r3, r4, #20
 800dbe4:	d13c      	bne.n	800dc60 <__gethex+0x3e4>
 800dbe6:	f8d8 2000 	ldr.w	r2, [r8]
 800dbea:	3a01      	subs	r2, #1
 800dbec:	42b2      	cmp	r2, r6
 800dbee:	d109      	bne.n	800dc04 <__gethex+0x388>
 800dbf0:	1171      	asrs	r1, r6, #5
 800dbf2:	2201      	movs	r2, #1
 800dbf4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800dbf8:	f006 061f 	and.w	r6, r6, #31
 800dbfc:	fa02 f606 	lsl.w	r6, r2, r6
 800dc00:	421e      	tst	r6, r3
 800dc02:	d13a      	bne.n	800dc7a <__gethex+0x3fe>
 800dc04:	f045 0520 	orr.w	r5, r5, #32
 800dc08:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dc0a:	601c      	str	r4, [r3, #0]
 800dc0c:	9b02      	ldr	r3, [sp, #8]
 800dc0e:	601f      	str	r7, [r3, #0]
 800dc10:	e6b0      	b.n	800d974 <__gethex+0xf8>
 800dc12:	4299      	cmp	r1, r3
 800dc14:	f843 cc04 	str.w	ip, [r3, #-4]
 800dc18:	d8d9      	bhi.n	800dbce <__gethex+0x352>
 800dc1a:	68a3      	ldr	r3, [r4, #8]
 800dc1c:	459b      	cmp	fp, r3
 800dc1e:	db17      	blt.n	800dc50 <__gethex+0x3d4>
 800dc20:	6861      	ldr	r1, [r4, #4]
 800dc22:	9801      	ldr	r0, [sp, #4]
 800dc24:	3101      	adds	r1, #1
 800dc26:	f7fe f817 	bl	800bc58 <_Balloc>
 800dc2a:	4681      	mov	r9, r0
 800dc2c:	b918      	cbnz	r0, 800dc36 <__gethex+0x3ba>
 800dc2e:	4b1a      	ldr	r3, [pc, #104]	@ (800dc98 <__gethex+0x41c>)
 800dc30:	4602      	mov	r2, r0
 800dc32:	2184      	movs	r1, #132	@ 0x84
 800dc34:	e6c5      	b.n	800d9c2 <__gethex+0x146>
 800dc36:	6922      	ldr	r2, [r4, #16]
 800dc38:	3202      	adds	r2, #2
 800dc3a:	f104 010c 	add.w	r1, r4, #12
 800dc3e:	0092      	lsls	r2, r2, #2
 800dc40:	300c      	adds	r0, #12
 800dc42:	f7fd f888 	bl	800ad56 <memcpy>
 800dc46:	4621      	mov	r1, r4
 800dc48:	9801      	ldr	r0, [sp, #4]
 800dc4a:	f7fe f845 	bl	800bcd8 <_Bfree>
 800dc4e:	464c      	mov	r4, r9
 800dc50:	6923      	ldr	r3, [r4, #16]
 800dc52:	1c5a      	adds	r2, r3, #1
 800dc54:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800dc58:	6122      	str	r2, [r4, #16]
 800dc5a:	2201      	movs	r2, #1
 800dc5c:	615a      	str	r2, [r3, #20]
 800dc5e:	e7be      	b.n	800dbde <__gethex+0x362>
 800dc60:	6922      	ldr	r2, [r4, #16]
 800dc62:	455a      	cmp	r2, fp
 800dc64:	dd0b      	ble.n	800dc7e <__gethex+0x402>
 800dc66:	2101      	movs	r1, #1
 800dc68:	4620      	mov	r0, r4
 800dc6a:	f7ff fda0 	bl	800d7ae <rshift>
 800dc6e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dc72:	3701      	adds	r7, #1
 800dc74:	42bb      	cmp	r3, r7
 800dc76:	f6ff aee0 	blt.w	800da3a <__gethex+0x1be>
 800dc7a:	2501      	movs	r5, #1
 800dc7c:	e7c2      	b.n	800dc04 <__gethex+0x388>
 800dc7e:	f016 061f 	ands.w	r6, r6, #31
 800dc82:	d0fa      	beq.n	800dc7a <__gethex+0x3fe>
 800dc84:	4453      	add	r3, sl
 800dc86:	f1c6 0620 	rsb	r6, r6, #32
 800dc8a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800dc8e:	f7fe f8d5 	bl	800be3c <__hi0bits>
 800dc92:	42b0      	cmp	r0, r6
 800dc94:	dbe7      	blt.n	800dc66 <__gethex+0x3ea>
 800dc96:	e7f0      	b.n	800dc7a <__gethex+0x3fe>
 800dc98:	0800e683 	.word	0x0800e683

0800dc9c <L_shift>:
 800dc9c:	f1c2 0208 	rsb	r2, r2, #8
 800dca0:	0092      	lsls	r2, r2, #2
 800dca2:	b570      	push	{r4, r5, r6, lr}
 800dca4:	f1c2 0620 	rsb	r6, r2, #32
 800dca8:	6843      	ldr	r3, [r0, #4]
 800dcaa:	6804      	ldr	r4, [r0, #0]
 800dcac:	fa03 f506 	lsl.w	r5, r3, r6
 800dcb0:	432c      	orrs	r4, r5
 800dcb2:	40d3      	lsrs	r3, r2
 800dcb4:	6004      	str	r4, [r0, #0]
 800dcb6:	f840 3f04 	str.w	r3, [r0, #4]!
 800dcba:	4288      	cmp	r0, r1
 800dcbc:	d3f4      	bcc.n	800dca8 <L_shift+0xc>
 800dcbe:	bd70      	pop	{r4, r5, r6, pc}

0800dcc0 <__match>:
 800dcc0:	b530      	push	{r4, r5, lr}
 800dcc2:	6803      	ldr	r3, [r0, #0]
 800dcc4:	3301      	adds	r3, #1
 800dcc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dcca:	b914      	cbnz	r4, 800dcd2 <__match+0x12>
 800dccc:	6003      	str	r3, [r0, #0]
 800dcce:	2001      	movs	r0, #1
 800dcd0:	bd30      	pop	{r4, r5, pc}
 800dcd2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dcd6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800dcda:	2d19      	cmp	r5, #25
 800dcdc:	bf98      	it	ls
 800dcde:	3220      	addls	r2, #32
 800dce0:	42a2      	cmp	r2, r4
 800dce2:	d0f0      	beq.n	800dcc6 <__match+0x6>
 800dce4:	2000      	movs	r0, #0
 800dce6:	e7f3      	b.n	800dcd0 <__match+0x10>

0800dce8 <__hexnan>:
 800dce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcec:	680b      	ldr	r3, [r1, #0]
 800dcee:	6801      	ldr	r1, [r0, #0]
 800dcf0:	115e      	asrs	r6, r3, #5
 800dcf2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800dcf6:	f013 031f 	ands.w	r3, r3, #31
 800dcfa:	b087      	sub	sp, #28
 800dcfc:	bf18      	it	ne
 800dcfe:	3604      	addne	r6, #4
 800dd00:	2500      	movs	r5, #0
 800dd02:	1f37      	subs	r7, r6, #4
 800dd04:	4682      	mov	sl, r0
 800dd06:	4690      	mov	r8, r2
 800dd08:	9301      	str	r3, [sp, #4]
 800dd0a:	f846 5c04 	str.w	r5, [r6, #-4]
 800dd0e:	46b9      	mov	r9, r7
 800dd10:	463c      	mov	r4, r7
 800dd12:	9502      	str	r5, [sp, #8]
 800dd14:	46ab      	mov	fp, r5
 800dd16:	784a      	ldrb	r2, [r1, #1]
 800dd18:	1c4b      	adds	r3, r1, #1
 800dd1a:	9303      	str	r3, [sp, #12]
 800dd1c:	b342      	cbz	r2, 800dd70 <__hexnan+0x88>
 800dd1e:	4610      	mov	r0, r2
 800dd20:	9105      	str	r1, [sp, #20]
 800dd22:	9204      	str	r2, [sp, #16]
 800dd24:	f7ff fd95 	bl	800d852 <__hexdig_fun>
 800dd28:	2800      	cmp	r0, #0
 800dd2a:	d151      	bne.n	800ddd0 <__hexnan+0xe8>
 800dd2c:	9a04      	ldr	r2, [sp, #16]
 800dd2e:	9905      	ldr	r1, [sp, #20]
 800dd30:	2a20      	cmp	r2, #32
 800dd32:	d818      	bhi.n	800dd66 <__hexnan+0x7e>
 800dd34:	9b02      	ldr	r3, [sp, #8]
 800dd36:	459b      	cmp	fp, r3
 800dd38:	dd13      	ble.n	800dd62 <__hexnan+0x7a>
 800dd3a:	454c      	cmp	r4, r9
 800dd3c:	d206      	bcs.n	800dd4c <__hexnan+0x64>
 800dd3e:	2d07      	cmp	r5, #7
 800dd40:	dc04      	bgt.n	800dd4c <__hexnan+0x64>
 800dd42:	462a      	mov	r2, r5
 800dd44:	4649      	mov	r1, r9
 800dd46:	4620      	mov	r0, r4
 800dd48:	f7ff ffa8 	bl	800dc9c <L_shift>
 800dd4c:	4544      	cmp	r4, r8
 800dd4e:	d952      	bls.n	800ddf6 <__hexnan+0x10e>
 800dd50:	2300      	movs	r3, #0
 800dd52:	f1a4 0904 	sub.w	r9, r4, #4
 800dd56:	f844 3c04 	str.w	r3, [r4, #-4]
 800dd5a:	f8cd b008 	str.w	fp, [sp, #8]
 800dd5e:	464c      	mov	r4, r9
 800dd60:	461d      	mov	r5, r3
 800dd62:	9903      	ldr	r1, [sp, #12]
 800dd64:	e7d7      	b.n	800dd16 <__hexnan+0x2e>
 800dd66:	2a29      	cmp	r2, #41	@ 0x29
 800dd68:	d157      	bne.n	800de1a <__hexnan+0x132>
 800dd6a:	3102      	adds	r1, #2
 800dd6c:	f8ca 1000 	str.w	r1, [sl]
 800dd70:	f1bb 0f00 	cmp.w	fp, #0
 800dd74:	d051      	beq.n	800de1a <__hexnan+0x132>
 800dd76:	454c      	cmp	r4, r9
 800dd78:	d206      	bcs.n	800dd88 <__hexnan+0xa0>
 800dd7a:	2d07      	cmp	r5, #7
 800dd7c:	dc04      	bgt.n	800dd88 <__hexnan+0xa0>
 800dd7e:	462a      	mov	r2, r5
 800dd80:	4649      	mov	r1, r9
 800dd82:	4620      	mov	r0, r4
 800dd84:	f7ff ff8a 	bl	800dc9c <L_shift>
 800dd88:	4544      	cmp	r4, r8
 800dd8a:	d936      	bls.n	800ddfa <__hexnan+0x112>
 800dd8c:	f1a8 0204 	sub.w	r2, r8, #4
 800dd90:	4623      	mov	r3, r4
 800dd92:	f853 1b04 	ldr.w	r1, [r3], #4
 800dd96:	f842 1f04 	str.w	r1, [r2, #4]!
 800dd9a:	429f      	cmp	r7, r3
 800dd9c:	d2f9      	bcs.n	800dd92 <__hexnan+0xaa>
 800dd9e:	1b3b      	subs	r3, r7, r4
 800dda0:	f023 0303 	bic.w	r3, r3, #3
 800dda4:	3304      	adds	r3, #4
 800dda6:	3401      	adds	r4, #1
 800dda8:	3e03      	subs	r6, #3
 800ddaa:	42b4      	cmp	r4, r6
 800ddac:	bf88      	it	hi
 800ddae:	2304      	movhi	r3, #4
 800ddb0:	4443      	add	r3, r8
 800ddb2:	2200      	movs	r2, #0
 800ddb4:	f843 2b04 	str.w	r2, [r3], #4
 800ddb8:	429f      	cmp	r7, r3
 800ddba:	d2fb      	bcs.n	800ddb4 <__hexnan+0xcc>
 800ddbc:	683b      	ldr	r3, [r7, #0]
 800ddbe:	b91b      	cbnz	r3, 800ddc8 <__hexnan+0xe0>
 800ddc0:	4547      	cmp	r7, r8
 800ddc2:	d128      	bne.n	800de16 <__hexnan+0x12e>
 800ddc4:	2301      	movs	r3, #1
 800ddc6:	603b      	str	r3, [r7, #0]
 800ddc8:	2005      	movs	r0, #5
 800ddca:	b007      	add	sp, #28
 800ddcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ddd0:	3501      	adds	r5, #1
 800ddd2:	2d08      	cmp	r5, #8
 800ddd4:	f10b 0b01 	add.w	fp, fp, #1
 800ddd8:	dd06      	ble.n	800dde8 <__hexnan+0x100>
 800ddda:	4544      	cmp	r4, r8
 800dddc:	d9c1      	bls.n	800dd62 <__hexnan+0x7a>
 800ddde:	2300      	movs	r3, #0
 800dde0:	f844 3c04 	str.w	r3, [r4, #-4]
 800dde4:	2501      	movs	r5, #1
 800dde6:	3c04      	subs	r4, #4
 800dde8:	6822      	ldr	r2, [r4, #0]
 800ddea:	f000 000f 	and.w	r0, r0, #15
 800ddee:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ddf2:	6020      	str	r0, [r4, #0]
 800ddf4:	e7b5      	b.n	800dd62 <__hexnan+0x7a>
 800ddf6:	2508      	movs	r5, #8
 800ddf8:	e7b3      	b.n	800dd62 <__hexnan+0x7a>
 800ddfa:	9b01      	ldr	r3, [sp, #4]
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	d0dd      	beq.n	800ddbc <__hexnan+0xd4>
 800de00:	f1c3 0320 	rsb	r3, r3, #32
 800de04:	f04f 32ff 	mov.w	r2, #4294967295
 800de08:	40da      	lsrs	r2, r3
 800de0a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800de0e:	4013      	ands	r3, r2
 800de10:	f846 3c04 	str.w	r3, [r6, #-4]
 800de14:	e7d2      	b.n	800ddbc <__hexnan+0xd4>
 800de16:	3f04      	subs	r7, #4
 800de18:	e7d0      	b.n	800ddbc <__hexnan+0xd4>
 800de1a:	2004      	movs	r0, #4
 800de1c:	e7d5      	b.n	800ddca <__hexnan+0xe2>

0800de1e <__ascii_mbtowc>:
 800de1e:	b082      	sub	sp, #8
 800de20:	b901      	cbnz	r1, 800de24 <__ascii_mbtowc+0x6>
 800de22:	a901      	add	r1, sp, #4
 800de24:	b142      	cbz	r2, 800de38 <__ascii_mbtowc+0x1a>
 800de26:	b14b      	cbz	r3, 800de3c <__ascii_mbtowc+0x1e>
 800de28:	7813      	ldrb	r3, [r2, #0]
 800de2a:	600b      	str	r3, [r1, #0]
 800de2c:	7812      	ldrb	r2, [r2, #0]
 800de2e:	1e10      	subs	r0, r2, #0
 800de30:	bf18      	it	ne
 800de32:	2001      	movne	r0, #1
 800de34:	b002      	add	sp, #8
 800de36:	4770      	bx	lr
 800de38:	4610      	mov	r0, r2
 800de3a:	e7fb      	b.n	800de34 <__ascii_mbtowc+0x16>
 800de3c:	f06f 0001 	mvn.w	r0, #1
 800de40:	e7f8      	b.n	800de34 <__ascii_mbtowc+0x16>

0800de42 <_realloc_r>:
 800de42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de46:	4680      	mov	r8, r0
 800de48:	4615      	mov	r5, r2
 800de4a:	460c      	mov	r4, r1
 800de4c:	b921      	cbnz	r1, 800de58 <_realloc_r+0x16>
 800de4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800de52:	4611      	mov	r1, r2
 800de54:	f7fd be74 	b.w	800bb40 <_malloc_r>
 800de58:	b92a      	cbnz	r2, 800de66 <_realloc_r+0x24>
 800de5a:	f7fd fdfd 	bl	800ba58 <_free_r>
 800de5e:	2400      	movs	r4, #0
 800de60:	4620      	mov	r0, r4
 800de62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de66:	f000 fa41 	bl	800e2ec <_malloc_usable_size_r>
 800de6a:	4285      	cmp	r5, r0
 800de6c:	4606      	mov	r6, r0
 800de6e:	d802      	bhi.n	800de76 <_realloc_r+0x34>
 800de70:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800de74:	d8f4      	bhi.n	800de60 <_realloc_r+0x1e>
 800de76:	4629      	mov	r1, r5
 800de78:	4640      	mov	r0, r8
 800de7a:	f7fd fe61 	bl	800bb40 <_malloc_r>
 800de7e:	4607      	mov	r7, r0
 800de80:	2800      	cmp	r0, #0
 800de82:	d0ec      	beq.n	800de5e <_realloc_r+0x1c>
 800de84:	42b5      	cmp	r5, r6
 800de86:	462a      	mov	r2, r5
 800de88:	4621      	mov	r1, r4
 800de8a:	bf28      	it	cs
 800de8c:	4632      	movcs	r2, r6
 800de8e:	f7fc ff62 	bl	800ad56 <memcpy>
 800de92:	4621      	mov	r1, r4
 800de94:	4640      	mov	r0, r8
 800de96:	f7fd fddf 	bl	800ba58 <_free_r>
 800de9a:	463c      	mov	r4, r7
 800de9c:	e7e0      	b.n	800de60 <_realloc_r+0x1e>

0800de9e <__ascii_wctomb>:
 800de9e:	4603      	mov	r3, r0
 800dea0:	4608      	mov	r0, r1
 800dea2:	b141      	cbz	r1, 800deb6 <__ascii_wctomb+0x18>
 800dea4:	2aff      	cmp	r2, #255	@ 0xff
 800dea6:	d904      	bls.n	800deb2 <__ascii_wctomb+0x14>
 800dea8:	228a      	movs	r2, #138	@ 0x8a
 800deaa:	601a      	str	r2, [r3, #0]
 800deac:	f04f 30ff 	mov.w	r0, #4294967295
 800deb0:	4770      	bx	lr
 800deb2:	700a      	strb	r2, [r1, #0]
 800deb4:	2001      	movs	r0, #1
 800deb6:	4770      	bx	lr

0800deb8 <__sfputc_r>:
 800deb8:	6893      	ldr	r3, [r2, #8]
 800deba:	3b01      	subs	r3, #1
 800debc:	2b00      	cmp	r3, #0
 800debe:	b410      	push	{r4}
 800dec0:	6093      	str	r3, [r2, #8]
 800dec2:	da08      	bge.n	800ded6 <__sfputc_r+0x1e>
 800dec4:	6994      	ldr	r4, [r2, #24]
 800dec6:	42a3      	cmp	r3, r4
 800dec8:	db01      	blt.n	800dece <__sfputc_r+0x16>
 800deca:	290a      	cmp	r1, #10
 800decc:	d103      	bne.n	800ded6 <__sfputc_r+0x1e>
 800dece:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ded2:	f000 b933 	b.w	800e13c <__swbuf_r>
 800ded6:	6813      	ldr	r3, [r2, #0]
 800ded8:	1c58      	adds	r0, r3, #1
 800deda:	6010      	str	r0, [r2, #0]
 800dedc:	7019      	strb	r1, [r3, #0]
 800dede:	4608      	mov	r0, r1
 800dee0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dee4:	4770      	bx	lr

0800dee6 <__sfputs_r>:
 800dee6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dee8:	4606      	mov	r6, r0
 800deea:	460f      	mov	r7, r1
 800deec:	4614      	mov	r4, r2
 800deee:	18d5      	adds	r5, r2, r3
 800def0:	42ac      	cmp	r4, r5
 800def2:	d101      	bne.n	800def8 <__sfputs_r+0x12>
 800def4:	2000      	movs	r0, #0
 800def6:	e007      	b.n	800df08 <__sfputs_r+0x22>
 800def8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800defc:	463a      	mov	r2, r7
 800defe:	4630      	mov	r0, r6
 800df00:	f7ff ffda 	bl	800deb8 <__sfputc_r>
 800df04:	1c43      	adds	r3, r0, #1
 800df06:	d1f3      	bne.n	800def0 <__sfputs_r+0xa>
 800df08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800df0c <_vfiprintf_r>:
 800df0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df10:	460d      	mov	r5, r1
 800df12:	b09d      	sub	sp, #116	@ 0x74
 800df14:	4614      	mov	r4, r2
 800df16:	4698      	mov	r8, r3
 800df18:	4606      	mov	r6, r0
 800df1a:	b118      	cbz	r0, 800df24 <_vfiprintf_r+0x18>
 800df1c:	6a03      	ldr	r3, [r0, #32]
 800df1e:	b90b      	cbnz	r3, 800df24 <_vfiprintf_r+0x18>
 800df20:	f7fc fd08 	bl	800a934 <__sinit>
 800df24:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800df26:	07d9      	lsls	r1, r3, #31
 800df28:	d405      	bmi.n	800df36 <_vfiprintf_r+0x2a>
 800df2a:	89ab      	ldrh	r3, [r5, #12]
 800df2c:	059a      	lsls	r2, r3, #22
 800df2e:	d402      	bmi.n	800df36 <_vfiprintf_r+0x2a>
 800df30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800df32:	f7fc ff0e 	bl	800ad52 <__retarget_lock_acquire_recursive>
 800df36:	89ab      	ldrh	r3, [r5, #12]
 800df38:	071b      	lsls	r3, r3, #28
 800df3a:	d501      	bpl.n	800df40 <_vfiprintf_r+0x34>
 800df3c:	692b      	ldr	r3, [r5, #16]
 800df3e:	b99b      	cbnz	r3, 800df68 <_vfiprintf_r+0x5c>
 800df40:	4629      	mov	r1, r5
 800df42:	4630      	mov	r0, r6
 800df44:	f000 f938 	bl	800e1b8 <__swsetup_r>
 800df48:	b170      	cbz	r0, 800df68 <_vfiprintf_r+0x5c>
 800df4a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800df4c:	07dc      	lsls	r4, r3, #31
 800df4e:	d504      	bpl.n	800df5a <_vfiprintf_r+0x4e>
 800df50:	f04f 30ff 	mov.w	r0, #4294967295
 800df54:	b01d      	add	sp, #116	@ 0x74
 800df56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df5a:	89ab      	ldrh	r3, [r5, #12]
 800df5c:	0598      	lsls	r0, r3, #22
 800df5e:	d4f7      	bmi.n	800df50 <_vfiprintf_r+0x44>
 800df60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800df62:	f7fc fef7 	bl	800ad54 <__retarget_lock_release_recursive>
 800df66:	e7f3      	b.n	800df50 <_vfiprintf_r+0x44>
 800df68:	2300      	movs	r3, #0
 800df6a:	9309      	str	r3, [sp, #36]	@ 0x24
 800df6c:	2320      	movs	r3, #32
 800df6e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800df72:	f8cd 800c 	str.w	r8, [sp, #12]
 800df76:	2330      	movs	r3, #48	@ 0x30
 800df78:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e128 <_vfiprintf_r+0x21c>
 800df7c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800df80:	f04f 0901 	mov.w	r9, #1
 800df84:	4623      	mov	r3, r4
 800df86:	469a      	mov	sl, r3
 800df88:	f813 2b01 	ldrb.w	r2, [r3], #1
 800df8c:	b10a      	cbz	r2, 800df92 <_vfiprintf_r+0x86>
 800df8e:	2a25      	cmp	r2, #37	@ 0x25
 800df90:	d1f9      	bne.n	800df86 <_vfiprintf_r+0x7a>
 800df92:	ebba 0b04 	subs.w	fp, sl, r4
 800df96:	d00b      	beq.n	800dfb0 <_vfiprintf_r+0xa4>
 800df98:	465b      	mov	r3, fp
 800df9a:	4622      	mov	r2, r4
 800df9c:	4629      	mov	r1, r5
 800df9e:	4630      	mov	r0, r6
 800dfa0:	f7ff ffa1 	bl	800dee6 <__sfputs_r>
 800dfa4:	3001      	adds	r0, #1
 800dfa6:	f000 80a7 	beq.w	800e0f8 <_vfiprintf_r+0x1ec>
 800dfaa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dfac:	445a      	add	r2, fp
 800dfae:	9209      	str	r2, [sp, #36]	@ 0x24
 800dfb0:	f89a 3000 	ldrb.w	r3, [sl]
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	f000 809f 	beq.w	800e0f8 <_vfiprintf_r+0x1ec>
 800dfba:	2300      	movs	r3, #0
 800dfbc:	f04f 32ff 	mov.w	r2, #4294967295
 800dfc0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dfc4:	f10a 0a01 	add.w	sl, sl, #1
 800dfc8:	9304      	str	r3, [sp, #16]
 800dfca:	9307      	str	r3, [sp, #28]
 800dfcc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800dfd0:	931a      	str	r3, [sp, #104]	@ 0x68
 800dfd2:	4654      	mov	r4, sl
 800dfd4:	2205      	movs	r2, #5
 800dfd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dfda:	4853      	ldr	r0, [pc, #332]	@ (800e128 <_vfiprintf_r+0x21c>)
 800dfdc:	f7f2 f900 	bl	80001e0 <memchr>
 800dfe0:	9a04      	ldr	r2, [sp, #16]
 800dfe2:	b9d8      	cbnz	r0, 800e01c <_vfiprintf_r+0x110>
 800dfe4:	06d1      	lsls	r1, r2, #27
 800dfe6:	bf44      	itt	mi
 800dfe8:	2320      	movmi	r3, #32
 800dfea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dfee:	0713      	lsls	r3, r2, #28
 800dff0:	bf44      	itt	mi
 800dff2:	232b      	movmi	r3, #43	@ 0x2b
 800dff4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dff8:	f89a 3000 	ldrb.w	r3, [sl]
 800dffc:	2b2a      	cmp	r3, #42	@ 0x2a
 800dffe:	d015      	beq.n	800e02c <_vfiprintf_r+0x120>
 800e000:	9a07      	ldr	r2, [sp, #28]
 800e002:	4654      	mov	r4, sl
 800e004:	2000      	movs	r0, #0
 800e006:	f04f 0c0a 	mov.w	ip, #10
 800e00a:	4621      	mov	r1, r4
 800e00c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e010:	3b30      	subs	r3, #48	@ 0x30
 800e012:	2b09      	cmp	r3, #9
 800e014:	d94b      	bls.n	800e0ae <_vfiprintf_r+0x1a2>
 800e016:	b1b0      	cbz	r0, 800e046 <_vfiprintf_r+0x13a>
 800e018:	9207      	str	r2, [sp, #28]
 800e01a:	e014      	b.n	800e046 <_vfiprintf_r+0x13a>
 800e01c:	eba0 0308 	sub.w	r3, r0, r8
 800e020:	fa09 f303 	lsl.w	r3, r9, r3
 800e024:	4313      	orrs	r3, r2
 800e026:	9304      	str	r3, [sp, #16]
 800e028:	46a2      	mov	sl, r4
 800e02a:	e7d2      	b.n	800dfd2 <_vfiprintf_r+0xc6>
 800e02c:	9b03      	ldr	r3, [sp, #12]
 800e02e:	1d19      	adds	r1, r3, #4
 800e030:	681b      	ldr	r3, [r3, #0]
 800e032:	9103      	str	r1, [sp, #12]
 800e034:	2b00      	cmp	r3, #0
 800e036:	bfbb      	ittet	lt
 800e038:	425b      	neglt	r3, r3
 800e03a:	f042 0202 	orrlt.w	r2, r2, #2
 800e03e:	9307      	strge	r3, [sp, #28]
 800e040:	9307      	strlt	r3, [sp, #28]
 800e042:	bfb8      	it	lt
 800e044:	9204      	strlt	r2, [sp, #16]
 800e046:	7823      	ldrb	r3, [r4, #0]
 800e048:	2b2e      	cmp	r3, #46	@ 0x2e
 800e04a:	d10a      	bne.n	800e062 <_vfiprintf_r+0x156>
 800e04c:	7863      	ldrb	r3, [r4, #1]
 800e04e:	2b2a      	cmp	r3, #42	@ 0x2a
 800e050:	d132      	bne.n	800e0b8 <_vfiprintf_r+0x1ac>
 800e052:	9b03      	ldr	r3, [sp, #12]
 800e054:	1d1a      	adds	r2, r3, #4
 800e056:	681b      	ldr	r3, [r3, #0]
 800e058:	9203      	str	r2, [sp, #12]
 800e05a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e05e:	3402      	adds	r4, #2
 800e060:	9305      	str	r3, [sp, #20]
 800e062:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e138 <_vfiprintf_r+0x22c>
 800e066:	7821      	ldrb	r1, [r4, #0]
 800e068:	2203      	movs	r2, #3
 800e06a:	4650      	mov	r0, sl
 800e06c:	f7f2 f8b8 	bl	80001e0 <memchr>
 800e070:	b138      	cbz	r0, 800e082 <_vfiprintf_r+0x176>
 800e072:	9b04      	ldr	r3, [sp, #16]
 800e074:	eba0 000a 	sub.w	r0, r0, sl
 800e078:	2240      	movs	r2, #64	@ 0x40
 800e07a:	4082      	lsls	r2, r0
 800e07c:	4313      	orrs	r3, r2
 800e07e:	3401      	adds	r4, #1
 800e080:	9304      	str	r3, [sp, #16]
 800e082:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e086:	4829      	ldr	r0, [pc, #164]	@ (800e12c <_vfiprintf_r+0x220>)
 800e088:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e08c:	2206      	movs	r2, #6
 800e08e:	f7f2 f8a7 	bl	80001e0 <memchr>
 800e092:	2800      	cmp	r0, #0
 800e094:	d03f      	beq.n	800e116 <_vfiprintf_r+0x20a>
 800e096:	4b26      	ldr	r3, [pc, #152]	@ (800e130 <_vfiprintf_r+0x224>)
 800e098:	bb1b      	cbnz	r3, 800e0e2 <_vfiprintf_r+0x1d6>
 800e09a:	9b03      	ldr	r3, [sp, #12]
 800e09c:	3307      	adds	r3, #7
 800e09e:	f023 0307 	bic.w	r3, r3, #7
 800e0a2:	3308      	adds	r3, #8
 800e0a4:	9303      	str	r3, [sp, #12]
 800e0a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e0a8:	443b      	add	r3, r7
 800e0aa:	9309      	str	r3, [sp, #36]	@ 0x24
 800e0ac:	e76a      	b.n	800df84 <_vfiprintf_r+0x78>
 800e0ae:	fb0c 3202 	mla	r2, ip, r2, r3
 800e0b2:	460c      	mov	r4, r1
 800e0b4:	2001      	movs	r0, #1
 800e0b6:	e7a8      	b.n	800e00a <_vfiprintf_r+0xfe>
 800e0b8:	2300      	movs	r3, #0
 800e0ba:	3401      	adds	r4, #1
 800e0bc:	9305      	str	r3, [sp, #20]
 800e0be:	4619      	mov	r1, r3
 800e0c0:	f04f 0c0a 	mov.w	ip, #10
 800e0c4:	4620      	mov	r0, r4
 800e0c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e0ca:	3a30      	subs	r2, #48	@ 0x30
 800e0cc:	2a09      	cmp	r2, #9
 800e0ce:	d903      	bls.n	800e0d8 <_vfiprintf_r+0x1cc>
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	d0c6      	beq.n	800e062 <_vfiprintf_r+0x156>
 800e0d4:	9105      	str	r1, [sp, #20]
 800e0d6:	e7c4      	b.n	800e062 <_vfiprintf_r+0x156>
 800e0d8:	fb0c 2101 	mla	r1, ip, r1, r2
 800e0dc:	4604      	mov	r4, r0
 800e0de:	2301      	movs	r3, #1
 800e0e0:	e7f0      	b.n	800e0c4 <_vfiprintf_r+0x1b8>
 800e0e2:	ab03      	add	r3, sp, #12
 800e0e4:	9300      	str	r3, [sp, #0]
 800e0e6:	462a      	mov	r2, r5
 800e0e8:	4b12      	ldr	r3, [pc, #72]	@ (800e134 <_vfiprintf_r+0x228>)
 800e0ea:	a904      	add	r1, sp, #16
 800e0ec:	4630      	mov	r0, r6
 800e0ee:	f7fb fdc9 	bl	8009c84 <_printf_float>
 800e0f2:	4607      	mov	r7, r0
 800e0f4:	1c78      	adds	r0, r7, #1
 800e0f6:	d1d6      	bne.n	800e0a6 <_vfiprintf_r+0x19a>
 800e0f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e0fa:	07d9      	lsls	r1, r3, #31
 800e0fc:	d405      	bmi.n	800e10a <_vfiprintf_r+0x1fe>
 800e0fe:	89ab      	ldrh	r3, [r5, #12]
 800e100:	059a      	lsls	r2, r3, #22
 800e102:	d402      	bmi.n	800e10a <_vfiprintf_r+0x1fe>
 800e104:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e106:	f7fc fe25 	bl	800ad54 <__retarget_lock_release_recursive>
 800e10a:	89ab      	ldrh	r3, [r5, #12]
 800e10c:	065b      	lsls	r3, r3, #25
 800e10e:	f53f af1f 	bmi.w	800df50 <_vfiprintf_r+0x44>
 800e112:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e114:	e71e      	b.n	800df54 <_vfiprintf_r+0x48>
 800e116:	ab03      	add	r3, sp, #12
 800e118:	9300      	str	r3, [sp, #0]
 800e11a:	462a      	mov	r2, r5
 800e11c:	4b05      	ldr	r3, [pc, #20]	@ (800e134 <_vfiprintf_r+0x228>)
 800e11e:	a904      	add	r1, sp, #16
 800e120:	4630      	mov	r0, r6
 800e122:	f7fc f847 	bl	800a1b4 <_printf_i>
 800e126:	e7e4      	b.n	800e0f2 <_vfiprintf_r+0x1e6>
 800e128:	0800e949 	.word	0x0800e949
 800e12c:	0800e953 	.word	0x0800e953
 800e130:	08009c85 	.word	0x08009c85
 800e134:	0800dee7 	.word	0x0800dee7
 800e138:	0800e94f 	.word	0x0800e94f

0800e13c <__swbuf_r>:
 800e13c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e13e:	460e      	mov	r6, r1
 800e140:	4614      	mov	r4, r2
 800e142:	4605      	mov	r5, r0
 800e144:	b118      	cbz	r0, 800e14e <__swbuf_r+0x12>
 800e146:	6a03      	ldr	r3, [r0, #32]
 800e148:	b90b      	cbnz	r3, 800e14e <__swbuf_r+0x12>
 800e14a:	f7fc fbf3 	bl	800a934 <__sinit>
 800e14e:	69a3      	ldr	r3, [r4, #24]
 800e150:	60a3      	str	r3, [r4, #8]
 800e152:	89a3      	ldrh	r3, [r4, #12]
 800e154:	071a      	lsls	r2, r3, #28
 800e156:	d501      	bpl.n	800e15c <__swbuf_r+0x20>
 800e158:	6923      	ldr	r3, [r4, #16]
 800e15a:	b943      	cbnz	r3, 800e16e <__swbuf_r+0x32>
 800e15c:	4621      	mov	r1, r4
 800e15e:	4628      	mov	r0, r5
 800e160:	f000 f82a 	bl	800e1b8 <__swsetup_r>
 800e164:	b118      	cbz	r0, 800e16e <__swbuf_r+0x32>
 800e166:	f04f 37ff 	mov.w	r7, #4294967295
 800e16a:	4638      	mov	r0, r7
 800e16c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e16e:	6823      	ldr	r3, [r4, #0]
 800e170:	6922      	ldr	r2, [r4, #16]
 800e172:	1a98      	subs	r0, r3, r2
 800e174:	6963      	ldr	r3, [r4, #20]
 800e176:	b2f6      	uxtb	r6, r6
 800e178:	4283      	cmp	r3, r0
 800e17a:	4637      	mov	r7, r6
 800e17c:	dc05      	bgt.n	800e18a <__swbuf_r+0x4e>
 800e17e:	4621      	mov	r1, r4
 800e180:	4628      	mov	r0, r5
 800e182:	f7ff fa7b 	bl	800d67c <_fflush_r>
 800e186:	2800      	cmp	r0, #0
 800e188:	d1ed      	bne.n	800e166 <__swbuf_r+0x2a>
 800e18a:	68a3      	ldr	r3, [r4, #8]
 800e18c:	3b01      	subs	r3, #1
 800e18e:	60a3      	str	r3, [r4, #8]
 800e190:	6823      	ldr	r3, [r4, #0]
 800e192:	1c5a      	adds	r2, r3, #1
 800e194:	6022      	str	r2, [r4, #0]
 800e196:	701e      	strb	r6, [r3, #0]
 800e198:	6962      	ldr	r2, [r4, #20]
 800e19a:	1c43      	adds	r3, r0, #1
 800e19c:	429a      	cmp	r2, r3
 800e19e:	d004      	beq.n	800e1aa <__swbuf_r+0x6e>
 800e1a0:	89a3      	ldrh	r3, [r4, #12]
 800e1a2:	07db      	lsls	r3, r3, #31
 800e1a4:	d5e1      	bpl.n	800e16a <__swbuf_r+0x2e>
 800e1a6:	2e0a      	cmp	r6, #10
 800e1a8:	d1df      	bne.n	800e16a <__swbuf_r+0x2e>
 800e1aa:	4621      	mov	r1, r4
 800e1ac:	4628      	mov	r0, r5
 800e1ae:	f7ff fa65 	bl	800d67c <_fflush_r>
 800e1b2:	2800      	cmp	r0, #0
 800e1b4:	d0d9      	beq.n	800e16a <__swbuf_r+0x2e>
 800e1b6:	e7d6      	b.n	800e166 <__swbuf_r+0x2a>

0800e1b8 <__swsetup_r>:
 800e1b8:	b538      	push	{r3, r4, r5, lr}
 800e1ba:	4b29      	ldr	r3, [pc, #164]	@ (800e260 <__swsetup_r+0xa8>)
 800e1bc:	4605      	mov	r5, r0
 800e1be:	6818      	ldr	r0, [r3, #0]
 800e1c0:	460c      	mov	r4, r1
 800e1c2:	b118      	cbz	r0, 800e1cc <__swsetup_r+0x14>
 800e1c4:	6a03      	ldr	r3, [r0, #32]
 800e1c6:	b90b      	cbnz	r3, 800e1cc <__swsetup_r+0x14>
 800e1c8:	f7fc fbb4 	bl	800a934 <__sinit>
 800e1cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e1d0:	0719      	lsls	r1, r3, #28
 800e1d2:	d422      	bmi.n	800e21a <__swsetup_r+0x62>
 800e1d4:	06da      	lsls	r2, r3, #27
 800e1d6:	d407      	bmi.n	800e1e8 <__swsetup_r+0x30>
 800e1d8:	2209      	movs	r2, #9
 800e1da:	602a      	str	r2, [r5, #0]
 800e1dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e1e0:	81a3      	strh	r3, [r4, #12]
 800e1e2:	f04f 30ff 	mov.w	r0, #4294967295
 800e1e6:	e033      	b.n	800e250 <__swsetup_r+0x98>
 800e1e8:	0758      	lsls	r0, r3, #29
 800e1ea:	d512      	bpl.n	800e212 <__swsetup_r+0x5a>
 800e1ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e1ee:	b141      	cbz	r1, 800e202 <__swsetup_r+0x4a>
 800e1f0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e1f4:	4299      	cmp	r1, r3
 800e1f6:	d002      	beq.n	800e1fe <__swsetup_r+0x46>
 800e1f8:	4628      	mov	r0, r5
 800e1fa:	f7fd fc2d 	bl	800ba58 <_free_r>
 800e1fe:	2300      	movs	r3, #0
 800e200:	6363      	str	r3, [r4, #52]	@ 0x34
 800e202:	89a3      	ldrh	r3, [r4, #12]
 800e204:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e208:	81a3      	strh	r3, [r4, #12]
 800e20a:	2300      	movs	r3, #0
 800e20c:	6063      	str	r3, [r4, #4]
 800e20e:	6923      	ldr	r3, [r4, #16]
 800e210:	6023      	str	r3, [r4, #0]
 800e212:	89a3      	ldrh	r3, [r4, #12]
 800e214:	f043 0308 	orr.w	r3, r3, #8
 800e218:	81a3      	strh	r3, [r4, #12]
 800e21a:	6923      	ldr	r3, [r4, #16]
 800e21c:	b94b      	cbnz	r3, 800e232 <__swsetup_r+0x7a>
 800e21e:	89a3      	ldrh	r3, [r4, #12]
 800e220:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e224:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e228:	d003      	beq.n	800e232 <__swsetup_r+0x7a>
 800e22a:	4621      	mov	r1, r4
 800e22c:	4628      	mov	r0, r5
 800e22e:	f000 f88b 	bl	800e348 <__smakebuf_r>
 800e232:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e236:	f013 0201 	ands.w	r2, r3, #1
 800e23a:	d00a      	beq.n	800e252 <__swsetup_r+0x9a>
 800e23c:	2200      	movs	r2, #0
 800e23e:	60a2      	str	r2, [r4, #8]
 800e240:	6962      	ldr	r2, [r4, #20]
 800e242:	4252      	negs	r2, r2
 800e244:	61a2      	str	r2, [r4, #24]
 800e246:	6922      	ldr	r2, [r4, #16]
 800e248:	b942      	cbnz	r2, 800e25c <__swsetup_r+0xa4>
 800e24a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e24e:	d1c5      	bne.n	800e1dc <__swsetup_r+0x24>
 800e250:	bd38      	pop	{r3, r4, r5, pc}
 800e252:	0799      	lsls	r1, r3, #30
 800e254:	bf58      	it	pl
 800e256:	6962      	ldrpl	r2, [r4, #20]
 800e258:	60a2      	str	r2, [r4, #8]
 800e25a:	e7f4      	b.n	800e246 <__swsetup_r+0x8e>
 800e25c:	2000      	movs	r0, #0
 800e25e:	e7f7      	b.n	800e250 <__swsetup_r+0x98>
 800e260:	2000001c 	.word	0x2000001c

0800e264 <_raise_r>:
 800e264:	291f      	cmp	r1, #31
 800e266:	b538      	push	{r3, r4, r5, lr}
 800e268:	4605      	mov	r5, r0
 800e26a:	460c      	mov	r4, r1
 800e26c:	d904      	bls.n	800e278 <_raise_r+0x14>
 800e26e:	2316      	movs	r3, #22
 800e270:	6003      	str	r3, [r0, #0]
 800e272:	f04f 30ff 	mov.w	r0, #4294967295
 800e276:	bd38      	pop	{r3, r4, r5, pc}
 800e278:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e27a:	b112      	cbz	r2, 800e282 <_raise_r+0x1e>
 800e27c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e280:	b94b      	cbnz	r3, 800e296 <_raise_r+0x32>
 800e282:	4628      	mov	r0, r5
 800e284:	f000 f830 	bl	800e2e8 <_getpid_r>
 800e288:	4622      	mov	r2, r4
 800e28a:	4601      	mov	r1, r0
 800e28c:	4628      	mov	r0, r5
 800e28e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e292:	f000 b817 	b.w	800e2c4 <_kill_r>
 800e296:	2b01      	cmp	r3, #1
 800e298:	d00a      	beq.n	800e2b0 <_raise_r+0x4c>
 800e29a:	1c59      	adds	r1, r3, #1
 800e29c:	d103      	bne.n	800e2a6 <_raise_r+0x42>
 800e29e:	2316      	movs	r3, #22
 800e2a0:	6003      	str	r3, [r0, #0]
 800e2a2:	2001      	movs	r0, #1
 800e2a4:	e7e7      	b.n	800e276 <_raise_r+0x12>
 800e2a6:	2100      	movs	r1, #0
 800e2a8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e2ac:	4620      	mov	r0, r4
 800e2ae:	4798      	blx	r3
 800e2b0:	2000      	movs	r0, #0
 800e2b2:	e7e0      	b.n	800e276 <_raise_r+0x12>

0800e2b4 <raise>:
 800e2b4:	4b02      	ldr	r3, [pc, #8]	@ (800e2c0 <raise+0xc>)
 800e2b6:	4601      	mov	r1, r0
 800e2b8:	6818      	ldr	r0, [r3, #0]
 800e2ba:	f7ff bfd3 	b.w	800e264 <_raise_r>
 800e2be:	bf00      	nop
 800e2c0:	2000001c 	.word	0x2000001c

0800e2c4 <_kill_r>:
 800e2c4:	b538      	push	{r3, r4, r5, lr}
 800e2c6:	4d07      	ldr	r5, [pc, #28]	@ (800e2e4 <_kill_r+0x20>)
 800e2c8:	2300      	movs	r3, #0
 800e2ca:	4604      	mov	r4, r0
 800e2cc:	4608      	mov	r0, r1
 800e2ce:	4611      	mov	r1, r2
 800e2d0:	602b      	str	r3, [r5, #0]
 800e2d2:	f7f4 f819 	bl	8002308 <_kill>
 800e2d6:	1c43      	adds	r3, r0, #1
 800e2d8:	d102      	bne.n	800e2e0 <_kill_r+0x1c>
 800e2da:	682b      	ldr	r3, [r5, #0]
 800e2dc:	b103      	cbz	r3, 800e2e0 <_kill_r+0x1c>
 800e2de:	6023      	str	r3, [r4, #0]
 800e2e0:	bd38      	pop	{r3, r4, r5, pc}
 800e2e2:	bf00      	nop
 800e2e4:	20004754 	.word	0x20004754

0800e2e8 <_getpid_r>:
 800e2e8:	f7f4 b806 	b.w	80022f8 <_getpid>

0800e2ec <_malloc_usable_size_r>:
 800e2ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e2f0:	1f18      	subs	r0, r3, #4
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	bfbc      	itt	lt
 800e2f6:	580b      	ldrlt	r3, [r1, r0]
 800e2f8:	18c0      	addlt	r0, r0, r3
 800e2fa:	4770      	bx	lr

0800e2fc <__swhatbuf_r>:
 800e2fc:	b570      	push	{r4, r5, r6, lr}
 800e2fe:	460c      	mov	r4, r1
 800e300:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e304:	2900      	cmp	r1, #0
 800e306:	b096      	sub	sp, #88	@ 0x58
 800e308:	4615      	mov	r5, r2
 800e30a:	461e      	mov	r6, r3
 800e30c:	da0d      	bge.n	800e32a <__swhatbuf_r+0x2e>
 800e30e:	89a3      	ldrh	r3, [r4, #12]
 800e310:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e314:	f04f 0100 	mov.w	r1, #0
 800e318:	bf14      	ite	ne
 800e31a:	2340      	movne	r3, #64	@ 0x40
 800e31c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e320:	2000      	movs	r0, #0
 800e322:	6031      	str	r1, [r6, #0]
 800e324:	602b      	str	r3, [r5, #0]
 800e326:	b016      	add	sp, #88	@ 0x58
 800e328:	bd70      	pop	{r4, r5, r6, pc}
 800e32a:	466a      	mov	r2, sp
 800e32c:	f000 f848 	bl	800e3c0 <_fstat_r>
 800e330:	2800      	cmp	r0, #0
 800e332:	dbec      	blt.n	800e30e <__swhatbuf_r+0x12>
 800e334:	9901      	ldr	r1, [sp, #4]
 800e336:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e33a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e33e:	4259      	negs	r1, r3
 800e340:	4159      	adcs	r1, r3
 800e342:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e346:	e7eb      	b.n	800e320 <__swhatbuf_r+0x24>

0800e348 <__smakebuf_r>:
 800e348:	898b      	ldrh	r3, [r1, #12]
 800e34a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e34c:	079d      	lsls	r5, r3, #30
 800e34e:	4606      	mov	r6, r0
 800e350:	460c      	mov	r4, r1
 800e352:	d507      	bpl.n	800e364 <__smakebuf_r+0x1c>
 800e354:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e358:	6023      	str	r3, [r4, #0]
 800e35a:	6123      	str	r3, [r4, #16]
 800e35c:	2301      	movs	r3, #1
 800e35e:	6163      	str	r3, [r4, #20]
 800e360:	b003      	add	sp, #12
 800e362:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e364:	ab01      	add	r3, sp, #4
 800e366:	466a      	mov	r2, sp
 800e368:	f7ff ffc8 	bl	800e2fc <__swhatbuf_r>
 800e36c:	9f00      	ldr	r7, [sp, #0]
 800e36e:	4605      	mov	r5, r0
 800e370:	4639      	mov	r1, r7
 800e372:	4630      	mov	r0, r6
 800e374:	f7fd fbe4 	bl	800bb40 <_malloc_r>
 800e378:	b948      	cbnz	r0, 800e38e <__smakebuf_r+0x46>
 800e37a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e37e:	059a      	lsls	r2, r3, #22
 800e380:	d4ee      	bmi.n	800e360 <__smakebuf_r+0x18>
 800e382:	f023 0303 	bic.w	r3, r3, #3
 800e386:	f043 0302 	orr.w	r3, r3, #2
 800e38a:	81a3      	strh	r3, [r4, #12]
 800e38c:	e7e2      	b.n	800e354 <__smakebuf_r+0xc>
 800e38e:	89a3      	ldrh	r3, [r4, #12]
 800e390:	6020      	str	r0, [r4, #0]
 800e392:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e396:	81a3      	strh	r3, [r4, #12]
 800e398:	9b01      	ldr	r3, [sp, #4]
 800e39a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e39e:	b15b      	cbz	r3, 800e3b8 <__smakebuf_r+0x70>
 800e3a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e3a4:	4630      	mov	r0, r6
 800e3a6:	f000 f81d 	bl	800e3e4 <_isatty_r>
 800e3aa:	b128      	cbz	r0, 800e3b8 <__smakebuf_r+0x70>
 800e3ac:	89a3      	ldrh	r3, [r4, #12]
 800e3ae:	f023 0303 	bic.w	r3, r3, #3
 800e3b2:	f043 0301 	orr.w	r3, r3, #1
 800e3b6:	81a3      	strh	r3, [r4, #12]
 800e3b8:	89a3      	ldrh	r3, [r4, #12]
 800e3ba:	431d      	orrs	r5, r3
 800e3bc:	81a5      	strh	r5, [r4, #12]
 800e3be:	e7cf      	b.n	800e360 <__smakebuf_r+0x18>

0800e3c0 <_fstat_r>:
 800e3c0:	b538      	push	{r3, r4, r5, lr}
 800e3c2:	4d07      	ldr	r5, [pc, #28]	@ (800e3e0 <_fstat_r+0x20>)
 800e3c4:	2300      	movs	r3, #0
 800e3c6:	4604      	mov	r4, r0
 800e3c8:	4608      	mov	r0, r1
 800e3ca:	4611      	mov	r1, r2
 800e3cc:	602b      	str	r3, [r5, #0]
 800e3ce:	f7f3 fffb 	bl	80023c8 <_fstat>
 800e3d2:	1c43      	adds	r3, r0, #1
 800e3d4:	d102      	bne.n	800e3dc <_fstat_r+0x1c>
 800e3d6:	682b      	ldr	r3, [r5, #0]
 800e3d8:	b103      	cbz	r3, 800e3dc <_fstat_r+0x1c>
 800e3da:	6023      	str	r3, [r4, #0]
 800e3dc:	bd38      	pop	{r3, r4, r5, pc}
 800e3de:	bf00      	nop
 800e3e0:	20004754 	.word	0x20004754

0800e3e4 <_isatty_r>:
 800e3e4:	b538      	push	{r3, r4, r5, lr}
 800e3e6:	4d06      	ldr	r5, [pc, #24]	@ (800e400 <_isatty_r+0x1c>)
 800e3e8:	2300      	movs	r3, #0
 800e3ea:	4604      	mov	r4, r0
 800e3ec:	4608      	mov	r0, r1
 800e3ee:	602b      	str	r3, [r5, #0]
 800e3f0:	f7f3 fffa 	bl	80023e8 <_isatty>
 800e3f4:	1c43      	adds	r3, r0, #1
 800e3f6:	d102      	bne.n	800e3fe <_isatty_r+0x1a>
 800e3f8:	682b      	ldr	r3, [r5, #0]
 800e3fa:	b103      	cbz	r3, 800e3fe <_isatty_r+0x1a>
 800e3fc:	6023      	str	r3, [r4, #0]
 800e3fe:	bd38      	pop	{r3, r4, r5, pc}
 800e400:	20004754 	.word	0x20004754

0800e404 <_init>:
 800e404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e406:	bf00      	nop
 800e408:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e40a:	bc08      	pop	{r3}
 800e40c:	469e      	mov	lr, r3
 800e40e:	4770      	bx	lr

0800e410 <_fini>:
 800e410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e412:	bf00      	nop
 800e414:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e416:	bc08      	pop	{r3}
 800e418:	469e      	mov	lr, r3
 800e41a:	4770      	bx	lr
