

================================================================
== Vivado HLS Report for 'B_IO_L2_in_inter_trans'
================================================================
* Date:           Sat Sep 14 23:31:18 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.916 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23| 0.115 us | 0.115 us |   23|   23|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       22|       22|        11|          -|          -|     2|    no    |
        | + Loop 1.1  |        8|        8|         2|          1|          1|     8|    yes   |
        | + Loop 1.2  |        8|        8|         2|          1|          1|     8|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 5 4 
4 --> 3 
5 --> 2 
6 --> 5 7 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %fifo_B_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %fifo_B_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8 x i512]* %local_B_V, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i512* %fifo_B_in_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i512* %fifo_B_out_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.60ns)   --->   "br label %1" [src/kernel_kernel.cpp:442]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.60>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%p_084_0 = phi i2 [ 0, %0 ], [ %c3_V, %.loopexit143 ]"   --->   Operation 14 'phi' 'p_084_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.34ns)   --->   "%icmp_ln442 = icmp eq i2 %p_084_0, -2" [src/kernel_kernel.cpp:442]   --->   Operation 15 'icmp' 'icmp_ln442' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.23ns)   --->   "%c3_V = add i2 %p_084_0, 1" [src/kernel_kernel.cpp:442]   --->   Operation 17 'add' 'c3_V' <Predicate = true> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln442, label %.loopexit, label %2" [src/kernel_kernel.cpp:442]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.34ns)   --->   "%icmp_ln879 = icmp eq i2 %p_084_0, 0" [src/kernel_kernel.cpp:444]   --->   Operation 19 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln442)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %.preheader144.preheader, label %.preheader.preheader" [src/kernel_kernel.cpp:444]   --->   Operation 20 'br' <Predicate = (!icmp_ln442)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.60ns)   --->   "br label %.preheader" [src/kernel_kernel.cpp:457]   --->   Operation 21 'br' <Predicate = (!icmp_ln442 & !icmp_ln879)> <Delay = 0.60>
ST_2 : Operation 22 [1/1] (0.60ns)   --->   "br label %.preheader144" [src/kernel_kernel.cpp:445]   --->   Operation 22 'br' <Predicate = (!icmp_ln442 & icmp_ln879)> <Delay = 0.60>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:470]   --->   Operation 23 'ret' <Predicate = (icmp_ln442)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.65>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%p_047_0 = phi i4 [ %c4_V_1, %hls_label_12 ], [ 0, %.preheader.preheader ]"   --->   Operation 24 'phi' 'p_047_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.65ns)   --->   "%icmp_ln457 = icmp eq i4 %p_047_0, -8" [src/kernel_kernel.cpp:457]   --->   Operation 25 'icmp' 'icmp_ln457' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 26 'speclooptripcount' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.33ns)   --->   "%c4_V_1 = add i4 %p_047_0, 1" [src/kernel_kernel.cpp:457]   --->   Operation 27 'add' 'c4_V_1' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln457, label %.loopexit143.loopexit, label %hls_label_12" [src/kernel_kernel.cpp:457]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.91>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str15)" [src/kernel_kernel.cpp:457]   --->   Operation 29 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln457)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:458]   --->   Operation 30 'specpipeline' <Predicate = (!icmp_ln457)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.45ns)   --->   "%tmp_V = call i512 @_ssdm_op_Read.ap_fifo.volatile.i512P(i512* %fifo_B_in_V_V)" [src/kernel_kernel.cpp:463]   --->   Operation 31 'read' 'tmp_V' <Predicate = (!icmp_ln457)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_4 : Operation 32 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P(i512* %fifo_B_out_V_V, i512 %tmp_V)" [src/kernel_kernel.cpp:465]   --->   Operation 32 'write' <Predicate = (!icmp_ln457)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str15, i32 %tmp_s)" [src/kernel_kernel.cpp:467]   --->   Operation 33 'specregionend' 'empty_114' <Predicate = (!icmp_ln457)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br label %.preheader" [src/kernel_kernel.cpp:457]   --->   Operation 34 'br' <Predicate = (!icmp_ln457)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "br label %.loopexit143"   --->   Operation 35 'br' <Predicate = (!icmp_ln879)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "br label %.loopexit143"   --->   Operation 36 'br' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "br label %1" [src/kernel_kernel.cpp:442]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.65>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%p_069_0 = phi i4 [ %c4_V, %hls_label_11 ], [ 0, %.preheader144.preheader ]"   --->   Operation 38 'phi' 'p_069_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.65ns)   --->   "%icmp_ln445 = icmp eq i4 %p_069_0, -8" [src/kernel_kernel.cpp:445]   --->   Operation 39 'icmp' 'icmp_ln445' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 40 'speclooptripcount' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.33ns)   --->   "%c4_V = add i4 %p_069_0, 1" [src/kernel_kernel.cpp:445]   --->   Operation 41 'add' 'c4_V' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln445, label %.loopexit143.loopexit8, label %hls_label_11" [src/kernel_kernel.cpp:445]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 2.61>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str14)" [src/kernel_kernel.cpp:445]   --->   Operation 43 'specregionbegin' 'tmp' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:446]   --->   Operation 44 'specpipeline' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (1.45ns)   --->   "%tmp_V_9 = call i512 @_ssdm_op_Read.ap_fifo.volatile.i512P(i512* %fifo_B_in_V_V)" [src/kernel_kernel.cpp:451]   --->   Operation 45 'read' 'tmp_V_9' <Predicate = (!icmp_ln445)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i4 %p_069_0 to i64" [src/kernel_kernel.cpp:453]   --->   Operation 46 'zext' 'zext_ln544' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%local_B_V_addr = getelementptr [8 x i512]* %local_B_V, i64 0, i64 %zext_ln544" [src/kernel_kernel.cpp:453]   --->   Operation 47 'getelementptr' 'local_B_V_addr' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (1.15ns)   --->   "store i512 %tmp_V_9, i512* %local_B_V_addr, align 64" [src/kernel_kernel.cpp:453]   --->   Operation 48 'store' <Predicate = (!icmp_ln445)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str14, i32 %tmp)" [src/kernel_kernel.cpp:455]   --->   Operation 49 'specregionend' 'empty_112' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "br label %.preheader144" [src/kernel_kernel.cpp:445]   --->   Operation 50 'br' <Predicate = (!icmp_ln445)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c3.V') with incoming values : ('c3.V', src/kernel_kernel.cpp:442) [11]  (0.603 ns)

 <State 2>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c4.V') with incoming values : ('c4.V', src/kernel_kernel.cpp:457) [22]  (0.603 ns)

 <State 3>: 0.656ns
The critical path consists of the following:
	'phi' operation ('c4.V') with incoming values : ('c4.V', src/kernel_kernel.cpp:457) [22]  (0 ns)
	'icmp' operation ('icmp_ln457', src/kernel_kernel.cpp:457) [23]  (0.656 ns)

 <State 4>: 2.92ns
The critical path consists of the following:
	fifo read on port 'fifo_B_in_V_V' (src/kernel_kernel.cpp:463) [30]  (1.46 ns)
	fifo write on port 'fifo_B_out_V_V' (src/kernel_kernel.cpp:465) [31]  (1.46 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0.656ns
The critical path consists of the following:
	'phi' operation ('c4.V') with incoming values : ('c4.V', src/kernel_kernel.cpp:445) [39]  (0 ns)
	'icmp' operation ('icmp_ln445', src/kernel_kernel.cpp:445) [40]  (0.656 ns)

 <State 7>: 2.62ns
The critical path consists of the following:
	fifo read on port 'fifo_B_in_V_V' (src/kernel_kernel.cpp:451) [47]  (1.46 ns)
	'store' operation ('store_ln453', src/kernel_kernel.cpp:453) of variable 'tmp.V', src/kernel_kernel.cpp:451 on array 'local_B_V' [50]  (1.16 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
