#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Thu Aug 10 17:32:39 2017
# Process ID: 37765
# Current directory: /home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram
# Command line: vivado -mode batch -source /home/pobu/codes/pumpkin_ARMv8/verify/assist_script/vivado_wrapper.tcl -tclargs single_port_blockram /home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/report/waveform.vcd /home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/report/timing.log /home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/report/util.log /home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/single_port_blockram.runs/synth_run/runme.log /home/pobu/codes/pumpkin_ARMv8/verify/assist_script/auto_constr.pl /home/pobu/codes/pumpkin_ARMv8/verify/assist_script/device/xc7vx690tffg1761.txt /home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/auto_constraints.xdc xc7vx690tffg1761-1 8 single_port_blockram_testbench single_port_blockram post-implementation timing on /home/pobu/codes/pumpkin_ARMv8/rtl/pumpkin_cpu_top.v /home/pobu/codes/pumpkin_ARMv8/rtl/unused/compare_select.v /home/pobu/codes/pumpkin_ARMv8/rtl/core/instruction_fetcher/insts_fetcher.v /home/pobu/codes/pumpkin_ARMv8/rtl/core/l1_instruction_cache/l1_icache.v /home/pobu/codes/pumpkin_ARMv8/rtl/core/instruction_decoder/insts_decoder.v /home/pobu/codes/pumpkin_ARMv8/rtl/unified_cache/writeback_buffer.v /home/pobu/codes/pumpkin_ARMv8/rtl/unified_cache/data_array.v /home/pobu/codes/pumpkin_ARMv8/rtl/unified_cache/main_ctrl.v /home/pobu/codes/pumpkin_ARMv8/rtl/unified_cache/tag_array.v /home/pobu/codes/pumpkin_ARMv8/rtl/unified_cache/unified_cache.v /home/pobu/codes/pumpkin_ARMv8/rtl/common/mux.v /home/pobu/codes/pumpkin_ARMv8/rtl/common/dual_port_blockram.v /home/pobu/codes/pumpkin_ARMv8/rtl/common/fifo_queue.v /home/pobu/codes/pumpkin_ARMv8/rtl/common/priority_arbiter.v /home/pobu/codes/pumpkin_ARMv8/rtl/common/single_port_blockram.v /home/pobu/codes/pumpkin_ARMv8/rtl/common/axi_interface/slave.v /home/pobu/codes/pumpkin_ARMv8/rtl/common/axi_interface/master.v /home/pobu/codes/pumpkin_ARMv8/rtl/definitions/isa_encoding.h /home/pobu/codes/pumpkin_ARMv8/rtl/definitions/parameters.h /home/pobu/codes/pumpkin_ARMv8/verify/unit_test/common/single_port_blockram/single_port_blockram_testbench.v
# Log file: /home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/vivado.log
# Journal file: /home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/vivado.jou
#-----------------------------------------------------------
source /home/pobu/codes/pumpkin_ARMv8/verify/assist_script/vivado_wrapper.tcl
# set project_name [lindex $argv 0]
# set waveform_path [lindex $argv 1]
# set timing_rpt_file_path [lindex $argv 2]
# set util_rpt_file_path [lindex $argv 3]
# set vivado_synth_log_path [lindex $argv 4]
# set constr_generator_path [lindex $argv 5]
# set device_constraints_path [lindex $argv 6]
# set final_constraints_path [lindex $argv 7]
# set device [lindex $argv 8]
# set cycle_time [lindex $argv 9]
# set topmodule_test [lindex $argv 10]
# set topmodule_src [lindex $argv 11]
# set sim_mode [lindex $argv 12]
# set sim_type [lindex $argv 13]
# set dumpon [lindex $argv 14]
# set i 15
# while {$i < $argc} {
# 	lappend files [lindex $argv $i]
# 	incr i 1
# }
# create_project $project_name . -part $device
# set project_dir [file dirname [info script]]
# if {[string equal [get_filesets -quiet sources_1] ""]} {
# 	create_fileset -srcset sources_1
# }
# if {[string equal [get_filesets -quiet sim_1] ""]} {
# 	create_fileset -srcset sim_1
# }
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
# 	create_fileset -srcset constrs_1
# }
# add_files -norecurse -fileset sources_1 $files
# add_files -norecurse -fileset sim_1 $files
# set_property "top" $topmodule_src [get_filesets sources_1]
# set_property "top" $topmodule_test [get_filesets sim_1]
# if {[string equal -nocase -length 5 $sim_mode "post-"]} {
# 	create_run -part $device -constrset constrs_1 -flow "Vivado Synthesis 2016" -strategy "Vivado Synthesis Defaults" -verbose -name "synth_run"
# 	
# 	#synthesis
# 	launch_runs -jobs 4 -verbose "synth_run"
# 	wait_on_run "synth_run"
# 	if {[get_property PROGRESS [get_runs "synth_run"]] != "100%"} {
# 		error "[error-script] synthesis failed"
# 	} else {
# 		exec $constr_generator_path $project_name $topmodule_src $cycle_time $vivado_synth_log_path $device_constraints_path $final_constraints_path $files
# 		add_files -norecurse -fileset constrs_1 $final_constraints_path
# 	}
# 
# 	if {[string equal -nocase $sim_mode "post-implementation"]} {
# 		create_run -part $device -constrset constrs_1 -flow "Vivado Implementation 2016" -strategy "Vivado Implementation Defaults" -verbose -parent_run "synth_run" -name "impl_run"
# 
# 		#implementation
# 		launch_runs -jobs 4 -verbose "impl_run"
# 		wait_on_run "impl_run"
# 		if {[get_property PROGRESS [get_runs "impl_run"]] != "100%"} {
# 			error "[error-script] implementation failed"
# 		}
# 		
# 	}
# 	
# 	# open design
# 	if {[string equal -nocase $sim_mode "post-synthesis"]} {
# 			open_run -name "synth_design" -verbose "synth_run"
# 	} elseif {[string equal -nocase $sim_mode "post-implementation"]} {
# 			open_run -name "impl_design" -verbose "impl_run"
# 	}
# 	
# 	report_utilization -verbose -hierarchical -hierarchical_depth 1000 -file $util_rpt_file_path
# 	report_timing_summary -check_timing_verbose -verbose -warn_on_violation -max_paths 10 -file $timing_rpt_file_path
# }
Run is defaulting to srcset: sources_1
[Thu Aug 10 17:32:47 2017] Launched synth_run...
Run output will be captured here: /home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/single_port_blockram.runs/synth_run/runme.log
[Thu Aug 10 17:32:48 2017] Waiting for synth_run to finish...

*** Running vivado
    with args -log single_port_blockram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source single_port_blockram.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source single_port_blockram.tcl -notrace
Command: synth_design -top single_port_blockram -part xc7vx690tffg1761-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 37839 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1099.582 ; gain = 167.387 ; free physical = 3786 ; free virtual = 14003
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'single_port_blockram' [/home/pobu/codes/pumpkin_ARMv8/rtl/common/single_port_blockram.v:1]
	Parameter SINGLE_ELEMENT_SIZE_IN_BITS bound to: 64 - type: integer 
	Parameter NUMBER_SETS bound to: 64 - type: integer 
	Parameter SET_PTR_WIDTH_IN_BITS bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/pobu/codes/pumpkin_ARMv8/rtl/common/single_port_blockram.v:18]
INFO: [Synth 8-256] done synthesizing module 'single_port_blockram' (1#1) [/home/pobu/codes/pumpkin_ARMv8/rtl/common/single_port_blockram.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1138.051 ; gain = 205.855 ; free physical = 3746 ; free virtual = 13963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1138.051 ; gain = 205.855 ; free physical = 3746 ; free virtual = 13963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1146.055 ; gain = 213.859 ; free physical = 3746 ; free virtual = 13963
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1761-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1154.062 ; gain = 221.867 ; free physical = 3739 ; free virtual = 13956
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module single_port_blockram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1384.367 ; gain = 452.172 ; free physical = 3511 ; free virtual = 13728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|single_port_blockram | blockram_reg | 64 x 64                | W | R |                        |   |   | Port A           | 2      | 0      | 
+---------------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1384.367 ; gain = 452.172 ; free physical = 3511 ; free virtual = 13728
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance blockram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance blockram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance blockram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance blockram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1392.375 ; gain = 460.180 ; free physical = 3503 ; free virtual = 13720
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1392.375 ; gain = 460.180 ; free physical = 3503 ; free virtual = 13720
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1392.375 ; gain = 460.180 ; free physical = 3503 ; free virtual = 13720
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1392.375 ; gain = 460.180 ; free physical = 3503 ; free virtual = 13720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1392.375 ; gain = 460.180 ; free physical = 3503 ; free virtual = 13720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1392.375 ; gain = 460.180 ; free physical = 3503 ; free virtual = 13720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1392.375 ; gain = 460.180 ; free physical = 3503 ; free virtual = 13720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |RAMB18E1 |     2|
|3     |IBUF     |    73|
|4     |OBUF     |    64|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   140|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1392.375 ; gain = 460.180 ; free physical = 3503 ; free virtual = 13720
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1392.375 ; gain = 358.793 ; free physical = 3501 ; free virtual = 13718
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1392.383 ; gain = 460.188 ; free physical = 3501 ; free virtual = 13718
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1486.023 ; gain = 486.324 ; free physical = 3410 ; free virtual = 13627
INFO: [Common 17-1381] The checkpoint '/home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/single_port_blockram.runs/synth_run/single_port_blockram.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1510.035 ; gain = 0.000 ; free physical = 3410 ; free virtual = 13627
INFO: [Common 17-206] Exiting Vivado at Thu Aug 10 17:33:16 2017...
[Thu Aug 10 17:33:19 2017] synth_run finished
wait_on_run: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:32 . Memory (MB): peak = 1070.723 ; gain = 8.000 ; free physical = 4043 ; free virtual = 14260
Run is defaulting to parent run srcset: sources_1
[Thu Aug 10 17:33:19 2017] Launched impl_run...
Run output will be captured here: /home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/single_port_blockram.runs/impl_run/runme.log
[Thu Aug 10 17:33:19 2017] Waiting for impl_run to finish...

*** Running vivado
    with args -log single_port_blockram.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source single_port_blockram.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source single_port_blockram.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7vx690tffg1761-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/auto_constraints.xdc]
Finished Parsing XDC File [/home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/auto_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1407.410 ; gain = 407.715 ; free physical = 3473 ; free virtual = 13690
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1472.078 ; gain = 45.016 ; free physical = 3448 ; free virtual = 13665
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: b09912c9

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b09912c9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2043.305 ; gain = 0.000 ; free physical = 2901 ; free virtual = 13119

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: b09912c9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2043.305 ; gain = 0.000 ; free physical = 2901 ; free virtual = 13119

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: b09912c9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2043.305 ; gain = 0.000 ; free physical = 2901 ; free virtual = 13119

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: b09912c9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2043.305 ; gain = 0.000 ; free physical = 2901 ; free virtual = 13119

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2043.305 ; gain = 0.000 ; free physical = 2901 ; free virtual = 13119
Ending Logic Optimization Task | Checksum: b09912c9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2043.305 ; gain = 0.000 ; free physical = 2901 ; free virtual = 13119

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: b09912c9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2187.344 ; gain = 0.000 ; free physical = 2854 ; free virtual = 13071
Ending Power Optimization Task | Checksum: b09912c9

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2187.344 ; gain = 144.039 ; free physical = 2854 ; free virtual = 13071
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2187.344 ; gain = 779.934 ; free physical = 2854 ; free virtual = 13071
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2187.344 ; gain = 0.000 ; free physical = 2851 ; free virtual = 13071
INFO: [Common 17-1381] The checkpoint '/home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/single_port_blockram.runs/impl_run/single_port_blockram_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/single_port_blockram.runs/impl_run/single_port_blockram_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2187.344 ; gain = 0.000 ; free physical = 2844 ; free virtual = 13064
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2187.344 ; gain = 0.000 ; free physical = 2844 ; free virtual = 13064

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f00be18e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2187.344 ; gain = 0.000 ; free physical = 2844 ; free virtual = 13063

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1d8bbcae0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2187.344 ; gain = 0.000 ; free physical = 2836 ; free virtual = 13055

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1d8bbcae0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2187.344 ; gain = 0.000 ; free physical = 2836 ; free virtual = 13055
Phase 1 Placer Initialization | Checksum: 1d8bbcae0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2187.344 ; gain = 0.000 ; free physical = 2814 ; free virtual = 13033

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 124a23763

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2211.906 ; gain = 24.562 ; free physical = 2783 ; free virtual = 13003

Phase 3 Post Placement Optimization and Clean-Up

Phase 3.1 Post Commit Optimization
Phase 3.1 Post Commit Optimization | Checksum: 124a23763

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2211.906 ; gain = 24.562 ; free physical = 2783 ; free virtual = 13003

Phase 3.2 Post Placement Cleanup
Phase 3.2 Post Placement Cleanup | Checksum: 124a23763

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2211.906 ; gain = 24.562 ; free physical = 2783 ; free virtual = 13003

Phase 3.3 Placer Reporting
Phase 3.3 Placer Reporting | Checksum: 124a23763

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2211.906 ; gain = 24.562 ; free physical = 2783 ; free virtual = 13003

Phase 3.4 Final Placement Cleanup
Phase 3.4 Final Placement Cleanup | Checksum: 124a23763

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2211.906 ; gain = 24.562 ; free physical = 2783 ; free virtual = 13003
Phase 3 Post Placement Optimization and Clean-Up | Checksum: 124a23763

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2211.906 ; gain = 24.562 ; free physical = 2783 ; free virtual = 13003
Ending Placer Task | Checksum: 123c2629b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2211.906 ; gain = 24.562 ; free physical = 2783 ; free virtual = 13003
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2211.906 ; gain = 24.562 ; free physical = 2783 ; free virtual = 13003
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2211.906 ; gain = 0.000 ; free physical = 2781 ; free virtual = 13003
INFO: [Common 17-1381] The checkpoint '/home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/single_port_blockram.runs/impl_run/single_port_blockram_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2211.906 ; gain = 0.000 ; free physical = 2783 ; free virtual = 13003
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2211.906 ; gain = 0.000 ; free physical = 2782 ; free virtual = 13003
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2211.906 ; gain = 0.000 ; free physical = 2783 ; free virtual = 13003
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: cdd9812e ConstDB: 0 ShapeSum: 55e8e16d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 119852f17

Time (s): cpu = 00:01:05 ; elapsed = 00:00:35 . Memory (MB): peak = 2632.047 ; gain = 420.141 ; free physical = 2340 ; free virtual = 12560

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 119852f17

Time (s): cpu = 00:01:05 ; elapsed = 00:00:35 . Memory (MB): peak = 2632.047 ; gain = 420.141 ; free physical = 2340 ; free virtual = 12560

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 119852f17

Time (s): cpu = 00:01:05 ; elapsed = 00:00:35 . Memory (MB): peak = 2656.422 ; gain = 444.516 ; free physical = 2315 ; free virtual = 12536

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 119852f17

Time (s): cpu = 00:01:05 ; elapsed = 00:00:35 . Memory (MB): peak = 2656.422 ; gain = 444.516 ; free physical = 2315 ; free virtual = 12536
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16db103d1

Time (s): cpu = 00:01:07 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488
Phase 2 Router Initialization | Checksum: 16db103d1

Time (s): cpu = 00:01:07 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d1b21f6e

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 80983632

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488
Phase 4.1 Global Iteration 0 | Checksum: 80983632

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488
Phase 4 Rip-up And Reroute | Checksum: 80983632

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 80983632

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 80983632

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488
Phase 5 Delay and Skew Optimization | Checksum: 80983632

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 80983632

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488
Phase 6.1 Hold Fix Iter | Checksum: 80983632

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488
Phase 6 Post Hold Fix | Checksum: 80983632

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0857964 %
  Global Horizontal Routing Utilization  = 0.0307192 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 80983632

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 80983632

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 80983632

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 80983632

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 2704.000 ; gain = 492.094 ; free physical = 2268 ; free virtual = 12488

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:12 ; elapsed = 00:00:39 . Memory (MB): peak = 2746.922 ; gain = 535.016 ; free physical = 2268 ; free virtual = 12488
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2746.922 ; gain = 0.000 ; free physical = 2265 ; free virtual = 12488
INFO: [Common 17-1381] The checkpoint '/home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/single_port_blockram.runs/impl_run/single_port_blockram_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/single_port_blockram.runs/impl_run/single_port_blockram_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/single_port_blockram.runs/impl_run/single_port_blockram_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file single_port_blockram_power_routed.rpt -pb single_port_blockram_power_summary_routed.pb -rpx single_port_blockram_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Thu Aug 10 17:34:47 2017...
[Thu Aug 10 17:34:51 2017] impl_run finished
wait_on_run: Time (s): cpu = 00:00:00.14 ; elapsed = 00:01:32 . Memory (MB): peak = 1070.723 ; gain = 0.000 ; free physical = 4039 ; free virtual = 14260
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7vx690tffg1761-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/.Xil/Vivado-37765-ubuntu/dcp/single_port_blockram.xdc]
Finished Parsing XDC File [/home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/.Xil/Vivado-37765-ubuntu/dcp/single_port_blockram.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1453.410 ; gain = 0.000 ; free physical = 3650 ; free virtual = 13874
Restored from archive | CPU: 0.020000 secs | Memory: 0.131088 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1453.410 ; gain = 0.000 ; free physical = 3650 ; free virtual = 13874
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1453.410 ; gain = 382.688 ; free physical = 3653 ; free virtual = 13874
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1453.410 ; gain = 0.000 ; free physical = 3653 ; free virtual = 13874
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2077.652 ; gain = 624.242 ; free physical = 3067 ; free virtual = 13288
# if {[string equal -nocase $sim_type "none"]} {
# } else {
# 		# cancel simulation autorun
# 		set_property -name {xsim.simulate.runtime} -value {0ns} -objects [get_filesets sim_1]
# 		
# 		# sim
# 		if {[string equal -nocase -length 5 $sim_mode "post-"]} {
# 			launch_xsim -simset sim_1 -mode $sim_mode -type $sim_type
# 		} else {
# 			launch_xsim -simset sim_1 -mode $sim_mode
# 		}
# 
# 		if {[string equal -nocase $dumpon "on"]} {
# 			# dump vcd
# 			open_vcd $waveform_path
# 			start_vcd
# 			log_vcd
# 		} else {}
# 	
# 		# run
# 		run -all
# 	
# 		if {[string equal -nocase $dumpon "on"]} {	
# 			#dump close
# 			flush_vcd
# 			close_vcd
# 		} else {}
# 		
# 		close_sim
# 	}
INFO: [Vivado 12-3750] launch_xsim is not applicable, calling 'launch_simulation'. Please update your scripts if running in batch mode.
launch_simulation -simset sim_1 -mode post-implementation -type timing -noclean_dir
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_run'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/single_port_blockram.sim/sim_1/impl/timing/single_port_blockram_testbench_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/single_port_blockram.sim/sim_1/impl/timing/single_port_blockram_testbench_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/single_port_blockram.sim/sim_1/impl/timing/single_port_blockram_testbench_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/single_port_blockram.sim/sim_1/impl/timing/single_port_blockram_testbench_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'single_port_blockram_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/single_port_blockram.sim/sim_1/impl/timing'
xvlog -m64 --relax -prj single_port_blockram_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/single_port_blockram.sim/sim_1/impl/timing/single_port_blockram_testbench_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_blockram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pobu/codes/pumpkin_ARMv8/verify/unit_test/common/single_port_blockram/single_port_blockram_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_blockram_testbench
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/single_port_blockram.sim/sim_1/impl/timing'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/pobu/tools/vivado/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 62f750f61a38423c8dc6edb67b8b8d95 --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot single_port_blockram_testbench_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.single_port_blockram_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2534] module single_port_blockram does not have a parameter named SINGLE_ELEMENT_SIZE_IN_BITS [/home/pobu/codes/pumpkin_ARMv8/verify/unit_test/common/single_port_blockram/single_port_blockram_testbench.v:83]
WARNING: [VRFC 10-2534] module single_port_blockram does not have a parameter named NUMBER_SETS [/home/pobu/codes/pumpkin_ARMv8/verify/unit_test/common/single_port_blockram/single_port_blockram_testbench.v:84]
WARNING: [VRFC 10-2534] module single_port_blockram does not have a parameter named SET_PTR_WIDTH_IN_BITS [/home/pobu/codes/pumpkin_ARMv8/verify/unit_test/common/single_port_blockram/single_port_blockram_testbench.v:85]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "single_port_blockram_testbench_time_impl.sdf", for root module "single_port_blockram_testbench/single_port_blockram".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "single_port_blockram_testbench_time_impl.sdf", for root module "single_port_blockram_testbench/single_port_blockram".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.single_port_blockram
Compiling module xil_defaultlib.single_port_blockram_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_port_blockram_testbench_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/pobu/codes/pumpkin_ARMv8/working_temp/unit_test_single_port_blockram/single_port_blockram.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_port_blockram_testbench_time_impl -key {Post-Implementation:sim_1:Timing:single_port_blockram_testbench} -tclbatch {single_port_blockram_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source single_port_blockram_testbench.tcl
## current_wave_config

[info-testbench] simulation for single_port_blockram_testbench begins now
[info-testbench] single_port_blockram_testbench testbench reset completed

INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_port_blockram_testbench_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2130.043 ; gain = 52.391 ; free physical = 3050 ; free virtual = 13273
launch_xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2130.043 ; gain = 52.391 ; free physical = 3050 ; free virtual = 13273
[info-testbench] No. 1 test (basic write-read access) fail
[info-testbench] No. 2 test (write enable verify) pass

[info-testbench] simulation for single_port_blockram_testbench comes to the end

$finish called at time : 30100 ns : File "/home/pobu/codes/pumpkin_ARMv8/verify/unit_test/common/single_port_blockram/single_port_blockram_testbench.v" Line 76
INFO: [Simtcl 6-16] Simulation closed
# close_project
INFO: [Common 17-206] Exiting Vivado at Thu Aug 10 17:35:25 2017...
