Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/Xilinx_and_gate/and_gatetwb_isim_beh.exe -prj /home/ise/Xilinx_and_gate/and_gatetwb_beh.prj work.and_gatetwb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Xilinx_and_gate/and_gate.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx_and_gate/and_gatetwb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95296 KB
Fuse CPU Usage: 1070 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity and_gate [and_gate_default]
Compiling architecture behavior of entity and_gatetwb
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable /home/ise/Xilinx_and_gate/and_gatetwb_isim_beh.exe
Fuse Memory Usage: 103912 KB
Fuse CPU Usage: 1080 ms
GCC CPU Usage: 290 ms
