#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x129775c90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12976a8c0 .scope module, "alu_li_tb" "alu_li_tb" 3 2;
 .timescale 0 0;
P_0x1297679f0 .param/l "CLK_PERIOD" 0 3 6, +C4<00000000000000000000000000001010>;
P_0x129767a30 .param/l "NUM_TESTS" 0 3 7, +C4<00000000000000000010011100010000>;
P_0x129767a70 .param/l "WIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
v0x1297b5460_0 .var "actual_result", 31 0;
v0x1297b5510_0 .var "clk", 0 0;
v0x1297b56b0_0 .var "dynamic_a_in", 31 0;
v0x1297b5760_0 .var "dynamic_b_in", 31 0;
v0x1297b57f0_0 .var "dynamic_op_in", 0 0;
v0x1297b5880_0 .var "dynamic_ready_in", 0 0;
v0x1297b5910_0 .net "dynamic_ready_out", 0 0, v0x1297aeab0_0;  1 drivers
v0x1297b59a0_0 .net "dynamic_result_out", 31 0, v0x1297aec10_0;  1 drivers
v0x1297b5a50_0 .var "dynamic_valid_in", 0 0;
v0x1297b5b80_0 .net "dynamic_valid_out", 0 0, v0x1297aed30_0;  1 drivers
v0x1297b5c10_0 .var "expected_result", 31 0;
v0x1297b5ca0_0 .var/2s "mismatch_count", 31 0;
v0x1297b5d30_0 .var "reset", 0 0;
v0x1297b5e40_0 .var/2s "seed", 31 0;
v0x1297b5ed0_0 .var "static_a", 31 0;
v0x1297b5f60_0 .var "static_b", 31 0;
v0x1297b6000_0 .var "static_op", 0 0;
v0x1297b6190_0 .net "static_result", 31 0, v0x1297b4a60_0;  1 drivers
v0x1297b6220_0 .var "test_a", 31 0;
v0x1297b62b0_0 .var "test_b", 31 0;
v0x1297b6340_0 .var/2s "test_count", 31 0;
v0x1297b63d0_0 .var "test_op", 0 0;
S_0x129799010 .scope autofunction.real, "abs_diff" "abs_diff" 3 222, 3 222 0, S_0x12976a8c0;
 .timescale 0 0;
v0x1297a0410_0 .var/real "a", 0 0;
; Variable abs_diff is REAL return value of scope S_0x129799010
v0x1297a7390_0 .var/real "b", 0 0;
TD_alu_li_tb.abs_diff ;
    %load/real v0x1297a7390_0;
    %load/real v0x1297a0410_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %flag_set/vec4 8;
    %jmp/1  T_0.0, 8;
    %load/real v0x1297a7390_0;
    %load/real v0x1297a0410_0;
    %sub/wr;
    %jmp/0  T_0.1, 8; End of false expr.
    %load/real v0x1297a0410_0;
    %load/real v0x1297a7390_0;
    %sub/wr;
    %blend/wr;
    %jmp  T_0.1; End of blend
T_0.0 ;
    %load/real v0x1297a0410_0;
    %load/real v0x1297a7390_0;
    %sub/wr;
T_0.1 ;
    %ret/real 0; Assign to abs_diff
    %disable/flow S_0x129799010;
    %end;
S_0x1297a7420 .scope module, "dynamic_alu" "ALU_LI" 3 47, 4 278 0, S_0x12976a8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a_in";
    .port_info 3 /INPUT 32 "b_in";
    .port_info 4 /INPUT 1 "op_in";
    .port_info 5 /INPUT 1 "valid_in";
    .port_info 6 /OUTPUT 1 "ready_out";
    .port_info 7 /OUTPUT 32 "result_out";
    .port_info 8 /OUTPUT 1 "valid_out";
    .port_info 9 /INPUT 1 "ready_in";
P_0x1297a75f0 .param/l "WIDTH" 0 4 279, +C4<00000000000000000000000000100000>;
enum0x12974eda0 .enum4 (1)
   "OP_ADD" 1'b0,
   "OP_MUL" 1'b1
 ;
L_0x130098880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1297ba6e0 .functor XNOR 1, v0x1297b57f0_0, L_0x130098880, C4<0>, C4<0>;
L_0x1297ba7f0 .functor AND 1, v0x1297b5a50_0, L_0x1297ba6e0, C4<1>, C4<1>;
L_0x130098b98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1297bc090 .functor XNOR 1, v0x1297b57f0_0, L_0x130098b98, C4<0>, C4<0>;
L_0x1297bc160 .functor AND 1, v0x1297b5a50_0, L_0x1297bc090, C4<1>, C4<1>;
v0x1297adce0_0 .net/2u *"_ivl_0", 0 0, L_0x130098880;  1 drivers
v0x1297adda0_0 .net *"_ivl_2", 0 0, L_0x1297ba6e0;  1 drivers
v0x1297ade40_0 .net/2u *"_ivl_6", 0 0, L_0x130098b98;  1 drivers
v0x1297aded0_0 .net *"_ivl_8", 0 0, L_0x1297bc090;  1 drivers
v0x1297adf60_0 .net "a_in", 31 0, v0x1297b56b0_0;  1 drivers
v0x1297ae070_0 .var "add_ready_in", 0 0;
v0x1297ae100_0 .net "add_ready_out", 0 0, v0x1297aa620_0;  1 drivers
v0x1297ae190_0 .net "add_sum", 31 0, L_0x1297ba580;  1 drivers
v0x1297ae240_0 .net "add_valid_out", 0 0, L_0x1297ba630;  1 drivers
v0x1297ae370_0 .net "b_in", 31 0, v0x1297b5760_0;  1 drivers
v0x1297ae400_0 .var "captured_op", 0 0;
v0x1297ae490_0 .net "clk", 0 0, v0x1297b5510_0;  1 drivers
v0x1297ae5a0_0 .net "mul_product", 31 0, L_0x1297bbf30;  1 drivers
v0x1297ae630_0 .var "mul_ready_in", 0 0;
v0x1297ae6c0_0 .net "mul_ready_out", 0 0, v0x1297ad870_0;  1 drivers
v0x1297ae750_0 .net "mul_valid_out", 0 0, L_0x1297bbfe0;  1 drivers
v0x1297ae800_0 .net "op_in", 0 0, v0x1297b57f0_0;  1 drivers
v0x1297ae990_0 .var "op_valid", 0 0;
v0x1297aea20_0 .net "ready_in", 0 0, v0x1297b5880_0;  1 drivers
v0x1297aeab0_0 .var "ready_out", 0 0;
v0x1297aeb40_0 .net "reset", 0 0, v0x1297b5d30_0;  1 drivers
v0x1297aec10_0 .var "result_out", 31 0;
v0x1297aeca0_0 .net "valid_in", 0 0, v0x1297b5a50_0;  1 drivers
v0x1297aed30_0 .var "valid_out", 0 0;
E_0x1297a7850 .event anyedge, v0x1297ae800_0, v0x1297aa620_0, v0x1297ad870_0;
E_0x1297a78b0/0 .event anyedge, v0x1297ae400_0, v0x1297aa810_0, v0x1297aa960_0, v0x1297ae990_0;
E_0x1297a78b0/1 .event anyedge, v0x1297aea20_0, v0x1297ad6a0_0, v0x1297adae0_0;
E_0x1297a78b0 .event/or E_0x1297a78b0/0, E_0x1297a78b0/1;
S_0x1297a7940 .scope module, "add_li_inst" "Add_LI" 4 320, 4 2 0, S_0x1297a7420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a_in";
    .port_info 3 /INPUT 32 "b_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 1 "ready_out";
    .port_info 6 /OUTPUT 32 "sum_out";
    .port_info 7 /OUTPUT 1 "valid_out";
    .port_info 8 /INPUT 1 "ready_in";
P_0x1297a7b10 .param/l "WIDTH" 0 4 3, +C4<00000000000000000000000000100000>;
enum0x12974f530 .enum4 (2)
   "IDLE" 2'b00,
   "COMPUTE" 2'b01,
   "VALID" 2'b10
 ;
L_0x1297ba580 .functor BUFZ 32, v0x1297aa760_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1297ba630 .functor BUFZ 1, v0x1297aaa00_0, C4<0>, C4<0>, C4<0>;
v0x1297a9ff0_0 .net "a_in", 31 0, v0x1297b56b0_0;  alias, 1 drivers
v0x1297aa080_0 .var "add_a", 31 0;
v0x1297aa110_0 .var "add_b", 31 0;
v0x1297aa1a0_0 .net "add_result", 31 0, v0x1297a9e30_0;  1 drivers
v0x1297aa250_0 .net "b_in", 31 0, v0x1297b5760_0;  alias, 1 drivers
v0x1297aa320_0 .net "clk", 0 0, v0x1297b5510_0;  alias, 1 drivers
v0x1297aa3b0_0 .var "current_state", 1 0;
v0x1297aa450_0 .var "next_state", 1 0;
v0x1297aa500_0 .net "ready_in", 0 0, v0x1297ae070_0;  1 drivers
v0x1297aa620_0 .var "ready_out", 0 0;
v0x1297aa6c0_0 .net "reset", 0 0, v0x1297b5d30_0;  alias, 1 drivers
v0x1297aa760_0 .var "result_reg", 31 0;
v0x1297aa810_0 .net "sum_out", 31 0, L_0x1297ba580;  alias, 1 drivers
v0x1297aa8c0_0 .net "valid_in", 0 0, L_0x1297ba7f0;  1 drivers
v0x1297aa960_0 .net "valid_out", 0 0, L_0x1297ba630;  alias, 1 drivers
v0x1297aaa00_0 .var "valid_reg", 0 0;
E_0x1297a7ce0 .event anyedge, v0x1297aa3b0_0, v0x1297aa8c0_0, v0x1297aa960_0, v0x1297aa500_0;
S_0x1297a7d60 .scope module, "add_inst" "Add" 4 38, 5 2 0, S_0x1297a7940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "sum";
P_0x1297a7f30 .param/l "WIDTH" 0 5 3, +C4<00000000000000000000000000100000>;
L_0x1297b9dd0 .functor AND 1, L_0x1297b9f60, L_0x1297ba0c0, C4<1>, C4<1>;
L_0x1297ba470 .functor AND 1, L_0x1297ba260, L_0x1297ba3d0, C4<1>, C4<1>;
L_0x1300985b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1297a80f0_0 .net/2u *"_ivl_12", 7 0, L_0x1300985b0;  1 drivers
v0x1297a81b0_0 .net *"_ivl_14", 0 0, L_0x1297b95c0;  1 drivers
L_0x1300985f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1297a8250_0 .net/2u *"_ivl_16", 0 0, L_0x1300985f8;  1 drivers
v0x1297a8310_0 .net *"_ivl_18", 23 0, L_0x1297b9720;  1 drivers
L_0x130098640 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1297a83c0_0 .net/2u *"_ivl_20", 0 0, L_0x130098640;  1 drivers
v0x1297a84b0_0 .net *"_ivl_22", 23 0, L_0x1297b9840;  1 drivers
L_0x130098688 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1297a8560_0 .net/2u *"_ivl_26", 7 0, L_0x130098688;  1 drivers
v0x1297a8610_0 .net *"_ivl_28", 0 0, L_0x1297b9a90;  1 drivers
L_0x1300986d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1297a86b0_0 .net/2u *"_ivl_30", 0 0, L_0x1300986d0;  1 drivers
v0x1297a87c0_0 .net *"_ivl_32", 23 0, L_0x1297b9c10;  1 drivers
L_0x130098718 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1297a8870_0 .net/2u *"_ivl_34", 0 0, L_0x130098718;  1 drivers
v0x1297a8920_0 .net *"_ivl_36", 23 0, L_0x1297b9cf0;  1 drivers
L_0x130098760 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1297a89d0_0 .net/2u *"_ivl_40", 7 0, L_0x130098760;  1 drivers
v0x1297a8a80_0 .net *"_ivl_42", 0 0, L_0x1297b9f60;  1 drivers
L_0x1300987a8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1297a8b20_0 .net/2u *"_ivl_44", 22 0, L_0x1300987a8;  1 drivers
v0x1297a8bd0_0 .net *"_ivl_46", 0 0, L_0x1297ba0c0;  1 drivers
L_0x1300987f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1297a8c70_0 .net/2u *"_ivl_50", 7 0, L_0x1300987f0;  1 drivers
v0x1297a8e00_0 .net *"_ivl_52", 0 0, L_0x1297ba260;  1 drivers
L_0x130098838 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1297a8e90_0 .net/2u *"_ivl_54", 22 0, L_0x130098838;  1 drivers
v0x1297a8f30_0 .net *"_ivl_56", 0 0, L_0x1297ba3d0;  1 drivers
v0x1297a8fd0_0 .net "a", 31 0, v0x1297aa080_0;  1 drivers
v0x1297a9080_0 .var "aligned_mant_a", 24 0;
v0x1297a9130_0 .var "aligned_mant_b", 24 0;
v0x1297a91e0_0 .net "b", 31 0, v0x1297aa110_0;  1 drivers
v0x1297a9290_0 .net "clk", 0 0, v0x1297b5510_0;  alias, 1 drivers
v0x1297a9330_0 .net "exp_a", 7 0, L_0x1297b9110;  1 drivers
v0x1297a93e0_0 .net "exp_b", 7 0, L_0x1297b93d0;  1 drivers
v0x1297a9490_0 .var "exp_diff", 7 0;
v0x1297a9540_0 .net "full_mant_a", 23 0, L_0x1297b9970;  1 drivers
v0x1297a95f0_0 .net "full_mant_b", 23 0, L_0x1297b9e40;  1 drivers
v0x1297a96a0_0 .net "is_zero_a", 0 0, L_0x1297b9dd0;  1 drivers
v0x1297a9740_0 .net "is_zero_b", 0 0, L_0x1297ba470;  1 drivers
v0x1297a97e0_0 .net "mant_a", 22 0, L_0x1297b91b0;  1 drivers
v0x1297a8d20_0 .net "mant_b", 22 0, L_0x1297b94a0;  1 drivers
v0x1297a9a70_0 .var "mant_sum", 24 0;
v0x1297a9b00_0 .var "result_exp", 7 0;
v0x1297a9ba0_0 .var "result_mant", 22 0;
v0x1297a9c50_0 .var "result_sign", 0 0;
v0x1297a9cf0_0 .net "sign_a", 0 0, L_0x1297b9030;  1 drivers
v0x1297a9d90_0 .net "sign_b", 0 0, L_0x1297b92f0;  1 drivers
v0x1297a9e30_0 .var "sum", 31 0;
v0x1297a9ee0_0 .var "sum_next", 31 0;
E_0x1297a8050 .event posedge, v0x1297a9290_0;
E_0x1297a80b0/0 .event anyedge, v0x1297a96a0_0, v0x1297a91e0_0, v0x1297a9740_0, v0x1297a8fd0_0;
E_0x1297a80b0/1 .event anyedge, v0x1297a9330_0, v0x1297a93e0_0, v0x1297a9540_0, v0x1297a95f0_0;
E_0x1297a80b0/2 .event anyedge, v0x1297a9cf0_0, v0x1297a9d90_0, v0x1297a9a70_0, v0x1297a9a70_0;
E_0x1297a80b0/3 .event anyedge, v0x1297a9a70_0, v0x1297a9a70_0, v0x1297a9a70_0;
E_0x1297a80b0 .event/or E_0x1297a80b0/0, E_0x1297a80b0/1, E_0x1297a80b0/2, E_0x1297a80b0/3;
L_0x1297b9030 .part v0x1297aa080_0, 31, 1;
L_0x1297b9110 .part v0x1297aa080_0, 23, 8;
L_0x1297b91b0 .part v0x1297aa080_0, 0, 23;
L_0x1297b92f0 .part v0x1297aa110_0, 31, 1;
L_0x1297b93d0 .part v0x1297aa110_0, 23, 8;
L_0x1297b94a0 .part v0x1297aa110_0, 0, 23;
L_0x1297b95c0 .cmp/eq 8, L_0x1297b9110, L_0x1300985b0;
L_0x1297b9720 .concat [ 23 1 0 0], L_0x1297b91b0, L_0x1300985f8;
L_0x1297b9840 .concat [ 23 1 0 0], L_0x1297b91b0, L_0x130098640;
L_0x1297b9970 .functor MUXZ 24, L_0x1297b9840, L_0x1297b9720, L_0x1297b95c0, C4<>;
L_0x1297b9a90 .cmp/eq 8, L_0x1297b93d0, L_0x130098688;
L_0x1297b9c10 .concat [ 23 1 0 0], L_0x1297b94a0, L_0x1300986d0;
L_0x1297b9cf0 .concat [ 23 1 0 0], L_0x1297b94a0, L_0x130098718;
L_0x1297b9e40 .functor MUXZ 24, L_0x1297b9cf0, L_0x1297b9c10, L_0x1297b9a90, C4<>;
L_0x1297b9f60 .cmp/eq 8, L_0x1297b9110, L_0x130098760;
L_0x1297ba0c0 .cmp/eq 23, L_0x1297b91b0, L_0x1300987a8;
L_0x1297ba260 .cmp/eq 8, L_0x1297b93d0, L_0x1300987f0;
L_0x1297ba3d0 .cmp/eq 23, L_0x1297b94a0, L_0x130098838;
S_0x1297aab80 .scope module, "mul_li_inst" "Mul_LI" 4 333, 4 140 0, S_0x1297a7420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a_in";
    .port_info 3 /INPUT 32 "b_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 1 "ready_out";
    .port_info 6 /OUTPUT 32 "product_out";
    .port_info 7 /OUTPUT 1 "valid_out";
    .port_info 8 /INPUT 1 "ready_in";
P_0x1297aacf0 .param/l "WIDTH" 0 4 141, +C4<00000000000000000000000000100000>;
enum0x1297501a0 .enum4 (2)
   "IDLE" 2'b00,
   "COMPUTE" 2'b01,
   "VALID" 2'b10
 ;
L_0x1297bbf30 .functor BUFZ 32, v0x1297ad9c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1297bbfe0 .functor BUFZ 1, v0x1297adb70_0, C4<0>, C4<0>, C4<0>;
v0x1297ad120_0 .net "a_in", 31 0, v0x1297b56b0_0;  alias, 1 drivers
v0x1297ad1d0_0 .net "b_in", 31 0, v0x1297b5760_0;  alias, 1 drivers
v0x1297ad280_0 .net "clk", 0 0, v0x1297b5510_0;  alias, 1 drivers
v0x1297ad330_0 .var "current_state", 1 0;
v0x1297ad3c0_0 .var "mul_a", 31 0;
v0x1297ad4a0_0 .var "mul_b", 31 0;
v0x1297ad550_0 .net "mul_result", 31 0, v0x1297acc50_0;  1 drivers
v0x1297ad600_0 .var "next_state", 1 0;
v0x1297ad6a0_0 .net "product_out", 31 0, L_0x1297bbf30;  alias, 1 drivers
v0x1297ad7d0_0 .net "ready_in", 0 0, v0x1297ae630_0;  1 drivers
v0x1297ad870_0 .var "ready_out", 0 0;
v0x1297ad910_0 .net "reset", 0 0, v0x1297b5d30_0;  alias, 1 drivers
v0x1297ad9c0_0 .var "result_reg", 31 0;
v0x1297ada50_0 .net "valid_in", 0 0, L_0x1297bc160;  1 drivers
v0x1297adae0_0 .net "valid_out", 0 0, L_0x1297bbfe0;  alias, 1 drivers
v0x1297adb70_0 .var "valid_reg", 0 0;
E_0x1297aaf20 .event anyedge, v0x1297ad330_0, v0x1297ada50_0, v0x1297adae0_0, v0x1297ad7d0_0;
S_0x1297aaf80 .scope module, "mul_inst" "Mul" 4 176, 5 112 0, S_0x1297aab80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "product";
P_0x1297ab150 .param/l "WIDTH" 0 5 113, +C4<00000000000000000000000000100000>;
L_0x1297bb7a0 .functor AND 1, L_0x1297bb930, L_0x1297bba90, C4<1>, C4<1>;
L_0x1297bbe40 .functor AND 1, L_0x1297bbc30, L_0x1297bbda0, C4<1>, C4<1>;
L_0x1300988c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1297ab330_0 .net/2u *"_ivl_12", 7 0, L_0x1300988c8;  1 drivers
v0x1297ab3f0_0 .net *"_ivl_14", 0 0, L_0x1297bae70;  1 drivers
L_0x130098910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1297ab490_0 .net/2u *"_ivl_16", 0 0, L_0x130098910;  1 drivers
v0x1297ab520_0 .net *"_ivl_18", 23 0, L_0x1297b8990;  1 drivers
L_0x130098958 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1297ab5b0_0 .net/2u *"_ivl_20", 0 0, L_0x130098958;  1 drivers
v0x1297ab680_0 .net *"_ivl_22", 23 0, L_0x1297bb210;  1 drivers
L_0x1300989a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1297ab720_0 .net/2u *"_ivl_26", 7 0, L_0x1300989a0;  1 drivers
v0x1297ab7d0_0 .net *"_ivl_28", 0 0, L_0x1297bb460;  1 drivers
L_0x1300989e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1297ab870_0 .net/2u *"_ivl_30", 0 0, L_0x1300989e8;  1 drivers
v0x1297ab980_0 .net *"_ivl_32", 23 0, L_0x1297bb5e0;  1 drivers
L_0x130098a30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1297aba30_0 .net/2u *"_ivl_34", 0 0, L_0x130098a30;  1 drivers
v0x1297abae0_0 .net *"_ivl_36", 23 0, L_0x1297bb6c0;  1 drivers
L_0x130098a78 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1297abb90_0 .net/2u *"_ivl_40", 7 0, L_0x130098a78;  1 drivers
v0x1297abc40_0 .net *"_ivl_42", 0 0, L_0x1297bb930;  1 drivers
L_0x130098ac0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1297abce0_0 .net/2u *"_ivl_44", 22 0, L_0x130098ac0;  1 drivers
v0x1297abd90_0 .net *"_ivl_46", 0 0, L_0x1297bba90;  1 drivers
L_0x130098b08 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1297abe30_0 .net/2u *"_ivl_50", 7 0, L_0x130098b08;  1 drivers
v0x1297abfc0_0 .net *"_ivl_52", 0 0, L_0x1297bbc30;  1 drivers
L_0x130098b50 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1297ac050_0 .net/2u *"_ivl_54", 22 0, L_0x130098b50;  1 drivers
v0x1297ac0f0_0 .net *"_ivl_56", 0 0, L_0x1297bbda0;  1 drivers
v0x1297ac190_0 .net "a", 31 0, v0x1297ad3c0_0;  1 drivers
v0x1297ac240_0 .net "b", 31 0, v0x1297ad4a0_0;  1 drivers
v0x1297ac2f0_0 .net "clk", 0 0, v0x1297b5510_0;  alias, 1 drivers
v0x1297ac3c0_0 .net "exp_a", 7 0, L_0x1297ba9c0;  1 drivers
v0x1297ac450_0 .net "exp_b", 7 0, L_0x1297bac80;  1 drivers
v0x1297ac4e0_0 .var "exp_overflow", 0 0;
v0x1297ac570_0 .var "exp_sum", 8 0;
v0x1297ac600_0 .var "exp_underflow", 0 0;
v0x1297ac690_0 .net "full_mant_a", 23 0, L_0x1297bb340;  1 drivers
v0x1297ac740_0 .net "full_mant_b", 23 0, L_0x1297bb810;  1 drivers
v0x1297ac7f0_0 .net "is_zero_a", 0 0, L_0x1297bb7a0;  1 drivers
v0x1297ac890_0 .net "is_zero_b", 0 0, L_0x1297bbe40;  1 drivers
v0x1297ac930_0 .net "mant_a", 22 0, L_0x1297baa60;  1 drivers
v0x1297abee0_0 .net "mant_b", 22 0, L_0x1297bad50;  1 drivers
v0x1297acbc0_0 .var "mant_product", 47 0;
v0x1297acc50_0 .var "product", 31 0;
v0x1297accf0_0 .var "product_next", 31 0;
v0x1297acda0_0 .var "result_exp", 7 0;
v0x1297ace50_0 .var "result_mant", 22 0;
v0x1297acf00_0 .var "result_sign", 0 0;
v0x1297acfa0_0 .net "sign_a", 0 0, L_0x1297ba8e0;  1 drivers
v0x1297ad040_0 .net "sign_b", 0 0, L_0x1297baba0;  1 drivers
E_0x1297ab270/0 .event anyedge, v0x1297ac7f0_0, v0x1297ac890_0, v0x1297acfa0_0, v0x1297ad040_0;
E_0x1297ab270/1 .event anyedge, v0x1297ac690_0, v0x1297ac740_0, v0x1297ac3c0_0, v0x1297ac450_0;
E_0x1297ab270/2 .event anyedge, v0x1297ac570_0, v0x1297acbc0_0, v0x1297acbc0_0, v0x1297ac570_0;
E_0x1297ab270/3 .event anyedge, v0x1297acbc0_0;
E_0x1297ab270 .event/or E_0x1297ab270/0, E_0x1297ab270/1, E_0x1297ab270/2, E_0x1297ab270/3;
L_0x1297ba8e0 .part v0x1297ad3c0_0, 31, 1;
L_0x1297ba9c0 .part v0x1297ad3c0_0, 23, 8;
L_0x1297baa60 .part v0x1297ad3c0_0, 0, 23;
L_0x1297baba0 .part v0x1297ad4a0_0, 31, 1;
L_0x1297bac80 .part v0x1297ad4a0_0, 23, 8;
L_0x1297bad50 .part v0x1297ad4a0_0, 0, 23;
L_0x1297bae70 .cmp/eq 8, L_0x1297ba9c0, L_0x1300988c8;
L_0x1297b8990 .concat [ 23 1 0 0], L_0x1297baa60, L_0x130098910;
L_0x1297bb210 .concat [ 23 1 0 0], L_0x1297baa60, L_0x130098958;
L_0x1297bb340 .functor MUXZ 24, L_0x1297bb210, L_0x1297b8990, L_0x1297bae70, C4<>;
L_0x1297bb460 .cmp/eq 8, L_0x1297bac80, L_0x1300989a0;
L_0x1297bb5e0 .concat [ 23 1 0 0], L_0x1297bad50, L_0x1300989e8;
L_0x1297bb6c0 .concat [ 23 1 0 0], L_0x1297bad50, L_0x130098a30;
L_0x1297bb810 .functor MUXZ 24, L_0x1297bb6c0, L_0x1297bb5e0, L_0x1297bb460, C4<>;
L_0x1297bb930 .cmp/eq 8, L_0x1297ba9c0, L_0x130098a78;
L_0x1297bba90 .cmp/eq 23, L_0x1297baa60, L_0x130098ac0;
L_0x1297bbc30 .cmp/eq 8, L_0x1297bac80, L_0x130098b08;
L_0x1297bbda0 .cmp/eq 23, L_0x1297bad50, L_0x130098b50;
S_0x1297aee70 .scope autofunction.real, "fp_to_real" "fp_to_real" 3 81, 3 81 0, S_0x12976a8c0;
 .timescale 0 0;
v0x1297aefe0_0 .var "fp", 31 0;
; Variable fp_to_real is REAL return value of scope S_0x1297aee70
TD_alu_li_tb.fp_to_real ;
    %pushi/real 0, 4065; load=0.00000
    %ret/real 0; Assign to fp_to_real
    %disable/flow S_0x1297aee70;
    %end;
S_0x1297af130 .scope autofunction.vec4.s32, "get_random_bits" "get_random_bits" 3 70, 3 70 0, S_0x12976a8c0;
 .timescale 0 0;
; Variable get_random_bits is vec4 return value of scope S_0x1297af130
TD_alu_li_tb.get_random_bits ;
    %vpi_func 3 71 "$random" 32, v0x1297b5e40_0 {0 0 0};
    %ret/vec4 0, 0, 32;  Assign to get_random_bits (store_vec4_to_lval)
    %disable/flow S_0x1297af130;
    %end;
S_0x1297af3b0 .scope autofunction.vec4.s32, "real_to_fp" "real_to_fp" 3 75, 3 75 0, S_0x12976a8c0;
 .timescale 0 0;
v0x1297af5b0_0 .var/real "r", 0 0;
; Variable real_to_fp is vec4 return value of scope S_0x1297af3b0
TD_alu_li_tb.real_to_fp ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to real_to_fp (store_vec4_to_lval)
    %disable/flow S_0x1297af3b0;
    %end;
S_0x1297af700 .scope autotask, "run_differential_tests" "run_differential_tests" 3 132, 3 132 0, S_0x12976a8c0;
 .timescale 0 0;
TD_alu_li_tb.run_differential_tests ;
    %fork t_1, S_0x1297af8c0;
    %jmp t_0;
    .scope S_0x1297af8c0;
t_1 ;
    %pushi/vec4 500, 0, 32;
    %store/vec4 v0x1297afd10_0, 0, 32;
    %fork t_3, S_0x1297afa80;
    %jmp t_2;
    .scope S_0x1297afa80;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1297afc50_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x1297afc50_0;
    %cmpi/s 10000, 0, 32;
    %jmp/0xz T_4.3, 5;
    %alloc S_0x1297af130;
    %callf/vec4 TD_alu_li_tb.get_random_bits, S_0x1297af130;
    %free S_0x1297af130;
    %store/vec4 v0x1297b6220_0, 0, 32;
    %alloc S_0x1297af130;
    %callf/vec4 TD_alu_li_tb.get_random_bits, S_0x1297af130;
    %free S_0x1297af130;
    %store/vec4 v0x1297b62b0_0, 0, 32;
    %alloc S_0x1297af130;
    %callf/vec4 TD_alu_li_tb.get_random_bits, S_0x1297af130;
    %free S_0x1297af130;
    %pushi/vec4 1, 0, 32;
    %and;
    %pad/u 1;
    %store/vec4 v0x1297b63d0_0, 0, 1;
    %alloc S_0x1297b5030;
    %load/vec4 v0x1297b6220_0;
    %store/vec4 v0x1297b5270_0, 0, 32;
    %load/vec4 v0x1297b62b0_0;
    %store/vec4 v0x1297b5330_0, 0, 32;
    %load/vec4 v0x1297b63d0_0;
    %store/vec4 v0x1297b53d0_0, 0, 1;
    %fork TD_alu_li_tb.test_single_case, S_0x1297b5030;
    %join;
    %free S_0x1297b5030;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1297b6340_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1297b6340_0, 0, 32;
    %load/vec4 v0x1297afc50_0;
    %load/vec4 v0x1297afd10_0;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.6, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1297afc50_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x1297afc50_0;
    %muli 100, 0, 32;
    %pushi/vec4 10000, 0, 32;
    %div/s;
    %vpi_call/w 3 149 "$display", "Progress: %0d%% (%0d/%0d tests), Mismatches: %0d", S<0,vec4,s32>, v0x1297afc50_0, P_0x129767a30, v0x1297b5ca0_0 {1 0 0};
T_4.4 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1297afc50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1297afc50_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .scope S_0x1297af8c0;
t_2 %join;
    %end;
    .scope S_0x1297af700;
t_0 %join;
    %end;
S_0x1297af8c0 .scope autobegin, "$unm_blk_5" "$unm_blk_5" 3 133, 3 133 0, S_0x1297af700;
 .timescale 0 0;
v0x1297afd10_0 .var/2s "progress_interval", 31 0;
S_0x1297afa80 .scope autobegin, "$ivl_for_loop0" "$ivl_for_loop0" 3 136, 3 136 0, S_0x1297af8c0;
 .timescale 0 0;
v0x1297afc50_0 .var/2s "i", 31 0;
S_0x1297afdd0 .scope module, "static_alu" "ALU" 3 37, 6 2 0, S_0x12976a8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "b";
    .port_info 5 /OUTPUT 32 "result";
P_0x1297aff90 .param/l "WIDTH" 0 6 3, +C4<00000000000000000000000000100000>;
enum0x12974df10 .enum4 (1)
   "OP_ADD" 1'b0,
   "OP_MUL" 1'b1
 ;
v0x1297b4570_0 .net "a", 31 0, v0x1297b5ed0_0;  1 drivers
v0x1297b4660_0 .net "add_result", 31 0, v0x1297b2260_0;  1 drivers
v0x1297b46f0_0 .net "b", 31 0, v0x1297b5f60_0;  1 drivers
v0x1297b47e0_0 .net "clk", 0 0, v0x1297b5510_0;  alias, 1 drivers
v0x1297b4870_0 .net "mul_result", 31 0, v0x1297b4080_0;  1 drivers
v0x1297b4940_0 .net "op", 0 0, v0x1297b6000_0;  1 drivers
v0x1297b49d0_0 .net "reset", 0 0, v0x1297b5d30_0;  alias, 1 drivers
v0x1297b4a60_0 .var "result", 31 0;
E_0x1297b0170 .event anyedge, v0x1297b4940_0, v0x1297b2260_0, v0x1297b4080_0;
S_0x1297b01f0 .scope module, "adder" "Add" 6 23, 5 2 0, S_0x1297afdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "sum";
P_0x1297b03c0 .param/l "WIDTH" 0 5 3, +C4<00000000000000000000000000100000>;
L_0x1297b7230 .functor AND 1, L_0x1297b73c0, L_0x1297b7520, C4<1>, C4<1>;
L_0x1297b7910 .functor AND 1, L_0x1297b7740, L_0x1297b7870, C4<1>, C4<1>;
L_0x130098010 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1297b0530_0 .net/2u *"_ivl_12", 7 0, L_0x130098010;  1 drivers
v0x1297b05f0_0 .net *"_ivl_14", 0 0, L_0x1297b69a0;  1 drivers
L_0x130098058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1297b0690_0 .net/2u *"_ivl_16", 0 0, L_0x130098058;  1 drivers
v0x1297b0750_0 .net *"_ivl_18", 23 0, L_0x1297b6ae0;  1 drivers
L_0x1300980a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1297b0800_0 .net/2u *"_ivl_20", 0 0, L_0x1300980a0;  1 drivers
v0x1297b08f0_0 .net *"_ivl_22", 23 0, L_0x1297b6c20;  1 drivers
L_0x1300980e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1297b09a0_0 .net/2u *"_ivl_26", 7 0, L_0x1300980e8;  1 drivers
v0x1297b0a50_0 .net *"_ivl_28", 0 0, L_0x1297b6eb0;  1 drivers
L_0x130098130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1297b0af0_0 .net/2u *"_ivl_30", 0 0, L_0x130098130;  1 drivers
v0x1297b0c00_0 .net *"_ivl_32", 23 0, L_0x1297b7030;  1 drivers
L_0x130098178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1297b0cb0_0 .net/2u *"_ivl_34", 0 0, L_0x130098178;  1 drivers
v0x1297b0d60_0 .net *"_ivl_36", 23 0, L_0x1297b7150;  1 drivers
L_0x1300981c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1297b0e10_0 .net/2u *"_ivl_40", 7 0, L_0x1300981c0;  1 drivers
v0x1297b0ec0_0 .net *"_ivl_42", 0 0, L_0x1297b73c0;  1 drivers
L_0x130098208 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1297b0f60_0 .net/2u *"_ivl_44", 22 0, L_0x130098208;  1 drivers
v0x1297b1010_0 .net *"_ivl_46", 0 0, L_0x1297b7520;  1 drivers
L_0x130098250 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1297b10b0_0 .net/2u *"_ivl_50", 7 0, L_0x130098250;  1 drivers
v0x1297b1240_0 .net *"_ivl_52", 0 0, L_0x1297b7740;  1 drivers
L_0x130098298 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1297b12d0_0 .net/2u *"_ivl_54", 22 0, L_0x130098298;  1 drivers
v0x1297b1370_0 .net *"_ivl_56", 0 0, L_0x1297b7870;  1 drivers
v0x1297b1410_0 .net "a", 31 0, v0x1297b5ed0_0;  alias, 1 drivers
v0x1297b14c0_0 .var "aligned_mant_a", 24 0;
v0x1297b1570_0 .var "aligned_mant_b", 24 0;
v0x1297b1620_0 .net "b", 31 0, v0x1297b5f60_0;  alias, 1 drivers
v0x1297b16d0_0 .net "clk", 0 0, v0x1297b5510_0;  alias, 1 drivers
v0x1297b1760_0 .net "exp_a", 7 0, L_0x1297b6580;  1 drivers
v0x1297b1810_0 .net "exp_b", 7 0, L_0x1297b6820;  1 drivers
v0x1297b18c0_0 .var "exp_diff", 7 0;
v0x1297b1970_0 .net "full_mant_a", 23 0, L_0x1297b6d90;  1 drivers
v0x1297b1a20_0 .net "full_mant_b", 23 0, L_0x1297b72a0;  1 drivers
v0x1297b1ad0_0 .net "is_zero_a", 0 0, L_0x1297b7230;  1 drivers
v0x1297b1b70_0 .net "is_zero_b", 0 0, L_0x1297b7910;  1 drivers
v0x1297b1c10_0 .net "mant_a", 22 0, L_0x1297b6640;  1 drivers
v0x1297b1160_0 .net "mant_b", 22 0, L_0x1297b68e0;  1 drivers
v0x1297b1ea0_0 .var "mant_sum", 24 0;
v0x1297b1f30_0 .var "result_exp", 7 0;
v0x1297b1fd0_0 .var "result_mant", 22 0;
v0x1297b2080_0 .var "result_sign", 0 0;
v0x1297b2120_0 .net "sign_a", 0 0, L_0x1297b6460;  1 drivers
v0x1297b21c0_0 .net "sign_b", 0 0, L_0x1297b66e0;  1 drivers
v0x1297b2260_0 .var "sum", 31 0;
v0x1297b2310_0 .var "sum_next", 31 0;
E_0x1297b04e0/0 .event anyedge, v0x1297b1ad0_0, v0x1297b1620_0, v0x1297b1b70_0, v0x1297b1410_0;
E_0x1297b04e0/1 .event anyedge, v0x1297b1760_0, v0x1297b1810_0, v0x1297b1970_0, v0x1297b1a20_0;
E_0x1297b04e0/2 .event anyedge, v0x1297b2120_0, v0x1297b21c0_0, v0x1297b1ea0_0, v0x1297b1ea0_0;
E_0x1297b04e0/3 .event anyedge, v0x1297b1ea0_0, v0x1297b1ea0_0, v0x1297b1ea0_0;
E_0x1297b04e0 .event/or E_0x1297b04e0/0, E_0x1297b04e0/1, E_0x1297b04e0/2, E_0x1297b04e0/3;
L_0x1297b6460 .part v0x1297b5ed0_0, 31, 1;
L_0x1297b6580 .part v0x1297b5ed0_0, 23, 8;
L_0x1297b6640 .part v0x1297b5ed0_0, 0, 23;
L_0x1297b66e0 .part v0x1297b5f60_0, 31, 1;
L_0x1297b6820 .part v0x1297b5f60_0, 23, 8;
L_0x1297b68e0 .part v0x1297b5f60_0, 0, 23;
L_0x1297b69a0 .cmp/eq 8, L_0x1297b6580, L_0x130098010;
L_0x1297b6ae0 .concat [ 23 1 0 0], L_0x1297b6640, L_0x130098058;
L_0x1297b6c20 .concat [ 23 1 0 0], L_0x1297b6640, L_0x1300980a0;
L_0x1297b6d90 .functor MUXZ 24, L_0x1297b6c20, L_0x1297b6ae0, L_0x1297b69a0, C4<>;
L_0x1297b6eb0 .cmp/eq 8, L_0x1297b6820, L_0x1300980e8;
L_0x1297b7030 .concat [ 23 1 0 0], L_0x1297b68e0, L_0x130098130;
L_0x1297b7150 .concat [ 23 1 0 0], L_0x1297b68e0, L_0x130098178;
L_0x1297b72a0 .functor MUXZ 24, L_0x1297b7150, L_0x1297b7030, L_0x1297b6eb0, C4<>;
L_0x1297b73c0 .cmp/eq 8, L_0x1297b6580, L_0x1300981c0;
L_0x1297b7520 .cmp/eq 23, L_0x1297b6640, L_0x130098208;
L_0x1297b7740 .cmp/eq 8, L_0x1297b6820, L_0x130098250;
L_0x1297b7870 .cmp/eq 23, L_0x1297b68e0, L_0x130098298;
S_0x1297b2420 .scope module, "multiplier" "Mul" 6 31, 5 112 0, S_0x1297afdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "product";
P_0x1297b2590 .param/l "WIDTH" 0 5 113, +C4<00000000000000000000000000100000>;
L_0x1297b8800 .functor AND 1, L_0x1297b8a90, L_0x1297b8bb0, C4<1>, C4<1>;
L_0x1297b8f20 .functor AND 1, L_0x1297b8d10, L_0x1297b8e80, C4<1>, C4<1>;
L_0x1300982e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1297b27a0_0 .net/2u *"_ivl_12", 7 0, L_0x1300982e0;  1 drivers
v0x1297b2860_0 .net *"_ivl_14", 0 0, L_0x1297b8030;  1 drivers
L_0x130098328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1297b2900_0 .net/2u *"_ivl_16", 0 0, L_0x130098328;  1 drivers
v0x1297b2990_0 .net *"_ivl_18", 23 0, L_0x1297b8150;  1 drivers
L_0x130098370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1297b2a20_0 .net/2u *"_ivl_20", 0 0, L_0x130098370;  1 drivers
v0x1297b2af0_0 .net *"_ivl_22", 23 0, L_0x1297b8270;  1 drivers
L_0x1300983b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1297b2b90_0 .net/2u *"_ivl_26", 7 0, L_0x1300983b8;  1 drivers
v0x1297b2c40_0 .net *"_ivl_28", 0 0, L_0x1297b84c0;  1 drivers
L_0x130098400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1297b2ce0_0 .net/2u *"_ivl_30", 0 0, L_0x130098400;  1 drivers
v0x1297b2df0_0 .net *"_ivl_32", 23 0, L_0x1297b8640;  1 drivers
L_0x130098448 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1297b2ea0_0 .net/2u *"_ivl_34", 0 0, L_0x130098448;  1 drivers
v0x1297b2f50_0 .net *"_ivl_36", 23 0, L_0x1297b8720;  1 drivers
L_0x130098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1297b3000_0 .net/2u *"_ivl_40", 7 0, L_0x130098490;  1 drivers
v0x1297b30b0_0 .net *"_ivl_42", 0 0, L_0x1297b8a90;  1 drivers
L_0x1300984d8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1297b3150_0 .net/2u *"_ivl_44", 22 0, L_0x1300984d8;  1 drivers
v0x1297b3200_0 .net *"_ivl_46", 0 0, L_0x1297b8bb0;  1 drivers
L_0x130098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1297b32a0_0 .net/2u *"_ivl_50", 7 0, L_0x130098520;  1 drivers
v0x1297b3430_0 .net *"_ivl_52", 0 0, L_0x1297b8d10;  1 drivers
L_0x130098568 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1297b34c0_0 .net/2u *"_ivl_54", 22 0, L_0x130098568;  1 drivers
v0x1297b3560_0 .net *"_ivl_56", 0 0, L_0x1297b8e80;  1 drivers
v0x1297b3600_0 .net "a", 31 0, v0x1297b5ed0_0;  alias, 1 drivers
v0x1297b36c0_0 .net "b", 31 0, v0x1297b5f60_0;  alias, 1 drivers
v0x1297b3750_0 .net "clk", 0 0, v0x1297b5510_0;  alias, 1 drivers
v0x1297b37e0_0 .net "exp_a", 7 0, L_0x1297b7ac0;  1 drivers
v0x1297b3870_0 .net "exp_b", 7 0, L_0x1297b7dc0;  1 drivers
v0x1297b3900_0 .var "exp_overflow", 0 0;
v0x1297b3990_0 .var "exp_sum", 8 0;
v0x1297b3a20_0 .var "exp_underflow", 0 0;
v0x1297b3ac0_0 .net "full_mant_a", 23 0, L_0x1297b83a0;  1 drivers
v0x1297b3b70_0 .net "full_mant_b", 23 0, L_0x1297b8870;  1 drivers
v0x1297b3c20_0 .net "is_zero_a", 0 0, L_0x1297b8800;  1 drivers
v0x1297b3cc0_0 .net "is_zero_b", 0 0, L_0x1297b8f20;  1 drivers
v0x1297b3d60_0 .net "mant_a", 22 0, L_0x1297b7c60;  1 drivers
v0x1297b3350_0 .net "mant_b", 22 0, L_0x1297b7f90;  1 drivers
v0x1297b3ff0_0 .var "mant_product", 47 0;
v0x1297b4080_0 .var "product", 31 0;
v0x1297b4120_0 .var "product_next", 31 0;
v0x1297b41d0_0 .var "result_exp", 7 0;
v0x1297b4280_0 .var "result_mant", 22 0;
v0x1297b4330_0 .var "result_sign", 0 0;
v0x1297b43d0_0 .net "sign_a", 0 0, L_0x1297b7a20;  1 drivers
v0x1297b4470_0 .net "sign_b", 0 0, L_0x1297b7d20;  1 drivers
E_0x1297b26f0/0 .event anyedge, v0x1297b3c20_0, v0x1297b3cc0_0, v0x1297b43d0_0, v0x1297b4470_0;
E_0x1297b26f0/1 .event anyedge, v0x1297b3ac0_0, v0x1297b3b70_0, v0x1297b37e0_0, v0x1297b3870_0;
E_0x1297b26f0/2 .event anyedge, v0x1297b3990_0, v0x1297b3ff0_0, v0x1297b3ff0_0, v0x1297b3990_0;
E_0x1297b26f0/3 .event anyedge, v0x1297b3ff0_0;
E_0x1297b26f0 .event/or E_0x1297b26f0/0, E_0x1297b26f0/1, E_0x1297b26f0/2, E_0x1297b26f0/3;
L_0x1297b7a20 .part v0x1297b5ed0_0, 31, 1;
L_0x1297b7ac0 .part v0x1297b5ed0_0, 23, 8;
L_0x1297b7c60 .part v0x1297b5ed0_0, 0, 23;
L_0x1297b7d20 .part v0x1297b5f60_0, 31, 1;
L_0x1297b7dc0 .part v0x1297b5f60_0, 23, 8;
L_0x1297b7f90 .part v0x1297b5f60_0, 0, 23;
L_0x1297b8030 .cmp/eq 8, L_0x1297b7ac0, L_0x1300982e0;
L_0x1297b8150 .concat [ 23 1 0 0], L_0x1297b7c60, L_0x130098328;
L_0x1297b8270 .concat [ 23 1 0 0], L_0x1297b7c60, L_0x130098370;
L_0x1297b83a0 .functor MUXZ 24, L_0x1297b8270, L_0x1297b8150, L_0x1297b8030, C4<>;
L_0x1297b84c0 .cmp/eq 8, L_0x1297b7dc0, L_0x1300983b8;
L_0x1297b8640 .concat [ 23 1 0 0], L_0x1297b7f90, L_0x130098400;
L_0x1297b8720 .concat [ 23 1 0 0], L_0x1297b7f90, L_0x130098448;
L_0x1297b8870 .functor MUXZ 24, L_0x1297b8720, L_0x1297b8640, L_0x1297b84c0, C4<>;
L_0x1297b8a90 .cmp/eq 8, L_0x1297b7ac0, L_0x130098490;
L_0x1297b8bb0 .cmp/eq 23, L_0x1297b7c60, L_0x1300984d8;
L_0x1297b8d10 .cmp/eq 8, L_0x1297b7dc0, L_0x130098520;
L_0x1297b8e80 .cmp/eq 23, L_0x1297b7f90, L_0x130098568;
S_0x1297b4b70 .scope autotask, "test_dynamic_alu" "test_dynamic_alu" 3 187, 3 187 0, S_0x12976a8c0;
 .timescale 0 0;
v0x1297b4e40_0 .var "a_val", 31 0;
v0x1297b4ed0_0 .var "b_val", 31 0;
v0x1297b4f80_0 .var "op_val", 0 0;
E_0x1297b4d30 .event anyedge, v0x1297aed30_0, v0x1297aeab0_0;
E_0x1297b4d90 .event anyedge, v0x1297aed30_0;
E_0x1297b4de0 .event anyedge, v0x1297aeab0_0;
TD_alu_li_tb.test_dynamic_alu ;
    %load/vec4 v0x1297b4e40_0;
    %store/vec4 v0x1297b56b0_0, 0, 32;
    %load/vec4 v0x1297b4ed0_0;
    %store/vec4 v0x1297b5760_0, 0, 32;
    %load/vec4 v0x1297b4f80_0;
    %store/vec4 v0x1297b57f0_0, 0, 1;
T_5.7 ;
    %load/vec4 v0x1297b5910_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.8, 6;
    %wait E_0x1297b4de0;
    %jmp T_5.7;
T_5.8 ;
    %wait E_0x1297a8050;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1297b5a50_0, 0, 1;
    %wait E_0x1297a8050;
T_5.9 ;
    %load/vec4 v0x1297b5910_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.11, 9;
    %load/vec4 v0x1297b5a50_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz T_5.10, 8;
    %wait E_0x1297a8050;
    %jmp T_5.9;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1297b5a50_0, 0, 1;
T_5.12 ;
    %load/vec4 v0x1297b5b80_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.13, 6;
    %wait E_0x1297b4d90;
    %jmp T_5.12;
T_5.13 ;
    %wait E_0x1297a8050;
    %load/vec4 v0x1297b59a0_0;
    %store/vec4 v0x1297b5460_0, 0, 32;
    %wait E_0x1297a8050;
T_5.14 ;
    %load/vec4 v0x1297b5b80_0;
    %nor/r;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_5.16, 8;
    %load/vec4 v0x1297b5910_0;
    %or;
T_5.16;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.15, 6;
    %wait E_0x1297b4d30;
    %jmp T_5.14;
T_5.15 ;
    %end;
S_0x1297b5030 .scope autotask, "test_single_case" "test_single_case" 3 157, 3 157 0, S_0x12976a8c0;
 .timescale 0 0;
v0x1297b5270_0 .var "a_val", 31 0;
v0x1297b5330_0 .var "b_val", 31 0;
v0x1297b53d0_0 .var "op_val", 0 0;
TD_alu_li_tb.test_single_case ;
    %load/vec4 v0x1297b5270_0;
    %store/vec4 v0x1297b5ed0_0, 0, 32;
    %load/vec4 v0x1297b5330_0;
    %store/vec4 v0x1297b5f60_0, 0, 32;
    %load/vec4 v0x1297b53d0_0;
    %store/vec4 v0x1297b6000_0, 0, 1;
    %wait E_0x1297a8050;
    %wait E_0x1297a8050;
    %load/vec4 v0x1297b6190_0;
    %store/vec4 v0x1297b5c10_0, 0, 32;
    %alloc S_0x1297b4b70;
    %load/vec4 v0x1297b5270_0;
    %store/vec4 v0x1297b4e40_0, 0, 32;
    %load/vec4 v0x1297b5330_0;
    %store/vec4 v0x1297b4ed0_0, 0, 32;
    %load/vec4 v0x1297b53d0_0;
    %store/vec4 v0x1297b4f80_0, 0, 1;
    %fork TD_alu_li_tb.test_dynamic_alu, S_0x1297b4b70;
    %join;
    %free S_0x1297b4b70;
    %load/vec4 v0x1297b5c10_0;
    %load/vec4 v0x1297b5460_0;
    %cmp/ne;
    %jmp/0xz  T_6.17, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1297b5ca0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1297b5ca0_0, 0, 32;
    %load/vec4 v0x1297b5ca0_0;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_6.19, 5;
    %vpi_call/w 3 176 "$display", "MISMATCH #%0d:", v0x1297b5ca0_0 {0 0 0};
    %vpi_call/w 3 177 "$display", "  Inputs: A=0x%08h, B=0x%08h, OP=%b", v0x1297b5270_0, v0x1297b5330_0, v0x1297b53d0_0 {0 0 0};
    %alloc S_0x1297aee70;
    %load/vec4 v0x1297b5c10_0;
    %store/vec4 v0x1297aefe0_0, 0, 32;
    %callf/real TD_alu_li_tb.fp_to_real, S_0x1297aee70;
    %free S_0x1297aee70;
    %vpi_call/w 3 178 "$display", "  Static ALU result:  0x%08h (%.6f)", v0x1297b5c10_0, W<0,r> {0 1 0};
    %alloc S_0x1297aee70;
    %load/vec4 v0x1297b5460_0;
    %store/vec4 v0x1297aefe0_0, 0, 32;
    %callf/real TD_alu_li_tb.fp_to_real, S_0x1297aee70;
    %free S_0x1297aee70;
    %vpi_call/w 3 179 "$display", "  Dynamic ALU result: 0x%08h (%.6f)", v0x1297b5460_0, W<0,r> {0 1 0};
    %vpi_call/w 3 180 "$display", "\000" {0 0 0};
T_6.19 ;
T_6.17 ;
    %end;
    .scope S_0x1297b01f0;
T_7 ;
Ewait_0 .event/or E_0x1297b04e0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1297b18c0_0, 0, 8;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x1297b14c0_0, 0, 25;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x1297b1570_0, 0, 25;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x1297b1ea0_0, 0, 25;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1297b1f30_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1297b2080_0, 0, 1;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x1297b1fd0_0, 0, 23;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1297b2310_0, 0, 32;
    %load/vec4 v0x1297b1ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1297b1620_0;
    %store/vec4 v0x1297b2310_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1297b1b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x1297b1410_0;
    %store/vec4 v0x1297b2310_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x1297b1810_0;
    %load/vec4 v0x1297b1760_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.4, 5;
    %load/vec4 v0x1297b1760_0;
    %store/vec4 v0x1297b1f30_0, 0, 8;
    %load/vec4 v0x1297b1760_0;
    %load/vec4 v0x1297b1810_0;
    %sub;
    %store/vec4 v0x1297b18c0_0, 0, 8;
    %load/vec4 v0x1297b1970_0;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x1297b14c0_0, 0, 25;
    %load/vec4 v0x1297b1a20_0;
    %concati/vec4 0, 0, 1;
    %ix/getv 4, v0x1297b18c0_0;
    %shiftr 4;
    %store/vec4 v0x1297b1570_0, 0, 25;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x1297b1810_0;
    %store/vec4 v0x1297b1f30_0, 0, 8;
    %load/vec4 v0x1297b1810_0;
    %load/vec4 v0x1297b1760_0;
    %sub;
    %store/vec4 v0x1297b18c0_0, 0, 8;
    %load/vec4 v0x1297b1970_0;
    %concati/vec4 0, 0, 1;
    %ix/getv 4, v0x1297b18c0_0;
    %shiftr 4;
    %store/vec4 v0x1297b14c0_0, 0, 25;
    %load/vec4 v0x1297b1a20_0;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x1297b1570_0, 0, 25;
T_7.5 ;
    %load/vec4 v0x1297b2120_0;
    %load/vec4 v0x1297b21c0_0;
    %cmp/e;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x1297b14c0_0;
    %load/vec4 v0x1297b1570_0;
    %add;
    %store/vec4 v0x1297b1ea0_0, 0, 25;
    %load/vec4 v0x1297b2120_0;
    %store/vec4 v0x1297b2080_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x1297b1570_0;
    %load/vec4 v0x1297b14c0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.8, 5;
    %load/vec4 v0x1297b14c0_0;
    %load/vec4 v0x1297b1570_0;
    %sub;
    %store/vec4 v0x1297b1ea0_0, 0, 25;
    %load/vec4 v0x1297b2120_0;
    %store/vec4 v0x1297b2080_0, 0, 1;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x1297b1570_0;
    %load/vec4 v0x1297b14c0_0;
    %sub;
    %store/vec4 v0x1297b1ea0_0, 0, 25;
    %load/vec4 v0x1297b21c0_0;
    %store/vec4 v0x1297b2080_0, 0, 1;
T_7.9 ;
T_7.7 ;
    %load/vec4 v0x1297b1ea0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %load/vec4 v0x1297b1ea0_0;
    %parti/s 23, 1, 2;
    %store/vec4 v0x1297b1fd0_0, 0, 23;
    %load/vec4 v0x1297b1f30_0;
    %addi 1, 0, 8;
    %store/vec4 v0x1297b1f30_0, 0, 8;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0x1297b1ea0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %load/vec4 v0x1297b1ea0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x1297b1fd0_0, 0, 23;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x1297b1ea0_0;
    %parti/s 22, 0, 2;
    %pad/u 23;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1297b1fd0_0, 0, 23;
    %load/vec4 v0x1297b1f30_0;
    %subi 1, 0, 8;
    %store/vec4 v0x1297b1f30_0, 0, 8;
T_7.13 ;
T_7.11 ;
    %load/vec4 v0x1297b2080_0;
    %load/vec4 v0x1297b1f30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1297b1fd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1297b2310_0, 0, 32;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1297b01f0;
T_8 ;
    %wait E_0x1297a8050;
    %load/vec4 v0x1297b2310_0;
    %assign/vec4 v0x1297b2260_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1297b2420;
T_9 ;
Ewait_1 .event/or E_0x1297b26f0, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x1297b3ff0_0, 0, 48;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x1297b3990_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1297b4330_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1297b41d0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x1297b4280_0, 0, 23;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1297b4120_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1297b3900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1297b3a20_0, 0, 1;
    %load/vec4 v0x1297b3c20_0;
    %flag_set/vec4 8;
    %jmp/1 T_9.2, 8;
    %load/vec4 v0x1297b3cc0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.2;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1297b4120_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1297b43d0_0;
    %load/vec4 v0x1297b4470_0;
    %xor;
    %store/vec4 v0x1297b4330_0, 0, 1;
    %load/vec4 v0x1297b3ac0_0;
    %pad/u 48;
    %load/vec4 v0x1297b3b70_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x1297b3ff0_0, 0, 48;
    %load/vec4 v0x1297b37e0_0;
    %pad/u 9;
    %load/vec4 v0x1297b3870_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0x1297b3990_0, 0, 9;
    %load/vec4 v0x1297b3990_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_9.3, 8;
    %pushi/vec4 254, 0, 32;
    %load/vec4 v0x1297b3990_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %or;
T_9.3;
    %store/vec4 v0x1297b3900_0, 0, 1;
    %load/vec4 v0x1297b3990_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_get/vec4 5;
    %store/vec4 v0x1297b3a20_0, 0, 1;
    %load/vec4 v0x1297b3ff0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x1297b3ff0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0x1297b4280_0, 0, 23;
    %load/vec4 v0x1297b3990_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/u 255, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_9.6, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_9.7, 8;
T_9.6 ; End of true expr.
    %load/vec4 v0x1297b3990_0;
    %parti/s 8, 0, 2;
    %addi 1, 0, 8;
    %jmp/0 T_9.7, 8;
 ; End of false expr.
    %blend;
T_9.7;
    %store/vec4 v0x1297b41d0_0, 0, 8;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x1297b3ff0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0x1297b4280_0, 0, 23;
    %load/vec4 v0x1297b3990_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_9.8, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %load/vec4 v0x1297b3990_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %store/vec4 v0x1297b41d0_0, 0, 8;
T_9.5 ;
    %load/vec4 v0x1297b3900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %load/vec4 v0x1297b4330_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x1297b4120_0, 0, 32;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v0x1297b3a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.12, 8;
    %load/vec4 v0x1297b4330_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x1297b4120_0, 0, 32;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0x1297b4330_0;
    %load/vec4 v0x1297b41d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1297b4280_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1297b4120_0, 0, 32;
T_9.13 ;
T_9.11 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1297b2420;
T_10 ;
    %wait E_0x1297a8050;
    %load/vec4 v0x1297b4120_0;
    %assign/vec4 v0x1297b4080_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1297afdd0;
T_11 ;
Ewait_2 .event/or E_0x1297b0170, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x1297b4940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1297b4a60_0, 0, 32;
    %jmp T_11.3;
T_11.0 ;
    %load/vec4 v0x1297b4660_0;
    %store/vec4 v0x1297b4a60_0, 0, 32;
    %jmp T_11.3;
T_11.1 ;
    %load/vec4 v0x1297b4870_0;
    %store/vec4 v0x1297b4a60_0, 0, 32;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1297a7d60;
T_12 ;
Ewait_3 .event/or E_0x1297a80b0, E_0x0;
    %wait Ewait_3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1297a9490_0, 0, 8;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x1297a9080_0, 0, 25;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x1297a9130_0, 0, 25;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x1297a9a70_0, 0, 25;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1297a9b00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1297a9c50_0, 0, 1;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x1297a9ba0_0, 0, 23;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1297a9ee0_0, 0, 32;
    %load/vec4 v0x1297a96a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1297a91e0_0;
    %store/vec4 v0x1297a9ee0_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1297a9740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x1297a8fd0_0;
    %store/vec4 v0x1297a9ee0_0, 0, 32;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x1297a93e0_0;
    %load/vec4 v0x1297a9330_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_12.4, 5;
    %load/vec4 v0x1297a9330_0;
    %store/vec4 v0x1297a9b00_0, 0, 8;
    %load/vec4 v0x1297a9330_0;
    %load/vec4 v0x1297a93e0_0;
    %sub;
    %store/vec4 v0x1297a9490_0, 0, 8;
    %load/vec4 v0x1297a9540_0;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x1297a9080_0, 0, 25;
    %load/vec4 v0x1297a95f0_0;
    %concati/vec4 0, 0, 1;
    %ix/getv 4, v0x1297a9490_0;
    %shiftr 4;
    %store/vec4 v0x1297a9130_0, 0, 25;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x1297a93e0_0;
    %store/vec4 v0x1297a9b00_0, 0, 8;
    %load/vec4 v0x1297a93e0_0;
    %load/vec4 v0x1297a9330_0;
    %sub;
    %store/vec4 v0x1297a9490_0, 0, 8;
    %load/vec4 v0x1297a9540_0;
    %concati/vec4 0, 0, 1;
    %ix/getv 4, v0x1297a9490_0;
    %shiftr 4;
    %store/vec4 v0x1297a9080_0, 0, 25;
    %load/vec4 v0x1297a95f0_0;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x1297a9130_0, 0, 25;
T_12.5 ;
    %load/vec4 v0x1297a9cf0_0;
    %load/vec4 v0x1297a9d90_0;
    %cmp/e;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0x1297a9080_0;
    %load/vec4 v0x1297a9130_0;
    %add;
    %store/vec4 v0x1297a9a70_0, 0, 25;
    %load/vec4 v0x1297a9cf0_0;
    %store/vec4 v0x1297a9c50_0, 0, 1;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x1297a9130_0;
    %load/vec4 v0x1297a9080_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_12.8, 5;
    %load/vec4 v0x1297a9080_0;
    %load/vec4 v0x1297a9130_0;
    %sub;
    %store/vec4 v0x1297a9a70_0, 0, 25;
    %load/vec4 v0x1297a9cf0_0;
    %store/vec4 v0x1297a9c50_0, 0, 1;
    %jmp T_12.9;
T_12.8 ;
    %load/vec4 v0x1297a9130_0;
    %load/vec4 v0x1297a9080_0;
    %sub;
    %store/vec4 v0x1297a9a70_0, 0, 25;
    %load/vec4 v0x1297a9d90_0;
    %store/vec4 v0x1297a9c50_0, 0, 1;
T_12.9 ;
T_12.7 ;
    %load/vec4 v0x1297a9a70_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %load/vec4 v0x1297a9a70_0;
    %parti/s 23, 1, 2;
    %store/vec4 v0x1297a9ba0_0, 0, 23;
    %load/vec4 v0x1297a9b00_0;
    %addi 1, 0, 8;
    %store/vec4 v0x1297a9b00_0, 0, 8;
    %jmp T_12.11;
T_12.10 ;
    %load/vec4 v0x1297a9a70_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %load/vec4 v0x1297a9a70_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x1297a9ba0_0, 0, 23;
    %jmp T_12.13;
T_12.12 ;
    %load/vec4 v0x1297a9a70_0;
    %parti/s 22, 0, 2;
    %pad/u 23;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1297a9ba0_0, 0, 23;
    %load/vec4 v0x1297a9b00_0;
    %subi 1, 0, 8;
    %store/vec4 v0x1297a9b00_0, 0, 8;
T_12.13 ;
T_12.11 ;
    %load/vec4 v0x1297a9c50_0;
    %load/vec4 v0x1297a9b00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1297a9ba0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1297a9ee0_0, 0, 32;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x1297a7d60;
T_13 ;
    %wait E_0x1297a8050;
    %load/vec4 v0x1297a9ee0_0;
    %assign/vec4 v0x1297a9e30_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1297a7940;
T_14 ;
Ewait_4 .event/or E_0x1297a7ce0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x1297aa3b0_0;
    %store/vec4 v0x1297aa450_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1297aa620_0, 0, 1;
    %load/vec4 v0x1297aa3b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1297aa450_0, 0, 2;
    %jmp T_14.4;
T_14.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1297aa620_0, 0, 1;
    %load/vec4 v0x1297aa8c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.7, 9;
    %load/vec4 v0x1297aa620_0;
    %and;
T_14.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1297aa450_0, 0, 2;
T_14.5 ;
    %jmp T_14.4;
T_14.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1297aa620_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1297aa450_0, 0, 2;
    %jmp T_14.4;
T_14.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1297aa620_0, 0, 1;
    %load/vec4 v0x1297aa960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.10, 9;
    %load/vec4 v0x1297aa500_0;
    %and;
T_14.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1297aa450_0, 0, 2;
T_14.8 ;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x1297a7940;
T_15 ;
    %wait E_0x1297a8050;
    %load/vec4 v0x1297aa6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1297aa3b0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x1297aa450_0;
    %assign/vec4 v0x1297aa3b0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1297a7940;
T_16 ;
    %wait E_0x1297a8050;
    %load/vec4 v0x1297aa6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1297aa080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1297aa110_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1297aa3b0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_16.5, 4;
    %load/vec4 v0x1297aa8c0_0;
    %and;
T_16.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.4, 9;
    %load/vec4 v0x1297aa620_0;
    %and;
T_16.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x1297a9ff0_0;
    %assign/vec4 v0x1297aa080_0, 0;
    %load/vec4 v0x1297aa250_0;
    %assign/vec4 v0x1297aa110_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1297a7940;
T_17 ;
    %wait E_0x1297a8050;
    %load/vec4 v0x1297aa6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1297aa760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1297aaa00_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x1297aa3b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1297aaa00_0, 0;
    %jmp T_17.6;
T_17.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1297aaa00_0, 0;
    %jmp T_17.6;
T_17.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1297aaa00_0, 0;
    %jmp T_17.6;
T_17.4 ;
    %load/vec4 v0x1297aaa00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.7, 8;
    %load/vec4 v0x1297aa1a0_0;
    %assign/vec4 v0x1297aa760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1297aaa00_0, 0;
    %jmp T_17.8;
T_17.7 ;
    %load/vec4 v0x1297aa500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1297aaa00_0, 0;
T_17.9 ;
T_17.8 ;
    %jmp T_17.6;
T_17.6 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1297aaf80;
T_18 ;
Ewait_5 .event/or E_0x1297ab270, E_0x0;
    %wait Ewait_5;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x1297acbc0_0, 0, 48;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x1297ac570_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1297acf00_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1297acda0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x1297ace50_0, 0, 23;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1297accf0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1297ac4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1297ac600_0, 0, 1;
    %load/vec4 v0x1297ac7f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_18.2, 8;
    %load/vec4 v0x1297ac890_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_18.2;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1297accf0_0, 0, 32;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x1297acfa0_0;
    %load/vec4 v0x1297ad040_0;
    %xor;
    %store/vec4 v0x1297acf00_0, 0, 1;
    %load/vec4 v0x1297ac690_0;
    %pad/u 48;
    %load/vec4 v0x1297ac740_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x1297acbc0_0, 0, 48;
    %load/vec4 v0x1297ac3c0_0;
    %pad/u 9;
    %load/vec4 v0x1297ac450_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0x1297ac570_0, 0, 9;
    %load/vec4 v0x1297ac570_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_18.3, 8;
    %pushi/vec4 254, 0, 32;
    %load/vec4 v0x1297ac570_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %or;
T_18.3;
    %store/vec4 v0x1297ac4e0_0, 0, 1;
    %load/vec4 v0x1297ac570_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_get/vec4 5;
    %store/vec4 v0x1297ac600_0, 0, 1;
    %load/vec4 v0x1297acbc0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x1297acbc0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0x1297ace50_0, 0, 23;
    %load/vec4 v0x1297ac570_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/u 255, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_18.6, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_18.7, 8;
T_18.6 ; End of true expr.
    %load/vec4 v0x1297ac570_0;
    %parti/s 8, 0, 2;
    %addi 1, 0, 8;
    %jmp/0 T_18.7, 8;
 ; End of false expr.
    %blend;
T_18.7;
    %store/vec4 v0x1297acda0_0, 0, 8;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x1297acbc0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0x1297ace50_0, 0, 23;
    %load/vec4 v0x1297ac570_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_18.8, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_18.9, 8;
T_18.8 ; End of true expr.
    %load/vec4 v0x1297ac570_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_18.9, 8;
 ; End of false expr.
    %blend;
T_18.9;
    %store/vec4 v0x1297acda0_0, 0, 8;
T_18.5 ;
    %load/vec4 v0x1297ac4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.10, 8;
    %load/vec4 v0x1297acf00_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x1297accf0_0, 0, 32;
    %jmp T_18.11;
T_18.10 ;
    %load/vec4 v0x1297ac600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.12, 8;
    %load/vec4 v0x1297acf00_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x1297accf0_0, 0, 32;
    %jmp T_18.13;
T_18.12 ;
    %load/vec4 v0x1297acf00_0;
    %load/vec4 v0x1297acda0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1297ace50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1297accf0_0, 0, 32;
T_18.13 ;
T_18.11 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x1297aaf80;
T_19 ;
    %wait E_0x1297a8050;
    %load/vec4 v0x1297accf0_0;
    %assign/vec4 v0x1297acc50_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1297aab80;
T_20 ;
Ewait_6 .event/or E_0x1297aaf20, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x1297ad330_0;
    %store/vec4 v0x1297ad600_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1297ad870_0, 0, 1;
    %load/vec4 v0x1297ad330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1297ad600_0, 0, 2;
    %jmp T_20.4;
T_20.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1297ad870_0, 0, 1;
    %load/vec4 v0x1297ada50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.7, 9;
    %load/vec4 v0x1297ad870_0;
    %and;
T_20.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1297ad600_0, 0, 2;
T_20.5 ;
    %jmp T_20.4;
T_20.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1297ad870_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1297ad600_0, 0, 2;
    %jmp T_20.4;
T_20.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1297ad870_0, 0, 1;
    %load/vec4 v0x1297adae0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.10, 9;
    %load/vec4 v0x1297ad7d0_0;
    %and;
T_20.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.8, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1297ad600_0, 0, 2;
T_20.8 ;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x1297aab80;
T_21 ;
    %wait E_0x1297a8050;
    %load/vec4 v0x1297ad910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1297ad330_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x1297ad600_0;
    %assign/vec4 v0x1297ad330_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1297aab80;
T_22 ;
    %wait E_0x1297a8050;
    %load/vec4 v0x1297ad910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1297ad3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1297ad4a0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x1297ad330_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_22.5, 4;
    %load/vec4 v0x1297ada50_0;
    %and;
T_22.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.4, 9;
    %load/vec4 v0x1297ad870_0;
    %and;
T_22.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x1297ad120_0;
    %assign/vec4 v0x1297ad3c0_0, 0;
    %load/vec4 v0x1297ad1d0_0;
    %assign/vec4 v0x1297ad4a0_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1297aab80;
T_23 ;
    %wait E_0x1297a8050;
    %load/vec4 v0x1297ad910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1297ad9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1297adb70_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x1297ad330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1297adb70_0, 0;
    %jmp T_23.6;
T_23.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1297adb70_0, 0;
    %jmp T_23.6;
T_23.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1297adb70_0, 0;
    %jmp T_23.6;
T_23.4 ;
    %load/vec4 v0x1297adb70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.7, 8;
    %load/vec4 v0x1297ad550_0;
    %assign/vec4 v0x1297ad9c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1297adb70_0, 0;
    %jmp T_23.8;
T_23.7 ;
    %load/vec4 v0x1297ad7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1297adb70_0, 0;
T_23.9 ;
T_23.8 ;
    %jmp T_23.6;
T_23.6 ;
    %pop/vec4 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1297a7420;
T_24 ;
    %wait E_0x1297a8050;
    %load/vec4 v0x1297aeb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1297ae400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1297ae990_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x1297aeca0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.4, 9;
    %load/vec4 v0x1297aeab0_0;
    %and;
T_24.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x1297ae800_0;
    %assign/vec4 v0x1297ae400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1297ae990_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x1297aed30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.7, 9;
    %load/vec4 v0x1297aea20_0;
    %and;
T_24.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1297ae990_0, 0;
T_24.5 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1297a7420;
T_25 ;
Ewait_7 .event/or E_0x1297a78b0, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x1297ae400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1297aec10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1297aed30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1297ae070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1297ae630_0, 0, 1;
    %jmp T_25.3;
T_25.0 ;
    %load/vec4 v0x1297ae190_0;
    %store/vec4 v0x1297aec10_0, 0, 32;
    %load/vec4 v0x1297ae240_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_25.4, 8;
    %load/vec4 v0x1297ae990_0;
    %and;
T_25.4;
    %store/vec4 v0x1297aed30_0, 0, 1;
    %load/vec4 v0x1297aea20_0;
    %store/vec4 v0x1297ae070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1297ae630_0, 0, 1;
    %jmp T_25.3;
T_25.1 ;
    %load/vec4 v0x1297ae5a0_0;
    %store/vec4 v0x1297aec10_0, 0, 32;
    %load/vec4 v0x1297ae750_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_25.5, 8;
    %load/vec4 v0x1297ae990_0;
    %and;
T_25.5;
    %store/vec4 v0x1297aed30_0, 0, 1;
    %load/vec4 v0x1297aea20_0;
    %store/vec4 v0x1297ae630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1297ae070_0, 0, 1;
    %jmp T_25.3;
T_25.3 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x1297a7420;
T_26 ;
Ewait_8 .event/or E_0x1297a7850, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x1297ae800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1297aeab0_0, 0, 1;
    %jmp T_26.3;
T_26.0 ;
    %load/vec4 v0x1297ae100_0;
    %store/vec4 v0x1297aeab0_0, 0, 1;
    %jmp T_26.3;
T_26.1 ;
    %load/vec4 v0x1297ae6c0_0;
    %store/vec4 v0x1297aeab0_0, 0, 1;
    %jmp T_26.3;
T_26.3 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x12976a8c0;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1297b5510_0, 0, 1;
T_27.0 ;
    %delay 5, 0;
    %load/vec4 v0x1297b5510_0;
    %inv;
    %store/vec4 v0x1297b5510_0, 0, 1;
    %jmp T_27.0;
    %end;
    .thread T_27;
    .scope S_0x12976a8c0;
T_28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1297b5d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1297b5a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1297b5880_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1297b56b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1297b5760_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1297b57f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1297b5ed0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1297b5f60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1297b6000_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1297b6340_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1297b5ca0_0, 0, 32;
    %vpi_func 3 102 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %store/vec4 v0x1297b5e40_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_28.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.1, 5;
    %jmp/1 T_28.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1297a8050;
    %jmp T_28.0;
T_28.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1297b5d30_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_28.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.3, 5;
    %jmp/1 T_28.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1297a8050;
    %jmp T_28.2;
T_28.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 109 "$display", "Starting differential ALU testbench..." {0 0 0};
    %vpi_call/w 3 110 "$display", "Testing %0d random bit patterns", P_0x129767a30 {0 0 0};
    %vpi_call/w 3 111 "$display", "Static ALU vs Dynamic ALU_LI comparison\012" {0 0 0};
    %alloc S_0x1297af700;
    %fork TD_alu_li_tb.run_differential_tests, S_0x1297af700;
    %join;
    %free S_0x1297af700;
    %vpi_call/w 3 117 "$display", "\012=== TEST RESULTS ===" {0 0 0};
    %vpi_call/w 3 118 "$display", "Total tests run: %0d", v0x1297b6340_0 {0 0 0};
    %vpi_call/w 3 119 "$display", "Mismatches found: %0d", v0x1297b5ca0_0 {0 0 0};
    %load/vec4 v0x1297b5ca0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.4, 4;
    %vpi_call/w 3 121 "$display", "\342\234\223 ALL TESTS PASSED - ALU and ALU_LI produce identical results!" {0 0 0};
    %jmp T_28.5;
T_28.4 ;
    %vpi_call/w 3 123 "$display", "\342\234\227 TESTS FAILED - Found %0d mismatches out of %0d tests", v0x1297b5ca0_0, v0x1297b6340_0 {0 0 0};
    %load/vec4 v0x1297b5ca0_0;
    %cvt/rv/s;
    %load/vec4 v0x1297b6340_0;
    %cvt/rv/s;
    %div/wr;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %vpi_call/w 3 124 "$display", "Error rate: %.6f%%", W<0,r> {0 1 0};
T_28.5 ;
    %vpi_call/w 3 127 "$display", "\012Testbench completed!" {0 0 0};
    %vpi_call/w 3 128 "$finish" {0 0 0};
    %end;
    .thread T_28;
    .scope S_0x12976a8c0;
T_29 ;
    %end;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "alu_li_tb.sv";
    "dynamic-alu.sv";
    "math.sv";
    "static-alu.sv";
