{"Liuxi Yang": [1.1681638989458065e-10, ["Speeding up the Memory Hierarchy in Flat COMA Multiprocessors", ["Liuxi Yang", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.1997.569581", "hpca", 1997]], "Josep Torrellas": [0, ["Speeding up the Memory Hierarchy in Flat COMA Multiprocessors", ["Liuxi Yang", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.1997.569581", "hpca", 1997], ["The Memory Performance of DSS Commercial Workloads in Shared-Memory Multiprocessors", ["Pedro Trancoso", "Josep-Lluis Larriba-Pey", "Zheng Zhang", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.1997.569680", "hpca", 1997], ["Reducing Remote Conflict Misses: NUMA with Remote Cache versus COMA", ["Zheng Zhang", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.1997.569686", "hpca", 1997]], "Fredrik Dahlgren": [0, ["Reducing the Replacement Overhead in Bus-Based COMA Multiprocessors", ["Fredrik Dahlgren", "Anders Landin"], "https://doi.org/10.1109/HPCA.1997.569588", "hpca", 1997]], "Anders Landin": [0, ["Reducing the Replacement Overhead in Bus-Based COMA Multiprocessors", ["Fredrik Dahlgren", "Anders Landin"], "https://doi.org/10.1109/HPCA.1997.569588", "hpca", 1997]], "Andrew Wolfe": [0, ["Datapath Design for a VLIW Video Signal Processor", ["Andrew Wolfe", "Jason Fritts", "Santanu Dutta", "Edil S. Tavares Fernandes"], "https://doi.org/10.1109/HPCA.1997.569593", "hpca", 1997]], "Jason Fritts": [0, ["Datapath Design for a VLIW Video Signal Processor", ["Andrew Wolfe", "Jason Fritts", "Santanu Dutta", "Edil S. Tavares Fernandes"], "https://doi.org/10.1109/HPCA.1997.569593", "hpca", 1997]], "Santanu Dutta": [0, ["Datapath Design for a VLIW Video Signal Processor", ["Andrew Wolfe", "Jason Fritts", "Santanu Dutta", "Edil S. Tavares Fernandes"], "https://doi.org/10.1109/HPCA.1997.569593", "hpca", 1997]], "Edil S. Tavares Fernandes": [0, ["Datapath Design for a VLIW Video Signal Processor", ["Andrew Wolfe", "Jason Fritts", "Santanu Dutta", "Edil S. Tavares Fernandes"], "https://doi.org/10.1109/HPCA.1997.569593", "hpca", 1997]], "Xin Yuan": [0, ["Distributed Path Reservation Algorithms for Multiplexed All-Optical Interconnection Networks", ["Xin Yuan", "Rami G. Melhem", "Rajiv Gupta"], "https://doi.org/10.1109/HPCA.1997.569597", "hpca", 1997]], "Rami G. Melhem": [0, ["Distributed Path Reservation Algorithms for Multiplexed All-Optical Interconnection Networks", ["Xin Yuan", "Rami G. Melhem", "Rajiv Gupta"], "https://doi.org/10.1109/HPCA.1997.569597", "hpca", 1997]], "Rajiv Gupta": [0, ["Distributed Path Reservation Algorithms for Multiplexed All-Optical Interconnection Networks", ["Xin Yuan", "Rami G. Melhem", "Rajiv Gupta"], "https://doi.org/10.1109/HPCA.1997.569597", "hpca", 1997]], "Ram Kesavan": [0, ["Multicast on Irregular Switch-Based Networks with Wormhole Routing", ["Ram Kesavan", "Kiran Bondalapati", "Dhabaleswar K. Panda"], "https://doi.org/10.1109/HPCA.1997.569602", "hpca", 1997]], "Kiran Bondalapati": [0, ["Multicast on Irregular Switch-Based Networks with Wormhole Routing", ["Ram Kesavan", "Kiran Bondalapati", "Dhabaleswar K. Panda"], "https://doi.org/10.1109/HPCA.1997.569602", "hpca", 1997]], "Dhabaleswar K. Panda": [0, ["Multicast on Irregular Switch-Based Networks with Wormhole Routing", ["Ram Kesavan", "Kiran Bondalapati", "Dhabaleswar K. Panda"], "https://doi.org/10.1109/HPCA.1997.569602", "hpca", 1997]], "Govindan Ravindran": [0, ["A Performance Comparison of Hierarchical Ring- and Mesh-Connected Multiprocessor Networks", ["Govindan Ravindran", "Michael Stumm"], "https://doi.org/10.1109/HPCA.1997.569606", "hpca", 1997]], "Michael Stumm": [0, ["A Performance Comparison of Hierarchical Ring- and Mesh-Connected Multiprocessor Networks", ["Govindan Ravindran", "Michael Stumm"], "https://doi.org/10.1109/HPCA.1997.569606", "hpca", 1997]], "Vijay S. Pai": [1.395970139483893e-08, ["The Impact of Instruction-Level Parallelism on Multiprocessor Performance and Simulation Methodology", ["Vijay S. Pai", "Parthasarathy Ranganathan", "Sarita V. Adve"], "https://doi.org/10.1109/HPCA.1997.569611", "hpca", 1997]], "Parthasarathy Ranganathan": [0, ["The Impact of Instruction-Level Parallelism on Multiprocessor Performance and Simulation Methodology", ["Vijay S. Pai", "Parthasarathy Ranganathan", "Sarita V. Adve"], "https://doi.org/10.1109/HPCA.1997.569611", "hpca", 1997]], "Sarita V. Adve": [0, ["The Impact of Instruction-Level Parallelism on Multiprocessor Performance and Simulation Methodology", ["Vijay S. Pai", "Parthasarathy Ranganathan", "Sarita V. Adve"], "https://doi.org/10.1109/HPCA.1997.569611", "hpca", 1997], ["An Evaluation of Fine-Grain Producer-Initiated Communication in Cache-Coherent Multiprocessors", ["Hazim Abdel-Shafi", "Jonathan Hall", "Sarita V. Adve", "Vikram S. Adve"], "https://doi.org/10.1109/HPCA.1997.569661", "hpca", 1997]], "David I. August": [0, ["Architectural Support for Compiler-Synthesized Dynamic Branch Prediction Strategies: Rationale and Initial Results", ["David I. August", "Daniel A. Connors", "John C. Gyllenhaal", "Wen-mei W. Hwu"], "https://doi.org/10.1109/HPCA.1997.569617", "hpca", 1997]], "Daniel A. Connors": [0, ["Architectural Support for Compiler-Synthesized Dynamic Branch Prediction Strategies: Rationale and Initial Results", ["David I. August", "Daniel A. Connors", "John C. Gyllenhaal", "Wen-mei W. Hwu"], "https://doi.org/10.1109/HPCA.1997.569617", "hpca", 1997]], "John C. Gyllenhaal": [0, ["Architectural Support for Compiler-Synthesized Dynamic Branch Prediction Strategies: Rationale and Initial Results", ["David I. August", "Daniel A. Connors", "John C. Gyllenhaal", "Wen-mei W. Hwu"], "https://doi.org/10.1109/HPCA.1997.569617", "hpca", 1997]], "Wen-mei W. Hwu": [0, ["Architectural Support for Compiler-Synthesized Dynamic Branch Prediction Strategies: Rationale and Initial Results", ["David I. August", "Daniel A. Connors", "John C. Gyllenhaal", "Wen-mei W. Hwu"], "https://doi.org/10.1109/HPCA.1997.569617", "hpca", 1997]], "Steven Wallace": [0, ["Multiple Branch and Block Prediction", ["Steven Wallace", "Nader Bagherzadeh"], "https://doi.org/10.1109/HPCA.1997.569645", "hpca", 1997]], "Nader Bagherzadeh": [0, ["Multiple Branch and Block Prediction", ["Steven Wallace", "Nader Bagherzadeh"], "https://doi.org/10.1109/HPCA.1997.569645", "hpca", 1997]], "Kai Hwang": [0.007579648867249489, ["Evaluating MPI Collective Communication on the SP2, T3D, and Paragon Multicomputers", ["Kai Hwang", "Choming Wang", "Cho-Li Wang"], "https://doi.org/10.1109/HPCA.1997.569646", "hpca", 1997]], "Choming Wang": [0.0015597417368553579, ["Evaluating MPI Collective Communication on the SP2, T3D, and Paragon Multicomputers", ["Kai Hwang", "Choming Wang", "Cho-Li Wang"], "https://doi.org/10.1109/HPCA.1997.569646", "hpca", 1997]], "Cho-Li Wang": [0.2937159463763237, ["Evaluating MPI Collective Communication on the SP2, T3D, and Paragon Multicomputers", ["Kai Hwang", "Choming Wang", "Cho-Li Wang"], "https://doi.org/10.1109/HPCA.1997.569646", "hpca", 1997]], "Beng-Hong Lim": [0.010547901503741741, ["Message Proxies for Efficient, Protected Communication on SMP Clusters", ["Beng-Hong Lim", "Philip Heidelberger", "Pratap Pattnaik", "Marc Snir"], "https://doi.org/10.1109/HPCA.1997.569647", "hpca", 1997]], "Philip Heidelberger": [0, ["Message Proxies for Efficient, Protected Communication on SMP Clusters", ["Beng-Hong Lim", "Philip Heidelberger", "Pratap Pattnaik", "Marc Snir"], "https://doi.org/10.1109/HPCA.1997.569647", "hpca", 1997]], "Pratap Pattnaik": [0, ["Message Proxies for Efficient, Protected Communication on SMP Clusters", ["Beng-Hong Lim", "Philip Heidelberger", "Pratap Pattnaik", "Marc Snir"], "https://doi.org/10.1109/HPCA.1997.569647", "hpca", 1997]], "Marc Snir": [0, ["Message Proxies for Efficient, Protected Communication on SMP Clusters", ["Beng-Hong Lim", "Philip Heidelberger", "Pratap Pattnaik", "Marc Snir"], "https://doi.org/10.1109/HPCA.1997.569647", "hpca", 1997]], "Babak Falsafi": [0, ["Scheduling Communication on a SMP Node Parallel Machine", ["Babak Falsafi", "David A. Wood"], "https://doi.org/10.1109/HPCA.1997.569649", "hpca", 1997]], "David A. Wood": [0, ["Scheduling Communication on a SMP Node Parallel Machine", ["Babak Falsafi", "David A. Wood"], "https://doi.org/10.1109/HPCA.1997.569649", "hpca", 1997]], "Kevin Skadron": [0, ["Design Issues and Tradeoffs for Write Buffers", ["Kevin Skadron", "Douglas W. Clark"], "https://doi.org/10.1109/HPCA.1997.569650", "hpca", 1997]], "Douglas W. Clark": [0, ["Design Issues and Tradeoffs for Write Buffers", ["Kevin Skadron", "Douglas W. Clark"], "https://doi.org/10.1109/HPCA.1997.569650", "hpca", 1997]], "Bruce L. Jacob": [0, ["Software-Managed Address Translation", ["Bruce L. Jacob", "Trevor N. Mudge"], "https://doi.org/10.1109/HPCA.1997.569652", "hpca", 1997]], "Trevor N. Mudge": [0, ["Software-Managed Address Translation", ["Bruce L. Jacob", "Trevor N. Mudge"], "https://doi.org/10.1109/HPCA.1997.569652", "hpca", 1997]], "Thomas Stricker": [0, ["Global Address Space, Non-Uniform Bandwidth: A Memory System Performance Characterization of Parallel Systems", ["Thomas Stricker", "Thomas R. Gross"], "https://doi.org/10.1109/HPCA.1997.569658", "hpca", 1997]], "Thomas R. Gross": [0, ["Global Address Space, Non-Uniform Bandwidth: A Memory System Performance Characterization of Parallel Systems", ["Thomas Stricker", "Thomas R. Gross"], "https://doi.org/10.1109/HPCA.1997.569658", "hpca", 1997]], "Xiaohan Qin": [0, ["On the Use and Performance of Explicit Communication Primitives in Cache-Coherent Multiprocessor Systems", ["Xiaohan Qin", "Jean-Loup Baer"], "https://doi.org/10.1109/HPCA.1997.569659", "hpca", 1997]], "Jean-Loup Baer": [0, ["On the Use and Performance of Explicit Communication Primitives in Cache-Coherent Multiprocessor Systems", ["Xiaohan Qin", "Jean-Loup Baer"], "https://doi.org/10.1109/HPCA.1997.569659", "hpca", 1997]], "Anand Sivasubramaniam": [0, ["Reducing the Communication Overhead of Dynamic Applications on Shared Memory Multiprocessors", ["Anand Sivasubramaniam"], "https://doi.org/10.1109/HPCA.1997.569660", "hpca", 1997], ["Towards a Communication Characterization Methodology for Parallel Applications", ["Sucheta Chodnekar", "Viji Srinivasan", "Aniruddha S. Vaidya", "Anand Sivasubramaniam", "Chita R. Das"], "https://doi.org/10.1109/HPCA.1997.569693", "hpca", 1997]], "Hazim Abdel-Shafi": [0, ["An Evaluation of Fine-Grain Producer-Initiated Communication in Cache-Coherent Multiprocessors", ["Hazim Abdel-Shafi", "Jonathan Hall", "Sarita V. Adve", "Vikram S. Adve"], "https://doi.org/10.1109/HPCA.1997.569661", "hpca", 1997]], "Jonathan Hall": [0, ["An Evaluation of Fine-Grain Producer-Initiated Communication in Cache-Coherent Multiprocessors", ["Hazim Abdel-Shafi", "Jonathan Hall", "Sarita V. Adve", "Vikram S. Adve"], "https://doi.org/10.1109/HPCA.1997.569661", "hpca", 1997]], "Vikram S. Adve": [0, ["An Evaluation of Fine-Grain Producer-Initiated Communication in Cache-Coherent Multiprocessors", ["Hazim Abdel-Shafi", "Jonathan Hall", "Sarita V. Adve", "Vikram S. Adve"], "https://doi.org/10.1109/HPCA.1997.569661", "hpca", 1997]], "Quinn Jacobson": [0, ["Control Flow Speculation in Multiscalar Processors", ["Quinn Jacobson", "Steve Bennett", "Nikhil Sharma", "James E. Smith"], "https://doi.org/10.1109/HPCA.1997.569673", "hpca", 1997]], "Steve Bennett": [0, ["Control Flow Speculation in Multiscalar Processors", ["Quinn Jacobson", "Steve Bennett", "Nikhil Sharma", "James E. Smith"], "https://doi.org/10.1109/HPCA.1997.569673", "hpca", 1997]], "Nikhil Sharma": [0, ["Control Flow Speculation in Multiscalar Processors", ["Quinn Jacobson", "Steve Bennett", "Nikhil Sharma", "James E. Smith"], "https://doi.org/10.1109/HPCA.1997.569673", "hpca", 1997]], "James E. Smith": [0, ["Control Flow Speculation in Multiscalar Processors", ["Quinn Jacobson", "Steve Bennett", "Nikhil Sharma", "James E. Smith"], "https://doi.org/10.1109/HPCA.1997.569673", "hpca", 1997]], "Kenneth J. Janik": [0, ["Advances of the Counterflow Pipeline Microarchitecture", ["Kenneth J. Janik", "Shih-Lien Lu", "Michael F. Miller"], "https://doi.org/10.1109/HPCA.1997.569675", "hpca", 1997]], "Shih-Lien Lu": [0, ["Advances of the Counterflow Pipeline Microarchitecture", ["Kenneth J. Janik", "Shih-Lien Lu", "Michael F. Miller"], "https://doi.org/10.1109/HPCA.1997.569675", "hpca", 1997]], "Michael F. Miller": [0, ["Advances of the Counterflow Pipeline Microarchitecture", ["Kenneth J. Janik", "Shih-Lien Lu", "Michael F. Miller"], "https://doi.org/10.1109/HPCA.1997.569675", "hpca", 1997]], "Roger Espasa": [0, ["Multithreaded Vector Architectures", ["Roger Espasa", "Mateo Valero"], "https://doi.org/10.1109/HPCA.1997.569677", "hpca", 1997]], "Mateo Valero": [0, ["Multithreaded Vector Architectures", ["Roger Espasa", "Mateo Valero"], "https://doi.org/10.1109/HPCA.1997.569677", "hpca", 1997]], "Pedro Trancoso": [0, ["The Memory Performance of DSS Commercial Workloads in Shared-Memory Multiprocessors", ["Pedro Trancoso", "Josep-Lluis Larriba-Pey", "Zheng Zhang", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.1997.569680", "hpca", 1997]], "Josep-Lluis Larriba-Pey": [0, ["The Memory Performance of DSS Commercial Workloads in Shared-Memory Multiprocessors", ["Pedro Trancoso", "Josep-Lluis Larriba-Pey", "Zheng Zhang", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.1997.569680", "hpca", 1997]], "Zheng Zhang": [0, ["The Memory Performance of DSS Commercial Workloads in Shared-Memory Multiprocessors", ["Pedro Trancoso", "Josep-Lluis Larriba-Pey", "Zheng Zhang", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.1997.569680", "hpca", 1997], ["Reducing Remote Conflict Misses: NUMA with Remote Cache versus COMA", ["Zheng Zhang", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.1997.569686", "hpca", 1997]], "Cristiana Amza": [0, ["Software DSM Protocols that Adapt between Single Writer and Multiple Writer", ["Cristiana Amza", "Alan L. Cox", "Sandhya Dwarkadas", "Willy Zwaenepoel"], "https://doi.org/10.1109/HPCA.1997.569681", "hpca", 1997]], "Alan L. Cox": [0, ["Software DSM Protocols that Adapt between Single Writer and Multiple Writer", ["Cristiana Amza", "Alan L. Cox", "Sandhya Dwarkadas", "Willy Zwaenepoel"], "https://doi.org/10.1109/HPCA.1997.569681", "hpca", 1997]], "Sandhya Dwarkadas": [0, ["Software DSM Protocols that Adapt between Single Writer and Multiple Writer", ["Cristiana Amza", "Alan L. Cox", "Sandhya Dwarkadas", "Willy Zwaenepoel"], "https://doi.org/10.1109/HPCA.1997.569681", "hpca", 1997]], "Willy Zwaenepoel": [0, ["Software DSM Protocols that Adapt between Single Writer and Multiple Writer", ["Cristiana Amza", "Alan L. Cox", "Sandhya Dwarkadas", "Willy Zwaenepoel"], "https://doi.org/10.1109/HPCA.1997.569681", "hpca", 1997]], "Dileep Bhandarkar": [0, ["Performance Characterization of the Pentium(r) Pro Processor", ["Dileep Bhandarkar", "Jianxun Jason Ding"], "https://doi.org/10.1109/HPCA.1997.569689", "hpca", 1997]], "Jianxun Jason Ding": [0, ["Performance Characterization of the Pentium(r) Pro Processor", ["Dileep Bhandarkar", "Jianxun Jason Ding"], "https://doi.org/10.1109/HPCA.1997.569689", "hpca", 1997]], "Derek B. Noonburg": [0, ["A Framework for Statistical Modeling of Superscalar Processor Performance", ["Derek B. Noonburg", "John Paul Shen"], "https://doi.org/10.1109/HPCA.1997.569691", "hpca", 1997]], "John Paul Shen": [0, ["A Framework for Statistical Modeling of Superscalar Processor Performance", ["Derek B. Noonburg", "John Paul Shen"], "https://doi.org/10.1109/HPCA.1997.569691", "hpca", 1997]], "Sucheta Chodnekar": [0, ["Towards a Communication Characterization Methodology for Parallel Applications", ["Sucheta Chodnekar", "Viji Srinivasan", "Aniruddha S. Vaidya", "Anand Sivasubramaniam", "Chita R. Das"], "https://doi.org/10.1109/HPCA.1997.569693", "hpca", 1997]], "Viji Srinivasan": [0, ["Towards a Communication Characterization Methodology for Parallel Applications", ["Sucheta Chodnekar", "Viji Srinivasan", "Aniruddha S. Vaidya", "Anand Sivasubramaniam", "Chita R. Das"], "https://doi.org/10.1109/HPCA.1997.569693", "hpca", 1997]], "Aniruddha S. Vaidya": [0, ["Towards a Communication Characterization Methodology for Parallel Applications", ["Sucheta Chodnekar", "Viji Srinivasan", "Aniruddha S. Vaidya", "Anand Sivasubramaniam", "Chita R. Das"], "https://doi.org/10.1109/HPCA.1997.569693", "hpca", 1997]], "Chita R. Das": [0, ["Towards a Communication Characterization Methodology for Parallel Applications", ["Sucheta Chodnekar", "Viji Srinivasan", "Aniruddha S. Vaidya", "Anand Sivasubramaniam", "Chita R. Das"], "https://doi.org/10.1109/HPCA.1997.569693", "hpca", 1997]], "Evangelos P. Markatos": [0, ["User-Level DMA without Operating System Kernel Modification", ["Evangelos P. Markatos", "Manolis Katevenis"], "https://doi.org/10.1109/HPCA.1997.569696", "hpca", 1997]], "Manolis Katevenis": [0, ["User-Level DMA without Operating System Kernel Modification", ["Evangelos P. Markatos", "Manolis Katevenis"], "https://doi.org/10.1109/HPCA.1997.569696", "hpca", 1997]], "Matt Welsh": [0, ["ATM and Fast Ethernet Network Interfaces for User-Level Communication", ["Matt Welsh", "Anindya Basu", "Thorsten von Eicken"], "https://doi.org/10.1109/HPCA.1997.569697", "hpca", 1997]], "Anindya Basu": [0, ["ATM and Fast Ethernet Network Interfaces for User-Level Communication", ["Matt Welsh", "Anindya Basu", "Thorsten von Eicken"], "https://doi.org/10.1109/HPCA.1997.569697", "hpca", 1997]], "Thorsten von Eicken": [0, ["ATM and Fast Ethernet Network Interfaces for User-Level Communication", ["Matt Welsh", "Anindya Basu", "Thorsten von Eicken"], "https://doi.org/10.1109/HPCA.1997.569697", "hpca", 1997]], "Binh Vien Dao": [0, ["Architectural Support for Reducing Communication Overhead in Multiprocessor Interconnection Networks", ["Binh Vien Dao", "Sudhakar Yalamanchili", "Jose Duato"], "https://doi.org/10.1109/HPCA.1997.569699", "hpca", 1997]], "Sudhakar Yalamanchili": [0, ["Architectural Support for Reducing Communication Overhead in Multiprocessor Interconnection Networks", ["Binh Vien Dao", "Sudhakar Yalamanchili", "Jose Duato"], "https://doi.org/10.1109/HPCA.1997.569699", "hpca", 1997]], "Jose Duato": [0, ["Architectural Support for Reducing Communication Overhead in Multiprocessor Interconnection Networks", ["Binh Vien Dao", "Sudhakar Yalamanchili", "Jose Duato"], "https://doi.org/10.1109/HPCA.1997.569699", "hpca", 1997]]}