-- Project:   Design01
-- Generated: 06/04/2016 18:02:33
-- PSoC Creator  3.3 SP2

ENTITY Design01 IS
    PORT(
        Rx_1(0)_PAD : IN std_ulogic;
        Tx_1(0)_PAD : OUT std_ulogic;
        Pin_TC(0)_PAD : OUT std_ulogic;
        PWM_C_L(0)_PAD : OUT std_ulogic;
        PWM_C_U(0)_PAD : OUT std_ulogic;
        PWM_B_L(0)_PAD : OUT std_ulogic;
        PWM_B_U(0)_PAD : OUT std_ulogic;
        PWM_A_L(0)_PAD : OUT std_ulogic;
        PWM_A_U(0)_PAD : OUT std_ulogic;
        Pin_Hall_2(0)_PAD : IN std_ulogic;
        Pin_Hall_1(0)_PAD : IN std_ulogic;
        Pin_Hall_0(0)_PAD : IN std_ulogic;
        Pin_SW(0)_PAD : IN std_ulogic;
        Pin_LED(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END Design01;

ARCHITECTURE __DEFAULT__ OF Design01 IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL ClockBlock_dwClock_1 : bit;
    ATTRIBUTE udbclken_assigned OF ClockBlock_dwClock_1 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF ClockBlock_dwClock_1 : SIGNAL IS true;
    SIGNAL ClockBlock_dwClock_1_local : bit;
    SIGNAL MODIN5_0 : bit;
    ATTRIBUTE placement_force OF MODIN5_0 : SIGNAL IS "U(0,5,A)1";
    SIGNAL MODIN5_0_split : bit;
    ATTRIBUTE placement_force OF MODIN5_0_split : SIGNAL IS "U(0,5,B)0";
    SIGNAL MODIN5_1 : bit;
    ATTRIBUTE placement_force OF MODIN5_1 : SIGNAL IS "U(0,5,A)0";
    SIGNAL MODIN7_0 : bit;
    ATTRIBUTE placement_force OF MODIN7_0 : SIGNAL IS "U(1,3,A)2";
    SIGNAL MODIN7_0_split : bit;
    ATTRIBUTE placement_force OF MODIN7_0_split : SIGNAL IS "U(0,1,A)0";
    SIGNAL MODIN7_1 : bit;
    ATTRIBUTE placement_force OF MODIN7_1 : SIGNAL IS "U(2,2,A)1";
    SIGNAL Net_2 : bit;
    ATTRIBUTE placement_force OF Net_2 : SIGNAL IS "U(2,0,B)2";
    SIGNAL Net_3854 : bit;
    SIGNAL Net_4183 : bit;
    SIGNAL Net_4691 : bit;
    SIGNAL Net_4774 : bit;
    ATTRIBUTE placement_force OF Net_4774 : SIGNAL IS "U(3,0,B)1";
    SIGNAL Net_4775 : bit;
    ATTRIBUTE placement_force OF Net_4775 : SIGNAL IS "U(1,5,A)1";
    SIGNAL Net_4776 : bit;
    ATTRIBUTE placement_force OF Net_4776 : SIGNAL IS "U(2,2,B)0";
    SIGNAL Net_4787 : bit;
    ATTRIBUTE placement_force OF Net_4787 : SIGNAL IS "U(1,3,A)3";
    SIGNAL Net_4788 : bit;
    ATTRIBUTE placement_force OF Net_4788 : SIGNAL IS "U(1,3,B)1";
    SIGNAL Net_4799 : bit;
    ATTRIBUTE placement_force OF Net_4799 : SIGNAL IS "U(3,1,A)1";
    SIGNAL Net_4800 : bit;
    ATTRIBUTE placement_force OF Net_4800 : SIGNAL IS "U(2,1,B)2";
    SIGNAL Net_6040 : bit;
    SIGNAL Net_6041 : bit;
    SIGNAL Net_6135 : bit;
    SIGNAL Net_6336 : bit;
    ATTRIBUTE placement_force OF Net_6336 : SIGNAL IS "U(0,3,A)0";
    SIGNAL Net_6419 : bit;
    SIGNAL Net_6430 : bit;
    SIGNAL Net_6513 : bit;
    SIGNAL Net_6523 : bit;
    ATTRIBUTE placement_force OF Net_6523 : SIGNAL IS "U(0,3,B)1";
    SIGNAL Net_6524 : bit;
    SIGNAL Net_7 : bit;
    SIGNAL Net_7_SYNCOUT : bit;
    SIGNAL PWM_A_L(0)__PA : bit;
    SIGNAL PWM_A_U(0)__PA : bit;
    SIGNAL PWM_B_L(0)__PA : bit;
    SIGNAL PWM_B_U(0)__PA : bit;
    SIGNAL PWM_C_L(0)__PA : bit;
    SIGNAL PWM_C_U(0)__PA : bit;
    SIGNAL Pin_Hall_0(0)__PA : bit;
    SIGNAL Pin_Hall_1(0)__PA : bit;
    SIGNAL Pin_Hall_2(0)__PA : bit;
    SIGNAL Pin_LED(0)__PA : bit;
    SIGNAL Pin_SW(0)__PA : bit;
    SIGNAL Pin_TC(0)__PA : bit;
    SIGNAL Pin_VBAT(0)__PA : bit;
    SIGNAL Rx_1(0)__PA : bit;
    SIGNAL Tx_1(0)__PA : bit;
    SIGNAL \\\ADC_DelSig_1:Bypass_P03(0)\\__PA\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_0\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_1\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_2\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_3\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_4\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_5\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_6\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_7\ : bit;
    SIGNAL \ADC_DelSig_1:Net_488\ : bit;
    ATTRIBUTE global_signal OF \ADC_DelSig_1:Net_488\ : SIGNAL IS true;
    SIGNAL \ADC_DelSig_1:Net_488_adig\ : bit;
    SIGNAL \ADC_DelSig_1:Net_488_adig_local\ : bit;
    SIGNAL \ADC_DelSig_1:Net_488_local\ : bit;
    SIGNAL \ADC_DelSig_1:Net_93\ : bit;
    ATTRIBUTE global_signal OF \ADC_DelSig_1:Net_93\ : SIGNAL IS true;
    SIGNAL \ADC_DelSig_1:Net_93_local\ : bit;
    SIGNAL \ADC_DelSig_1:aclock\ : bit;
    SIGNAL \ADC_DelSig_1:mod_dat_0\ : bit;
    SIGNAL \ADC_DelSig_1:mod_dat_1\ : bit;
    SIGNAL \ADC_DelSig_1:mod_dat_2\ : bit;
    SIGNAL \ADC_DelSig_1:mod_dat_3\ : bit;
    SIGNAL \ADC_DelSig_1:mod_reset\ : bit;
    SIGNAL \Control_Reg_PWM_Reset:control_1\ : bit;
    SIGNAL \Control_Reg_PWM_Reset:control_2\ : bit;
    SIGNAL \Control_Reg_PWM_Reset:control_3\ : bit;
    SIGNAL \Control_Reg_PWM_Reset:control_4\ : bit;
    SIGNAL \Control_Reg_PWM_Reset:control_5\ : bit;
    SIGNAL \Control_Reg_PWM_Reset:control_6\ : bit;
    SIGNAL \Control_Reg_PWM_Reset:control_7\ : bit;
    SIGNAL \Counter_16:Net_42\ : bit;
    SIGNAL \Counter_16:Net_47\ : bit;
    SIGNAL \Counter_Hall:CounterUDB:cmp_less\ : bit;
    SIGNAL \Counter_Hall:CounterUDB:control_0\ : bit;
    SIGNAL \Counter_Hall:CounterUDB:control_1\ : bit;
    SIGNAL \Counter_Hall:CounterUDB:control_2\ : bit;
    SIGNAL \Counter_Hall:CounterUDB:control_3\ : bit;
    SIGNAL \Counter_Hall:CounterUDB:control_4\ : bit;
    SIGNAL \Counter_Hall:CounterUDB:control_5\ : bit;
    SIGNAL \Counter_Hall:CounterUDB:control_6\ : bit;
    SIGNAL \Counter_Hall:CounterUDB:control_7\ : bit;
    SIGNAL \Counter_Hall:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \Counter_Hall:CounterUDB:count_enable\ : SIGNAL IS "U(1,3,A)0";
    SIGNAL \Counter_Hall:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_Hall:CounterUDB:count_stored_i\ : SIGNAL IS "U(1,3,A)1";
    SIGNAL \Counter_Hall:CounterUDB:hwCapture\ : bit;
    ATTRIBUTE placement_force OF \Counter_Hall:CounterUDB:hwCapture\ : SIGNAL IS "U(0,4,A)1";
    SIGNAL \Counter_Hall:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_Hall:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(0,5,A)2";
    SIGNAL \Counter_Hall:CounterUDB:per_equal\ : bit;
    SIGNAL \Counter_Hall:CounterUDB:prevCapture\ : bit;
    ATTRIBUTE placement_force OF \Counter_Hall:CounterUDB:prevCapture\ : SIGNAL IS "U(0,4,B)0";
    SIGNAL \Counter_Hall:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \Counter_Hall:CounterUDB:prevCompare\ : SIGNAL IS "U(0,2,B)2";
    SIGNAL \Counter_Hall:CounterUDB:reload\ : bit;
    ATTRIBUTE placement_force OF \Counter_Hall:CounterUDB:reload\ : SIGNAL IS "U(0,4,A)0";
    SIGNAL \Counter_Hall:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Counter_Hall:CounterUDB:status_0\ : SIGNAL IS "U(0,2,B)1";
    SIGNAL \Counter_Hall:CounterUDB:status_1\ : bit;
    SIGNAL \Counter_Hall:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Counter_Hall:CounterUDB:status_2\ : SIGNAL IS "U(0,4,A)3";
    SIGNAL \Counter_Hall:CounterUDB:status_5\ : bit;
    SIGNAL \Counter_Hall:CounterUDB:status_6\ : bit;
    SIGNAL \EdgeDetect_0:last\ : bit;
    ATTRIBUTE placement_force OF \EdgeDetect_0:last\ : SIGNAL IS "U(0,3,A)3";
    SIGNAL \EdgeDetect_1:last\ : bit;
    ATTRIBUTE placement_force OF \EdgeDetect_1:last\ : SIGNAL IS "U(0,4,B)1";
    SIGNAL \EdgeDetect_2:last\ : bit;
    ATTRIBUTE placement_force OF \EdgeDetect_2:last\ : SIGNAL IS "U(2,2,B)3";
    SIGNAL \PWM_A:PWMUDB:cmp1_eq\ : bit;
    SIGNAL \PWM_A:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_A:PWMUDB:cmp2_eq\ : bit;
    SIGNAL \PWM_A:PWMUDB:cmp2_status\ : bit;
    SIGNAL \PWM_A:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_A:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_A:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_A:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_A:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_A:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_A:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_A:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_A:PWMUDB:cs_addr_1\ : bit;
    ATTRIBUTE placement_force OF \PWM_A:PWMUDB:cs_addr_1\ : SIGNAL IS "U(3,2,B)0";
    SIGNAL \PWM_A:PWMUDB:db_cnt_0\ : bit;
    ATTRIBUTE placement_force OF \PWM_A:PWMUDB:db_cnt_0\ : SIGNAL IS "U(0,2,A)1";
    SIGNAL \PWM_A:PWMUDB:db_cnt_0_split\ : bit;
    ATTRIBUTE placement_force OF \PWM_A:PWMUDB:db_cnt_0_split\ : SIGNAL IS "U(0,0,A)0";
    SIGNAL \PWM_A:PWMUDB:db_cnt_1\ : bit;
    ATTRIBUTE placement_force OF \PWM_A:PWMUDB:db_cnt_1\ : SIGNAL IS "U(0,2,A)0";
    SIGNAL \PWM_A:PWMUDB:db_ph1_run_temp\ : bit;
    ATTRIBUTE placement_force OF \PWM_A:PWMUDB:db_ph1_run_temp\ : SIGNAL IS "U(2,1,A)2";
    SIGNAL \PWM_A:PWMUDB:db_ph2_run_temp\ : bit;
    ATTRIBUTE placement_force OF \PWM_A:PWMUDB:db_ph2_run_temp\ : SIGNAL IS "U(2,0,A)3";
    SIGNAL \PWM_A:PWMUDB:dbcontrol_0\ : bit;
    SIGNAL \PWM_A:PWMUDB:dbcontrol_1\ : bit;
    SIGNAL \PWM_A:PWMUDB:dbcontrol_2\ : bit;
    SIGNAL \PWM_A:PWMUDB:dbcontrol_3\ : bit;
    SIGNAL \PWM_A:PWMUDB:dbcontrol_4\ : bit;
    SIGNAL \PWM_A:PWMUDB:dbcontrol_5\ : bit;
    SIGNAL \PWM_A:PWMUDB:dbcontrol_6\ : bit;
    SIGNAL \PWM_A:PWMUDB:dbcontrol_7\ : bit;
    SIGNAL \PWM_A:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \PWM_A:PWMUDB:prevCompare1\ : SIGNAL IS "U(1,2,A)3";
    SIGNAL \PWM_A:PWMUDB:pwm_db_reg\ : bit;
    ATTRIBUTE placement_force OF \PWM_A:PWMUDB:pwm_db_reg\ : SIGNAL IS "U(3,2,A)1";
    SIGNAL \PWM_A:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \PWM_A:PWMUDB:runmode_enable\ : SIGNAL IS "U(1,2,A)2";
    SIGNAL \Counter_Hall:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \PWM_A:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \PWM_A:PWMUDB:status_0\ : SIGNAL IS "U(2,0,B)0";
    SIGNAL \PWM_A:PWMUDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \PWM_A:PWMUDB:status_1\ : SIGNAL IS "U(2,0,A)2";
    SIGNAL \PWM_A:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \PWM_A:PWMUDB:status_2\ : SIGNAL IS "U(2,0,B)3";
    SIGNAL \PWM_A:PWMUDB:status_3\ : bit;
    SIGNAL \PWM_A:PWMUDB:tc_i\ : bit;
    SIGNAL \PWM_A:PWMUDB:up_cnt\ : bit;
    ATTRIBUTE placement_force OF \PWM_A:PWMUDB:up_cnt\ : SIGNAL IS "U(2,2,B)2";
    SIGNAL \PWM_A:PWMUDB:up_cnt_final\ : bit;
    ATTRIBUTE placement_force OF \PWM_A:PWMUDB:up_cnt_final\ : SIGNAL IS "U(2,1,B)1";
    SIGNAL \PWM_B:PWMUDB:cmp1_eq\ : bit;
    SIGNAL \PWM_B:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_B:PWMUDB:cmp2_eq\ : bit;
    SIGNAL \PWM_B:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_B:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_B:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_B:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_B:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_B:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_B:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_B:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_B:PWMUDB:cs_addr_1\ : bit;
    ATTRIBUTE placement_force OF \PWM_B:PWMUDB:cs_addr_1\ : SIGNAL IS "U(3,1,B)0";
    SIGNAL \PWM_B:PWMUDB:db_ph1_run_temp\ : bit;
    ATTRIBUTE placement_force OF \PWM_B:PWMUDB:db_ph1_run_temp\ : SIGNAL IS "U(1,3,B)0";
    SIGNAL \PWM_B:PWMUDB:db_ph2_run_temp\ : bit;
    ATTRIBUTE placement_force OF \PWM_B:PWMUDB:db_ph2_run_temp\ : SIGNAL IS "U(3,1,A)0";
    SIGNAL \PWM_B:PWMUDB:dbcontrol_0\ : bit;
    SIGNAL \PWM_B:PWMUDB:dbcontrol_1\ : bit;
    SIGNAL \PWM_B:PWMUDB:dbcontrol_2\ : bit;
    SIGNAL \PWM_B:PWMUDB:dbcontrol_3\ : bit;
    SIGNAL \PWM_B:PWMUDB:dbcontrol_4\ : bit;
    SIGNAL \PWM_B:PWMUDB:dbcontrol_5\ : bit;
    SIGNAL \PWM_B:PWMUDB:dbcontrol_6\ : bit;
    SIGNAL \PWM_B:PWMUDB:dbcontrol_7\ : bit;
    SIGNAL \PWM_B:PWMUDB:pwm_db_reg\ : bit;
    ATTRIBUTE placement_force OF \PWM_B:PWMUDB:pwm_db_reg\ : SIGNAL IS "U(3,1,B)3";
    SIGNAL \PWM_B:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \PWM_B:PWMUDB:runmode_enable\ : SIGNAL IS "U(2,1,A)1";
    SIGNAL \PWM_A:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \PWM_B:PWMUDB:tc_i\ : bit;
    SIGNAL \PWM_B:PWMUDB:up_cnt\ : bit;
    ATTRIBUTE placement_force OF \PWM_B:PWMUDB:up_cnt\ : SIGNAL IS "U(3,0,B)2";
    SIGNAL \PWM_B:PWMUDB:up_cnt_final\ : bit;
    ATTRIBUTE placement_force OF \PWM_B:PWMUDB:up_cnt_final\ : SIGNAL IS "U(3,0,A)0";
    SIGNAL \PWM_C:PWMUDB:cmp1_eq\ : bit;
    SIGNAL \PWM_C:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_C:PWMUDB:cmp2_eq\ : bit;
    SIGNAL \PWM_C:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_C:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_C:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_C:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_C:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_C:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_C:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_C:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_C:PWMUDB:cs_addr_1\ : bit;
    ATTRIBUTE placement_force OF \PWM_C:PWMUDB:cs_addr_1\ : SIGNAL IS "U(2,1,A)3";
    SIGNAL \PWM_C:PWMUDB:db_ph1_run_temp\ : bit;
    ATTRIBUTE placement_force OF \PWM_C:PWMUDB:db_ph1_run_temp\ : SIGNAL IS "U(1,4,B)0";
    SIGNAL \PWM_C:PWMUDB:db_ph2_run_temp\ : bit;
    ATTRIBUTE placement_force OF \PWM_C:PWMUDB:db_ph2_run_temp\ : SIGNAL IS "U(1,5,A)0";
    SIGNAL \PWM_C:PWMUDB:dbcontrol_0\ : bit;
    SIGNAL \PWM_C:PWMUDB:dbcontrol_1\ : bit;
    SIGNAL \PWM_C:PWMUDB:dbcontrol_2\ : bit;
    SIGNAL \PWM_C:PWMUDB:dbcontrol_3\ : bit;
    SIGNAL \PWM_C:PWMUDB:dbcontrol_4\ : bit;
    SIGNAL \PWM_C:PWMUDB:dbcontrol_5\ : bit;
    SIGNAL \PWM_C:PWMUDB:dbcontrol_6\ : bit;
    SIGNAL \PWM_C:PWMUDB:dbcontrol_7\ : bit;
    SIGNAL \PWM_C:PWMUDB:pwm_db_reg\ : bit;
    ATTRIBUTE placement_force OF \PWM_C:PWMUDB:pwm_db_reg\ : SIGNAL IS "U(1,4,B)1";
    SIGNAL \PWM_C:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \PWM_C:PWMUDB:runmode_enable\ : SIGNAL IS "U(3,1,B)2";
    SIGNAL \PWM_B:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \PWM_C:PWMUDB:tc_i\ : bit;
    SIGNAL \PWM_C:PWMUDB:up_cnt\ : bit;
    ATTRIBUTE placement_force OF \PWM_C:PWMUDB:up_cnt\ : SIGNAL IS "U(1,2,A)1";
    SIGNAL \PWM_C:PWMUDB:up_cnt_final\ : bit;
    ATTRIBUTE placement_force OF \PWM_C:PWMUDB:up_cnt_final\ : SIGNAL IS "U(1,2,A)0";
    SIGNAL \UART_1:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:counter_load_not\ : SIGNAL IS "U(1,5,B)2";
    SIGNAL \UART_1:BUART:pollcount_0\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:pollcount_0\ : SIGNAL IS "U(1,1,A)2";
    SIGNAL \UART_1:BUART:pollcount_1\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:pollcount_1\ : SIGNAL IS "U(1,1,B)0";
    SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_bitclk_enable\ : SIGNAL IS "U(1,0,B)0";
    SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_1:BUART:rx_count_0\ : bit;
    SIGNAL \UART_1:BUART:rx_count_1\ : bit;
    SIGNAL \UART_1:BUART:rx_count_2\ : bit;
    SIGNAL \UART_1:BUART:rx_count_3\ : bit;
    SIGNAL \UART_1:BUART:rx_count_4\ : bit;
    SIGNAL \UART_1:BUART:rx_count_5\ : bit;
    SIGNAL \UART_1:BUART:rx_count_6\ : bit;
    SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_counter_load\ : SIGNAL IS "U(1,0,B)2";
    SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_1:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_last\ : SIGNAL IS "U(1,1,B)3";
    SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_load_fifo\ : SIGNAL IS "U(1,0,A)2";
    SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_postpoll\ : SIGNAL IS "U(1,1,B)1";
    SIGNAL \UART_1:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_0\ : SIGNAL IS "U(1,0,A)0";
    SIGNAL \UART_1:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_2\ : SIGNAL IS "U(1,0,A)1";
    SIGNAL \UART_1:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_3\ : SIGNAL IS "U(1,0,B)3";
    SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(1,0,B)1";
    SIGNAL \UART_1:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_status_3\ : SIGNAL IS "U(1,1,B)2";
    SIGNAL \UART_1:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_status_4\ : SIGNAL IS "U(2,1,B)0";
    SIGNAL \UART_1:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_status_5\ : SIGNAL IS "U(1,1,A)3";
    SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_bitclk\ : SIGNAL IS "U(1,5,B)1";
    SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(1,2,B)3";
    SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_1:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_state_0\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \UART_1:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_state_1\ : SIGNAL IS "U(1,2,B)1";
    SIGNAL \UART_1:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_state_2\ : SIGNAL IS "U(1,5,B)0";
    SIGNAL \UART_1:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_status_0\ : SIGNAL IS "U(1,1,A)1";
    SIGNAL \UART_1:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_status_2\ : SIGNAL IS "U(2,2,A)2";
    SIGNAL \UART_1:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:txn\ : SIGNAL IS "U(1,2,B)0";
    SIGNAL \UART_1:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART_1:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART_1:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_1:Net_9_local\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(1,3,B)3";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE placement_force OF __ZERO__ : SIGNAL IS "U(2,4,A)0";
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.dclk_glb_ff_0__sig\ : bit;
    SIGNAL \ClockBlock.aclk_glb_ff_0__sig\ : bit;
    SIGNAL \PWM_C:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \PWM_C:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \PWM_C:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \PWM_C:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \PWM_C:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \PWM_C:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \PWM_C:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \PWM_C:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \PWM_C:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \PWM_C:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \PWM_C:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \PWM_C:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \PWM_C:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \PWM_B:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \PWM_B:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \PWM_B:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \PWM_B:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \PWM_B:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \PWM_B:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \PWM_B:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \PWM_B:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \PWM_B:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \PWM_B:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \PWM_B:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \PWM_B:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \PWM_A:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \PWM_A:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \PWM_A:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \PWM_A:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \PWM_A:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \PWM_A:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \PWM_A:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \PWM_A:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \PWM_A:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \PWM_A:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \PWM_A:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \PWM_A:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Counter_Hall:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Counter_Hall:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Counter_Hall:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Counter_Hall:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Counter_Hall:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Counter_Hall:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Counter_Hall:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Counter_Hall:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Counter_Hall:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Counter_Hall:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Counter_Hall:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Counter_Hall:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF MODIN5_0_split : LABEL IS "macrocell1";
    ATTRIBUTE Location OF MODIN5_0_split : LABEL IS "U(0,5)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF Rx_1(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF Rx_1(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF Tx_1(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF Tx_1(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF Pin_TC(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF Pin_TC(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF PWM_C_L(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF PWM_C_L(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF PWM_C_U(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF PWM_C_U(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF PWM_B_L(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF PWM_B_L(0) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF PWM_B_U(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF PWM_B_U(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF PWM_A_L(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF PWM_A_L(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF PWM_A_U(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF PWM_A_U(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF Pin_Hall_2(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF Pin_Hall_2(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF Pin_Hall_1(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF Pin_Hall_1(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF Pin_Hall_0(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF Pin_Hall_0(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF \ADC_DelSig_1:Bypass_P03(0)\ : LABEL IS "iocell13";
    ATTRIBUTE Location OF \ADC_DelSig_1:Bypass_P03(0)\ : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF Pin_VBAT(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF Pin_VBAT(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF Pin_SW(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF Pin_SW(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF Pin_LED(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF Pin_LED(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF Net_2 : LABEL IS "macrocell2";
    ATTRIBUTE Location OF Net_2 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:counter_load_not\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \UART_1:BUART:counter_load_not\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_status_0\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \UART_1:BUART:tx_status_0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_status_2\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \UART_1:BUART:tx_status_2\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_counter_load\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \UART_1:BUART:rx_counter_load\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_postpoll\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \UART_1:BUART:rx_postpoll\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_4\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \UART_1:BUART:rx_status_4\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_5\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \UART_1:BUART:rx_status_5\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \PWM_C:PWMUDB:up_cnt_final\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \PWM_C:PWMUDB:up_cnt_final\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \PWM_C:PWMUDB:cs_addr_1\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \PWM_C:PWMUDB:cs_addr_1\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \PWM_B:PWMUDB:up_cnt_final\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \PWM_B:PWMUDB:up_cnt_final\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \PWM_B:PWMUDB:cs_addr_1\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \PWM_B:PWMUDB:cs_addr_1\ : LABEL IS "U(3,1)";
    ATTRIBUTE Location OF Rx_1(0)_SYNC : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \PWM_A:PWMUDB:status_2\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \PWM_A:PWMUDB:status_2\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \PWM_A:PWMUDB:up_cnt_final\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \PWM_A:PWMUDB:up_cnt_final\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \PWM_A:PWMUDB:cs_addr_1\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \PWM_A:PWMUDB:cs_addr_1\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Counter_Hall:CounterUDB:hwCapture\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \Counter_Hall:CounterUDB:hwCapture\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Counter_Hall:CounterUDB:reload\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \Counter_Hall:CounterUDB:reload\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Counter_Hall:CounterUDB:status_0\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \Counter_Hall:CounterUDB:status_0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Counter_Hall:CounterUDB:status_2\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \Counter_Hall:CounterUDB:status_2\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Counter_Hall:CounterUDB:count_enable\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \Counter_Hall:CounterUDB:count_enable\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF Net_6336 : LABEL IS "macrocell22";
    ATTRIBUTE Location OF Net_6336 : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF Net_6523 : LABEL IS "macrocell23";
    ATTRIBUTE Location OF Net_6523 : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \UART_1:BUART:sTX:TxShifter:u0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF __ZERO__ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF __ZERO__ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:TxSts\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \UART_1:BUART:sTX:TxSts\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \UART_1:BUART:sRX:RxShifter:u0\ : LABEL IS "U(1,1)";
    ATTRIBUTE Location OF \UART_1:BUART:sRX:RxBitCounter\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sRX:RxSts\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \UART_1:BUART:sRX:RxSts\ : LABEL IS "U(1,1)";
    ATTRIBUTE Location OF ISR_PWM_TC : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE lib_model OF \PWM_C:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \PWM_C:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \PWM_C:PWMUDB:genblk7:dbctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \PWM_C:PWMUDB:genblk7:dbctrlreg\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \PWM_C:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \PWM_C:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \PWM_C:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \PWM_C:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Control_Reg_PWM_Reset:Sync:ctrl_reg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \Control_Reg_PWM_Reset:Sync:ctrl_reg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PWM_B:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \PWM_B:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \PWM_B:PWMUDB:genblk7:dbctrlreg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \PWM_B:PWMUDB:genblk7:dbctrlreg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \PWM_B:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \PWM_B:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \PWM_B:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \PWM_B:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \PWM_A:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell6";
    ATTRIBUTE Location OF \PWM_A:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \PWM_A:PWMUDB:genblk7:dbctrlreg\ : LABEL IS "controlcell7";
    ATTRIBUTE Location OF \PWM_A:PWMUDB:genblk7:dbctrlreg\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \PWM_A:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \PWM_A:PWMUDB:genblk8:stsreg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \PWM_A:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \PWM_A:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PWM_A:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \PWM_A:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Status_Reg_Hall:sts:sts_reg\ : LABEL IS "statuscell1";
    ATTRIBUTE Location OF \Status_Reg_Hall:sts:sts_reg\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Counter_Hall:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell8";
    ATTRIBUTE Location OF \Counter_Hall:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Counter_Hall:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \Counter_Hall:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Counter_Hall:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell10";
    ATTRIBUTE Location OF \Counter_Hall:CounterUDB:sC16:counterdp:u0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Counter_Hall:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell11";
    ATTRIBUTE Location OF \Counter_Hall:CounterUDB:sC16:counterdp:u1\ : LABEL IS "U(0,4)";
    ATTRIBUTE Location OF ISR_Hall : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE Location OF \Counter_16:CounterHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE Location OF \Sync_1:genblk1[0]:INST\ : LABEL IS "U(3,0)";
    ATTRIBUTE Location OF \ADC_DelSig_1:DSM\ : LABEL IS "F(DSM,0)";
    ATTRIBUTE Location OF \ADC_DelSig_1:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(29)]";
    ATTRIBUTE Location OF \ADC_DelSig_1:DEC\ : LABEL IS "F(Decimator,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:txn\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \UART_1:BUART:txn\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_1\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \UART_1:BUART:tx_state_1\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_0\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \UART_1:BUART:tx_state_0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_2\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \UART_1:BUART:tx_state_2\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_bitclk\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \UART_1:BUART:tx_bitclk\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \UART_1:BUART:tx_ctrl_mark_last\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_0\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_load_fifo\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \UART_1:BUART:rx_load_fifo\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_3\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_3\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_2\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_2\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_bitclk_enable\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \UART_1:BUART:rx_bitclk_enable\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_stop1_reg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:pollcount_1\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \UART_1:BUART:pollcount_1\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:pollcount_0\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \UART_1:BUART:pollcount_0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \PWM_A:PWMUDB:db_cnt_0_split\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \PWM_A:PWMUDB:db_cnt_0_split\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_3\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \UART_1:BUART:rx_status_3\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_last\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \UART_1:BUART:rx_last\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \PWM_C:PWMUDB:runmode_enable\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \PWM_C:PWMUDB:runmode_enable\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \PWM_C:PWMUDB:pwm_db_reg\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \PWM_C:PWMUDB:pwm_db_reg\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF Net_4776 : LABEL IS "macrocell45";
    ATTRIBUTE Location OF Net_4776 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Net_4775 : LABEL IS "macrocell46";
    ATTRIBUTE Location OF Net_4775 : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \PWM_C:PWMUDB:db_ph1_run_temp\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \PWM_C:PWMUDB:db_ph1_run_temp\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \PWM_C:PWMUDB:db_ph2_run_temp\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \PWM_C:PWMUDB:db_ph2_run_temp\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF MODIN5_1 : LABEL IS "macrocell49";
    ATTRIBUTE Location OF MODIN5_1 : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF MODIN5_0 : LABEL IS "macrocell50";
    ATTRIBUTE Location OF MODIN5_0 : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \PWM_C:PWMUDB:up_cnt\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \PWM_C:PWMUDB:up_cnt\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \PWM_B:PWMUDB:runmode_enable\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \PWM_B:PWMUDB:runmode_enable\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \PWM_B:PWMUDB:pwm_db_reg\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \PWM_B:PWMUDB:pwm_db_reg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_4788 : LABEL IS "macrocell54";
    ATTRIBUTE Location OF Net_4788 : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF Net_4787 : LABEL IS "macrocell55";
    ATTRIBUTE Location OF Net_4787 : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \PWM_B:PWMUDB:db_ph1_run_temp\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \PWM_B:PWMUDB:db_ph1_run_temp\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \PWM_B:PWMUDB:db_ph2_run_temp\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \PWM_B:PWMUDB:db_ph2_run_temp\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF MODIN7_1 : LABEL IS "macrocell58";
    ATTRIBUTE Location OF MODIN7_1 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF MODIN7_0 : LABEL IS "macrocell59";
    ATTRIBUTE Location OF MODIN7_0 : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \PWM_B:PWMUDB:up_cnt\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \PWM_B:PWMUDB:up_cnt\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \EdgeDetect_2:last\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \EdgeDetect_2:last\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \EdgeDetect_0:last\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \EdgeDetect_0:last\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \PWM_A:PWMUDB:runmode_enable\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \PWM_A:PWMUDB:runmode_enable\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \PWM_A:PWMUDB:pwm_db_reg\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \PWM_A:PWMUDB:pwm_db_reg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_4800 : LABEL IS "macrocell65";
    ATTRIBUTE Location OF Net_4800 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_4799 : LABEL IS "macrocell66";
    ATTRIBUTE Location OF Net_4799 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \PWM_A:PWMUDB:db_ph1_run_temp\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \PWM_A:PWMUDB:db_ph1_run_temp\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \PWM_A:PWMUDB:db_ph2_run_temp\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \PWM_A:PWMUDB:db_ph2_run_temp\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \PWM_A:PWMUDB:db_cnt_1\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \PWM_A:PWMUDB:db_cnt_1\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \PWM_A:PWMUDB:db_cnt_0\ : LABEL IS "macrocell70";
    ATTRIBUTE Location OF \PWM_A:PWMUDB:db_cnt_0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \PWM_A:PWMUDB:prevCompare1\ : LABEL IS "macrocell71";
    ATTRIBUTE Location OF \PWM_A:PWMUDB:prevCompare1\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \PWM_A:PWMUDB:status_0\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \PWM_A:PWMUDB:status_0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \PWM_A:PWMUDB:status_1\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \PWM_A:PWMUDB:status_1\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF MODIN7_0_split : LABEL IS "macrocell74";
    ATTRIBUTE Location OF MODIN7_0_split : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \PWM_A:PWMUDB:up_cnt\ : LABEL IS "macrocell75";
    ATTRIBUTE Location OF \PWM_A:PWMUDB:up_cnt\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Net_4774 : LABEL IS "macrocell76";
    ATTRIBUTE Location OF Net_4774 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \EdgeDetect_1:last\ : LABEL IS "macrocell77";
    ATTRIBUTE Location OF \EdgeDetect_1:last\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Counter_Hall:CounterUDB:prevCapture\ : LABEL IS "macrocell78";
    ATTRIBUTE Location OF \Counter_Hall:CounterUDB:prevCapture\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Counter_Hall:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell79";
    ATTRIBUTE Location OF \Counter_Hall:CounterUDB:overflow_reg_i\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Counter_Hall:CounterUDB:prevCompare\ : LABEL IS "macrocell80";
    ATTRIBUTE Location OF \Counter_Hall:CounterUDB:prevCompare\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Counter_Hall:CounterUDB:count_stored_i\ : LABEL IS "macrocell81";
    ATTRIBUTE Location OF \Counter_Hall:CounterUDB:count_stored_i\ : LABEL IS "U(1,3)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT decimatorcell
        PORT (
            aclock : IN std_ulogic;
            mod_dat_0 : IN std_ulogic;
            mod_dat_1 : IN std_ulogic;
            mod_dat_2 : IN std_ulogic;
            mod_dat_3 : IN std_ulogic;
            ext_start : IN std_ulogic;
            modrst : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT dsmodcell
        PORT (
            aclock : IN std_ulogic;
            modbitin_udb : IN std_ulogic;
            reset_udb : IN std_ulogic;
            reset_dec : IN std_ulogic;
            dec_clock : OUT std_ulogic;
            mod_dat_0 : OUT std_ulogic;
            mod_dat_1 : OUT std_ulogic;
            mod_dat_2 : OUT std_ulogic;
            mod_dat_3 : OUT std_ulogic;
            dout_udb_0 : OUT std_ulogic;
            dout_udb_1 : OUT std_ulogic;
            dout_udb_2 : OUT std_ulogic;
            dout_udb_3 : OUT std_ulogic;
            dout_udb_4 : OUT std_ulogic;
            dout_udb_5 : OUT std_ulogic;
            dout_udb_6 : OUT std_ulogic;
            dout_udb_7 : OUT std_ulogic;
            extclk_cp_udb : IN std_ulogic;
            clk_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
BEGIN

    MODIN5_0_split:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_6) + (main_0 * main_1 * !main_2 * !main_3 * main_5 * main_7) + (main_0 * main_1 * !main_2 * !main_3 * main_5 * main_8) + (main_0 * main_1 * !main_2 * !main_3 * main_6 * main_7) + (main_0 * main_1 * !main_2 * !main_3 * main_6 * main_8) + (!main_1 * !main_2 * !main_3 * main_5 * !main_7 * !main_8) + (!main_1 * !main_2 * !main_3 * main_6 * !main_7 * !main_8) + (!main_4 * !main_5 * !main_6)",
            clken_mode => 1)
        PORT MAP(
            q => MODIN5_0_split,
            main_0 => \PWM_C:PWMUDB:runmode_enable\,
            main_1 => \PWM_C:PWMUDB:pwm_db_reg\,
            main_2 => \PWM_C:PWMUDB:db_ph1_run_temp\,
            main_3 => \PWM_C:PWMUDB:db_ph2_run_temp\,
            main_4 => \PWM_C:PWMUDB:dbcontrol_0\,
            main_5 => MODIN5_1,
            main_6 => MODIN5_0,
            main_7 => \PWM_C:PWMUDB:cmp1_eq\,
            main_8 => \PWM_C:PWMUDB:cmp1_less\);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => ClockBlock_dwClock_1,
            dclk_0 => ClockBlock_dwClock_1_local,
            dclk_glb_1 => \ADC_DelSig_1:Net_93\,
            dclk_1 => \ADC_DelSig_1:Net_93_local\,
            dclk_glb_2 => \UART_1:Net_9\,
            dclk_2 => \UART_1:Net_9_local\,
            aclk_glb_0 => \ADC_DelSig_1:Net_488\,
            aclk_0 => \ADC_DelSig_1:Net_488_local\,
            clk_a_dig_glb_0 => \ADC_DelSig_1:Net_488_adig\,
            clk_a_dig_0 => \ADC_DelSig_1:Net_488_adig_local\,
            dclk_glb_ff_0 => \ClockBlock.dclk_glb_ff_0__sig\,
            aclk_glb_ff_0 => \ClockBlock.aclk_glb_ff_0__sig\);

    Rx_1:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_1(0)__PA,
            oe => open,
            fb => Net_7,
            pad_in => Rx_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_1(0)__PA,
            oe => open,
            pin_input => Net_2,
            pad_out => Tx_1(0)_PAD,
            pad_in => Tx_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_TC:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "61113f09-76c0-40c1-927c-84713e6f711b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_TC(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_TC",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_TC(0)__PA,
            oe => open,
            pin_input => Net_4774,
            pad_out => Pin_TC(0)_PAD,
            pad_in => Pin_TC(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PWM_C_L:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c47e1fc8-854f-40f9-8362-54506a5b6da9",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PWM_C_L(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PWM_C_L",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => PWM_C_L(0)__PA,
            oe => open,
            pin_input => Net_4775,
            pad_out => PWM_C_L(0)_PAD,
            pad_in => PWM_C_L(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PWM_C_U:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "1e1eba94-30fc-4212-a1c9-fadc3c862f77",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PWM_C_U(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PWM_C_U",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => PWM_C_U(0)__PA,
            oe => open,
            pin_input => Net_4776,
            pad_out => PWM_C_U(0)_PAD,
            pad_in => PWM_C_U(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PWM_B_L:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "47f35db5-fa81-4a46-8abf-67fc6ff31a57",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PWM_B_L(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PWM_B_L",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => PWM_B_L(0)__PA,
            oe => open,
            pin_input => Net_4787,
            pad_out => PWM_B_L(0)_PAD,
            pad_in => PWM_B_L(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PWM_B_U:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b1c5ea3b-5d27-4b44-9407-330084671915",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PWM_B_U(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PWM_B_U",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => PWM_B_U(0)__PA,
            oe => open,
            pin_input => Net_4788,
            pad_out => PWM_B_U(0)_PAD,
            pad_in => PWM_B_U(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PWM_A_L:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "5be9dc68-2a73-4e3d-8f47-b02f05255009",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PWM_A_L(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PWM_A_L",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => PWM_A_L(0)__PA,
            oe => open,
            pin_input => Net_4799,
            pad_out => PWM_A_L(0)_PAD,
            pad_in => PWM_A_L(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PWM_A_U:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PWM_A_U(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PWM_A_U",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => PWM_A_U(0)__PA,
            oe => open,
            pin_input => Net_4800,
            pad_out => PWM_A_U(0)_PAD,
            pad_in => PWM_A_U(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_Hall_2:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "b37fdcce-0681-4f1f-942e-08eb187a21f2",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_Hall_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_Hall_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_Hall_2(0)__PA,
            oe => open,
            fb => Net_6040,
            pad_in => Pin_Hall_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_Hall_1:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "0ecf96b8-4399-4802-8f6c-04317329440d",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_Hall_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_Hall_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_Hall_1(0)__PA,
            oe => open,
            fb => Net_6135,
            pad_in => Pin_Hall_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_Hall_0:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_Hall_0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_Hall_0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_Hall_0(0)__PA,
            oe => open,
            fb => Net_6041,
            pad_in => Pin_Hall_0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \ADC_DelSig_1:Bypass_P03\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "6066588f-cc0f-41bd-bd6e-37cecb994b84/20681f4c-d171-47ae-a1cb-d832cd711191",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \ADC_DelSig_1:Bypass_P03(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\ADC_DelSig_1:Bypass_P03\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\ADC_DelSig_1:Bypass_P03(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_VBAT:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "77715107-f8d5-47e5-a629-0fb83101ac6b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_VBAT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_VBAT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Pin_VBAT(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_SW:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "7a81e35c-53f8-4037-a2fe-d75707f708a8",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_SW(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_SW",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_SW(0)__PA,
            oe => open,
            fb => Net_6524,
            pad_in => Pin_SW(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a46a54f9-fc8e-432f-a8ed-a4a4175a4074",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_LED(0)__PA,
            oe => open,
            pin_input => Net_6523,
            pad_out => Pin_LED(0)_PAD,
            pad_in => Pin_LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_2:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_2,
            main_0 => \UART_1:BUART:txn\);

    \UART_1:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:counter_load_not\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_status_0\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_fifo_empty\,
            main_4 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_status_2\,
            main_0 => \UART_1:BUART:tx_fifo_notfull\);

    \UART_1:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_counter_load\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\);

    \UART_1:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_postpoll\,
            main_0 => \UART_1:BUART:pollcount_1\,
            main_1 => \UART_1:BUART:pollcount_0\,
            main_2 => Net_7_SYNCOUT);

    \UART_1:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_4\,
            main_0 => \UART_1:BUART:rx_load_fifo\,
            main_1 => \UART_1:BUART:rx_fifofull\);

    \UART_1:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_5\,
            main_0 => \UART_1:BUART:rx_fifonotempty\,
            main_1 => \UART_1:BUART:rx_state_stop1_reg\);

    \PWM_C:PWMUDB:up_cnt_final\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \PWM_C:PWMUDB:up_cnt_final\,
            main_0 => \PWM_C:PWMUDB:tc_i\,
            main_1 => \PWM_C:PWMUDB:up_cnt\);

    \PWM_C:PWMUDB:cs_addr_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \PWM_C:PWMUDB:cs_addr_1\,
            main_0 => \PWM_C:PWMUDB:runmode_enable\,
            main_1 => Net_3854);

    \PWM_B:PWMUDB:up_cnt_final\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \PWM_B:PWMUDB:up_cnt_final\,
            main_0 => \PWM_B:PWMUDB:tc_i\,
            main_1 => \PWM_B:PWMUDB:up_cnt\);

    \PWM_B:PWMUDB:cs_addr_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \PWM_B:PWMUDB:cs_addr_1\,
            main_0 => Net_3854,
            main_1 => \PWM_B:PWMUDB:runmode_enable\);

    Rx_1(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_7,
            out => Net_7_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \PWM_A:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \PWM_A:PWMUDB:status_2\,
            main_0 => \PWM_A:PWMUDB:runmode_enable\,
            main_1 => \PWM_A:PWMUDB:tc_i\);

    \PWM_A:PWMUDB:up_cnt_final\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \PWM_A:PWMUDB:up_cnt_final\,
            main_0 => \PWM_A:PWMUDB:tc_i\,
            main_1 => \PWM_A:PWMUDB:up_cnt\);

    \PWM_A:PWMUDB:cs_addr_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \PWM_A:PWMUDB:cs_addr_1\,
            main_0 => Net_3854,
            main_1 => \PWM_A:PWMUDB:runmode_enable\);

    \Counter_Hall:CounterUDB:hwCapture\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_6) + (main_0 * !main_1 * !main_6) + (!main_2 * main_3 * !main_6) + (main_2 * !main_3 * !main_6) + (!main_4 * main_5 * !main_6) + (main_4 * !main_5 * !main_6)",
            clken_mode => 1)
        PORT MAP(
            q => \Counter_Hall:CounterUDB:hwCapture\,
            main_0 => \EdgeDetect_2:last\,
            main_1 => Net_6040,
            main_2 => \EdgeDetect_0:last\,
            main_3 => Net_6041,
            main_4 => \EdgeDetect_1:last\,
            main_5 => Net_6135,
            main_6 => \Counter_Hall:CounterUDB:prevCapture\);

    \Counter_Hall:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_6) + (main_0 * !main_1 * !main_6) + (!main_2 * main_3 * !main_6) + (main_2 * !main_3 * !main_6) + (!main_4 * main_5 * !main_6) + (main_4 * !main_5 * !main_6) + (main_7)",
            clken_mode => 1)
        PORT MAP(
            q => \Counter_Hall:CounterUDB:reload\,
            main_0 => \EdgeDetect_2:last\,
            main_1 => Net_6040,
            main_2 => \EdgeDetect_0:last\,
            main_3 => Net_6041,
            main_4 => \EdgeDetect_1:last\,
            main_5 => Net_6135,
            main_6 => \Counter_Hall:CounterUDB:prevCapture\,
            main_7 => \Counter_Hall:CounterUDB:per_equal\);

    \Counter_Hall:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Counter_Hall:CounterUDB:status_0\,
            main_0 => \Counter_Hall:CounterUDB:cmp_less\,
            main_1 => \Counter_Hall:CounterUDB:prevCompare\);

    \Counter_Hall:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Counter_Hall:CounterUDB:status_2\,
            main_0 => \Counter_Hall:CounterUDB:per_equal\,
            main_1 => \Counter_Hall:CounterUDB:overflow_reg_i\);

    \Counter_Hall:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \Counter_Hall:CounterUDB:count_enable\,
            main_0 => \Counter_Hall:CounterUDB:control_7\,
            main_1 => \Counter_Hall:CounterUDB:count_stored_i\,
            main_2 => Net_6430);

    Net_6336:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1) + (!main_2 * main_3) + (main_2 * !main_3) + (!main_4 * main_5) + (main_4 * !main_5)",
            clken_mode => 1)
        PORT MAP(
            q => Net_6336,
            main_0 => \EdgeDetect_2:last\,
            main_1 => Net_6040,
            main_2 => \EdgeDetect_0:last\,
            main_3 => Net_6041,
            main_4 => \EdgeDetect_1:last\,
            main_5 => Net_6135);

    Net_6523:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_6523,
            main_0 => Net_6524);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \UART_1:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_2 => \UART_1:BUART:tx_state_1\,
            cs_addr_1 => \UART_1:BUART:tx_state_0\,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_1:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    __ZERO__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clken_mode => 1)
        PORT MAP(
            q => __ZERO__);

    \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_0 => \UART_1:BUART:counter_load_not\,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_1:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_1:BUART:tx_fifo_notfull\,
            status_2 => \UART_1:BUART:tx_status_2\,
            status_1 => \UART_1:BUART:tx_fifo_empty\,
            status_0 => \UART_1:BUART:tx_status_0\);

    \UART_1:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_1:BUART:rx_state_0\,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\,
            route_si => \UART_1:BUART:rx_postpoll\,
            f0_load => \UART_1:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART_1:Net_9\,
            reset => open,
            load => \UART_1:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART_1:BUART:rx_count_6\,
            count_5 => \UART_1:BUART:rx_count_5\,
            count_4 => \UART_1:BUART:rx_count_4\,
            count_3 => \UART_1:BUART:rx_count_3\,
            count_2 => \UART_1:BUART:rx_count_2\,
            count_1 => \UART_1:BUART:rx_count_1\,
            count_0 => \UART_1:BUART:rx_count_0\,
            tc => \UART_1:BUART:rx_count7_tc\);

    \UART_1:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            status_6 => open,
            status_5 => \UART_1:BUART:rx_status_5\,
            status_4 => \UART_1:BUART:rx_status_4\,
            status_3 => \UART_1:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    ISR_PWM_TC:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_4183,
            clock => ClockBlock_BUS_CLK);

    \PWM_C:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_dwClock_1,
            control_7 => \PWM_C:PWMUDB:control_7\,
            control_6 => \PWM_C:PWMUDB:control_6\,
            control_5 => \PWM_C:PWMUDB:control_5\,
            control_4 => \PWM_C:PWMUDB:control_4\,
            control_3 => \PWM_C:PWMUDB:control_3\,
            control_2 => \PWM_C:PWMUDB:control_2\,
            control_1 => \PWM_C:PWMUDB:control_1\,
            control_0 => \PWM_C:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_C:PWMUDB:genblk7:dbctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_dwClock_1,
            control_7 => \PWM_C:PWMUDB:dbcontrol_7\,
            control_6 => \PWM_C:PWMUDB:dbcontrol_6\,
            control_5 => \PWM_C:PWMUDB:dbcontrol_5\,
            control_4 => \PWM_C:PWMUDB:dbcontrol_4\,
            control_3 => \PWM_C:PWMUDB:dbcontrol_3\,
            control_2 => \PWM_C:PWMUDB:dbcontrol_2\,
            control_1 => \PWM_C:PWMUDB:dbcontrol_1\,
            control_0 => \PWM_C:PWMUDB:dbcontrol_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_C:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000101010000100000001000000010000001010100001000000000000000100000010101000010000000010000001000000101010000100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_dwClock_1,
            cs_addr_2 => \PWM_C:PWMUDB:up_cnt_final\,
            cs_addr_1 => \PWM_C:PWMUDB:cs_addr_1\,
            cs_addr_0 => Net_3854,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \PWM_C:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \PWM_C:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \PWM_C:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \PWM_C:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \PWM_C:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \PWM_C:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \PWM_C:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \PWM_C:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \PWM_C:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \PWM_C:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \PWM_C:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \PWM_C:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \PWM_C:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM_C:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000101010000100000001000000010000001010100001000000000000000100000010101000010000000010000001000000101010000100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_dwClock_1,
            cs_addr_2 => \PWM_C:PWMUDB:up_cnt_final\,
            cs_addr_1 => \PWM_C:PWMUDB:cs_addr_1\,
            cs_addr_0 => Net_3854,
            ce0_comb => \PWM_C:PWMUDB:cmp1_eq\,
            cl0_comb => \PWM_C:PWMUDB:cmp1_less\,
            z0_comb => \PWM_C:PWMUDB:tc_i\,
            ce1_comb => \PWM_C:PWMUDB:cmp2_eq\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PWM_C:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \PWM_C:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \PWM_C:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \PWM_C:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \PWM_C:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \PWM_C:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \PWM_C:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \PWM_C:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \PWM_C:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \PWM_C:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \PWM_C:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \PWM_C:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \PWM_C:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Control_Reg_PWM_Reset:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 1,
            cy_force_order => 1,
            cy_init_value => "00000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_dwClock_1,
            control_7 => \Control_Reg_PWM_Reset:control_7\,
            control_6 => \Control_Reg_PWM_Reset:control_6\,
            control_5 => \Control_Reg_PWM_Reset:control_5\,
            control_4 => \Control_Reg_PWM_Reset:control_4\,
            control_3 => \Control_Reg_PWM_Reset:control_3\,
            control_2 => \Control_Reg_PWM_Reset:control_2\,
            control_1 => \Control_Reg_PWM_Reset:control_1\,
            control_0 => Net_3854,
            busclk => ClockBlock_BUS_CLK);

    \PWM_B:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_dwClock_1,
            control_7 => \PWM_B:PWMUDB:control_7\,
            control_6 => \PWM_B:PWMUDB:control_6\,
            control_5 => \PWM_B:PWMUDB:control_5\,
            control_4 => \PWM_B:PWMUDB:control_4\,
            control_3 => \PWM_B:PWMUDB:control_3\,
            control_2 => \PWM_B:PWMUDB:control_2\,
            control_1 => \PWM_B:PWMUDB:control_1\,
            control_0 => \PWM_B:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_B:PWMUDB:genblk7:dbctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_dwClock_1,
            control_7 => \PWM_B:PWMUDB:dbcontrol_7\,
            control_6 => \PWM_B:PWMUDB:dbcontrol_6\,
            control_5 => \PWM_B:PWMUDB:dbcontrol_5\,
            control_4 => \PWM_B:PWMUDB:dbcontrol_4\,
            control_3 => \PWM_B:PWMUDB:dbcontrol_3\,
            control_2 => \PWM_B:PWMUDB:dbcontrol_2\,
            control_1 => \PWM_B:PWMUDB:dbcontrol_1\,
            control_0 => \PWM_B:PWMUDB:dbcontrol_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_B:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000101010000100000001000000010000001010100001000000000000000100000010101000010000000010000001000000101010000100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_dwClock_1,
            cs_addr_2 => \PWM_B:PWMUDB:up_cnt_final\,
            cs_addr_1 => \PWM_B:PWMUDB:cs_addr_1\,
            cs_addr_0 => Net_3854,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \PWM_B:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \PWM_B:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \PWM_B:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \PWM_B:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \PWM_B:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \PWM_B:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \PWM_B:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \PWM_B:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \PWM_B:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \PWM_B:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \PWM_B:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \PWM_B:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \PWM_B:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM_B:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000101010000100000001000000010000001010100001000000000000000100000010101000010000000010000001000000101010000100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_dwClock_1,
            cs_addr_2 => \PWM_B:PWMUDB:up_cnt_final\,
            cs_addr_1 => \PWM_B:PWMUDB:cs_addr_1\,
            cs_addr_0 => Net_3854,
            ce0_comb => \PWM_B:PWMUDB:cmp1_eq\,
            cl0_comb => \PWM_B:PWMUDB:cmp1_less\,
            z0_comb => \PWM_B:PWMUDB:tc_i\,
            ce1_comb => \PWM_B:PWMUDB:cmp2_eq\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PWM_B:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \PWM_B:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \PWM_B:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \PWM_B:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \PWM_B:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \PWM_B:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \PWM_B:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \PWM_B:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \PWM_B:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \PWM_B:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \PWM_B:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \PWM_B:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \PWM_B:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM_A:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_dwClock_1,
            control_7 => \PWM_A:PWMUDB:control_7\,
            control_6 => \PWM_A:PWMUDB:control_6\,
            control_5 => \PWM_A:PWMUDB:control_5\,
            control_4 => \PWM_A:PWMUDB:control_4\,
            control_3 => \PWM_A:PWMUDB:control_3\,
            control_2 => \PWM_A:PWMUDB:control_2\,
            control_1 => \PWM_A:PWMUDB:control_1\,
            control_0 => \PWM_A:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_A:PWMUDB:genblk7:dbctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_dwClock_1,
            control_7 => \PWM_A:PWMUDB:dbcontrol_7\,
            control_6 => \PWM_A:PWMUDB:dbcontrol_6\,
            control_5 => \PWM_A:PWMUDB:dbcontrol_5\,
            control_4 => \PWM_A:PWMUDB:dbcontrol_4\,
            control_3 => \PWM_A:PWMUDB:dbcontrol_3\,
            control_2 => \PWM_A:PWMUDB:dbcontrol_2\,
            control_1 => \PWM_A:PWMUDB:dbcontrol_1\,
            control_0 => \PWM_A:PWMUDB:dbcontrol_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_A:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_3854,
            clock => ClockBlock_dwClock_1,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \PWM_A:PWMUDB:status_3\,
            status_2 => \PWM_A:PWMUDB:status_2\,
            status_1 => \PWM_A:PWMUDB:status_1\,
            status_0 => \PWM_A:PWMUDB:status_0\,
            interrupt => Net_4183);

    \PWM_A:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000101010000100000001000000010000001010100001000000000000000100000010101000010000000010000001000000101010000100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_dwClock_1,
            cs_addr_2 => \PWM_A:PWMUDB:up_cnt_final\,
            cs_addr_1 => \PWM_A:PWMUDB:cs_addr_1\,
            cs_addr_0 => Net_3854,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \PWM_A:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \PWM_A:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \PWM_A:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \PWM_A:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \PWM_A:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \PWM_A:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \PWM_A:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \PWM_A:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \PWM_A:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \PWM_A:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \PWM_A:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \PWM_A:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \PWM_A:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM_A:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000101010000100000001000000010000001010100001000000000000000100000010101000010000000010000001000000101010000100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_dwClock_1,
            cs_addr_2 => \PWM_A:PWMUDB:up_cnt_final\,
            cs_addr_1 => \PWM_A:PWMUDB:cs_addr_1\,
            cs_addr_0 => Net_3854,
            ce0_comb => \PWM_A:PWMUDB:cmp1_eq\,
            cl0_comb => \PWM_A:PWMUDB:cmp1_less\,
            z0_comb => \PWM_A:PWMUDB:tc_i\,
            ce1_comb => \PWM_A:PWMUDB:cmp2_eq\,
            cl1_comb => \PWM_A:PWMUDB:cmp2_status\,
            f1_blk_stat_comb => \PWM_A:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PWM_A:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \PWM_A:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \PWM_A:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \PWM_A:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \PWM_A:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \PWM_A:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \PWM_A:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \PWM_A:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \PWM_A:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \PWM_A:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \PWM_A:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \PWM_A:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \PWM_A:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Status_Reg_Hall:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            clock => open,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => Net_6040,
            status_1 => Net_6135,
            status_0 => Net_6041);

    \Counter_Hall:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_dwClock_1,
            control_7 => \Counter_Hall:CounterUDB:control_7\,
            control_6 => \Counter_Hall:CounterUDB:control_6\,
            control_5 => \Counter_Hall:CounterUDB:control_5\,
            control_4 => \Counter_Hall:CounterUDB:control_4\,
            control_3 => \Counter_Hall:CounterUDB:control_3\,
            control_2 => \Counter_Hall:CounterUDB:control_2\,
            control_1 => \Counter_Hall:CounterUDB:control_1\,
            control_0 => \Counter_Hall:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Counter_Hall:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_dwClock_1,
            status_6 => \Counter_Hall:CounterUDB:status_6\,
            status_5 => \Counter_Hall:CounterUDB:status_5\,
            status_4 => \Counter_Hall:CounterUDB:hwCapture\,
            status_3 => open,
            status_2 => \Counter_Hall:CounterUDB:status_2\,
            status_1 => \Counter_Hall:CounterUDB:status_1\,
            status_0 => \Counter_Hall:CounterUDB:status_0\,
            interrupt => Net_4691);

    \Counter_Hall:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_dwClock_1,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Counter_Hall:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_Hall:CounterUDB:reload\,
            f0_load => \Counter_Hall:CounterUDB:hwCapture\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Counter_Hall:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \Counter_Hall:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \Counter_Hall:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \Counter_Hall:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \Counter_Hall:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \Counter_Hall:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \Counter_Hall:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \Counter_Hall:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \Counter_Hall:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \Counter_Hall:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \Counter_Hall:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \Counter_Hall:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \Counter_Hall:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Counter_Hall:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_dwClock_1,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Counter_Hall:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_Hall:CounterUDB:reload\,
            f0_load => \Counter_Hall:CounterUDB:hwCapture\,
            ce0_comb => \Counter_Hall:CounterUDB:per_equal\,
            z0_comb => \Counter_Hall:CounterUDB:status_1\,
            cl1_comb => \Counter_Hall:CounterUDB:cmp_less\,
            f0_bus_stat_comb => \Counter_Hall:CounterUDB:status_6\,
            f0_blk_stat_comb => \Counter_Hall:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Counter_Hall:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \Counter_Hall:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \Counter_Hall:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \Counter_Hall:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \Counter_Hall:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \Counter_Hall:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \Counter_Hall:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \Counter_Hall:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \Counter_Hall:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \Counter_Hall:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \Counter_Hall:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \Counter_Hall:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \Counter_Hall:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    ISR_Hall:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_4691,
            clock => ClockBlock_BUS_CLK);

    \Counter_16:CounterHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_0__sig\,
            kill => open,
            enable => __ZERO__,
            capture => open,
            timer_reset => Net_6336,
            tc => Net_6419,
            cmp => \Counter_16:Net_47\,
            irq => \Counter_16:Net_42\);

    \Sync_1:genblk1[0]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_dwClock_1,
            in => Net_6419,
            out => Net_6430);

    \ADC_DelSig_1:DSM\:dsmodcell
        GENERIC MAP(
            cy_registers => "",
            resolution => 16)
        PORT MAP(
            aclock => \ClockBlock.aclk_glb_ff_0__sig\,
            modbitin_udb => open,
            reset_udb => open,
            reset_dec => \ADC_DelSig_1:mod_reset\,
            extclk_cp_udb => \ADC_DelSig_1:Net_93_local\,
            dec_clock => \ADC_DelSig_1:aclock\,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\,
            dout_udb_7 => \ADC_DelSig_1:Net_245_7\,
            dout_udb_6 => \ADC_DelSig_1:Net_245_6\,
            dout_udb_5 => \ADC_DelSig_1:Net_245_5\,
            dout_udb_4 => \ADC_DelSig_1:Net_245_4\,
            dout_udb_3 => \ADC_DelSig_1:Net_245_3\,
            dout_udb_2 => \ADC_DelSig_1:Net_245_2\,
            dout_udb_1 => \ADC_DelSig_1:Net_245_1\,
            dout_udb_0 => \ADC_DelSig_1:Net_245_0\);

    \ADC_DelSig_1:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_6513,
            clock => ClockBlock_BUS_CLK);

    \ADC_DelSig_1:DEC\:decimatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            aclock => \ADC_DelSig_1:aclock\,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\,
            ext_start => __ONE__,
            modrst => \ADC_DelSig_1:mod_reset\,
            interrupt => Net_6513);

    \UART_1:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:txn\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:txn\,
            main_1 => \UART_1:BUART:tx_state_1\,
            main_2 => \UART_1:BUART:tx_state_0\,
            main_3 => \UART_1:BUART:tx_shift_out\,
            main_4 => \UART_1:BUART:tx_state_2\,
            main_5 => \UART_1:BUART:tx_counter_dp\,
            main_6 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_1\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\,
            main_4 => \UART_1:BUART:tx_counter_dp\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_fifo_empty\,
            main_4 => \UART_1:BUART:tx_state_2\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_2\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\,
            main_4 => \UART_1:BUART:tx_counter_dp\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_bitclk\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART_1:Net_9\);

    \UART_1:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_9) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\,
            main_8 => \UART_1:BUART:pollcount_1\,
            main_9 => \UART_1:BUART:pollcount_0\,
            main_10 => Net_7_SYNCOUT);

    \UART_1:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_load_fifo\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\);

    \UART_1:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_3\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\);

    \UART_1:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_8 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_2\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\,
            main_8 => \UART_1:BUART:rx_last\,
            main_9 => Net_7_SYNCOUT);

    \UART_1:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_bitclk_enable\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => \UART_1:BUART:rx_count_0\);

    \UART_1:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\);

    \UART_1:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:pollcount_1\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => \UART_1:BUART:pollcount_1\,
            main_3 => \UART_1:BUART:pollcount_0\,
            main_4 => Net_7_SYNCOUT);

    \UART_1:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:pollcount_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => \UART_1:BUART:pollcount_0\,
            main_3 => Net_7_SYNCOUT);

    \PWM_A:PWMUDB:db_cnt_0_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_6) + (main_0 * main_1 * !main_2 * !main_3 * main_5 * main_7) + (main_0 * main_1 * !main_2 * !main_3 * main_5 * main_8) + (main_0 * main_1 * !main_2 * !main_3 * main_6 * main_7) + (main_0 * main_1 * !main_2 * !main_3 * main_6 * main_8) + (!main_1 * !main_2 * !main_3 * main_5 * !main_7 * !main_8) + (!main_1 * !main_2 * !main_3 * main_6 * !main_7 * !main_8) + (!main_4 * !main_5 * !main_6)",
            clken_mode => 1)
        PORT MAP(
            q => \PWM_A:PWMUDB:db_cnt_0_split\,
            main_0 => \PWM_A:PWMUDB:runmode_enable\,
            main_1 => \PWM_A:PWMUDB:pwm_db_reg\,
            main_2 => \PWM_A:PWMUDB:db_ph1_run_temp\,
            main_3 => \PWM_A:PWMUDB:db_ph2_run_temp\,
            main_4 => \PWM_A:PWMUDB:dbcontrol_0\,
            main_5 => \PWM_A:PWMUDB:db_cnt_1\,
            main_6 => \PWM_A:PWMUDB:db_cnt_0\,
            main_7 => \PWM_A:PWMUDB:cmp1_eq\,
            main_8 => \PWM_A:PWMUDB:cmp1_less\);

    \UART_1:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_3\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:pollcount_1\,
            main_6 => \UART_1:BUART:pollcount_0\,
            main_7 => Net_7_SYNCOUT);

    \UART_1:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_last\,
            clock_0 => \UART_1:Net_9\,
            main_0 => Net_7_SYNCOUT);

    \PWM_C:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \PWM_C:PWMUDB:runmode_enable\,
            clock_0 => ClockBlock_dwClock_1,
            ar_0 => Net_3854,
            main_0 => \PWM_C:PWMUDB:control_7\);

    \PWM_C:PWMUDB:pwm_db_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1) + (main_0 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_C:PWMUDB:pwm_db_reg\,
            clock_0 => ClockBlock_dwClock_1,
            main_0 => \PWM_C:PWMUDB:runmode_enable\,
            main_1 => \PWM_C:PWMUDB:cmp1_eq\,
            main_2 => \PWM_C:PWMUDB:cmp1_less\);

    Net_4776:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3) + (main_0 * main_1 * !main_2 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_4776,
            clock_0 => ClockBlock_dwClock_1,
            main_0 => \PWM_C:PWMUDB:runmode_enable\,
            main_1 => \PWM_C:PWMUDB:pwm_db_reg\,
            main_2 => \PWM_C:PWMUDB:db_ph1_run_temp\,
            main_3 => \PWM_C:PWMUDB:cmp1_eq\,
            main_4 => \PWM_C:PWMUDB:cmp1_less\);

    Net_4775:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_1 * !main_2 * !main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_4775,
            clock_0 => ClockBlock_dwClock_1,
            main_0 => \PWM_C:PWMUDB:runmode_enable\,
            main_1 => \PWM_C:PWMUDB:pwm_db_reg\,
            main_2 => \PWM_C:PWMUDB:db_ph2_run_temp\,
            main_3 => \PWM_C:PWMUDB:cmp1_eq\,
            main_4 => \PWM_C:PWMUDB:cmp1_less\);

    \PWM_C:PWMUDB:db_ph1_run_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2) + (main_0 * !main_1 * main_5) + (main_0 * !main_1 * main_6) + (main_1 * main_2 * !main_5 * !main_6) + (main_2 * main_3) + (main_2 * main_4)",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \PWM_C:PWMUDB:db_ph1_run_temp\,
            clock_0 => ClockBlock_dwClock_1,
            ar_0 => Net_3854,
            main_0 => \PWM_C:PWMUDB:runmode_enable\,
            main_1 => \PWM_C:PWMUDB:pwm_db_reg\,
            main_2 => \PWM_C:PWMUDB:db_ph1_run_temp\,
            main_3 => MODIN5_1,
            main_4 => MODIN5_0,
            main_5 => \PWM_C:PWMUDB:cmp1_eq\,
            main_6 => \PWM_C:PWMUDB:cmp1_less\);

    \PWM_C:PWMUDB:db_ph2_run_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1 * main_2 * main_5) + (main_0 * !main_1 * main_2 * main_6) + (main_1 * !main_5 * !main_6) + (main_2 * main_3) + (main_2 * main_4)",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \PWM_C:PWMUDB:db_ph2_run_temp\,
            clock_0 => ClockBlock_dwClock_1,
            ar_0 => Net_3854,
            main_0 => \PWM_C:PWMUDB:runmode_enable\,
            main_1 => \PWM_C:PWMUDB:pwm_db_reg\,
            main_2 => \PWM_C:PWMUDB:db_ph2_run_temp\,
            main_3 => MODIN5_1,
            main_4 => MODIN5_0,
            main_5 => \PWM_C:PWMUDB:cmp1_eq\,
            main_6 => \PWM_C:PWMUDB:cmp1_less\);

    MODIN5_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_5) + (main_0 * main_1 * !main_2 * !main_3 * main_5 * main_7) + (main_0 * main_1 * !main_2 * !main_3 * main_5 * main_8) + (!main_1 * !main_2 * !main_3 * main_5 * !main_7 * !main_8) + (main_4 * !main_5 * !main_6) + (main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => MODIN5_1,
            clock_0 => ClockBlock_dwClock_1,
            ar_0 => Net_3854,
            main_0 => \PWM_C:PWMUDB:runmode_enable\,
            main_1 => \PWM_C:PWMUDB:pwm_db_reg\,
            main_2 => \PWM_C:PWMUDB:db_ph1_run_temp\,
            main_3 => \PWM_C:PWMUDB:db_ph2_run_temp\,
            main_4 => \PWM_C:PWMUDB:dbcontrol_1\,
            main_5 => MODIN5_1,
            main_6 => MODIN5_0,
            main_7 => \PWM_C:PWMUDB:cmp1_eq\,
            main_8 => \PWM_C:PWMUDB:cmp1_less\);

    MODIN5_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (main_5)",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => MODIN5_0,
            clock_0 => ClockBlock_dwClock_1,
            ar_0 => Net_3854,
            main_0 => \PWM_C:PWMUDB:runmode_enable\,
            main_1 => \PWM_C:PWMUDB:pwm_db_reg\,
            main_2 => \PWM_C:PWMUDB:db_ph1_run_temp\,
            main_3 => \PWM_C:PWMUDB:db_ph2_run_temp\,
            main_4 => MODIN5_1,
            main_5 => MODIN5_0_split);

    \PWM_C:PWMUDB:up_cnt\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2) + (main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_C:PWMUDB:up_cnt\,
            clock_0 => ClockBlock_dwClock_1,
            main_0 => \PWM_C:PWMUDB:tc_i\,
            main_1 => \PWM_C:PWMUDB:up_cnt\,
            main_2 => \PWM_C:PWMUDB:cmp2_eq\);

    \PWM_B:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \PWM_B:PWMUDB:runmode_enable\,
            clock_0 => ClockBlock_dwClock_1,
            ar_0 => Net_3854,
            main_0 => \PWM_B:PWMUDB:control_7\);

    \PWM_B:PWMUDB:pwm_db_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1) + (main_0 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_B:PWMUDB:pwm_db_reg\,
            clock_0 => ClockBlock_dwClock_1,
            main_0 => \PWM_B:PWMUDB:runmode_enable\,
            main_1 => \PWM_B:PWMUDB:cmp1_eq\,
            main_2 => \PWM_B:PWMUDB:cmp1_less\);

    Net_4788:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3) + (main_0 * main_1 * !main_2 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_4788,
            clock_0 => ClockBlock_dwClock_1,
            main_0 => \PWM_B:PWMUDB:runmode_enable\,
            main_1 => \PWM_B:PWMUDB:pwm_db_reg\,
            main_2 => \PWM_B:PWMUDB:db_ph1_run_temp\,
            main_3 => \PWM_B:PWMUDB:cmp1_eq\,
            main_4 => \PWM_B:PWMUDB:cmp1_less\);

    Net_4787:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_1 * !main_2 * !main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_4787,
            clock_0 => ClockBlock_dwClock_1,
            main_0 => \PWM_B:PWMUDB:runmode_enable\,
            main_1 => \PWM_B:PWMUDB:pwm_db_reg\,
            main_2 => \PWM_B:PWMUDB:db_ph2_run_temp\,
            main_3 => \PWM_B:PWMUDB:cmp1_eq\,
            main_4 => \PWM_B:PWMUDB:cmp1_less\);

    \PWM_B:PWMUDB:db_ph1_run_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2) + (main_0 * !main_1 * main_5) + (main_0 * !main_1 * main_6) + (main_1 * main_2 * !main_5 * !main_6) + (main_2 * main_3) + (main_2 * main_4)",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \PWM_B:PWMUDB:db_ph1_run_temp\,
            clock_0 => ClockBlock_dwClock_1,
            ar_0 => Net_3854,
            main_0 => \PWM_B:PWMUDB:runmode_enable\,
            main_1 => \PWM_B:PWMUDB:pwm_db_reg\,
            main_2 => \PWM_B:PWMUDB:db_ph1_run_temp\,
            main_3 => MODIN7_1,
            main_4 => MODIN7_0,
            main_5 => \PWM_B:PWMUDB:cmp1_eq\,
            main_6 => \PWM_B:PWMUDB:cmp1_less\);

    \PWM_B:PWMUDB:db_ph2_run_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1 * main_2 * main_5) + (main_0 * !main_1 * main_2 * main_6) + (main_1 * !main_5 * !main_6) + (main_2 * main_3) + (main_2 * main_4)",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \PWM_B:PWMUDB:db_ph2_run_temp\,
            clock_0 => ClockBlock_dwClock_1,
            ar_0 => Net_3854,
            main_0 => \PWM_B:PWMUDB:runmode_enable\,
            main_1 => \PWM_B:PWMUDB:pwm_db_reg\,
            main_2 => \PWM_B:PWMUDB:db_ph2_run_temp\,
            main_3 => MODIN7_1,
            main_4 => MODIN7_0,
            main_5 => \PWM_B:PWMUDB:cmp1_eq\,
            main_6 => \PWM_B:PWMUDB:cmp1_less\);

    MODIN7_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_5) + (main_0 * main_1 * !main_2 * !main_3 * main_5 * main_7) + (main_0 * main_1 * !main_2 * !main_3 * main_5 * main_8) + (!main_1 * !main_2 * !main_3 * main_5 * !main_7 * !main_8) + (main_4 * !main_5 * !main_6) + (main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => MODIN7_1,
            clock_0 => ClockBlock_dwClock_1,
            ar_0 => Net_3854,
            main_0 => \PWM_B:PWMUDB:runmode_enable\,
            main_1 => \PWM_B:PWMUDB:pwm_db_reg\,
            main_2 => \PWM_B:PWMUDB:db_ph1_run_temp\,
            main_3 => \PWM_B:PWMUDB:db_ph2_run_temp\,
            main_4 => \PWM_B:PWMUDB:dbcontrol_1\,
            main_5 => MODIN7_1,
            main_6 => MODIN7_0,
            main_7 => \PWM_B:PWMUDB:cmp1_eq\,
            main_8 => \PWM_B:PWMUDB:cmp1_less\);

    MODIN7_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (main_5)",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => MODIN7_0,
            clock_0 => ClockBlock_dwClock_1,
            ar_0 => Net_3854,
            main_0 => \PWM_B:PWMUDB:runmode_enable\,
            main_1 => \PWM_B:PWMUDB:pwm_db_reg\,
            main_2 => \PWM_B:PWMUDB:db_ph1_run_temp\,
            main_3 => \PWM_B:PWMUDB:db_ph2_run_temp\,
            main_4 => MODIN7_1,
            main_5 => MODIN7_0_split);

    \PWM_B:PWMUDB:up_cnt\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2) + (main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_B:PWMUDB:up_cnt\,
            clock_0 => ClockBlock_dwClock_1,
            main_0 => \PWM_B:PWMUDB:tc_i\,
            main_1 => \PWM_B:PWMUDB:up_cnt\,
            main_2 => \PWM_B:PWMUDB:cmp2_eq\);

    \EdgeDetect_2:last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \EdgeDetect_2:last\,
            clock_0 => ClockBlock_dwClock_1,
            main_0 => Net_6040);

    \EdgeDetect_0:last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \EdgeDetect_0:last\,
            clock_0 => ClockBlock_dwClock_1,
            main_0 => Net_6041);

    \PWM_A:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \PWM_A:PWMUDB:runmode_enable\,
            clock_0 => ClockBlock_dwClock_1,
            ar_0 => Net_3854,
            main_0 => \PWM_A:PWMUDB:control_7\);

    \PWM_A:PWMUDB:pwm_db_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1) + (main_0 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_A:PWMUDB:pwm_db_reg\,
            clock_0 => ClockBlock_dwClock_1,
            main_0 => \PWM_A:PWMUDB:runmode_enable\,
            main_1 => \PWM_A:PWMUDB:cmp1_eq\,
            main_2 => \PWM_A:PWMUDB:cmp1_less\);

    Net_4800:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3) + (main_0 * main_1 * !main_2 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_4800,
            clock_0 => ClockBlock_dwClock_1,
            main_0 => \PWM_A:PWMUDB:runmode_enable\,
            main_1 => \PWM_A:PWMUDB:pwm_db_reg\,
            main_2 => \PWM_A:PWMUDB:db_ph1_run_temp\,
            main_3 => \PWM_A:PWMUDB:cmp1_eq\,
            main_4 => \PWM_A:PWMUDB:cmp1_less\);

    Net_4799:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_1 * !main_2 * !main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_4799,
            clock_0 => ClockBlock_dwClock_1,
            main_0 => \PWM_A:PWMUDB:runmode_enable\,
            main_1 => \PWM_A:PWMUDB:pwm_db_reg\,
            main_2 => \PWM_A:PWMUDB:db_ph2_run_temp\,
            main_3 => \PWM_A:PWMUDB:cmp1_eq\,
            main_4 => \PWM_A:PWMUDB:cmp1_less\);

    \PWM_A:PWMUDB:db_ph1_run_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2) + (main_0 * !main_1 * main_5) + (main_0 * !main_1 * main_6) + (main_1 * main_2 * !main_5 * !main_6) + (main_2 * main_3) + (main_2 * main_4)",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \PWM_A:PWMUDB:db_ph1_run_temp\,
            clock_0 => ClockBlock_dwClock_1,
            ar_0 => Net_3854,
            main_0 => \PWM_A:PWMUDB:runmode_enable\,
            main_1 => \PWM_A:PWMUDB:pwm_db_reg\,
            main_2 => \PWM_A:PWMUDB:db_ph1_run_temp\,
            main_3 => \PWM_A:PWMUDB:db_cnt_1\,
            main_4 => \PWM_A:PWMUDB:db_cnt_0\,
            main_5 => \PWM_A:PWMUDB:cmp1_eq\,
            main_6 => \PWM_A:PWMUDB:cmp1_less\);

    \PWM_A:PWMUDB:db_ph2_run_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1 * main_2 * main_5) + (main_0 * !main_1 * main_2 * main_6) + (main_1 * !main_5 * !main_6) + (main_2 * main_3) + (main_2 * main_4)",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \PWM_A:PWMUDB:db_ph2_run_temp\,
            clock_0 => ClockBlock_dwClock_1,
            ar_0 => Net_3854,
            main_0 => \PWM_A:PWMUDB:runmode_enable\,
            main_1 => \PWM_A:PWMUDB:pwm_db_reg\,
            main_2 => \PWM_A:PWMUDB:db_ph2_run_temp\,
            main_3 => \PWM_A:PWMUDB:db_cnt_1\,
            main_4 => \PWM_A:PWMUDB:db_cnt_0\,
            main_5 => \PWM_A:PWMUDB:cmp1_eq\,
            main_6 => \PWM_A:PWMUDB:cmp1_less\);

    \PWM_A:PWMUDB:db_cnt_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_5) + (main_0 * main_1 * !main_2 * !main_3 * main_5 * main_7) + (main_0 * main_1 * !main_2 * !main_3 * main_5 * main_8) + (!main_1 * !main_2 * !main_3 * main_5 * !main_7 * !main_8) + (main_4 * !main_5 * !main_6) + (main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \PWM_A:PWMUDB:db_cnt_1\,
            clock_0 => ClockBlock_dwClock_1,
            ar_0 => Net_3854,
            main_0 => \PWM_A:PWMUDB:runmode_enable\,
            main_1 => \PWM_A:PWMUDB:pwm_db_reg\,
            main_2 => \PWM_A:PWMUDB:db_ph1_run_temp\,
            main_3 => \PWM_A:PWMUDB:db_ph2_run_temp\,
            main_4 => \PWM_A:PWMUDB:dbcontrol_1\,
            main_5 => \PWM_A:PWMUDB:db_cnt_1\,
            main_6 => \PWM_A:PWMUDB:db_cnt_0\,
            main_7 => \PWM_A:PWMUDB:cmp1_eq\,
            main_8 => \PWM_A:PWMUDB:cmp1_less\);

    \PWM_A:PWMUDB:db_cnt_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (main_5)",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \PWM_A:PWMUDB:db_cnt_0\,
            clock_0 => ClockBlock_dwClock_1,
            ar_0 => Net_3854,
            main_0 => \PWM_A:PWMUDB:runmode_enable\,
            main_1 => \PWM_A:PWMUDB:pwm_db_reg\,
            main_2 => \PWM_A:PWMUDB:db_ph1_run_temp\,
            main_3 => \PWM_A:PWMUDB:db_ph2_run_temp\,
            main_4 => \PWM_A:PWMUDB:db_cnt_1\,
            main_5 => \PWM_A:PWMUDB:db_cnt_0_split\);

    \PWM_A:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_A:PWMUDB:prevCompare1\,
            clock_0 => ClockBlock_dwClock_1,
            main_0 => \PWM_A:PWMUDB:cmp1_eq\,
            main_1 => \PWM_A:PWMUDB:cmp1_less\);

    \PWM_A:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (!main_0 * main_2)",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \PWM_A:PWMUDB:status_0\,
            clock_0 => ClockBlock_dwClock_1,
            ar_0 => Net_3854,
            main_0 => \PWM_A:PWMUDB:prevCompare1\,
            main_1 => \PWM_A:PWMUDB:cmp1_eq\,
            main_2 => \PWM_A:PWMUDB:cmp1_less\);

    \PWM_A:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \PWM_A:PWMUDB:status_1\,
            clock_0 => ClockBlock_dwClock_1,
            ar_0 => Net_3854,
            main_0 => \PWM_A:PWMUDB:cmp2_status\);

    MODIN7_0_split:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_6) + (main_0 * main_1 * !main_2 * !main_3 * main_5 * main_7) + (main_0 * main_1 * !main_2 * !main_3 * main_5 * main_8) + (main_0 * main_1 * !main_2 * !main_3 * main_6 * main_7) + (main_0 * main_1 * !main_2 * !main_3 * main_6 * main_8) + (!main_1 * !main_2 * !main_3 * main_5 * !main_7 * !main_8) + (!main_1 * !main_2 * !main_3 * main_6 * !main_7 * !main_8) + (!main_4 * !main_5 * !main_6)",
            clken_mode => 1)
        PORT MAP(
            q => MODIN7_0_split,
            main_0 => \PWM_B:PWMUDB:runmode_enable\,
            main_1 => \PWM_B:PWMUDB:pwm_db_reg\,
            main_2 => \PWM_B:PWMUDB:db_ph1_run_temp\,
            main_3 => \PWM_B:PWMUDB:db_ph2_run_temp\,
            main_4 => \PWM_B:PWMUDB:dbcontrol_0\,
            main_5 => MODIN7_1,
            main_6 => MODIN7_0,
            main_7 => \PWM_B:PWMUDB:cmp1_eq\,
            main_8 => \PWM_B:PWMUDB:cmp1_less\);

    \PWM_A:PWMUDB:up_cnt\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2) + (main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_A:PWMUDB:up_cnt\,
            clock_0 => ClockBlock_dwClock_1,
            main_0 => \PWM_A:PWMUDB:tc_i\,
            main_1 => \PWM_A:PWMUDB:up_cnt\,
            main_2 => \PWM_A:PWMUDB:cmp2_eq\);

    Net_4774:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_4774,
            clock_0 => ClockBlock_dwClock_1,
            main_0 => \PWM_A:PWMUDB:runmode_enable\,
            main_1 => \PWM_A:PWMUDB:tc_i\);

    \EdgeDetect_1:last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \EdgeDetect_1:last\,
            clock_0 => ClockBlock_dwClock_1,
            main_0 => Net_6135);

    \Counter_Hall:CounterUDB:prevCapture\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1) + (!main_2 * main_3) + (main_2 * !main_3) + (!main_4 * main_5) + (main_4 * !main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Counter_Hall:CounterUDB:prevCapture\,
            clock_0 => ClockBlock_dwClock_1,
            main_0 => \EdgeDetect_2:last\,
            main_1 => Net_6040,
            main_2 => \EdgeDetect_0:last\,
            main_3 => Net_6041,
            main_4 => \EdgeDetect_1:last\,
            main_5 => Net_6135);

    \Counter_Hall:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Counter_Hall:CounterUDB:overflow_reg_i\,
            clock_0 => ClockBlock_dwClock_1,
            main_0 => \Counter_Hall:CounterUDB:per_equal\);

    \Counter_Hall:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Counter_Hall:CounterUDB:prevCompare\,
            clock_0 => ClockBlock_dwClock_1,
            main_0 => \Counter_Hall:CounterUDB:cmp_less\);

    \Counter_Hall:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Counter_Hall:CounterUDB:count_stored_i\,
            clock_0 => ClockBlock_dwClock_1,
            main_0 => Net_6430);

END __DEFAULT__;
