# TCL File Generated by Component Editor 9.0sp2
# Tue Sep 08 09:07:29 EST 2009
# DO NOT MODIFY


# +-----------------------------------
# | 
# | usb_sync "usb_sync" v1.0
# | null 2009.09.08.09:07:29
# | 
# | 
# | src/vhdl/trunk/usb_sync.vhd
# | 
# |    ./usb_sync.vhd syn, sim
# | 
# +-----------------------------------


# +-----------------------------------
# | module usb_sync
# | 
set_module_property NAME usb_sync
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property GROUP USB
set_module_property DISPLAY_NAME usb_sync
set_module_property LIBRARIES {ieee.std_logic_1164.all ieee.std_logic_arith.all ieee.std_logic_unsigned.all std.standard.all}
set_module_property TOP_LEVEL_HDL_FILE usb_sync.vhd
set_module_property TOP_LEVEL_HDL_MODULE usb_sync
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
# | 
# +-----------------------------------

# +-----------------------------------
# | files
# | 
add_file usb_sync.vhd {SYNTHESIS SIMULATION}
# | 
# +-----------------------------------

# +-----------------------------------
# | parameters
# | 
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point avalon_slave_0
# | 
add_interface avalon_slave_0 avalon end
set_interface_property avalon_slave_0 addressAlignment DYNAMIC
set_interface_property avalon_slave_0 bridgesToMaster ""
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0 holdTime 0
set_interface_property avalon_slave_0 isMemoryDevice false
set_interface_property avalon_slave_0 isNonVolatileStorage false
set_interface_property avalon_slave_0 linewrapBursts false
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0 printableDevice false
set_interface_property avalon_slave_0 readLatency 0
set_interface_property avalon_slave_0 readWaitTime 1
set_interface_property avalon_slave_0 setupTime 0
set_interface_property avalon_slave_0 timingUnits Cycles
set_interface_property avalon_slave_0 writeWaitTime 0

set_interface_property avalon_slave_0 ASSOCIATED_CLOCK clock
set_interface_property avalon_slave_0 ENABLED true

add_interface_port avalon_slave_0 read_n read_n Input 1
add_interface_port avalon_slave_0 write_n write_n Input 1
add_interface_port avalon_slave_0 chipselect chipselect Input 1
add_interface_port avalon_slave_0 address address Input 2
add_interface_port avalon_slave_0 readdata readdata Output 32
add_interface_port avalon_slave_0 writedata writedata Input 32
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point clock
# | 
add_interface clock clock end
set_interface_property clock ptfSchematicName ""

set_interface_property clock ENABLED true

add_interface_port clock clk clk Input 1
add_interface_port clock reset_n reset_n Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point usb_export
# | 
add_interface usb_export conduit end

set_interface_property usb_export ENABLED true

add_interface_port usb_export usb_clock export Input 1
add_interface_port usb_export usb_data export Bidir 8
add_interface_port usb_export usb_rd_n export Output 1
add_interface_port usb_export usb_wr_n export Output 1
add_interface_port usb_export usb_oe_n export Output 1
add_interface_port usb_export usb_rxf_n export Input 1
add_interface_port usb_export usb_txe_n export Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point usb_irq
# | 
add_interface usb_irq interrupt end
set_interface_property usb_irq associatedAddressablePoint avalon_slave_0

set_interface_property usb_irq ASSOCIATED_CLOCK clock
set_interface_property usb_irq ENABLED true

add_interface_port usb_irq irq irq Output 1
# | 
# +-----------------------------------
