[2025-09-17 23:57:08] START suite=cs trace=cloud9_phase5_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2569363 heartbeat IPC: 3.892 cumulative IPC: 3.892 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4928817 heartbeat IPC: 4.238 cumulative IPC: 4.058 (Simulation time: 00 hr 01 min 08 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4928817 cumulative IPC: 4.058 (Simulation time: 00 hr 01 min 08 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4928817 cumulative IPC: 4.058 (Simulation time: 00 hr 01 min 08 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 70314742 heartbeat IPC: 0.1529 cumulative IPC: 0.1529 (Simulation time: 00 hr 06 min 11 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 81838693 heartbeat IPC: 0.8678 cumulative IPC: 0.26 (Simulation time: 00 hr 07 min 27 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core2.trace.xz")
Heartbeat CPU 0 instructions: 50000006 cycles: 94171677 heartbeat IPC: 0.8108 cumulative IPC: 0.3362 (Simulation time: 00 hr 08 min 44 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 105794593 heartbeat IPC: 0.8604 cumulative IPC: 0.3966 (Simulation time: 00 hr 10 min 01 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 123572326 heartbeat IPC: 0.5625 cumulative IPC: 0.4214 (Simulation time: 00 hr 11 min 28 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 159978317 heartbeat IPC: 0.2747 cumulative IPC: 0.387 (Simulation time: 00 hr 14 min 30 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 171676083 heartbeat IPC: 0.8549 cumulative IPC: 0.4198 (Simulation time: 00 hr 15 min 40 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000012 cycles: 183972143 heartbeat IPC: 0.8133 cumulative IPC: 0.4468 (Simulation time: 00 hr 16 min 56 sec)
Heartbeat CPU 0 instructions: 110000012 cycles: 195605915 heartbeat IPC: 0.8596 cumulative IPC: 0.472 (Simulation time: 00 hr 18 min 01 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 230706312 cumulative IPC: 0.4335 (Simulation time: 00 hr 21 min 20 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 230706312 cumulative IPC: 0.4335 (Simulation time: 00 hr 21 min 20 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.4335 instructions: 100000000 cycles: 230706312
CPU 0 Branch Prediction Accuracy: 99.68% MPKI: 0.0573 Average ROB Occupancy at Mispredict: 2.337e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00198
BRANCH_INDIRECT: 0.00273
BRANCH_CONDITIONAL: 0.05259
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1039470
LQ_STALL: 25603
SQ_STALL: 73878


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 132.37204
REPLAY_LOAD: 81.70126
NON_REPLAY_LOAD: 36.880066

== Total ==
ADDR_TRANS: 178967
REPLAY_LOAD: 194449
NON_REPLAY_LOAD: 666054

== Counts ==
ADDR_TRANS: 1352
REPLAY_LOAD: 2380
NON_REPLAY_LOAD: 18060

cpu0->cpu0_STLB TOTAL        ACCESS:     768499 HIT:     520994 MISS:     247505 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     768499 HIT:     520994 MISS:     247505 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 329.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1812187 HIT:     624593 MISS:    1187594 MSHR_MERGE:      18318
cpu0->cpu0_L2C LOAD         ACCESS:    1007897 HIT:     328853 MISS:     679044 MSHR_MERGE:       1087
cpu0->cpu0_L2C RFO          ACCESS:      55461 HIT:      10968 MISS:      44493 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     102043 HIT:      21863 MISS:      80180 MSHR_MERGE:      17231
cpu0->cpu0_L2C WRITE        ACCESS:     257892 HIT:     257052 MISS:        840 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     388894 HIT:       5857 MISS:     383037 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      71193 ISSUED:      71193 USEFUL:      19095 USELESS:      20913
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 112 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    9026097 HIT:    8715329 MISS:     310768 MSHR_MERGE:      61596
cpu0->cpu0_L1I LOAD         ACCESS:    9026097 HIT:    8715329 MISS:     310768 MSHR_MERGE:      61596
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.78 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   20156746 HIT:   18597957 MISS:    1558789 MSHR_MERGE:     324852
cpu0->cpu0_L1D LOAD         ACCESS:   12389629 HIT:   11469145 MISS:     920484 MSHR_MERGE:     161759
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     155771 HIT:     117233 MISS:      38538 MSHR_MERGE:       7682
cpu0->cpu0_L1D WRITE        ACCESS:    7105037 HIT:    6895015 MISS:     210022 MSHR_MERGE:     154560
cpu0->cpu0_L1D TRANSLATION  ACCESS:     506309 HIT:     116564 MISS:     389745 MSHR_MERGE:        851
cpu0->cpu0_L1D PREFETCH REQUESTED:     168789 ISSUED:     155771 USEFUL:      10441 USELESS:      19579
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 112.8 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7655446 HIT:    7390328 MISS:     265118 MSHR_MERGE:     122244
cpu0->cpu0_ITLB LOAD         ACCESS:    7655446 HIT:    7390328 MISS:     265118 MSHR_MERGE:     122244
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.535 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   19027282 HIT:   18247941 MISS:     779341 MSHR_MERGE:     153716
cpu0->cpu0_DTLB LOAD         ACCESS:   19027282 HIT:   18247941 MISS:     779341 MSHR_MERGE:     153716
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 134 cycles
cpu0->LLC TOTAL        ACCESS:    1394529 HIT:     293927 MISS:    1100602 MSHR_MERGE:        517
cpu0->LLC LOAD         ACCESS:     677957 HIT:      42050 MISS:     635907 MSHR_MERGE:         66
cpu0->LLC RFO          ACCESS:      44493 HIT:       3489 MISS:      41004 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      62949 HIT:       2752 MISS:      60197 MSHR_MERGE:        451
cpu0->LLC WRITE        ACCESS:     226093 HIT:     225545 MISS:        548 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     383037 HIT:      20091 MISS:     362946 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 94.62 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7829
  ROW_BUFFER_MISS:    1091697
  AVG DBUS CONGESTED CYCLE: 8.663
Channel 0 WQ ROW_BUFFER_HIT:      56178
  ROW_BUFFER_MISS:     165219
  FULL:          0
Channel 0 REFRESHES ISSUED:      19226

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       241511        38730        23923       102294
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           45         1016         5185       231286
  STLB miss resolved @ L2C                0          166          609         1432         7309
  STLB miss resolved @ LLC                0           70          713         4682        16584
  STLB miss resolved @ MEM                0          125         2633        15533       356637

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             237150         5828        19528           54          362
---------------------------------------------------------------
  STLB miss resolved @ L1D               10            0            0           18          206
  STLB miss resolved @ L2C                0            1            2            2           22
  STLB miss resolved @ LLC               22            0            2           34           62
  STLB miss resolved @ MEM               48            7            6           52          958
[2025-09-18 00:18:29] END   suite=cs trace=cloud9_phase5_core2 (rc=0)
