// Seed: 442039848
module module_0 (
    input  tri0 id_0,
    output tri  id_1,
    output wire id_2
);
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_1  = 32'd26,
    parameter id_13 = 32'd72,
    parameter id_2  = 32'd36,
    parameter id_4  = 32'd11
) (
    output wor id_0,
    output wor _id_1
    , _id_13,
    input uwire _id_2,
    input uwire id_3,
    output uwire _id_4,
    output uwire id_5,
    output supply0 id_6,
    input tri id_7,
    input tri id_8,
    output supply1 id_9,
    input wire id_10,
    output wire id_11
);
  wire id_14;
  wire [1 : 1] id_15;
  logic [id_13 : id_4  #  (  .  id_2  (  -1 'b0 ?  id_1 : -1  )  )] id_16;
  ;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_9
  );
  assign id_5 = id_2;
  assign id_9 = 1;
  wire id_17;
  ;
  parameter id_18 = 1;
endmodule
