m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/simulation/modelsim
vregisterQ6
Z1 !s110 1712552636
!i10b 1
!s100 [=R:ldPcERVQ<CYcB5A8d3
IzjhNGE5Bj5Z<4[6FBVfkS3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1712552572
8C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/registerQ6.v
FC:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/registerQ6.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1712552636.000000
!s107 C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/registerQ6.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6|C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/registerQ6.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6
Z7 tCvgOpt 0
nregister@q6
vregisterQ6_tb
R1
!i10b 1
!s100 9^FQ@Im_fVNBeoIg0^]<A1
IaK5KhF1e2l=<bQ@_;UhcD1
R2
R0
w1712552340
8C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/registerQ6_tb.v
FC:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/registerQ6_tb.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/registerQ6_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6|C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/registerQ6_tb.v|
!i113 1
R5
R6
R7
nregister@q6_tb
