<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <title>3-Stage RISC-V CPU</title>
    <link rel="stylesheet" href="style.css">
</head>
<body>
    <div class="main-container">
        <div class="content" style="margin:auto;">
            <h1>3-Stage RISC-V CPU</h1>
            <img src="/riscv.png" alt="3-Stage RISC-V CPU" style="max-width: 100%; height: auto; margin: 20px 0;">
            <p>Designed and implemented a 3-stage pipelined RISC-V CPU in Verilog, supporting core instructions and basic hazard handling. Implemented a complete RISC-V ISA processor with 3-stage pipelining and 4KB direct mapped cache in Verilog HDL for the SKY130 PDK.</p>
            <a href="/">&larr; Back to Timeline</a>
        </div>
    </div>
</body>
</html> 