{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702327983246 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702327983246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 15:53:03 2023 " "Processing started: Mon Dec 11 15:53:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702327983246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702327983246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj_4 -c proj_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj_4 -c proj_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702327983246 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1702327983563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdpdc_ram/tdpdc_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdpdc_ram/tdpdc_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TDPDC_RAM-rtl " "Found design unit 1: TDPDC_RAM-rtl" {  } { { "TDPDC_RAM/TDPDC_RAM.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/TDPDC_RAM/TDPDC_RAM.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702327990571 ""} { "Info" "ISGN_ENTITY_NAME" "1 TDPDC_RAM " "Found entity 1: TDPDC_RAM" {  } { { "TDPDC_RAM/TDPDC_RAM.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/TDPDC_RAM/TDPDC_RAM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702327990571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702327990571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_adc/max10_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file max10_adc/max10_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max10_adc-wrapper " "Found design unit 1: max10_adc-wrapper" {  } { { "max10_adc/max10_adc.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/max10_adc/max10_adc.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702327990572 ""} { "Info" "ISGN_ENTITY_NAME" "1 max10_adc " "Found entity 1: max10_adc" {  } { { "max10_adc/max10_adc.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/max10_adc/max10_adc.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702327990572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702327990572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_driver/seven_seg_driver_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file seven_seg_driver/seven_seg_driver_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_driver_pkg " "Found design unit 1: seven_seg_driver_pkg" {  } { { "seven_seg_driver/seven_seg_driver_pkg.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/seven_seg_driver/seven_seg_driver_pkg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702327990574 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 seven_seg_driver_pkg-body " "Found design unit 2: seven_seg_driver_pkg-body" {  } { { "seven_seg_driver/seven_seg_driver_pkg.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/seven_seg_driver/seven_seg_driver_pkg.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702327990574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702327990574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proj_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proj_4-qq " "Found design unit 1: proj_4-qq" {  } { { "proj_4.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702327990575 ""} { "Info" "ISGN_ENTITY_NAME" "1 proj_4 " "Found entity 1: proj_4" {  } { { "proj_4.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702327990575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702327990575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_parts/sync_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_parts/sync_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_stage-sync " "Found design unit 1: sync_stage-sync" {  } { { "Sync_parts/sync_stage.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/Sync_parts/sync_stage.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702327990576 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_stage " "Found entity 1: sync_stage" {  } { { "Sync_parts/sync_stage.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/Sync_parts/sync_stage.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702327990576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702327990576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_parts/gray_to_binary_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_parts/gray_to_binary_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gray_to_bin-rtl " "Found design unit 1: gray_to_bin-rtl" {  } { { "Sync_parts/gray_to_binary_sync.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/Sync_parts/gray_to_binary_sync.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702327990578 ""} { "Info" "ISGN_ENTITY_NAME" "1 gray_to_bin " "Found entity 1: gray_to_bin" {  } { { "Sync_parts/gray_to_binary_sync.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/Sync_parts/gray_to_binary_sync.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702327990578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702327990578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_parts/binary_to_gray_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_parts/binary_to_gray_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_gray-rtl " "Found design unit 1: bin_to_gray-rtl" {  } { { "Sync_parts/binary_to_gray_sync.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/Sync_parts/binary_to_gray_sync.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702327990580 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_gray " "Found entity 1: bin_to_gray" {  } { { "Sync_parts/binary_to_gray_sync.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/Sync_parts/binary_to_gray_sync.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702327990580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702327990580 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proj_4 " "Elaborating entity \"proj_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702327990611 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "proj_4 " "Entity \"proj_4\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1702327990619 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702327991271 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702327991271 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_50 " "No output dependent on input pin \"clock_50\"" {  } { { "proj_4.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702327991348 "|proj_4|clock_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_10 " "No output dependent on input pin \"clock_10\"" {  } { { "proj_4.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702327991348 "|proj_4|clock_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "proj_4.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702327991348 "|proj_4|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702327991348 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702327991349 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702327991349 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702327991349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702327991362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 15:53:11 2023 " "Processing ended: Mon Dec 11 15:53:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702327991362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702327991362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702327991362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702327991362 ""}
