c[?7l[2J[0mSeaBIOS (version 1.15.0-1)


iPXE (https://ipxe.org) 00:03.0 CA00 PCI2.10 PnP PMM+0138B4A0+012CB4A0 CA00
Press Ctrl-B to configure iPXE (PCI 00:03.0)...                                                                               


Booting from Hard Disk..Kernel command line: -q -threads-tests -f run priority-fifo
0 ~ 9fc00 1
100000 ~ 13e0000 1
Pintos booting with: 
	base_mem: 0x0 ~ 0x9fc00 (Usable: 639 kB)
	ext_mem: 0x100000 ~ 0x13e0000 (Usable: 19,328 kB)
Calibrating timer...  209,510,400 loops/s.
hd0: unexpected interrupt
hd0:0: detected 337 sector (168 kB) disk, model "QEMU HARDDISK", serial "QM00001"
hd0:1: detected 20,160 sector (9 MB) disk, model "QEMU HARDDISK", serial "QM00002"
hd1: unexpected interrupt
hd1:1: detected 8,064 sector (3 MB) disk, model "QEMU HARDDISK", serial "QM00004"
Formatting file system...done.
Boot complete.
Executing 'priority-fifo':
(priority-fifo) begin
(priority-fifo) 16 threads will iterate 16 times in the same order each time.
(priority-fifo) If the order varies then there is a bug.
(priority-fifo) end
Execution of 'priority-fifo' complete.
Timer: 74 ticks
Thread: 1 idle ticks, 73 kerneKernel PANIC at ../../threads/thread.c:283 in thread_current(): assertion `is_thread (t)' failed.
Call stack: 0x800421873c 0x80042071c2 0x8004222451 0x800421dbfd 0x8004208ca5 0x80042090fd 0x800421b1ff 0x8004222cca 0x800422248b 0x800421dbfd 0x8004208ca5 0x80042090fd 0x800421b1ff 0x8004222cca 0x800422248b 0x800421dbfd 0x8004208ca5 0x80042090fd 0x800421b1ff 0x8004222cca 0x800422248b 0x800421dbfd 0x8004208ca5 0x80042090fd 0x800421b1ff 0x8004222cca 0x800422248b 0x800421dbfd 0x8004208ca5 0x80042090fd 0x800421b1ff 0x8004222cca 0x800422248b 0x800421dbfd 0x8004208ca5 0x80042090fd 0x800420a192 0x800420fdbb 0x8004207537.
The `backtrace' program can make call stacks useful.
Read "Backtraces" in the "Debugging Tools" chapter
of the Pintos documentation for more information.
Kernel PANIC recursion at ../../filesys/inode.c:304 in inode_allow_write().
Interrupt 0x0d (#GP General Protection Exception) at rip=8004221508
 cr2=0000000000000000 error=               0
rax cccccccccccccccc rbx 0000000000000000 rcx 0000008004223856 rdx 0000000000000035
rsp 0000008004244e30 rbp 0000008004244e40 rsi 000000000000011b rdi cccccccccccccccc
rip 0000008004221508 r8 00000080042238ef  r9 000000800421865a r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0x0d (#GP General Protection Exception) at rip=8004220fc4
 cr2=0000000000000000 error=               0
rax cccccccccccccccc rbx 0000000000000000 rcx 0000008004228140 rdx 000000000000003e
rsp 0000008004244c20 rbp 0000008004244c30 rsi 000000000000000a rdi cccccccccccccccc
rip 0000008004220fc4 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000086
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0x0d (#GP General Protection Exception) at rip=8004220fc4
 cr2=0000000000000000 error=               0
rax cccccccccccccccc rbx 0000000000000000 rcx 0000008004228140 rdx 0000000000000007
rsp 0000008004244a10 rbp 0000008004244a20 rsi 000000000000000a rdi cccccccccccccccc
rip 0000008004220fc4 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000086
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0x0d (#GP General Protection Exception) at rip=8004220fc4
 cr2=0000000000000000 error=               0
rax cccccccccccccccc rbx 0000000000000000 rcx 0000008004228140 rdx 0000000000000010
rsp 0000008004244800 rbp 0000008004244810 rsi 000000000000000a rdi cccccccccccccccc
rip 0000008004220fc4 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000086
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0x0d (#GP General Protection Exception) at rip=8004220fc4
 cr2=0000000000000000 error=               0
rax cccccccccccccccc rbx 0000000000000000 rcx 0000008004228140 rdx 0000000000000019
rsp 00000080042445f0 rbp 0000008004244600 rsi 000000000000000a rdi cccccccccccccccc
rip 0000008004220fc4 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000086
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0x0d (#GP General Protection Exception) at rip=8004220fc4
 cr2=0000000000000000 error=               0
rax cccccccccccccccc rbx 0000000000000000 rcx 0000008004228140 rdx 0000000000000022
rsp 00000080042443e0 rbp 00000080042443f0 rsi 000000000000000a rdi cccccccccccccccc
rip 0000008004220fc4 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000086
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0x0d (#GP General Protection Exception) at rip=8004220fc4
 cr2=0000000000000000 error=               0
rax cccccccccccccccc rbx 0000000000000000 rcx 0000008004228140 rdx 000000000000002b
rsp 00000080042441d0 rbp 00000080042441e0 rsi 000000000000000a rdi cccccccccccccccc
rip 0000008004220fc4 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000086
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0x0d (#GP General Protection Exception) at rip=8004220fc4
 cr2=0000000000000000 error=               0
rax cccccccccccccccc rbx 0000000000000000 rcx 0000008004228140 rdx 0000000000000034
rsp 0000008004243fc0 rbp 0000008004243fd0 rsi 000000000000000a rdi cccccccccccccccc
rip 0000008004220fc4 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000086
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0x0d (#GP General Protection Exception) at rip=8004220fc4
 cr2=0000000000000000 error=               0
rax cccccccccccccccc rbx 0000000000000000 rcx 0000008004228140 rdx 000000000000003d
rsp 0000008004243db0 rbp 0000008004243dc0 rsi 000000000000000a rdi cccccccccccccccc
rip 0000008004220fc4 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000086
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0x0d (#GP General Protection Exception) at rip=8004220fc4
 cr2=0000000000000000 error=               0
rax cccccccccccccccc rbx 0000000000000000 rcx 0000008004228140 rdx 0000000000000006
rsp 0000008004243ba0 rbp 0000008004243bb0 rsi 000000000000000a rdi cccccccccccccccc
rip 0000008004220fc4 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000086
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0x0d (#GP General Protection Exception) at rip=8004220fc4
 cr2=0000000000000000 error=               0
rax cccccccccccccccc rbx 0000000000000000 rcx 0000008004228140 rdx 000000000000000f
rsp 0000008004243990 rbp 00000080042439a0 rsi 000000000000000a rdi cccccccccccccccc
rip 0000008004220fc4 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000086
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0x0d (#GP General Protection Exception) at rip=8004220fc4
 cr2=0000000000000000 error=               0
rax cccccccccccccccc rbx 0000000000000000 rcx 0000008004228140 rdx 0000000000000018
rsp 0000008004243780 rbp 0000008004243790 rsi 000000000000000a rdi cccccccccccccccc
rip 0000008004220fc4 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000086
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0x0d (#GP General Protection Exception) at rip=8004220fc4
 cr2=0000000000000000 error=               0
rax cccccccccccccccc rbx 0000000000000000 rcx 0000008004228140 rdx 0000000000000021
rsp 0000008004243570 rbp 0000008004243580 rsi 000000000000000a rdi cccccccccccccccc
rip 0000008004220fc4 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000086
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0x0d (#GP General Protection Exception) at rip=8004220fc4
 cr2=0000000000000000 error=               0
rax cccccccccccccccc rbx 0000000000000000 rcx 0000008004228140 rdx 000000000000002a
rsp 0000008004243360 rbp 0000008004243370 rsi 000000000000000a rdi cccccccccccccccc
rip 0000008004220fc4 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000086
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0x0d (#GP General Protection Exception) at rip=8004220fc4
 cr2=0000000000000000 error=               0
rax cccccccccccccccc rbx 0000000000000000 rcx 0000008004228140 rdx 0000000000000033
rsp 0000008004243150 rbp 0000008004243160 rsi 000000000000000a rdi cccccccccccccccc
rip 0000008004220fc4 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000086
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0x0d (#GP General Protection Exception) at rip=8004220fc4
 cr2=0000000000000000 error=               0
rax cccccccccccccccc rbx 0000000000000000 rcx 0000008004228140 rdx 000000000000003c
rsp 0000008004242f40 rbp 0000008004242f50 rsi 000000000000000a rdi cccccccccccccccc
rip 0000008004220fc4 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000086
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0x0d (#GP General Protection Exception) at rip=8004220fc4
 cr2=0000000000000000 error=               0
rax cccccccccccccccc rbx 0000000000000000 rcx 0000008004228140 rdx 0000000000000005
rsp 0000008004242d30 rbp 0000008004242d40 rsi 000000000000000a rdi cccccccccccccccc
rip 0000008004220fc4 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000086
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0x0d (#GP General Protection Exception) at rip=8004220fc4
 cr2=0000000000000000 error=               0
rax cccccccccccccccc rbx 0000000000000000 rcx 0000008004228140 rdx 000000000000000e
rsp 0000008004242b20 rbp 0000008004242b30 rsi 000000000000000a rdi cccccccccccccccc
rip 0000008004220fc4 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000086
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0x0d (#GP General Protection Exception) at rip=8004220fc4
 cr2=0000000000000000 error=               0
rax cccccccccccccccc rbx 0000000000000000 rcx 0000008004228140 rdx 0000000000000017
rsp 0000008004242910 rbp 0000008004242920 rsi 000000000000000a rdi cccccccccccccccc
rip 0000008004220fc4 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000086
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0x0d (#GP General Protection Exception) at rip=8004220fc4
 cr2=0000000000000000 error=               0
rax cccccccccccccccc rbx 0000000000000000 rcx 0000008004228140 rdx 0000000000000020
rsp 0000008004242700 rbp 0000008004242710 rsi 000000000000000a rdi cccccccccccccccc
rip 0000008004220fc4 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000086
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0x0d (#GP General Protection Exception) at rip=8004220fc4
 cr2=0000000000000000 error=               0
rax cccccccccccccccc rbx 0000000000000000 rcx 0000008004228140 rdx 0000000000000029
rsp 00000080042424f0 rbp 0000008004242500 rsi 000000000000000a rdi cccccccccccccccc
rip 0000008004220fc4 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000086
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0x0d (#GP General Protection Exception) at rip=8004220fc4
 cr2=0000000000000000 error=               0
rax cccccccccccccccc rbx 0000000000000000 rcx 0000008004228140 rdx 0000000000000032
rsp 00000080042422e0 rbp 00000080042422f0 rsi 000000000000000a rdi cccccccccccccccc
rip 0000008004220fc4 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000086
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0x0d (#GP General Protection Exception) at rip=8004220fc4
 cr2=0000000000000000 error=               0
rax cccccccccccccccc rbx 0000000000000000 rcx 0000008004228140 rdx 000000000000003b
rsp 00000080042420d0 rbp 00000080042420e0 rsi 000000000000000a rdi cccccccccccccccc
rip 0000008004220fc4 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000086
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0x0d (#GP General Protection Exception) at rip=8004220fc4
 cr2=0000000000000000 error=               0
rax cccccccccccccccc rbx 0000000000000000 rcx 0000008004228140 rdx 0000000000000004
rsp 0000008004241ec0 rbp 0000008004241ed0 rsi 000000000000000a rdi cccccccccccccccc
rip 0000008004220fc4 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000086
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0x0d (#GP General Protection Exception) at rip=8004220fc4
 cr2=0000000000000000 error=               0
rax cccccccccccccccc rbx 0000000000000000 rcx 0000008004228140 rdx 000000000000000d
rsp 0000008004241cb0 rbp 0000008004241cc0 rsi 000000000000000a rdi cccccccccccccccc
rip 0000008004220fc4 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000086
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0x0d (#GP General Protection Exception) at rip=8004220fc4
 cr2=0000000000000000 error=               0
rax cccccccccccccccc rbx 0000000000000000 rcx 0000008004228140 rdx 0000000000000016
rsp 0000008004241aa0 rbp 0000008004241ab0 rsi 000000000000000a rdi cccccccccccccccc
rip 0000008004220fc4 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000086
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0x0d (#GP General Protection Exception) at rip=8004220fc4
 cr2=0000000000000000 error=               0
rax cccccccccccccccc rbx 0000000000000000 rcx 0000008004228140 rdx 000000000000001f
rsp 0000008004241890 rbp 00000080042418a0 rsi 000000000000000a rdi cccccccccccccccc
rip 0000008004220fc4 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000086
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0x0d (#GP General Protection Exception) at rip=8004220fc4
 cr2=0000000000000000 error=               0
rax cccccccccccccccc rbx 0000000000000000 rcx 0000008004228140 rdx 0000000000000028
rsp 0000008004241680 rbp 0000008004241690 rsi 000000000000000a rdi cccccccccccccccc
rip 0000008004220fc4 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000086
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0x0d (#GP General Protection Exception) at rip=8004220fc4
 cr2=0000000000000000 error=               0
rax cccccccccccccccc rbx 0000000000000000 rcx 0000008004228140 rdx 0000000000000031
rsp 0000008004241470 rbp 0000008004241480 rsi 000000000000000a rdi cccccccccccccccc
rip 0000008004220fc4 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000086
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004240e50 rbp 0000008004240e70 rsi 000000000000011b rdi 0000008004241028
rip 000000800420bf36 r8 00000080042238ef  r9 000000800421865a r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004240be0 rbp 0000008004240c00 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004240970 rbp 0000008004240990 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004240700 rbp 0000008004240720 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004240490 rbp 00000080042404b0 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004240220 rbp 0000008004240240 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423ffb0 rbp 000000800423ffd0 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423fd40 rbp 000000800423fd60 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423fad0 rbp 000000800423faf0 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423f860 rbp 000000800423f880 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423f5f0 rbp 000000800423f610 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423f380 rbp 000000800423f3a0 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423f110 rbp 000000800423f130 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423eea0 rbp 000000800423eec0 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423ec30 rbp 000000800423ec50 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423e9c0 rbp 000000800423e9e0 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423e750 rbp 000000800423e770 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423e4e0 rbp 000000800423e500 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423e270 rbp 000000800423e290 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423e000 rbp 000000800423e020 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423dd90 rbp 000000800423ddb0 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423db20 rbp 000000800423db40 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423d8b0 rbp 000000800423d8d0 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423d640 rbp 000000800423d660 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423d3d0 rbp 000000800423d3f0 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423d160 rbp 000000800423d180 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423cef0 rbp 000000800423cf10 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423cc80 rbp 000000800423cca0 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423ca10 rbp 000000800423ca30 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423c7a0 rbp 000000800423c7c0 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423c530 rbp 000000800423c550 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423c2c0 rbp 000000800423c2e0 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423c050 rbp 000000800423c070 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423bde0 rbp 000000800423be00 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423bb70 rbp 000000800423bb90 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423b900 rbp 000000800423b920 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423b690 rbp 000000800423b6b0 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423b420 rbp 000000800423b440 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423b1b0 rbp 000000800423b1d0 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423af40 rbp 000000800423af60 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423acd0 rbp 000000800423acf0 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423aa60 rbp 000000800423aa80 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423a7f0 rbp 000000800423a810 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423a580 rbp 000000800423a5a0 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423a310 rbp 000000800423a330 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 000000800423a0a0 rbp 000000800423a0c0 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004239e30 rbp 0000008004239e50 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004239bc0 rbp 0000008004239be0 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004239950 rbp 0000008004239970 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 00000080042396e0 rbp 0000008004239700 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004239470 rbp 0000008004239490 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004239200 rbp 0000008004239220 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004238f90 rbp 0000008004238fb0 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004238d20 rbp 0000008004238d40 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004238ab0 rbp 0000008004238ad0 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004238840 rbp 0000008004238860 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 00000080042385d0 rbp 00000080042385f0 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004238360 rbp 0000008004238380 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 00000080042380f0 rbp 0000008004238110 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004237e80 rbp 0000008004237ea0 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004237c10 rbp 0000008004237c30 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 00000080042379a0 rbp 00000080042379c0 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004237730 rbp 0000008004237750 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 00000080042374c0 rbp 00000080042374e0 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004237250 rbp 0000008004237270 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004236fe0 rbp 0000008004237000 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004236d70 rbp 0000008004236d90 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004236b00 rbp 0000008004236b20 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004236890 rbp 00000080042368b0 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004236620 rbp 0000008004236640 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 00000080042363b0 rbp 00000080042363d0 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004236140 rbp 0000008004236160 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004235ed0 rbp 0000008004235ef0 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004235c60 rbp 0000008004235c80 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 00000080042359f0 rbp 0000008004235a10 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004235780 rbp 00000080042357a0 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004235510 rbp 0000008004235530 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 00000080042352a0 rbp 00000080042352c0 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004235030 rbp 0000008004235050 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004234dc0 rbp 0000008004234de0 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004234b50 rbp 0000008004234b70 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 00000080042348e0 rbp 0000008004234900 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004234670 rbp 0000008004234690 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004234400 rbp 0000008004234420 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004234190 rbp 00000080042341b0 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004233f20 rbp 0000008004233f40 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004233cb0 rbp 0000008004233cd0 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004233a40 rbp 0000008004233a60 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 00000080042337d0 rbp 00000080042337f0 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
Interrupt 0000 (#DE Divide Error) at rip=800420bf36
 cr2=0000000000000022 error=               0
rax 0000000000000010 rbx 0000000000000000 rcx 0000000000000000 rdx 0000000000000000
rsp 0000008004233560 rbp 0000008004233580 rsi 000000000000000a rdi 0000008004241028
rip 000000800420bf36 r8 000000800421865a  r9 000000800421bf72 r10 0000000000000000
r11 0000000000000000 r12 0000000000000000 r13 0000000000000000 r14 0000000000000000
r15 0000000000000000 rflags 00000006
es: 0010 ds: 0010 cs: 0008 ss: 0010
