{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1452270747203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1452270747203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 09 00:32:27 2016 " "Processing started: Sat Jan 09 00:32:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1452270747203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1452270747203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_drc --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1452270747203 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1452270747655 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1452270747655 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1452270747655 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1452270747655 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " CLK~inputclkctrl " "Node  \"CLK~inputclkctrl\"" {  } { { "test.v" "" { Text "//Mac/Home/Desktop/FPGA/test/test.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/FPGA/test/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452270747702 ""} { "Info" "IDRC_NODES_INFO" " Equal0~4 " "Node  \"Equal0~4\"" {  } { { "test.v" "" { Text "//Mac/Home/Desktop/FPGA/test/test.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/FPGA/test/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452270747702 ""} { "Info" "IDRC_NODES_INFO" " Equal1~1 " "Node  \"Equal1~1\"" {  } { { "test.v" "" { Text "//Mac/Home/Desktop/FPGA/test/test.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/FPGA/test/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452270747702 ""} { "Info" "IDRC_NODES_INFO" " i\[9\] " "Node  \"i\[9\]\"" {  } { { "test.v" "" { Text "//Mac/Home/Desktop/FPGA/test/test.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/FPGA/test/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452270747702 ""} { "Info" "IDRC_NODES_INFO" " i\[11\] " "Node  \"i\[11\]\"" {  } { { "test.v" "" { Text "//Mac/Home/Desktop/FPGA/test/test.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/FPGA/test/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452270747702 ""} { "Info" "IDRC_NODES_INFO" " i\[6\] " "Node  \"i\[6\]\"" {  } { { "test.v" "" { Text "//Mac/Home/Desktop/FPGA/test/test.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/FPGA/test/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452270747702 ""} { "Info" "IDRC_NODES_INFO" " i\[14\] " "Node  \"i\[14\]\"" {  } { { "test.v" "" { Text "//Mac/Home/Desktop/FPGA/test/test.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/FPGA/test/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452270747702 ""} { "Info" "IDRC_NODES_INFO" " i\[18\] " "Node  \"i\[18\]\"" {  } { { "test.v" "" { Text "//Mac/Home/Desktop/FPGA/test/test.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/FPGA/test/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452270747702 ""} { "Info" "IDRC_NODES_INFO" " i\[19\] " "Node  \"i\[19\]\"" {  } { { "test.v" "" { Text "//Mac/Home/Desktop/FPGA/test/test.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/FPGA/test/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452270747702 ""} { "Info" "IDRC_NODES_INFO" " i\[8\] " "Node  \"i\[8\]\"" {  } { { "test.v" "" { Text "//Mac/Home/Desktop/FPGA/test/test.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/FPGA/test/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452270747702 ""} { "Info" "IDRC_NODES_INFO" " i\[1\] " "Node  \"i\[1\]\"" {  } { { "test.v" "" { Text "//Mac/Home/Desktop/FPGA/test/test.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/FPGA/test/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452270747702 ""} { "Info" "IDRC_NODES_INFO" " i\[0\] " "Node  \"i\[0\]\"" {  } { { "test.v" "" { Text "//Mac/Home/Desktop/FPGA/test/test.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/FPGA/test/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452270747702 ""} { "Info" "IDRC_NODES_INFO" " i\[15\] " "Node  \"i\[15\]\"" {  } { { "test.v" "" { Text "//Mac/Home/Desktop/FPGA/test/test.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/FPGA/test/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452270747702 ""} { "Info" "IDRC_NODES_INFO" " i\[10\] " "Node  \"i\[10\]\"" {  } { { "test.v" "" { Text "//Mac/Home/Desktop/FPGA/test/test.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/FPGA/test/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452270747702 ""} { "Info" "IDRC_NODES_INFO" " i\[13\] " "Node  \"i\[13\]\"" {  } { { "test.v" "" { Text "//Mac/Home/Desktop/FPGA/test/test.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/FPGA/test/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452270747702 ""} { "Info" "IDRC_NODES_INFO" " i\[22\] " "Node  \"i\[22\]\"" {  } { { "test.v" "" { Text "//Mac/Home/Desktop/FPGA/test/test.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/FPGA/test/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452270747702 ""} { "Info" "IDRC_NODES_INFO" " i\[2\] " "Node  \"i\[2\]\"" {  } { { "test.v" "" { Text "//Mac/Home/Desktop/FPGA/test/test.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/FPGA/test/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452270747702 ""} { "Info" "IDRC_NODES_INFO" " i\[3\] " "Node  \"i\[3\]\"" {  } { { "test.v" "" { Text "//Mac/Home/Desktop/FPGA/test/test.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/FPGA/test/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452270747702 ""} { "Info" "IDRC_NODES_INFO" " i\[12\] " "Node  \"i\[12\]\"" {  } { { "test.v" "" { Text "//Mac/Home/Desktop/FPGA/test/test.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/FPGA/test/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452270747702 ""} { "Info" "IDRC_NODES_INFO" " i\[4\] " "Node  \"i\[4\]\"" {  } { { "test.v" "" { Text "//Mac/Home/Desktop/FPGA/test/test.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/FPGA/test/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452270747702 ""} { "Info" "IDRC_NODES_INFO" " i\[5\] " "Node  \"i\[5\]\"" {  } { { "test.v" "" { Text "//Mac/Home/Desktop/FPGA/test/test.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/FPGA/test/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452270747702 ""} { "Info" "IDRC_NODES_INFO" " i\[16\] " "Node  \"i\[16\]\"" {  } { { "test.v" "" { Text "//Mac/Home/Desktop/FPGA/test/test.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/FPGA/test/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452270747702 ""} { "Info" "IDRC_NODES_INFO" " i\[17\] " "Node  \"i\[17\]\"" {  } { { "test.v" "" { Text "//Mac/Home/Desktop/FPGA/test/test.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/FPGA/test/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452270747702 ""} { "Info" "IDRC_NODES_INFO" " i\[20\] " "Node  \"i\[20\]\"" {  } { { "test.v" "" { Text "//Mac/Home/Desktop/FPGA/test/test.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/FPGA/test/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452270747702 ""} { "Info" "IDRC_NODES_INFO" " i\[21\] " "Node  \"i\[21\]\"" {  } { { "test.v" "" { Text "//Mac/Home/Desktop/FPGA/test/test.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/FPGA/test/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452270747702 ""} { "Info" "IDRC_NODES_INFO" " i\[7\] " "Node  \"i\[7\]\"" {  } { { "test.v" "" { Text "//Mac/Home/Desktop/FPGA/test/test.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/FPGA/test/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452270747702 ""} { "Info" "IDRC_NODES_INFO" " out " "Node  \"out\"" {  } { { "test.v" "" { Text "//Mac/Home/Desktop/FPGA/test/test.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/FPGA/test/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452270747702 ""} { "Info" "IDRC_NODES_INFO" " Add0~21 " "Node  \"Add0~21\"" {  } { { "test.v" "" { Text "//Mac/Home/Desktop/FPGA/test/test.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/FPGA/test/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452270747702 ""} { "Info" "IDRC_NODES_INFO" " Add0~13 " "Node  \"Add0~13\"" {  } { { "test.v" "" { Text "//Mac/Home/Desktop/FPGA/test/test.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/FPGA/test/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452270747702 ""} { "Info" "IDRC_NODES_INFO" " Equal0~3 " "Node  \"Equal0~3\"" {  } { { "test.v" "" { Text "//Mac/Home/Desktop/FPGA/test/test.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/FPGA/test/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452270747702 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1452270747702 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1452270747702 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "50 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 50 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1452270747702 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "386 " "Peak virtual memory: 386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1452270747733 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 09 00:32:27 2016 " "Processing ended: Sat Jan 09 00:32:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1452270747733 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1452270747733 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1452270747733 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1452270747733 ""}
