|bitty_riscv_sopc
clk => clk.IN2
rst => rst.IN1
rst_out << rst.DB_MAX_OUTPUT_PORT_TYPE
ledh_out[0] << core_ce_o.DB_MAX_OUTPUT_PORT_TYPE
ledh_out[1] << mem_ce_i.DB_MAX_OUTPUT_PORT_TYPE
led_out[0] << bitty_riscv:u_bitty_riscv.led_out
led_out[1] << bitty_riscv:u_bitty_riscv.led_out
led_out[2] << bitty_riscv:u_bitty_riscv.led_out
led_out[3] << bitty_riscv:u_bitty_riscv.led_out
led_out[4] << bitty_riscv:u_bitty_riscv.led_out
led_out[5] << bitty_riscv:u_bitty_riscv.led_out


|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv
clk => clk.IN7
rst => rst.IN11
led_out[0] <= regsfile:u_regsfile.led_o
led_out[1] <= regsfile:u_regsfile.led_o
led_out[2] <= regsfile:u_regsfile.led_o
led_out[3] <= regsfile:u_regsfile.led_o
led_out[4] <= regsfile:u_regsfile.led_o
led_out[5] <= regsfile:u_regsfile.led_o
rom_data_i[0] => rom_data_i[0].IN1
rom_data_i[1] => rom_data_i[1].IN1
rom_data_i[2] => rom_data_i[2].IN1
rom_data_i[3] => rom_data_i[3].IN1
rom_data_i[4] => rom_data_i[4].IN1
rom_data_i[5] => rom_data_i[5].IN1
rom_data_i[6] => rom_data_i[6].IN1
rom_data_i[7] => rom_data_i[7].IN1
rom_data_i[8] => rom_data_i[8].IN1
rom_data_i[9] => rom_data_i[9].IN1
rom_data_i[10] => rom_data_i[10].IN1
rom_data_i[11] => rom_data_i[11].IN1
rom_data_i[12] => rom_data_i[12].IN1
rom_data_i[13] => rom_data_i[13].IN1
rom_data_i[14] => rom_data_i[14].IN1
rom_data_i[15] => rom_data_i[15].IN1
rom_data_i[16] => rom_data_i[16].IN1
rom_data_i[17] => rom_data_i[17].IN1
rom_data_i[18] => rom_data_i[18].IN1
rom_data_i[19] => rom_data_i[19].IN1
rom_data_i[20] => rom_data_i[20].IN1
rom_data_i[21] => rom_data_i[21].IN1
rom_data_i[22] => rom_data_i[22].IN1
rom_data_i[23] => rom_data_i[23].IN1
rom_data_i[24] => rom_data_i[24].IN1
rom_data_i[25] => rom_data_i[25].IN1
rom_data_i[26] => rom_data_i[26].IN1
rom_data_i[27] => rom_data_i[27].IN1
rom_data_i[28] => rom_data_i[28].IN1
rom_data_i[29] => rom_data_i[29].IN1
rom_data_i[30] => rom_data_i[30].IN1
rom_data_i[31] => rom_data_i[31].IN1
pc_addr_o[0] <= pc_reg:u_pc_reg.pc_o
pc_addr_o[1] <= pc_reg:u_pc_reg.pc_o
pc_addr_o[2] <= pc_reg:u_pc_reg.pc_o
pc_addr_o[3] <= pc_reg:u_pc_reg.pc_o
pc_addr_o[4] <= pc_reg:u_pc_reg.pc_o
pc_addr_o[5] <= pc_reg:u_pc_reg.pc_o
pc_addr_o[6] <= pc_reg:u_pc_reg.pc_o
pc_addr_o[7] <= pc_reg:u_pc_reg.pc_o
pc_addr_o[8] <= pc_reg:u_pc_reg.pc_o
pc_addr_o[9] <= pc_reg:u_pc_reg.pc_o
pc_addr_o[10] <= pc_reg:u_pc_reg.pc_o
pc_addr_o[11] <= pc_reg:u_pc_reg.pc_o
pc_addr_o[12] <= pc_reg:u_pc_reg.pc_o
pc_addr_o[13] <= pc_reg:u_pc_reg.pc_o
pc_addr_o[14] <= pc_reg:u_pc_reg.pc_o
pc_addr_o[15] <= pc_reg:u_pc_reg.pc_o
pc_addr_o[16] <= pc_reg:u_pc_reg.pc_o
pc_addr_o[17] <= pc_reg:u_pc_reg.pc_o
pc_addr_o[18] <= pc_reg:u_pc_reg.pc_o
pc_addr_o[19] <= pc_reg:u_pc_reg.pc_o
pc_addr_o[20] <= pc_reg:u_pc_reg.pc_o
pc_addr_o[21] <= pc_reg:u_pc_reg.pc_o
pc_addr_o[22] <= pc_reg:u_pc_reg.pc_o
pc_addr_o[23] <= pc_reg:u_pc_reg.pc_o
pc_addr_o[24] <= pc_reg:u_pc_reg.pc_o
pc_addr_o[25] <= pc_reg:u_pc_reg.pc_o
pc_addr_o[26] <= pc_reg:u_pc_reg.pc_o
pc_addr_o[27] <= pc_reg:u_pc_reg.pc_o
pc_addr_o[28] <= pc_reg:u_pc_reg.pc_o
pc_addr_o[29] <= pc_reg:u_pc_reg.pc_o
pc_addr_o[30] <= pc_reg:u_pc_reg.pc_o
pc_addr_o[31] <= pc_reg:u_pc_reg.pc_o
pc_ce_o <= pc_reg:u_pc_reg.ce_o
ram_data_i[0] => ram_data_i[0].IN1
ram_data_i[1] => ram_data_i[1].IN1
ram_data_i[2] => ram_data_i[2].IN1
ram_data_i[3] => ram_data_i[3].IN1
ram_data_i[4] => ram_data_i[4].IN1
ram_data_i[5] => ram_data_i[5].IN1
ram_data_i[6] => ram_data_i[6].IN1
ram_data_i[7] => ram_data_i[7].IN1
ram_data_i[8] => ram_data_i[8].IN1
ram_data_i[9] => ram_data_i[9].IN1
ram_data_i[10] => ram_data_i[10].IN1
ram_data_i[11] => ram_data_i[11].IN1
ram_data_i[12] => ram_data_i[12].IN1
ram_data_i[13] => ram_data_i[13].IN1
ram_data_i[14] => ram_data_i[14].IN1
ram_data_i[15] => ram_data_i[15].IN1
ram_data_i[16] => ram_data_i[16].IN1
ram_data_i[17] => ram_data_i[17].IN1
ram_data_i[18] => ram_data_i[18].IN1
ram_data_i[19] => ram_data_i[19].IN1
ram_data_i[20] => ram_data_i[20].IN1
ram_data_i[21] => ram_data_i[21].IN1
ram_data_i[22] => ram_data_i[22].IN1
ram_data_i[23] => ram_data_i[23].IN1
ram_data_i[24] => ram_data_i[24].IN1
ram_data_i[25] => ram_data_i[25].IN1
ram_data_i[26] => ram_data_i[26].IN1
ram_data_i[27] => ram_data_i[27].IN1
ram_data_i[28] => ram_data_i[28].IN1
ram_data_i[29] => ram_data_i[29].IN1
ram_data_i[30] => ram_data_i[30].IN1
ram_data_i[31] => ram_data_i[31].IN1
ram_addr_o[0] <= mem:u_mem.mem_addr_o
ram_addr_o[1] <= mem:u_mem.mem_addr_o
ram_addr_o[2] <= mem:u_mem.mem_addr_o
ram_addr_o[3] <= mem:u_mem.mem_addr_o
ram_addr_o[4] <= mem:u_mem.mem_addr_o
ram_addr_o[5] <= mem:u_mem.mem_addr_o
ram_addr_o[6] <= mem:u_mem.mem_addr_o
ram_addr_o[7] <= mem:u_mem.mem_addr_o
ram_addr_o[8] <= mem:u_mem.mem_addr_o
ram_addr_o[9] <= mem:u_mem.mem_addr_o
ram_addr_o[10] <= mem:u_mem.mem_addr_o
ram_addr_o[11] <= mem:u_mem.mem_addr_o
ram_addr_o[12] <= mem:u_mem.mem_addr_o
ram_addr_o[13] <= mem:u_mem.mem_addr_o
ram_addr_o[14] <= mem:u_mem.mem_addr_o
ram_addr_o[15] <= mem:u_mem.mem_addr_o
ram_addr_o[16] <= mem:u_mem.mem_addr_o
ram_addr_o[17] <= mem:u_mem.mem_addr_o
ram_addr_o[18] <= mem:u_mem.mem_addr_o
ram_addr_o[19] <= mem:u_mem.mem_addr_o
ram_addr_o[20] <= mem:u_mem.mem_addr_o
ram_addr_o[21] <= mem:u_mem.mem_addr_o
ram_addr_o[22] <= mem:u_mem.mem_addr_o
ram_addr_o[23] <= mem:u_mem.mem_addr_o
ram_addr_o[24] <= mem:u_mem.mem_addr_o
ram_addr_o[25] <= mem:u_mem.mem_addr_o
ram_addr_o[26] <= mem:u_mem.mem_addr_o
ram_addr_o[27] <= mem:u_mem.mem_addr_o
ram_addr_o[28] <= mem:u_mem.mem_addr_o
ram_addr_o[29] <= mem:u_mem.mem_addr_o
ram_addr_o[30] <= mem:u_mem.mem_addr_o
ram_addr_o[31] <= mem:u_mem.mem_addr_o
ram_data_o[0] <= mem:u_mem.mem_data_o
ram_data_o[1] <= mem:u_mem.mem_data_o
ram_data_o[2] <= mem:u_mem.mem_data_o
ram_data_o[3] <= mem:u_mem.mem_data_o
ram_data_o[4] <= mem:u_mem.mem_data_o
ram_data_o[5] <= mem:u_mem.mem_data_o
ram_data_o[6] <= mem:u_mem.mem_data_o
ram_data_o[7] <= mem:u_mem.mem_data_o
ram_data_o[8] <= mem:u_mem.mem_data_o
ram_data_o[9] <= mem:u_mem.mem_data_o
ram_data_o[10] <= mem:u_mem.mem_data_o
ram_data_o[11] <= mem:u_mem.mem_data_o
ram_data_o[12] <= mem:u_mem.mem_data_o
ram_data_o[13] <= mem:u_mem.mem_data_o
ram_data_o[14] <= mem:u_mem.mem_data_o
ram_data_o[15] <= mem:u_mem.mem_data_o
ram_data_o[16] <= mem:u_mem.mem_data_o
ram_data_o[17] <= mem:u_mem.mem_data_o
ram_data_o[18] <= mem:u_mem.mem_data_o
ram_data_o[19] <= mem:u_mem.mem_data_o
ram_data_o[20] <= mem:u_mem.mem_data_o
ram_data_o[21] <= mem:u_mem.mem_data_o
ram_data_o[22] <= mem:u_mem.mem_data_o
ram_data_o[23] <= mem:u_mem.mem_data_o
ram_data_o[24] <= mem:u_mem.mem_data_o
ram_data_o[25] <= mem:u_mem.mem_data_o
ram_data_o[26] <= mem:u_mem.mem_data_o
ram_data_o[27] <= mem:u_mem.mem_data_o
ram_data_o[28] <= mem:u_mem.mem_data_o
ram_data_o[29] <= mem:u_mem.mem_data_o
ram_data_o[30] <= mem:u_mem.mem_data_o
ram_data_o[31] <= mem:u_mem.mem_data_o
ram_we_o <= mem:u_mem.mem_we_o
ram_sel_o[0] <= mem:u_mem.mem_sel_o
ram_sel_o[1] <= mem:u_mem.mem_sel_o
ram_sel_o[2] <= mem:u_mem.mem_sel_o
ram_sel_o[3] <= mem:u_mem.mem_sel_o
ram_ce_o <= mem:u_mem.mem_ce_o


|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|pc_reg:u_pc_reg
clk => ce_o~reg0.CLK
clk => pc_o[0]~reg0.CLK
clk => pc_o[1]~reg0.CLK
clk => pc_o[2]~reg0.CLK
clk => pc_o[3]~reg0.CLK
clk => pc_o[4]~reg0.CLK
clk => pc_o[5]~reg0.CLK
clk => pc_o[6]~reg0.CLK
clk => pc_o[7]~reg0.CLK
clk => pc_o[8]~reg0.CLK
clk => pc_o[9]~reg0.CLK
clk => pc_o[10]~reg0.CLK
clk => pc_o[11]~reg0.CLK
clk => pc_o[12]~reg0.CLK
clk => pc_o[13]~reg0.CLK
clk => pc_o[14]~reg0.CLK
clk => pc_o[15]~reg0.CLK
clk => pc_o[16]~reg0.CLK
clk => pc_o[17]~reg0.CLK
clk => pc_o[18]~reg0.CLK
clk => pc_o[19]~reg0.CLK
clk => pc_o[20]~reg0.CLK
clk => pc_o[21]~reg0.CLK
clk => pc_o[22]~reg0.CLK
clk => pc_o[23]~reg0.CLK
clk => pc_o[24]~reg0.CLK
clk => pc_o[25]~reg0.CLK
clk => pc_o[26]~reg0.CLK
clk => pc_o[27]~reg0.CLK
clk => pc_o[28]~reg0.CLK
clk => pc_o[29]~reg0.CLK
clk => pc_o[30]~reg0.CLK
clk => pc_o[31]~reg0.CLK
rst => ce_o~reg0.DATAIN
branch_flag_i => pc_o.OUTPUTSELECT
branch_flag_i => pc_o.OUTPUTSELECT
branch_flag_i => pc_o.OUTPUTSELECT
branch_flag_i => pc_o.OUTPUTSELECT
branch_flag_i => pc_o.OUTPUTSELECT
branch_flag_i => pc_o.OUTPUTSELECT
branch_flag_i => pc_o.OUTPUTSELECT
branch_flag_i => pc_o.OUTPUTSELECT
branch_flag_i => pc_o.OUTPUTSELECT
branch_flag_i => pc_o.OUTPUTSELECT
branch_flag_i => pc_o.OUTPUTSELECT
branch_flag_i => pc_o.OUTPUTSELECT
branch_flag_i => pc_o.OUTPUTSELECT
branch_flag_i => pc_o.OUTPUTSELECT
branch_flag_i => pc_o.OUTPUTSELECT
branch_flag_i => pc_o.OUTPUTSELECT
branch_flag_i => pc_o.OUTPUTSELECT
branch_flag_i => pc_o.OUTPUTSELECT
branch_flag_i => pc_o.OUTPUTSELECT
branch_flag_i => pc_o.OUTPUTSELECT
branch_flag_i => pc_o.OUTPUTSELECT
branch_flag_i => pc_o.OUTPUTSELECT
branch_flag_i => pc_o.OUTPUTSELECT
branch_flag_i => pc_o.OUTPUTSELECT
branch_flag_i => pc_o.OUTPUTSELECT
branch_flag_i => pc_o.OUTPUTSELECT
branch_flag_i => pc_o.OUTPUTSELECT
branch_flag_i => pc_o.OUTPUTSELECT
branch_flag_i => pc_o.OUTPUTSELECT
branch_flag_i => pc_o.OUTPUTSELECT
branch_flag_i => pc_o.OUTPUTSELECT
branch_flag_i => pc_o.OUTPUTSELECT
branch_addr_i[0] => pc_o.DATAB
branch_addr_i[1] => pc_o.DATAB
branch_addr_i[2] => pc_o.DATAB
branch_addr_i[3] => pc_o.DATAB
branch_addr_i[4] => pc_o.DATAB
branch_addr_i[5] => pc_o.DATAB
branch_addr_i[6] => pc_o.DATAB
branch_addr_i[7] => pc_o.DATAB
branch_addr_i[8] => pc_o.DATAB
branch_addr_i[9] => pc_o.DATAB
branch_addr_i[10] => pc_o.DATAB
branch_addr_i[11] => pc_o.DATAB
branch_addr_i[12] => pc_o.DATAB
branch_addr_i[13] => pc_o.DATAB
branch_addr_i[14] => pc_o.DATAB
branch_addr_i[15] => pc_o.DATAB
branch_addr_i[16] => pc_o.DATAB
branch_addr_i[17] => pc_o.DATAB
branch_addr_i[18] => pc_o.DATAB
branch_addr_i[19] => pc_o.DATAB
branch_addr_i[20] => pc_o.DATAB
branch_addr_i[21] => pc_o.DATAB
branch_addr_i[22] => pc_o.DATAB
branch_addr_i[23] => pc_o.DATAB
branch_addr_i[24] => pc_o.DATAB
branch_addr_i[25] => pc_o.DATAB
branch_addr_i[26] => pc_o.DATAB
branch_addr_i[27] => pc_o.DATAB
branch_addr_i[28] => pc_o.DATAB
branch_addr_i[29] => pc_o.DATAB
branch_addr_i[30] => pc_o.DATAB
branch_addr_i[31] => pc_o.DATAB
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[1] => ~NO_FANOUT~
stalled[2] => ~NO_FANOUT~
pc_o[0] <= pc_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[1] <= pc_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[2] <= pc_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[3] <= pc_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[4] <= pc_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[5] <= pc_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[6] <= pc_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[7] <= pc_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[8] <= pc_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[9] <= pc_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[10] <= pc_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[11] <= pc_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[12] <= pc_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[13] <= pc_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[14] <= pc_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[15] <= pc_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[16] <= pc_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[17] <= pc_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[18] <= pc_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[19] <= pc_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[20] <= pc_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[21] <= pc_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[22] <= pc_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[23] <= pc_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[24] <= pc_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[25] <= pc_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[26] <= pc_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[27] <= pc_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[28] <= pc_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[29] <= pc_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[30] <= pc_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[31] <= pc_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ce_o <= ce_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|if_id:u_if_id
clk => inst_o[0]~reg0.CLK
clk => inst_o[1]~reg0.CLK
clk => inst_o[2]~reg0.CLK
clk => inst_o[3]~reg0.CLK
clk => inst_o[4]~reg0.CLK
clk => inst_o[5]~reg0.CLK
clk => inst_o[6]~reg0.CLK
clk => inst_o[7]~reg0.CLK
clk => inst_o[8]~reg0.CLK
clk => inst_o[9]~reg0.CLK
clk => inst_o[10]~reg0.CLK
clk => inst_o[11]~reg0.CLK
clk => inst_o[12]~reg0.CLK
clk => inst_o[13]~reg0.CLK
clk => inst_o[14]~reg0.CLK
clk => inst_o[15]~reg0.CLK
clk => inst_o[16]~reg0.CLK
clk => inst_o[17]~reg0.CLK
clk => inst_o[18]~reg0.CLK
clk => inst_o[19]~reg0.CLK
clk => inst_o[20]~reg0.CLK
clk => inst_o[21]~reg0.CLK
clk => inst_o[22]~reg0.CLK
clk => inst_o[23]~reg0.CLK
clk => inst_o[24]~reg0.CLK
clk => inst_o[25]~reg0.CLK
clk => inst_o[26]~reg0.CLK
clk => inst_o[27]~reg0.CLK
clk => inst_o[28]~reg0.CLK
clk => inst_o[29]~reg0.CLK
clk => inst_o[30]~reg0.CLK
clk => inst_o[31]~reg0.CLK
clk => pc_o[0]~reg0.CLK
clk => pc_o[1]~reg0.CLK
clk => pc_o[2]~reg0.CLK
clk => pc_o[3]~reg0.CLK
clk => pc_o[4]~reg0.CLK
clk => pc_o[5]~reg0.CLK
clk => pc_o[6]~reg0.CLK
clk => pc_o[7]~reg0.CLK
clk => pc_o[8]~reg0.CLK
clk => pc_o[9]~reg0.CLK
clk => pc_o[10]~reg0.CLK
clk => pc_o[11]~reg0.CLK
clk => pc_o[12]~reg0.CLK
clk => pc_o[13]~reg0.CLK
clk => pc_o[14]~reg0.CLK
clk => pc_o[15]~reg0.CLK
clk => pc_o[16]~reg0.CLK
clk => pc_o[17]~reg0.CLK
clk => pc_o[18]~reg0.CLK
clk => pc_o[19]~reg0.CLK
clk => pc_o[20]~reg0.CLK
clk => pc_o[21]~reg0.CLK
clk => pc_o[22]~reg0.CLK
clk => pc_o[23]~reg0.CLK
clk => pc_o[24]~reg0.CLK
clk => pc_o[25]~reg0.CLK
clk => pc_o[26]~reg0.CLK
clk => pc_o[27]~reg0.CLK
clk => pc_o[28]~reg0.CLK
clk => pc_o[29]~reg0.CLK
clk => pc_o[30]~reg0.CLK
clk => pc_o[31]~reg0.CLK
rst => inst_o[0]~reg0.ACLR
rst => inst_o[1]~reg0.ACLR
rst => inst_o[2]~reg0.ACLR
rst => inst_o[3]~reg0.ACLR
rst => inst_o[4]~reg0.ACLR
rst => inst_o[5]~reg0.ACLR
rst => inst_o[6]~reg0.ACLR
rst => inst_o[7]~reg0.ACLR
rst => inst_o[8]~reg0.ACLR
rst => inst_o[9]~reg0.ACLR
rst => inst_o[10]~reg0.ACLR
rst => inst_o[11]~reg0.ACLR
rst => inst_o[12]~reg0.ACLR
rst => inst_o[13]~reg0.ACLR
rst => inst_o[14]~reg0.ACLR
rst => inst_o[15]~reg0.ACLR
rst => inst_o[16]~reg0.ACLR
rst => inst_o[17]~reg0.ACLR
rst => inst_o[18]~reg0.ACLR
rst => inst_o[19]~reg0.ACLR
rst => inst_o[20]~reg0.ACLR
rst => inst_o[21]~reg0.ACLR
rst => inst_o[22]~reg0.ACLR
rst => inst_o[23]~reg0.ACLR
rst => inst_o[24]~reg0.ACLR
rst => inst_o[25]~reg0.ACLR
rst => inst_o[26]~reg0.ACLR
rst => inst_o[27]~reg0.ACLR
rst => inst_o[28]~reg0.ACLR
rst => inst_o[29]~reg0.ACLR
rst => inst_o[30]~reg0.ACLR
rst => inst_o[31]~reg0.ACLR
rst => pc_o[0]~reg0.ACLR
rst => pc_o[1]~reg0.ACLR
rst => pc_o[2]~reg0.ACLR
rst => pc_o[3]~reg0.ACLR
rst => pc_o[4]~reg0.ACLR
rst => pc_o[5]~reg0.ACLR
rst => pc_o[6]~reg0.ACLR
rst => pc_o[7]~reg0.ACLR
rst => pc_o[8]~reg0.ACLR
rst => pc_o[9]~reg0.ACLR
rst => pc_o[10]~reg0.ACLR
rst => pc_o[11]~reg0.ACLR
rst => pc_o[12]~reg0.ACLR
rst => pc_o[13]~reg0.ACLR
rst => pc_o[14]~reg0.ACLR
rst => pc_o[15]~reg0.ACLR
rst => pc_o[16]~reg0.ACLR
rst => pc_o[17]~reg0.ACLR
rst => pc_o[18]~reg0.ACLR
rst => pc_o[19]~reg0.ACLR
rst => pc_o[20]~reg0.ACLR
rst => pc_o[21]~reg0.ACLR
rst => pc_o[22]~reg0.ACLR
rst => pc_o[23]~reg0.ACLR
rst => pc_o[24]~reg0.ACLR
rst => pc_o[25]~reg0.ACLR
rst => pc_o[26]~reg0.ACLR
rst => pc_o[27]~reg0.ACLR
rst => pc_o[28]~reg0.ACLR
rst => pc_o[29]~reg0.ACLR
rst => pc_o[30]~reg0.ACLR
rst => pc_o[31]~reg0.ACLR
pc_i[0] => pc_o.DATAB
pc_i[1] => pc_o.DATAB
pc_i[2] => pc_o.DATAB
pc_i[3] => pc_o.DATAB
pc_i[4] => pc_o.DATAB
pc_i[5] => pc_o.DATAB
pc_i[6] => pc_o.DATAB
pc_i[7] => pc_o.DATAB
pc_i[8] => pc_o.DATAB
pc_i[9] => pc_o.DATAB
pc_i[10] => pc_o.DATAB
pc_i[11] => pc_o.DATAB
pc_i[12] => pc_o.DATAB
pc_i[13] => pc_o.DATAB
pc_i[14] => pc_o.DATAB
pc_i[15] => pc_o.DATAB
pc_i[16] => pc_o.DATAB
pc_i[17] => pc_o.DATAB
pc_i[18] => pc_o.DATAB
pc_i[19] => pc_o.DATAB
pc_i[20] => pc_o.DATAB
pc_i[21] => pc_o.DATAB
pc_i[22] => pc_o.DATAB
pc_i[23] => pc_o.DATAB
pc_i[24] => pc_o.DATAB
pc_i[25] => pc_o.DATAB
pc_i[26] => pc_o.DATAB
pc_i[27] => pc_o.DATAB
pc_i[28] => pc_o.DATAB
pc_i[29] => pc_o.DATAB
pc_i[30] => pc_o.DATAB
pc_i[31] => pc_o.DATAB
inst_i[0] => inst_o.DATAB
inst_i[1] => inst_o.DATAB
inst_i[2] => inst_o.DATAB
inst_i[3] => inst_o.DATAB
inst_i[4] => inst_o.DATAB
inst_i[5] => inst_o.DATAB
inst_i[6] => inst_o.DATAB
inst_i[7] => inst_o.DATAB
inst_i[8] => inst_o.DATAB
inst_i[9] => inst_o.DATAB
inst_i[10] => inst_o.DATAB
inst_i[11] => inst_o.DATAB
inst_i[12] => inst_o.DATAB
inst_i[13] => inst_o.DATAB
inst_i[14] => inst_o.DATAB
inst_i[15] => inst_o.DATAB
inst_i[16] => inst_o.DATAB
inst_i[17] => inst_o.DATAB
inst_i[18] => inst_o.DATAB
inst_i[19] => inst_o.DATAB
inst_i[20] => inst_o.DATAB
inst_i[21] => inst_o.DATAB
inst_i[22] => inst_o.DATAB
inst_i[23] => inst_o.DATAB
inst_i[24] => inst_o.DATAB
inst_i[25] => inst_o.DATAB
inst_i[26] => inst_o.DATAB
inst_i[27] => inst_o.DATAB
inst_i[28] => inst_o.DATAB
inst_i[29] => inst_o.DATAB
inst_i[30] => inst_o.DATAB
inst_i[31] => inst_o.DATAB
ex_branch_flag_i => pc_o.OUTPUTSELECT
ex_branch_flag_i => pc_o.OUTPUTSELECT
ex_branch_flag_i => pc_o.OUTPUTSELECT
ex_branch_flag_i => pc_o.OUTPUTSELECT
ex_branch_flag_i => pc_o.OUTPUTSELECT
ex_branch_flag_i => pc_o.OUTPUTSELECT
ex_branch_flag_i => pc_o.OUTPUTSELECT
ex_branch_flag_i => pc_o.OUTPUTSELECT
ex_branch_flag_i => pc_o.OUTPUTSELECT
ex_branch_flag_i => pc_o.OUTPUTSELECT
ex_branch_flag_i => pc_o.OUTPUTSELECT
ex_branch_flag_i => pc_o.OUTPUTSELECT
ex_branch_flag_i => pc_o.OUTPUTSELECT
ex_branch_flag_i => pc_o.OUTPUTSELECT
ex_branch_flag_i => pc_o.OUTPUTSELECT
ex_branch_flag_i => pc_o.OUTPUTSELECT
ex_branch_flag_i => pc_o.OUTPUTSELECT
ex_branch_flag_i => pc_o.OUTPUTSELECT
ex_branch_flag_i => pc_o.OUTPUTSELECT
ex_branch_flag_i => pc_o.OUTPUTSELECT
ex_branch_flag_i => pc_o.OUTPUTSELECT
ex_branch_flag_i => pc_o.OUTPUTSELECT
ex_branch_flag_i => pc_o.OUTPUTSELECT
ex_branch_flag_i => pc_o.OUTPUTSELECT
ex_branch_flag_i => pc_o.OUTPUTSELECT
ex_branch_flag_i => pc_o.OUTPUTSELECT
ex_branch_flag_i => pc_o.OUTPUTSELECT
ex_branch_flag_i => pc_o.OUTPUTSELECT
ex_branch_flag_i => pc_o.OUTPUTSELECT
ex_branch_flag_i => pc_o.OUTPUTSELECT
ex_branch_flag_i => pc_o.OUTPUTSELECT
ex_branch_flag_i => pc_o.OUTPUTSELECT
ex_branch_flag_i => inst_o.OUTPUTSELECT
ex_branch_flag_i => inst_o.OUTPUTSELECT
ex_branch_flag_i => inst_o.OUTPUTSELECT
ex_branch_flag_i => inst_o.OUTPUTSELECT
ex_branch_flag_i => inst_o.OUTPUTSELECT
ex_branch_flag_i => inst_o.OUTPUTSELECT
ex_branch_flag_i => inst_o.OUTPUTSELECT
ex_branch_flag_i => inst_o.OUTPUTSELECT
ex_branch_flag_i => inst_o.OUTPUTSELECT
ex_branch_flag_i => inst_o.OUTPUTSELECT
ex_branch_flag_i => inst_o.OUTPUTSELECT
ex_branch_flag_i => inst_o.OUTPUTSELECT
ex_branch_flag_i => inst_o.OUTPUTSELECT
ex_branch_flag_i => inst_o.OUTPUTSELECT
ex_branch_flag_i => inst_o.OUTPUTSELECT
ex_branch_flag_i => inst_o.OUTPUTSELECT
ex_branch_flag_i => inst_o.OUTPUTSELECT
ex_branch_flag_i => inst_o.OUTPUTSELECT
ex_branch_flag_i => inst_o.OUTPUTSELECT
ex_branch_flag_i => inst_o.OUTPUTSELECT
ex_branch_flag_i => inst_o.OUTPUTSELECT
ex_branch_flag_i => inst_o.OUTPUTSELECT
ex_branch_flag_i => inst_o.OUTPUTSELECT
ex_branch_flag_i => inst_o.OUTPUTSELECT
ex_branch_flag_i => inst_o.OUTPUTSELECT
ex_branch_flag_i => inst_o.OUTPUTSELECT
ex_branch_flag_i => inst_o.OUTPUTSELECT
ex_branch_flag_i => inst_o.OUTPUTSELECT
ex_branch_flag_i => inst_o.OUTPUTSELECT
ex_branch_flag_i => inst_o.OUTPUTSELECT
ex_branch_flag_i => inst_o.OUTPUTSELECT
ex_branch_flag_i => inst_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => pc_o.OUTPUTSELECT
stalled[0] => inst_o.OUTPUTSELECT
stalled[0] => inst_o.OUTPUTSELECT
stalled[0] => inst_o.OUTPUTSELECT
stalled[0] => inst_o.OUTPUTSELECT
stalled[0] => inst_o.OUTPUTSELECT
stalled[0] => inst_o.OUTPUTSELECT
stalled[0] => inst_o.OUTPUTSELECT
stalled[0] => inst_o.OUTPUTSELECT
stalled[0] => inst_o.OUTPUTSELECT
stalled[0] => inst_o.OUTPUTSELECT
stalled[0] => inst_o.OUTPUTSELECT
stalled[0] => inst_o.OUTPUTSELECT
stalled[0] => inst_o.OUTPUTSELECT
stalled[0] => inst_o.OUTPUTSELECT
stalled[0] => inst_o.OUTPUTSELECT
stalled[0] => inst_o.OUTPUTSELECT
stalled[0] => inst_o.OUTPUTSELECT
stalled[0] => inst_o.OUTPUTSELECT
stalled[0] => inst_o.OUTPUTSELECT
stalled[0] => inst_o.OUTPUTSELECT
stalled[0] => inst_o.OUTPUTSELECT
stalled[0] => inst_o.OUTPUTSELECT
stalled[0] => inst_o.OUTPUTSELECT
stalled[0] => inst_o.OUTPUTSELECT
stalled[0] => inst_o.OUTPUTSELECT
stalled[0] => inst_o.OUTPUTSELECT
stalled[0] => inst_o.OUTPUTSELECT
stalled[0] => inst_o.OUTPUTSELECT
stalled[0] => inst_o.OUTPUTSELECT
stalled[0] => inst_o.OUTPUTSELECT
stalled[0] => inst_o.OUTPUTSELECT
stalled[0] => inst_o.OUTPUTSELECT
stalled[1] => ~NO_FANOUT~
stalled[2] => ~NO_FANOUT~
pc_o[0] <= pc_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[1] <= pc_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[2] <= pc_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[3] <= pc_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[4] <= pc_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[5] <= pc_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[6] <= pc_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[7] <= pc_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[8] <= pc_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[9] <= pc_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[10] <= pc_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[11] <= pc_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[12] <= pc_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[13] <= pc_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[14] <= pc_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[15] <= pc_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[16] <= pc_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[17] <= pc_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[18] <= pc_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[19] <= pc_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[20] <= pc_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[21] <= pc_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[22] <= pc_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[23] <= pc_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[24] <= pc_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[25] <= pc_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[26] <= pc_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[27] <= pc_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[28] <= pc_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[29] <= pc_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[30] <= pc_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_o[31] <= pc_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_o[0] <= inst_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_o[1] <= inst_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_o[2] <= inst_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_o[3] <= inst_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_o[4] <= inst_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_o[5] <= inst_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_o[6] <= inst_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_o[7] <= inst_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_o[8] <= inst_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_o[9] <= inst_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_o[10] <= inst_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_o[11] <= inst_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_o[12] <= inst_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_o[13] <= inst_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_o[14] <= inst_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_o[15] <= inst_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_o[16] <= inst_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_o[17] <= inst_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_o[18] <= inst_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_o[19] <= inst_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_o[20] <= inst_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_o[21] <= inst_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_o[22] <= inst_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_o[23] <= inst_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_o[24] <= inst_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_o[25] <= inst_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_o[26] <= inst_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_o[27] <= inst_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_o[28] <= inst_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_o[29] <= inst_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_o[30] <= inst_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_o[31] <= inst_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|id:u_id
rst => aluop_o.OUTPUTSELECT
rst => aluop_o.OUTPUTSELECT
rst => aluop_o.OUTPUTSELECT
rst => aluop_o.OUTPUTSELECT
rst => aluop_o.OUTPUTSELECT
rst => alusel_o.OUTPUTSELECT
rst => alusel_o.OUTPUTSELECT
rst => alusel_o.OUTPUTSELECT
rst => alusel_o.OUTPUTSELECT
rst => wd_o.OUTPUTSELECT
rst => wd_o.OUTPUTSELECT
rst => wd_o.OUTPUTSELECT
rst => wd_o.OUTPUTSELECT
rst => wd_o.OUTPUTSELECT
rst => wreg_o.OUTPUTSELECT
rst => reg1_read_o.OUTPUTSELECT
rst => reg2_read_o.OUTPUTSELECT
rst => reg1_addr_o.OUTPUTSELECT
rst => reg1_addr_o.OUTPUTSELECT
rst => reg1_addr_o.OUTPUTSELECT
rst => reg1_addr_o.OUTPUTSELECT
rst => reg1_addr_o.OUTPUTSELECT
rst => reg2_addr_o.OUTPUTSELECT
rst => reg2_addr_o.OUTPUTSELECT
rst => reg2_addr_o.OUTPUTSELECT
rst => reg2_addr_o.OUTPUTSELECT
rst => reg2_addr_o.OUTPUTSELECT
rst => imm_1[31].OUTPUTSELECT
rst => imm_1[30].OUTPUTSELECT
rst => imm_1[29].OUTPUTSELECT
rst => imm_1[28].OUTPUTSELECT
rst => imm_1[27].OUTPUTSELECT
rst => imm_1[26].OUTPUTSELECT
rst => imm_1[25].OUTPUTSELECT
rst => imm_1[24].OUTPUTSELECT
rst => imm_1[23].OUTPUTSELECT
rst => imm_1[22].OUTPUTSELECT
rst => imm_1[21].OUTPUTSELECT
rst => imm_1[20].OUTPUTSELECT
rst => imm_1[19].OUTPUTSELECT
rst => imm_1[18].OUTPUTSELECT
rst => imm_1[17].OUTPUTSELECT
rst => imm_1[16].OUTPUTSELECT
rst => imm_1[15].OUTPUTSELECT
rst => imm_1[14].OUTPUTSELECT
rst => imm_1[13].OUTPUTSELECT
rst => imm_1[12].OUTPUTSELECT
rst => imm_1[11].OUTPUTSELECT
rst => imm_1[10].OUTPUTSELECT
rst => imm_1[9].OUTPUTSELECT
rst => imm_1[8].OUTPUTSELECT
rst => imm_1[7].OUTPUTSELECT
rst => imm_1[6].OUTPUTSELECT
rst => imm_1[5].OUTPUTSELECT
rst => imm_1[4].OUTPUTSELECT
rst => imm_1[3].OUTPUTSELECT
rst => imm_1[2].OUTPUTSELECT
rst => imm_1[1].OUTPUTSELECT
rst => imm_1[0].OUTPUTSELECT
rst => imm_2[31].OUTPUTSELECT
rst => imm_2[30].OUTPUTSELECT
rst => imm_2[29].OUTPUTSELECT
rst => imm_2[28].OUTPUTSELECT
rst => imm_2[27].OUTPUTSELECT
rst => imm_2[26].OUTPUTSELECT
rst => imm_2[25].OUTPUTSELECT
rst => imm_2[24].OUTPUTSELECT
rst => imm_2[23].OUTPUTSELECT
rst => imm_2[22].OUTPUTSELECT
rst => imm_2[21].OUTPUTSELECT
rst => imm_2[20].OUTPUTSELECT
rst => imm_2[19].OUTPUTSELECT
rst => imm_2[18].OUTPUTSELECT
rst => imm_2[17].OUTPUTSELECT
rst => imm_2[16].OUTPUTSELECT
rst => imm_2[15].OUTPUTSELECT
rst => imm_2[14].OUTPUTSELECT
rst => imm_2[13].OUTPUTSELECT
rst => imm_2[12].OUTPUTSELECT
rst => imm_2[11].OUTPUTSELECT
rst => imm_2[10].OUTPUTSELECT
rst => imm_2[9].OUTPUTSELECT
rst => imm_2[8].OUTPUTSELECT
rst => imm_2[7].OUTPUTSELECT
rst => imm_2[6].OUTPUTSELECT
rst => imm_2[5].OUTPUTSELECT
rst => imm_2[4].OUTPUTSELECT
rst => imm_2[3].OUTPUTSELECT
rst => imm_2[2].OUTPUTSELECT
rst => imm_2[1].OUTPUTSELECT
rst => imm_2[0].OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => pc_o.OUTPUTSELECT
rst => csr_reg_addr_o.OUTPUTSELECT
rst => csr_reg_addr_o.OUTPUTSELECT
rst => csr_reg_addr_o.OUTPUTSELECT
rst => csr_reg_addr_o.OUTPUTSELECT
rst => csr_reg_addr_o.OUTPUTSELECT
rst => csr_reg_addr_o.OUTPUTSELECT
rst => csr_reg_addr_o.OUTPUTSELECT
rst => csr_reg_addr_o.OUTPUTSELECT
rst => csr_reg_addr_o.OUTPUTSELECT
rst => csr_reg_addr_o.OUTPUTSELECT
rst => csr_reg_addr_o.OUTPUTSELECT
rst => csr_reg_addr_o.OUTPUTSELECT
rst => csr_reg_o.OUTPUTSELECT
rst => csr_reg_o.OUTPUTSELECT
rst => csr_reg_o.OUTPUTSELECT
rst => csr_reg_o.OUTPUTSELECT
rst => csr_reg_o.OUTPUTSELECT
rst => csr_reg_o.OUTPUTSELECT
rst => csr_reg_o.OUTPUTSELECT
rst => csr_reg_o.OUTPUTSELECT
rst => csr_reg_o.OUTPUTSELECT
rst => csr_reg_o.OUTPUTSELECT
rst => csr_reg_o.OUTPUTSELECT
rst => csr_reg_o.OUTPUTSELECT
rst => csr_reg_o.OUTPUTSELECT
rst => csr_reg_o.OUTPUTSELECT
rst => csr_reg_o.OUTPUTSELECT
rst => csr_reg_o.OUTPUTSELECT
rst => csr_reg_o.OUTPUTSELECT
rst => csr_reg_o.OUTPUTSELECT
rst => csr_reg_o.OUTPUTSELECT
rst => csr_reg_o.OUTPUTSELECT
rst => csr_reg_o.OUTPUTSELECT
rst => csr_reg_o.OUTPUTSELECT
rst => csr_reg_o.OUTPUTSELECT
rst => csr_reg_o.OUTPUTSELECT
rst => csr_reg_o.OUTPUTSELECT
rst => csr_reg_o.OUTPUTSELECT
rst => csr_reg_o.OUTPUTSELECT
rst => csr_reg_o.OUTPUTSELECT
rst => csr_reg_o.OUTPUTSELECT
rst => csr_reg_o.OUTPUTSELECT
rst => csr_reg_o.OUTPUTSELECT
rst => csr_reg_o.OUTPUTSELECT
rst => wd_csr_reg_o.OUTPUTSELECT
rst => wd_csr_reg_o.OUTPUTSELECT
rst => wd_csr_reg_o.OUTPUTSELECT
rst => wd_csr_reg_o.OUTPUTSELECT
rst => wd_csr_reg_o.OUTPUTSELECT
rst => wd_csr_reg_o.OUTPUTSELECT
rst => wd_csr_reg_o.OUTPUTSELECT
rst => wd_csr_reg_o.OUTPUTSELECT
rst => wd_csr_reg_o.OUTPUTSELECT
rst => wd_csr_reg_o.OUTPUTSELECT
rst => wd_csr_reg_o.OUTPUTSELECT
rst => wd_csr_reg_o.OUTPUTSELECT
rst => wcsr_reg_o.OUTPUTSELECT
rst => reg2_o.OUTPUTSELECT
rst => reg2_o.OUTPUTSELECT
rst => reg2_o.OUTPUTSELECT
rst => reg2_o.OUTPUTSELECT
rst => reg2_o.OUTPUTSELECT
rst => reg2_o.OUTPUTSELECT
rst => reg2_o.OUTPUTSELECT
rst => reg2_o.OUTPUTSELECT
rst => reg2_o.OUTPUTSELECT
rst => reg2_o.OUTPUTSELECT
rst => reg2_o.OUTPUTSELECT
rst => reg2_o.OUTPUTSELECT
rst => reg2_o.OUTPUTSELECT
rst => reg2_o.OUTPUTSELECT
rst => reg2_o.OUTPUTSELECT
rst => reg2_o.OUTPUTSELECT
rst => reg2_o.OUTPUTSELECT
rst => reg2_o.OUTPUTSELECT
rst => reg2_o.OUTPUTSELECT
rst => reg2_o.OUTPUTSELECT
rst => reg2_o.OUTPUTSELECT
rst => reg2_o.OUTPUTSELECT
rst => reg2_o.OUTPUTSELECT
rst => reg2_o.OUTPUTSELECT
rst => reg2_o.OUTPUTSELECT
rst => reg2_o.OUTPUTSELECT
rst => reg2_o.OUTPUTSELECT
rst => reg2_o.OUTPUTSELECT
rst => reg2_o.OUTPUTSELECT
rst => reg2_o.OUTPUTSELECT
rst => reg2_o.OUTPUTSELECT
rst => reg2_o.OUTPUTSELECT
rst => reg2_loadralate.OUTPUTSELECT
rst => reg1_o.OUTPUTSELECT
rst => reg1_o.OUTPUTSELECT
rst => reg1_o.OUTPUTSELECT
rst => reg1_o.OUTPUTSELECT
rst => reg1_o.OUTPUTSELECT
rst => reg1_o.OUTPUTSELECT
rst => reg1_o.OUTPUTSELECT
rst => reg1_o.OUTPUTSELECT
rst => reg1_o.OUTPUTSELECT
rst => reg1_o.OUTPUTSELECT
rst => reg1_o.OUTPUTSELECT
rst => reg1_o.OUTPUTSELECT
rst => reg1_o.OUTPUTSELECT
rst => reg1_o.OUTPUTSELECT
rst => reg1_o.OUTPUTSELECT
rst => reg1_o.OUTPUTSELECT
rst => reg1_o.OUTPUTSELECT
rst => reg1_o.OUTPUTSELECT
rst => reg1_o.OUTPUTSELECT
rst => reg1_o.OUTPUTSELECT
rst => reg1_o.OUTPUTSELECT
rst => reg1_o.OUTPUTSELECT
rst => reg1_o.OUTPUTSELECT
rst => reg1_o.OUTPUTSELECT
rst => reg1_o.OUTPUTSELECT
rst => reg1_o.OUTPUTSELECT
rst => reg1_o.OUTPUTSELECT
rst => reg1_o.OUTPUTSELECT
rst => reg1_o.OUTPUTSELECT
rst => reg1_o.OUTPUTSELECT
rst => reg1_o.OUTPUTSELECT
rst => reg1_o.OUTPUTSELECT
rst => reg1_loadralate.OUTPUTSELECT
pc_i[0] => Selector30.IN5
pc_i[0] => pc_o.DATAA
pc_i[1] => Selector29.IN5
pc_i[1] => pc_o.DATAA
pc_i[2] => Selector28.IN5
pc_i[2] => pc_o.DATAA
pc_i[3] => Selector27.IN5
pc_i[3] => pc_o.DATAA
pc_i[4] => Selector26.IN5
pc_i[4] => pc_o.DATAA
pc_i[5] => imm_1.DATAB
pc_i[5] => pc_o.DATAA
pc_i[6] => imm_1.DATAB
pc_i[6] => pc_o.DATAA
pc_i[7] => imm_1.DATAB
pc_i[7] => pc_o.DATAA
pc_i[8] => imm_1.DATAB
pc_i[8] => pc_o.DATAA
pc_i[9] => imm_1.DATAB
pc_i[9] => pc_o.DATAA
pc_i[10] => imm_1.DATAB
pc_i[10] => pc_o.DATAA
pc_i[11] => imm_1.DATAB
pc_i[11] => pc_o.DATAA
pc_i[12] => imm_1.DATAB
pc_i[12] => pc_o.DATAA
pc_i[13] => imm_1.DATAB
pc_i[13] => pc_o.DATAA
pc_i[14] => imm_1.DATAB
pc_i[14] => pc_o.DATAA
pc_i[15] => imm_1.DATAB
pc_i[15] => pc_o.DATAA
pc_i[16] => imm_1.DATAB
pc_i[16] => pc_o.DATAA
pc_i[17] => imm_1.DATAB
pc_i[17] => pc_o.DATAA
pc_i[18] => imm_1.DATAB
pc_i[18] => pc_o.DATAA
pc_i[19] => imm_1.DATAB
pc_i[19] => pc_o.DATAA
pc_i[20] => imm_1.DATAB
pc_i[20] => pc_o.DATAA
pc_i[21] => imm_1.DATAB
pc_i[21] => pc_o.DATAA
pc_i[22] => imm_1.DATAB
pc_i[22] => pc_o.DATAA
pc_i[23] => imm_1.DATAB
pc_i[23] => pc_o.DATAA
pc_i[24] => imm_1.DATAB
pc_i[24] => pc_o.DATAA
pc_i[25] => imm_1.DATAB
pc_i[25] => pc_o.DATAA
pc_i[26] => imm_1.DATAB
pc_i[26] => pc_o.DATAA
pc_i[27] => imm_1.DATAB
pc_i[27] => pc_o.DATAA
pc_i[28] => imm_1.DATAB
pc_i[28] => pc_o.DATAA
pc_i[29] => imm_1.DATAB
pc_i[29] => pc_o.DATAA
pc_i[30] => imm_1.DATAB
pc_i[30] => pc_o.DATAA
pc_i[31] => imm_1.DATAB
pc_i[31] => pc_o.DATAA
inst_i[0] => Decoder4.IN6
inst_i[0] => inst_o[0].DATAIN
inst_i[0] => Equal8.IN0
inst_i[1] => Decoder4.IN5
inst_i[1] => inst_o[1].DATAIN
inst_i[1] => Equal8.IN31
inst_i[2] => Decoder4.IN4
inst_i[2] => inst_o[2].DATAIN
inst_i[2] => Equal8.IN30
inst_i[3] => Decoder4.IN3
inst_i[3] => inst_o[3].DATAIN
inst_i[3] => Equal8.IN29
inst_i[4] => Decoder4.IN2
inst_i[4] => inst_o[4].DATAIN
inst_i[4] => Equal8.IN28
inst_i[5] => Decoder4.IN1
inst_i[5] => inst_o[5].DATAIN
inst_i[5] => Equal8.IN27
inst_i[6] => Decoder4.IN0
inst_i[6] => inst_o[6].DATAIN
inst_i[6] => Equal8.IN26
inst_i[7] => wd_o.DATAA
inst_i[7] => Selector5.IN5
inst_i[7] => inst_o[7].DATAIN
inst_i[7] => Equal8.IN25
inst_i[8] => wd_o.DATAA
inst_i[8] => Selector4.IN5
inst_i[8] => inst_o[8].DATAIN
inst_i[8] => Equal8.IN24
inst_i[9] => wd_o.DATAA
inst_i[9] => Selector3.IN5
inst_i[9] => inst_o[9].DATAIN
inst_i[9] => Equal8.IN23
inst_i[10] => wd_o.DATAA
inst_i[10] => Selector2.IN5
inst_i[10] => inst_o[10].DATAIN
inst_i[10] => Equal8.IN22
inst_i[11] => wd_o.DATAA
inst_i[11] => Selector1.IN5
inst_i[11] => inst_o[11].DATAIN
inst_i[11] => Equal8.IN21
inst_i[12] => Decoder1.IN1
inst_i[12] => Mux0.IN10
inst_i[12] => Mux1.IN10
inst_i[12] => Mux2.IN10
inst_i[12] => Mux3.IN10
inst_i[12] => Mux4.IN10
inst_i[12] => Mux5.IN10
inst_i[12] => Decoder2.IN1
inst_i[12] => Decoder3.IN2
inst_i[12] => Selector50.IN5
inst_i[12] => inst_o[12].DATAIN
inst_i[12] => Equal8.IN20
inst_i[13] => Decoder0.IN1
inst_i[13] => Mux0.IN9
inst_i[13] => Mux1.IN9
inst_i[13] => Mux2.IN9
inst_i[13] => Mux3.IN9
inst_i[13] => Mux4.IN9
inst_i[13] => Mux5.IN9
inst_i[13] => Decoder2.IN0
inst_i[13] => Decoder3.IN1
inst_i[13] => Selector49.IN5
inst_i[13] => inst_o[13].DATAIN
inst_i[13] => Equal8.IN19
inst_i[13] => Selector17.IN2
inst_i[13] => Selector18.IN1
inst_i[14] => Decoder0.IN0
inst_i[14] => Decoder1.IN0
inst_i[14] => Mux0.IN8
inst_i[14] => Mux1.IN8
inst_i[14] => Mux2.IN8
inst_i[14] => Mux3.IN8
inst_i[14] => Mux4.IN8
inst_i[14] => Mux5.IN8
inst_i[14] => Decoder3.IN0
inst_i[14] => Selector48.IN5
inst_i[14] => inst_o[14].DATAIN
inst_i[14] => Equal8.IN18
inst_i[15] => imm_1.DATAB
inst_i[15] => Selector47.IN5
inst_i[15] => reg1_addr_o.DATAA
inst_i[15] => Selector10.IN5
inst_i[15] => inst_o[15].DATAIN
inst_i[15] => Equal8.IN17
inst_i[16] => imm_1.DATAB
inst_i[16] => Selector46.IN5
inst_i[16] => reg1_addr_o.DATAA
inst_i[16] => Selector9.IN5
inst_i[16] => inst_o[16].DATAIN
inst_i[16] => Equal8.IN16
inst_i[17] => imm_1.DATAB
inst_i[17] => Selector45.IN5
inst_i[17] => reg1_addr_o.DATAA
inst_i[17] => Selector8.IN5
inst_i[17] => inst_o[17].DATAIN
inst_i[17] => Equal8.IN15
inst_i[18] => imm_1.DATAB
inst_i[18] => Selector44.IN5
inst_i[18] => reg1_addr_o.DATAA
inst_i[18] => Selector7.IN5
inst_i[18] => inst_o[18].DATAIN
inst_i[18] => Equal8.IN14
inst_i[19] => imm_1.DATAB
inst_i[19] => Selector43.IN5
inst_i[19] => reg1_addr_o.DATAA
inst_i[19] => Selector6.IN5
inst_i[19] => inst_o[19].DATAIN
inst_i[19] => Equal8.IN13
inst_i[20] => csr_reg_addr_o.DATAA
inst_i[20] => wd_csr_reg_o.DATAA
inst_i[20] => Selector42.IN5
inst_i[20] => imm_2.DATAB
inst_i[20] => reg2_addr_o.DATAA
inst_i[20] => Selector15.IN5
inst_i[20] => inst_o[20].DATAIN
inst_i[20] => Equal8.IN12
inst_i[21] => csr_reg_addr_o.DATAA
inst_i[21] => wd_csr_reg_o.DATAA
inst_i[21] => Selector41.IN5
inst_i[21] => imm_2.DATAB
inst_i[21] => reg2_addr_o.DATAA
inst_i[21] => Selector14.IN5
inst_i[21] => inst_o[21].DATAIN
inst_i[21] => Equal8.IN11
inst_i[22] => csr_reg_addr_o.DATAA
inst_i[22] => wd_csr_reg_o.DATAA
inst_i[22] => Selector40.IN5
inst_i[22] => imm_2.DATAB
inst_i[22] => reg2_addr_o.DATAA
inst_i[22] => Selector13.IN5
inst_i[22] => inst_o[22].DATAIN
inst_i[22] => Equal8.IN10
inst_i[23] => csr_reg_addr_o.DATAA
inst_i[23] => wd_csr_reg_o.DATAA
inst_i[23] => Selector39.IN5
inst_i[23] => imm_2.DATAB
inst_i[23] => reg2_addr_o.DATAA
inst_i[23] => Selector12.IN5
inst_i[23] => inst_o[23].DATAIN
inst_i[23] => Equal8.IN9
inst_i[24] => csr_reg_addr_o.DATAA
inst_i[24] => wd_csr_reg_o.DATAA
inst_i[24] => Selector38.IN5
inst_i[24] => imm_2.DATAB
inst_i[24] => reg2_addr_o.DATAA
inst_i[24] => Selector11.IN5
inst_i[24] => inst_o[24].DATAIN
inst_i[24] => Equal8.IN8
inst_i[25] => imm_2.DATAA
inst_i[25] => csr_reg_addr_o.DATAA
inst_i[25] => wd_csr_reg_o.DATAA
inst_i[25] => Selector37.IN5
inst_i[25] => inst_o[25].DATAIN
inst_i[25] => Equal8.IN7
inst_i[26] => imm_2.DATAA
inst_i[26] => csr_reg_addr_o.DATAA
inst_i[26] => wd_csr_reg_o.DATAA
inst_i[26] => Selector36.IN5
inst_i[26] => inst_o[26].DATAIN
inst_i[26] => Equal8.IN6
inst_i[27] => imm_2.DATAA
inst_i[27] => csr_reg_addr_o.DATAA
inst_i[27] => wd_csr_reg_o.DATAA
inst_i[27] => Selector35.IN5
inst_i[27] => inst_o[27].DATAIN
inst_i[27] => Equal8.IN5
inst_i[28] => imm_2.DATAA
inst_i[28] => csr_reg_addr_o.DATAA
inst_i[28] => wd_csr_reg_o.DATAA
inst_i[28] => Selector34.IN5
inst_i[28] => inst_o[28].DATAIN
inst_i[28] => Equal8.IN4
inst_i[29] => imm_2.DATAA
inst_i[29] => csr_reg_addr_o.DATAA
inst_i[29] => wd_csr_reg_o.DATAA
inst_i[29] => Selector33.IN5
inst_i[29] => inst_o[29].DATAIN
inst_i[29] => Equal8.IN3
inst_i[30] => imm_2.DATAA
inst_i[30] => csr_reg_addr_o.DATAA
inst_i[30] => wd_csr_reg_o.DATAA
inst_i[30] => Selector32.IN5
inst_i[30] => Mux4.IN7
inst_i[30] => Mux2.IN7
inst_i[30] => inst_o[30].DATAIN
inst_i[30] => Equal8.IN2
inst_i[30] => Mux3.IN7
inst_i[30] => Mux4.IN6
inst_i[30] => Mux5.IN6
inst_i[30] => Mux0.IN7
inst_i[30] => Mux1.IN7
inst_i[30] => Mux5.IN7
inst_i[31] => imm_2.DATAA
inst_i[31] => csr_reg_addr_o.DATAA
inst_i[31] => wd_csr_reg_o.DATAA
inst_i[31] => Selector31.IN5
inst_i[31] => inst_o[31].DATAIN
inst_i[31] => Equal8.IN1
reg1_data_i[0] => reg1_o.DATAB
reg1_data_i[1] => reg1_o.DATAB
reg1_data_i[2] => reg1_o.DATAB
reg1_data_i[3] => reg1_o.DATAB
reg1_data_i[4] => reg1_o.DATAB
reg1_data_i[5] => reg1_o.DATAB
reg1_data_i[6] => reg1_o.DATAB
reg1_data_i[7] => reg1_o.DATAB
reg1_data_i[8] => reg1_o.DATAB
reg1_data_i[9] => reg1_o.DATAB
reg1_data_i[10] => reg1_o.DATAB
reg1_data_i[11] => reg1_o.DATAB
reg1_data_i[12] => reg1_o.DATAB
reg1_data_i[13] => reg1_o.DATAB
reg1_data_i[14] => reg1_o.DATAB
reg1_data_i[15] => reg1_o.DATAB
reg1_data_i[16] => reg1_o.DATAB
reg1_data_i[17] => reg1_o.DATAB
reg1_data_i[18] => reg1_o.DATAB
reg1_data_i[19] => reg1_o.DATAB
reg1_data_i[20] => reg1_o.DATAB
reg1_data_i[21] => reg1_o.DATAB
reg1_data_i[22] => reg1_o.DATAB
reg1_data_i[23] => reg1_o.DATAB
reg1_data_i[24] => reg1_o.DATAB
reg1_data_i[25] => reg1_o.DATAB
reg1_data_i[26] => reg1_o.DATAB
reg1_data_i[27] => reg1_o.DATAB
reg1_data_i[28] => reg1_o.DATAB
reg1_data_i[29] => reg1_o.DATAB
reg1_data_i[30] => reg1_o.DATAB
reg1_data_i[31] => reg1_o.DATAB
reg2_data_i[0] => reg2_o.DATAB
reg2_data_i[1] => reg2_o.DATAB
reg2_data_i[2] => reg2_o.DATAB
reg2_data_i[3] => reg2_o.DATAB
reg2_data_i[4] => reg2_o.DATAB
reg2_data_i[5] => reg2_o.DATAB
reg2_data_i[6] => reg2_o.DATAB
reg2_data_i[7] => reg2_o.DATAB
reg2_data_i[8] => reg2_o.DATAB
reg2_data_i[9] => reg2_o.DATAB
reg2_data_i[10] => reg2_o.DATAB
reg2_data_i[11] => reg2_o.DATAB
reg2_data_i[12] => reg2_o.DATAB
reg2_data_i[13] => reg2_o.DATAB
reg2_data_i[14] => reg2_o.DATAB
reg2_data_i[15] => reg2_o.DATAB
reg2_data_i[16] => reg2_o.DATAB
reg2_data_i[17] => reg2_o.DATAB
reg2_data_i[18] => reg2_o.DATAB
reg2_data_i[19] => reg2_o.DATAB
reg2_data_i[20] => reg2_o.DATAB
reg2_data_i[21] => reg2_o.DATAB
reg2_data_i[22] => reg2_o.DATAB
reg2_data_i[23] => reg2_o.DATAB
reg2_data_i[24] => reg2_o.DATAB
reg2_data_i[25] => reg2_o.DATAB
reg2_data_i[26] => reg2_o.DATAB
reg2_data_i[27] => reg2_o.DATAB
reg2_data_i[28] => reg2_o.DATAB
reg2_data_i[29] => reg2_o.DATAB
reg2_data_i[30] => reg2_o.DATAB
reg2_data_i[31] => reg2_o.DATAB
ex_wreg_i => always1.IN1
ex_wreg_i => always2.IN1
ex_wdata_i[0] => reg1_o.DATAB
ex_wdata_i[0] => reg2_o.DATAB
ex_wdata_i[1] => reg1_o.DATAB
ex_wdata_i[1] => reg2_o.DATAB
ex_wdata_i[2] => reg1_o.DATAB
ex_wdata_i[2] => reg2_o.DATAB
ex_wdata_i[3] => reg1_o.DATAB
ex_wdata_i[3] => reg2_o.DATAB
ex_wdata_i[4] => reg1_o.DATAB
ex_wdata_i[4] => reg2_o.DATAB
ex_wdata_i[5] => reg1_o.DATAB
ex_wdata_i[5] => reg2_o.DATAB
ex_wdata_i[6] => reg1_o.DATAB
ex_wdata_i[6] => reg2_o.DATAB
ex_wdata_i[7] => reg1_o.DATAB
ex_wdata_i[7] => reg2_o.DATAB
ex_wdata_i[8] => reg1_o.DATAB
ex_wdata_i[8] => reg2_o.DATAB
ex_wdata_i[9] => reg1_o.DATAB
ex_wdata_i[9] => reg2_o.DATAB
ex_wdata_i[10] => reg1_o.DATAB
ex_wdata_i[10] => reg2_o.DATAB
ex_wdata_i[11] => reg1_o.DATAB
ex_wdata_i[11] => reg2_o.DATAB
ex_wdata_i[12] => reg1_o.DATAB
ex_wdata_i[12] => reg2_o.DATAB
ex_wdata_i[13] => reg1_o.DATAB
ex_wdata_i[13] => reg2_o.DATAB
ex_wdata_i[14] => reg1_o.DATAB
ex_wdata_i[14] => reg2_o.DATAB
ex_wdata_i[15] => reg1_o.DATAB
ex_wdata_i[15] => reg2_o.DATAB
ex_wdata_i[16] => reg1_o.DATAB
ex_wdata_i[16] => reg2_o.DATAB
ex_wdata_i[17] => reg1_o.DATAB
ex_wdata_i[17] => reg2_o.DATAB
ex_wdata_i[18] => reg1_o.DATAB
ex_wdata_i[18] => reg2_o.DATAB
ex_wdata_i[19] => reg1_o.DATAB
ex_wdata_i[19] => reg2_o.DATAB
ex_wdata_i[20] => reg1_o.DATAB
ex_wdata_i[20] => reg2_o.DATAB
ex_wdata_i[21] => reg1_o.DATAB
ex_wdata_i[21] => reg2_o.DATAB
ex_wdata_i[22] => reg1_o.DATAB
ex_wdata_i[22] => reg2_o.DATAB
ex_wdata_i[23] => reg1_o.DATAB
ex_wdata_i[23] => reg2_o.DATAB
ex_wdata_i[24] => reg1_o.DATAB
ex_wdata_i[24] => reg2_o.DATAB
ex_wdata_i[25] => reg1_o.DATAB
ex_wdata_i[25] => reg2_o.DATAB
ex_wdata_i[26] => reg1_o.DATAB
ex_wdata_i[26] => reg2_o.DATAB
ex_wdata_i[27] => reg1_o.DATAB
ex_wdata_i[27] => reg2_o.DATAB
ex_wdata_i[28] => reg1_o.DATAB
ex_wdata_i[28] => reg2_o.DATAB
ex_wdata_i[29] => reg1_o.DATAB
ex_wdata_i[29] => reg2_o.DATAB
ex_wdata_i[30] => reg1_o.DATAB
ex_wdata_i[30] => reg2_o.DATAB
ex_wdata_i[31] => reg1_o.DATAB
ex_wdata_i[31] => reg2_o.DATAB
ex_wd_i[0] => Equal9.IN4
ex_wd_i[0] => Equal12.IN4
ex_wd_i[1] => Equal9.IN3
ex_wd_i[1] => Equal12.IN3
ex_wd_i[2] => Equal9.IN2
ex_wd_i[2] => Equal12.IN2
ex_wd_i[3] => Equal9.IN1
ex_wd_i[3] => Equal12.IN1
ex_wd_i[4] => Equal9.IN0
ex_wd_i[4] => Equal12.IN0
ex_branch_flag_i => always0.IN1
ex_aluop_i[0] => Equal0.IN4
ex_aluop_i[0] => Equal1.IN2
ex_aluop_i[0] => Equal2.IN4
ex_aluop_i[0] => Equal3.IN3
ex_aluop_i[0] => Equal4.IN4
ex_aluop_i[0] => Equal5.IN2
ex_aluop_i[0] => Equal6.IN4
ex_aluop_i[0] => Equal7.IN3
ex_aluop_i[1] => Equal0.IN3
ex_aluop_i[1] => Equal1.IN4
ex_aluop_i[1] => Equal2.IN2
ex_aluop_i[1] => Equal3.IN2
ex_aluop_i[1] => Equal4.IN3
ex_aluop_i[1] => Equal5.IN4
ex_aluop_i[1] => Equal6.IN2
ex_aluop_i[1] => Equal7.IN2
ex_aluop_i[2] => Equal0.IN1
ex_aluop_i[2] => Equal1.IN1
ex_aluop_i[2] => Equal2.IN1
ex_aluop_i[2] => Equal3.IN1
ex_aluop_i[2] => Equal4.IN2
ex_aluop_i[2] => Equal5.IN3
ex_aluop_i[2] => Equal6.IN3
ex_aluop_i[2] => Equal7.IN4
ex_aluop_i[3] => Equal0.IN2
ex_aluop_i[3] => Equal1.IN3
ex_aluop_i[3] => Equal2.IN3
ex_aluop_i[3] => Equal3.IN4
ex_aluop_i[3] => Equal4.IN1
ex_aluop_i[3] => Equal5.IN1
ex_aluop_i[3] => Equal6.IN1
ex_aluop_i[3] => Equal7.IN1
ex_aluop_i[4] => Equal0.IN0
ex_aluop_i[4] => Equal1.IN0
ex_aluop_i[4] => Equal2.IN0
ex_aluop_i[4] => Equal3.IN0
ex_aluop_i[4] => Equal4.IN0
ex_aluop_i[4] => Equal5.IN0
ex_aluop_i[4] => Equal6.IN0
ex_aluop_i[4] => Equal7.IN0
mem_wreg_i => always1.IN1
mem_wreg_i => always2.IN1
mem_wdata_i[0] => reg1_o.DATAB
mem_wdata_i[0] => reg2_o.DATAB
mem_wdata_i[1] => reg1_o.DATAB
mem_wdata_i[1] => reg2_o.DATAB
mem_wdata_i[2] => reg1_o.DATAB
mem_wdata_i[2] => reg2_o.DATAB
mem_wdata_i[3] => reg1_o.DATAB
mem_wdata_i[3] => reg2_o.DATAB
mem_wdata_i[4] => reg1_o.DATAB
mem_wdata_i[4] => reg2_o.DATAB
mem_wdata_i[5] => reg1_o.DATAB
mem_wdata_i[5] => reg2_o.DATAB
mem_wdata_i[6] => reg1_o.DATAB
mem_wdata_i[6] => reg2_o.DATAB
mem_wdata_i[7] => reg1_o.DATAB
mem_wdata_i[7] => reg2_o.DATAB
mem_wdata_i[8] => reg1_o.DATAB
mem_wdata_i[8] => reg2_o.DATAB
mem_wdata_i[9] => reg1_o.DATAB
mem_wdata_i[9] => reg2_o.DATAB
mem_wdata_i[10] => reg1_o.DATAB
mem_wdata_i[10] => reg2_o.DATAB
mem_wdata_i[11] => reg1_o.DATAB
mem_wdata_i[11] => reg2_o.DATAB
mem_wdata_i[12] => reg1_o.DATAB
mem_wdata_i[12] => reg2_o.DATAB
mem_wdata_i[13] => reg1_o.DATAB
mem_wdata_i[13] => reg2_o.DATAB
mem_wdata_i[14] => reg1_o.DATAB
mem_wdata_i[14] => reg2_o.DATAB
mem_wdata_i[15] => reg1_o.DATAB
mem_wdata_i[15] => reg2_o.DATAB
mem_wdata_i[16] => reg1_o.DATAB
mem_wdata_i[16] => reg2_o.DATAB
mem_wdata_i[17] => reg1_o.DATAB
mem_wdata_i[17] => reg2_o.DATAB
mem_wdata_i[18] => reg1_o.DATAB
mem_wdata_i[18] => reg2_o.DATAB
mem_wdata_i[19] => reg1_o.DATAB
mem_wdata_i[19] => reg2_o.DATAB
mem_wdata_i[20] => reg1_o.DATAB
mem_wdata_i[20] => reg2_o.DATAB
mem_wdata_i[21] => reg1_o.DATAB
mem_wdata_i[21] => reg2_o.DATAB
mem_wdata_i[22] => reg1_o.DATAB
mem_wdata_i[22] => reg2_o.DATAB
mem_wdata_i[23] => reg1_o.DATAB
mem_wdata_i[23] => reg2_o.DATAB
mem_wdata_i[24] => reg1_o.DATAB
mem_wdata_i[24] => reg2_o.DATAB
mem_wdata_i[25] => reg1_o.DATAB
mem_wdata_i[25] => reg2_o.DATAB
mem_wdata_i[26] => reg1_o.DATAB
mem_wdata_i[26] => reg2_o.DATAB
mem_wdata_i[27] => reg1_o.DATAB
mem_wdata_i[27] => reg2_o.DATAB
mem_wdata_i[28] => reg1_o.DATAB
mem_wdata_i[28] => reg2_o.DATAB
mem_wdata_i[29] => reg1_o.DATAB
mem_wdata_i[29] => reg2_o.DATAB
mem_wdata_i[30] => reg1_o.DATAB
mem_wdata_i[30] => reg2_o.DATAB
mem_wdata_i[31] => reg1_o.DATAB
mem_wdata_i[31] => reg2_o.DATAB
mem_wd_i[0] => Equal11.IN4
mem_wd_i[0] => Equal14.IN4
mem_wd_i[1] => Equal11.IN3
mem_wd_i[1] => Equal14.IN3
mem_wd_i[2] => Equal11.IN2
mem_wd_i[2] => Equal14.IN2
mem_wd_i[3] => Equal11.IN1
mem_wd_i[3] => Equal14.IN1
mem_wd_i[4] => Equal11.IN0
mem_wd_i[4] => Equal14.IN0
csr_reg_data_i[0] => csr_reg_o.DATAA
csr_reg_data_i[1] => csr_reg_o.DATAA
csr_reg_data_i[2] => csr_reg_o.DATAA
csr_reg_data_i[3] => csr_reg_o.DATAA
csr_reg_data_i[4] => csr_reg_o.DATAA
csr_reg_data_i[5] => csr_reg_o.DATAA
csr_reg_data_i[6] => csr_reg_o.DATAA
csr_reg_data_i[7] => csr_reg_o.DATAA
csr_reg_data_i[8] => csr_reg_o.DATAA
csr_reg_data_i[9] => csr_reg_o.DATAA
csr_reg_data_i[10] => csr_reg_o.DATAA
csr_reg_data_i[11] => csr_reg_o.DATAA
csr_reg_data_i[12] => csr_reg_o.DATAA
csr_reg_data_i[13] => csr_reg_o.DATAA
csr_reg_data_i[14] => csr_reg_o.DATAA
csr_reg_data_i[15] => csr_reg_o.DATAA
csr_reg_data_i[16] => csr_reg_o.DATAA
csr_reg_data_i[17] => csr_reg_o.DATAA
csr_reg_data_i[18] => csr_reg_o.DATAA
csr_reg_data_i[19] => csr_reg_o.DATAA
csr_reg_data_i[20] => csr_reg_o.DATAA
csr_reg_data_i[21] => csr_reg_o.DATAA
csr_reg_data_i[22] => csr_reg_o.DATAA
csr_reg_data_i[23] => csr_reg_o.DATAA
csr_reg_data_i[24] => csr_reg_o.DATAA
csr_reg_data_i[25] => csr_reg_o.DATAA
csr_reg_data_i[26] => csr_reg_o.DATAA
csr_reg_data_i[27] => csr_reg_o.DATAA
csr_reg_data_i[28] => csr_reg_o.DATAA
csr_reg_data_i[29] => csr_reg_o.DATAA
csr_reg_data_i[30] => csr_reg_o.DATAA
csr_reg_data_i[31] => csr_reg_o.DATAA
csr_reg_addr_o[0] <= csr_reg_addr_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_addr_o[1] <= csr_reg_addr_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_addr_o[2] <= csr_reg_addr_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_addr_o[3] <= csr_reg_addr_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_addr_o[4] <= csr_reg_addr_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_addr_o[5] <= csr_reg_addr_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_addr_o[6] <= csr_reg_addr_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_addr_o[7] <= csr_reg_addr_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_addr_o[8] <= csr_reg_addr_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_addr_o[9] <= csr_reg_addr_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_addr_o[10] <= csr_reg_addr_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_addr_o[11] <= csr_reg_addr_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_addr_o[12] <= <GND>
csr_reg_addr_o[13] <= <GND>
csr_reg_addr_o[14] <= <GND>
csr_reg_addr_o[15] <= <GND>
csr_reg_addr_o[16] <= <GND>
csr_reg_addr_o[17] <= <GND>
csr_reg_addr_o[18] <= <GND>
csr_reg_addr_o[19] <= <GND>
csr_reg_addr_o[20] <= <GND>
csr_reg_addr_o[21] <= <GND>
csr_reg_addr_o[22] <= <GND>
csr_reg_addr_o[23] <= <GND>
csr_reg_addr_o[24] <= <GND>
csr_reg_addr_o[25] <= <GND>
csr_reg_addr_o[26] <= <GND>
csr_reg_addr_o[27] <= <GND>
csr_reg_addr_o[28] <= <GND>
csr_reg_addr_o[29] <= <GND>
csr_reg_addr_o[30] <= <GND>
csr_reg_addr_o[31] <= <GND>
reg1_read_o <= reg1_read_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_read_o <= reg2_read_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_addr_o[0] <= reg1_addr_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_addr_o[1] <= reg1_addr_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_addr_o[2] <= reg1_addr_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_addr_o[3] <= reg1_addr_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_addr_o[4] <= reg1_addr_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_addr_o[0] <= reg2_addr_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_addr_o[1] <= reg2_addr_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_addr_o[2] <= reg2_addr_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_addr_o[3] <= reg2_addr_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_addr_o[4] <= reg2_addr_o.DB_MAX_OUTPUT_PORT_TYPE
stallreq <= stallreq.DB_MAX_OUTPUT_PORT_TYPE
pc_o[0] <= pc_o.DB_MAX_OUTPUT_PORT_TYPE
pc_o[1] <= pc_o.DB_MAX_OUTPUT_PORT_TYPE
pc_o[2] <= pc_o.DB_MAX_OUTPUT_PORT_TYPE
pc_o[3] <= pc_o.DB_MAX_OUTPUT_PORT_TYPE
pc_o[4] <= pc_o.DB_MAX_OUTPUT_PORT_TYPE
pc_o[5] <= pc_o.DB_MAX_OUTPUT_PORT_TYPE
pc_o[6] <= pc_o.DB_MAX_OUTPUT_PORT_TYPE
pc_o[7] <= pc_o.DB_MAX_OUTPUT_PORT_TYPE
pc_o[8] <= pc_o.DB_MAX_OUTPUT_PORT_TYPE
pc_o[9] <= pc_o.DB_MAX_OUTPUT_PORT_TYPE
pc_o[10] <= pc_o.DB_MAX_OUTPUT_PORT_TYPE
pc_o[11] <= pc_o.DB_MAX_OUTPUT_PORT_TYPE
pc_o[12] <= pc_o.DB_MAX_OUTPUT_PORT_TYPE
pc_o[13] <= pc_o.DB_MAX_OUTPUT_PORT_TYPE
pc_o[14] <= pc_o.DB_MAX_OUTPUT_PORT_TYPE
pc_o[15] <= pc_o.DB_MAX_OUTPUT_PORT_TYPE
pc_o[16] <= pc_o.DB_MAX_OUTPUT_PORT_TYPE
pc_o[17] <= pc_o.DB_MAX_OUTPUT_PORT_TYPE
pc_o[18] <= pc_o.DB_MAX_OUTPUT_PORT_TYPE
pc_o[19] <= pc_o.DB_MAX_OUTPUT_PORT_TYPE
pc_o[20] <= pc_o.DB_MAX_OUTPUT_PORT_TYPE
pc_o[21] <= pc_o.DB_MAX_OUTPUT_PORT_TYPE
pc_o[22] <= pc_o.DB_MAX_OUTPUT_PORT_TYPE
pc_o[23] <= pc_o.DB_MAX_OUTPUT_PORT_TYPE
pc_o[24] <= pc_o.DB_MAX_OUTPUT_PORT_TYPE
pc_o[25] <= pc_o.DB_MAX_OUTPUT_PORT_TYPE
pc_o[26] <= pc_o.DB_MAX_OUTPUT_PORT_TYPE
pc_o[27] <= pc_o.DB_MAX_OUTPUT_PORT_TYPE
pc_o[28] <= pc_o.DB_MAX_OUTPUT_PORT_TYPE
pc_o[29] <= pc_o.DB_MAX_OUTPUT_PORT_TYPE
pc_o[30] <= pc_o.DB_MAX_OUTPUT_PORT_TYPE
pc_o[31] <= pc_o.DB_MAX_OUTPUT_PORT_TYPE
inst_o[0] <= inst_i[0].DB_MAX_OUTPUT_PORT_TYPE
inst_o[1] <= inst_i[1].DB_MAX_OUTPUT_PORT_TYPE
inst_o[2] <= inst_i[2].DB_MAX_OUTPUT_PORT_TYPE
inst_o[3] <= inst_i[3].DB_MAX_OUTPUT_PORT_TYPE
inst_o[4] <= inst_i[4].DB_MAX_OUTPUT_PORT_TYPE
inst_o[5] <= inst_i[5].DB_MAX_OUTPUT_PORT_TYPE
inst_o[6] <= inst_i[6].DB_MAX_OUTPUT_PORT_TYPE
inst_o[7] <= inst_i[7].DB_MAX_OUTPUT_PORT_TYPE
inst_o[8] <= inst_i[8].DB_MAX_OUTPUT_PORT_TYPE
inst_o[9] <= inst_i[9].DB_MAX_OUTPUT_PORT_TYPE
inst_o[10] <= inst_i[10].DB_MAX_OUTPUT_PORT_TYPE
inst_o[11] <= inst_i[11].DB_MAX_OUTPUT_PORT_TYPE
inst_o[12] <= inst_i[12].DB_MAX_OUTPUT_PORT_TYPE
inst_o[13] <= inst_i[13].DB_MAX_OUTPUT_PORT_TYPE
inst_o[14] <= inst_i[14].DB_MAX_OUTPUT_PORT_TYPE
inst_o[15] <= inst_i[15].DB_MAX_OUTPUT_PORT_TYPE
inst_o[16] <= inst_i[16].DB_MAX_OUTPUT_PORT_TYPE
inst_o[17] <= inst_i[17].DB_MAX_OUTPUT_PORT_TYPE
inst_o[18] <= inst_i[18].DB_MAX_OUTPUT_PORT_TYPE
inst_o[19] <= inst_i[19].DB_MAX_OUTPUT_PORT_TYPE
inst_o[20] <= inst_i[20].DB_MAX_OUTPUT_PORT_TYPE
inst_o[21] <= inst_i[21].DB_MAX_OUTPUT_PORT_TYPE
inst_o[22] <= inst_i[22].DB_MAX_OUTPUT_PORT_TYPE
inst_o[23] <= inst_i[23].DB_MAX_OUTPUT_PORT_TYPE
inst_o[24] <= inst_i[24].DB_MAX_OUTPUT_PORT_TYPE
inst_o[25] <= inst_i[25].DB_MAX_OUTPUT_PORT_TYPE
inst_o[26] <= inst_i[26].DB_MAX_OUTPUT_PORT_TYPE
inst_o[27] <= inst_i[27].DB_MAX_OUTPUT_PORT_TYPE
inst_o[28] <= inst_i[28].DB_MAX_OUTPUT_PORT_TYPE
inst_o[29] <= inst_i[29].DB_MAX_OUTPUT_PORT_TYPE
inst_o[30] <= inst_i[30].DB_MAX_OUTPUT_PORT_TYPE
inst_o[31] <= inst_i[31].DB_MAX_OUTPUT_PORT_TYPE
aluop_o[0] <= aluop_o.DB_MAX_OUTPUT_PORT_TYPE
aluop_o[1] <= aluop_o.DB_MAX_OUTPUT_PORT_TYPE
aluop_o[2] <= aluop_o.DB_MAX_OUTPUT_PORT_TYPE
aluop_o[3] <= aluop_o.DB_MAX_OUTPUT_PORT_TYPE
aluop_o[4] <= aluop_o.DB_MAX_OUTPUT_PORT_TYPE
alusel_o[0] <= alusel_o.DB_MAX_OUTPUT_PORT_TYPE
alusel_o[1] <= alusel_o.DB_MAX_OUTPUT_PORT_TYPE
alusel_o[2] <= alusel_o.DB_MAX_OUTPUT_PORT_TYPE
alusel_o[3] <= alusel_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[0] <= reg1_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[1] <= reg1_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[2] <= reg1_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[3] <= reg1_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[4] <= reg1_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[5] <= reg1_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[6] <= reg1_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[7] <= reg1_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[8] <= reg1_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[9] <= reg1_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[10] <= reg1_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[11] <= reg1_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[12] <= reg1_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[13] <= reg1_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[14] <= reg1_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[15] <= reg1_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[16] <= reg1_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[17] <= reg1_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[18] <= reg1_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[19] <= reg1_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[20] <= reg1_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[21] <= reg1_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[22] <= reg1_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[23] <= reg1_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[24] <= reg1_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[25] <= reg1_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[26] <= reg1_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[27] <= reg1_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[28] <= reg1_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[29] <= reg1_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[30] <= reg1_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[31] <= reg1_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[0] <= reg2_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[1] <= reg2_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[2] <= reg2_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[3] <= reg2_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[4] <= reg2_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[5] <= reg2_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[6] <= reg2_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[7] <= reg2_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[8] <= reg2_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[9] <= reg2_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[10] <= reg2_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[11] <= reg2_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[12] <= reg2_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[13] <= reg2_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[14] <= reg2_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[15] <= reg2_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[16] <= reg2_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[17] <= reg2_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[18] <= reg2_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[19] <= reg2_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[20] <= reg2_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[21] <= reg2_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[22] <= reg2_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[23] <= reg2_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[24] <= reg2_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[25] <= reg2_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[26] <= reg2_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[27] <= reg2_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[28] <= reg2_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[29] <= reg2_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[30] <= reg2_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[31] <= reg2_o.DB_MAX_OUTPUT_PORT_TYPE
wd_o[0] <= wd_o.DB_MAX_OUTPUT_PORT_TYPE
wd_o[1] <= wd_o.DB_MAX_OUTPUT_PORT_TYPE
wd_o[2] <= wd_o.DB_MAX_OUTPUT_PORT_TYPE
wd_o[3] <= wd_o.DB_MAX_OUTPUT_PORT_TYPE
wd_o[4] <= wd_o.DB_MAX_OUTPUT_PORT_TYPE
wreg_o <= wreg_o.DB_MAX_OUTPUT_PORT_TYPE
wcsr_reg_o <= wcsr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_o[0] <= csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_o[1] <= csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_o[2] <= csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_o[3] <= csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_o[4] <= csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_o[5] <= csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_o[6] <= csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_o[7] <= csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_o[8] <= csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_o[9] <= csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_o[10] <= csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_o[11] <= csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_o[12] <= csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_o[13] <= csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_o[14] <= csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_o[15] <= csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_o[16] <= csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_o[17] <= csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_o[18] <= csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_o[19] <= csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_o[20] <= csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_o[21] <= csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_o[22] <= csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_o[23] <= csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_o[24] <= csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_o[25] <= csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_o[26] <= csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_o[27] <= csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_o[28] <= csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_o[29] <= csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_o[30] <= csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
csr_reg_o[31] <= csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[0] <= wd_csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[1] <= wd_csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[2] <= wd_csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[3] <= wd_csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[4] <= wd_csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[5] <= wd_csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[6] <= wd_csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[7] <= wd_csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[8] <= wd_csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[9] <= wd_csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[10] <= wd_csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[11] <= wd_csr_reg_o.DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[12] <= <GND>
wd_csr_reg_o[13] <= <GND>
wd_csr_reg_o[14] <= <GND>
wd_csr_reg_o[15] <= <GND>
wd_csr_reg_o[16] <= <GND>
wd_csr_reg_o[17] <= <GND>
wd_csr_reg_o[18] <= <GND>
wd_csr_reg_o[19] <= <GND>
wd_csr_reg_o[20] <= <GND>
wd_csr_reg_o[21] <= <GND>
wd_csr_reg_o[22] <= <GND>
wd_csr_reg_o[23] <= <GND>
wd_csr_reg_o[24] <= <GND>
wd_csr_reg_o[25] <= <GND>
wd_csr_reg_o[26] <= <GND>
wd_csr_reg_o[27] <= <GND>
wd_csr_reg_o[28] <= <GND>
wd_csr_reg_o[29] <= <GND>
wd_csr_reg_o[30] <= <GND>
wd_csr_reg_o[31] <= <GND>


|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|regsfile:u_regsfile
clk => regs.we_a.CLK
clk => regs.waddr_a[4].CLK
clk => regs.waddr_a[3].CLK
clk => regs.waddr_a[2].CLK
clk => regs.waddr_a[1].CLK
clk => regs.waddr_a[0].CLK
clk => regs.data_a[31].CLK
clk => regs.data_a[30].CLK
clk => regs.data_a[29].CLK
clk => regs.data_a[28].CLK
clk => regs.data_a[27].CLK
clk => regs.data_a[26].CLK
clk => regs.data_a[25].CLK
clk => regs.data_a[24].CLK
clk => regs.data_a[23].CLK
clk => regs.data_a[22].CLK
clk => regs.data_a[21].CLK
clk => regs.data_a[20].CLK
clk => regs.data_a[19].CLK
clk => regs.data_a[18].CLK
clk => regs.data_a[17].CLK
clk => regs.data_a[16].CLK
clk => regs.data_a[15].CLK
clk => regs.data_a[14].CLK
clk => regs.data_a[13].CLK
clk => regs.data_a[12].CLK
clk => regs.data_a[11].CLK
clk => regs.data_a[10].CLK
clk => regs.data_a[9].CLK
clk => regs.data_a[8].CLK
clk => regs.data_a[7].CLK
clk => regs.data_a[6].CLK
clk => regs.data_a[5].CLK
clk => regs.data_a[4].CLK
clk => regs.data_a[3].CLK
clk => regs.data_a[2].CLK
clk => regs.data_a[1].CLK
clk => regs.data_a[0].CLK
clk => led_o[0]~reg0.CLK
clk => led_o[1]~reg0.CLK
clk => led_o[2]~reg0.CLK
clk => led_o[3]~reg0.CLK
clk => led_o[4]~reg0.CLK
clk => led_o[5]~reg0.CLK
clk => regs.CLK0
rst => regs.OUTPUTSELECT
rst => rdata1_o.OUTPUTSELECT
rst => rdata1_o.OUTPUTSELECT
rst => rdata1_o.OUTPUTSELECT
rst => rdata1_o.OUTPUTSELECT
rst => rdata1_o.OUTPUTSELECT
rst => rdata1_o.OUTPUTSELECT
rst => rdata1_o.OUTPUTSELECT
rst => rdata1_o.OUTPUTSELECT
rst => rdata1_o.OUTPUTSELECT
rst => rdata1_o.OUTPUTSELECT
rst => rdata1_o.OUTPUTSELECT
rst => rdata1_o.OUTPUTSELECT
rst => rdata1_o.OUTPUTSELECT
rst => rdata1_o.OUTPUTSELECT
rst => rdata1_o.OUTPUTSELECT
rst => rdata1_o.OUTPUTSELECT
rst => rdata1_o.OUTPUTSELECT
rst => rdata1_o.OUTPUTSELECT
rst => rdata1_o.OUTPUTSELECT
rst => rdata1_o.OUTPUTSELECT
rst => rdata1_o.OUTPUTSELECT
rst => rdata1_o.OUTPUTSELECT
rst => rdata1_o.OUTPUTSELECT
rst => rdata1_o.OUTPUTSELECT
rst => rdata1_o.OUTPUTSELECT
rst => rdata1_o.OUTPUTSELECT
rst => rdata1_o.OUTPUTSELECT
rst => rdata1_o.OUTPUTSELECT
rst => rdata1_o.OUTPUTSELECT
rst => rdata1_o.OUTPUTSELECT
rst => rdata1_o.OUTPUTSELECT
rst => rdata1_o.OUTPUTSELECT
rst => led_o[0]~reg0.ACLR
rst => led_o[1]~reg0.ACLR
rst => led_o[2]~reg0.ACLR
rst => led_o[3]~reg0.ACLR
rst => led_o[4]~reg0.ACLR
rst => led_o[5]~reg0.ACLR
rst => rdata2_o.OUTPUTSELECT
rst => rdata2_o.OUTPUTSELECT
rst => rdata2_o.OUTPUTSELECT
rst => rdata2_o.OUTPUTSELECT
rst => rdata2_o.OUTPUTSELECT
rst => rdata2_o.OUTPUTSELECT
rst => rdata2_o.OUTPUTSELECT
rst => rdata2_o.OUTPUTSELECT
rst => rdata2_o.OUTPUTSELECT
rst => rdata2_o.OUTPUTSELECT
rst => rdata2_o.OUTPUTSELECT
rst => rdata2_o.OUTPUTSELECT
rst => rdata2_o.OUTPUTSELECT
rst => rdata2_o.OUTPUTSELECT
rst => rdata2_o.OUTPUTSELECT
rst => rdata2_o.OUTPUTSELECT
rst => rdata2_o.OUTPUTSELECT
rst => rdata2_o.OUTPUTSELECT
rst => rdata2_o.OUTPUTSELECT
rst => rdata2_o.OUTPUTSELECT
rst => rdata2_o.OUTPUTSELECT
rst => rdata2_o.OUTPUTSELECT
rst => rdata2_o.OUTPUTSELECT
rst => rdata2_o.OUTPUTSELECT
rst => rdata2_o.OUTPUTSELECT
rst => rdata2_o.OUTPUTSELECT
rst => rdata2_o.OUTPUTSELECT
rst => rdata2_o.OUTPUTSELECT
rst => rdata2_o.OUTPUTSELECT
rst => rdata2_o.OUTPUTSELECT
rst => rdata2_o.OUTPUTSELECT
rst => rdata2_o.OUTPUTSELECT
we_i => always1.IN1
we_i => always2.IN1
we_i => always3.IN1
waddr_i[0] => Equal3.IN4
waddr_i[0] => Equal5.IN4
waddr_i[0] => regs.waddr_a[0].DATAIN
waddr_i[0] => Equal0.IN3
waddr_i[0] => Equal1.IN4
waddr_i[0] => regs.WADDR
waddr_i[1] => Equal3.IN3
waddr_i[1] => Equal5.IN3
waddr_i[1] => regs.waddr_a[1].DATAIN
waddr_i[1] => Equal0.IN2
waddr_i[1] => Equal1.IN3
waddr_i[1] => regs.WADDR1
waddr_i[2] => Equal3.IN2
waddr_i[2] => Equal5.IN2
waddr_i[2] => regs.waddr_a[2].DATAIN
waddr_i[2] => Equal0.IN4
waddr_i[2] => Equal1.IN2
waddr_i[2] => regs.WADDR2
waddr_i[3] => Equal3.IN1
waddr_i[3] => Equal5.IN1
waddr_i[3] => regs.waddr_a[3].DATAIN
waddr_i[3] => Equal0.IN1
waddr_i[3] => Equal1.IN1
waddr_i[3] => regs.WADDR3
waddr_i[4] => Equal3.IN0
waddr_i[4] => Equal5.IN0
waddr_i[4] => regs.waddr_a[4].DATAIN
waddr_i[4] => Equal0.IN0
waddr_i[4] => Equal1.IN0
waddr_i[4] => regs.WADDR4
wdata_i[0] => always0.IN1
wdata_i[0] => rdata1_o.DATAB
wdata_i[0] => rdata2_o.DATAB
wdata_i[0] => regs.data_a[0].DATAIN
wdata_i[0] => regs.DATAIN
wdata_i[1] => rdata1_o.DATAB
wdata_i[1] => rdata2_o.DATAB
wdata_i[1] => regs.data_a[1].DATAIN
wdata_i[1] => regs.DATAIN1
wdata_i[2] => rdata1_o.DATAB
wdata_i[2] => rdata2_o.DATAB
wdata_i[2] => regs.data_a[2].DATAIN
wdata_i[2] => regs.DATAIN2
wdata_i[3] => rdata1_o.DATAB
wdata_i[3] => rdata2_o.DATAB
wdata_i[3] => regs.data_a[3].DATAIN
wdata_i[3] => regs.DATAIN3
wdata_i[4] => rdata1_o.DATAB
wdata_i[4] => rdata2_o.DATAB
wdata_i[4] => regs.data_a[4].DATAIN
wdata_i[4] => regs.DATAIN4
wdata_i[5] => rdata1_o.DATAB
wdata_i[5] => rdata2_o.DATAB
wdata_i[5] => regs.data_a[5].DATAIN
wdata_i[5] => regs.DATAIN5
wdata_i[6] => rdata1_o.DATAB
wdata_i[6] => rdata2_o.DATAB
wdata_i[6] => regs.data_a[6].DATAIN
wdata_i[6] => regs.DATAIN6
wdata_i[7] => rdata1_o.DATAB
wdata_i[7] => rdata2_o.DATAB
wdata_i[7] => regs.data_a[7].DATAIN
wdata_i[7] => regs.DATAIN7
wdata_i[8] => rdata1_o.DATAB
wdata_i[8] => rdata2_o.DATAB
wdata_i[8] => regs.data_a[8].DATAIN
wdata_i[8] => regs.DATAIN8
wdata_i[9] => rdata1_o.DATAB
wdata_i[9] => rdata2_o.DATAB
wdata_i[9] => regs.data_a[9].DATAIN
wdata_i[9] => regs.DATAIN9
wdata_i[10] => rdata1_o.DATAB
wdata_i[10] => rdata2_o.DATAB
wdata_i[10] => regs.data_a[10].DATAIN
wdata_i[10] => regs.DATAIN10
wdata_i[11] => rdata1_o.DATAB
wdata_i[11] => rdata2_o.DATAB
wdata_i[11] => regs.data_a[11].DATAIN
wdata_i[11] => regs.DATAIN11
wdata_i[12] => rdata1_o.DATAB
wdata_i[12] => rdata2_o.DATAB
wdata_i[12] => regs.data_a[12].DATAIN
wdata_i[12] => regs.DATAIN12
wdata_i[13] => rdata1_o.DATAB
wdata_i[13] => rdata2_o.DATAB
wdata_i[13] => regs.data_a[13].DATAIN
wdata_i[13] => regs.DATAIN13
wdata_i[14] => rdata1_o.DATAB
wdata_i[14] => rdata2_o.DATAB
wdata_i[14] => regs.data_a[14].DATAIN
wdata_i[14] => regs.DATAIN14
wdata_i[15] => rdata1_o.DATAB
wdata_i[15] => rdata2_o.DATAB
wdata_i[15] => regs.data_a[15].DATAIN
wdata_i[15] => regs.DATAIN15
wdata_i[16] => rdata1_o.DATAB
wdata_i[16] => rdata2_o.DATAB
wdata_i[16] => regs.data_a[16].DATAIN
wdata_i[16] => regs.DATAIN16
wdata_i[17] => rdata1_o.DATAB
wdata_i[17] => rdata2_o.DATAB
wdata_i[17] => regs.data_a[17].DATAIN
wdata_i[17] => regs.DATAIN17
wdata_i[18] => rdata1_o.DATAB
wdata_i[18] => rdata2_o.DATAB
wdata_i[18] => regs.data_a[18].DATAIN
wdata_i[18] => regs.DATAIN18
wdata_i[19] => rdata1_o.DATAB
wdata_i[19] => rdata2_o.DATAB
wdata_i[19] => regs.data_a[19].DATAIN
wdata_i[19] => regs.DATAIN19
wdata_i[20] => rdata1_o.DATAB
wdata_i[20] => rdata2_o.DATAB
wdata_i[20] => regs.data_a[20].DATAIN
wdata_i[20] => regs.DATAIN20
wdata_i[21] => rdata1_o.DATAB
wdata_i[21] => rdata2_o.DATAB
wdata_i[21] => regs.data_a[21].DATAIN
wdata_i[21] => regs.DATAIN21
wdata_i[22] => rdata1_o.DATAB
wdata_i[22] => rdata2_o.DATAB
wdata_i[22] => regs.data_a[22].DATAIN
wdata_i[22] => regs.DATAIN22
wdata_i[23] => rdata1_o.DATAB
wdata_i[23] => rdata2_o.DATAB
wdata_i[23] => regs.data_a[23].DATAIN
wdata_i[23] => regs.DATAIN23
wdata_i[24] => rdata1_o.DATAB
wdata_i[24] => rdata2_o.DATAB
wdata_i[24] => regs.data_a[24].DATAIN
wdata_i[24] => regs.DATAIN24
wdata_i[25] => rdata1_o.DATAB
wdata_i[25] => rdata2_o.DATAB
wdata_i[25] => regs.data_a[25].DATAIN
wdata_i[25] => regs.DATAIN25
wdata_i[26] => rdata1_o.DATAB
wdata_i[26] => rdata2_o.DATAB
wdata_i[26] => regs.data_a[26].DATAIN
wdata_i[26] => regs.DATAIN26
wdata_i[27] => rdata1_o.DATAB
wdata_i[27] => rdata2_o.DATAB
wdata_i[27] => regs.data_a[27].DATAIN
wdata_i[27] => regs.DATAIN27
wdata_i[28] => rdata1_o.DATAB
wdata_i[28] => rdata2_o.DATAB
wdata_i[28] => regs.data_a[28].DATAIN
wdata_i[28] => regs.DATAIN28
wdata_i[29] => rdata1_o.DATAB
wdata_i[29] => rdata2_o.DATAB
wdata_i[29] => regs.data_a[29].DATAIN
wdata_i[29] => regs.DATAIN29
wdata_i[30] => rdata1_o.DATAB
wdata_i[30] => rdata2_o.DATAB
wdata_i[30] => regs.data_a[30].DATAIN
wdata_i[30] => regs.DATAIN30
wdata_i[31] => rdata1_o.DATAB
wdata_i[31] => rdata2_o.DATAB
wdata_i[31] => regs.data_a[31].DATAIN
wdata_i[31] => regs.DATAIN31
led_o[0] <= led_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_o[1] <= led_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_o[2] <= led_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_o[3] <= led_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_o[4] <= led_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_o[5] <= led_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
re1_i => always2.IN1
re1_i => rdata1_o.OUTPUTSELECT
re1_i => rdata1_o.OUTPUTSELECT
re1_i => rdata1_o.OUTPUTSELECT
re1_i => rdata1_o.OUTPUTSELECT
re1_i => rdata1_o.OUTPUTSELECT
re1_i => rdata1_o.OUTPUTSELECT
re1_i => rdata1_o.OUTPUTSELECT
re1_i => rdata1_o.OUTPUTSELECT
re1_i => rdata1_o.OUTPUTSELECT
re1_i => rdata1_o.OUTPUTSELECT
re1_i => rdata1_o.OUTPUTSELECT
re1_i => rdata1_o.OUTPUTSELECT
re1_i => rdata1_o.OUTPUTSELECT
re1_i => rdata1_o.OUTPUTSELECT
re1_i => rdata1_o.OUTPUTSELECT
re1_i => rdata1_o.OUTPUTSELECT
re1_i => rdata1_o.OUTPUTSELECT
re1_i => rdata1_o.OUTPUTSELECT
re1_i => rdata1_o.OUTPUTSELECT
re1_i => rdata1_o.OUTPUTSELECT
re1_i => rdata1_o.OUTPUTSELECT
re1_i => rdata1_o.OUTPUTSELECT
re1_i => rdata1_o.OUTPUTSELECT
re1_i => rdata1_o.OUTPUTSELECT
re1_i => rdata1_o.OUTPUTSELECT
re1_i => rdata1_o.OUTPUTSELECT
re1_i => rdata1_o.OUTPUTSELECT
re1_i => rdata1_o.OUTPUTSELECT
re1_i => rdata1_o.OUTPUTSELECT
re1_i => rdata1_o.OUTPUTSELECT
re1_i => rdata1_o.OUTPUTSELECT
re1_i => rdata1_o.OUTPUTSELECT
raddr1_i[0] => Equal3.IN9
raddr1_i[0] => Equal2.IN4
raddr1_i[0] => regs.RADDR
raddr1_i[1] => Equal3.IN8
raddr1_i[1] => Equal2.IN3
raddr1_i[1] => regs.RADDR1
raddr1_i[2] => Equal3.IN7
raddr1_i[2] => Equal2.IN2
raddr1_i[2] => regs.RADDR2
raddr1_i[3] => Equal3.IN6
raddr1_i[3] => Equal2.IN1
raddr1_i[3] => regs.RADDR3
raddr1_i[4] => Equal3.IN5
raddr1_i[4] => Equal2.IN0
raddr1_i[4] => regs.RADDR4
rdata1_o[0] <= rdata1_o.DB_MAX_OUTPUT_PORT_TYPE
rdata1_o[1] <= rdata1_o.DB_MAX_OUTPUT_PORT_TYPE
rdata1_o[2] <= rdata1_o.DB_MAX_OUTPUT_PORT_TYPE
rdata1_o[3] <= rdata1_o.DB_MAX_OUTPUT_PORT_TYPE
rdata1_o[4] <= rdata1_o.DB_MAX_OUTPUT_PORT_TYPE
rdata1_o[5] <= rdata1_o.DB_MAX_OUTPUT_PORT_TYPE
rdata1_o[6] <= rdata1_o.DB_MAX_OUTPUT_PORT_TYPE
rdata1_o[7] <= rdata1_o.DB_MAX_OUTPUT_PORT_TYPE
rdata1_o[8] <= rdata1_o.DB_MAX_OUTPUT_PORT_TYPE
rdata1_o[9] <= rdata1_o.DB_MAX_OUTPUT_PORT_TYPE
rdata1_o[10] <= rdata1_o.DB_MAX_OUTPUT_PORT_TYPE
rdata1_o[11] <= rdata1_o.DB_MAX_OUTPUT_PORT_TYPE
rdata1_o[12] <= rdata1_o.DB_MAX_OUTPUT_PORT_TYPE
rdata1_o[13] <= rdata1_o.DB_MAX_OUTPUT_PORT_TYPE
rdata1_o[14] <= rdata1_o.DB_MAX_OUTPUT_PORT_TYPE
rdata1_o[15] <= rdata1_o.DB_MAX_OUTPUT_PORT_TYPE
rdata1_o[16] <= rdata1_o.DB_MAX_OUTPUT_PORT_TYPE
rdata1_o[17] <= rdata1_o.DB_MAX_OUTPUT_PORT_TYPE
rdata1_o[18] <= rdata1_o.DB_MAX_OUTPUT_PORT_TYPE
rdata1_o[19] <= rdata1_o.DB_MAX_OUTPUT_PORT_TYPE
rdata1_o[20] <= rdata1_o.DB_MAX_OUTPUT_PORT_TYPE
rdata1_o[21] <= rdata1_o.DB_MAX_OUTPUT_PORT_TYPE
rdata1_o[22] <= rdata1_o.DB_MAX_OUTPUT_PORT_TYPE
rdata1_o[23] <= rdata1_o.DB_MAX_OUTPUT_PORT_TYPE
rdata1_o[24] <= rdata1_o.DB_MAX_OUTPUT_PORT_TYPE
rdata1_o[25] <= rdata1_o.DB_MAX_OUTPUT_PORT_TYPE
rdata1_o[26] <= rdata1_o.DB_MAX_OUTPUT_PORT_TYPE
rdata1_o[27] <= rdata1_o.DB_MAX_OUTPUT_PORT_TYPE
rdata1_o[28] <= rdata1_o.DB_MAX_OUTPUT_PORT_TYPE
rdata1_o[29] <= rdata1_o.DB_MAX_OUTPUT_PORT_TYPE
rdata1_o[30] <= rdata1_o.DB_MAX_OUTPUT_PORT_TYPE
rdata1_o[31] <= rdata1_o.DB_MAX_OUTPUT_PORT_TYPE
re2_i => always3.IN1
re2_i => rdata2_o.OUTPUTSELECT
re2_i => rdata2_o.OUTPUTSELECT
re2_i => rdata2_o.OUTPUTSELECT
re2_i => rdata2_o.OUTPUTSELECT
re2_i => rdata2_o.OUTPUTSELECT
re2_i => rdata2_o.OUTPUTSELECT
re2_i => rdata2_o.OUTPUTSELECT
re2_i => rdata2_o.OUTPUTSELECT
re2_i => rdata2_o.OUTPUTSELECT
re2_i => rdata2_o.OUTPUTSELECT
re2_i => rdata2_o.OUTPUTSELECT
re2_i => rdata2_o.OUTPUTSELECT
re2_i => rdata2_o.OUTPUTSELECT
re2_i => rdata2_o.OUTPUTSELECT
re2_i => rdata2_o.OUTPUTSELECT
re2_i => rdata2_o.OUTPUTSELECT
re2_i => rdata2_o.OUTPUTSELECT
re2_i => rdata2_o.OUTPUTSELECT
re2_i => rdata2_o.OUTPUTSELECT
re2_i => rdata2_o.OUTPUTSELECT
re2_i => rdata2_o.OUTPUTSELECT
re2_i => rdata2_o.OUTPUTSELECT
re2_i => rdata2_o.OUTPUTSELECT
re2_i => rdata2_o.OUTPUTSELECT
re2_i => rdata2_o.OUTPUTSELECT
re2_i => rdata2_o.OUTPUTSELECT
re2_i => rdata2_o.OUTPUTSELECT
re2_i => rdata2_o.OUTPUTSELECT
re2_i => rdata2_o.OUTPUTSELECT
re2_i => rdata2_o.OUTPUTSELECT
re2_i => rdata2_o.OUTPUTSELECT
re2_i => rdata2_o.OUTPUTSELECT
raddr2_i[0] => Equal5.IN9
raddr2_i[0] => Equal4.IN4
raddr2_i[0] => regs.PORTBRADDR
raddr2_i[1] => Equal5.IN8
raddr2_i[1] => Equal4.IN3
raddr2_i[1] => regs.PORTBRADDR1
raddr2_i[2] => Equal5.IN7
raddr2_i[2] => Equal4.IN2
raddr2_i[2] => regs.PORTBRADDR2
raddr2_i[3] => Equal5.IN6
raddr2_i[3] => Equal4.IN1
raddr2_i[3] => regs.PORTBRADDR3
raddr2_i[4] => Equal5.IN5
raddr2_i[4] => Equal4.IN0
raddr2_i[4] => regs.PORTBRADDR4
rdata2_o[0] <= rdata2_o.DB_MAX_OUTPUT_PORT_TYPE
rdata2_o[1] <= rdata2_o.DB_MAX_OUTPUT_PORT_TYPE
rdata2_o[2] <= rdata2_o.DB_MAX_OUTPUT_PORT_TYPE
rdata2_o[3] <= rdata2_o.DB_MAX_OUTPUT_PORT_TYPE
rdata2_o[4] <= rdata2_o.DB_MAX_OUTPUT_PORT_TYPE
rdata2_o[5] <= rdata2_o.DB_MAX_OUTPUT_PORT_TYPE
rdata2_o[6] <= rdata2_o.DB_MAX_OUTPUT_PORT_TYPE
rdata2_o[7] <= rdata2_o.DB_MAX_OUTPUT_PORT_TYPE
rdata2_o[8] <= rdata2_o.DB_MAX_OUTPUT_PORT_TYPE
rdata2_o[9] <= rdata2_o.DB_MAX_OUTPUT_PORT_TYPE
rdata2_o[10] <= rdata2_o.DB_MAX_OUTPUT_PORT_TYPE
rdata2_o[11] <= rdata2_o.DB_MAX_OUTPUT_PORT_TYPE
rdata2_o[12] <= rdata2_o.DB_MAX_OUTPUT_PORT_TYPE
rdata2_o[13] <= rdata2_o.DB_MAX_OUTPUT_PORT_TYPE
rdata2_o[14] <= rdata2_o.DB_MAX_OUTPUT_PORT_TYPE
rdata2_o[15] <= rdata2_o.DB_MAX_OUTPUT_PORT_TYPE
rdata2_o[16] <= rdata2_o.DB_MAX_OUTPUT_PORT_TYPE
rdata2_o[17] <= rdata2_o.DB_MAX_OUTPUT_PORT_TYPE
rdata2_o[18] <= rdata2_o.DB_MAX_OUTPUT_PORT_TYPE
rdata2_o[19] <= rdata2_o.DB_MAX_OUTPUT_PORT_TYPE
rdata2_o[20] <= rdata2_o.DB_MAX_OUTPUT_PORT_TYPE
rdata2_o[21] <= rdata2_o.DB_MAX_OUTPUT_PORT_TYPE
rdata2_o[22] <= rdata2_o.DB_MAX_OUTPUT_PORT_TYPE
rdata2_o[23] <= rdata2_o.DB_MAX_OUTPUT_PORT_TYPE
rdata2_o[24] <= rdata2_o.DB_MAX_OUTPUT_PORT_TYPE
rdata2_o[25] <= rdata2_o.DB_MAX_OUTPUT_PORT_TYPE
rdata2_o[26] <= rdata2_o.DB_MAX_OUTPUT_PORT_TYPE
rdata2_o[27] <= rdata2_o.DB_MAX_OUTPUT_PORT_TYPE
rdata2_o[28] <= rdata2_o.DB_MAX_OUTPUT_PORT_TYPE
rdata2_o[29] <= rdata2_o.DB_MAX_OUTPUT_PORT_TYPE
rdata2_o[30] <= rdata2_o.DB_MAX_OUTPUT_PORT_TYPE
rdata2_o[31] <= rdata2_o.DB_MAX_OUTPUT_PORT_TYPE


|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg
clk => rdata_o[0]~reg0.CLK
clk => rdata_o[1]~reg0.CLK
clk => rdata_o[2]~reg0.CLK
clk => rdata_o[3]~reg0.CLK
clk => rdata_o[4]~reg0.CLK
clk => rdata_o[5]~reg0.CLK
clk => rdata_o[6]~reg0.CLK
clk => rdata_o[7]~reg0.CLK
clk => rdata_o[8]~reg0.CLK
clk => rdata_o[9]~reg0.CLK
clk => rdata_o[10]~reg0.CLK
clk => rdata_o[11]~reg0.CLK
clk => rdata_o[12]~reg0.CLK
clk => rdata_o[13]~reg0.CLK
clk => rdata_o[14]~reg0.CLK
clk => rdata_o[15]~reg0.CLK
clk => rdata_o[16]~reg0.CLK
clk => rdata_o[17]~reg0.CLK
clk => rdata_o[18]~reg0.CLK
clk => rdata_o[19]~reg0.CLK
clk => rdata_o[20]~reg0.CLK
clk => rdata_o[21]~reg0.CLK
clk => rdata_o[22]~reg0.CLK
clk => rdata_o[23]~reg0.CLK
clk => rdata_o[24]~reg0.CLK
clk => rdata_o[25]~reg0.CLK
clk => rdata_o[26]~reg0.CLK
clk => rdata_o[27]~reg0.CLK
clk => rdata_o[28]~reg0.CLK
clk => rdata_o[29]~reg0.CLK
clk => rdata_o[30]~reg0.CLK
clk => rdata_o[31]~reg0.CLK
clk => csr_mip[0].CLK
clk => csr_mip[1].CLK
clk => csr_mip[2].CLK
clk => csr_mip[3].CLK
clk => csr_mip[4].CLK
clk => csr_mip[5].CLK
clk => csr_mip[6].CLK
clk => csr_mip[7].CLK
clk => csr_mip[8].CLK
clk => csr_mip[9].CLK
clk => csr_mip[10].CLK
clk => csr_mip[11].CLK
clk => csr_mip[12].CLK
clk => csr_mip[13].CLK
clk => csr_mip[14].CLK
clk => csr_mip[15].CLK
clk => csr_mip[16].CLK
clk => csr_mip[17].CLK
clk => csr_mip[18].CLK
clk => csr_mip[19].CLK
clk => csr_mip[20].CLK
clk => csr_mip[21].CLK
clk => csr_mip[22].CLK
clk => csr_mip[23].CLK
clk => csr_mip[24].CLK
clk => csr_mip[25].CLK
clk => csr_mip[26].CLK
clk => csr_mip[27].CLK
clk => csr_mip[28].CLK
clk => csr_mip[29].CLK
clk => csr_mip[30].CLK
clk => csr_mip[31].CLK
clk => csr_mtval[0].CLK
clk => csr_mtval[1].CLK
clk => csr_mtval[2].CLK
clk => csr_mtval[3].CLK
clk => csr_mtval[4].CLK
clk => csr_mtval[5].CLK
clk => csr_mtval[6].CLK
clk => csr_mtval[7].CLK
clk => csr_mtval[8].CLK
clk => csr_mtval[9].CLK
clk => csr_mtval[10].CLK
clk => csr_mtval[11].CLK
clk => csr_mtval[12].CLK
clk => csr_mtval[13].CLK
clk => csr_mtval[14].CLK
clk => csr_mtval[15].CLK
clk => csr_mtval[16].CLK
clk => csr_mtval[17].CLK
clk => csr_mtval[18].CLK
clk => csr_mtval[19].CLK
clk => csr_mtval[20].CLK
clk => csr_mtval[21].CLK
clk => csr_mtval[22].CLK
clk => csr_mtval[23].CLK
clk => csr_mtval[24].CLK
clk => csr_mtval[25].CLK
clk => csr_mtval[26].CLK
clk => csr_mtval[27].CLK
clk => csr_mtval[28].CLK
clk => csr_mtval[29].CLK
clk => csr_mtval[30].CLK
clk => csr_mtval[31].CLK
clk => csr_mcause[0].CLK
clk => csr_mcause[1].CLK
clk => csr_mcause[2].CLK
clk => csr_mcause[3].CLK
clk => csr_mcause[31].CLK
clk => csr_mepc[0].CLK
clk => csr_mepc[1].CLK
clk => csr_mepc[2].CLK
clk => csr_mepc[3].CLK
clk => csr_mepc[4].CLK
clk => csr_mepc[5].CLK
clk => csr_mepc[6].CLK
clk => csr_mepc[7].CLK
clk => csr_mepc[8].CLK
clk => csr_mepc[9].CLK
clk => csr_mepc[10].CLK
clk => csr_mepc[11].CLK
clk => csr_mepc[12].CLK
clk => csr_mepc[13].CLK
clk => csr_mepc[14].CLK
clk => csr_mepc[15].CLK
clk => csr_mepc[16].CLK
clk => csr_mepc[17].CLK
clk => csr_mepc[18].CLK
clk => csr_mepc[19].CLK
clk => csr_mepc[20].CLK
clk => csr_mepc[21].CLK
clk => csr_mepc[22].CLK
clk => csr_mepc[23].CLK
clk => csr_mepc[24].CLK
clk => csr_mepc[25].CLK
clk => csr_mepc[26].CLK
clk => csr_mepc[27].CLK
clk => csr_mepc[28].CLK
clk => csr_mepc[29].CLK
clk => csr_mepc[30].CLK
clk => csr_mepc[31].CLK
clk => csr_mscratch[0].CLK
clk => csr_mscratch[1].CLK
clk => csr_mscratch[2].CLK
clk => csr_mscratch[3].CLK
clk => csr_mscratch[4].CLK
clk => csr_mscratch[5].CLK
clk => csr_mscratch[6].CLK
clk => csr_mscratch[7].CLK
clk => csr_mscratch[8].CLK
clk => csr_mscratch[9].CLK
clk => csr_mscratch[10].CLK
clk => csr_mscratch[11].CLK
clk => csr_mscratch[12].CLK
clk => csr_mscratch[13].CLK
clk => csr_mscratch[14].CLK
clk => csr_mscratch[15].CLK
clk => csr_mscratch[16].CLK
clk => csr_mscratch[17].CLK
clk => csr_mscratch[18].CLK
clk => csr_mscratch[19].CLK
clk => csr_mscratch[20].CLK
clk => csr_mscratch[21].CLK
clk => csr_mscratch[22].CLK
clk => csr_mscratch[23].CLK
clk => csr_mscratch[24].CLK
clk => csr_mscratch[25].CLK
clk => csr_mscratch[26].CLK
clk => csr_mscratch[27].CLK
clk => csr_mscratch[28].CLK
clk => csr_mscratch[29].CLK
clk => csr_mscratch[30].CLK
clk => csr_mscratch[31].CLK
clk => csr_mtvec[0].CLK
clk => csr_mtvec[1].CLK
clk => csr_mtvec[2].CLK
clk => csr_mtvec[3].CLK
clk => csr_mtvec[4].CLK
clk => csr_mtvec[5].CLK
clk => csr_mtvec[6].CLK
clk => csr_mtvec[7].CLK
clk => csr_mtvec[8].CLK
clk => csr_mtvec[9].CLK
clk => csr_mtvec[10].CLK
clk => csr_mtvec[11].CLK
clk => csr_mtvec[12].CLK
clk => csr_mtvec[13].CLK
clk => csr_mtvec[14].CLK
clk => csr_mtvec[15].CLK
clk => csr_mtvec[16].CLK
clk => csr_mtvec[17].CLK
clk => csr_mtvec[18].CLK
clk => csr_mtvec[19].CLK
clk => csr_mtvec[20].CLK
clk => csr_mtvec[21].CLK
clk => csr_mtvec[22].CLK
clk => csr_mtvec[23].CLK
clk => csr_mtvec[24].CLK
clk => csr_mtvec[25].CLK
clk => csr_mtvec[26].CLK
clk => csr_mtvec[27].CLK
clk => csr_mtvec[28].CLK
clk => csr_mtvec[29].CLK
clk => csr_mtvec[30].CLK
clk => csr_mtvec[31].CLK
clk => csr_mie[0].CLK
clk => csr_mie[1].CLK
clk => csr_mie[2].CLK
clk => csr_mie[3].CLK
clk => csr_mie[4].CLK
clk => csr_mie[5].CLK
clk => csr_mie[6].CLK
clk => csr_mie[7].CLK
clk => csr_mie[8].CLK
clk => csr_mie[9].CLK
clk => csr_mie[10].CLK
clk => csr_mie[11].CLK
clk => csr_mie[12].CLK
clk => csr_mie[13].CLK
clk => csr_mie[14].CLK
clk => csr_mie[15].CLK
clk => csr_mie[16].CLK
clk => csr_mie[17].CLK
clk => csr_mie[18].CLK
clk => csr_mie[19].CLK
clk => csr_mie[20].CLK
clk => csr_mie[21].CLK
clk => csr_mie[22].CLK
clk => csr_mie[23].CLK
clk => csr_mie[24].CLK
clk => csr_mie[25].CLK
clk => csr_mie[26].CLK
clk => csr_mie[27].CLK
clk => csr_mie[28].CLK
clk => csr_mie[29].CLK
clk => csr_mie[30].CLK
clk => csr_mie[31].CLK
clk => csr_mstatus[0].CLK
clk => csr_mstatus[1].CLK
clk => csr_mstatus[2].CLK
clk => csr_mstatus[3].CLK
clk => csr_mstatus[4].CLK
clk => csr_mstatus[5].CLK
clk => csr_mstatus[6].CLK
clk => csr_mstatus[7].CLK
clk => csr_mstatus[8].CLK
clk => csr_mstatus[9].CLK
clk => csr_mstatus[10].CLK
clk => csr_mstatus[11].CLK
clk => csr_mstatus[12].CLK
clk => csr_mstatus[13].CLK
clk => csr_mstatus[14].CLK
clk => csr_mstatus[15].CLK
clk => csr_mstatus[16].CLK
clk => csr_mstatus[17].CLK
clk => csr_mstatus[18].CLK
clk => csr_mstatus[19].CLK
clk => csr_mstatus[20].CLK
clk => csr_mstatus[21].CLK
clk => csr_mstatus[22].CLK
clk => csr_mstatus[23].CLK
clk => csr_mstatus[24].CLK
clk => csr_mstatus[25].CLK
clk => csr_mstatus[26].CLK
clk => csr_mstatus[27].CLK
clk => csr_mstatus[28].CLK
clk => csr_mstatus[29].CLK
clk => csr_mstatus[30].CLK
clk => csr_mstatus[31].CLK
clk => csr_mcycle[0].CLK
clk => csr_mcycle[1].CLK
clk => csr_mcycle[2].CLK
clk => csr_mcycle[3].CLK
clk => csr_mcycle[4].CLK
clk => csr_mcycle[5].CLK
clk => csr_mcycle[6].CLK
clk => csr_mcycle[7].CLK
clk => csr_mcycle[8].CLK
clk => csr_mcycle[9].CLK
clk => csr_mcycle[10].CLK
clk => csr_mcycle[11].CLK
clk => csr_mcycle[12].CLK
clk => csr_mcycle[13].CLK
clk => csr_mcycle[14].CLK
clk => csr_mcycle[15].CLK
clk => csr_mcycle[16].CLK
clk => csr_mcycle[17].CLK
clk => csr_mcycle[18].CLK
clk => csr_mcycle[19].CLK
clk => csr_mcycle[20].CLK
clk => csr_mcycle[21].CLK
clk => csr_mcycle[22].CLK
clk => csr_mcycle[23].CLK
clk => csr_mcycle[24].CLK
clk => csr_mcycle[25].CLK
clk => csr_mcycle[26].CLK
clk => csr_mcycle[27].CLK
clk => csr_mcycle[28].CLK
clk => csr_mcycle[29].CLK
clk => csr_mcycle[30].CLK
clk => csr_mcycle[31].CLK
clk => csr_mcycle[32].CLK
clk => csr_mcycle[33].CLK
clk => csr_mcycle[34].CLK
clk => csr_mcycle[35].CLK
clk => csr_mcycle[36].CLK
clk => csr_mcycle[37].CLK
clk => csr_mcycle[38].CLK
clk => csr_mcycle[39].CLK
clk => csr_mcycle[40].CLK
clk => csr_mcycle[41].CLK
clk => csr_mcycle[42].CLK
clk => csr_mcycle[43].CLK
clk => csr_mcycle[44].CLK
clk => csr_mcycle[45].CLK
clk => csr_mcycle[46].CLK
clk => csr_mcycle[47].CLK
clk => csr_mcycle[48].CLK
clk => csr_mcycle[49].CLK
clk => csr_mcycle[50].CLK
clk => csr_mcycle[51].CLK
clk => csr_mcycle[52].CLK
clk => csr_mcycle[53].CLK
clk => csr_mcycle[54].CLK
clk => csr_mcycle[55].CLK
clk => csr_mcycle[56].CLK
clk => csr_mcycle[57].CLK
clk => csr_mcycle[58].CLK
clk => csr_mcycle[59].CLK
clk => csr_mcycle[60].CLK
clk => csr_mcycle[61].CLK
clk => csr_mcycle[62].CLK
clk => csr_mcycle[63].CLK
rst => csr_mip[0].ACLR
rst => csr_mip[1].ACLR
rst => csr_mip[2].ACLR
rst => csr_mip[3].ACLR
rst => csr_mip[4].ACLR
rst => csr_mip[5].ACLR
rst => csr_mip[6].ACLR
rst => csr_mip[7].ACLR
rst => csr_mip[8].ACLR
rst => csr_mip[9].ACLR
rst => csr_mip[10].ACLR
rst => csr_mip[11].ACLR
rst => csr_mip[12].ACLR
rst => csr_mip[13].ACLR
rst => csr_mip[14].ACLR
rst => csr_mip[15].ACLR
rst => csr_mip[16].ACLR
rst => csr_mip[17].ACLR
rst => csr_mip[18].ACLR
rst => csr_mip[19].ACLR
rst => csr_mip[20].ACLR
rst => csr_mip[21].ACLR
rst => csr_mip[22].ACLR
rst => csr_mip[23].ACLR
rst => csr_mip[24].ACLR
rst => csr_mip[25].ACLR
rst => csr_mip[26].ACLR
rst => csr_mip[27].ACLR
rst => csr_mip[28].ACLR
rst => csr_mip[29].ACLR
rst => csr_mip[30].ACLR
rst => csr_mip[31].ACLR
rst => csr_mtval[0].ACLR
rst => csr_mtval[1].ACLR
rst => csr_mtval[2].ACLR
rst => csr_mtval[3].ACLR
rst => csr_mtval[4].ACLR
rst => csr_mtval[5].ACLR
rst => csr_mtval[6].ACLR
rst => csr_mtval[7].ACLR
rst => csr_mtval[8].ACLR
rst => csr_mtval[9].ACLR
rst => csr_mtval[10].ACLR
rst => csr_mtval[11].ACLR
rst => csr_mtval[12].ACLR
rst => csr_mtval[13].ACLR
rst => csr_mtval[14].ACLR
rst => csr_mtval[15].ACLR
rst => csr_mtval[16].ACLR
rst => csr_mtval[17].ACLR
rst => csr_mtval[18].ACLR
rst => csr_mtval[19].ACLR
rst => csr_mtval[20].ACLR
rst => csr_mtval[21].ACLR
rst => csr_mtval[22].ACLR
rst => csr_mtval[23].ACLR
rst => csr_mtval[24].ACLR
rst => csr_mtval[25].ACLR
rst => csr_mtval[26].ACLR
rst => csr_mtval[27].ACLR
rst => csr_mtval[28].ACLR
rst => csr_mtval[29].ACLR
rst => csr_mtval[30].ACLR
rst => csr_mtval[31].ACLR
rst => csr_mcause[0].ACLR
rst => csr_mcause[1].ACLR
rst => csr_mcause[2].ACLR
rst => csr_mcause[3].ACLR
rst => csr_mcause[31].ACLR
rst => csr_mepc[0].ACLR
rst => csr_mepc[1].ACLR
rst => csr_mepc[2].ACLR
rst => csr_mepc[3].ACLR
rst => csr_mepc[4].ACLR
rst => csr_mepc[5].ACLR
rst => csr_mepc[6].ACLR
rst => csr_mepc[7].ACLR
rst => csr_mepc[8].ACLR
rst => csr_mepc[9].ACLR
rst => csr_mepc[10].ACLR
rst => csr_mepc[11].ACLR
rst => csr_mepc[12].ACLR
rst => csr_mepc[13].ACLR
rst => csr_mepc[14].ACLR
rst => csr_mepc[15].ACLR
rst => csr_mepc[16].ACLR
rst => csr_mepc[17].ACLR
rst => csr_mepc[18].ACLR
rst => csr_mepc[19].ACLR
rst => csr_mepc[20].ACLR
rst => csr_mepc[21].ACLR
rst => csr_mepc[22].ACLR
rst => csr_mepc[23].ACLR
rst => csr_mepc[24].ACLR
rst => csr_mepc[25].ACLR
rst => csr_mepc[26].ACLR
rst => csr_mepc[27].ACLR
rst => csr_mepc[28].ACLR
rst => csr_mepc[29].ACLR
rst => csr_mepc[30].ACLR
rst => csr_mepc[31].ACLR
rst => csr_mscratch[0].ACLR
rst => csr_mscratch[1].ACLR
rst => csr_mscratch[2].ACLR
rst => csr_mscratch[3].ACLR
rst => csr_mscratch[4].ACLR
rst => csr_mscratch[5].ACLR
rst => csr_mscratch[6].ACLR
rst => csr_mscratch[7].ACLR
rst => csr_mscratch[8].ACLR
rst => csr_mscratch[9].ACLR
rst => csr_mscratch[10].ACLR
rst => csr_mscratch[11].ACLR
rst => csr_mscratch[12].ACLR
rst => csr_mscratch[13].ACLR
rst => csr_mscratch[14].ACLR
rst => csr_mscratch[15].ACLR
rst => csr_mscratch[16].ACLR
rst => csr_mscratch[17].ACLR
rst => csr_mscratch[18].ACLR
rst => csr_mscratch[19].ACLR
rst => csr_mscratch[20].ACLR
rst => csr_mscratch[21].ACLR
rst => csr_mscratch[22].ACLR
rst => csr_mscratch[23].ACLR
rst => csr_mscratch[24].ACLR
rst => csr_mscratch[25].ACLR
rst => csr_mscratch[26].ACLR
rst => csr_mscratch[27].ACLR
rst => csr_mscratch[28].ACLR
rst => csr_mscratch[29].ACLR
rst => csr_mscratch[30].ACLR
rst => csr_mscratch[31].ACLR
rst => csr_mtvec[0].ACLR
rst => csr_mtvec[1].ACLR
rst => csr_mtvec[2].ACLR
rst => csr_mtvec[3].ACLR
rst => csr_mtvec[4].ACLR
rst => csr_mtvec[5].ACLR
rst => csr_mtvec[6].ACLR
rst => csr_mtvec[7].ACLR
rst => csr_mtvec[8].ACLR
rst => csr_mtvec[9].ACLR
rst => csr_mtvec[10].ACLR
rst => csr_mtvec[11].ACLR
rst => csr_mtvec[12].ACLR
rst => csr_mtvec[13].ACLR
rst => csr_mtvec[14].ACLR
rst => csr_mtvec[15].ACLR
rst => csr_mtvec[16].ACLR
rst => csr_mtvec[17].ACLR
rst => csr_mtvec[18].ACLR
rst => csr_mtvec[19].ACLR
rst => csr_mtvec[20].ACLR
rst => csr_mtvec[21].ACLR
rst => csr_mtvec[22].ACLR
rst => csr_mtvec[23].ACLR
rst => csr_mtvec[24].ACLR
rst => csr_mtvec[25].ACLR
rst => csr_mtvec[26].ACLR
rst => csr_mtvec[27].ACLR
rst => csr_mtvec[28].ACLR
rst => csr_mtvec[29].ACLR
rst => csr_mtvec[30].ACLR
rst => csr_mtvec[31].ACLR
rst => csr_mie[0].ACLR
rst => csr_mie[1].ACLR
rst => csr_mie[2].ACLR
rst => csr_mie[3].ACLR
rst => csr_mie[4].ACLR
rst => csr_mie[5].ACLR
rst => csr_mie[6].ACLR
rst => csr_mie[7].ACLR
rst => csr_mie[8].ACLR
rst => csr_mie[9].ACLR
rst => csr_mie[10].ACLR
rst => csr_mie[11].ACLR
rst => csr_mie[12].ACLR
rst => csr_mie[13].ACLR
rst => csr_mie[14].ACLR
rst => csr_mie[15].ACLR
rst => csr_mie[16].ACLR
rst => csr_mie[17].ACLR
rst => csr_mie[18].ACLR
rst => csr_mie[19].ACLR
rst => csr_mie[20].ACLR
rst => csr_mie[21].ACLR
rst => csr_mie[22].ACLR
rst => csr_mie[23].ACLR
rst => csr_mie[24].ACLR
rst => csr_mie[25].ACLR
rst => csr_mie[26].ACLR
rst => csr_mie[27].ACLR
rst => csr_mie[28].ACLR
rst => csr_mie[29].ACLR
rst => csr_mie[30].ACLR
rst => csr_mie[31].ACLR
rst => csr_mstatus[0].ACLR
rst => csr_mstatus[1].ACLR
rst => csr_mstatus[2].ACLR
rst => csr_mstatus[3].ACLR
rst => csr_mstatus[4].ACLR
rst => csr_mstatus[5].ACLR
rst => csr_mstatus[6].ACLR
rst => csr_mstatus[7].ACLR
rst => csr_mstatus[8].ACLR
rst => csr_mstatus[9].ACLR
rst => csr_mstatus[10].ACLR
rst => csr_mstatus[11].ACLR
rst => csr_mstatus[12].ACLR
rst => csr_mstatus[13].ACLR
rst => csr_mstatus[14].ACLR
rst => csr_mstatus[15].ACLR
rst => csr_mstatus[16].ACLR
rst => csr_mstatus[17].ACLR
rst => csr_mstatus[18].ACLR
rst => csr_mstatus[19].ACLR
rst => csr_mstatus[20].ACLR
rst => csr_mstatus[21].ACLR
rst => csr_mstatus[22].ACLR
rst => csr_mstatus[23].ACLR
rst => csr_mstatus[24].ACLR
rst => csr_mstatus[25].ACLR
rst => csr_mstatus[26].ACLR
rst => csr_mstatus[27].ACLR
rst => csr_mstatus[28].ACLR
rst => csr_mstatus[29].ACLR
rst => csr_mstatus[30].ACLR
rst => csr_mstatus[31].ACLR
rst => csr_mcycle[0].ACLR
rst => csr_mcycle[1].ACLR
rst => csr_mcycle[2].ACLR
rst => csr_mcycle[3].ACLR
rst => csr_mcycle[4].ACLR
rst => csr_mcycle[5].ACLR
rst => csr_mcycle[6].ACLR
rst => csr_mcycle[7].ACLR
rst => csr_mcycle[8].ACLR
rst => csr_mcycle[9].ACLR
rst => csr_mcycle[10].ACLR
rst => csr_mcycle[11].ACLR
rst => csr_mcycle[12].ACLR
rst => csr_mcycle[13].ACLR
rst => csr_mcycle[14].ACLR
rst => csr_mcycle[15].ACLR
rst => csr_mcycle[16].ACLR
rst => csr_mcycle[17].ACLR
rst => csr_mcycle[18].ACLR
rst => csr_mcycle[19].ACLR
rst => csr_mcycle[20].ACLR
rst => csr_mcycle[21].ACLR
rst => csr_mcycle[22].ACLR
rst => csr_mcycle[23].ACLR
rst => csr_mcycle[24].ACLR
rst => csr_mcycle[25].ACLR
rst => csr_mcycle[26].ACLR
rst => csr_mcycle[27].ACLR
rst => csr_mcycle[28].ACLR
rst => csr_mcycle[29].ACLR
rst => csr_mcycle[30].ACLR
rst => csr_mcycle[31].ACLR
rst => csr_mcycle[32].ACLR
rst => csr_mcycle[33].ACLR
rst => csr_mcycle[34].ACLR
rst => csr_mcycle[35].ACLR
rst => csr_mcycle[36].ACLR
rst => csr_mcycle[37].ACLR
rst => csr_mcycle[38].ACLR
rst => csr_mcycle[39].ACLR
rst => csr_mcycle[40].ACLR
rst => csr_mcycle[41].ACLR
rst => csr_mcycle[42].ACLR
rst => csr_mcycle[43].ACLR
rst => csr_mcycle[44].ACLR
rst => csr_mcycle[45].ACLR
rst => csr_mcycle[46].ACLR
rst => csr_mcycle[47].ACLR
rst => csr_mcycle[48].ACLR
rst => csr_mcycle[49].ACLR
rst => csr_mcycle[50].ACLR
rst => csr_mcycle[51].ACLR
rst => csr_mcycle[52].ACLR
rst => csr_mcycle[53].ACLR
rst => csr_mcycle[54].ACLR
rst => csr_mcycle[55].ACLR
rst => csr_mcycle[56].ACLR
rst => csr_mcycle[57].ACLR
rst => csr_mcycle[58].ACLR
rst => csr_mcycle[59].ACLR
rst => csr_mcycle[60].ACLR
rst => csr_mcycle[61].ACLR
rst => csr_mcycle[62].ACLR
rst => csr_mcycle[63].ACLR
rst => rdata_o[0]~reg0.ACLR
rst => rdata_o[1]~reg0.ACLR
rst => rdata_o[2]~reg0.ACLR
rst => rdata_o[3]~reg0.ACLR
rst => rdata_o[4]~reg0.ACLR
rst => rdata_o[5]~reg0.ACLR
rst => rdata_o[6]~reg0.ACLR
rst => rdata_o[7]~reg0.ACLR
rst => rdata_o[8]~reg0.ACLR
rst => rdata_o[9]~reg0.ACLR
rst => rdata_o[10]~reg0.ACLR
rst => rdata_o[11]~reg0.ACLR
rst => rdata_o[12]~reg0.ACLR
rst => rdata_o[13]~reg0.ACLR
rst => rdata_o[14]~reg0.ACLR
rst => rdata_o[15]~reg0.ACLR
rst => rdata_o[16]~reg0.ACLR
rst => rdata_o[17]~reg0.ACLR
rst => rdata_o[18]~reg0.ACLR
rst => rdata_o[19]~reg0.ACLR
rst => rdata_o[20]~reg0.ACLR
rst => rdata_o[21]~reg0.ACLR
rst => rdata_o[22]~reg0.ACLR
rst => rdata_o[23]~reg0.ACLR
rst => rdata_o[24]~reg0.ACLR
rst => rdata_o[25]~reg0.ACLR
rst => rdata_o[26]~reg0.ACLR
rst => rdata_o[27]~reg0.ACLR
rst => rdata_o[28]~reg0.ACLR
rst => rdata_o[29]~reg0.ACLR
rst => rdata_o[30]~reg0.ACLR
rst => rdata_o[31]~reg0.ACLR
we_i => csr_mstatus[31].ENA
we_i => csr_mstatus[30].ENA
we_i => csr_mstatus[29].ENA
we_i => csr_mstatus[28].ENA
we_i => csr_mstatus[27].ENA
we_i => csr_mstatus[26].ENA
we_i => csr_mstatus[25].ENA
we_i => csr_mstatus[24].ENA
we_i => csr_mstatus[23].ENA
we_i => csr_mstatus[22].ENA
we_i => csr_mstatus[21].ENA
we_i => csr_mstatus[20].ENA
we_i => csr_mstatus[19].ENA
we_i => csr_mstatus[18].ENA
we_i => csr_mstatus[17].ENA
we_i => csr_mstatus[16].ENA
we_i => csr_mstatus[15].ENA
we_i => csr_mstatus[14].ENA
we_i => csr_mstatus[13].ENA
we_i => csr_mstatus[12].ENA
we_i => csr_mstatus[11].ENA
we_i => csr_mstatus[10].ENA
we_i => csr_mstatus[9].ENA
we_i => csr_mstatus[8].ENA
we_i => csr_mstatus[7].ENA
we_i => csr_mstatus[6].ENA
we_i => csr_mstatus[5].ENA
we_i => csr_mstatus[4].ENA
we_i => csr_mstatus[3].ENA
we_i => csr_mstatus[2].ENA
we_i => csr_mstatus[1].ENA
we_i => csr_mstatus[0].ENA
we_i => csr_mie[31].ENA
we_i => csr_mie[30].ENA
we_i => csr_mie[29].ENA
we_i => csr_mie[28].ENA
we_i => csr_mie[27].ENA
we_i => csr_mie[26].ENA
we_i => csr_mie[25].ENA
we_i => csr_mie[24].ENA
we_i => csr_mie[23].ENA
we_i => csr_mie[22].ENA
we_i => csr_mie[21].ENA
we_i => csr_mie[20].ENA
we_i => csr_mie[19].ENA
we_i => csr_mie[18].ENA
we_i => csr_mie[17].ENA
we_i => csr_mie[16].ENA
we_i => csr_mie[15].ENA
we_i => csr_mie[14].ENA
we_i => csr_mie[13].ENA
we_i => csr_mie[12].ENA
we_i => csr_mie[11].ENA
we_i => csr_mie[10].ENA
we_i => csr_mie[9].ENA
we_i => csr_mie[8].ENA
we_i => csr_mie[7].ENA
we_i => csr_mie[6].ENA
we_i => csr_mie[5].ENA
we_i => csr_mie[4].ENA
we_i => csr_mie[3].ENA
we_i => csr_mie[2].ENA
we_i => csr_mie[1].ENA
we_i => csr_mie[0].ENA
we_i => csr_mtvec[31].ENA
we_i => csr_mtvec[30].ENA
we_i => csr_mtvec[29].ENA
we_i => csr_mtvec[28].ENA
we_i => csr_mtvec[27].ENA
we_i => csr_mtvec[26].ENA
we_i => csr_mtvec[25].ENA
we_i => csr_mtvec[24].ENA
we_i => csr_mtvec[23].ENA
we_i => csr_mtvec[22].ENA
we_i => csr_mtvec[21].ENA
we_i => csr_mtvec[20].ENA
we_i => csr_mtvec[19].ENA
we_i => csr_mtvec[18].ENA
we_i => csr_mtvec[17].ENA
we_i => csr_mtvec[16].ENA
we_i => csr_mtvec[15].ENA
we_i => csr_mtvec[14].ENA
we_i => csr_mtvec[13].ENA
we_i => csr_mtvec[12].ENA
we_i => csr_mtvec[11].ENA
we_i => csr_mtvec[10].ENA
we_i => csr_mtvec[9].ENA
we_i => csr_mtvec[8].ENA
we_i => csr_mtvec[7].ENA
we_i => csr_mtvec[6].ENA
we_i => csr_mtvec[5].ENA
we_i => csr_mtvec[4].ENA
we_i => csr_mtvec[3].ENA
we_i => csr_mtvec[2].ENA
we_i => csr_mtvec[1].ENA
we_i => csr_mtvec[0].ENA
we_i => csr_mscratch[31].ENA
we_i => csr_mscratch[30].ENA
we_i => csr_mscratch[29].ENA
we_i => csr_mscratch[28].ENA
we_i => csr_mscratch[27].ENA
we_i => csr_mscratch[26].ENA
we_i => csr_mscratch[25].ENA
we_i => csr_mscratch[24].ENA
we_i => csr_mscratch[23].ENA
we_i => csr_mscratch[22].ENA
we_i => csr_mscratch[21].ENA
we_i => csr_mscratch[20].ENA
we_i => csr_mscratch[19].ENA
we_i => csr_mscratch[18].ENA
we_i => csr_mscratch[17].ENA
we_i => csr_mscratch[16].ENA
we_i => csr_mscratch[15].ENA
we_i => csr_mscratch[14].ENA
we_i => csr_mscratch[13].ENA
we_i => csr_mscratch[12].ENA
we_i => csr_mscratch[11].ENA
we_i => csr_mscratch[10].ENA
we_i => csr_mscratch[9].ENA
we_i => csr_mscratch[8].ENA
we_i => csr_mscratch[7].ENA
we_i => csr_mscratch[6].ENA
we_i => csr_mscratch[5].ENA
we_i => csr_mscratch[4].ENA
we_i => csr_mscratch[3].ENA
we_i => csr_mscratch[2].ENA
we_i => csr_mscratch[1].ENA
we_i => csr_mscratch[0].ENA
we_i => csr_mepc[31].ENA
we_i => csr_mepc[30].ENA
we_i => csr_mepc[29].ENA
we_i => csr_mepc[28].ENA
we_i => csr_mepc[27].ENA
we_i => csr_mepc[26].ENA
we_i => csr_mepc[25].ENA
we_i => csr_mepc[24].ENA
we_i => csr_mepc[23].ENA
we_i => csr_mepc[22].ENA
we_i => csr_mepc[21].ENA
we_i => csr_mepc[20].ENA
we_i => csr_mepc[19].ENA
we_i => csr_mepc[18].ENA
we_i => csr_mepc[17].ENA
we_i => csr_mepc[16].ENA
we_i => csr_mepc[15].ENA
we_i => csr_mepc[14].ENA
we_i => csr_mepc[13].ENA
we_i => csr_mepc[12].ENA
we_i => csr_mepc[11].ENA
we_i => csr_mepc[10].ENA
we_i => csr_mepc[9].ENA
we_i => csr_mepc[8].ENA
we_i => csr_mepc[7].ENA
we_i => csr_mepc[6].ENA
we_i => csr_mepc[5].ENA
we_i => csr_mepc[4].ENA
we_i => csr_mepc[3].ENA
we_i => csr_mepc[2].ENA
we_i => csr_mepc[1].ENA
we_i => csr_mepc[0].ENA
we_i => csr_mcause[31].ENA
we_i => csr_mcause[3].ENA
we_i => csr_mcause[2].ENA
we_i => csr_mcause[1].ENA
we_i => csr_mcause[0].ENA
we_i => csr_mtval[31].ENA
we_i => csr_mtval[30].ENA
we_i => csr_mtval[29].ENA
we_i => csr_mtval[28].ENA
we_i => csr_mtval[27].ENA
we_i => csr_mtval[26].ENA
we_i => csr_mtval[25].ENA
we_i => csr_mtval[24].ENA
we_i => csr_mtval[23].ENA
we_i => csr_mtval[22].ENA
we_i => csr_mtval[21].ENA
we_i => csr_mtval[20].ENA
we_i => csr_mtval[19].ENA
we_i => csr_mtval[18].ENA
we_i => csr_mtval[17].ENA
we_i => csr_mtval[16].ENA
we_i => csr_mtval[15].ENA
we_i => csr_mtval[14].ENA
we_i => csr_mtval[13].ENA
we_i => csr_mtval[12].ENA
we_i => csr_mtval[11].ENA
we_i => csr_mtval[10].ENA
we_i => csr_mtval[9].ENA
we_i => csr_mtval[8].ENA
we_i => csr_mtval[7].ENA
we_i => csr_mtval[6].ENA
we_i => csr_mtval[5].ENA
we_i => csr_mtval[4].ENA
we_i => csr_mtval[3].ENA
we_i => csr_mtval[2].ENA
we_i => csr_mtval[1].ENA
we_i => csr_mtval[0].ENA
we_i => csr_mip[31].ENA
we_i => csr_mip[30].ENA
we_i => csr_mip[29].ENA
we_i => csr_mip[28].ENA
we_i => csr_mip[27].ENA
we_i => csr_mip[26].ENA
we_i => csr_mip[25].ENA
we_i => csr_mip[24].ENA
we_i => csr_mip[23].ENA
we_i => csr_mip[22].ENA
we_i => csr_mip[21].ENA
we_i => csr_mip[20].ENA
we_i => csr_mip[19].ENA
we_i => csr_mip[18].ENA
we_i => csr_mip[17].ENA
we_i => csr_mip[16].ENA
we_i => csr_mip[15].ENA
we_i => csr_mip[14].ENA
we_i => csr_mip[13].ENA
we_i => csr_mip[12].ENA
we_i => csr_mip[11].ENA
we_i => csr_mip[10].ENA
we_i => csr_mip[9].ENA
we_i => csr_mip[8].ENA
we_i => csr_mip[7].ENA
we_i => csr_mip[6].ENA
we_i => csr_mip[5].ENA
we_i => csr_mip[4].ENA
we_i => csr_mip[3].ENA
we_i => csr_mip[2].ENA
we_i => csr_mip[1].ENA
we_i => csr_mip[0].ENA
waddr_i[0] => Equal0.IN23
waddr_i[0] => Equal1.IN23
waddr_i[0] => Equal2.IN23
waddr_i[0] => Equal3.IN23
waddr_i[0] => Equal4.IN23
waddr_i[0] => Equal5.IN23
waddr_i[0] => Equal6.IN23
waddr_i[0] => Equal7.IN23
waddr_i[1] => Equal0.IN22
waddr_i[1] => Equal1.IN22
waddr_i[1] => Equal2.IN22
waddr_i[1] => Equal3.IN22
waddr_i[1] => Equal4.IN22
waddr_i[1] => Equal5.IN22
waddr_i[1] => Equal6.IN22
waddr_i[1] => Equal7.IN22
waddr_i[2] => Equal0.IN21
waddr_i[2] => Equal1.IN21
waddr_i[2] => Equal2.IN21
waddr_i[2] => Equal3.IN21
waddr_i[2] => Equal4.IN21
waddr_i[2] => Equal5.IN21
waddr_i[2] => Equal6.IN21
waddr_i[2] => Equal7.IN21
waddr_i[3] => Equal0.IN20
waddr_i[3] => Equal1.IN20
waddr_i[3] => Equal2.IN20
waddr_i[3] => Equal3.IN20
waddr_i[3] => Equal4.IN20
waddr_i[3] => Equal5.IN20
waddr_i[3] => Equal6.IN20
waddr_i[3] => Equal7.IN20
waddr_i[4] => Equal0.IN19
waddr_i[4] => Equal1.IN19
waddr_i[4] => Equal2.IN19
waddr_i[4] => Equal3.IN19
waddr_i[4] => Equal4.IN19
waddr_i[4] => Equal5.IN19
waddr_i[4] => Equal6.IN19
waddr_i[4] => Equal7.IN19
waddr_i[5] => Equal0.IN18
waddr_i[5] => Equal1.IN18
waddr_i[5] => Equal2.IN18
waddr_i[5] => Equal3.IN18
waddr_i[5] => Equal4.IN18
waddr_i[5] => Equal5.IN18
waddr_i[5] => Equal6.IN18
waddr_i[5] => Equal7.IN18
waddr_i[6] => Equal0.IN17
waddr_i[6] => Equal1.IN17
waddr_i[6] => Equal2.IN17
waddr_i[6] => Equal3.IN17
waddr_i[6] => Equal4.IN17
waddr_i[6] => Equal5.IN17
waddr_i[6] => Equal6.IN17
waddr_i[6] => Equal7.IN17
waddr_i[7] => Equal0.IN16
waddr_i[7] => Equal1.IN16
waddr_i[7] => Equal2.IN16
waddr_i[7] => Equal3.IN16
waddr_i[7] => Equal4.IN16
waddr_i[7] => Equal5.IN16
waddr_i[7] => Equal6.IN16
waddr_i[7] => Equal7.IN16
waddr_i[8] => Equal0.IN15
waddr_i[8] => Equal1.IN15
waddr_i[8] => Equal2.IN15
waddr_i[8] => Equal3.IN15
waddr_i[8] => Equal4.IN15
waddr_i[8] => Equal5.IN15
waddr_i[8] => Equal6.IN15
waddr_i[8] => Equal7.IN15
waddr_i[9] => Equal0.IN14
waddr_i[9] => Equal1.IN14
waddr_i[9] => Equal2.IN14
waddr_i[9] => Equal3.IN14
waddr_i[9] => Equal4.IN14
waddr_i[9] => Equal5.IN14
waddr_i[9] => Equal6.IN14
waddr_i[9] => Equal7.IN14
waddr_i[10] => Equal0.IN13
waddr_i[10] => Equal1.IN13
waddr_i[10] => Equal2.IN13
waddr_i[10] => Equal3.IN13
waddr_i[10] => Equal4.IN13
waddr_i[10] => Equal5.IN13
waddr_i[10] => Equal6.IN13
waddr_i[10] => Equal7.IN13
waddr_i[11] => Equal0.IN12
waddr_i[11] => Equal1.IN12
waddr_i[11] => Equal2.IN12
waddr_i[11] => Equal3.IN12
waddr_i[11] => Equal4.IN12
waddr_i[11] => Equal5.IN12
waddr_i[11] => Equal6.IN12
waddr_i[11] => Equal7.IN12
waddr_i[12] => ~NO_FANOUT~
waddr_i[13] => ~NO_FANOUT~
waddr_i[14] => ~NO_FANOUT~
waddr_i[15] => ~NO_FANOUT~
waddr_i[16] => ~NO_FANOUT~
waddr_i[17] => ~NO_FANOUT~
waddr_i[18] => ~NO_FANOUT~
waddr_i[19] => ~NO_FANOUT~
waddr_i[20] => ~NO_FANOUT~
waddr_i[21] => ~NO_FANOUT~
waddr_i[22] => ~NO_FANOUT~
waddr_i[23] => ~NO_FANOUT~
waddr_i[24] => ~NO_FANOUT~
waddr_i[25] => ~NO_FANOUT~
waddr_i[26] => ~NO_FANOUT~
waddr_i[27] => ~NO_FANOUT~
waddr_i[28] => ~NO_FANOUT~
waddr_i[29] => ~NO_FANOUT~
waddr_i[30] => ~NO_FANOUT~
waddr_i[31] => ~NO_FANOUT~
wdata_i[0] => csr_mstatus.DATAB
wdata_i[0] => csr_mie.DATAB
wdata_i[0] => csr_mtvec.DATAB
wdata_i[0] => csr_mscratch.DATAB
wdata_i[0] => csr_mepc.DATAB
wdata_i[0] => csr_mcause.DATAB
wdata_i[0] => csr_mtval.DATAB
wdata_i[0] => csr_mip.DATAB
wdata_i[1] => csr_mstatus.DATAB
wdata_i[1] => csr_mie.DATAB
wdata_i[1] => csr_mtvec.DATAB
wdata_i[1] => csr_mscratch.DATAB
wdata_i[1] => csr_mepc.DATAB
wdata_i[1] => csr_mcause.DATAB
wdata_i[1] => csr_mtval.DATAB
wdata_i[1] => csr_mip.DATAB
wdata_i[2] => csr_mstatus.DATAB
wdata_i[2] => csr_mie.DATAB
wdata_i[2] => csr_mtvec.DATAB
wdata_i[2] => csr_mscratch.DATAB
wdata_i[2] => csr_mepc.DATAB
wdata_i[2] => csr_mcause.DATAB
wdata_i[2] => csr_mtval.DATAB
wdata_i[2] => csr_mip.DATAB
wdata_i[3] => csr_mstatus.DATAB
wdata_i[3] => csr_mie.DATAB
wdata_i[3] => csr_mtvec.DATAB
wdata_i[3] => csr_mscratch.DATAB
wdata_i[3] => csr_mepc.DATAB
wdata_i[3] => csr_mcause.DATAB
wdata_i[3] => csr_mtval.DATAB
wdata_i[3] => csr_mip.DATAB
wdata_i[4] => csr_mstatus.DATAB
wdata_i[4] => csr_mie.DATAB
wdata_i[4] => csr_mtvec.DATAB
wdata_i[4] => csr_mscratch.DATAB
wdata_i[4] => csr_mepc.DATAB
wdata_i[4] => csr_mtval.DATAB
wdata_i[4] => csr_mip.DATAB
wdata_i[5] => csr_mstatus.DATAB
wdata_i[5] => csr_mie.DATAB
wdata_i[5] => csr_mtvec.DATAB
wdata_i[5] => csr_mscratch.DATAB
wdata_i[5] => csr_mepc.DATAB
wdata_i[5] => csr_mtval.DATAB
wdata_i[5] => csr_mip.DATAB
wdata_i[6] => csr_mstatus.DATAB
wdata_i[6] => csr_mie.DATAB
wdata_i[6] => csr_mtvec.DATAB
wdata_i[6] => csr_mscratch.DATAB
wdata_i[6] => csr_mepc.DATAB
wdata_i[6] => csr_mtval.DATAB
wdata_i[6] => csr_mip.DATAB
wdata_i[7] => csr_mstatus.DATAB
wdata_i[7] => csr_mie.DATAB
wdata_i[7] => csr_mtvec.DATAB
wdata_i[7] => csr_mscratch.DATAB
wdata_i[7] => csr_mepc.DATAB
wdata_i[7] => csr_mtval.DATAB
wdata_i[7] => csr_mip.DATAB
wdata_i[8] => csr_mstatus.DATAB
wdata_i[8] => csr_mie.DATAB
wdata_i[8] => csr_mtvec.DATAB
wdata_i[8] => csr_mscratch.DATAB
wdata_i[8] => csr_mepc.DATAB
wdata_i[8] => csr_mtval.DATAB
wdata_i[8] => csr_mip.DATAB
wdata_i[9] => csr_mstatus.DATAB
wdata_i[9] => csr_mie.DATAB
wdata_i[9] => csr_mtvec.DATAB
wdata_i[9] => csr_mscratch.DATAB
wdata_i[9] => csr_mepc.DATAB
wdata_i[9] => csr_mtval.DATAB
wdata_i[9] => csr_mip.DATAB
wdata_i[10] => csr_mstatus.DATAB
wdata_i[10] => csr_mie.DATAB
wdata_i[10] => csr_mtvec.DATAB
wdata_i[10] => csr_mscratch.DATAB
wdata_i[10] => csr_mepc.DATAB
wdata_i[10] => csr_mtval.DATAB
wdata_i[10] => csr_mip.DATAB
wdata_i[11] => csr_mstatus.DATAB
wdata_i[11] => csr_mie.DATAB
wdata_i[11] => csr_mtvec.DATAB
wdata_i[11] => csr_mscratch.DATAB
wdata_i[11] => csr_mepc.DATAB
wdata_i[11] => csr_mtval.DATAB
wdata_i[11] => csr_mip.DATAB
wdata_i[12] => csr_mstatus.DATAB
wdata_i[12] => csr_mie.DATAB
wdata_i[12] => csr_mtvec.DATAB
wdata_i[12] => csr_mscratch.DATAB
wdata_i[12] => csr_mepc.DATAB
wdata_i[12] => csr_mtval.DATAB
wdata_i[12] => csr_mip.DATAB
wdata_i[13] => csr_mstatus.DATAB
wdata_i[13] => csr_mie.DATAB
wdata_i[13] => csr_mtvec.DATAB
wdata_i[13] => csr_mscratch.DATAB
wdata_i[13] => csr_mepc.DATAB
wdata_i[13] => csr_mtval.DATAB
wdata_i[13] => csr_mip.DATAB
wdata_i[14] => csr_mstatus.DATAB
wdata_i[14] => csr_mie.DATAB
wdata_i[14] => csr_mtvec.DATAB
wdata_i[14] => csr_mscratch.DATAB
wdata_i[14] => csr_mepc.DATAB
wdata_i[14] => csr_mtval.DATAB
wdata_i[14] => csr_mip.DATAB
wdata_i[15] => csr_mstatus.DATAB
wdata_i[15] => csr_mie.DATAB
wdata_i[15] => csr_mtvec.DATAB
wdata_i[15] => csr_mscratch.DATAB
wdata_i[15] => csr_mepc.DATAB
wdata_i[15] => csr_mtval.DATAB
wdata_i[15] => csr_mip.DATAB
wdata_i[16] => csr_mstatus.DATAB
wdata_i[16] => csr_mie.DATAB
wdata_i[16] => csr_mtvec.DATAB
wdata_i[16] => csr_mscratch.DATAB
wdata_i[16] => csr_mepc.DATAB
wdata_i[16] => csr_mtval.DATAB
wdata_i[16] => csr_mip.DATAB
wdata_i[17] => csr_mstatus.DATAB
wdata_i[17] => csr_mie.DATAB
wdata_i[17] => csr_mtvec.DATAB
wdata_i[17] => csr_mscratch.DATAB
wdata_i[17] => csr_mepc.DATAB
wdata_i[17] => csr_mtval.DATAB
wdata_i[17] => csr_mip.DATAB
wdata_i[18] => csr_mstatus.DATAB
wdata_i[18] => csr_mie.DATAB
wdata_i[18] => csr_mtvec.DATAB
wdata_i[18] => csr_mscratch.DATAB
wdata_i[18] => csr_mepc.DATAB
wdata_i[18] => csr_mtval.DATAB
wdata_i[18] => csr_mip.DATAB
wdata_i[19] => csr_mstatus.DATAB
wdata_i[19] => csr_mie.DATAB
wdata_i[19] => csr_mtvec.DATAB
wdata_i[19] => csr_mscratch.DATAB
wdata_i[19] => csr_mepc.DATAB
wdata_i[19] => csr_mtval.DATAB
wdata_i[19] => csr_mip.DATAB
wdata_i[20] => csr_mstatus.DATAB
wdata_i[20] => csr_mie.DATAB
wdata_i[20] => csr_mtvec.DATAB
wdata_i[20] => csr_mscratch.DATAB
wdata_i[20] => csr_mepc.DATAB
wdata_i[20] => csr_mtval.DATAB
wdata_i[20] => csr_mip.DATAB
wdata_i[21] => csr_mstatus.DATAB
wdata_i[21] => csr_mie.DATAB
wdata_i[21] => csr_mtvec.DATAB
wdata_i[21] => csr_mscratch.DATAB
wdata_i[21] => csr_mepc.DATAB
wdata_i[21] => csr_mtval.DATAB
wdata_i[21] => csr_mip.DATAB
wdata_i[22] => csr_mstatus.DATAB
wdata_i[22] => csr_mie.DATAB
wdata_i[22] => csr_mtvec.DATAB
wdata_i[22] => csr_mscratch.DATAB
wdata_i[22] => csr_mepc.DATAB
wdata_i[22] => csr_mtval.DATAB
wdata_i[22] => csr_mip.DATAB
wdata_i[23] => csr_mstatus.DATAB
wdata_i[23] => csr_mie.DATAB
wdata_i[23] => csr_mtvec.DATAB
wdata_i[23] => csr_mscratch.DATAB
wdata_i[23] => csr_mepc.DATAB
wdata_i[23] => csr_mtval.DATAB
wdata_i[23] => csr_mip.DATAB
wdata_i[24] => csr_mstatus.DATAB
wdata_i[24] => csr_mie.DATAB
wdata_i[24] => csr_mtvec.DATAB
wdata_i[24] => csr_mscratch.DATAB
wdata_i[24] => csr_mepc.DATAB
wdata_i[24] => csr_mtval.DATAB
wdata_i[24] => csr_mip.DATAB
wdata_i[25] => csr_mstatus.DATAB
wdata_i[25] => csr_mie.DATAB
wdata_i[25] => csr_mtvec.DATAB
wdata_i[25] => csr_mscratch.DATAB
wdata_i[25] => csr_mepc.DATAB
wdata_i[25] => csr_mtval.DATAB
wdata_i[25] => csr_mip.DATAB
wdata_i[26] => csr_mstatus.DATAB
wdata_i[26] => csr_mie.DATAB
wdata_i[26] => csr_mtvec.DATAB
wdata_i[26] => csr_mscratch.DATAB
wdata_i[26] => csr_mepc.DATAB
wdata_i[26] => csr_mtval.DATAB
wdata_i[26] => csr_mip.DATAB
wdata_i[27] => csr_mstatus.DATAB
wdata_i[27] => csr_mie.DATAB
wdata_i[27] => csr_mtvec.DATAB
wdata_i[27] => csr_mscratch.DATAB
wdata_i[27] => csr_mepc.DATAB
wdata_i[27] => csr_mtval.DATAB
wdata_i[27] => csr_mip.DATAB
wdata_i[28] => csr_mstatus.DATAB
wdata_i[28] => csr_mie.DATAB
wdata_i[28] => csr_mtvec.DATAB
wdata_i[28] => csr_mscratch.DATAB
wdata_i[28] => csr_mepc.DATAB
wdata_i[28] => csr_mtval.DATAB
wdata_i[28] => csr_mip.DATAB
wdata_i[29] => csr_mstatus.DATAB
wdata_i[29] => csr_mie.DATAB
wdata_i[29] => csr_mtvec.DATAB
wdata_i[29] => csr_mscratch.DATAB
wdata_i[29] => csr_mepc.DATAB
wdata_i[29] => csr_mtval.DATAB
wdata_i[29] => csr_mip.DATAB
wdata_i[30] => csr_mstatus.DATAB
wdata_i[30] => csr_mie.DATAB
wdata_i[30] => csr_mtvec.DATAB
wdata_i[30] => csr_mscratch.DATAB
wdata_i[30] => csr_mepc.DATAB
wdata_i[30] => csr_mtval.DATAB
wdata_i[30] => csr_mip.DATAB
wdata_i[31] => csr_mstatus.DATAB
wdata_i[31] => csr_mie.DATAB
wdata_i[31] => csr_mtvec.DATAB
wdata_i[31] => csr_mscratch.DATAB
wdata_i[31] => csr_mepc.DATAB
wdata_i[31] => csr_mcause.DATAB
wdata_i[31] => csr_mtval.DATAB
wdata_i[31] => csr_mip.DATAB
raddr_i[0] => Equal8.IN23
raddr_i[0] => Equal9.IN23
raddr_i[0] => Equal10.IN23
raddr_i[0] => Equal11.IN23
raddr_i[0] => Equal12.IN23
raddr_i[0] => Equal13.IN23
raddr_i[0] => Equal14.IN23
raddr_i[0] => Equal15.IN23
raddr_i[0] => Equal16.IN23
raddr_i[0] => Equal17.IN23
raddr_i[0] => Equal18.IN23
raddr_i[1] => Equal8.IN22
raddr_i[1] => Equal9.IN22
raddr_i[1] => Equal10.IN22
raddr_i[1] => Equal11.IN22
raddr_i[1] => Equal12.IN22
raddr_i[1] => Equal13.IN22
raddr_i[1] => Equal14.IN22
raddr_i[1] => Equal15.IN22
raddr_i[1] => Equal16.IN22
raddr_i[1] => Equal17.IN22
raddr_i[1] => Equal18.IN22
raddr_i[2] => Equal8.IN21
raddr_i[2] => Equal9.IN21
raddr_i[2] => Equal10.IN21
raddr_i[2] => Equal11.IN21
raddr_i[2] => Equal12.IN21
raddr_i[2] => Equal13.IN21
raddr_i[2] => Equal14.IN21
raddr_i[2] => Equal15.IN21
raddr_i[2] => Equal16.IN21
raddr_i[2] => Equal17.IN21
raddr_i[2] => Equal18.IN21
raddr_i[3] => Equal8.IN20
raddr_i[3] => Equal9.IN20
raddr_i[3] => Equal10.IN20
raddr_i[3] => Equal11.IN20
raddr_i[3] => Equal12.IN20
raddr_i[3] => Equal13.IN20
raddr_i[3] => Equal14.IN20
raddr_i[3] => Equal15.IN20
raddr_i[3] => Equal16.IN20
raddr_i[3] => Equal17.IN20
raddr_i[3] => Equal18.IN20
raddr_i[4] => Equal8.IN19
raddr_i[4] => Equal9.IN19
raddr_i[4] => Equal10.IN19
raddr_i[4] => Equal11.IN19
raddr_i[4] => Equal12.IN19
raddr_i[4] => Equal13.IN19
raddr_i[4] => Equal14.IN19
raddr_i[4] => Equal15.IN19
raddr_i[4] => Equal16.IN19
raddr_i[4] => Equal17.IN19
raddr_i[4] => Equal18.IN19
raddr_i[5] => Equal8.IN18
raddr_i[5] => Equal9.IN18
raddr_i[5] => Equal10.IN18
raddr_i[5] => Equal11.IN18
raddr_i[5] => Equal12.IN18
raddr_i[5] => Equal13.IN18
raddr_i[5] => Equal14.IN18
raddr_i[5] => Equal15.IN18
raddr_i[5] => Equal16.IN18
raddr_i[5] => Equal17.IN18
raddr_i[5] => Equal18.IN18
raddr_i[6] => Equal8.IN17
raddr_i[6] => Equal9.IN17
raddr_i[6] => Equal10.IN17
raddr_i[6] => Equal11.IN17
raddr_i[6] => Equal12.IN17
raddr_i[6] => Equal13.IN17
raddr_i[6] => Equal14.IN17
raddr_i[6] => Equal15.IN17
raddr_i[6] => Equal16.IN17
raddr_i[6] => Equal17.IN17
raddr_i[6] => Equal18.IN17
raddr_i[7] => Equal8.IN16
raddr_i[7] => Equal9.IN16
raddr_i[7] => Equal10.IN16
raddr_i[7] => Equal11.IN16
raddr_i[7] => Equal12.IN16
raddr_i[7] => Equal13.IN16
raddr_i[7] => Equal14.IN16
raddr_i[7] => Equal15.IN16
raddr_i[7] => Equal16.IN16
raddr_i[7] => Equal17.IN16
raddr_i[7] => Equal18.IN16
raddr_i[8] => Equal8.IN15
raddr_i[8] => Equal9.IN15
raddr_i[8] => Equal10.IN15
raddr_i[8] => Equal11.IN15
raddr_i[8] => Equal12.IN15
raddr_i[8] => Equal13.IN15
raddr_i[8] => Equal14.IN15
raddr_i[8] => Equal15.IN15
raddr_i[8] => Equal16.IN15
raddr_i[8] => Equal17.IN15
raddr_i[8] => Equal18.IN15
raddr_i[9] => Equal8.IN14
raddr_i[9] => Equal9.IN14
raddr_i[9] => Equal10.IN14
raddr_i[9] => Equal11.IN14
raddr_i[9] => Equal12.IN14
raddr_i[9] => Equal13.IN14
raddr_i[9] => Equal14.IN14
raddr_i[9] => Equal15.IN14
raddr_i[9] => Equal16.IN14
raddr_i[9] => Equal17.IN14
raddr_i[9] => Equal18.IN14
raddr_i[10] => Equal8.IN13
raddr_i[10] => Equal9.IN13
raddr_i[10] => Equal10.IN13
raddr_i[10] => Equal11.IN13
raddr_i[10] => Equal12.IN13
raddr_i[10] => Equal13.IN13
raddr_i[10] => Equal14.IN13
raddr_i[10] => Equal15.IN13
raddr_i[10] => Equal16.IN13
raddr_i[10] => Equal17.IN13
raddr_i[10] => Equal18.IN13
raddr_i[11] => Equal8.IN12
raddr_i[11] => Equal9.IN12
raddr_i[11] => Equal10.IN12
raddr_i[11] => Equal11.IN12
raddr_i[11] => Equal12.IN12
raddr_i[11] => Equal13.IN12
raddr_i[11] => Equal14.IN12
raddr_i[11] => Equal15.IN12
raddr_i[11] => Equal16.IN12
raddr_i[11] => Equal17.IN12
raddr_i[11] => Equal18.IN12
raddr_i[12] => ~NO_FANOUT~
raddr_i[13] => ~NO_FANOUT~
raddr_i[14] => ~NO_FANOUT~
raddr_i[15] => ~NO_FANOUT~
raddr_i[16] => ~NO_FANOUT~
raddr_i[17] => ~NO_FANOUT~
raddr_i[18] => ~NO_FANOUT~
raddr_i[19] => ~NO_FANOUT~
raddr_i[20] => ~NO_FANOUT~
raddr_i[21] => ~NO_FANOUT~
raddr_i[22] => ~NO_FANOUT~
raddr_i[23] => ~NO_FANOUT~
raddr_i[24] => ~NO_FANOUT~
raddr_i[25] => ~NO_FANOUT~
raddr_i[26] => ~NO_FANOUT~
raddr_i[27] => ~NO_FANOUT~
raddr_i[28] => ~NO_FANOUT~
raddr_i[29] => ~NO_FANOUT~
raddr_i[30] => ~NO_FANOUT~
raddr_i[31] => ~NO_FANOUT~
rdata_o[0] <= rdata_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[1] <= rdata_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[2] <= rdata_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[3] <= rdata_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[4] <= rdata_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[5] <= rdata_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[6] <= rdata_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[7] <= rdata_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[8] <= rdata_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[9] <= rdata_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[10] <= rdata_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[11] <= rdata_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[12] <= rdata_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[13] <= rdata_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[14] <= rdata_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[15] <= rdata_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[16] <= rdata_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[17] <= rdata_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[18] <= rdata_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[19] <= rdata_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[20] <= rdata_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[21] <= rdata_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[22] <= rdata_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[23] <= rdata_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[24] <= rdata_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[25] <= rdata_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[26] <= rdata_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[27] <= rdata_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[28] <= rdata_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[29] <= rdata_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[30] <= rdata_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_o[31] <= rdata_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|id_ex:u_id_ex
clk => ex_wd_csr_reg[0]~reg0.CLK
clk => ex_wd_csr_reg[1]~reg0.CLK
clk => ex_wd_csr_reg[2]~reg0.CLK
clk => ex_wd_csr_reg[3]~reg0.CLK
clk => ex_wd_csr_reg[4]~reg0.CLK
clk => ex_wd_csr_reg[5]~reg0.CLK
clk => ex_wd_csr_reg[6]~reg0.CLK
clk => ex_wd_csr_reg[7]~reg0.CLK
clk => ex_wd_csr_reg[8]~reg0.CLK
clk => ex_wd_csr_reg[9]~reg0.CLK
clk => ex_wd_csr_reg[10]~reg0.CLK
clk => ex_wd_csr_reg[11]~reg0.CLK
clk => ex_wd_csr_reg[12]~reg0.CLK
clk => ex_wd_csr_reg[13]~reg0.CLK
clk => ex_wd_csr_reg[14]~reg0.CLK
clk => ex_wd_csr_reg[15]~reg0.CLK
clk => ex_wd_csr_reg[16]~reg0.CLK
clk => ex_wd_csr_reg[17]~reg0.CLK
clk => ex_wd_csr_reg[18]~reg0.CLK
clk => ex_wd_csr_reg[19]~reg0.CLK
clk => ex_wd_csr_reg[20]~reg0.CLK
clk => ex_wd_csr_reg[21]~reg0.CLK
clk => ex_wd_csr_reg[22]~reg0.CLK
clk => ex_wd_csr_reg[23]~reg0.CLK
clk => ex_wd_csr_reg[24]~reg0.CLK
clk => ex_wd_csr_reg[25]~reg0.CLK
clk => ex_wd_csr_reg[26]~reg0.CLK
clk => ex_wd_csr_reg[27]~reg0.CLK
clk => ex_wd_csr_reg[28]~reg0.CLK
clk => ex_wd_csr_reg[29]~reg0.CLK
clk => ex_wd_csr_reg[30]~reg0.CLK
clk => ex_wd_csr_reg[31]~reg0.CLK
clk => ex_csr_reg[0]~reg0.CLK
clk => ex_csr_reg[1]~reg0.CLK
clk => ex_csr_reg[2]~reg0.CLK
clk => ex_csr_reg[3]~reg0.CLK
clk => ex_csr_reg[4]~reg0.CLK
clk => ex_csr_reg[5]~reg0.CLK
clk => ex_csr_reg[6]~reg0.CLK
clk => ex_csr_reg[7]~reg0.CLK
clk => ex_csr_reg[8]~reg0.CLK
clk => ex_csr_reg[9]~reg0.CLK
clk => ex_csr_reg[10]~reg0.CLK
clk => ex_csr_reg[11]~reg0.CLK
clk => ex_csr_reg[12]~reg0.CLK
clk => ex_csr_reg[13]~reg0.CLK
clk => ex_csr_reg[14]~reg0.CLK
clk => ex_csr_reg[15]~reg0.CLK
clk => ex_csr_reg[16]~reg0.CLK
clk => ex_csr_reg[17]~reg0.CLK
clk => ex_csr_reg[18]~reg0.CLK
clk => ex_csr_reg[19]~reg0.CLK
clk => ex_csr_reg[20]~reg0.CLK
clk => ex_csr_reg[21]~reg0.CLK
clk => ex_csr_reg[22]~reg0.CLK
clk => ex_csr_reg[23]~reg0.CLK
clk => ex_csr_reg[24]~reg0.CLK
clk => ex_csr_reg[25]~reg0.CLK
clk => ex_csr_reg[26]~reg0.CLK
clk => ex_csr_reg[27]~reg0.CLK
clk => ex_csr_reg[28]~reg0.CLK
clk => ex_csr_reg[29]~reg0.CLK
clk => ex_csr_reg[30]~reg0.CLK
clk => ex_csr_reg[31]~reg0.CLK
clk => ex_wcsr_reg~reg0.CLK
clk => ex_wreg~reg0.CLK
clk => ex_wd[0]~reg0.CLK
clk => ex_wd[1]~reg0.CLK
clk => ex_wd[2]~reg0.CLK
clk => ex_wd[3]~reg0.CLK
clk => ex_wd[4]~reg0.CLK
clk => ex_reg2[0]~reg0.CLK
clk => ex_reg2[1]~reg0.CLK
clk => ex_reg2[2]~reg0.CLK
clk => ex_reg2[3]~reg0.CLK
clk => ex_reg2[4]~reg0.CLK
clk => ex_reg2[5]~reg0.CLK
clk => ex_reg2[6]~reg0.CLK
clk => ex_reg2[7]~reg0.CLK
clk => ex_reg2[8]~reg0.CLK
clk => ex_reg2[9]~reg0.CLK
clk => ex_reg2[10]~reg0.CLK
clk => ex_reg2[11]~reg0.CLK
clk => ex_reg2[12]~reg0.CLK
clk => ex_reg2[13]~reg0.CLK
clk => ex_reg2[14]~reg0.CLK
clk => ex_reg2[15]~reg0.CLK
clk => ex_reg2[16]~reg0.CLK
clk => ex_reg2[17]~reg0.CLK
clk => ex_reg2[18]~reg0.CLK
clk => ex_reg2[19]~reg0.CLK
clk => ex_reg2[20]~reg0.CLK
clk => ex_reg2[21]~reg0.CLK
clk => ex_reg2[22]~reg0.CLK
clk => ex_reg2[23]~reg0.CLK
clk => ex_reg2[24]~reg0.CLK
clk => ex_reg2[25]~reg0.CLK
clk => ex_reg2[26]~reg0.CLK
clk => ex_reg2[27]~reg0.CLK
clk => ex_reg2[28]~reg0.CLK
clk => ex_reg2[29]~reg0.CLK
clk => ex_reg2[30]~reg0.CLK
clk => ex_reg2[31]~reg0.CLK
clk => ex_reg1[0]~reg0.CLK
clk => ex_reg1[1]~reg0.CLK
clk => ex_reg1[2]~reg0.CLK
clk => ex_reg1[3]~reg0.CLK
clk => ex_reg1[4]~reg0.CLK
clk => ex_reg1[5]~reg0.CLK
clk => ex_reg1[6]~reg0.CLK
clk => ex_reg1[7]~reg0.CLK
clk => ex_reg1[8]~reg0.CLK
clk => ex_reg1[9]~reg0.CLK
clk => ex_reg1[10]~reg0.CLK
clk => ex_reg1[11]~reg0.CLK
clk => ex_reg1[12]~reg0.CLK
clk => ex_reg1[13]~reg0.CLK
clk => ex_reg1[14]~reg0.CLK
clk => ex_reg1[15]~reg0.CLK
clk => ex_reg1[16]~reg0.CLK
clk => ex_reg1[17]~reg0.CLK
clk => ex_reg1[18]~reg0.CLK
clk => ex_reg1[19]~reg0.CLK
clk => ex_reg1[20]~reg0.CLK
clk => ex_reg1[21]~reg0.CLK
clk => ex_reg1[22]~reg0.CLK
clk => ex_reg1[23]~reg0.CLK
clk => ex_reg1[24]~reg0.CLK
clk => ex_reg1[25]~reg0.CLK
clk => ex_reg1[26]~reg0.CLK
clk => ex_reg1[27]~reg0.CLK
clk => ex_reg1[28]~reg0.CLK
clk => ex_reg1[29]~reg0.CLK
clk => ex_reg1[30]~reg0.CLK
clk => ex_reg1[31]~reg0.CLK
clk => ex_alusel[0]~reg0.CLK
clk => ex_alusel[1]~reg0.CLK
clk => ex_alusel[2]~reg0.CLK
clk => ex_alusel[3]~reg0.CLK
clk => ex_aluop[0]~reg0.CLK
clk => ex_aluop[1]~reg0.CLK
clk => ex_aluop[2]~reg0.CLK
clk => ex_aluop[3]~reg0.CLK
clk => ex_aluop[4]~reg0.CLK
clk => ex_inst_o[0]~reg0.CLK
clk => ex_inst_o[1]~reg0.CLK
clk => ex_inst_o[2]~reg0.CLK
clk => ex_inst_o[3]~reg0.CLK
clk => ex_inst_o[4]~reg0.CLK
clk => ex_inst_o[5]~reg0.CLK
clk => ex_inst_o[6]~reg0.CLK
clk => ex_inst_o[7]~reg0.CLK
clk => ex_inst_o[8]~reg0.CLK
clk => ex_inst_o[9]~reg0.CLK
clk => ex_inst_o[10]~reg0.CLK
clk => ex_inst_o[11]~reg0.CLK
clk => ex_inst_o[12]~reg0.CLK
clk => ex_inst_o[13]~reg0.CLK
clk => ex_inst_o[14]~reg0.CLK
clk => ex_inst_o[15]~reg0.CLK
clk => ex_inst_o[16]~reg0.CLK
clk => ex_inst_o[17]~reg0.CLK
clk => ex_inst_o[18]~reg0.CLK
clk => ex_inst_o[19]~reg0.CLK
clk => ex_inst_o[20]~reg0.CLK
clk => ex_inst_o[21]~reg0.CLK
clk => ex_inst_o[22]~reg0.CLK
clk => ex_inst_o[23]~reg0.CLK
clk => ex_inst_o[24]~reg0.CLK
clk => ex_inst_o[25]~reg0.CLK
clk => ex_inst_o[26]~reg0.CLK
clk => ex_inst_o[27]~reg0.CLK
clk => ex_inst_o[28]~reg0.CLK
clk => ex_inst_o[29]~reg0.CLK
clk => ex_inst_o[30]~reg0.CLK
clk => ex_inst_o[31]~reg0.CLK
clk => ex_pc_o[0]~reg0.CLK
clk => ex_pc_o[1]~reg0.CLK
clk => ex_pc_o[2]~reg0.CLK
clk => ex_pc_o[3]~reg0.CLK
clk => ex_pc_o[4]~reg0.CLK
clk => ex_pc_o[5]~reg0.CLK
clk => ex_pc_o[6]~reg0.CLK
clk => ex_pc_o[7]~reg0.CLK
clk => ex_pc_o[8]~reg0.CLK
clk => ex_pc_o[9]~reg0.CLK
clk => ex_pc_o[10]~reg0.CLK
clk => ex_pc_o[11]~reg0.CLK
clk => ex_pc_o[12]~reg0.CLK
clk => ex_pc_o[13]~reg0.CLK
clk => ex_pc_o[14]~reg0.CLK
clk => ex_pc_o[15]~reg0.CLK
clk => ex_pc_o[16]~reg0.CLK
clk => ex_pc_o[17]~reg0.CLK
clk => ex_pc_o[18]~reg0.CLK
clk => ex_pc_o[19]~reg0.CLK
clk => ex_pc_o[20]~reg0.CLK
clk => ex_pc_o[21]~reg0.CLK
clk => ex_pc_o[22]~reg0.CLK
clk => ex_pc_o[23]~reg0.CLK
clk => ex_pc_o[24]~reg0.CLK
clk => ex_pc_o[25]~reg0.CLK
clk => ex_pc_o[26]~reg0.CLK
clk => ex_pc_o[27]~reg0.CLK
clk => ex_pc_o[28]~reg0.CLK
clk => ex_pc_o[29]~reg0.CLK
clk => ex_pc_o[30]~reg0.CLK
clk => ex_pc_o[31]~reg0.CLK
rst => ex_wd_csr_reg[0]~reg0.ACLR
rst => ex_wd_csr_reg[1]~reg0.ACLR
rst => ex_wd_csr_reg[2]~reg0.ACLR
rst => ex_wd_csr_reg[3]~reg0.ACLR
rst => ex_wd_csr_reg[4]~reg0.ACLR
rst => ex_wd_csr_reg[5]~reg0.ACLR
rst => ex_wd_csr_reg[6]~reg0.ACLR
rst => ex_wd_csr_reg[7]~reg0.ACLR
rst => ex_wd_csr_reg[8]~reg0.ACLR
rst => ex_wd_csr_reg[9]~reg0.ACLR
rst => ex_wd_csr_reg[10]~reg0.ACLR
rst => ex_wd_csr_reg[11]~reg0.ACLR
rst => ex_wd_csr_reg[12]~reg0.ACLR
rst => ex_wd_csr_reg[13]~reg0.ACLR
rst => ex_wd_csr_reg[14]~reg0.ACLR
rst => ex_wd_csr_reg[15]~reg0.ACLR
rst => ex_wd_csr_reg[16]~reg0.ACLR
rst => ex_wd_csr_reg[17]~reg0.ACLR
rst => ex_wd_csr_reg[18]~reg0.ACLR
rst => ex_wd_csr_reg[19]~reg0.ACLR
rst => ex_wd_csr_reg[20]~reg0.ACLR
rst => ex_wd_csr_reg[21]~reg0.ACLR
rst => ex_wd_csr_reg[22]~reg0.ACLR
rst => ex_wd_csr_reg[23]~reg0.ACLR
rst => ex_wd_csr_reg[24]~reg0.ACLR
rst => ex_wd_csr_reg[25]~reg0.ACLR
rst => ex_wd_csr_reg[26]~reg0.ACLR
rst => ex_wd_csr_reg[27]~reg0.ACLR
rst => ex_wd_csr_reg[28]~reg0.ACLR
rst => ex_wd_csr_reg[29]~reg0.ACLR
rst => ex_wd_csr_reg[30]~reg0.ACLR
rst => ex_wd_csr_reg[31]~reg0.ACLR
rst => ex_csr_reg[0]~reg0.ACLR
rst => ex_csr_reg[1]~reg0.ACLR
rst => ex_csr_reg[2]~reg0.ACLR
rst => ex_csr_reg[3]~reg0.ACLR
rst => ex_csr_reg[4]~reg0.ACLR
rst => ex_csr_reg[5]~reg0.ACLR
rst => ex_csr_reg[6]~reg0.ACLR
rst => ex_csr_reg[7]~reg0.ACLR
rst => ex_csr_reg[8]~reg0.ACLR
rst => ex_csr_reg[9]~reg0.ACLR
rst => ex_csr_reg[10]~reg0.ACLR
rst => ex_csr_reg[11]~reg0.ACLR
rst => ex_csr_reg[12]~reg0.ACLR
rst => ex_csr_reg[13]~reg0.ACLR
rst => ex_csr_reg[14]~reg0.ACLR
rst => ex_csr_reg[15]~reg0.ACLR
rst => ex_csr_reg[16]~reg0.ACLR
rst => ex_csr_reg[17]~reg0.ACLR
rst => ex_csr_reg[18]~reg0.ACLR
rst => ex_csr_reg[19]~reg0.ACLR
rst => ex_csr_reg[20]~reg0.ACLR
rst => ex_csr_reg[21]~reg0.ACLR
rst => ex_csr_reg[22]~reg0.ACLR
rst => ex_csr_reg[23]~reg0.ACLR
rst => ex_csr_reg[24]~reg0.ACLR
rst => ex_csr_reg[25]~reg0.ACLR
rst => ex_csr_reg[26]~reg0.ACLR
rst => ex_csr_reg[27]~reg0.ACLR
rst => ex_csr_reg[28]~reg0.ACLR
rst => ex_csr_reg[29]~reg0.ACLR
rst => ex_csr_reg[30]~reg0.ACLR
rst => ex_csr_reg[31]~reg0.ACLR
rst => ex_wcsr_reg~reg0.ACLR
rst => ex_wreg~reg0.ACLR
rst => ex_wd[0]~reg0.ACLR
rst => ex_wd[1]~reg0.ACLR
rst => ex_wd[2]~reg0.ACLR
rst => ex_wd[3]~reg0.ACLR
rst => ex_wd[4]~reg0.ACLR
rst => ex_reg2[0]~reg0.ACLR
rst => ex_reg2[1]~reg0.ACLR
rst => ex_reg2[2]~reg0.ACLR
rst => ex_reg2[3]~reg0.ACLR
rst => ex_reg2[4]~reg0.ACLR
rst => ex_reg2[5]~reg0.ACLR
rst => ex_reg2[6]~reg0.ACLR
rst => ex_reg2[7]~reg0.ACLR
rst => ex_reg2[8]~reg0.ACLR
rst => ex_reg2[9]~reg0.ACLR
rst => ex_reg2[10]~reg0.ACLR
rst => ex_reg2[11]~reg0.ACLR
rst => ex_reg2[12]~reg0.ACLR
rst => ex_reg2[13]~reg0.ACLR
rst => ex_reg2[14]~reg0.ACLR
rst => ex_reg2[15]~reg0.ACLR
rst => ex_reg2[16]~reg0.ACLR
rst => ex_reg2[17]~reg0.ACLR
rst => ex_reg2[18]~reg0.ACLR
rst => ex_reg2[19]~reg0.ACLR
rst => ex_reg2[20]~reg0.ACLR
rst => ex_reg2[21]~reg0.ACLR
rst => ex_reg2[22]~reg0.ACLR
rst => ex_reg2[23]~reg0.ACLR
rst => ex_reg2[24]~reg0.ACLR
rst => ex_reg2[25]~reg0.ACLR
rst => ex_reg2[26]~reg0.ACLR
rst => ex_reg2[27]~reg0.ACLR
rst => ex_reg2[28]~reg0.ACLR
rst => ex_reg2[29]~reg0.ACLR
rst => ex_reg2[30]~reg0.ACLR
rst => ex_reg2[31]~reg0.ACLR
rst => ex_reg1[0]~reg0.ACLR
rst => ex_reg1[1]~reg0.ACLR
rst => ex_reg1[2]~reg0.ACLR
rst => ex_reg1[3]~reg0.ACLR
rst => ex_reg1[4]~reg0.ACLR
rst => ex_reg1[5]~reg0.ACLR
rst => ex_reg1[6]~reg0.ACLR
rst => ex_reg1[7]~reg0.ACLR
rst => ex_reg1[8]~reg0.ACLR
rst => ex_reg1[9]~reg0.ACLR
rst => ex_reg1[10]~reg0.ACLR
rst => ex_reg1[11]~reg0.ACLR
rst => ex_reg1[12]~reg0.ACLR
rst => ex_reg1[13]~reg0.ACLR
rst => ex_reg1[14]~reg0.ACLR
rst => ex_reg1[15]~reg0.ACLR
rst => ex_reg1[16]~reg0.ACLR
rst => ex_reg1[17]~reg0.ACLR
rst => ex_reg1[18]~reg0.ACLR
rst => ex_reg1[19]~reg0.ACLR
rst => ex_reg1[20]~reg0.ACLR
rst => ex_reg1[21]~reg0.ACLR
rst => ex_reg1[22]~reg0.ACLR
rst => ex_reg1[23]~reg0.ACLR
rst => ex_reg1[24]~reg0.ACLR
rst => ex_reg1[25]~reg0.ACLR
rst => ex_reg1[26]~reg0.ACLR
rst => ex_reg1[27]~reg0.ACLR
rst => ex_reg1[28]~reg0.ACLR
rst => ex_reg1[29]~reg0.ACLR
rst => ex_reg1[30]~reg0.ACLR
rst => ex_reg1[31]~reg0.ACLR
rst => ex_alusel[0]~reg0.ACLR
rst => ex_alusel[1]~reg0.ACLR
rst => ex_alusel[2]~reg0.ACLR
rst => ex_alusel[3]~reg0.ACLR
rst => ex_aluop[0]~reg0.ACLR
rst => ex_aluop[1]~reg0.ACLR
rst => ex_aluop[2]~reg0.ACLR
rst => ex_aluop[3]~reg0.ACLR
rst => ex_aluop[4]~reg0.ACLR
rst => ex_inst_o[0]~reg0.ACLR
rst => ex_inst_o[1]~reg0.ACLR
rst => ex_inst_o[2]~reg0.ACLR
rst => ex_inst_o[3]~reg0.ACLR
rst => ex_inst_o[4]~reg0.ACLR
rst => ex_inst_o[5]~reg0.ACLR
rst => ex_inst_o[6]~reg0.ACLR
rst => ex_inst_o[7]~reg0.ACLR
rst => ex_inst_o[8]~reg0.ACLR
rst => ex_inst_o[9]~reg0.ACLR
rst => ex_inst_o[10]~reg0.ACLR
rst => ex_inst_o[11]~reg0.ACLR
rst => ex_inst_o[12]~reg0.ACLR
rst => ex_inst_o[13]~reg0.ACLR
rst => ex_inst_o[14]~reg0.ACLR
rst => ex_inst_o[15]~reg0.ACLR
rst => ex_inst_o[16]~reg0.ACLR
rst => ex_inst_o[17]~reg0.ACLR
rst => ex_inst_o[18]~reg0.ACLR
rst => ex_inst_o[19]~reg0.ACLR
rst => ex_inst_o[20]~reg0.ACLR
rst => ex_inst_o[21]~reg0.ACLR
rst => ex_inst_o[22]~reg0.ACLR
rst => ex_inst_o[23]~reg0.ACLR
rst => ex_inst_o[24]~reg0.ACLR
rst => ex_inst_o[25]~reg0.ACLR
rst => ex_inst_o[26]~reg0.ACLR
rst => ex_inst_o[27]~reg0.ACLR
rst => ex_inst_o[28]~reg0.ACLR
rst => ex_inst_o[29]~reg0.ACLR
rst => ex_inst_o[30]~reg0.ACLR
rst => ex_inst_o[31]~reg0.ACLR
rst => ex_pc_o[0]~reg0.ACLR
rst => ex_pc_o[1]~reg0.ACLR
rst => ex_pc_o[2]~reg0.ACLR
rst => ex_pc_o[3]~reg0.ACLR
rst => ex_pc_o[4]~reg0.ACLR
rst => ex_pc_o[5]~reg0.ACLR
rst => ex_pc_o[6]~reg0.ACLR
rst => ex_pc_o[7]~reg0.ACLR
rst => ex_pc_o[8]~reg0.ACLR
rst => ex_pc_o[9]~reg0.ACLR
rst => ex_pc_o[10]~reg0.ACLR
rst => ex_pc_o[11]~reg0.ACLR
rst => ex_pc_o[12]~reg0.ACLR
rst => ex_pc_o[13]~reg0.ACLR
rst => ex_pc_o[14]~reg0.ACLR
rst => ex_pc_o[15]~reg0.ACLR
rst => ex_pc_o[16]~reg0.ACLR
rst => ex_pc_o[17]~reg0.ACLR
rst => ex_pc_o[18]~reg0.ACLR
rst => ex_pc_o[19]~reg0.ACLR
rst => ex_pc_o[20]~reg0.ACLR
rst => ex_pc_o[21]~reg0.ACLR
rst => ex_pc_o[22]~reg0.ACLR
rst => ex_pc_o[23]~reg0.ACLR
rst => ex_pc_o[24]~reg0.ACLR
rst => ex_pc_o[25]~reg0.ACLR
rst => ex_pc_o[26]~reg0.ACLR
rst => ex_pc_o[27]~reg0.ACLR
rst => ex_pc_o[28]~reg0.ACLR
rst => ex_pc_o[29]~reg0.ACLR
rst => ex_pc_o[30]~reg0.ACLR
rst => ex_pc_o[31]~reg0.ACLR
id_pc_i[0] => ex_pc_o.DATAA
id_pc_i[0] => ex_pc_o.DATAB
id_pc_i[1] => ex_pc_o.DATAA
id_pc_i[1] => ex_pc_o.DATAB
id_pc_i[2] => ex_pc_o.DATAA
id_pc_i[2] => ex_pc_o.DATAB
id_pc_i[3] => ex_pc_o.DATAA
id_pc_i[3] => ex_pc_o.DATAB
id_pc_i[4] => ex_pc_o.DATAA
id_pc_i[4] => ex_pc_o.DATAB
id_pc_i[5] => ex_pc_o.DATAA
id_pc_i[5] => ex_pc_o.DATAB
id_pc_i[6] => ex_pc_o.DATAA
id_pc_i[6] => ex_pc_o.DATAB
id_pc_i[7] => ex_pc_o.DATAA
id_pc_i[7] => ex_pc_o.DATAB
id_pc_i[8] => ex_pc_o.DATAA
id_pc_i[8] => ex_pc_o.DATAB
id_pc_i[9] => ex_pc_o.DATAA
id_pc_i[9] => ex_pc_o.DATAB
id_pc_i[10] => ex_pc_o.DATAA
id_pc_i[10] => ex_pc_o.DATAB
id_pc_i[11] => ex_pc_o.DATAA
id_pc_i[11] => ex_pc_o.DATAB
id_pc_i[12] => ex_pc_o.DATAA
id_pc_i[12] => ex_pc_o.DATAB
id_pc_i[13] => ex_pc_o.DATAA
id_pc_i[13] => ex_pc_o.DATAB
id_pc_i[14] => ex_pc_o.DATAA
id_pc_i[14] => ex_pc_o.DATAB
id_pc_i[15] => ex_pc_o.DATAA
id_pc_i[15] => ex_pc_o.DATAB
id_pc_i[16] => ex_pc_o.DATAA
id_pc_i[16] => ex_pc_o.DATAB
id_pc_i[17] => ex_pc_o.DATAA
id_pc_i[17] => ex_pc_o.DATAB
id_pc_i[18] => ex_pc_o.DATAA
id_pc_i[18] => ex_pc_o.DATAB
id_pc_i[19] => ex_pc_o.DATAA
id_pc_i[19] => ex_pc_o.DATAB
id_pc_i[20] => ex_pc_o.DATAA
id_pc_i[20] => ex_pc_o.DATAB
id_pc_i[21] => ex_pc_o.DATAA
id_pc_i[21] => ex_pc_o.DATAB
id_pc_i[22] => ex_pc_o.DATAA
id_pc_i[22] => ex_pc_o.DATAB
id_pc_i[23] => ex_pc_o.DATAA
id_pc_i[23] => ex_pc_o.DATAB
id_pc_i[24] => ex_pc_o.DATAA
id_pc_i[24] => ex_pc_o.DATAB
id_pc_i[25] => ex_pc_o.DATAA
id_pc_i[25] => ex_pc_o.DATAB
id_pc_i[26] => ex_pc_o.DATAA
id_pc_i[26] => ex_pc_o.DATAB
id_pc_i[27] => ex_pc_o.DATAA
id_pc_i[27] => ex_pc_o.DATAB
id_pc_i[28] => ex_pc_o.DATAA
id_pc_i[28] => ex_pc_o.DATAB
id_pc_i[29] => ex_pc_o.DATAA
id_pc_i[29] => ex_pc_o.DATAB
id_pc_i[30] => ex_pc_o.DATAA
id_pc_i[30] => ex_pc_o.DATAB
id_pc_i[31] => ex_pc_o.DATAA
id_pc_i[31] => ex_pc_o.DATAB
id_inst_i[0] => ex_inst_o.DATAA
id_inst_i[1] => ex_inst_o.DATAA
id_inst_i[2] => ex_inst_o.DATAA
id_inst_i[3] => ex_inst_o.DATAA
id_inst_i[4] => ex_inst_o.DATAA
id_inst_i[5] => ex_inst_o.DATAA
id_inst_i[6] => ex_inst_o.DATAA
id_inst_i[7] => ex_inst_o.DATAA
id_inst_i[8] => ex_inst_o.DATAA
id_inst_i[9] => ex_inst_o.DATAA
id_inst_i[10] => ex_inst_o.DATAA
id_inst_i[11] => ex_inst_o.DATAA
id_inst_i[12] => ex_inst_o.DATAA
id_inst_i[13] => ex_inst_o.DATAA
id_inst_i[14] => ex_inst_o.DATAA
id_inst_i[15] => ex_inst_o.DATAA
id_inst_i[16] => ex_inst_o.DATAA
id_inst_i[17] => ex_inst_o.DATAA
id_inst_i[18] => ex_inst_o.DATAA
id_inst_i[19] => ex_inst_o.DATAA
id_inst_i[20] => ex_inst_o.DATAA
id_inst_i[21] => ex_inst_o.DATAA
id_inst_i[22] => ex_inst_o.DATAA
id_inst_i[23] => ex_inst_o.DATAA
id_inst_i[24] => ex_inst_o.DATAA
id_inst_i[25] => ex_inst_o.DATAA
id_inst_i[26] => ex_inst_o.DATAA
id_inst_i[27] => ex_inst_o.DATAA
id_inst_i[28] => ex_inst_o.DATAA
id_inst_i[29] => ex_inst_o.DATAA
id_inst_i[30] => ex_inst_o.DATAA
id_inst_i[31] => ex_inst_o.DATAA
id_aluop[0] => ex_aluop.DATAA
id_aluop[1] => ex_aluop.DATAA
id_aluop[2] => ex_aluop.DATAA
id_aluop[3] => ex_aluop.DATAA
id_aluop[4] => ex_aluop.DATAA
id_alusel[0] => ex_alusel.DATAA
id_alusel[1] => ex_alusel.DATAA
id_alusel[2] => ex_alusel.DATAA
id_alusel[3] => ex_alusel.DATAA
id_reg1[0] => ex_reg1.DATAA
id_reg1[1] => ex_reg1.DATAA
id_reg1[2] => ex_reg1.DATAA
id_reg1[3] => ex_reg1.DATAA
id_reg1[4] => ex_reg1.DATAA
id_reg1[5] => ex_reg1.DATAA
id_reg1[6] => ex_reg1.DATAA
id_reg1[7] => ex_reg1.DATAA
id_reg1[8] => ex_reg1.DATAA
id_reg1[9] => ex_reg1.DATAA
id_reg1[10] => ex_reg1.DATAA
id_reg1[11] => ex_reg1.DATAA
id_reg1[12] => ex_reg1.DATAA
id_reg1[13] => ex_reg1.DATAA
id_reg1[14] => ex_reg1.DATAA
id_reg1[15] => ex_reg1.DATAA
id_reg1[16] => ex_reg1.DATAA
id_reg1[17] => ex_reg1.DATAA
id_reg1[18] => ex_reg1.DATAA
id_reg1[19] => ex_reg1.DATAA
id_reg1[20] => ex_reg1.DATAA
id_reg1[21] => ex_reg1.DATAA
id_reg1[22] => ex_reg1.DATAA
id_reg1[23] => ex_reg1.DATAA
id_reg1[24] => ex_reg1.DATAA
id_reg1[25] => ex_reg1.DATAA
id_reg1[26] => ex_reg1.DATAA
id_reg1[27] => ex_reg1.DATAA
id_reg1[28] => ex_reg1.DATAA
id_reg1[29] => ex_reg1.DATAA
id_reg1[30] => ex_reg1.DATAA
id_reg1[31] => ex_reg1.DATAA
id_reg2[0] => ex_reg2.DATAA
id_reg2[1] => ex_reg2.DATAA
id_reg2[2] => ex_reg2.DATAA
id_reg2[3] => ex_reg2.DATAA
id_reg2[4] => ex_reg2.DATAA
id_reg2[5] => ex_reg2.DATAA
id_reg2[6] => ex_reg2.DATAA
id_reg2[7] => ex_reg2.DATAA
id_reg2[8] => ex_reg2.DATAA
id_reg2[9] => ex_reg2.DATAA
id_reg2[10] => ex_reg2.DATAA
id_reg2[11] => ex_reg2.DATAA
id_reg2[12] => ex_reg2.DATAA
id_reg2[13] => ex_reg2.DATAA
id_reg2[14] => ex_reg2.DATAA
id_reg2[15] => ex_reg2.DATAA
id_reg2[16] => ex_reg2.DATAA
id_reg2[17] => ex_reg2.DATAA
id_reg2[18] => ex_reg2.DATAA
id_reg2[19] => ex_reg2.DATAA
id_reg2[20] => ex_reg2.DATAA
id_reg2[21] => ex_reg2.DATAA
id_reg2[22] => ex_reg2.DATAA
id_reg2[23] => ex_reg2.DATAA
id_reg2[24] => ex_reg2.DATAA
id_reg2[25] => ex_reg2.DATAA
id_reg2[26] => ex_reg2.DATAA
id_reg2[27] => ex_reg2.DATAA
id_reg2[28] => ex_reg2.DATAA
id_reg2[29] => ex_reg2.DATAA
id_reg2[30] => ex_reg2.DATAA
id_reg2[31] => ex_reg2.DATAA
id_wd[0] => ex_wd.DATAA
id_wd[1] => ex_wd.DATAA
id_wd[2] => ex_wd.DATAA
id_wd[3] => ex_wd.DATAA
id_wd[4] => ex_wd.DATAA
id_wreg => ex_wreg.DATAA
id_wcsr_reg => ex_wcsr_reg.DATAA
id_csr_reg[0] => ex_csr_reg.DATAA
id_csr_reg[1] => ex_csr_reg.DATAA
id_csr_reg[2] => ex_csr_reg.DATAA
id_csr_reg[3] => ex_csr_reg.DATAA
id_csr_reg[4] => ex_csr_reg.DATAA
id_csr_reg[5] => ex_csr_reg.DATAA
id_csr_reg[6] => ex_csr_reg.DATAA
id_csr_reg[7] => ex_csr_reg.DATAA
id_csr_reg[8] => ex_csr_reg.DATAA
id_csr_reg[9] => ex_csr_reg.DATAA
id_csr_reg[10] => ex_csr_reg.DATAA
id_csr_reg[11] => ex_csr_reg.DATAA
id_csr_reg[12] => ex_csr_reg.DATAA
id_csr_reg[13] => ex_csr_reg.DATAA
id_csr_reg[14] => ex_csr_reg.DATAA
id_csr_reg[15] => ex_csr_reg.DATAA
id_csr_reg[16] => ex_csr_reg.DATAA
id_csr_reg[17] => ex_csr_reg.DATAA
id_csr_reg[18] => ex_csr_reg.DATAA
id_csr_reg[19] => ex_csr_reg.DATAA
id_csr_reg[20] => ex_csr_reg.DATAA
id_csr_reg[21] => ex_csr_reg.DATAA
id_csr_reg[22] => ex_csr_reg.DATAA
id_csr_reg[23] => ex_csr_reg.DATAA
id_csr_reg[24] => ex_csr_reg.DATAA
id_csr_reg[25] => ex_csr_reg.DATAA
id_csr_reg[26] => ex_csr_reg.DATAA
id_csr_reg[27] => ex_csr_reg.DATAA
id_csr_reg[28] => ex_csr_reg.DATAA
id_csr_reg[29] => ex_csr_reg.DATAA
id_csr_reg[30] => ex_csr_reg.DATAA
id_csr_reg[31] => ex_csr_reg.DATAA
id_wd_csr_reg[0] => ex_wd_csr_reg.DATAA
id_wd_csr_reg[1] => ex_wd_csr_reg.DATAA
id_wd_csr_reg[2] => ex_wd_csr_reg.DATAA
id_wd_csr_reg[3] => ex_wd_csr_reg.DATAA
id_wd_csr_reg[4] => ex_wd_csr_reg.DATAA
id_wd_csr_reg[5] => ex_wd_csr_reg.DATAA
id_wd_csr_reg[6] => ex_wd_csr_reg.DATAA
id_wd_csr_reg[7] => ex_wd_csr_reg.DATAA
id_wd_csr_reg[8] => ex_wd_csr_reg.DATAA
id_wd_csr_reg[9] => ex_wd_csr_reg.DATAA
id_wd_csr_reg[10] => ex_wd_csr_reg.DATAA
id_wd_csr_reg[11] => ex_wd_csr_reg.DATAA
id_wd_csr_reg[12] => ex_wd_csr_reg.DATAA
id_wd_csr_reg[13] => ex_wd_csr_reg.DATAA
id_wd_csr_reg[14] => ex_wd_csr_reg.DATAA
id_wd_csr_reg[15] => ex_wd_csr_reg.DATAA
id_wd_csr_reg[16] => ex_wd_csr_reg.DATAA
id_wd_csr_reg[17] => ex_wd_csr_reg.DATAA
id_wd_csr_reg[18] => ex_wd_csr_reg.DATAA
id_wd_csr_reg[19] => ex_wd_csr_reg.DATAA
id_wd_csr_reg[20] => ex_wd_csr_reg.DATAA
id_wd_csr_reg[21] => ex_wd_csr_reg.DATAA
id_wd_csr_reg[22] => ex_wd_csr_reg.DATAA
id_wd_csr_reg[23] => ex_wd_csr_reg.DATAA
id_wd_csr_reg[24] => ex_wd_csr_reg.DATAA
id_wd_csr_reg[25] => ex_wd_csr_reg.DATAA
id_wd_csr_reg[26] => ex_wd_csr_reg.DATAA
id_wd_csr_reg[27] => ex_wd_csr_reg.DATAA
id_wd_csr_reg[28] => ex_wd_csr_reg.DATAA
id_wd_csr_reg[29] => ex_wd_csr_reg.DATAA
id_wd_csr_reg[30] => ex_wd_csr_reg.DATAA
id_wd_csr_reg[31] => ex_wd_csr_reg.DATAA
ex_branch_flag_i => ex_inst_o.OUTPUTSELECT
ex_branch_flag_i => ex_inst_o.OUTPUTSELECT
ex_branch_flag_i => ex_inst_o.OUTPUTSELECT
ex_branch_flag_i => ex_inst_o.OUTPUTSELECT
ex_branch_flag_i => ex_inst_o.OUTPUTSELECT
ex_branch_flag_i => ex_inst_o.OUTPUTSELECT
ex_branch_flag_i => ex_inst_o.OUTPUTSELECT
ex_branch_flag_i => ex_inst_o.OUTPUTSELECT
ex_branch_flag_i => ex_inst_o.OUTPUTSELECT
ex_branch_flag_i => ex_inst_o.OUTPUTSELECT
ex_branch_flag_i => ex_inst_o.OUTPUTSELECT
ex_branch_flag_i => ex_inst_o.OUTPUTSELECT
ex_branch_flag_i => ex_inst_o.OUTPUTSELECT
ex_branch_flag_i => ex_inst_o.OUTPUTSELECT
ex_branch_flag_i => ex_inst_o.OUTPUTSELECT
ex_branch_flag_i => ex_inst_o.OUTPUTSELECT
ex_branch_flag_i => ex_inst_o.OUTPUTSELECT
ex_branch_flag_i => ex_inst_o.OUTPUTSELECT
ex_branch_flag_i => ex_inst_o.OUTPUTSELECT
ex_branch_flag_i => ex_inst_o.OUTPUTSELECT
ex_branch_flag_i => ex_inst_o.OUTPUTSELECT
ex_branch_flag_i => ex_inst_o.OUTPUTSELECT
ex_branch_flag_i => ex_inst_o.OUTPUTSELECT
ex_branch_flag_i => ex_inst_o.OUTPUTSELECT
ex_branch_flag_i => ex_inst_o.OUTPUTSELECT
ex_branch_flag_i => ex_inst_o.OUTPUTSELECT
ex_branch_flag_i => ex_inst_o.OUTPUTSELECT
ex_branch_flag_i => ex_inst_o.OUTPUTSELECT
ex_branch_flag_i => ex_inst_o.OUTPUTSELECT
ex_branch_flag_i => ex_inst_o.OUTPUTSELECT
ex_branch_flag_i => ex_inst_o.OUTPUTSELECT
ex_branch_flag_i => ex_inst_o.OUTPUTSELECT
ex_branch_flag_i => ex_pc_o.OUTPUTSELECT
ex_branch_flag_i => ex_pc_o.OUTPUTSELECT
ex_branch_flag_i => ex_pc_o.OUTPUTSELECT
ex_branch_flag_i => ex_pc_o.OUTPUTSELECT
ex_branch_flag_i => ex_pc_o.OUTPUTSELECT
ex_branch_flag_i => ex_pc_o.OUTPUTSELECT
ex_branch_flag_i => ex_pc_o.OUTPUTSELECT
ex_branch_flag_i => ex_pc_o.OUTPUTSELECT
ex_branch_flag_i => ex_pc_o.OUTPUTSELECT
ex_branch_flag_i => ex_pc_o.OUTPUTSELECT
ex_branch_flag_i => ex_pc_o.OUTPUTSELECT
ex_branch_flag_i => ex_pc_o.OUTPUTSELECT
ex_branch_flag_i => ex_pc_o.OUTPUTSELECT
ex_branch_flag_i => ex_pc_o.OUTPUTSELECT
ex_branch_flag_i => ex_pc_o.OUTPUTSELECT
ex_branch_flag_i => ex_pc_o.OUTPUTSELECT
ex_branch_flag_i => ex_pc_o.OUTPUTSELECT
ex_branch_flag_i => ex_pc_o.OUTPUTSELECT
ex_branch_flag_i => ex_pc_o.OUTPUTSELECT
ex_branch_flag_i => ex_pc_o.OUTPUTSELECT
ex_branch_flag_i => ex_pc_o.OUTPUTSELECT
ex_branch_flag_i => ex_pc_o.OUTPUTSELECT
ex_branch_flag_i => ex_pc_o.OUTPUTSELECT
ex_branch_flag_i => ex_pc_o.OUTPUTSELECT
ex_branch_flag_i => ex_pc_o.OUTPUTSELECT
ex_branch_flag_i => ex_pc_o.OUTPUTSELECT
ex_branch_flag_i => ex_pc_o.OUTPUTSELECT
ex_branch_flag_i => ex_pc_o.OUTPUTSELECT
ex_branch_flag_i => ex_pc_o.OUTPUTSELECT
ex_branch_flag_i => ex_pc_o.OUTPUTSELECT
ex_branch_flag_i => ex_pc_o.OUTPUTSELECT
ex_branch_flag_i => ex_pc_o.OUTPUTSELECT
ex_branch_flag_i => ex_aluop.OUTPUTSELECT
ex_branch_flag_i => ex_aluop.OUTPUTSELECT
ex_branch_flag_i => ex_aluop.OUTPUTSELECT
ex_branch_flag_i => ex_aluop.OUTPUTSELECT
ex_branch_flag_i => ex_aluop.OUTPUTSELECT
ex_branch_flag_i => ex_alusel.OUTPUTSELECT
ex_branch_flag_i => ex_alusel.OUTPUTSELECT
ex_branch_flag_i => ex_alusel.OUTPUTSELECT
ex_branch_flag_i => ex_alusel.OUTPUTSELECT
ex_branch_flag_i => ex_reg1.OUTPUTSELECT
ex_branch_flag_i => ex_reg1.OUTPUTSELECT
ex_branch_flag_i => ex_reg1.OUTPUTSELECT
ex_branch_flag_i => ex_reg1.OUTPUTSELECT
ex_branch_flag_i => ex_reg1.OUTPUTSELECT
ex_branch_flag_i => ex_reg1.OUTPUTSELECT
ex_branch_flag_i => ex_reg1.OUTPUTSELECT
ex_branch_flag_i => ex_reg1.OUTPUTSELECT
ex_branch_flag_i => ex_reg1.OUTPUTSELECT
ex_branch_flag_i => ex_reg1.OUTPUTSELECT
ex_branch_flag_i => ex_reg1.OUTPUTSELECT
ex_branch_flag_i => ex_reg1.OUTPUTSELECT
ex_branch_flag_i => ex_reg1.OUTPUTSELECT
ex_branch_flag_i => ex_reg1.OUTPUTSELECT
ex_branch_flag_i => ex_reg1.OUTPUTSELECT
ex_branch_flag_i => ex_reg1.OUTPUTSELECT
ex_branch_flag_i => ex_reg1.OUTPUTSELECT
ex_branch_flag_i => ex_reg1.OUTPUTSELECT
ex_branch_flag_i => ex_reg1.OUTPUTSELECT
ex_branch_flag_i => ex_reg1.OUTPUTSELECT
ex_branch_flag_i => ex_reg1.OUTPUTSELECT
ex_branch_flag_i => ex_reg1.OUTPUTSELECT
ex_branch_flag_i => ex_reg1.OUTPUTSELECT
ex_branch_flag_i => ex_reg1.OUTPUTSELECT
ex_branch_flag_i => ex_reg1.OUTPUTSELECT
ex_branch_flag_i => ex_reg1.OUTPUTSELECT
ex_branch_flag_i => ex_reg1.OUTPUTSELECT
ex_branch_flag_i => ex_reg1.OUTPUTSELECT
ex_branch_flag_i => ex_reg1.OUTPUTSELECT
ex_branch_flag_i => ex_reg1.OUTPUTSELECT
ex_branch_flag_i => ex_reg1.OUTPUTSELECT
ex_branch_flag_i => ex_reg1.OUTPUTSELECT
ex_branch_flag_i => ex_reg2.OUTPUTSELECT
ex_branch_flag_i => ex_reg2.OUTPUTSELECT
ex_branch_flag_i => ex_reg2.OUTPUTSELECT
ex_branch_flag_i => ex_reg2.OUTPUTSELECT
ex_branch_flag_i => ex_reg2.OUTPUTSELECT
ex_branch_flag_i => ex_reg2.OUTPUTSELECT
ex_branch_flag_i => ex_reg2.OUTPUTSELECT
ex_branch_flag_i => ex_reg2.OUTPUTSELECT
ex_branch_flag_i => ex_reg2.OUTPUTSELECT
ex_branch_flag_i => ex_reg2.OUTPUTSELECT
ex_branch_flag_i => ex_reg2.OUTPUTSELECT
ex_branch_flag_i => ex_reg2.OUTPUTSELECT
ex_branch_flag_i => ex_reg2.OUTPUTSELECT
ex_branch_flag_i => ex_reg2.OUTPUTSELECT
ex_branch_flag_i => ex_reg2.OUTPUTSELECT
ex_branch_flag_i => ex_reg2.OUTPUTSELECT
ex_branch_flag_i => ex_reg2.OUTPUTSELECT
ex_branch_flag_i => ex_reg2.OUTPUTSELECT
ex_branch_flag_i => ex_reg2.OUTPUTSELECT
ex_branch_flag_i => ex_reg2.OUTPUTSELECT
ex_branch_flag_i => ex_reg2.OUTPUTSELECT
ex_branch_flag_i => ex_reg2.OUTPUTSELECT
ex_branch_flag_i => ex_reg2.OUTPUTSELECT
ex_branch_flag_i => ex_reg2.OUTPUTSELECT
ex_branch_flag_i => ex_reg2.OUTPUTSELECT
ex_branch_flag_i => ex_reg2.OUTPUTSELECT
ex_branch_flag_i => ex_reg2.OUTPUTSELECT
ex_branch_flag_i => ex_reg2.OUTPUTSELECT
ex_branch_flag_i => ex_reg2.OUTPUTSELECT
ex_branch_flag_i => ex_reg2.OUTPUTSELECT
ex_branch_flag_i => ex_reg2.OUTPUTSELECT
ex_branch_flag_i => ex_reg2.OUTPUTSELECT
ex_branch_flag_i => ex_wd.OUTPUTSELECT
ex_branch_flag_i => ex_wd.OUTPUTSELECT
ex_branch_flag_i => ex_wd.OUTPUTSELECT
ex_branch_flag_i => ex_wd.OUTPUTSELECT
ex_branch_flag_i => ex_wd.OUTPUTSELECT
ex_branch_flag_i => ex_wreg.OUTPUTSELECT
ex_branch_flag_i => ex_wcsr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_wd_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_wd_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_wd_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_wd_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_wd_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_wd_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_wd_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_wd_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_wd_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_wd_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_wd_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_wd_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_wd_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_wd_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_wd_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_wd_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_wd_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_wd_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_wd_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_wd_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_wd_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_wd_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_wd_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_wd_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_wd_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_wd_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_wd_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_wd_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_wd_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_wd_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_wd_csr_reg.OUTPUTSELECT
ex_branch_flag_i => ex_wd_csr_reg.OUTPUTSELECT
stalled[0] => ex_inst_o.OUTPUTSELECT
stalled[0] => ex_inst_o.OUTPUTSELECT
stalled[0] => ex_inst_o.OUTPUTSELECT
stalled[0] => ex_inst_o.OUTPUTSELECT
stalled[0] => ex_inst_o.OUTPUTSELECT
stalled[0] => ex_inst_o.OUTPUTSELECT
stalled[0] => ex_inst_o.OUTPUTSELECT
stalled[0] => ex_inst_o.OUTPUTSELECT
stalled[0] => ex_inst_o.OUTPUTSELECT
stalled[0] => ex_inst_o.OUTPUTSELECT
stalled[0] => ex_inst_o.OUTPUTSELECT
stalled[0] => ex_inst_o.OUTPUTSELECT
stalled[0] => ex_inst_o.OUTPUTSELECT
stalled[0] => ex_inst_o.OUTPUTSELECT
stalled[0] => ex_inst_o.OUTPUTSELECT
stalled[0] => ex_inst_o.OUTPUTSELECT
stalled[0] => ex_inst_o.OUTPUTSELECT
stalled[0] => ex_inst_o.OUTPUTSELECT
stalled[0] => ex_inst_o.OUTPUTSELECT
stalled[0] => ex_inst_o.OUTPUTSELECT
stalled[0] => ex_inst_o.OUTPUTSELECT
stalled[0] => ex_inst_o.OUTPUTSELECT
stalled[0] => ex_inst_o.OUTPUTSELECT
stalled[0] => ex_inst_o.OUTPUTSELECT
stalled[0] => ex_inst_o.OUTPUTSELECT
stalled[0] => ex_inst_o.OUTPUTSELECT
stalled[0] => ex_inst_o.OUTPUTSELECT
stalled[0] => ex_inst_o.OUTPUTSELECT
stalled[0] => ex_inst_o.OUTPUTSELECT
stalled[0] => ex_inst_o.OUTPUTSELECT
stalled[0] => ex_inst_o.OUTPUTSELECT
stalled[0] => ex_inst_o.OUTPUTSELECT
stalled[0] => ex_pc_o.OUTPUTSELECT
stalled[0] => ex_pc_o.OUTPUTSELECT
stalled[0] => ex_pc_o.OUTPUTSELECT
stalled[0] => ex_pc_o.OUTPUTSELECT
stalled[0] => ex_pc_o.OUTPUTSELECT
stalled[0] => ex_pc_o.OUTPUTSELECT
stalled[0] => ex_pc_o.OUTPUTSELECT
stalled[0] => ex_pc_o.OUTPUTSELECT
stalled[0] => ex_pc_o.OUTPUTSELECT
stalled[0] => ex_pc_o.OUTPUTSELECT
stalled[0] => ex_pc_o.OUTPUTSELECT
stalled[0] => ex_pc_o.OUTPUTSELECT
stalled[0] => ex_pc_o.OUTPUTSELECT
stalled[0] => ex_pc_o.OUTPUTSELECT
stalled[0] => ex_pc_o.OUTPUTSELECT
stalled[0] => ex_pc_o.OUTPUTSELECT
stalled[0] => ex_pc_o.OUTPUTSELECT
stalled[0] => ex_pc_o.OUTPUTSELECT
stalled[0] => ex_pc_o.OUTPUTSELECT
stalled[0] => ex_pc_o.OUTPUTSELECT
stalled[0] => ex_pc_o.OUTPUTSELECT
stalled[0] => ex_pc_o.OUTPUTSELECT
stalled[0] => ex_pc_o.OUTPUTSELECT
stalled[0] => ex_pc_o.OUTPUTSELECT
stalled[0] => ex_pc_o.OUTPUTSELECT
stalled[0] => ex_pc_o.OUTPUTSELECT
stalled[0] => ex_pc_o.OUTPUTSELECT
stalled[0] => ex_pc_o.OUTPUTSELECT
stalled[0] => ex_pc_o.OUTPUTSELECT
stalled[0] => ex_pc_o.OUTPUTSELECT
stalled[0] => ex_pc_o.OUTPUTSELECT
stalled[0] => ex_pc_o.OUTPUTSELECT
stalled[0] => ex_aluop.OUTPUTSELECT
stalled[0] => ex_aluop.OUTPUTSELECT
stalled[0] => ex_aluop.OUTPUTSELECT
stalled[0] => ex_aluop.OUTPUTSELECT
stalled[0] => ex_aluop.OUTPUTSELECT
stalled[0] => ex_alusel.OUTPUTSELECT
stalled[0] => ex_alusel.OUTPUTSELECT
stalled[0] => ex_alusel.OUTPUTSELECT
stalled[0] => ex_alusel.OUTPUTSELECT
stalled[0] => ex_reg1.OUTPUTSELECT
stalled[0] => ex_reg1.OUTPUTSELECT
stalled[0] => ex_reg1.OUTPUTSELECT
stalled[0] => ex_reg1.OUTPUTSELECT
stalled[0] => ex_reg1.OUTPUTSELECT
stalled[0] => ex_reg1.OUTPUTSELECT
stalled[0] => ex_reg1.OUTPUTSELECT
stalled[0] => ex_reg1.OUTPUTSELECT
stalled[0] => ex_reg1.OUTPUTSELECT
stalled[0] => ex_reg1.OUTPUTSELECT
stalled[0] => ex_reg1.OUTPUTSELECT
stalled[0] => ex_reg1.OUTPUTSELECT
stalled[0] => ex_reg1.OUTPUTSELECT
stalled[0] => ex_reg1.OUTPUTSELECT
stalled[0] => ex_reg1.OUTPUTSELECT
stalled[0] => ex_reg1.OUTPUTSELECT
stalled[0] => ex_reg1.OUTPUTSELECT
stalled[0] => ex_reg1.OUTPUTSELECT
stalled[0] => ex_reg1.OUTPUTSELECT
stalled[0] => ex_reg1.OUTPUTSELECT
stalled[0] => ex_reg1.OUTPUTSELECT
stalled[0] => ex_reg1.OUTPUTSELECT
stalled[0] => ex_reg1.OUTPUTSELECT
stalled[0] => ex_reg1.OUTPUTSELECT
stalled[0] => ex_reg1.OUTPUTSELECT
stalled[0] => ex_reg1.OUTPUTSELECT
stalled[0] => ex_reg1.OUTPUTSELECT
stalled[0] => ex_reg1.OUTPUTSELECT
stalled[0] => ex_reg1.OUTPUTSELECT
stalled[0] => ex_reg1.OUTPUTSELECT
stalled[0] => ex_reg1.OUTPUTSELECT
stalled[0] => ex_reg1.OUTPUTSELECT
stalled[0] => ex_reg2.OUTPUTSELECT
stalled[0] => ex_reg2.OUTPUTSELECT
stalled[0] => ex_reg2.OUTPUTSELECT
stalled[0] => ex_reg2.OUTPUTSELECT
stalled[0] => ex_reg2.OUTPUTSELECT
stalled[0] => ex_reg2.OUTPUTSELECT
stalled[0] => ex_reg2.OUTPUTSELECT
stalled[0] => ex_reg2.OUTPUTSELECT
stalled[0] => ex_reg2.OUTPUTSELECT
stalled[0] => ex_reg2.OUTPUTSELECT
stalled[0] => ex_reg2.OUTPUTSELECT
stalled[0] => ex_reg2.OUTPUTSELECT
stalled[0] => ex_reg2.OUTPUTSELECT
stalled[0] => ex_reg2.OUTPUTSELECT
stalled[0] => ex_reg2.OUTPUTSELECT
stalled[0] => ex_reg2.OUTPUTSELECT
stalled[0] => ex_reg2.OUTPUTSELECT
stalled[0] => ex_reg2.OUTPUTSELECT
stalled[0] => ex_reg2.OUTPUTSELECT
stalled[0] => ex_reg2.OUTPUTSELECT
stalled[0] => ex_reg2.OUTPUTSELECT
stalled[0] => ex_reg2.OUTPUTSELECT
stalled[0] => ex_reg2.OUTPUTSELECT
stalled[0] => ex_reg2.OUTPUTSELECT
stalled[0] => ex_reg2.OUTPUTSELECT
stalled[0] => ex_reg2.OUTPUTSELECT
stalled[0] => ex_reg2.OUTPUTSELECT
stalled[0] => ex_reg2.OUTPUTSELECT
stalled[0] => ex_reg2.OUTPUTSELECT
stalled[0] => ex_reg2.OUTPUTSELECT
stalled[0] => ex_reg2.OUTPUTSELECT
stalled[0] => ex_reg2.OUTPUTSELECT
stalled[0] => ex_wd.OUTPUTSELECT
stalled[0] => ex_wd.OUTPUTSELECT
stalled[0] => ex_wd.OUTPUTSELECT
stalled[0] => ex_wd.OUTPUTSELECT
stalled[0] => ex_wd.OUTPUTSELECT
stalled[0] => ex_wreg.OUTPUTSELECT
stalled[0] => ex_wcsr_reg.OUTPUTSELECT
stalled[0] => ex_csr_reg.OUTPUTSELECT
stalled[0] => ex_csr_reg.OUTPUTSELECT
stalled[0] => ex_csr_reg.OUTPUTSELECT
stalled[0] => ex_csr_reg.OUTPUTSELECT
stalled[0] => ex_csr_reg.OUTPUTSELECT
stalled[0] => ex_csr_reg.OUTPUTSELECT
stalled[0] => ex_csr_reg.OUTPUTSELECT
stalled[0] => ex_csr_reg.OUTPUTSELECT
stalled[0] => ex_csr_reg.OUTPUTSELECT
stalled[0] => ex_csr_reg.OUTPUTSELECT
stalled[0] => ex_csr_reg.OUTPUTSELECT
stalled[0] => ex_csr_reg.OUTPUTSELECT
stalled[0] => ex_csr_reg.OUTPUTSELECT
stalled[0] => ex_csr_reg.OUTPUTSELECT
stalled[0] => ex_csr_reg.OUTPUTSELECT
stalled[0] => ex_csr_reg.OUTPUTSELECT
stalled[0] => ex_csr_reg.OUTPUTSELECT
stalled[0] => ex_csr_reg.OUTPUTSELECT
stalled[0] => ex_csr_reg.OUTPUTSELECT
stalled[0] => ex_csr_reg.OUTPUTSELECT
stalled[0] => ex_csr_reg.OUTPUTSELECT
stalled[0] => ex_csr_reg.OUTPUTSELECT
stalled[0] => ex_csr_reg.OUTPUTSELECT
stalled[0] => ex_csr_reg.OUTPUTSELECT
stalled[0] => ex_csr_reg.OUTPUTSELECT
stalled[0] => ex_csr_reg.OUTPUTSELECT
stalled[0] => ex_csr_reg.OUTPUTSELECT
stalled[0] => ex_csr_reg.OUTPUTSELECT
stalled[0] => ex_csr_reg.OUTPUTSELECT
stalled[0] => ex_csr_reg.OUTPUTSELECT
stalled[0] => ex_csr_reg.OUTPUTSELECT
stalled[0] => ex_csr_reg.OUTPUTSELECT
stalled[0] => ex_wd_csr_reg.OUTPUTSELECT
stalled[0] => ex_wd_csr_reg.OUTPUTSELECT
stalled[0] => ex_wd_csr_reg.OUTPUTSELECT
stalled[0] => ex_wd_csr_reg.OUTPUTSELECT
stalled[0] => ex_wd_csr_reg.OUTPUTSELECT
stalled[0] => ex_wd_csr_reg.OUTPUTSELECT
stalled[0] => ex_wd_csr_reg.OUTPUTSELECT
stalled[0] => ex_wd_csr_reg.OUTPUTSELECT
stalled[0] => ex_wd_csr_reg.OUTPUTSELECT
stalled[0] => ex_wd_csr_reg.OUTPUTSELECT
stalled[0] => ex_wd_csr_reg.OUTPUTSELECT
stalled[0] => ex_wd_csr_reg.OUTPUTSELECT
stalled[0] => ex_wd_csr_reg.OUTPUTSELECT
stalled[0] => ex_wd_csr_reg.OUTPUTSELECT
stalled[0] => ex_wd_csr_reg.OUTPUTSELECT
stalled[0] => ex_wd_csr_reg.OUTPUTSELECT
stalled[0] => ex_wd_csr_reg.OUTPUTSELECT
stalled[0] => ex_wd_csr_reg.OUTPUTSELECT
stalled[0] => ex_wd_csr_reg.OUTPUTSELECT
stalled[0] => ex_wd_csr_reg.OUTPUTSELECT
stalled[0] => ex_wd_csr_reg.OUTPUTSELECT
stalled[0] => ex_wd_csr_reg.OUTPUTSELECT
stalled[0] => ex_wd_csr_reg.OUTPUTSELECT
stalled[0] => ex_wd_csr_reg.OUTPUTSELECT
stalled[0] => ex_wd_csr_reg.OUTPUTSELECT
stalled[0] => ex_wd_csr_reg.OUTPUTSELECT
stalled[0] => ex_wd_csr_reg.OUTPUTSELECT
stalled[0] => ex_wd_csr_reg.OUTPUTSELECT
stalled[0] => ex_wd_csr_reg.OUTPUTSELECT
stalled[0] => ex_wd_csr_reg.OUTPUTSELECT
stalled[0] => ex_wd_csr_reg.OUTPUTSELECT
stalled[0] => ex_wd_csr_reg.OUTPUTSELECT
stalled[1] => ~NO_FANOUT~
stalled[2] => ~NO_FANOUT~
ex_pc_o[0] <= ex_pc_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc_o[1] <= ex_pc_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc_o[2] <= ex_pc_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc_o[3] <= ex_pc_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc_o[4] <= ex_pc_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc_o[5] <= ex_pc_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc_o[6] <= ex_pc_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc_o[7] <= ex_pc_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc_o[8] <= ex_pc_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc_o[9] <= ex_pc_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc_o[10] <= ex_pc_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc_o[11] <= ex_pc_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc_o[12] <= ex_pc_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc_o[13] <= ex_pc_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc_o[14] <= ex_pc_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc_o[15] <= ex_pc_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc_o[16] <= ex_pc_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc_o[17] <= ex_pc_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc_o[18] <= ex_pc_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc_o[19] <= ex_pc_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc_o[20] <= ex_pc_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc_o[21] <= ex_pc_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc_o[22] <= ex_pc_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc_o[23] <= ex_pc_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc_o[24] <= ex_pc_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc_o[25] <= ex_pc_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc_o[26] <= ex_pc_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc_o[27] <= ex_pc_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc_o[28] <= ex_pc_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc_o[29] <= ex_pc_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc_o[30] <= ex_pc_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc_o[31] <= ex_pc_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst_o[0] <= ex_inst_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst_o[1] <= ex_inst_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst_o[2] <= ex_inst_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst_o[3] <= ex_inst_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst_o[4] <= ex_inst_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst_o[5] <= ex_inst_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst_o[6] <= ex_inst_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst_o[7] <= ex_inst_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst_o[8] <= ex_inst_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst_o[9] <= ex_inst_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst_o[10] <= ex_inst_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst_o[11] <= ex_inst_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst_o[12] <= ex_inst_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst_o[13] <= ex_inst_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst_o[14] <= ex_inst_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst_o[15] <= ex_inst_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst_o[16] <= ex_inst_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst_o[17] <= ex_inst_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst_o[18] <= ex_inst_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst_o[19] <= ex_inst_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst_o[20] <= ex_inst_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst_o[21] <= ex_inst_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst_o[22] <= ex_inst_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst_o[23] <= ex_inst_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst_o[24] <= ex_inst_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst_o[25] <= ex_inst_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst_o[26] <= ex_inst_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst_o[27] <= ex_inst_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst_o[28] <= ex_inst_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst_o[29] <= ex_inst_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst_o[30] <= ex_inst_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst_o[31] <= ex_inst_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_aluop[0] <= ex_aluop[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_aluop[1] <= ex_aluop[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_aluop[2] <= ex_aluop[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_aluop[3] <= ex_aluop[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_aluop[4] <= ex_aluop[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_alusel[0] <= ex_alusel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_alusel[1] <= ex_alusel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_alusel[2] <= ex_alusel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_alusel[3] <= ex_alusel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[0] <= ex_reg1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[1] <= ex_reg1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[2] <= ex_reg1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[3] <= ex_reg1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[4] <= ex_reg1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[5] <= ex_reg1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[6] <= ex_reg1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[7] <= ex_reg1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[8] <= ex_reg1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[9] <= ex_reg1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[10] <= ex_reg1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[11] <= ex_reg1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[12] <= ex_reg1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[13] <= ex_reg1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[14] <= ex_reg1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[15] <= ex_reg1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[16] <= ex_reg1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[17] <= ex_reg1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[18] <= ex_reg1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[19] <= ex_reg1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[20] <= ex_reg1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[21] <= ex_reg1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[22] <= ex_reg1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[23] <= ex_reg1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[24] <= ex_reg1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[25] <= ex_reg1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[26] <= ex_reg1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[27] <= ex_reg1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[28] <= ex_reg1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[29] <= ex_reg1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[30] <= ex_reg1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[31] <= ex_reg1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[0] <= ex_reg2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[1] <= ex_reg2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[2] <= ex_reg2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[3] <= ex_reg2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[4] <= ex_reg2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[5] <= ex_reg2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[6] <= ex_reg2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[7] <= ex_reg2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[8] <= ex_reg2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[9] <= ex_reg2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[10] <= ex_reg2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[11] <= ex_reg2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[12] <= ex_reg2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[13] <= ex_reg2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[14] <= ex_reg2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[15] <= ex_reg2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[16] <= ex_reg2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[17] <= ex_reg2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[18] <= ex_reg2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[19] <= ex_reg2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[20] <= ex_reg2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[21] <= ex_reg2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[22] <= ex_reg2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[23] <= ex_reg2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[24] <= ex_reg2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[25] <= ex_reg2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[26] <= ex_reg2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[27] <= ex_reg2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[28] <= ex_reg2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[29] <= ex_reg2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[30] <= ex_reg2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[31] <= ex_reg2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd[0] <= ex_wd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd[1] <= ex_wd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd[2] <= ex_wd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd[3] <= ex_wd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd[4] <= ex_wd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wreg <= ex_wreg~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wcsr_reg <= ex_wcsr_reg~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_csr_reg[0] <= ex_csr_reg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_csr_reg[1] <= ex_csr_reg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_csr_reg[2] <= ex_csr_reg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_csr_reg[3] <= ex_csr_reg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_csr_reg[4] <= ex_csr_reg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_csr_reg[5] <= ex_csr_reg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_csr_reg[6] <= ex_csr_reg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_csr_reg[7] <= ex_csr_reg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_csr_reg[8] <= ex_csr_reg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_csr_reg[9] <= ex_csr_reg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_csr_reg[10] <= ex_csr_reg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_csr_reg[11] <= ex_csr_reg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_csr_reg[12] <= ex_csr_reg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_csr_reg[13] <= ex_csr_reg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_csr_reg[14] <= ex_csr_reg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_csr_reg[15] <= ex_csr_reg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_csr_reg[16] <= ex_csr_reg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_csr_reg[17] <= ex_csr_reg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_csr_reg[18] <= ex_csr_reg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_csr_reg[19] <= ex_csr_reg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_csr_reg[20] <= ex_csr_reg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_csr_reg[21] <= ex_csr_reg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_csr_reg[22] <= ex_csr_reg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_csr_reg[23] <= ex_csr_reg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_csr_reg[24] <= ex_csr_reg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_csr_reg[25] <= ex_csr_reg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_csr_reg[26] <= ex_csr_reg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_csr_reg[27] <= ex_csr_reg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_csr_reg[28] <= ex_csr_reg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_csr_reg[29] <= ex_csr_reg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_csr_reg[30] <= ex_csr_reg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_csr_reg[31] <= ex_csr_reg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd_csr_reg[0] <= ex_wd_csr_reg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd_csr_reg[1] <= ex_wd_csr_reg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd_csr_reg[2] <= ex_wd_csr_reg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd_csr_reg[3] <= ex_wd_csr_reg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd_csr_reg[4] <= ex_wd_csr_reg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd_csr_reg[5] <= ex_wd_csr_reg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd_csr_reg[6] <= ex_wd_csr_reg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd_csr_reg[7] <= ex_wd_csr_reg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd_csr_reg[8] <= ex_wd_csr_reg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd_csr_reg[9] <= ex_wd_csr_reg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd_csr_reg[10] <= ex_wd_csr_reg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd_csr_reg[11] <= ex_wd_csr_reg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd_csr_reg[12] <= ex_wd_csr_reg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd_csr_reg[13] <= ex_wd_csr_reg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd_csr_reg[14] <= ex_wd_csr_reg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd_csr_reg[15] <= ex_wd_csr_reg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd_csr_reg[16] <= ex_wd_csr_reg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd_csr_reg[17] <= ex_wd_csr_reg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd_csr_reg[18] <= ex_wd_csr_reg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd_csr_reg[19] <= ex_wd_csr_reg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd_csr_reg[20] <= ex_wd_csr_reg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd_csr_reg[21] <= ex_wd_csr_reg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd_csr_reg[22] <= ex_wd_csr_reg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd_csr_reg[23] <= ex_wd_csr_reg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd_csr_reg[24] <= ex_wd_csr_reg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd_csr_reg[25] <= ex_wd_csr_reg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd_csr_reg[26] <= ex_wd_csr_reg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd_csr_reg[27] <= ex_wd_csr_reg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd_csr_reg[28] <= ex_wd_csr_reg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd_csr_reg[29] <= ex_wd_csr_reg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd_csr_reg[30] <= ex_wd_csr_reg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd_csr_reg[31] <= ex_wd_csr_reg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|ex:u_ex
rst => branch_flag_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branchres[31].OUTPUTSELECT
rst => branchres[30].OUTPUTSELECT
rst => branchres[29].OUTPUTSELECT
rst => branchres[28].OUTPUTSELECT
rst => branchres[27].OUTPUTSELECT
rst => branchres[26].OUTPUTSELECT
rst => branchres[25].OUTPUTSELECT
rst => branchres[24].OUTPUTSELECT
rst => branchres[23].OUTPUTSELECT
rst => branchres[22].OUTPUTSELECT
rst => branchres[21].OUTPUTSELECT
rst => branchres[20].OUTPUTSELECT
rst => branchres[19].OUTPUTSELECT
rst => branchres[18].OUTPUTSELECT
rst => branchres[17].OUTPUTSELECT
rst => branchres[16].OUTPUTSELECT
rst => branchres[15].OUTPUTSELECT
rst => branchres[14].OUTPUTSELECT
rst => branchres[13].OUTPUTSELECT
rst => branchres[12].OUTPUTSELECT
rst => branchres[11].OUTPUTSELECT
rst => branchres[10].OUTPUTSELECT
rst => branchres[9].OUTPUTSELECT
rst => branchres[8].OUTPUTSELECT
rst => branchres[7].OUTPUTSELECT
rst => branchres[6].OUTPUTSELECT
rst => branchres[5].OUTPUTSELECT
rst => branchres[4].OUTPUTSELECT
rst => branchres[3].OUTPUTSELECT
rst => branchres[2].OUTPUTSELECT
rst => branchres[1].OUTPUTSELECT
rst => branchres[0].OUTPUTSELECT
rst => arithres[31].OUTPUTSELECT
rst => arithres[30].OUTPUTSELECT
rst => arithres[29].OUTPUTSELECT
rst => arithres[28].OUTPUTSELECT
rst => arithres[27].OUTPUTSELECT
rst => arithres[26].OUTPUTSELECT
rst => arithres[25].OUTPUTSELECT
rst => arithres[24].OUTPUTSELECT
rst => arithres[23].OUTPUTSELECT
rst => arithres[22].OUTPUTSELECT
rst => arithres[21].OUTPUTSELECT
rst => arithres[20].OUTPUTSELECT
rst => arithres[19].OUTPUTSELECT
rst => arithres[18].OUTPUTSELECT
rst => arithres[17].OUTPUTSELECT
rst => arithres[16].OUTPUTSELECT
rst => arithres[15].OUTPUTSELECT
rst => arithres[14].OUTPUTSELECT
rst => arithres[13].OUTPUTSELECT
rst => arithres[12].OUTPUTSELECT
rst => arithres[11].OUTPUTSELECT
rst => arithres[10].OUTPUTSELECT
rst => arithres[9].OUTPUTSELECT
rst => arithres[8].OUTPUTSELECT
rst => arithres[7].OUTPUTSELECT
rst => arithres[6].OUTPUTSELECT
rst => arithres[5].OUTPUTSELECT
rst => arithres[4].OUTPUTSELECT
rst => arithres[3].OUTPUTSELECT
rst => arithres[2].OUTPUTSELECT
rst => arithres[1].OUTPUTSELECT
rst => arithres[0].OUTPUTSELECT
rst => shiftres[31].OUTPUTSELECT
rst => shiftres[30].OUTPUTSELECT
rst => shiftres[29].OUTPUTSELECT
rst => shiftres[28].OUTPUTSELECT
rst => shiftres[27].OUTPUTSELECT
rst => shiftres[26].OUTPUTSELECT
rst => shiftres[25].OUTPUTSELECT
rst => shiftres[24].OUTPUTSELECT
rst => shiftres[23].OUTPUTSELECT
rst => shiftres[22].OUTPUTSELECT
rst => shiftres[21].OUTPUTSELECT
rst => shiftres[20].OUTPUTSELECT
rst => shiftres[19].OUTPUTSELECT
rst => shiftres[18].OUTPUTSELECT
rst => shiftres[17].OUTPUTSELECT
rst => shiftres[16].OUTPUTSELECT
rst => shiftres[15].OUTPUTSELECT
rst => shiftres[14].OUTPUTSELECT
rst => shiftres[13].OUTPUTSELECT
rst => shiftres[12].OUTPUTSELECT
rst => shiftres[11].OUTPUTSELECT
rst => shiftres[10].OUTPUTSELECT
rst => shiftres[9].OUTPUTSELECT
rst => shiftres[8].OUTPUTSELECT
rst => shiftres[7].OUTPUTSELECT
rst => shiftres[6].OUTPUTSELECT
rst => shiftres[5].OUTPUTSELECT
rst => shiftres[4].OUTPUTSELECT
rst => shiftres[3].OUTPUTSELECT
rst => shiftres[2].OUTPUTSELECT
rst => shiftres[1].OUTPUTSELECT
rst => shiftres[0].OUTPUTSELECT
rst => logicout[31].OUTPUTSELECT
rst => logicout[30].OUTPUTSELECT
rst => logicout[29].OUTPUTSELECT
rst => logicout[28].OUTPUTSELECT
rst => logicout[27].OUTPUTSELECT
rst => logicout[26].OUTPUTSELECT
rst => logicout[25].OUTPUTSELECT
rst => logicout[24].OUTPUTSELECT
rst => logicout[23].OUTPUTSELECT
rst => logicout[22].OUTPUTSELECT
rst => logicout[21].OUTPUTSELECT
rst => logicout[20].OUTPUTSELECT
rst => logicout[19].OUTPUTSELECT
rst => logicout[18].OUTPUTSELECT
rst => logicout[17].OUTPUTSELECT
rst => logicout[16].OUTPUTSELECT
rst => logicout[15].OUTPUTSELECT
rst => logicout[14].OUTPUTSELECT
rst => logicout[13].OUTPUTSELECT
rst => logicout[12].OUTPUTSELECT
rst => logicout[11].OUTPUTSELECT
rst => logicout[10].OUTPUTSELECT
rst => logicout[9].OUTPUTSELECT
rst => logicout[8].OUTPUTSELECT
rst => logicout[7].OUTPUTSELECT
rst => logicout[6].OUTPUTSELECT
rst => logicout[5].OUTPUTSELECT
rst => logicout[4].OUTPUTSELECT
rst => logicout[3].OUTPUTSELECT
rst => logicout[2].OUTPUTSELECT
rst => logicout[1].OUTPUTSELECT
rst => logicout[0].OUTPUTSELECT
rst => compare[0].OUTPUTSELECT
rst => ex_aluop_o.OUTPUTSELECT
rst => ex_aluop_o.OUTPUTSELECT
rst => ex_aluop_o.OUTPUTSELECT
rst => ex_aluop_o.OUTPUTSELECT
rst => ex_aluop_o.OUTPUTSELECT
rst => ex_reg2_o.OUTPUTSELECT
rst => ex_reg2_o.OUTPUTSELECT
rst => ex_reg2_o.OUTPUTSELECT
rst => ex_reg2_o.OUTPUTSELECT
rst => ex_reg2_o.OUTPUTSELECT
rst => ex_reg2_o.OUTPUTSELECT
rst => ex_reg2_o.OUTPUTSELECT
rst => ex_reg2_o.OUTPUTSELECT
rst => ex_reg2_o.OUTPUTSELECT
rst => ex_reg2_o.OUTPUTSELECT
rst => ex_reg2_o.OUTPUTSELECT
rst => ex_reg2_o.OUTPUTSELECT
rst => ex_reg2_o.OUTPUTSELECT
rst => ex_reg2_o.OUTPUTSELECT
rst => ex_reg2_o.OUTPUTSELECT
rst => ex_reg2_o.OUTPUTSELECT
rst => ex_reg2_o.OUTPUTSELECT
rst => ex_reg2_o.OUTPUTSELECT
rst => ex_reg2_o.OUTPUTSELECT
rst => ex_reg2_o.OUTPUTSELECT
rst => ex_reg2_o.OUTPUTSELECT
rst => ex_reg2_o.OUTPUTSELECT
rst => ex_reg2_o.OUTPUTSELECT
rst => ex_reg2_o.OUTPUTSELECT
rst => ex_reg2_o.OUTPUTSELECT
rst => ex_reg2_o.OUTPUTSELECT
rst => ex_reg2_o.OUTPUTSELECT
rst => ex_reg2_o.OUTPUTSELECT
rst => ex_reg2_o.OUTPUTSELECT
rst => ex_reg2_o.OUTPUTSELECT
rst => ex_reg2_o.OUTPUTSELECT
rst => ex_reg2_o.OUTPUTSELECT
rst => ex_mem_addr_o.OUTPUTSELECT
rst => ex_mem_addr_o.OUTPUTSELECT
rst => ex_mem_addr_o.OUTPUTSELECT
rst => ex_mem_addr_o.OUTPUTSELECT
rst => ex_mem_addr_o.OUTPUTSELECT
rst => ex_mem_addr_o.OUTPUTSELECT
rst => ex_mem_addr_o.OUTPUTSELECT
rst => ex_mem_addr_o.OUTPUTSELECT
rst => ex_mem_addr_o.OUTPUTSELECT
rst => ex_mem_addr_o.OUTPUTSELECT
rst => ex_mem_addr_o.OUTPUTSELECT
rst => ex_mem_addr_o.OUTPUTSELECT
rst => ex_mem_addr_o.OUTPUTSELECT
rst => ex_mem_addr_o.OUTPUTSELECT
rst => ex_mem_addr_o.OUTPUTSELECT
rst => ex_mem_addr_o.OUTPUTSELECT
rst => ex_mem_addr_o.OUTPUTSELECT
rst => ex_mem_addr_o.OUTPUTSELECT
rst => ex_mem_addr_o.OUTPUTSELECT
rst => ex_mem_addr_o.OUTPUTSELECT
rst => ex_mem_addr_o.OUTPUTSELECT
rst => ex_mem_addr_o.OUTPUTSELECT
rst => ex_mem_addr_o.OUTPUTSELECT
rst => ex_mem_addr_o.OUTPUTSELECT
rst => ex_mem_addr_o.OUTPUTSELECT
rst => ex_mem_addr_o.OUTPUTSELECT
rst => ex_mem_addr_o.OUTPUTSELECT
rst => ex_mem_addr_o.OUTPUTSELECT
rst => ex_mem_addr_o.OUTPUTSELECT
rst => ex_mem_addr_o.OUTPUTSELECT
rst => ex_mem_addr_o.OUTPUTSELECT
rst => ex_mem_addr_o.OUTPUTSELECT
rst => wcsr_data_o.OUTPUTSELECT
rst => wcsr_data_o.OUTPUTSELECT
rst => wcsr_data_o.OUTPUTSELECT
rst => wcsr_data_o.OUTPUTSELECT
rst => wcsr_data_o.OUTPUTSELECT
rst => wcsr_data_o.OUTPUTSELECT
rst => wcsr_data_o.OUTPUTSELECT
rst => wcsr_data_o.OUTPUTSELECT
rst => wcsr_data_o.OUTPUTSELECT
rst => wcsr_data_o.OUTPUTSELECT
rst => wcsr_data_o.OUTPUTSELECT
rst => wcsr_data_o.OUTPUTSELECT
rst => wcsr_data_o.OUTPUTSELECT
rst => wcsr_data_o.OUTPUTSELECT
rst => wcsr_data_o.OUTPUTSELECT
rst => wcsr_data_o.OUTPUTSELECT
rst => wcsr_data_o.OUTPUTSELECT
rst => wcsr_data_o.OUTPUTSELECT
rst => wcsr_data_o.OUTPUTSELECT
rst => wcsr_data_o.OUTPUTSELECT
rst => wcsr_data_o.OUTPUTSELECT
rst => wcsr_data_o.OUTPUTSELECT
rst => wcsr_data_o.OUTPUTSELECT
rst => wcsr_data_o.OUTPUTSELECT
rst => wcsr_data_o.OUTPUTSELECT
rst => wcsr_data_o.OUTPUTSELECT
rst => wcsr_data_o.OUTPUTSELECT
rst => wcsr_data_o.OUTPUTSELECT
rst => wcsr_data_o.OUTPUTSELECT
rst => wcsr_data_o.OUTPUTSELECT
rst => wcsr_data_o.OUTPUTSELECT
rst => wcsr_data_o.OUTPUTSELECT
ex_pc[0] => branch_addr_o.DATAB
ex_pc[0] => branch_addr_o.DATAB
ex_pc[0] => branch_addr_o.DATAB
ex_pc[0] => branch_addr_o.DATAB
ex_pc[0] => branch_addr_o.DATAA
ex_pc[0] => branch_addr_o.DATAB
ex_pc[0] => Mux32.IN31
ex_pc[0] => branchres.DATAB
ex_pc[1] => Add5.IN31
ex_pc[1] => Add6.IN31
ex_pc[1] => branchres.DATAB
ex_pc[2] => Add5.IN30
ex_pc[2] => Add6.IN30
ex_pc[2] => Add7.IN60
ex_pc[3] => Add5.IN29
ex_pc[3] => Add6.IN29
ex_pc[3] => Add7.IN59
ex_pc[4] => Add5.IN28
ex_pc[4] => Add6.IN28
ex_pc[4] => Add7.IN58
ex_pc[5] => Add5.IN27
ex_pc[5] => Add6.IN27
ex_pc[5] => Add7.IN57
ex_pc[6] => Add5.IN26
ex_pc[6] => Add6.IN26
ex_pc[6] => Add7.IN56
ex_pc[7] => Add5.IN25
ex_pc[7] => Add6.IN25
ex_pc[7] => Add7.IN55
ex_pc[8] => Add5.IN24
ex_pc[8] => Add6.IN24
ex_pc[8] => Add7.IN54
ex_pc[9] => Add5.IN23
ex_pc[9] => Add6.IN23
ex_pc[9] => Add7.IN53
ex_pc[10] => Add5.IN22
ex_pc[10] => Add6.IN22
ex_pc[10] => Add7.IN52
ex_pc[11] => Add5.IN21
ex_pc[11] => Add6.IN21
ex_pc[11] => Add7.IN51
ex_pc[12] => Add5.IN20
ex_pc[12] => Add6.IN20
ex_pc[12] => Add7.IN50
ex_pc[13] => Add5.IN19
ex_pc[13] => Add6.IN19
ex_pc[13] => Add7.IN49
ex_pc[14] => Add5.IN18
ex_pc[14] => Add6.IN18
ex_pc[14] => Add7.IN48
ex_pc[15] => Add5.IN17
ex_pc[15] => Add6.IN17
ex_pc[15] => Add7.IN47
ex_pc[16] => Add5.IN16
ex_pc[16] => Add6.IN16
ex_pc[16] => Add7.IN46
ex_pc[17] => Add5.IN15
ex_pc[17] => Add6.IN15
ex_pc[17] => Add7.IN45
ex_pc[18] => Add5.IN14
ex_pc[18] => Add6.IN14
ex_pc[18] => Add7.IN44
ex_pc[19] => Add5.IN13
ex_pc[19] => Add6.IN13
ex_pc[19] => Add7.IN43
ex_pc[20] => Add5.IN12
ex_pc[20] => Add6.IN12
ex_pc[20] => Add7.IN42
ex_pc[21] => Add5.IN11
ex_pc[21] => Add6.IN11
ex_pc[21] => Add7.IN41
ex_pc[22] => Add5.IN10
ex_pc[22] => Add6.IN10
ex_pc[22] => Add7.IN40
ex_pc[23] => Add5.IN9
ex_pc[23] => Add6.IN9
ex_pc[23] => Add7.IN39
ex_pc[24] => Add5.IN8
ex_pc[24] => Add6.IN8
ex_pc[24] => Add7.IN38
ex_pc[25] => Add5.IN7
ex_pc[25] => Add6.IN7
ex_pc[25] => Add7.IN37
ex_pc[26] => Add5.IN6
ex_pc[26] => Add6.IN6
ex_pc[26] => Add7.IN36
ex_pc[27] => Add5.IN5
ex_pc[27] => Add6.IN5
ex_pc[27] => Add7.IN35
ex_pc[28] => Add5.IN4
ex_pc[28] => Add6.IN4
ex_pc[28] => Add7.IN34
ex_pc[29] => Add5.IN3
ex_pc[29] => Add6.IN3
ex_pc[29] => Add7.IN33
ex_pc[30] => Add5.IN2
ex_pc[30] => Add6.IN2
ex_pc[30] => Add7.IN32
ex_pc[31] => Add5.IN1
ex_pc[31] => Add6.IN1
ex_pc[31] => Add7.IN31
ex_inst[0] => ~NO_FANOUT~
ex_inst[1] => ~NO_FANOUT~
ex_inst[2] => ~NO_FANOUT~
ex_inst[3] => ~NO_FANOUT~
ex_inst[4] => ~NO_FANOUT~
ex_inst[5] => ~NO_FANOUT~
ex_inst[6] => ~NO_FANOUT~
ex_inst[7] => Add1.IN32
ex_inst[7] => Add5.IN62
ex_inst[8] => Add1.IN31
ex_inst[8] => Add5.IN61
ex_inst[9] => Add1.IN30
ex_inst[9] => Add5.IN60
ex_inst[10] => Add1.IN29
ex_inst[10] => Add5.IN59
ex_inst[11] => Add1.IN28
ex_inst[11] => Add5.IN58
ex_inst[12] => Add6.IN62
ex_inst[13] => Add6.IN61
ex_inst[14] => Add6.IN60
ex_inst[15] => Add6.IN59
ex_inst[16] => Add6.IN58
ex_inst[17] => Add6.IN57
ex_inst[18] => Add6.IN56
ex_inst[19] => Add6.IN55
ex_inst[20] => Add0.IN32
ex_inst[20] => Add6.IN54
ex_inst[21] => Add0.IN31
ex_inst[21] => Add6.IN53
ex_inst[22] => Add0.IN30
ex_inst[22] => Add6.IN52
ex_inst[23] => Add0.IN29
ex_inst[23] => Add6.IN51
ex_inst[24] => Add0.IN28
ex_inst[24] => Add6.IN50
ex_inst[25] => Add0.IN27
ex_inst[25] => Add1.IN27
ex_inst[25] => Add5.IN57
ex_inst[25] => Add6.IN49
ex_inst[26] => Add0.IN26
ex_inst[26] => Add1.IN26
ex_inst[26] => Add5.IN56
ex_inst[26] => Add6.IN48
ex_inst[27] => Add0.IN25
ex_inst[27] => Add1.IN25
ex_inst[27] => Add5.IN55
ex_inst[27] => Add6.IN47
ex_inst[28] => Add0.IN24
ex_inst[28] => Add1.IN24
ex_inst[28] => Add5.IN54
ex_inst[28] => Add6.IN46
ex_inst[29] => Add0.IN23
ex_inst[29] => Add1.IN23
ex_inst[29] => Add5.IN53
ex_inst[29] => Add6.IN45
ex_inst[30] => Add0.IN22
ex_inst[30] => Add1.IN22
ex_inst[30] => Add5.IN52
ex_inst[30] => Add6.IN44
ex_inst[31] => Add0.IN1
ex_inst[31] => Add0.IN2
ex_inst[31] => Add0.IN3
ex_inst[31] => Add0.IN4
ex_inst[31] => Add0.IN5
ex_inst[31] => Add0.IN6
ex_inst[31] => Add0.IN7
ex_inst[31] => Add0.IN8
ex_inst[31] => Add0.IN9
ex_inst[31] => Add0.IN10
ex_inst[31] => Add0.IN11
ex_inst[31] => Add0.IN12
ex_inst[31] => Add0.IN13
ex_inst[31] => Add0.IN14
ex_inst[31] => Add0.IN15
ex_inst[31] => Add0.IN16
ex_inst[31] => Add0.IN17
ex_inst[31] => Add0.IN18
ex_inst[31] => Add0.IN19
ex_inst[31] => Add0.IN20
ex_inst[31] => Add0.IN21
ex_inst[31] => Add1.IN1
ex_inst[31] => Add1.IN2
ex_inst[31] => Add1.IN3
ex_inst[31] => Add1.IN4
ex_inst[31] => Add1.IN5
ex_inst[31] => Add1.IN6
ex_inst[31] => Add1.IN7
ex_inst[31] => Add1.IN8
ex_inst[31] => Add1.IN9
ex_inst[31] => Add1.IN10
ex_inst[31] => Add1.IN11
ex_inst[31] => Add1.IN12
ex_inst[31] => Add1.IN13
ex_inst[31] => Add1.IN14
ex_inst[31] => Add1.IN15
ex_inst[31] => Add1.IN16
ex_inst[31] => Add1.IN17
ex_inst[31] => Add1.IN18
ex_inst[31] => Add1.IN19
ex_inst[31] => Add1.IN20
ex_inst[31] => Add1.IN21
ex_inst[31] => Add5.IN32
ex_inst[31] => Add5.IN33
ex_inst[31] => Add5.IN34
ex_inst[31] => Add5.IN35
ex_inst[31] => Add5.IN36
ex_inst[31] => Add5.IN37
ex_inst[31] => Add5.IN38
ex_inst[31] => Add5.IN39
ex_inst[31] => Add5.IN40
ex_inst[31] => Add5.IN41
ex_inst[31] => Add5.IN42
ex_inst[31] => Add5.IN43
ex_inst[31] => Add5.IN44
ex_inst[31] => Add5.IN45
ex_inst[31] => Add5.IN46
ex_inst[31] => Add5.IN47
ex_inst[31] => Add5.IN48
ex_inst[31] => Add5.IN49
ex_inst[31] => Add5.IN50
ex_inst[31] => Add5.IN51
ex_inst[31] => Add6.IN32
ex_inst[31] => Add6.IN33
ex_inst[31] => Add6.IN34
ex_inst[31] => Add6.IN35
ex_inst[31] => Add6.IN36
ex_inst[31] => Add6.IN37
ex_inst[31] => Add6.IN38
ex_inst[31] => Add6.IN39
ex_inst[31] => Add6.IN40
ex_inst[31] => Add6.IN41
ex_inst[31] => Add6.IN42
ex_inst[31] => Add6.IN43
aluop_i[0] => ex_aluop_o.DATAA
aluop_i[0] => Equal2.IN9
aluop_i[0] => Equal3.IN9
aluop_i[0] => Equal4.IN9
aluop_i[0] => Equal5.IN9
aluop_i[0] => Mux0.IN36
aluop_i[0] => Mux1.IN36
aluop_i[0] => Mux2.IN36
aluop_i[0] => Mux3.IN36
aluop_i[0] => Mux4.IN36
aluop_i[0] => Mux5.IN36
aluop_i[0] => Mux6.IN36
aluop_i[0] => Mux7.IN36
aluop_i[0] => Mux8.IN36
aluop_i[0] => Mux9.IN36
aluop_i[0] => Mux10.IN36
aluop_i[0] => Mux11.IN36
aluop_i[0] => Mux12.IN36
aluop_i[0] => Mux13.IN36
aluop_i[0] => Mux14.IN36
aluop_i[0] => Mux15.IN36
aluop_i[0] => Mux16.IN36
aluop_i[0] => Mux17.IN36
aluop_i[0] => Mux18.IN36
aluop_i[0] => Mux19.IN36
aluop_i[0] => Mux20.IN36
aluop_i[0] => Mux21.IN36
aluop_i[0] => Mux22.IN36
aluop_i[0] => Mux23.IN36
aluop_i[0] => Mux24.IN36
aluop_i[0] => Mux25.IN36
aluop_i[0] => Mux26.IN36
aluop_i[0] => Mux27.IN36
aluop_i[0] => Mux28.IN36
aluop_i[0] => Mux29.IN36
aluop_i[0] => Mux30.IN36
aluop_i[0] => Mux31.IN36
aluop_i[0] => Mux32.IN36
aluop_i[0] => Decoder0.IN4
aluop_i[1] => ex_aluop_o.DATAA
aluop_i[1] => Equal2.IN8
aluop_i[1] => Equal3.IN8
aluop_i[1] => Equal4.IN8
aluop_i[1] => Equal5.IN8
aluop_i[1] => Mux0.IN35
aluop_i[1] => Mux1.IN35
aluop_i[1] => Mux2.IN35
aluop_i[1] => Mux3.IN35
aluop_i[1] => Mux4.IN35
aluop_i[1] => Mux5.IN35
aluop_i[1] => Mux6.IN35
aluop_i[1] => Mux7.IN35
aluop_i[1] => Mux8.IN35
aluop_i[1] => Mux9.IN35
aluop_i[1] => Mux10.IN35
aluop_i[1] => Mux11.IN35
aluop_i[1] => Mux12.IN35
aluop_i[1] => Mux13.IN35
aluop_i[1] => Mux14.IN35
aluop_i[1] => Mux15.IN35
aluop_i[1] => Mux16.IN35
aluop_i[1] => Mux17.IN35
aluop_i[1] => Mux18.IN35
aluop_i[1] => Mux19.IN35
aluop_i[1] => Mux20.IN35
aluop_i[1] => Mux21.IN35
aluop_i[1] => Mux22.IN35
aluop_i[1] => Mux23.IN35
aluop_i[1] => Mux24.IN35
aluop_i[1] => Mux25.IN35
aluop_i[1] => Mux26.IN35
aluop_i[1] => Mux27.IN35
aluop_i[1] => Mux28.IN35
aluop_i[1] => Mux29.IN35
aluop_i[1] => Mux30.IN35
aluop_i[1] => Mux31.IN35
aluop_i[1] => Mux32.IN35
aluop_i[1] => Decoder0.IN3
aluop_i[2] => ex_aluop_o.DATAA
aluop_i[2] => Equal2.IN7
aluop_i[2] => Equal3.IN7
aluop_i[2] => Equal4.IN7
aluop_i[2] => Equal5.IN7
aluop_i[2] => Mux0.IN34
aluop_i[2] => Mux1.IN34
aluop_i[2] => Mux2.IN34
aluop_i[2] => Mux3.IN34
aluop_i[2] => Mux4.IN34
aluop_i[2] => Mux5.IN34
aluop_i[2] => Mux6.IN34
aluop_i[2] => Mux7.IN34
aluop_i[2] => Mux8.IN34
aluop_i[2] => Mux9.IN34
aluop_i[2] => Mux10.IN34
aluop_i[2] => Mux11.IN34
aluop_i[2] => Mux12.IN34
aluop_i[2] => Mux13.IN34
aluop_i[2] => Mux14.IN34
aluop_i[2] => Mux15.IN34
aluop_i[2] => Mux16.IN34
aluop_i[2] => Mux17.IN34
aluop_i[2] => Mux18.IN34
aluop_i[2] => Mux19.IN34
aluop_i[2] => Mux20.IN34
aluop_i[2] => Mux21.IN34
aluop_i[2] => Mux22.IN34
aluop_i[2] => Mux23.IN34
aluop_i[2] => Mux24.IN34
aluop_i[2] => Mux25.IN34
aluop_i[2] => Mux26.IN34
aluop_i[2] => Mux27.IN34
aluop_i[2] => Mux28.IN34
aluop_i[2] => Mux29.IN34
aluop_i[2] => Mux30.IN34
aluop_i[2] => Mux31.IN34
aluop_i[2] => Mux32.IN34
aluop_i[2] => Decoder0.IN2
aluop_i[3] => ex_aluop_o.DATAA
aluop_i[3] => Equal2.IN6
aluop_i[3] => Equal3.IN6
aluop_i[3] => Equal4.IN6
aluop_i[3] => Equal5.IN6
aluop_i[3] => Mux0.IN33
aluop_i[3] => Mux1.IN33
aluop_i[3] => Mux2.IN33
aluop_i[3] => Mux3.IN33
aluop_i[3] => Mux4.IN33
aluop_i[3] => Mux5.IN33
aluop_i[3] => Mux6.IN33
aluop_i[3] => Mux7.IN33
aluop_i[3] => Mux8.IN33
aluop_i[3] => Mux9.IN33
aluop_i[3] => Mux10.IN33
aluop_i[3] => Mux11.IN33
aluop_i[3] => Mux12.IN33
aluop_i[3] => Mux13.IN33
aluop_i[3] => Mux14.IN33
aluop_i[3] => Mux15.IN33
aluop_i[3] => Mux16.IN33
aluop_i[3] => Mux17.IN33
aluop_i[3] => Mux18.IN33
aluop_i[3] => Mux19.IN33
aluop_i[3] => Mux20.IN33
aluop_i[3] => Mux21.IN33
aluop_i[3] => Mux22.IN33
aluop_i[3] => Mux23.IN33
aluop_i[3] => Mux24.IN33
aluop_i[3] => Mux25.IN33
aluop_i[3] => Mux26.IN33
aluop_i[3] => Mux27.IN33
aluop_i[3] => Mux28.IN33
aluop_i[3] => Mux29.IN33
aluop_i[3] => Mux30.IN33
aluop_i[3] => Mux31.IN33
aluop_i[3] => Mux32.IN33
aluop_i[3] => Decoder0.IN1
aluop_i[4] => ex_aluop_o.DATAA
aluop_i[4] => Equal2.IN5
aluop_i[4] => Equal3.IN5
aluop_i[4] => Equal4.IN5
aluop_i[4] => Equal5.IN5
aluop_i[4] => Mux0.IN32
aluop_i[4] => Mux1.IN32
aluop_i[4] => Mux2.IN32
aluop_i[4] => Mux3.IN32
aluop_i[4] => Mux4.IN32
aluop_i[4] => Mux5.IN32
aluop_i[4] => Mux6.IN32
aluop_i[4] => Mux7.IN32
aluop_i[4] => Mux8.IN32
aluop_i[4] => Mux9.IN32
aluop_i[4] => Mux10.IN32
aluop_i[4] => Mux11.IN32
aluop_i[4] => Mux12.IN32
aluop_i[4] => Mux13.IN32
aluop_i[4] => Mux14.IN32
aluop_i[4] => Mux15.IN32
aluop_i[4] => Mux16.IN32
aluop_i[4] => Mux17.IN32
aluop_i[4] => Mux18.IN32
aluop_i[4] => Mux19.IN32
aluop_i[4] => Mux20.IN32
aluop_i[4] => Mux21.IN32
aluop_i[4] => Mux22.IN32
aluop_i[4] => Mux23.IN32
aluop_i[4] => Mux24.IN32
aluop_i[4] => Mux25.IN32
aluop_i[4] => Mux26.IN32
aluop_i[4] => Mux27.IN32
aluop_i[4] => Mux28.IN32
aluop_i[4] => Mux29.IN32
aluop_i[4] => Mux30.IN32
aluop_i[4] => Mux31.IN32
aluop_i[4] => Mux32.IN32
aluop_i[4] => Decoder0.IN0
alusel_i[0] => Equal0.IN7
alusel_i[0] => Equal1.IN7
alusel_i[0] => Mux33.IN14
alusel_i[0] => Mux34.IN14
alusel_i[0] => Mux35.IN14
alusel_i[0] => Mux36.IN14
alusel_i[0] => Mux37.IN14
alusel_i[0] => Mux38.IN14
alusel_i[0] => Mux39.IN14
alusel_i[0] => Mux40.IN14
alusel_i[0] => Mux41.IN14
alusel_i[0] => Mux42.IN14
alusel_i[0] => Mux43.IN14
alusel_i[0] => Mux44.IN14
alusel_i[0] => Mux45.IN14
alusel_i[0] => Mux46.IN14
alusel_i[0] => Mux47.IN14
alusel_i[0] => Mux48.IN14
alusel_i[0] => Mux49.IN14
alusel_i[0] => Mux50.IN14
alusel_i[0] => Mux51.IN14
alusel_i[0] => Mux52.IN14
alusel_i[0] => Mux53.IN14
alusel_i[0] => Mux54.IN14
alusel_i[0] => Mux55.IN14
alusel_i[0] => Mux56.IN14
alusel_i[0] => Mux57.IN14
alusel_i[0] => Mux58.IN14
alusel_i[0] => Mux59.IN14
alusel_i[0] => Mux60.IN14
alusel_i[0] => Mux61.IN14
alusel_i[0] => Mux62.IN14
alusel_i[0] => Mux63.IN14
alusel_i[0] => Mux64.IN13
alusel_i[1] => Equal0.IN6
alusel_i[1] => Equal1.IN6
alusel_i[1] => Mux33.IN13
alusel_i[1] => Mux34.IN13
alusel_i[1] => Mux35.IN13
alusel_i[1] => Mux36.IN13
alusel_i[1] => Mux37.IN13
alusel_i[1] => Mux38.IN13
alusel_i[1] => Mux39.IN13
alusel_i[1] => Mux40.IN13
alusel_i[1] => Mux41.IN13
alusel_i[1] => Mux42.IN13
alusel_i[1] => Mux43.IN13
alusel_i[1] => Mux44.IN13
alusel_i[1] => Mux45.IN13
alusel_i[1] => Mux46.IN13
alusel_i[1] => Mux47.IN13
alusel_i[1] => Mux48.IN13
alusel_i[1] => Mux49.IN13
alusel_i[1] => Mux50.IN13
alusel_i[1] => Mux51.IN13
alusel_i[1] => Mux52.IN13
alusel_i[1] => Mux53.IN13
alusel_i[1] => Mux54.IN13
alusel_i[1] => Mux55.IN13
alusel_i[1] => Mux56.IN13
alusel_i[1] => Mux57.IN13
alusel_i[1] => Mux58.IN13
alusel_i[1] => Mux59.IN13
alusel_i[1] => Mux60.IN13
alusel_i[1] => Mux61.IN13
alusel_i[1] => Mux62.IN13
alusel_i[1] => Mux63.IN13
alusel_i[1] => Mux64.IN12
alusel_i[2] => Equal0.IN5
alusel_i[2] => Equal1.IN5
alusel_i[2] => Mux33.IN12
alusel_i[2] => Mux34.IN12
alusel_i[2] => Mux35.IN12
alusel_i[2] => Mux36.IN12
alusel_i[2] => Mux37.IN12
alusel_i[2] => Mux38.IN12
alusel_i[2] => Mux39.IN12
alusel_i[2] => Mux40.IN12
alusel_i[2] => Mux41.IN12
alusel_i[2] => Mux42.IN12
alusel_i[2] => Mux43.IN12
alusel_i[2] => Mux44.IN12
alusel_i[2] => Mux45.IN12
alusel_i[2] => Mux46.IN12
alusel_i[2] => Mux47.IN12
alusel_i[2] => Mux48.IN12
alusel_i[2] => Mux49.IN12
alusel_i[2] => Mux50.IN12
alusel_i[2] => Mux51.IN12
alusel_i[2] => Mux52.IN12
alusel_i[2] => Mux53.IN12
alusel_i[2] => Mux54.IN12
alusel_i[2] => Mux55.IN12
alusel_i[2] => Mux56.IN12
alusel_i[2] => Mux57.IN12
alusel_i[2] => Mux58.IN12
alusel_i[2] => Mux59.IN12
alusel_i[2] => Mux60.IN12
alusel_i[2] => Mux61.IN12
alusel_i[2] => Mux62.IN12
alusel_i[2] => Mux63.IN12
alusel_i[2] => Mux64.IN11
alusel_i[3] => Equal0.IN4
alusel_i[3] => Equal1.IN4
alusel_i[3] => Mux33.IN11
alusel_i[3] => Mux34.IN11
alusel_i[3] => Mux35.IN11
alusel_i[3] => Mux36.IN11
alusel_i[3] => Mux37.IN11
alusel_i[3] => Mux38.IN11
alusel_i[3] => Mux39.IN11
alusel_i[3] => Mux40.IN11
alusel_i[3] => Mux41.IN11
alusel_i[3] => Mux42.IN11
alusel_i[3] => Mux43.IN11
alusel_i[3] => Mux44.IN11
alusel_i[3] => Mux45.IN11
alusel_i[3] => Mux46.IN11
alusel_i[3] => Mux47.IN11
alusel_i[3] => Mux48.IN11
alusel_i[3] => Mux49.IN11
alusel_i[3] => Mux50.IN11
alusel_i[3] => Mux51.IN11
alusel_i[3] => Mux52.IN11
alusel_i[3] => Mux53.IN11
alusel_i[3] => Mux54.IN11
alusel_i[3] => Mux55.IN11
alusel_i[3] => Mux56.IN11
alusel_i[3] => Mux57.IN11
alusel_i[3] => Mux58.IN11
alusel_i[3] => Mux59.IN11
alusel_i[3] => Mux60.IN11
alusel_i[3] => Mux61.IN11
alusel_i[3] => Mux62.IN11
alusel_i[3] => Mux63.IN11
alusel_i[3] => Mux64.IN10
reg1_i[0] => Add0.IN64
reg1_i[0] => Add1.IN64
reg1_i[0] => logicout.IN0
reg1_i[0] => logicout.IN0
reg1_i[0] => logicout.IN0
reg1_i[0] => LessThan0.IN32
reg1_i[0] => ShiftLeft0.IN32
reg1_i[0] => ShiftRight0.IN32
reg1_i[0] => Add3.IN32
reg1_i[0] => Add4.IN64
reg1_i[0] => Equal6.IN31
reg1_i[0] => wcsr_data_o.IN0
reg1_i[0] => Selector190.IN7
reg1_i[0] => wcsr_data_o.IN0
reg1_i[1] => Add0.IN63
reg1_i[1] => Add1.IN63
reg1_i[1] => logicout.IN0
reg1_i[1] => logicout.IN0
reg1_i[1] => logicout.IN0
reg1_i[1] => LessThan0.IN31
reg1_i[1] => ShiftLeft0.IN31
reg1_i[1] => ShiftRight0.IN31
reg1_i[1] => Add3.IN31
reg1_i[1] => Add4.IN63
reg1_i[1] => Equal6.IN30
reg1_i[1] => wcsr_data_o.IN0
reg1_i[1] => Selector189.IN7
reg1_i[1] => wcsr_data_o.IN0
reg1_i[2] => Add0.IN62
reg1_i[2] => Add1.IN62
reg1_i[2] => logicout.IN0
reg1_i[2] => logicout.IN0
reg1_i[2] => logicout.IN0
reg1_i[2] => LessThan0.IN30
reg1_i[2] => ShiftLeft0.IN30
reg1_i[2] => ShiftRight0.IN30
reg1_i[2] => Add3.IN30
reg1_i[2] => Add4.IN62
reg1_i[2] => Equal6.IN29
reg1_i[2] => wcsr_data_o.IN0
reg1_i[2] => Selector188.IN7
reg1_i[2] => wcsr_data_o.IN0
reg1_i[3] => Add0.IN61
reg1_i[3] => Add1.IN61
reg1_i[3] => logicout.IN0
reg1_i[3] => logicout.IN0
reg1_i[3] => logicout.IN0
reg1_i[3] => LessThan0.IN29
reg1_i[3] => ShiftLeft0.IN29
reg1_i[3] => ShiftRight0.IN29
reg1_i[3] => Add3.IN29
reg1_i[3] => Add4.IN61
reg1_i[3] => Equal6.IN28
reg1_i[3] => wcsr_data_o.IN0
reg1_i[3] => Selector187.IN7
reg1_i[3] => wcsr_data_o.IN0
reg1_i[4] => Add0.IN60
reg1_i[4] => Add1.IN60
reg1_i[4] => logicout.IN0
reg1_i[4] => logicout.IN0
reg1_i[4] => logicout.IN0
reg1_i[4] => LessThan0.IN28
reg1_i[4] => ShiftLeft0.IN28
reg1_i[4] => ShiftRight0.IN28
reg1_i[4] => Add3.IN28
reg1_i[4] => Add4.IN60
reg1_i[4] => Equal6.IN27
reg1_i[4] => wcsr_data_o.IN0
reg1_i[4] => Selector186.IN7
reg1_i[4] => wcsr_data_o.IN0
reg1_i[5] => Add0.IN59
reg1_i[5] => Add1.IN59
reg1_i[5] => logicout.IN0
reg1_i[5] => logicout.IN0
reg1_i[5] => logicout.IN0
reg1_i[5] => LessThan0.IN27
reg1_i[5] => ShiftLeft0.IN27
reg1_i[5] => ShiftRight0.IN27
reg1_i[5] => Add3.IN27
reg1_i[5] => Add4.IN59
reg1_i[5] => Equal6.IN26
reg1_i[5] => wcsr_data_o.IN0
reg1_i[5] => Selector185.IN7
reg1_i[5] => wcsr_data_o.IN0
reg1_i[6] => Add0.IN58
reg1_i[6] => Add1.IN58
reg1_i[6] => logicout.IN0
reg1_i[6] => logicout.IN0
reg1_i[6] => logicout.IN0
reg1_i[6] => LessThan0.IN26
reg1_i[6] => ShiftLeft0.IN26
reg1_i[6] => ShiftRight0.IN26
reg1_i[6] => Add3.IN26
reg1_i[6] => Add4.IN58
reg1_i[6] => Equal6.IN25
reg1_i[6] => wcsr_data_o.IN0
reg1_i[6] => Selector184.IN7
reg1_i[6] => wcsr_data_o.IN0
reg1_i[7] => Add0.IN57
reg1_i[7] => Add1.IN57
reg1_i[7] => logicout.IN0
reg1_i[7] => logicout.IN0
reg1_i[7] => logicout.IN0
reg1_i[7] => LessThan0.IN25
reg1_i[7] => ShiftLeft0.IN25
reg1_i[7] => ShiftRight0.IN25
reg1_i[7] => Add3.IN25
reg1_i[7] => Add4.IN57
reg1_i[7] => Equal6.IN24
reg1_i[7] => wcsr_data_o.IN0
reg1_i[7] => Selector183.IN7
reg1_i[7] => wcsr_data_o.IN0
reg1_i[8] => Add0.IN56
reg1_i[8] => Add1.IN56
reg1_i[8] => logicout.IN0
reg1_i[8] => logicout.IN0
reg1_i[8] => logicout.IN0
reg1_i[8] => LessThan0.IN24
reg1_i[8] => ShiftLeft0.IN24
reg1_i[8] => ShiftRight0.IN24
reg1_i[8] => Add3.IN24
reg1_i[8] => Add4.IN56
reg1_i[8] => Equal6.IN23
reg1_i[8] => wcsr_data_o.IN0
reg1_i[8] => Selector182.IN7
reg1_i[8] => wcsr_data_o.IN0
reg1_i[9] => Add0.IN55
reg1_i[9] => Add1.IN55
reg1_i[9] => logicout.IN0
reg1_i[9] => logicout.IN0
reg1_i[9] => logicout.IN0
reg1_i[9] => LessThan0.IN23
reg1_i[9] => ShiftLeft0.IN23
reg1_i[9] => ShiftRight0.IN23
reg1_i[9] => Add3.IN23
reg1_i[9] => Add4.IN55
reg1_i[9] => Equal6.IN22
reg1_i[9] => wcsr_data_o.IN0
reg1_i[9] => Selector181.IN7
reg1_i[9] => wcsr_data_o.IN0
reg1_i[10] => Add0.IN54
reg1_i[10] => Add1.IN54
reg1_i[10] => logicout.IN0
reg1_i[10] => logicout.IN0
reg1_i[10] => logicout.IN0
reg1_i[10] => LessThan0.IN22
reg1_i[10] => ShiftLeft0.IN22
reg1_i[10] => ShiftRight0.IN22
reg1_i[10] => Add3.IN22
reg1_i[10] => Add4.IN54
reg1_i[10] => Equal6.IN21
reg1_i[10] => wcsr_data_o.IN0
reg1_i[10] => Selector180.IN7
reg1_i[10] => wcsr_data_o.IN0
reg1_i[11] => Add0.IN53
reg1_i[11] => Add1.IN53
reg1_i[11] => logicout.IN0
reg1_i[11] => logicout.IN0
reg1_i[11] => logicout.IN0
reg1_i[11] => LessThan0.IN21
reg1_i[11] => ShiftLeft0.IN21
reg1_i[11] => ShiftRight0.IN21
reg1_i[11] => Add3.IN21
reg1_i[11] => Add4.IN53
reg1_i[11] => Equal6.IN20
reg1_i[11] => wcsr_data_o.IN0
reg1_i[11] => Selector179.IN7
reg1_i[11] => wcsr_data_o.IN0
reg1_i[12] => Add0.IN52
reg1_i[12] => Add1.IN52
reg1_i[12] => logicout.IN0
reg1_i[12] => logicout.IN0
reg1_i[12] => logicout.IN0
reg1_i[12] => LessThan0.IN20
reg1_i[12] => ShiftLeft0.IN20
reg1_i[12] => ShiftRight0.IN20
reg1_i[12] => Add3.IN20
reg1_i[12] => Add4.IN52
reg1_i[12] => Equal6.IN19
reg1_i[12] => wcsr_data_o.IN0
reg1_i[12] => Selector178.IN7
reg1_i[12] => wcsr_data_o.IN0
reg1_i[13] => Add0.IN51
reg1_i[13] => Add1.IN51
reg1_i[13] => logicout.IN0
reg1_i[13] => logicout.IN0
reg1_i[13] => logicout.IN0
reg1_i[13] => LessThan0.IN19
reg1_i[13] => ShiftLeft0.IN19
reg1_i[13] => ShiftRight0.IN19
reg1_i[13] => Add3.IN19
reg1_i[13] => Add4.IN51
reg1_i[13] => Equal6.IN18
reg1_i[13] => wcsr_data_o.IN0
reg1_i[13] => Selector177.IN7
reg1_i[13] => wcsr_data_o.IN0
reg1_i[14] => Add0.IN50
reg1_i[14] => Add1.IN50
reg1_i[14] => logicout.IN0
reg1_i[14] => logicout.IN0
reg1_i[14] => logicout.IN0
reg1_i[14] => LessThan0.IN18
reg1_i[14] => ShiftLeft0.IN18
reg1_i[14] => ShiftRight0.IN18
reg1_i[14] => Add3.IN18
reg1_i[14] => Add4.IN50
reg1_i[14] => Equal6.IN17
reg1_i[14] => wcsr_data_o.IN0
reg1_i[14] => Selector176.IN7
reg1_i[14] => wcsr_data_o.IN0
reg1_i[15] => Add0.IN49
reg1_i[15] => Add1.IN49
reg1_i[15] => logicout.IN0
reg1_i[15] => logicout.IN0
reg1_i[15] => logicout.IN0
reg1_i[15] => LessThan0.IN17
reg1_i[15] => ShiftLeft0.IN17
reg1_i[15] => ShiftRight0.IN17
reg1_i[15] => Add3.IN17
reg1_i[15] => Add4.IN49
reg1_i[15] => Equal6.IN16
reg1_i[15] => wcsr_data_o.IN0
reg1_i[15] => Selector175.IN7
reg1_i[15] => wcsr_data_o.IN0
reg1_i[16] => Add0.IN48
reg1_i[16] => Add1.IN48
reg1_i[16] => logicout.IN0
reg1_i[16] => logicout.IN0
reg1_i[16] => logicout.IN0
reg1_i[16] => LessThan0.IN16
reg1_i[16] => ShiftLeft0.IN16
reg1_i[16] => ShiftRight0.IN16
reg1_i[16] => Add3.IN16
reg1_i[16] => Add4.IN48
reg1_i[16] => Equal6.IN15
reg1_i[16] => wcsr_data_o.IN0
reg1_i[16] => Selector174.IN7
reg1_i[16] => wcsr_data_o.IN0
reg1_i[17] => Add0.IN47
reg1_i[17] => Add1.IN47
reg1_i[17] => logicout.IN0
reg1_i[17] => logicout.IN0
reg1_i[17] => logicout.IN0
reg1_i[17] => LessThan0.IN15
reg1_i[17] => ShiftLeft0.IN15
reg1_i[17] => ShiftRight0.IN15
reg1_i[17] => Add3.IN15
reg1_i[17] => Add4.IN47
reg1_i[17] => Equal6.IN14
reg1_i[17] => wcsr_data_o.IN0
reg1_i[17] => Selector173.IN7
reg1_i[17] => wcsr_data_o.IN0
reg1_i[18] => Add0.IN46
reg1_i[18] => Add1.IN46
reg1_i[18] => logicout.IN0
reg1_i[18] => logicout.IN0
reg1_i[18] => logicout.IN0
reg1_i[18] => LessThan0.IN14
reg1_i[18] => ShiftLeft0.IN14
reg1_i[18] => ShiftRight0.IN14
reg1_i[18] => Add3.IN14
reg1_i[18] => Add4.IN46
reg1_i[18] => Equal6.IN13
reg1_i[18] => wcsr_data_o.IN0
reg1_i[18] => Selector172.IN7
reg1_i[18] => wcsr_data_o.IN0
reg1_i[19] => Add0.IN45
reg1_i[19] => Add1.IN45
reg1_i[19] => logicout.IN0
reg1_i[19] => logicout.IN0
reg1_i[19] => logicout.IN0
reg1_i[19] => LessThan0.IN13
reg1_i[19] => ShiftLeft0.IN13
reg1_i[19] => ShiftRight0.IN13
reg1_i[19] => Add3.IN13
reg1_i[19] => Add4.IN45
reg1_i[19] => Equal6.IN12
reg1_i[19] => wcsr_data_o.IN0
reg1_i[19] => Selector171.IN7
reg1_i[19] => wcsr_data_o.IN0
reg1_i[20] => Add0.IN44
reg1_i[20] => Add1.IN44
reg1_i[20] => logicout.IN0
reg1_i[20] => logicout.IN0
reg1_i[20] => logicout.IN0
reg1_i[20] => LessThan0.IN12
reg1_i[20] => ShiftLeft0.IN12
reg1_i[20] => ShiftRight0.IN12
reg1_i[20] => Add3.IN12
reg1_i[20] => Add4.IN44
reg1_i[20] => Equal6.IN11
reg1_i[20] => wcsr_data_o.IN0
reg1_i[20] => Selector170.IN7
reg1_i[20] => wcsr_data_o.IN0
reg1_i[21] => Add0.IN43
reg1_i[21] => Add1.IN43
reg1_i[21] => logicout.IN0
reg1_i[21] => logicout.IN0
reg1_i[21] => logicout.IN0
reg1_i[21] => LessThan0.IN11
reg1_i[21] => ShiftLeft0.IN11
reg1_i[21] => ShiftRight0.IN11
reg1_i[21] => Add3.IN11
reg1_i[21] => Add4.IN43
reg1_i[21] => Equal6.IN10
reg1_i[21] => wcsr_data_o.IN0
reg1_i[21] => Selector169.IN7
reg1_i[21] => wcsr_data_o.IN0
reg1_i[22] => Add0.IN42
reg1_i[22] => Add1.IN42
reg1_i[22] => logicout.IN0
reg1_i[22] => logicout.IN0
reg1_i[22] => logicout.IN0
reg1_i[22] => LessThan0.IN10
reg1_i[22] => ShiftLeft0.IN10
reg1_i[22] => ShiftRight0.IN10
reg1_i[22] => Add3.IN10
reg1_i[22] => Add4.IN42
reg1_i[22] => Equal6.IN9
reg1_i[22] => wcsr_data_o.IN0
reg1_i[22] => Selector168.IN7
reg1_i[22] => wcsr_data_o.IN0
reg1_i[23] => Add0.IN41
reg1_i[23] => Add1.IN41
reg1_i[23] => logicout.IN0
reg1_i[23] => logicout.IN0
reg1_i[23] => logicout.IN0
reg1_i[23] => LessThan0.IN9
reg1_i[23] => ShiftLeft0.IN9
reg1_i[23] => ShiftRight0.IN9
reg1_i[23] => Add3.IN9
reg1_i[23] => Add4.IN41
reg1_i[23] => Equal6.IN8
reg1_i[23] => wcsr_data_o.IN0
reg1_i[23] => Selector167.IN7
reg1_i[23] => wcsr_data_o.IN0
reg1_i[24] => Add0.IN40
reg1_i[24] => Add1.IN40
reg1_i[24] => logicout.IN0
reg1_i[24] => logicout.IN0
reg1_i[24] => logicout.IN0
reg1_i[24] => LessThan0.IN8
reg1_i[24] => ShiftLeft0.IN8
reg1_i[24] => ShiftRight0.IN8
reg1_i[24] => Add3.IN8
reg1_i[24] => Add4.IN40
reg1_i[24] => Equal6.IN7
reg1_i[24] => wcsr_data_o.IN0
reg1_i[24] => Selector166.IN7
reg1_i[24] => wcsr_data_o.IN0
reg1_i[25] => Add0.IN39
reg1_i[25] => Add1.IN39
reg1_i[25] => logicout.IN0
reg1_i[25] => logicout.IN0
reg1_i[25] => logicout.IN0
reg1_i[25] => LessThan0.IN7
reg1_i[25] => ShiftLeft0.IN7
reg1_i[25] => ShiftRight0.IN7
reg1_i[25] => Add3.IN7
reg1_i[25] => Add4.IN39
reg1_i[25] => Equal6.IN6
reg1_i[25] => wcsr_data_o.IN0
reg1_i[25] => Selector165.IN7
reg1_i[25] => wcsr_data_o.IN0
reg1_i[26] => Add0.IN38
reg1_i[26] => Add1.IN38
reg1_i[26] => logicout.IN0
reg1_i[26] => logicout.IN0
reg1_i[26] => logicout.IN0
reg1_i[26] => LessThan0.IN6
reg1_i[26] => ShiftLeft0.IN6
reg1_i[26] => ShiftRight0.IN6
reg1_i[26] => Add3.IN6
reg1_i[26] => Add4.IN38
reg1_i[26] => Equal6.IN5
reg1_i[26] => wcsr_data_o.IN0
reg1_i[26] => Selector164.IN7
reg1_i[26] => wcsr_data_o.IN0
reg1_i[27] => Add0.IN37
reg1_i[27] => Add1.IN37
reg1_i[27] => logicout.IN0
reg1_i[27] => logicout.IN0
reg1_i[27] => logicout.IN0
reg1_i[27] => LessThan0.IN5
reg1_i[27] => ShiftLeft0.IN5
reg1_i[27] => ShiftRight0.IN5
reg1_i[27] => Add3.IN5
reg1_i[27] => Add4.IN37
reg1_i[27] => Equal6.IN4
reg1_i[27] => wcsr_data_o.IN0
reg1_i[27] => Selector163.IN7
reg1_i[27] => wcsr_data_o.IN0
reg1_i[28] => Add0.IN36
reg1_i[28] => Add1.IN36
reg1_i[28] => logicout.IN0
reg1_i[28] => logicout.IN0
reg1_i[28] => logicout.IN0
reg1_i[28] => LessThan0.IN4
reg1_i[28] => ShiftLeft0.IN4
reg1_i[28] => ShiftRight0.IN4
reg1_i[28] => Add3.IN4
reg1_i[28] => Add4.IN36
reg1_i[28] => Equal6.IN3
reg1_i[28] => wcsr_data_o.IN0
reg1_i[28] => Selector162.IN7
reg1_i[28] => wcsr_data_o.IN0
reg1_i[29] => Add0.IN35
reg1_i[29] => Add1.IN35
reg1_i[29] => logicout.IN0
reg1_i[29] => logicout.IN0
reg1_i[29] => logicout.IN0
reg1_i[29] => LessThan0.IN3
reg1_i[29] => ShiftLeft0.IN3
reg1_i[29] => ShiftRight0.IN3
reg1_i[29] => Add3.IN3
reg1_i[29] => Add4.IN35
reg1_i[29] => Equal6.IN2
reg1_i[29] => wcsr_data_o.IN0
reg1_i[29] => Selector161.IN7
reg1_i[29] => wcsr_data_o.IN0
reg1_i[30] => Add0.IN34
reg1_i[30] => Add1.IN34
reg1_i[30] => logicout.IN0
reg1_i[30] => logicout.IN0
reg1_i[30] => logicout.IN0
reg1_i[30] => LessThan0.IN2
reg1_i[30] => ShiftLeft0.IN2
reg1_i[30] => ShiftRight0.IN2
reg1_i[30] => Add3.IN2
reg1_i[30] => Add4.IN34
reg1_i[30] => Equal6.IN1
reg1_i[30] => wcsr_data_o.IN0
reg1_i[30] => Selector160.IN7
reg1_i[30] => wcsr_data_o.IN0
reg1_i[31] => Add0.IN33
reg1_i[31] => Add1.IN33
reg1_i[31] => logicout.IN0
reg1_i[31] => logicout.IN0
reg1_i[31] => logicout.IN0
reg1_i[31] => LessThan0.IN1
reg1_i[31] => ShiftLeft0.IN1
reg1_i[31] => ShiftLeft1.IN7
reg1_i[31] => ShiftLeft1.IN8
reg1_i[31] => ShiftLeft1.IN9
reg1_i[31] => ShiftLeft1.IN10
reg1_i[31] => ShiftLeft1.IN11
reg1_i[31] => ShiftLeft1.IN12
reg1_i[31] => ShiftLeft1.IN13
reg1_i[31] => ShiftLeft1.IN14
reg1_i[31] => ShiftLeft1.IN15
reg1_i[31] => ShiftLeft1.IN16
reg1_i[31] => ShiftLeft1.IN17
reg1_i[31] => ShiftLeft1.IN18
reg1_i[31] => ShiftLeft1.IN19
reg1_i[31] => ShiftLeft1.IN20
reg1_i[31] => ShiftLeft1.IN21
reg1_i[31] => ShiftLeft1.IN22
reg1_i[31] => ShiftLeft1.IN23
reg1_i[31] => ShiftLeft1.IN24
reg1_i[31] => ShiftLeft1.IN25
reg1_i[31] => ShiftLeft1.IN26
reg1_i[31] => ShiftLeft1.IN27
reg1_i[31] => ShiftLeft1.IN28
reg1_i[31] => ShiftLeft1.IN29
reg1_i[31] => ShiftLeft1.IN30
reg1_i[31] => ShiftLeft1.IN31
reg1_i[31] => ShiftLeft1.IN32
reg1_i[31] => ShiftLeft1.IN33
reg1_i[31] => ShiftLeft1.IN34
reg1_i[31] => ShiftLeft1.IN35
reg1_i[31] => ShiftLeft1.IN36
reg1_i[31] => ShiftLeft1.IN37
reg1_i[31] => ShiftLeft1.IN38
reg1_i[31] => ShiftRight0.IN1
reg1_i[31] => Add3.IN1
reg1_i[31] => Add4.IN33
reg1_i[31] => Equal6.IN0
reg1_i[31] => wcsr_data_o.IN0
reg1_i[31] => Selector159.IN7
reg1_i[31] => compare.DATAB
reg1_i[31] => branch_flag_o.DATAB
reg1_i[31] => branch_flag_o.DATAB
reg1_i[31] => wcsr_data_o.IN0
reg1_i[31] => branch_flag_o.DATAB
reg1_i[31] => branch_flag_o.DATAB
reg2_i[0] => ex_reg2_o.DATAA
reg2_i[0] => logicout.IN1
reg2_i[0] => logicout.IN1
reg2_i[0] => logicout.IN1
reg2_i[0] => LessThan0.IN64
reg2_i[0] => ShiftLeft0.IN37
reg2_i[0] => ShiftRight0.IN37
reg2_i[0] => Selector96.IN9
reg2_i[0] => Add3.IN64
reg2_i[0] => Equal6.IN63
reg2_i[0] => Add4.IN32
reg2_i[0] => Add2.IN5
reg2_i[1] => ex_reg2_o.DATAA
reg2_i[1] => logicout.IN1
reg2_i[1] => logicout.IN1
reg2_i[1] => logicout.IN1
reg2_i[1] => LessThan0.IN63
reg2_i[1] => ShiftLeft0.IN36
reg2_i[1] => ShiftRight0.IN36
reg2_i[1] => Selector95.IN9
reg2_i[1] => Add3.IN63
reg2_i[1] => Equal6.IN62
reg2_i[1] => Add4.IN31
reg2_i[1] => Add2.IN4
reg2_i[2] => ex_reg2_o.DATAA
reg2_i[2] => logicout.IN1
reg2_i[2] => logicout.IN1
reg2_i[2] => logicout.IN1
reg2_i[2] => LessThan0.IN62
reg2_i[2] => ShiftLeft0.IN35
reg2_i[2] => ShiftRight0.IN35
reg2_i[2] => Selector94.IN9
reg2_i[2] => Add3.IN62
reg2_i[2] => Equal6.IN61
reg2_i[2] => Add4.IN30
reg2_i[2] => Add2.IN3
reg2_i[3] => ex_reg2_o.DATAA
reg2_i[3] => logicout.IN1
reg2_i[3] => logicout.IN1
reg2_i[3] => logicout.IN1
reg2_i[3] => LessThan0.IN61
reg2_i[3] => ShiftLeft0.IN34
reg2_i[3] => ShiftRight0.IN34
reg2_i[3] => Selector93.IN9
reg2_i[3] => Add3.IN61
reg2_i[3] => Equal6.IN60
reg2_i[3] => Add4.IN29
reg2_i[3] => Add2.IN2
reg2_i[4] => ex_reg2_o.DATAA
reg2_i[4] => logicout.IN1
reg2_i[4] => logicout.IN1
reg2_i[4] => logicout.IN1
reg2_i[4] => LessThan0.IN60
reg2_i[4] => ShiftLeft0.IN33
reg2_i[4] => ShiftRight0.IN33
reg2_i[4] => Selector92.IN9
reg2_i[4] => Add3.IN60
reg2_i[4] => Equal6.IN59
reg2_i[4] => Add4.IN28
reg2_i[4] => Add2.IN1
reg2_i[5] => ex_reg2_o.DATAA
reg2_i[5] => logicout.IN1
reg2_i[5] => logicout.IN1
reg2_i[5] => logicout.IN1
reg2_i[5] => LessThan0.IN59
reg2_i[5] => Selector91.IN9
reg2_i[5] => Add3.IN59
reg2_i[5] => Equal6.IN58
reg2_i[5] => Add4.IN27
reg2_i[6] => ex_reg2_o.DATAA
reg2_i[6] => logicout.IN1
reg2_i[6] => logicout.IN1
reg2_i[6] => logicout.IN1
reg2_i[6] => LessThan0.IN58
reg2_i[6] => Selector90.IN9
reg2_i[6] => Add3.IN58
reg2_i[6] => Equal6.IN57
reg2_i[6] => Add4.IN26
reg2_i[7] => ex_reg2_o.DATAA
reg2_i[7] => logicout.IN1
reg2_i[7] => logicout.IN1
reg2_i[7] => logicout.IN1
reg2_i[7] => LessThan0.IN57
reg2_i[7] => Selector89.IN9
reg2_i[7] => Add3.IN57
reg2_i[7] => Equal6.IN56
reg2_i[7] => Add4.IN25
reg2_i[8] => ex_reg2_o.DATAA
reg2_i[8] => logicout.IN1
reg2_i[8] => logicout.IN1
reg2_i[8] => logicout.IN1
reg2_i[8] => LessThan0.IN56
reg2_i[8] => Selector88.IN9
reg2_i[8] => Add3.IN56
reg2_i[8] => Equal6.IN55
reg2_i[8] => Add4.IN24
reg2_i[9] => ex_reg2_o.DATAA
reg2_i[9] => logicout.IN1
reg2_i[9] => logicout.IN1
reg2_i[9] => logicout.IN1
reg2_i[9] => LessThan0.IN55
reg2_i[9] => Selector87.IN9
reg2_i[9] => Add3.IN55
reg2_i[9] => Equal6.IN54
reg2_i[9] => Add4.IN23
reg2_i[10] => ex_reg2_o.DATAA
reg2_i[10] => logicout.IN1
reg2_i[10] => logicout.IN1
reg2_i[10] => logicout.IN1
reg2_i[10] => LessThan0.IN54
reg2_i[10] => Selector86.IN9
reg2_i[10] => Add3.IN54
reg2_i[10] => Equal6.IN53
reg2_i[10] => Add4.IN22
reg2_i[11] => ex_reg2_o.DATAA
reg2_i[11] => logicout.IN1
reg2_i[11] => logicout.IN1
reg2_i[11] => logicout.IN1
reg2_i[11] => LessThan0.IN53
reg2_i[11] => Selector85.IN9
reg2_i[11] => Add3.IN53
reg2_i[11] => Equal6.IN52
reg2_i[11] => Add4.IN21
reg2_i[12] => ex_reg2_o.DATAA
reg2_i[12] => logicout.IN1
reg2_i[12] => logicout.IN1
reg2_i[12] => logicout.IN1
reg2_i[12] => LessThan0.IN52
reg2_i[12] => Selector84.IN9
reg2_i[12] => Add3.IN52
reg2_i[12] => Equal6.IN51
reg2_i[12] => Add4.IN20
reg2_i[13] => ex_reg2_o.DATAA
reg2_i[13] => logicout.IN1
reg2_i[13] => logicout.IN1
reg2_i[13] => logicout.IN1
reg2_i[13] => LessThan0.IN51
reg2_i[13] => Selector83.IN9
reg2_i[13] => Add3.IN51
reg2_i[13] => Equal6.IN50
reg2_i[13] => Add4.IN19
reg2_i[14] => ex_reg2_o.DATAA
reg2_i[14] => logicout.IN1
reg2_i[14] => logicout.IN1
reg2_i[14] => logicout.IN1
reg2_i[14] => LessThan0.IN50
reg2_i[14] => Selector82.IN9
reg2_i[14] => Add3.IN50
reg2_i[14] => Equal6.IN49
reg2_i[14] => Add4.IN18
reg2_i[15] => ex_reg2_o.DATAA
reg2_i[15] => logicout.IN1
reg2_i[15] => logicout.IN1
reg2_i[15] => logicout.IN1
reg2_i[15] => LessThan0.IN49
reg2_i[15] => Selector81.IN9
reg2_i[15] => Add3.IN49
reg2_i[15] => Equal6.IN48
reg2_i[15] => Add4.IN17
reg2_i[16] => ex_reg2_o.DATAA
reg2_i[16] => logicout.IN1
reg2_i[16] => logicout.IN1
reg2_i[16] => logicout.IN1
reg2_i[16] => LessThan0.IN48
reg2_i[16] => Selector80.IN9
reg2_i[16] => Add3.IN48
reg2_i[16] => Equal6.IN47
reg2_i[16] => Add4.IN16
reg2_i[17] => ex_reg2_o.DATAA
reg2_i[17] => logicout.IN1
reg2_i[17] => logicout.IN1
reg2_i[17] => logicout.IN1
reg2_i[17] => LessThan0.IN47
reg2_i[17] => Selector79.IN9
reg2_i[17] => Add3.IN47
reg2_i[17] => Equal6.IN46
reg2_i[17] => Add4.IN15
reg2_i[18] => ex_reg2_o.DATAA
reg2_i[18] => logicout.IN1
reg2_i[18] => logicout.IN1
reg2_i[18] => logicout.IN1
reg2_i[18] => LessThan0.IN46
reg2_i[18] => Selector78.IN9
reg2_i[18] => Add3.IN46
reg2_i[18] => Equal6.IN45
reg2_i[18] => Add4.IN14
reg2_i[19] => ex_reg2_o.DATAA
reg2_i[19] => logicout.IN1
reg2_i[19] => logicout.IN1
reg2_i[19] => logicout.IN1
reg2_i[19] => LessThan0.IN45
reg2_i[19] => Selector77.IN9
reg2_i[19] => Add3.IN45
reg2_i[19] => Equal6.IN44
reg2_i[19] => Add4.IN13
reg2_i[20] => ex_reg2_o.DATAA
reg2_i[20] => logicout.IN1
reg2_i[20] => logicout.IN1
reg2_i[20] => logicout.IN1
reg2_i[20] => LessThan0.IN44
reg2_i[20] => Selector76.IN9
reg2_i[20] => Add3.IN44
reg2_i[20] => Equal6.IN43
reg2_i[20] => Add4.IN12
reg2_i[21] => ex_reg2_o.DATAA
reg2_i[21] => logicout.IN1
reg2_i[21] => logicout.IN1
reg2_i[21] => logicout.IN1
reg2_i[21] => LessThan0.IN43
reg2_i[21] => Selector75.IN9
reg2_i[21] => Add3.IN43
reg2_i[21] => Equal6.IN42
reg2_i[21] => Add4.IN11
reg2_i[22] => ex_reg2_o.DATAA
reg2_i[22] => logicout.IN1
reg2_i[22] => logicout.IN1
reg2_i[22] => logicout.IN1
reg2_i[22] => LessThan0.IN42
reg2_i[22] => Selector74.IN9
reg2_i[22] => Add3.IN42
reg2_i[22] => Equal6.IN41
reg2_i[22] => Add4.IN10
reg2_i[23] => ex_reg2_o.DATAA
reg2_i[23] => logicout.IN1
reg2_i[23] => logicout.IN1
reg2_i[23] => logicout.IN1
reg2_i[23] => LessThan0.IN41
reg2_i[23] => Selector73.IN9
reg2_i[23] => Add3.IN41
reg2_i[23] => Equal6.IN40
reg2_i[23] => Add4.IN9
reg2_i[24] => ex_reg2_o.DATAA
reg2_i[24] => logicout.IN1
reg2_i[24] => logicout.IN1
reg2_i[24] => logicout.IN1
reg2_i[24] => LessThan0.IN40
reg2_i[24] => Selector72.IN9
reg2_i[24] => Add3.IN40
reg2_i[24] => Equal6.IN39
reg2_i[24] => Add4.IN8
reg2_i[25] => ex_reg2_o.DATAA
reg2_i[25] => logicout.IN1
reg2_i[25] => logicout.IN1
reg2_i[25] => logicout.IN1
reg2_i[25] => LessThan0.IN39
reg2_i[25] => Selector71.IN9
reg2_i[25] => Add3.IN39
reg2_i[25] => Equal6.IN38
reg2_i[25] => Add4.IN7
reg2_i[26] => ex_reg2_o.DATAA
reg2_i[26] => logicout.IN1
reg2_i[26] => logicout.IN1
reg2_i[26] => logicout.IN1
reg2_i[26] => LessThan0.IN38
reg2_i[26] => Selector70.IN9
reg2_i[26] => Add3.IN38
reg2_i[26] => Equal6.IN37
reg2_i[26] => Add4.IN6
reg2_i[27] => ex_reg2_o.DATAA
reg2_i[27] => logicout.IN1
reg2_i[27] => logicout.IN1
reg2_i[27] => logicout.IN1
reg2_i[27] => LessThan0.IN37
reg2_i[27] => Selector69.IN9
reg2_i[27] => Add3.IN37
reg2_i[27] => Equal6.IN36
reg2_i[27] => Add4.IN5
reg2_i[28] => ex_reg2_o.DATAA
reg2_i[28] => logicout.IN1
reg2_i[28] => logicout.IN1
reg2_i[28] => logicout.IN1
reg2_i[28] => LessThan0.IN36
reg2_i[28] => Selector68.IN9
reg2_i[28] => Add3.IN36
reg2_i[28] => Equal6.IN35
reg2_i[28] => Add4.IN4
reg2_i[29] => ex_reg2_o.DATAA
reg2_i[29] => logicout.IN1
reg2_i[29] => logicout.IN1
reg2_i[29] => logicout.IN1
reg2_i[29] => LessThan0.IN35
reg2_i[29] => Selector67.IN9
reg2_i[29] => Add3.IN35
reg2_i[29] => Equal6.IN34
reg2_i[29] => Add4.IN3
reg2_i[30] => ex_reg2_o.DATAA
reg2_i[30] => logicout.IN1
reg2_i[30] => logicout.IN1
reg2_i[30] => logicout.IN1
reg2_i[30] => LessThan0.IN34
reg2_i[30] => Selector66.IN9
reg2_i[30] => Add3.IN34
reg2_i[30] => Equal6.IN33
reg2_i[30] => Add4.IN2
reg2_i[31] => ex_reg2_o.DATAA
reg2_i[31] => logicout.IN1
reg2_i[31] => logicout.IN1
reg2_i[31] => logicout.IN1
reg2_i[31] => LessThan0.IN33
reg2_i[31] => Selector65.IN9
reg2_i[31] => Add3.IN33
reg2_i[31] => Equal6.IN32
reg2_i[31] => Add4.IN1
wd_i[0] => wd_o[0].DATAIN
wd_i[1] => wd_o[1].DATAIN
wd_i[2] => wd_o[2].DATAIN
wd_i[3] => wd_o[3].DATAIN
wd_i[4] => wd_o[4].DATAIN
wreg_i => wreg_o.DATAIN
wcsr_reg_i => wcsr_reg_o.DATAIN
csr_reg_i[0] => wcsr_data_o.IN1
csr_reg_i[0] => wcsr_data_o.IN1
csr_reg_i[0] => Mux64.IN14
csr_reg_i[1] => wcsr_data_o.IN1
csr_reg_i[1] => wcsr_data_o.IN1
csr_reg_i[1] => Mux63.IN15
csr_reg_i[2] => wcsr_data_o.IN1
csr_reg_i[2] => wcsr_data_o.IN1
csr_reg_i[2] => Mux62.IN15
csr_reg_i[3] => wcsr_data_o.IN1
csr_reg_i[3] => wcsr_data_o.IN1
csr_reg_i[3] => Mux61.IN15
csr_reg_i[4] => wcsr_data_o.IN1
csr_reg_i[4] => wcsr_data_o.IN1
csr_reg_i[4] => Mux60.IN15
csr_reg_i[5] => wcsr_data_o.IN1
csr_reg_i[5] => wcsr_data_o.IN1
csr_reg_i[5] => Mux59.IN15
csr_reg_i[6] => wcsr_data_o.IN1
csr_reg_i[6] => wcsr_data_o.IN1
csr_reg_i[6] => Mux58.IN15
csr_reg_i[7] => wcsr_data_o.IN1
csr_reg_i[7] => wcsr_data_o.IN1
csr_reg_i[7] => Mux57.IN15
csr_reg_i[8] => wcsr_data_o.IN1
csr_reg_i[8] => wcsr_data_o.IN1
csr_reg_i[8] => Mux56.IN15
csr_reg_i[9] => wcsr_data_o.IN1
csr_reg_i[9] => wcsr_data_o.IN1
csr_reg_i[9] => Mux55.IN15
csr_reg_i[10] => wcsr_data_o.IN1
csr_reg_i[10] => wcsr_data_o.IN1
csr_reg_i[10] => Mux54.IN15
csr_reg_i[11] => wcsr_data_o.IN1
csr_reg_i[11] => wcsr_data_o.IN1
csr_reg_i[11] => Mux53.IN15
csr_reg_i[12] => wcsr_data_o.IN1
csr_reg_i[12] => wcsr_data_o.IN1
csr_reg_i[12] => Mux52.IN15
csr_reg_i[13] => wcsr_data_o.IN1
csr_reg_i[13] => wcsr_data_o.IN1
csr_reg_i[13] => Mux51.IN15
csr_reg_i[14] => wcsr_data_o.IN1
csr_reg_i[14] => wcsr_data_o.IN1
csr_reg_i[14] => Mux50.IN15
csr_reg_i[15] => wcsr_data_o.IN1
csr_reg_i[15] => wcsr_data_o.IN1
csr_reg_i[15] => Mux49.IN15
csr_reg_i[16] => wcsr_data_o.IN1
csr_reg_i[16] => wcsr_data_o.IN1
csr_reg_i[16] => Mux48.IN15
csr_reg_i[17] => wcsr_data_o.IN1
csr_reg_i[17] => wcsr_data_o.IN1
csr_reg_i[17] => Mux47.IN15
csr_reg_i[18] => wcsr_data_o.IN1
csr_reg_i[18] => wcsr_data_o.IN1
csr_reg_i[18] => Mux46.IN15
csr_reg_i[19] => wcsr_data_o.IN1
csr_reg_i[19] => wcsr_data_o.IN1
csr_reg_i[19] => Mux45.IN15
csr_reg_i[20] => wcsr_data_o.IN1
csr_reg_i[20] => wcsr_data_o.IN1
csr_reg_i[20] => Mux44.IN15
csr_reg_i[21] => wcsr_data_o.IN1
csr_reg_i[21] => wcsr_data_o.IN1
csr_reg_i[21] => Mux43.IN15
csr_reg_i[22] => wcsr_data_o.IN1
csr_reg_i[22] => wcsr_data_o.IN1
csr_reg_i[22] => Mux42.IN15
csr_reg_i[23] => wcsr_data_o.IN1
csr_reg_i[23] => wcsr_data_o.IN1
csr_reg_i[23] => Mux41.IN15
csr_reg_i[24] => wcsr_data_o.IN1
csr_reg_i[24] => wcsr_data_o.IN1
csr_reg_i[24] => Mux40.IN15
csr_reg_i[25] => wcsr_data_o.IN1
csr_reg_i[25] => wcsr_data_o.IN1
csr_reg_i[25] => Mux39.IN15
csr_reg_i[26] => wcsr_data_o.IN1
csr_reg_i[26] => wcsr_data_o.IN1
csr_reg_i[26] => Mux38.IN15
csr_reg_i[27] => wcsr_data_o.IN1
csr_reg_i[27] => wcsr_data_o.IN1
csr_reg_i[27] => Mux37.IN15
csr_reg_i[28] => wcsr_data_o.IN1
csr_reg_i[28] => wcsr_data_o.IN1
csr_reg_i[28] => Mux36.IN15
csr_reg_i[29] => wcsr_data_o.IN1
csr_reg_i[29] => wcsr_data_o.IN1
csr_reg_i[29] => Mux35.IN15
csr_reg_i[30] => wcsr_data_o.IN1
csr_reg_i[30] => wcsr_data_o.IN1
csr_reg_i[30] => Mux34.IN15
csr_reg_i[31] => wcsr_data_o.IN1
csr_reg_i[31] => wcsr_data_o.IN1
csr_reg_i[31] => Mux33.IN15
wd_csr_reg_i[0] => wd_csr_reg_o[0].DATAIN
wd_csr_reg_i[1] => wd_csr_reg_o[1].DATAIN
wd_csr_reg_i[2] => wd_csr_reg_o[2].DATAIN
wd_csr_reg_i[3] => wd_csr_reg_o[3].DATAIN
wd_csr_reg_i[4] => wd_csr_reg_o[4].DATAIN
wd_csr_reg_i[5] => wd_csr_reg_o[5].DATAIN
wd_csr_reg_i[6] => wd_csr_reg_o[6].DATAIN
wd_csr_reg_i[7] => wd_csr_reg_o[7].DATAIN
wd_csr_reg_i[8] => wd_csr_reg_o[8].DATAIN
wd_csr_reg_i[9] => wd_csr_reg_o[9].DATAIN
wd_csr_reg_i[10] => wd_csr_reg_o[10].DATAIN
wd_csr_reg_i[11] => wd_csr_reg_o[11].DATAIN
wd_csr_reg_i[12] => wd_csr_reg_o[12].DATAIN
wd_csr_reg_i[13] => wd_csr_reg_o[13].DATAIN
wd_csr_reg_i[14] => wd_csr_reg_o[14].DATAIN
wd_csr_reg_i[15] => wd_csr_reg_o[15].DATAIN
wd_csr_reg_i[16] => wd_csr_reg_o[16].DATAIN
wd_csr_reg_i[17] => wd_csr_reg_o[17].DATAIN
wd_csr_reg_i[18] => wd_csr_reg_o[18].DATAIN
wd_csr_reg_i[19] => wd_csr_reg_o[19].DATAIN
wd_csr_reg_i[20] => wd_csr_reg_o[20].DATAIN
wd_csr_reg_i[21] => wd_csr_reg_o[21].DATAIN
wd_csr_reg_i[22] => wd_csr_reg_o[22].DATAIN
wd_csr_reg_i[23] => wd_csr_reg_o[23].DATAIN
wd_csr_reg_i[24] => wd_csr_reg_o[24].DATAIN
wd_csr_reg_i[25] => wd_csr_reg_o[25].DATAIN
wd_csr_reg_i[26] => wd_csr_reg_o[26].DATAIN
wd_csr_reg_i[27] => wd_csr_reg_o[27].DATAIN
wd_csr_reg_i[28] => wd_csr_reg_o[28].DATAIN
wd_csr_reg_i[29] => wd_csr_reg_o[29].DATAIN
wd_csr_reg_i[30] => wd_csr_reg_o[30].DATAIN
wd_csr_reg_i[31] => wd_csr_reg_o[31].DATAIN
wd_o[0] <= wd_i[0].DB_MAX_OUTPUT_PORT_TYPE
wd_o[1] <= wd_i[1].DB_MAX_OUTPUT_PORT_TYPE
wd_o[2] <= wd_i[2].DB_MAX_OUTPUT_PORT_TYPE
wd_o[3] <= wd_i[3].DB_MAX_OUTPUT_PORT_TYPE
wd_o[4] <= wd_i[4].DB_MAX_OUTPUT_PORT_TYPE
wreg_o <= wreg_i.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[0] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[1] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[2] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[3] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[4] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[5] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[6] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[7] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[8] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[9] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[10] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[11] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[12] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[13] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[14] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[15] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[16] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[17] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[18] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[19] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[20] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[21] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[22] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[23] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[24] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[25] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[26] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[27] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[28] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[29] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[30] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[31] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
ex_aluop_o[0] <= ex_aluop_o.DB_MAX_OUTPUT_PORT_TYPE
ex_aluop_o[1] <= ex_aluop_o.DB_MAX_OUTPUT_PORT_TYPE
ex_aluop_o[2] <= ex_aluop_o.DB_MAX_OUTPUT_PORT_TYPE
ex_aluop_o[3] <= ex_aluop_o.DB_MAX_OUTPUT_PORT_TYPE
ex_aluop_o[4] <= ex_aluop_o.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_addr_o[0] <= ex_mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_addr_o[1] <= ex_mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_addr_o[2] <= ex_mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_addr_o[3] <= ex_mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_addr_o[4] <= ex_mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_addr_o[5] <= ex_mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_addr_o[6] <= ex_mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_addr_o[7] <= ex_mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_addr_o[8] <= ex_mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_addr_o[9] <= ex_mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_addr_o[10] <= ex_mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_addr_o[11] <= ex_mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_addr_o[12] <= ex_mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_addr_o[13] <= ex_mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_addr_o[14] <= ex_mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_addr_o[15] <= ex_mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_addr_o[16] <= ex_mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_addr_o[17] <= ex_mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_addr_o[18] <= ex_mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_addr_o[19] <= ex_mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_addr_o[20] <= ex_mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_addr_o[21] <= ex_mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_addr_o[22] <= ex_mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_addr_o[23] <= ex_mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_addr_o[24] <= ex_mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_addr_o[25] <= ex_mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_addr_o[26] <= ex_mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_addr_o[27] <= ex_mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_addr_o[28] <= ex_mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_addr_o[29] <= ex_mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_addr_o[30] <= ex_mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_addr_o[31] <= ex_mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2_o[0] <= ex_reg2_o.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2_o[1] <= ex_reg2_o.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2_o[2] <= ex_reg2_o.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2_o[3] <= ex_reg2_o.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2_o[4] <= ex_reg2_o.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2_o[5] <= ex_reg2_o.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2_o[6] <= ex_reg2_o.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2_o[7] <= ex_reg2_o.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2_o[8] <= ex_reg2_o.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2_o[9] <= ex_reg2_o.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2_o[10] <= ex_reg2_o.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2_o[11] <= ex_reg2_o.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2_o[12] <= ex_reg2_o.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2_o[13] <= ex_reg2_o.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2_o[14] <= ex_reg2_o.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2_o[15] <= ex_reg2_o.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2_o[16] <= ex_reg2_o.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2_o[17] <= ex_reg2_o.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2_o[18] <= ex_reg2_o.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2_o[19] <= ex_reg2_o.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2_o[20] <= ex_reg2_o.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2_o[21] <= ex_reg2_o.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2_o[22] <= ex_reg2_o.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2_o[23] <= ex_reg2_o.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2_o[24] <= ex_reg2_o.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2_o[25] <= ex_reg2_o.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2_o[26] <= ex_reg2_o.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2_o[27] <= ex_reg2_o.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2_o[28] <= ex_reg2_o.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2_o[29] <= ex_reg2_o.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2_o[30] <= ex_reg2_o.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2_o[31] <= ex_reg2_o.DB_MAX_OUTPUT_PORT_TYPE
wcsr_reg_o <= wcsr_reg_i.DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[0] <= wd_csr_reg_i[0].DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[1] <= wd_csr_reg_i[1].DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[2] <= wd_csr_reg_i[2].DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[3] <= wd_csr_reg_i[3].DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[4] <= wd_csr_reg_i[4].DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[5] <= wd_csr_reg_i[5].DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[6] <= wd_csr_reg_i[6].DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[7] <= wd_csr_reg_i[7].DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[8] <= wd_csr_reg_i[8].DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[9] <= wd_csr_reg_i[9].DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[10] <= wd_csr_reg_i[10].DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[11] <= wd_csr_reg_i[11].DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[12] <= wd_csr_reg_i[12].DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[13] <= wd_csr_reg_i[13].DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[14] <= wd_csr_reg_i[14].DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[15] <= wd_csr_reg_i[15].DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[16] <= wd_csr_reg_i[16].DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[17] <= wd_csr_reg_i[17].DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[18] <= wd_csr_reg_i[18].DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[19] <= wd_csr_reg_i[19].DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[20] <= wd_csr_reg_i[20].DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[21] <= wd_csr_reg_i[21].DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[22] <= wd_csr_reg_i[22].DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[23] <= wd_csr_reg_i[23].DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[24] <= wd_csr_reg_i[24].DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[25] <= wd_csr_reg_i[25].DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[26] <= wd_csr_reg_i[26].DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[27] <= wd_csr_reg_i[27].DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[28] <= wd_csr_reg_i[28].DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[29] <= wd_csr_reg_i[29].DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[30] <= wd_csr_reg_i[30].DB_MAX_OUTPUT_PORT_TYPE
wd_csr_reg_o[31] <= wd_csr_reg_i[31].DB_MAX_OUTPUT_PORT_TYPE
wcsr_data_o[0] <= wcsr_data_o.DB_MAX_OUTPUT_PORT_TYPE
wcsr_data_o[1] <= wcsr_data_o.DB_MAX_OUTPUT_PORT_TYPE
wcsr_data_o[2] <= wcsr_data_o.DB_MAX_OUTPUT_PORT_TYPE
wcsr_data_o[3] <= wcsr_data_o.DB_MAX_OUTPUT_PORT_TYPE
wcsr_data_o[4] <= wcsr_data_o.DB_MAX_OUTPUT_PORT_TYPE
wcsr_data_o[5] <= wcsr_data_o.DB_MAX_OUTPUT_PORT_TYPE
wcsr_data_o[6] <= wcsr_data_o.DB_MAX_OUTPUT_PORT_TYPE
wcsr_data_o[7] <= wcsr_data_o.DB_MAX_OUTPUT_PORT_TYPE
wcsr_data_o[8] <= wcsr_data_o.DB_MAX_OUTPUT_PORT_TYPE
wcsr_data_o[9] <= wcsr_data_o.DB_MAX_OUTPUT_PORT_TYPE
wcsr_data_o[10] <= wcsr_data_o.DB_MAX_OUTPUT_PORT_TYPE
wcsr_data_o[11] <= wcsr_data_o.DB_MAX_OUTPUT_PORT_TYPE
wcsr_data_o[12] <= wcsr_data_o.DB_MAX_OUTPUT_PORT_TYPE
wcsr_data_o[13] <= wcsr_data_o.DB_MAX_OUTPUT_PORT_TYPE
wcsr_data_o[14] <= wcsr_data_o.DB_MAX_OUTPUT_PORT_TYPE
wcsr_data_o[15] <= wcsr_data_o.DB_MAX_OUTPUT_PORT_TYPE
wcsr_data_o[16] <= wcsr_data_o.DB_MAX_OUTPUT_PORT_TYPE
wcsr_data_o[17] <= wcsr_data_o.DB_MAX_OUTPUT_PORT_TYPE
wcsr_data_o[18] <= wcsr_data_o.DB_MAX_OUTPUT_PORT_TYPE
wcsr_data_o[19] <= wcsr_data_o.DB_MAX_OUTPUT_PORT_TYPE
wcsr_data_o[20] <= wcsr_data_o.DB_MAX_OUTPUT_PORT_TYPE
wcsr_data_o[21] <= wcsr_data_o.DB_MAX_OUTPUT_PORT_TYPE
wcsr_data_o[22] <= wcsr_data_o.DB_MAX_OUTPUT_PORT_TYPE
wcsr_data_o[23] <= wcsr_data_o.DB_MAX_OUTPUT_PORT_TYPE
wcsr_data_o[24] <= wcsr_data_o.DB_MAX_OUTPUT_PORT_TYPE
wcsr_data_o[25] <= wcsr_data_o.DB_MAX_OUTPUT_PORT_TYPE
wcsr_data_o[26] <= wcsr_data_o.DB_MAX_OUTPUT_PORT_TYPE
wcsr_data_o[27] <= wcsr_data_o.DB_MAX_OUTPUT_PORT_TYPE
wcsr_data_o[28] <= wcsr_data_o.DB_MAX_OUTPUT_PORT_TYPE
wcsr_data_o[29] <= wcsr_data_o.DB_MAX_OUTPUT_PORT_TYPE
wcsr_data_o[30] <= wcsr_data_o.DB_MAX_OUTPUT_PORT_TYPE
wcsr_data_o[31] <= wcsr_data_o.DB_MAX_OUTPUT_PORT_TYPE
branch_flag_o <= branch_flag_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[0] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[1] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[2] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[3] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[4] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[5] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[6] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[7] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[8] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[9] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[10] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[11] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[12] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[13] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[14] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[15] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[16] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[17] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[18] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[19] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[20] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[21] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[22] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[23] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[24] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[25] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[26] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[27] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[28] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[29] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[30] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[31] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE


|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|ex_mem:u_ex_mem
clk => mem_reg2[0]~reg0.CLK
clk => mem_reg2[1]~reg0.CLK
clk => mem_reg2[2]~reg0.CLK
clk => mem_reg2[3]~reg0.CLK
clk => mem_reg2[4]~reg0.CLK
clk => mem_reg2[5]~reg0.CLK
clk => mem_reg2[6]~reg0.CLK
clk => mem_reg2[7]~reg0.CLK
clk => mem_reg2[8]~reg0.CLK
clk => mem_reg2[9]~reg0.CLK
clk => mem_reg2[10]~reg0.CLK
clk => mem_reg2[11]~reg0.CLK
clk => mem_reg2[12]~reg0.CLK
clk => mem_reg2[13]~reg0.CLK
clk => mem_reg2[14]~reg0.CLK
clk => mem_reg2[15]~reg0.CLK
clk => mem_reg2[16]~reg0.CLK
clk => mem_reg2[17]~reg0.CLK
clk => mem_reg2[18]~reg0.CLK
clk => mem_reg2[19]~reg0.CLK
clk => mem_reg2[20]~reg0.CLK
clk => mem_reg2[21]~reg0.CLK
clk => mem_reg2[22]~reg0.CLK
clk => mem_reg2[23]~reg0.CLK
clk => mem_reg2[24]~reg0.CLK
clk => mem_reg2[25]~reg0.CLK
clk => mem_reg2[26]~reg0.CLK
clk => mem_reg2[27]~reg0.CLK
clk => mem_reg2[28]~reg0.CLK
clk => mem_reg2[29]~reg0.CLK
clk => mem_reg2[30]~reg0.CLK
clk => mem_reg2[31]~reg0.CLK
clk => mem_mem_addr[0]~reg0.CLK
clk => mem_mem_addr[1]~reg0.CLK
clk => mem_mem_addr[2]~reg0.CLK
clk => mem_mem_addr[3]~reg0.CLK
clk => mem_mem_addr[4]~reg0.CLK
clk => mem_mem_addr[5]~reg0.CLK
clk => mem_mem_addr[6]~reg0.CLK
clk => mem_mem_addr[7]~reg0.CLK
clk => mem_mem_addr[8]~reg0.CLK
clk => mem_mem_addr[9]~reg0.CLK
clk => mem_mem_addr[10]~reg0.CLK
clk => mem_mem_addr[11]~reg0.CLK
clk => mem_mem_addr[12]~reg0.CLK
clk => mem_mem_addr[13]~reg0.CLK
clk => mem_mem_addr[14]~reg0.CLK
clk => mem_mem_addr[15]~reg0.CLK
clk => mem_mem_addr[16]~reg0.CLK
clk => mem_mem_addr[17]~reg0.CLK
clk => mem_mem_addr[18]~reg0.CLK
clk => mem_mem_addr[19]~reg0.CLK
clk => mem_mem_addr[20]~reg0.CLK
clk => mem_mem_addr[21]~reg0.CLK
clk => mem_mem_addr[22]~reg0.CLK
clk => mem_mem_addr[23]~reg0.CLK
clk => mem_mem_addr[24]~reg0.CLK
clk => mem_mem_addr[25]~reg0.CLK
clk => mem_mem_addr[26]~reg0.CLK
clk => mem_mem_addr[27]~reg0.CLK
clk => mem_mem_addr[28]~reg0.CLK
clk => mem_mem_addr[29]~reg0.CLK
clk => mem_mem_addr[30]~reg0.CLK
clk => mem_mem_addr[31]~reg0.CLK
clk => mem_aluop[0]~reg0.CLK
clk => mem_aluop[1]~reg0.CLK
clk => mem_aluop[2]~reg0.CLK
clk => mem_aluop[3]~reg0.CLK
clk => mem_aluop[4]~reg0.CLK
clk => mem_wdata[0]~reg0.CLK
clk => mem_wdata[1]~reg0.CLK
clk => mem_wdata[2]~reg0.CLK
clk => mem_wdata[3]~reg0.CLK
clk => mem_wdata[4]~reg0.CLK
clk => mem_wdata[5]~reg0.CLK
clk => mem_wdata[6]~reg0.CLK
clk => mem_wdata[7]~reg0.CLK
clk => mem_wdata[8]~reg0.CLK
clk => mem_wdata[9]~reg0.CLK
clk => mem_wdata[10]~reg0.CLK
clk => mem_wdata[11]~reg0.CLK
clk => mem_wdata[12]~reg0.CLK
clk => mem_wdata[13]~reg0.CLK
clk => mem_wdata[14]~reg0.CLK
clk => mem_wdata[15]~reg0.CLK
clk => mem_wdata[16]~reg0.CLK
clk => mem_wdata[17]~reg0.CLK
clk => mem_wdata[18]~reg0.CLK
clk => mem_wdata[19]~reg0.CLK
clk => mem_wdata[20]~reg0.CLK
clk => mem_wdata[21]~reg0.CLK
clk => mem_wdata[22]~reg0.CLK
clk => mem_wdata[23]~reg0.CLK
clk => mem_wdata[24]~reg0.CLK
clk => mem_wdata[25]~reg0.CLK
clk => mem_wdata[26]~reg0.CLK
clk => mem_wdata[27]~reg0.CLK
clk => mem_wdata[28]~reg0.CLK
clk => mem_wdata[29]~reg0.CLK
clk => mem_wdata[30]~reg0.CLK
clk => mem_wdata[31]~reg0.CLK
clk => mem_wreg~reg0.CLK
clk => mem_wd[0]~reg0.CLK
clk => mem_wd[1]~reg0.CLK
clk => mem_wd[2]~reg0.CLK
clk => mem_wd[3]~reg0.CLK
clk => mem_wd[4]~reg0.CLK
rst => mem_reg2[0]~reg0.ACLR
rst => mem_reg2[1]~reg0.ACLR
rst => mem_reg2[2]~reg0.ACLR
rst => mem_reg2[3]~reg0.ACLR
rst => mem_reg2[4]~reg0.ACLR
rst => mem_reg2[5]~reg0.ACLR
rst => mem_reg2[6]~reg0.ACLR
rst => mem_reg2[7]~reg0.ACLR
rst => mem_reg2[8]~reg0.ACLR
rst => mem_reg2[9]~reg0.ACLR
rst => mem_reg2[10]~reg0.ACLR
rst => mem_reg2[11]~reg0.ACLR
rst => mem_reg2[12]~reg0.ACLR
rst => mem_reg2[13]~reg0.ACLR
rst => mem_reg2[14]~reg0.ACLR
rst => mem_reg2[15]~reg0.ACLR
rst => mem_reg2[16]~reg0.ACLR
rst => mem_reg2[17]~reg0.ACLR
rst => mem_reg2[18]~reg0.ACLR
rst => mem_reg2[19]~reg0.ACLR
rst => mem_reg2[20]~reg0.ACLR
rst => mem_reg2[21]~reg0.ACLR
rst => mem_reg2[22]~reg0.ACLR
rst => mem_reg2[23]~reg0.ACLR
rst => mem_reg2[24]~reg0.ACLR
rst => mem_reg2[25]~reg0.ACLR
rst => mem_reg2[26]~reg0.ACLR
rst => mem_reg2[27]~reg0.ACLR
rst => mem_reg2[28]~reg0.ACLR
rst => mem_reg2[29]~reg0.ACLR
rst => mem_reg2[30]~reg0.ACLR
rst => mem_reg2[31]~reg0.ACLR
rst => mem_mem_addr[0]~reg0.ACLR
rst => mem_mem_addr[1]~reg0.ACLR
rst => mem_mem_addr[2]~reg0.ACLR
rst => mem_mem_addr[3]~reg0.ACLR
rst => mem_mem_addr[4]~reg0.ACLR
rst => mem_mem_addr[5]~reg0.ACLR
rst => mem_mem_addr[6]~reg0.ACLR
rst => mem_mem_addr[7]~reg0.ACLR
rst => mem_mem_addr[8]~reg0.ACLR
rst => mem_mem_addr[9]~reg0.ACLR
rst => mem_mem_addr[10]~reg0.ACLR
rst => mem_mem_addr[11]~reg0.ACLR
rst => mem_mem_addr[12]~reg0.ACLR
rst => mem_mem_addr[13]~reg0.ACLR
rst => mem_mem_addr[14]~reg0.ACLR
rst => mem_mem_addr[15]~reg0.ACLR
rst => mem_mem_addr[16]~reg0.ACLR
rst => mem_mem_addr[17]~reg0.ACLR
rst => mem_mem_addr[18]~reg0.ACLR
rst => mem_mem_addr[19]~reg0.ACLR
rst => mem_mem_addr[20]~reg0.ACLR
rst => mem_mem_addr[21]~reg0.ACLR
rst => mem_mem_addr[22]~reg0.ACLR
rst => mem_mem_addr[23]~reg0.ACLR
rst => mem_mem_addr[24]~reg0.ACLR
rst => mem_mem_addr[25]~reg0.ACLR
rst => mem_mem_addr[26]~reg0.ACLR
rst => mem_mem_addr[27]~reg0.ACLR
rst => mem_mem_addr[28]~reg0.ACLR
rst => mem_mem_addr[29]~reg0.ACLR
rst => mem_mem_addr[30]~reg0.ACLR
rst => mem_mem_addr[31]~reg0.ACLR
rst => mem_aluop[0]~reg0.ACLR
rst => mem_aluop[1]~reg0.ACLR
rst => mem_aluop[2]~reg0.ACLR
rst => mem_aluop[3]~reg0.ACLR
rst => mem_aluop[4]~reg0.ACLR
rst => mem_wdata[0]~reg0.ACLR
rst => mem_wdata[1]~reg0.ACLR
rst => mem_wdata[2]~reg0.ACLR
rst => mem_wdata[3]~reg0.ACLR
rst => mem_wdata[4]~reg0.ACLR
rst => mem_wdata[5]~reg0.ACLR
rst => mem_wdata[6]~reg0.ACLR
rst => mem_wdata[7]~reg0.ACLR
rst => mem_wdata[8]~reg0.ACLR
rst => mem_wdata[9]~reg0.ACLR
rst => mem_wdata[10]~reg0.ACLR
rst => mem_wdata[11]~reg0.ACLR
rst => mem_wdata[12]~reg0.ACLR
rst => mem_wdata[13]~reg0.ACLR
rst => mem_wdata[14]~reg0.ACLR
rst => mem_wdata[15]~reg0.ACLR
rst => mem_wdata[16]~reg0.ACLR
rst => mem_wdata[17]~reg0.ACLR
rst => mem_wdata[18]~reg0.ACLR
rst => mem_wdata[19]~reg0.ACLR
rst => mem_wdata[20]~reg0.ACLR
rst => mem_wdata[21]~reg0.ACLR
rst => mem_wdata[22]~reg0.ACLR
rst => mem_wdata[23]~reg0.ACLR
rst => mem_wdata[24]~reg0.ACLR
rst => mem_wdata[25]~reg0.ACLR
rst => mem_wdata[26]~reg0.ACLR
rst => mem_wdata[27]~reg0.ACLR
rst => mem_wdata[28]~reg0.ACLR
rst => mem_wdata[29]~reg0.ACLR
rst => mem_wdata[30]~reg0.ACLR
rst => mem_wdata[31]~reg0.ACLR
rst => mem_wreg~reg0.ACLR
rst => mem_wd[0]~reg0.ACLR
rst => mem_wd[1]~reg0.ACLR
rst => mem_wd[2]~reg0.ACLR
rst => mem_wd[3]~reg0.ACLR
rst => mem_wd[4]~reg0.ACLR
ex_wd[0] => mem_wd[0]~reg0.DATAIN
ex_wd[1] => mem_wd[1]~reg0.DATAIN
ex_wd[2] => mem_wd[2]~reg0.DATAIN
ex_wd[3] => mem_wd[3]~reg0.DATAIN
ex_wd[4] => mem_wd[4]~reg0.DATAIN
ex_wreg => mem_wreg~reg0.DATAIN
ex_wdata[0] => mem_wdata[0]~reg0.DATAIN
ex_wdata[1] => mem_wdata[1]~reg0.DATAIN
ex_wdata[2] => mem_wdata[2]~reg0.DATAIN
ex_wdata[3] => mem_wdata[3]~reg0.DATAIN
ex_wdata[4] => mem_wdata[4]~reg0.DATAIN
ex_wdata[5] => mem_wdata[5]~reg0.DATAIN
ex_wdata[6] => mem_wdata[6]~reg0.DATAIN
ex_wdata[7] => mem_wdata[7]~reg0.DATAIN
ex_wdata[8] => mem_wdata[8]~reg0.DATAIN
ex_wdata[9] => mem_wdata[9]~reg0.DATAIN
ex_wdata[10] => mem_wdata[10]~reg0.DATAIN
ex_wdata[11] => mem_wdata[11]~reg0.DATAIN
ex_wdata[12] => mem_wdata[12]~reg0.DATAIN
ex_wdata[13] => mem_wdata[13]~reg0.DATAIN
ex_wdata[14] => mem_wdata[14]~reg0.DATAIN
ex_wdata[15] => mem_wdata[15]~reg0.DATAIN
ex_wdata[16] => mem_wdata[16]~reg0.DATAIN
ex_wdata[17] => mem_wdata[17]~reg0.DATAIN
ex_wdata[18] => mem_wdata[18]~reg0.DATAIN
ex_wdata[19] => mem_wdata[19]~reg0.DATAIN
ex_wdata[20] => mem_wdata[20]~reg0.DATAIN
ex_wdata[21] => mem_wdata[21]~reg0.DATAIN
ex_wdata[22] => mem_wdata[22]~reg0.DATAIN
ex_wdata[23] => mem_wdata[23]~reg0.DATAIN
ex_wdata[24] => mem_wdata[24]~reg0.DATAIN
ex_wdata[25] => mem_wdata[25]~reg0.DATAIN
ex_wdata[26] => mem_wdata[26]~reg0.DATAIN
ex_wdata[27] => mem_wdata[27]~reg0.DATAIN
ex_wdata[28] => mem_wdata[28]~reg0.DATAIN
ex_wdata[29] => mem_wdata[29]~reg0.DATAIN
ex_wdata[30] => mem_wdata[30]~reg0.DATAIN
ex_wdata[31] => mem_wdata[31]~reg0.DATAIN
ex_aluop_i[0] => mem_aluop[0]~reg0.DATAIN
ex_aluop_i[1] => mem_aluop[1]~reg0.DATAIN
ex_aluop_i[2] => mem_aluop[2]~reg0.DATAIN
ex_aluop_i[3] => mem_aluop[3]~reg0.DATAIN
ex_aluop_i[4] => mem_aluop[4]~reg0.DATAIN
ex_mem_addr_i[0] => mem_mem_addr[0]~reg0.DATAIN
ex_mem_addr_i[1] => mem_mem_addr[1]~reg0.DATAIN
ex_mem_addr_i[2] => mem_mem_addr[2]~reg0.DATAIN
ex_mem_addr_i[3] => mem_mem_addr[3]~reg0.DATAIN
ex_mem_addr_i[4] => mem_mem_addr[4]~reg0.DATAIN
ex_mem_addr_i[5] => mem_mem_addr[5]~reg0.DATAIN
ex_mem_addr_i[6] => mem_mem_addr[6]~reg0.DATAIN
ex_mem_addr_i[7] => mem_mem_addr[7]~reg0.DATAIN
ex_mem_addr_i[8] => mem_mem_addr[8]~reg0.DATAIN
ex_mem_addr_i[9] => mem_mem_addr[9]~reg0.DATAIN
ex_mem_addr_i[10] => mem_mem_addr[10]~reg0.DATAIN
ex_mem_addr_i[11] => mem_mem_addr[11]~reg0.DATAIN
ex_mem_addr_i[12] => mem_mem_addr[12]~reg0.DATAIN
ex_mem_addr_i[13] => mem_mem_addr[13]~reg0.DATAIN
ex_mem_addr_i[14] => mem_mem_addr[14]~reg0.DATAIN
ex_mem_addr_i[15] => mem_mem_addr[15]~reg0.DATAIN
ex_mem_addr_i[16] => mem_mem_addr[16]~reg0.DATAIN
ex_mem_addr_i[17] => mem_mem_addr[17]~reg0.DATAIN
ex_mem_addr_i[18] => mem_mem_addr[18]~reg0.DATAIN
ex_mem_addr_i[19] => mem_mem_addr[19]~reg0.DATAIN
ex_mem_addr_i[20] => mem_mem_addr[20]~reg0.DATAIN
ex_mem_addr_i[21] => mem_mem_addr[21]~reg0.DATAIN
ex_mem_addr_i[22] => mem_mem_addr[22]~reg0.DATAIN
ex_mem_addr_i[23] => mem_mem_addr[23]~reg0.DATAIN
ex_mem_addr_i[24] => mem_mem_addr[24]~reg0.DATAIN
ex_mem_addr_i[25] => mem_mem_addr[25]~reg0.DATAIN
ex_mem_addr_i[26] => mem_mem_addr[26]~reg0.DATAIN
ex_mem_addr_i[27] => mem_mem_addr[27]~reg0.DATAIN
ex_mem_addr_i[28] => mem_mem_addr[28]~reg0.DATAIN
ex_mem_addr_i[29] => mem_mem_addr[29]~reg0.DATAIN
ex_mem_addr_i[30] => mem_mem_addr[30]~reg0.DATAIN
ex_mem_addr_i[31] => mem_mem_addr[31]~reg0.DATAIN
ex_reg2_i[0] => mem_reg2[0]~reg0.DATAIN
ex_reg2_i[1] => mem_reg2[1]~reg0.DATAIN
ex_reg2_i[2] => mem_reg2[2]~reg0.DATAIN
ex_reg2_i[3] => mem_reg2[3]~reg0.DATAIN
ex_reg2_i[4] => mem_reg2[4]~reg0.DATAIN
ex_reg2_i[5] => mem_reg2[5]~reg0.DATAIN
ex_reg2_i[6] => mem_reg2[6]~reg0.DATAIN
ex_reg2_i[7] => mem_reg2[7]~reg0.DATAIN
ex_reg2_i[8] => mem_reg2[8]~reg0.DATAIN
ex_reg2_i[9] => mem_reg2[9]~reg0.DATAIN
ex_reg2_i[10] => mem_reg2[10]~reg0.DATAIN
ex_reg2_i[11] => mem_reg2[11]~reg0.DATAIN
ex_reg2_i[12] => mem_reg2[12]~reg0.DATAIN
ex_reg2_i[13] => mem_reg2[13]~reg0.DATAIN
ex_reg2_i[14] => mem_reg2[14]~reg0.DATAIN
ex_reg2_i[15] => mem_reg2[15]~reg0.DATAIN
ex_reg2_i[16] => mem_reg2[16]~reg0.DATAIN
ex_reg2_i[17] => mem_reg2[17]~reg0.DATAIN
ex_reg2_i[18] => mem_reg2[18]~reg0.DATAIN
ex_reg2_i[19] => mem_reg2[19]~reg0.DATAIN
ex_reg2_i[20] => mem_reg2[20]~reg0.DATAIN
ex_reg2_i[21] => mem_reg2[21]~reg0.DATAIN
ex_reg2_i[22] => mem_reg2[22]~reg0.DATAIN
ex_reg2_i[23] => mem_reg2[23]~reg0.DATAIN
ex_reg2_i[24] => mem_reg2[24]~reg0.DATAIN
ex_reg2_i[25] => mem_reg2[25]~reg0.DATAIN
ex_reg2_i[26] => mem_reg2[26]~reg0.DATAIN
ex_reg2_i[27] => mem_reg2[27]~reg0.DATAIN
ex_reg2_i[28] => mem_reg2[28]~reg0.DATAIN
ex_reg2_i[29] => mem_reg2[29]~reg0.DATAIN
ex_reg2_i[30] => mem_reg2[30]~reg0.DATAIN
ex_reg2_i[31] => mem_reg2[31]~reg0.DATAIN
mem_wd[0] <= mem_wd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wd[1] <= mem_wd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wd[2] <= mem_wd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wd[3] <= mem_wd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wd[4] <= mem_wd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wreg <= mem_wreg~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[0] <= mem_wdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[1] <= mem_wdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[2] <= mem_wdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[3] <= mem_wdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[4] <= mem_wdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[5] <= mem_wdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[6] <= mem_wdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[7] <= mem_wdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[8] <= mem_wdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[9] <= mem_wdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[10] <= mem_wdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[11] <= mem_wdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[12] <= mem_wdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[13] <= mem_wdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[14] <= mem_wdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[15] <= mem_wdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[16] <= mem_wdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[17] <= mem_wdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[18] <= mem_wdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[19] <= mem_wdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[20] <= mem_wdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[21] <= mem_wdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[22] <= mem_wdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[23] <= mem_wdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[24] <= mem_wdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[25] <= mem_wdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[26] <= mem_wdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[27] <= mem_wdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[28] <= mem_wdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[29] <= mem_wdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[30] <= mem_wdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[31] <= mem_wdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_aluop[0] <= mem_aluop[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_aluop[1] <= mem_aluop[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_aluop[2] <= mem_aluop[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_aluop[3] <= mem_aluop[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_aluop[4] <= mem_aluop[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[0] <= mem_mem_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[1] <= mem_mem_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[2] <= mem_mem_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[3] <= mem_mem_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[4] <= mem_mem_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[5] <= mem_mem_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[6] <= mem_mem_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[7] <= mem_mem_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[8] <= mem_mem_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[9] <= mem_mem_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[10] <= mem_mem_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[11] <= mem_mem_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[12] <= mem_mem_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[13] <= mem_mem_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[14] <= mem_mem_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[15] <= mem_mem_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[16] <= mem_mem_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[17] <= mem_mem_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[18] <= mem_mem_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[19] <= mem_mem_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[20] <= mem_mem_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[21] <= mem_mem_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[22] <= mem_mem_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[23] <= mem_mem_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[24] <= mem_mem_addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[25] <= mem_mem_addr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[26] <= mem_mem_addr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[27] <= mem_mem_addr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[28] <= mem_mem_addr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[29] <= mem_mem_addr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[30] <= mem_mem_addr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[31] <= mem_mem_addr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[0] <= mem_reg2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[1] <= mem_reg2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[2] <= mem_reg2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[3] <= mem_reg2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[4] <= mem_reg2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[5] <= mem_reg2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[6] <= mem_reg2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[7] <= mem_reg2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[8] <= mem_reg2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[9] <= mem_reg2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[10] <= mem_reg2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[11] <= mem_reg2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[12] <= mem_reg2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[13] <= mem_reg2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[14] <= mem_reg2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[15] <= mem_reg2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[16] <= mem_reg2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[17] <= mem_reg2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[18] <= mem_reg2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[19] <= mem_reg2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[20] <= mem_reg2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[21] <= mem_reg2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[22] <= mem_reg2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[23] <= mem_reg2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[24] <= mem_reg2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[25] <= mem_reg2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[26] <= mem_reg2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[27] <= mem_reg2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[28] <= mem_reg2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[29] <= mem_reg2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[30] <= mem_reg2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[31] <= mem_reg2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|mem:u_mem
rst => wd_o.OUTPUTSELECT
rst => wd_o.OUTPUTSELECT
rst => wd_o.OUTPUTSELECT
rst => wd_o.OUTPUTSELECT
rst => wd_o.OUTPUTSELECT
rst => wreg_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_we.OUTPUTSELECT
rst => mem_sel_o.OUTPUTSELECT
rst => mem_sel_o.OUTPUTSELECT
rst => mem_sel_o.OUTPUTSELECT
rst => mem_sel_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_ce_o.OUTPUTSELECT
wd_i[0] => wd_o.DATAA
wd_i[1] => wd_o.DATAA
wd_i[2] => wd_o.DATAA
wd_i[3] => wd_o.DATAA
wd_i[4] => wd_o.DATAA
wreg_i => wreg_o.DATAA
wdata_i[0] => Selector75.IN10
wdata_i[1] => Selector74.IN10
wdata_i[2] => Selector73.IN10
wdata_i[3] => Selector72.IN10
wdata_i[4] => Selector71.IN10
wdata_i[5] => Selector70.IN10
wdata_i[6] => Selector69.IN10
wdata_i[7] => Selector68.IN10
wdata_i[8] => Selector67.IN10
wdata_i[9] => Selector66.IN10
wdata_i[10] => Selector65.IN10
wdata_i[11] => Selector64.IN10
wdata_i[12] => Selector63.IN10
wdata_i[13] => Selector62.IN10
wdata_i[14] => Selector61.IN10
wdata_i[15] => Selector60.IN10
wdata_i[16] => Selector59.IN8
wdata_i[17] => Selector58.IN8
wdata_i[18] => Selector57.IN8
wdata_i[19] => Selector56.IN8
wdata_i[20] => Selector55.IN8
wdata_i[21] => Selector54.IN8
wdata_i[22] => Selector53.IN8
wdata_i[23] => Selector52.IN8
wdata_i[24] => Selector51.IN8
wdata_i[25] => Selector50.IN8
wdata_i[26] => Selector49.IN8
wdata_i[27] => Selector48.IN8
wdata_i[28] => Selector47.IN8
wdata_i[29] => Selector46.IN8
wdata_i[30] => Selector45.IN8
wdata_i[31] => Selector44.IN8
mem_aluop_i[0] => Decoder1.IN4
mem_aluop_i[1] => Decoder1.IN3
mem_aluop_i[2] => Decoder1.IN2
mem_aluop_i[3] => Decoder1.IN1
mem_aluop_i[4] => Decoder1.IN0
mem_mem_addr_i[0] => Mux0.IN1
mem_mem_addr_i[0] => Mux1.IN1
mem_mem_addr_i[0] => Mux2.IN1
mem_mem_addr_i[0] => Mux3.IN1
mem_mem_addr_i[0] => Mux4.IN1
mem_mem_addr_i[0] => Mux5.IN1
mem_mem_addr_i[0] => Mux6.IN1
mem_mem_addr_i[0] => Mux7.IN1
mem_mem_addr_i[0] => Decoder0.IN1
mem_mem_addr_i[0] => Equal0.IN3
mem_mem_addr_i[0] => Equal1.IN3
mem_mem_addr_i[0] => mem_addr_o.DATAB
mem_mem_addr_i[1] => Mux0.IN0
mem_mem_addr_i[1] => Mux1.IN0
mem_mem_addr_i[1] => Mux2.IN0
mem_mem_addr_i[1] => Mux3.IN0
mem_mem_addr_i[1] => Mux4.IN0
mem_mem_addr_i[1] => Mux5.IN0
mem_mem_addr_i[1] => Mux6.IN0
mem_mem_addr_i[1] => Mux7.IN0
mem_mem_addr_i[1] => Decoder0.IN0
mem_mem_addr_i[1] => Equal0.IN2
mem_mem_addr_i[1] => Equal1.IN2
mem_mem_addr_i[1] => mem_addr_o.DATAB
mem_mem_addr_i[2] => mem_addr_o.DATAB
mem_mem_addr_i[3] => mem_addr_o.DATAB
mem_mem_addr_i[4] => mem_addr_o.DATAB
mem_mem_addr_i[5] => mem_addr_o.DATAB
mem_mem_addr_i[6] => mem_addr_o.DATAB
mem_mem_addr_i[7] => mem_addr_o.DATAB
mem_mem_addr_i[8] => mem_addr_o.DATAB
mem_mem_addr_i[9] => mem_addr_o.DATAB
mem_mem_addr_i[10] => mem_addr_o.DATAB
mem_mem_addr_i[11] => mem_addr_o.DATAB
mem_mem_addr_i[12] => mem_addr_o.DATAB
mem_mem_addr_i[13] => mem_addr_o.DATAB
mem_mem_addr_i[14] => mem_addr_o.DATAB
mem_mem_addr_i[15] => mem_addr_o.DATAB
mem_mem_addr_i[16] => mem_addr_o.DATAB
mem_mem_addr_i[17] => mem_addr_o.DATAB
mem_mem_addr_i[18] => mem_addr_o.DATAB
mem_mem_addr_i[19] => mem_addr_o.DATAB
mem_mem_addr_i[20] => mem_addr_o.DATAB
mem_mem_addr_i[21] => mem_addr_o.DATAB
mem_mem_addr_i[22] => mem_addr_o.DATAB
mem_mem_addr_i[23] => mem_addr_o.DATAB
mem_mem_addr_i[24] => mem_addr_o.DATAB
mem_mem_addr_i[25] => mem_addr_o.DATAB
mem_mem_addr_i[26] => mem_addr_o.DATAB
mem_mem_addr_i[27] => mem_addr_o.DATAB
mem_mem_addr_i[28] => mem_addr_o.DATAB
mem_mem_addr_i[29] => mem_addr_o.DATAB
mem_mem_addr_i[30] => mem_addr_o.DATAB
mem_mem_addr_i[31] => mem_addr_o.DATAB
mem_reg2_i[0] => Selector23.IN7
mem_reg2_i[0] => Selector31.IN5
mem_reg2_i[0] => Selector39.IN5
mem_reg2_i[0] => mem_data_o.DATAB
mem_reg2_i[1] => Selector22.IN7
mem_reg2_i[1] => Selector30.IN5
mem_reg2_i[1] => Selector38.IN5
mem_reg2_i[1] => mem_data_o.DATAB
mem_reg2_i[2] => Selector21.IN7
mem_reg2_i[2] => Selector29.IN5
mem_reg2_i[2] => Selector37.IN5
mem_reg2_i[2] => mem_data_o.DATAB
mem_reg2_i[3] => Selector20.IN7
mem_reg2_i[3] => Selector28.IN5
mem_reg2_i[3] => Selector36.IN5
mem_reg2_i[3] => mem_data_o.DATAB
mem_reg2_i[4] => Selector19.IN7
mem_reg2_i[4] => Selector27.IN5
mem_reg2_i[4] => Selector35.IN5
mem_reg2_i[4] => mem_data_o.DATAB
mem_reg2_i[5] => Selector18.IN7
mem_reg2_i[5] => Selector26.IN5
mem_reg2_i[5] => Selector34.IN5
mem_reg2_i[5] => mem_data_o.DATAB
mem_reg2_i[6] => Selector17.IN7
mem_reg2_i[6] => Selector25.IN5
mem_reg2_i[6] => Selector33.IN5
mem_reg2_i[6] => mem_data_o.DATAB
mem_reg2_i[7] => Selector16.IN7
mem_reg2_i[7] => Selector24.IN5
mem_reg2_i[7] => Selector32.IN5
mem_reg2_i[7] => mem_data_o.DATAB
mem_reg2_i[8] => Selector23.IN6
mem_reg2_i[8] => Selector39.IN4
mem_reg2_i[9] => Selector22.IN6
mem_reg2_i[9] => Selector38.IN4
mem_reg2_i[10] => Selector21.IN6
mem_reg2_i[10] => Selector37.IN4
mem_reg2_i[11] => Selector20.IN6
mem_reg2_i[11] => Selector36.IN4
mem_reg2_i[12] => Selector19.IN6
mem_reg2_i[12] => Selector35.IN4
mem_reg2_i[13] => Selector18.IN6
mem_reg2_i[13] => Selector34.IN4
mem_reg2_i[14] => Selector17.IN6
mem_reg2_i[14] => Selector33.IN4
mem_reg2_i[15] => Selector16.IN6
mem_reg2_i[15] => Selector32.IN4
mem_reg2_i[16] => Selector31.IN4
mem_reg2_i[17] => Selector30.IN4
mem_reg2_i[18] => Selector29.IN4
mem_reg2_i[19] => Selector28.IN4
mem_reg2_i[20] => Selector27.IN4
mem_reg2_i[21] => Selector26.IN4
mem_reg2_i[22] => Selector25.IN4
mem_reg2_i[23] => Selector24.IN4
mem_reg2_i[24] => Selector23.IN5
mem_reg2_i[25] => Selector22.IN5
mem_reg2_i[26] => Selector21.IN5
mem_reg2_i[27] => Selector20.IN5
mem_reg2_i[28] => Selector19.IN5
mem_reg2_i[29] => Selector18.IN5
mem_reg2_i[30] => Selector17.IN5
mem_reg2_i[31] => Selector16.IN5
mem_data_i[0] => Mux7.IN5
mem_data_i[0] => Selector15.IN5
mem_data_i[0] => Selector75.IN11
mem_data_i[1] => Mux6.IN5
mem_data_i[1] => Selector14.IN5
mem_data_i[1] => Selector74.IN11
mem_data_i[2] => Mux5.IN5
mem_data_i[2] => Selector13.IN5
mem_data_i[2] => Selector73.IN11
mem_data_i[3] => Mux4.IN5
mem_data_i[3] => Selector12.IN5
mem_data_i[3] => Selector72.IN11
mem_data_i[4] => Mux3.IN5
mem_data_i[4] => Selector11.IN5
mem_data_i[4] => Selector71.IN11
mem_data_i[5] => Mux2.IN5
mem_data_i[5] => Selector10.IN5
mem_data_i[5] => Selector70.IN11
mem_data_i[6] => Mux1.IN5
mem_data_i[6] => Selector9.IN5
mem_data_i[6] => Selector69.IN11
mem_data_i[7] => Mux0.IN5
mem_data_i[7] => Selector8.IN5
mem_data_i[7] => Selector68.IN11
mem_data_i[8] => Mux7.IN4
mem_data_i[8] => Selector7.IN5
mem_data_i[8] => Selector67.IN11
mem_data_i[9] => Mux6.IN4
mem_data_i[9] => Selector6.IN5
mem_data_i[9] => Selector66.IN11
mem_data_i[10] => Mux5.IN4
mem_data_i[10] => Selector5.IN5
mem_data_i[10] => Selector65.IN11
mem_data_i[11] => Mux4.IN4
mem_data_i[11] => Selector4.IN5
mem_data_i[11] => Selector64.IN11
mem_data_i[12] => Mux3.IN4
mem_data_i[12] => Selector3.IN5
mem_data_i[12] => Selector63.IN11
mem_data_i[13] => Mux2.IN4
mem_data_i[13] => Selector2.IN5
mem_data_i[13] => Selector62.IN11
mem_data_i[14] => Mux1.IN4
mem_data_i[14] => Selector1.IN5
mem_data_i[14] => Selector61.IN11
mem_data_i[15] => Mux0.IN4
mem_data_i[15] => Selector0.IN5
mem_data_i[15] => Selector60.IN11
mem_data_i[16] => Mux7.IN3
mem_data_i[16] => Selector15.IN4
mem_data_i[16] => Selector59.IN9
mem_data_i[17] => Mux6.IN3
mem_data_i[17] => Selector14.IN4
mem_data_i[17] => Selector58.IN9
mem_data_i[18] => Mux5.IN3
mem_data_i[18] => Selector13.IN4
mem_data_i[18] => Selector57.IN9
mem_data_i[19] => Mux4.IN3
mem_data_i[19] => Selector12.IN4
mem_data_i[19] => Selector56.IN9
mem_data_i[20] => Mux3.IN3
mem_data_i[20] => Selector11.IN4
mem_data_i[20] => Selector55.IN9
mem_data_i[21] => Mux2.IN3
mem_data_i[21] => Selector10.IN4
mem_data_i[21] => Selector54.IN9
mem_data_i[22] => Mux1.IN3
mem_data_i[22] => Selector9.IN4
mem_data_i[22] => Selector53.IN9
mem_data_i[23] => Mux0.IN3
mem_data_i[23] => Selector8.IN4
mem_data_i[23] => Selector52.IN9
mem_data_i[24] => Mux7.IN2
mem_data_i[24] => Selector7.IN4
mem_data_i[24] => Selector51.IN9
mem_data_i[25] => Mux6.IN2
mem_data_i[25] => Selector6.IN4
mem_data_i[25] => Selector50.IN9
mem_data_i[26] => Mux5.IN2
mem_data_i[26] => Selector5.IN4
mem_data_i[26] => Selector49.IN9
mem_data_i[27] => Mux4.IN2
mem_data_i[27] => Selector4.IN4
mem_data_i[27] => Selector48.IN9
mem_data_i[28] => Mux3.IN2
mem_data_i[28] => Selector3.IN4
mem_data_i[28] => Selector47.IN9
mem_data_i[29] => Mux2.IN2
mem_data_i[29] => Selector2.IN4
mem_data_i[29] => Selector46.IN9
mem_data_i[30] => Mux1.IN2
mem_data_i[30] => Selector1.IN4
mem_data_i[30] => Selector45.IN9
mem_data_i[31] => Mux0.IN2
mem_data_i[31] => Selector0.IN4
mem_data_i[31] => Selector44.IN9
mem_addr_o[0] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[1] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[2] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[3] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[4] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[5] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[6] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[7] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[8] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[9] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[10] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[11] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[12] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[13] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[14] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[15] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[16] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[17] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[18] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[19] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[20] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[21] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[22] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[23] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[24] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[25] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[26] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[27] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[28] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[29] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[30] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[31] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_we_o <= mem_we.DB_MAX_OUTPUT_PORT_TYPE
mem_sel_o[0] <= mem_sel_o.DB_MAX_OUTPUT_PORT_TYPE
mem_sel_o[1] <= mem_sel_o.DB_MAX_OUTPUT_PORT_TYPE
mem_sel_o[2] <= mem_sel_o.DB_MAX_OUTPUT_PORT_TYPE
mem_sel_o[3] <= mem_sel_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[0] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[1] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[2] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[3] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[4] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[5] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[6] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[7] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[8] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[9] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[10] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[11] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[12] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[13] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[14] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[15] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[16] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[17] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[18] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[19] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[20] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[21] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[22] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[23] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[24] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[25] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[26] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[27] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[28] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[29] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[30] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[31] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_ce_o <= mem_ce_o.DB_MAX_OUTPUT_PORT_TYPE
wd_o[0] <= wd_o.DB_MAX_OUTPUT_PORT_TYPE
wd_o[1] <= wd_o.DB_MAX_OUTPUT_PORT_TYPE
wd_o[2] <= wd_o.DB_MAX_OUTPUT_PORT_TYPE
wd_o[3] <= wd_o.DB_MAX_OUTPUT_PORT_TYPE
wd_o[4] <= wd_o.DB_MAX_OUTPUT_PORT_TYPE
wreg_o <= wreg_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[0] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[1] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[2] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[3] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[4] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[5] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[6] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[7] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[8] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[9] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[10] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[11] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[12] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[13] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[14] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[15] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[16] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[17] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[18] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[19] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[20] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[21] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[22] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[23] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[24] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[25] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[26] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[27] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[28] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[29] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[30] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[31] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE


|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|mem_wb:u_mem_wb
clk => wb_wdata[0]~reg0.CLK
clk => wb_wdata[1]~reg0.CLK
clk => wb_wdata[2]~reg0.CLK
clk => wb_wdata[3]~reg0.CLK
clk => wb_wdata[4]~reg0.CLK
clk => wb_wdata[5]~reg0.CLK
clk => wb_wdata[6]~reg0.CLK
clk => wb_wdata[7]~reg0.CLK
clk => wb_wdata[8]~reg0.CLK
clk => wb_wdata[9]~reg0.CLK
clk => wb_wdata[10]~reg0.CLK
clk => wb_wdata[11]~reg0.CLK
clk => wb_wdata[12]~reg0.CLK
clk => wb_wdata[13]~reg0.CLK
clk => wb_wdata[14]~reg0.CLK
clk => wb_wdata[15]~reg0.CLK
clk => wb_wdata[16]~reg0.CLK
clk => wb_wdata[17]~reg0.CLK
clk => wb_wdata[18]~reg0.CLK
clk => wb_wdata[19]~reg0.CLK
clk => wb_wdata[20]~reg0.CLK
clk => wb_wdata[21]~reg0.CLK
clk => wb_wdata[22]~reg0.CLK
clk => wb_wdata[23]~reg0.CLK
clk => wb_wdata[24]~reg0.CLK
clk => wb_wdata[25]~reg0.CLK
clk => wb_wdata[26]~reg0.CLK
clk => wb_wdata[27]~reg0.CLK
clk => wb_wdata[28]~reg0.CLK
clk => wb_wdata[29]~reg0.CLK
clk => wb_wdata[30]~reg0.CLK
clk => wb_wdata[31]~reg0.CLK
clk => wb_wreg~reg0.CLK
clk => wb_wd[0]~reg0.CLK
clk => wb_wd[1]~reg0.CLK
clk => wb_wd[2]~reg0.CLK
clk => wb_wd[3]~reg0.CLK
clk => wb_wd[4]~reg0.CLK
rst => wb_wdata[0]~reg0.ACLR
rst => wb_wdata[1]~reg0.ACLR
rst => wb_wdata[2]~reg0.ACLR
rst => wb_wdata[3]~reg0.ACLR
rst => wb_wdata[4]~reg0.ACLR
rst => wb_wdata[5]~reg0.ACLR
rst => wb_wdata[6]~reg0.ACLR
rst => wb_wdata[7]~reg0.ACLR
rst => wb_wdata[8]~reg0.ACLR
rst => wb_wdata[9]~reg0.ACLR
rst => wb_wdata[10]~reg0.ACLR
rst => wb_wdata[11]~reg0.ACLR
rst => wb_wdata[12]~reg0.ACLR
rst => wb_wdata[13]~reg0.ACLR
rst => wb_wdata[14]~reg0.ACLR
rst => wb_wdata[15]~reg0.ACLR
rst => wb_wdata[16]~reg0.ACLR
rst => wb_wdata[17]~reg0.ACLR
rst => wb_wdata[18]~reg0.ACLR
rst => wb_wdata[19]~reg0.ACLR
rst => wb_wdata[20]~reg0.ACLR
rst => wb_wdata[21]~reg0.ACLR
rst => wb_wdata[22]~reg0.ACLR
rst => wb_wdata[23]~reg0.ACLR
rst => wb_wdata[24]~reg0.ACLR
rst => wb_wdata[25]~reg0.ACLR
rst => wb_wdata[26]~reg0.ACLR
rst => wb_wdata[27]~reg0.ACLR
rst => wb_wdata[28]~reg0.ACLR
rst => wb_wdata[29]~reg0.ACLR
rst => wb_wdata[30]~reg0.ACLR
rst => wb_wdata[31]~reg0.ACLR
rst => wb_wreg~reg0.ACLR
rst => wb_wd[0]~reg0.ACLR
rst => wb_wd[1]~reg0.ACLR
rst => wb_wd[2]~reg0.ACLR
rst => wb_wd[3]~reg0.ACLR
rst => wb_wd[4]~reg0.ACLR
mem_wd[0] => wb_wd[0]~reg0.DATAIN
mem_wd[1] => wb_wd[1]~reg0.DATAIN
mem_wd[2] => wb_wd[2]~reg0.DATAIN
mem_wd[3] => wb_wd[3]~reg0.DATAIN
mem_wd[4] => wb_wd[4]~reg0.DATAIN
mem_wreg => wb_wreg~reg0.DATAIN
mem_wdata[0] => wb_wdata[0]~reg0.DATAIN
mem_wdata[1] => wb_wdata[1]~reg0.DATAIN
mem_wdata[2] => wb_wdata[2]~reg0.DATAIN
mem_wdata[3] => wb_wdata[3]~reg0.DATAIN
mem_wdata[4] => wb_wdata[4]~reg0.DATAIN
mem_wdata[5] => wb_wdata[5]~reg0.DATAIN
mem_wdata[6] => wb_wdata[6]~reg0.DATAIN
mem_wdata[7] => wb_wdata[7]~reg0.DATAIN
mem_wdata[8] => wb_wdata[8]~reg0.DATAIN
mem_wdata[9] => wb_wdata[9]~reg0.DATAIN
mem_wdata[10] => wb_wdata[10]~reg0.DATAIN
mem_wdata[11] => wb_wdata[11]~reg0.DATAIN
mem_wdata[12] => wb_wdata[12]~reg0.DATAIN
mem_wdata[13] => wb_wdata[13]~reg0.DATAIN
mem_wdata[14] => wb_wdata[14]~reg0.DATAIN
mem_wdata[15] => wb_wdata[15]~reg0.DATAIN
mem_wdata[16] => wb_wdata[16]~reg0.DATAIN
mem_wdata[17] => wb_wdata[17]~reg0.DATAIN
mem_wdata[18] => wb_wdata[18]~reg0.DATAIN
mem_wdata[19] => wb_wdata[19]~reg0.DATAIN
mem_wdata[20] => wb_wdata[20]~reg0.DATAIN
mem_wdata[21] => wb_wdata[21]~reg0.DATAIN
mem_wdata[22] => wb_wdata[22]~reg0.DATAIN
mem_wdata[23] => wb_wdata[23]~reg0.DATAIN
mem_wdata[24] => wb_wdata[24]~reg0.DATAIN
mem_wdata[25] => wb_wdata[25]~reg0.DATAIN
mem_wdata[26] => wb_wdata[26]~reg0.DATAIN
mem_wdata[27] => wb_wdata[27]~reg0.DATAIN
mem_wdata[28] => wb_wdata[28]~reg0.DATAIN
mem_wdata[29] => wb_wdata[29]~reg0.DATAIN
mem_wdata[30] => wb_wdata[30]~reg0.DATAIN
mem_wdata[31] => wb_wdata[31]~reg0.DATAIN
wb_wd[0] <= wb_wd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wd[1] <= wb_wd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wd[2] <= wb_wd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wd[3] <= wb_wd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wd[4] <= wb_wd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wreg <= wb_wreg~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[0] <= wb_wdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[1] <= wb_wdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[2] <= wb_wdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[3] <= wb_wdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[4] <= wb_wdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[5] <= wb_wdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[6] <= wb_wdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[7] <= wb_wdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[8] <= wb_wdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[9] <= wb_wdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[10] <= wb_wdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[11] <= wb_wdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[12] <= wb_wdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[13] <= wb_wdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[14] <= wb_wdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[15] <= wb_wdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[16] <= wb_wdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[17] <= wb_wdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[18] <= wb_wdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[19] <= wb_wdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[20] <= wb_wdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[21] <= wb_wdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[22] <= wb_wdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[23] <= wb_wdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[24] <= wb_wdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[25] <= wb_wdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[26] <= wb_wdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[27] <= wb_wdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[28] <= wb_wdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[29] <= wb_wdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[30] <= wb_wdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[31] <= wb_wdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|ctrl:u_ctrl
rst => stalled_o.OUTPUTSELECT
rst => branch_flag_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
rst => branch_addr_o.OUTPUTSELECT
stallreq_from_id => stalled_o.DATAA
branch_flag_i => branch_flag_o.DATAA
branch_addr_i[0] => branch_addr_o.DATAA
branch_addr_i[1] => branch_addr_o.DATAA
branch_addr_i[2] => branch_addr_o.DATAA
branch_addr_i[3] => branch_addr_o.DATAA
branch_addr_i[4] => branch_addr_o.DATAA
branch_addr_i[5] => branch_addr_o.DATAA
branch_addr_i[6] => branch_addr_o.DATAA
branch_addr_i[7] => branch_addr_o.DATAA
branch_addr_i[8] => branch_addr_o.DATAA
branch_addr_i[9] => branch_addr_o.DATAA
branch_addr_i[10] => branch_addr_o.DATAA
branch_addr_i[11] => branch_addr_o.DATAA
branch_addr_i[12] => branch_addr_o.DATAA
branch_addr_i[13] => branch_addr_o.DATAA
branch_addr_i[14] => branch_addr_o.DATAA
branch_addr_i[15] => branch_addr_o.DATAA
branch_addr_i[16] => branch_addr_o.DATAA
branch_addr_i[17] => branch_addr_o.DATAA
branch_addr_i[18] => branch_addr_o.DATAA
branch_addr_i[19] => branch_addr_o.DATAA
branch_addr_i[20] => branch_addr_o.DATAA
branch_addr_i[21] => branch_addr_o.DATAA
branch_addr_i[22] => branch_addr_o.DATAA
branch_addr_i[23] => branch_addr_o.DATAA
branch_addr_i[24] => branch_addr_o.DATAA
branch_addr_i[25] => branch_addr_o.DATAA
branch_addr_i[26] => branch_addr_o.DATAA
branch_addr_i[27] => branch_addr_o.DATAA
branch_addr_i[28] => branch_addr_o.DATAA
branch_addr_i[29] => branch_addr_o.DATAA
branch_addr_i[30] => branch_addr_o.DATAA
branch_addr_i[31] => branch_addr_o.DATAA
branch_flag_o <= branch_flag_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[0] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[1] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[2] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[3] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[4] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[5] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[6] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[7] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[8] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[9] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[10] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[11] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[12] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[13] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[14] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[15] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[16] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[17] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[18] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[19] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[20] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[21] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[22] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[23] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[24] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[25] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[26] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[27] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[28] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[29] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[30] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
branch_addr_o[31] <= branch_addr_o.DB_MAX_OUTPUT_PORT_TYPE
stalled_o[0] <= stalled_o.DB_MAX_OUTPUT_PORT_TYPE
stalled_o[1] <= <GND>
stalled_o[2] <= <GND>


|bitty_riscv_sopc|data_ram:u_data_ram
clk => clk.IN4
ce => data_o.OUTPUTSELECT
ce => data_o.OUTPUTSELECT
ce => data_o.OUTPUTSELECT
ce => data_o.OUTPUTSELECT
ce => data_o.OUTPUTSELECT
ce => data_o.OUTPUTSELECT
ce => data_o.OUTPUTSELECT
ce => data_o.OUTPUTSELECT
ce => data_o.OUTPUTSELECT
ce => data_o.OUTPUTSELECT
ce => data_o.OUTPUTSELECT
ce => data_o.OUTPUTSELECT
ce => data_o.OUTPUTSELECT
ce => data_o.OUTPUTSELECT
ce => data_o.OUTPUTSELECT
ce => data_o.OUTPUTSELECT
ce => data_o.OUTPUTSELECT
ce => data_o.OUTPUTSELECT
ce => data_o.OUTPUTSELECT
ce => data_o.OUTPUTSELECT
ce => data_o.OUTPUTSELECT
ce => data_o.OUTPUTSELECT
ce => data_o.OUTPUTSELECT
ce => data_o.OUTPUTSELECT
ce => data_o.OUTPUTSELECT
ce => data_o.OUTPUTSELECT
ce => data_o.OUTPUTSELECT
ce => data_o.OUTPUTSELECT
ce => data_o.OUTPUTSELECT
ce => data_o.OUTPUTSELECT
ce => data_o.OUTPUTSELECT
ce => data_o.OUTPUTSELECT
ce => data_mem0.OUTPUTSELECT
ce => data_mem1.OUTPUTSELECT
ce => data_mem2.OUTPUTSELECT
ce => data_mem3.OUTPUTSELECT
we => data_mem0.OUTPUTSELECT
we => data_mem1.OUTPUTSELECT
we => data_mem2.OUTPUTSELECT
we => data_mem3.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => data_mem0.waddr_a[0].DATAIN
addr[2] => data_mem1.waddr_a[0].DATAIN
addr[2] => data_mem2.waddr_a[0].DATAIN
addr[2] => data_mem3.waddr_a[0].DATAIN
addr[2] => data_mem0.WADDR
addr[2] => data_mem0.RADDR
addr[2] => data_mem1.WADDR
addr[2] => data_mem1.RADDR
addr[2] => data_mem2.WADDR
addr[2] => data_mem2.RADDR
addr[2] => data_mem3.WADDR
addr[2] => data_mem3.RADDR
addr[3] => data_mem0.waddr_a[1].DATAIN
addr[3] => data_mem1.waddr_a[1].DATAIN
addr[3] => data_mem2.waddr_a[1].DATAIN
addr[3] => data_mem3.waddr_a[1].DATAIN
addr[3] => data_mem0.WADDR1
addr[3] => data_mem0.RADDR1
addr[3] => data_mem1.WADDR1
addr[3] => data_mem1.RADDR1
addr[3] => data_mem2.WADDR1
addr[3] => data_mem2.RADDR1
addr[3] => data_mem3.WADDR1
addr[3] => data_mem3.RADDR1
addr[4] => data_mem0.waddr_a[2].DATAIN
addr[4] => data_mem1.waddr_a[2].DATAIN
addr[4] => data_mem2.waddr_a[2].DATAIN
addr[4] => data_mem3.waddr_a[2].DATAIN
addr[4] => data_mem0.WADDR2
addr[4] => data_mem0.RADDR2
addr[4] => data_mem1.WADDR2
addr[4] => data_mem1.RADDR2
addr[4] => data_mem2.WADDR2
addr[4] => data_mem2.RADDR2
addr[4] => data_mem3.WADDR2
addr[4] => data_mem3.RADDR2
addr[5] => data_mem0.waddr_a[3].DATAIN
addr[5] => data_mem1.waddr_a[3].DATAIN
addr[5] => data_mem2.waddr_a[3].DATAIN
addr[5] => data_mem3.waddr_a[3].DATAIN
addr[5] => data_mem0.WADDR3
addr[5] => data_mem0.RADDR3
addr[5] => data_mem1.WADDR3
addr[5] => data_mem1.RADDR3
addr[5] => data_mem2.WADDR3
addr[5] => data_mem2.RADDR3
addr[5] => data_mem3.WADDR3
addr[5] => data_mem3.RADDR3
addr[6] => data_mem0.waddr_a[4].DATAIN
addr[6] => data_mem1.waddr_a[4].DATAIN
addr[6] => data_mem2.waddr_a[4].DATAIN
addr[6] => data_mem3.waddr_a[4].DATAIN
addr[6] => data_mem0.WADDR4
addr[6] => data_mem0.RADDR4
addr[6] => data_mem1.WADDR4
addr[6] => data_mem1.RADDR4
addr[6] => data_mem2.WADDR4
addr[6] => data_mem2.RADDR4
addr[6] => data_mem3.WADDR4
addr[6] => data_mem3.RADDR4
addr[7] => data_mem0.waddr_a[5].DATAIN
addr[7] => data_mem1.waddr_a[5].DATAIN
addr[7] => data_mem2.waddr_a[5].DATAIN
addr[7] => data_mem3.waddr_a[5].DATAIN
addr[7] => data_mem0.WADDR5
addr[7] => data_mem0.RADDR5
addr[7] => data_mem1.WADDR5
addr[7] => data_mem1.RADDR5
addr[7] => data_mem2.WADDR5
addr[7] => data_mem2.RADDR5
addr[7] => data_mem3.WADDR5
addr[7] => data_mem3.RADDR5
addr[8] => data_mem0.waddr_a[6].DATAIN
addr[8] => data_mem1.waddr_a[6].DATAIN
addr[8] => data_mem2.waddr_a[6].DATAIN
addr[8] => data_mem3.waddr_a[6].DATAIN
addr[8] => data_mem0.WADDR6
addr[8] => data_mem0.RADDR6
addr[8] => data_mem1.WADDR6
addr[8] => data_mem1.RADDR6
addr[8] => data_mem2.WADDR6
addr[8] => data_mem2.RADDR6
addr[8] => data_mem3.WADDR6
addr[8] => data_mem3.RADDR6
addr[9] => data_mem0.waddr_a[7].DATAIN
addr[9] => data_mem1.waddr_a[7].DATAIN
addr[9] => data_mem2.waddr_a[7].DATAIN
addr[9] => data_mem3.waddr_a[7].DATAIN
addr[9] => data_mem0.WADDR7
addr[9] => data_mem0.RADDR7
addr[9] => data_mem1.WADDR7
addr[9] => data_mem1.RADDR7
addr[9] => data_mem2.WADDR7
addr[9] => data_mem2.RADDR7
addr[9] => data_mem3.WADDR7
addr[9] => data_mem3.RADDR7
addr[10] => data_mem0.waddr_a[8].DATAIN
addr[10] => data_mem1.waddr_a[8].DATAIN
addr[10] => data_mem2.waddr_a[8].DATAIN
addr[10] => data_mem3.waddr_a[8].DATAIN
addr[10] => data_mem0.WADDR8
addr[10] => data_mem0.RADDR8
addr[10] => data_mem1.WADDR8
addr[10] => data_mem1.RADDR8
addr[10] => data_mem2.WADDR8
addr[10] => data_mem2.RADDR8
addr[10] => data_mem3.WADDR8
addr[10] => data_mem3.RADDR8
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
sel[0] => data_mem0.DATAB
sel[1] => data_mem1.DATAB
sel[2] => data_mem2.DATAB
sel[3] => data_mem3.DATAB
data_i[0] => data_mem0.data_a[0].DATAIN
data_i[0] => data_mem0.DATAIN
data_i[1] => data_mem0.data_a[1].DATAIN
data_i[1] => data_mem0.DATAIN1
data_i[2] => data_mem0.data_a[2].DATAIN
data_i[2] => data_mem0.DATAIN2
data_i[3] => data_mem0.data_a[3].DATAIN
data_i[3] => data_mem0.DATAIN3
data_i[4] => data_mem0.data_a[4].DATAIN
data_i[4] => data_mem0.DATAIN4
data_i[5] => data_mem0.data_a[5].DATAIN
data_i[5] => data_mem0.DATAIN5
data_i[6] => data_mem0.data_a[6].DATAIN
data_i[6] => data_mem0.DATAIN6
data_i[7] => data_mem0.data_a[7].DATAIN
data_i[7] => data_mem0.DATAIN7
data_i[8] => data_mem1.data_a[0].DATAIN
data_i[8] => data_mem1.DATAIN
data_i[9] => data_mem1.data_a[1].DATAIN
data_i[9] => data_mem1.DATAIN1
data_i[10] => data_mem1.data_a[2].DATAIN
data_i[10] => data_mem1.DATAIN2
data_i[11] => data_mem1.data_a[3].DATAIN
data_i[11] => data_mem1.DATAIN3
data_i[12] => data_mem1.data_a[4].DATAIN
data_i[12] => data_mem1.DATAIN4
data_i[13] => data_mem1.data_a[5].DATAIN
data_i[13] => data_mem1.DATAIN5
data_i[14] => data_mem1.data_a[6].DATAIN
data_i[14] => data_mem1.DATAIN6
data_i[15] => data_mem1.data_a[7].DATAIN
data_i[15] => data_mem1.DATAIN7
data_i[16] => data_mem2.data_a[0].DATAIN
data_i[16] => data_mem2.DATAIN
data_i[17] => data_mem2.data_a[1].DATAIN
data_i[17] => data_mem2.DATAIN1
data_i[18] => data_mem2.data_a[2].DATAIN
data_i[18] => data_mem2.DATAIN2
data_i[19] => data_mem2.data_a[3].DATAIN
data_i[19] => data_mem2.DATAIN3
data_i[20] => data_mem2.data_a[4].DATAIN
data_i[20] => data_mem2.DATAIN4
data_i[21] => data_mem2.data_a[5].DATAIN
data_i[21] => data_mem2.DATAIN5
data_i[22] => data_mem2.data_a[6].DATAIN
data_i[22] => data_mem2.DATAIN6
data_i[23] => data_mem2.data_a[7].DATAIN
data_i[23] => data_mem2.DATAIN7
data_i[24] => data_mem3.data_a[0].DATAIN
data_i[24] => data_mem3.DATAIN
data_i[25] => data_mem3.data_a[1].DATAIN
data_i[25] => data_mem3.DATAIN1
data_i[26] => data_mem3.data_a[2].DATAIN
data_i[26] => data_mem3.DATAIN2
data_i[27] => data_mem3.data_a[3].DATAIN
data_i[27] => data_mem3.DATAIN3
data_i[28] => data_mem3.data_a[4].DATAIN
data_i[28] => data_mem3.DATAIN4
data_i[29] => data_mem3.data_a[5].DATAIN
data_i[29] => data_mem3.DATAIN5
data_i[30] => data_mem3.data_a[6].DATAIN
data_i[30] => data_mem3.DATAIN6
data_i[31] => data_mem3.data_a[7].DATAIN
data_i[31] => data_mem3.DATAIN7
pc_ce => ~NO_FANOUT~
pc_addr[0] => ~NO_FANOUT~
pc_addr[1] => ~NO_FANOUT~
pc_addr[2] => pc_addr[2].IN4
pc_addr[3] => pc_addr[3].IN4
pc_addr[4] => pc_addr[4].IN4
pc_addr[5] => pc_addr[5].IN4
pc_addr[6] => pc_addr[6].IN4
pc_addr[7] => pc_addr[7].IN4
pc_addr[8] => pc_addr[8].IN4
pc_addr[9] => pc_addr[9].IN4
pc_addr[10] => pc_addr[10].IN4
pc_addr[11] => pc_addr[11].IN4
pc_addr[12] => ~NO_FANOUT~
pc_addr[13] => ~NO_FANOUT~
pc_addr[14] => ~NO_FANOUT~
pc_addr[15] => ~NO_FANOUT~
pc_addr[16] => ~NO_FANOUT~
pc_addr[17] => ~NO_FANOUT~
pc_addr[18] => ~NO_FANOUT~
pc_addr[19] => ~NO_FANOUT~
pc_addr[20] => ~NO_FANOUT~
pc_addr[21] => ~NO_FANOUT~
pc_addr[22] => ~NO_FANOUT~
pc_addr[23] => ~NO_FANOUT~
pc_addr[24] => ~NO_FANOUT~
pc_addr[25] => ~NO_FANOUT~
pc_addr[26] => ~NO_FANOUT~
pc_addr[27] => ~NO_FANOUT~
pc_addr[28] => ~NO_FANOUT~
pc_addr[29] => ~NO_FANOUT~
pc_addr[30] => ~NO_FANOUT~
pc_addr[31] => ~NO_FANOUT~
inst_o[0] <= bitty_inst_rom:u_bitty_inst_rom0.q
inst_o[1] <= bitty_inst_rom:u_bitty_inst_rom0.q
inst_o[2] <= bitty_inst_rom:u_bitty_inst_rom0.q
inst_o[3] <= bitty_inst_rom:u_bitty_inst_rom0.q
inst_o[4] <= bitty_inst_rom:u_bitty_inst_rom0.q
inst_o[5] <= bitty_inst_rom:u_bitty_inst_rom0.q
inst_o[6] <= bitty_inst_rom:u_bitty_inst_rom0.q
inst_o[7] <= bitty_inst_rom:u_bitty_inst_rom0.q
inst_o[8] <= bitty_inst_rom1:u_bitty_inst_rom1.q
inst_o[9] <= bitty_inst_rom1:u_bitty_inst_rom1.q
inst_o[10] <= bitty_inst_rom1:u_bitty_inst_rom1.q
inst_o[11] <= bitty_inst_rom1:u_bitty_inst_rom1.q
inst_o[12] <= bitty_inst_rom1:u_bitty_inst_rom1.q
inst_o[13] <= bitty_inst_rom1:u_bitty_inst_rom1.q
inst_o[14] <= bitty_inst_rom1:u_bitty_inst_rom1.q
inst_o[15] <= bitty_inst_rom1:u_bitty_inst_rom1.q
inst_o[16] <= bitty_inst_rom2:u_bitty_inst_rom2.q
inst_o[17] <= bitty_inst_rom2:u_bitty_inst_rom2.q
inst_o[18] <= bitty_inst_rom2:u_bitty_inst_rom2.q
inst_o[19] <= bitty_inst_rom2:u_bitty_inst_rom2.q
inst_o[20] <= bitty_inst_rom2:u_bitty_inst_rom2.q
inst_o[21] <= bitty_inst_rom2:u_bitty_inst_rom2.q
inst_o[22] <= bitty_inst_rom2:u_bitty_inst_rom2.q
inst_o[23] <= bitty_inst_rom2:u_bitty_inst_rom2.q
inst_o[24] <= bitty_inst_rom3:u_bitty_inst_rom3.q
inst_o[25] <= bitty_inst_rom3:u_bitty_inst_rom3.q
inst_o[26] <= bitty_inst_rom3:u_bitty_inst_rom3.q
inst_o[27] <= bitty_inst_rom3:u_bitty_inst_rom3.q
inst_o[28] <= bitty_inst_rom3:u_bitty_inst_rom3.q
inst_o[29] <= bitty_inst_rom3:u_bitty_inst_rom3.q
inst_o[30] <= bitty_inst_rom3:u_bitty_inst_rom3.q
inst_o[31] <= bitty_inst_rom3:u_bitty_inst_rom3.q
data_o[0] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[16] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[17] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[18] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[19] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[20] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[21] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[22] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[23] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[24] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[25] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[26] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[27] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[28] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[29] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[30] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[31] <= data_o.DB_MAX_OUTPUT_PORT_TYPE


|bitty_riscv_sopc|data_ram:u_data_ram|bitty_inst_rom:u_bitty_inst_rom0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|bitty_riscv_sopc|data_ram:u_data_ram|bitty_inst_rom:u_bitty_inst_rom0|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4a91:auto_generated.address_a[0]
address_a[1] => altsyncram_4a91:auto_generated.address_a[1]
address_a[2] => altsyncram_4a91:auto_generated.address_a[2]
address_a[3] => altsyncram_4a91:auto_generated.address_a[3]
address_a[4] => altsyncram_4a91:auto_generated.address_a[4]
address_a[5] => altsyncram_4a91:auto_generated.address_a[5]
address_a[6] => altsyncram_4a91:auto_generated.address_a[6]
address_a[7] => altsyncram_4a91:auto_generated.address_a[7]
address_a[8] => altsyncram_4a91:auto_generated.address_a[8]
address_a[9] => altsyncram_4a91:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4a91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4a91:auto_generated.q_a[0]
q_a[1] <= altsyncram_4a91:auto_generated.q_a[1]
q_a[2] <= altsyncram_4a91:auto_generated.q_a[2]
q_a[3] <= altsyncram_4a91:auto_generated.q_a[3]
q_a[4] <= altsyncram_4a91:auto_generated.q_a[4]
q_a[5] <= altsyncram_4a91:auto_generated.q_a[5]
q_a[6] <= altsyncram_4a91:auto_generated.q_a[6]
q_a[7] <= altsyncram_4a91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|bitty_riscv_sopc|data_ram:u_data_ram|bitty_inst_rom:u_bitty_inst_rom0|altsyncram:altsyncram_component|altsyncram_4a91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|bitty_riscv_sopc|data_ram:u_data_ram|bitty_inst_rom1:u_bitty_inst_rom1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|bitty_riscv_sopc|data_ram:u_data_ram|bitty_inst_rom1:u_bitty_inst_rom1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2a91:auto_generated.address_a[0]
address_a[1] => altsyncram_2a91:auto_generated.address_a[1]
address_a[2] => altsyncram_2a91:auto_generated.address_a[2]
address_a[3] => altsyncram_2a91:auto_generated.address_a[3]
address_a[4] => altsyncram_2a91:auto_generated.address_a[4]
address_a[5] => altsyncram_2a91:auto_generated.address_a[5]
address_a[6] => altsyncram_2a91:auto_generated.address_a[6]
address_a[7] => altsyncram_2a91:auto_generated.address_a[7]
address_a[8] => altsyncram_2a91:auto_generated.address_a[8]
address_a[9] => altsyncram_2a91:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2a91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2a91:auto_generated.q_a[0]
q_a[1] <= altsyncram_2a91:auto_generated.q_a[1]
q_a[2] <= altsyncram_2a91:auto_generated.q_a[2]
q_a[3] <= altsyncram_2a91:auto_generated.q_a[3]
q_a[4] <= altsyncram_2a91:auto_generated.q_a[4]
q_a[5] <= altsyncram_2a91:auto_generated.q_a[5]
q_a[6] <= altsyncram_2a91:auto_generated.q_a[6]
q_a[7] <= altsyncram_2a91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|bitty_riscv_sopc|data_ram:u_data_ram|bitty_inst_rom1:u_bitty_inst_rom1|altsyncram:altsyncram_component|altsyncram_2a91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|bitty_riscv_sopc|data_ram:u_data_ram|bitty_inst_rom2:u_bitty_inst_rom2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|bitty_riscv_sopc|data_ram:u_data_ram|bitty_inst_rom2:u_bitty_inst_rom2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_u991:auto_generated.address_a[0]
address_a[1] => altsyncram_u991:auto_generated.address_a[1]
address_a[2] => altsyncram_u991:auto_generated.address_a[2]
address_a[3] => altsyncram_u991:auto_generated.address_a[3]
address_a[4] => altsyncram_u991:auto_generated.address_a[4]
address_a[5] => altsyncram_u991:auto_generated.address_a[5]
address_a[6] => altsyncram_u991:auto_generated.address_a[6]
address_a[7] => altsyncram_u991:auto_generated.address_a[7]
address_a[8] => altsyncram_u991:auto_generated.address_a[8]
address_a[9] => altsyncram_u991:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_u991:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_u991:auto_generated.q_a[0]
q_a[1] <= altsyncram_u991:auto_generated.q_a[1]
q_a[2] <= altsyncram_u991:auto_generated.q_a[2]
q_a[3] <= altsyncram_u991:auto_generated.q_a[3]
q_a[4] <= altsyncram_u991:auto_generated.q_a[4]
q_a[5] <= altsyncram_u991:auto_generated.q_a[5]
q_a[6] <= altsyncram_u991:auto_generated.q_a[6]
q_a[7] <= altsyncram_u991:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|bitty_riscv_sopc|data_ram:u_data_ram|bitty_inst_rom2:u_bitty_inst_rom2|altsyncram:altsyncram_component|altsyncram_u991:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|bitty_riscv_sopc|data_ram:u_data_ram|bitty_inst_rom3:u_bitty_inst_rom3
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|bitty_riscv_sopc|data_ram:u_data_ram|bitty_inst_rom3:u_bitty_inst_rom3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_q991:auto_generated.address_a[0]
address_a[1] => altsyncram_q991:auto_generated.address_a[1]
address_a[2] => altsyncram_q991:auto_generated.address_a[2]
address_a[3] => altsyncram_q991:auto_generated.address_a[3]
address_a[4] => altsyncram_q991:auto_generated.address_a[4]
address_a[5] => altsyncram_q991:auto_generated.address_a[5]
address_a[6] => altsyncram_q991:auto_generated.address_a[6]
address_a[7] => altsyncram_q991:auto_generated.address_a[7]
address_a[8] => altsyncram_q991:auto_generated.address_a[8]
address_a[9] => altsyncram_q991:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q991:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_q991:auto_generated.q_a[0]
q_a[1] <= altsyncram_q991:auto_generated.q_a[1]
q_a[2] <= altsyncram_q991:auto_generated.q_a[2]
q_a[3] <= altsyncram_q991:auto_generated.q_a[3]
q_a[4] <= altsyncram_q991:auto_generated.q_a[4]
q_a[5] <= altsyncram_q991:auto_generated.q_a[5]
q_a[6] <= altsyncram_q991:auto_generated.q_a[6]
q_a[7] <= altsyncram_q991:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|bitty_riscv_sopc|data_ram:u_data_ram|bitty_inst_rom3:u_bitty_inst_rom3|altsyncram:altsyncram_component|altsyncram_q991:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


