-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                kjr115@EEWS104A-013                                 
-- Generated date:              Fri Apr 29 17:18:23 +0100 2016                      

Solution Settings: Render.v12
  Current state: extract
  Project: RenderBlock
  
  Design Input Files Specified
    $PROJECT_HOME/src/Render.cpp
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /Render/core                        5  614401     614401            0  0          
    Design Total:                       5  614401     614401            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                          Area Score Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------------- ---------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Cyclone-III-6_beh_psr]                                                    
    mgc_add(19,0,2,1,19)                        20.000     20.000 1.908          1           1 
    mgc_add(8,0,8,0,8)                           9.259      9.259 1.163          2           2 
    mgc_and(19,2)                               13.867     13.867 0.263          0           1 
    mgc_mux(12,1,2)                             11.033     11.033 0.369          0           1 
    mgc_not(1)                                   0.000      0.000 0.000          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                   0.000      0.000 0.000          0           1 
    mgc_reg_pos(12,0,0,1,1,0,0)                  0.000      0.000 0.000          0           1 
    mgc_reg_pos(19,0,0,1,1,0,0)                  0.000      0.000 0.000          0           2 
    [Lib: mgc_ioport]                                                                          
    mgc_out_stdreg(1,12)                         0.000      0.000 0.000          1           1 
                                                                                               
    TOTAL AREA (After Assignment):              63.417     63.000                              
    
  Area Scores
                      Post-Scheduling Post-DP & FSM Post-Assignment 
    ----------------- --------------- ------------- ---------------
    Total Area Score:     38.5          98.0            63.4        
    Total Reg:             0.0           0.0             0.0        
                                                                    
    DataPath:             38.5 (100%)   98.0 (100%)     63.4 (100%) 
      MUX:                 0.0          45.6  (47%)     11.0  (17%) 
      FUNC:               38.5 (100%)   38.5  (39%)     38.5  (61%) 
      LOGIC:               0.0          13.9  (14%)     13.9  (22%) 
      BUFFER:              0.0           0.0             0.0        
      MEM:                 0.0           0.0             0.0        
      ROM:                 0.0           0.0             0.0        
      REG:                 0.0           0.0             0.0        
                                                                    
    
    FSM:                   0.0           0.0             0.0        
      FSM-REG:             0.0           0.0             0.0        
      FSM-COMB:            0.0           0.0             0.0        
                                                                    
    
  Register-to-Variable Mappings
    Register                   Size(bits) Gated Register CG Opt Done Variables                                             
    -------------------------- ---------- -------------- ----------- -----------------------------------------------------
    for:i#1.sva                        19                            for:i#1.sva                                           
    for:i#1.sva#1                      19                            for:i#1.sva#1                                         
    v_out:rsc:mgc_out_stdreg.d         12                            v_out:rsc:mgc_out_stdreg.d                            
    for:slc.itm                         1                            for:slc.itm                                           
                                                                                                                           
    Total:                             51              0           0 (Total Gating Ratio: 0.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  3.071266
      Slack:      16.928734
      
      Path                                          Startpoint                                  Endpoint                                    Delay  Slack   
      --------------------------------------------- ------------------------------------------- ------------------------------------------- ------ -------
      1                                             Render:core/reg(for:i#1.sva)                Render:core/reg(for:slc.itm)                3.0713 16.9287 
                                                                                                                                                           
        Instance                                    Component                                                                               Delta  Delay   
        --------                                    ---------                                                                               -----  -----   
        Render:core/reg(for:i#1.sva)                mgc_reg_pos_19_0_0_1_1_0_0                                                              0.0000 0.0000  
        Render:core/for:i#1.sva                                                                                                             0.0000 0.0000  
        Render:core/for:acc#2                       mgc_add_19_0_2_1_19                                                                     1.9082 1.9082  
        Render:core/for:i#1.sva#2                                                                                                           0.0000 1.9082  
        Render:core/slc(for:i#1.sva#2)                                                                                                      0.0000 1.9082  
        Render:core/slc(for:i#1.sva#2).itm                                                                                                  0.0000 1.9082  
        Render:core/for:acc                         mgc_add_8_0_8_0_8                                                                       1.1631 3.0713  
        Render:core/for:acc.itm                                                                                                             0.0000 3.0713  
        Render:core/for:slc                                                                                                                 0.0000 3.0713  
        Render:core/for:slc.itm#1                                                                                                           0.0000 3.0713  
        Render:core/reg(for:slc.itm)                mgc_reg_pos_1_0_0_1_1_0_0                                                               0.0000 3.0713  
                                                                                                                                                           
      2                                             Render:core/reg(for:i#1.sva)                Render:core/reg(for:slc.itm)                1.9082 18.0919 
                                                                                                                                                           
        Instance                                    Component                                                                               Delta  Delay   
        --------                                    ---------                                                                               -----  -----   
        Render:core/reg(for:i#1.sva)                mgc_reg_pos_19_0_0_1_1_0_0                                                              0.0000 0.0000  
        Render:core/for:i#1.sva                                                                                                             0.0000 0.0000  
        Render:core/for:acc#2                       mgc_add_19_0_2_1_19                                                                     1.9082 1.9082  
        Render:core/for:i#1.sva#2                                                                                                           0.0000 1.9082  
        Render:core/slc(for:i#1.sva#2)                                                                                                      0.0000 1.9082  
        Render:core/slc(for:i#1.sva#2).itm                                                                                                  0.0000 1.9082  
        Render:core/for:acc                         mgc_add_8_0_8_0_8                                                                       1.1631 3.0713  
        Render:core/for:acc.itm                                                                                                             0.0000 3.0713  
        Render:core/for:slc                                                                                                                 0.0000 3.0713  
        Render:core/for:slc.itm#1                                                                                                           0.0000 3.0713  
        Render:core/reg(for:slc.itm)                mgc_reg_pos_1_0_0_1_1_0_0                                                               0.0000 3.0713  
                                                                                                                                                           
      3                                             Render:core/reg(for:i#1.sva)                Render:core/reg(v_out:rsc:mgc_out_stdreg.d) 1.5321 18.4679 
                                                                                                                                                           
        Instance                                    Component                                                                               Delta  Delay   
        --------                                    ---------                                                                               -----  -----   
        Render:core/reg(for:i#1.sva)                mgc_reg_pos_19_0_0_1_1_0_0                                                              0.0000 0.0000  
        Render:core/for:i#1.sva                                                                                                             0.0000 0.0000  
        Render:core/slc(for:i#1.sva)                                                                                                        0.0000 0.0000  
        Render:core/slc(for:i#1.sva).itm                                                                                                    0.0000 0.0000  
        Render:core/for:if:acc                      mgc_add_8_0_8_0_8                                                                       1.1631 1.1631  
        Render:core/for:if:acc.itm                                                                                                          0.0000 1.1631  
        Render:core/for:slc#1                                                                                                               0.0000 1.1631  
        Render:core/for:slc#1.itm                                                                                                           0.0000 1.1631  
        Render:core/for:if:exs                                                                                                              0.0000 1.1631  
        Render:core/for:if:exs.itm                                                                                                          0.0000 1.1631  
        Render:core/mux#1                           mgc_mux_12_1_2                                                                          0.3690 1.5321  
        Render:core/mux#1.itm                                                                                                               0.0000 1.5321  
        Render:core/reg(v_out:rsc:mgc_out_stdreg.d) mgc_reg_pos_12_0_0_1_1_0_0                                                              0.0000 1.5321  
                                                                                                                                                           
      4                                             Render:core/reg(v_out:rsc:mgc_out_stdreg.d) Render:core/reg(v_out:rsc:mgc_out_stdreg.d) 0.3690 19.6310 
                                                                                                                                                           
        Instance                                    Component                                                                               Delta  Delay   
        --------                                    ---------                                                                               -----  -----   
        Render:core/reg(v_out:rsc:mgc_out_stdreg.d) mgc_reg_pos_12_0_0_1_1_0_0                                                              0.0000 0.0000  
        Render:core/v_out:rsc:mgc_out_stdreg.d                                                                                              0.0000 0.0000  
        Render:core/mux#1                           mgc_mux_12_1_2                                                                          0.3690 0.3690  
        Render:core/mux#1.itm                                                                                                               0.0000 0.3690  
        Render:core/reg(v_out:rsc:mgc_out_stdreg.d) mgc_reg_pos_12_0_0_1_1_0_0                                                              0.0000 0.3690  
                                                                                                                                                           
      5                                             Render:core/Render:core:fsm:inst            Render:core/reg(v_out:rsc:mgc_out_stdreg.d) 0.3690 19.6310 
                                                                                                                                                           
        Instance                                    Component                                                                               Delta  Delay   
        --------                                    ---------                                                                               -----  -----   
        Render:core/Render:core:fsm:inst            Render:core:fsm                                                                         0.0000 0.0000  
        Render:core/fsm_output                                                                                                              0.0000 0.0000  
        Render:core/slc(fsm_output)#1                                                                                                       0.0000 0.0000  
        Render:core/slc(fsm_output)#1.itm                                                                                                   0.0000 0.0000  
        Render:core/mux#1                           mgc_mux_12_1_2                                                                          0.3690 0.3690  
        Render:core/mux#1.itm                                                                                                               0.0000 0.3690  
        Render:core/reg(v_out:rsc:mgc_out_stdreg.d) mgc_reg_pos_12_0_0_1_1_0_0                                                              0.0000 0.3690  
                                                                                                                                                           
      6                                             Render:core/reg(for:i#1.sva#1)              Render:core/reg(for:i#1.sva)                0.2625 19.7375 
                                                                                                                                                           
        Instance                                    Component                                                                               Delta  Delay   
        --------                                    ---------                                                                               -----  -----   
        Render:core/reg(for:i#1.sva#1)              mgc_reg_pos_19_0_0_1_1_0_0                                                              0.0000 0.0000  
        Render:core/for:i#1.sva#1                                                                                                           0.0000 0.0000  
        Render:core/and                             mgc_and_19_2                                                                            0.2625 0.2625  
        Render:core/and.itm                                                                                                                 0.0000 0.2625  
        Render:core/reg(for:i#1.sva)                mgc_reg_pos_19_0_0_1_1_0_0                                                              0.0000 0.2625  
                                                                                                                                                           
      7                                             Render:core/Render:core:fsm:inst            Render:core/reg(for:i#1.sva)                0.2625 19.7375 
                                                                                                                                                           
        Instance                                    Component                                                                               Delta  Delay   
        --------                                    ---------                                                                               -----  -----   
        Render:core/Render:core:fsm:inst            Render:core:fsm                                                                         0.0000 0.0000  
        Render:core/fsm_output                                                                                                              0.0000 0.0000  
        Render:core/slc(fsm_output)#2                                                                                                       0.0000 0.0000  
        Render:core/slc(fsm_output)#2.itm                                                                                                   0.0000 0.0000  
        Render:core/exs                                                                                                                     0.0000 0.0000  
        Render:core/exs.itm                                                                                                                 0.0000 0.0000  
        Render:core/and                             mgc_and_19_2                                                                            0.2625 0.2625  
        Render:core/and.itm                                                                                                                 0.0000 0.2625  
        Render:core/reg(for:i#1.sva)                mgc_reg_pos_19_0_0_1_1_0_0                                                              0.0000 0.2625  
                                                                                                                                                           
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                    Port            Slack (Delay) Messages 
      ------------------------------------------- ------------- ------- ------- --------
      Render:core/reg(for:i#1.sva)                and.itm       19.7375  0.2625          
      Render:core/reg(v_out:rsc:mgc_out_stdreg.d) mux#1.itm     18.4679  1.5321          
      Render:core/reg(for:slc.itm)                for:slc.itm#1 16.9287  3.0713          
      Render:core/reg(for:i#1.sva#1)              for:i#1.sva#2 16.9287  3.0713          
      Render                                      v_out:rsc.z   20.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   19     1 
    -                    8     2 
    and                          
    -                    2     1 
    mux                          
    -                    1     1 
    not                          
    -                    1     1 
    reg                          
    -                   19     2 
    -                   12     1 
    -                    1     1 
    write_port                   
    -                   12     1 
    
  End of Report
