
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28228 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 344.629 ; gain = 102.586
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/Top.v:3]
INFO: [Synth 8-638] synthesizing module 'song' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/song.v:4]
INFO: [Synth 8-638] synthesizing module 'clk_self' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/clk_self.v:4]
	Parameter NUM bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_self' (1#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/clk_self.v:4]
INFO: [Synth 8-638] synthesizing module 'clk_self__parameterized0' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/clk_self.v:4]
	Parameter NUM bound to: 12500000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_self__parameterized0' (1#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/clk_self.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/song.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/song.v:58]
INFO: [Synth 8-256] done synthesizing module 'song' (2#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/song.v:4]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/ProTools/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [D:/ProTools/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'cpuclk' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.runs/synth_2/.Xil/Vivado-14496-LamborPC/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'cpuclk' (4#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.runs/synth_2/.Xil/Vivado-14496-LamborPC/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_bmpg_0' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.runs/synth_2/.Xil/Vivado-14496-LamborPC/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uart_bmpg_0' (5#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.runs/synth_2/.Xil/Vivado-14496-LamborPC/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'programrom' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/programrom.v:23]
INFO: [Synth 8-638] synthesizing module 'prgrom' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.runs/synth_2/.Xil/Vivado-14496-LamborPC/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'prgrom' (6#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.runs/synth_2/.Xil/Vivado-14496-LamborPC/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'programrom' (7#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/programrom.v:23]
INFO: [Synth 8-638] synthesizing module 'IFetc32' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/IFetc32.v:23]
INFO: [Synth 8-256] done synthesizing module 'IFetc32' (8#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/IFetc32.v:23]
INFO: [Synth 8-638] synthesizing module 'Controller' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-256] done synthesizing module 'Controller' (9#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-226] default block is never used [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/ALU.v:46]
INFO: [Synth 8-256] done synthesizing module 'ALU' (10#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-638] synthesizing module 'MemOrIO' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/MemOrIO.v:23]
INFO: [Synth 8-256] done synthesizing module 'MemOrIO' (11#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/MemOrIO.v:23]
INFO: [Synth 8-638] synthesizing module 'leds' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/leds.v:4]
INFO: [Synth 8-256] done synthesizing module 'leds' (12#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/leds.v:4]
INFO: [Synth 8-638] synthesizing module 'ioread' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/ioread.v:4]
INFO: [Synth 8-256] done synthesizing module 'ioread' (13#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/ioread.v:4]
INFO: [Synth 8-638] synthesizing module 'dmemory32' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/dmemory32.v:23]
INFO: [Synth 8-638] synthesizing module 'RAM' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.runs/synth_2/.Xil/Vivado-14496-LamborPC/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM' (14#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.runs/synth_2/.Xil/Vivado-14496-LamborPC/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dmemory32' (15#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/dmemory32.v:23]
INFO: [Synth 8-638] synthesizing module 'Decoder' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/Decoder.v:22]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (16#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/Decoder.v:22]
INFO: [Synth 8-638] synthesizing module 'vga_my' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/vga_my.v:2]
	Parameter hpixels bound to: 800 - type: integer 
	Parameter hbp bound to: 144 - type: integer 
	Parameter hfp bound to: 783 - type: integer 
	Parameter vbp bound to: 31 - type: integer 
	Parameter vfp bound to: 510 - type: integer 
	Parameter state_xs bound to: 310 - type: integer 
	Parameter state_xe bound to: 330 - type: integer 
	Parameter state_ys bound to: 160 - type: integer 
	Parameter state_ye bound to: 192 - type: integer 
	Parameter nums_xs1 bound to: 240 - type: integer 
	Parameter nums_xe1 bound to: 260 - type: integer 
	Parameter nums_xs2 bound to: 260 - type: integer 
	Parameter nums_xe2 bound to: 280 - type: integer 
	Parameter nums_xs3 bound to: 280 - type: integer 
	Parameter nums_xe3 bound to: 300 - type: integer 
	Parameter nums_xs4 bound to: 300 - type: integer 
	Parameter nums_xe4 bound to: 320 - type: integer 
	Parameter nums_xs5 bound to: 320 - type: integer 
	Parameter nums_xe5 bound to: 340 - type: integer 
	Parameter nums_xs6 bound to: 340 - type: integer 
	Parameter nums_xe6 bound to: 360 - type: integer 
	Parameter nums_xs7 bound to: 360 - type: integer 
	Parameter nums_xe7 bound to: 380 - type: integer 
	Parameter nums_xs8 bound to: 380 - type: integer 
	Parameter nums_xe8 bound to: 400 - type: integer 
	Parameter nums_ys bound to: 256 - type: integer 
	Parameter nums_ye bound to: 288 - type: integer 
INFO: [Synth 8-638] synthesizing module 'vga_num' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/vga_num.v:1]
INFO: [Synth 8-256] done synthesizing module 'vga_num' (17#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/vga_num.v:1]
INFO: [Synth 8-256] done synthesizing module 'vga_my' (18#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/vga_my.v:2]
INFO: [Synth 8-638] synthesizing module 'segtube' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/segtube.v:23]
INFO: [Synth 8-226] default block is never used [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/segtube.v:86]
INFO: [Synth 8-226] default block is never used [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/segtube.v:101]
INFO: [Synth 8-256] done synthesizing module 'segtube' (19#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/segtube.v:23]
INFO: [Synth 8-256] done synthesizing module 'Top' (20#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/Top.v:3]
WARNING: [Synth 8-3331] design vga_num has unconnected port x[9]
WARNING: [Synth 8-3331] design vga_num has unconnected port x[8]
WARNING: [Synth 8-3331] design vga_num has unconnected port x[7]
WARNING: [Synth 8-3331] design vga_num has unconnected port x[6]
WARNING: [Synth 8-3331] design vga_num has unconnected port x[5]
WARNING: [Synth 8-3331] design ALU has unconnected port Function_opcode[5]
WARNING: [Synth 8-3331] design ALU has unconnected port Function_opcode[4]
WARNING: [Synth 8-3331] design ALU has unconnected port Jr
WARNING: [Synth 8-3331] design ALU has unconnected port PC_plus_4[1]
WARNING: [Synth 8-3331] design ALU has unconnected port PC_plus_4[0]
WARNING: [Synth 8-3331] design IFetc32 has unconnected port Insturction_i[31]
WARNING: [Synth 8-3331] design IFetc32 has unconnected port Insturction_i[30]
WARNING: [Synth 8-3331] design IFetc32 has unconnected port Insturction_i[29]
WARNING: [Synth 8-3331] design IFetc32 has unconnected port Insturction_i[28]
WARNING: [Synth 8-3331] design IFetc32 has unconnected port Insturction_i[27]
WARNING: [Synth 8-3331] design IFetc32 has unconnected port Insturction_i[26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 399.691 ; gain = 157.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 399.691 ; gain = 157.648
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ProProject/CS202/CPU/CPU_1/CPU_1.runs/synth_2/.Xil/Vivado-14496-LamborPC/dcp4/uart_bmpg_0_in_context.xdc] for cell 'uart'
Finished Parsing XDC File [D:/ProProject/CS202/CPU/CPU_1/CPU_1.runs/synth_2/.Xil/Vivado-14496-LamborPC/dcp4/uart_bmpg_0_in_context.xdc] for cell 'uart'
Parsing XDC File [D:/ProProject/CS202/CPU/CPU_1/CPU_1.runs/synth_2/.Xil/Vivado-14496-LamborPC/dcp5/RAM_in_context.xdc] for cell 'dm/ram'
Finished Parsing XDC File [D:/ProProject/CS202/CPU/CPU_1/CPU_1.runs/synth_2/.Xil/Vivado-14496-LamborPC/dcp5/RAM_in_context.xdc] for cell 'dm/ram'
Parsing XDC File [D:/ProProject/CS202/CPU/CPU_1/CPU_1.runs/synth_2/.Xil/Vivado-14496-LamborPC/dcp6/prgrom_in_context.xdc] for cell 'pgr/instmem'
Finished Parsing XDC File [D:/ProProject/CS202/CPU/CPU_1/CPU_1.runs/synth_2/.Xil/Vivado-14496-LamborPC/dcp6/prgrom_in_context.xdc] for cell 'pgr/instmem'
Parsing XDC File [D:/ProProject/CS202/CPU/CPU_1/CPU_1.runs/synth_2/.Xil/Vivado-14496-LamborPC/dcp7/cpuclk_in_context.xdc] for cell 'cclk'
Finished Parsing XDC File [D:/ProProject/CS202/CPU/CPU_1/CPU_1.runs/synth_2/.Xil/Vivado-14496-LamborPC/dcp7/cpuclk_in_context.xdc] for cell 'cclk'
Parsing XDC File [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/constrs_1/new/c.xdc]
Finished Parsing XDC File [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/constrs_1/new/c.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/constrs_1/new/c.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 744.777 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 744.777 ; gain = 502.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 744.777 ; gain = 502.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for cclk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dm/ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pgr/instmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 744.777 ; gain = 502.734
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_self" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_self" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "carry" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "origin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "med" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "med" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "high" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element counter_reg_rep was removed.  [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/song.v:54]
INFO: [Synth 8-5546] ROM "R_format" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Lw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "I_format" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nBranch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/ALU.v:46]
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "register_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "color_index" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "color_index" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "color_index" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pos" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'write_data_reg' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/MemOrIO.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'ioread_data_reg' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/ioread.v:16]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 744.777 ; gain = 502.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               30 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	   3 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 11    
	  32 Input     19 Bit        Muxes := 7     
	   8 Input     19 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	 136 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 12    
	  32 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 59    
	   4 Input      1 Bit        Muxes := 4     
	 136 Input      1 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clk_self 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_self__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module song 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	 136 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	 136 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  23 Input      1 Bit        Muxes := 1     
Module programrom 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module IFetc32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module Controller 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   8 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MemOrIO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module leds 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module ioread 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dmemory32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Decoder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
Module vga_num 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 11    
	  32 Input     19 Bit        Muxes := 7     
	   8 Input     19 Bit        Muxes := 2     
	  32 Input      3 Bit        Muxes := 2     
Module vga_my 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 4     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
Module segtube 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "med" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "med" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "high" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "u1/clk_self" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "u2/clk_self" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "origin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "carry" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element counter_reg_rep was removed.  [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/song.v:54]
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "vc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "asong/u1/clk_self" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "asong/u2/clk_self" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "asong/carry" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "st/pos" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element asong/counter_reg_rep was removed.  [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/song.v:54]
WARNING: [Synth 8-3331] design vga_num has unconnected port x[9]
WARNING: [Synth 8-3331] design vga_num has unconnected port x[8]
WARNING: [Synth 8-3331] design vga_num has unconnected port x[7]
WARNING: [Synth 8-3331] design vga_num has unconnected port x[6]
WARNING: [Synth 8-3331] design vga_num has unconnected port x[5]
WARNING: [Synth 8-3331] design ALU has unconnected port Function_opcode[5]
WARNING: [Synth 8-3331] design ALU has unconnected port Function_opcode[4]
WARNING: [Synth 8-3331] design ALU has unconnected port Jr
WARNING: [Synth 8-3331] design ALU has unconnected port PC_plus_4[1]
WARNING: [Synth 8-3331] design ALU has unconnected port PC_plus_4[0]
INFO: [Synth 8-3886] merging instance 'asong/med_reg[3]' (FDRE) to 'asong/high_reg[1]'
INFO: [Synth 8-3886] merging instance 'asong/high_reg[3]' (FDRE) to 'asong/high_reg[1]'
INFO: [Synth 8-3886] merging instance 'asong/high_reg[1]' (FDRE) to 'asong/high_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\asong/high_reg[2] )
INFO: [Synth 8-3886] merging instance 'nolabel_line248/vga_num_1/num_line_reg[9]' (FDR) to 'nolabel_line248/vga_num_1/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line248/vga_num_1/num_line_reg[8]' (FDR) to 'nolabel_line248/vga_num_1/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line248/vga_num_1/num_line_reg[7]' (FDR) to 'nolabel_line248/vga_num_1/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line248/vga_num_1/num_line_reg[6]' (FDR) to 'nolabel_line248/vga_num_1/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line248/vga_num_1/num_line_reg[5]' (FDR) to 'nolabel_line248/vga_num_1/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line248/vga_num_1/num_line_reg[4]' (FDR) to 'nolabel_line248/vga_num_1/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line248/vga_num_1/num_line_reg[3]' (FDR) to 'nolabel_line248/vga_num_1/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line248/vga_num_1/num_line_reg[2]' (FDR) to 'nolabel_line248/vga_num_1/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line248/vga_num_1/num_line_reg[1]' (FDR) to 'nolabel_line248/vga_num_1/num_line_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line248/vga_num_1/\num_line_reg[0] )
INFO: [Synth 8-3886] merging instance 'nolabel_line248/blue_reg[0]' (FD) to 'nolabel_line248/blue_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line248/blue_reg[1]' (FD) to 'nolabel_line248/blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'nolabel_line248/blue_reg[2]' (FD) to 'nolabel_line248/blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line248/green_reg[0]' (FD) to 'nolabel_line248/green_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line248/green_reg[1]' (FD) to 'nolabel_line248/green_reg[2]'
INFO: [Synth 8-3886] merging instance 'nolabel_line248/green_reg[2]' (FD) to 'nolabel_line248/green_reg[3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line248/red_reg[0]' (FD) to 'nolabel_line248/red_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line248/red_reg[1]' (FD) to 'nolabel_line248/red_reg[2]'
INFO: [Synth 8-3886] merging instance 'nolabel_line248/red_reg[2]' (FD) to 'nolabel_line248/red_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st/seg_out_reg[0] )
WARNING: [Synth 8-3332] Sequential element (num_line_reg[0]) is unused and will be removed from module vga_num.
WARNING: [Synth 8-3332] Sequential element (x_reg[9]) is unused and will be removed from module vga_my.
WARNING: [Synth 8-3332] Sequential element (x_reg[8]) is unused and will be removed from module vga_my.
WARNING: [Synth 8-3332] Sequential element (x_reg[7]) is unused and will be removed from module vga_my.
WARNING: [Synth 8-3332] Sequential element (x_reg[6]) is unused and will be removed from module vga_my.
WARNING: [Synth 8-3332] Sequential element (x_reg[5]) is unused and will be removed from module vga_my.
WARNING: [Synth 8-3332] Sequential element (st/seg_out_reg[0]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (asong/high_reg[2]) is unused and will be removed from module Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 754.961 ; gain = 512.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-----------------------+---------------+----------------+
|Module Name | RTL Object            | Depth x Width | Implemented As | 
+------------+-----------------------+---------------+----------------+
|song        | counter_reg_rep       | 256x4         | Block RAM      | 
|song        | counter_reg_rep       | 256x4         | Block RAM      | 
|Top         | asong/counter_reg_rep | 256x4         | Block RAM      | 
+------------+-----------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'cclk/clk_out1' to pin 'cclk/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cclk/clk_out2' to pin 'cclk/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 837.879 ; gain = 595.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 846.996 ; gain = 604.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ude/register_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ude/register_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ude/register_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ude/register_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ude/register_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ude/register_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ude/register_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ude/register_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ude/register_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ude/register_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ude/register_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ude/register_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ude/register_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ude/register_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ude/register_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ude/register_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ude/register_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ude/register_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ude/register_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ude/register_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ude/register_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ude/register_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ude/register_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ude/register_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ude/register_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ude/register_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ude/register_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ude/register_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ude/register_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ude/register_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ude/register_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ude/register_reg[0][7] )
WARNING: [Synth 8-3332] Sequential element (ude/register_reg[0][31]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (ude/register_reg[0][30]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (ude/register_reg[0][29]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (ude/register_reg[0][28]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (ude/register_reg[0][27]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (ude/register_reg[0][26]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (ude/register_reg[0][25]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (ude/register_reg[0][24]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (ude/register_reg[0][23]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (ude/register_reg[0][22]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (ude/register_reg[0][21]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (ude/register_reg[0][20]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (ude/register_reg[0][19]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (ude/register_reg[0][18]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (ude/register_reg[0][17]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (ude/register_reg[0][16]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (ude/register_reg[0][15]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (ude/register_reg[0][14]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (ude/register_reg[0][13]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (ude/register_reg[0][12]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (ude/register_reg[0][11]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (ude/register_reg[0][10]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (ude/register_reg[0][9]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (ude/register_reg[0][8]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (ude/register_reg[0][7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (ude/register_reg[0][6]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (ude/register_reg[0][5]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (ude/register_reg[0][4]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (ude/register_reg[0][3]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (ude/register_reg[0][2]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (ude/register_reg[0][1]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (ude/register_reg[0][0]) is unused and will be removed from module Top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1177.074 ; gain = 935.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 1177.074 ; gain = 935.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 1177.074 ; gain = 935.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 1177.074 ; gain = 935.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 1177.074 ; gain = 935.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 1177.074 ; gain = 935.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 1177.074 ; gain = 935.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cpuclk        |         1|
|2     |uart_bmpg_0   |         1|
|3     |RAM           |         1|
|4     |prgrom        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |RAM         |     1|
|2     |cpuclk      |     1|
|3     |prgrom      |     1|
|4     |uart_bmpg_0 |     1|
|5     |BUFG        |     4|
|6     |CARRY4      |   358|
|7     |LUT1        |    46|
|8     |LUT2        |   491|
|9     |LUT3        |   767|
|10    |LUT4        |   585|
|11    |LUT5        |   704|
|12    |LUT6        |  1599|
|13    |MUXF7       |   272|
|14    |RAMB18E1_1  |     1|
|15    |FDCE        |     8|
|16    |FDRE        |  1357|
|17    |FDSE        |     5|
|18    |LDC         |    40|
|19    |IBUF        |    15|
|20    |OBUF        |    52|
+------+------------+------+

Report Instance Areas: 
+------+------------------+-------------------------+------+
|      |Instance          |Module                   |Cells |
+------+------------------+-------------------------+------+
|1     |top               |                         |  6421|
|2     |  asong           |song                     |   215|
|3     |    u1            |clk_self                 |    49|
|4     |    u2            |clk_self__parameterized0 |    49|
|5     |  dm              |dmemory32                |    32|
|6     |  iff             |IFetc32                  |   156|
|7     |  l               |leds                     |     8|
|8     |  mio             |MemOrIO                  |    64|
|9     |  nolabel_line248 |vga_my                   |   354|
|10    |    vga_num_1     |vga_num                  |   130|
|11    |  pgr             |programrom               |   896|
|12    |  st              |segtube                  |   112|
|13    |  ude             |Decoder                  |  3950|
|14    |  ur              |ioread                   |     8|
+------+------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 1177.074 ; gain = 935.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 55 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 1177.074 ; gain = 589.945
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 1177.074 ; gain = 935.031
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 686 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  LDC => LDCE: 40 instances

INFO: [Common 17-83] Releasing license: Synthesis
201 Infos, 71 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 1177.074 ; gain = 946.566
INFO: [Common 17-1381] The checkpoint 'D:/ProProject/CS202/CPU/CPU_1/CPU_1.runs/synth_2/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1177.074 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 29 07:11:06 2023...
