[2025-07-13 16:01:13.808418] |==============================================================================|
[2025-07-13 16:01:13.808544] |=========                      OpenRAM v1.2.47                       =========|
[2025-07-13 16:01:13.808592] |=========                                                            =========|
[2025-07-13 16:01:13.808626] |=========               VLSI Design and Automation Lab               =========|
[2025-07-13 16:01:13.808653] |=========        Computer Science and Engineering Department         =========|
[2025-07-13 16:01:13.808679] |=========            University of California Santa Cruz             =========|
[2025-07-13 16:01:13.808706] |=========                                                            =========|
[2025-07-13 16:01:13.808745] |=========          Usage help: openram-user-group@ucsc.edu           =========|
[2025-07-13 16:01:13.808781] |=========        Development help: openram-dev-group@ucsc.edu        =========|
[2025-07-13 16:01:13.808811] |=========                See LICENSE for license info                =========|
[2025-07-13 16:01:13.808852] |==============================================================================|
[2025-07-13 16:01:13.808895] ** Start: 07/13/2025 16:01:13
[2025-07-13 16:01:13.808924] Technology: freepdk45
[2025-07-13 16:01:13.808950] Total size: 4864 bits
[2025-07-13 16:01:13.808978] Word size: 19
Words: 256
Banks: 1
[2025-07-13 16:01:13.809009] RW ports: 0
R-only ports: 1
W-only ports: 1
[2025-07-13 16:01:13.809043] Design supply routing skipped. Supplies will have multiple must-connect pins. (route_supplies=True to enable supply routing).
[2025-07-13 16:01:13.809080] DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
[2025-07-13 16:01:13.809121] DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
[2025-07-13 16:01:13.809159] Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
[2025-07-13 16:01:13.809194] Only generating nominal corner timing.
[2025-07-13 16:01:13.809231] Words per row: None
[2025-07-13 16:01:13.809279] Output files are: 
[2025-07-13 16:01:13.809318] /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_19_256_freepdk45/sram_0rw1r1w_19_256_freepdk45.lvs
[2025-07-13 16:01:13.809354] /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_19_256_freepdk45/sram_0rw1r1w_19_256_freepdk45.sp
[2025-07-13 16:01:13.809389] /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_19_256_freepdk45/sram_0rw1r1w_19_256_freepdk45.v
[2025-07-13 16:01:13.809423] /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_19_256_freepdk45/sram_0rw1r1w_19_256_freepdk45.lib
[2025-07-13 16:01:13.809457] /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_19_256_freepdk45/sram_0rw1r1w_19_256_freepdk45.py
[2025-07-13 16:01:13.809493] /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_19_256_freepdk45/sram_0rw1r1w_19_256_freepdk45.html
[2025-07-13 16:01:13.809530] /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_19_256_freepdk45/sram_0rw1r1w_19_256_freepdk45.log
[2025-07-13 16:01:13.809557] /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_19_256_freepdk45/sram_0rw1r1w_19_256_freepdk45.lef
[2025-07-13 16:01:13.809594] /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_19_256_freepdk45/sram_0rw1r1w_19_256_freepdk45.gds
[2025-07-13 16:01:20.779193] ** Submodules: 7.0 seconds
[2025-07-13 16:01:20.792643] ** Placement: 0.0 seconds
[2025-07-13 16:02:00.105920] ** Routing: 39.3 seconds
[2025-07-13 16:02:00.107913] ** Verification: 0.0 seconds
[2025-07-13 16:02:00.107956] ** SRAM creation: 46.3 seconds
[2025-07-13 16:02:00.107998] SP: Writing to /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_19_256_freepdk45/sram_0rw1r1w_19_256_freepdk45.sp
[2025-07-13 16:02:00.209811] ** Spice writing: 0.1 seconds
[2025-07-13 16:02:00.209856] DELAY: Writing stimulus...
[2025-07-13 16:02:00.582758] ** DELAY: 0.4 seconds
[2025-07-13 16:02:00.660617] GDS: Writing to /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_19_256_freepdk45/sram_0rw1r1w_19_256_freepdk45.gds
[2025-07-13 16:02:00.879376] ** GDS: 0.2 seconds
[2025-07-13 16:02:00.879444] LEF: Writing to /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_19_256_freepdk45/sram_0rw1r1w_19_256_freepdk45.lef
[2025-07-13 16:02:00.892565] ** LEF: 0.0 seconds
[2025-07-13 16:02:00.892611] LVS: Writing to /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_19_256_freepdk45/sram_0rw1r1w_19_256_freepdk45.lvs.sp
[2025-07-13 16:02:00.974323] ** LVS writing: 0.1 seconds
[2025-07-13 16:02:00.974372] LIB: Characterizing... 
[2025-07-13 16:02:01.018537] WARNING: file elmore.py: line 45: In analytical mode, all ports have the timing of the first read port.

[2025-07-13 16:02:01.231178] ** Characterization: 0.3 seconds
[2025-07-13 16:02:01.231397] Config: Writing to /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_19_256_freepdk45/sram_0rw1r1w_19_256_freepdk45.py
[2025-07-13 16:02:01.231446] ** Config: 0.0 seconds
[2025-07-13 16:02:01.232368] Datasheet: Writing to /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_19_256_freepdk45/sram_0rw1r1w_19_256_freepdk45.html
[2025-07-13 16:02:01.233572] ** Datasheet: 0.0 seconds
[2025-07-13 16:02:01.233622] Verilog: Writing to /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_19_256_freepdk45/sram_0rw1r1w_19_256_freepdk45.v
[2025-07-13 16:02:01.233770] ** Verilog: 0.0 seconds
[2025-07-13 16:02:01.235646] ** End: 47.4 seconds
