set_min_delay 4.0 -rise -fall_from and1 -through adder1 -rise_through * -fall_through * -to * -rise_to {clk1 clk2} -ignore_clock_latency -reset_path
