# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/design_source/adder_toplevel.sv" \
"../../../../project_1.srcs/sources_1/imports/design_source/hex_driver.sv" \
"../../../../project_1.srcs/sources_1/imports/design_source/load_reg.sv" \
"../../../../project_1.srcs/sources_1/imports/design_source/negedge_detector.sv" \
"../../../../project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" \
"../../../../project_1.srcs/sources_1/imports/design_source/sync_debounce.sv" \
"../../../../project_1.srcs/sim_1/new/testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
