--------------- Build Started: 04/25/2015 20:09:21 Project: BoxesBLE, Configuration: ARM GCC 4.8.4 Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Matthew Arbesfeld\AppData\Local\Cypress Semiconductor\PSoC Creator\3.1" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p "C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\BoxesBLE.cydsn\BoxesBLE.cyprj" -d CY8C4247LQI-BL483 -s "C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\BoxesBLE.cydsn\Generated_Source\PSoC4" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
Analog Placement ...
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Digital Routing ...
Bitstream Generation ...
Static timing analysis ...
API Generation ...
Dependency Generation ...
Clean Temporary Files ...
The compile step is up to date, no work needs to be done.
The link step is up to date, no work needs to be done.
--------------- Build Succeeded: 04/25/2015 20:09:36 ---------------
