\t (00:00:00) sigxp 16.6 S049 (v16-6-112DU) Windows 32
\t (00:00:00)     Journal start - Tue Sep 15 16:36:14 2015
\t (00:00:00)         Host=HFP-20120615TNE User=Administrator Pid=11648 CPUs=4
\t (00:00:00) CmdLine= sigxp -spawn -p E:\material\glass\pcb\ssd1963test\pcb C:/Users/ADMINI~1/AppData/Local/Temp/#Taaaadu06496.tmp
\t (00:00:00) 
\t (00:00:00) Starting new design...
\i (00:00:00) trapsize 1007
\i (00:00:00) trapsize 979
\i (00:00:00) trapsize 1012
\i (00:00:00) trapsize 1062
\i (00:00:00) trapsize 1290
\i (00:00:00) trapsize 6449
\t (00:00:01) Starting new design...
\i (00:00:01) trapsize 6449
\i (00:00:01) trapsize 6449
\i (00:00:01) trapsize 6449
   (00:00:01) Loading signal.cxt 
   (00:00:01) Loading sigxp.cxt 
   (00:00:01) Loading sxutil.cxt 
   (00:00:01) Loading axlcore.cxt 
   (00:00:01) Loading fputil.cxt 
   (00:00:01) Already Placed Circuit
\i (00:00:01) trapsize 19
   (00:00:01) Loading skillExt.cxt 
\i (00:00:01) sigxp background 
\i (00:00:03) roam start
\i (00:00:03) roam y 112
\i (00:00:03) roam y 48
\i (00:00:03) roam y 16
\i (00:00:04) roam end
\i (00:00:08) sxconstraints 
\i (00:00:09) setwindow form.sxconstraint
\i (00:00:09) FORM sxconstraint prop_delay  
\i (00:00:09) FORM sxconstraint impedance  
\i (00:00:22) FORM sxconstraint prop_delay  
\i (00:00:23) FORM sxconstraint switch-settle  
\i (00:00:25) FORM sxconstraint max_parallel  
\i (00:00:38) FORM sxconstraint cancel  
\i (00:00:38) setwindow sigxp
\i (00:00:38) sigxp background 
\i (00:00:40) exit 
\t (00:00:40)     Journal end - Tue Sep 15 16:36:54 2015
