// Seed: 5407891
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_17;
  final $display(id_15);
  wor id_18 = id_9 == id_2;
  id_19 :
  assert property (@(posedge id_8) id_1)
  else $display(1, id_19);
  wire id_20;
  assign id_2  = id_1;
  assign id_12 = 1 ? 1 : 1 == id_5++;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_11;
  module_0(
      id_2,
      id_3,
      id_10,
      id_9,
      id_2,
      id_2,
      id_11,
      id_1,
      id_3,
      id_11,
      id_11,
      id_8,
      id_6,
      id_3,
      id_4,
      id_9
  );
endmodule
