/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/common/include/p10_scom_omi_f.H $        */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019,2020                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_scom_omi_f_H_
#define __p10_scom_omi_f_H_


#ifndef __PPE_HCODE__
namespace scomt
{
namespace omi
{
#endif


static const uint64_t RXCTL_DATASM_13_PLREGS_RX_CNTL3_PL = 0x8003d84510012c3full;

static const uint32_t RXCTL_DATASM_13_PLREGS_RX_CNTL3_PL_REQ_ALT = 48;
static const uint32_t RXCTL_DATASM_13_PLREGS_RX_CNTL3_PL_STS_ALT = 49;
// omi/reg00030.H

static const uint64_t RXCTL_DATASM_15_PLREGS_RX_MODE1_PL = 0x8003d04710012c3full;

static const uint32_t RXCTL_DATASM_15_PLREGS_RX_MODE1_PL_RECAL_REQ_DL_MASK = 48;
static const uint32_t RXCTL_DATASM_15_PLREGS_RX_MODE1_PL_RECAL_DONE_DL_MASK = 49;
static const uint32_t RXCTL_DATASM_15_PLREGS_RX_MODE1_PL_RUN_LANE_DL_MASK = 50;
static const uint32_t RXCTL_DATASM_15_PLREGS_RX_MODE1_PL_RECAL_ABORT_DL_MASK = 51;
static const uint32_t RXCTL_DATASM_15_PLREGS_RX_MODE1_PL_INIT_DONE_DL_MASK = 52;
// omi/reg00030.H

static const uint64_t RXCTL_DATASM_17_PLREGS_RX_CNTL2_PL = 0x8003c84110012c3full;

static const uint32_t RXCTL_DATASM_17_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t RXCTL_DATASM_17_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 49;
static const uint32_t RXCTL_DATASM_17_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL = 50;
static const uint32_t RXCTL_DATASM_17_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 51;
static const uint32_t RXCTL_DATASM_17_PLREGS_RX_CNTL2_PL_DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL = 52;
// omi/reg00030.H

static const uint64_t RXCTL_DATASM_21_PLREGS_RX_CNTL2_PL = 0x8003c84510012c3full;

static const uint32_t RXCTL_DATASM_21_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t RXCTL_DATASM_21_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 49;
static const uint32_t RXCTL_DATASM_21_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL = 50;
static const uint32_t RXCTL_DATASM_21_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 51;
static const uint32_t RXCTL_DATASM_21_PLREGS_RX_CNTL2_PL_DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL = 52;
// omi/reg00030.H

static const uint64_t RXCTL_DATASM_23_PLREGS_RX_MODE1_PL = 0x8003d04710012c3full;

static const uint32_t RXCTL_DATASM_23_PLREGS_RX_MODE1_PL_RECAL_REQ_DL_MASK = 48;
static const uint32_t RXCTL_DATASM_23_PLREGS_RX_MODE1_PL_RECAL_DONE_DL_MASK = 49;
static const uint32_t RXCTL_DATASM_23_PLREGS_RX_MODE1_PL_RUN_LANE_DL_MASK = 50;
static const uint32_t RXCTL_DATASM_23_PLREGS_RX_MODE1_PL_RECAL_ABORT_DL_MASK = 51;
static const uint32_t RXCTL_DATASM_23_PLREGS_RX_MODE1_PL_INIT_DONE_DL_MASK = 52;
// omi/reg00030.H

static const uint64_t RXCTL_DATASM_3_PLREGS_RX_CNTL1_PL = 0x8003c04310012c3full;

static const uint32_t RXCTL_DATASM_3_PLREGS_RX_CNTL1_PL_INIT_DONE = 48;
static const uint32_t RXCTL_DATASM_3_PLREGS_RX_CNTL1_PL_RECAL_DONE = 49;
// omi/reg00030.H

static const uint64_t RXCTL_DATASM_3_PLREGS_RX_STAT1_PL = 0x8003e04310012c3full;

static const uint32_t RXCTL_DATASM_3_PLREGS_RX_STAT1_PL_DL_PHY_RUN_LANE_RO_SIGNAL = 48;
static const uint32_t RXCTL_DATASM_3_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_REQ_RO_SIGNAL = 49;
static const uint32_t RXCTL_DATASM_3_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_RO_SIGNAL = 50;
static const uint32_t RXCTL_DATASM_3_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_STICKY_RO_SIGNAL = 51;
static const uint32_t RXCTL_DATASM_3_PLREGS_RX_STAT1_PL_PSAVE_REQ_DL_RO_SIGNAL = 52;
static const uint32_t RXCTL_DATASM_3_PLREGS_RX_STAT1_PL_PSAVE_STS_PHY_RO_SIGNAL = 53;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE8_PL = 0x8003584010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE8_PL_RX_BERPL_SAT_THRESH = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE8_PL_RX_BERPL_SAT_THRESH_LEN = 12;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX61_PL = 0x8001e84010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX61_PL_RX_BD_LATCH_DAC_N010 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX61_PL_RX_BD_LATCH_DAC_N010_LEN = 8;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX71_PL = 0x8002384010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX71_PL_RX_BD_LATCH_DAC_E100 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX71_PL_RX_BD_LATCH_DAC_E100_LEN = 8;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL7_PL = 0x8000384010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL7_PL_EN_DC = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL7_PL_PR_POS = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL7_PL_PR_POS_LEN = 5;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL7_PL_PR_GRAY_ENCODE_DIS = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL7_PL_ATTEN_DC_SEL = 55;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL7_PL_ATTEN_DC_SEL_LEN = 3;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL7_PL_ATTEN_AC_SEL_DC = 58;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL7_PL_ATTEN_AC_SEL_DC_LEN = 3;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL7_PL_FREQ_ADJUST_DC = 61;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL7_PL_FREQ_ADJUST_DC_LEN = 2;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_CNTL2_PL = 0x8003684110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_CNTL2_PL_ENABLE_A = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_CNTL2_PL_SLAVE_MODE_A = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_CNTL2_PL_QUAD_MODE_A = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_CNTL2_PL_ENABLE_B = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_CNTL2_PL_SLAVE_MODE_B = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_CNTL2_PL_QUAD_MODE_B = 53;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_MODE4_PL = 0x8003384110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_MODE4_PL_FW_INERTIA_AMT = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_MODE4_PL_FW_INERTIA_AMT_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_MODE4_PL_PHASE_STEP = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_MODE4_PL_PHASE_STEP_LEN = 7;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_STAT2_PL = 0x8003984110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_STAT2_PL_RX_PR_FW_SNAPSHOT_A_RO_SIGNAL = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_STAT2_PL_RX_PR_FW_SNAPSHOT_A_RO_SIGNAL_LEN = 15;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX36_PL = 0x8001204110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX36_PL_RX_AD_LATCH_DAC_E001 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX36_PL_RX_AD_LATCH_DAC_E001_LEN = 8;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX46_PL = 0x8001704110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX46_PL_RX_AD_LATCH_DAC_S011 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX46_PL_RX_AD_LATCH_DAC_S011_LEN = 8;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX56_PL = 0x8001c04110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX56_PL_RX_AD_LATCH_DAC_W101 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX56_PL_RX_AD_LATCH_DAC_W101_LEN = 8;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX81_PL = 0x8002884110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX81_PL_RX_BD_LATCH_DAC_S110 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX81_PL_RX_BD_LATCH_DAC_S110_LEN = 8;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL2_PL = 0x8000104110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL2_PL_NS_DATA = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL2_PL_NS_DATA_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL2_PL_EW_DATA = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL2_PL_EW_DATA_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL2_PL_NS_EDGE = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL2_PL_NS_EDGE_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL2_PL_EW_EDGE = 60;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL2_PL_EW_EDGE_LEN = 4;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_MODE3_PL = 0x8003304210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_MODE3_PL_FILTER = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_MODE3_PL_FILTER_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_MODE3_PL_TERM = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_MODE3_PL_TERM_LEN = 9;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_STAT5_PL = 0x8003b04210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_STAT5_PL_RX_ERROR_VEC_0_15_RO_SIGNAL = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_STAT5_PL_RX_ERROR_VEC_0_15_RO_SIGNAL_LEN = 16;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX28_PL = 0x8000e04210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX28_PL_RX_AD_LATCH_DAC_N001 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX28_PL_RX_AD_LATCH_DAC_N001_LEN = 8;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX38_PL = 0x8001304210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX38_PL_RX_AD_LATCH_DAC_E011 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX38_PL_RX_AD_LATCH_DAC_E011_LEN = 8;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX48_PL = 0x8001804210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX48_PL_RX_AD_LATCH_DAC_S101 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX48_PL_RX_AD_LATCH_DAC_S101_LEN = 8;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX58_PL = 0x8001d04210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX58_PL_RX_AD_LATCH_DAC_W111 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX58_PL_RX_AD_LATCH_DAC_W111_LEN = 8;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX24_PL = 0x8000c04210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX24_PL_RX_BE_LATCH_DAC_E = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX24_PL_RX_BE_LATCH_DAC_E_LEN = 8;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX64_PL = 0x8002004210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX64_PL_RX_BD_LATCH_DAC_N101 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX64_PL_RX_BD_LATCH_DAC_N101_LEN = 8;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX74_PL = 0x8002504210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX74_PL_RX_BD_LATCH_DAC_E111 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX74_PL_RX_BD_LATCH_DAC_E111_LEN = 8;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX33_PL = 0x8001084310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX33_PL_RX_AD_LATCH_DAC_N110 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX33_PL_RX_AD_LATCH_DAC_N110_LEN = 8;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX43_PL = 0x8001584310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX43_PL_RX_AD_LATCH_DAC_S000 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX43_PL_RX_AD_LATCH_DAC_S000_LEN = 8;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX53_PL = 0x8001a84310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX53_PL_RX_AD_LATCH_DAC_W010 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX53_PL_RX_AD_LATCH_DAC_W010_LEN = 8;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX84_PL = 0x8002a04310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX84_PL_RX_BD_LATCH_DAC_W001 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX84_PL_RX_BD_LATCH_DAC_W001_LEN = 8;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL8_PL = 0x8000404310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL8_PL_CLK_PHASE_SELECT = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL8_PL_CLK_PHASE_SELECT_LEN = 2;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL8_PL_DPR_VBN_CAL = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL8_PL_DPR_VBN_CAL_LEN = 2;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL8_PL_OFF_DISABLE_DM_B = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL8_PL_CTLE_CONFIG_DC = 53;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL8_PL_CTLE_CONFIG_DC_LEN = 3;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL8_PL_VDAC_CONFIG_DC = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL8_PL_VDAC_CONFIG_DC_LEN = 2;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_FIR_ERROR_INJECT_PL = 0x8003184410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_FIR_ERROR_INJECT_PL_RX_PL_FIR_ERR_INJ = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_FIR_ERROR_INJECT_PL_RX_PL_FIR_ERR_INJ_LEN = 3;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX60_PL = 0x8001e04410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX60_PL_RX_BD_LATCH_DAC_N001 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX60_PL_RX_BD_LATCH_DAC_N001_LEN = 8;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX70_PL = 0x8002304410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX70_PL_RX_BD_LATCH_DAC_E011 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX70_PL_RX_BD_LATCH_DAC_E011_LEN = 8;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_MODE1_PL = 0x8003204510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_MODE1_PL_ERPL_COUNT_EN = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_MODE1_PL_ERPL_EXP_DATA_SEL = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_MODE1_PL_ERPL_PATTERN_SEL = 53;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_MODE1_PL_ERPL_PATTERN_SEL_LEN = 3;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_MODE1_PL_ERPL_MASK_MODE = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_MODE1_PL_UMP_SL_1UI_REQ_DL_MASK = 57;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_MODE1_PL_UMP_SL_1UI_DONE_DL_MASK = 58;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_MODE1_PL_ERPL_LANE_INVERT = 59;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX27_PL = 0x8000d84510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX27_PL_RX_AD_LATCH_DAC_N000 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX27_PL_RX_AD_LATCH_DAC_N000_LEN = 8;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX37_PL = 0x8001284510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX37_PL_RX_AD_LATCH_DAC_E010 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX37_PL_RX_AD_LATCH_DAC_E010_LEN = 8;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX47_PL = 0x8001784510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX47_PL_RX_AD_LATCH_DAC_S100 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX47_PL_RX_AD_LATCH_DAC_S100_LEN = 8;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX57_PL = 0x8001c84510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX57_PL_RX_AD_LATCH_DAC_W110 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX57_PL_RX_AD_LATCH_DAC_W110_LEN = 8;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX80_PL = 0x8002804510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX80_PL_RX_BD_LATCH_DAC_S101 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX80_PL_RX_BD_LATCH_DAC_S101_LEN = 8;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX90_PL = 0x8002d04510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX90_PL_RX_BD_LATCH_DAC_W111 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX90_PL_RX_BD_LATCH_DAC_W111_LEN = 8;
// omi/reg00030.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL14_PL = 0x8000704510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL14_PL_DATA = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL14_PL_DATA_LEN = 5;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL14_PL_EDGE = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL14_PL_EDGE_LEN = 5;
// omi/reg00030.H

static const uint64_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTLX1_PL = 0x8003604710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTLX1_PL_PIPE_FORMAT = 48;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTLX1_PL_PIPE_DATA_SRC = 49;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTLX1_PL_PIPE_SEL = 50;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTLX1_PL_PIPE_SEL_LEN = 3;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_A = 53;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_A_LEN = 2;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_B = 55;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_B_LEN = 2;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTLX1_PL_CAL_LANE_SEL = 57;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTLX1_PL_BANK_SEL_A = 59;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTLX1_PL_RLM_CLK_SEL_A = 60;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTLX1_PL_DL_CLK_SEL_A = 61;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTLX1_PL_DL_CLK_EN = 62;
// omi/reg00030.H

static const uint64_t RXPACKS_1_RD_2_RX_BIT_REGS_FIR_PL = 0x8003084710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_FIR_PL_RX_PL_FIR_ERRS_RO_SIGNAL = 48;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_FIR_PL_RX_PL_FIR_ERRS_RO_SIGNAL_LEN = 3;
// omi/reg00030.H

static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX62_PL = 0x8001f04710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX62_PL_RX_BD_LATCH_DAC_N011 = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX62_PL_RX_BD_LATCH_DAC_N011_LEN = 8;
// omi/reg00030.H

static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX72_PL = 0x8002404710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX72_PL_RX_BD_LATCH_DAC_E101 = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX72_PL_RX_BD_LATCH_DAC_E101_LEN = 8;
// omi/reg00030.H

static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX89_PL = 0x8002c84710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX89_PL_RX_BD_LATCH_DAC_W110 = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX89_PL_RX_BD_LATCH_DAC_W110_LEN = 8;
// omi/reg00030.H

static const uint64_t RXPACKS_1_RD_3_RX_BIT_REGS_MODE3_PL = 0x8003304610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_MODE3_PL_FILTER = 48;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_MODE3_PL_FILTER_LEN = 4;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_MODE3_PL_TERM = 52;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_MODE3_PL_TERM_LEN = 9;
// omi/reg00030.H

static const uint64_t RXPACKS_1_RD_3_RX_BIT_REGS_STAT5_PL = 0x8003b04610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_STAT5_PL_RX_ERROR_VEC_0_15_RO_SIGNAL = 48;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_STAT5_PL_RX_ERROR_VEC_0_15_RO_SIGNAL_LEN = 16;
// omi/reg00031.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX35_PL = 0x8001184610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX35_PL_RX_AD_LATCH_DAC_E000 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX35_PL_RX_AD_LATCH_DAC_E000_LEN = 8;
// omi/reg00031.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX45_PL = 0x8001684610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX45_PL_RX_AD_LATCH_DAC_S010 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX45_PL_RX_AD_LATCH_DAC_S010_LEN = 8;
// omi/reg00031.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX55_PL = 0x8001b84610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX55_PL_RX_AD_LATCH_DAC_W100 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX55_PL_RX_AD_LATCH_DAC_W100_LEN = 8;
// omi/reg00031.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX59_PL = 0x8001d84610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX59_PL_RX_BD_LATCH_DAC_N000 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX59_PL_RX_BD_LATCH_DAC_N000_LEN = 8;
// omi/reg00031.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX69_PL = 0x8002284610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX69_PL_RX_BD_LATCH_DAC_E010 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX69_PL_RX_BD_LATCH_DAC_E010_LEN = 8;
// omi/reg00031.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX79_PL = 0x8002784610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX79_PL_RX_BD_LATCH_DAC_S100 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX79_PL_RX_BD_LATCH_DAC_S100_LEN = 8;
// omi/reg00031.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX82_PL = 0x8002904610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX82_PL_RX_BD_LATCH_DAC_S111 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX82_PL_RX_BD_LATCH_DAC_S111_LEN = 8;
// omi/reg00031.H

static const uint64_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL14_PL = 0x80049c4010012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL14_PL_BANK_CONTROLS = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL14_PL_BANK_CONTROLS_LEN = 6;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL14_PL_PSAVE_FIFO_INIT_TIMER_VAL = 54;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL14_PL_PSAVE_FIFO_INIT_TIMER_VAL_LEN = 3;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL14_PL_PSAVE_FIFO_INIT_TIMER_DOUBLE_MODE = 57;
// omi/reg00031.H

static const uint64_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL24_PL = 0x8004ec4010012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL24_PL_TX_PSEG_MAIN_16_24_SAFE_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL24_PL_TX_PSEG_MAIN_16_24_SAFE_EN_LEN = 9;
// omi/reg00031.H

static const uint64_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_STAT1_PL = 0x8005244110012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_STAT1_PL_BIST_PRBS_ERR_DET_RO_SIGNAL = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_STAT1_PL_BIST_PRBS_ACTIVITY_DET_RO_SIGNAL = 49;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_STAT1_PL_SEG_TEST_STATUS_RO_SIGNAL = 50;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_STAT1_PL_SEG_TEST_STATUS_RO_SIGNAL_LEN = 2;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_STAT1_PL_TDR_CAPT_VAL_RO_SIGNAL = 63;
// omi/reg00031.H

static const uint64_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL18_PL = 0x8004bc4210012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL18_PL_TX_ATTEN_HS_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL18_PL_TX_ATTEN_HS_EN_LEN = 16;
// omi/reg00031.H

static const uint64_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL5_PL = 0x8004544210012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL5_PL_EN = 51;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL5_PL_EN_LEN = 5;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL5_PL_SEL = 56;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL5_PL_SEL_LEN = 5;
// omi/reg00031.H

static const uint64_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_MODE3_PL = 0x80042c4210012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_MODE3_PL_D2_CTRL = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_MODE3_PL_D2_CTRL_LEN = 2;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_MODE3_PL_D2_DIV_CTRL = 50;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_MODE3_PL_D2_DIV_CTRL_LEN = 2;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_MODE3_PL_BOOST_HS_EN = 52;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_MODE3_PL_BOOST_SAFE_EN = 53;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_MODE3_PL_SEG_TEST_LEAKAGE_CTRL = 54;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_MODE3_PL_DCC_CMP_HIGH_SEL = 55;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_MODE3_PL_DCC_CMP_HIGH_SEL_LEN = 3;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_MODE3_PL_DCC_CMP_LOW_SEL = 58;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_MODE3_PL_DCC_CMP_LOW_SEL_LEN = 3;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_MODE3_PL_DCC_CMP_SAMP_SEL = 61;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_MODE3_PL_DCC_CMP_SAMP_SEL_LEN = 2;
// omi/reg00031.H

static const uint64_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL22_PL = 0x8004dc4310012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL22_PL_EN = 51;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL22_PL_EN_LEN = 5;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL22_PL_SEL = 56;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL22_PL_SEL_LEN = 5;
// omi/reg00031.H

static const uint64_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL8_PL = 0x80046c4310012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL8_PL_TX_PSEG_MAIN_0_15_HS_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL8_PL_TX_PSEG_MAIN_0_15_HS_EN_LEN = 16;
// omi/reg00031.H

static const uint64_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL6_PL = 0x80045c4410012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL6_PL_EN = 51;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL6_PL_EN_LEN = 5;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL6_PL_SEL = 56;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL6_PL_SEL_LEN = 5;
// omi/reg00031.H

static const uint64_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL15_PL = 0x8004a44510012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL15_PL_EL_UNLOAD_TIMER_VAL = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL15_PL_EL_UNLOAD_TIMER_VAL_LEN = 4;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL15_PL_EL_UNLOAD_TIMER_DOUBLE_MODE = 52;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL15_PL_ISABLE_PL_SM = 53;
// omi/reg00031.H

static const uint64_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL25_PL = 0x8004f44510012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL25_PL_TX_NSEG_MAIN_0_15_SAFE_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL25_PL_TX_NSEG_MAIN_0_15_SAFE_EN_LEN = 16;
// omi/reg00031.H

static const uint64_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL23_PL = 0x8004e44710012c3full;

static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL23_PL_TX_PSEG_MAIN_0_15_SAFE_EN = 48;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL23_PL_TX_PSEG_MAIN_0_15_SAFE_EN_LEN = 16;
// omi/reg00031.H

static const uint64_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL2_PL = 0x80043c4710012c3full;

static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL2_PL_RESET = 48;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL2_PL_DOM_IORESET = 49;
// omi/reg00031.H

static const uint64_t TXPACKS_1_DD_2_TX_BIT_REGS_STAT2_PL = 0x80052c4710012c3full;

static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_STAT2_PL_UP_CNT_RO_SIGNAL = 48;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_STAT2_PL_UP_CNT_RO_SIGNAL_LEN = 8;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_STAT2_PL_DOWN_CNT_RO_SIGNAL = 56;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_STAT2_PL_DOWN_CNT_RO_SIGNAL_LEN = 8;
// omi/reg00031.H

static const uint64_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL19_PL = 0x8004c44610012c3full;

static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL19_PL_EN = 51;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL19_PL_EN_LEN = 5;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL19_PL_SEL = 56;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL19_PL_SEL_LEN = 5;
// omi/reg00031.H

static const uint64_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL29_PL = 0x8005144610012c3full;

static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL29_PL_TX_ATTEN_SAFE_EN = 48;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL29_PL_TX_ATTEN_SAFE_EN_LEN = 16;
// omi/reg00031.H

#ifndef __PPE_HCODE__
}
}
#include "omi/reg00030.H"
#include "omi/reg00031.H"
#endif
#endif
