$date
	Sat Oct 22 23:18:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#170910
b1101 &
b1101 %
1$
b1101 !
1"
#170911
0"
#170914
b101000 &
b101000 %
#170918
b10100 &
b10100 %
#170922
b1010 &
b1010 %
#170926
b101 &
b101 %
#170930
b10000 &
b10000 %
#170934
b1000 &
b1000 %
#170938
b100 &
b100 %
#170942
b10 &
b10 %
#170946
b1 &
b1 %
1#
#170950
b0 &
0#
b0 %
0$
#1118930
b100 &
b100 %
1$
b100 !
1"
#1118931
0"
#1118934
b10 &
b10 %
#1118938
b1 &
b1 %
1#
#1118942
b0 &
0#
b0 %
0$
#2147645
b1010 !
1"
#2147646
b1010 &
b1010 %
1$
#2147647
0"
#2147650
b101 &
b101 %
#2147654
b10000 &
b10000 %
#2147658
b1000 &
b1000 %
#2147662
b100 &
b100 %
#2147666
b10 &
b10 %
#2147670
b1 &
1#
b1 %
#2147674
b0 &
b0 %
0#
0$
#4500012
