#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x22770a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2277230 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x2289950 .functor NOT 1, L_0x22b97e0, C4<0>, C4<0>, C4<0>;
L_0x22b9540 .functor XOR 1, L_0x22b93e0, L_0x22b94a0, C4<0>, C4<0>;
L_0x22b96d0 .functor XOR 1, L_0x22b9540, L_0x22b9600, C4<0>, C4<0>;
v0x22b21f0_0 .net *"_ivl_10", 0 0, L_0x22b9600;  1 drivers
v0x22b22f0_0 .net *"_ivl_12", 0 0, L_0x22b96d0;  1 drivers
v0x22b23d0_0 .net *"_ivl_2", 0 0, L_0x22b40d0;  1 drivers
v0x22b2490_0 .net *"_ivl_4", 0 0, L_0x22b93e0;  1 drivers
v0x22b2570_0 .net *"_ivl_6", 0 0, L_0x22b94a0;  1 drivers
v0x22b26a0_0 .net *"_ivl_8", 0 0, L_0x22b9540;  1 drivers
v0x22b2780_0 .net "a", 0 0, v0x22ad180_0;  1 drivers
v0x22b2820_0 .net "b", 0 0, v0x22ad220_0;  1 drivers
v0x22b28c0_0 .net "c", 0 0, v0x22ad2c0_0;  1 drivers
v0x22b2960_0 .var "clk", 0 0;
v0x22b2a00_0 .net "d", 0 0, v0x22ad400_0;  1 drivers
v0x22b2aa0_0 .net "q_dut", 0 0, L_0x22b9050;  1 drivers
v0x22b2b40_0 .net "q_ref", 0 0, L_0x22899c0;  1 drivers
v0x22b2be0_0 .var/2u "stats1", 159 0;
v0x22b2c80_0 .var/2u "strobe", 0 0;
v0x22b2d20_0 .net "tb_match", 0 0, L_0x22b97e0;  1 drivers
v0x22b2de0_0 .net "tb_mismatch", 0 0, L_0x2289950;  1 drivers
v0x22b2ea0_0 .net "wavedrom_enable", 0 0, v0x22ad4f0_0;  1 drivers
v0x22b2f40_0 .net "wavedrom_title", 511 0, v0x22ad590_0;  1 drivers
L_0x22b40d0 .concat [ 1 0 0 0], L_0x22899c0;
L_0x22b93e0 .concat [ 1 0 0 0], L_0x22899c0;
L_0x22b94a0 .concat [ 1 0 0 0], L_0x22b9050;
L_0x22b9600 .concat [ 1 0 0 0], L_0x22899c0;
L_0x22b97e0 .cmp/eeq 1, L_0x22b40d0, L_0x22b96d0;
S_0x22773c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x2277230;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2261ea0 .functor OR 1, v0x22ad180_0, v0x22ad220_0, C4<0>, C4<0>;
L_0x2277b20 .functor OR 1, v0x22ad2c0_0, v0x22ad400_0, C4<0>, C4<0>;
L_0x22899c0 .functor AND 1, L_0x2261ea0, L_0x2277b20, C4<1>, C4<1>;
v0x2289bc0_0 .net *"_ivl_0", 0 0, L_0x2261ea0;  1 drivers
v0x2289c60_0 .net *"_ivl_2", 0 0, L_0x2277b20;  1 drivers
v0x2261ff0_0 .net "a", 0 0, v0x22ad180_0;  alias, 1 drivers
v0x2262090_0 .net "b", 0 0, v0x22ad220_0;  alias, 1 drivers
v0x22ac600_0 .net "c", 0 0, v0x22ad2c0_0;  alias, 1 drivers
v0x22ac710_0 .net "d", 0 0, v0x22ad400_0;  alias, 1 drivers
v0x22ac7d0_0 .net "q", 0 0, L_0x22899c0;  alias, 1 drivers
S_0x22ac930 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x2277230;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x22ad180_0 .var "a", 0 0;
v0x22ad220_0 .var "b", 0 0;
v0x22ad2c0_0 .var "c", 0 0;
v0x22ad360_0 .net "clk", 0 0, v0x22b2960_0;  1 drivers
v0x22ad400_0 .var "d", 0 0;
v0x22ad4f0_0 .var "wavedrom_enable", 0 0;
v0x22ad590_0 .var "wavedrom_title", 511 0;
E_0x2271fb0/0 .event negedge, v0x22ad360_0;
E_0x2271fb0/1 .event posedge, v0x22ad360_0;
E_0x2271fb0 .event/or E_0x2271fb0/0, E_0x2271fb0/1;
E_0x2272200 .event posedge, v0x22ad360_0;
E_0x225a9f0 .event negedge, v0x22ad360_0;
S_0x22acc80 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x22ac930;
 .timescale -12 -12;
v0x22ace80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x22acf80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x22ac930;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x22ad6f0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x2277230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x22b3270 .functor NOT 1, v0x22ad180_0, C4<0>, C4<0>, C4<0>;
L_0x22b3300 .functor NOT 1, v0x22ad220_0, C4<0>, C4<0>, C4<0>;
L_0x22b3390 .functor AND 1, L_0x22b3270, L_0x22b3300, C4<1>, C4<1>;
L_0x22b3400 .functor NOT 1, v0x22ad2c0_0, C4<0>, C4<0>, C4<0>;
L_0x22b34a0 .functor AND 1, L_0x22b3390, L_0x22b3400, C4<1>, C4<1>;
L_0x22b35b0 .functor AND 1, L_0x22b34a0, v0x22ad400_0, C4<1>, C4<1>;
L_0x22b36b0 .functor NOT 1, v0x22ad180_0, C4<0>, C4<0>, C4<0>;
L_0x22b3720 .functor NOT 1, v0x22ad220_0, C4<0>, C4<0>, C4<0>;
L_0x22b37e0 .functor AND 1, L_0x22b36b0, L_0x22b3720, C4<1>, C4<1>;
L_0x22b38f0 .functor AND 1, L_0x22b37e0, v0x22ad2c0_0, C4<1>, C4<1>;
L_0x22b3a10 .functor NOT 1, v0x22ad400_0, C4<0>, C4<0>, C4<0>;
L_0x22b3a80 .functor AND 1, L_0x22b38f0, L_0x22b3a10, C4<1>, C4<1>;
L_0x22b3bb0 .functor OR 1, L_0x22b35b0, L_0x22b3a80, C4<0>, C4<0>;
L_0x22b3cc0 .functor NOT 1, v0x22ad180_0, C4<0>, C4<0>, C4<0>;
L_0x22b3b40 .functor NOT 1, v0x22ad220_0, C4<0>, C4<0>, C4<0>;
L_0x22b3db0 .functor AND 1, L_0x22b3cc0, L_0x22b3b40, C4<1>, C4<1>;
L_0x22b3f50 .functor AND 1, L_0x22b3db0, v0x22ad2c0_0, C4<1>, C4<1>;
L_0x22b4010 .functor AND 1, L_0x22b3f50, v0x22ad400_0, C4<1>, C4<1>;
L_0x22b4170 .functor OR 1, L_0x22b3bb0, L_0x22b4010, C4<0>, C4<0>;
L_0x22b4280 .functor NOT 1, v0x22ad180_0, C4<0>, C4<0>, C4<0>;
L_0x22b44b0 .functor AND 1, L_0x22b4280, v0x22ad220_0, C4<1>, C4<1>;
L_0x22b4680 .functor NOT 1, v0x22ad2c0_0, C4<0>, C4<0>, C4<0>;
L_0x22b48c0 .functor AND 1, L_0x22b44b0, L_0x22b4680, C4<1>, C4<1>;
L_0x22b49d0 .functor NOT 1, v0x22ad400_0, C4<0>, C4<0>, C4<0>;
L_0x22b4c20 .functor AND 1, L_0x22b48c0, L_0x22b49d0, C4<1>, C4<1>;
L_0x22b4d30 .functor OR 1, L_0x22b4170, L_0x22b4c20, C4<0>, C4<0>;
L_0x22b4f20 .functor NOT 1, v0x22ad180_0, C4<0>, C4<0>, C4<0>;
L_0x22b4f90 .functor AND 1, L_0x22b4f20, v0x22ad220_0, C4<1>, C4<1>;
L_0x22b5140 .functor NOT 1, v0x22ad2c0_0, C4<0>, C4<0>, C4<0>;
L_0x22b51b0 .functor AND 1, L_0x22b4f90, L_0x22b5140, C4<1>, C4<1>;
L_0x22b53c0 .functor AND 1, L_0x22b51b0, v0x22ad400_0, C4<1>, C4<1>;
L_0x22b5480 .functor OR 1, L_0x22b4d30, L_0x22b53c0, C4<0>, C4<0>;
L_0x22b56a0 .functor NOT 1, v0x22ad180_0, C4<0>, C4<0>, C4<0>;
L_0x22b5710 .functor AND 1, L_0x22b56a0, v0x22ad220_0, C4<1>, C4<1>;
L_0x22b58f0 .functor AND 1, L_0x22b5710, v0x22ad2c0_0, C4<1>, C4<1>;
L_0x22b59b0 .functor AND 1, L_0x22b58f0, v0x22ad400_0, C4<1>, C4<1>;
L_0x22b5ba0 .functor OR 1, L_0x22b5480, L_0x22b59b0, C4<0>, C4<0>;
L_0x22b5cb0 .functor NOT 1, v0x22ad220_0, C4<0>, C4<0>, C4<0>;
L_0x22b5e60 .functor AND 1, v0x22ad180_0, L_0x22b5cb0, C4<1>, C4<1>;
L_0x22b5f20 .functor NOT 1, v0x22ad2c0_0, C4<0>, C4<0>, C4<0>;
L_0x22b60e0 .functor AND 1, L_0x22b5e60, L_0x22b5f20, C4<1>, C4<1>;
L_0x22b61f0 .functor AND 1, L_0x22b60e0, v0x22ad400_0, C4<1>, C4<1>;
L_0x22b6410 .functor OR 1, L_0x22b5ba0, L_0x22b61f0, C4<0>, C4<0>;
L_0x22b6520 .functor NOT 1, v0x22ad220_0, C4<0>, C4<0>, C4<0>;
L_0x22b6700 .functor AND 1, v0x22ad180_0, L_0x22b6520, C4<1>, C4<1>;
L_0x22b67c0 .functor AND 1, L_0x22b6700, v0x22ad2c0_0, C4<1>, C4<1>;
L_0x22b6a00 .functor NOT 1, v0x22ad400_0, C4<0>, C4<0>, C4<0>;
L_0x22b6a70 .functor AND 1, L_0x22b67c0, L_0x22b6a00, C4<1>, C4<1>;
L_0x22b6d10 .functor OR 1, L_0x22b6410, L_0x22b6a70, C4<0>, C4<0>;
L_0x22b6e20 .functor NOT 1, v0x22ad220_0, C4<0>, C4<0>, C4<0>;
L_0x22b7030 .functor AND 1, v0x22ad180_0, L_0x22b6e20, C4<1>, C4<1>;
L_0x22b70f0 .functor AND 1, L_0x22b7030, v0x22ad2c0_0, C4<1>, C4<1>;
L_0x22b7360 .functor AND 1, L_0x22b70f0, v0x22ad400_0, C4<1>, C4<1>;
L_0x22b7420 .functor OR 1, L_0x22b6d10, L_0x22b7360, C4<0>, C4<0>;
L_0x22b76f0 .functor AND 1, v0x22ad180_0, v0x22ad220_0, C4<1>, C4<1>;
L_0x22b7760 .functor NOT 1, v0x22ad2c0_0, C4<0>, C4<0>, C4<0>;
L_0x22b79a0 .functor AND 1, L_0x22b76f0, L_0x22b7760, C4<1>, C4<1>;
L_0x22b7ab0 .functor AND 1, L_0x22b79a0, v0x22ad400_0, C4<1>, C4<1>;
L_0x22b7d50 .functor OR 1, L_0x22b7420, L_0x22b7ab0, C4<0>, C4<0>;
L_0x22b7e60 .functor AND 1, v0x22ad180_0, v0x22ad220_0, C4<1>, C4<1>;
L_0x22b80c0 .functor AND 1, L_0x22b7e60, v0x22ad2c0_0, C4<1>, C4<1>;
L_0x22b8180 .functor NOT 1, v0x22ad400_0, C4<0>, C4<0>, C4<0>;
L_0x22b83f0 .functor AND 1, L_0x22b80c0, L_0x22b8180, C4<1>, C4<1>;
L_0x22b8500 .functor OR 1, L_0x22b7d50, L_0x22b83f0, C4<0>, C4<0>;
L_0x22b8820 .functor AND 1, v0x22ad180_0, v0x22ad220_0, C4<1>, C4<1>;
L_0x22b8aa0 .functor AND 1, L_0x22b8820, v0x22ad2c0_0, C4<1>, C4<1>;
L_0x22b8f90 .functor AND 1, L_0x22b8aa0, v0x22ad400_0, C4<1>, C4<1>;
L_0x22b9050 .functor OR 1, L_0x22b8500, L_0x22b8f90, C4<0>, C4<0>;
v0x22ad9e0_0 .net *"_ivl_0", 0 0, L_0x22b3270;  1 drivers
v0x22adac0_0 .net *"_ivl_10", 0 0, L_0x22b35b0;  1 drivers
v0x22adba0_0 .net *"_ivl_100", 0 0, L_0x22b7030;  1 drivers
v0x22adc90_0 .net *"_ivl_102", 0 0, L_0x22b70f0;  1 drivers
v0x22add70_0 .net *"_ivl_104", 0 0, L_0x22b7360;  1 drivers
v0x22adea0_0 .net *"_ivl_106", 0 0, L_0x22b7420;  1 drivers
v0x22adf80_0 .net *"_ivl_108", 0 0, L_0x22b76f0;  1 drivers
v0x22ae060_0 .net *"_ivl_110", 0 0, L_0x22b7760;  1 drivers
v0x22ae140_0 .net *"_ivl_112", 0 0, L_0x22b79a0;  1 drivers
v0x22ae220_0 .net *"_ivl_114", 0 0, L_0x22b7ab0;  1 drivers
v0x22ae300_0 .net *"_ivl_116", 0 0, L_0x22b7d50;  1 drivers
v0x22ae3e0_0 .net *"_ivl_118", 0 0, L_0x22b7e60;  1 drivers
v0x22ae4c0_0 .net *"_ivl_12", 0 0, L_0x22b36b0;  1 drivers
v0x22ae5a0_0 .net *"_ivl_120", 0 0, L_0x22b80c0;  1 drivers
v0x22ae680_0 .net *"_ivl_122", 0 0, L_0x22b8180;  1 drivers
v0x22ae760_0 .net *"_ivl_124", 0 0, L_0x22b83f0;  1 drivers
v0x22ae840_0 .net *"_ivl_126", 0 0, L_0x22b8500;  1 drivers
v0x22ae920_0 .net *"_ivl_128", 0 0, L_0x22b8820;  1 drivers
v0x22aea00_0 .net *"_ivl_130", 0 0, L_0x22b8aa0;  1 drivers
v0x22aeae0_0 .net *"_ivl_132", 0 0, L_0x22b8f90;  1 drivers
v0x22aebc0_0 .net *"_ivl_14", 0 0, L_0x22b3720;  1 drivers
v0x22aeca0_0 .net *"_ivl_16", 0 0, L_0x22b37e0;  1 drivers
v0x22aed80_0 .net *"_ivl_18", 0 0, L_0x22b38f0;  1 drivers
v0x22aee60_0 .net *"_ivl_2", 0 0, L_0x22b3300;  1 drivers
v0x22aef40_0 .net *"_ivl_20", 0 0, L_0x22b3a10;  1 drivers
v0x22af020_0 .net *"_ivl_22", 0 0, L_0x22b3a80;  1 drivers
v0x22af100_0 .net *"_ivl_24", 0 0, L_0x22b3bb0;  1 drivers
v0x22af1e0_0 .net *"_ivl_26", 0 0, L_0x22b3cc0;  1 drivers
v0x22af2c0_0 .net *"_ivl_28", 0 0, L_0x22b3b40;  1 drivers
v0x22af3a0_0 .net *"_ivl_30", 0 0, L_0x22b3db0;  1 drivers
v0x22af480_0 .net *"_ivl_32", 0 0, L_0x22b3f50;  1 drivers
v0x22af560_0 .net *"_ivl_34", 0 0, L_0x22b4010;  1 drivers
v0x22af640_0 .net *"_ivl_36", 0 0, L_0x22b4170;  1 drivers
v0x22af930_0 .net *"_ivl_38", 0 0, L_0x22b4280;  1 drivers
v0x22afa10_0 .net *"_ivl_4", 0 0, L_0x22b3390;  1 drivers
v0x22afaf0_0 .net *"_ivl_40", 0 0, L_0x22b44b0;  1 drivers
v0x22afbd0_0 .net *"_ivl_42", 0 0, L_0x22b4680;  1 drivers
v0x22afcb0_0 .net *"_ivl_44", 0 0, L_0x22b48c0;  1 drivers
v0x22afd90_0 .net *"_ivl_46", 0 0, L_0x22b49d0;  1 drivers
v0x22afe70_0 .net *"_ivl_48", 0 0, L_0x22b4c20;  1 drivers
v0x22aff50_0 .net *"_ivl_50", 0 0, L_0x22b4d30;  1 drivers
v0x22b0030_0 .net *"_ivl_52", 0 0, L_0x22b4f20;  1 drivers
v0x22b0110_0 .net *"_ivl_54", 0 0, L_0x22b4f90;  1 drivers
v0x22b01f0_0 .net *"_ivl_56", 0 0, L_0x22b5140;  1 drivers
v0x22b02d0_0 .net *"_ivl_58", 0 0, L_0x22b51b0;  1 drivers
v0x22b03b0_0 .net *"_ivl_6", 0 0, L_0x22b3400;  1 drivers
v0x22b0490_0 .net *"_ivl_60", 0 0, L_0x22b53c0;  1 drivers
v0x22b0570_0 .net *"_ivl_62", 0 0, L_0x22b5480;  1 drivers
v0x22b0650_0 .net *"_ivl_64", 0 0, L_0x22b56a0;  1 drivers
v0x22b0730_0 .net *"_ivl_66", 0 0, L_0x22b5710;  1 drivers
v0x22b0810_0 .net *"_ivl_68", 0 0, L_0x22b58f0;  1 drivers
v0x22b08f0_0 .net *"_ivl_70", 0 0, L_0x22b59b0;  1 drivers
v0x22b09d0_0 .net *"_ivl_72", 0 0, L_0x22b5ba0;  1 drivers
v0x22b0ab0_0 .net *"_ivl_74", 0 0, L_0x22b5cb0;  1 drivers
v0x22b0b90_0 .net *"_ivl_76", 0 0, L_0x22b5e60;  1 drivers
v0x22b0c70_0 .net *"_ivl_78", 0 0, L_0x22b5f20;  1 drivers
v0x22b0d50_0 .net *"_ivl_8", 0 0, L_0x22b34a0;  1 drivers
v0x22b0e30_0 .net *"_ivl_80", 0 0, L_0x22b60e0;  1 drivers
v0x22b0f10_0 .net *"_ivl_82", 0 0, L_0x22b61f0;  1 drivers
v0x22b0ff0_0 .net *"_ivl_84", 0 0, L_0x22b6410;  1 drivers
v0x22b10d0_0 .net *"_ivl_86", 0 0, L_0x22b6520;  1 drivers
v0x22b11b0_0 .net *"_ivl_88", 0 0, L_0x22b6700;  1 drivers
v0x22b1290_0 .net *"_ivl_90", 0 0, L_0x22b67c0;  1 drivers
v0x22b1370_0 .net *"_ivl_92", 0 0, L_0x22b6a00;  1 drivers
v0x22b1450_0 .net *"_ivl_94", 0 0, L_0x22b6a70;  1 drivers
v0x22b1940_0 .net *"_ivl_96", 0 0, L_0x22b6d10;  1 drivers
v0x22b1a20_0 .net *"_ivl_98", 0 0, L_0x22b6e20;  1 drivers
v0x22b1b00_0 .net "a", 0 0, v0x22ad180_0;  alias, 1 drivers
v0x22b1ba0_0 .net "b", 0 0, v0x22ad220_0;  alias, 1 drivers
v0x22b1c90_0 .net "c", 0 0, v0x22ad2c0_0;  alias, 1 drivers
v0x22b1d80_0 .net "d", 0 0, v0x22ad400_0;  alias, 1 drivers
v0x22b1e70_0 .net "q", 0 0, L_0x22b9050;  alias, 1 drivers
S_0x22b1fd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x2277230;
 .timescale -12 -12;
E_0x2271d50 .event anyedge, v0x22b2c80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x22b2c80_0;
    %nor/r;
    %assign/vec4 v0x22b2c80_0, 0;
    %wait E_0x2271d50;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x22ac930;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22ad400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22ad2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22ad220_0, 0;
    %assign/vec4 v0x22ad180_0, 0;
    %wait E_0x225a9f0;
    %wait E_0x2272200;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22ad400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22ad2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22ad220_0, 0;
    %assign/vec4 v0x22ad180_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2271fb0;
    %load/vec4 v0x22ad180_0;
    %load/vec4 v0x22ad220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x22ad2c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x22ad400_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22ad400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22ad2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22ad220_0, 0;
    %assign/vec4 v0x22ad180_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x22acf80;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2271fb0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x22ad400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22ad2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22ad220_0, 0;
    %assign/vec4 v0x22ad180_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2277230;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22b2960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22b2c80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2277230;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x22b2960_0;
    %inv;
    %store/vec4 v0x22b2960_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2277230;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x22ad360_0, v0x22b2de0_0, v0x22b2780_0, v0x22b2820_0, v0x22b28c0_0, v0x22b2a00_0, v0x22b2b40_0, v0x22b2aa0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2277230;
T_7 ;
    %load/vec4 v0x22b2be0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x22b2be0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x22b2be0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x22b2be0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x22b2be0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x22b2be0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x22b2be0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2277230;
T_8 ;
    %wait E_0x2271fb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x22b2be0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22b2be0_0, 4, 32;
    %load/vec4 v0x22b2d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x22b2be0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22b2be0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x22b2be0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22b2be0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x22b2b40_0;
    %load/vec4 v0x22b2b40_0;
    %load/vec4 v0x22b2aa0_0;
    %xor;
    %load/vec4 v0x22b2b40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x22b2be0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22b2be0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x22b2be0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22b2be0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth1/human/circuit3/iter0/response1/top_module.sv";
