Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Sat Oct 30 21:32:13 2021
| Host         : tarro running 64-bit elementary OS 6 Odin
| Command      : report_control_sets -verbose -file digital_clock_control_sets_placed.rpt
| Design       : digital_clock
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    28 |
|    Minimum number of control sets                        |    28 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    89 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    28 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             179 |           50 |
| Yes          | No                    | No                     |              59 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             105 |           42 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+--------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|         Clock Signal         |                Enable Signal               |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+--------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  nolabel_line160/clk_display |                                            |                                   |                1 |              3 |         3.00 |
|  CLK100MHZ_IBUF_BUFG         | DD_HOURS/shift[3]_i_1__1_n_0               |                                   |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG         | DD_SEGS/shift[3]_i_1_n_0                   |                                   |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG         | DD_SEGS/shift[7]_i_1_n_0                   |                                   |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG         | DD_MINS/shift[3]_i_1__0_n_0                |                                   |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG         | DD_MINS/shift[7]_i_1__0_n_0                |                                   |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG         | DD_HOURS/shift[7]_i_1__1_n_0               |                                   |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG         | DD_MINS/counter_next                       |                                   |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG         | DD_SEGS/counter_next                       | DD_SEGS/counter[5]_i_1__1_n_0     |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG         | USER_CLOCK/FSM_onehot_pr_state_reg_n_0_[1] | reset_IBUF                        |                3 |              6 |         2.00 |
|  CLK100MHZ_IBUF_BUFG         | USER_CLOCK/FSM_onehot_pr_state_reg_n_0_[3] | reset_IBUF                        |                2 |              6 |         3.00 |
|  CLK100MHZ_IBUF_BUFG         | USER_CLOCK/FSM_onehot_pr_state_reg_n_0_[2] | reset_IBUF                        |                3 |              6 |         2.00 |
|  CLK100MHZ_IBUF_BUFG         | DD_HOURS/counter_next                      |                                   |                1 |              6 |         6.00 |
|  CLK100MHZ_IBUF_BUFG         | ALARM_1/FSM_onehot_pr_state_reg_n_0_[3]    | reset_IBUF                        |                3 |              6 |         2.00 |
|  CLK100MHZ_IBUF_BUFG         | ALARM_1/FSM_onehot_pr_state_reg_n_0_[2]    | reset_IBUF                        |                2 |              6 |         3.00 |
|  CLK100MHZ_IBUF_BUFG         | DD_HOURS/bcd_next                          |                                   |                1 |              8 |         8.00 |
|  CLK100MHZ_IBUF_BUFG         | DD_MINS/bcd_next                           |                                   |                1 |              8 |         8.00 |
|  CLK100MHZ_IBUF_BUFG         | DD_SEGS/bcd_next                           |                                   |                1 |              8 |         8.00 |
|  CLK100MHZ_IBUF_BUFG         |                                            | DB_BTNR/delay_timer[8]_i_1_n_0    |                3 |              9 |         3.00 |
|  CLK100MHZ_IBUF_BUFG         |                                            | DB_BTNL/delay_timer[8]_i_1__0_n_0 |                3 |              9 |         3.00 |
|  CLK100MHZ_IBUF_BUFG         |                                            |                                   |                7 |             13 |         1.86 |
|  CLK100MHZ_IBUF_BUFG         | LED_ALARM/led_next                         | reset_IBUF                        |                8 |             15 |         1.88 |
|  CLK100MHZ_IBUF_BUFG         |                                            | PULSE_BTNR/t[0]_i_1_n_0           |                7 |             26 |         3.71 |
|  CLK100MHZ_IBUF_BUFG         |                                            | PULSE_BTNL/t[0]_i_1__0_n_0        |                7 |             26 |         3.71 |
|  CLK100MHZ_IBUF_BUFG         | USER_CLOCK/COUNTER                         | reset_IBUF                        |                7 |             27 |         3.86 |
|  CLK100MHZ_IBUF_BUFG         | ALARM_1/counter_0                          | reset_IBUF                        |               12 |             28 |         2.33 |
|  CLK100MHZ_IBUF_BUFG         |                                            | nolabel_line160/clk_display_0     |                8 |             31 |         3.88 |
|  CLK100MHZ_IBUF_BUFG         |                                            | reset_IBUF                        |               22 |             78 |         3.55 |
+------------------------------+--------------------------------------------+-----------------------------------+------------------+----------------+--------------+


