

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_S_i_j_0_i11_l_j119'
================================================================
* Date:           Sun Sep  3 07:20:35 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.972 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9224|     9224|  92.240 us|  92.240 us|  9224|  9224|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_j_0_i11_l_j11  |     9222|     9222|         8|          1|          1|  9216|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1084|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     668|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     668|   1284|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln1150_fu_440_p2      |         +|   0|  0|   32|          25|           6|
    |add_ln1159_fu_481_p2      |         +|   0|  0|   39|          32|           6|
    |add_ln1170_fu_554_p2      |         +|   0|  0|    8|           8|           8|
    |add_ln230_1_fu_197_p2     |         +|   0|  0|   13|           4|           1|
    |add_ln230_fu_185_p2       |         +|   0|  0|   17|          14|           1|
    |add_ln231_fu_261_p2       |         +|   0|  0|   13|          10|           1|
    |add_ln233_fu_255_p2       |         +|   0|  0|   14|          14|          14|
    |lsb_index_fu_373_p2       |         +|   0|  0|   39|          32|           6|
    |m_6_fu_515_p2             |         +|   0|  0|   71|          64|          64|
    |v133_fu_295_p2            |         +|   0|  0|   32|          25|          25|
    |sub_ln1145_fu_355_p2      |         -|   0|  0|   39|           5|          32|
    |sub_ln1148_fu_394_p2      |         -|   0|  0|   13|           5|           5|
    |sub_ln1165_fu_549_p2      |         -|   0|  0|    8|           4|           8|
    |sub_ln233_fu_245_p2       |         -|   0|  0|   14|          14|          14|
    |tmp_V_fu_314_p2           |         -|   0|  0|   32|           1|          25|
    |a_fu_420_p2               |       and|   0|  0|    2|           1|           1|
    |and_ln1150_fu_452_p2      |       and|   0|  0|    2|           1|           1|
    |p_Result_46_fu_409_p2     |       and|   0|  0|   25|          25|          25|
    |icmp_ln1136_fu_309_p2     |      icmp|   0|  0|   15|          25|           1|
    |icmp_ln1147_fu_388_p2     |      icmp|   0|  0|   17|          31|           1|
    |icmp_ln1148_fu_414_p2     |      icmp|   0|  0|   15|          25|           1|
    |icmp_ln1159_fu_472_p2     |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln230_fu_179_p2      |      icmp|   0|  0|   12|          14|          14|
    |icmp_ln231_fu_203_p2      |      icmp|   0|  0|   11|          10|          10|
    |lshr_ln1148_fu_403_p2     |      lshr|   0|  0|   71|           2|          25|
    |lshr_ln1159_fu_490_p2     |      lshr|   0|  0|  182|          64|          64|
    |or_ln1150_fu_458_p2       |        or|   0|  0|    2|           1|           1|
    |m_5_fu_505_p3             |    select|   0|  0|   64|           1|          64|
    |select_ln1144_fu_542_p3   |    select|   0|  0|    7|           1|           7|
    |select_ln230_1_fu_217_p3  |    select|   0|  0|    4|           1|           4|
    |select_ln230_fu_209_p3    |    select|   0|  0|   10|           1|           1|
    |tmp_V_4_fu_319_p3         |    select|   0|  0|   25|           1|          25|
    |v134_fu_587_p3            |    select|   0|  0|   32|           1|           1|
    |shl_ln1160_fu_499_p2      |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0             |       xor|   0|  0|    2|           1|           2|
    |xor_ln1150_fu_434_p2      |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 1084|         560|         531|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i11_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten59_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_j11_load               |   9|          2|   10|         20|
    |i11_fu_114                              |   9|          2|    4|          8|
    |indvar_flatten59_fu_118                 |   9|          2|   14|         28|
    |j11_fu_110                              |   9|          2|   10|         20|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   58|        116|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln233_reg_619                 |  14|   0|   14|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |i11_fu_114                        |   4|   0|    4|          0|
    |icmp_ln1136_reg_652               |   1|   0|    1|          0|
    |icmp_ln1159_reg_695               |   1|   0|    1|          0|
    |indvar_flatten59_fu_118           |  14|   0|   14|          0|
    |j11_fu_110                        |  10|   0|   10|          0|
    |l_reg_664                         |  32|   0|   32|          0|
    |l_reg_664_pp0_iter4_reg           |  32|   0|   32|          0|
    |m_reg_700                         |  63|   0|   63|          0|
    |or_ln1150_1_reg_690               |   1|   0|    2|          1|
    |p_Result_48_reg_705               |   1|   0|    1|          0|
    |p_Result_50_reg_646               |   1|   0|    1|          0|
    |sub_ln1145_reg_669                |  32|   0|   32|          0|
    |sub_ln1145_reg_669_pp0_iter4_reg  |  32|   0|   32|          0|
    |tmp_V_4_reg_657                   |  25|   0|   25|          0|
    |tmp_V_4_reg_657_pp0_iter4_reg     |  25|   0|   25|          0|
    |trunc_ln1144_reg_685              |   8|   0|    8|          0|
    |trunc_ln1145_reg_675              |  25|   0|   25|          0|
    |trunc_ln1148_reg_680              |   5|   0|    5|          0|
    |v133_reg_639                      |  25|   0|   25|          0|
    |v134_reg_710                      |  32|   0|   32|          0|
    |zext_ln233_2_reg_624              |  14|   0|   64|         50|
    |icmp_ln1136_reg_652               |  64|  32|    1|          0|
    |p_Result_50_reg_646               |  64|  32|    1|          0|
    |trunc_ln1144_reg_685              |  64|  32|    8|          0|
    |zext_ln233_2_reg_624              |  64|  32|   64|         50|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 668| 128|  537|        101|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-----------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i11_l_j119|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i11_l_j119|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i11_l_j119|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i11_l_j119|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i11_l_j119|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i11_l_j119|  return value|
|v266_V_address0  |  out|   14|   ap_memory|                                    v266_V|         array|
|v266_V_ce0       |  out|    1|   ap_memory|                                    v266_V|         array|
|v266_V_q0        |   in|   24|   ap_memory|                                    v266_V|         array|
|v269_V_address0  |  out|   14|   ap_memory|                                    v269_V|         array|
|v269_V_ce0       |  out|    1|   ap_memory|                                    v269_V|         array|
|v269_V_q0        |   in|   24|   ap_memory|                                    v269_V|         array|
|v270_address0    |  out|   14|   ap_memory|                                      v270|         array|
|v270_ce0         |  out|    1|   ap_memory|                                      v270|         array|
|v270_we0         |  out|    1|   ap_memory|                                      v270|         array|
|v270_d0          |  out|   32|   ap_memory|                                      v270|         array|
+-----------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.63>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j11 = alloca i32 1"   --->   Operation 11 'alloca' 'j11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i11 = alloca i32 1"   --->   Operation 12 'alloca' 'i11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten59 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten59"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i11"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j11"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i207"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten59_load = load i14 %indvar_flatten59" [kernel.cpp:230]   --->   Operation 18 'load' 'indvar_flatten59_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.20ns)   --->   "%icmp_ln230 = icmp_eq  i14 %indvar_flatten59_load, i14 9216" [kernel.cpp:230]   --->   Operation 20 'icmp' 'icmp_ln230' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.81ns)   --->   "%add_ln230 = add i14 %indvar_flatten59_load, i14 1" [kernel.cpp:230]   --->   Operation 21 'add' 'add_ln230' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln230 = br i1 %icmp_ln230, void %for.inc15.i266, void %_Z9Res_layerPA768_8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_PA768_f.527.exit.exitStub" [kernel.cpp:230]   --->   Operation 22 'br' 'br_ln230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j11_load = load i10 %j11" [kernel.cpp:231]   --->   Operation 23 'load' 'j11_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i11_load = load i4 %i11" [kernel.cpp:230]   --->   Operation 24 'load' 'i11_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%add_ln230_1 = add i4 %i11_load, i4 1" [kernel.cpp:230]   --->   Operation 25 'add' 'add_ln230_1' <Predicate = (!icmp_ln230)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.77ns)   --->   "%icmp_ln231 = icmp_eq  i10 %j11_load, i10 768" [kernel.cpp:231]   --->   Operation 26 'icmp' 'icmp_ln231' <Predicate = (!icmp_ln230)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.68ns)   --->   "%select_ln230 = select i1 %icmp_ln231, i10 0, i10 %j11_load" [kernel.cpp:230]   --->   Operation 27 'select' 'select_ln230' <Predicate = (!icmp_ln230)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.02ns)   --->   "%select_ln230_1 = select i1 %icmp_ln231, i4 %add_ln230_1, i4 %i11_load" [kernel.cpp:230]   --->   Operation 28 'select' 'select_ln230_1' <Predicate = (!icmp_ln230)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln230_1, i10 0" [kernel.cpp:233]   --->   Operation 29 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_45 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln230_1, i8 0" [kernel.cpp:233]   --->   Operation 30 'bitconcatenate' 'tmp_45' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln233 = zext i12 %tmp_45" [kernel.cpp:233]   --->   Operation 31 'zext' 'zext_ln233' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln233 = sub i14 %tmp_s, i14 %zext_ln233" [kernel.cpp:233]   --->   Operation 32 'sub' 'sub_ln233' <Predicate = (!icmp_ln230)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln233_1 = zext i10 %select_ln230" [kernel.cpp:233]   --->   Operation 33 'zext' 'zext_ln233_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln233 = add i14 %sub_ln233, i14 %zext_ln233_1" [kernel.cpp:233]   --->   Operation 34 'add' 'add_ln233' <Predicate = (!icmp_ln230)> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 35 [1/1] (1.73ns)   --->   "%add_ln231 = add i10 %select_ln230, i10 1" [kernel.cpp:231]   --->   Operation 35 'add' 'add_ln231' <Predicate = (!icmp_ln230)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln231 = store i14 %add_ln230, i14 %indvar_flatten59" [kernel.cpp:231]   --->   Operation 36 'store' 'store_ln231' <Predicate = (!icmp_ln230)> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln231 = store i4 %select_ln230_1, i4 %i11" [kernel.cpp:231]   --->   Operation 37 'store' 'store_ln231' <Predicate = (!icmp_ln230)> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln231 = store i10 %add_ln231, i10 %j11" [kernel.cpp:231]   --->   Operation 38 'store' 'store_ln231' <Predicate = (!icmp_ln230)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln233_2 = zext i14 %add_ln233" [kernel.cpp:233]   --->   Operation 39 'zext' 'zext_ln233_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%v266_V_addr = getelementptr i24 %v266_V, i64 0, i64 %zext_ln233_2" [kernel.cpp:233]   --->   Operation 40 'getelementptr' 'v266_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%v269_V_addr = getelementptr i24 %v269_V, i64 0, i64 %zext_ln233_2" [kernel.cpp:232]   --->   Operation 41 'getelementptr' 'v269_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%v129_V = load i14 %v269_V_addr" [kernel.cpp:232]   --->   Operation 42 'load' 'v129_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%v130_V = load i14 %v266_V_addr" [kernel.cpp:233]   --->   Operation 43 'load' 'v130_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>

State 3 <SV = 2> <Delay = 5.56>
ST_3 : Operation 44 [1/2] (3.25ns)   --->   "%v129_V = load i14 %v269_V_addr" [kernel.cpp:232]   --->   Operation 44 'load' 'v129_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_3 : Operation 45 [1/2] (3.25ns)   --->   "%v130_V = load i14 %v266_V_addr" [kernel.cpp:233]   --->   Operation 45 'load' 'v130_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i24 %v129_V"   --->   Operation 46 'sext' 'sext_ln859' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln859_2 = sext i24 %v130_V"   --->   Operation 47 'sext' 'sext_ln859_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (2.31ns)   --->   "%v133 = add i25 %sext_ln859_2, i25 %sext_ln859"   --->   Operation 48 'add' 'v133' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %v133, i32 24"   --->   Operation 49 'bitselect' 'p_Result_50' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.62>
ST_4 : Operation 50 [1/1] (2.45ns)   --->   "%icmp_ln1136 = icmp_eq  i25 %v133, i25 0"   --->   Operation 50 'icmp' 'icmp_ln1136' <Predicate = true> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (2.34ns)   --->   "%tmp_V = sub i25 0, i25 %v133"   --->   Operation 51 'sub' 'tmp_V' <Predicate = (p_Result_50)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.73ns)   --->   "%tmp_V_4 = select i1 %p_Result_50, i25 %tmp_V, i25 %v133"   --->   Operation 52 'select' 'tmp_V_4' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i25 @llvm.part.select.i25, i25 %tmp_V_4, i32 24, i32 0"   --->   Operation 53 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_51 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i25, i1 1, i25 %p_Result_s"   --->   Operation 54 'bitconcatenate' 'p_Result_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1244 = sext i26 %p_Result_51"   --->   Operation 55 'sext' 'sext_ln1244' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %sext_ln1244, i1 1"   --->   Operation 56 'cttz' 'l' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (2.55ns)   --->   "%sub_ln1145 = sub i32 25, i32 %l"   --->   Operation 57 'sub' 'sub_ln1145' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln1145 = trunc i32 %sub_ln1145"   --->   Operation 58 'trunc' 'trunc_ln1145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln1148 = trunc i32 %sub_ln1145"   --->   Operation 59 'trunc' 'trunc_ln1148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln1144 = trunc i32 %l"   --->   Operation 60 'trunc' 'trunc_ln1144' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.00>
ST_5 : Operation 61 [1/1] (2.55ns)   --->   "%lsb_index = add i32 %sub_ln1145, i32 4294967272"   --->   Operation 61 'add' 'lsb_index' <Predicate = (!icmp_ln1136)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 62 'partselect' 'tmp' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (2.47ns)   --->   "%icmp_ln1147 = icmp_sgt  i31 %tmp, i31 0"   --->   Operation 63 'icmp' 'icmp_ln1147' <Predicate = (!icmp_ln1136)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (1.78ns)   --->   "%sub_ln1148 = sub i5 18, i5 %trunc_ln1148"   --->   Operation 64 'sub' 'sub_ln1148' <Predicate = (!icmp_ln1136)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1148)   --->   "%zext_ln1148 = zext i5 %sub_ln1148"   --->   Operation 65 'zext' 'zext_ln1148' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1148)   --->   "%lshr_ln1148 = lshr i25 33554431, i25 %zext_ln1148"   --->   Operation 66 'lshr' 'lshr_ln1148' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.23> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1148)   --->   "%p_Result_46 = and i25 %tmp_V_4, i25 %lshr_ln1148"   --->   Operation 67 'and' 'p_Result_46' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln1148 = icmp_ne  i25 %p_Result_46, i25 0"   --->   Operation 68 'icmp' 'icmp_ln1148' <Predicate = (!icmp_ln1136)> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln1150_1)   --->   "%a = and i1 %icmp_ln1147, i1 %icmp_ln1148"   --->   Operation 69 'and' 'a' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln1150_1)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 70 'bitselect' 'tmp_54' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln1150_1)   --->   "%xor_ln1150 = xor i1 %tmp_54, i1 1"   --->   Operation 71 'xor' 'xor_ln1150' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (2.34ns)   --->   "%add_ln1150 = add i25 %trunc_ln1145, i25 33554408"   --->   Operation 72 'add' 'add_ln1150' <Predicate = (!icmp_ln1136)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln1150_1)   --->   "%p_Result_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i25, i25 %tmp_V_4, i25 %add_ln1150"   --->   Operation 73 'bitselect' 'p_Result_47' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln1150_1)   --->   "%and_ln1150 = and i1 %p_Result_47, i1 %xor_ln1150"   --->   Operation 74 'and' 'and_ln1150' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln1150_1)   --->   "%or_ln1150 = or i1 %and_ln1150, i1 %a"   --->   Operation 75 'or' 'or_ln1150' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1150_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1150"   --->   Operation 76 'bitconcatenate' 'or_ln1150_1' <Predicate = (!icmp_ln1136)> <Delay = 0.97>
ST_5 : Operation 77 [1/1] (2.47ns)   --->   "%icmp_ln1159 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 77 'icmp' 'icmp_ln1159' <Predicate = (!icmp_ln1136)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1158 = zext i25 %tmp_V_4"   --->   Operation 78 'zext' 'zext_ln1158' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (2.55ns)   --->   "%add_ln1159 = add i32 %sub_ln1145, i32 4294967271"   --->   Operation 79 'add' 'add_ln1159' <Predicate = (!icmp_ln1136 & icmp_ln1159)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node m_6)   --->   "%zext_ln1159 = zext i32 %add_ln1159"   --->   Operation 80 'zext' 'zext_ln1159' <Predicate = (!icmp_ln1136 & icmp_ln1159)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node m_6)   --->   "%lshr_ln1159 = lshr i64 %zext_ln1158, i64 %zext_ln1159"   --->   Operation 81 'lshr' 'lshr_ln1159' <Predicate = (!icmp_ln1136 & icmp_ln1159)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node m_6)   --->   "%zext_ln1160 = zext i32 %l"   --->   Operation 82 'zext' 'zext_ln1160' <Predicate = (!icmp_ln1136 & !icmp_ln1159)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node m_6)   --->   "%shl_ln1160 = shl i64 %zext_ln1158, i64 %zext_ln1160"   --->   Operation 83 'shl' 'shl_ln1160' <Predicate = (!icmp_ln1136 & !icmp_ln1159)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node m_6)   --->   "%m_5 = select i1 %icmp_ln1159, i64 %lshr_ln1159, i64 %shl_ln1160"   --->   Operation 84 'select' 'm_5' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node m_6)   --->   "%zext_ln1162 = zext i2 %or_ln1150_1"   --->   Operation 85 'zext' 'zext_ln1162' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_6 = add i64 %m_5, i64 %zext_ln1162"   --->   Operation 86 'add' 'm_6' <Predicate = (!icmp_ln1136)> <Delay = 4.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%m = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_6, i32 1, i32 63"   --->   Operation 87 'partselect' 'm' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_6, i32 25"   --->   Operation 88 'bitselect' 'p_Result_48' <Predicate = (!icmp_ln1136)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.61>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1163 = zext i63 %m"   --->   Operation 89 'zext' 'zext_ln1163' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (1.24ns)   --->   "%select_ln1144 = select i1 %p_Result_48, i8 127, i8 126"   --->   Operation 90 'select' 'select_ln1144' <Predicate = (!icmp_ln1136)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1165 = sub i8 9, i8 %trunc_ln1144"   --->   Operation 91 'sub' 'sub_ln1165' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 92 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1170 = add i8 %sub_ln1165, i8 %select_ln1144"   --->   Operation 92 'add' 'add_ln1170' <Predicate = (!icmp_ln1136)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_50, i8 %add_ln1170"   --->   Operation 93 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_52 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1163, i9 %tmp_12, i32 23, i32 31"   --->   Operation 94 'partset' 'p_Result_52' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%LD = trunc i64 %p_Result_52"   --->   Operation 95 'trunc' 'LD' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%bitcast_ln810 = bitcast i32 %LD"   --->   Operation 96 'bitcast' 'bitcast_ln810' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.69ns)   --->   "%v134 = select i1 %icmp_ln1136, i32 0, i32 %bitcast_ln810"   --->   Operation 97 'select' 'v134' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 105 'ret' 'ret_ln0' <Predicate = (icmp_ln230)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_i_j_0_i11_l_j11_str"   --->   Operation 98 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 99 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 100 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%v270_addr = getelementptr i32 %v270, i64 0, i64 %zext_ln233_2" [kernel.cpp:238]   --->   Operation 101 'getelementptr' 'v270_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln231 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [kernel.cpp:231]   --->   Operation 102 'specloopname' 'specloopname_ln231' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (3.25ns)   --->   "%store_ln238 = store i32 %v134, i14 %v270_addr" [kernel.cpp:238]   --->   Operation 103 'store' 'store_ln238' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln231 = br void %for.body4.i207" [kernel.cpp:231]   --->   Operation 104 'br' 'br_ln231' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v266_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v269_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v270]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j11                   (alloca           ) [ 010000000]
i11                   (alloca           ) [ 010000000]
indvar_flatten59      (alloca           ) [ 010000000]
store_ln0             (store            ) [ 000000000]
store_ln0             (store            ) [ 000000000]
store_ln0             (store            ) [ 000000000]
br_ln0                (br               ) [ 000000000]
indvar_flatten59_load (load             ) [ 000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000]
icmp_ln230            (icmp             ) [ 011111110]
add_ln230             (add              ) [ 000000000]
br_ln230              (br               ) [ 000000000]
j11_load              (load             ) [ 000000000]
i11_load              (load             ) [ 000000000]
add_ln230_1           (add              ) [ 000000000]
icmp_ln231            (icmp             ) [ 000000000]
select_ln230          (select           ) [ 000000000]
select_ln230_1        (select           ) [ 000000000]
tmp_s                 (bitconcatenate   ) [ 000000000]
tmp_45                (bitconcatenate   ) [ 000000000]
zext_ln233            (zext             ) [ 000000000]
sub_ln233             (sub              ) [ 000000000]
zext_ln233_1          (zext             ) [ 000000000]
add_ln233             (add              ) [ 011000000]
add_ln231             (add              ) [ 000000000]
store_ln231           (store            ) [ 000000000]
store_ln231           (store            ) [ 000000000]
store_ln231           (store            ) [ 000000000]
zext_ln233_2          (zext             ) [ 010111111]
v266_V_addr           (getelementptr    ) [ 010100000]
v269_V_addr           (getelementptr    ) [ 010100000]
v129_V                (load             ) [ 000000000]
v130_V                (load             ) [ 000000000]
sext_ln859            (sext             ) [ 000000000]
sext_ln859_2          (sext             ) [ 000000000]
v133                  (add              ) [ 010010000]
p_Result_50           (bitselect        ) [ 010011110]
icmp_ln1136           (icmp             ) [ 010001110]
tmp_V                 (sub              ) [ 000000000]
tmp_V_4               (select           ) [ 010001100]
p_Result_s            (partselect       ) [ 000000000]
p_Result_51           (bitconcatenate   ) [ 000000000]
sext_ln1244           (sext             ) [ 000000000]
l                     (cttz             ) [ 010001100]
sub_ln1145            (sub              ) [ 010001100]
trunc_ln1145          (trunc            ) [ 010001000]
trunc_ln1148          (trunc            ) [ 010001000]
trunc_ln1144          (trunc            ) [ 010001110]
lsb_index             (add              ) [ 000000000]
tmp                   (partselect       ) [ 000000000]
icmp_ln1147           (icmp             ) [ 000000000]
sub_ln1148            (sub              ) [ 000000000]
zext_ln1148           (zext             ) [ 000000000]
lshr_ln1148           (lshr             ) [ 000000000]
p_Result_46           (and              ) [ 000000000]
icmp_ln1148           (icmp             ) [ 000000000]
a                     (and              ) [ 000000000]
tmp_54                (bitselect        ) [ 000000000]
xor_ln1150            (xor              ) [ 000000000]
add_ln1150            (add              ) [ 000000000]
p_Result_47           (bitselect        ) [ 000000000]
and_ln1150            (and              ) [ 000000000]
or_ln1150             (or               ) [ 000000000]
or_ln1150_1           (bitconcatenate   ) [ 010000100]
icmp_ln1159           (icmp             ) [ 010000100]
zext_ln1158           (zext             ) [ 000000000]
add_ln1159            (add              ) [ 000000000]
zext_ln1159           (zext             ) [ 000000000]
lshr_ln1159           (lshr             ) [ 000000000]
zext_ln1160           (zext             ) [ 000000000]
shl_ln1160            (shl              ) [ 000000000]
m_5                   (select           ) [ 000000000]
zext_ln1162           (zext             ) [ 000000000]
m_6                   (add              ) [ 000000000]
m                     (partselect       ) [ 010000010]
p_Result_48           (bitselect        ) [ 010000010]
zext_ln1163           (zext             ) [ 000000000]
select_ln1144         (select           ) [ 000000000]
sub_ln1165            (sub              ) [ 000000000]
add_ln1170            (add              ) [ 000000000]
tmp_12                (bitconcatenate   ) [ 000000000]
p_Result_52           (partset          ) [ 000000000]
LD                    (trunc            ) [ 000000000]
bitcast_ln810         (bitcast          ) [ 000000000]
v134                  (select           ) [ 010000001]
specloopname_ln0      (specloopname     ) [ 000000000]
empty                 (speclooptripcount) [ 000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000]
v270_addr             (getelementptr    ) [ 000000000]
specloopname_ln231    (specloopname     ) [ 000000000]
store_ln238           (store            ) [ 000000000]
br_ln231              (br               ) [ 000000000]
ret_ln0               (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v266_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v266_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v269_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v269_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v270">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v270"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i25"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i1.i25"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i25"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_S_i_j_0_i11_l_j11_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="j11_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j11/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i11_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i11/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="indvar_flatten59_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten59/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="v266_V_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="24" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="14" slack="0"/>
<pin id="126" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v266_V_addr/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="v269_V_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="24" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="14" slack="0"/>
<pin id="133" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v269_V_addr/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="14" slack="0"/>
<pin id="138" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v129_V/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="14" slack="0"/>
<pin id="144" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v130_V/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="v270_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="14" slack="6"/>
<pin id="152" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v270_addr/8 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln238_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="14" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="1"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln238/8 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln0_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="14" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln0_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="4" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln0_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="10" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="indvar_flatten59_load_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="14" slack="0"/>
<pin id="178" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten59_load/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln230_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="14" slack="0"/>
<pin id="181" dir="0" index="1" bw="14" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln230/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln230_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="14" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln230/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="j11_load_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="10" slack="0"/>
<pin id="193" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j11_load/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="i11_load_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i11_load/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln230_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln230_1/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln231_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="0"/>
<pin id="205" dir="0" index="1" bw="10" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln231/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="select_ln230_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="10" slack="0"/>
<pin id="212" dir="0" index="2" bw="10" slack="0"/>
<pin id="213" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln230/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="select_ln230_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="4" slack="0"/>
<pin id="220" dir="0" index="2" bw="4" slack="0"/>
<pin id="221" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln230_1/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_s_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="14" slack="0"/>
<pin id="227" dir="0" index="1" bw="4" slack="0"/>
<pin id="228" dir="0" index="2" bw="1" slack="0"/>
<pin id="229" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_45_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="12" slack="0"/>
<pin id="235" dir="0" index="1" bw="4" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_45/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln233_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="12" slack="0"/>
<pin id="243" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln233/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sub_ln233_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="14" slack="0"/>
<pin id="247" dir="0" index="1" bw="12" slack="0"/>
<pin id="248" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln233/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln233_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="0"/>
<pin id="253" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln233_1/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln233_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="14" slack="0"/>
<pin id="257" dir="0" index="1" bw="10" slack="0"/>
<pin id="258" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln233/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln231_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="10" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln231/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln231_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="14" slack="0"/>
<pin id="269" dir="0" index="1" bw="14" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln231/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln231_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="0" index="1" bw="4" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln231/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln231_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="0"/>
<pin id="279" dir="0" index="1" bw="10" slack="0"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln231/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln233_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="14" slack="1"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln233_2/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sext_ln859_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="24" slack="0"/>
<pin id="289" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln859/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="sext_ln859_2_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="24" slack="0"/>
<pin id="293" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln859_2/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="v133_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="24" slack="0"/>
<pin id="297" dir="0" index="1" bw="24" slack="0"/>
<pin id="298" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v133/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="p_Result_50_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="25" slack="0"/>
<pin id="304" dir="0" index="2" bw="6" slack="0"/>
<pin id="305" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_50/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln1136_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="25" slack="1"/>
<pin id="311" dir="0" index="1" bw="25" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1136/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_V_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="25" slack="1"/>
<pin id="317" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_V_4_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="0" index="1" bw="25" slack="0"/>
<pin id="322" dir="0" index="2" bw="25" slack="1"/>
<pin id="323" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_4/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="p_Result_s_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="25" slack="0"/>
<pin id="327" dir="0" index="1" bw="25" slack="0"/>
<pin id="328" dir="0" index="2" bw="6" slack="0"/>
<pin id="329" dir="0" index="3" bw="1" slack="0"/>
<pin id="330" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="p_Result_51_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="26" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="25" slack="0"/>
<pin id="339" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_51/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sext_ln1244_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="26" slack="0"/>
<pin id="345" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1244/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="l_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="26" slack="0"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="sub_ln1145_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="6" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1145/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="trunc_ln1145_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1145/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="trunc_ln1148_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1148/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="trunc_ln1144_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1144/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="lsb_index_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="0" index="1" bw="6" slack="0"/>
<pin id="376" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="31" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="0" index="3" bw="6" slack="0"/>
<pin id="383" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="icmp_ln1147_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="31" slack="0"/>
<pin id="390" dir="0" index="1" bw="31" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1147/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sub_ln1148_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="5" slack="0"/>
<pin id="396" dir="0" index="1" bw="5" slack="1"/>
<pin id="397" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln1148_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="5" slack="0"/>
<pin id="401" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1148/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="lshr_ln1148_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="5" slack="0"/>
<pin id="406" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1148/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="p_Result_46_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="25" slack="1"/>
<pin id="411" dir="0" index="1" bw="25" slack="0"/>
<pin id="412" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_46/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln1148_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="25" slack="0"/>
<pin id="416" dir="0" index="1" bw="25" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1148/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="a_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_54_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="0" index="2" bw="6" slack="0"/>
<pin id="430" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_54/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="xor_ln1150_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1150/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln1150_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="25" slack="1"/>
<pin id="442" dir="0" index="1" bw="6" slack="0"/>
<pin id="443" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1150/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="p_Result_47_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="25" slack="1"/>
<pin id="448" dir="0" index="2" bw="25" slack="0"/>
<pin id="449" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_47/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="and_ln1150_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1150/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="or_ln1150_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1150/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="or_ln1150_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="2" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1150_1/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="icmp_ln1159_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1159/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln1158_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="25" slack="2"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1158/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="add_ln1159_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="2"/>
<pin id="483" dir="0" index="1" bw="6" slack="0"/>
<pin id="484" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1159/6 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln1159_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1159/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="lshr_ln1159_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="25" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="0"/>
<pin id="493" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1159/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln1160_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="2"/>
<pin id="498" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1160/6 "/>
</bind>
</comp>

<comp id="499" class="1004" name="shl_ln1160_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="25" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="0"/>
<pin id="502" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1160/6 "/>
</bind>
</comp>

<comp id="505" class="1004" name="m_5_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="1"/>
<pin id="507" dir="0" index="1" bw="64" slack="0"/>
<pin id="508" dir="0" index="2" bw="64" slack="0"/>
<pin id="509" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_5/6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="zext_ln1162_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="2" slack="1"/>
<pin id="514" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1162/6 "/>
</bind>
</comp>

<comp id="515" class="1004" name="m_6_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="64" slack="0"/>
<pin id="517" dir="0" index="1" bw="2" slack="0"/>
<pin id="518" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_6/6 "/>
</bind>
</comp>

<comp id="521" class="1004" name="m_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="63" slack="0"/>
<pin id="523" dir="0" index="1" bw="64" slack="0"/>
<pin id="524" dir="0" index="2" bw="1" slack="0"/>
<pin id="525" dir="0" index="3" bw="7" slack="0"/>
<pin id="526" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m/6 "/>
</bind>
</comp>

<comp id="531" class="1004" name="p_Result_48_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="64" slack="0"/>
<pin id="534" dir="0" index="2" bw="6" slack="0"/>
<pin id="535" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_48/6 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln1163_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="63" slack="1"/>
<pin id="541" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1163/7 "/>
</bind>
</comp>

<comp id="542" class="1004" name="select_ln1144_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="1"/>
<pin id="544" dir="0" index="1" bw="8" slack="0"/>
<pin id="545" dir="0" index="2" bw="8" slack="0"/>
<pin id="546" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1144/7 "/>
</bind>
</comp>

<comp id="549" class="1004" name="sub_ln1165_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="5" slack="0"/>
<pin id="551" dir="0" index="1" bw="8" slack="3"/>
<pin id="552" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1165/7 "/>
</bind>
</comp>

<comp id="554" class="1004" name="add_ln1170_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="0"/>
<pin id="556" dir="0" index="1" bw="8" slack="0"/>
<pin id="557" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1170/7 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_12_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="9" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="4"/>
<pin id="563" dir="0" index="2" bw="8" slack="0"/>
<pin id="564" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="567" class="1004" name="p_Result_52_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="64" slack="0"/>
<pin id="569" dir="0" index="1" bw="63" slack="0"/>
<pin id="570" dir="0" index="2" bw="9" slack="0"/>
<pin id="571" dir="0" index="3" bw="6" slack="0"/>
<pin id="572" dir="0" index="4" bw="6" slack="0"/>
<pin id="573" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_52/7 "/>
</bind>
</comp>

<comp id="579" class="1004" name="LD_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="64" slack="0"/>
<pin id="581" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="LD/7 "/>
</bind>
</comp>

<comp id="583" class="1004" name="bitcast_ln810_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln810/7 "/>
</bind>
</comp>

<comp id="587" class="1004" name="v134_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="3"/>
<pin id="589" dir="0" index="1" bw="32" slack="0"/>
<pin id="590" dir="0" index="2" bw="32" slack="0"/>
<pin id="591" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v134/7 "/>
</bind>
</comp>

<comp id="594" class="1005" name="j11_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="10" slack="0"/>
<pin id="596" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j11 "/>
</bind>
</comp>

<comp id="601" class="1005" name="i11_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="4" slack="0"/>
<pin id="603" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i11 "/>
</bind>
</comp>

<comp id="608" class="1005" name="indvar_flatten59_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="14" slack="0"/>
<pin id="610" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten59 "/>
</bind>
</comp>

<comp id="615" class="1005" name="icmp_ln230_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="6"/>
<pin id="617" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln230 "/>
</bind>
</comp>

<comp id="619" class="1005" name="add_ln233_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="14" slack="1"/>
<pin id="621" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln233 "/>
</bind>
</comp>

<comp id="624" class="1005" name="zext_ln233_2_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="64" slack="6"/>
<pin id="626" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln233_2 "/>
</bind>
</comp>

<comp id="629" class="1005" name="v266_V_addr_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="14" slack="1"/>
<pin id="631" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v266_V_addr "/>
</bind>
</comp>

<comp id="634" class="1005" name="v269_V_addr_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="14" slack="1"/>
<pin id="636" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v269_V_addr "/>
</bind>
</comp>

<comp id="639" class="1005" name="v133_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="25" slack="1"/>
<pin id="641" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="v133 "/>
</bind>
</comp>

<comp id="646" class="1005" name="p_Result_50_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="1"/>
<pin id="648" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_50 "/>
</bind>
</comp>

<comp id="652" class="1005" name="icmp_ln1136_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="1"/>
<pin id="654" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln1136 "/>
</bind>
</comp>

<comp id="657" class="1005" name="tmp_V_4_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="25" slack="1"/>
<pin id="659" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="664" class="1005" name="l_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="2"/>
<pin id="666" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="669" class="1005" name="sub_ln1145_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="1"/>
<pin id="671" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1145 "/>
</bind>
</comp>

<comp id="675" class="1005" name="trunc_ln1145_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="25" slack="1"/>
<pin id="677" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1145 "/>
</bind>
</comp>

<comp id="680" class="1005" name="trunc_ln1148_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="5" slack="1"/>
<pin id="682" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1148 "/>
</bind>
</comp>

<comp id="685" class="1005" name="trunc_ln1144_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="3"/>
<pin id="687" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln1144 "/>
</bind>
</comp>

<comp id="690" class="1005" name="or_ln1150_1_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="2" slack="1"/>
<pin id="692" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="or_ln1150_1 "/>
</bind>
</comp>

<comp id="695" class="1005" name="icmp_ln1159_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="1"/>
<pin id="697" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1159 "/>
</bind>
</comp>

<comp id="700" class="1005" name="m_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="63" slack="1"/>
<pin id="702" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="705" class="1005" name="p_Result_48_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="1"/>
<pin id="707" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_48 "/>
</bind>
</comp>

<comp id="710" class="1005" name="v134_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="1"/>
<pin id="712" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v134 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="38" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="129" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="122" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="183"><net_src comp="176" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="176" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="201"><net_src comp="194" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="191" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="28" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="203" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="191" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="222"><net_src comp="203" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="197" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="194" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="230"><net_src comp="30" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="217" pin="3"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="12" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="238"><net_src comp="32" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="217" pin="3"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="34" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="244"><net_src comp="233" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="225" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="241" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="209" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="245" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="251" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="209" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="36" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="185" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="217" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="261" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="282" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="290"><net_src comp="136" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="142" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="287" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="40" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="295" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="42" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="313"><net_src comp="44" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="44" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="314" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="46" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="319" pin="3"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="42" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="334"><net_src comp="18" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="340"><net_src comp="48" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="50" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="325" pin="4"/><net_sink comp="335" pin=2"/></net>

<net id="346"><net_src comp="335" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="52" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="343" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="50" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="359"><net_src comp="54" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="347" pin="3"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="355" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="355" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="347" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="56" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="384"><net_src comp="58" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="373" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="6" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="387"><net_src comp="60" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="392"><net_src comp="378" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="62" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="64" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="394" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="66" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="399" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="403" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="409" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="44" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="388" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="414" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="68" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="373" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="60" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="438"><net_src comp="426" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="50" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="70" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="72" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="440" pin="2"/><net_sink comp="445" pin=2"/></net>

<net id="456"><net_src comp="445" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="434" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="420" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="74" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="76" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="458" pin="2"/><net_sink comp="464" pin=2"/></net>

<net id="476"><net_src comp="373" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="18" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="485"><net_src comp="78" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="489"><net_src comp="481" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="478" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="486" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="503"><net_src comp="478" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="496" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="510"><net_src comp="490" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="511"><net_src comp="499" pin="2"/><net_sink comp="505" pin=2"/></net>

<net id="519"><net_src comp="505" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="512" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="527"><net_src comp="80" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="515" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="529"><net_src comp="6" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="530"><net_src comp="82" pin="0"/><net_sink comp="521" pin=3"/></net>

<net id="536"><net_src comp="84" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="515" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="54" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="547"><net_src comp="86" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="548"><net_src comp="88" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="553"><net_src comp="90" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="558"><net_src comp="549" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="542" pin="3"/><net_sink comp="554" pin=1"/></net>

<net id="565"><net_src comp="92" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="554" pin="2"/><net_sink comp="560" pin=2"/></net>

<net id="574"><net_src comp="94" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="575"><net_src comp="539" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="576"><net_src comp="560" pin="3"/><net_sink comp="567" pin=2"/></net>

<net id="577"><net_src comp="96" pin="0"/><net_sink comp="567" pin=3"/></net>

<net id="578"><net_src comp="60" pin="0"/><net_sink comp="567" pin=4"/></net>

<net id="582"><net_src comp="567" pin="5"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="579" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="592"><net_src comp="98" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="593"><net_src comp="583" pin="1"/><net_sink comp="587" pin=2"/></net>

<net id="597"><net_src comp="110" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="600"><net_src comp="594" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="604"><net_src comp="114" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="607"><net_src comp="601" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="611"><net_src comp="118" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="614"><net_src comp="608" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="618"><net_src comp="179" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="255" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="627"><net_src comp="282" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="632"><net_src comp="122" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="637"><net_src comp="129" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="642"><net_src comp="295" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="645"><net_src comp="639" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="649"><net_src comp="301" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="655"><net_src comp="309" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="660"><net_src comp="319" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="663"><net_src comp="657" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="667"><net_src comp="347" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="672"><net_src comp="355" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="678"><net_src comp="361" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="683"><net_src comp="365" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="688"><net_src comp="369" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="693"><net_src comp="464" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="698"><net_src comp="472" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="703"><net_src comp="521" pin="4"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="708"><net_src comp="531" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="713"><net_src comp="587" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="155" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v270 | {8 }
 - Input state : 
	Port: Bert_layer_Pipeline_l_S_i_j_0_i11_l_j119 : v266_V | {2 3 }
	Port: Bert_layer_Pipeline_l_S_i_j_0_i11_l_j119 : v269_V | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten59_load : 1
		icmp_ln230 : 2
		add_ln230 : 2
		br_ln230 : 3
		j11_load : 1
		i11_load : 1
		add_ln230_1 : 2
		icmp_ln231 : 2
		select_ln230 : 3
		select_ln230_1 : 3
		tmp_s : 4
		tmp_45 : 4
		zext_ln233 : 5
		sub_ln233 : 6
		zext_ln233_1 : 4
		add_ln233 : 7
		add_ln231 : 4
		store_ln231 : 3
		store_ln231 : 4
		store_ln231 : 5
	State 2
		v266_V_addr : 1
		v269_V_addr : 1
		v129_V : 2
		v130_V : 2
	State 3
		sext_ln859 : 1
		sext_ln859_2 : 1
		v133 : 2
		p_Result_50 : 3
	State 4
		tmp_V_4 : 1
		p_Result_s : 2
		p_Result_51 : 3
		sext_ln1244 : 4
		l : 5
		sub_ln1145 : 6
		trunc_ln1145 : 7
		trunc_ln1148 : 7
		trunc_ln1144 : 6
	State 5
		tmp : 1
		icmp_ln1147 : 2
		zext_ln1148 : 1
		lshr_ln1148 : 2
		p_Result_46 : 3
		icmp_ln1148 : 3
		a : 4
		tmp_54 : 1
		xor_ln1150 : 2
		p_Result_47 : 1
		and_ln1150 : 2
		or_ln1150 : 4
		or_ln1150_1 : 4
		icmp_ln1159 : 1
	State 6
		zext_ln1159 : 1
		lshr_ln1159 : 2
		shl_ln1160 : 1
		m_5 : 3
		m_6 : 4
		m : 5
		p_Result_48 : 5
	State 7
		add_ln1170 : 1
		tmp_12 : 2
		p_Result_52 : 3
		LD : 4
		bitcast_ln810 : 5
		v134 : 6
	State 8
		store_ln238 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    add_ln230_fu_185   |    0    |    17   |
|          |   add_ln230_1_fu_197  |    0    |    13   |
|          |    add_ln233_fu_255   |    0    |    14   |
|          |    add_ln231_fu_261   |    0    |    13   |
|    add   |      v133_fu_295      |    0    |    31   |
|          |    lsb_index_fu_373   |    0    |    39   |
|          |   add_ln1150_fu_440   |    0    |    32   |
|          |   add_ln1159_fu_481   |    0    |    39   |
|          |       m_6_fu_515      |    0    |    71   |
|          |   add_ln1170_fu_554   |    0    |    8    |
|----------|-----------------------|---------|---------|
|          |  select_ln230_fu_209  |    0    |    10   |
|          | select_ln230_1_fu_217 |    0    |    4    |
|  select  |     tmp_V_4_fu_319    |    0    |    25   |
|          |       m_5_fu_505      |    0    |    64   |
|          |  select_ln1144_fu_542 |    0    |    8    |
|          |      v134_fu_587      |    0    |    32   |
|----------|-----------------------|---------|---------|
|   lshr   |   lshr_ln1148_fu_403  |    0    |    11   |
|          |   lshr_ln1159_fu_490  |    0    |   100   |
|----------|-----------------------|---------|---------|
|          |    sub_ln233_fu_245   |    0    |    14   |
|          |      tmp_V_fu_314     |    0    |    32   |
|    sub   |   sub_ln1145_fu_355   |    0    |    39   |
|          |   sub_ln1148_fu_394   |    0    |    13   |
|          |   sub_ln1165_fu_549   |    0    |    8    |
|----------|-----------------------|---------|---------|
|    shl   |   shl_ln1160_fu_499   |    0    |   100   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln230_fu_179   |    0    |    12   |
|          |   icmp_ln231_fu_203   |    0    |    11   |
|   icmp   |   icmp_ln1136_fu_309  |    0    |    15   |
|          |   icmp_ln1147_fu_388  |    0    |    17   |
|          |   icmp_ln1148_fu_414  |    0    |    15   |
|          |   icmp_ln1159_fu_472  |    0    |    18   |
|----------|-----------------------|---------|---------|
|          |   p_Result_46_fu_409  |    0    |    25   |
|    and   |        a_fu_420       |    0    |    2    |
|          |   and_ln1150_fu_452   |    0    |    2    |
|----------|-----------------------|---------|---------|
|    xor   |   xor_ln1150_fu_434   |    0    |    2    |
|----------|-----------------------|---------|---------|
|    or    |    or_ln1150_fu_458   |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |      tmp_s_fu_225     |    0    |    0    |
|          |     tmp_45_fu_233     |    0    |    0    |
|bitconcatenate|   p_Result_51_fu_335  |    0    |    0    |
|          |   or_ln1150_1_fu_464  |    0    |    0    |
|          |     tmp_12_fu_560     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln233_fu_241   |    0    |    0    |
|          |  zext_ln233_1_fu_251  |    0    |    0    |
|          |  zext_ln233_2_fu_282  |    0    |    0    |
|          |   zext_ln1148_fu_399  |    0    |    0    |
|   zext   |   zext_ln1158_fu_478  |    0    |    0    |
|          |   zext_ln1159_fu_486  |    0    |    0    |
|          |   zext_ln1160_fu_496  |    0    |    0    |
|          |   zext_ln1162_fu_512  |    0    |    0    |
|          |   zext_ln1163_fu_539  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   sext_ln859_fu_287   |    0    |    0    |
|   sext   |  sext_ln859_2_fu_291  |    0    |    0    |
|          |   sext_ln1244_fu_343  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   p_Result_50_fu_301  |    0    |    0    |
| bitselect|     tmp_54_fu_426     |    0    |    0    |
|          |   p_Result_47_fu_445  |    0    |    0    |
|          |   p_Result_48_fu_531  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   p_Result_s_fu_325   |    0    |    0    |
|partselect|       tmp_fu_378      |    0    |    0    |
|          |        m_fu_521       |    0    |    0    |
|----------|-----------------------|---------|---------|
|   cttz   |        l_fu_347       |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |  trunc_ln1145_fu_361  |    0    |    0    |
|   trunc  |  trunc_ln1148_fu_365  |    0    |    0    |
|          |  trunc_ln1144_fu_369  |    0    |    0    |
|          |       LD_fu_579       |    0    |    0    |
|----------|-----------------------|---------|---------|
|  partset |   p_Result_52_fu_567  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   858   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln233_reg_619   |   14   |
|       i11_reg_601      |    4   |
|   icmp_ln1136_reg_652  |    1   |
|   icmp_ln1159_reg_695  |    1   |
|   icmp_ln230_reg_615   |    1   |
|indvar_flatten59_reg_608|   14   |
|       j11_reg_594      |   10   |
|        l_reg_664       |   32   |
|        m_reg_700       |   63   |
|   or_ln1150_1_reg_690  |    2   |
|   p_Result_48_reg_705  |    1   |
|   p_Result_50_reg_646  |    1   |
|   sub_ln1145_reg_669   |   32   |
|     tmp_V_4_reg_657    |   25   |
|  trunc_ln1144_reg_685  |    8   |
|  trunc_ln1145_reg_675  |   25   |
|  trunc_ln1148_reg_680  |    5   |
|      v133_reg_639      |   25   |
|      v134_reg_710      |   32   |
|   v266_V_addr_reg_629  |   14   |
|   v269_V_addr_reg_634  |   14   |
|  zext_ln233_2_reg_624  |   64   |
+------------------------+--------+
|          Total         |   388  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_136 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_142 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   56   ||  3.176  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   858  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   388  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   388  |   876  |
+-----------+--------+--------+--------+
