

================================================================
== Synthesis Summary Report of 'atax'
================================================================
+ General Information: 
    * Date:           Sun Mar 16 13:18:08 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        atax
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |              Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |            |            |     |
    |              & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |+ atax                            |     -|  0.00|     2148|  1.074e+04|         -|     2149|     -|        no|     -|  192 (2%)|  43927 (1%)|  52241 (4%)|    -|
    | + atax_Pipeline_1                |     -|  2.56|       34|    170.000|         -|       34|     -|        no|     -|         -|     8 (~0%)|    50 (~0%)|    -|
    |  o Loop 1                        |     -|  3.65|       32|    160.000|         1|        1|    32|       yes|     -|         -|           -|           -|    -|
    | + atax_Pipeline_VITIS_LOOP_17_1  |     -|  0.00|     1029|  5.145e+03|         -|     1029|     -|        no|     -|   96 (1%)|  2490 (~0%)|  2243 (~0%)|    -|
    |  o VITIS_LOOP_17_1               |    II|  3.65|     1027|  5.135e+03|        36|       32|    32|       yes|     -|         -|           -|           -|    -|
    | + atax_Pipeline_VITIS_LOOP_27_3  |     -|  0.00|     1042|  5.210e+03|         -|     1042|     -|        no|     -|   96 (1%)|  8634 (~0%)|  5290 (~0%)|    -|
    |  o VITIS_LOOP_27_3               |    II|  3.65|     1040|  5.200e+03|        49|       32|    32|       yes|     -|         -|           -|           -|    -|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface     | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|               | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem    | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_0  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_1  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_10 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_11 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_12 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_13 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_14 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_15 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_16 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_17 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_18 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_19 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_2  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_20 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_21 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_22 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_23 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_24 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_25 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_26 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_27 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_28 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_29 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_3  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_30 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_31 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_4  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_5  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_6  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_7  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_8  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_9  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 9             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register   | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | A_1        | 0x10   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control | A_2        | 0x14   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control | x_1        | 0x1c   | 32    | W      | Data signal of x                 |                                                                      |
| s_axi_control | x_2        | 0x20   | 32    | W      | Data signal of x                 |                                                                      |
| s_axi_control | y_out_0_1  | 0x28   | 32    | W      | Data signal of y_out_0           |                                                                      |
| s_axi_control | y_out_0_2  | 0x2c   | 32    | W      | Data signal of y_out_0           |                                                                      |
| s_axi_control | y_out_1_1  | 0x34   | 32    | W      | Data signal of y_out_1           |                                                                      |
| s_axi_control | y_out_1_2  | 0x38   | 32    | W      | Data signal of y_out_1           |                                                                      |
| s_axi_control | y_out_2_1  | 0x40   | 32    | W      | Data signal of y_out_2           |                                                                      |
| s_axi_control | y_out_2_2  | 0x44   | 32    | W      | Data signal of y_out_2           |                                                                      |
| s_axi_control | y_out_3_1  | 0x4c   | 32    | W      | Data signal of y_out_3           |                                                                      |
| s_axi_control | y_out_3_2  | 0x50   | 32    | W      | Data signal of y_out_3           |                                                                      |
| s_axi_control | y_out_4_1  | 0x58   | 32    | W      | Data signal of y_out_4           |                                                                      |
| s_axi_control | y_out_4_2  | 0x5c   | 32    | W      | Data signal of y_out_4           |                                                                      |
| s_axi_control | y_out_5_1  | 0x64   | 32    | W      | Data signal of y_out_5           |                                                                      |
| s_axi_control | y_out_5_2  | 0x68   | 32    | W      | Data signal of y_out_5           |                                                                      |
| s_axi_control | y_out_6_1  | 0x70   | 32    | W      | Data signal of y_out_6           |                                                                      |
| s_axi_control | y_out_6_2  | 0x74   | 32    | W      | Data signal of y_out_6           |                                                                      |
| s_axi_control | y_out_7_1  | 0x7c   | 32    | W      | Data signal of y_out_7           |                                                                      |
| s_axi_control | y_out_7_2  | 0x80   | 32    | W      | Data signal of y_out_7           |                                                                      |
| s_axi_control | y_out_8_1  | 0x88   | 32    | W      | Data signal of y_out_8           |                                                                      |
| s_axi_control | y_out_8_2  | 0x8c   | 32    | W      | Data signal of y_out_8           |                                                                      |
| s_axi_control | y_out_9_1  | 0x94   | 32    | W      | Data signal of y_out_9           |                                                                      |
| s_axi_control | y_out_9_2  | 0x98   | 32    | W      | Data signal of y_out_9           |                                                                      |
| s_axi_control | y_out_10_1 | 0xa0   | 32    | W      | Data signal of y_out_10          |                                                                      |
| s_axi_control | y_out_10_2 | 0xa4   | 32    | W      | Data signal of y_out_10          |                                                                      |
| s_axi_control | y_out_11_1 | 0xac   | 32    | W      | Data signal of y_out_11          |                                                                      |
| s_axi_control | y_out_11_2 | 0xb0   | 32    | W      | Data signal of y_out_11          |                                                                      |
| s_axi_control | y_out_12_1 | 0xb8   | 32    | W      | Data signal of y_out_12          |                                                                      |
| s_axi_control | y_out_12_2 | 0xbc   | 32    | W      | Data signal of y_out_12          |                                                                      |
| s_axi_control | y_out_13_1 | 0xc4   | 32    | W      | Data signal of y_out_13          |                                                                      |
| s_axi_control | y_out_13_2 | 0xc8   | 32    | W      | Data signal of y_out_13          |                                                                      |
| s_axi_control | y_out_14_1 | 0xd0   | 32    | W      | Data signal of y_out_14          |                                                                      |
| s_axi_control | y_out_14_2 | 0xd4   | 32    | W      | Data signal of y_out_14          |                                                                      |
| s_axi_control | y_out_15_1 | 0xdc   | 32    | W      | Data signal of y_out_15          |                                                                      |
| s_axi_control | y_out_15_2 | 0xe0   | 32    | W      | Data signal of y_out_15          |                                                                      |
| s_axi_control | y_out_16_1 | 0xe8   | 32    | W      | Data signal of y_out_16          |                                                                      |
| s_axi_control | y_out_16_2 | 0xec   | 32    | W      | Data signal of y_out_16          |                                                                      |
| s_axi_control | y_out_17_1 | 0xf4   | 32    | W      | Data signal of y_out_17          |                                                                      |
| s_axi_control | y_out_17_2 | 0xf8   | 32    | W      | Data signal of y_out_17          |                                                                      |
| s_axi_control | y_out_18_1 | 0x100  | 32    | W      | Data signal of y_out_18          |                                                                      |
| s_axi_control | y_out_18_2 | 0x104  | 32    | W      | Data signal of y_out_18          |                                                                      |
| s_axi_control | y_out_19_1 | 0x10c  | 32    | W      | Data signal of y_out_19          |                                                                      |
| s_axi_control | y_out_19_2 | 0x110  | 32    | W      | Data signal of y_out_19          |                                                                      |
| s_axi_control | y_out_20_1 | 0x118  | 32    | W      | Data signal of y_out_20          |                                                                      |
| s_axi_control | y_out_20_2 | 0x11c  | 32    | W      | Data signal of y_out_20          |                                                                      |
| s_axi_control | y_out_21_1 | 0x124  | 32    | W      | Data signal of y_out_21          |                                                                      |
| s_axi_control | y_out_21_2 | 0x128  | 32    | W      | Data signal of y_out_21          |                                                                      |
| s_axi_control | y_out_22_1 | 0x130  | 32    | W      | Data signal of y_out_22          |                                                                      |
| s_axi_control | y_out_22_2 | 0x134  | 32    | W      | Data signal of y_out_22          |                                                                      |
| s_axi_control | y_out_23_1 | 0x13c  | 32    | W      | Data signal of y_out_23          |                                                                      |
| s_axi_control | y_out_23_2 | 0x140  | 32    | W      | Data signal of y_out_23          |                                                                      |
| s_axi_control | y_out_24_1 | 0x148  | 32    | W      | Data signal of y_out_24          |                                                                      |
| s_axi_control | y_out_24_2 | 0x14c  | 32    | W      | Data signal of y_out_24          |                                                                      |
| s_axi_control | y_out_25_1 | 0x154  | 32    | W      | Data signal of y_out_25          |                                                                      |
| s_axi_control | y_out_25_2 | 0x158  | 32    | W      | Data signal of y_out_25          |                                                                      |
| s_axi_control | y_out_26_1 | 0x160  | 32    | W      | Data signal of y_out_26          |                                                                      |
| s_axi_control | y_out_26_2 | 0x164  | 32    | W      | Data signal of y_out_26          |                                                                      |
| s_axi_control | y_out_27_1 | 0x16c  | 32    | W      | Data signal of y_out_27          |                                                                      |
| s_axi_control | y_out_27_2 | 0x170  | 32    | W      | Data signal of y_out_27          |                                                                      |
| s_axi_control | y_out_28_1 | 0x178  | 32    | W      | Data signal of y_out_28          |                                                                      |
| s_axi_control | y_out_28_2 | 0x17c  | 32    | W      | Data signal of y_out_28          |                                                                      |
| s_axi_control | y_out_29_1 | 0x184  | 32    | W      | Data signal of y_out_29          |                                                                      |
| s_axi_control | y_out_29_2 | 0x188  | 32    | W      | Data signal of y_out_29          |                                                                      |
| s_axi_control | y_out_30_1 | 0x190  | 32    | W      | Data signal of y_out_30          |                                                                      |
| s_axi_control | y_out_30_2 | 0x194  | 32    | W      | Data signal of y_out_30          |                                                                      |
| s_axi_control | y_out_31_1 | 0x19c  | 32    | W      | Data signal of y_out_31          |                                                                      |
| s_axi_control | y_out_31_2 | 0x1a0  | 32    | W      | Data signal of y_out_31          |                                                                      |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | int*     |
| x        | in        | int*     |
| y_out    | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                       |
+----------+---------------+-----------+----------+-------------------------------+
| A        | m_axi_gmem    | interface |          |                               |
| A        | s_axi_control | register  | offset   | name=A_1 offset=0x10 range=32 |
| A        | s_axi_control | register  | offset   | name=A_2 offset=0x14 range=32 |
| x        | m_axi_gmem    | interface |          |                               |
| x        | s_axi_control | register  | offset   | name=x_1 offset=0x1c range=32 |
| x        | s_axi_control | register  | offset   | name=x_2 offset=0x20 range=32 |
| y_out    | m_axi_gmem_0  | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_1  | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_2  | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_3  | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_4  | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_5  | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_6  | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_7  | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_8  | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_9  | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_10 | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_11 | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_12 | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_13 | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_14 | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_15 | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_16 | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_17 | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_18 | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_19 | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_20 | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_21 | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_22 | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_23 | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_24 | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_25 | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_26 | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_27 | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_28 | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_29 | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_30 | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_31 | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
+----------+---------------+-----------+----------+-------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------------+-----------+--------+-------+------------------------------------------------------------------------------------+
| HW Interface | Loop            | Direction | Length | Width | Location                                                                           |
+--------------+-----------------+-----------+--------+-------+------------------------------------------------------------------------------------+
| m_axi_gmem   | VITIS_LOOP_17_1 | read      | 1024   | 32    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:17:19 |
+--------------+-----------------+-----------+--------+-------+------------------------------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+---------------+----------+-----------------+-------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------+
| HW Interface  | Variable | Loop            | Problem                                                                                               | Resolution | Location                                                                           |
+---------------+----------+-----------------+-------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------+
| m_axi_gmem_30 | y_out_30 | VITIS_LOOP_27_3 | Access store is in the conditional branch                                                             | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem_29 | y_out_29 | VITIS_LOOP_27_3 | Access store is in the conditional branch                                                             | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem_28 | y_out_28 | VITIS_LOOP_27_3 | Access store is in the conditional branch                                                             | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem_27 | y_out_27 | VITIS_LOOP_27_3 | Access store is in the conditional branch                                                             | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem_26 | y_out_26 | VITIS_LOOP_27_3 | Access store is in the conditional branch                                                             | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem_25 | y_out_25 | VITIS_LOOP_27_3 | Access store is in the conditional branch                                                             | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem_24 | y_out_24 | VITIS_LOOP_27_3 | Access store is in the conditional branch                                                             | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem_23 | y_out_23 | VITIS_LOOP_27_3 | Access store is in the conditional branch                                                             | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem_22 | y_out_22 | VITIS_LOOP_27_3 | Access store is in the conditional branch                                                             | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem_21 | y_out_21 | VITIS_LOOP_27_3 | Access store is in the conditional branch                                                             | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem_20 | y_out_20 | VITIS_LOOP_27_3 | Access store is in the conditional branch                                                             | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem_19 | y_out_19 | VITIS_LOOP_27_3 | Access store is in the conditional branch                                                             | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem_18 | y_out_18 | VITIS_LOOP_27_3 | Access store is in the conditional branch                                                             | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem_17 | y_out_17 | VITIS_LOOP_27_3 | Access store is in the conditional branch                                                             | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem_16 | y_out_16 | VITIS_LOOP_27_3 | Access store is in the conditional branch                                                             | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem_15 | y_out_15 | VITIS_LOOP_27_3 | Access store is in the conditional branch                                                             | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem_14 | y_out_14 | VITIS_LOOP_27_3 | Access store is in the conditional branch                                                             | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem_13 | y_out_13 | VITIS_LOOP_27_3 | Access store is in the conditional branch                                                             | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem_12 | y_out_12 | VITIS_LOOP_27_3 | Access store is in the conditional branch                                                             | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem_11 | y_out_11 | VITIS_LOOP_27_3 | Access store is in the conditional branch                                                             | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem_10 | y_out_10 | VITIS_LOOP_27_3 | Access store is in the conditional branch                                                             | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem_9  | y_out_9  | VITIS_LOOP_27_3 | Access store is in the conditional branch                                                             | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem_8  | y_out_8  | VITIS_LOOP_27_3 | Access store is in the conditional branch                                                             | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem_7  | y_out_7  | VITIS_LOOP_27_3 | Access store is in the conditional branch                                                             | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem_6  | y_out_6  | VITIS_LOOP_27_3 | Access store is in the conditional branch                                                             | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem_5  | y_out_5  | VITIS_LOOP_27_3 | Access store is in the conditional branch                                                             | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem_4  | y_out_4  | VITIS_LOOP_27_3 | Access store is in the conditional branch                                                             | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem_3  | y_out_3  | VITIS_LOOP_27_3 | Access store is in the conditional branch                                                             | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem_2  | y_out_2  | VITIS_LOOP_27_3 | Access store is in the conditional branch                                                             | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem_1  | y_out_1  | VITIS_LOOP_27_3 | Access store is in the conditional branch                                                             | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem_0  | y_out_0  | VITIS_LOOP_27_3 | Access store is in the conditional branch                                                             | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem_31 | y_out_31 | VITIS_LOOP_27_3 | Access store is in the conditional branch                                                             | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    | A        | VITIS_LOOP_27_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    | A        | VITIS_LOOP_27_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    | A        | VITIS_LOOP_27_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    | A        | VITIS_LOOP_27_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    | A        | VITIS_LOOP_27_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    | A        | VITIS_LOOP_27_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    | A        | VITIS_LOOP_27_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    | A        | VITIS_LOOP_27_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    | A        | VITIS_LOOP_27_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    | A        | VITIS_LOOP_27_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    | A        | VITIS_LOOP_27_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    | A        | VITIS_LOOP_27_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    | A        | VITIS_LOOP_27_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    | A        | VITIS_LOOP_27_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    | A        | VITIS_LOOP_27_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    | A        | VITIS_LOOP_27_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    | A        | VITIS_LOOP_27_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    | A        | VITIS_LOOP_27_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    | A        | VITIS_LOOP_27_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    | A        | VITIS_LOOP_27_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    | A        | VITIS_LOOP_27_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    | A        | VITIS_LOOP_27_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    | A        | VITIS_LOOP_27_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    | A        | VITIS_LOOP_27_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    | A        | VITIS_LOOP_27_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    | A        | VITIS_LOOP_27_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    | A        | VITIS_LOOP_27_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    | A        | VITIS_LOOP_27_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    | A        | VITIS_LOOP_27_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    | A        | VITIS_LOOP_27_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    | A        | VITIS_LOOP_27_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    | A        | VITIS_LOOP_27_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    | A        | VITIS_LOOP_17_1 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:17:19 |
| m_axi_gmem    |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
| m_axi_gmem    |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:27:22 |
+---------------+----------+-----------------+-------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                             | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+----------------------------------+-----+--------+-------------+-----+--------+---------+
| + atax                           | 192 |        |             |     |        |         |
|   add_ln27_fu_1782_p2            | -   |        | add_ln27    | add | fabric | 0       |
|   add_ln27_1_fu_1798_p2          | -   |        | add_ln27_1  | add | fabric | 0       |
|   add_ln27_2_fu_1814_p2          | -   |        | add_ln27_2  | add | fabric | 0       |
|   add_ln27_3_fu_1830_p2          | -   |        | add_ln27_3  | add | fabric | 0       |
|   add_ln27_4_fu_1846_p2          | -   |        | add_ln27_4  | add | fabric | 0       |
|   add_ln27_5_fu_1862_p2          | -   |        | add_ln27_5  | add | fabric | 0       |
|   add_ln27_6_fu_1878_p2          | -   |        | add_ln27_6  | add | fabric | 0       |
|   add_ln27_7_fu_1894_p2          | -   |        | add_ln27_7  | add | fabric | 0       |
|   add_ln27_8_fu_1910_p2          | -   |        | add_ln27_8  | add | fabric | 0       |
|   add_ln27_9_fu_1926_p2          | -   |        | add_ln27_9  | add | fabric | 0       |
|   add_ln27_10_fu_1942_p2         | -   |        | add_ln27_10 | add | fabric | 0       |
|   add_ln27_11_fu_1958_p2         | -   |        | add_ln27_11 | add | fabric | 0       |
|   add_ln27_12_fu_1974_p2         | -   |        | add_ln27_12 | add | fabric | 0       |
|   add_ln27_13_fu_1990_p2         | -   |        | add_ln27_13 | add | fabric | 0       |
|   add_ln27_14_fu_2006_p2         | -   |        | add_ln27_14 | add | fabric | 0       |
|   add_ln27_15_fu_2022_p2         | -   |        | add_ln27_15 | add | fabric | 0       |
|   add_ln27_16_fu_2038_p2         | -   |        | add_ln27_16 | add | fabric | 0       |
|   add_ln27_17_fu_2054_p2         | -   |        | add_ln27_17 | add | fabric | 0       |
|   add_ln27_18_fu_2070_p2         | -   |        | add_ln27_18 | add | fabric | 0       |
|   add_ln27_19_fu_2086_p2         | -   |        | add_ln27_19 | add | fabric | 0       |
|   add_ln27_20_fu_2102_p2         | -   |        | add_ln27_20 | add | fabric | 0       |
|   add_ln27_21_fu_2118_p2         | -   |        | add_ln27_21 | add | fabric | 0       |
|   add_ln27_22_fu_2134_p2         | -   |        | add_ln27_22 | add | fabric | 0       |
|   add_ln27_23_fu_2150_p2         | -   |        | add_ln27_23 | add | fabric | 0       |
|   add_ln27_24_fu_2166_p2         | -   |        | add_ln27_24 | add | fabric | 0       |
|   add_ln27_25_fu_2182_p2         | -   |        | add_ln27_25 | add | fabric | 0       |
|   add_ln27_26_fu_2198_p2         | -   |        | add_ln27_26 | add | fabric | 0       |
|   add_ln27_27_fu_2214_p2         | -   |        | add_ln27_27 | add | fabric | 0       |
|   add_ln27_28_fu_2230_p2         | -   |        | add_ln27_28 | add | fabric | 0       |
|   add_ln27_29_fu_2246_p2         | -   |        | add_ln27_29 | add | fabric | 0       |
|   add_ln27_30_fu_2262_p2         | -   |        | add_ln27_30 | add | fabric | 0       |
|  + atax_Pipeline_1               | 0   |        |             |     |        |         |
|    empty_82_fu_518_p2            | -   |        | empty_82    | add | fabric | 0       |
|  + atax_Pipeline_VITIS_LOOP_17_1 | 96  |        |             |     |        |         |
|    add_ln17_fu_1241_p2           | -   |        | add_ln17    | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U33        | 3   |        | mul_ln22    | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U34        | 3   |        | mul_ln22_1  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U35        | 3   |        | mul_ln22_2  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U36        | 3   |        | mul_ln22_3  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U37        | 3   |        | mul_ln22_4  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U38        | 3   |        | mul_ln22_5  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U39        | 3   |        | mul_ln22_6  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U40        | 3   |        | mul_ln22_7  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U41        | 3   |        | mul_ln22_8  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U42        | 3   |        | mul_ln22_9  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U43        | 3   |        | mul_ln22_10 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U44        | 3   |        | mul_ln22_11 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U45        | 3   |        | mul_ln22_12 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U46        | 3   |        | mul_ln22_13 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U47        | 3   |        | mul_ln22_14 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U48        | 3   |        | mul_ln22_15 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U49        | 3   |        | mul_ln22_16 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U50        | 3   |        | mul_ln22_17 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U51        | 3   |        | mul_ln22_18 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U52        | 3   |        | mul_ln22_19 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U53        | 3   |        | mul_ln22_20 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U54        | 3   |        | mul_ln22_21 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U55        | 3   |        | mul_ln22_22 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U56        | 3   |        | mul_ln22_23 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U57        | 3   |        | mul_ln22_24 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U58        | 3   |        | mul_ln22_25 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U59        | 3   |        | mul_ln22_26 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U60        | 3   |        | mul_ln22_27 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U61        | 3   |        | mul_ln22_28 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U62        | 3   |        | mul_ln22_29 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U63        | 3   |        | mul_ln22_30 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U64        | 3   |        | mul_ln22_31 | mul | auto   | 0       |
|    add_ln22_fu_1501_p2           | -   |        | add_ln22    | add | fabric | 0       |
|    add_ln22_1_fu_1483_p2         | -   |        | add_ln22_1  | add | fabric | 0       |
|    add_ln22_4_fu_1463_p2         | -   |        | add_ln22_4  | add | fabric | 0       |
|    add_ln22_7_fu_1377_p2         | -   |        | add_ln22_7  | add | fabric | 0       |
|    add_ln22_8_fu_1391_p2         | -   |        | add_ln22_8  | add | fabric | 0       |
|    add_ln22_11_fu_1423_p2        | -   |        | add_ln22_11 | add | fabric | 0       |
|    add_ln22_16_fu_1285_p2        | -   |        | add_ln22_16 | add | fabric | 0       |
|    add_ln22_19_fu_1319_p2        | -   |        | add_ln22_19 | add | fabric | 0       |
|    add_ln22_22_fu_1339_p2        | -   |        | add_ln22_22 | add | fabric | 0       |
|    add_ln22_23_fu_1353_p2        | -   |        | add_ln22_23 | add | fabric | 0       |
|    add_ln22_26_fu_1527_p2        | -   |        | add_ln22_26 | add | fabric | 0       |
|  + atax_Pipeline_VITIS_LOOP_27_3 | 96  |        |             |     |        |         |
|    add_ln27_fu_2374_p2           | -   |        | add_ln27    | add | fabric | 0       |
|    add_ln32_fu_2384_p2           | -   |        | add_ln32    | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U164       | 3   |        | mul_ln32    | mul | auto   | 0       |
|    add_ln32_1_fu_2400_p2         | -   |        | add_ln32_1  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U165       | 3   |        | mul_ln32_1  | mul | auto   | 0       |
|    add_ln32_2_fu_2416_p2         | -   |        | add_ln32_2  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U166       | 3   |        | mul_ln32_2  | mul | auto   | 0       |
|    add_ln32_3_fu_2432_p2         | -   |        | add_ln32_3  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U167       | 3   |        | mul_ln32_3  | mul | auto   | 0       |
|    add_ln32_4_fu_2448_p2         | -   |        | add_ln32_4  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U168       | 3   |        | mul_ln32_4  | mul | auto   | 0       |
|    add_ln32_5_fu_2464_p2         | -   |        | add_ln32_5  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U169       | 3   |        | mul_ln32_5  | mul | auto   | 0       |
|    add_ln32_6_fu_2480_p2         | -   |        | add_ln32_6  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U170       | 3   |        | mul_ln32_6  | mul | auto   | 0       |
|    add_ln32_7_fu_2496_p2         | -   |        | add_ln32_7  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U171       | 3   |        | mul_ln32_7  | mul | auto   | 0       |
|    add_ln32_8_fu_2512_p2         | -   |        | add_ln32_8  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U172       | 3   |        | mul_ln32_8  | mul | auto   | 0       |
|    add_ln32_9_fu_2528_p2         | -   |        | add_ln32_9  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U173       | 3   |        | mul_ln32_9  | mul | auto   | 0       |
|    add_ln32_10_fu_2544_p2        | -   |        | add_ln32_10 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U174       | 3   |        | mul_ln32_10 | mul | auto   | 0       |
|    add_ln32_11_fu_2560_p2        | -   |        | add_ln32_11 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U175       | 3   |        | mul_ln32_11 | mul | auto   | 0       |
|    add_ln32_12_fu_2576_p2        | -   |        | add_ln32_12 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U176       | 3   |        | mul_ln32_12 | mul | auto   | 0       |
|    add_ln32_13_fu_2592_p2        | -   |        | add_ln32_13 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U177       | 3   |        | mul_ln32_13 | mul | auto   | 0       |
|    add_ln32_14_fu_2608_p2        | -   |        | add_ln32_14 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U178       | 3   |        | mul_ln32_14 | mul | auto   | 0       |
|    add_ln32_15_fu_2624_p2        | -   |        | add_ln32_15 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U179       | 3   |        | mul_ln32_15 | mul | auto   | 0       |
|    add_ln32_16_fu_2640_p2        | -   |        | add_ln32_16 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U180       | 3   |        | mul_ln32_16 | mul | auto   | 0       |
|    add_ln32_17_fu_2656_p2        | -   |        | add_ln32_17 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U181       | 3   |        | mul_ln32_17 | mul | auto   | 0       |
|    add_ln32_18_fu_2672_p2        | -   |        | add_ln32_18 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U182       | 3   |        | mul_ln32_18 | mul | auto   | 0       |
|    add_ln32_19_fu_2688_p2        | -   |        | add_ln32_19 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U183       | 3   |        | mul_ln32_19 | mul | auto   | 0       |
|    add_ln32_20_fu_2704_p2        | -   |        | add_ln32_20 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U184       | 3   |        | mul_ln32_20 | mul | auto   | 0       |
|    add_ln32_21_fu_2720_p2        | -   |        | add_ln32_21 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U185       | 3   |        | mul_ln32_21 | mul | auto   | 0       |
|    add_ln32_22_fu_2736_p2        | -   |        | add_ln32_22 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U186       | 3   |        | mul_ln32_22 | mul | auto   | 0       |
|    add_ln32_23_fu_2752_p2        | -   |        | add_ln32_23 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U187       | 3   |        | mul_ln32_23 | mul | auto   | 0       |
|    add_ln32_24_fu_2768_p2        | -   |        | add_ln32_24 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U188       | 3   |        | mul_ln32_24 | mul | auto   | 0       |
|    add_ln32_25_fu_2784_p2        | -   |        | add_ln32_25 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U189       | 3   |        | mul_ln32_25 | mul | auto   | 0       |
|    add_ln32_26_fu_2800_p2        | -   |        | add_ln32_26 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U190       | 3   |        | mul_ln32_26 | mul | auto   | 0       |
|    add_ln32_27_fu_2816_p2        | -   |        | add_ln32_27 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U191       | 3   |        | mul_ln32_27 | mul | auto   | 0       |
|    add_ln32_28_fu_2832_p2        | -   |        | add_ln32_28 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U192       | 3   |        | mul_ln32_28 | mul | auto   | 0       |
|    add_ln32_29_fu_2848_p2        | -   |        | add_ln32_29 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U193       | 3   |        | mul_ln32_29 | mul | auto   | 0       |
|    add_ln32_30_fu_2864_p2        | -   |        | add_ln32_30 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U194       | 3   |        | mul_ln32_30 | mul | auto   | 0       |
|    add_ln32_31_fu_2880_p2        | -   |        | add_ln32_31 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U195       | 3   |        | mul_ln32_31 | mul | auto   | 0       |
|    add_ln32_32_fu_3118_p2        | -   |        | add_ln32_32 | add | fabric | 0       |
|    add_ln32_33_fu_3106_p2        | -   |        | add_ln32_33 | add | fabric | 0       |
|    add_ln32_36_fu_3088_p2        | -   |        | add_ln32_36 | add | fabric | 0       |
|    add_ln32_39_fu_3008_p2        | -   |        | add_ln32_39 | add | fabric | 0       |
|    add_ln32_40_fu_3020_p2        | -   |        | add_ln32_40 | add | fabric | 0       |
|    add_ln32_43_fu_3052_p2        | -   |        | add_ln32_43 | add | fabric | 0       |
|    add_ln32_48_fu_2928_p2        | -   |        | add_ln32_48 | add | fabric | 0       |
|    add_ln32_51_fu_2958_p2        | -   |        | add_ln32_51 | add | fabric | 0       |
|    add_ln32_54_fu_2976_p2        | -   |        | add_ln32_54 | add | fabric | 0       |
|    add_ln32_55_fu_2988_p2        | -   |        | add_ln32_55 | add | fabric | 0       |
|    add_ln32_58_fu_3144_p2        | -   |        | add_ln32_58 | add | fabric | 0       |
+----------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-------------------------------------------+----------------------------------------------+
| Type            | Options                                   | Location                                     |
+-----------------+-------------------------------------------+----------------------------------------------+
| interface       | m_axi port=A offset=slave bundle=gmem     | ../atax/generate/atax.cpp:4 in atax, A       |
| interface       | m_axi port=x offset=slave bundle=gmem     | ../atax/generate/atax.cpp:5 in atax, x       |
| interface       | m_axi port=y_out offset=slave bundle=gmem | ../atax/generate/atax.cpp:6 in atax, y_out   |
| interface       | s_axilite port=A bundle=control           | ../atax/generate/atax.cpp:7 in atax, A       |
| interface       | s_axilite port=x bundle=control           | ../atax/generate/atax.cpp:8 in atax, x       |
| interface       | s_axilite port=y_out bundle=control       | ../atax/generate/atax.cpp:9 in atax, y_out   |
| interface       | s_axilite port=return bundle=control      | ../atax/generate/atax.cpp:10 in atax, return |
| array_partition | variable=temp complete dim=1              | ../atax/generate/atax.cpp:13 in atax, temp   |
| array_partition | variable=y_out complete dim=1             | ../atax/generate/atax.cpp:14 in atax, y_out  |
| pipeline        |                                           | ../atax/generate/atax.cpp:18 in atax         |
| unroll          |                                           | ../atax/generate/atax.cpp:21 in atax         |
| pipeline        |                                           | ../atax/generate/atax.cpp:28 in atax         |
| unroll          |                                           | ../atax/generate/atax.cpp:31 in atax         |
+-----------------+-------------------------------------------+----------------------------------------------+


