begin block
  name nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_placedRouted
  pblocks 1
  clocks 1
  inputs 5
  outputs 3

  begin pblock
    name pblock_1 
    grid_ranges SLICE_X45Y178:SLICE_X46Y179
  end pblock
  begin clock
    name clk 
    period 2.500
  end clock

  begin input
    name clk
    netname clk
    numprims 9
    type input clock local
    maxdelay 0.000
    begin connections
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/fifo/Empty_reg/C SLICE_X46Y178 SLICE_X46Y178/CLK2
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/fifo/Full_reg/C SLICE_X46Y178 SLICE_X46Y178/CLK2
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/fifo/Head_reg[0]/C SLICE_X45Y178 SLICE_X45Y178/CLK1
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/fifo/Head_reg[1]/C SLICE_X45Y178 SLICE_X45Y178/CLK2
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/fifo/Tail_reg[0]/C SLICE_X46Y178 SLICE_X46Y178/CLK1
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/fifo/Tail_reg[1]/C SLICE_X46Y178 SLICE_X46Y178/CLK1
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/fifo/Memory_reg_0_3_0_0/DP/CLK SLICE_X45Y178 SLICE_X45Y178/LCLK
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/fifo/Memory_reg_0_3_0_0/SP/CLK SLICE_X45Y178 SLICE_X45Y178/LCLK
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/tehb/data_reg_reg[0]/C SLICE_X46Y179 SLICE_X46Y179/CLK2
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/tehb/full_reg_reg/C SLICE_X46Y179 SLICE_X46Y179/CLK2
    end connections
  end input
  begin input
    name dataInArray_0
    netname dataInArray_0_net
    numprims 0
    type input signal
    maxdelay 0.424
    begin connections
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/tehb/data_reg[0]_i_1/I0 SLICE_X46Y179 SLICE_X46Y179/H2
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/tehb/dataOutArray[0][0]_INST_0/I2 SLICE_X46Y179 SLICE_X46Y179/D1
    end connections
  end input
  begin input
    name nReadyArray_0
    netname nReadyArray_0_net
    numprims 0
    type input signal
    maxdelay 0.651
    begin connections
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/fifo/Head[1]_i_1/I0 SLICE_X45Y178 SLICE_X45Y178/B2
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/fifo/readyArray[0]_INST_0/I0 SLICE_X46Y178 SLICE_X46Y178/C3
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/fifo/Full_i_1/I1 SLICE_X46Y178 SLICE_X46Y178/G2
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/fifo/Memory_reg_0_3_0_0_i_1/I1 SLICE_X46Y178 SLICE_X46Y178/F1
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/fifo/Tail[1]_i_1/I1 SLICE_X46Y178 SLICE_X46Y178/C3
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/fifo/Empty_i_1/I2 SLICE_X46Y178 SLICE_X46Y178/H1
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/fifo/Empty_i_2/I5 SLICE_X45Y178 SLICE_X45Y178/F3
    end connections
  end input
  begin input
    name pValidArray_0
    netname pValidArray_0_net
    numprims 0
    type input signal
    maxdelay 0.594
    begin connections
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/tehb/validArray[0]_INST_0/I0 SLICE_X46Y179 SLICE_X46Y179/G4
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/tehb/full_reg_i_1/I1 SLICE_X46Y179 SLICE_X46Y179/H4
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/tehb/data_reg[0]_i_1/I2 SLICE_X46Y179 SLICE_X46Y179/H4
    end connections
  end input
  begin input
    name rst
    netname rst
    numprims 9
    type input signal
    maxdelay 0.273
    begin connections
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/fifo/Memory_reg_0_3_0_0_i_1/I3 SLICE_X46Y178 SLICE_X46Y178/F6
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/fifo/Empty_i_1/I5 SLICE_X46Y178 SLICE_X46Y178/H6
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/fifo/Full_i_1/I5 SLICE_X46Y178 SLICE_X46Y178/G6
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/fifo/Head_reg[0]/R SLICE_X45Y178 SLICE_X45Y178/SRST1
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/fifo/Head_reg[1]/R SLICE_X45Y178 SLICE_X45Y178/SRST2
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/fifo/Tail_reg[0]/R SLICE_X46Y178 SLICE_X46Y178/SRST1
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/fifo/Tail_reg[1]/R SLICE_X46Y178 SLICE_X46Y178/SRST1
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/tehb/data_reg_reg[0]/CLR SLICE_X46Y179 SLICE_X46Y179/SRST2
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/tehb/full_reg_reg/CLR SLICE_X46Y179 SLICE_X46Y179/SRST2
    end connections
  end input

  begin output
    name dataOutArray_0
    netname dataOutArray_0_net
    numprims 0
    type output signal
    maxdelay 0.489
    begin connections
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/fifo/Memory_reg_0_3_0_0/DP/O SLICE_X45Y178 SLICE_X45Y178/GMUX SLICE_X45Y178/G_O
    end connections
  end output
  begin output
    name readyArray_0
    netname readyArray_0_net
    numprims 0
    type output signal
    maxdelay 0.465
    begin connections
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/tehb/readyArray[0]_INST_0/O SLICE_X46Y179 SLICE_X46Y179/GMUX
    end connections
  end output
  begin output
    name validArray_0
    netname validArray_0_net
    numprims 0
    type output signal
    maxdelay 0.574
    begin connections
      pin nonTranspFIFO_1_1_1_1_3_I60_J32_R2_C1_cell/nontranspFifo/fifo/validArray[0]_INST_0/O SLICE_X45Y178 SLICE_X45Y178/B_O
    end connections
  end output

end block
