#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec  2 04:35:00 2018
# Process ID: 28332
# Current directory: D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.runs/synth_1
# Command line: vivado.exe -log CS151_Processor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CS151_Processor.tcl
# Log file: D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.runs/synth_1/CS151_Processor.vds
# Journal file: D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CS151_Processor.tcl -notrace
Command: synth_design -top CS151_Processor -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27448 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 357.422 ; gain = 99.500
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CS151_Processor' [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:23]
INFO: [Synth 8-6157] synthesizing module 'insMem' [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'insMem' (1#1) [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v:23]
INFO: [Synth 8-6157] synthesizing module 'Controller' [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (2#1) [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegFile64x32' [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegFile64x32' (3#1) [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'sign_extend' [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_extend' (4#1) [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux2_1' [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux2_1' (5#1) [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU32bit' [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v:23]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v:36]
INFO: [Synth 8-6155] done synthesizing module 'adder' (6#1) [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Carry' does not match port width (2) of module 'adder' [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:44]
WARNING: [Synth 8-689] width (1) of port connection 'Overflow' does not match port width (2) of module 'adder' [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:44]
INFO: [Synth 8-6157] synthesizing module 'sub' [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:23]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:44]
INFO: [Synth 8-6155] done synthesizing module 'sub' (7#1) [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Equal' does not match port width (2) of module 'sub' [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:45]
WARNING: [Synth 8-689] width (1) of port connection 'Carry' does not match port width (2) of module 'sub' [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:45]
WARNING: [Synth 8-689] width (1) of port connection 'Overflow' does not match port width (2) of module 'sub' [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:45]
INFO: [Synth 8-6157] synthesizing module 'andder' [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v:23]
INFO: [Synth 8-6155] done synthesizing module 'andder' (8#1) [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v:23]
INFO: [Synth 8-6157] synthesizing module 'CS151_Or' [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CS151_Or' (9#1) [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v:23]
INFO: [Synth 8-6157] synthesizing module 'CS151_not' [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CS151_not' (10#1) [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v:23]
INFO: [Synth 8-6157] synthesizing module 'CS151_XOR' [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CS151_XOR' (11#1) [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v:23]
INFO: [Synth 8-6157] synthesizing module 'CS151_SHIFT' [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CS151_SHIFT' (12#1) [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v:23]
INFO: [Synth 8-6157] synthesizing module 'CS151_MOV' [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CS151_MOV' (13#1) [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:59]
INFO: [Synth 8-6155] done synthesizing module 'ALU32bit' (14#1) [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CS151_Processor' (15#1) [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 412.375 ; gain = 154.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 412.375 ; gain = 154.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 412.375 ; gain = 154.453
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-5544] ROM "RF" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "RF_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "e" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'o_reg' [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'e_reg' [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg' [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:57]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 434.547 ; gain = 176.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 64    
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 64    
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module insMem 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
Module RegFile64x32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 64    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 64    
Module Mux2_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module sub 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module CS151_XOR 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ALU32bit 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "ALU/SUB/s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALU/XOR/e" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design CS151_Processor has unconnected port addr[5]
WARNING: [Synth 8-3331] design CS151_Processor has unconnected port addr[4]
WARNING: [Synth 8-3331] design CS151_Processor has unconnected port addr[3]
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[63][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[62][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[61][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[60][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[59][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[58][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[57][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[56][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[55][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[54][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[53][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[52][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[51][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[50][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[49][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[48][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[47][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[46][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[45][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[44][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[43][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[42][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[41][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[40][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[39][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[38][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[37][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[36][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[35][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[34][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[33][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[32][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[31][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[30][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[29][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[28][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[27][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[26][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[25][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[24][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[23][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[22][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[21][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[20][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[19][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[18][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[17][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[16][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[15][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[14][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[13][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[12][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[11][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[10][16]' (FDRE) to 'RF/RF_reg[9][16]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[9][16]' (FDRE) to 'RF/RF_reg[8][16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RF/\RF_reg[8][16] )
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[63][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[62][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[61][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[60][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[59][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[58][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[57][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[56][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[55][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[54][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[53][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[52][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[51][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[50][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[49][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[48][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[47][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[46][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[45][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[44][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[43][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[42][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[41][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[40][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[39][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[38][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[37][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[36][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[35][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[34][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[33][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[32][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[31][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[30][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[29][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[28][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[27][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[26][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[25][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[24][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[23][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[22][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[21][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[20][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Synth 8-3886] merging instance 'RF/RF_reg[19][8]' (FDRE) to 'RF/RF_reg[9][8]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RF/\RF_reg[8][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RF/\RF_reg[8][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RF/\RF_reg[8][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RF/\RF_reg[8][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RF/\RF_reg[8][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RF/\RF_reg[8][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RF/\RF_reg[8][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RF/\RF_reg[8][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RF/\RF_reg[8][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RF/\RF_reg[8][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RF/\RF_reg[8][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RF/\RF_reg[8][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RF/\RF_reg[8][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RF/\RF_reg[8][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RF/\RF_reg[8][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RF/\RF_reg[8][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RF/\RF_reg[8][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RF/\RF_reg[8][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RF/\RF_reg[8][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RF/\RF_reg[8][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RF/\RF_reg[8][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RF/\RF_reg[8][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RF/\RF_reg[8][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RF/\RF_reg[8][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RF/\RF_reg[8][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RF/\RF_reg[8][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RF/\RF_reg[8][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RF/\RF_reg[8][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RF/\RF_reg[8][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RF/\RF_reg[8][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RF/\RF_reg[8][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ALU/e_reg )
WARNING: [Synth 8-3332] Sequential element (RF_reg[7][31]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[7][30]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[7][29]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[7][28]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[7][27]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[7][26]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[7][25]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[7][24]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[7][23]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[7][22]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[7][21]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[7][20]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[7][19]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[7][18]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[7][17]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[7][16]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[7][15]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[7][14]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[7][13]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[7][12]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[7][11]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[7][10]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[7][9]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[7][8]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[7][7]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[7][6]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[7][5]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[7][4]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[7][3]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[7][2]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[7][1]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[7][0]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[6][31]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[6][30]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[6][29]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[6][28]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[6][27]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[6][26]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[6][25]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[6][24]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[6][23]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[6][22]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[6][21]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[6][20]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[6][19]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[6][18]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[6][17]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[6][16]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[6][15]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[6][14]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[6][13]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[6][12]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[6][11]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[6][10]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[6][9]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[6][8]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[6][7]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[6][6]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[6][5]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[6][4]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[6][3]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[6][2]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[6][1]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[6][0]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[5][31]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[5][30]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[5][29]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[5][28]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[5][27]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[5][26]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[5][25]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[5][24]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[5][23]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[5][22]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[5][21]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[5][20]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[5][19]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[5][18]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[5][17]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[5][16]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[5][15]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[5][14]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[5][13]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[5][12]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[5][11]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[5][10]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[5][9]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[5][8]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[5][7]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[5][6]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[5][5]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[5][4]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[5][3]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[5][2]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[5][1]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[5][0]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[4][31]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[4][30]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[4][29]) is unused and will be removed from module RegFile64x32.
WARNING: [Synth 8-3332] Sequential element (RF_reg[4][28]) is unused and will be removed from module RegFile64x32.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 547.504 ; gain = 289.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 547.504 ; gain = 289.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RF/RF_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RF/RF_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RF/RF_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RF/RF_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RF/RF_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RF/RF_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RF/RF_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RF/RF_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RF/RF_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RF/RF_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RF/RF_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RF/RF_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RF/RF_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RF/RF_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RF/RF_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RF/RF_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RF/RF_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RF/RF_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RF/RF_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RF/RF_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RF/RF_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RF/RF_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RF/RF_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RF/RF_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RF/RF_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RF/RF_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RF/RF_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RF/RF_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RF/RF_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RF/RF_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RF/RF_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RF/RF_reg[0][31] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 547.504 ; gain = 289.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 547.504 ; gain = 289.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 547.504 ; gain = 289.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 547.504 ; gain = 289.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 547.504 ; gain = 289.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 547.504 ; gain = 289.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 547.504 ; gain = 289.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    20|
|3     |LUT2   |    63|
|4     |LUT3   |    89|
|5     |LUT5   |    12|
|6     |LUT6   |    11|
|7     |FDRE   |    64|
|8     |IBUF   |     5|
|9     |OBUF   |    35|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |   300|
|2     |  ALU    |ALU32bit     |    46|
|3     |    ADD  |adder        |    14|
|4     |  RF     |RegFile64x32 |   213|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 547.504 ; gain = 289.582
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 273 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 547.504 ; gain = 289.582
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 547.504 ; gain = 289.582
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
276 Infos, 114 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 652.313 ; gain = 407.270
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.runs/synth_1/CS151_Processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CS151_Processor_utilization_synth.rpt -pb CS151_Processor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 652.313 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec  2 04:35:26 2018...
