//full subtractor in gate level modelling
module full_sub(
    input A, B, Bin,
    output Diff, Borrow
);
    wire w1, w2, w3, w4, w5;
    xor (w1, A, B);
    xor (Diff, w1, Bin);
    not (w2, A);
    and (w3, w2, B);
    xor (w4, A, B);
    not (w5, w4, Bin);
    or (Borrow, w3, w5);
endmodule
