// Seed: 3409845820
module module_0 (
    input tri0 id_0,
    output wand id_1,
    output wire id_2,
    input supply0 id_3,
    output tri1 id_4,
    output wor id_5,
    input tri0 id_6,
    input supply1 id_7,
    input wire id_8
);
  assign id_5 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd79,
    parameter id_3 = 32'd88
) (
    input uwire _id_0,
    output supply1 id_1,
    input tri id_2
    , id_5,
    output supply1 _id_3
);
  wire id_6;
  ;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_8 = 0;
  assign id_5[id_0] = 1;
  assign id_3 = id_5;
  logic [id_3 : 1 'b0] id_7;
endmodule
