
Button.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000028b4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  080029c0  080029c0  000129c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080029e0  080029e0  00020054  2**0
                  CONTENTS
  4 .ARM          00000000  080029e0  080029e0  00020054  2**0
                  CONTENTS
  5 .preinit_array 00000000  080029e0  080029e0  00020054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080029e0  080029e0  000129e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080029e4  080029e4  000129e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000054  20000000  080029e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b8  20000054  08002a3c  00020054  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000010c  08002a3c  0002010c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009288  00000000  00000000  0002007d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019ae  00000000  00000000  00029305  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a40  00000000  00000000  0002acb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000940  00000000  00000000  0002b6f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016b17  00000000  00000000  0002c038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b351  00000000  00000000  00042b4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008238c  00000000  00000000  0004dea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d022c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002898  00000000  00000000  000d0280  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000054 	.word	0x20000054
 8000128:	00000000 	.word	0x00000000
 800012c:	080029a8 	.word	0x080029a8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000058 	.word	0x20000058
 8000148:	080029a8 	.word	0x080029a8

0800014c <subKeyProcess1>:
		return 1;
	}
	return 0;
}

void subKeyProcess1() {
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
	value = 0;
 8000150:	4b15      	ldr	r3, [pc, #84]	; (80001a8 <subKeyProcess1+0x5c>)
 8000152:	2200      	movs	r2, #0
 8000154:	601a      	str	r2, [r3, #0]
	button1_flag = 1;
 8000156:	4b15      	ldr	r3, [pc, #84]	; (80001ac <subKeyProcess1+0x60>)
 8000158:	2201      	movs	r2, #1
 800015a:	601a      	str	r2, [r3, #0]
	switch (mode) {
 800015c:	4b14      	ldr	r3, [pc, #80]	; (80001b0 <subKeyProcess1+0x64>)
 800015e:	681b      	ldr	r3, [r3, #0]
 8000160:	3b01      	subs	r3, #1
 8000162:	2b03      	cmp	r3, #3
 8000164:	d81a      	bhi.n	800019c <subKeyProcess1+0x50>
 8000166:	a201      	add	r2, pc, #4	; (adr r2, 800016c <subKeyProcess1+0x20>)
 8000168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800016c:	0800017d 	.word	0x0800017d
 8000170:	08000185 	.word	0x08000185
 8000174:	0800018d 	.word	0x0800018d
 8000178:	08000195 	.word	0x08000195
		case NORMAL_MODE:
			mode = RED_MODE;
 800017c:	4b0c      	ldr	r3, [pc, #48]	; (80001b0 <subKeyProcess1+0x64>)
 800017e:	2202      	movs	r2, #2
 8000180:	601a      	str	r2, [r3, #0]
			break;
 8000182:	e00c      	b.n	800019e <subKeyProcess1+0x52>
		case RED_MODE:
			mode = YELLOW_MODE;
 8000184:	4b0a      	ldr	r3, [pc, #40]	; (80001b0 <subKeyProcess1+0x64>)
 8000186:	2203      	movs	r2, #3
 8000188:	601a      	str	r2, [r3, #0]
			break;
 800018a:	e008      	b.n	800019e <subKeyProcess1+0x52>
		case YELLOW_MODE:
			mode = GREEN_MOD;
 800018c:	4b08      	ldr	r3, [pc, #32]	; (80001b0 <subKeyProcess1+0x64>)
 800018e:	2204      	movs	r2, #4
 8000190:	601a      	str	r2, [r3, #0]
			break;
 8000192:	e004      	b.n	800019e <subKeyProcess1+0x52>
		case GREEN_MOD:
			mode = NORMAL_MODE;
 8000194:	4b06      	ldr	r3, [pc, #24]	; (80001b0 <subKeyProcess1+0x64>)
 8000196:	2201      	movs	r2, #1
 8000198:	601a      	str	r2, [r3, #0]
			break;
 800019a:	e000      	b.n	800019e <subKeyProcess1+0x52>
		default:
			break;
 800019c:	bf00      	nop
	}
}
 800019e:	bf00      	nop
 80001a0:	46bd      	mov	sp, r7
 80001a2:	bc80      	pop	{r7}
 80001a4:	4770      	bx	lr
 80001a6:	bf00      	nop
 80001a8:	2000008c 	.word	0x2000008c
 80001ac:	20000070 	.word	0x20000070
 80001b0:	20000088 	.word	0x20000088

080001b4 <subKeyProcess2>:

void subKeyProcess2() {
 80001b4:	b480      	push	{r7}
 80001b6:	af00      	add	r7, sp, #0
	if (value < 99) {
 80001b8:	4b06      	ldr	r3, [pc, #24]	; (80001d4 <subKeyProcess2+0x20>)
 80001ba:	681b      	ldr	r3, [r3, #0]
 80001bc:	2b62      	cmp	r3, #98	; 0x62
 80001be:	dc04      	bgt.n	80001ca <subKeyProcess2+0x16>
		value++;
 80001c0:	4b04      	ldr	r3, [pc, #16]	; (80001d4 <subKeyProcess2+0x20>)
 80001c2:	681b      	ldr	r3, [r3, #0]
 80001c4:	3301      	adds	r3, #1
 80001c6:	4a03      	ldr	r2, [pc, #12]	; (80001d4 <subKeyProcess2+0x20>)
 80001c8:	6013      	str	r3, [r2, #0]
	}
}
 80001ca:	bf00      	nop
 80001cc:	46bd      	mov	sp, r7
 80001ce:	bc80      	pop	{r7}
 80001d0:	4770      	bx	lr
 80001d2:	bf00      	nop
 80001d4:	2000008c 	.word	0x2000008c

080001d8 <subKeyProcess3>:

void subKeyProcess3() {
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
	button3_flag = 1;
 80001dc:	4b07      	ldr	r3, [pc, #28]	; (80001fc <subKeyProcess3+0x24>)
 80001de:	2201      	movs	r2, #1
 80001e0:	601a      	str	r2, [r3, #0]
	time_main = value;
 80001e2:	4b07      	ldr	r3, [pc, #28]	; (8000200 <subKeyProcess3+0x28>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	4a07      	ldr	r2, [pc, #28]	; (8000204 <subKeyProcess3+0x2c>)
 80001e8:	6013      	str	r3, [r2, #0]
	time_sub = value;
 80001ea:	4b05      	ldr	r3, [pc, #20]	; (8000200 <subKeyProcess3+0x28>)
 80001ec:	681b      	ldr	r3, [r3, #0]
 80001ee:	4a06      	ldr	r2, [pc, #24]	; (8000208 <subKeyProcess3+0x30>)
 80001f0:	6013      	str	r3, [r2, #0]
}
 80001f2:	bf00      	nop
 80001f4:	46bd      	mov	sp, r7
 80001f6:	bc80      	pop	{r7}
 80001f8:	4770      	bx	lr
 80001fa:	bf00      	nop
 80001fc:	20000074 	.word	0x20000074
 8000200:	2000008c 	.word	0x2000008c
 8000204:	20000078 	.word	0x20000078
 8000208:	2000007c 	.word	0x2000007c

0800020c <getKeyInput1>:

void getKeyInput1() {
 800020c:	b580      	push	{r7, lr}
 800020e:	af00      	add	r7, sp, #0
	keyRegButton1_1 = keyRegButton1_2;
 8000210:	4b22      	ldr	r3, [pc, #136]	; (800029c <getKeyInput1+0x90>)
 8000212:	681b      	ldr	r3, [r3, #0]
 8000214:	4a22      	ldr	r2, [pc, #136]	; (80002a0 <getKeyInput1+0x94>)
 8000216:	6013      	str	r3, [r2, #0]
	keyRegButton1_2 = keyRegButton1_3;
 8000218:	4b22      	ldr	r3, [pc, #136]	; (80002a4 <getKeyInput1+0x98>)
 800021a:	681b      	ldr	r3, [r3, #0]
 800021c:	4a1f      	ldr	r2, [pc, #124]	; (800029c <getKeyInput1+0x90>)
 800021e:	6013      	str	r3, [r2, #0]
	keyRegButton1_3 = HAL_GPIO_ReadPin(button1_GPIO_Port, button1_Pin);
 8000220:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000224:	4820      	ldr	r0, [pc, #128]	; (80002a8 <getKeyInput1+0x9c>)
 8000226:	f001 fb97 	bl	8001958 <HAL_GPIO_ReadPin>
 800022a:	4603      	mov	r3, r0
 800022c:	461a      	mov	r2, r3
 800022e:	4b1d      	ldr	r3, [pc, #116]	; (80002a4 <getKeyInput1+0x98>)
 8000230:	601a      	str	r2, [r3, #0]
	if ((keyRegButton1_1 == keyRegButton1_2) && (keyRegButton1_2 == keyRegButton1_3)) {
 8000232:	4b1b      	ldr	r3, [pc, #108]	; (80002a0 <getKeyInput1+0x94>)
 8000234:	681a      	ldr	r2, [r3, #0]
 8000236:	4b19      	ldr	r3, [pc, #100]	; (800029c <getKeyInput1+0x90>)
 8000238:	681b      	ldr	r3, [r3, #0]
 800023a:	429a      	cmp	r2, r3
 800023c:	d12b      	bne.n	8000296 <getKeyInput1+0x8a>
 800023e:	4b17      	ldr	r3, [pc, #92]	; (800029c <getKeyInput1+0x90>)
 8000240:	681a      	ldr	r2, [r3, #0]
 8000242:	4b18      	ldr	r3, [pc, #96]	; (80002a4 <getKeyInput1+0x98>)
 8000244:	681b      	ldr	r3, [r3, #0]
 8000246:	429a      	cmp	r2, r3
 8000248:	d125      	bne.n	8000296 <getKeyInput1+0x8a>
		if (keyRegButton1_3 != keyRegButton1_4) {
 800024a:	4b16      	ldr	r3, [pc, #88]	; (80002a4 <getKeyInput1+0x98>)
 800024c:	681a      	ldr	r2, [r3, #0]
 800024e:	4b17      	ldr	r3, [pc, #92]	; (80002ac <getKeyInput1+0xa0>)
 8000250:	681b      	ldr	r3, [r3, #0]
 8000252:	429a      	cmp	r2, r3
 8000254:	d00d      	beq.n	8000272 <getKeyInput1+0x66>
			keyRegButton1_4 = keyRegButton1_3;
 8000256:	4b13      	ldr	r3, [pc, #76]	; (80002a4 <getKeyInput1+0x98>)
 8000258:	681b      	ldr	r3, [r3, #0]
 800025a:	4a14      	ldr	r2, [pc, #80]	; (80002ac <getKeyInput1+0xa0>)
 800025c:	6013      	str	r3, [r2, #0]
			if (keyRegButton1_4 == PRESSED_STATE) {
 800025e:	4b13      	ldr	r3, [pc, #76]	; (80002ac <getKeyInput1+0xa0>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	2b00      	cmp	r3, #0
 8000264:	d117      	bne.n	8000296 <getKeyInput1+0x8a>
				timeOutForKeyPress1 = 100;
 8000266:	4b12      	ldr	r3, [pc, #72]	; (80002b0 <getKeyInput1+0xa4>)
 8000268:	2264      	movs	r2, #100	; 0x64
 800026a:	601a      	str	r2, [r3, #0]
				subKeyProcess1();
 800026c:	f7ff ff6e 	bl	800014c <subKeyProcess1>
					subKeyProcess1();
				}
			}
		}
	}
}
 8000270:	e011      	b.n	8000296 <getKeyInput1+0x8a>
			timeOutForKeyPress1--;
 8000272:	4b0f      	ldr	r3, [pc, #60]	; (80002b0 <getKeyInput1+0xa4>)
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	3b01      	subs	r3, #1
 8000278:	4a0d      	ldr	r2, [pc, #52]	; (80002b0 <getKeyInput1+0xa4>)
 800027a:	6013      	str	r3, [r2, #0]
			if (timeOutForKeyPress1 <= 0) {
 800027c:	4b0c      	ldr	r3, [pc, #48]	; (80002b0 <getKeyInput1+0xa4>)
 800027e:	681b      	ldr	r3, [r3, #0]
 8000280:	2b00      	cmp	r3, #0
 8000282:	dc08      	bgt.n	8000296 <getKeyInput1+0x8a>
				if (keyRegButton1_4 == PRESSED_STATE) {
 8000284:	4b09      	ldr	r3, [pc, #36]	; (80002ac <getKeyInput1+0xa0>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	2b00      	cmp	r3, #0
 800028a:	d104      	bne.n	8000296 <getKeyInput1+0x8a>
					timeOutForKeyPress1 = 50;
 800028c:	4b08      	ldr	r3, [pc, #32]	; (80002b0 <getKeyInput1+0xa4>)
 800028e:	2232      	movs	r2, #50	; 0x32
 8000290:	601a      	str	r2, [r3, #0]
					subKeyProcess1();
 8000292:	f7ff ff5b 	bl	800014c <subKeyProcess1>
}
 8000296:	bf00      	nop
 8000298:	bd80      	pop	{r7, pc}
 800029a:	bf00      	nop
 800029c:	20000004 	.word	0x20000004
 80002a0:	20000000 	.word	0x20000000
 80002a4:	20000008 	.word	0x20000008
 80002a8:	40010800 	.word	0x40010800
 80002ac:	2000000c 	.word	0x2000000c
 80002b0:	20000030 	.word	0x20000030

080002b4 <getKeyInput2>:

void getKeyInput2() {
 80002b4:	b580      	push	{r7, lr}
 80002b6:	af00      	add	r7, sp, #0
	keyRegButton2_1 = keyRegButton2_2;
 80002b8:	4b22      	ldr	r3, [pc, #136]	; (8000344 <getKeyInput2+0x90>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	4a22      	ldr	r2, [pc, #136]	; (8000348 <getKeyInput2+0x94>)
 80002be:	6013      	str	r3, [r2, #0]
	keyRegButton2_2 = keyRegButton2_3;
 80002c0:	4b22      	ldr	r3, [pc, #136]	; (800034c <getKeyInput2+0x98>)
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	4a1f      	ldr	r2, [pc, #124]	; (8000344 <getKeyInput2+0x90>)
 80002c6:	6013      	str	r3, [r2, #0]
	keyRegButton2_3 = HAL_GPIO_ReadPin(button2_GPIO_Port, button2_Pin);
 80002c8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80002cc:	4820      	ldr	r0, [pc, #128]	; (8000350 <getKeyInput2+0x9c>)
 80002ce:	f001 fb43 	bl	8001958 <HAL_GPIO_ReadPin>
 80002d2:	4603      	mov	r3, r0
 80002d4:	461a      	mov	r2, r3
 80002d6:	4b1d      	ldr	r3, [pc, #116]	; (800034c <getKeyInput2+0x98>)
 80002d8:	601a      	str	r2, [r3, #0]
	if ((keyRegButton2_1 == keyRegButton2_2) && (keyRegButton2_2 == keyRegButton2_3)) {
 80002da:	4b1b      	ldr	r3, [pc, #108]	; (8000348 <getKeyInput2+0x94>)
 80002dc:	681a      	ldr	r2, [r3, #0]
 80002de:	4b19      	ldr	r3, [pc, #100]	; (8000344 <getKeyInput2+0x90>)
 80002e0:	681b      	ldr	r3, [r3, #0]
 80002e2:	429a      	cmp	r2, r3
 80002e4:	d12b      	bne.n	800033e <getKeyInput2+0x8a>
 80002e6:	4b17      	ldr	r3, [pc, #92]	; (8000344 <getKeyInput2+0x90>)
 80002e8:	681a      	ldr	r2, [r3, #0]
 80002ea:	4b18      	ldr	r3, [pc, #96]	; (800034c <getKeyInput2+0x98>)
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	429a      	cmp	r2, r3
 80002f0:	d125      	bne.n	800033e <getKeyInput2+0x8a>
		if (keyRegButton2_3 != keyRegButton2_4) {
 80002f2:	4b16      	ldr	r3, [pc, #88]	; (800034c <getKeyInput2+0x98>)
 80002f4:	681a      	ldr	r2, [r3, #0]
 80002f6:	4b17      	ldr	r3, [pc, #92]	; (8000354 <getKeyInput2+0xa0>)
 80002f8:	681b      	ldr	r3, [r3, #0]
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d00d      	beq.n	800031a <getKeyInput2+0x66>
			keyRegButton2_4 = keyRegButton2_3;
 80002fe:	4b13      	ldr	r3, [pc, #76]	; (800034c <getKeyInput2+0x98>)
 8000300:	681b      	ldr	r3, [r3, #0]
 8000302:	4a14      	ldr	r2, [pc, #80]	; (8000354 <getKeyInput2+0xa0>)
 8000304:	6013      	str	r3, [r2, #0]
			if (keyRegButton2_4 == PRESSED_STATE) {
 8000306:	4b13      	ldr	r3, [pc, #76]	; (8000354 <getKeyInput2+0xa0>)
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	2b00      	cmp	r3, #0
 800030c:	d117      	bne.n	800033e <getKeyInput2+0x8a>
				timeOutForKeyPress2 = 100;
 800030e:	4b12      	ldr	r3, [pc, #72]	; (8000358 <getKeyInput2+0xa4>)
 8000310:	2264      	movs	r2, #100	; 0x64
 8000312:	601a      	str	r2, [r3, #0]
				subKeyProcess2();
 8000314:	f7ff ff4e 	bl	80001b4 <subKeyProcess2>
					subKeyProcess2();
				}
			}
		}
	}
}
 8000318:	e011      	b.n	800033e <getKeyInput2+0x8a>
			timeOutForKeyPress2--;
 800031a:	4b0f      	ldr	r3, [pc, #60]	; (8000358 <getKeyInput2+0xa4>)
 800031c:	681b      	ldr	r3, [r3, #0]
 800031e:	3b01      	subs	r3, #1
 8000320:	4a0d      	ldr	r2, [pc, #52]	; (8000358 <getKeyInput2+0xa4>)
 8000322:	6013      	str	r3, [r2, #0]
			if (timeOutForKeyPress2 <= 0) {
 8000324:	4b0c      	ldr	r3, [pc, #48]	; (8000358 <getKeyInput2+0xa4>)
 8000326:	681b      	ldr	r3, [r3, #0]
 8000328:	2b00      	cmp	r3, #0
 800032a:	dc08      	bgt.n	800033e <getKeyInput2+0x8a>
				if (keyRegButton2_4 == PRESSED_STATE) {
 800032c:	4b09      	ldr	r3, [pc, #36]	; (8000354 <getKeyInput2+0xa0>)
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	2b00      	cmp	r3, #0
 8000332:	d104      	bne.n	800033e <getKeyInput2+0x8a>
					timeOutForKeyPress2 = 50;
 8000334:	4b08      	ldr	r3, [pc, #32]	; (8000358 <getKeyInput2+0xa4>)
 8000336:	2232      	movs	r2, #50	; 0x32
 8000338:	601a      	str	r2, [r3, #0]
					subKeyProcess2();
 800033a:	f7ff ff3b 	bl	80001b4 <subKeyProcess2>
}
 800033e:	bf00      	nop
 8000340:	bd80      	pop	{r7, pc}
 8000342:	bf00      	nop
 8000344:	20000014 	.word	0x20000014
 8000348:	20000010 	.word	0x20000010
 800034c:	20000018 	.word	0x20000018
 8000350:	40010800 	.word	0x40010800
 8000354:	2000001c 	.word	0x2000001c
 8000358:	20000034 	.word	0x20000034

0800035c <getKeyInput3>:

void getKeyInput3() {
 800035c:	b580      	push	{r7, lr}
 800035e:	af00      	add	r7, sp, #0
	keyRegButton3_1 = keyRegButton3_2;
 8000360:	4b22      	ldr	r3, [pc, #136]	; (80003ec <getKeyInput3+0x90>)
 8000362:	681b      	ldr	r3, [r3, #0]
 8000364:	4a22      	ldr	r2, [pc, #136]	; (80003f0 <getKeyInput3+0x94>)
 8000366:	6013      	str	r3, [r2, #0]
	keyRegButton3_2 = keyRegButton3_3;
 8000368:	4b22      	ldr	r3, [pc, #136]	; (80003f4 <getKeyInput3+0x98>)
 800036a:	681b      	ldr	r3, [r3, #0]
 800036c:	4a1f      	ldr	r2, [pc, #124]	; (80003ec <getKeyInput3+0x90>)
 800036e:	6013      	str	r3, [r2, #0]
	keyRegButton3_3 = HAL_GPIO_ReadPin(button3_GPIO_Port, button3_Pin);
 8000370:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000374:	4820      	ldr	r0, [pc, #128]	; (80003f8 <getKeyInput3+0x9c>)
 8000376:	f001 faef 	bl	8001958 <HAL_GPIO_ReadPin>
 800037a:	4603      	mov	r3, r0
 800037c:	461a      	mov	r2, r3
 800037e:	4b1d      	ldr	r3, [pc, #116]	; (80003f4 <getKeyInput3+0x98>)
 8000380:	601a      	str	r2, [r3, #0]
	if ((keyRegButton3_1 == keyRegButton3_2) && (keyRegButton3_2 == keyRegButton3_3)) {
 8000382:	4b1b      	ldr	r3, [pc, #108]	; (80003f0 <getKeyInput3+0x94>)
 8000384:	681a      	ldr	r2, [r3, #0]
 8000386:	4b19      	ldr	r3, [pc, #100]	; (80003ec <getKeyInput3+0x90>)
 8000388:	681b      	ldr	r3, [r3, #0]
 800038a:	429a      	cmp	r2, r3
 800038c:	d12b      	bne.n	80003e6 <getKeyInput3+0x8a>
 800038e:	4b17      	ldr	r3, [pc, #92]	; (80003ec <getKeyInput3+0x90>)
 8000390:	681a      	ldr	r2, [r3, #0]
 8000392:	4b18      	ldr	r3, [pc, #96]	; (80003f4 <getKeyInput3+0x98>)
 8000394:	681b      	ldr	r3, [r3, #0]
 8000396:	429a      	cmp	r2, r3
 8000398:	d125      	bne.n	80003e6 <getKeyInput3+0x8a>
		if (keyRegButton3_3 != keyRegButton3_4) {
 800039a:	4b16      	ldr	r3, [pc, #88]	; (80003f4 <getKeyInput3+0x98>)
 800039c:	681a      	ldr	r2, [r3, #0]
 800039e:	4b17      	ldr	r3, [pc, #92]	; (80003fc <getKeyInput3+0xa0>)
 80003a0:	681b      	ldr	r3, [r3, #0]
 80003a2:	429a      	cmp	r2, r3
 80003a4:	d00d      	beq.n	80003c2 <getKeyInput3+0x66>
			keyRegButton3_4 = keyRegButton3_3;
 80003a6:	4b13      	ldr	r3, [pc, #76]	; (80003f4 <getKeyInput3+0x98>)
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	4a14      	ldr	r2, [pc, #80]	; (80003fc <getKeyInput3+0xa0>)
 80003ac:	6013      	str	r3, [r2, #0]
			if (keyRegButton3_4 == PRESSED_STATE) {
 80003ae:	4b13      	ldr	r3, [pc, #76]	; (80003fc <getKeyInput3+0xa0>)
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	d117      	bne.n	80003e6 <getKeyInput3+0x8a>
				timeOutForKeyPress3 = 100;
 80003b6:	4b12      	ldr	r3, [pc, #72]	; (8000400 <getKeyInput3+0xa4>)
 80003b8:	2264      	movs	r2, #100	; 0x64
 80003ba:	601a      	str	r2, [r3, #0]
				subKeyProcess3();
 80003bc:	f7ff ff0c 	bl	80001d8 <subKeyProcess3>
					subKeyProcess3();
				}
			}
		}
	}
}
 80003c0:	e011      	b.n	80003e6 <getKeyInput3+0x8a>
			timeOutForKeyPress3--;
 80003c2:	4b0f      	ldr	r3, [pc, #60]	; (8000400 <getKeyInput3+0xa4>)
 80003c4:	681b      	ldr	r3, [r3, #0]
 80003c6:	3b01      	subs	r3, #1
 80003c8:	4a0d      	ldr	r2, [pc, #52]	; (8000400 <getKeyInput3+0xa4>)
 80003ca:	6013      	str	r3, [r2, #0]
			if (timeOutForKeyPress3 <= 0) {
 80003cc:	4b0c      	ldr	r3, [pc, #48]	; (8000400 <getKeyInput3+0xa4>)
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	dc08      	bgt.n	80003e6 <getKeyInput3+0x8a>
				if (keyRegButton3_4 == PRESSED_STATE) {
 80003d4:	4b09      	ldr	r3, [pc, #36]	; (80003fc <getKeyInput3+0xa0>)
 80003d6:	681b      	ldr	r3, [r3, #0]
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d104      	bne.n	80003e6 <getKeyInput3+0x8a>
					timeOutForKeyPress3 = 50;
 80003dc:	4b08      	ldr	r3, [pc, #32]	; (8000400 <getKeyInput3+0xa4>)
 80003de:	2232      	movs	r2, #50	; 0x32
 80003e0:	601a      	str	r2, [r3, #0]
					subKeyProcess3();
 80003e2:	f7ff fef9 	bl	80001d8 <subKeyProcess3>
}
 80003e6:	bf00      	nop
 80003e8:	bd80      	pop	{r7, pc}
 80003ea:	bf00      	nop
 80003ec:	20000024 	.word	0x20000024
 80003f0:	20000020 	.word	0x20000020
 80003f4:	20000028 	.word	0x20000028
 80003f8:	40010800 	.word	0x40010800
 80003fc:	2000002c 	.word	0x2000002c
 8000400:	20000038 	.word	0x20000038

08000404 <fsm_automatic_run>:
 *      Author: khuon
 */

#include "fsm_automatic.h"

void fsm_automatic_run() {
 8000404:	b580      	push	{r7, lr}
 8000406:	af00      	add	r7, sp, #0
	switch (main_status) {
 8000408:	4b9f      	ldr	r3, [pc, #636]	; (8000688 <fsm_automatic_run+0x284>)
 800040a:	681b      	ldr	r3, [r3, #0]
 800040c:	3b05      	subs	r3, #5
 800040e:	2b03      	cmp	r3, #3
 8000410:	f200 80af 	bhi.w	8000572 <fsm_automatic_run+0x16e>
 8000414:	a201      	add	r2, pc, #4	; (adr r2, 800041c <fsm_automatic_run+0x18>)
 8000416:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800041a:	bf00      	nop
 800041c:	0800042d 	.word	0x0800042d
 8000420:	08000443 	.word	0x08000443
 8000424:	080004a9 	.word	0x080004a9
 8000428:	0800050d 	.word	0x0800050d
		case INIT:
			main_status = AUTO_RED;
 800042c:	4b96      	ldr	r3, [pc, #600]	; (8000688 <fsm_automatic_run+0x284>)
 800042e:	2206      	movs	r2, #6
 8000430:	601a      	str	r2, [r3, #0]
			setTimer1(500);
 8000432:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000436:	f000 fe23 	bl	8001080 <setTimer1>
			time_main = 5;
 800043a:	4b94      	ldr	r3, [pc, #592]	; (800068c <fsm_automatic_run+0x288>)
 800043c:	2205      	movs	r2, #5
 800043e:	601a      	str	r2, [r3, #0]
			break;
 8000440:	e09e      	b.n	8000580 <fsm_automatic_run+0x17c>
		case AUTO_RED:
			HAL_GPIO_WritePin(Main_Red_GPIO_Port, Main_Red_Pin, SET);
 8000442:	2201      	movs	r2, #1
 8000444:	2108      	movs	r1, #8
 8000446:	4892      	ldr	r0, [pc, #584]	; (8000690 <fsm_automatic_run+0x28c>)
 8000448:	f001 fa9d 	bl	8001986 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Main_Yellow_GPIO_Port, Main_Yellow_Pin, RESET);
 800044c:	2200      	movs	r2, #0
 800044e:	2110      	movs	r1, #16
 8000450:	488f      	ldr	r0, [pc, #572]	; (8000690 <fsm_automatic_run+0x28c>)
 8000452:	f001 fa98 	bl	8001986 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Main_Green_GPIO_Port, Main_Green_Pin, RESET);
 8000456:	2200      	movs	r2, #0
 8000458:	2120      	movs	r1, #32
 800045a:	488d      	ldr	r0, [pc, #564]	; (8000690 <fsm_automatic_run+0x28c>)
 800045c:	f001 fa93 	bl	8001986 <HAL_GPIO_WritePin>
			if (timer1_flag == 1) {
 8000460:	4b8c      	ldr	r3, [pc, #560]	; (8000694 <fsm_automatic_run+0x290>)
 8000462:	681b      	ldr	r3, [r3, #0]
 8000464:	2b01      	cmp	r3, #1
 8000466:	d109      	bne.n	800047c <fsm_automatic_run+0x78>
				setTimer1(300);
 8000468:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800046c:	f000 fe08 	bl	8001080 <setTimer1>
				main_status = AUTO_GREEN;
 8000470:	4b85      	ldr	r3, [pc, #532]	; (8000688 <fsm_automatic_run+0x284>)
 8000472:	2207      	movs	r2, #7
 8000474:	601a      	str	r2, [r3, #0]
				time_main = 3;
 8000476:	4b85      	ldr	r3, [pc, #532]	; (800068c <fsm_automatic_run+0x288>)
 8000478:	2203      	movs	r2, #3
 800047a:	601a      	str	r2, [r3, #0]
			}
			if (mode == RED_MODE) {
 800047c:	4b86      	ldr	r3, [pc, #536]	; (8000698 <fsm_automatic_run+0x294>)
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	2b02      	cmp	r3, #2
 8000482:	d102      	bne.n	800048a <fsm_automatic_run+0x86>
				main_status = MAN_RED;
 8000484:	4b80      	ldr	r3, [pc, #512]	; (8000688 <fsm_automatic_run+0x284>)
 8000486:	2209      	movs	r2, #9
 8000488:	601a      	str	r2, [r3, #0]
			}
			if (mode == GREEN_MOD) {
 800048a:	4b83      	ldr	r3, [pc, #524]	; (8000698 <fsm_automatic_run+0x294>)
 800048c:	681b      	ldr	r3, [r3, #0]
 800048e:	2b04      	cmp	r3, #4
 8000490:	d102      	bne.n	8000498 <fsm_automatic_run+0x94>
				main_status = MAN_GREEN;
 8000492:	4b7d      	ldr	r3, [pc, #500]	; (8000688 <fsm_automatic_run+0x284>)
 8000494:	220b      	movs	r2, #11
 8000496:	601a      	str	r2, [r3, #0]
			}
			if (mode == YELLOW_MODE) {
 8000498:	4b7f      	ldr	r3, [pc, #508]	; (8000698 <fsm_automatic_run+0x294>)
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	2b03      	cmp	r3, #3
 800049e:	d16a      	bne.n	8000576 <fsm_automatic_run+0x172>
				main_status = MAN_YELLOW;
 80004a0:	4b79      	ldr	r3, [pc, #484]	; (8000688 <fsm_automatic_run+0x284>)
 80004a2:	220a      	movs	r2, #10
 80004a4:	601a      	str	r2, [r3, #0]
			}
			break;
 80004a6:	e066      	b.n	8000576 <fsm_automatic_run+0x172>
		case AUTO_GREEN:
			HAL_GPIO_WritePin(Main_Red_GPIO_Port, Main_Red_Pin, RESET);
 80004a8:	2200      	movs	r2, #0
 80004aa:	2108      	movs	r1, #8
 80004ac:	4878      	ldr	r0, [pc, #480]	; (8000690 <fsm_automatic_run+0x28c>)
 80004ae:	f001 fa6a 	bl	8001986 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Main_Yellow_GPIO_Port, Main_Yellow_Pin, RESET);
 80004b2:	2200      	movs	r2, #0
 80004b4:	2110      	movs	r1, #16
 80004b6:	4876      	ldr	r0, [pc, #472]	; (8000690 <fsm_automatic_run+0x28c>)
 80004b8:	f001 fa65 	bl	8001986 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Main_Green_GPIO_Port, Main_Green_Pin, SET);
 80004bc:	2201      	movs	r2, #1
 80004be:	2120      	movs	r1, #32
 80004c0:	4873      	ldr	r0, [pc, #460]	; (8000690 <fsm_automatic_run+0x28c>)
 80004c2:	f001 fa60 	bl	8001986 <HAL_GPIO_WritePin>
			if (timer1_flag == 1) {
 80004c6:	4b73      	ldr	r3, [pc, #460]	; (8000694 <fsm_automatic_run+0x290>)
 80004c8:	681b      	ldr	r3, [r3, #0]
 80004ca:	2b01      	cmp	r3, #1
 80004cc:	d108      	bne.n	80004e0 <fsm_automatic_run+0xdc>
				setTimer1(200);
 80004ce:	20c8      	movs	r0, #200	; 0xc8
 80004d0:	f000 fdd6 	bl	8001080 <setTimer1>
				main_status = AUTO_YELLOW;
 80004d4:	4b6c      	ldr	r3, [pc, #432]	; (8000688 <fsm_automatic_run+0x284>)
 80004d6:	2208      	movs	r2, #8
 80004d8:	601a      	str	r2, [r3, #0]
				time_main = 2;
 80004da:	4b6c      	ldr	r3, [pc, #432]	; (800068c <fsm_automatic_run+0x288>)
 80004dc:	2202      	movs	r2, #2
 80004de:	601a      	str	r2, [r3, #0]
			}
			if (mode == RED_MODE) {
 80004e0:	4b6d      	ldr	r3, [pc, #436]	; (8000698 <fsm_automatic_run+0x294>)
 80004e2:	681b      	ldr	r3, [r3, #0]
 80004e4:	2b02      	cmp	r3, #2
 80004e6:	d102      	bne.n	80004ee <fsm_automatic_run+0xea>
				main_status = MAN_RED;
 80004e8:	4b67      	ldr	r3, [pc, #412]	; (8000688 <fsm_automatic_run+0x284>)
 80004ea:	2209      	movs	r2, #9
 80004ec:	601a      	str	r2, [r3, #0]
			}
			if (mode == GREEN_MOD) {
 80004ee:	4b6a      	ldr	r3, [pc, #424]	; (8000698 <fsm_automatic_run+0x294>)
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	2b04      	cmp	r3, #4
 80004f4:	d102      	bne.n	80004fc <fsm_automatic_run+0xf8>
				main_status = MAN_GREEN;
 80004f6:	4b64      	ldr	r3, [pc, #400]	; (8000688 <fsm_automatic_run+0x284>)
 80004f8:	220b      	movs	r2, #11
 80004fa:	601a      	str	r2, [r3, #0]
			}
			if (mode == YELLOW_MODE) {
 80004fc:	4b66      	ldr	r3, [pc, #408]	; (8000698 <fsm_automatic_run+0x294>)
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	2b03      	cmp	r3, #3
 8000502:	d13a      	bne.n	800057a <fsm_automatic_run+0x176>
				main_status = MAN_YELLOW;
 8000504:	4b60      	ldr	r3, [pc, #384]	; (8000688 <fsm_automatic_run+0x284>)
 8000506:	220a      	movs	r2, #10
 8000508:	601a      	str	r2, [r3, #0]
			}
			break;
 800050a:	e036      	b.n	800057a <fsm_automatic_run+0x176>
		case AUTO_YELLOW:
			HAL_GPIO_WritePin(Main_Red_GPIO_Port, Main_Red_Pin, RESET);
 800050c:	2200      	movs	r2, #0
 800050e:	2108      	movs	r1, #8
 8000510:	485f      	ldr	r0, [pc, #380]	; (8000690 <fsm_automatic_run+0x28c>)
 8000512:	f001 fa38 	bl	8001986 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Main_Yellow_GPIO_Port, Main_Yellow_Pin, SET);
 8000516:	2201      	movs	r2, #1
 8000518:	2110      	movs	r1, #16
 800051a:	485d      	ldr	r0, [pc, #372]	; (8000690 <fsm_automatic_run+0x28c>)
 800051c:	f001 fa33 	bl	8001986 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Main_Green_GPIO_Port, Main_Green_Pin, RESET);
 8000520:	2200      	movs	r2, #0
 8000522:	2120      	movs	r1, #32
 8000524:	485a      	ldr	r0, [pc, #360]	; (8000690 <fsm_automatic_run+0x28c>)
 8000526:	f001 fa2e 	bl	8001986 <HAL_GPIO_WritePin>
			if (timer1_flag == 1) {
 800052a:	4b5a      	ldr	r3, [pc, #360]	; (8000694 <fsm_automatic_run+0x290>)
 800052c:	681b      	ldr	r3, [r3, #0]
 800052e:	2b01      	cmp	r3, #1
 8000530:	d109      	bne.n	8000546 <fsm_automatic_run+0x142>
				setTimer1(500);
 8000532:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000536:	f000 fda3 	bl	8001080 <setTimer1>
				main_status = AUTO_RED;
 800053a:	4b53      	ldr	r3, [pc, #332]	; (8000688 <fsm_automatic_run+0x284>)
 800053c:	2206      	movs	r2, #6
 800053e:	601a      	str	r2, [r3, #0]
				time_main = 5;
 8000540:	4b52      	ldr	r3, [pc, #328]	; (800068c <fsm_automatic_run+0x288>)
 8000542:	2205      	movs	r2, #5
 8000544:	601a      	str	r2, [r3, #0]
			}
			if (mode == RED_MODE) {
 8000546:	4b54      	ldr	r3, [pc, #336]	; (8000698 <fsm_automatic_run+0x294>)
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	2b02      	cmp	r3, #2
 800054c:	d102      	bne.n	8000554 <fsm_automatic_run+0x150>
				main_status = MAN_RED;
 800054e:	4b4e      	ldr	r3, [pc, #312]	; (8000688 <fsm_automatic_run+0x284>)
 8000550:	2209      	movs	r2, #9
 8000552:	601a      	str	r2, [r3, #0]
			}
			if (mode == GREEN_MOD) {
 8000554:	4b50      	ldr	r3, [pc, #320]	; (8000698 <fsm_automatic_run+0x294>)
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	2b04      	cmp	r3, #4
 800055a:	d102      	bne.n	8000562 <fsm_automatic_run+0x15e>
				main_status = MAN_GREEN;
 800055c:	4b4a      	ldr	r3, [pc, #296]	; (8000688 <fsm_automatic_run+0x284>)
 800055e:	220b      	movs	r2, #11
 8000560:	601a      	str	r2, [r3, #0]
			}
			if (mode == YELLOW_MODE) {
 8000562:	4b4d      	ldr	r3, [pc, #308]	; (8000698 <fsm_automatic_run+0x294>)
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	2b03      	cmp	r3, #3
 8000568:	d109      	bne.n	800057e <fsm_automatic_run+0x17a>
				main_status = MAN_YELLOW;
 800056a:	4b47      	ldr	r3, [pc, #284]	; (8000688 <fsm_automatic_run+0x284>)
 800056c:	220a      	movs	r2, #10
 800056e:	601a      	str	r2, [r3, #0]
			}
			break;
 8000570:	e005      	b.n	800057e <fsm_automatic_run+0x17a>
		default:
			break;
 8000572:	bf00      	nop
 8000574:	e004      	b.n	8000580 <fsm_automatic_run+0x17c>
			break;
 8000576:	bf00      	nop
 8000578:	e002      	b.n	8000580 <fsm_automatic_run+0x17c>
			break;
 800057a:	bf00      	nop
 800057c:	e000      	b.n	8000580 <fsm_automatic_run+0x17c>
			break;
 800057e:	bf00      	nop
	}

	switch (sub_status) {
 8000580:	4b46      	ldr	r3, [pc, #280]	; (800069c <fsm_automatic_run+0x298>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	3b05      	subs	r3, #5
 8000586:	2b03      	cmp	r3, #3
 8000588:	f200 80c2 	bhi.w	8000710 <fsm_automatic_run+0x30c>
 800058c:	a201      	add	r2, pc, #4	; (adr r2, 8000594 <fsm_automatic_run+0x190>)
 800058e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000592:	bf00      	nop
 8000594:	080005a5 	.word	0x080005a5
 8000598:	080005bb 	.word	0x080005bb
 800059c:	08000623 	.word	0x08000623
 80005a0:	080006a9 	.word	0x080006a9
		case INIT:
			sub_status = AUTO_GREEN;
 80005a4:	4b3d      	ldr	r3, [pc, #244]	; (800069c <fsm_automatic_run+0x298>)
 80005a6:	2207      	movs	r2, #7
 80005a8:	601a      	str	r2, [r3, #0]
			setTimer2(300);
 80005aa:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80005ae:	f000 fd7b 	bl	80010a8 <setTimer2>
			time_sub = 3;
 80005b2:	4b3b      	ldr	r3, [pc, #236]	; (80006a0 <fsm_automatic_run+0x29c>)
 80005b4:	2203      	movs	r2, #3
 80005b6:	601a      	str	r2, [r3, #0]
			break;
 80005b8:	e0b1      	b.n	800071e <fsm_automatic_run+0x31a>
		case AUTO_RED:
			HAL_GPIO_WritePin(Sub_Red_GPIO_Port, Sub_Red_Pin, SET);
 80005ba:	2201      	movs	r2, #1
 80005bc:	2140      	movs	r1, #64	; 0x40
 80005be:	4834      	ldr	r0, [pc, #208]	; (8000690 <fsm_automatic_run+0x28c>)
 80005c0:	f001 f9e1 	bl	8001986 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Sub_Yellow_GPIO_Port, Sub_Yellow_Pin, RESET);
 80005c4:	2200      	movs	r2, #0
 80005c6:	2180      	movs	r1, #128	; 0x80
 80005c8:	4831      	ldr	r0, [pc, #196]	; (8000690 <fsm_automatic_run+0x28c>)
 80005ca:	f001 f9dc 	bl	8001986 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Sub_Green_GPIO_Port, Sub_Green_Pin, RESET);
 80005ce:	2200      	movs	r2, #0
 80005d0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005d4:	482e      	ldr	r0, [pc, #184]	; (8000690 <fsm_automatic_run+0x28c>)
 80005d6:	f001 f9d6 	bl	8001986 <HAL_GPIO_WritePin>
			if (timer2_flag == 1) {
 80005da:	4b32      	ldr	r3, [pc, #200]	; (80006a4 <fsm_automatic_run+0x2a0>)
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	2b01      	cmp	r3, #1
 80005e0:	d109      	bne.n	80005f6 <fsm_automatic_run+0x1f2>
				setTimer2(300);
 80005e2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80005e6:	f000 fd5f 	bl	80010a8 <setTimer2>
				sub_status = AUTO_GREEN;
 80005ea:	4b2c      	ldr	r3, [pc, #176]	; (800069c <fsm_automatic_run+0x298>)
 80005ec:	2207      	movs	r2, #7
 80005ee:	601a      	str	r2, [r3, #0]
				time_sub = 3;
 80005f0:	4b2b      	ldr	r3, [pc, #172]	; (80006a0 <fsm_automatic_run+0x29c>)
 80005f2:	2203      	movs	r2, #3
 80005f4:	601a      	str	r2, [r3, #0]
			}
			if (mode == RED_MODE) {
 80005f6:	4b28      	ldr	r3, [pc, #160]	; (8000698 <fsm_automatic_run+0x294>)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	2b02      	cmp	r3, #2
 80005fc:	d102      	bne.n	8000604 <fsm_automatic_run+0x200>
				sub_status = MAN_GREEN;
 80005fe:	4b27      	ldr	r3, [pc, #156]	; (800069c <fsm_automatic_run+0x298>)
 8000600:	220b      	movs	r2, #11
 8000602:	601a      	str	r2, [r3, #0]
			}
			if (mode == GREEN_MOD) {
 8000604:	4b24      	ldr	r3, [pc, #144]	; (8000698 <fsm_automatic_run+0x294>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	2b04      	cmp	r3, #4
 800060a:	d102      	bne.n	8000612 <fsm_automatic_run+0x20e>
				sub_status = MAN_RED;
 800060c:	4b23      	ldr	r3, [pc, #140]	; (800069c <fsm_automatic_run+0x298>)
 800060e:	2209      	movs	r2, #9
 8000610:	601a      	str	r2, [r3, #0]
			}
			if (mode == YELLOW_MODE) {
 8000612:	4b21      	ldr	r3, [pc, #132]	; (8000698 <fsm_automatic_run+0x294>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	2b03      	cmp	r3, #3
 8000618:	d17c      	bne.n	8000714 <fsm_automatic_run+0x310>
				sub_status = MAN_YELLOW;
 800061a:	4b20      	ldr	r3, [pc, #128]	; (800069c <fsm_automatic_run+0x298>)
 800061c:	220a      	movs	r2, #10
 800061e:	601a      	str	r2, [r3, #0]
			}
			break;
 8000620:	e078      	b.n	8000714 <fsm_automatic_run+0x310>
		case AUTO_GREEN:
			HAL_GPIO_WritePin(Sub_Red_GPIO_Port, Sub_Red_Pin, RESET);
 8000622:	2200      	movs	r2, #0
 8000624:	2140      	movs	r1, #64	; 0x40
 8000626:	481a      	ldr	r0, [pc, #104]	; (8000690 <fsm_automatic_run+0x28c>)
 8000628:	f001 f9ad 	bl	8001986 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Sub_Yellow_GPIO_Port, Sub_Yellow_Pin, RESET);
 800062c:	2200      	movs	r2, #0
 800062e:	2180      	movs	r1, #128	; 0x80
 8000630:	4817      	ldr	r0, [pc, #92]	; (8000690 <fsm_automatic_run+0x28c>)
 8000632:	f001 f9a8 	bl	8001986 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Sub_Green_GPIO_Port, Sub_Green_Pin, SET);
 8000636:	2201      	movs	r2, #1
 8000638:	f44f 7180 	mov.w	r1, #256	; 0x100
 800063c:	4814      	ldr	r0, [pc, #80]	; (8000690 <fsm_automatic_run+0x28c>)
 800063e:	f001 f9a2 	bl	8001986 <HAL_GPIO_WritePin>
			if (timer2_flag == 1) {
 8000642:	4b18      	ldr	r3, [pc, #96]	; (80006a4 <fsm_automatic_run+0x2a0>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	2b01      	cmp	r3, #1
 8000648:	d108      	bne.n	800065c <fsm_automatic_run+0x258>
				setTimer2(200);
 800064a:	20c8      	movs	r0, #200	; 0xc8
 800064c:	f000 fd2c 	bl	80010a8 <setTimer2>
				sub_status = AUTO_YELLOW;
 8000650:	4b12      	ldr	r3, [pc, #72]	; (800069c <fsm_automatic_run+0x298>)
 8000652:	2208      	movs	r2, #8
 8000654:	601a      	str	r2, [r3, #0]
				time_sub = 2;
 8000656:	4b12      	ldr	r3, [pc, #72]	; (80006a0 <fsm_automatic_run+0x29c>)
 8000658:	2202      	movs	r2, #2
 800065a:	601a      	str	r2, [r3, #0]
			}
			if (mode == RED_MODE) {
 800065c:	4b0e      	ldr	r3, [pc, #56]	; (8000698 <fsm_automatic_run+0x294>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	2b02      	cmp	r3, #2
 8000662:	d102      	bne.n	800066a <fsm_automatic_run+0x266>
				sub_status = MAN_GREEN;
 8000664:	4b0d      	ldr	r3, [pc, #52]	; (800069c <fsm_automatic_run+0x298>)
 8000666:	220b      	movs	r2, #11
 8000668:	601a      	str	r2, [r3, #0]
			}
			if (mode == GREEN_MOD) {
 800066a:	4b0b      	ldr	r3, [pc, #44]	; (8000698 <fsm_automatic_run+0x294>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	2b04      	cmp	r3, #4
 8000670:	d102      	bne.n	8000678 <fsm_automatic_run+0x274>
				sub_status = MAN_RED;
 8000672:	4b0a      	ldr	r3, [pc, #40]	; (800069c <fsm_automatic_run+0x298>)
 8000674:	2209      	movs	r2, #9
 8000676:	601a      	str	r2, [r3, #0]
			}
			if (mode == YELLOW_MODE) {
 8000678:	4b07      	ldr	r3, [pc, #28]	; (8000698 <fsm_automatic_run+0x294>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	2b03      	cmp	r3, #3
 800067e:	d14b      	bne.n	8000718 <fsm_automatic_run+0x314>
				sub_status = MAN_YELLOW;
 8000680:	4b06      	ldr	r3, [pc, #24]	; (800069c <fsm_automatic_run+0x298>)
 8000682:	220a      	movs	r2, #10
 8000684:	601a      	str	r2, [r3, #0]
			}
			break;
 8000686:	e047      	b.n	8000718 <fsm_automatic_run+0x314>
 8000688:	20000080 	.word	0x20000080
 800068c:	20000078 	.word	0x20000078
 8000690:	40010800 	.word	0x40010800
 8000694:	20000090 	.word	0x20000090
 8000698:	20000088 	.word	0x20000088
 800069c:	20000084 	.word	0x20000084
 80006a0:	2000007c 	.word	0x2000007c
 80006a4:	20000098 	.word	0x20000098
		case AUTO_YELLOW:
			HAL_GPIO_WritePin(Sub_Red_GPIO_Port, Sub_Red_Pin, RESET);
 80006a8:	2200      	movs	r2, #0
 80006aa:	2140      	movs	r1, #64	; 0x40
 80006ac:	481d      	ldr	r0, [pc, #116]	; (8000724 <fsm_automatic_run+0x320>)
 80006ae:	f001 f96a 	bl	8001986 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Sub_Yellow_GPIO_Port, Sub_Yellow_Pin, SET);
 80006b2:	2201      	movs	r2, #1
 80006b4:	2180      	movs	r1, #128	; 0x80
 80006b6:	481b      	ldr	r0, [pc, #108]	; (8000724 <fsm_automatic_run+0x320>)
 80006b8:	f001 f965 	bl	8001986 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Sub_Green_GPIO_Port, Sub_Green_Pin, RESET);
 80006bc:	2200      	movs	r2, #0
 80006be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006c2:	4818      	ldr	r0, [pc, #96]	; (8000724 <fsm_automatic_run+0x320>)
 80006c4:	f001 f95f 	bl	8001986 <HAL_GPIO_WritePin>
			if (timer2_flag == 1) {
 80006c8:	4b17      	ldr	r3, [pc, #92]	; (8000728 <fsm_automatic_run+0x324>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	2b01      	cmp	r3, #1
 80006ce:	d109      	bne.n	80006e4 <fsm_automatic_run+0x2e0>
				setTimer2(500);
 80006d0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80006d4:	f000 fce8 	bl	80010a8 <setTimer2>
				sub_status = AUTO_RED;
 80006d8:	4b14      	ldr	r3, [pc, #80]	; (800072c <fsm_automatic_run+0x328>)
 80006da:	2206      	movs	r2, #6
 80006dc:	601a      	str	r2, [r3, #0]
				 time_sub = 5;
 80006de:	4b14      	ldr	r3, [pc, #80]	; (8000730 <fsm_automatic_run+0x32c>)
 80006e0:	2205      	movs	r2, #5
 80006e2:	601a      	str	r2, [r3, #0]
			}
			if (mode == RED_MODE) {
 80006e4:	4b13      	ldr	r3, [pc, #76]	; (8000734 <fsm_automatic_run+0x330>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	2b02      	cmp	r3, #2
 80006ea:	d102      	bne.n	80006f2 <fsm_automatic_run+0x2ee>
				sub_status = MAN_GREEN;
 80006ec:	4b0f      	ldr	r3, [pc, #60]	; (800072c <fsm_automatic_run+0x328>)
 80006ee:	220b      	movs	r2, #11
 80006f0:	601a      	str	r2, [r3, #0]
			}
			if (mode == GREEN_MOD) {
 80006f2:	4b10      	ldr	r3, [pc, #64]	; (8000734 <fsm_automatic_run+0x330>)
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	2b04      	cmp	r3, #4
 80006f8:	d102      	bne.n	8000700 <fsm_automatic_run+0x2fc>
				sub_status = MAN_RED;
 80006fa:	4b0c      	ldr	r3, [pc, #48]	; (800072c <fsm_automatic_run+0x328>)
 80006fc:	2209      	movs	r2, #9
 80006fe:	601a      	str	r2, [r3, #0]
			}
			if (mode == YELLOW_MODE) {
 8000700:	4b0c      	ldr	r3, [pc, #48]	; (8000734 <fsm_automatic_run+0x330>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	2b03      	cmp	r3, #3
 8000706:	d109      	bne.n	800071c <fsm_automatic_run+0x318>
				sub_status = MAN_YELLOW;
 8000708:	4b08      	ldr	r3, [pc, #32]	; (800072c <fsm_automatic_run+0x328>)
 800070a:	220a      	movs	r2, #10
 800070c:	601a      	str	r2, [r3, #0]
			}
			break;
 800070e:	e005      	b.n	800071c <fsm_automatic_run+0x318>
		default:
			break;
 8000710:	bf00      	nop
 8000712:	e004      	b.n	800071e <fsm_automatic_run+0x31a>
			break;
 8000714:	bf00      	nop
 8000716:	e002      	b.n	800071e <fsm_automatic_run+0x31a>
			break;
 8000718:	bf00      	nop
 800071a:	e000      	b.n	800071e <fsm_automatic_run+0x31a>
			break;
 800071c:	bf00      	nop
	}
}
 800071e:	bf00      	nop
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	40010800 	.word	0x40010800
 8000728:	20000098 	.word	0x20000098
 800072c:	20000084 	.word	0x20000084
 8000730:	2000007c 	.word	0x2000007c
 8000734:	20000088 	.word	0x20000088

08000738 <fsm_manual_run>:
#include "fsm_manual.h"

void fsm_manual_run() {
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
	switch (main_status) {
 800073c:	4ba4      	ldr	r3, [pc, #656]	; (80009d0 <fsm_manual_run+0x298>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	2b0b      	cmp	r3, #11
 8000742:	d055      	beq.n	80007f0 <fsm_manual_run+0xb8>
 8000744:	2b0b      	cmp	r3, #11
 8000746:	f300 80e9 	bgt.w	800091c <fsm_manual_run+0x1e4>
 800074a:	2b09      	cmp	r3, #9
 800074c:	d003      	beq.n	8000756 <fsm_manual_run+0x1e>
 800074e:	2b0a      	cmp	r3, #10
 8000750:	f000 8098 	beq.w	8000884 <fsm_manual_run+0x14c>
				sub_status = MAN_GREEN;
				button3_flag = 0;
			}
			break;
		default:
			break;
 8000754:	e0e2      	b.n	800091c <fsm_manual_run+0x1e4>
			if (button3_flag == 1) {
 8000756:	4b9f      	ldr	r3, [pc, #636]	; (80009d4 <fsm_manual_run+0x29c>)
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	2b01      	cmp	r3, #1
 800075c:	d12c      	bne.n	80007b8 <fsm_manual_run+0x80>
				HAL_GPIO_WritePin(Main_Red_GPIO_Port, Main_Red_Pin, SET);
 800075e:	2201      	movs	r2, #1
 8000760:	2108      	movs	r1, #8
 8000762:	489d      	ldr	r0, [pc, #628]	; (80009d8 <fsm_manual_run+0x2a0>)
 8000764:	f001 f90f 	bl	8001986 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Main_Yellow_GPIO_Port, Main_Yellow_Pin, RESET);
 8000768:	2200      	movs	r2, #0
 800076a:	2110      	movs	r1, #16
 800076c:	489a      	ldr	r0, [pc, #616]	; (80009d8 <fsm_manual_run+0x2a0>)
 800076e:	f001 f90a 	bl	8001986 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Main_Green_GPIO_Port, Main_Green_Pin, RESET);
 8000772:	2200      	movs	r2, #0
 8000774:	2120      	movs	r1, #32
 8000776:	4898      	ldr	r0, [pc, #608]	; (80009d8 <fsm_manual_run+0x2a0>)
 8000778:	f001 f905 	bl	8001986 <HAL_GPIO_WritePin>
				if (value == 0) {
 800077c:	4b97      	ldr	r3, [pc, #604]	; (80009dc <fsm_manual_run+0x2a4>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	2b00      	cmp	r3, #0
 8000782:	d119      	bne.n	80007b8 <fsm_manual_run+0x80>
					main_status = AUTO_GREEN;
 8000784:	4b92      	ldr	r3, [pc, #584]	; (80009d0 <fsm_manual_run+0x298>)
 8000786:	2207      	movs	r2, #7
 8000788:	601a      	str	r2, [r3, #0]
					sub_status = AUTO_RED;
 800078a:	4b95      	ldr	r3, [pc, #596]	; (80009e0 <fsm_manual_run+0x2a8>)
 800078c:	2206      	movs	r2, #6
 800078e:	601a      	str	r2, [r3, #0]
					mode = NORMAL_MODE;
 8000790:	4b94      	ldr	r3, [pc, #592]	; (80009e4 <fsm_manual_run+0x2ac>)
 8000792:	2201      	movs	r2, #1
 8000794:	601a      	str	r2, [r3, #0]
					setTimer1(300);
 8000796:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800079a:	f000 fc71 	bl	8001080 <setTimer1>
					setTimer2(500);
 800079e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007a2:	f000 fc81 	bl	80010a8 <setTimer2>
					button3_flag = 0;
 80007a6:	4b8b      	ldr	r3, [pc, #556]	; (80009d4 <fsm_manual_run+0x29c>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	601a      	str	r2, [r3, #0]
					time_main = 3;
 80007ac:	4b8e      	ldr	r3, [pc, #568]	; (80009e8 <fsm_manual_run+0x2b0>)
 80007ae:	2203      	movs	r2, #3
 80007b0:	601a      	str	r2, [r3, #0]
					time_sub =5;
 80007b2:	4b8e      	ldr	r3, [pc, #568]	; (80009ec <fsm_manual_run+0x2b4>)
 80007b4:	2205      	movs	r2, #5
 80007b6:	601a      	str	r2, [r3, #0]
			if (mode == GREEN_MOD) {
 80007b8:	4b8a      	ldr	r3, [pc, #552]	; (80009e4 <fsm_manual_run+0x2ac>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	2b04      	cmp	r3, #4
 80007be:	d108      	bne.n	80007d2 <fsm_manual_run+0x9a>
				main_status = MAN_GREEN;
 80007c0:	4b83      	ldr	r3, [pc, #524]	; (80009d0 <fsm_manual_run+0x298>)
 80007c2:	220b      	movs	r2, #11
 80007c4:	601a      	str	r2, [r3, #0]
				sub_status = MAN_RED;
 80007c6:	4b86      	ldr	r3, [pc, #536]	; (80009e0 <fsm_manual_run+0x2a8>)
 80007c8:	2209      	movs	r2, #9
 80007ca:	601a      	str	r2, [r3, #0]
				button3_flag = 0;
 80007cc:	4b81      	ldr	r3, [pc, #516]	; (80009d4 <fsm_manual_run+0x29c>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	601a      	str	r2, [r3, #0]
			if (mode == YELLOW_MODE) {
 80007d2:	4b84      	ldr	r3, [pc, #528]	; (80009e4 <fsm_manual_run+0x2ac>)
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	2b03      	cmp	r3, #3
 80007d8:	f040 80a2 	bne.w	8000920 <fsm_manual_run+0x1e8>
				main_status = MAN_YELLOW;
 80007dc:	4b7c      	ldr	r3, [pc, #496]	; (80009d0 <fsm_manual_run+0x298>)
 80007de:	220a      	movs	r2, #10
 80007e0:	601a      	str	r2, [r3, #0]
				sub_status = MAN_RED;
 80007e2:	4b7f      	ldr	r3, [pc, #508]	; (80009e0 <fsm_manual_run+0x2a8>)
 80007e4:	2209      	movs	r2, #9
 80007e6:	601a      	str	r2, [r3, #0]
				button3_flag = 0;
 80007e8:	4b7a      	ldr	r3, [pc, #488]	; (80009d4 <fsm_manual_run+0x29c>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	601a      	str	r2, [r3, #0]
			break;
 80007ee:	e097      	b.n	8000920 <fsm_manual_run+0x1e8>
			if (button3_flag == 1) {
 80007f0:	4b78      	ldr	r3, [pc, #480]	; (80009d4 <fsm_manual_run+0x29c>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	2b01      	cmp	r3, #1
 80007f6:	d12a      	bne.n	800084e <fsm_manual_run+0x116>
				HAL_GPIO_WritePin(Main_Red_GPIO_Port, Main_Red_Pin, RESET);
 80007f8:	2200      	movs	r2, #0
 80007fa:	2108      	movs	r1, #8
 80007fc:	4876      	ldr	r0, [pc, #472]	; (80009d8 <fsm_manual_run+0x2a0>)
 80007fe:	f001 f8c2 	bl	8001986 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Main_Yellow_GPIO_Port, Main_Yellow_Pin, RESET);
 8000802:	2200      	movs	r2, #0
 8000804:	2110      	movs	r1, #16
 8000806:	4874      	ldr	r0, [pc, #464]	; (80009d8 <fsm_manual_run+0x2a0>)
 8000808:	f001 f8bd 	bl	8001986 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Main_Green_GPIO_Port, Main_Green_Pin, SET);
 800080c:	2201      	movs	r2, #1
 800080e:	2120      	movs	r1, #32
 8000810:	4871      	ldr	r0, [pc, #452]	; (80009d8 <fsm_manual_run+0x2a0>)
 8000812:	f001 f8b8 	bl	8001986 <HAL_GPIO_WritePin>
				if (value== 0) {
 8000816:	4b71      	ldr	r3, [pc, #452]	; (80009dc <fsm_manual_run+0x2a4>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	2b00      	cmp	r3, #0
 800081c:	d117      	bne.n	800084e <fsm_manual_run+0x116>
					main_status = AUTO_YELLOW;
 800081e:	4b6c      	ldr	r3, [pc, #432]	; (80009d0 <fsm_manual_run+0x298>)
 8000820:	2208      	movs	r2, #8
 8000822:	601a      	str	r2, [r3, #0]
					sub_status = AUTO_RED;
 8000824:	4b6e      	ldr	r3, [pc, #440]	; (80009e0 <fsm_manual_run+0x2a8>)
 8000826:	2206      	movs	r2, #6
 8000828:	601a      	str	r2, [r3, #0]
					mode = NORMAL_MODE;
 800082a:	4b6e      	ldr	r3, [pc, #440]	; (80009e4 <fsm_manual_run+0x2ac>)
 800082c:	2201      	movs	r2, #1
 800082e:	601a      	str	r2, [r3, #0]
					setTimer1(200);
 8000830:	20c8      	movs	r0, #200	; 0xc8
 8000832:	f000 fc25 	bl	8001080 <setTimer1>
					setTimer2(200);
 8000836:	20c8      	movs	r0, #200	; 0xc8
 8000838:	f000 fc36 	bl	80010a8 <setTimer2>
					button3_flag = 0;
 800083c:	4b65      	ldr	r3, [pc, #404]	; (80009d4 <fsm_manual_run+0x29c>)
 800083e:	2200      	movs	r2, #0
 8000840:	601a      	str	r2, [r3, #0]
					time_main = 2;
 8000842:	4b69      	ldr	r3, [pc, #420]	; (80009e8 <fsm_manual_run+0x2b0>)
 8000844:	2202      	movs	r2, #2
 8000846:	601a      	str	r2, [r3, #0]
					time_sub = 2;
 8000848:	4b68      	ldr	r3, [pc, #416]	; (80009ec <fsm_manual_run+0x2b4>)
 800084a:	2202      	movs	r2, #2
 800084c:	601a      	str	r2, [r3, #0]
			if (mode == RED_MODE) {
 800084e:	4b65      	ldr	r3, [pc, #404]	; (80009e4 <fsm_manual_run+0x2ac>)
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	2b02      	cmp	r3, #2
 8000854:	d108      	bne.n	8000868 <fsm_manual_run+0x130>
				main_status = MAN_RED;
 8000856:	4b5e      	ldr	r3, [pc, #376]	; (80009d0 <fsm_manual_run+0x298>)
 8000858:	2209      	movs	r2, #9
 800085a:	601a      	str	r2, [r3, #0]
				sub_status = MAN_GREEN;
 800085c:	4b60      	ldr	r3, [pc, #384]	; (80009e0 <fsm_manual_run+0x2a8>)
 800085e:	220b      	movs	r2, #11
 8000860:	601a      	str	r2, [r3, #0]
				button3_flag = 0;
 8000862:	4b5c      	ldr	r3, [pc, #368]	; (80009d4 <fsm_manual_run+0x29c>)
 8000864:	2200      	movs	r2, #0
 8000866:	601a      	str	r2, [r3, #0]
			if (mode == YELLOW_MODE) {
 8000868:	4b5e      	ldr	r3, [pc, #376]	; (80009e4 <fsm_manual_run+0x2ac>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	2b03      	cmp	r3, #3
 800086e:	d159      	bne.n	8000924 <fsm_manual_run+0x1ec>
				main_status = MAN_YELLOW;
 8000870:	4b57      	ldr	r3, [pc, #348]	; (80009d0 <fsm_manual_run+0x298>)
 8000872:	220a      	movs	r2, #10
 8000874:	601a      	str	r2, [r3, #0]
				sub_status = MAN_RED;
 8000876:	4b5a      	ldr	r3, [pc, #360]	; (80009e0 <fsm_manual_run+0x2a8>)
 8000878:	2209      	movs	r2, #9
 800087a:	601a      	str	r2, [r3, #0]
				button3_flag = 0;
 800087c:	4b55      	ldr	r3, [pc, #340]	; (80009d4 <fsm_manual_run+0x29c>)
 800087e:	2200      	movs	r2, #0
 8000880:	601a      	str	r2, [r3, #0]
			break;
 8000882:	e04f      	b.n	8000924 <fsm_manual_run+0x1ec>
			if (button3_flag == 1) {
 8000884:	4b53      	ldr	r3, [pc, #332]	; (80009d4 <fsm_manual_run+0x29c>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	2b01      	cmp	r3, #1
 800088a:	d12c      	bne.n	80008e6 <fsm_manual_run+0x1ae>
				HAL_GPIO_WritePin(Main_Red_GPIO_Port, Main_Red_Pin, RESET);
 800088c:	2200      	movs	r2, #0
 800088e:	2108      	movs	r1, #8
 8000890:	4851      	ldr	r0, [pc, #324]	; (80009d8 <fsm_manual_run+0x2a0>)
 8000892:	f001 f878 	bl	8001986 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Main_Yellow_GPIO_Port, Main_Yellow_Pin, SET);
 8000896:	2201      	movs	r2, #1
 8000898:	2110      	movs	r1, #16
 800089a:	484f      	ldr	r0, [pc, #316]	; (80009d8 <fsm_manual_run+0x2a0>)
 800089c:	f001 f873 	bl	8001986 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Main_Green_GPIO_Port, Main_Green_Pin, RESET);
 80008a0:	2200      	movs	r2, #0
 80008a2:	2120      	movs	r1, #32
 80008a4:	484c      	ldr	r0, [pc, #304]	; (80009d8 <fsm_manual_run+0x2a0>)
 80008a6:	f001 f86e 	bl	8001986 <HAL_GPIO_WritePin>
				if (value == 0) {
 80008aa:	4b4c      	ldr	r3, [pc, #304]	; (80009dc <fsm_manual_run+0x2a4>)
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d119      	bne.n	80008e6 <fsm_manual_run+0x1ae>
					main_status = AUTO_RED;
 80008b2:	4b47      	ldr	r3, [pc, #284]	; (80009d0 <fsm_manual_run+0x298>)
 80008b4:	2206      	movs	r2, #6
 80008b6:	601a      	str	r2, [r3, #0]
					sub_status = AUTO_GREEN;
 80008b8:	4b49      	ldr	r3, [pc, #292]	; (80009e0 <fsm_manual_run+0x2a8>)
 80008ba:	2207      	movs	r2, #7
 80008bc:	601a      	str	r2, [r3, #0]
					mode = NORMAL_MODE;
 80008be:	4b49      	ldr	r3, [pc, #292]	; (80009e4 <fsm_manual_run+0x2ac>)
 80008c0:	2201      	movs	r2, #1
 80008c2:	601a      	str	r2, [r3, #0]
					setTimer1(500);
 80008c4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80008c8:	f000 fbda 	bl	8001080 <setTimer1>
					setTimer2(300);
 80008cc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80008d0:	f000 fbea 	bl	80010a8 <setTimer2>
					button3_flag = 0;
 80008d4:	4b3f      	ldr	r3, [pc, #252]	; (80009d4 <fsm_manual_run+0x29c>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	601a      	str	r2, [r3, #0]
					time_main = 5;
 80008da:	4b43      	ldr	r3, [pc, #268]	; (80009e8 <fsm_manual_run+0x2b0>)
 80008dc:	2205      	movs	r2, #5
 80008de:	601a      	str	r2, [r3, #0]
					time_sub = 3;
 80008e0:	4b42      	ldr	r3, [pc, #264]	; (80009ec <fsm_manual_run+0x2b4>)
 80008e2:	2203      	movs	r2, #3
 80008e4:	601a      	str	r2, [r3, #0]
			if (mode == GREEN_MOD) {
 80008e6:	4b3f      	ldr	r3, [pc, #252]	; (80009e4 <fsm_manual_run+0x2ac>)
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	2b04      	cmp	r3, #4
 80008ec:	d108      	bne.n	8000900 <fsm_manual_run+0x1c8>
				main_status = MAN_GREEN;
 80008ee:	4b38      	ldr	r3, [pc, #224]	; (80009d0 <fsm_manual_run+0x298>)
 80008f0:	220b      	movs	r2, #11
 80008f2:	601a      	str	r2, [r3, #0]
				sub_status = MAN_RED;
 80008f4:	4b3a      	ldr	r3, [pc, #232]	; (80009e0 <fsm_manual_run+0x2a8>)
 80008f6:	2209      	movs	r2, #9
 80008f8:	601a      	str	r2, [r3, #0]
				button3_flag = 0;
 80008fa:	4b36      	ldr	r3, [pc, #216]	; (80009d4 <fsm_manual_run+0x29c>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	601a      	str	r2, [r3, #0]
			if (mode == RED_MODE) {
 8000900:	4b38      	ldr	r3, [pc, #224]	; (80009e4 <fsm_manual_run+0x2ac>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	2b02      	cmp	r3, #2
 8000906:	d10f      	bne.n	8000928 <fsm_manual_run+0x1f0>
				main_status = MAN_RED;
 8000908:	4b31      	ldr	r3, [pc, #196]	; (80009d0 <fsm_manual_run+0x298>)
 800090a:	2209      	movs	r2, #9
 800090c:	601a      	str	r2, [r3, #0]
				sub_status = MAN_GREEN;
 800090e:	4b34      	ldr	r3, [pc, #208]	; (80009e0 <fsm_manual_run+0x2a8>)
 8000910:	220b      	movs	r2, #11
 8000912:	601a      	str	r2, [r3, #0]
				button3_flag = 0;
 8000914:	4b2f      	ldr	r3, [pc, #188]	; (80009d4 <fsm_manual_run+0x29c>)
 8000916:	2200      	movs	r2, #0
 8000918:	601a      	str	r2, [r3, #0]
			break;
 800091a:	e005      	b.n	8000928 <fsm_manual_run+0x1f0>
			break;
 800091c:	bf00      	nop
 800091e:	e004      	b.n	800092a <fsm_manual_run+0x1f2>
			break;
 8000920:	bf00      	nop
 8000922:	e002      	b.n	800092a <fsm_manual_run+0x1f2>
			break;
 8000924:	bf00      	nop
 8000926:	e000      	b.n	800092a <fsm_manual_run+0x1f2>
			break;
 8000928:	bf00      	nop
	}

	switch (sub_status) {
 800092a:	4b2d      	ldr	r3, [pc, #180]	; (80009e0 <fsm_manual_run+0x2a8>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	2b0b      	cmp	r3, #11
 8000930:	d01b      	beq.n	800096a <fsm_manual_run+0x232>
 8000932:	2b0b      	cmp	r3, #11
 8000934:	dc43      	bgt.n	80009be <fsm_manual_run+0x286>
 8000936:	2b09      	cmp	r3, #9
 8000938:	d002      	beq.n	8000940 <fsm_manual_run+0x208>
 800093a:	2b0a      	cmp	r3, #10
 800093c:	d02a      	beq.n	8000994 <fsm_manual_run+0x25c>
				HAL_GPIO_WritePin(Sub_Yellow_GPIO_Port, Sub_Yellow_Pin, SET);
				HAL_GPIO_WritePin(Sub_Green_GPIO_Port, Sub_Green_Pin, RESET);
			}
			break;
		default:
			break;
 800093e:	e03e      	b.n	80009be <fsm_manual_run+0x286>
			if (button3_flag == 1){
 8000940:	4b24      	ldr	r3, [pc, #144]	; (80009d4 <fsm_manual_run+0x29c>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	2b01      	cmp	r3, #1
 8000946:	d13c      	bne.n	80009c2 <fsm_manual_run+0x28a>
				HAL_GPIO_WritePin(Sub_Red_GPIO_Port, Sub_Red_Pin, SET);
 8000948:	2201      	movs	r2, #1
 800094a:	2140      	movs	r1, #64	; 0x40
 800094c:	4822      	ldr	r0, [pc, #136]	; (80009d8 <fsm_manual_run+0x2a0>)
 800094e:	f001 f81a 	bl	8001986 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Sub_Yellow_GPIO_Port, Sub_Yellow_Pin, RESET);
 8000952:	2200      	movs	r2, #0
 8000954:	2180      	movs	r1, #128	; 0x80
 8000956:	4820      	ldr	r0, [pc, #128]	; (80009d8 <fsm_manual_run+0x2a0>)
 8000958:	f001 f815 	bl	8001986 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Sub_Green_GPIO_Port, Sub_Green_Pin, RESET);
 800095c:	2200      	movs	r2, #0
 800095e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000962:	481d      	ldr	r0, [pc, #116]	; (80009d8 <fsm_manual_run+0x2a0>)
 8000964:	f001 f80f 	bl	8001986 <HAL_GPIO_WritePin>
			break;
 8000968:	e02b      	b.n	80009c2 <fsm_manual_run+0x28a>
			if (button3_flag == 1) {
 800096a:	4b1a      	ldr	r3, [pc, #104]	; (80009d4 <fsm_manual_run+0x29c>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	2b01      	cmp	r3, #1
 8000970:	d129      	bne.n	80009c6 <fsm_manual_run+0x28e>
				HAL_GPIO_WritePin(Sub_Red_GPIO_Port, Sub_Red_Pin, RESET);
 8000972:	2200      	movs	r2, #0
 8000974:	2140      	movs	r1, #64	; 0x40
 8000976:	4818      	ldr	r0, [pc, #96]	; (80009d8 <fsm_manual_run+0x2a0>)
 8000978:	f001 f805 	bl	8001986 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Sub_Yellow_GPIO_Port, Sub_Yellow_Pin, RESET);
 800097c:	2200      	movs	r2, #0
 800097e:	2180      	movs	r1, #128	; 0x80
 8000980:	4815      	ldr	r0, [pc, #84]	; (80009d8 <fsm_manual_run+0x2a0>)
 8000982:	f001 f800 	bl	8001986 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Sub_Green_GPIO_Port, Sub_Green_Pin, SET);
 8000986:	2201      	movs	r2, #1
 8000988:	f44f 7180 	mov.w	r1, #256	; 0x100
 800098c:	4812      	ldr	r0, [pc, #72]	; (80009d8 <fsm_manual_run+0x2a0>)
 800098e:	f000 fffa 	bl	8001986 <HAL_GPIO_WritePin>
			break;
 8000992:	e018      	b.n	80009c6 <fsm_manual_run+0x28e>
			if (button3_flag == 1) {
 8000994:	4b0f      	ldr	r3, [pc, #60]	; (80009d4 <fsm_manual_run+0x29c>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	2b01      	cmp	r3, #1
 800099a:	d116      	bne.n	80009ca <fsm_manual_run+0x292>
				HAL_GPIO_WritePin(Sub_Red_GPIO_Port, Sub_Red_Pin, RESET);
 800099c:	2200      	movs	r2, #0
 800099e:	2140      	movs	r1, #64	; 0x40
 80009a0:	480d      	ldr	r0, [pc, #52]	; (80009d8 <fsm_manual_run+0x2a0>)
 80009a2:	f000 fff0 	bl	8001986 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Sub_Yellow_GPIO_Port, Sub_Yellow_Pin, SET);
 80009a6:	2201      	movs	r2, #1
 80009a8:	2180      	movs	r1, #128	; 0x80
 80009aa:	480b      	ldr	r0, [pc, #44]	; (80009d8 <fsm_manual_run+0x2a0>)
 80009ac:	f000 ffeb 	bl	8001986 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Sub_Green_GPIO_Port, Sub_Green_Pin, RESET);
 80009b0:	2200      	movs	r2, #0
 80009b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009b6:	4808      	ldr	r0, [pc, #32]	; (80009d8 <fsm_manual_run+0x2a0>)
 80009b8:	f000 ffe5 	bl	8001986 <HAL_GPIO_WritePin>
			break;
 80009bc:	e005      	b.n	80009ca <fsm_manual_run+0x292>
			break;
 80009be:	bf00      	nop
 80009c0:	e004      	b.n	80009cc <fsm_manual_run+0x294>
			break;
 80009c2:	bf00      	nop
 80009c4:	e002      	b.n	80009cc <fsm_manual_run+0x294>
			break;
 80009c6:	bf00      	nop
 80009c8:	e000      	b.n	80009cc <fsm_manual_run+0x294>
			break;
 80009ca:	bf00      	nop
	}
}
 80009cc:	bf00      	nop
 80009ce:	bd80      	pop	{r7, pc}
 80009d0:	20000080 	.word	0x20000080
 80009d4:	20000074 	.word	0x20000074
 80009d8:	40010800 	.word	0x40010800
 80009dc:	2000008c 	.word	0x2000008c
 80009e0:	20000084 	.word	0x20000084
 80009e4:	20000088 	.word	0x20000088
 80009e8:	20000078 	.word	0x20000078
 80009ec:	2000007c 	.word	0x2000007c

080009f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b082      	sub	sp, #8
 80009f4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009f6:	f000 fcc5 	bl	8001384 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009fa:	f000 f865 	bl	8000ac8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_TIM2_Init();
 80009fe:	f000 f89f 	bl	8000b40 <MX_TIM2_Init>
  MX_GPIO_Init();
 8000a02:	f000 f8e9 	bl	8000bd8 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000a06:	4826      	ldr	r0, [pc, #152]	; (8000aa0 <main+0xb0>)
 8000a08:	f001 fc0e 	bl	8002228 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  /*Ex1*/
  main_status = INIT;
 8000a0c:	4b25      	ldr	r3, [pc, #148]	; (8000aa4 <main+0xb4>)
 8000a0e:	2205      	movs	r2, #5
 8000a10:	601a      	str	r2, [r3, #0]
  sub_status = INIT;
 8000a12:	4b25      	ldr	r3, [pc, #148]	; (8000aa8 <main+0xb8>)
 8000a14:	2205      	movs	r2, #5
 8000a16:	601a      	str	r2, [r3, #0]
  mode = NORMAL_MODE;
 8000a18:	4b24      	ldr	r3, [pc, #144]	; (8000aac <main+0xbc>)
 8000a1a:	2201      	movs	r2, #1
 8000a1c:	601a      	str	r2, [r3, #0]
  setTimer3(20);
 8000a1e:	2014      	movs	r0, #20
 8000a20:	f000 fb56 	bl	80010d0 <setTimer3>
  setTimer5(100);
 8000a24:	2064      	movs	r0, #100	; 0x64
 8000a26:	f000 fb67 	bl	80010f8 <setTimer5>
  int index = 0;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	607b      	str	r3, [r7, #4]
  while (1)
  {

	fsm_automatic_run();
 8000a2e:	f7ff fce9 	bl	8000404 <fsm_automatic_run>
	fsm_manual_run();
 8000a32:	f7ff fe81 	bl	8000738 <fsm_manual_run>
	if (timer5_flag == 1) {
 8000a36:	4b1e      	ldr	r3, [pc, #120]	; (8000ab0 <main+0xc0>)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	2b01      	cmp	r3, #1
 8000a3c:	d11d      	bne.n	8000a7a <main+0x8a>
		setTimer5(100);
 8000a3e:	2064      	movs	r0, #100	; 0x64
 8000a40:	f000 fb5a 	bl	80010f8 <setTimer5>
		if (time_main > 0) {
 8000a44:	4b1b      	ldr	r3, [pc, #108]	; (8000ab4 <main+0xc4>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	dd04      	ble.n	8000a56 <main+0x66>
			time_main--;
 8000a4c:	4b19      	ldr	r3, [pc, #100]	; (8000ab4 <main+0xc4>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	3b01      	subs	r3, #1
 8000a52:	4a18      	ldr	r2, [pc, #96]	; (8000ab4 <main+0xc4>)
 8000a54:	6013      	str	r3, [r2, #0]
		}
		if (time_sub > 0) {
 8000a56:	4b18      	ldr	r3, [pc, #96]	; (8000ab8 <main+0xc8>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	dd04      	ble.n	8000a68 <main+0x78>
			time_sub--;
 8000a5e:	4b16      	ldr	r3, [pc, #88]	; (8000ab8 <main+0xc8>)
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	3b01      	subs	r3, #1
 8000a64:	4a14      	ldr	r2, [pc, #80]	; (8000ab8 <main+0xc8>)
 8000a66:	6013      	str	r3, [r2, #0]
		}
		if (button3_flag == 1) {
 8000a68:	4b14      	ldr	r3, [pc, #80]	; (8000abc <main+0xcc>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	2b01      	cmp	r3, #1
 8000a6e:	d104      	bne.n	8000a7a <main+0x8a>
			value--;
 8000a70:	4b13      	ldr	r3, [pc, #76]	; (8000ac0 <main+0xd0>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	3b01      	subs	r3, #1
 8000a76:	4a12      	ldr	r2, [pc, #72]	; (8000ac0 <main+0xd0>)
 8000a78:	6013      	str	r3, [r2, #0]
		}
	}



	if (timer3_flag == 1) {
 8000a7a:	4b12      	ldr	r3, [pc, #72]	; (8000ac4 <main+0xd4>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	2b01      	cmp	r3, #1
 8000a80:	d1d5      	bne.n	8000a2e <main+0x3e>
		setTimer3(50);
 8000a82:	2032      	movs	r0, #50	; 0x32
 8000a84:	f000 fb24 	bl	80010d0 <setTimer3>
		update7SEG(index);
 8000a88:	6878      	ldr	r0, [r7, #4]
 8000a8a:	f000 fa01 	bl	8000e90 <update7SEG>
		index += 1;
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	3301      	adds	r3, #1
 8000a92:	607b      	str	r3, [r7, #4]
		if (index >= 4) {
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	2b03      	cmp	r3, #3
 8000a98:	ddc9      	ble.n	8000a2e <main+0x3e>
			index = 0;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	607b      	str	r3, [r7, #4]
	fsm_automatic_run();
 8000a9e:	e7c6      	b.n	8000a2e <main+0x3e>
 8000aa0:	200000c0 	.word	0x200000c0
 8000aa4:	20000080 	.word	0x20000080
 8000aa8:	20000084 	.word	0x20000084
 8000aac:	20000088 	.word	0x20000088
 8000ab0:	200000b0 	.word	0x200000b0
 8000ab4:	20000078 	.word	0x20000078
 8000ab8:	2000007c 	.word	0x2000007c
 8000abc:	20000074 	.word	0x20000074
 8000ac0:	2000008c 	.word	0x2000008c
 8000ac4:	200000a0 	.word	0x200000a0

08000ac8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b090      	sub	sp, #64	; 0x40
 8000acc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ace:	f107 0318 	add.w	r3, r7, #24
 8000ad2:	2228      	movs	r2, #40	; 0x28
 8000ad4:	2100      	movs	r1, #0
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f001 ff5e 	bl	8002998 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000adc:	1d3b      	adds	r3, r7, #4
 8000ade:	2200      	movs	r2, #0
 8000ae0:	601a      	str	r2, [r3, #0]
 8000ae2:	605a      	str	r2, [r3, #4]
 8000ae4:	609a      	str	r2, [r3, #8]
 8000ae6:	60da      	str	r2, [r3, #12]
 8000ae8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000aea:	2302      	movs	r3, #2
 8000aec:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000aee:	2301      	movs	r3, #1
 8000af0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000af2:	2310      	movs	r3, #16
 8000af4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000af6:	2300      	movs	r3, #0
 8000af8:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000afa:	f107 0318 	add.w	r3, r7, #24
 8000afe:	4618      	mov	r0, r3
 8000b00:	f000 ff5a 	bl	80019b8 <HAL_RCC_OscConfig>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000b0a:	f000 fab3 	bl	8001074 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b0e:	230f      	movs	r3, #15
 8000b10:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000b12:	2300      	movs	r3, #0
 8000b14:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b16:	2300      	movs	r3, #0
 8000b18:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000b22:	1d3b      	adds	r3, r7, #4
 8000b24:	2100      	movs	r1, #0
 8000b26:	4618      	mov	r0, r3
 8000b28:	f001 f9c6 	bl	8001eb8 <HAL_RCC_ClockConfig>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d001      	beq.n	8000b36 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000b32:	f000 fa9f 	bl	8001074 <Error_Handler>
  }
}
 8000b36:	bf00      	nop
 8000b38:	3740      	adds	r7, #64	; 0x40
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
	...

08000b40 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b086      	sub	sp, #24
 8000b44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b46:	f107 0308 	add.w	r3, r7, #8
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	601a      	str	r2, [r3, #0]
 8000b4e:	605a      	str	r2, [r3, #4]
 8000b50:	609a      	str	r2, [r3, #8]
 8000b52:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b54:	463b      	mov	r3, r7
 8000b56:	2200      	movs	r2, #0
 8000b58:	601a      	str	r2, [r3, #0]
 8000b5a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000b5c:	4b1d      	ldr	r3, [pc, #116]	; (8000bd4 <MX_TIM2_Init+0x94>)
 8000b5e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000b62:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000b64:	4b1b      	ldr	r3, [pc, #108]	; (8000bd4 <MX_TIM2_Init+0x94>)
 8000b66:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000b6a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b6c:	4b19      	ldr	r3, [pc, #100]	; (8000bd4 <MX_TIM2_Init+0x94>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000b72:	4b18      	ldr	r3, [pc, #96]	; (8000bd4 <MX_TIM2_Init+0x94>)
 8000b74:	2209      	movs	r2, #9
 8000b76:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b78:	4b16      	ldr	r3, [pc, #88]	; (8000bd4 <MX_TIM2_Init+0x94>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b7e:	4b15      	ldr	r3, [pc, #84]	; (8000bd4 <MX_TIM2_Init+0x94>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b84:	4813      	ldr	r0, [pc, #76]	; (8000bd4 <MX_TIM2_Init+0x94>)
 8000b86:	f001 faff 	bl	8002188 <HAL_TIM_Base_Init>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d001      	beq.n	8000b94 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000b90:	f000 fa70 	bl	8001074 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b94:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b98:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b9a:	f107 0308 	add.w	r3, r7, #8
 8000b9e:	4619      	mov	r1, r3
 8000ba0:	480c      	ldr	r0, [pc, #48]	; (8000bd4 <MX_TIM2_Init+0x94>)
 8000ba2:	f001 fc95 	bl	80024d0 <HAL_TIM_ConfigClockSource>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d001      	beq.n	8000bb0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000bac:	f000 fa62 	bl	8001074 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000bb8:	463b      	mov	r3, r7
 8000bba:	4619      	mov	r1, r3
 8000bbc:	4805      	ldr	r0, [pc, #20]	; (8000bd4 <MX_TIM2_Init+0x94>)
 8000bbe:	f001 fe5d 	bl	800287c <HAL_TIMEx_MasterConfigSynchronization>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d001      	beq.n	8000bcc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000bc8:	f000 fa54 	bl	8001074 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000bcc:	bf00      	nop
 8000bce:	3718      	adds	r7, #24
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	200000c0 	.word	0x200000c0

08000bd8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b088      	sub	sp, #32
 8000bdc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bde:	f107 0310 	add.w	r3, r7, #16
 8000be2:	2200      	movs	r2, #0
 8000be4:	601a      	str	r2, [r3, #0]
 8000be6:	605a      	str	r2, [r3, #4]
 8000be8:	609a      	str	r2, [r3, #8]
 8000bea:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bec:	4b35      	ldr	r3, [pc, #212]	; (8000cc4 <MX_GPIO_Init+0xec>)
 8000bee:	699b      	ldr	r3, [r3, #24]
 8000bf0:	4a34      	ldr	r2, [pc, #208]	; (8000cc4 <MX_GPIO_Init+0xec>)
 8000bf2:	f043 0310 	orr.w	r3, r3, #16
 8000bf6:	6193      	str	r3, [r2, #24]
 8000bf8:	4b32      	ldr	r3, [pc, #200]	; (8000cc4 <MX_GPIO_Init+0xec>)
 8000bfa:	699b      	ldr	r3, [r3, #24]
 8000bfc:	f003 0310 	and.w	r3, r3, #16
 8000c00:	60fb      	str	r3, [r7, #12]
 8000c02:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c04:	4b2f      	ldr	r3, [pc, #188]	; (8000cc4 <MX_GPIO_Init+0xec>)
 8000c06:	699b      	ldr	r3, [r3, #24]
 8000c08:	4a2e      	ldr	r2, [pc, #184]	; (8000cc4 <MX_GPIO_Init+0xec>)
 8000c0a:	f043 0304 	orr.w	r3, r3, #4
 8000c0e:	6193      	str	r3, [r2, #24]
 8000c10:	4b2c      	ldr	r3, [pc, #176]	; (8000cc4 <MX_GPIO_Init+0xec>)
 8000c12:	699b      	ldr	r3, [r3, #24]
 8000c14:	f003 0304 	and.w	r3, r3, #4
 8000c18:	60bb      	str	r3, [r7, #8]
 8000c1a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c1c:	4b29      	ldr	r3, [pc, #164]	; (8000cc4 <MX_GPIO_Init+0xec>)
 8000c1e:	699b      	ldr	r3, [r3, #24]
 8000c20:	4a28      	ldr	r2, [pc, #160]	; (8000cc4 <MX_GPIO_Init+0xec>)
 8000c22:	f043 0308 	orr.w	r3, r3, #8
 8000c26:	6193      	str	r3, [r2, #24]
 8000c28:	4b26      	ldr	r3, [pc, #152]	; (8000cc4 <MX_GPIO_Init+0xec>)
 8000c2a:	699b      	ldr	r3, [r3, #24]
 8000c2c:	f003 0308 	and.w	r3, r3, #8
 8000c30:	607b      	str	r3, [r7, #4]
 8000c32:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Main_Red_Pin|Main_Yellow_Pin|Main_Green_Pin|Sub_Red_Pin
 8000c34:	2200      	movs	r2, #0
 8000c36:	f641 71f8 	movw	r1, #8184	; 0x1ff8
 8000c3a:	4823      	ldr	r0, [pc, #140]	; (8000cc8 <MX_GPIO_Init+0xf0>)
 8000c3c:	f000 fea3 	bl	8001986 <HAL_GPIO_WritePin>
                          |Sub_Yellow_Pin|Sub_Green_Pin|MAIN_Pin|SUB_Pin
                          |MODE_Pin|VALUE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, a1_Pin|b1_Pin|c1_Pin|d2_Pin
 8000c40:	2200      	movs	r2, #0
 8000c42:	f643 71ff 	movw	r1, #16383	; 0x3fff
 8000c46:	4821      	ldr	r0, [pc, #132]	; (8000ccc <MX_GPIO_Init+0xf4>)
 8000c48:	f000 fe9d 	bl	8001986 <HAL_GPIO_WritePin>
                          |e2_Pin|f2_Pin|g2_Pin|d1_Pin
                          |e1_Pin|f1_Pin|g1_Pin|a2_Pin
                          |b2_Pin|c2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000c4c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c50:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c52:	2300      	movs	r3, #0
 8000c54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c56:	2301      	movs	r3, #1
 8000c58:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c5a:	f107 0310 	add.w	r3, r7, #16
 8000c5e:	4619      	mov	r1, r3
 8000c60:	481b      	ldr	r0, [pc, #108]	; (8000cd0 <MX_GPIO_Init+0xf8>)
 8000c62:	f000 fcff 	bl	8001664 <HAL_GPIO_Init>

  /*Configure GPIO pins : Main_Red_Pin Main_Yellow_Pin Main_Green_Pin Sub_Red_Pin
                           Sub_Yellow_Pin Sub_Green_Pin MAIN_Pin SUB_Pin
                           MODE_Pin VALUE_Pin */
  GPIO_InitStruct.Pin = Main_Red_Pin|Main_Yellow_Pin|Main_Green_Pin|Sub_Red_Pin
 8000c66:	f641 73f8 	movw	r3, #8184	; 0x1ff8
 8000c6a:	613b      	str	r3, [r7, #16]
                          |Sub_Yellow_Pin|Sub_Green_Pin|MAIN_Pin|SUB_Pin
                          |MODE_Pin|VALUE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c6c:	2301      	movs	r3, #1
 8000c6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c70:	2300      	movs	r3, #0
 8000c72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c74:	2302      	movs	r3, #2
 8000c76:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c78:	f107 0310 	add.w	r3, r7, #16
 8000c7c:	4619      	mov	r1, r3
 8000c7e:	4812      	ldr	r0, [pc, #72]	; (8000cc8 <MX_GPIO_Init+0xf0>)
 8000c80:	f000 fcf0 	bl	8001664 <HAL_GPIO_Init>

  /*Configure GPIO pins : a1_Pin b1_Pin c1_Pin d2_Pin
                           e2_Pin f2_Pin g2_Pin d1_Pin
                           e1_Pin f1_Pin g1_Pin a2_Pin
                           b2_Pin c2_Pin */
  GPIO_InitStruct.Pin = a1_Pin|b1_Pin|c1_Pin|d2_Pin
 8000c84:	f643 73ff 	movw	r3, #16383	; 0x3fff
 8000c88:	613b      	str	r3, [r7, #16]
                          |e2_Pin|f2_Pin|g2_Pin|d1_Pin
                          |e1_Pin|f1_Pin|g1_Pin|a2_Pin
                          |b2_Pin|c2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c92:	2302      	movs	r3, #2
 8000c94:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c96:	f107 0310 	add.w	r3, r7, #16
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	480b      	ldr	r0, [pc, #44]	; (8000ccc <MX_GPIO_Init+0xf4>)
 8000c9e:	f000 fce1 	bl	8001664 <HAL_GPIO_Init>

  /*Configure GPIO pins : button1_Pin button2_Pin button3_Pin */
  GPIO_InitStruct.Pin = button1_Pin|button2_Pin|button3_Pin;
 8000ca2:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000ca6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cac:	2301      	movs	r3, #1
 8000cae:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cb0:	f107 0310 	add.w	r3, r7, #16
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	4804      	ldr	r0, [pc, #16]	; (8000cc8 <MX_GPIO_Init+0xf0>)
 8000cb8:	f000 fcd4 	bl	8001664 <HAL_GPIO_Init>

}
 8000cbc:	bf00      	nop
 8000cbe:	3720      	adds	r7, #32
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	40021000 	.word	0x40021000
 8000cc8:	40010800 	.word	0x40010800
 8000ccc:	40010c00 	.word	0x40010c00
 8000cd0:	40011000 	.word	0x40011000

08000cd4 <display7SEG_1>:

/* USER CODE BEGIN 4 */
void display7SEG_1(int num) {
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, (segNumber[num]>>0) & 0x01);
 8000cdc:	4a31      	ldr	r2, [pc, #196]	; (8000da4 <display7SEG_1+0xd0>)
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	4413      	add	r3, r2
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	f003 0301 	and.w	r3, r3, #1
 8000ce8:	b2db      	uxtb	r3, r3
 8000cea:	461a      	mov	r2, r3
 8000cec:	2101      	movs	r1, #1
 8000cee:	482e      	ldr	r0, [pc, #184]	; (8000da8 <display7SEG_1+0xd4>)
 8000cf0:	f000 fe49 	bl	8001986 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, (segNumber[num]>>1) & 0x01);
 8000cf4:	4a2b      	ldr	r2, [pc, #172]	; (8000da4 <display7SEG_1+0xd0>)
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	4413      	add	r3, r2
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	085b      	lsrs	r3, r3, #1
 8000cfe:	b2db      	uxtb	r3, r3
 8000d00:	f003 0301 	and.w	r3, r3, #1
 8000d04:	b2db      	uxtb	r3, r3
 8000d06:	461a      	mov	r2, r3
 8000d08:	2102      	movs	r1, #2
 8000d0a:	4827      	ldr	r0, [pc, #156]	; (8000da8 <display7SEG_1+0xd4>)
 8000d0c:	f000 fe3b 	bl	8001986 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, (segNumber[num]>>2) & 0x01);
 8000d10:	4a24      	ldr	r2, [pc, #144]	; (8000da4 <display7SEG_1+0xd0>)
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	4413      	add	r3, r2
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	089b      	lsrs	r3, r3, #2
 8000d1a:	b2db      	uxtb	r3, r3
 8000d1c:	f003 0301 	and.w	r3, r3, #1
 8000d20:	b2db      	uxtb	r3, r3
 8000d22:	461a      	mov	r2, r3
 8000d24:	2104      	movs	r1, #4
 8000d26:	4820      	ldr	r0, [pc, #128]	; (8000da8 <display7SEG_1+0xd4>)
 8000d28:	f000 fe2d 	bl	8001986 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, (segNumber[num]>>3) & 0x01);
 8000d2c:	4a1d      	ldr	r2, [pc, #116]	; (8000da4 <display7SEG_1+0xd0>)
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	4413      	add	r3, r2
 8000d32:	781b      	ldrb	r3, [r3, #0]
 8000d34:	08db      	lsrs	r3, r3, #3
 8000d36:	b2db      	uxtb	r3, r3
 8000d38:	f003 0301 	and.w	r3, r3, #1
 8000d3c:	b2db      	uxtb	r3, r3
 8000d3e:	461a      	mov	r2, r3
 8000d40:	2108      	movs	r1, #8
 8000d42:	4819      	ldr	r0, [pc, #100]	; (8000da8 <display7SEG_1+0xd4>)
 8000d44:	f000 fe1f 	bl	8001986 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, (segNumber[num]>>4) & 0x01);
 8000d48:	4a16      	ldr	r2, [pc, #88]	; (8000da4 <display7SEG_1+0xd0>)
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	4413      	add	r3, r2
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	091b      	lsrs	r3, r3, #4
 8000d52:	b2db      	uxtb	r3, r3
 8000d54:	f003 0301 	and.w	r3, r3, #1
 8000d58:	b2db      	uxtb	r3, r3
 8000d5a:	461a      	mov	r2, r3
 8000d5c:	2110      	movs	r1, #16
 8000d5e:	4812      	ldr	r0, [pc, #72]	; (8000da8 <display7SEG_1+0xd4>)
 8000d60:	f000 fe11 	bl	8001986 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, (segNumber[num]>>5) & 0x01);
 8000d64:	4a0f      	ldr	r2, [pc, #60]	; (8000da4 <display7SEG_1+0xd0>)
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	4413      	add	r3, r2
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	095b      	lsrs	r3, r3, #5
 8000d6e:	b2db      	uxtb	r3, r3
 8000d70:	f003 0301 	and.w	r3, r3, #1
 8000d74:	b2db      	uxtb	r3, r3
 8000d76:	461a      	mov	r2, r3
 8000d78:	2120      	movs	r1, #32
 8000d7a:	480b      	ldr	r0, [pc, #44]	; (8000da8 <display7SEG_1+0xd4>)
 8000d7c:	f000 fe03 	bl	8001986 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, (segNumber[num]>>6) & 0x01);
 8000d80:	4a08      	ldr	r2, [pc, #32]	; (8000da4 <display7SEG_1+0xd0>)
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	4413      	add	r3, r2
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	099b      	lsrs	r3, r3, #6
 8000d8a:	b2db      	uxtb	r3, r3
 8000d8c:	f003 0301 	and.w	r3, r3, #1
 8000d90:	b2db      	uxtb	r3, r3
 8000d92:	461a      	mov	r2, r3
 8000d94:	2140      	movs	r1, #64	; 0x40
 8000d96:	4804      	ldr	r0, [pc, #16]	; (8000da8 <display7SEG_1+0xd4>)
 8000d98:	f000 fdf5 	bl	8001986 <HAL_GPIO_WritePin>
}
 8000d9c:	bf00      	nop
 8000d9e:	3708      	adds	r7, #8
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	2000003c 	.word	0x2000003c
 8000da8:	40010c00 	.word	0x40010c00

08000dac <display7SEG_2>:

void display7SEG_2(int num) {
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, (segNumber[num]>>0) & 0x01);
 8000db4:	4a34      	ldr	r2, [pc, #208]	; (8000e88 <display7SEG_2+0xdc>)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	4413      	add	r3, r2
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	f003 0301 	and.w	r3, r3, #1
 8000dc0:	b2db      	uxtb	r3, r3
 8000dc2:	461a      	mov	r2, r3
 8000dc4:	2180      	movs	r1, #128	; 0x80
 8000dc6:	4831      	ldr	r0, [pc, #196]	; (8000e8c <display7SEG_2+0xe0>)
 8000dc8:	f000 fddd 	bl	8001986 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, (segNumber[num]>>1) & 0x01);
 8000dcc:	4a2e      	ldr	r2, [pc, #184]	; (8000e88 <display7SEG_2+0xdc>)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	4413      	add	r3, r2
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	085b      	lsrs	r3, r3, #1
 8000dd6:	b2db      	uxtb	r3, r3
 8000dd8:	f003 0301 	and.w	r3, r3, #1
 8000ddc:	b2db      	uxtb	r3, r3
 8000dde:	461a      	mov	r2, r3
 8000de0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000de4:	4829      	ldr	r0, [pc, #164]	; (8000e8c <display7SEG_2+0xe0>)
 8000de6:	f000 fdce 	bl	8001986 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, (segNumber[num]>>2) & 0x01);
 8000dea:	4a27      	ldr	r2, [pc, #156]	; (8000e88 <display7SEG_2+0xdc>)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	4413      	add	r3, r2
 8000df0:	781b      	ldrb	r3, [r3, #0]
 8000df2:	089b      	lsrs	r3, r3, #2
 8000df4:	b2db      	uxtb	r3, r3
 8000df6:	f003 0301 	and.w	r3, r3, #1
 8000dfa:	b2db      	uxtb	r3, r3
 8000dfc:	461a      	mov	r2, r3
 8000dfe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e02:	4822      	ldr	r0, [pc, #136]	; (8000e8c <display7SEG_2+0xe0>)
 8000e04:	f000 fdbf 	bl	8001986 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, (segNumber[num]>>3) & 0x01);
 8000e08:	4a1f      	ldr	r2, [pc, #124]	; (8000e88 <display7SEG_2+0xdc>)
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	4413      	add	r3, r2
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	08db      	lsrs	r3, r3, #3
 8000e12:	b2db      	uxtb	r3, r3
 8000e14:	f003 0301 	and.w	r3, r3, #1
 8000e18:	b2db      	uxtb	r3, r3
 8000e1a:	461a      	mov	r2, r3
 8000e1c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e20:	481a      	ldr	r0, [pc, #104]	; (8000e8c <display7SEG_2+0xe0>)
 8000e22:	f000 fdb0 	bl	8001986 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, (segNumber[num]>>4) & 0x01);
 8000e26:	4a18      	ldr	r2, [pc, #96]	; (8000e88 <display7SEG_2+0xdc>)
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	4413      	add	r3, r2
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	091b      	lsrs	r3, r3, #4
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	f003 0301 	and.w	r3, r3, #1
 8000e36:	b2db      	uxtb	r3, r3
 8000e38:	461a      	mov	r2, r3
 8000e3a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e3e:	4813      	ldr	r0, [pc, #76]	; (8000e8c <display7SEG_2+0xe0>)
 8000e40:	f000 fda1 	bl	8001986 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, (segNumber[num]>>5) & 0x01);
 8000e44:	4a10      	ldr	r2, [pc, #64]	; (8000e88 <display7SEG_2+0xdc>)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	4413      	add	r3, r2
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	095b      	lsrs	r3, r3, #5
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	f003 0301 	and.w	r3, r3, #1
 8000e54:	b2db      	uxtb	r3, r3
 8000e56:	461a      	mov	r2, r3
 8000e58:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e5c:	480b      	ldr	r0, [pc, #44]	; (8000e8c <display7SEG_2+0xe0>)
 8000e5e:	f000 fd92 	bl	8001986 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, (segNumber[num]>>6) & 0x01);
 8000e62:	4a09      	ldr	r2, [pc, #36]	; (8000e88 <display7SEG_2+0xdc>)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	4413      	add	r3, r2
 8000e68:	781b      	ldrb	r3, [r3, #0]
 8000e6a:	099b      	lsrs	r3, r3, #6
 8000e6c:	b2db      	uxtb	r3, r3
 8000e6e:	f003 0301 	and.w	r3, r3, #1
 8000e72:	b2db      	uxtb	r3, r3
 8000e74:	461a      	mov	r2, r3
 8000e76:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e7a:	4804      	ldr	r0, [pc, #16]	; (8000e8c <display7SEG_2+0xe0>)
 8000e7c:	f000 fd83 	bl	8001986 <HAL_GPIO_WritePin>
}
 8000e80:	bf00      	nop
 8000e82:	3708      	adds	r7, #8
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	2000003c 	.word	0x2000003c
 8000e8c:	40010c00 	.word	0x40010c00

08000e90 <update7SEG>:
 * index 0 : display 7SEG on MAIN road
 * index 1 : display 7SEG on SUB road
 * index 2 : display Mode
 * index 3 : display value
 * */
void update7SEG(int index) {
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	2b03      	cmp	r3, #3
 8000e9c:	f200 80c9 	bhi.w	8001032 <update7SEG+0x1a2>
 8000ea0:	a201      	add	r2, pc, #4	; (adr r2, 8000ea8 <update7SEG+0x18>)
 8000ea2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ea6:	bf00      	nop
 8000ea8:	08000eb9 	.word	0x08000eb9
 8000eac:	08000f21 	.word	0x08000f21
 8000eb0:	08000f89 	.word	0x08000f89
 8000eb4:	08000fcb 	.word	0x08000fcb
	switch (index) {
		case 0:
			HAL_GPIO_WritePin(MAIN_GPIO_Port, MAIN_Pin, 0);
 8000eb8:	2200      	movs	r2, #0
 8000eba:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ebe:	485f      	ldr	r0, [pc, #380]	; (800103c <update7SEG+0x1ac>)
 8000ec0:	f000 fd61 	bl	8001986 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SUB_GPIO_Port, SUB_Pin, 1);
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000eca:	485c      	ldr	r0, [pc, #368]	; (800103c <update7SEG+0x1ac>)
 8000ecc:	f000 fd5b 	bl	8001986 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, 1);
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ed6:	4859      	ldr	r0, [pc, #356]	; (800103c <update7SEG+0x1ac>)
 8000ed8:	f000 fd55 	bl	8001986 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(VALUE_GPIO_Port, VALUE_Pin, 1);
 8000edc:	2201      	movs	r2, #1
 8000ede:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ee2:	4856      	ldr	r0, [pc, #344]	; (800103c <update7SEG+0x1ac>)
 8000ee4:	f000 fd4f 	bl	8001986 <HAL_GPIO_WritePin>
			display7SEG_1(time_main / 10);
 8000ee8:	4b55      	ldr	r3, [pc, #340]	; (8001040 <update7SEG+0x1b0>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4a55      	ldr	r2, [pc, #340]	; (8001044 <update7SEG+0x1b4>)
 8000eee:	fb82 1203 	smull	r1, r2, r2, r3
 8000ef2:	1092      	asrs	r2, r2, #2
 8000ef4:	17db      	asrs	r3, r3, #31
 8000ef6:	1ad3      	subs	r3, r2, r3
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f7ff feeb 	bl	8000cd4 <display7SEG_1>
			display7SEG_2(time_main % 10);
 8000efe:	4b50      	ldr	r3, [pc, #320]	; (8001040 <update7SEG+0x1b0>)
 8000f00:	681a      	ldr	r2, [r3, #0]
 8000f02:	4b50      	ldr	r3, [pc, #320]	; (8001044 <update7SEG+0x1b4>)
 8000f04:	fb83 1302 	smull	r1, r3, r3, r2
 8000f08:	1099      	asrs	r1, r3, #2
 8000f0a:	17d3      	asrs	r3, r2, #31
 8000f0c:	1ac9      	subs	r1, r1, r3
 8000f0e:	460b      	mov	r3, r1
 8000f10:	009b      	lsls	r3, r3, #2
 8000f12:	440b      	add	r3, r1
 8000f14:	005b      	lsls	r3, r3, #1
 8000f16:	1ad1      	subs	r1, r2, r3
 8000f18:	4608      	mov	r0, r1
 8000f1a:	f7ff ff47 	bl	8000dac <display7SEG_2>
			break;
 8000f1e:	e089      	b.n	8001034 <update7SEG+0x1a4>
		case 1:
			HAL_GPIO_WritePin(MAIN_GPIO_Port, MAIN_Pin, 1);
 8000f20:	2201      	movs	r2, #1
 8000f22:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f26:	4845      	ldr	r0, [pc, #276]	; (800103c <update7SEG+0x1ac>)
 8000f28:	f000 fd2d 	bl	8001986 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SUB_GPIO_Port, SUB_Pin, 0);
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f32:	4842      	ldr	r0, [pc, #264]	; (800103c <update7SEG+0x1ac>)
 8000f34:	f000 fd27 	bl	8001986 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, 1);
 8000f38:	2201      	movs	r2, #1
 8000f3a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f3e:	483f      	ldr	r0, [pc, #252]	; (800103c <update7SEG+0x1ac>)
 8000f40:	f000 fd21 	bl	8001986 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(VALUE_GPIO_Port, VALUE_Pin, 1);
 8000f44:	2201      	movs	r2, #1
 8000f46:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f4a:	483c      	ldr	r0, [pc, #240]	; (800103c <update7SEG+0x1ac>)
 8000f4c:	f000 fd1b 	bl	8001986 <HAL_GPIO_WritePin>
			display7SEG_1(time_sub / 10);
 8000f50:	4b3d      	ldr	r3, [pc, #244]	; (8001048 <update7SEG+0x1b8>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a3b      	ldr	r2, [pc, #236]	; (8001044 <update7SEG+0x1b4>)
 8000f56:	fb82 1203 	smull	r1, r2, r2, r3
 8000f5a:	1092      	asrs	r2, r2, #2
 8000f5c:	17db      	asrs	r3, r3, #31
 8000f5e:	1ad3      	subs	r3, r2, r3
 8000f60:	4618      	mov	r0, r3
 8000f62:	f7ff feb7 	bl	8000cd4 <display7SEG_1>
			display7SEG_2(time_sub % 10);
 8000f66:	4b38      	ldr	r3, [pc, #224]	; (8001048 <update7SEG+0x1b8>)
 8000f68:	681a      	ldr	r2, [r3, #0]
 8000f6a:	4b36      	ldr	r3, [pc, #216]	; (8001044 <update7SEG+0x1b4>)
 8000f6c:	fb83 1302 	smull	r1, r3, r3, r2
 8000f70:	1099      	asrs	r1, r3, #2
 8000f72:	17d3      	asrs	r3, r2, #31
 8000f74:	1ac9      	subs	r1, r1, r3
 8000f76:	460b      	mov	r3, r1
 8000f78:	009b      	lsls	r3, r3, #2
 8000f7a:	440b      	add	r3, r1
 8000f7c:	005b      	lsls	r3, r3, #1
 8000f7e:	1ad1      	subs	r1, r2, r3
 8000f80:	4608      	mov	r0, r1
 8000f82:	f7ff ff13 	bl	8000dac <display7SEG_2>
			break;
 8000f86:	e055      	b.n	8001034 <update7SEG+0x1a4>
		case 2:
			HAL_GPIO_WritePin(MAIN_GPIO_Port, MAIN_Pin, 1);
 8000f88:	2201      	movs	r2, #1
 8000f8a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f8e:	482b      	ldr	r0, [pc, #172]	; (800103c <update7SEG+0x1ac>)
 8000f90:	f000 fcf9 	bl	8001986 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SUB_GPIO_Port, SUB_Pin, 1);
 8000f94:	2201      	movs	r2, #1
 8000f96:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f9a:	4828      	ldr	r0, [pc, #160]	; (800103c <update7SEG+0x1ac>)
 8000f9c:	f000 fcf3 	bl	8001986 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, 0);
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fa6:	4825      	ldr	r0, [pc, #148]	; (800103c <update7SEG+0x1ac>)
 8000fa8:	f000 fced 	bl	8001986 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(VALUE_GPIO_Port, VALUE_Pin, 1);
 8000fac:	2201      	movs	r2, #1
 8000fae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fb2:	4822      	ldr	r0, [pc, #136]	; (800103c <update7SEG+0x1ac>)
 8000fb4:	f000 fce7 	bl	8001986 <HAL_GPIO_WritePin>
			display7SEG_1(0);
 8000fb8:	2000      	movs	r0, #0
 8000fba:	f7ff fe8b 	bl	8000cd4 <display7SEG_1>
			display7SEG_2(mode);
 8000fbe:	4b23      	ldr	r3, [pc, #140]	; (800104c <update7SEG+0x1bc>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f7ff fef2 	bl	8000dac <display7SEG_2>
			break;
 8000fc8:	e034      	b.n	8001034 <update7SEG+0x1a4>
		case 3:
			HAL_GPIO_WritePin(MAIN_GPIO_Port, MAIN_Pin, 1);
 8000fca:	2201      	movs	r2, #1
 8000fcc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fd0:	481a      	ldr	r0, [pc, #104]	; (800103c <update7SEG+0x1ac>)
 8000fd2:	f000 fcd8 	bl	8001986 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SUB_GPIO_Port, SUB_Pin, 1);
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fdc:	4817      	ldr	r0, [pc, #92]	; (800103c <update7SEG+0x1ac>)
 8000fde:	f000 fcd2 	bl	8001986 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, 1);
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fe8:	4814      	ldr	r0, [pc, #80]	; (800103c <update7SEG+0x1ac>)
 8000fea:	f000 fccc 	bl	8001986 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(VALUE_GPIO_Port, VALUE_Pin, 0);
 8000fee:	2200      	movs	r2, #0
 8000ff0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ff4:	4811      	ldr	r0, [pc, #68]	; (800103c <update7SEG+0x1ac>)
 8000ff6:	f000 fcc6 	bl	8001986 <HAL_GPIO_WritePin>
			display7SEG_1(value / 10);
 8000ffa:	4b15      	ldr	r3, [pc, #84]	; (8001050 <update7SEG+0x1c0>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	4a11      	ldr	r2, [pc, #68]	; (8001044 <update7SEG+0x1b4>)
 8001000:	fb82 1203 	smull	r1, r2, r2, r3
 8001004:	1092      	asrs	r2, r2, #2
 8001006:	17db      	asrs	r3, r3, #31
 8001008:	1ad3      	subs	r3, r2, r3
 800100a:	4618      	mov	r0, r3
 800100c:	f7ff fe62 	bl	8000cd4 <display7SEG_1>
			display7SEG_2(value % 10);
 8001010:	4b0f      	ldr	r3, [pc, #60]	; (8001050 <update7SEG+0x1c0>)
 8001012:	681a      	ldr	r2, [r3, #0]
 8001014:	4b0b      	ldr	r3, [pc, #44]	; (8001044 <update7SEG+0x1b4>)
 8001016:	fb83 1302 	smull	r1, r3, r3, r2
 800101a:	1099      	asrs	r1, r3, #2
 800101c:	17d3      	asrs	r3, r2, #31
 800101e:	1ac9      	subs	r1, r1, r3
 8001020:	460b      	mov	r3, r1
 8001022:	009b      	lsls	r3, r3, #2
 8001024:	440b      	add	r3, r1
 8001026:	005b      	lsls	r3, r3, #1
 8001028:	1ad1      	subs	r1, r2, r3
 800102a:	4608      	mov	r0, r1
 800102c:	f7ff febe 	bl	8000dac <display7SEG_2>
			break;
 8001030:	e000      	b.n	8001034 <update7SEG+0x1a4>
		default:
			break;
 8001032:	bf00      	nop
	}
}
 8001034:	bf00      	nop
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}
 800103c:	40010800 	.word	0x40010800
 8001040:	20000078 	.word	0x20000078
 8001044:	66666667 	.word	0x66666667
 8001048:	2000007c 	.word	0x2000007c
 800104c:	20000088 	.word	0x20000088
 8001050:	2000008c 	.word	0x2000008c

08001054 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
	timerRun();
 800105c:	f000 f860 	bl	8001120 <timerRun>
	getKeyInput1();
 8001060:	f7ff f8d4 	bl	800020c <getKeyInput1>
	getKeyInput2();
 8001064:	f7ff f926 	bl	80002b4 <getKeyInput2>
	getKeyInput3();
 8001068:	f7ff f978 	bl	800035c <getKeyInput3>
}
 800106c:	bf00      	nop
 800106e:	3708      	adds	r7, #8
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}

08001074 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001078:	b672      	cpsid	i
}
 800107a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800107c:	e7fe      	b.n	800107c <Error_Handler+0x8>
	...

08001080 <setTimer1>:
int timer5_counter = 0;

int timer6_flag = 0;
int timer6_counter = 0;

void setTimer1(int duration) {
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
	timer1_counter = duration;
 8001088:	4a05      	ldr	r2, [pc, #20]	; (80010a0 <setTimer1+0x20>)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 800108e:	4b05      	ldr	r3, [pc, #20]	; (80010a4 <setTimer1+0x24>)
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]
}
 8001094:	bf00      	nop
 8001096:	370c      	adds	r7, #12
 8001098:	46bd      	mov	sp, r7
 800109a:	bc80      	pop	{r7}
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	20000094 	.word	0x20000094
 80010a4:	20000090 	.word	0x20000090

080010a8 <setTimer2>:

void setTimer2(int duration) {
 80010a8:	b480      	push	{r7}
 80010aa:	b083      	sub	sp, #12
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
	timer2_counter = duration;
 80010b0:	4a05      	ldr	r2, [pc, #20]	; (80010c8 <setTimer2+0x20>)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 80010b6:	4b05      	ldr	r3, [pc, #20]	; (80010cc <setTimer2+0x24>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	601a      	str	r2, [r3, #0]
}
 80010bc:	bf00      	nop
 80010be:	370c      	adds	r7, #12
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bc80      	pop	{r7}
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop
 80010c8:	2000009c 	.word	0x2000009c
 80010cc:	20000098 	.word	0x20000098

080010d0 <setTimer3>:

void setTimer3(int duration) {
 80010d0:	b480      	push	{r7}
 80010d2:	b083      	sub	sp, #12
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
	timer3_counter = duration;
 80010d8:	4a05      	ldr	r2, [pc, #20]	; (80010f0 <setTimer3+0x20>)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 80010de:	4b05      	ldr	r3, [pc, #20]	; (80010f4 <setTimer3+0x24>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
}
 80010e4:	bf00      	nop
 80010e6:	370c      	adds	r7, #12
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bc80      	pop	{r7}
 80010ec:	4770      	bx	lr
 80010ee:	bf00      	nop
 80010f0:	200000a4 	.word	0x200000a4
 80010f4:	200000a0 	.word	0x200000a0

080010f8 <setTimer5>:
void setTimer4(int duration) {
	timer4_counter = duration;
	timer4_flag = 0;
}

void setTimer5(int duration) {
 80010f8:	b480      	push	{r7}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
	timer5_counter = duration;
 8001100:	4a05      	ldr	r2, [pc, #20]	; (8001118 <setTimer5+0x20>)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6013      	str	r3, [r2, #0]
	timer5_flag = 0;
 8001106:	4b05      	ldr	r3, [pc, #20]	; (800111c <setTimer5+0x24>)
 8001108:	2200      	movs	r2, #0
 800110a:	601a      	str	r2, [r3, #0]
}
 800110c:	bf00      	nop
 800110e:	370c      	adds	r7, #12
 8001110:	46bd      	mov	sp, r7
 8001112:	bc80      	pop	{r7}
 8001114:	4770      	bx	lr
 8001116:	bf00      	nop
 8001118:	200000b4 	.word	0x200000b4
 800111c:	200000b0 	.word	0x200000b0

08001120 <timerRun>:
void setTimer6(int duration) {
	timer6_counter = duration;
	timer6_flag = 0;
}

void timerRun() {
 8001120:	b480      	push	{r7}
 8001122:	af00      	add	r7, sp, #0
	if (timer1_counter > 0) {
 8001124:	4b31      	ldr	r3, [pc, #196]	; (80011ec <timerRun+0xcc>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	2b00      	cmp	r3, #0
 800112a:	dd0b      	ble.n	8001144 <timerRun+0x24>
		timer1_counter--;
 800112c:	4b2f      	ldr	r3, [pc, #188]	; (80011ec <timerRun+0xcc>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	3b01      	subs	r3, #1
 8001132:	4a2e      	ldr	r2, [pc, #184]	; (80011ec <timerRun+0xcc>)
 8001134:	6013      	str	r3, [r2, #0]
		if (timer1_counter <= 0) {
 8001136:	4b2d      	ldr	r3, [pc, #180]	; (80011ec <timerRun+0xcc>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	2b00      	cmp	r3, #0
 800113c:	dc02      	bgt.n	8001144 <timerRun+0x24>
			timer1_flag = 1;
 800113e:	4b2c      	ldr	r3, [pc, #176]	; (80011f0 <timerRun+0xd0>)
 8001140:	2201      	movs	r2, #1
 8001142:	601a      	str	r2, [r3, #0]
		}
	}

	if (timer2_counter > 0) {
 8001144:	4b2b      	ldr	r3, [pc, #172]	; (80011f4 <timerRun+0xd4>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	2b00      	cmp	r3, #0
 800114a:	dd0b      	ble.n	8001164 <timerRun+0x44>
		timer2_counter--;
 800114c:	4b29      	ldr	r3, [pc, #164]	; (80011f4 <timerRun+0xd4>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	3b01      	subs	r3, #1
 8001152:	4a28      	ldr	r2, [pc, #160]	; (80011f4 <timerRun+0xd4>)
 8001154:	6013      	str	r3, [r2, #0]
		if (timer2_counter <= 0) {
 8001156:	4b27      	ldr	r3, [pc, #156]	; (80011f4 <timerRun+0xd4>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	2b00      	cmp	r3, #0
 800115c:	dc02      	bgt.n	8001164 <timerRun+0x44>
			timer2_flag = 1;
 800115e:	4b26      	ldr	r3, [pc, #152]	; (80011f8 <timerRun+0xd8>)
 8001160:	2201      	movs	r2, #1
 8001162:	601a      	str	r2, [r3, #0]
		}
	}

	if (timer3_counter > 0) {
 8001164:	4b25      	ldr	r3, [pc, #148]	; (80011fc <timerRun+0xdc>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	2b00      	cmp	r3, #0
 800116a:	dd0b      	ble.n	8001184 <timerRun+0x64>
		timer3_counter--;
 800116c:	4b23      	ldr	r3, [pc, #140]	; (80011fc <timerRun+0xdc>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	3b01      	subs	r3, #1
 8001172:	4a22      	ldr	r2, [pc, #136]	; (80011fc <timerRun+0xdc>)
 8001174:	6013      	str	r3, [r2, #0]
		if (timer3_counter <= 0) {
 8001176:	4b21      	ldr	r3, [pc, #132]	; (80011fc <timerRun+0xdc>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	2b00      	cmp	r3, #0
 800117c:	dc02      	bgt.n	8001184 <timerRun+0x64>
			timer3_flag = 1;
 800117e:	4b20      	ldr	r3, [pc, #128]	; (8001200 <timerRun+0xe0>)
 8001180:	2201      	movs	r2, #1
 8001182:	601a      	str	r2, [r3, #0]
		}
	}

	if (timer4_counter > 0) {
 8001184:	4b1f      	ldr	r3, [pc, #124]	; (8001204 <timerRun+0xe4>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	2b00      	cmp	r3, #0
 800118a:	dd0b      	ble.n	80011a4 <timerRun+0x84>
		timer4_counter--;
 800118c:	4b1d      	ldr	r3, [pc, #116]	; (8001204 <timerRun+0xe4>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	3b01      	subs	r3, #1
 8001192:	4a1c      	ldr	r2, [pc, #112]	; (8001204 <timerRun+0xe4>)
 8001194:	6013      	str	r3, [r2, #0]
		if (timer4_counter <= 0) {
 8001196:	4b1b      	ldr	r3, [pc, #108]	; (8001204 <timerRun+0xe4>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	2b00      	cmp	r3, #0
 800119c:	dc02      	bgt.n	80011a4 <timerRun+0x84>
			timer4_flag = 1;
 800119e:	4b1a      	ldr	r3, [pc, #104]	; (8001208 <timerRun+0xe8>)
 80011a0:	2201      	movs	r2, #1
 80011a2:	601a      	str	r2, [r3, #0]
		}
	}

	if (timer5_counter > 0) {
 80011a4:	4b19      	ldr	r3, [pc, #100]	; (800120c <timerRun+0xec>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	dd0b      	ble.n	80011c4 <timerRun+0xa4>
		timer5_counter--;
 80011ac:	4b17      	ldr	r3, [pc, #92]	; (800120c <timerRun+0xec>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	3b01      	subs	r3, #1
 80011b2:	4a16      	ldr	r2, [pc, #88]	; (800120c <timerRun+0xec>)
 80011b4:	6013      	str	r3, [r2, #0]
		if (timer5_counter <= 0) {
 80011b6:	4b15      	ldr	r3, [pc, #84]	; (800120c <timerRun+0xec>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	dc02      	bgt.n	80011c4 <timerRun+0xa4>
			timer5_flag = 1;
 80011be:	4b14      	ldr	r3, [pc, #80]	; (8001210 <timerRun+0xf0>)
 80011c0:	2201      	movs	r2, #1
 80011c2:	601a      	str	r2, [r3, #0]
		}
	}

	if (timer6_counter > 0) {
 80011c4:	4b13      	ldr	r3, [pc, #76]	; (8001214 <timerRun+0xf4>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	dd0b      	ble.n	80011e4 <timerRun+0xc4>
		timer6_counter--;
 80011cc:	4b11      	ldr	r3, [pc, #68]	; (8001214 <timerRun+0xf4>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	3b01      	subs	r3, #1
 80011d2:	4a10      	ldr	r2, [pc, #64]	; (8001214 <timerRun+0xf4>)
 80011d4:	6013      	str	r3, [r2, #0]
		if (timer6_counter <= 0) {
 80011d6:	4b0f      	ldr	r3, [pc, #60]	; (8001214 <timerRun+0xf4>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	dc02      	bgt.n	80011e4 <timerRun+0xc4>
			timer6_flag = 1;
 80011de:	4b0e      	ldr	r3, [pc, #56]	; (8001218 <timerRun+0xf8>)
 80011e0:	2201      	movs	r2, #1
 80011e2:	601a      	str	r2, [r3, #0]
		}
	}
}
 80011e4:	bf00      	nop
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bc80      	pop	{r7}
 80011ea:	4770      	bx	lr
 80011ec:	20000094 	.word	0x20000094
 80011f0:	20000090 	.word	0x20000090
 80011f4:	2000009c 	.word	0x2000009c
 80011f8:	20000098 	.word	0x20000098
 80011fc:	200000a4 	.word	0x200000a4
 8001200:	200000a0 	.word	0x200000a0
 8001204:	200000ac 	.word	0x200000ac
 8001208:	200000a8 	.word	0x200000a8
 800120c:	200000b4 	.word	0x200000b4
 8001210:	200000b0 	.word	0x200000b0
 8001214:	200000bc 	.word	0x200000bc
 8001218:	200000b8 	.word	0x200000b8

0800121c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800121c:	b480      	push	{r7}
 800121e:	b085      	sub	sp, #20
 8001220:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001222:	4b15      	ldr	r3, [pc, #84]	; (8001278 <HAL_MspInit+0x5c>)
 8001224:	699b      	ldr	r3, [r3, #24]
 8001226:	4a14      	ldr	r2, [pc, #80]	; (8001278 <HAL_MspInit+0x5c>)
 8001228:	f043 0301 	orr.w	r3, r3, #1
 800122c:	6193      	str	r3, [r2, #24]
 800122e:	4b12      	ldr	r3, [pc, #72]	; (8001278 <HAL_MspInit+0x5c>)
 8001230:	699b      	ldr	r3, [r3, #24]
 8001232:	f003 0301 	and.w	r3, r3, #1
 8001236:	60bb      	str	r3, [r7, #8]
 8001238:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800123a:	4b0f      	ldr	r3, [pc, #60]	; (8001278 <HAL_MspInit+0x5c>)
 800123c:	69db      	ldr	r3, [r3, #28]
 800123e:	4a0e      	ldr	r2, [pc, #56]	; (8001278 <HAL_MspInit+0x5c>)
 8001240:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001244:	61d3      	str	r3, [r2, #28]
 8001246:	4b0c      	ldr	r3, [pc, #48]	; (8001278 <HAL_MspInit+0x5c>)
 8001248:	69db      	ldr	r3, [r3, #28]
 800124a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800124e:	607b      	str	r3, [r7, #4]
 8001250:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001252:	4b0a      	ldr	r3, [pc, #40]	; (800127c <HAL_MspInit+0x60>)
 8001254:	685b      	ldr	r3, [r3, #4]
 8001256:	60fb      	str	r3, [r7, #12]
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800125e:	60fb      	str	r3, [r7, #12]
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001266:	60fb      	str	r3, [r7, #12]
 8001268:	4a04      	ldr	r2, [pc, #16]	; (800127c <HAL_MspInit+0x60>)
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800126e:	bf00      	nop
 8001270:	3714      	adds	r7, #20
 8001272:	46bd      	mov	sp, r7
 8001274:	bc80      	pop	{r7}
 8001276:	4770      	bx	lr
 8001278:	40021000 	.word	0x40021000
 800127c:	40010000 	.word	0x40010000

08001280 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b084      	sub	sp, #16
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001290:	d113      	bne.n	80012ba <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001292:	4b0c      	ldr	r3, [pc, #48]	; (80012c4 <HAL_TIM_Base_MspInit+0x44>)
 8001294:	69db      	ldr	r3, [r3, #28]
 8001296:	4a0b      	ldr	r2, [pc, #44]	; (80012c4 <HAL_TIM_Base_MspInit+0x44>)
 8001298:	f043 0301 	orr.w	r3, r3, #1
 800129c:	61d3      	str	r3, [r2, #28]
 800129e:	4b09      	ldr	r3, [pc, #36]	; (80012c4 <HAL_TIM_Base_MspInit+0x44>)
 80012a0:	69db      	ldr	r3, [r3, #28]
 80012a2:	f003 0301 	and.w	r3, r3, #1
 80012a6:	60fb      	str	r3, [r7, #12]
 80012a8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80012aa:	2200      	movs	r2, #0
 80012ac:	2100      	movs	r1, #0
 80012ae:	201c      	movs	r0, #28
 80012b0:	f000 f9a1 	bl	80015f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80012b4:	201c      	movs	r0, #28
 80012b6:	f000 f9ba 	bl	800162e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80012ba:	bf00      	nop
 80012bc:	3710      	adds	r7, #16
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	40021000 	.word	0x40021000

080012c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012cc:	e7fe      	b.n	80012cc <NMI_Handler+0x4>

080012ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012ce:	b480      	push	{r7}
 80012d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012d2:	e7fe      	b.n	80012d2 <HardFault_Handler+0x4>

080012d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012d8:	e7fe      	b.n	80012d8 <MemManage_Handler+0x4>

080012da <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012da:	b480      	push	{r7}
 80012dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012de:	e7fe      	b.n	80012de <BusFault_Handler+0x4>

080012e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012e4:	e7fe      	b.n	80012e4 <UsageFault_Handler+0x4>

080012e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012e6:	b480      	push	{r7}
 80012e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012ea:	bf00      	nop
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bc80      	pop	{r7}
 80012f0:	4770      	bx	lr

080012f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012f2:	b480      	push	{r7}
 80012f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012f6:	bf00      	nop
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bc80      	pop	{r7}
 80012fc:	4770      	bx	lr

080012fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012fe:	b480      	push	{r7}
 8001300:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001302:	bf00      	nop
 8001304:	46bd      	mov	sp, r7
 8001306:	bc80      	pop	{r7}
 8001308:	4770      	bx	lr

0800130a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800130a:	b580      	push	{r7, lr}
 800130c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800130e:	f000 f87f 	bl	8001410 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001312:	bf00      	nop
 8001314:	bd80      	pop	{r7, pc}
	...

08001318 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800131c:	4802      	ldr	r0, [pc, #8]	; (8001328 <TIM2_IRQHandler+0x10>)
 800131e:	f000 ffcf 	bl	80022c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001322:	bf00      	nop
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	200000c0 	.word	0x200000c0

0800132c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001330:	bf00      	nop
 8001332:	46bd      	mov	sp, r7
 8001334:	bc80      	pop	{r7}
 8001336:	4770      	bx	lr

08001338 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001338:	480c      	ldr	r0, [pc, #48]	; (800136c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800133a:	490d      	ldr	r1, [pc, #52]	; (8001370 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800133c:	4a0d      	ldr	r2, [pc, #52]	; (8001374 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800133e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001340:	e002      	b.n	8001348 <LoopCopyDataInit>

08001342 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001342:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001344:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001346:	3304      	adds	r3, #4

08001348 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001348:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800134a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800134c:	d3f9      	bcc.n	8001342 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800134e:	4a0a      	ldr	r2, [pc, #40]	; (8001378 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001350:	4c0a      	ldr	r4, [pc, #40]	; (800137c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001352:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001354:	e001      	b.n	800135a <LoopFillZerobss>

08001356 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001356:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001358:	3204      	adds	r2, #4

0800135a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800135a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800135c:	d3fb      	bcc.n	8001356 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800135e:	f7ff ffe5 	bl	800132c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001362:	f001 faf5 	bl	8002950 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001366:	f7ff fb43 	bl	80009f0 <main>
  bx lr
 800136a:	4770      	bx	lr
  ldr r0, =_sdata
 800136c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001370:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8001374:	080029e8 	.word	0x080029e8
  ldr r2, =_sbss
 8001378:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 800137c:	2000010c 	.word	0x2000010c

08001380 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001380:	e7fe      	b.n	8001380 <ADC1_2_IRQHandler>
	...

08001384 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001388:	4b08      	ldr	r3, [pc, #32]	; (80013ac <HAL_Init+0x28>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a07      	ldr	r2, [pc, #28]	; (80013ac <HAL_Init+0x28>)
 800138e:	f043 0310 	orr.w	r3, r3, #16
 8001392:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001394:	2003      	movs	r0, #3
 8001396:	f000 f923 	bl	80015e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800139a:	200f      	movs	r0, #15
 800139c:	f000 f808 	bl	80013b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013a0:	f7ff ff3c 	bl	800121c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013a4:	2300      	movs	r3, #0
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	40022000 	.word	0x40022000

080013b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013b8:	4b12      	ldr	r3, [pc, #72]	; (8001404 <HAL_InitTick+0x54>)
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	4b12      	ldr	r3, [pc, #72]	; (8001408 <HAL_InitTick+0x58>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	4619      	mov	r1, r3
 80013c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80013ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80013ce:	4618      	mov	r0, r3
 80013d0:	f000 f93b 	bl	800164a <HAL_SYSTICK_Config>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d001      	beq.n	80013de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80013da:	2301      	movs	r3, #1
 80013dc:	e00e      	b.n	80013fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2b0f      	cmp	r3, #15
 80013e2:	d80a      	bhi.n	80013fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013e4:	2200      	movs	r2, #0
 80013e6:	6879      	ldr	r1, [r7, #4]
 80013e8:	f04f 30ff 	mov.w	r0, #4294967295
 80013ec:	f000 f903 	bl	80015f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013f0:	4a06      	ldr	r2, [pc, #24]	; (800140c <HAL_InitTick+0x5c>)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013f6:	2300      	movs	r3, #0
 80013f8:	e000      	b.n	80013fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80013fa:	2301      	movs	r3, #1
}
 80013fc:	4618      	mov	r0, r3
 80013fe:	3708      	adds	r7, #8
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	20000048 	.word	0x20000048
 8001408:	20000050 	.word	0x20000050
 800140c:	2000004c 	.word	0x2000004c

08001410 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001414:	4b05      	ldr	r3, [pc, #20]	; (800142c <HAL_IncTick+0x1c>)
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	461a      	mov	r2, r3
 800141a:	4b05      	ldr	r3, [pc, #20]	; (8001430 <HAL_IncTick+0x20>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4413      	add	r3, r2
 8001420:	4a03      	ldr	r2, [pc, #12]	; (8001430 <HAL_IncTick+0x20>)
 8001422:	6013      	str	r3, [r2, #0]
}
 8001424:	bf00      	nop
 8001426:	46bd      	mov	sp, r7
 8001428:	bc80      	pop	{r7}
 800142a:	4770      	bx	lr
 800142c:	20000050 	.word	0x20000050
 8001430:	20000108 	.word	0x20000108

08001434 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
  return uwTick;
 8001438:	4b02      	ldr	r3, [pc, #8]	; (8001444 <HAL_GetTick+0x10>)
 800143a:	681b      	ldr	r3, [r3, #0]
}
 800143c:	4618      	mov	r0, r3
 800143e:	46bd      	mov	sp, r7
 8001440:	bc80      	pop	{r7}
 8001442:	4770      	bx	lr
 8001444:	20000108 	.word	0x20000108

08001448 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001448:	b480      	push	{r7}
 800144a:	b085      	sub	sp, #20
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	f003 0307 	and.w	r3, r3, #7
 8001456:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001458:	4b0c      	ldr	r3, [pc, #48]	; (800148c <__NVIC_SetPriorityGrouping+0x44>)
 800145a:	68db      	ldr	r3, [r3, #12]
 800145c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800145e:	68ba      	ldr	r2, [r7, #8]
 8001460:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001464:	4013      	ands	r3, r2
 8001466:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800146c:	68bb      	ldr	r3, [r7, #8]
 800146e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001470:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001474:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001478:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800147a:	4a04      	ldr	r2, [pc, #16]	; (800148c <__NVIC_SetPriorityGrouping+0x44>)
 800147c:	68bb      	ldr	r3, [r7, #8]
 800147e:	60d3      	str	r3, [r2, #12]
}
 8001480:	bf00      	nop
 8001482:	3714      	adds	r7, #20
 8001484:	46bd      	mov	sp, r7
 8001486:	bc80      	pop	{r7}
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	e000ed00 	.word	0xe000ed00

08001490 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001494:	4b04      	ldr	r3, [pc, #16]	; (80014a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001496:	68db      	ldr	r3, [r3, #12]
 8001498:	0a1b      	lsrs	r3, r3, #8
 800149a:	f003 0307 	and.w	r3, r3, #7
}
 800149e:	4618      	mov	r0, r3
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bc80      	pop	{r7}
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	e000ed00 	.word	0xe000ed00

080014ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b083      	sub	sp, #12
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	4603      	mov	r3, r0
 80014b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	db0b      	blt.n	80014d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014be:	79fb      	ldrb	r3, [r7, #7]
 80014c0:	f003 021f 	and.w	r2, r3, #31
 80014c4:	4906      	ldr	r1, [pc, #24]	; (80014e0 <__NVIC_EnableIRQ+0x34>)
 80014c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ca:	095b      	lsrs	r3, r3, #5
 80014cc:	2001      	movs	r0, #1
 80014ce:	fa00 f202 	lsl.w	r2, r0, r2
 80014d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80014d6:	bf00      	nop
 80014d8:	370c      	adds	r7, #12
 80014da:	46bd      	mov	sp, r7
 80014dc:	bc80      	pop	{r7}
 80014de:	4770      	bx	lr
 80014e0:	e000e100 	.word	0xe000e100

080014e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b083      	sub	sp, #12
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	4603      	mov	r3, r0
 80014ec:	6039      	str	r1, [r7, #0]
 80014ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	db0a      	blt.n	800150e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	b2da      	uxtb	r2, r3
 80014fc:	490c      	ldr	r1, [pc, #48]	; (8001530 <__NVIC_SetPriority+0x4c>)
 80014fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001502:	0112      	lsls	r2, r2, #4
 8001504:	b2d2      	uxtb	r2, r2
 8001506:	440b      	add	r3, r1
 8001508:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800150c:	e00a      	b.n	8001524 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	b2da      	uxtb	r2, r3
 8001512:	4908      	ldr	r1, [pc, #32]	; (8001534 <__NVIC_SetPriority+0x50>)
 8001514:	79fb      	ldrb	r3, [r7, #7]
 8001516:	f003 030f 	and.w	r3, r3, #15
 800151a:	3b04      	subs	r3, #4
 800151c:	0112      	lsls	r2, r2, #4
 800151e:	b2d2      	uxtb	r2, r2
 8001520:	440b      	add	r3, r1
 8001522:	761a      	strb	r2, [r3, #24]
}
 8001524:	bf00      	nop
 8001526:	370c      	adds	r7, #12
 8001528:	46bd      	mov	sp, r7
 800152a:	bc80      	pop	{r7}
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	e000e100 	.word	0xe000e100
 8001534:	e000ed00 	.word	0xe000ed00

08001538 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001538:	b480      	push	{r7}
 800153a:	b089      	sub	sp, #36	; 0x24
 800153c:	af00      	add	r7, sp, #0
 800153e:	60f8      	str	r0, [r7, #12]
 8001540:	60b9      	str	r1, [r7, #8]
 8001542:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	f003 0307 	and.w	r3, r3, #7
 800154a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800154c:	69fb      	ldr	r3, [r7, #28]
 800154e:	f1c3 0307 	rsb	r3, r3, #7
 8001552:	2b04      	cmp	r3, #4
 8001554:	bf28      	it	cs
 8001556:	2304      	movcs	r3, #4
 8001558:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800155a:	69fb      	ldr	r3, [r7, #28]
 800155c:	3304      	adds	r3, #4
 800155e:	2b06      	cmp	r3, #6
 8001560:	d902      	bls.n	8001568 <NVIC_EncodePriority+0x30>
 8001562:	69fb      	ldr	r3, [r7, #28]
 8001564:	3b03      	subs	r3, #3
 8001566:	e000      	b.n	800156a <NVIC_EncodePriority+0x32>
 8001568:	2300      	movs	r3, #0
 800156a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800156c:	f04f 32ff 	mov.w	r2, #4294967295
 8001570:	69bb      	ldr	r3, [r7, #24]
 8001572:	fa02 f303 	lsl.w	r3, r2, r3
 8001576:	43da      	mvns	r2, r3
 8001578:	68bb      	ldr	r3, [r7, #8]
 800157a:	401a      	ands	r2, r3
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001580:	f04f 31ff 	mov.w	r1, #4294967295
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	fa01 f303 	lsl.w	r3, r1, r3
 800158a:	43d9      	mvns	r1, r3
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001590:	4313      	orrs	r3, r2
         );
}
 8001592:	4618      	mov	r0, r3
 8001594:	3724      	adds	r7, #36	; 0x24
 8001596:	46bd      	mov	sp, r7
 8001598:	bc80      	pop	{r7}
 800159a:	4770      	bx	lr

0800159c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	3b01      	subs	r3, #1
 80015a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80015ac:	d301      	bcc.n	80015b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015ae:	2301      	movs	r3, #1
 80015b0:	e00f      	b.n	80015d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015b2:	4a0a      	ldr	r2, [pc, #40]	; (80015dc <SysTick_Config+0x40>)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	3b01      	subs	r3, #1
 80015b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015ba:	210f      	movs	r1, #15
 80015bc:	f04f 30ff 	mov.w	r0, #4294967295
 80015c0:	f7ff ff90 	bl	80014e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015c4:	4b05      	ldr	r3, [pc, #20]	; (80015dc <SysTick_Config+0x40>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015ca:	4b04      	ldr	r3, [pc, #16]	; (80015dc <SysTick_Config+0x40>)
 80015cc:	2207      	movs	r2, #7
 80015ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015d0:	2300      	movs	r3, #0
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	3708      	adds	r7, #8
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	e000e010 	.word	0xe000e010

080015e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015e8:	6878      	ldr	r0, [r7, #4]
 80015ea:	f7ff ff2d 	bl	8001448 <__NVIC_SetPriorityGrouping>
}
 80015ee:	bf00      	nop
 80015f0:	3708      	adds	r7, #8
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}

080015f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015f6:	b580      	push	{r7, lr}
 80015f8:	b086      	sub	sp, #24
 80015fa:	af00      	add	r7, sp, #0
 80015fc:	4603      	mov	r3, r0
 80015fe:	60b9      	str	r1, [r7, #8]
 8001600:	607a      	str	r2, [r7, #4]
 8001602:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001604:	2300      	movs	r3, #0
 8001606:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001608:	f7ff ff42 	bl	8001490 <__NVIC_GetPriorityGrouping>
 800160c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800160e:	687a      	ldr	r2, [r7, #4]
 8001610:	68b9      	ldr	r1, [r7, #8]
 8001612:	6978      	ldr	r0, [r7, #20]
 8001614:	f7ff ff90 	bl	8001538 <NVIC_EncodePriority>
 8001618:	4602      	mov	r2, r0
 800161a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800161e:	4611      	mov	r1, r2
 8001620:	4618      	mov	r0, r3
 8001622:	f7ff ff5f 	bl	80014e4 <__NVIC_SetPriority>
}
 8001626:	bf00      	nop
 8001628:	3718      	adds	r7, #24
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}

0800162e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800162e:	b580      	push	{r7, lr}
 8001630:	b082      	sub	sp, #8
 8001632:	af00      	add	r7, sp, #0
 8001634:	4603      	mov	r3, r0
 8001636:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001638:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800163c:	4618      	mov	r0, r3
 800163e:	f7ff ff35 	bl	80014ac <__NVIC_EnableIRQ>
}
 8001642:	bf00      	nop
 8001644:	3708      	adds	r7, #8
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}

0800164a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800164a:	b580      	push	{r7, lr}
 800164c:	b082      	sub	sp, #8
 800164e:	af00      	add	r7, sp, #0
 8001650:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001652:	6878      	ldr	r0, [r7, #4]
 8001654:	f7ff ffa2 	bl	800159c <SysTick_Config>
 8001658:	4603      	mov	r3, r0
}
 800165a:	4618      	mov	r0, r3
 800165c:	3708      	adds	r7, #8
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
	...

08001664 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001664:	b480      	push	{r7}
 8001666:	b08b      	sub	sp, #44	; 0x2c
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
 800166c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800166e:	2300      	movs	r3, #0
 8001670:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001672:	2300      	movs	r3, #0
 8001674:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001676:	e148      	b.n	800190a <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001678:	2201      	movs	r2, #1
 800167a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800167c:	fa02 f303 	lsl.w	r3, r2, r3
 8001680:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	69fa      	ldr	r2, [r7, #28]
 8001688:	4013      	ands	r3, r2
 800168a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800168c:	69ba      	ldr	r2, [r7, #24]
 800168e:	69fb      	ldr	r3, [r7, #28]
 8001690:	429a      	cmp	r2, r3
 8001692:	f040 8137 	bne.w	8001904 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	4aa3      	ldr	r2, [pc, #652]	; (8001928 <HAL_GPIO_Init+0x2c4>)
 800169c:	4293      	cmp	r3, r2
 800169e:	d05e      	beq.n	800175e <HAL_GPIO_Init+0xfa>
 80016a0:	4aa1      	ldr	r2, [pc, #644]	; (8001928 <HAL_GPIO_Init+0x2c4>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d875      	bhi.n	8001792 <HAL_GPIO_Init+0x12e>
 80016a6:	4aa1      	ldr	r2, [pc, #644]	; (800192c <HAL_GPIO_Init+0x2c8>)
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d058      	beq.n	800175e <HAL_GPIO_Init+0xfa>
 80016ac:	4a9f      	ldr	r2, [pc, #636]	; (800192c <HAL_GPIO_Init+0x2c8>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d86f      	bhi.n	8001792 <HAL_GPIO_Init+0x12e>
 80016b2:	4a9f      	ldr	r2, [pc, #636]	; (8001930 <HAL_GPIO_Init+0x2cc>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d052      	beq.n	800175e <HAL_GPIO_Init+0xfa>
 80016b8:	4a9d      	ldr	r2, [pc, #628]	; (8001930 <HAL_GPIO_Init+0x2cc>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d869      	bhi.n	8001792 <HAL_GPIO_Init+0x12e>
 80016be:	4a9d      	ldr	r2, [pc, #628]	; (8001934 <HAL_GPIO_Init+0x2d0>)
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d04c      	beq.n	800175e <HAL_GPIO_Init+0xfa>
 80016c4:	4a9b      	ldr	r2, [pc, #620]	; (8001934 <HAL_GPIO_Init+0x2d0>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d863      	bhi.n	8001792 <HAL_GPIO_Init+0x12e>
 80016ca:	4a9b      	ldr	r2, [pc, #620]	; (8001938 <HAL_GPIO_Init+0x2d4>)
 80016cc:	4293      	cmp	r3, r2
 80016ce:	d046      	beq.n	800175e <HAL_GPIO_Init+0xfa>
 80016d0:	4a99      	ldr	r2, [pc, #612]	; (8001938 <HAL_GPIO_Init+0x2d4>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d85d      	bhi.n	8001792 <HAL_GPIO_Init+0x12e>
 80016d6:	2b12      	cmp	r3, #18
 80016d8:	d82a      	bhi.n	8001730 <HAL_GPIO_Init+0xcc>
 80016da:	2b12      	cmp	r3, #18
 80016dc:	d859      	bhi.n	8001792 <HAL_GPIO_Init+0x12e>
 80016de:	a201      	add	r2, pc, #4	; (adr r2, 80016e4 <HAL_GPIO_Init+0x80>)
 80016e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016e4:	0800175f 	.word	0x0800175f
 80016e8:	08001739 	.word	0x08001739
 80016ec:	0800174b 	.word	0x0800174b
 80016f0:	0800178d 	.word	0x0800178d
 80016f4:	08001793 	.word	0x08001793
 80016f8:	08001793 	.word	0x08001793
 80016fc:	08001793 	.word	0x08001793
 8001700:	08001793 	.word	0x08001793
 8001704:	08001793 	.word	0x08001793
 8001708:	08001793 	.word	0x08001793
 800170c:	08001793 	.word	0x08001793
 8001710:	08001793 	.word	0x08001793
 8001714:	08001793 	.word	0x08001793
 8001718:	08001793 	.word	0x08001793
 800171c:	08001793 	.word	0x08001793
 8001720:	08001793 	.word	0x08001793
 8001724:	08001793 	.word	0x08001793
 8001728:	08001741 	.word	0x08001741
 800172c:	08001755 	.word	0x08001755
 8001730:	4a82      	ldr	r2, [pc, #520]	; (800193c <HAL_GPIO_Init+0x2d8>)
 8001732:	4293      	cmp	r3, r2
 8001734:	d013      	beq.n	800175e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001736:	e02c      	b.n	8001792 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	68db      	ldr	r3, [r3, #12]
 800173c:	623b      	str	r3, [r7, #32]
          break;
 800173e:	e029      	b.n	8001794 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	68db      	ldr	r3, [r3, #12]
 8001744:	3304      	adds	r3, #4
 8001746:	623b      	str	r3, [r7, #32]
          break;
 8001748:	e024      	b.n	8001794 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	68db      	ldr	r3, [r3, #12]
 800174e:	3308      	adds	r3, #8
 8001750:	623b      	str	r3, [r7, #32]
          break;
 8001752:	e01f      	b.n	8001794 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	68db      	ldr	r3, [r3, #12]
 8001758:	330c      	adds	r3, #12
 800175a:	623b      	str	r3, [r7, #32]
          break;
 800175c:	e01a      	b.n	8001794 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	689b      	ldr	r3, [r3, #8]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d102      	bne.n	800176c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001766:	2304      	movs	r3, #4
 8001768:	623b      	str	r3, [r7, #32]
          break;
 800176a:	e013      	b.n	8001794 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	689b      	ldr	r3, [r3, #8]
 8001770:	2b01      	cmp	r3, #1
 8001772:	d105      	bne.n	8001780 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001774:	2308      	movs	r3, #8
 8001776:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	69fa      	ldr	r2, [r7, #28]
 800177c:	611a      	str	r2, [r3, #16]
          break;
 800177e:	e009      	b.n	8001794 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001780:	2308      	movs	r3, #8
 8001782:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	69fa      	ldr	r2, [r7, #28]
 8001788:	615a      	str	r2, [r3, #20]
          break;
 800178a:	e003      	b.n	8001794 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800178c:	2300      	movs	r3, #0
 800178e:	623b      	str	r3, [r7, #32]
          break;
 8001790:	e000      	b.n	8001794 <HAL_GPIO_Init+0x130>
          break;
 8001792:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001794:	69bb      	ldr	r3, [r7, #24]
 8001796:	2bff      	cmp	r3, #255	; 0xff
 8001798:	d801      	bhi.n	800179e <HAL_GPIO_Init+0x13a>
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	e001      	b.n	80017a2 <HAL_GPIO_Init+0x13e>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	3304      	adds	r3, #4
 80017a2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80017a4:	69bb      	ldr	r3, [r7, #24]
 80017a6:	2bff      	cmp	r3, #255	; 0xff
 80017a8:	d802      	bhi.n	80017b0 <HAL_GPIO_Init+0x14c>
 80017aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ac:	009b      	lsls	r3, r3, #2
 80017ae:	e002      	b.n	80017b6 <HAL_GPIO_Init+0x152>
 80017b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017b2:	3b08      	subs	r3, #8
 80017b4:	009b      	lsls	r3, r3, #2
 80017b6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	681a      	ldr	r2, [r3, #0]
 80017bc:	210f      	movs	r1, #15
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	fa01 f303 	lsl.w	r3, r1, r3
 80017c4:	43db      	mvns	r3, r3
 80017c6:	401a      	ands	r2, r3
 80017c8:	6a39      	ldr	r1, [r7, #32]
 80017ca:	693b      	ldr	r3, [r7, #16]
 80017cc:	fa01 f303 	lsl.w	r3, r1, r3
 80017d0:	431a      	orrs	r2, r3
 80017d2:	697b      	ldr	r3, [r7, #20]
 80017d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017de:	2b00      	cmp	r3, #0
 80017e0:	f000 8090 	beq.w	8001904 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80017e4:	4b56      	ldr	r3, [pc, #344]	; (8001940 <HAL_GPIO_Init+0x2dc>)
 80017e6:	699b      	ldr	r3, [r3, #24]
 80017e8:	4a55      	ldr	r2, [pc, #340]	; (8001940 <HAL_GPIO_Init+0x2dc>)
 80017ea:	f043 0301 	orr.w	r3, r3, #1
 80017ee:	6193      	str	r3, [r2, #24]
 80017f0:	4b53      	ldr	r3, [pc, #332]	; (8001940 <HAL_GPIO_Init+0x2dc>)
 80017f2:	699b      	ldr	r3, [r3, #24]
 80017f4:	f003 0301 	and.w	r3, r3, #1
 80017f8:	60bb      	str	r3, [r7, #8]
 80017fa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80017fc:	4a51      	ldr	r2, [pc, #324]	; (8001944 <HAL_GPIO_Init+0x2e0>)
 80017fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001800:	089b      	lsrs	r3, r3, #2
 8001802:	3302      	adds	r3, #2
 8001804:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001808:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800180a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800180c:	f003 0303 	and.w	r3, r3, #3
 8001810:	009b      	lsls	r3, r3, #2
 8001812:	220f      	movs	r2, #15
 8001814:	fa02 f303 	lsl.w	r3, r2, r3
 8001818:	43db      	mvns	r3, r3
 800181a:	68fa      	ldr	r2, [r7, #12]
 800181c:	4013      	ands	r3, r2
 800181e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	4a49      	ldr	r2, [pc, #292]	; (8001948 <HAL_GPIO_Init+0x2e4>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d00d      	beq.n	8001844 <HAL_GPIO_Init+0x1e0>
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	4a48      	ldr	r2, [pc, #288]	; (800194c <HAL_GPIO_Init+0x2e8>)
 800182c:	4293      	cmp	r3, r2
 800182e:	d007      	beq.n	8001840 <HAL_GPIO_Init+0x1dc>
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	4a47      	ldr	r2, [pc, #284]	; (8001950 <HAL_GPIO_Init+0x2ec>)
 8001834:	4293      	cmp	r3, r2
 8001836:	d101      	bne.n	800183c <HAL_GPIO_Init+0x1d8>
 8001838:	2302      	movs	r3, #2
 800183a:	e004      	b.n	8001846 <HAL_GPIO_Init+0x1e2>
 800183c:	2303      	movs	r3, #3
 800183e:	e002      	b.n	8001846 <HAL_GPIO_Init+0x1e2>
 8001840:	2301      	movs	r3, #1
 8001842:	e000      	b.n	8001846 <HAL_GPIO_Init+0x1e2>
 8001844:	2300      	movs	r3, #0
 8001846:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001848:	f002 0203 	and.w	r2, r2, #3
 800184c:	0092      	lsls	r2, r2, #2
 800184e:	4093      	lsls	r3, r2
 8001850:	68fa      	ldr	r2, [r7, #12]
 8001852:	4313      	orrs	r3, r2
 8001854:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001856:	493b      	ldr	r1, [pc, #236]	; (8001944 <HAL_GPIO_Init+0x2e0>)
 8001858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800185a:	089b      	lsrs	r3, r3, #2
 800185c:	3302      	adds	r3, #2
 800185e:	68fa      	ldr	r2, [r7, #12]
 8001860:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800186c:	2b00      	cmp	r3, #0
 800186e:	d006      	beq.n	800187e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001870:	4b38      	ldr	r3, [pc, #224]	; (8001954 <HAL_GPIO_Init+0x2f0>)
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	4937      	ldr	r1, [pc, #220]	; (8001954 <HAL_GPIO_Init+0x2f0>)
 8001876:	69bb      	ldr	r3, [r7, #24]
 8001878:	4313      	orrs	r3, r2
 800187a:	600b      	str	r3, [r1, #0]
 800187c:	e006      	b.n	800188c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800187e:	4b35      	ldr	r3, [pc, #212]	; (8001954 <HAL_GPIO_Init+0x2f0>)
 8001880:	681a      	ldr	r2, [r3, #0]
 8001882:	69bb      	ldr	r3, [r7, #24]
 8001884:	43db      	mvns	r3, r3
 8001886:	4933      	ldr	r1, [pc, #204]	; (8001954 <HAL_GPIO_Init+0x2f0>)
 8001888:	4013      	ands	r3, r2
 800188a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001894:	2b00      	cmp	r3, #0
 8001896:	d006      	beq.n	80018a6 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001898:	4b2e      	ldr	r3, [pc, #184]	; (8001954 <HAL_GPIO_Init+0x2f0>)
 800189a:	685a      	ldr	r2, [r3, #4]
 800189c:	492d      	ldr	r1, [pc, #180]	; (8001954 <HAL_GPIO_Init+0x2f0>)
 800189e:	69bb      	ldr	r3, [r7, #24]
 80018a0:	4313      	orrs	r3, r2
 80018a2:	604b      	str	r3, [r1, #4]
 80018a4:	e006      	b.n	80018b4 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80018a6:	4b2b      	ldr	r3, [pc, #172]	; (8001954 <HAL_GPIO_Init+0x2f0>)
 80018a8:	685a      	ldr	r2, [r3, #4]
 80018aa:	69bb      	ldr	r3, [r7, #24]
 80018ac:	43db      	mvns	r3, r3
 80018ae:	4929      	ldr	r1, [pc, #164]	; (8001954 <HAL_GPIO_Init+0x2f0>)
 80018b0:	4013      	ands	r3, r2
 80018b2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d006      	beq.n	80018ce <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80018c0:	4b24      	ldr	r3, [pc, #144]	; (8001954 <HAL_GPIO_Init+0x2f0>)
 80018c2:	689a      	ldr	r2, [r3, #8]
 80018c4:	4923      	ldr	r1, [pc, #140]	; (8001954 <HAL_GPIO_Init+0x2f0>)
 80018c6:	69bb      	ldr	r3, [r7, #24]
 80018c8:	4313      	orrs	r3, r2
 80018ca:	608b      	str	r3, [r1, #8]
 80018cc:	e006      	b.n	80018dc <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80018ce:	4b21      	ldr	r3, [pc, #132]	; (8001954 <HAL_GPIO_Init+0x2f0>)
 80018d0:	689a      	ldr	r2, [r3, #8]
 80018d2:	69bb      	ldr	r3, [r7, #24]
 80018d4:	43db      	mvns	r3, r3
 80018d6:	491f      	ldr	r1, [pc, #124]	; (8001954 <HAL_GPIO_Init+0x2f0>)
 80018d8:	4013      	ands	r3, r2
 80018da:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d006      	beq.n	80018f6 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80018e8:	4b1a      	ldr	r3, [pc, #104]	; (8001954 <HAL_GPIO_Init+0x2f0>)
 80018ea:	68da      	ldr	r2, [r3, #12]
 80018ec:	4919      	ldr	r1, [pc, #100]	; (8001954 <HAL_GPIO_Init+0x2f0>)
 80018ee:	69bb      	ldr	r3, [r7, #24]
 80018f0:	4313      	orrs	r3, r2
 80018f2:	60cb      	str	r3, [r1, #12]
 80018f4:	e006      	b.n	8001904 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80018f6:	4b17      	ldr	r3, [pc, #92]	; (8001954 <HAL_GPIO_Init+0x2f0>)
 80018f8:	68da      	ldr	r2, [r3, #12]
 80018fa:	69bb      	ldr	r3, [r7, #24]
 80018fc:	43db      	mvns	r3, r3
 80018fe:	4915      	ldr	r1, [pc, #84]	; (8001954 <HAL_GPIO_Init+0x2f0>)
 8001900:	4013      	ands	r3, r2
 8001902:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001906:	3301      	adds	r3, #1
 8001908:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	681a      	ldr	r2, [r3, #0]
 800190e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001910:	fa22 f303 	lsr.w	r3, r2, r3
 8001914:	2b00      	cmp	r3, #0
 8001916:	f47f aeaf 	bne.w	8001678 <HAL_GPIO_Init+0x14>
  }
}
 800191a:	bf00      	nop
 800191c:	bf00      	nop
 800191e:	372c      	adds	r7, #44	; 0x2c
 8001920:	46bd      	mov	sp, r7
 8001922:	bc80      	pop	{r7}
 8001924:	4770      	bx	lr
 8001926:	bf00      	nop
 8001928:	10320000 	.word	0x10320000
 800192c:	10310000 	.word	0x10310000
 8001930:	10220000 	.word	0x10220000
 8001934:	10210000 	.word	0x10210000
 8001938:	10120000 	.word	0x10120000
 800193c:	10110000 	.word	0x10110000
 8001940:	40021000 	.word	0x40021000
 8001944:	40010000 	.word	0x40010000
 8001948:	40010800 	.word	0x40010800
 800194c:	40010c00 	.word	0x40010c00
 8001950:	40011000 	.word	0x40011000
 8001954:	40010400 	.word	0x40010400

08001958 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001958:	b480      	push	{r7}
 800195a:	b085      	sub	sp, #20
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
 8001960:	460b      	mov	r3, r1
 8001962:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	689a      	ldr	r2, [r3, #8]
 8001968:	887b      	ldrh	r3, [r7, #2]
 800196a:	4013      	ands	r3, r2
 800196c:	2b00      	cmp	r3, #0
 800196e:	d002      	beq.n	8001976 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001970:	2301      	movs	r3, #1
 8001972:	73fb      	strb	r3, [r7, #15]
 8001974:	e001      	b.n	800197a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001976:	2300      	movs	r3, #0
 8001978:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800197a:	7bfb      	ldrb	r3, [r7, #15]
}
 800197c:	4618      	mov	r0, r3
 800197e:	3714      	adds	r7, #20
 8001980:	46bd      	mov	sp, r7
 8001982:	bc80      	pop	{r7}
 8001984:	4770      	bx	lr

08001986 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001986:	b480      	push	{r7}
 8001988:	b083      	sub	sp, #12
 800198a:	af00      	add	r7, sp, #0
 800198c:	6078      	str	r0, [r7, #4]
 800198e:	460b      	mov	r3, r1
 8001990:	807b      	strh	r3, [r7, #2]
 8001992:	4613      	mov	r3, r2
 8001994:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001996:	787b      	ldrb	r3, [r7, #1]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d003      	beq.n	80019a4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800199c:	887a      	ldrh	r2, [r7, #2]
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80019a2:	e003      	b.n	80019ac <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80019a4:	887b      	ldrh	r3, [r7, #2]
 80019a6:	041a      	lsls	r2, r3, #16
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	611a      	str	r2, [r3, #16]
}
 80019ac:	bf00      	nop
 80019ae:	370c      	adds	r7, #12
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bc80      	pop	{r7}
 80019b4:	4770      	bx	lr
	...

080019b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b086      	sub	sp, #24
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d101      	bne.n	80019ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019c6:	2301      	movs	r3, #1
 80019c8:	e26c      	b.n	8001ea4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f003 0301 	and.w	r3, r3, #1
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	f000 8087 	beq.w	8001ae6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80019d8:	4b92      	ldr	r3, [pc, #584]	; (8001c24 <HAL_RCC_OscConfig+0x26c>)
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	f003 030c 	and.w	r3, r3, #12
 80019e0:	2b04      	cmp	r3, #4
 80019e2:	d00c      	beq.n	80019fe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80019e4:	4b8f      	ldr	r3, [pc, #572]	; (8001c24 <HAL_RCC_OscConfig+0x26c>)
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	f003 030c 	and.w	r3, r3, #12
 80019ec:	2b08      	cmp	r3, #8
 80019ee:	d112      	bne.n	8001a16 <HAL_RCC_OscConfig+0x5e>
 80019f0:	4b8c      	ldr	r3, [pc, #560]	; (8001c24 <HAL_RCC_OscConfig+0x26c>)
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019fc:	d10b      	bne.n	8001a16 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019fe:	4b89      	ldr	r3, [pc, #548]	; (8001c24 <HAL_RCC_OscConfig+0x26c>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d06c      	beq.n	8001ae4 <HAL_RCC_OscConfig+0x12c>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d168      	bne.n	8001ae4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001a12:	2301      	movs	r3, #1
 8001a14:	e246      	b.n	8001ea4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a1e:	d106      	bne.n	8001a2e <HAL_RCC_OscConfig+0x76>
 8001a20:	4b80      	ldr	r3, [pc, #512]	; (8001c24 <HAL_RCC_OscConfig+0x26c>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a7f      	ldr	r2, [pc, #508]	; (8001c24 <HAL_RCC_OscConfig+0x26c>)
 8001a26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a2a:	6013      	str	r3, [r2, #0]
 8001a2c:	e02e      	b.n	8001a8c <HAL_RCC_OscConfig+0xd4>
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d10c      	bne.n	8001a50 <HAL_RCC_OscConfig+0x98>
 8001a36:	4b7b      	ldr	r3, [pc, #492]	; (8001c24 <HAL_RCC_OscConfig+0x26c>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4a7a      	ldr	r2, [pc, #488]	; (8001c24 <HAL_RCC_OscConfig+0x26c>)
 8001a3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a40:	6013      	str	r3, [r2, #0]
 8001a42:	4b78      	ldr	r3, [pc, #480]	; (8001c24 <HAL_RCC_OscConfig+0x26c>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4a77      	ldr	r2, [pc, #476]	; (8001c24 <HAL_RCC_OscConfig+0x26c>)
 8001a48:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a4c:	6013      	str	r3, [r2, #0]
 8001a4e:	e01d      	b.n	8001a8c <HAL_RCC_OscConfig+0xd4>
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a58:	d10c      	bne.n	8001a74 <HAL_RCC_OscConfig+0xbc>
 8001a5a:	4b72      	ldr	r3, [pc, #456]	; (8001c24 <HAL_RCC_OscConfig+0x26c>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4a71      	ldr	r2, [pc, #452]	; (8001c24 <HAL_RCC_OscConfig+0x26c>)
 8001a60:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a64:	6013      	str	r3, [r2, #0]
 8001a66:	4b6f      	ldr	r3, [pc, #444]	; (8001c24 <HAL_RCC_OscConfig+0x26c>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4a6e      	ldr	r2, [pc, #440]	; (8001c24 <HAL_RCC_OscConfig+0x26c>)
 8001a6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a70:	6013      	str	r3, [r2, #0]
 8001a72:	e00b      	b.n	8001a8c <HAL_RCC_OscConfig+0xd4>
 8001a74:	4b6b      	ldr	r3, [pc, #428]	; (8001c24 <HAL_RCC_OscConfig+0x26c>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a6a      	ldr	r2, [pc, #424]	; (8001c24 <HAL_RCC_OscConfig+0x26c>)
 8001a7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a7e:	6013      	str	r3, [r2, #0]
 8001a80:	4b68      	ldr	r3, [pc, #416]	; (8001c24 <HAL_RCC_OscConfig+0x26c>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a67      	ldr	r2, [pc, #412]	; (8001c24 <HAL_RCC_OscConfig+0x26c>)
 8001a86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a8a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d013      	beq.n	8001abc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a94:	f7ff fcce 	bl	8001434 <HAL_GetTick>
 8001a98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a9a:	e008      	b.n	8001aae <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a9c:	f7ff fcca 	bl	8001434 <HAL_GetTick>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	693b      	ldr	r3, [r7, #16]
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	2b64      	cmp	r3, #100	; 0x64
 8001aa8:	d901      	bls.n	8001aae <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	e1fa      	b.n	8001ea4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aae:	4b5d      	ldr	r3, [pc, #372]	; (8001c24 <HAL_RCC_OscConfig+0x26c>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d0f0      	beq.n	8001a9c <HAL_RCC_OscConfig+0xe4>
 8001aba:	e014      	b.n	8001ae6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001abc:	f7ff fcba 	bl	8001434 <HAL_GetTick>
 8001ac0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ac2:	e008      	b.n	8001ad6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ac4:	f7ff fcb6 	bl	8001434 <HAL_GetTick>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	1ad3      	subs	r3, r2, r3
 8001ace:	2b64      	cmp	r3, #100	; 0x64
 8001ad0:	d901      	bls.n	8001ad6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001ad2:	2303      	movs	r3, #3
 8001ad4:	e1e6      	b.n	8001ea4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ad6:	4b53      	ldr	r3, [pc, #332]	; (8001c24 <HAL_RCC_OscConfig+0x26c>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d1f0      	bne.n	8001ac4 <HAL_RCC_OscConfig+0x10c>
 8001ae2:	e000      	b.n	8001ae6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ae4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f003 0302 	and.w	r3, r3, #2
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d063      	beq.n	8001bba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001af2:	4b4c      	ldr	r3, [pc, #304]	; (8001c24 <HAL_RCC_OscConfig+0x26c>)
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	f003 030c 	and.w	r3, r3, #12
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d00b      	beq.n	8001b16 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001afe:	4b49      	ldr	r3, [pc, #292]	; (8001c24 <HAL_RCC_OscConfig+0x26c>)
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	f003 030c 	and.w	r3, r3, #12
 8001b06:	2b08      	cmp	r3, #8
 8001b08:	d11c      	bne.n	8001b44 <HAL_RCC_OscConfig+0x18c>
 8001b0a:	4b46      	ldr	r3, [pc, #280]	; (8001c24 <HAL_RCC_OscConfig+0x26c>)
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d116      	bne.n	8001b44 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b16:	4b43      	ldr	r3, [pc, #268]	; (8001c24 <HAL_RCC_OscConfig+0x26c>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f003 0302 	and.w	r3, r3, #2
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d005      	beq.n	8001b2e <HAL_RCC_OscConfig+0x176>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	691b      	ldr	r3, [r3, #16]
 8001b26:	2b01      	cmp	r3, #1
 8001b28:	d001      	beq.n	8001b2e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e1ba      	b.n	8001ea4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b2e:	4b3d      	ldr	r3, [pc, #244]	; (8001c24 <HAL_RCC_OscConfig+0x26c>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	695b      	ldr	r3, [r3, #20]
 8001b3a:	00db      	lsls	r3, r3, #3
 8001b3c:	4939      	ldr	r1, [pc, #228]	; (8001c24 <HAL_RCC_OscConfig+0x26c>)
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b42:	e03a      	b.n	8001bba <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	691b      	ldr	r3, [r3, #16]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d020      	beq.n	8001b8e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b4c:	4b36      	ldr	r3, [pc, #216]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001b4e:	2201      	movs	r2, #1
 8001b50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b52:	f7ff fc6f 	bl	8001434 <HAL_GetTick>
 8001b56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b58:	e008      	b.n	8001b6c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b5a:	f7ff fc6b 	bl	8001434 <HAL_GetTick>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	693b      	ldr	r3, [r7, #16]
 8001b62:	1ad3      	subs	r3, r2, r3
 8001b64:	2b02      	cmp	r3, #2
 8001b66:	d901      	bls.n	8001b6c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001b68:	2303      	movs	r3, #3
 8001b6a:	e19b      	b.n	8001ea4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b6c:	4b2d      	ldr	r3, [pc, #180]	; (8001c24 <HAL_RCC_OscConfig+0x26c>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f003 0302 	and.w	r3, r3, #2
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d0f0      	beq.n	8001b5a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b78:	4b2a      	ldr	r3, [pc, #168]	; (8001c24 <HAL_RCC_OscConfig+0x26c>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	695b      	ldr	r3, [r3, #20]
 8001b84:	00db      	lsls	r3, r3, #3
 8001b86:	4927      	ldr	r1, [pc, #156]	; (8001c24 <HAL_RCC_OscConfig+0x26c>)
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	600b      	str	r3, [r1, #0]
 8001b8c:	e015      	b.n	8001bba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b8e:	4b26      	ldr	r3, [pc, #152]	; (8001c28 <HAL_RCC_OscConfig+0x270>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b94:	f7ff fc4e 	bl	8001434 <HAL_GetTick>
 8001b98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b9a:	e008      	b.n	8001bae <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b9c:	f7ff fc4a 	bl	8001434 <HAL_GetTick>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	693b      	ldr	r3, [r7, #16]
 8001ba4:	1ad3      	subs	r3, r2, r3
 8001ba6:	2b02      	cmp	r3, #2
 8001ba8:	d901      	bls.n	8001bae <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001baa:	2303      	movs	r3, #3
 8001bac:	e17a      	b.n	8001ea4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bae:	4b1d      	ldr	r3, [pc, #116]	; (8001c24 <HAL_RCC_OscConfig+0x26c>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f003 0302 	and.w	r3, r3, #2
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d1f0      	bne.n	8001b9c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f003 0308 	and.w	r3, r3, #8
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d03a      	beq.n	8001c3c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	699b      	ldr	r3, [r3, #24]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d019      	beq.n	8001c02 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bce:	4b17      	ldr	r3, [pc, #92]	; (8001c2c <HAL_RCC_OscConfig+0x274>)
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bd4:	f7ff fc2e 	bl	8001434 <HAL_GetTick>
 8001bd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bda:	e008      	b.n	8001bee <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bdc:	f7ff fc2a 	bl	8001434 <HAL_GetTick>
 8001be0:	4602      	mov	r2, r0
 8001be2:	693b      	ldr	r3, [r7, #16]
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	2b02      	cmp	r3, #2
 8001be8:	d901      	bls.n	8001bee <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001bea:	2303      	movs	r3, #3
 8001bec:	e15a      	b.n	8001ea4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bee:	4b0d      	ldr	r3, [pc, #52]	; (8001c24 <HAL_RCC_OscConfig+0x26c>)
 8001bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bf2:	f003 0302 	and.w	r3, r3, #2
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d0f0      	beq.n	8001bdc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001bfa:	2001      	movs	r0, #1
 8001bfc:	f000 faa6 	bl	800214c <RCC_Delay>
 8001c00:	e01c      	b.n	8001c3c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c02:	4b0a      	ldr	r3, [pc, #40]	; (8001c2c <HAL_RCC_OscConfig+0x274>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c08:	f7ff fc14 	bl	8001434 <HAL_GetTick>
 8001c0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c0e:	e00f      	b.n	8001c30 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c10:	f7ff fc10 	bl	8001434 <HAL_GetTick>
 8001c14:	4602      	mov	r2, r0
 8001c16:	693b      	ldr	r3, [r7, #16]
 8001c18:	1ad3      	subs	r3, r2, r3
 8001c1a:	2b02      	cmp	r3, #2
 8001c1c:	d908      	bls.n	8001c30 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	e140      	b.n	8001ea4 <HAL_RCC_OscConfig+0x4ec>
 8001c22:	bf00      	nop
 8001c24:	40021000 	.word	0x40021000
 8001c28:	42420000 	.word	0x42420000
 8001c2c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c30:	4b9e      	ldr	r3, [pc, #632]	; (8001eac <HAL_RCC_OscConfig+0x4f4>)
 8001c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c34:	f003 0302 	and.w	r3, r3, #2
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d1e9      	bne.n	8001c10 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f003 0304 	and.w	r3, r3, #4
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	f000 80a6 	beq.w	8001d96 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c4e:	4b97      	ldr	r3, [pc, #604]	; (8001eac <HAL_RCC_OscConfig+0x4f4>)
 8001c50:	69db      	ldr	r3, [r3, #28]
 8001c52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d10d      	bne.n	8001c76 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c5a:	4b94      	ldr	r3, [pc, #592]	; (8001eac <HAL_RCC_OscConfig+0x4f4>)
 8001c5c:	69db      	ldr	r3, [r3, #28]
 8001c5e:	4a93      	ldr	r2, [pc, #588]	; (8001eac <HAL_RCC_OscConfig+0x4f4>)
 8001c60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c64:	61d3      	str	r3, [r2, #28]
 8001c66:	4b91      	ldr	r3, [pc, #580]	; (8001eac <HAL_RCC_OscConfig+0x4f4>)
 8001c68:	69db      	ldr	r3, [r3, #28]
 8001c6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c6e:	60bb      	str	r3, [r7, #8]
 8001c70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c72:	2301      	movs	r3, #1
 8001c74:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c76:	4b8e      	ldr	r3, [pc, #568]	; (8001eb0 <HAL_RCC_OscConfig+0x4f8>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d118      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c82:	4b8b      	ldr	r3, [pc, #556]	; (8001eb0 <HAL_RCC_OscConfig+0x4f8>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4a8a      	ldr	r2, [pc, #552]	; (8001eb0 <HAL_RCC_OscConfig+0x4f8>)
 8001c88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c8e:	f7ff fbd1 	bl	8001434 <HAL_GetTick>
 8001c92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c94:	e008      	b.n	8001ca8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c96:	f7ff fbcd 	bl	8001434 <HAL_GetTick>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	693b      	ldr	r3, [r7, #16]
 8001c9e:	1ad3      	subs	r3, r2, r3
 8001ca0:	2b64      	cmp	r3, #100	; 0x64
 8001ca2:	d901      	bls.n	8001ca8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001ca4:	2303      	movs	r3, #3
 8001ca6:	e0fd      	b.n	8001ea4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ca8:	4b81      	ldr	r3, [pc, #516]	; (8001eb0 <HAL_RCC_OscConfig+0x4f8>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d0f0      	beq.n	8001c96 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	d106      	bne.n	8001cca <HAL_RCC_OscConfig+0x312>
 8001cbc:	4b7b      	ldr	r3, [pc, #492]	; (8001eac <HAL_RCC_OscConfig+0x4f4>)
 8001cbe:	6a1b      	ldr	r3, [r3, #32]
 8001cc0:	4a7a      	ldr	r2, [pc, #488]	; (8001eac <HAL_RCC_OscConfig+0x4f4>)
 8001cc2:	f043 0301 	orr.w	r3, r3, #1
 8001cc6:	6213      	str	r3, [r2, #32]
 8001cc8:	e02d      	b.n	8001d26 <HAL_RCC_OscConfig+0x36e>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	68db      	ldr	r3, [r3, #12]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d10c      	bne.n	8001cec <HAL_RCC_OscConfig+0x334>
 8001cd2:	4b76      	ldr	r3, [pc, #472]	; (8001eac <HAL_RCC_OscConfig+0x4f4>)
 8001cd4:	6a1b      	ldr	r3, [r3, #32]
 8001cd6:	4a75      	ldr	r2, [pc, #468]	; (8001eac <HAL_RCC_OscConfig+0x4f4>)
 8001cd8:	f023 0301 	bic.w	r3, r3, #1
 8001cdc:	6213      	str	r3, [r2, #32]
 8001cde:	4b73      	ldr	r3, [pc, #460]	; (8001eac <HAL_RCC_OscConfig+0x4f4>)
 8001ce0:	6a1b      	ldr	r3, [r3, #32]
 8001ce2:	4a72      	ldr	r2, [pc, #456]	; (8001eac <HAL_RCC_OscConfig+0x4f4>)
 8001ce4:	f023 0304 	bic.w	r3, r3, #4
 8001ce8:	6213      	str	r3, [r2, #32]
 8001cea:	e01c      	b.n	8001d26 <HAL_RCC_OscConfig+0x36e>
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	68db      	ldr	r3, [r3, #12]
 8001cf0:	2b05      	cmp	r3, #5
 8001cf2:	d10c      	bne.n	8001d0e <HAL_RCC_OscConfig+0x356>
 8001cf4:	4b6d      	ldr	r3, [pc, #436]	; (8001eac <HAL_RCC_OscConfig+0x4f4>)
 8001cf6:	6a1b      	ldr	r3, [r3, #32]
 8001cf8:	4a6c      	ldr	r2, [pc, #432]	; (8001eac <HAL_RCC_OscConfig+0x4f4>)
 8001cfa:	f043 0304 	orr.w	r3, r3, #4
 8001cfe:	6213      	str	r3, [r2, #32]
 8001d00:	4b6a      	ldr	r3, [pc, #424]	; (8001eac <HAL_RCC_OscConfig+0x4f4>)
 8001d02:	6a1b      	ldr	r3, [r3, #32]
 8001d04:	4a69      	ldr	r2, [pc, #420]	; (8001eac <HAL_RCC_OscConfig+0x4f4>)
 8001d06:	f043 0301 	orr.w	r3, r3, #1
 8001d0a:	6213      	str	r3, [r2, #32]
 8001d0c:	e00b      	b.n	8001d26 <HAL_RCC_OscConfig+0x36e>
 8001d0e:	4b67      	ldr	r3, [pc, #412]	; (8001eac <HAL_RCC_OscConfig+0x4f4>)
 8001d10:	6a1b      	ldr	r3, [r3, #32]
 8001d12:	4a66      	ldr	r2, [pc, #408]	; (8001eac <HAL_RCC_OscConfig+0x4f4>)
 8001d14:	f023 0301 	bic.w	r3, r3, #1
 8001d18:	6213      	str	r3, [r2, #32]
 8001d1a:	4b64      	ldr	r3, [pc, #400]	; (8001eac <HAL_RCC_OscConfig+0x4f4>)
 8001d1c:	6a1b      	ldr	r3, [r3, #32]
 8001d1e:	4a63      	ldr	r2, [pc, #396]	; (8001eac <HAL_RCC_OscConfig+0x4f4>)
 8001d20:	f023 0304 	bic.w	r3, r3, #4
 8001d24:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	68db      	ldr	r3, [r3, #12]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d015      	beq.n	8001d5a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d2e:	f7ff fb81 	bl	8001434 <HAL_GetTick>
 8001d32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d34:	e00a      	b.n	8001d4c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d36:	f7ff fb7d 	bl	8001434 <HAL_GetTick>
 8001d3a:	4602      	mov	r2, r0
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	1ad3      	subs	r3, r2, r3
 8001d40:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d901      	bls.n	8001d4c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001d48:	2303      	movs	r3, #3
 8001d4a:	e0ab      	b.n	8001ea4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d4c:	4b57      	ldr	r3, [pc, #348]	; (8001eac <HAL_RCC_OscConfig+0x4f4>)
 8001d4e:	6a1b      	ldr	r3, [r3, #32]
 8001d50:	f003 0302 	and.w	r3, r3, #2
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d0ee      	beq.n	8001d36 <HAL_RCC_OscConfig+0x37e>
 8001d58:	e014      	b.n	8001d84 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d5a:	f7ff fb6b 	bl	8001434 <HAL_GetTick>
 8001d5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d60:	e00a      	b.n	8001d78 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d62:	f7ff fb67 	bl	8001434 <HAL_GetTick>
 8001d66:	4602      	mov	r2, r0
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	1ad3      	subs	r3, r2, r3
 8001d6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d901      	bls.n	8001d78 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001d74:	2303      	movs	r3, #3
 8001d76:	e095      	b.n	8001ea4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d78:	4b4c      	ldr	r3, [pc, #304]	; (8001eac <HAL_RCC_OscConfig+0x4f4>)
 8001d7a:	6a1b      	ldr	r3, [r3, #32]
 8001d7c:	f003 0302 	and.w	r3, r3, #2
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d1ee      	bne.n	8001d62 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001d84:	7dfb      	ldrb	r3, [r7, #23]
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	d105      	bne.n	8001d96 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d8a:	4b48      	ldr	r3, [pc, #288]	; (8001eac <HAL_RCC_OscConfig+0x4f4>)
 8001d8c:	69db      	ldr	r3, [r3, #28]
 8001d8e:	4a47      	ldr	r2, [pc, #284]	; (8001eac <HAL_RCC_OscConfig+0x4f4>)
 8001d90:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d94:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	69db      	ldr	r3, [r3, #28]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	f000 8081 	beq.w	8001ea2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001da0:	4b42      	ldr	r3, [pc, #264]	; (8001eac <HAL_RCC_OscConfig+0x4f4>)
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	f003 030c 	and.w	r3, r3, #12
 8001da8:	2b08      	cmp	r3, #8
 8001daa:	d061      	beq.n	8001e70 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	69db      	ldr	r3, [r3, #28]
 8001db0:	2b02      	cmp	r3, #2
 8001db2:	d146      	bne.n	8001e42 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001db4:	4b3f      	ldr	r3, [pc, #252]	; (8001eb4 <HAL_RCC_OscConfig+0x4fc>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dba:	f7ff fb3b 	bl	8001434 <HAL_GetTick>
 8001dbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dc0:	e008      	b.n	8001dd4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dc2:	f7ff fb37 	bl	8001434 <HAL_GetTick>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	1ad3      	subs	r3, r2, r3
 8001dcc:	2b02      	cmp	r3, #2
 8001dce:	d901      	bls.n	8001dd4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001dd0:	2303      	movs	r3, #3
 8001dd2:	e067      	b.n	8001ea4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dd4:	4b35      	ldr	r3, [pc, #212]	; (8001eac <HAL_RCC_OscConfig+0x4f4>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d1f0      	bne.n	8001dc2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6a1b      	ldr	r3, [r3, #32]
 8001de4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001de8:	d108      	bne.n	8001dfc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001dea:	4b30      	ldr	r3, [pc, #192]	; (8001eac <HAL_RCC_OscConfig+0x4f4>)
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	689b      	ldr	r3, [r3, #8]
 8001df6:	492d      	ldr	r1, [pc, #180]	; (8001eac <HAL_RCC_OscConfig+0x4f4>)
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001dfc:	4b2b      	ldr	r3, [pc, #172]	; (8001eac <HAL_RCC_OscConfig+0x4f4>)
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6a19      	ldr	r1, [r3, #32]
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e0c:	430b      	orrs	r3, r1
 8001e0e:	4927      	ldr	r1, [pc, #156]	; (8001eac <HAL_RCC_OscConfig+0x4f4>)
 8001e10:	4313      	orrs	r3, r2
 8001e12:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e14:	4b27      	ldr	r3, [pc, #156]	; (8001eb4 <HAL_RCC_OscConfig+0x4fc>)
 8001e16:	2201      	movs	r2, #1
 8001e18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e1a:	f7ff fb0b 	bl	8001434 <HAL_GetTick>
 8001e1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e20:	e008      	b.n	8001e34 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e22:	f7ff fb07 	bl	8001434 <HAL_GetTick>
 8001e26:	4602      	mov	r2, r0
 8001e28:	693b      	ldr	r3, [r7, #16]
 8001e2a:	1ad3      	subs	r3, r2, r3
 8001e2c:	2b02      	cmp	r3, #2
 8001e2e:	d901      	bls.n	8001e34 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001e30:	2303      	movs	r3, #3
 8001e32:	e037      	b.n	8001ea4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e34:	4b1d      	ldr	r3, [pc, #116]	; (8001eac <HAL_RCC_OscConfig+0x4f4>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d0f0      	beq.n	8001e22 <HAL_RCC_OscConfig+0x46a>
 8001e40:	e02f      	b.n	8001ea2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e42:	4b1c      	ldr	r3, [pc, #112]	; (8001eb4 <HAL_RCC_OscConfig+0x4fc>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e48:	f7ff faf4 	bl	8001434 <HAL_GetTick>
 8001e4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e4e:	e008      	b.n	8001e62 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e50:	f7ff faf0 	bl	8001434 <HAL_GetTick>
 8001e54:	4602      	mov	r2, r0
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	2b02      	cmp	r3, #2
 8001e5c:	d901      	bls.n	8001e62 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001e5e:	2303      	movs	r3, #3
 8001e60:	e020      	b.n	8001ea4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e62:	4b12      	ldr	r3, [pc, #72]	; (8001eac <HAL_RCC_OscConfig+0x4f4>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d1f0      	bne.n	8001e50 <HAL_RCC_OscConfig+0x498>
 8001e6e:	e018      	b.n	8001ea2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	69db      	ldr	r3, [r3, #28]
 8001e74:	2b01      	cmp	r3, #1
 8001e76:	d101      	bne.n	8001e7c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	e013      	b.n	8001ea4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001e7c:	4b0b      	ldr	r3, [pc, #44]	; (8001eac <HAL_RCC_OscConfig+0x4f4>)
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6a1b      	ldr	r3, [r3, #32]
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	d106      	bne.n	8001e9e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e9a:	429a      	cmp	r2, r3
 8001e9c:	d001      	beq.n	8001ea2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	e000      	b.n	8001ea4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001ea2:	2300      	movs	r3, #0
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	3718      	adds	r7, #24
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	40021000 	.word	0x40021000
 8001eb0:	40007000 	.word	0x40007000
 8001eb4:	42420060 	.word	0x42420060

08001eb8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b084      	sub	sp, #16
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
 8001ec0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d101      	bne.n	8001ecc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	e0d0      	b.n	800206e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ecc:	4b6a      	ldr	r3, [pc, #424]	; (8002078 <HAL_RCC_ClockConfig+0x1c0>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f003 0307 	and.w	r3, r3, #7
 8001ed4:	683a      	ldr	r2, [r7, #0]
 8001ed6:	429a      	cmp	r2, r3
 8001ed8:	d910      	bls.n	8001efc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eda:	4b67      	ldr	r3, [pc, #412]	; (8002078 <HAL_RCC_ClockConfig+0x1c0>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f023 0207 	bic.w	r2, r3, #7
 8001ee2:	4965      	ldr	r1, [pc, #404]	; (8002078 <HAL_RCC_ClockConfig+0x1c0>)
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001eea:	4b63      	ldr	r3, [pc, #396]	; (8002078 <HAL_RCC_ClockConfig+0x1c0>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f003 0307 	and.w	r3, r3, #7
 8001ef2:	683a      	ldr	r2, [r7, #0]
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d001      	beq.n	8001efc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	e0b8      	b.n	800206e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f003 0302 	and.w	r3, r3, #2
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d020      	beq.n	8001f4a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f003 0304 	and.w	r3, r3, #4
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d005      	beq.n	8001f20 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f14:	4b59      	ldr	r3, [pc, #356]	; (800207c <HAL_RCC_ClockConfig+0x1c4>)
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	4a58      	ldr	r2, [pc, #352]	; (800207c <HAL_RCC_ClockConfig+0x1c4>)
 8001f1a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001f1e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f003 0308 	and.w	r3, r3, #8
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d005      	beq.n	8001f38 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f2c:	4b53      	ldr	r3, [pc, #332]	; (800207c <HAL_RCC_ClockConfig+0x1c4>)
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	4a52      	ldr	r2, [pc, #328]	; (800207c <HAL_RCC_ClockConfig+0x1c4>)
 8001f32:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001f36:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f38:	4b50      	ldr	r3, [pc, #320]	; (800207c <HAL_RCC_ClockConfig+0x1c4>)
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	689b      	ldr	r3, [r3, #8]
 8001f44:	494d      	ldr	r1, [pc, #308]	; (800207c <HAL_RCC_ClockConfig+0x1c4>)
 8001f46:	4313      	orrs	r3, r2
 8001f48:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f003 0301 	and.w	r3, r3, #1
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d040      	beq.n	8001fd8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d107      	bne.n	8001f6e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f5e:	4b47      	ldr	r3, [pc, #284]	; (800207c <HAL_RCC_ClockConfig+0x1c4>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d115      	bne.n	8001f96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e07f      	b.n	800206e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	2b02      	cmp	r3, #2
 8001f74:	d107      	bne.n	8001f86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f76:	4b41      	ldr	r3, [pc, #260]	; (800207c <HAL_RCC_ClockConfig+0x1c4>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d109      	bne.n	8001f96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	e073      	b.n	800206e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f86:	4b3d      	ldr	r3, [pc, #244]	; (800207c <HAL_RCC_ClockConfig+0x1c4>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f003 0302 	and.w	r3, r3, #2
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d101      	bne.n	8001f96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f92:	2301      	movs	r3, #1
 8001f94:	e06b      	b.n	800206e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f96:	4b39      	ldr	r3, [pc, #228]	; (800207c <HAL_RCC_ClockConfig+0x1c4>)
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	f023 0203 	bic.w	r2, r3, #3
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	4936      	ldr	r1, [pc, #216]	; (800207c <HAL_RCC_ClockConfig+0x1c4>)
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fa8:	f7ff fa44 	bl	8001434 <HAL_GetTick>
 8001fac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fae:	e00a      	b.n	8001fc6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fb0:	f7ff fa40 	bl	8001434 <HAL_GetTick>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	1ad3      	subs	r3, r2, r3
 8001fba:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d901      	bls.n	8001fc6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001fc2:	2303      	movs	r3, #3
 8001fc4:	e053      	b.n	800206e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fc6:	4b2d      	ldr	r3, [pc, #180]	; (800207c <HAL_RCC_ClockConfig+0x1c4>)
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	f003 020c 	and.w	r2, r3, #12
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	009b      	lsls	r3, r3, #2
 8001fd4:	429a      	cmp	r2, r3
 8001fd6:	d1eb      	bne.n	8001fb0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001fd8:	4b27      	ldr	r3, [pc, #156]	; (8002078 <HAL_RCC_ClockConfig+0x1c0>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f003 0307 	and.w	r3, r3, #7
 8001fe0:	683a      	ldr	r2, [r7, #0]
 8001fe2:	429a      	cmp	r2, r3
 8001fe4:	d210      	bcs.n	8002008 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fe6:	4b24      	ldr	r3, [pc, #144]	; (8002078 <HAL_RCC_ClockConfig+0x1c0>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f023 0207 	bic.w	r2, r3, #7
 8001fee:	4922      	ldr	r1, [pc, #136]	; (8002078 <HAL_RCC_ClockConfig+0x1c0>)
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ff6:	4b20      	ldr	r3, [pc, #128]	; (8002078 <HAL_RCC_ClockConfig+0x1c0>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f003 0307 	and.w	r3, r3, #7
 8001ffe:	683a      	ldr	r2, [r7, #0]
 8002000:	429a      	cmp	r2, r3
 8002002:	d001      	beq.n	8002008 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002004:	2301      	movs	r3, #1
 8002006:	e032      	b.n	800206e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f003 0304 	and.w	r3, r3, #4
 8002010:	2b00      	cmp	r3, #0
 8002012:	d008      	beq.n	8002026 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002014:	4b19      	ldr	r3, [pc, #100]	; (800207c <HAL_RCC_ClockConfig+0x1c4>)
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	68db      	ldr	r3, [r3, #12]
 8002020:	4916      	ldr	r1, [pc, #88]	; (800207c <HAL_RCC_ClockConfig+0x1c4>)
 8002022:	4313      	orrs	r3, r2
 8002024:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f003 0308 	and.w	r3, r3, #8
 800202e:	2b00      	cmp	r3, #0
 8002030:	d009      	beq.n	8002046 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002032:	4b12      	ldr	r3, [pc, #72]	; (800207c <HAL_RCC_ClockConfig+0x1c4>)
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	691b      	ldr	r3, [r3, #16]
 800203e:	00db      	lsls	r3, r3, #3
 8002040:	490e      	ldr	r1, [pc, #56]	; (800207c <HAL_RCC_ClockConfig+0x1c4>)
 8002042:	4313      	orrs	r3, r2
 8002044:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002046:	f000 f821 	bl	800208c <HAL_RCC_GetSysClockFreq>
 800204a:	4602      	mov	r2, r0
 800204c:	4b0b      	ldr	r3, [pc, #44]	; (800207c <HAL_RCC_ClockConfig+0x1c4>)
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	091b      	lsrs	r3, r3, #4
 8002052:	f003 030f 	and.w	r3, r3, #15
 8002056:	490a      	ldr	r1, [pc, #40]	; (8002080 <HAL_RCC_ClockConfig+0x1c8>)
 8002058:	5ccb      	ldrb	r3, [r1, r3]
 800205a:	fa22 f303 	lsr.w	r3, r2, r3
 800205e:	4a09      	ldr	r2, [pc, #36]	; (8002084 <HAL_RCC_ClockConfig+0x1cc>)
 8002060:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002062:	4b09      	ldr	r3, [pc, #36]	; (8002088 <HAL_RCC_ClockConfig+0x1d0>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4618      	mov	r0, r3
 8002068:	f7ff f9a2 	bl	80013b0 <HAL_InitTick>

  return HAL_OK;
 800206c:	2300      	movs	r3, #0
}
 800206e:	4618      	mov	r0, r3
 8002070:	3710      	adds	r7, #16
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	40022000 	.word	0x40022000
 800207c:	40021000 	.word	0x40021000
 8002080:	080029d0 	.word	0x080029d0
 8002084:	20000048 	.word	0x20000048
 8002088:	2000004c 	.word	0x2000004c

0800208c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800208c:	b490      	push	{r4, r7}
 800208e:	b08a      	sub	sp, #40	; 0x28
 8002090:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002092:	4b2a      	ldr	r3, [pc, #168]	; (800213c <HAL_RCC_GetSysClockFreq+0xb0>)
 8002094:	1d3c      	adds	r4, r7, #4
 8002096:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002098:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800209c:	f240 2301 	movw	r3, #513	; 0x201
 80020a0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80020a2:	2300      	movs	r3, #0
 80020a4:	61fb      	str	r3, [r7, #28]
 80020a6:	2300      	movs	r3, #0
 80020a8:	61bb      	str	r3, [r7, #24]
 80020aa:	2300      	movs	r3, #0
 80020ac:	627b      	str	r3, [r7, #36]	; 0x24
 80020ae:	2300      	movs	r3, #0
 80020b0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80020b2:	2300      	movs	r3, #0
 80020b4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80020b6:	4b22      	ldr	r3, [pc, #136]	; (8002140 <HAL_RCC_GetSysClockFreq+0xb4>)
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80020bc:	69fb      	ldr	r3, [r7, #28]
 80020be:	f003 030c 	and.w	r3, r3, #12
 80020c2:	2b04      	cmp	r3, #4
 80020c4:	d002      	beq.n	80020cc <HAL_RCC_GetSysClockFreq+0x40>
 80020c6:	2b08      	cmp	r3, #8
 80020c8:	d003      	beq.n	80020d2 <HAL_RCC_GetSysClockFreq+0x46>
 80020ca:	e02d      	b.n	8002128 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80020cc:	4b1d      	ldr	r3, [pc, #116]	; (8002144 <HAL_RCC_GetSysClockFreq+0xb8>)
 80020ce:	623b      	str	r3, [r7, #32]
      break;
 80020d0:	e02d      	b.n	800212e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80020d2:	69fb      	ldr	r3, [r7, #28]
 80020d4:	0c9b      	lsrs	r3, r3, #18
 80020d6:	f003 030f 	and.w	r3, r3, #15
 80020da:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80020de:	4413      	add	r3, r2
 80020e0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80020e4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80020e6:	69fb      	ldr	r3, [r7, #28]
 80020e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d013      	beq.n	8002118 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80020f0:	4b13      	ldr	r3, [pc, #76]	; (8002140 <HAL_RCC_GetSysClockFreq+0xb4>)
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	0c5b      	lsrs	r3, r3, #17
 80020f6:	f003 0301 	and.w	r3, r3, #1
 80020fa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80020fe:	4413      	add	r3, r2
 8002100:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002104:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002106:	697b      	ldr	r3, [r7, #20]
 8002108:	4a0e      	ldr	r2, [pc, #56]	; (8002144 <HAL_RCC_GetSysClockFreq+0xb8>)
 800210a:	fb02 f203 	mul.w	r2, r2, r3
 800210e:	69bb      	ldr	r3, [r7, #24]
 8002110:	fbb2 f3f3 	udiv	r3, r2, r3
 8002114:	627b      	str	r3, [r7, #36]	; 0x24
 8002116:	e004      	b.n	8002122 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	4a0b      	ldr	r2, [pc, #44]	; (8002148 <HAL_RCC_GetSysClockFreq+0xbc>)
 800211c:	fb02 f303 	mul.w	r3, r2, r3
 8002120:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002124:	623b      	str	r3, [r7, #32]
      break;
 8002126:	e002      	b.n	800212e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002128:	4b06      	ldr	r3, [pc, #24]	; (8002144 <HAL_RCC_GetSysClockFreq+0xb8>)
 800212a:	623b      	str	r3, [r7, #32]
      break;
 800212c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800212e:	6a3b      	ldr	r3, [r7, #32]
}
 8002130:	4618      	mov	r0, r3
 8002132:	3728      	adds	r7, #40	; 0x28
 8002134:	46bd      	mov	sp, r7
 8002136:	bc90      	pop	{r4, r7}
 8002138:	4770      	bx	lr
 800213a:	bf00      	nop
 800213c:	080029c0 	.word	0x080029c0
 8002140:	40021000 	.word	0x40021000
 8002144:	007a1200 	.word	0x007a1200
 8002148:	003d0900 	.word	0x003d0900

0800214c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800214c:	b480      	push	{r7}
 800214e:	b085      	sub	sp, #20
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002154:	4b0a      	ldr	r3, [pc, #40]	; (8002180 <RCC_Delay+0x34>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a0a      	ldr	r2, [pc, #40]	; (8002184 <RCC_Delay+0x38>)
 800215a:	fba2 2303 	umull	r2, r3, r2, r3
 800215e:	0a5b      	lsrs	r3, r3, #9
 8002160:	687a      	ldr	r2, [r7, #4]
 8002162:	fb02 f303 	mul.w	r3, r2, r3
 8002166:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002168:	bf00      	nop
  }
  while (Delay --);
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	1e5a      	subs	r2, r3, #1
 800216e:	60fa      	str	r2, [r7, #12]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d1f9      	bne.n	8002168 <RCC_Delay+0x1c>
}
 8002174:	bf00      	nop
 8002176:	bf00      	nop
 8002178:	3714      	adds	r7, #20
 800217a:	46bd      	mov	sp, r7
 800217c:	bc80      	pop	{r7}
 800217e:	4770      	bx	lr
 8002180:	20000048 	.word	0x20000048
 8002184:	10624dd3 	.word	0x10624dd3

08002188 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d101      	bne.n	800219a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002196:	2301      	movs	r3, #1
 8002198:	e041      	b.n	800221e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021a0:	b2db      	uxtb	r3, r3
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d106      	bne.n	80021b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2200      	movs	r2, #0
 80021aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80021ae:	6878      	ldr	r0, [r7, #4]
 80021b0:	f7ff f866 	bl	8001280 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2202      	movs	r2, #2
 80021b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681a      	ldr	r2, [r3, #0]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	3304      	adds	r3, #4
 80021c4:	4619      	mov	r1, r3
 80021c6:	4610      	mov	r0, r2
 80021c8:	f000 fa6a 	bl	80026a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2201      	movs	r2, #1
 80021d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2201      	movs	r2, #1
 80021d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2201      	movs	r2, #1
 80021e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2201      	movs	r2, #1
 80021e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2201      	movs	r2, #1
 80021f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2201      	movs	r2, #1
 80021f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2201      	movs	r2, #1
 8002200:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2201      	movs	r2, #1
 8002208:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2201      	movs	r2, #1
 8002210:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2201      	movs	r2, #1
 8002218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800221c:	2300      	movs	r3, #0
}
 800221e:	4618      	mov	r0, r3
 8002220:	3708      	adds	r7, #8
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
	...

08002228 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002228:	b480      	push	{r7}
 800222a:	b085      	sub	sp, #20
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002236:	b2db      	uxtb	r3, r3
 8002238:	2b01      	cmp	r3, #1
 800223a:	d001      	beq.n	8002240 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	e035      	b.n	80022ac <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2202      	movs	r2, #2
 8002244:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	68da      	ldr	r2, [r3, #12]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f042 0201 	orr.w	r2, r2, #1
 8002256:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a16      	ldr	r2, [pc, #88]	; (80022b8 <HAL_TIM_Base_Start_IT+0x90>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d009      	beq.n	8002276 <HAL_TIM_Base_Start_IT+0x4e>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800226a:	d004      	beq.n	8002276 <HAL_TIM_Base_Start_IT+0x4e>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a12      	ldr	r2, [pc, #72]	; (80022bc <HAL_TIM_Base_Start_IT+0x94>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d111      	bne.n	800229a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	f003 0307 	and.w	r3, r3, #7
 8002280:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	2b06      	cmp	r3, #6
 8002286:	d010      	beq.n	80022aa <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	681a      	ldr	r2, [r3, #0]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f042 0201 	orr.w	r2, r2, #1
 8002296:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002298:	e007      	b.n	80022aa <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	681a      	ldr	r2, [r3, #0]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f042 0201 	orr.w	r2, r2, #1
 80022a8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80022aa:	2300      	movs	r3, #0
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	3714      	adds	r7, #20
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bc80      	pop	{r7}
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	40012c00 	.word	0x40012c00
 80022bc:	40000400 	.word	0x40000400

080022c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	691b      	ldr	r3, [r3, #16]
 80022ce:	f003 0302 	and.w	r3, r3, #2
 80022d2:	2b02      	cmp	r3, #2
 80022d4:	d122      	bne.n	800231c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	68db      	ldr	r3, [r3, #12]
 80022dc:	f003 0302 	and.w	r3, r3, #2
 80022e0:	2b02      	cmp	r3, #2
 80022e2:	d11b      	bne.n	800231c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f06f 0202 	mvn.w	r2, #2
 80022ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2201      	movs	r2, #1
 80022f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	699b      	ldr	r3, [r3, #24]
 80022fa:	f003 0303 	and.w	r3, r3, #3
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d003      	beq.n	800230a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f000 f9b1 	bl	800266a <HAL_TIM_IC_CaptureCallback>
 8002308:	e005      	b.n	8002316 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800230a:	6878      	ldr	r0, [r7, #4]
 800230c:	f000 f9a4 	bl	8002658 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002310:	6878      	ldr	r0, [r7, #4]
 8002312:	f000 f9b3 	bl	800267c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2200      	movs	r2, #0
 800231a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	691b      	ldr	r3, [r3, #16]
 8002322:	f003 0304 	and.w	r3, r3, #4
 8002326:	2b04      	cmp	r3, #4
 8002328:	d122      	bne.n	8002370 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	68db      	ldr	r3, [r3, #12]
 8002330:	f003 0304 	and.w	r3, r3, #4
 8002334:	2b04      	cmp	r3, #4
 8002336:	d11b      	bne.n	8002370 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f06f 0204 	mvn.w	r2, #4
 8002340:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2202      	movs	r2, #2
 8002346:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	699b      	ldr	r3, [r3, #24]
 800234e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002352:	2b00      	cmp	r3, #0
 8002354:	d003      	beq.n	800235e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002356:	6878      	ldr	r0, [r7, #4]
 8002358:	f000 f987 	bl	800266a <HAL_TIM_IC_CaptureCallback>
 800235c:	e005      	b.n	800236a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800235e:	6878      	ldr	r0, [r7, #4]
 8002360:	f000 f97a 	bl	8002658 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002364:	6878      	ldr	r0, [r7, #4]
 8002366:	f000 f989 	bl	800267c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2200      	movs	r2, #0
 800236e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	691b      	ldr	r3, [r3, #16]
 8002376:	f003 0308 	and.w	r3, r3, #8
 800237a:	2b08      	cmp	r3, #8
 800237c:	d122      	bne.n	80023c4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	68db      	ldr	r3, [r3, #12]
 8002384:	f003 0308 	and.w	r3, r3, #8
 8002388:	2b08      	cmp	r3, #8
 800238a:	d11b      	bne.n	80023c4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f06f 0208 	mvn.w	r2, #8
 8002394:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2204      	movs	r2, #4
 800239a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	69db      	ldr	r3, [r3, #28]
 80023a2:	f003 0303 	and.w	r3, r3, #3
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d003      	beq.n	80023b2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023aa:	6878      	ldr	r0, [r7, #4]
 80023ac:	f000 f95d 	bl	800266a <HAL_TIM_IC_CaptureCallback>
 80023b0:	e005      	b.n	80023be <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023b2:	6878      	ldr	r0, [r7, #4]
 80023b4:	f000 f950 	bl	8002658 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023b8:	6878      	ldr	r0, [r7, #4]
 80023ba:	f000 f95f 	bl	800267c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2200      	movs	r2, #0
 80023c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	691b      	ldr	r3, [r3, #16]
 80023ca:	f003 0310 	and.w	r3, r3, #16
 80023ce:	2b10      	cmp	r3, #16
 80023d0:	d122      	bne.n	8002418 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	68db      	ldr	r3, [r3, #12]
 80023d8:	f003 0310 	and.w	r3, r3, #16
 80023dc:	2b10      	cmp	r3, #16
 80023de:	d11b      	bne.n	8002418 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f06f 0210 	mvn.w	r2, #16
 80023e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2208      	movs	r2, #8
 80023ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	69db      	ldr	r3, [r3, #28]
 80023f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d003      	beq.n	8002406 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023fe:	6878      	ldr	r0, [r7, #4]
 8002400:	f000 f933 	bl	800266a <HAL_TIM_IC_CaptureCallback>
 8002404:	e005      	b.n	8002412 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002406:	6878      	ldr	r0, [r7, #4]
 8002408:	f000 f926 	bl	8002658 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800240c:	6878      	ldr	r0, [r7, #4]
 800240e:	f000 f935 	bl	800267c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2200      	movs	r2, #0
 8002416:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	691b      	ldr	r3, [r3, #16]
 800241e:	f003 0301 	and.w	r3, r3, #1
 8002422:	2b01      	cmp	r3, #1
 8002424:	d10e      	bne.n	8002444 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	68db      	ldr	r3, [r3, #12]
 800242c:	f003 0301 	and.w	r3, r3, #1
 8002430:	2b01      	cmp	r3, #1
 8002432:	d107      	bne.n	8002444 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f06f 0201 	mvn.w	r2, #1
 800243c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800243e:	6878      	ldr	r0, [r7, #4]
 8002440:	f7fe fe08 	bl	8001054 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	691b      	ldr	r3, [r3, #16]
 800244a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800244e:	2b80      	cmp	r3, #128	; 0x80
 8002450:	d10e      	bne.n	8002470 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	68db      	ldr	r3, [r3, #12]
 8002458:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800245c:	2b80      	cmp	r3, #128	; 0x80
 800245e:	d107      	bne.n	8002470 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002468:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800246a:	6878      	ldr	r0, [r7, #4]
 800246c:	f000 fa67 	bl	800293e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	691b      	ldr	r3, [r3, #16]
 8002476:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800247a:	2b40      	cmp	r3, #64	; 0x40
 800247c:	d10e      	bne.n	800249c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002488:	2b40      	cmp	r3, #64	; 0x40
 800248a:	d107      	bne.n	800249c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002494:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002496:	6878      	ldr	r0, [r7, #4]
 8002498:	f000 f8f9 	bl	800268e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	691b      	ldr	r3, [r3, #16]
 80024a2:	f003 0320 	and.w	r3, r3, #32
 80024a6:	2b20      	cmp	r3, #32
 80024a8:	d10e      	bne.n	80024c8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	f003 0320 	and.w	r3, r3, #32
 80024b4:	2b20      	cmp	r3, #32
 80024b6:	d107      	bne.n	80024c8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f06f 0220 	mvn.w	r2, #32
 80024c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80024c2:	6878      	ldr	r0, [r7, #4]
 80024c4:	f000 fa32 	bl	800292c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80024c8:	bf00      	nop
 80024ca:	3708      	adds	r7, #8
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}

080024d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b084      	sub	sp, #16
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
 80024d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d101      	bne.n	80024e8 <HAL_TIM_ConfigClockSource+0x18>
 80024e4:	2302      	movs	r3, #2
 80024e6:	e0b3      	b.n	8002650 <HAL_TIM_ConfigClockSource+0x180>
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2201      	movs	r2, #1
 80024ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2202      	movs	r2, #2
 80024f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	689b      	ldr	r3, [r3, #8]
 80024fe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002506:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800250e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	68fa      	ldr	r2, [r7, #12]
 8002516:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002520:	d03e      	beq.n	80025a0 <HAL_TIM_ConfigClockSource+0xd0>
 8002522:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002526:	f200 8087 	bhi.w	8002638 <HAL_TIM_ConfigClockSource+0x168>
 800252a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800252e:	f000 8085 	beq.w	800263c <HAL_TIM_ConfigClockSource+0x16c>
 8002532:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002536:	d87f      	bhi.n	8002638 <HAL_TIM_ConfigClockSource+0x168>
 8002538:	2b70      	cmp	r3, #112	; 0x70
 800253a:	d01a      	beq.n	8002572 <HAL_TIM_ConfigClockSource+0xa2>
 800253c:	2b70      	cmp	r3, #112	; 0x70
 800253e:	d87b      	bhi.n	8002638 <HAL_TIM_ConfigClockSource+0x168>
 8002540:	2b60      	cmp	r3, #96	; 0x60
 8002542:	d050      	beq.n	80025e6 <HAL_TIM_ConfigClockSource+0x116>
 8002544:	2b60      	cmp	r3, #96	; 0x60
 8002546:	d877      	bhi.n	8002638 <HAL_TIM_ConfigClockSource+0x168>
 8002548:	2b50      	cmp	r3, #80	; 0x50
 800254a:	d03c      	beq.n	80025c6 <HAL_TIM_ConfigClockSource+0xf6>
 800254c:	2b50      	cmp	r3, #80	; 0x50
 800254e:	d873      	bhi.n	8002638 <HAL_TIM_ConfigClockSource+0x168>
 8002550:	2b40      	cmp	r3, #64	; 0x40
 8002552:	d058      	beq.n	8002606 <HAL_TIM_ConfigClockSource+0x136>
 8002554:	2b40      	cmp	r3, #64	; 0x40
 8002556:	d86f      	bhi.n	8002638 <HAL_TIM_ConfigClockSource+0x168>
 8002558:	2b30      	cmp	r3, #48	; 0x30
 800255a:	d064      	beq.n	8002626 <HAL_TIM_ConfigClockSource+0x156>
 800255c:	2b30      	cmp	r3, #48	; 0x30
 800255e:	d86b      	bhi.n	8002638 <HAL_TIM_ConfigClockSource+0x168>
 8002560:	2b20      	cmp	r3, #32
 8002562:	d060      	beq.n	8002626 <HAL_TIM_ConfigClockSource+0x156>
 8002564:	2b20      	cmp	r3, #32
 8002566:	d867      	bhi.n	8002638 <HAL_TIM_ConfigClockSource+0x168>
 8002568:	2b00      	cmp	r3, #0
 800256a:	d05c      	beq.n	8002626 <HAL_TIM_ConfigClockSource+0x156>
 800256c:	2b10      	cmp	r3, #16
 800256e:	d05a      	beq.n	8002626 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002570:	e062      	b.n	8002638 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6818      	ldr	r0, [r3, #0]
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	6899      	ldr	r1, [r3, #8]
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	685a      	ldr	r2, [r3, #4]
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	68db      	ldr	r3, [r3, #12]
 8002582:	f000 f95c 	bl	800283e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002594:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	68fa      	ldr	r2, [r7, #12]
 800259c:	609a      	str	r2, [r3, #8]
      break;
 800259e:	e04e      	b.n	800263e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6818      	ldr	r0, [r3, #0]
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	6899      	ldr	r1, [r3, #8]
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	685a      	ldr	r2, [r3, #4]
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	f000 f945 	bl	800283e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	689a      	ldr	r2, [r3, #8]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80025c2:	609a      	str	r2, [r3, #8]
      break;
 80025c4:	e03b      	b.n	800263e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6818      	ldr	r0, [r3, #0]
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	6859      	ldr	r1, [r3, #4]
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	68db      	ldr	r3, [r3, #12]
 80025d2:	461a      	mov	r2, r3
 80025d4:	f000 f8bc 	bl	8002750 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	2150      	movs	r1, #80	; 0x50
 80025de:	4618      	mov	r0, r3
 80025e0:	f000 f913 	bl	800280a <TIM_ITRx_SetConfig>
      break;
 80025e4:	e02b      	b.n	800263e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6818      	ldr	r0, [r3, #0]
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	6859      	ldr	r1, [r3, #4]
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	68db      	ldr	r3, [r3, #12]
 80025f2:	461a      	mov	r2, r3
 80025f4:	f000 f8da 	bl	80027ac <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	2160      	movs	r1, #96	; 0x60
 80025fe:	4618      	mov	r0, r3
 8002600:	f000 f903 	bl	800280a <TIM_ITRx_SetConfig>
      break;
 8002604:	e01b      	b.n	800263e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6818      	ldr	r0, [r3, #0]
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	6859      	ldr	r1, [r3, #4]
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	68db      	ldr	r3, [r3, #12]
 8002612:	461a      	mov	r2, r3
 8002614:	f000 f89c 	bl	8002750 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	2140      	movs	r1, #64	; 0x40
 800261e:	4618      	mov	r0, r3
 8002620:	f000 f8f3 	bl	800280a <TIM_ITRx_SetConfig>
      break;
 8002624:	e00b      	b.n	800263e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4619      	mov	r1, r3
 8002630:	4610      	mov	r0, r2
 8002632:	f000 f8ea 	bl	800280a <TIM_ITRx_SetConfig>
        break;
 8002636:	e002      	b.n	800263e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002638:	bf00      	nop
 800263a:	e000      	b.n	800263e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800263c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2201      	movs	r2, #1
 8002642:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2200      	movs	r2, #0
 800264a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800264e:	2300      	movs	r3, #0
}
 8002650:	4618      	mov	r0, r3
 8002652:	3710      	adds	r7, #16
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}

08002658 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002658:	b480      	push	{r7}
 800265a:	b083      	sub	sp, #12
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002660:	bf00      	nop
 8002662:	370c      	adds	r7, #12
 8002664:	46bd      	mov	sp, r7
 8002666:	bc80      	pop	{r7}
 8002668:	4770      	bx	lr

0800266a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800266a:	b480      	push	{r7}
 800266c:	b083      	sub	sp, #12
 800266e:	af00      	add	r7, sp, #0
 8002670:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002672:	bf00      	nop
 8002674:	370c      	adds	r7, #12
 8002676:	46bd      	mov	sp, r7
 8002678:	bc80      	pop	{r7}
 800267a:	4770      	bx	lr

0800267c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800267c:	b480      	push	{r7}
 800267e:	b083      	sub	sp, #12
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002684:	bf00      	nop
 8002686:	370c      	adds	r7, #12
 8002688:	46bd      	mov	sp, r7
 800268a:	bc80      	pop	{r7}
 800268c:	4770      	bx	lr

0800268e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800268e:	b480      	push	{r7}
 8002690:	b083      	sub	sp, #12
 8002692:	af00      	add	r7, sp, #0
 8002694:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002696:	bf00      	nop
 8002698:	370c      	adds	r7, #12
 800269a:	46bd      	mov	sp, r7
 800269c:	bc80      	pop	{r7}
 800269e:	4770      	bx	lr

080026a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b085      	sub	sp, #20
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
 80026a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	4a25      	ldr	r2, [pc, #148]	; (8002748 <TIM_Base_SetConfig+0xa8>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d007      	beq.n	80026c8 <TIM_Base_SetConfig+0x28>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026be:	d003      	beq.n	80026c8 <TIM_Base_SetConfig+0x28>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	4a22      	ldr	r2, [pc, #136]	; (800274c <TIM_Base_SetConfig+0xac>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d108      	bne.n	80026da <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	68fa      	ldr	r2, [r7, #12]
 80026d6:	4313      	orrs	r3, r2
 80026d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	4a1a      	ldr	r2, [pc, #104]	; (8002748 <TIM_Base_SetConfig+0xa8>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d007      	beq.n	80026f2 <TIM_Base_SetConfig+0x52>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026e8:	d003      	beq.n	80026f2 <TIM_Base_SetConfig+0x52>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	4a17      	ldr	r2, [pc, #92]	; (800274c <TIM_Base_SetConfig+0xac>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d108      	bne.n	8002704 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	68db      	ldr	r3, [r3, #12]
 80026fe:	68fa      	ldr	r2, [r7, #12]
 8002700:	4313      	orrs	r3, r2
 8002702:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	695b      	ldr	r3, [r3, #20]
 800270e:	4313      	orrs	r3, r2
 8002710:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	68fa      	ldr	r2, [r7, #12]
 8002716:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	689a      	ldr	r2, [r3, #8]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	681a      	ldr	r2, [r3, #0]
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	4a07      	ldr	r2, [pc, #28]	; (8002748 <TIM_Base_SetConfig+0xa8>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d103      	bne.n	8002738 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	691a      	ldr	r2, [r3, #16]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2201      	movs	r2, #1
 800273c:	615a      	str	r2, [r3, #20]
}
 800273e:	bf00      	nop
 8002740:	3714      	adds	r7, #20
 8002742:	46bd      	mov	sp, r7
 8002744:	bc80      	pop	{r7}
 8002746:	4770      	bx	lr
 8002748:	40012c00 	.word	0x40012c00
 800274c:	40000400 	.word	0x40000400

08002750 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002750:	b480      	push	{r7}
 8002752:	b087      	sub	sp, #28
 8002754:	af00      	add	r7, sp, #0
 8002756:	60f8      	str	r0, [r7, #12]
 8002758:	60b9      	str	r1, [r7, #8]
 800275a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	6a1b      	ldr	r3, [r3, #32]
 8002760:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	6a1b      	ldr	r3, [r3, #32]
 8002766:	f023 0201 	bic.w	r2, r3, #1
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	699b      	ldr	r3, [r3, #24]
 8002772:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002774:	693b      	ldr	r3, [r7, #16]
 8002776:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800277a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	011b      	lsls	r3, r3, #4
 8002780:	693a      	ldr	r2, [r7, #16]
 8002782:	4313      	orrs	r3, r2
 8002784:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	f023 030a 	bic.w	r3, r3, #10
 800278c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800278e:	697a      	ldr	r2, [r7, #20]
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	4313      	orrs	r3, r2
 8002794:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	693a      	ldr	r2, [r7, #16]
 800279a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	697a      	ldr	r2, [r7, #20]
 80027a0:	621a      	str	r2, [r3, #32]
}
 80027a2:	bf00      	nop
 80027a4:	371c      	adds	r7, #28
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bc80      	pop	{r7}
 80027aa:	4770      	bx	lr

080027ac <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b087      	sub	sp, #28
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	60f8      	str	r0, [r7, #12]
 80027b4:	60b9      	str	r1, [r7, #8]
 80027b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	6a1b      	ldr	r3, [r3, #32]
 80027bc:	f023 0210 	bic.w	r2, r3, #16
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	699b      	ldr	r3, [r3, #24]
 80027c8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	6a1b      	ldr	r3, [r3, #32]
 80027ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80027d6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	031b      	lsls	r3, r3, #12
 80027dc:	697a      	ldr	r2, [r7, #20]
 80027de:	4313      	orrs	r3, r2
 80027e0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80027e8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80027ea:	68bb      	ldr	r3, [r7, #8]
 80027ec:	011b      	lsls	r3, r3, #4
 80027ee:	693a      	ldr	r2, [r7, #16]
 80027f0:	4313      	orrs	r3, r2
 80027f2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	697a      	ldr	r2, [r7, #20]
 80027f8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	693a      	ldr	r2, [r7, #16]
 80027fe:	621a      	str	r2, [r3, #32]
}
 8002800:	bf00      	nop
 8002802:	371c      	adds	r7, #28
 8002804:	46bd      	mov	sp, r7
 8002806:	bc80      	pop	{r7}
 8002808:	4770      	bx	lr

0800280a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800280a:	b480      	push	{r7}
 800280c:	b085      	sub	sp, #20
 800280e:	af00      	add	r7, sp, #0
 8002810:	6078      	str	r0, [r7, #4]
 8002812:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002820:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002822:	683a      	ldr	r2, [r7, #0]
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	4313      	orrs	r3, r2
 8002828:	f043 0307 	orr.w	r3, r3, #7
 800282c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	68fa      	ldr	r2, [r7, #12]
 8002832:	609a      	str	r2, [r3, #8]
}
 8002834:	bf00      	nop
 8002836:	3714      	adds	r7, #20
 8002838:	46bd      	mov	sp, r7
 800283a:	bc80      	pop	{r7}
 800283c:	4770      	bx	lr

0800283e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800283e:	b480      	push	{r7}
 8002840:	b087      	sub	sp, #28
 8002842:	af00      	add	r7, sp, #0
 8002844:	60f8      	str	r0, [r7, #12]
 8002846:	60b9      	str	r1, [r7, #8]
 8002848:	607a      	str	r2, [r7, #4]
 800284a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002858:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	021a      	lsls	r2, r3, #8
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	431a      	orrs	r2, r3
 8002862:	68bb      	ldr	r3, [r7, #8]
 8002864:	4313      	orrs	r3, r2
 8002866:	697a      	ldr	r2, [r7, #20]
 8002868:	4313      	orrs	r3, r2
 800286a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	697a      	ldr	r2, [r7, #20]
 8002870:	609a      	str	r2, [r3, #8]
}
 8002872:	bf00      	nop
 8002874:	371c      	adds	r7, #28
 8002876:	46bd      	mov	sp, r7
 8002878:	bc80      	pop	{r7}
 800287a:	4770      	bx	lr

0800287c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800287c:	b480      	push	{r7}
 800287e:	b085      	sub	sp, #20
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
 8002884:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800288c:	2b01      	cmp	r3, #1
 800288e:	d101      	bne.n	8002894 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002890:	2302      	movs	r3, #2
 8002892:	e041      	b.n	8002918 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2201      	movs	r2, #1
 8002898:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2202      	movs	r2, #2
 80028a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	68fa      	ldr	r2, [r7, #12]
 80028c2:	4313      	orrs	r3, r2
 80028c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	68fa      	ldr	r2, [r7, #12]
 80028cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a14      	ldr	r2, [pc, #80]	; (8002924 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d009      	beq.n	80028ec <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028e0:	d004      	beq.n	80028ec <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a10      	ldr	r2, [pc, #64]	; (8002928 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d10c      	bne.n	8002906 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80028f2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	68ba      	ldr	r2, [r7, #8]
 80028fa:	4313      	orrs	r3, r2
 80028fc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	68ba      	ldr	r2, [r7, #8]
 8002904:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2201      	movs	r2, #1
 800290a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2200      	movs	r2, #0
 8002912:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002916:	2300      	movs	r3, #0
}
 8002918:	4618      	mov	r0, r3
 800291a:	3714      	adds	r7, #20
 800291c:	46bd      	mov	sp, r7
 800291e:	bc80      	pop	{r7}
 8002920:	4770      	bx	lr
 8002922:	bf00      	nop
 8002924:	40012c00 	.word	0x40012c00
 8002928:	40000400 	.word	0x40000400

0800292c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800292c:	b480      	push	{r7}
 800292e:	b083      	sub	sp, #12
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002934:	bf00      	nop
 8002936:	370c      	adds	r7, #12
 8002938:	46bd      	mov	sp, r7
 800293a:	bc80      	pop	{r7}
 800293c:	4770      	bx	lr

0800293e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800293e:	b480      	push	{r7}
 8002940:	b083      	sub	sp, #12
 8002942:	af00      	add	r7, sp, #0
 8002944:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002946:	bf00      	nop
 8002948:	370c      	adds	r7, #12
 800294a:	46bd      	mov	sp, r7
 800294c:	bc80      	pop	{r7}
 800294e:	4770      	bx	lr

08002950 <__libc_init_array>:
 8002950:	b570      	push	{r4, r5, r6, lr}
 8002952:	2600      	movs	r6, #0
 8002954:	4d0c      	ldr	r5, [pc, #48]	; (8002988 <__libc_init_array+0x38>)
 8002956:	4c0d      	ldr	r4, [pc, #52]	; (800298c <__libc_init_array+0x3c>)
 8002958:	1b64      	subs	r4, r4, r5
 800295a:	10a4      	asrs	r4, r4, #2
 800295c:	42a6      	cmp	r6, r4
 800295e:	d109      	bne.n	8002974 <__libc_init_array+0x24>
 8002960:	f000 f822 	bl	80029a8 <_init>
 8002964:	2600      	movs	r6, #0
 8002966:	4d0a      	ldr	r5, [pc, #40]	; (8002990 <__libc_init_array+0x40>)
 8002968:	4c0a      	ldr	r4, [pc, #40]	; (8002994 <__libc_init_array+0x44>)
 800296a:	1b64      	subs	r4, r4, r5
 800296c:	10a4      	asrs	r4, r4, #2
 800296e:	42a6      	cmp	r6, r4
 8002970:	d105      	bne.n	800297e <__libc_init_array+0x2e>
 8002972:	bd70      	pop	{r4, r5, r6, pc}
 8002974:	f855 3b04 	ldr.w	r3, [r5], #4
 8002978:	4798      	blx	r3
 800297a:	3601      	adds	r6, #1
 800297c:	e7ee      	b.n	800295c <__libc_init_array+0xc>
 800297e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002982:	4798      	blx	r3
 8002984:	3601      	adds	r6, #1
 8002986:	e7f2      	b.n	800296e <__libc_init_array+0x1e>
 8002988:	080029e0 	.word	0x080029e0
 800298c:	080029e0 	.word	0x080029e0
 8002990:	080029e0 	.word	0x080029e0
 8002994:	080029e4 	.word	0x080029e4

08002998 <memset>:
 8002998:	4603      	mov	r3, r0
 800299a:	4402      	add	r2, r0
 800299c:	4293      	cmp	r3, r2
 800299e:	d100      	bne.n	80029a2 <memset+0xa>
 80029a0:	4770      	bx	lr
 80029a2:	f803 1b01 	strb.w	r1, [r3], #1
 80029a6:	e7f9      	b.n	800299c <memset+0x4>

080029a8 <_init>:
 80029a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029aa:	bf00      	nop
 80029ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029ae:	bc08      	pop	{r3}
 80029b0:	469e      	mov	lr, r3
 80029b2:	4770      	bx	lr

080029b4 <_fini>:
 80029b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029b6:	bf00      	nop
 80029b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029ba:	bc08      	pop	{r3}
 80029bc:	469e      	mov	lr, r3
 80029be:	4770      	bx	lr
