# Random Assembly Program Generated using aapg
# Generated at: 2022-03-11 16:13 GMT
# Seed: 13863580155342831211

#include "templates.S"

#aapg version: 2.2.6

# Generated by user: Unknown
# Arguments:
#  priv-mode:
#    mode: m
#  general:
#    total_instructions: 10000
#    regs_not_use: x1,x2
#    custom_trap_handler: True
#    code_start_address: 2147483648
#    default_program_exit: True
#    delegation: 4095
#  isa-instruction-distribution:
#    rel_sys: 0
#    rel_sys.csr: 0
#    rel_rv32i.ctrl: 1
#    rel_rv32i.compute: 10
#    rel_rv32i.data: 10
#    rel_rv32i.fence: 10
#    rel_rv64i.compute: 10
#    rel_rv64i.data: 10
#    rel_rv32m: 5
#    rel_rv64m: 5
#    rel_rv32a: 0
#    rel_rv64a: 0
#    rel_rv32f: 0
#    rel_rv64f: 0
#    rel_rv32d: 0
#    rel_rv64d: 0
#    rel_rvc.ctrl: 1
#    rel_rvc.compute: 10
#    rel_rvc.sp: 10
#    rel_rvc.data: 10
#    rel_rvc.fdata: 0
#    rel_rv32c.compute: 10
#    rel_rv32c.ctrl: 1
#    rel_rv32c.fdata: 0
#    rel_rv64c.compute: 10
#    rel_rv64c.data: 10
#  float-rounding:
#    rne: 0
#    rtz: 0
#    rdn: 0
#    rup: 0
#    rmm: 0
#  branch-control:
#    backward-probability: 0.5
#    block-size: 7
#  recursion-options:
#    recursion-enable: False
#    recursion-depth: 10
#    recursion-calls: 5
#  access-sections:
#    begin_signature: 0x80091000,0x80095000,rw
#  csr-sections:
#    sections: 0x0100:0xdff, 0x325, 0x500:0xfff
#  user-functions:
#    func1: {0:"add x0,x0,x0"}
#  switch-priv-modes:
#    switch_modes: False
#    num_switches: 0
#  i-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  d-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  exception-generation:
#    ecause00: 0
#    ecause01: 0
#    ecause02: 0
#    ecause03: 0
#    ecause04: 0
#    ecause05: 0
#    ecause06: 0
#    ecause07: 0
#    ecause08: 0
#    ecause09: 0
#    ecause10: 0
#    ecause11: 0
#    ecause12: 0
#    ecause13: 0
#    ecause14: 0
#  data-hazards:
#    raw_prob: 0.5
#    war_prob: 0.5
#    waw_prob: 0.5
#    num_regs_lookbehind: 3
#  program-macro:
#    pre_program_macro: add x0,x0,x0
#    post_program_macro: add x0,x0,x0
#    pre_branch_macro: add x0,x0,x0
#    post_branch_macro: add x0,x0,x0
#    ecause00: random
#    ecause01: random
#    ecause02: random
#    ecause03: random
#    ecause04: random
#    ecause05: random
#    ecause06: random
#    ecause07: random
#    ecause08: random
#    ecause09: random
#    ecause10: random
#    ecause11: random
#    ecause12: random
#    ecause13: random
#    ecause14: random
#  self-checking:
#    rate: 100
#    test_pass_macro: la      sp, begin_signature; addi    sp, sp, 2*REGBYTES; li      t1, 0xfffff; SREG    t1, 0*REGBYTES(sp)
#    test_fail_macro: add x0,x0,x0

	.text
	.align		4
	.globl		main
	.type		main, @function
main:
				pre_program_macro             
				la                  t0, custom_trap_handler
				csrw                mtvec, t0 
				test_entry_macro              
				123:                          
				la                  sp, begin_signature
				li                  t1, 2848  
				add                 sp, sp, t1
i0000000000:	li                  x27, 10   
i0000000001:	fence.i                       
i0000000002:	fence                         
i0000000003:	lh                  s8, -854(sp)        
i0000000004:	srli                s10, s8, 40
i0000000005:	ld                  s9, -344(sp)        
i0000000006:	addi                s0, s0, -28
i0000000007:	ld                  s6, 648(sp)         
i0000000008:	addiw               s10, a1, 1582
i0000000009:	sw                  s0, 48(sp)          
i000000000a:	subw                a1, a1, s1
				la                  sp, begin_signature
				li                  t1, 14016 
				add                 sp, sp, t1
i000000000b:	lh                  s0, -1088(sp)       
				la                  sp, begin_signature
				li                  t1, 9224  
				add                 sp, sp, t1
i000000000c:	ld                  s1, 160(sp)         
i000000000d:	divu                a3, a1, s10
i000000000e:	addi                s1, sp, 48
i000000000f:	sd                  a2, 904(sp)         
i0000000010:	remuw               s5, s4, gp
i0000000011:	sd                  s10, 216(sp)        
i0000000012:	addw                a1, s1, s1
i0000000013:	andi                s1, s1, 12
i0000000014:	mulw                s0, a5, t6
i0000000015:	lhu                 a1, -1398(sp)       
i0000000016:	auipc               s6, 154813
i0000000017:	addi                sp, sp, -256
i0000000018:	addi                s1, sp, 468
i0000000019:	srai                a1, a1, 30
i000000001a:	srl                 s10, s0, s0
i000000001b:	addi                s0, sp, 344
				la                  sp, begin_signature
				li                  t1, 12064 
				add                 sp, sp, t1
i000000001c:	lw                  a5, 16(sp)          
i000000001d:	or                  a2, a2, s1
i000000001e:	sll                 a1, s0, s0
i000000001f:	lw                  s0, 0(sp)           
i0000000020:	remw                s1, s0, s1
i0000000021:	sd                  s7, 240(sp)         
i0000000022:	lw                  s0, 44(sp)          
i0000000023:	subw                s0, a1, s0
i0000000024:	sraw                s0, s0, s1
i0000000025:	slt                 s1, tp, a5
i0000000026:	lwu                 s0, 1384(sp)        
i0000000027:	srli                a2, a2, 7 
i0000000028:	srliw               a1, a1, 10
				li                  x31, 10   
				sd                  s1, 1984(sp)        
				fence.i                       
				rem                 tp, s1, s1
				fence                         
				add                 a6, a6, t2
				xori                a5, s10, -1110
				addi                s0, sp, 384
	
b0000000029:
				beq                 x27, x31, 1f        
				jal                 x10, i000000001b    
				1: li x27, 10                           
	
				div                 a6, s1, s1
				addi                s0, sp, 24
				sd                  s0, 56(sp)          
				fence.i                       
				fence.i                       
				sllw                t4, s5, s2
				addi                a4, sp, 156
				la                  sp, begin_signature
				li                  t1, 7592  
				add                 sp, sp, t1
i0000000029:	lwu                 s0, 820(sp)         
i000000002a:	addi                s1, sp, 304
i000000002b:	srai                a5, a5, 10
i000000002c:	addi                sp, sp, -64
i000000002d:	mulw                s0, s1, a1
i000000002e:	rem                 s0, t5, s2
i000000002f:	divw                a2, s10, zero
i0000000030:	srli                a4, a4, 5 
i0000000031:	remuw               a1, s7, a7
i0000000032:	addi                sp, sp, 256
i0000000033:	addi                s0, t1, 1325
i0000000034:	sra                 s1, t5, a7
i0000000035:	and                 a3, a3, a2
i0000000036:	lw                  a3, 88(sp)          
i0000000037:	lw                  a5, 40(sp)          
i0000000038:	fence.i                       
i0000000039:	sub                 s0, s0, s0
i000000003a:	ld                  s0, -1048(sp)       
i000000003b:	lw                  s1, 16(sp)          
i000000003c:	sltu                s1, t3, t4
i000000003d:	ld                  a1, 144(sp)         
i000000003e:	sra                 tp, s1, s1
i000000003f:	addiw               t5, s0, 995
i0000000040:	addi                sp, sp, -240
i0000000041:	mulhsu              s5, s1, s0
i0000000042:	addiw               s1, s1, -15
i0000000043:	lb                  a7, 310(sp)         
i0000000044:	fence.i                       
i0000000045:	mul                 a1, tp, s2
i0000000046:	add                 s0, a4, zero
i0000000047:	addi                s0, s0, -10
i0000000048:	addi                s1, sp, 220
i0000000049:	ld                  a1, 8(sp)           
i000000004a:	slti                s1, a1, -1904
i000000004b:	addi                s0, zero, 14
i000000004c:	fence                         
i000000004d:	fence                         
i000000004e:	addiw               s0, s0, 11
				la                  sp, begin_signature
				li                  t1, 6120  
				add                 sp, sp, t1
i000000004f:	lh                  s0, 1068(sp)        
i0000000050:	addiw               zero, s2, -554
				li                  x29, 10   
				la                  sp, begin_signature
				li                  t1, 9768  
				add                 sp, sp, t1
				ld                  zero, 1328(sp)      
				srli                a5, a5, 32
				divw                s2, gp, s7
				addi                s0, s1, 1666
				remw                s9, s0, s0
				addi                s0, sp, 476
				addiw               s1, s1, -3
	
b0000000051:
				beq                 x27, x29, 1f        
				jal                 x10, i0000000034    
				1: li x27, 10                           
	
				addw                a4, a4, s1
				divu                a6, tp, s8
				lw                  s0, -892(sp)        
				divw                a5, a5, s0
				addi                sp, sp, -80
				addi                a4, sp, 0 
				mulhsu              s2, s6, s8
i0000000051:	srli                a5, a5, 1 
i0000000052:	mulw                s0, a1, a1
i0000000053:	addiw               a2, a2, -29
i0000000054:	sw                  a3, 44(sp)          
i0000000055:	fence.i                       
i0000000056:	addi                sp, sp, 32
i0000000057:	sw                  a2, 56(sp)          
i0000000058:	fence                         
i0000000059:	fence                         
i000000005a:	sllw                s9, s1, a1
i000000005b:	addw                a3, a3, s0
i000000005c:	divuw               t2, s1, s1
i000000005d:	ld                  t5, -584(sp)        
i000000005e:	slli                a1, a1, 15
i000000005f:	sd                  s1, 720(sp)         
i0000000060:	sw                  s0, 112(sp)         
i0000000061:	ld                  a3, 56(sp)          
i0000000062:	addi                sp, sp, 112
i0000000063:	addi                s1, sp, 272
				la                  sp, begin_signature
				li                  t1, 9152  
				add                 sp, sp, t1
i0000000064:	lw                  a1, 60(sp)          
i0000000065:	mulh                a1, s0, s1
i0000000066:	sllw                s1, t2, s7
i0000000067:	addi                a3, sp, 396
i0000000068:	remu                a1, a7, s2
i0000000069:	srai                a1, a1, 8 
				la                  sp, begin_signature
				li                  t1, 11560 
				add                 sp, sp, t1
i000000006a:	lwu                 s1, 1368(sp)        
i000000006b:	mulh                s5, s1, s1
i000000006c:	lw                  t6, -1068(sp)       
i000000006d:	subw                a0, s5, t3
i000000006e:	ld                  a0, 104(sp)         
i000000006f:	srai                a1, a1, 15
i0000000070:	ori                 s3, a1, -826
i0000000071:	fence                         
i0000000072:	fence                         
i0000000073:	fence                         
i0000000074:	remu                s1, s6, t0
i0000000075:	ori                 a1, t5, 2034
				la                  sp, begin_signature
				li                  t1, 13048 
				add                 sp, sp, t1
i0000000076:	lw                  s1, 32(sp)          
i0000000077:	ori                 s7, t0, -179
i0000000078:	fence                         
				addi                a4, sp, 232
				sllw                s1, a5, a5
				fence                         
				fence                         
				remu                s6, tp, a7
				xor                 s1, s1, a4
				andi                s1, s1, 14
	
b0000000079:
				jal                 x1, i000000008b     
	
				addi                a5, sp, 472
				srai                a4, a4, 13
				xor                 s1, s1, a4
				lw                  a4, 40(sp)          
				addi                a4, sp, 512
				sh                  a5, -446(sp)        
				addi                sp, sp, -400
i0000000079:	fence.i                       
i000000007a:	mul                 a5, t6, a2
i000000007b:	srli                s1, s1, 21
i000000007c:	addi                a1, t0, -1067
i000000007d:	srli                a1, a1, 10
i000000007e:	or                  a1, a1, s1
i000000007f:	addi                a1, a1, -19
i0000000080:	srlw                s0, t2, t1
i0000000081:	fence.i                       
i0000000082:	srai                a5, a5, 10
i0000000083:	addi                s8, zero, -10
i0000000084:	addi                sp, sp, 80
i0000000085:	lwu                 a6, 416(sp)         
i0000000086:	fence                         
i0000000087:	div                 a5, s4, t2
i0000000088:	addi                sp, sp, -128
i0000000089:	sw                  a2, 56(sp)          
i000000008a:	addi                s0, sp, 452
i000000008b:	fence.i                       
i000000008c:	add                 s1, zero, s5
i000000008d:	mulw                s1, s3, s6
				la                  sp, begin_signature
				li                  t1, 14152 
				add                 sp, sp, t1
i000000008e:	lw                  t6, 1368(sp)        
i000000008f:	lwu                 t1, -1840(sp)       
i0000000090:	sd                  s0, 72(sp)          
i0000000091:	mul                 s8, s1, s1
i0000000092:	srlw                t1, a1, s0
i0000000093:	addw                s0, s0, s0
i0000000094:	srli                a5, a5, 16
i0000000095:	sllw                s5, s0, a1
i0000000096:	divu                t3, t1, s8
i0000000097:	addi                sp, sp, -384
i0000000098:	lw                  s2, 0(sp)           
i0000000099:	srli                s0, s0, 6 
i000000009a:	addiw               s0, s0, -1
i000000009b:	mulh                s0, s10, a3
i000000009c:	remu                s9, a4, a3
i000000009d:	addi                sp, sp, -304
i000000009e:	remu                a0, t4, t5
i000000009f:	div                 s0, a1, s0
i00000000a0:	addiw               a0, a0, 12
				li                  x17, 10   
				divuw               a5, s1, s1
				lw                  a4, 8(sp)           
				add                 s0, s0, s8
				sw                  s0, 12(sp)          
				sw                  a4, 8(sp)           
				addw                s1, s1, a5
				srai                s1, s1, 2 
	
b00000000a1:
				beq                 x27, x17, 1f        
				jal                 x1, i0000000097     
				1: li x27, 10                           
	
				srli                a5, a5, 15
				srai                a4, a4, 10
				srlw                s0, a5, s0
				mulw                s1, s8, zero
				sd                  s2, 224(sp)         
				divuw               s1, s9, zero
				ld                  s5, 104(sp)         
i00000000a1:	sd                  a2, 1064(sp)        
i00000000a2:	fence                         
i00000000a3:	mulw                s10, a5, a0
i00000000a4:	ld                  a1, 40(sp)          
i00000000a5:	srli                s0, s0, 6 
i00000000a6:	addi                a0, sp, 348
i00000000a7:	srai                a1, a1, 5 
i00000000a8:	lw                  a1, 12(sp)          
i00000000a9:	add                 t2, t2, t1
i00000000aa:	srai                a0, a0, 10
i00000000ab:	srl                 a1, a1, s1
i00000000ac:	lw                  a5, 28(sp)          
i00000000ad:	sw                  s0, -692(sp)        
i00000000ae:	mul                 s2, a6, s3
i00000000af:	lwu                 s1, 1208(sp)        
i00000000b0:	sd                  a1, 88(sp)          
i00000000b1:	srai                s1, s1, 11
i00000000b2:	lw                  a5, 60(sp)          
i00000000b3:	subw                a1, a1, a4
i00000000b4:	sd                  s9, 144(sp)         
i00000000b5:	srli                a1, a1, 6 
				la                  sp, begin_signature
				li                  t1, 2392  
				add                 sp, sp, t1
i00000000b6:	lwu                 tp, 1296(sp)        
i00000000b7:	xor                 t2, s0, a1
i00000000b8:	mulhu               s10, s0, s0
i00000000b9:	remu                a1, s0, s1
i00000000ba:	addi                sp, sp, -32
i00000000bb:	mulw                a1, a1, a1
i00000000bc:	sb                  s9, 282(sp)         
i00000000bd:	divw                s0, s0, s1
i00000000be:	sra                 s0, tp, s4
i00000000bf:	remw                s1, t2, t4
i00000000c0:	srliw               s10, s1, 16
i00000000c1:	lui                 s0, 8     
i00000000c2:	addw                a0, a0, s1
i00000000c3:	ld                  a0, 40(sp)          
i00000000c4:	srli                a1, a1, 15
i00000000c5:	srli                s0, s0, 9 
				la                  sp, begin_signature
				li                  t1, 8312  
				add                 sp, sp, t1
i00000000c6:	sw                  a3, 60(sp)          
				la                  sp, begin_signature
				li                  t1, 3168  
				add                 sp, sp, t1
i00000000c7:	sd                  s0, -1344(sp)       
i00000000c8:	fence                         
				li                  x18, 10   
				la                  sp, begin_signature
				li                  t1, 5776  
				add                 sp, sp, t1
				la                  sp, begin_signature
				li                  t1, 2112  
				add                 sp, sp, t1
				slli                s7, s0, 10
				lbu                 a7, -1627(sp)       
				lwu                 s0, 1984(sp)        
				sll                 s8, s0, a5
				slli                s0, s0, 10
				andi                s0, a5, -1964
				sw                  a4, 32(sp)          
	
b00000000c9:
				beq                 x27, x18, 1f        
				jal                 x0, i00000000ac     
				1: li x27, 10                           
	
				srai                a4, a4, 11
				divu                t3, s8, s4
				srliw               a7, a6, 8 
				srai                s1, s1, 6 
				sh                  s7, 1886(sp)        
				fence                         
				srai                zero, t6, 49
i00000000c9:	andi                a5, a5, -19
				la                  sp, begin_signature
				li                  t1, 11072 
				add                 sp, sp, t1
i00000000ca:	ld                  a5, 32(sp)          
i00000000cb:	addi                sp, sp, -496
i00000000cc:	subw                a1, s0, s0
i00000000cd:	sllw                s3, a1, a1
i00000000ce:	mulhsu              t3, a3, s4
i00000000cf:	sraw                a1, s1, s0
i00000000d0:	divu                tp, gp, s8
i00000000d1:	mulhu               s0, s1, a1
i00000000d2:	add                 a1, s0, s0
				la                  sp, begin_signature
				li                  t1, 3256  
				add                 sp, sp, t1
i00000000d3:	lw                  a4, 12(sp)          
i00000000d4:	sllw                s1, s7, s7
i00000000d5:	add                 a1, zero, s9
i00000000d6:	sub                 a0, a0, a2
i00000000d7:	remuw               s10, s1, a1
i00000000d8:	srli                a5, a5, 4 
i00000000d9:	slli                a1, a1, 32
i00000000da:	mul                 s1, a1, a1
				la                  sp, begin_signature
				li                  t1, 2520  
				add                 sp, sp, t1
i00000000db:	lhu                 s8, -1646(sp)       
i00000000dc:	sd                  a1, 40(sp)          
i00000000dd:	srai                a4, a4, 7 
i00000000de:	addi                a2, sp, 132
i00000000df:	fence.i                       
i00000000e0:	fence.i                       
i00000000e1:	fence                         
i00000000e2:	srai                a1, a1, 7 
i00000000e3:	srli                s0, s0, 8 
i00000000e4:	srai                s1, s1, 7 
				la                  sp, begin_signature
				li                  t1, 4576  
				add                 sp, sp, t1
i00000000e5:	ld                  a0, 112(sp)         
i00000000e6:	lbu                 t5, 1986(sp)        
i00000000e7:	xor                 gp, a2, s4
				la                  sp, begin_signature
				li                  t1, 6616  
				add                 sp, sp, t1
i00000000e8:	lw                  s0, -1484(sp)       
i00000000e9:	fence.i                       
i00000000ea:	fence                         
i00000000eb:	sd                  a1, 72(sp)          
i00000000ec:	srai                a1, a1, 1 
i00000000ed:	sub                 s0, s0, a2
i00000000ee:	divu                s0, a7, s3
i00000000ef:	addi                a1, sp, 24
i00000000f0:	ld                  a1, 64(sp)          
				li                  x20, 9    
				li                  x27, 10   
				lw                  s0, 20(sp)          
				sd                  s6, 256(sp)         
				lw                  s0, 48(sp)          
				srli                s1, s1, 5 
				remu                s0, t6, s6
				fence.i                       
				addi                s0, sp, 4 
	
b00000000f1:
				pre_branch_macro                        
				bge                 x20, x27, i000000010e
				post_branch_macro                       
	
				fence                         
				divw                a7, s0, s1
				fence.i                       
				remw                zero, a5, a5
				ori                 s2, s7, 810
				sd                  t6, 104(sp)         
				sllw                s0, a5, a5
				li                  x27, 10   
i00000000f1:	ori                 a0, s10, 1077
i00000000f2:	mul                 s0, a1, a1
i00000000f3:	subw                s0, t0, a4
i00000000f4:	addi                s1, sp, 164
i00000000f5:	sraiw               a2, a2, 0 
				la                  sp, begin_signature
				li                  t1, 11712 
				add                 sp, sp, t1
i00000000f6:	lbu                 a1, 2015(sp)        
i00000000f7:	addi                a0, t5, 731
i00000000f8:	mulw                s9, s1, s1
i00000000f9:	srliw               a2, a1, 22
i00000000fa:	sd                  a1, 112(sp)         
i00000000fb:	sd                  a0, 104(sp)         
				la                  sp, begin_signature
				li                  t1, 5136  
				add                 sp, sp, t1
i00000000fc:	ld                  a5, 88(sp)          
i00000000fd:	sraiw               s5, t1, 11
i00000000fe:	divw                a1, a1, s1
i00000000ff:	addiw               t4, t0, -1475
i0000000100:	add                 s5, s3, s5
				la                  sp, begin_signature
				li                  t1, 13728 
				add                 sp, sp, t1
i0000000101:	sw                  a4, 20(sp)          
i0000000102:	addiw               a5, a5, -16
i0000000103:	srli                a1, a1, 21
i0000000104:	sd                  gp, 208(sp)         
i0000000105:	divu                a1, s10, t2
				la                  sp, begin_signature
				li                  t1, 4480  
				add                 sp, sp, t1
i0000000106:	ld                  a7, -1920(sp)       
i0000000107:	sd                  a1, 104(sp)         
i0000000108:	slliw               s0, s1, 28
i0000000109:	sd                  t0, 312(sp)         
i000000010a:	addi                a1, sp, 324
i000000010b:	srlw                a0, s0, a1
i000000010c:	andi                a5, a5, -16
i000000010d:	slli                s1, s1, 13
i000000010e:	fence                         
				la                  sp, begin_signature
				li                  t1, 7688  
				add                 sp, sp, t1
i000000010f:	sw                  a4, 48(sp)          
i0000000110:	sh                  t3, -1118(sp)       
i0000000111:	ld                  a0, 120(sp)         
i0000000112:	sw                  t1, 116(sp)         
i0000000113:	remuw               a5, a4, t0
i0000000114:	sd                  a0, 1888(sp)        
i0000000115:	fence                         
i0000000116:	xor                 s0, s0, a5
i0000000117:	srli                a3, a3, 12
i0000000118:	addw                a0, a0, s1
				li                  x21, 12   
				addi                x27, x27, 1
				remw                t6, s10, s6
				sw                  a4, 24(sp)          
				addiw               s1, t4, 1607
				srai                s1, s1, 8 
				addi                a5, a5, -32
				fence                         
				lwu                 s1, 1192(sp)        
	
b0000000119:
				beq                 x27, x21, 1f        
				jal                 x1, i0000000108     
				1: li x27, 10                           
	
				lb                  s1, 912(sp)         
				addi                a4, zero, -6
				addw                a5, a5, a5
				lbu                 a5, -2023(sp)       
				fence                         
				mulhu               s0, s1, s1
				slli                s0, a6, 24
i0000000119:	and                 s1, s1, a0
i000000011a:	fence.i                       
i000000011b:	sw                  s0, 92(sp)          
i000000011c:	addi                a0, sp, 44
i000000011d:	subw                a5, a5, a0
i000000011e:	srliw               a1, s8, 13
i000000011f:	remw                s1, t6, zero
				la                  sp, begin_signature
				li                  t1, 3616  
				add                 sp, sp, t1
i0000000120:	lwu                 a1, -1908(sp)       
i0000000121:	addi                a1, sp, 188
i0000000122:	fence.i                       
i0000000123:	fence.i                       
i0000000124:	srai                a4, a4, 6 
i0000000125:	ld                  a1, -952(sp)        
				la                  sp, begin_signature
				li                  t1, 13272 
				add                 sp, sp, t1
i0000000126:	lw                  s3, 88(sp)          
i0000000127:	sd                  a1, 48(sp)          
				la                  sp, begin_signature
				li                  t1, 7880  
				add                 sp, sp, t1
i0000000128:	sd                  a1, 24(sp)          
i0000000129:	sw                  a1, 124(sp)         
				la                  sp, begin_signature
				li                  t1, 12728 
				add                 sp, sp, t1
i000000012a:	lhu                 s0, -1054(sp)       
i000000012b:	fence.i                       
i000000012c:	lw                  s0, 124(sp)         
				la                  sp, begin_signature
				li                  t1, 2832  
				add                 sp, sp, t1
i000000012d:	lbu                 s1, -818(sp)        
i000000012e:	lhu                 t5, 1232(sp)        
i000000012f:	sd                  s4, 80(sp)          
i0000000130:	ld                  zero, 120(sp)       
i0000000131:	sd                  s0, 1024(sp)        
i0000000132:	fence.i                       
i0000000133:	divw                s0, t0, t2
i0000000134:	auipc               a7, 98827 
i0000000135:	fsrmi               x0, 1     
i0000000136:	ld                  a1, 24(sp)          
i0000000137:	addi                a3, sp, 20
i0000000138:	sd                  s8, 1056(sp)        
i0000000139:	remw                a1, s4, s8
i000000013a:	or                  a2, a2, s1
i000000013b:	lw                  s0, 4(sp)           
i000000013c:	ld                  a4, 8(sp)           
i000000013d:	srai                a1, a1, 1 
i000000013e:	addw                a3, a3, a0
