INFO: [VRFC 10-2263] Analyzing Verilog file "/home/Xilinx/Vivado/2018.1/bin/SR/SR.srcs/sources_1/new/SR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/Xilinx/Vivado/2018.1/bin/SR/SR.srcs/sim_1/new/SR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/Xilinx/Vivado/2018.1/bin/SR/SR.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
