# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ALU.srcs/sources_1/new/ChechEqua2.vhd" \
"../../../../ALU.srcs/sources_1/new/ChechEqua4.vhd" \
"../../../../ALU.srcs/sources_1/new/ChechEqua8.vhd" \
"../../../../ALU.srcs/sources_1/new/ChechEqual.vhd" \
"../../../../ALU.srcs/sources_1/new/ChechEqual32.vhd" \
"../../../../ALU.srcs/sources_1/new/ChechEqual6.vhd" \
"../../../../ALU.srcs/sources_1/new/EqualGate.vhd" \

# Do not sort compile order
nosort
