m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_pro/18.1
vaction_ram
Z0 !s110 1605502231
!i10b 1
!s100 D8VPYJC[IdheThS>ka]P]1
Ia[a=d5M`>MRXDdW;4_A:>3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dZ:/VLSI_verilog/vlsi-tic-tac-toe
w1605502188
8Z:/VLSI_verilog/vlsi-tic-tac-toe/action_ram.v
FZ:/VLSI_verilog/vlsi-tic-tac-toe/action_ram.v
L0 4
Z3 OP;L;10.4a;61
r1
!s85 0
31
Z4 !s108 1605502231.000000
!s107 Z:/VLSI_verilog/vlsi-tic-tac-toe/action_ram.v|
!s90 -reportprogress|300|-work|work|-stats=none|Z:/VLSI_verilog/vlsi-tic-tac-toe/action_ram.v|
!s101 -O0
!i113 1
Z5 o-work work -O0
vaction_ram_tb
R0
!i10b 1
!s100 Gh[>?Q3``b?GdBAlg><kP3
IfTkLdl9><kYW[EN8z=14]2
R1
R2
w1605502222
8Z:/VLSI_verilog/vlsi-tic-tac-toe/action_ram_tb.v
FZ:/VLSI_verilog/vlsi-tic-tac-toe/action_ram_tb.v
L0 4
R3
r1
!s85 0
31
R4
!s107 Z:/VLSI_verilog/vlsi-tic-tac-toe/action_ram_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|Z:/VLSI_verilog/vlsi-tic-tac-toe/action_ram_tb.v|
!s101 -O0
!i113 1
R5
