
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.10-p002_1, built Fri Apr 19 15:18:11 PDT 2019
Options:	-no_gui -files par_main.tcl 
Date:		Sat Nov  2 17:04:03 2019
Host:		M66-080-2 (x86_64 w/Linux 3.13.0-170-generic) (4cores*4cpus*Intel(R) Core(TM) i5-4690S CPU @ 3.20GHz 6144KB)
OS:		Unsupported OS as /etc does not have release info

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_8067_M66-080-2_asludds_zxyVlT.

The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.

**INFO:  MMMC transition support version v31-84 

[INFO] Loading PVS 16.15 fill procedures
**WARN: Tk package not loaded. The PVS fill DRC monitor is disabled.
Sourcing file "par_main.tcl" ...
'read_activity_file' finished successfully.
#% Begin Load MMMC data ... (date=11/02 17:04:15, mem=415.9M)
#% End Load MMMC data ... (date=11/02 17:04:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=416.1M, current mem=416.1M)

Loading LEF file /mit/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef ...
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 

Loading LEF file /mit/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.

Loading LEF file /mit/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef ...
**WARN: (IMPLF-58):	MACRO 'DFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-61):	16 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sat Nov  2 17:04:15 2019
viaInitial ends at Sat Nov  2 17:04:15 2019

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from par_mmmc.tcl
Reading libs_wc timing library '/afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXL' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXL' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXL' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXL' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX1' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX1' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX2' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
Read 489 cells in library 'slow_vdd1v2' 
Reading libs_bc timing library '/afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
Read 489 cells in library 'fast_vdd1v2' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=19.3M, fe_cpu=0.18min, fe_real=0.22min, fe_mem=548.1M) ***
#% Begin Load netlist data ... (date=11/02 17:04:16, mem=437.5M)
*** Begin netlist parsing (mem=548.1M) ***
Created 489 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../../../build/rc-synth/current/synthesized.v'

*** Memory Usage v#1 (Current mem = 548.129M, initial mem = 239.383M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=548.1M) ***
#% End Load netlist data ... (date=11/02 17:04:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=447.3M, current mem=447.3M)
Set top cell to mpadd256_full.
Hooked 978 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell mpadd256_full ...
*** Netlist is unique.
** info: there are 1073 modules.
** info: there are 1140 stdCell insts.

*** Memory Usage v#1 (Current mem = 573.555M, initial mem = 239.383M) ***
Creating directory checkNetlist.
############################################################################
# Innovus Netlist Design Rule Check
# Sat Nov  2 17:04:16 2019

############################################################################
Design: mpadd256_full

------ Design Summary:
Total Standard Cell Number   (cells) : 1140
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 7191.23
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 1140
Number of Non-uniquified Insts : 1135
Number of Nets                 : 1911
Average number of Pins per Net : 3.21
Maximum number of Pins in Net  : 771

------ I/O Port summary

Number of Primary I/O Ports    : 774
Number of Input Ports          : 516
Number of Output Ports         : 258
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 774
**WARN: (IMPREPO-202):	There are 774 Ports connected to core instances.

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 0
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 0
Number of High Fanout nets (>50)               : 1
**WARN: (IMPREPO-227):	There are 1 High Fanout nets (>50).
Report saved in file checkNetlist/mpadd256_full.main.htm.ascii.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/mit/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
Generating auto layer map file.
Completed (cpu: 0:00:03.6 real: 0:00:04.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: av_wc
    RC-Corner Name        : typ_rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/mit/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
 
 Analysis View: av_bc
    RC-Corner Name        : typ_rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/mit/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file 'par.sdc' ...
Current (total cpu=0:00:14.7, real=0:00:17.0, peak res=663.1M, current mem=663.1M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=680.2M, current mem=680.2M)
Current (total cpu=0:00:14.7, real=0:00:17.0, peak res=680.2M, current mem=680.2M)
Total number of combinational cells: 327
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-155            6  ViaRule only supports routing/cut layer,...
WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
*** Message Summary: 68 warning(s), 0 error(s)

##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
Adjusting core size to PlacementGrid : width :102 height : 100.89
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
#% Begin addRing (date=11/02 17:04:20, mem=702.0M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 816.4M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal9 |        4       |       NA       |
|  Via9  |        8       |        0       |
| Metal10|        4       |       NA       |
+--------+----------------+----------------+
innovus 1> #% End addRing (date=11/02 17:04:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=703.7M, current mem=703.3M)
**WARN: (IMPDB-2074):	Escape fterm name for cell (mpadd256_full) from (VSS!) to (\VSS! ).
**WARN: (IMPDB-2074):	Escape fterm name for cell (mpadd256_full) from (VDD!) to (\VDD! ).
#% Begin addStripe (date=11/02 17:04:20, mem=703.4M)

Initialize fgc environment(mem: 816.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 816.4M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 816.4M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 816.4M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 816.4M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 4.100000 7.340000 110.300003 7.340000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
Stripe generation is complete.
vias are now being generated.
addStripe created 9 wires.
ViaGen created 18 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via9  |       18       |        0       |
| Metal10|        9       |       NA       |
+--------+----------------+----------------+
innovus 1> #% End addStripe (date=11/02 17:04:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=704.1M, current mem=704.1M)
#% Begin addStripe (date=11/02 17:04:20, mem=704.1M)

Initialize fgc environment(mem: 816.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 816.4M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 816.4M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 816.4M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 816.4M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  -trim_antenna_max_distance  0.00
Stripe generation is complete.
vias are now being generated.
addStripe created 10 wires.
ViaGen created 65 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal9 |       10       |       NA       |
|  Via9  |       65       |        0       |
+--------+----------------+----------------+
innovus 1> #% End addStripe (date=11/02 17:04:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=704.1M, current mem=704.1M)
#% Begin sroute (date=11/02 17:04:20, mem=704.1M)
*** Begin SPECIAL ROUTE on Sat Nov  2 17:04:20 2019 ***
SPECIAL ROUTE ran on directory: /afs/athena.mit.edu/user/a/s/asludds/6374/pset5/mp_add/build/enc-par/build-2019-11-02_17-04
SPECIAL ROUTE ran on machine: M66-080-2 (Linux 3.13.0-170-generic x86_64 3.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1670.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 583 macros, 10 used
Read in 10 components
  10 core components: 10 unplaced, 0 placed, 0 fixed
Read in 2 physical pins
  2 physical pins: 0 unplaced, 0 placed, 2 fixed
Read in 774 logical pins
Read in 774 nets
Read in 2 special nets, 2 routed
Read in 2 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VSS.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 120
  Number of Followpin connections: 60
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1676.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 2 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 180 wires.
ViaGen created 3360 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       180      |       NA       |
|  Via1  |       420      |        0       |
|  Via2  |       420      |        0       |
|  Via3  |       420      |        0       |
|  Via4  |       420      |        0       |
|  Via5  |       420      |        0       |
|  Via6  |       420      |        0       |
|  Via7  |       420      |        0       |
|  Via8  |       420      |        0       |
+--------+----------------+----------------+
innovus 1> #% End sroute (date=11/02 17:04:20, total cpu=0:00:00.4, real=0:00:00.0, peak res=731.0M, current mem=715.8M)
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_place_io_pins true
**INFO: user set opt options

#optDebug: fT-E <X 2 3 1 0>
-place_design_floorplan_mode false         # bool, default=false
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=883.465 CPU=0:00:00.1 REAL=0:00:00.0) 

*summary: 108 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.7) ***

Inside New SAV Test Harness

Power view not specified thru set_power_analysis_mode. TestHarness NO-OP
**INFO: No dynamic/leakage power view specified, setting up the setup view "av_wc" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    1.08V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: mpadd256_full
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
    0.00V	    VSS
    1.08V	    VDD
clk_input(10MHz) CK: assigning clock clk_input to net CLK
Parsing VCD file mpadd.vcd

Starting Reading VCD variables
2019-Nov-02 17:04:22 (2019-Nov-02 21:04:22 GMT)
2019-Nov-02 17:04:22 (2019-Nov-02 21:04:22 GMT): 10%
2019-Nov-02 17:04:22 (2019-Nov-02 21:04:22 GMT): 20%
2019-Nov-02 17:04:22 (2019-Nov-02 21:04:22 GMT): 30%
2019-Nov-02 17:04:22 (2019-Nov-02 21:04:22 GMT): 40%
2019-Nov-02 17:04:22 (2019-Nov-02 21:04:22 GMT): 50%
2019-Nov-02 17:04:22 (2019-Nov-02 21:04:22 GMT): 60%
2019-Nov-02 17:04:22 (2019-Nov-02 21:04:22 GMT): 70%
2019-Nov-02 17:04:22 (2019-Nov-02 21:04:22 GMT): 80%

Finished Reading VCD variables
2019-Nov-02 17:04:22 (2019-Nov-02 21:04:22 GMT)
   With this vcd command,  788997 value changes and 0.000400201 second
simulation time were counted for power consumption calculation.

  Filename (activity)                    : mpadd.vcd
  Names in file that matched to design   : 1543/1543
  Annotation coverage for this file
   (Unique nets matched/Total nets)       : 1543/1804 = 85.5322%


  Total annotation coverage for all files of type VCD: 1543/1804 = 85.5322%
  Percent of VCD annotated nets with zero toggles: 0/1804 = 0%


Starting Levelizing
2019-Nov-02 17:04:22 (2019-Nov-02 21:04:22 GMT)
2019-Nov-02 17:04:22 (2019-Nov-02 21:04:22 GMT): 10%
2019-Nov-02 17:04:22 (2019-Nov-02 21:04:22 GMT): 20%
2019-Nov-02 17:04:22 (2019-Nov-02 21:04:22 GMT): 30%
2019-Nov-02 17:04:22 (2019-Nov-02 21:04:22 GMT): 40%
2019-Nov-02 17:04:22 (2019-Nov-02 21:04:22 GMT): 50%
2019-Nov-02 17:04:22 (2019-Nov-02 21:04:22 GMT): 60%
2019-Nov-02 17:04:22 (2019-Nov-02 21:04:22 GMT): 70%
2019-Nov-02 17:04:22 (2019-Nov-02 21:04:22 GMT): 80%
2019-Nov-02 17:04:22 (2019-Nov-02 21:04:22 GMT): 90%

Finished Levelizing
2019-Nov-02 17:04:22 (2019-Nov-02 21:04:22 GMT)

Starting Activity Propagation
2019-Nov-02 17:04:22 (2019-Nov-02 21:04:22 GMT)

Finished Activity Propagation
2019-Nov-02 17:04:22 (2019-Nov-02 21:04:22 GMT)

Activity annotation summary:
        Primary Inputs : 516/516 = 100%
          Flop outputs : 770/770 = 100%
  Memory/Macro outputs : 0/0 = 0%
      Tristate outputs : 0/0 = 0%
            Total Nets : 1543/1804 = 85.5322%

Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 1028 (57.0%) nets
3		: 770 (42.7%) nets
4     -	14	: 3 (0.2%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 1 (0.1%) nets
320   -	639	: 1 (0.1%) nets
640   -	1279	: 1 (0.1%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=1033 (0 fixed + 1033 movable) #buf cell=0 #inv cell=2 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1804 #term=5920 #term/net=3.28, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=774
stdCell: 1033 single + 0 double + 0 multi
Total standard cell length = 4.1596 (mm), area = 0.0071 (mm^2)
Average module density = 0.694.
Density for the design = 0.694.
       = stdcell_area 20798 sites (7113 um^2) / alloc_area 29960 sites (10246 um^2).
Pin Density = 0.1967.
            = total # of pins 5920 / total area 30090.
=== lastAutoLevel = 7 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.255e-10 (1.20e-10 5.58e-12)
              Est.  stn bbox = 1.263e-10 (1.21e-10 5.58e-12)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 917.4M
Iteration  2: Total net bbox = 1.255e-10 (1.20e-10 5.58e-12)
              Est.  stn bbox = 1.263e-10 (1.21e-10 5.58e-12)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 917.4M
*** Finished SKP initialization (cpu=0:00:00.9, real=0:00:01.0)***
Iteration  3: Total net bbox = 4.353e+02 (2.34e+02 2.01e+02)
              Est.  stn bbox = 5.038e+02 (2.69e+02 2.35e+02)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 948.7M
Iteration  4: Total net bbox = 1.237e+03 (6.60e+02 5.77e+02)
              Est.  stn bbox = 2.614e+03 (1.36e+03 1.25e+03)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 951.1M
Iteration  5: Total net bbox = 1.237e+03 (6.60e+02 5.77e+02)
              Est.  stn bbox = 2.614e+03 (1.36e+03 1.25e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 951.1M
Iteration  6: Total net bbox = 2.239e+03 (1.10e+03 1.14e+03)
              Est.  stn bbox = 3.827e+03 (1.89e+03 1.94e+03)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 949.1M
Iteration  7: Total net bbox = 3.001e+03 (1.53e+03 1.47e+03)
              Est.  stn bbox = 4.602e+03 (2.33e+03 2.27e+03)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 949.1M
Iteration  8: Total net bbox = 3.667e+03 (1.46e+03 2.21e+03)
              Est.  stn bbox = 5.269e+03 (2.26e+03 3.01e+03)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 949.1M
Iteration  9: Total net bbox = 3.683e+03 (1.06e+03 2.62e+03)
              Est.  stn bbox = 5.288e+03 (1.85e+03 3.43e+03)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 949.1M

Iteration 10: Total net bbox = 2.629e+04 (1.34e+04 1.29e+04)
              Est.  stn bbox = 2.792e+04 (1.42e+04 1.37e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 949.1M
Iteration 11: Total net bbox = 2.629e+04 (1.34e+04 1.29e+04)
              Est.  stn bbox = 2.792e+04 (1.42e+04 1.37e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 949.1M
Iteration 12: Total net bbox = 2.629e+04 (1.34e+04 1.29e+04)
              Est.  stn bbox = 2.792e+04 (1.42e+04 1.37e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 949.1M
Finished Global Placement (cpu=0:00:03.5, real=0:00:05.0, mem=949.1M)
0 delay mode for cte disabled.
Info: 0 clock gating cells identified, 0 (on average) moved 0/2
net ignore based on current view = 0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:21.1 mem=949.1M) ***
Total net bbox length = 2.758e+04 (1.451e+04 1.307e+04) (ext = 2.019e+04)
Move report: Detail placement moves 1033 insts, mean move: 1.32 um, max move: 6.27 um
	Max move on inst (b_reg[17]): (90.75, 50.82) --> (95.80, 49.59)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 949.1MB
Summary Report:
Instances move: 1033 (out of 1033 movable)
Instances flipped: 0
Mean displacement: 1.32 um
Max displacement: 6.27 um (Instance: b_reg[17]) (90.755, 50.8195) -> (95.8, 49.59)
	Length: 22 sites, height: 1 rows, site name: CoreSite, cell type: SDFFQX1
Total net bbox length = 2.783e+04 (1.481e+04 1.302e+04) (ext = 2.008e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 949.1MB
*** Finished refinePlace (0:00:21.2 mem=949.1M) ***
*** Finished Initial Placement (cpu=0:00:03.9, real=0:00:05.0, mem=949.0M) ***
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_wc
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6509
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1804  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1804 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1804 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.013362e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 949.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 5146
[NR-eGR] Metal2  (2V) length: 9.628660e+03um, number of vias: 7380
[NR-eGR] Metal3  (3H) length: 1.085000e+04um, number of vias: 799
[NR-eGR] Metal4  (4V) length: 3.524400e+03um, number of vias: 452
[NR-eGR] Metal5  (5H) length: 3.078860e+03um, number of vias: 337
[NR-eGR] Metal6  (6V) length: 2.146825e+03um, number of vias: 249
[NR-eGR] Metal7  (7H) length: 1.895730e+03um, number of vias: 146
[NR-eGR] Metal8  (8V) length: 1.173330e+03um, number of vias: 117
[NR-eGR] Metal9  (9H) length: 1.040000e+01um, number of vias: 45
[NR-eGR] Metal10 (10V) length: 4.885000e+00um, number of vias: 31
[NR-eGR] Metal11 (11H) length: 6.841000e+01um, number of vias: 0
[NR-eGR] Total length: 3.238150e+04um, number of vias: 14702
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.175040e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.03 seconds, mem = 949.0M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:00.0)***
***** Total cpu  0:0:6
***** Total real time  0:0:6
**placeDesign ... cpu = 0: 0: 6, real = 0: 0: 6, mem = 949.0M **
innovus 1> **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 813.3M, totSessionCpu=0:00:22 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 821.6M, totSessionCpu=0:00:22 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 971.02 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6509
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1804  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1804 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1804 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.037302e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 5146
[NR-eGR] Metal2  (2V) length: 9.769720e+03um, number of vias: 7361
[NR-eGR] Metal3  (3H) length: 1.098570e+04um, number of vias: 820
[NR-eGR] Metal4  (4V) length: 3.559605e+03um, number of vias: 447
[NR-eGR] Metal5  (5H) length: 3.073560e+03um, number of vias: 333
[NR-eGR] Metal6  (6V) length: 2.071340e+03um, number of vias: 251
[NR-eGR] Metal7  (7H) length: 1.902860e+03um, number of vias: 146
[NR-eGR] Metal8  (8V) length: 1.171240e+03um, number of vias: 117
[NR-eGR] Metal9  (9H) length: 1.050000e+01um, number of vias: 45
[NR-eGR] Metal10 (10V) length: 5.075000e+00um, number of vias: 31
[NR-eGR] Metal11 (11H) length: 6.841000e+01um, number of vias: 0
[NR-eGR] Total length: 3.261801e+04um, number of vias: 14697
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.264730e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 971.02 MB )
Extraction called for design 'mpadd256_full' of instances=1033 and nets=1806 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mpadd256_full.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 971.023M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: mpadd256_full
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=979.93)
Total number of fetched objects 1804
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1062.38 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1044.84 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:23.5 mem=1044.8M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 73.255  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2566   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.110   |      2 (2)       |
|   max_tran     |     2 (771)      |   -4.868   |     2 (771)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.119%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 861.4M, totSessionCpu=0:00:24 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1001.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1001.8M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:23.8/0:00:26.3 (0.9), mem = 1001.8M
    0.00V	    VSS
    1.08V	    VDD
Parsing VCD file mpadd.vcd

Starting Reading VCD variables
2019-Nov-02 17:04:30 (2019-Nov-02 21:04:30 GMT)
2019-Nov-02 17:04:30 (2019-Nov-02 21:04:30 GMT): 10%
2019-Nov-02 17:04:30 (2019-Nov-02 21:04:30 GMT): 20%
2019-Nov-02 17:04:30 (2019-Nov-02 21:04:30 GMT): 30%
2019-Nov-02 17:04:30 (2019-Nov-02 21:04:30 GMT): 40%
2019-Nov-02 17:04:30 (2019-Nov-02 21:04:30 GMT): 50%
2019-Nov-02 17:04:30 (2019-Nov-02 21:04:30 GMT): 60%
2019-Nov-02 17:04:30 (2019-Nov-02 21:04:30 GMT): 70%
2019-Nov-02 17:04:30 (2019-Nov-02 21:04:30 GMT): 80%

Finished Reading VCD variables
2019-Nov-02 17:04:30 (2019-Nov-02 21:04:30 GMT)
   With this vcd command,  788997 value changes and 0.000400201 second
simulation time were counted for power consumption calculation.
  1543 nets have been defined in perivous VCD file(s).
  The transition density and duty cycle have been overriden with current
file.
  These nets are listed in the log file eps.logv.

  Filename (activity)                    : mpadd.vcd
  Names in file that matched to design   : 1543/1543
  Annotation coverage for this file
   (Unique nets matched/Total nets)       : 1543/1804 = 85.5322%


  Total annotation coverage for all files of type VCD: 1543/1804 = 85.5322%
  Percent of VCD annotated nets with zero toggles: 0/1804 = 0%


Starting Activity Propagation
2019-Nov-02 17:04:30 (2019-Nov-02 21:04:30 GMT)

Finished Activity Propagation
2019-Nov-02 17:04:30 (2019-Nov-02 21:04:30 GMT)

Activity annotation summary:
        Primary Inputs : 516/516 = 100%
          Flop outputs : 770/770 = 100%
  Memory/Macro outputs : 0/0 = 0%
      Tristate outputs : 0/0 = 0%
            Total Nets : 1543/1804 = 85.5322%


Footprint cell information for calculating maxBufDist
*info: There are 13 candidate Buffer cells
*info: There are 14 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:00:25.3/0:00:27.7 (0.9), mem = 1230.5M
Begin: GigaOpt high fanout net optimization
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 0.98 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:25.3/0:00:27.8 (0.9), mem = 1145.5M
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    69.12%|        -|   0.000|   0.000|   0:00:00.0| 1164.6M|
|    69.36%|        8|   0.000|   0.000|   0:00:00.0| 1214.7M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1214.7M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
*** DrvOpt [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:00:26.7/0:00:29.2 (0.9), mem = 1195.6M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:26.7/0:00:29.2 (0.9), mem = 1195.6M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2|   290|    -0.34|     0|     0|     0.00|     0|     0|     0|     0|    73.25|     0.00|       0|       0|       0|  69.36|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    73.25|     0.00|       4|       0|       2|  69.46| 0:00:00.0|  1233.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    73.25|     0.00|       0|       0|       0|  69.46| 0:00:00.0|  1233.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1233.8M) ***

*** DrvOpt [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:00:27.7/0:00:30.2 (0.9), mem = 1214.7M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1017.6M, totSessionCpu=0:00:28 **

Active setup views:
 av_wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:27.7/0:00:30.2 (0.9), mem = 1161.7M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+-----------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|    End Point    |
+--------+--------+----------+------------+--------+----------+---------+-----------------+
|   0.000|   0.000|    69.46%|   0:00:00.0| 1182.8M|     av_wc|       NA| NA              |
+--------+--------+----------+------------+--------+----------+---------+-----------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1182.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1182.8M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:00:30.9/0:00:33.4 (0.9), mem = 1163.7M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 1 clock net  excluded from IPO operation.

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_wc
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6509
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1816  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1816 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1816 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.041235e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1160.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
Iteration  5: Total net bbox = 2.268e+04 (1.06e+04 1.20e+04)
              Est.  stn bbox = 2.506e+04 (1.18e+04 1.32e+04)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 1152.0M
Iteration  6: Total net bbox = 2.307e+04 (1.09e+04 1.22e+04)
              Est.  stn bbox = 2.541e+04 (1.20e+04 1.34e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1152.0M
Iteration  7: Total net bbox = 2.374e+04 (1.12e+04 1.25e+04)
              Est.  stn bbox = 2.610e+04 (1.24e+04 1.37e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1152.0M
Iteration  8: Total net bbox = 2.516e+04 (1.21e+04 1.31e+04)
              Est.  stn bbox = 2.752e+04 (1.32e+04 1.43e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 1152.0M
Iteration  9: Total net bbox = 2.472e+04 (1.18e+04 1.30e+04)
              Est.  stn bbox = 2.708e+04 (1.29e+04 1.41e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1152.0M
Move report: Timing Driven Placement moves 1045 insts, mean move: 4.72 um, max move: 23.78 um
	Max move on inst (FE_OFC7_n_104): (95.20, 63.27) --> (86.54, 78.39)

Finished Incremental Placement (cpu=0:00:02.2, real=0:00:02.0, mem=1151.9M)
*** Starting refinePlace (0:00:33.5 mem=1152.0M) ***
Total net bbox length = 2.745e+04 (1.427e+04 1.318e+04) (ext = 1.819e+04)
Move report: Detail placement moves 1045 insts, mean move: 0.96 um, max move: 6.27 um
	Max move on inst (add_23_22_g6237__8757): (40.42, 102.58) --> (45.00, 100.89)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1155.1MB
Summary Report:
Instances move: 1045 (out of 1045 movable)
Instances flipped: 0
Mean displacement: 0.96 um
Max displacement: 6.27 um (Instance: add_23_22_g6237__8757) (40.4155, 102.579) -> (45, 100.89)
	Length: 15 sites, height: 1 rows, site name: CoreSite, cell type: ADDFX1
Total net bbox length = 2.767e+04 (1.429e+04 1.338e+04) (ext = 1.838e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1155.1MB
*** Finished refinePlace (0:00:33.5 mem=1155.1M) ***
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6509
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1816  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1816 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1816 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.084498e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1155.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 2 ===
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 5170
[NR-eGR] Metal2  (2V) length: 1.102343e+04um, number of vias: 7931
[NR-eGR] Metal3  (3H) length: 1.226022e+04um, number of vias: 775
[NR-eGR] Metal4  (4V) length: 3.335700e+03um, number of vias: 427
[NR-eGR] Metal5  (5H) length: 2.709050e+03um, number of vias: 320
[NR-eGR] Metal6  (6V) length: 1.307600e+03um, number of vias: 228
[NR-eGR] Metal7  (7H) length: 1.416790e+03um, number of vias: 146
[NR-eGR] Metal8  (8V) length: 8.066150e+02um, number of vias: 111
[NR-eGR] Metal9  (9H) length: 3.640000e+01um, number of vias: 45
[NR-eGR] Metal10 (10V) length: 8.550000e+00um, number of vias: 31
[NR-eGR] Metal11 (11H) length: 5.090000e+01um, number of vias: 0
[NR-eGR] Total length: 3.295525e+04um, number of vias: 15184
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.424520e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.04 seconds, mem = 1150.1M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:02.5, real=0:00:03.0)***
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1150.0M)
Extraction called for design 'mpadd256_full' of instances=1045 and nets=1818 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mpadd256_full.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1149.973M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 974.5M, totSessionCpu=0:00:34 **
#################################################################################
# Design Stage: PreRoute
# Design Name: mpadd256_full
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1141.99)
Total number of fetched objects 1816
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1205.89 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1205.89 CPU=0:00:00.4 REAL=0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:35.0/0:00:37.5 (0.9), mem = 1225.1M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.46
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    69.46%|        -|   0.000|   0.000|   0:00:00.0| 1225.1M|
|    69.46%|        0|   0.000|   0.000|   0:00:00.0| 1225.1M|
|    69.46%|        0|   0.000|   0.000|   0:00:00.0| 1225.1M|
|    69.38%|       12|   0.000|   0.000|   0:00:01.0| 1233.1M|
|    69.37%|        1|   0.000|   0.000|   0:00:00.0| 1233.1M|
|    69.37%|        0|   0.000|   0.000|   0:00:00.0| 1233.1M|
|    69.37%|        0|   0.000|   0.000|   0:00:00.0| 1233.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.37
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:02.0) **
*** Starting refinePlace (0:00:35.6 mem=1233.1M) ***
Total net bbox length = 2.767e+04 (1.429e+04 1.338e+04) (ext = 1.838e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1233.1MB
Summary Report:
Instances move: 0 (out of 1045 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.767e+04 (1.429e+04 1.338e+04) (ext = 1.838e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1233.1MB
*** Finished refinePlace (0:00:35.6 mem=1233.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1233.1M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1233.1M) ***
*** AreaOpt [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:35.7/0:00:38.2 (0.9), mem = 1233.1M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=1171.00M, totSessionCpu=0:00:36).

Active setup views:
 av_wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'mpadd256_full' of instances=1045 and nets=1818 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mpadd256_full.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1150.801M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6509
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1816  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1816 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1816 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.085353e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1154.82 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: mpadd256_full
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1144.82)
Total number of fetched objects 1816
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1199.71 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1199.71 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:36.4 mem=1199.7M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:15, real = 0:00:14, mem = 1021.7M, totSessionCpu=0:00:36 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 73.188  | 73.188  | 99.131  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2566   |  1026   |  1540   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.372%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1020.2M, totSessionCpu=0:00:37 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:00:22, real = 0:00:24, mem = 1069.6M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 4 warning(s), 0 error(s)

Begin checking placement ... (start mem=1069.6M, init mem=1069.7M)
*info: Placed = 1045          
*info: Unplaced = 0           
Placement Density:69.37%(7139/10291)
Placement Density (including fixed std cells):69.37%(7139/10291)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1069.6M)
Options: No distance constraint, Max Fan-out = 20.
INFO: Total Number of Tie Cells (TIEHI) placed: 0  
INFO: Total Number of Tie Cells (TIELO) placed: 0  
Creating clock tree spec for modes (timing configs): sys_con
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk_input...
  clock_tree clk_input contains 770 sinks and 0 clock gates.
  Extraction for clk_input complete.
Extracting original clock gating for clk_input done.
The skew group clk_input/sys_con was created. It contains 770 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
#% Begin ccopt_design (date=11/02 17:04:45, mem=894.3M)
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1050.4M, init mem=1050.5M)
*info: Placed = 1045          
*info: Unplaced = 0           
Placement Density:69.37%(7139/10291)
Placement Density (including fixed std cells):69.37%(7139/10291)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1050.4M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one key
inverter_cells is set for at least one key
route_type is set for at least one key
source_driver is set for at least one key
target_max_trans is set for at least one key
target_skew is set for at least one key
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Rebuilding timing graph...
Rebuilding timing graph done.
Clock tree balancer configuration for clock_tree clk_input:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_driver: INVX1/A INVX1/Y (default: )
For power domain auto-default:
  Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
  Inverters:   {CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 10290.780um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner typ_rc_wc:setup, late and power domain auto-default:
  Slew time target (leaf):    0.100ns
  Slew time target (trunk):   0.100ns
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.070ns
  Buffer max distance: 741.754um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=741.754um, saturatedSlew=0.084ns, speed=6622.803um per ns, cellArea=11.066um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=607.273um, saturatedSlew=0.083ns, speed=8228.631um per ns, cellArea=10.700um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=769.286um, saturatedSlew=0.084ns, speed=3362.264um per ns, cellArea=19.561um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=770.000um, saturatedSlew=0.084ns, speed=3365.385um per ns, cellArea=17.766um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
Clock tree balancer configuration for skew_group clk_input/sys_con:
  Sources:                     pin CLK
  Total number of sinks:       770
  Delay constrained sinks:     770
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner typ_rc_wc:setup.late:
  Skew target:                 0.070ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_input: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_input: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_input: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk_input/sys_con with 770 clock sinks

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------------------
Layer              Via Cell      Res.     Cap.     RC       Top of Stack
Range                            (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------------------
Metal1-Metal2      M2_M1_VH      6.600    0.011    0.072    false
Metal2-Metal3      M3_M2_HV      6.600    0.010    0.063    false
Metal3-Metal4      M4_M3_VH      6.600    0.010    0.064    false
Metal4-Metal5      M5_M4_HV      6.600    0.010    0.063    false
Metal5-Metal6      M6_M5_VH      6.600    0.010    0.064    false
Metal6-Metal7      M7_M6_HV      6.600    0.010    0.065    false
Metal7-Metal8      M8_M7_VH      6.600    0.010    0.066    false
Metal8-Metal9      M9_M8_HV      0.280    0.029    0.008    false
Metal9-Metal10     M10_M9_VH     0.280    0.104    0.029    false
Metal10-Metal11    M11_M10_HV    0.060    0.052    0.003    false
------------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.3)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
Innovus will update I/O latencies
External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:01.3 real=0:00:01.3)
CCOpt::Phase::Initialization done. (took cpu=0:00:01.3 real=0:00:01.3)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Found 0 pin insertion delay advances (0 of 770 clock tree sinks)
Found 0 pin insertion delay delays (0 of 770 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6509
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1816  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1816 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1816 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.085353e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 5170
[NR-eGR] Metal2  (2V) length: 1.105210e+04um, number of vias: 7919
[NR-eGR] Metal3  (3H) length: 1.218862e+04um, number of vias: 791
[NR-eGR] Metal4  (4V) length: 3.329760e+03um, number of vias: 428
[NR-eGR] Metal5  (5H) length: 2.692350e+03um, number of vias: 322
[NR-eGR] Metal6  (6V) length: 1.309430e+03um, number of vias: 228
[NR-eGR] Metal7  (7H) length: 1.523590e+03um, number of vias: 142
[NR-eGR] Metal8  (8V) length: 8.064250e+02um, number of vias: 111
[NR-eGR] Metal9  (9H) length: 3.610000e+01um, number of vias: 45
[NR-eGR] Metal10 (10V) length: 6.175000e+00um, number of vias: 31
[NR-eGR] Metal11 (11H) length: 1.210000e+01um, number of vias: 0
[NR-eGR] Total length: 3.295665e+04um, number of vias: 15187
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.425945e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1056.34 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one key
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
inverter_cells is set for at least one key
route_type is set for at least one key
source_driver is set for at least one key
target_max_trans is set for at least one key
target_skew is set for at least one key
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Rebuilding timing graph...
Rebuilding timing graph done.
Clock tree balancer configuration for clock_tree clk_input:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_driver: INVX1/A INVX1/Y (default: )
For power domain auto-default:
  Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
  Inverters:   {CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 10290.780um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner typ_rc_wc:setup, late and power domain auto-default:
  Slew time target (leaf):    0.100ns
  Slew time target (trunk):   0.100ns
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.070ns
  Buffer max distance: 741.754um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=741.754um, saturatedSlew=0.084ns, speed=6622.803um per ns, cellArea=11.066um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=607.273um, saturatedSlew=0.083ns, speed=8228.631um per ns, cellArea=10.700um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=769.286um, saturatedSlew=0.084ns, speed=3362.264um per ns, cellArea=19.561um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=770.000um, saturatedSlew=0.084ns, speed=3365.385um per ns, cellArea=17.766um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
Clock tree balancer configuration for skew_group clk_input/sys_con:
  Sources:                     pin CLK
  Total number of sinks:       770
  Delay constrained sinks:     770
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner typ_rc_wc:setup.late:
  Skew target:                 0.070ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_input: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_input: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_input: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk_input/sys_con with 770 clock sinks

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------------------
Layer              Via Cell      Res.     Cap.     RC       Top of Stack
Range                            (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------------------
Metal1-Metal2      M2_M1_VH      6.600    0.011    0.072    false
Metal2-Metal3      M3_M2_HV      6.600    0.010    0.063    false
Metal3-Metal4      M4_M3_VH      6.600    0.010    0.064    false
Metal4-Metal5      M5_M4_HV      6.600    0.010    0.063    false
Metal5-Metal6      M6_M5_VH      6.600    0.010    0.064    false
Metal6-Metal7      M7_M6_HV      6.600    0.010    0.065    false
Metal7-Metal8      M8_M7_VH      6.600    0.010    0.066    false
Metal8-Metal9      M9_M8_HV      0.280    0.029    0.008    false
Metal9-Metal10     M10_M9_VH     0.280    0.104    0.029    false
Metal10-Metal11    M11_M10_HV    0.060    0.052    0.003    false
------------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.1)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.2 real=0:00:01.2)
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
Synthesizing clock trees...
  Preparing To Balance...
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk_input...
      Rebuilding timing graph...
      Rebuilding timing graph done.
      Clock tree timing engine global stage delay update for typ_rc_wc:setup.late...
      Clock tree timing engine global stage delay update for typ_rc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clustering clock_tree clk_input done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=72.504um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=72.504um^2
      hp wire lengths  : top=0.000um, trunk=116.760um, leaf=576.245um, total=693.005um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX20: 8 CLKBUFX16: 1 
    Bottom-up phase done. (took cpu=0:00:00.4 real=0:00:00.4)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
*** Starting refinePlace (0:00:40.9 mem=1094.6M) ***
Total net bbox length = 2.820e+04 (1.457e+04 1.363e+04) (ext = 1.840e+04)
Move report: Detail placement moves 17 insts, mean move: 2.22 um, max move: 5.13 um
	Max move on inst (add_23_22_g6309__4296): (25.40, 58.14) --> (25.40, 63.27)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1094.6MB
Summary Report:
Instances move: 17 (out of 1054 movable)
Instances flipped: 0
Mean displacement: 2.22 um
Max displacement: 5.13 um (Instance: add_23_22_g6309__4296) (25.4, 58.14) -> (25.4, 63.27)
	Length: 15 sites, height: 1 rows, site name: CoreSite, cell type: ADDFX1
Total net bbox length = 2.822e+04 (1.458e+04 1.364e+04) (ext = 1.840e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1094.6MB
*** Finished refinePlace (0:00:41.0 mem=1094.6M) ***
    Moved 10, flipped 5 and cell swapped 0 of 779 clock instance(s) during refinement.
    The largest move was 4.82 microns for b_reg[115].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for typ_rc_wc:setup.late...
    Rebuilding timing graph...
    Rebuilding timing graph done.
    Clock tree timing engine global stage delay update for typ_rc_wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    ----------------------------------
    Movement (um)      Number of cells
    ----------------------------------
    [3.42,3.4542)             1
    [3.4542,3.4884)           0
    [3.4884,3.5226)           0
    [3.5226,3.5568)           0
    [3.5568,3.591)            0
    [3.591,3.6252)            0
    [3.6252,3.6594)           0
    [3.6594,3.6936)           0
    [3.6936,3.7278)           0
    [3.7278,3.762)            0
    ----------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    --------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired             Achieved            Node
                     location            location            
    --------------------------------------------------------------------------------------------------------------------------------------------------------------
        3.42         (24.000,58.140)     (24.000,54.720)     ccl_a clock buffer, uid:A5803 (a lib_cell CLKBUFX20) at (24.000,54.720), in power domain auto-default
        0            (50.105,59.185)     (50.105,59.185)     ccl_a clock buffer, uid:A5801 (a lib_cell CLKBUFX20) at (48.400,58.140), in power domain auto-default
        0            (25.705,59.185)     (25.705,59.185)     ccl_a clock buffer, uid:A57ff (a lib_cell CLKBUFX20) at (24.000,58.140), in power domain auto-default
        0            (81.305,59.185)     (81.305,59.185)     ccl_a clock buffer, uid:A57fe (a lib_cell CLKBUFX20) at (79.600,58.140), in power domain auto-default
        0            (48.905,42.085)     (48.905,42.085)     ccl_a clock buffer, uid:A57fd (a lib_cell CLKBUFX20) at (47.200,41.040), in power domain auto-default
        0            (25.705,38.665)     (25.705,38.665)     ccl_a clock buffer, uid:A57fc (a lib_cell CLKBUFX20) at (24.000,37.620), in power domain auto-default
        0            (77.082,100.073)    (77.082,100.073)    ccl_a clock buffer, uid:A5800 (a lib_cell CLKBUFX16) at (75.600,99.180), in power domain auto-default
        0            (79.305,42.085)     (79.305,42.085)     ccl_a clock buffer, uid:A57fb (a lib_cell CLKBUFX20) at (77.600,41.040), in power domain auto-default
        0            (25.705,79.705)     (25.705,79.705)     ccl_a clock buffer, uid:A57fa (a lib_cell CLKBUFX20) at (24.000,78.660), in power domain auto-default
        0            (25.705,55.765)     (25.705,55.765)     ccl_a clock buffer, uid:A5803 (a lib_cell CLKBUFX20) at (24.000,54.720), in power domain auto-default
    --------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock DAG stats after 'Clustering':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=72.504um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=72.504um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.013pF, leaf=0.178pF, total=0.191pF
      wire lengths     : top=0.000um, trunk=202.170um, leaf=2352.678um, total=2554.848um
      hp wire lengths  : top=0.000um, trunk=117.160um, leaf=576.245um, total=693.405um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.100ns count=2 avg=0.050ns sd=0.018ns min=0.037ns max=0.062ns {1 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.050ns sd=0.002ns min=0.049ns max=0.055ns {8 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX20: 8 CLKBUFX16: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group clk_input/sys_con: insertion delay [min=0.153, max=0.155, avg=0.154, sd=0.001], skew [0.002 vs 0.070], 100% {0.153, 0.155} (wid=0.003 ws=0.002) (gid=0.152 gs=0.001)
    Skew group summary after 'Clustering':
      skew_group clk_input/sys_con: insertion delay [min=0.153, max=0.155, avg=0.154, sd=0.001], skew [0.002 vs 0.070], 100% {0.153, 0.155} (wid=0.003 ws=0.002) (gid=0.152 gs=0.001)
    Legalizer API calls during this step: 147 succeeded with high effort: 147 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.8 real=0:00:00.8)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        10 (unrouted=10, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1817 (unrouted=2, trialRouted=1815, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 10 nets for routing of which 10 have one or more fixed wires.
(ccopt eGR): Start to route 10 all nets
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 12863
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1825  numIgnoredNets=1815
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 10 clock nets ( 10 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.443590e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 4 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 4 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.555090e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 4 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 4 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.670010e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 4 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 4 net(s) in layer range [3, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.784930e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 4 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 4 net(s) in layer range [3, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 6.899850e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 7.440210e+03um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 5188
[NR-eGR] Metal2  (2V) length: 1.061901e+04um, number of vias: 7613
[NR-eGR] Metal3  (3H) length: 1.222242e+04um, number of vias: 1070
[NR-eGR] Metal4  (4V) length: 3.937425e+03um, number of vias: 440
[NR-eGR] Metal5  (5H) length: 2.695350e+03um, number of vias: 322
[NR-eGR] Metal6  (6V) length: 1.309430e+03um, number of vias: 228
[NR-eGR] Metal7  (7H) length: 1.523590e+03um, number of vias: 142
[NR-eGR] Metal8  (8V) length: 8.064250e+02um, number of vias: 111
[NR-eGR] Metal9  (9H) length: 3.610000e+01um, number of vias: 45
[NR-eGR] Metal10 (10V) length: 6.175000e+00um, number of vias: 31
[NR-eGR] Metal11 (11H) length: 1.210000e+01um, number of vias: 0
[NR-eGR] Total length: 3.316803e+04um, number of vias: 15190
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.637315e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 788
[NR-eGR] Metal2  (2V) length: 1.097050e+03um, number of vias: 973
[NR-eGR] Metal3  (3H) length: 9.277000e+02um, number of vias: 289
[NR-eGR] Metal4  (4V) length: 6.095650e+02um, number of vias: 12
[NR-eGR] Metal5  (5H) length: 3.000000e+00um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.637315e+03um, number of vias: 2062
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.637315e+03um, number of vias: 2062
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1052.50 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_8067_M66-080-2_asludds_zxyVlT/.rgfHB8b78
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR only done.
Net route status summary:
  Clock:        10 (unrouted=0, trialRouted=0, noStatus=0, routed=10, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1817 (unrouted=2, trialRouted=1815, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congestion repair ...
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6509
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 10  Num Prerouted Wires = 2434
[NR-eGR] Read numTotalNets=1825  numIgnoredNets=10
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 1815 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1815 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.867841e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1052.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 5188
[NR-eGR] Metal2  (2V) length: 9.622965e+03um, number of vias: 7589
[NR-eGR] Metal3  (3H) length: 1.202931e+04um, number of vias: 1152
[NR-eGR] Metal4  (4V) length: 4.724600e+03um, number of vias: 471
[NR-eGR] Metal5  (5H) length: 2.798930e+03um, number of vias: 315
[NR-eGR] Metal6  (6V) length: 1.508050e+03um, number of vias: 229
[NR-eGR] Metal7  (7H) length: 1.627480e+03um, number of vias: 142
[NR-eGR] Metal8  (8V) length: 8.030050e+02um, number of vias: 111
[NR-eGR] Metal9  (9H) length: 3.510000e+01um, number of vias: 45
[NR-eGR] Metal10 (10V) length: 6.080000e+00um, number of vias: 31
[NR-eGR] Metal11 (11H) length: 1.150000e+01um, number of vias: 0
[NR-eGR] Total length: 3.316702e+04um, number of vias: 15273
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.03 seconds, mem = 1052.5M
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.3 real=0:00:00.3)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'mpadd256_full' of instances=1054 and nets=1827 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mpadd256_full.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1052.617M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for typ_rc_wc:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for typ_rc_wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
    cell areas       : b=72.504um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=72.504um^2
    cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
    sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.013pF, leaf=0.179pF, total=0.192pF
    wire lengths     : top=0.000um, trunk=202.170um, leaf=2352.678um, total=2554.848um
    hp wire lengths  : top=0.000um, trunk=117.160um, leaf=576.245um, total=693.405um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.100ns count=2 avg=0.050ns sd=0.018ns min=0.037ns max=0.062ns {1 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=8 avg=0.051ns sd=0.002ns min=0.049ns max=0.055ns {8 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX20: 8 CLKBUFX16: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk_input/sys_con: insertion delay [min=0.153, max=0.155, avg=0.154, sd=0.001], skew [0.002 vs 0.070], 100% {0.153, 0.155} (wid=0.003 ws=0.002) (gid=0.152 gs=0.001)
  Skew group summary after clustering cong repair call:
    skew_group clk_input/sys_con: insertion delay [min=0.153, max=0.155, avg=0.154, sd=0.001], skew [0.002 vs 0.070], 100% {0.153, 0.155} (wid=0.003 ws=0.002) (gid=0.152 gs=0.001)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.5 real=0:00:00.5)
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Stage::Clustering done. (took cpu=0:00:01.2 real=0:00:01.2)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=72.504um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=72.504um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.013pF, leaf=0.179pF, total=0.192pF
      wire lengths     : top=0.000um, trunk=202.170um, leaf=2352.678um, total=2554.848um
      hp wire lengths  : top=0.000um, trunk=117.160um, leaf=576.245um, total=693.405um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.100ns count=2 avg=0.050ns sd=0.018ns min=0.037ns max=0.062ns {1 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.051ns sd=0.002ns min=0.049ns max=0.055ns {8 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX20: 8 CLKBUFX16: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk_input/sys_con: insertion delay [min=0.153, max=0.155]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk_input/sys_con: insertion delay [min=0.153, max=0.155]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=72.504um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=72.504um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.013pF, leaf=0.179pF, total=0.192pF
      wire lengths     : top=0.000um, trunk=202.170um, leaf=2352.678um, total=2554.848um
      hp wire lengths  : top=0.000um, trunk=117.160um, leaf=576.245um, total=693.405um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.100ns count=2 avg=0.050ns sd=0.018ns min=0.037ns max=0.062ns {1 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.051ns sd=0.002ns min=0.049ns max=0.055ns {8 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX20: 8 CLKBUFX16: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk_input/sys_con: insertion delay [min=0.153, max=0.155, avg=0.154, sd=0.001], skew [0.002 vs 0.070], 100% {0.153, 0.155} (wid=0.003 ws=0.002) (gid=0.152 gs=0.001)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk_input/sys_con: insertion delay [min=0.153, max=0.155, avg=0.154, sd=0.001], skew [0.002 vs 0.070], 100% {0.153, 0.155} (wid=0.003 ws=0.002) (gid=0.152 gs=0.001)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=72.504um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=72.504um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.013pF, leaf=0.179pF, total=0.192pF
      wire lengths     : top=0.000um, trunk=202.170um, leaf=2352.678um, total=2554.848um
      hp wire lengths  : top=0.000um, trunk=117.160um, leaf=576.245um, total=693.405um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.100ns count=2 avg=0.050ns sd=0.018ns min=0.037ns max=0.062ns {1 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.051ns sd=0.002ns min=0.049ns max=0.055ns {8 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX20: 8 CLKBUFX16: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk_input/sys_con: insertion delay [min=0.153, max=0.155]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk_input/sys_con: insertion delay [min=0.153, max=0.155]
    Legalizer API calls during this step: 51 succeeded with high effort: 51 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.6 real=0:00:00.6)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=72.504um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=72.504um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.013pF, leaf=0.179pF, total=0.192pF
      wire lengths     : top=0.000um, trunk=202.170um, leaf=2352.678um, total=2554.848um
      hp wire lengths  : top=0.000um, trunk=117.160um, leaf=576.245um, total=693.405um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.100ns count=2 avg=0.050ns sd=0.018ns min=0.037ns max=0.062ns {1 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.051ns sd=0.002ns min=0.049ns max=0.055ns {8 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX20: 8 CLKBUFX16: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk_input/sys_con: insertion delay [min=0.153, max=0.155]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk_input/sys_con: insertion delay [min=0.153, max=0.155]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=72.504um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=72.504um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.013pF, leaf=0.179pF, total=0.192pF
      wire lengths     : top=0.000um, trunk=202.170um, leaf=2352.678um, total=2554.848um
      hp wire lengths  : top=0.000um, trunk=117.160um, leaf=576.245um, total=693.405um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.100ns count=2 avg=0.050ns sd=0.018ns min=0.037ns max=0.062ns {1 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.051ns sd=0.002ns min=0.049ns max=0.055ns {8 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX20: 8 CLKBUFX16: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk_input/sys_con: insertion delay [min=0.153, max=0.155]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk_input/sys_con: insertion delay [min=0.153, max=0.155]
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=72.504um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=72.504um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.013pF, leaf=0.179pF, total=0.192pF
      wire lengths     : top=0.000um, trunk=202.170um, leaf=2352.678um, total=2554.848um
      hp wire lengths  : top=0.000um, trunk=117.160um, leaf=576.245um, total=693.405um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.100ns count=2 avg=0.050ns sd=0.018ns min=0.037ns max=0.062ns {1 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.051ns sd=0.002ns min=0.049ns max=0.055ns {8 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX20: 8 CLKBUFX16: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk_input/sys_con: insertion delay [min=0.153, max=0.155]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk_input/sys_con: insertion delay [min=0.153, max=0.155]
    Legalizer API calls during this step: 51 succeeded with high effort: 51 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.6 real=0:00:00.6)
  Reducing insertion delay 2...
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.181pF, total=0.192pF
      wire lengths     : top=0.000um, trunk=176.040um, leaf=2381.209um, total=2557.249um
      hp wire lengths  : top=0.000um, trunk=108.640um, leaf=592.635um, total=701.275um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.100ns count=2 avg=0.043ns sd=0.009ns min=0.037ns max=0.049ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.050ns sd=0.001ns min=0.049ns max=0.051ns {8 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX20: 9 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk_input/sys_con: insertion delay [min=0.148, max=0.150, avg=0.149, sd=0.000], skew [0.002 vs 0.070], 100% {0.148, 0.150} (wid=0.005 ws=0.003) (gid=0.147 gs=0.002)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk_input/sys_con: insertion delay [min=0.148, max=0.150, avg=0.149, sd=0.000], skew [0.002 vs 0.070], 100% {0.148, 0.150} (wid=0.005 ws=0.003) (gid=0.147 gs=0.002)
    Legalizer API calls during this step: 195 succeeded with high effort: 195 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:01.2 real=0:00:01.2)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:02.4 real=0:00:02.4)
  CCOpt::Phase::Construction done. (took cpu=0:00:03.7 real=0:00:03.7)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.181pF, total=0.192pF
      wire lengths     : top=0.000um, trunk=176.040um, leaf=2381.209um, total=2557.249um
      hp wire lengths  : top=0.000um, trunk=108.640um, leaf=592.635um, total=701.275um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.100ns count=2 avg=0.043ns sd=0.009ns min=0.037ns max=0.049ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.050ns sd=0.001ns min=0.049ns max=0.051ns {8 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX20: 9 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk_input/sys_con: insertion delay [min=0.148, max=0.150]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk_input/sys_con: insertion delay [min=0.148, max=0.150]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.180pF, total=0.191pF
      wire lengths     : top=0.000um, trunk=175.500um, leaf=2374.448um, total=2549.948um
      hp wire lengths  : top=0.000um, trunk=108.640um, leaf=592.635um, total=701.275um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.100ns count=2 avg=0.038ns sd=0.002ns min=0.037ns max=0.040ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.068ns sd=0.004ns min=0.057ns max=0.072ns {1 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk_input/sys_con: insertion delay [min=0.145, max=0.151]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk_input/sys_con: insertion delay [min=0.145, max=0.151]
    Legalizer API calls during this step: 30 succeeded with high effort: 30 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.180pF, total=0.191pF
      wire lengths     : top=0.000um, trunk=175.500um, leaf=2374.448um, total=2549.948um
      hp wire lengths  : top=0.000um, trunk=108.640um, leaf=592.635um, total=701.275um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.100ns count=2 avg=0.038ns sd=0.002ns min=0.037ns max=0.040ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.068ns sd=0.004ns min=0.057ns max=0.072ns {1 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk_input/sys_con: insertion delay [min=0.145, max=0.151, avg=0.149, sd=0.002], skew [0.007 vs 0.070], 100% {0.145, 0.151} (wid=0.004 ws=0.003) (gid=0.149 gs=0.006)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk_input/sys_con: insertion delay [min=0.145, max=0.151, avg=0.149, sd=0.002], skew [0.007 vs 0.070], 100% {0.145, 0.151} (wid=0.004 ws=0.003) (gid=0.149 gs=0.006)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 11 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
          cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
          cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
          sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.180pF, total=0.191pF
          wire lengths     : top=0.000um, trunk=175.500um, leaf=2374.448um, total=2549.948um
          hp wire lengths  : top=0.000um, trunk=108.640um, leaf=592.635um, total=701.275um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.100ns count=2 avg=0.038ns sd=0.002ns min=0.037ns max=0.040ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=8 avg=0.068ns sd=0.004ns min=0.057ns max=0.072ns {1 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
          cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
          cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
          sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.180pF, total=0.191pF
          wire lengths     : top=0.000um, trunk=175.119um, leaf=2374.638um, total=2549.757um
          hp wire lengths  : top=0.000um, trunk=108.640um, leaf=592.635um, total=701.275um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.100ns count=2 avg=0.038ns sd=0.002ns min=0.037ns max=0.039ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=8 avg=0.070ns sd=0.001ns min=0.068ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX12: 9 
        Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
          cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
          cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
          sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.180pF, total=0.191pF
          wire lengths     : top=0.000um, trunk=175.119um, leaf=2374.638um, total=2549.757um
          hp wire lengths  : top=0.000um, trunk=108.640um, leaf=592.635um, total=701.275um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=2 avg=0.038ns sd=0.002ns min=0.037ns max=0.039ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=8 avg=0.070ns sd=0.001ns min=0.068ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX12: 9 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.180pF, total=0.191pF
      wire lengths     : top=0.000um, trunk=175.119um, leaf=2374.638um, total=2549.757um
      hp wire lengths  : top=0.000um, trunk=108.640um, leaf=592.635um, total=701.275um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.100ns count=2 avg=0.038ns sd=0.002ns min=0.037ns max=0.039ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.070ns sd=0.001ns min=0.068ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX12: 9 
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.2 real=0:00:00.2)
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
    cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
    cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
    sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.180pF, total=0.191pF
    wire lengths     : top=0.000um, trunk=175.119um, leaf=2374.638um, total=2549.757um
    hp wire lengths  : top=0.000um, trunk=108.640um, leaf=592.635um, total=701.275um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.100ns count=2 avg=0.038ns sd=0.002ns min=0.037ns max=0.039ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=8 avg=0.070ns sd=0.001ns min=0.068ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX12: 9 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.151]
  Skew group summary after Approximately balancing fragments:
    skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.151]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.180pF, total=0.191pF
      wire lengths     : top=0.000um, trunk=175.119um, leaf=2374.638um, total=2549.757um
      hp wire lengths  : top=0.000um, trunk=108.640um, leaf=592.635um, total=701.275um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.100ns count=2 avg=0.038ns sd=0.002ns min=0.037ns max=0.039ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.070ns sd=0.001ns min=0.068ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX12: 9 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.151]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.151]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (EMS-27):	Message (IMPCCOPT-1261) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
          cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
          cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
          sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.180pF, total=0.191pF
          wire lengths     : top=0.000um, trunk=175.119um, leaf=2374.638um, total=2549.757um
          hp wire lengths  : top=0.000um, trunk=108.640um, leaf=592.635um, total=701.275um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=2 avg=0.038ns sd=0.002ns min=0.037ns max=0.039ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=8 avg=0.070ns sd=0.001ns min=0.068ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX12: 9 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.180pF, total=0.191pF
      wire lengths     : top=0.000um, trunk=175.119um, leaf=2374.638um, total=2549.757um
      hp wire lengths  : top=0.000um, trunk=108.640um, leaf=592.635um, total=701.275um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.100ns count=2 avg=0.038ns sd=0.002ns min=0.037ns max=0.039ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.070ns sd=0.001ns min=0.068ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX12: 9 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.151]
    Skew group summary after 'Approximately balancing step':
      skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.151]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.180pF, total=0.191pF
      wire lengths     : top=0.000um, trunk=175.119um, leaf=2374.638um, total=2549.757um
      hp wire lengths  : top=0.000um, trunk=108.640um, leaf=592.635um, total=701.275um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.100ns count=2 avg=0.038ns sd=0.002ns min=0.037ns max=0.039ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.070ns sd=0.001ns min=0.068ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX12: 9 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.151]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.151]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.180pF, total=0.191pF
      wire lengths     : top=0.000um, trunk=175.119um, leaf=2374.638um, total=2549.757um
      hp wire lengths  : top=0.000um, trunk=108.640um, leaf=592.635um, total=701.275um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.100ns count=2 avg=0.038ns sd=0.002ns min=0.037ns max=0.039ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.070ns sd=0.001ns min=0.068ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX12: 9 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.151, avg=0.150, sd=0.001], skew [0.002 vs 0.070], 100% {0.149, 0.151} (wid=0.004 ws=0.003) (gid=0.148 gs=0.002)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.151, avg=0.150, sd=0.001], skew [0.002 vs 0.070], 100% {0.149, 0.151} (wid=0.004 ws=0.003) (gid=0.148 gs=0.002)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for typ_rc_wc:setup.late...
    Clock tree timing engine global stage delay update for typ_rc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Tried: 11 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.180pF, total=0.191pF
      wire lengths     : top=0.000um, trunk=175.119um, leaf=2374.638um, total=2549.757um
      hp wire lengths  : top=0.000um, trunk=108.640um, leaf=592.635um, total=701.275um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.100ns count=2 avg=0.038ns sd=0.002ns min=0.037ns max=0.039ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.070ns sd=0.001ns min=0.068ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX12: 9 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.151]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.151]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.180pF, total=0.191pF
      wire lengths     : top=0.000um, trunk=175.119um, leaf=2374.638um, total=2549.757um
      hp wire lengths  : top=0.000um, trunk=108.640um, leaf=592.635um, total=701.275um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.100ns count=2 avg=0.038ns sd=0.002ns min=0.037ns max=0.039ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.070ns sd=0.001ns min=0.068ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX12: 9 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.151, avg=0.150, sd=0.001], skew [0.002 vs 0.070], 100% {0.149, 0.151} (wid=0.004 ws=0.003) (gid=0.148 gs=0.002)
    Skew group summary after 'Improving clock skew':
      skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.151, avg=0.150, sd=0.001], skew [0.002 vs 0.070], 100% {0.149, 0.151} (wid=0.004 ws=0.003) (gid=0.148 gs=0.002)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=0.193pF fall=0.168pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.180pF, total=0.191pF
      wire lengths     : top=0.000um, trunk=175.119um, leaf=2374.638um, total=2549.757um
      hp wire lengths  : top=0.000um, trunk=108.640um, leaf=592.635um, total=701.275um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.100ns count=2 avg=0.038ns sd=0.002ns min=0.037ns max=0.039ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.070ns sd=0.001ns min=0.068ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX12: 9 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.151, avg=0.150, sd=0.001], skew [0.002 vs 0.070], 100% {0.149, 0.151} (wid=0.004 ws=0.003) (gid=0.148 gs=0.002)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.151, avg=0.150, sd=0.001], skew [0.002 vs 0.070], 100% {0.149, 0.151} (wid=0.004 ws=0.003) (gid=0.148 gs=0.002)
    Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.4 real=0:00:00.4)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.180pF, total=0.191pF
      wire lengths     : top=0.000um, trunk=175.119um, leaf=2374.638um, total=2549.757um
      hp wire lengths  : top=0.000um, trunk=108.640um, leaf=592.635um, total=701.275um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.100ns count=2 avg=0.038ns sd=0.002ns min=0.037ns max=0.039ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.070ns sd=0.001ns min=0.068ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX12: 9 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.151, avg=0.150, sd=0.001], skew [0.002 vs 0.070], 100% {0.149, 0.151} (wid=0.004 ws=0.003) (gid=0.148 gs=0.002)
    Skew group summary after 'Improving insertion delay':
      skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.151, avg=0.150, sd=0.001], skew [0.002 vs 0.070], 100% {0.149, 0.151} (wid=0.004 ws=0.003) (gid=0.148 gs=0.002)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=10, filtered=10, permitted=9, cannotCompute=0, computed=9, moveTooSmall=0, resolved=9, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, worse=6, accepted=3
        Max accepted move=13.680um, total accepted move=23.720um, average move=7.907um
        Move for wirelength. considered=10, filtered=10, permitted=9, cannotCompute=0, computed=9, moveTooSmall=3, resolved=6, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, worse=2, accepted=2
        Max accepted move=7.640um, total accepted move=11.660um, average move=5.830um
        Move for wirelength. considered=10, filtered=10, permitted=9, cannotCompute=0, computed=9, moveTooSmall=4, resolved=4, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, worse=4, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.2 real=0:00:00.2)
      Global shorten wires A1...
        Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=10, filtered=10, permitted=9, cannotCompute=0, computed=9, moveTooSmall=1, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - branch...
        Move for wirelength. considered=10, filtered=10, permitted=9, cannotCompute=0, computed=9, moveTooSmall=0, resolved=1, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
        cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
        cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
        sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.180pF, total=0.190pF
        wire lengths     : top=0.000um, trunk=158.180um, leaf=2368.518um, total=2526.698um
        hp wire lengths  : top=0.000um, trunk=108.640um, leaf=599.765um, total=708.405um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.100ns count=2 avg=0.037ns sd=0.001ns min=0.037ns max=0.038ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Leaf  : target=0.100ns count=8 avg=0.070ns sd=0.001ns min=0.068ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX12: 9 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk_input/sys_con: insertion delay [min=0.148, max=0.150, avg=0.149, sd=0.001], skew [0.002 vs 0.070], 100% {0.148, 0.150} (wid=0.004 ws=0.003) (gid=0.147 gs=0.002)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk_input/sys_con: insertion delay [min=0.148, max=0.150, avg=0.149, sd=0.001], skew [0.002 vs 0.070], 100% {0.148, 0.150} (wid=0.004 ws=0.003) (gid=0.147 gs=0.002)
      Legalizer API calls during this step: 71 succeeded with high effort: 71 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.3 real=0:00:00.3)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 11 , Succeeded = 0 , Wirelength increased = 0 , CannotMove = 2 , Illegal = 9 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.180pF, total=0.190pF
      wire lengths     : top=0.000um, trunk=158.180um, leaf=2368.518um, total=2526.698um
      hp wire lengths  : top=0.000um, trunk=108.640um, leaf=599.765um, total=708.405um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.100ns count=2 avg=0.037ns sd=0.001ns min=0.037ns max=0.038ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.070ns sd=0.001ns min=0.068ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX12: 9 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk_input/sys_con: insertion delay [min=0.148, max=0.150, avg=0.149, sd=0.001], skew [0.002 vs 0.070], 100% {0.148, 0.150} (wid=0.004 ws=0.003) (gid=0.147 gs=0.002)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk_input/sys_con: insertion delay [min=0.148, max=0.150, avg=0.149, sd=0.001], skew [0.002 vs 0.070], 100% {0.148, 0.150} (wid=0.004 ws=0.003) (gid=0.147 gs=0.002)
    Legalizer API calls during this step: 71 succeeded with high effort: 71 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.3 real=0:00:00.3)
  Total capacitance is (rise=0.383pF fall=0.359pF), of which (rise=0.190pF fall=0.190pF) is wire, and (rise=0.193pF fall=0.168pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.8 real=0:00:00.8)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:00:45.6 mem=1097.8M) ***
Total net bbox length = 2.822e+04 (1.458e+04 1.364e+04) (ext = 1.839e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1097.8MB
Summary Report:
Instances move: 0 (out of 1054 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.822e+04 (1.458e+04 1.364e+04) (ext = 1.839e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1097.8MB
*** Finished refinePlace (0:00:45.6 mem=1097.8M) ***
  Moved 0, flipped 0 and cell swapped 0 of 779 clock instance(s) during refinement.
  The largest move was 0 microns for .
  ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:01.5 real=0:00:01.5)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        10 (unrouted=10, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1817 (unrouted=2, trialRouted=1815, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 10 nets for routing of which 10 have one or more fixed wires.
(ccopt eGR): Start to route 10 all nets
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 12863
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1825  numIgnoredNets=1815
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 10 clock nets ( 10 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.423070e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 3 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.272940e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 3 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 3 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.122810e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 3 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 3 net(s) in layer range [3, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.972680e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 3 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 3 net(s) in layer range [3, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.822550e+03um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 5188
[NR-eGR] Metal2  (2V) length: 9.561420e+03um, number of vias: 7565
[NR-eGR] Metal3  (3H) length: 1.203991e+04um, number of vias: 1197
[NR-eGR] Metal4  (4V) length: 4.767520e+03um, number of vias: 469
[NR-eGR] Metal5  (5H) length: 2.798730e+03um, number of vias: 315
[NR-eGR] Metal6  (6V) length: 1.508050e+03um, number of vias: 229
[NR-eGR] Metal7  (7H) length: 1.627480e+03um, number of vias: 142
[NR-eGR] Metal8  (8V) length: 8.030050e+02um, number of vias: 111
[NR-eGR] Metal9  (9H) length: 3.510000e+01um, number of vias: 45
[NR-eGR] Metal10 (10V) length: 6.080000e+00um, number of vias: 31
[NR-eGR] Metal11 (11H) length: 1.150000e+01um, number of vias: 0
[NR-eGR] Total length: 3.315879e+04um, number of vias: 15292
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.629090e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 788
[NR-eGR] Metal2  (2V) length: 1.035505e+03um, number of vias: 949
[NR-eGR] Metal3  (3H) length: 9.383000e+02um, number of vias: 334
[NR-eGR] Metal4  (4V) length: 6.524850e+02um, number of vias: 10
[NR-eGR] Metal5  (5H) length: 2.800000e+00um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.629090e+03um, number of vias: 2081
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.629090e+03um, number of vias: 2081
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1052.84 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_8067_M66-080-2_asludds_zxyVlT/.rgflo8TMO
        Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
Set FIXED routing status on 10 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:        10 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=10, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1817 (unrouted=2, trialRouted=1815, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'mpadd256_full' of instances=1054 and nets=1827 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mpadd256_full.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1052.844M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for typ_rc_wc:setup.late...
        Rebuilding timing graph...
        Rebuilding timing graph done.
        Clock tree timing engine global stage delay update for typ_rc_wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
          cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
          cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
          sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.192pF, total=0.202pF
          wire lengths     : top=0.000um, trunk=162.195um, leaf=2466.895um, total=2629.090um
          hp wire lengths  : top=0.000um, trunk=108.640um, leaf=599.765um, total=708.405um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.100ns count=2 avg=0.038ns sd=0.001ns min=0.037ns max=0.038ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=8 avg=0.072ns sd=0.002ns min=0.070ns max=0.074ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX12: 9 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.152, avg=0.150, sd=0.001], skew [0.003 vs 0.070], 100% {0.149, 0.152} (wid=0.004 ws=0.003) (gid=0.150 gs=0.003)
        Skew group summary eGRPC initial state:
          skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.152, avg=0.150, sd=0.001], skew [0.003 vs 0.070], 100% {0.149, 0.152} (wid=0.004 ws=0.003) (gid=0.150 gs=0.003)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
          cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
          cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
          sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.192pF, total=0.202pF
          wire lengths     : top=0.000um, trunk=162.195um, leaf=2466.895um, total=2629.090um
          hp wire lengths  : top=0.000um, trunk=108.640um, leaf=599.765um, total=708.405um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.100ns count=2 avg=0.038ns sd=0.001ns min=0.037ns max=0.038ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=8 avg=0.072ns sd=0.002ns min=0.070ns max=0.074ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CLKBUFX12: 9 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.152, avg=0.150, sd=0.001], skew [0.003 vs 0.070], 100% {0.149, 0.152} (wid=0.004 ws=0.003) (gid=0.150 gs=0.003)
        Skew group summary eGRPC after moving buffers:
          skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.152, avg=0.150, sd=0.001], skew [0.003 vs 0.070], 100% {0.149, 0.152} (wid=0.004 ws=0.003) (gid=0.150 gs=0.003)
        Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          BalancingStep Artificially removing long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
          {clk_input/sys_con,WC: 0.152 -> 0.152}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 4, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 6
        CCOpt-eGRPC Downsizing: considered: 4, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
          cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
          cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
          sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.192pF, total=0.202pF
          wire lengths     : top=0.000um, trunk=162.195um, leaf=2466.895um, total=2629.090um
          hp wire lengths  : top=0.000um, trunk=108.640um, leaf=599.765um, total=708.405um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.100ns count=2 avg=0.038ns sd=0.001ns min=0.037ns max=0.038ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=8 avg=0.072ns sd=0.002ns min=0.070ns max=0.074ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CLKBUFX12: 9 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.152, avg=0.150, sd=0.001], skew [0.003 vs 0.070], 100% {0.149, 0.152} (wid=0.004 ws=0.003) (gid=0.150 gs=0.003)
        Skew group summary eGRPC after downsizing:
          skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.152, avg=0.150, sd=0.001], skew [0.003 vs 0.070], 100% {0.149, 0.152} (wid=0.004 ws=0.003) (gid=0.150 gs=0.003)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 10, tested: 10, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
        -------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                0
        trunk              0            0           0            0                    0                0
        leaf               0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        Total              0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
          cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
          cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
          sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.192pF, total=0.202pF
          wire lengths     : top=0.000um, trunk=162.195um, leaf=2466.895um, total=2629.090um
          hp wire lengths  : top=0.000um, trunk=108.640um, leaf=599.765um, total=708.405um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.100ns count=2 avg=0.038ns sd=0.001ns min=0.037ns max=0.038ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=8 avg=0.072ns sd=0.002ns min=0.070ns max=0.074ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CLKBUFX12: 9 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.152, avg=0.150, sd=0.001], skew [0.003 vs 0.070], 100% {0.149, 0.152} (wid=0.004 ws=0.003) (gid=0.150 gs=0.003)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.152, avg=0.150, sd=0.001], skew [0.003 vs 0.070], 100% {0.149, 0.152} (wid=0.004 ws=0.003) (gid=0.150 gs=0.003)
        Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 5 insts, 10 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
          cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
          cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
          sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.192pF, total=0.202pF
          wire lengths     : top=0.000um, trunk=162.195um, leaf=2466.895um, total=2629.090um
          hp wire lengths  : top=0.000um, trunk=108.640um, leaf=599.765um, total=708.405um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.100ns count=2 avg=0.038ns sd=0.001ns min=0.037ns max=0.038ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=8 avg=0.072ns sd=0.002ns min=0.070ns max=0.074ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX12: 9 
        Primary reporting skew groups before routing clock trees:
          skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.152, avg=0.150, sd=0.001], skew [0.003 vs 0.070], 100% {0.149, 0.152} (wid=0.004 ws=0.003) (gid=0.150 gs=0.003)
        Skew group summary before routing clock trees:
          skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.152, avg=0.150, sd=0.001], skew [0.003 vs 0.070], 100% {0.149, 0.152} (wid=0.004 ws=0.003) (gid=0.150 gs=0.003)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:00:46.1 mem=1095.0M) ***
Total net bbox length = 2.822e+04 (1.458e+04 1.364e+04) (ext = 1.839e+04)
Move report: Detail placement moves 6 insts, mean move: 3.64 um, max move: 6.51 um
	Max move on inst (add_23_22_g6250__1857): (72.40, 83.79) --> (77.20, 85.50)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1095.0MB
Summary Report:
Instances move: 6 (out of 1054 movable)
Instances flipped: 0
Mean displacement: 3.64 um
Max displacement: 6.51 um (Instance: add_23_22_g6250__1857) (72.4, 83.79) -> (77.2, 85.5)
	Length: 15 sites, height: 1 rows, site name: CoreSite, cell type: ADDFX1
Total net bbox length = 2.825e+04 (1.460e+04 1.365e+04) (ext = 1.839e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1095.0MB
*** Finished refinePlace (0:00:46.2 mem=1095.0M) ***
  Moved 0, flipped 0 and cell swapped 0 of 779 clock instance(s) during refinement.
  The largest move was 0 microns for .
  ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.6 real=0:00:00.6)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        10 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=10, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1817 (unrouted=2, trialRouted=1815, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 10 nets for routing of which 10 have one or more fixed wires.
(ccopt eGR): Start to route 10 all nets
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 12863
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1825  numIgnoredNets=1815
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 10 clock nets ( 10 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.423070e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 3 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.272940e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 3 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 3 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.122810e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 3 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 3 net(s) in layer range [3, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.972680e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 3 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 3 net(s) in layer range [3, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.822550e+03um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 5188
[NR-eGR] Metal2  (2V) length: 9.561420e+03um, number of vias: 7565
[NR-eGR] Metal3  (3H) length: 1.203991e+04um, number of vias: 1197
[NR-eGR] Metal4  (4V) length: 4.767520e+03um, number of vias: 469
[NR-eGR] Metal5  (5H) length: 2.798730e+03um, number of vias: 315
[NR-eGR] Metal6  (6V) length: 1.508050e+03um, number of vias: 229
[NR-eGR] Metal7  (7H) length: 1.627480e+03um, number of vias: 142
[NR-eGR] Metal8  (8V) length: 8.030050e+02um, number of vias: 111
[NR-eGR] Metal9  (9H) length: 3.510000e+01um, number of vias: 45
[NR-eGR] Metal10 (10V) length: 6.080000e+00um, number of vias: 31
[NR-eGR] Metal11 (11H) length: 1.150000e+01um, number of vias: 0
[NR-eGR] Total length: 3.315879e+04um, number of vias: 15292
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.629090e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 788
[NR-eGR] Metal2  (2V) length: 1.035505e+03um, number of vias: 949
[NR-eGR] Metal3  (3H) length: 9.383000e+02um, number of vias: 334
[NR-eGR] Metal4  (4V) length: 6.524850e+02um, number of vias: 10
[NR-eGR] Metal5  (5H) length: 2.800000e+00um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.629090e+03um, number of vias: 2081
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.629090e+03um, number of vias: 2081
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1053.02 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_8067_M66-080-2_asludds_zxyVlT/.rgfvQ45rw
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 10 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 10 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=11/02 17:04:53, mem=908.0M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Nov  2 17:04:53 2019
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=1827)
#NanoRoute Version 19.10-p002_1 NR190418-1643/19_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sat Nov  2 17:04:53 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 1825 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 916.70 (MB), peak = 1035.40 (MB)
#Merging special wires: starts on Sat Nov  2 17:04:54 2019 with memory = 917.10 (MB), peak = 1035.40 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:917.2 MB, peak:1.0 GB
#reading routing guides ......
#
#Finished routing data preparation on Sat Nov  2 17:04:54 2019
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.29 (MB)
#Total memory = 917.27 (MB)
#Peak memory = 1035.40 (MB)
#
#
#Start global routing on Sat Nov  2 17:04:54 2019
#
#
#Start global routing initialization on Sat Nov  2 17:04:54 2019
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sat Nov  2 17:04:54 2019
#
#Start routing resource analysis on Sat Nov  2 17:04:54 2019
#
#Routing resource analysis is done on Sat Nov  2 17:04:54 2019
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         603           0        1640    59.63%
#  Metal2         V         582           0        1640     0.00%
#  Metal3         H         603           0        1640     0.00%
#  Metal4         V         582           0        1640     0.00%
#  Metal5         H         603           0        1640     0.00%
#  Metal6         V         582           0        1640     0.00%
#  Metal7         H         603           0        1640     0.00%
#  Metal8         V         582           0        1640     0.00%
#  Metal9         H         603           0        1640    40.85%
#  Metal10        V         233           0        1640    39.57%
#  Metal11        H         241           0        1640     0.00%
#  --------------------------------------------------------------
#  Total                   5817       0.00%       18040    12.73%
#
#  10 nets (0.55%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat Nov  2 17:04:54 2019
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 918.30 (MB), peak = 1035.40 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Sat Nov  2 17:04:54 2019
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 918.39 (MB), peak = 1035.40 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 921.80 (MB), peak = 1035.40 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 921.90 (MB), peak = 1035.40 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of selected nets for routing = 10.
#Total number of unselected nets (but routable) for routing = 1815 (skipped).
#Total number of nets in the design = 1827.
#
#1815 skipped nets do not have any wires.
#10 routable nets have only global wires.
#10 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 10               0  
#------------------------------------------------
#        Total                 10               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 10            1815  
#------------------------------------------------
#        Total                 10            1815  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  Metal10       0(0.00%)   (0.00%)
#  Metal11       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 2428 um.
#Total half perimeter of net bounding box = 731 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 915 um.
#Total wire length on LAYER Metal3 = 855 um.
#Total wire length on LAYER Metal4 = 656 um.
#Total wire length on LAYER Metal5 = 3 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 1481
#Up-Via Summary (total 1481):
#           
#-----------------------
# Metal1            788
# Metal2            450
# Metal3            241
# Metal4              2
#-----------------------
#                  1481 
#
#Total number of involved priority nets 10
#Maximum src to sink distance for priority net 86.2
#Average of max src_to_sink distance for priority net 58.6
#Average of ave src_to_sink distance for priority net 34.2
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.07 (MB)
#Total memory = 923.35 (MB)
#Peak memory = 1035.40 (MB)
#
#Finished global routing on Sat Nov  2 17:04:54 2019
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 922.33 (MB), peak = 1035.40 (MB)
#Start Track Assignment.
#Done with 240 horizontal wires in 1 hboxes and 515 vertical wires in 1 hboxes.
#Done with 239 horizontal wires in 1 hboxes and 489 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 2597 um.
#Total half perimeter of net bounding box = 731 um.
#Total wire length on LAYER Metal1 = 152 um.
#Total wire length on LAYER Metal2 = 933 um.
#Total wire length on LAYER Metal3 = 840 um.
#Total wire length on LAYER Metal4 = 671 um.
#Total wire length on LAYER Metal5 = 2 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 1481
#Up-Via Summary (total 1481):
#           
#-----------------------
# Metal1            788
# Metal2            450
# Metal3            241
# Metal4              2
#-----------------------
#                  1481 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 924.36 (MB), peak = 1035.40 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 15.68 (MB)
#Total memory = 924.60 (MB)
#Peak memory = 1035.40 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 953.75 (MB), peak = 1035.40 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 2651 um.
#Total half perimeter of net bounding box = 731 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 225 um.
#Total wire length on LAYER Metal3 = 1156 um.
#Total wire length on LAYER Metal4 = 1269 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2308
#Up-Via Summary (total 2308):
#           
#-----------------------
# Metal1            788
# Metal2            771
# Metal3            749
#-----------------------
#                  2308 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 4.50 (MB)
#Total memory = 929.11 (MB)
#Peak memory = 1035.40 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 4.50 (MB)
#Total memory = 929.11 (MB)
#Peak memory = 1035.40 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 27.30 (MB)
#Total memory = 935.31 (MB)
#Peak memory = 1035.40 (MB)
#Number of warnings = 1
#Total number of warnings = 20
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Nov  2 17:04:57 2019
#
% End globalDetailRoute (date=11/02 17:04:57, total cpu=0:00:03.8, real=0:00:04.0, peak res=935.5M, current mem=935.5M)
        NanoRoute done. (took cpu=0:00:03.8 real=0:00:03.8)
      Clock detailed routing done.
Checking guided vs. routed lengths for 10 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
       10.000      20.000            1
       20.000      30.000            0
       30.000      40.000            0
       40.000      50.000            1
       50.000      60.000            5
       60.000      70.000            2
       70.000      80.000            0
       80.000      90.000            1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000           2
        0.000      2.000           4
        2.000      4.000           1
        4.000      6.000           0
        6.000      8.000           0
        8.000     10.000           1
       10.000     12.000           0
       12.000     14.000           1
       14.000     16.000           0
       16.000     18.000           1
      -------------------------------------
      

    Top 9 notable deviations of routed length from guided length
    =============================================================

    Net CTS_4 (101 terminals)
    Guided length:  max path =    41.490um, total =   295.655um
    Routed length:  max path =    48.570um, total =   334.370um
    Deviation:      max path =    17.064%,  total =    13.095%

    Net CTS_2 (95 terminals)
    Guided length:  max path =    57.590um, total =   292.923um
    Routed length:  max path =    65.240um, total =   334.060um
    Deviation:      max path =    13.284%,  total =    14.043%

    Net CTS_1 (100 terminals)
    Guided length:  max path =    53.320um, total =   296.265um
    Routed length:  max path =    54.670um, total =   334.890um
    Deviation:      max path =     2.532%,  total =    13.037%

    Net CTS_9 (99 terminals)
    Guided length:  max path =    66.820um, total =   295.390um
    Routed length:  max path =    67.780um, total =   332.645um
    Deviation:      max path =     1.437%,  total =    12.612%

    Net CTS_8 (98 terminals)
    Guided length:  max path =    69.580um, total =   305.320um
    Routed length:  max path =    75.900um, total =   342.440um
    Deviation:      max path =     9.083%,  total =    12.158%

    Net CTS_3 (101 terminals)
    Guided length:  max path =    52.950um, total =   273.485um
    Routed length:  max path =    53.660um, total =   304.050um
    Deviation:      max path =     1.341%,  total =    11.176%

    Net CTS_5 (91 terminals)
    Guided length:  max path =    58.200um, total =   300.835um
    Routed length:  max path =    57.670um, total =   324.565um
    Deviation:      max path =    -0.911%,  total =     7.888%

    Net CTS_6 (93 terminals)
    Guided length:  max path =    53.530um, total =   308.645um
    Routed length:  max path =    53.750um, total =   332.310um
    Deviation:      max path =     0.411%,  total =     7.667%

    Net CTS_7 (9 terminals)
    Guided length:  max path =    82.955um, total =   143.605um
    Routed length:  max path =    83.070um, total =   147.815um
    Deviation:      max path =     0.139%,  total =     2.932%

Set FIXED routing status on 10 net(s)
Set FIXED placed status on 9 instance(s)
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1068.48 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6509
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 10  Num Prerouted Wires = 2490
[NR-eGR] Read numTotalNets=1825  numIgnoredNets=10
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 1815 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1815 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.871261e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 5188
[NR-eGR] Metal2  (2V) length: 9.716300e+03um, number of vias: 7416
[NR-eGR] Metal3  (3H) length: 1.205643e+04um, number of vias: 1576
[NR-eGR] Metal4  (4V) length: 4.406560e+03um, number of vias: 458
[NR-eGR] Metal5  (5H) length: 2.940030e+03um, number of vias: 315
[NR-eGR] Metal6  (6V) length: 1.561800e+03um, number of vias: 231
[NR-eGR] Metal7  (7H) length: 1.669380e+03um, number of vias: 144
[NR-eGR] Metal8  (8V) length: 7.746000e+02um, number of vias: 111
[NR-eGR] Metal9  (9H) length: 3.320000e+01um, number of vias: 45
[NR-eGR] Metal10 (10V) length: 7.885000e+00um, number of vias: 31
[NR-eGR] Metal11 (11H) length: 5.200000e+01um, number of vias: 0
[NR-eGR] Total length: 3.321818e+04um, number of vias: 15515
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1068.48 MB )
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        10 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=10, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1817 (unrouted=2, trialRouted=1815, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:04.0 real=0:00:04.1)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'mpadd256_full' of instances=1054 and nets=1827 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mpadd256_full.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1068.484M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for typ_rc_wc:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for typ_rc_wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
    cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
    cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
    sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.183pF, total=0.193pF
    wire lengths     : top=0.000um, trunk=160.415um, leaf=2490.500um, total=2650.915um
    hp wire lengths  : top=0.000um, trunk=108.640um, leaf=599.765um, total=708.405um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.100ns count=2 avg=0.037ns sd=0.001ns min=0.036ns max=0.038ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=8 avg=0.070ns sd=0.002ns min=0.068ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX12: 9 
  Primary reporting skew groups after routing clock trees:
    skew_group clk_input/sys_con: insertion delay [min=0.147, max=0.150, avg=0.149, sd=0.001], skew [0.003 vs 0.070], 100% {0.147, 0.150} (wid=0.003 ws=0.002) (gid=0.148 gs=0.003)
  Skew group summary after routing clock trees:
    skew_group clk_input/sys_con: insertion delay [min=0.147, max=0.150, avg=0.149, sd=0.001], skew [0.003 vs 0.070], 100% {0.147, 0.150} (wid=0.003 ws=0.002) (gid=0.148 gs=0.003)
  CCOpt::Phase::Routing done. (took cpu=0:00:04.2 real=0:00:04.2)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 10, tested: 10, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.183pF, total=0.193pF
      wire lengths     : top=0.000um, trunk=160.415um, leaf=2490.500um, total=2650.915um
      hp wire lengths  : top=0.000um, trunk=108.640um, leaf=599.765um, total=708.405um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.100ns count=2 avg=0.037ns sd=0.001ns min=0.036ns max=0.038ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.070ns sd=0.002ns min=0.068ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CLKBUFX12: 9 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group clk_input/sys_con: insertion delay [min=0.147, max=0.150, avg=0.149, sd=0.001], skew [0.003 vs 0.070], 100% {0.147, 0.150} (wid=0.003 ws=0.002) (gid=0.148 gs=0.003)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk_input/sys_con: insertion delay [min=0.147, max=0.150, avg=0.149, sd=0.001], skew [0.003 vs 0.070], 100% {0.147, 0.150} (wid=0.003 ws=0.002) (gid=0.148 gs=0.003)
    Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 10, tested: 10, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.183pF, total=0.193pF
      wire lengths     : top=0.000um, trunk=160.415um, leaf=2490.500um, total=2650.915um
      hp wire lengths  : top=0.000um, trunk=108.640um, leaf=599.765um, total=708.405um
    Clock DAG net violations PostConditioning after DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.100ns count=2 avg=0.037ns sd=0.001ns min=0.036ns max=0.038ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.070ns sd=0.002ns min=0.068ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CLKBUFX12: 9 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group clk_input/sys_con: insertion delay [min=0.147, max=0.150, avg=0.149, sd=0.001], skew [0.003 vs 0.070], 100% {0.147, 0.150} (wid=0.003 ws=0.002) (gid=0.148 gs=0.003)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk_input/sys_con: insertion delay [min=0.147, max=0.150, avg=0.149, sd=0.001], skew [0.003 vs 0.070], 100% {0.147, 0.150} (wid=0.003 ws=0.002) (gid=0.148 gs=0.003)
    Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 10, nets tested: 10, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.183pF, total=0.193pF
      wire lengths     : top=0.000um, trunk=160.415um, leaf=2490.500um, total=2650.915um
      hp wire lengths  : top=0.000um, trunk=108.640um, leaf=599.765um, total=708.405um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.100ns count=2 avg=0.037ns sd=0.001ns min=0.036ns max=0.038ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.070ns sd=0.002ns min=0.068ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX12: 9 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk_input/sys_con: insertion delay [min=0.147, max=0.150, avg=0.149, sd=0.001], skew [0.003 vs 0.070], 100% {0.147, 0.150} (wid=0.003 ws=0.002) (gid=0.148 gs=0.003)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk_input/sys_con: insertion delay [min=0.147, max=0.150, avg=0.149, sd=0.001], skew [0.003 vs 0.070], 100% {0.147, 0.150} (wid=0.003 ws=0.002) (gid=0.148 gs=0.003)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.183pF, total=0.193pF
      wire lengths     : top=0.000um, trunk=160.415um, leaf=2490.500um, total=2650.915um
      hp wire lengths  : top=0.000um, trunk=108.640um, leaf=599.765um, total=708.405um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.100ns count=2 avg=0.037ns sd=0.001ns min=0.036ns max=0.038ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.070ns sd=0.002ns min=0.068ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CLKBUFX12: 9 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group clk_input/sys_con: insertion delay [min=0.147, max=0.150, avg=0.149, sd=0.001], skew [0.003 vs 0.070], 100% {0.147, 0.150} (wid=0.003 ws=0.002) (gid=0.148 gs=0.003)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk_input/sys_con: insertion delay [min=0.147, max=0.150, avg=0.149, sd=0.001], skew [0.003 vs 0.070], 100% {0.147, 0.150} (wid=0.003 ws=0.002) (gid=0.148 gs=0.003)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
    Set dirty flag on 0 insts, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:        10 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=10, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1817 (unrouted=2, trialRouted=1815, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for typ_rc_wc:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for typ_rc_wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
    cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
    cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
    sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.183pF, total=0.193pF
    wire lengths     : top=0.000um, trunk=160.415um, leaf=2490.500um, total=2650.915um
    hp wire lengths  : top=0.000um, trunk=108.640um, leaf=599.765um, total=708.405um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.100ns count=2 avg=0.037ns sd=0.001ns min=0.036ns max=0.038ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=8 avg=0.070ns sd=0.002ns min=0.068ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX12: 9 
  Primary reporting skew groups after post-conditioning:
    skew_group clk_input/sys_con: insertion delay [min=0.147, max=0.150, avg=0.149, sd=0.001], skew [0.003 vs 0.070], 100% {0.147, 0.150} (wid=0.003 ws=0.002) (gid=0.148 gs=0.003)
  Skew group summary after post-conditioning:
    skew_group clk_input/sys_con: insertion delay [min=0.147, max=0.150, avg=0.149, sd=0.001], skew [0.003 vs 0.070], 100% {0.147, 0.150} (wid=0.003 ws=0.002) (gid=0.148 gs=0.003)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.3 real=0:00:00.3)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ------------------------------------------------------------
  Cell type                     Count    Area      Capacitance
  ------------------------------------------------------------
  Buffers                         9      46.170       0.012
  Inverters                       0       0.000       0.000
  Integrated Clock Gates          0       0.000       0.000
  Non-Integrated Clock Gates      0       0.000       0.000
  Clock Logic                     0       0.000       0.000
  All                             9      46.170       0.012
  ------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      160.415
  Leaf      2490.500
  Total     2650.915
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top           0.000
  Trunk       108.640
  Leaf        599.765
  Total       708.405
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.012    0.010    0.022
  Leaf     0.181    0.183    0.364
  Total    0.193    0.193    0.386
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   770     0.181     0.000       0.000      0.000    0.000
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.100       2       0.037       0.001      0.036    0.038    {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}         -
  Leaf        0.100       8       0.070       0.002      0.068    0.072    {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ------------------------------------------
  Name         Type      Inst     Inst Area 
                         Count    (um^2)
  ------------------------------------------
  CLKBUFX12    buffer      9        46.170
  ------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner             Skew Group           Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  typ_rc_wc:setup.late    clk_input/sys_con    0.147     0.150     0.003       0.070         0.002           0.001           0.149        0.001     100% {0.147, 0.150}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner             Skew Group           Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  typ_rc_wc:setup.late    clk_input/sys_con    0.147     0.150     0.003       0.070         0.002           0.001           0.149        0.001     100% {0.147, 0.150}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: mpadd256_full
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1123.34)
Total number of fetched objects 1825
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
Total number of fetched objects 1825
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1188.34 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1188.34 CPU=0:00:00.2 REAL=0:00:00.0)
	Clock: clk_input, View: av_bc, Ideal Latency: 0, Propagated Latency: 0.0663408
	 Executing: set_clock_latency -source -early -min -rise -0.0663408 [get_pins CLK]
	Clock: clk_input, View: av_bc, Ideal Latency: 0, Propagated Latency: 0.0663408
	 Executing: set_clock_latency -source -late -min -rise -0.0663408 [get_pins CLK]
	Clock: clk_input, View: av_bc, Ideal Latency: 0, Propagated Latency: 0.0649639
	 Executing: set_clock_latency -source -early -min -fall -0.0649639 [get_pins CLK]
	Clock: clk_input, View: av_bc, Ideal Latency: 0, Propagated Latency: 0.0649639
	 Executing: set_clock_latency -source -late -min -fall -0.0649639 [get_pins CLK]
	Clock: clk_input, View: av_wc, Ideal Latency: 0, Propagated Latency: 0.168041
	 Executing: set_clock_latency -source -early -max -rise -0.168041 [get_pins CLK]
	Clock: clk_input, View: av_wc, Ideal Latency: 0, Propagated Latency: 0.168041
	 Executing: set_clock_latency -source -late -max -rise -0.168041 [get_pins CLK]
	Clock: clk_input, View: av_wc, Ideal Latency: 0, Propagated Latency: 0.17033
	 Executing: set_clock_latency -source -early -max -fall -0.17033 [get_pins CLK]
	Clock: clk_input, View: av_wc, Ideal Latency: 0, Propagated Latency: 0.17033
	 Executing: set_clock_latency -source -late -max -fall -0.17033 [get_pins CLK]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.4 real=0:00:00.4)
Clock DAG stats after update timingGraph:
  cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
  cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
  cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
  sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.183pF, total=0.193pF
  wire lengths     : top=0.000um, trunk=160.415um, leaf=2490.500um, total=2650.915um
  hp wire lengths  : top=0.000um, trunk=108.640um, leaf=599.765um, total=708.405um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.100ns count=2 avg=0.037ns sd=0.001ns min=0.036ns max=0.038ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Leaf  : target=0.100ns count=8 avg=0.070ns sd=0.002ns min=0.068ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX12: 9 
Primary reporting skew groups after update timingGraph:
  skew_group clk_input/sys_con: insertion delay [min=0.147, max=0.150, avg=0.149, sd=0.001], skew [0.003 vs 0.070], 100% {0.147, 0.150} (wid=0.003 ws=0.002) (gid=0.148 gs=0.003)
Skew group summary after update timingGraph:
  skew_group clk_input/sys_con: insertion delay [min=0.147, max=0.150, avg=0.149, sd=0.001], skew [0.003 vs 0.070], 100% {0.147, 0.150} (wid=0.003 ws=0.002) (gid=0.148 gs=0.003)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.5 real=0:00:00.5)
Runtime done. (took cpu=0:00:13.4 real=0:00:13.5)
Runtime Summary
===============
Clock Runtime:  (60%) Core CTS           8.11 (Init 2.55, Construction 3.21, Implementation 1.44, eGRPC 0.35, PostConditioning 0.30, Other 0.26)
Clock Runtime:  (34%) CTS services       4.66 (RefinePlace 0.32, EarlyGlobalClock 0.44, NanoRoute 3.83, ExtractRC 0.07)
Clock Runtime:   (4%) Other CTS          0.63 (Init 0.08, CongRepair 0.11, TimingUpdate 0.43)
Clock Runtime: (100%) Total             13.40

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 934.1M, totSessionCpu=0:00:51 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.

Inside New SAV Test Harness

Applying 'set_power_analysis_mode -reset' for power views
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


set_analysis_view -setup {av_wc} -hold {av_bc} -leakage av_wc -dynamic av_wc
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Completed (cpu: 0:00:00.0 real: 0:00:00.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: av_wc
    RC-Corner Name        : typ_rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/mit/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
 
 Analysis View: av_bc
    RC-Corner Name        : typ_rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/mit/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Reading timing constraints file '/tmp/innovus_temp_8067_M66-080-2_asludds_zxyVlT/.mmmcep2jDz/modes/sys_con/sys_con.sdc' ...
Current (total cpu=0:00:52.2, real=0:00:56.0, peak res=1035.4M, current mem=915.3M)
mpadd256_full
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=925.5M, current mem=925.5M)
Current (total cpu=0:00:52.3, real=0:00:56.0, peak res=1035.4M, current mem=925.5M)
Reading latency file '/tmp/innovus_temp_8067_M66-080-2_asludds_zxyVlT/.mmmcep2jDz/views/av_wc/latency.sdc' ...
Reading latency file '/tmp/innovus_temp_8067_M66-080-2_asludds_zxyVlT/.mmmcep2jDz/views/av_bc/latency.sdc' ...
Current (total cpu=0:00:52.3, real=0:00:56.0, peak res=1035.4M, current mem=925.6M)
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=929.9M, current mem=929.9M)
Current (total cpu=0:00:52.3, real=0:00:56.0, peak res=1035.4M, current mem=929.9M)
AAE DB initialization (MEM=1065.43 CPU=0:00:00.1 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: mpadd256_full
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
    0.00V	    VSS
    1.08V	    VDD
CK: assigning clock clk_input to net CLK
Parsing VCD file mpadd.vcd

Starting Reading VCD variables
2019-Nov-02 17:05:00 (2019-Nov-02 21:05:00 GMT)
2019-Nov-02 17:05:00 (2019-Nov-02 21:05:00 GMT): 10%
2019-Nov-02 17:05:00 (2019-Nov-02 21:05:00 GMT): 20%
2019-Nov-02 17:05:00 (2019-Nov-02 21:05:00 GMT): 30%
2019-Nov-02 17:05:00 (2019-Nov-02 21:05:00 GMT): 40%
2019-Nov-02 17:05:00 (2019-Nov-02 21:05:00 GMT): 50%
2019-Nov-02 17:05:00 (2019-Nov-02 21:05:00 GMT): 60%
2019-Nov-02 17:05:00 (2019-Nov-02 21:05:00 GMT): 70%
2019-Nov-02 17:05:00 (2019-Nov-02 21:05:00 GMT): 80%

Finished Reading VCD variables
2019-Nov-02 17:05:00 (2019-Nov-02 21:05:00 GMT)
   With this vcd command,  788997 value changes and 0.000400201 second
simulation time were counted for power consumption calculation.

  Filename (activity)                    : mpadd.vcd
  Names in file that matched to design   : 1543/1543
  Annotation coverage for this file
   (Unique nets matched/Total nets)       : 1543/1825 = 84.5479%


  Total annotation coverage for all files of type VCD: 1543/1825 = 84.5479%
  Percent of VCD annotated nets with zero toggles: 0/1825 = 0%


Starting Levelizing
2019-Nov-02 17:05:00 (2019-Nov-02 21:05:00 GMT)
2019-Nov-02 17:05:00 (2019-Nov-02 21:05:00 GMT): 10%
2019-Nov-02 17:05:00 (2019-Nov-02 21:05:00 GMT): 20%
2019-Nov-02 17:05:00 (2019-Nov-02 21:05:00 GMT): 30%
2019-Nov-02 17:05:00 (2019-Nov-02 21:05:00 GMT): 40%
2019-Nov-02 17:05:00 (2019-Nov-02 21:05:00 GMT): 50%
2019-Nov-02 17:05:00 (2019-Nov-02 21:05:00 GMT): 60%
2019-Nov-02 17:05:00 (2019-Nov-02 21:05:00 GMT): 70%
2019-Nov-02 17:05:00 (2019-Nov-02 21:05:00 GMT): 80%
2019-Nov-02 17:05:00 (2019-Nov-02 21:05:00 GMT): 90%

Finished Levelizing
2019-Nov-02 17:05:00 (2019-Nov-02 21:05:00 GMT)

Starting Activity Propagation
2019-Nov-02 17:05:00 (2019-Nov-02 21:05:00 GMT)

Finished Activity Propagation
2019-Nov-02 17:05:00 (2019-Nov-02 21:05:00 GMT)

Activity annotation summary:
        Primary Inputs : 516/516 = 100%
          Flop outputs : 770/770 = 100%
  Memory/Macro outputs : 0/0 = 0%
      Tristate outputs : 0/0 = 0%
            Total Nets : 1543/1825 = 84.5479%

**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 938.3M, totSessionCpu=0:00:53 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1073.1M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: mpadd256_full
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1170.13)
Total number of fetched objects 1825
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1251.57 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1234.03 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:53.7 mem=1234.0M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 73.162  | 73.162  | 99.150  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2566   |  1026   |  1540   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.821%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1055.6M, totSessionCpu=0:00:54 **
** INFO : this run is activating low effort ccoptDesign flow
#optDebug: fT-E <X 2 0 0 1>
*** Starting optimizing excluded clock nets MEM= 1185.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1185.0M) ***
*** Starting optimizing excluded clock nets MEM= 1185.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1185.0M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 0.98 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:53.9/0:00:57.4 (0.9), mem = 1185.0M
    0.00V	    VSS
    1.08V	    VDD
Parsing VCD file mpadd.vcd

Starting Reading VCD variables
2019-Nov-02 17:05:01 (2019-Nov-02 21:05:01 GMT)
2019-Nov-02 17:05:01 (2019-Nov-02 21:05:01 GMT): 10%
2019-Nov-02 17:05:01 (2019-Nov-02 21:05:01 GMT): 20%
2019-Nov-02 17:05:01 (2019-Nov-02 21:05:01 GMT): 30%
2019-Nov-02 17:05:01 (2019-Nov-02 21:05:01 GMT): 40%
2019-Nov-02 17:05:01 (2019-Nov-02 21:05:01 GMT): 50%
2019-Nov-02 17:05:01 (2019-Nov-02 21:05:01 GMT): 60%
2019-Nov-02 17:05:01 (2019-Nov-02 21:05:01 GMT): 70%
2019-Nov-02 17:05:01 (2019-Nov-02 21:05:01 GMT): 80%

Finished Reading VCD variables
2019-Nov-02 17:05:01 (2019-Nov-02 21:05:01 GMT)
   With this vcd command,  788997 value changes and 0.000400201 second
simulation time were counted for power consumption calculation.
  1543 nets have been defined in perivous VCD file(s).
  The transition density and duty cycle have been overriden with current
file.
  These nets are listed in the log file eps.logv.

  Filename (activity)                    : mpadd.vcd
  Names in file that matched to design   : 1543/1543
  Annotation coverage for this file
   (Unique nets matched/Total nets)       : 1543/1825 = 84.5479%


  Total annotation coverage for all files of type VCD: 1543/1825 = 84.5479%
  Percent of VCD annotated nets with zero toggles: 0/1825 = 0%


Starting Activity Propagation
2019-Nov-02 17:05:01 (2019-Nov-02 21:05:01 GMT)

Finished Activity Propagation
2019-Nov-02 17:05:01 (2019-Nov-02 21:05:01 GMT)

Activity annotation summary:
        Primary Inputs : 516/516 = 100%
          Flop outputs : 770/770 = 100%
  Memory/Macro outputs : 0/0 = 0%
      Tristate outputs : 0/0 = 0%
            Total Nets : 1543/1825 = 84.5479%

*** DrvOpt [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:00:56.2/0:00:59.6 (0.9), mem = 1249.0M
End: GigaOpt high fanout net optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:57.0/0:01:00.4 (0.9), mem = 1251.1M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 13
Reclaim Optimization WNS Slack 0.044  TNS Slack 0.000 Density 69.82
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    69.82%|        -|   0.044|   0.000|   0:00:00.0| 1251.1M|
|    69.82%|        0|   0.044|   0.000|   0:00:00.0| 1270.2M|
|    69.82%|        0|   0.044|   0.000|   0:00:00.0| 1270.2M|
|    69.82%|        0|   0.044|   0.000|   0:00:00.0| 1270.2M|
|    69.82%|        0|   0.044|   0.000|   0:00:00.0| 1270.2M|
|    69.82%|        0|   0.044|   0.000|   0:00:00.0| 1270.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.044  TNS Slack 0.000 Density 69.82
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 10 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
*** Starting refinePlace (0:00:57.5 mem=1270.2M) ***
Total net bbox length = 2.825e+04 (1.460e+04 1.365e+04) (ext = 1.839e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1270.2MB
Summary Report:
Instances move: 0 (out of 1045 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.825e+04 (1.460e+04 1.365e+04) (ext = 1.839e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1270.2MB
*** Finished refinePlace (0:00:57.5 mem=1270.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1270.2M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=1270.2M) ***
*** AreaOpt [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:00:57.6/0:01:01.0 (0.9), mem = 1270.2M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=1232.13M, totSessionCpu=0:00:58).
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6509
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 10  Num Prerouted Wires = 2490
[NR-eGR] Read numTotalNets=1825  numIgnoredNets=10
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 1815 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1815 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.871261e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 5188
[NR-eGR] Metal2  (2V) length: 9.716300e+03um, number of vias: 7416
[NR-eGR] Metal3  (3H) length: 1.205643e+04um, number of vias: 1576
[NR-eGR] Metal4  (4V) length: 4.406560e+03um, number of vias: 458
[NR-eGR] Metal5  (5H) length: 2.940030e+03um, number of vias: 315
[NR-eGR] Metal6  (6V) length: 1.561800e+03um, number of vias: 231
[NR-eGR] Metal7  (7H) length: 1.669380e+03um, number of vias: 144
[NR-eGR] Metal8  (8V) length: 7.746000e+02um, number of vias: 111
[NR-eGR] Metal9  (9H) length: 3.320000e+01um, number of vias: 45
[NR-eGR] Metal10 (10V) length: 7.885000e+00um, number of vias: 31
[NR-eGR] Metal11 (11H) length: 5.200000e+01um, number of vias: 0
[NR-eGR] Total length: 3.321818e+04um, number of vias: 15515
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1205.81 MB )
Extraction called for design 'mpadd256_full' of instances=1054 and nets=1827 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mpadd256_full.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1205.809M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: mpadd256_full
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1212.6)
Total number of fetched objects 1825
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1270.5 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1270.5 CPU=0:00:00.4 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -postCTS
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:58.3/0:01:01.8 (0.9), mem = 1270.5M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    73.16|     0.00|       0|       0|       0|  69.82|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    73.16|     0.00|       0|       0|       0|  69.82| 0:00:00.0|  1289.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 10 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1289.7M) ***

*** DrvOpt [finish] : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:59.3/0:01:02.7 (0.9), mem = 1270.6M
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
#optDebug: fT-D <X 1 0 0 0>

Active setup views:
 av_wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'mpadd256_full' of instances=1054 and nets=1827 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mpadd256_full.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1211.410M)
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1211.41 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6509
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 10  Num Prerouted Wires = 2490
[NR-eGR] Read numTotalNets=1825  numIgnoredNets=10
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 1815 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1815 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.871261e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1211.41 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: mpadd256_full
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1213.43)
Total number of fetched objects 1825
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1277.32 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1277.32 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:59.9 mem=1277.3M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1115.5M, totSessionCpu=0:01:00 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 73.162  | 73.162  | 99.150  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2566   |  1026   |  1540   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.821%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1112.7M, totSessionCpu=0:01:01 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-1261       36  The skew target of %s for %s is too smal...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 44 warning(s), 0 error(s)

#% End ccopt_design (date=11/02 17:05:09, total cpu=0:00:23.1, real=0:00:24.0, peak res=1130.9M, current mem=1020.6M)
Clock tree timing engine global stage delay update for typ_rc_wc:setup.early...
Clock tree timing engine global stage delay update for typ_rc_wc:setup.early done. (took cpu=0:00:00.2 real=0:00:00.2)
Clock tree timing engine global stage delay update for typ_rc_wc:setup.late...
Clock tree timing engine global stage delay update for typ_rc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for typ_rc_bc:hold.early...
Clock tree timing engine global stage delay update for typ_rc_bc:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for typ_rc_bc:hold.late...
Clock tree timing engine global stage delay update for typ_rc_bc:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for typ_rc_wc:setup.early...
Clock tree timing engine global stage delay update for typ_rc_wc:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for typ_rc_wc:setup.late...
Clock tree timing engine global stage delay update for typ_rc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for typ_rc_bc:hold.early...
Clock tree timing engine global stage delay update for typ_rc_bc:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for typ_rc_bc:hold.late...
Clock tree timing engine global stage delay update for typ_rc_bc:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1017.7M, totSessionCpu=0:01:01 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.

Inside New SAV Test Harness

Both power views already specified through SAV. Applying 'set_power_analysis_mode -reset'
    0.00V	    VSS
    1.08V	    VDD

  Total annotation coverage for all files of type VCD: 1543/1825 = 84.5479%
  Percent of VCD annotated nets with zero toggles: 0/1825 = 0%


Starting Levelizing
2019-Nov-02 17:05:10 (2019-Nov-02 21:05:10 GMT)
2019-Nov-02 17:05:10 (2019-Nov-02 21:05:10 GMT): 10%
2019-Nov-02 17:05:10 (2019-Nov-02 21:05:10 GMT): 20%
2019-Nov-02 17:05:10 (2019-Nov-02 21:05:10 GMT): 30%
2019-Nov-02 17:05:10 (2019-Nov-02 21:05:10 GMT): 40%
2019-Nov-02 17:05:10 (2019-Nov-02 21:05:10 GMT): 50%
2019-Nov-02 17:05:10 (2019-Nov-02 21:05:10 GMT): 60%
2019-Nov-02 17:05:10 (2019-Nov-02 21:05:10 GMT): 70%
2019-Nov-02 17:05:10 (2019-Nov-02 21:05:10 GMT): 80%
2019-Nov-02 17:05:10 (2019-Nov-02 21:05:10 GMT): 90%

Finished Levelizing
2019-Nov-02 17:05:10 (2019-Nov-02 21:05:10 GMT)

Starting Activity Propagation
2019-Nov-02 17:05:10 (2019-Nov-02 21:05:10 GMT)

Finished Activity Propagation
2019-Nov-02 17:05:10 (2019-Nov-02 21:05:10 GMT)

Activity annotation summary:
        Primary Inputs : 516/516 = 100%
          Flop outputs : 770/770 = 100%
  Memory/Macro outputs : 0/0 = 0%
      Tristate outputs : 0/0 = 0%
            Total Nets : 1543/1825 = 84.5479%

**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1024.0M, totSessionCpu=0:01:02 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1156.4M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:03 mem=1322.1M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: mpadd256_full
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
Total number of fetched objects 1825
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=0.0M)

Active hold views:
 av_bc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:00.5 mem=0.0M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:00.5 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), mem = 0.0M
_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:03 mem=1322.1M ***
Restoring Auto Hold Views:  av_bc
Restoring Active Hold Views:  av_bc 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 39.9 ps, libStdDelay = 22.0 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: av_wc

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_wc
Hold  views included:
 av_bc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 73.162  | 73.162  | 99.150  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2566   |  1026   |  1540   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.055  |  0.055  |  0.116  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2566   |  1026   |  1540   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.821%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1114.5M, totSessionCpu=0:01:04 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:03.8/0:01:08.7 (0.9), mem = 1237.1M
*info: Run optDesign holdfix with 1 thread.
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt [finish] : cpu/real = 0:00:00.0/0:00:00.0 (1.1), totSession cpu/real = 0:01:03.8/0:01:08.8 (0.9), mem = 1273.8M

Active setup views:
 av_wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1273.76 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6509
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 10  Num Prerouted Wires = 2490
[NR-eGR] Read numTotalNets=1825  numIgnoredNets=10
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 1815 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1815 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.871261e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1273.76 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1156.6M, totSessionCpu=0:01:04 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: mpadd256_full
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
Total number of fetched objects 1825
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=36.4453 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=36.4453 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=36.4M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), mem = 0.0M
_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_wc 
Hold  views included:
 av_bc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 73.162  | 73.162  | 99.150  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2566   |  1026   |  1540   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.055  |  0.055  |  0.116  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2566   |  1026   |  1540   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.821%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:06, mem = 1155.1M, totSessionCpu=0:01:05 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
#% Begin routeDesign (date=11/02 17:05:15, mem=1058.8M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1058.81 (MB), peak = 1161.26 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1189.7M, init mem=1189.8M)
*info: Placed = 1054           (Fixed = 9)
*info: Unplaced = 0           
Placement Density:69.82%(7185/10291)
Placement Density (including fixed std cells):69.82%(7185/10291)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1189.7M)
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (10) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1189.7M) ***
#ROUTE-DESIGN-CMD: N5-process: 0 [db_process_node=]
#ROUTE-DESIGN-CMD: N3-process: 0 [db_process_node=]
#Start route 10 clock and analog nets...
% Begin globalDetailRoute (date=11/02 17:05:15, mem=1058.9M)

globalDetailRoute

#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Nov  2 17:05:15 2019
#
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=1817
#need_extraction net=1817 (total=1827)
#NanoRoute Version 19.10-p002_1 NR190418-1643/19_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sat Nov  2 17:05:15 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 1825 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1066.02 (MB), peak = 1161.26 (MB)
#Merging special wires: starts on Sat Nov  2 17:05:15 2019 with memory = 1066.19 (MB), peak = 1161.26 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
#
#Finished routing data preparation on Sat Nov  2 17:05:15 2019
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.68 (MB)
#Total memory = 1066.26 (MB)
#Peak memory = 1161.26 (MB)
#
#
#Start global routing on Sat Nov  2 17:05:15 2019
#
#
#Start global routing initialization on Sat Nov  2 17:05:15 2019
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.68 (MB)
#Total memory = 1066.27 (MB)
#Peak memory = 1161.26 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1069.19 (MB), peak = 1161.26 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 2651 um.
#Total half perimeter of net bounding box = 731 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 225 um.
#Total wire length on LAYER Metal3 = 1156 um.
#Total wire length on LAYER Metal4 = 1269 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2308
#Up-Via Summary (total 2308):
#           
#-----------------------
# Metal1            788
# Metal2            771
# Metal3            749
#-----------------------
#                  2308 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.76 (MB)
#Total memory = 1067.02 (MB)
#Peak memory = 1161.26 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.76 (MB)
#Total memory = 1067.02 (MB)
#Peak memory = 1161.26 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.62 (MB)
#Total memory = 1066.52 (MB)
#Peak memory = 1161.26 (MB)
#Number of warnings = 2
#Total number of warnings = 24
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Nov  2 17:05:15 2019
#
% End globalDetailRoute (date=11/02 17:05:15, total cpu=0:00:00.7, real=0:00:01.0, peak res=1066.5M, current mem=1066.5M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=11/02 17:05:16, mem=1066.5M)

globalDetailRoute

#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Nov  2 17:05:16 2019
#
#Generating timing data, please wait...
#1825 total nets, 10 already routed, 10 will ignore in trialRoute
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1032.65 (MB), peak = 1161.26 (MB)
#Reporting timing...
Total number of fetched objects 1825
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1240.66 CPU=0:00:00.2 REAL=0:00:00.0)
###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID M66-080-2)
#  Generated on:      Sat Nov  2 17:05:16 2019
#  Design:            mpadd256_full
#  Command:           routeDesign
###############################################################
#Normalized TNS: 1000.00 100.00 0.00 0.00 0.00 0.00
#Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1087.98 (MB), peak = 1161.26 (MB)
#Library Standard Delay: 22.00ps
#Slack threshold: 44.00ps
###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID M66-080-2)
#  Generated on:      Sat Nov  2 17:05:16 2019
#  Design:            mpadd256_full
#  Command:           routeDesign
###############################################################
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1088.15 (MB), peak = 1161.26 (MB)
#Use bna from skp: 0
#Use timing analysis from skp: 0
#Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1093.40 (MB), peak = 1161.26 (MB)
#Default setup view is reset to av_wc.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1093.52 (MB), peak = 1161.26 (MB)
#Current view: av_wc 
#Current enabled view: av_wc 
#Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1093.63 (MB), peak = 1161.26 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=1827)
#NanoRoute Version 19.10-p002_1 NR190418-1643/19_10-UB
#Start routing data preparation on Sat Nov  2 17:05:17 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 1825 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1093.84 (MB), peak = 1161.26 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1094.35 (MB), peak = 1161.26 (MB)
#Merging special wires: starts on Sat Nov  2 17:05:17 2019 with memory = 1094.52 (MB), peak = 1161.26 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
#
#Finished routing data preparation on Sat Nov  2 17:05:17 2019
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.23 (MB)
#Total memory = 1094.59 (MB)
#Peak memory = 1161.26 (MB)
#
#
#Start global routing on Sat Nov  2 17:05:17 2019
#
#
#Start global routing initialization on Sat Nov  2 17:05:17 2019
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sat Nov  2 17:05:17 2019
#
#Start routing resource analysis on Sat Nov  2 17:05:17 2019
#
#Routing resource analysis is done on Sat Nov  2 17:05:17 2019
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         603           0        1640    59.63%
#  Metal2         V         582           0        1640     0.00%
#  Metal3         H         603           0        1640     0.00%
#  Metal4         V         582           0        1640     0.00%
#  Metal5         H         603           0        1640     0.00%
#  Metal6         V         582           0        1640     0.00%
#  Metal7         H         603           0        1640     0.00%
#  Metal8         V         582           0        1640     0.00%
#  Metal9         H         603           0        1640    40.85%
#  Metal10        V         233           0        1640    39.57%
#  Metal11        H         241           0        1640     0.00%
#  --------------------------------------------------------------
#  Total                   5817       0.00%       18040    12.73%
#
#  10 nets (0.55%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat Nov  2 17:05:17 2019
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1095.54 (MB), peak = 1161.26 (MB)
#
#
#Global routing initialization is done on Sat Nov  2 17:05:17 2019
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1095.54 (MB), peak = 1161.26 (MB)
#
#Skip 1/3 round for no nets in the round...
#Skip 2/3 round for no nets in the round...
#Route nets in 3/3 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1100.15 (MB), peak = 1161.26 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1100.78 (MB), peak = 1161.26 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 1825.
#Total number of nets in the design = 1827.
#
#1815 routable nets have only global wires.
#10 routable nets have only detail routed wires.
#10 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1815  
#-----------------------------
#        Total            1815  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 10            1815  
#------------------------------------------------
#        Total                 10            1815  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  Metal10       1(0.06%)   (0.06%)
#  Metal11       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.01% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |   Metal1(H)   |        110.00 |        113.00 |
[hotspot] |   Metal2(V)   |          0.00 |          0.00 |
[hotspot] |   Metal3(H)   |          0.00 |          0.00 |
[hotspot] |   Metal4(V)   |          0.00 |          0.00 |
[hotspot] |   Metal5(H)   |          0.00 |          0.00 |
[hotspot] |   Metal6(V)   |          0.00 |          0.00 |
[hotspot] |   Metal7(H)   |          0.00 |          0.00 |
[hotspot] |   Metal8(V)   |          0.00 |          0.00 |
[hotspot] |   Metal9(H)   |         30.00 |         45.00 |
[hotspot] |   Metal10(V)   |         15.00 |         30.00 |
[hotspot] |   Metal11(H)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    |(Metal1   110.00 |(Metal1   113.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 30396 um.
#Total half perimeter of net bounding box = 29404 um.
#Total wire length on LAYER Metal1 = 31 um.
#Total wire length on LAYER Metal2 = 8358 um.
#Total wire length on LAYER Metal3 = 10006 um.
#Total wire length on LAYER Metal4 = 3767 um.
#Total wire length on LAYER Metal5 = 1828 um.
#Total wire length on LAYER Metal6 = 1700 um.
#Total wire length on LAYER Metal7 = 2757 um.
#Total wire length on LAYER Metal8 = 1387 um.
#Total wire length on LAYER Metal9 = 23 um.
#Total wire length on LAYER Metal10 = 43 um.
#Total wire length on LAYER Metal11 = 495 um.
#Total number of vias = 11682
#Up-Via Summary (total 11682):
#           
#-----------------------
# Metal1           5229
# Metal2           4016
# Metal3           1244
# Metal4            372
# Metal5            274
# Metal6            206
# Metal7            140
# Metal8             99
# Metal9             45
# Metal10            57
#-----------------------
#                 11682 
#
#Total number of involved regular nets 303
#Maximum src to sink distance  150.5
#Average of max src_to_sink distance  27.9
#Average of ave src_to_sink distance  17.4
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.06%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.62 (MB)
#Total memory = 1104.24 (MB)
#Peak memory = 1161.26 (MB)
#
#Finished global routing on Sat Nov  2 17:05:17 2019
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1103.21 (MB), peak = 1161.26 (MB)
#Start Track Assignment.
#Done with 2331 horizontal wires in 1 hboxes and 2019 vertical wires in 1 hboxes.
#Done with 382 horizontal wires in 1 hboxes and 387 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1        25.54 	  0.00%  	  0.00% 	  0.00%
# Metal2      8133.59 	  0.03%  	  0.00% 	  0.00%
# Metal3      8790.26 	  0.15%  	  0.00% 	  0.05%
# Metal4      2463.85 	  0.00%  	  0.00% 	  0.00%
# Metal5      1813.02 	  0.00%  	  0.00% 	  0.00%
# Metal6      1681.28 	  0.00%  	  0.00% 	  0.00%
# Metal7      2761.05 	  0.00%  	  0.00% 	  0.00%
# Metal8      1382.30 	  0.00%  	  0.00% 	  0.00%
# Metal9        21.68 	  0.00%  	  0.00% 	  0.00%
# Metal10       31.80 	  0.00%  	  0.00% 	  0.00%
# Metal11      504.41 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       27608.77  	  0.06% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 31902 um.
#Total half perimeter of net bounding box = 29404 um.
#Total wire length on LAYER Metal1 = 985 um.
#Total wire length on LAYER Metal2 = 8312 um.
#Total wire length on LAYER Metal3 = 10615 um.
#Total wire length on LAYER Metal4 = 3744 um.
#Total wire length on LAYER Metal5 = 1809 um.
#Total wire length on LAYER Metal6 = 1684 um.
#Total wire length on LAYER Metal7 = 2788 um.
#Total wire length on LAYER Metal8 = 1385 um.
#Total wire length on LAYER Metal9 = 44 um.
#Total wire length on LAYER Metal10 = 30 um.
#Total wire length on LAYER Metal11 = 504 um.
#Total number of vias = 11682
#Up-Via Summary (total 11682):
#           
#-----------------------
# Metal1           5229
# Metal2           4016
# Metal3           1244
# Metal4            372
# Metal5            274
# Metal6            206
# Metal7            140
# Metal8             99
# Metal9             45
# Metal10            57
#-----------------------
#                 11682 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1106.90 (MB), peak = 1161.26 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner typ_rc /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#typ_rc [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Generating the tQuantus model file automatically.
#num_tile=24090 avg_aspect_ratio=2.082489 
#Vertical num_row 55 per_row= 432 halo= 12000 
#hor_num_col = 63 final aspect_ratio= 1.726033
#Build RC corners: cpu time = 00:00:23, elapsed time = 00:00:30, memory = 1297.77 (MB), peak = 1304.62 (MB)
#
#Start Post Track Assignment Wire Spread.
#Done with 672 horizontal wires in 1 hboxes and 564 vertical wires in 1 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Init Design Signature = -856220774
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x3 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 4 hboxes with single thread on machine with  Core_i5 3.20GHz 6144KB Cache 4CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 1825 nets were built. 42 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    50.57 (MB), total memory =  1198.72 (MB), peak memory =  1304.62 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1151.97 (MB), peak = 1304.62 (MB)
#RC Statistics: 7893 Res, 4352 Ground Cap, 287 XCap (Edge to Edge)
#RC V/H edge ratio: 0.50, Avg V/H Edge Length: 3431.99 (5472), Avg L-Edge Length: 12106.07 (1565)
#Start writing rcdb into /tmp/innovus_temp_8067_M66-080-2_asludds_zxyVlT/nr8067_3A83C2.rcdb.d
#Finish writing rcdb with 10314 nodes, 8489 edges, and 574 xcaps
#42 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_8067_M66-080-2_asludds_zxyVlT/nr8067_3A83C2.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1412.070M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_8067_M66-080-2_asludds_zxyVlT/nr8067_3A83C2.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell mpadd256_full has rcdb /tmp/innovus_temp_8067_M66-080-2_asludds_zxyVlT/nr8067_3A83C2.rcdb.d specified
Cell mpadd256_full, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1388.070M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#Final Design Signature = -999897306
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:25
#Elapsed time = 00:00:32
#Increased memory = 48.90 (MB)
#Total memory = 1155.92 (MB)
#Peak memory = 1304.62 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
#Reporting timing...
Reading RCDB with compressed RC data.
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 1825
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1827,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1420.65 CPU=0:00:00.3 REAL=0:00:00.0)
Glitch Analysis: View av_wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_wc -- Total Number of Nets Analyzed = 1825. 
Total number of fetched objects 1825
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1827,  0.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1428.93 CPU=0:00:00.0 REAL=0:00:00.0)
###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID M66-080-2)
#  Generated on:      Sat Nov  2 17:05:51 2019
#  Design:            mpadd256_full
#  Command:           routeDesign
###############################################################
#Normalized TNS: 1000.00 100.00 0.00 0.00 0.00 0.00
#Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1156.41 (MB), peak = 1304.62 (MB)
#Library Standard Delay: 22.00ps
#Slack threshold: 0.00ps
###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID M66-080-2)
#  Generated on:      Sat Nov  2 17:05:51 2019
#  Design:            mpadd256_full
#  Command:           routeDesign
###############################################################
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1156.42 (MB), peak = 1304.62 (MB)
#Use bna from skp: 0
#Use timing analysis from skp: 0
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1156.42 (MB), peak = 1304.62 (MB)
Worst slack reported in the design = 71.926781 (late)

*** writeDesignTiming (0:00:00.1) ***
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1156.62 (MB), peak = 1304.62 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 1825
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1156.64 (MB), peak = 1304.62 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 1825
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 35 horizontal wires in 1 hboxes and 56 vertical wires in 1 hboxes.
#Done with 4 horizontal wires in 1 hboxes and 13 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1        25.54 	  0.00%  	  0.00% 	  0.00%
# Metal2      8117.82 	  0.01%  	  0.00% 	  0.00%
# Metal3      8797.49 	  0.15%  	  0.00% 	  0.05%
# Metal4      2463.85 	  0.00%  	  0.00% 	  0.00%
# Metal5      1813.22 	  0.00%  	  0.00% 	  0.00%
# Metal6      1681.28 	  0.00%  	  0.00% 	  0.00%
# Metal7      2761.25 	  0.00%  	  0.00% 	  0.00%
# Metal8      1382.11 	  0.00%  	  0.00% 	  0.00%
# Metal9        21.68 	  0.00%  	  0.00% 	  0.00%
# Metal10       31.80 	  0.00%  	  0.00% 	  0.00%
# Metal11      504.41 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       27600.44  	  0.05% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 31898 um.
#Total half perimeter of net bounding box = 29404 um.
#Total wire length on LAYER Metal1 = 1032 um.
#Total wire length on LAYER Metal2 = 8310 um.
#Total wire length on LAYER Metal3 = 10576 um.
#Total wire length on LAYER Metal4 = 3737 um.
#Total wire length on LAYER Metal5 = 1810 um.
#Total wire length on LAYER Metal6 = 1682 um.
#Total wire length on LAYER Metal7 = 2789 um.
#Total wire length on LAYER Metal8 = 1385 um.
#Total wire length on LAYER Metal9 = 44 um.
#Total wire length on LAYER Metal10 = 30 um.
#Total wire length on LAYER Metal11 = 504 um.
#Total number of vias = 11682
#Up-Via Summary (total 11682):
#           
#-----------------------
# Metal1           5229
# Metal2           4016
# Metal3           1244
# Metal4            372
# Metal5            274
# Metal6            206
# Metal7            140
# Metal8             99
# Metal9             45
# Metal10            57
#-----------------------
#                 11682 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1157.13 (MB), peak = 1304.62 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:27
#Elapsed time = 00:00:34
#Increased memory = 67.55 (MB)
#Total memory = 1154.45 (MB)
#Peak memory = 1304.62 (MB)
#Start reading timing information from file .timing_file_8067.tif.gz ...
#Read in timing information for 774 ports, 1054 instances from timing file .timing_file_8067.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1250.89 (MB), peak = 1304.62 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 32656 um.
#Total half perimeter of net bounding box = 29404 um.
#Total wire length on LAYER Metal1 = 266 um.
#Total wire length on LAYER Metal2 = 8636 um.
#Total wire length on LAYER Metal3 = 10648 um.
#Total wire length on LAYER Metal4 = 5232 um.
#Total wire length on LAYER Metal5 = 2101 um.
#Total wire length on LAYER Metal6 = 1649 um.
#Total wire length on LAYER Metal7 = 2658 um.
#Total wire length on LAYER Metal8 = 1094 um.
#Total wire length on LAYER Metal9 = 52 um.
#Total wire length on LAYER Metal10 = 29 um.
#Total wire length on LAYER Metal11 = 294 um.
#Total number of vias = 12519
#Up-Via Summary (total 12519):
#           
#-----------------------
# Metal1           5262
# Metal2           4585
# Metal3           1462
# Metal4            387
# Metal5            288
# Metal6            210
# Metal7            150
# Metal8             99
# Metal9             45
# Metal10            31
#-----------------------
#                 12519 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = -4.93 (MB)
#Total memory = 1149.52 (MB)
#Peak memory = 1304.62 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1152.20 (MB), peak = 1304.62 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 32656 um.
#Total half perimeter of net bounding box = 29404 um.
#Total wire length on LAYER Metal1 = 266 um.
#Total wire length on LAYER Metal2 = 8636 um.
#Total wire length on LAYER Metal3 = 10648 um.
#Total wire length on LAYER Metal4 = 5232 um.
#Total wire length on LAYER Metal5 = 2101 um.
#Total wire length on LAYER Metal6 = 1649 um.
#Total wire length on LAYER Metal7 = 2658 um.
#Total wire length on LAYER Metal8 = 1094 um.
#Total wire length on LAYER Metal9 = 52 um.
#Total wire length on LAYER Metal10 = 29 um.
#Total wire length on LAYER Metal11 = 294 um.
#Total number of vias = 12519
#Up-Via Summary (total 12519):
#           
#-----------------------
# Metal1           5262
# Metal2           4585
# Metal3           1462
# Metal4            387
# Metal5            288
# Metal6            210
# Metal7            150
# Metal8             99
# Metal9             45
# Metal10            31
#-----------------------
#                 12519 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 32656 um.
#Total half perimeter of net bounding box = 29404 um.
#Total wire length on LAYER Metal1 = 266 um.
#Total wire length on LAYER Metal2 = 8636 um.
#Total wire length on LAYER Metal3 = 10648 um.
#Total wire length on LAYER Metal4 = 5232 um.
#Total wire length on LAYER Metal5 = 2101 um.
#Total wire length on LAYER Metal6 = 1649 um.
#Total wire length on LAYER Metal7 = 2658 um.
#Total wire length on LAYER Metal8 = 1094 um.
#Total wire length on LAYER Metal9 = 52 um.
#Total wire length on LAYER Metal10 = 29 um.
#Total wire length on LAYER Metal11 = 294 um.
#Total number of vias = 12519
#Up-Via Summary (total 12519):
#           
#-----------------------
# Metal1           5262
# Metal2           4585
# Metal3           1462
# Metal4            387
# Metal5            288
# Metal6            210
# Metal7            150
# Metal8             99
# Metal9             45
# Metal10            31
#-----------------------
#                 12519 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#99.94% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1152.84 (MB), peak = 1304.62 (MB)
#CELL_VIEW mpadd256_full,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 32656 um.
#Total half perimeter of net bounding box = 29404 um.
#Total wire length on LAYER Metal1 = 266 um.
#Total wire length on LAYER Metal2 = 8636 um.
#Total wire length on LAYER Metal3 = 10648 um.
#Total wire length on LAYER Metal4 = 5232 um.
#Total wire length on LAYER Metal5 = 2101 um.
#Total wire length on LAYER Metal6 = 1649 um.
#Total wire length on LAYER Metal7 = 2658 um.
#Total wire length on LAYER Metal8 = 1094 um.
#Total wire length on LAYER Metal9 = 52 um.
#Total wire length on LAYER Metal10 = 29 um.
#Total wire length on LAYER Metal11 = 294 um.
#Total number of vias = 12519
#Total number of multi-cut vias = 11927 ( 95.3%)
#Total number of single cut vias = 592 (  4.7%)
#Up-Via Summary (total 12519):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           552 ( 10.5%)      4710 ( 89.5%)       5262
# Metal2            29 (  0.6%)      4556 ( 99.4%)       4585
# Metal3             0 (  0.0%)      1462 (100.0%)       1462
# Metal4             0 (  0.0%)       387 (100.0%)        387
# Metal5             0 (  0.0%)       288 (100.0%)        288
# Metal6             0 (  0.0%)       210 (100.0%)        210
# Metal7             0 (  0.0%)       150 (100.0%)        150
# Metal8             0 (  0.0%)        99 (100.0%)         99
# Metal9             3 (  6.7%)        42 ( 93.3%)         45
# Metal10            8 ( 25.8%)        23 ( 74.2%)         31
#-----------------------------------------------------------
#                  592 (  4.7%)     11927 ( 95.3%)      12519 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1227.74 (MB), peak = 1304.62 (MB)
#CELL_VIEW mpadd256_full,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Nov  2 17:06:05 2019
#
#
#Start Post Route Wire Spread.
#Done with 564 horizontal wires in 1 hboxes and 452 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 33057 um.
#Total half perimeter of net bounding box = 29404 um.
#Total wire length on LAYER Metal1 = 269 um.
#Total wire length on LAYER Metal2 = 8744 um.
#Total wire length on LAYER Metal3 = 10825 um.
#Total wire length on LAYER Metal4 = 5292 um.
#Total wire length on LAYER Metal5 = 2114 um.
#Total wire length on LAYER Metal6 = 1657 um.
#Total wire length on LAYER Metal7 = 2682 um.
#Total wire length on LAYER Metal8 = 1099 um.
#Total wire length on LAYER Metal9 = 52 um.
#Total wire length on LAYER Metal10 = 29 um.
#Total wire length on LAYER Metal11 = 295 um.
#Total number of vias = 12519
#Total number of multi-cut vias = 11927 ( 95.3%)
#Total number of single cut vias = 592 (  4.7%)
#Up-Via Summary (total 12519):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           552 ( 10.5%)      4710 ( 89.5%)       5262
# Metal2            29 (  0.6%)      4556 ( 99.4%)       4585
# Metal3             0 (  0.0%)      1462 (100.0%)       1462
# Metal4             0 (  0.0%)       387 (100.0%)        387
# Metal5             0 (  0.0%)       288 (100.0%)        288
# Metal6             0 (  0.0%)       210 (100.0%)        210
# Metal7             0 (  0.0%)       150 (100.0%)        150
# Metal8             0 (  0.0%)        99 (100.0%)         99
# Metal9             3 (  6.7%)        42 ( 93.3%)         45
# Metal10            8 ( 25.8%)        23 ( 74.2%)         31
#-----------------------------------------------------------
#                  592 (  4.7%)     11927 ( 95.3%)      12519 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1231.09 (MB), peak = 1304.62 (MB)
#CELL_VIEW mpadd256_full,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1153.95 (MB), peak = 1304.62 (MB)
#CELL_VIEW mpadd256_full,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 33057 um.
#Total half perimeter of net bounding box = 29404 um.
#Total wire length on LAYER Metal1 = 269 um.
#Total wire length on LAYER Metal2 = 8744 um.
#Total wire length on LAYER Metal3 = 10825 um.
#Total wire length on LAYER Metal4 = 5292 um.
#Total wire length on LAYER Metal5 = 2114 um.
#Total wire length on LAYER Metal6 = 1657 um.
#Total wire length on LAYER Metal7 = 2682 um.
#Total wire length on LAYER Metal8 = 1099 um.
#Total wire length on LAYER Metal9 = 52 um.
#Total wire length on LAYER Metal10 = 29 um.
#Total wire length on LAYER Metal11 = 295 um.
#Total number of vias = 12519
#Total number of multi-cut vias = 11927 ( 95.3%)
#Total number of single cut vias = 592 (  4.7%)
#Up-Via Summary (total 12519):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           552 ( 10.5%)      4710 ( 89.5%)       5262
# Metal2            29 (  0.6%)      4556 ( 99.4%)       4585
# Metal3             0 (  0.0%)      1462 (100.0%)       1462
# Metal4             0 (  0.0%)       387 (100.0%)        387
# Metal5             0 (  0.0%)       288 (100.0%)        288
# Metal6             0 (  0.0%)       210 (100.0%)        210
# Metal7             0 (  0.0%)       150 (100.0%)        150
# Metal8             0 (  0.0%)        99 (100.0%)         99
# Metal9             3 (  6.7%)        42 ( 93.3%)         45
# Metal10            8 ( 25.8%)        23 ( 74.2%)         31
#-----------------------------------------------------------
#                  592 (  4.7%)     11927 ( 95.3%)      12519 
#
#detailRoute Statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = -2.81 (MB)
#Total memory = 1151.64 (MB)
#Peak memory = 1304.62 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:43
#Elapsed time = 00:00:51
#Increased memory = 51.57 (MB)
#Total memory = 1118.12 (MB)
#Peak memory = 1304.62 (MB)
#Number of warnings = 1
#Total number of warnings = 26
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Nov  2 17:06:06 2019
#
% End globalDetailRoute (date=11/02 17:06:06, total cpu=0:00:43.2, real=0:00:50.0, peak res=1304.6M, current mem=1093.1M)
#Default setup view is reset to av_wc.
#routeDesign: cpu time = 00:00:44, elapsed time = 00:00:52, memory = 1084.84 (MB), peak = 1304.62 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
WARNING   TCLCMD-1403          2  '%s'                                     
*** Message Summary: 3 warning(s), 0 error(s)

#% End routeDesign (date=11/02 17:06:06, total cpu=0:00:44.3, real=0:00:51.0, peak res=1304.6M, current mem=1084.8M)
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
#num needed restored net=0
#need_extraction net=0 (total=1827)
#Start routing data preparation on Sat Nov  2 17:06:07 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 1825 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1089.27 (MB), peak = 1304.62 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner typ_rc /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#typ_rc [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1103.40 (MB), peak = 1304.62 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner typ_rc /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#typ_rc [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1108.68 (MB), peak = 1304.62 (MB)
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Sat Nov  2 17:06:10 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 1825 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1100.58 (MB), peak = 1304.62 (MB)
#Start routing data preparation on Sat Nov  2 17:06:10 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 1825 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1100.58 (MB), peak = 1304.62 (MB)
#Init Design Signature = 225585878
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x3 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 4 hboxes with single thread on machine with  Core_i5 3.20GHz 6144KB Cache 4CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 1825 nets were built. 23 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    49.00 (MB), total memory =  1149.62 (MB), peak memory =  1304.62 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1104.08 (MB), peak = 1304.62 (MB)
#RC Statistics: 9200 Res, 5088 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.45, Avg V/H Edge Length: 3264.17 (5949), Avg L-Edge Length: 8818.43 (2642)
#Start writing rcdb into /tmp/innovus_temp_8067_M66-080-2_asludds_zxyVlT/nr8067_tdwvbZ.rcdb.d
#Finish writing rcdb with 11050 nodes, 9225 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1105.04 (MB), peak = 1304.62 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_8067_M66-080-2_asludds_zxyVlT/nr8067_tdwvbZ.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1370.777M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_8067_M66-080-2_asludds_zxyVlT/nr8067_tdwvbZ.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell mpadd256_full has rcdb /tmp/innovus_temp_8067_M66-080-2_asludds_zxyVlT/nr8067_tdwvbZ.rcdb.d specified
Cell mpadd256_full, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1346.777M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 12.89 (MB)
#Total memory = 1102.16 (MB)
#Peak memory = 1304.62 (MB)
#
#23 inserted nodes are removed
#Final Design Signature = 225585878
Starting delay calculation for Setup views
AAE DB initialization (MEM=1363.86 CPU=0:00:00.1 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: mpadd256_full
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1367.88)
Reading RCDB with compressed RC data.
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 1825
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1449.31 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1431.77 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:55 mem=1431.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 73.267  | 73.267  | 99.135  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2566   |  1026   |  1540   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.821%
------------------------------------------------------------
Reported timing to dir postRouteTiming
Total CPU time: 6.3 sec
Total Real time: 9.0 sec
Total Memory Usage: 1386.769531 Mbytes
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: mpadd256_full
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1370.57)
*** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
Total number of fetched objects 1825
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1434.47 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1434.47 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:56 mem=1434.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_bc 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.055  |  0.055  |  0.116  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2566   |  1026   |  1540   |
+--------------------+---------+---------+---------+

Density: 69.821%
------------------------------------------------------------
Reported timing to dir postRouteTiming
Total CPU time: 0.69 sec
Total Real time: 0.0 sec
Total Memory Usage: 1369.261719 Mbytes
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=11/02 17:06:15, mem=1106.8M)
% Begin Save ccopt configuration ... (date=11/02 17:06:15, mem=1109.4M)
% End Save ccopt configuration ... (date=11/02 17:06:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1110.3M, current mem=1110.3M)
% Begin Save netlist data ... (date=11/02 17:06:15, mem=1110.3M)
Writing Binary DB to par_postRoute.enc.dat/mpadd256_full.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/02 17:06:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1110.4M, current mem=1110.4M)
Saving congestion map file par_postRoute.enc.dat/mpadd256_full.route.congmap.gz ...
% Begin Save AAE data ... (date=11/02 17:06:16, mem=1110.4M)
Saving AAE Data ...
% End Save AAE data ... (date=11/02 17:06:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1110.5M, current mem=1110.5M)
% Begin Save clock tree data ... (date=11/02 17:06:16, mem=1110.5M)
% End Save clock tree data ... (date=11/02 17:06:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1110.5M, current mem=1110.5M)
Saving preference file par_postRoute.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/02 17:06:16, mem=1110.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/02 17:06:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1110.7M, current mem=1110.7M)
Saving PG file par_postRoute.enc.dat/mpadd256_full.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1369.3M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/02 17:06:16, mem=1110.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=11/02 17:06:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1110.8M, current mem=1110.8M)
% Begin Save routing data ... (date=11/02 17:06:16, mem=1110.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1369.3M) ***
% End Save routing data ... (date=11/02 17:06:17, total cpu=0:00:00.0, real=0:00:01.0, peak res=1110.8M, current mem=1110.8M)
Saving property file par_postRoute.enc.dat/mpadd256_full.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1372.3M) ***
#Saving pin access data to file par_postRoute.enc.dat/mpadd256_full.apa ...
#
Saving preRoute extracted patterns in file 'par_postRoute.enc.dat/mpadd256_full.techData.gz' ...
Saving preRoute extraction data in directory 'extraction' ...
% Begin Save power constraints data ... (date=11/02 17:06:17, mem=1111.4M)
% End Save power constraints data ... (date=11/02 17:06:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1111.5M, current mem=1111.5M)
Generated self-contained design par_postRoute.enc.dat
#% End save design ... (date=11/02 17:06:18, total cpu=0:00:01.5, real=0:00:03.0, peak res=1111.9M, current mem=1111.9M)
*** Message Summary: 0 warning(s), 0 error(s)

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1111.9M, totSessionCpu=0:01:58 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.

Inside New SAV Test Harness

Both power views already specified through SAV. Applying 'set_power_analysis_mode -reset'
#################################################################################
# Design Stage: PostRoute
# Design Name: mpadd256_full
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
    0.00V	    VSS
    1.08V	    VDD

  Total annotation coverage for all files of type VCD: 1543/1825 = 84.5479%
  Percent of VCD annotated nets with zero toggles: 0/1825 = 0%


Starting Activity Propagation
2019-Nov-02 17:06:19 (2019-Nov-02 21:06:19 GMT)

Finished Activity Propagation
2019-Nov-02 17:06:19 (2019-Nov-02 21:06:19 GMT)

Activity annotation summary:
        Primary Inputs : 516/516 = 100%
          Flop outputs : 770/770 = 100%
  Memory/Macro outputs : 0/0 = 0%
      Tristate outputs : 0/0 = 0%
            Total Nets : 1543/1825 = 84.5479%

**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1113.8M, totSessionCpu=0:01:58 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1382.8M, init mem=1382.8M)
*info: Placed = 1054           (Fixed = 9)
*info: Unplaced = 0           
Placement Density:69.82%(7185/10291)
Placement Density (including fixed std cells):69.82%(7185/10291)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1382.7M)
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
The design is extracted. Skipping TQuantus.
Reading RCDB with compressed RC data.
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: mpadd256_full
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0.84375)
*** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
Total number of fetched objects 1825
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=48.7109 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=48.7109 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=48.7M)

Active hold views:
 av_bc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (HoldAware) cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=48.7M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), mem = 48.7M
_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PostRoute
# Design Name: mpadd256_full
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1382.84)
*** Calculating scaling factor for libs_wc libraries using the default operating condition of each library.
Total number of fetched objects 1825
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1446.74 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1446.74 CPU=0:00:00.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:59 mem=1446.7M)
Restoring Auto Hold Views:  av_bc
Restoring Active Hold Views:  av_bc 
Restoring Hold Target Slack: 0

------------------------------------------------------------
     Initial Non-SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 73.267  | 73.267  | 99.135  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2566   |  1026   |  1540   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.821%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1138.2M, totSessionCpu=0:01:59 **
Info: Done creating the CCOpt slew target map.
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:        10 (unrouted=0, trialRouted=0, noStatus=0, routed=10, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1817 (unrouted=2, trialRouted=0, noStatus=0, routed=1815, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 9 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    buffer_cells is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    inverter_cells is set for at least one key
    primary_delay_corner: typ_rc_wc (default: )
    route_type is set for at least one key
    source_driver is set for at least one key
    target_insertion_delay is set for at least one key
    target_max_trans is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk_input:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
      source_driver: INVX1/A INVX1/Y (default: )
    For power domain auto-default:
      Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
      Inverters:   {CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1}
      Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
      Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 10290.780um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner typ_rc_wc:setup, late and power domain auto-default:
      Slew time target (leaf):    0.100ns
      Slew time target (trunk):   0.100ns
      Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.070ns
      Buffer max distance: 741.754um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=741.754um, saturatedSlew=0.084ns, speed=6622.803um per ns, cellArea=11.066um^2 per 1000um}
      Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=607.857um, saturatedSlew=0.083ns, speed=8225.399um per ns, cellArea=10.690um^2 per 1000um}
      Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=769.286um, saturatedSlew=0.084ns, speed=3362.264um per ns, cellArea=19.561um^2 per 1000um}
      Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=770.000um, saturatedSlew=0.084ns, speed=3365.385um per ns, cellArea=17.766um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    Clock tree balancer configuration for skew_group clk_input/sys_con:
      Sources:                     pin CLK
      Total number of sinks:       770
      Delay constrained sinks:     770
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner typ_rc_wc:setup.late:
      Skew target:                 0.070ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_input: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_input: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_input: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk_input/sys_con with 770 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    ------------------------------------------------------------------------
    Layer              Via Cell      Res.     Cap.     RC       Top of Stack
    Range                            (Ohm)    (fF)     (fs)     Only
    ------------------------------------------------------------------------
    Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
    Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
    Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
    Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
    Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
    Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
    Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
    Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
    Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
    Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
    ------------------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.2 real=0:00:01.2)
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for typ_rc_wc:setup.late...
  Clock tree timing engine global stage delay update for typ_rc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
    cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
    cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
    sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.009pF, leaf=0.185pF, total=0.194pF
    wire lengths     : top=0.000um, trunk=160.415um, leaf=2490.500um, total=2650.915um
    hp wire lengths  : top=0.000um, trunk=108.640um, leaf=599.765um, total=708.405um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.100ns count=2 avg=0.037ns sd=0.000ns min=0.036ns max=0.037ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=8 avg=0.070ns sd=0.002ns min=0.068ns max=0.073ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CLKBUFX12: 9 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk_input/sys_con: unconstrained
  Skew group summary PRO initial state:
    skew_group clk_input/sys_con: insertion delay [min=0.146, max=0.148, avg=0.147, sd=0.001], skew [0.003 vs 0.070], 100% {0.146, 0.148} (wid=0.002 ws=0.001) (gid=0.147 gs=0.003)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Resolving skew group constraints done.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 10, tested: 10, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
    cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
    cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
    sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.009pF, leaf=0.185pF, total=0.194pF
    wire lengths     : top=0.000um, trunk=160.415um, leaf=2490.500um, total=2650.915um
    hp wire lengths  : top=0.000um, trunk=108.640um, leaf=599.765um, total=708.405um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.100ns count=2 avg=0.037ns sd=0.000ns min=0.036ns max=0.037ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=8 avg=0.070ns sd=0.002ns min=0.068ns max=0.073ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: CLKBUFX12: 9 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk_input/sys_con: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk_input/sys_con: insertion delay [min=0.146, max=0.148, avg=0.147, sd=0.001], skew [0.003 vs 0.070], 100% {0.146, 0.148} (wid=0.002 ws=0.001) (gid=0.147 gs=0.003)
  Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for typ_rc_wc:setup.late...
  Clock tree timing engine global stage delay update for typ_rc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
    cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
    cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
    sink capacitance : count=770, total=0.181pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.009pF, leaf=0.185pF, total=0.194pF
    wire lengths     : top=0.000um, trunk=160.415um, leaf=2490.500um, total=2650.915um
    hp wire lengths  : top=0.000um, trunk=108.640um, leaf=599.765um, total=708.405um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.100ns count=2 avg=0.037ns sd=0.000ns min=0.036ns max=0.037ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=8 avg=0.070ns sd=0.002ns min=0.068ns max=0.073ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CLKBUFX12: 9 
  Primary reporting skew groups PRO final:
    skew_group default.clk_input/sys_con: unconstrained
  Skew group summary PRO final:
    skew_group clk_input/sys_con: insertion delay [min=0.146, max=0.148, avg=0.147, sd=0.001], skew [0.003 vs 0.070], 100% {0.146, 0.148} (wid=0.002 ws=0.001) (gid=0.147 gs=0.003)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:        10 (unrouted=0, trialRouted=0, noStatus=0, routed=10, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1817 (unrouted=2, trialRouted=0, noStatus=0, routed=1815, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:01.4 real=0:00:01.4)
**INFO: Start fixing DRV (Mem = 1403.05M) ...
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -postRoute -maintainWNS -setupTNSCostFactor 0.3 -max_tran -max_cap -maxLocalDensity 0.96 -numThreads 1 
Info: 10 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:00.4/0:02:17.9 (0.9), mem = 1403.1M
    0.00V	    VSS
    1.08V	    VDD

  Total annotation coverage for all files of type VCD: 1543/1825 = 84.5479%
  Percent of VCD annotated nets with zero toggles: 0/1825 = 0%


Starting Activity Propagation
2019-Nov-02 17:06:21 (2019-Nov-02 21:06:21 GMT)

Finished Activity Propagation
2019-Nov-02 17:06:21 (2019-Nov-02 21:06:21 GMT)

Activity annotation summary:
        Primary Inputs : 516/516 = 100%
          Flop outputs : 770/770 = 100%
  Memory/Macro outputs : 0/0 = 0%
      Tristate outputs : 0/0 = 0%
            Total Nets : 1543/1825 = 84.5479%

DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    73.27|     0.00|       0|       0|       0|  69.82|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    73.27|     0.00|       0|       0|       0|  69.82| 0:00:00.0|  1638.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 10 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1638.9M) ***

*** DrvOpt [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:02:02.7/0:02:20.1 (0.9), mem = 1619.8M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 1534.80M).

------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.04min real=0.05min mem=1534.8M)                             
------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 73.267  | 73.267  | 99.135  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2566   |  1026   |  1540   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.821%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1279.4M, totSessionCpu=0:02:03 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:04 mem=1534.8M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: mpadd256_full
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
Total number of fetched objects 1825
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=32.4766 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=32.4766 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=32.5M)
Done building cte hold timing graph (fixHold) cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=32.5M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:00.5 mem=32.5M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), mem = 32.5M
_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:04 mem=1534.8M ***
Restoring Hold Target Slack: 0

*Info: minBufDelay = 39.9 ps, libStdDelay = 22.0 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: av_wc

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_wc
Hold  views included:
 av_bc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 73.267  | 73.267  | 99.135  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2566   |  1026   |  1540   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.055  |  0.055  |  0.116  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2566   |  1026   |  1540   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.821%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1276.0M, totSessionCpu=0:02:04 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:04.3/0:02:22.3 (0.9), mem = 1536.8M
*info: Run optDesign holdfix with 1 thread.
Info: 10 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.8), totSession cpu/real = 0:02:04.3/0:02:22.3 (0.9), mem = 1536.8M
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1269.9M, totSessionCpu=0:02:04 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=1534.84M, totSessionCpu=0:02:05).
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1276.0M, totSessionCpu=0:02:05 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
Worst Slack : 73.267 ns
Total 0 nets layer assigned (0.0).

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
Worst Slack : 73.267 ns
Total 0 nets layer assigned (0.1).

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 73.267  | 73.267  | 99.135  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2566   |  1026   |  1540   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.821%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1190.2M, totSessionCpu=0:02:05 **
*** Starting refinePlace (0:02:05 mem=1465.6M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1465.6MB
Summary Report:
Instances move: 0 (out of 1045 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1465.6MB
*** Finished refinePlace (0:02:05 mem=1465.6M) ***
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Sat Nov  2 17:06:27 2019
#
#num needed restored net=0
#need_extraction net=0 (total=1827)
#Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 19.10-p002_1 NR190418-1643/19_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sat Nov  2 17:06:27 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 1825 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1192.61 (MB), peak = 1304.62 (MB)
#Merging special wires: starts on Sat Nov  2 17:06:27 2019 with memory = 1192.61 (MB), peak = 1304.62 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
#
#Finished routing data preparation on Sat Nov  2 17:06:27 2019
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.81 (MB)
#Total memory = 1192.61 (MB)
#Peak memory = 1304.62 (MB)
#
#
#Start global routing on Sat Nov  2 17:06:27 2019
#
#
#Start global routing initialization on Sat Nov  2 17:06:27 2019
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.81 (MB)
#Total memory = 1192.61 (MB)
#Peak memory = 1304.62 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1194.92 (MB), peak = 1304.62 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 33057 um.
#Total half perimeter of net bounding box = 29404 um.
#Total wire length on LAYER Metal1 = 269 um.
#Total wire length on LAYER Metal2 = 8744 um.
#Total wire length on LAYER Metal3 = 10825 um.
#Total wire length on LAYER Metal4 = 5292 um.
#Total wire length on LAYER Metal5 = 2114 um.
#Total wire length on LAYER Metal6 = 1657 um.
#Total wire length on LAYER Metal7 = 2682 um.
#Total wire length on LAYER Metal8 = 1099 um.
#Total wire length on LAYER Metal9 = 52 um.
#Total wire length on LAYER Metal10 = 29 um.
#Total wire length on LAYER Metal11 = 295 um.
#Total number of vias = 12519
#Total number of multi-cut vias = 11927 ( 95.3%)
#Total number of single cut vias = 592 (  4.7%)
#Up-Via Summary (total 12519):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           552 ( 10.5%)      4710 ( 89.5%)       5262
# Metal2            29 (  0.6%)      4556 ( 99.4%)       4585
# Metal3             0 (  0.0%)      1462 (100.0%)       1462
# Metal4             0 (  0.0%)       387 (100.0%)        387
# Metal5             0 (  0.0%)       288 (100.0%)        288
# Metal6             0 (  0.0%)       210 (100.0%)        210
# Metal7             0 (  0.0%)       150 (100.0%)        150
# Metal8             0 (  0.0%)        99 (100.0%)         99
# Metal9             3 (  6.7%)        42 ( 93.3%)         45
# Metal10            8 ( 25.8%)        23 ( 74.2%)         31
#-----------------------------------------------------------
#                  592 (  4.7%)     11927 ( 95.3%)      12519 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.10 (MB)
#Total memory = 1192.71 (MB)
#Peak memory = 1304.62 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1194.77 (MB), peak = 1304.62 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 33057 um.
#Total half perimeter of net bounding box = 29404 um.
#Total wire length on LAYER Metal1 = 269 um.
#Total wire length on LAYER Metal2 = 8744 um.
#Total wire length on LAYER Metal3 = 10825 um.
#Total wire length on LAYER Metal4 = 5292 um.
#Total wire length on LAYER Metal5 = 2114 um.
#Total wire length on LAYER Metal6 = 1657 um.
#Total wire length on LAYER Metal7 = 2682 um.
#Total wire length on LAYER Metal8 = 1099 um.
#Total wire length on LAYER Metal9 = 52 um.
#Total wire length on LAYER Metal10 = 29 um.
#Total wire length on LAYER Metal11 = 295 um.
#Total number of vias = 12519
#Total number of multi-cut vias = 11927 ( 95.3%)
#Total number of single cut vias = 592 (  4.7%)
#Up-Via Summary (total 12519):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           552 ( 10.5%)      4710 ( 89.5%)       5262
# Metal2            29 (  0.6%)      4556 ( 99.4%)       4585
# Metal3             0 (  0.0%)      1462 (100.0%)       1462
# Metal4             0 (  0.0%)       387 (100.0%)        387
# Metal5             0 (  0.0%)       288 (100.0%)        288
# Metal6             0 (  0.0%)       210 (100.0%)        210
# Metal7             0 (  0.0%)       150 (100.0%)        150
# Metal8             0 (  0.0%)        99 (100.0%)         99
# Metal9             3 (  6.7%)        42 ( 93.3%)         45
# Metal10            8 ( 25.8%)        23 ( 74.2%)         31
#-----------------------------------------------------------
#                  592 (  4.7%)     11927 ( 95.3%)      12519 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 33057 um.
#Total half perimeter of net bounding box = 29404 um.
#Total wire length on LAYER Metal1 = 269 um.
#Total wire length on LAYER Metal2 = 8744 um.
#Total wire length on LAYER Metal3 = 10825 um.
#Total wire length on LAYER Metal4 = 5292 um.
#Total wire length on LAYER Metal5 = 2114 um.
#Total wire length on LAYER Metal6 = 1657 um.
#Total wire length on LAYER Metal7 = 2682 um.
#Total wire length on LAYER Metal8 = 1099 um.
#Total wire length on LAYER Metal9 = 52 um.
#Total wire length on LAYER Metal10 = 29 um.
#Total wire length on LAYER Metal11 = 295 um.
#Total number of vias = 12519
#Total number of multi-cut vias = 11927 ( 95.3%)
#Total number of single cut vias = 592 (  4.7%)
#Up-Via Summary (total 12519):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           552 ( 10.5%)      4710 ( 89.5%)       5262
# Metal2            29 (  0.6%)      4556 ( 99.4%)       4585
# Metal3             0 (  0.0%)      1462 (100.0%)       1462
# Metal4             0 (  0.0%)       387 (100.0%)        387
# Metal5             0 (  0.0%)       288 (100.0%)        288
# Metal6             0 (  0.0%)       210 (100.0%)        210
# Metal7             0 (  0.0%)       150 (100.0%)        150
# Metal8             0 (  0.0%)        99 (100.0%)         99
# Metal9             3 (  6.7%)        42 ( 93.3%)         45
# Metal10            8 ( 25.8%)        23 ( 74.2%)         31
#-----------------------------------------------------------
#                  592 (  4.7%)     11927 ( 95.3%)      12519 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Nov  2 17:06:29 2019
#
#
#Start Post Route Wire Spread.
#Done with 51 horizontal wires in 1 hboxes and 54 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 33062 um.
#Total half perimeter of net bounding box = 29404 um.
#Total wire length on LAYER Metal1 = 269 um.
#Total wire length on LAYER Metal2 = 8746 um.
#Total wire length on LAYER Metal3 = 10827 um.
#Total wire length on LAYER Metal4 = 5293 um.
#Total wire length on LAYER Metal5 = 2114 um.
#Total wire length on LAYER Metal6 = 1657 um.
#Total wire length on LAYER Metal7 = 2682 um.
#Total wire length on LAYER Metal8 = 1099 um.
#Total wire length on LAYER Metal9 = 52 um.
#Total wire length on LAYER Metal10 = 29 um.
#Total wire length on LAYER Metal11 = 295 um.
#Total number of vias = 12519
#Total number of multi-cut vias = 11927 ( 95.3%)
#Total number of single cut vias = 592 (  4.7%)
#Up-Via Summary (total 12519):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           552 ( 10.5%)      4710 ( 89.5%)       5262
# Metal2            29 (  0.6%)      4556 ( 99.4%)       4585
# Metal3             0 (  0.0%)      1462 (100.0%)       1462
# Metal4             0 (  0.0%)       387 (100.0%)        387
# Metal5             0 (  0.0%)       288 (100.0%)        288
# Metal6             0 (  0.0%)       210 (100.0%)        210
# Metal7             0 (  0.0%)       150 (100.0%)        150
# Metal8             0 (  0.0%)        99 (100.0%)         99
# Metal9             3 (  6.7%)        42 ( 93.3%)         45
# Metal10            8 ( 25.8%)        23 ( 74.2%)         31
#-----------------------------------------------------------
#                  592 (  4.7%)     11927 ( 95.3%)      12519 
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1203.40 (MB), peak = 1304.62 (MB)
#CELL_VIEW mpadd256_full,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 33062 um.
#Total half perimeter of net bounding box = 29404 um.
#Total wire length on LAYER Metal1 = 269 um.
#Total wire length on LAYER Metal2 = 8746 um.
#Total wire length on LAYER Metal3 = 10827 um.
#Total wire length on LAYER Metal4 = 5293 um.
#Total wire length on LAYER Metal5 = 2114 um.
#Total wire length on LAYER Metal6 = 1657 um.
#Total wire length on LAYER Metal7 = 2682 um.
#Total wire length on LAYER Metal8 = 1099 um.
#Total wire length on LAYER Metal9 = 52 um.
#Total wire length on LAYER Metal10 = 29 um.
#Total wire length on LAYER Metal11 = 295 um.
#Total number of vias = 12519
#Total number of multi-cut vias = 11927 ( 95.3%)
#Total number of single cut vias = 592 (  4.7%)
#Up-Via Summary (total 12519):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           552 ( 10.5%)      4710 ( 89.5%)       5262
# Metal2            29 (  0.6%)      4556 ( 99.4%)       4585
# Metal3             0 (  0.0%)      1462 (100.0%)       1462
# Metal4             0 (  0.0%)       387 (100.0%)        387
# Metal5             0 (  0.0%)       288 (100.0%)        288
# Metal6             0 (  0.0%)       210 (100.0%)        210
# Metal7             0 (  0.0%)       150 (100.0%)        150
# Metal8             0 (  0.0%)        99 (100.0%)         99
# Metal9             3 (  6.7%)        42 ( 93.3%)         45
# Metal10            8 ( 25.8%)        23 ( 74.2%)         31
#-----------------------------------------------------------
#                  592 (  4.7%)     11927 ( 95.3%)      12519 
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.13 (MB)
#Total memory = 1192.74 (MB)
#Peak memory = 1304.62 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 1.79 (MB)
#Total memory = 1192.23 (MB)
#Peak memory = 1304.62 (MB)
#Number of warnings = 1
#Total number of warnings = 27
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Nov  2 17:06:29 2019
#
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1192.2M, totSessionCpu=0:02:08 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
New Signature Flow (restoreNanoRouteOptions) ....
#num needed restored net=0
#need_extraction net=0 (total=1827)
#Start routing data preparation on Sat Nov  2 17:06:29 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 1825 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1196.50 (MB), peak = 1304.62 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner typ_rc /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#typ_rc [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1220.93 (MB), peak = 1304.62 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner typ_rc /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#typ_rc [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1225.18 (MB), peak = 1304.62 (MB)
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Sat Nov  2 17:06:33 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 1825 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1213.21 (MB), peak = 1304.62 (MB)
#Start routing data preparation on Sat Nov  2 17:06:33 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 1825 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1213.25 (MB), peak = 1304.62 (MB)
#Init Design Signature = 680921479
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x3 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 4 hboxes with single thread on machine with  Core_i5 3.20GHz 6144KB Cache 4CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 1825 nets were built. 22 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    54.74 (MB), total memory =  1268.03 (MB), peak memory =  1304.62 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1221.02 (MB), peak = 1304.62 (MB)
#RC Statistics: 9200 Res, 5088 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.45, Avg V/H Edge Length: 3244.06 (5950), Avg L-Edge Length: 8873.76 (2645)
#Start writing rcdb into /tmp/innovus_temp_8067_M66-080-2_asludds_zxyVlT/nr8067_k7MqXY.rcdb.d
#Finish writing rcdb with 11050 nodes, 9225 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1229.23 (MB), peak = 1304.62 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_8067_M66-080-2_asludds_zxyVlT/nr8067_k7MqXY.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1496.730M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_8067_M66-080-2_asludds_zxyVlT/nr8067_k7MqXY.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell mpadd256_full has rcdb /tmp/innovus_temp_8067_M66-080-2_asludds_zxyVlT/nr8067_k7MqXY.rcdb.d specified
Cell mpadd256_full, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.0 real: 0:00:01.0 mem: 1472.730M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 24.46 (MB)
#Total memory = 1220.97 (MB)
#Peak memory = 1304.62 (MB)
#
#22 inserted nodes are removed
#Final Design Signature = 314353306
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PostRoute
# Design Name: mpadd256_full
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1453.54)
Initializing multi-corner resistance tables ...
Reading RCDB with compressed RC data.
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 1825
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1517.44 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1517.44 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:02:13 mem=1517.4M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 73.266  | 73.266  | 99.135  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2566   |  1026   |  1540   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.821%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:17, mem = 1215.2M, totSessionCpu=0:02:13 **
**optDesign ... cpu = 0:00:15, real = 0:00:17, mem = 1215.2M, totSessionCpu=0:02:13 **
Executing marking Critical Nets1
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:15, real = 0:00:17, mem = 1207.4M, totSessionCpu=0:02:13 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.5M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: mpadd256_full
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
Total number of fetched objects 1825
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=32.1172 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=32.1172 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=32.1M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), mem = 0.0M
_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Non-SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 av_wc 
Hold  views included:
 av_bc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 73.266  | 73.266  | 99.135  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2566   |  1026   |  1540   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.055  |  0.055  |  0.116  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2566   |  1026   |  1540   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.821%
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:20, mem = 1207.6M, totSessionCpu=0:02:14 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
All 1825 nets 5962 terms of cell mpadd256_full are properly connected
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 12 filler insts (cell FILL64 / prefix FILL).
*INFO:   Added 27 filler insts (cell FILL32 / prefix FILL).
*INFO:   Added 64 filler insts (cell FILL16 / prefix FILL).
*INFO:   Added 213 filler insts (cell FILL8 / prefix FILL).
*INFO:   Added 506 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 529 filler insts (cell FILL2 / prefix FILL).
*INFO: Total 1351 filler insts added - prefix FILL (CPU: 0:00:00.1).
For 1351 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 1639 filler insts (cell FILL1 / prefix FILL).
*INFO: Total 1639 filler insts added - prefix FILL (CPU: 0:00:00.1).
For 1639 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
#% Begin globalDetailRoute (date=11/02 17:06:38, mem=1200.2M)

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Sat Nov  2 17:06:38 2019
#
#num needed restored net=0
#need_extraction net=0 (total=1827)
#Processed 2990 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(2990 insts marked dirty, reset pre-exisiting dirty flag on 2990 insts, 2 nets marked need extraction)
#NanoRoute Version 19.10-p002_1 NR190418-1643/19_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sat Nov  2 17:06:38 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 1825 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1198.32 (MB), peak = 1304.62 (MB)
#Merging special wires: starts on Sat Nov  2 17:06:38 2019 with memory = 1198.32 (MB), peak = 1304.62 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
#
#Finished routing data preparation on Sat Nov  2 17:06:38 2019
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.77 (MB)
#Total memory = 1198.32 (MB)
#Peak memory = 1304.62 (MB)
#
#
#Start global routing on Sat Nov  2 17:06:38 2019
#
#
#Start global routing initialization on Sat Nov  2 17:06:38 2019
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.77 (MB)
#Total memory = 1198.32 (MB)
#Peak memory = 1304.62 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 100.0% of the total area was rechecked for DRC, and 0.0% required routing.
#   number of violations = 0
#2990 out of 4044 instances (73.9%) need to be verified(marked ipoed), dirty area = 24.9%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1286.41 (MB), peak = 1304.62 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 33062 um.
#Total half perimeter of net bounding box = 29404 um.
#Total wire length on LAYER Metal1 = 269 um.
#Total wire length on LAYER Metal2 = 8746 um.
#Total wire length on LAYER Metal3 = 10827 um.
#Total wire length on LAYER Metal4 = 5293 um.
#Total wire length on LAYER Metal5 = 2114 um.
#Total wire length on LAYER Metal6 = 1657 um.
#Total wire length on LAYER Metal7 = 2682 um.
#Total wire length on LAYER Metal8 = 1099 um.
#Total wire length on LAYER Metal9 = 52 um.
#Total wire length on LAYER Metal10 = 29 um.
#Total wire length on LAYER Metal11 = 295 um.
#Total number of vias = 12519
#Total number of multi-cut vias = 11927 ( 95.3%)
#Total number of single cut vias = 592 (  4.7%)
#Up-Via Summary (total 12519):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           552 ( 10.5%)      4710 ( 89.5%)       5262
# Metal2            29 (  0.6%)      4556 ( 99.4%)       4585
# Metal3             0 (  0.0%)      1462 (100.0%)       1462
# Metal4             0 (  0.0%)       387 (100.0%)        387
# Metal5             0 (  0.0%)       288 (100.0%)        288
# Metal6             0 (  0.0%)       210 (100.0%)        210
# Metal7             0 (  0.0%)       150 (100.0%)        150
# Metal8             0 (  0.0%)        99 (100.0%)         99
# Metal9             3 (  6.7%)        42 ( 93.3%)         45
# Metal10            8 ( 25.8%)        23 ( 74.2%)         31
#-----------------------------------------------------------
#                  592 (  4.7%)     11927 ( 95.3%)      12519 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 4.95 (MB)
#Total memory = 1203.26 (MB)
#Peak memory = 1304.62 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1205.62 (MB), peak = 1304.62 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 33062 um.
#Total half perimeter of net bounding box = 29404 um.
#Total wire length on LAYER Metal1 = 269 um.
#Total wire length on LAYER Metal2 = 8746 um.
#Total wire length on LAYER Metal3 = 10827 um.
#Total wire length on LAYER Metal4 = 5293 um.
#Total wire length on LAYER Metal5 = 2114 um.
#Total wire length on LAYER Metal6 = 1657 um.
#Total wire length on LAYER Metal7 = 2682 um.
#Total wire length on LAYER Metal8 = 1099 um.
#Total wire length on LAYER Metal9 = 52 um.
#Total wire length on LAYER Metal10 = 29 um.
#Total wire length on LAYER Metal11 = 295 um.
#Total number of vias = 12519
#Total number of multi-cut vias = 11927 ( 95.3%)
#Total number of single cut vias = 592 (  4.7%)
#Up-Via Summary (total 12519):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           552 ( 10.5%)      4710 ( 89.5%)       5262
# Metal2            29 (  0.6%)      4556 ( 99.4%)       4585
# Metal3             0 (  0.0%)      1462 (100.0%)       1462
# Metal4             0 (  0.0%)       387 (100.0%)        387
# Metal5             0 (  0.0%)       288 (100.0%)        288
# Metal6             0 (  0.0%)       210 (100.0%)        210
# Metal7             0 (  0.0%)       150 (100.0%)        150
# Metal8             0 (  0.0%)        99 (100.0%)         99
# Metal9             3 (  6.7%)        42 ( 93.3%)         45
# Metal10            8 ( 25.8%)        23 ( 74.2%)         31
#-----------------------------------------------------------
#                  592 (  4.7%)     11927 ( 95.3%)      12519 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 33062 um.
#Total half perimeter of net bounding box = 29404 um.
#Total wire length on LAYER Metal1 = 269 um.
#Total wire length on LAYER Metal2 = 8746 um.
#Total wire length on LAYER Metal3 = 10827 um.
#Total wire length on LAYER Metal4 = 5293 um.
#Total wire length on LAYER Metal5 = 2114 um.
#Total wire length on LAYER Metal6 = 1657 um.
#Total wire length on LAYER Metal7 = 2682 um.
#Total wire length on LAYER Metal8 = 1099 um.
#Total wire length on LAYER Metal9 = 52 um.
#Total wire length on LAYER Metal10 = 29 um.
#Total wire length on LAYER Metal11 = 295 um.
#Total number of vias = 12519
#Total number of multi-cut vias = 11927 ( 95.3%)
#Total number of single cut vias = 592 (  4.7%)
#Up-Via Summary (total 12519):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           552 ( 10.5%)      4710 ( 89.5%)       5262
# Metal2            29 (  0.6%)      4556 ( 99.4%)       4585
# Metal3             0 (  0.0%)      1462 (100.0%)       1462
# Metal4             0 (  0.0%)       387 (100.0%)        387
# Metal5             0 (  0.0%)       288 (100.0%)        288
# Metal6             0 (  0.0%)       210 (100.0%)        210
# Metal7             0 (  0.0%)       150 (100.0%)        150
# Metal8             0 (  0.0%)        99 (100.0%)         99
# Metal9             3 (  6.7%)        42 ( 93.3%)         45
# Metal10            8 ( 25.8%)        23 ( 74.2%)         31
#-----------------------------------------------------------
#                  592 (  4.7%)     11927 ( 95.3%)      12519 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 7.56 (MB)
#Total memory = 1205.88 (MB)
#Peak memory = 1304.62 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = -5.34 (MB)
#Total memory = 1194.86 (MB)
#Peak memory = 1304.62 (MB)
#Number of warnings = 1
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Nov  2 17:06:41 2019
#
#% End globalDetailRoute (date=11/02 17:06:41, total cpu=0:00:03.3, real=0:00:03.0, peak res=1200.2M, current mem=1194.9M)
#-limit 100000                           # int, default=100000, user setting
 *** Starting Verify DRC (MEM: 1465.6) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 58.560 57.600} 1 of 4
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {58.560 0.000 116.400 57.600} 2 of 4
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 57.600 58.560 114.570} 3 of 4
  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {58.560 57.600 116.400 114.570} 4 of 4
  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.5  ELAPSED TIME: 1.00  MEM: 0.0M) ***

The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
Restoring the original setting for timing_disable_library_data_to_data_checks. Setting it to 'false'.
Restoring the original setting for timing_disable_user_data_to_data_checks. Setting it to 'false'.
#num needed restored net=0
#need_extraction net=0 (total=1827)
#Start routing data preparation on Sat Nov  2 17:06:42 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 1825 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1161.34 (MB), peak = 1304.62 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner typ_rc /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#typ_rc [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1175.24 (MB), peak = 1304.62 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner typ_rc /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#typ_rc [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1180.18 (MB), peak = 1304.62 (MB)
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Sat Nov  2 17:06:46 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 1825 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1173.55 (MB), peak = 1304.62 (MB)
#Start routing data preparation on Sat Nov  2 17:06:46 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 1825 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1173.59 (MB), peak = 1304.62 (MB)
#Init Design Signature = 314353306
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x3 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 4 hboxes with single thread on machine with  Core_i5 3.20GHz 6144KB Cache 4CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 1825 nets were built. 23 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    51.48 (MB), total memory =  1225.11 (MB), peak memory =  1304.62 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1179.13 (MB), peak = 1304.62 (MB)
#RC Statistics: 9203 Res, 5091 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.45, Avg V/H Edge Length: 3264.47 (5952), Avg L-Edge Length: 8817.07 (2642)
#Start writing rcdb into /tmp/innovus_temp_8067_M66-080-2_asludds_zxyVlT/nr8067_nEhtbi.rcdb.d
#Finish writing rcdb with 11053 nodes, 9228 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1189.55 (MB), peak = 1304.62 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_8067_M66-080-2_asludds_zxyVlT/nr8067_nEhtbi.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1471.207M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_8067_M66-080-2_asludds_zxyVlT/nr8067_nEhtbi.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell mpadd256_full has rcdb /tmp/innovus_temp_8067_M66-080-2_asludds_zxyVlT/nr8067_nEhtbi.rcdb.d specified
Cell mpadd256_full, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1447.207M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 18.16 (MB)
#Total memory = 1179.50 (MB)
#Peak memory = 1304.62 (MB)
#
#23 inserted nodes are removed
#Final Design Signature = 314353306
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
Deleting AAE DB and timing data for delay calculations...
AAE DB initialization (MEM=1447.21 CPU=0:00:00.2 REAL=0:00:00.0) 
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PostRoute
# Design Name: mpadd256_full
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1449.23)
Initializing multi-corner resistance tables ...
Reading RCDB with compressed RC data.
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1523.66 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1506.12 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:02:24 mem=1506.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 73.267  | 73.267  | 99.135  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2566   |  1026   |  1540   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.821%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir signOffTiming
Total CPU time: 6.46 sec
Total Real time: 8.0 sec
Total Memory Usage: 1468.121094 Mbytes
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: mpadd256_full
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
End delay calculation. (MEM=31.793 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=31.793 CPU=0:00:00.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:00.4 mem=31.8M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), mem = 0.0M
_______________________________________________________________________

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_bc

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.055  |  0.055  |  0.116  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2566   |  1026   |  1540   |
+--------------------+---------+---------+---------+

Density: 69.821%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir signOffTiming
Total CPU time: 0.29 sec
Total Real time: 1.0 sec
Total Memory Usage: 1468.121094 Mbytes
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=11/02 17:06:51, mem=1210.0M)
% Begin Save ccopt configuration ... (date=11/02 17:06:51, mem=1210.0M)
% End Save ccopt configuration ... (date=11/02 17:06:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=1210.0M, current mem=1208.1M)
% Begin Save netlist data ... (date=11/02 17:06:51, mem=1208.1M)
Writing Binary DB to par_final.enc.dat/mpadd256_full.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/02 17:06:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1208.1M, current mem=1208.1M)
Saving congestion map file par_final.enc.dat/mpadd256_full.route.congmap.gz ...
% Begin Save AAE data ... (date=11/02 17:06:51, mem=1208.1M)
Saving AAE Data ...
% End Save AAE data ... (date=11/02 17:06:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1208.1M, current mem=1208.1M)
% Begin Save clock tree data ... (date=11/02 17:06:51, mem=1208.1M)
% End Save clock tree data ... (date=11/02 17:06:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1208.1M, current mem=1208.1M)
Saving preference file par_final.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/02 17:06:52, mem=1208.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/02 17:06:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1208.1M, current mem=1208.1M)
Saving PG file par_final.enc.dat/mpadd256_full.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1468.1M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/02 17:06:52, mem=1208.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=11/02 17:06:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1208.1M, current mem=1208.1M)
% Begin Save routing data ... (date=11/02 17:06:52, mem=1208.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1468.1M) ***
% End Save routing data ... (date=11/02 17:06:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1208.1M, current mem=1208.1M)
Saving property file par_final.enc.dat/mpadd256_full.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1471.1M) ***
#Saving pin access data to file par_final.enc.dat/mpadd256_full.apa ...
#
Saving preRoute extracted patterns in file 'par_final.enc.dat/mpadd256_full.techData.gz' ...
Saving preRoute extraction data in directory 'extraction' ...
% Begin Save power constraints data ... (date=11/02 17:06:53, mem=1208.1M)
% End Save power constraints data ... (date=11/02 17:06:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1208.1M, current mem=1208.1M)
Generated self-contained design par_final.enc.dat
#% End save design ... (date=11/02 17:06:54, total cpu=0:00:01.5, real=0:00:03.0, peak res=1210.3M, current mem=1210.3M)
*** Message Summary: 0 warning(s), 0 error(s)

Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 0.5 ******
**WARN: (IMPOGDS-250):	Specified unit is smaller than the one in db. You may have rounding problems
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    3                               Poly
    7                             Metal1
    9                             Metal2
    11                            Metal3
    31                            Metal4
    33                            Metal5
    35                            Metal6
    38                            Metal7
    40                            Metal8
    42                            Metal9
    152                          Metal10
    162                          Metal11
    6                               Cont
    8                               Via1
    10                              Via2
    30                              Via3
    32                              Via4
    34                              Via5
    37                              Via6
    39                              Via7
    41                              Via8
    151                             Via9
    161                            Via10


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                           4044

Ports/Pins                           776
    metal layer Metal2               174
    metal layer Metal3               123
    metal layer Metal4               109
    metal layer Metal5                94
    metal layer Metal6                68
    metal layer Metal7                66
    metal layer Metal8                41
    metal layer Metal9                56
    metal layer Metal10               14
    metal layer Metal11               31

Nets                               18555
    metal layer Metal1               289
    metal layer Metal2              8341
    metal layer Metal3              6061
    metal layer Metal4              1922
    metal layer Metal5               586
    metal layer Metal6               405
    metal layer Metal7               525
    metal layer Metal8               240
    metal layer Metal9                94
    metal layer Metal10               45
    metal layer Metal11               47

    Via Instances                  12519

Special Nets                         207
    metal layer Metal1               180
    metal layer Metal9                14
    metal layer Metal10               13

    Via Instances                   3451

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                 776
    metal layer Metal2               174
    metal layer Metal3               123
    metal layer Metal4               109
    metal layer Metal5                94
    metal layer Metal6                68
    metal layer Metal7                66
    metal layer Metal8                41
    metal layer Metal9                56
    metal layer Metal10               14
    metal layer Metal11               31


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
Writing Netlist "par.v" ...
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
#################################################################################
# Design Stage: PostRoute
# Design Name: mpadd256_full
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1458.98)
End delay calculation. (MEM=1523.98 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1523.98 CPU=0:00:00.4 REAL=0:00:01.0)
Using Power View av_wc
.
#################################################################################
# Design Stage: PostRoute
# Design Name: mpadd256_full
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1507.68)
End delay calculation. (MEM=1523.89 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1523.89 CPU=0:00:00.4 REAL=0:00:00.0)
Load RC corner of view av_wc

Begin Power Analysis

    0.00V	    VSS
    1.08V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1268.32MB/2397.39MB/1296.54MB)

Begin Processing Timing Window Data for Power Calculation

clk_input(10MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1268.33MB/2397.39MB/1296.54MB)

Parsing VCD file mpadd.vcd

Starting Reading VCD variables
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT)
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT): 10%
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT): 20%
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT): 30%
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT): 40%
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT): 50%
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT): 60%
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT): 70%
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT): 80%

Finished Reading VCD variables
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT)
   With this vcd command,  788997 value changes and 0.000400201 second
simulation time were counted for power consumption calculation.
  1543 nets have been defined in perivous VCD file(s).
  The transition density and duty cycle have been overriden with current
file.
  These nets are listed in the log file eps.logv.

  Filename (activity)                    : mpadd.vcd
  Names in file that matched to design   : 1543/1543
  Annotation coverage for this file
   (Unique nets matched/Total nets)       : 1543/1825 = 84.5479%


  Total annotation coverage for all files of type VCD: 1543/1825 = 84.5479%
  Percent of VCD annotated nets with zero toggles: 0/1825 = 0%

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1317.40MB/2429.39MB/1317.40MB)

Begin Processing Signal Activity


Starting Levelizing
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT)
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT): 10%
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT): 20%
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT): 30%
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT): 40%
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT): 50%
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT): 60%
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT): 70%
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT): 80%
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT): 90%

Finished Levelizing
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT)

Starting Activity Propagation
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT)

Finished Activity Propagation
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT)

Activity annotation summary:
        Primary Inputs : 516/516 = 100%
          Flop outputs : 770/770 = 100%
  Memory/Macro outputs : 0/0 = 0%
      Tristate outputs : 0/0 = 0%
            Total Nets : 1543/1825 = 84.5479%

Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1317.41MB/2429.39MB/1317.41MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT)
 ... Calculating switching power
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT): 10%
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT): 20%
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT): 30%
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT): 40%
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT): 50%
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT): 60%
 ... Calculating internal and leakage power
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT): 70%
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT): 80%
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT): 90%

Finished Calculating power
2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1317.84MB/2429.39MB/1317.84MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1317.84MB/2429.39MB/1317.89MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1317.89MB/2429.39MB/1317.89MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1317.89MB/2429.39MB/1317.89MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.03038413 	   77.5711%
Total Switching Power:       0.00858581 	   21.9197%
Total Leakage Power:         0.00019943 	    0.5092%
Total Power:                 0.03916938
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1318.32MB/2429.39MB/1318.33MB)


Output file is .//postroute_power.rpt
#################################################################################
# Design Stage: PostRoute
# Design Name: mpadd256_full
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1539.69)
*** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
End delay calculation. (MEM=1555.89 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1555.89 CPU=0:00:00.3 REAL=0:00:00.0)
Gate area 1.0260 um^2
[0] mpadd256_full Gates=7003 Cells=1054 Area=7185.1 um^2

*** Memory Usage v#1 (Current mem = 1475.887M, initial mem = 239.383M) ***
*** Message Summary: 159 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:02:29, real=0:02:54, mem=1475.9M) ---

