// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1830\sampleModel1830_3_sub\Mysubsystem_3.v
// Created: 2024-06-10 14:32:32
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_3
// Source Path: sampleModel1830_3_sub/Subsystem/Mysubsystem_3
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_3
          (clk,
           reset,
           enb,
           Out1,
           Out2,
           y);


  input   clk;
  input   reset;
  input   enb;
  output  [7:0] Out1;  // uint8
  output  [7:0] Out2;  // uint8
  output  [7:0] y;  // uint8


  wire [7:0] cfblk160_out1;  // uint8
  wire [7:0] bitMask_for_cfblk4;  // uint8
  wire [7:0] cfblk4_out1;  // uint8
  wire [7:0] cfblk39_out1;  // uint8


  cfblk160 u_cfblk160 (.clk(clk),
                       .reset(reset),
                       .enb(enb),
                       .y(cfblk160_out1)  // uint8
                       );

  assign bitMask_for_cfblk4 = 8'b11011001;



  assign cfblk4_out1 = cfblk160_out1 & bitMask_for_cfblk4;



  assign Out1 = cfblk4_out1;

  assign cfblk39_out1 = (cfblk4_out1 > 8'b00000000 ? 8'b00000001 :
              8'b00000000);



  assign Out2 = cfblk39_out1;

  assign y = cfblk160_out1;

endmodule  // Mysubsystem_3

