<stg><name>receiver_Pipeline_VITIS_LOOP_219_16</name>


<trans_list>

<trans id="72" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.body588

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.body588:0 %i_8 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body588:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body588:2 %icmp_ln219 = icmp_ult  i6 %i_8, i6 34

]]></Node>
<StgValue><ssdm name="icmp_ln219"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body588:3 %br_ln219 = br i1 %icmp_ln219, void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i1241.exitStub, void %for.body588.split

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body588.split:3 %lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %i_8, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="4">
<![CDATA[
for.body588.split:4 %zext_ln219 = zext i4 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln219"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body588.split:5 %arr_5_I_addr = getelementptr i28 %arr_5_I, i64 0, i64 %zext_ln219

]]></Node>
<StgValue><ssdm name="arr_5_I_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body588.split:6 %arr_5_I_2_addr = getelementptr i28 %arr_5_I_2, i64 0, i64 %zext_ln219

]]></Node>
<StgValue><ssdm name="arr_5_I_2_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="28" op_0_bw="4">
<![CDATA[
for.body588.split:7 %arr_5_I_load = load i4 %arr_5_I_addr

]]></Node>
<StgValue><ssdm name="arr_5_I_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="28" op_0_bw="4">
<![CDATA[
for.body588.split:8 %arr_5_I_2_load = load i4 %arr_5_I_2_addr

]]></Node>
<StgValue><ssdm name="arr_5_I_2_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body588.split:11 %arr_5_I_1_addr = getelementptr i28 %arr_5_I_1, i64 0, i64 %zext_ln219

]]></Node>
<StgValue><ssdm name="arr_5_I_1_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body588.split:12 %arr_5_I_3_addr = getelementptr i28 %arr_5_I_3, i64 0, i64 %zext_ln219

]]></Node>
<StgValue><ssdm name="arr_5_I_3_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="28" op_0_bw="4">
<![CDATA[
for.body588.split:13 %arr_5_I_1_load = load i4 %arr_5_I_1_addr

]]></Node>
<StgValue><ssdm name="arr_5_I_1_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="28" op_0_bw="4">
<![CDATA[
for.body588.split:14 %arr_5_I_3_load = load i4 %arr_5_I_3_addr

]]></Node>
<StgValue><ssdm name="arr_5_I_3_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body588.split:22 %arr_5_Q_addr = getelementptr i28 %arr_5_Q, i64 0, i64 %zext_ln219

]]></Node>
<StgValue><ssdm name="arr_5_Q_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body588.split:23 %arr_5_Q_2_addr = getelementptr i28 %arr_5_Q_2, i64 0, i64 %zext_ln219

]]></Node>
<StgValue><ssdm name="arr_5_Q_2_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="28" op_0_bw="4">
<![CDATA[
for.body588.split:24 %arr_5_Q_load = load i4 %arr_5_Q_addr

]]></Node>
<StgValue><ssdm name="arr_5_Q_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="28" op_0_bw="4">
<![CDATA[
for.body588.split:25 %arr_5_Q_2_load = load i4 %arr_5_Q_2_addr

]]></Node>
<StgValue><ssdm name="arr_5_Q_2_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body588.split:28 %arr_5_Q_1_addr = getelementptr i28 %arr_5_Q_1, i64 0, i64 %zext_ln219

]]></Node>
<StgValue><ssdm name="arr_5_Q_1_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body588.split:29 %arr_5_Q_3_addr = getelementptr i28 %arr_5_Q_3, i64 0, i64 %zext_ln219

]]></Node>
<StgValue><ssdm name="arr_5_Q_3_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="28" op_0_bw="4">
<![CDATA[
for.body588.split:30 %arr_5_Q_1_load = load i4 %arr_5_Q_1_addr

]]></Node>
<StgValue><ssdm name="arr_5_Q_1_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="28" op_0_bw="4">
<![CDATA[
for.body588.split:31 %arr_5_Q_3_load = load i4 %arr_5_Q_3_addr

]]></Node>
<StgValue><ssdm name="arr_5_Q_3_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body588.split:37 %add_ln219 = add i6 %i_8, i6 2

]]></Node>
<StgValue><ssdm name="add_ln219"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body588.split:38 %store_ln219 = store i6 %add_ln219, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln219"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="6">
<![CDATA[
for.body588.split:0 %empty = trunc i6 %i_8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="28" op_0_bw="4">
<![CDATA[
for.body588.split:7 %arr_5_I_load = load i4 %arr_5_I_addr

]]></Node>
<StgValue><ssdm name="arr_5_I_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="28" op_0_bw="4">
<![CDATA[
for.body588.split:8 %arr_5_I_2_load = load i4 %arr_5_I_2_addr

]]></Node>
<StgValue><ssdm name="arr_5_I_2_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="2">
<![CDATA[
for.body588.split:9 %tmp_s = mux i28 @_ssdm_op_Mux.ap_auto.3i28.i2, i28 %arr_5_I_load, i28 0, i28 %arr_5_I_2_load, i2 %empty

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="28" op_0_bw="4">
<![CDATA[
for.body588.split:13 %arr_5_I_1_load = load i4 %arr_5_I_1_addr

]]></Node>
<StgValue><ssdm name="arr_5_I_1_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="28" op_0_bw="4">
<![CDATA[
for.body588.split:14 %arr_5_I_3_load = load i4 %arr_5_I_3_addr

]]></Node>
<StgValue><ssdm name="arr_5_I_3_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="2">
<![CDATA[
for.body588.split:15 %tmp_1 = mux i28 @_ssdm_op_Mux.ap_auto.3i28.i2, i28 %arr_5_I_1_load, i28 0, i28 %arr_5_I_3_load, i2 %empty

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body588.split:18 %lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %i_8, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="28" op_0_bw="4">
<![CDATA[
for.body588.split:24 %arr_5_Q_load = load i4 %arr_5_Q_addr

]]></Node>
<StgValue><ssdm name="arr_5_Q_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="28" op_0_bw="4">
<![CDATA[
for.body588.split:25 %arr_5_Q_2_load = load i4 %arr_5_Q_2_addr

]]></Node>
<StgValue><ssdm name="arr_5_Q_2_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="2">
<![CDATA[
for.body588.split:26 %tmp_2 = mux i28 @_ssdm_op_Mux.ap_auto.3i28.i2, i28 %arr_5_Q_load, i28 0, i28 %arr_5_Q_2_load, i2 %empty

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="28" op_0_bw="4">
<![CDATA[
for.body588.split:30 %arr_5_Q_1_load = load i4 %arr_5_Q_1_addr

]]></Node>
<StgValue><ssdm name="arr_5_Q_1_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="28" op_0_bw="4">
<![CDATA[
for.body588.split:31 %arr_5_Q_3_load = load i4 %arr_5_Q_3_addr

]]></Node>
<StgValue><ssdm name="arr_5_Q_3_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="2">
<![CDATA[
for.body588.split:32 %tmp_3 = mux i28 @_ssdm_op_Mux.ap_auto.3i28.i2, i28 %arr_5_Q_1_load, i28 0, i28 %arr_5_Q_3_load, i2 %empty

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i1241.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body588.split:1 %speclooptripcount_ln219 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln219"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body588.split:2 %specloopname_ln219 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln219"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="29" op_0_bw="28">
<![CDATA[
for.body588.split:10 %sext_ln220 = sext i28 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln220"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="29" op_0_bw="28">
<![CDATA[
for.body588.split:16 %sext_ln220_1 = sext i28 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln220_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.body588.split:17 %add_ln220 = add i29 %sext_ln220_1, i29 %sext_ln220

]]></Node>
<StgValue><ssdm name="add_ln220"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="5">
<![CDATA[
for.body588.split:19 %zext_ln220 = zext i5 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln220"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="29" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body588.split:20 %arr_6_I_addr_1 = getelementptr i29 %arr_6_I, i64 0, i64 %zext_ln220

]]></Node>
<StgValue><ssdm name="arr_6_I_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="29" op_1_bw="5">
<![CDATA[
for.body588.split:21 %store_ln220 = store i29 %add_ln220, i5 %arr_6_I_addr_1

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="29" op_0_bw="28">
<![CDATA[
for.body588.split:27 %sext_ln221 = sext i28 %tmp_2

]]></Node>
<StgValue><ssdm name="sext_ln221"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="29" op_0_bw="28">
<![CDATA[
for.body588.split:33 %sext_ln221_1 = sext i28 %tmp_3

]]></Node>
<StgValue><ssdm name="sext_ln221_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.body588.split:34 %add_ln221 = add i29 %sext_ln221_1, i29 %sext_ln221

]]></Node>
<StgValue><ssdm name="add_ln221"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="29" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body588.split:35 %arr_6_Q_addr_1 = getelementptr i29 %arr_6_Q, i64 0, i64 %zext_ln220

]]></Node>
<StgValue><ssdm name="arr_6_Q_addr_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="29" op_1_bw="5">
<![CDATA[
for.body588.split:36 %store_ln221 = store i29 %add_ln221, i5 %arr_6_Q_addr_1

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
for.body588.split:39 %br_ln219 = br void %for.body588

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
