# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1700 0.000128 512 130 990 150016 4.43616 3.51437 98.315 104.886 211.262 211.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1920 0.000128 512 180 230 149248 4.4313 3.41606 19.9777 104.859 132.782 132.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1820 3.2e-05 4096 190 1820 593664 151.864 118.51 4885.21 3519.13 8674.92 8675.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1730 0.000256 2048 250 810 72512 7.05331 108.784 209.458 325.339 325.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1450 0.001024 512 210 400 17728 0.364544 3.27066 18.6548 22.3308 22.3887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 550 0.000512 4096 165 11090 20352 5.7815 6.62355 847.861 209.129 1069.49 1069.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 660 0.000128 512 240 410 73728 11.8446 3.4127 19.0446 104.564 139.08 139.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1010 0.000256 1024 180 1060 65024 5.65238 3.40602 81.9776 104.581 195.742 195.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 290 0.000256 1024 80 2340 10240 13.3948 3.40582 29.0847 104.6 150.668 150.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 720 0.000512 1024 235 550 22016 3.29699 1.66877 14.8014 52.414 72.3093 72.4214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1700 0.000128 512 130 990 150048 4.44227 3.52106 115.92 105.881 229.875 229.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1920 0.000128 512 180 230 149184 4.4385 3.41606 22.7304 105.847 136.533 136.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1820 3.2e-05 4096 190 1820 593568 152.151 118.726 5499.1 3552.01 9322.19 9322.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1730 0.000256 2048 250 810 72504 7.07146 122.865 211.573 341.55 341.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1450 0.001024 512 210 400 17712 0.362944 3.72893 18.5364 22.6708 22.7283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 550 0.000512 4096 165 11090 20304 5.81398 6.59782 1017.08 211.063 1240.65 1240.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 660 0.000128 512 240 410 69120 11.8048 3.38176 20.6515 103.168 139.219 139.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1010 0.000256 1024 180 1060 65088 5.65779 3.41309 95.5093 105.528 210.235 210.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 290 0.000256 1024 80 2340 6912 13.4669 3.33414 24.0734 103.21 144.26 144.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 720 0.000512 1024 235 550 21888 3.27933 1.64314 16.8782 52.503 74.4313 74.5435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1700 0.000128 512 130 990 150080 4.43978 3.51642 119.749 104.904 232.721 232.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1920 0.000128 512 180 230 149440 4.43731 3.41606 23.7824 104.869 136.602 136.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1820 3.2e-05 4096 190 1820 593600 151.455 118.54 5724.7 3530.3 9525.22 9525.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1730 0.000256 2048 250 810 72480 7.0615 128.252 209.533 344.892 344.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1450 0.001024 512 210 400 17760 0.365728 3.93011 18.346 22.6847 22.7469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 550 0.000512 4096 165 11090 20320 5.77734 6.61338 1059.51 209.041 1281.03 1281.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 660 0.000128 512 240 410 71680 11.7574 3.40173 22.4778 103.2 141.05 141.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1010 0.000256 1024 180 1060 64640 5.62896 3.39034 98.8218 104.078 212.05 212.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 290 0.000256 1024 80 2340 7680 13.5016 3.3687 27.816 103.247 148.122 148.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 720 0.000512 1024 235 550 21760 3.26282 1.63123 17.5484 51.7483 74.3178 74.4284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1700 0.000128 512 130 990 149760 4.42717 3.512 112.217 104.771 225.036 225.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1920 0.000128 512 180 230 148992 4.4168 3.4104 22.1267 104.735 134.793 134.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1820 3.2e-05 4096 190 1820 593664 151.261 118.492 5344.08 3519.12 9133.18 9133.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1730 0.000256 2048 250 810 72480 7.05491 120.574 209.577 337.25 337.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1450 0.001024 512 210 400 17664 0.364544 3.66374 18.4789 22.5504 22.6099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 550 0.000512 4096 165 11090 20160 5.77126 6.59734 978.401 208.671 1199.53 1199.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 660 0.000128 512 240 410 67584 12.0514 3.39504 19.7482 103.235 138.645 138.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1010 0.000256 1024 180 1060 64512 5.64506 3.39875 91.8373 104.296 205.306 205.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 290 0.000256 1024 80 2340 9216 13.2929 3.36589 30.9922 103.299 151.13 151.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 720 0.000512 1024 235 550 21504 3.26598 1.63808 16.1683 51.7817 72.982 73.0934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1700 0.000128 512 130 990 150000 4.45722 3.52051 115.147 104.931 228.167 228.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1920 0.000128 512 180 230 149200 4.4543 3.41811 22.3871 104.9 135.256 135.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1820 3.2e-05 4096 190 1820 593600 152.395 118.867 5398.77 3523.18 9193.42 9193.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1730 0.000256 2048 250 810 72500 7.12522 121.907 209.779 338.853 338.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1450 0.001024 512 210 400 17700 0.364608 3.70278 19.3871 23.4995 23.5574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 550 0.000512 4096 165 11090 20200 5.80442 6.58637 990.951 208.974 1212.41 1212.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 660 0.000128 512 240 410 70400 11.8906 3.40582 20.8032 103.341 139.649 139.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1010 0.000256 1024 180 1060 64800 5.66528 3.41142 93.5795 104.441 207.223 207.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 290 0.000256 1024 80 2340 9600 13.2977 3.37155 32.9727 103.39 153.218 153.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 720 0.000512 1024 235 550 21600 3.27834 1.6305 16.562 51.8339 73.4304 73.5412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1700 0.000128 512 130 990 149632 4.43619 3.50963 115.172 104.794 228.025 228.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1920 0.000128 512 180 230 149184 4.42061 3.41235 23.3195 104.894 136.181 136.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1820 3.2e-05 4096 190 1820 593152 151.697 118.632 5514.13 3538.46 9323.14 9323.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1730 0.000256 2048 250 810 72464 7.05706 125.041 209.605 341.749 341.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1450 0.001024 512 210 400 17696 0.365696 3.80938 18.2659 22.4815 22.5423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 550 0.000512 4096 165 11090 20160 5.77094 6.56909 1012.02 208.617 1233.07 1233.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 660 0.000128 512 240 410 64512 11.9689 3.36707 19.7508 101.205 136.509 136.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1010 0.000256 1024 180 1060 64512 5.7089 3.4144 95.5641 104.85 209.669 209.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 290 0.000256 1024 80 2340 7168 13.259 3.3009 25.2724 101.27 143.281 143.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 720 0.000512 1024 235 550 21504 3.28534 1.64397 17.0156 51.9795 74.0531 74.1639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1700 0.000128 512 130 990 149760 4.4505 3.52016 118.88 104.934 231.896 231.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1920 0.000128 512 180 230 149280 4.44458 3.4135 23.2965 104.898 136.152 136.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1820 3.2e-05 4096 190 1820 593280 151.912 118.668 5560.84 3521.19 9352.84 9353.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1730 0.000256 2048 250 810 72480 7.06352 125.565 209.847 342.521 342.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1450 0.001024 512 210 400 17640 0.36288 3.79315 19.3229 23.5229 23.5815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 550 0.000512 4096 165 11090 20160 5.81206 6.61139 1020.39 209.485 1242.39 1242.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 660 0.000128 512 240 410 69120 11.9718 3.39814 21.2285 103.336 140.151 140.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1010 0.000256 1024 180 1060 64320 5.71347 3.41629 95.7466 104.674 209.68 209.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 290 0.000256 1024 80 2340 7680 13.5181 3.36896 27.1503 103.406 147.626 147.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 720 0.000512 1024 235 550 21120 3.29504 1.63226 16.7011 51.8502 73.6025 73.7148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1700 0.000128 512 130 990 149504 4.43107 3.51165 113.973 104.612 226.641 226.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1920 0.000128 512 180 230 148480 4.42342 3.40992 22.4335 104.582 134.948 135.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1820 3.2e-05 4096 190 1820 593408 151.506 118.491 5375.74 3539.02 9184.98 9185.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1730 0.000256 2048 250 810 72448 7.05434 121.205 209.504 337.807 337.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1450 0.001024 512 210 400 17664 0.364512 3.71658 18.2456 22.3679 22.4265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 550 0.000512 4096 165 11090 20224 5.79952 6.62397 987.829 209.518 1209.87 1209.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 660 0.000128 512 240 410 73728 11.8443 3.40883 21.9248 104.629 142.017 142.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1010 0.000256 1024 180 1060 64512 5.69091 3.4097 92.8513 104.677 206.758 206.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 290 0.000256 1024 80 2340 8192 13.6566 3.40787 27.9391 104.704 149.892 150.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 720 0.000512 1024 235 550 21504 3.32752 1.66906 16.3838 52.5068 74.0116 74.1229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1700 0.000128 512 130 990 149760 4.4401 3.51398 113.337 104.912 226.31 226.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1920 0.000128 512 180 230 148992 4.42982 3.40979 22.746 104.868 135.552 135.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1820 3.2e-05 4096 190 1820 592896 151.444 118.505 5416.57 3522.66 9209.4 9209.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1730 0.000256 2048 250 810 72384 7.06464 122.384 209.718 339.21 339.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1450 0.001024 512 210 400 17472 0.365984 3.6953 18.1676 22.2685 22.3273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 550 0.000512 4096 165 11090 19968 5.78941 6.61504 988.399 209.336 1210.23 1210.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 660 0.000128 512 240 410 61440 11.8692 3.34768 18.5552 99.2555 133.238 133.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1010 0.000256 1024 180 1060 62976 5.63606 3.37101 91.392 103.473 204.001 204.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 290 0.000256 1024 80 2340 6144 13.1117 3.29123 21.0779 99.3752 137.038 137.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 720 0.000512 1024 235 550 21504 3.27542 1.64819 16.6694 51.9461 73.6679 73.7749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1700 0.000128 512 130 990 149600 4.45674 3.51898 122.512 104.999 235.601 235.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1920 0.000128 512 180 230 148800 4.44826 3.41811 24.4049 104.962 137.335 137.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1820 3.2e-05 4096 190 1820 593600 151.836 118.762 5771.83 3524.19 9566.83 9567.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1730 0.000256 2048 250 810 72400 7.05549 130.246 209.897 347.243 347.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1450 0.001024 512 210 400 17600 0.363264 3.95827 18.1333 22.4982 22.5574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 550 0.000512 4096 165 11090 20000 5.80566 6.61248 1057.73 209.511 1279.75 1279.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 660 0.000128 512 240 410 64000 12.3843 3.40262 20.7185 103.402 140.115 140.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1010 0.000256 1024 180 1060 64000 5.61222 3.3808 99.6116 103.507 212.241 212.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 290 0.000256 1024 80 2340 6400 13.6712 3.38016 23.848 103.528 144.616 144.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 720 0.000512 1024 235 550 20800 3.3281 1.6425 17.3468 51.9677 74.4123 74.5325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1700 0.000128 512 130 990 149504 4.42246 3.51424 138.189 104.804 251.04 251.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1920 0.000128 512 180 230 148480 4.42394 3.41232 28.6875 104.766 141.39 141.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1820 3.2e-05 4096 190 1820 592896 151.398 118.552 6760.6 3527.13 10557.9 10558.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1730 0.000256 2048 250 810 72192 7.13728 152.806 209.375 369.361 369.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1450 0.001024 512 210 400 17408 0.361536 4.64077 17.9733 23.0188 23.0787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 550 0.000512 4096 165 11090 19456 5.72723 6.54154 1194.29 207.673 1414.33 1414.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 660 0.000128 512 240 410 65536 11.5671 3.3481 24.7959 99.3251 139.246 139.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1010 0.000256 1024 180 1060 63488 5.74435 3.41251 115.467 104.956 229.708 229.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 10 290 0.000256 1024 80 2340 0 3.2457 0.005664 99.4226 102.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 720 0.000512 1024 235 550 18432 3.26998 4.81037 17.9663 149.405 175.656 73.0199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1700 0.000128 512 130 990 150016 4.43827 3.51293 99.932 104.975 212.972 213.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1920 0.000128 512 180 225 148992 4.43347 3.40992 36.3946 104.939 149.279 149.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1820 3.2e-05 4096 190 1815 594048 151.937 118.419 9136.61 3520.34 12927.5 12927.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1730 0.000256 2048 250 810 72576 7.07072 201.284 209.749 418.148 418.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1450 0.001024 512 210 405 17760 0.370688 3.22493 19.593 23.2332 23.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 550 0.000512 4096 165 11085 20352 5.79565 6.62138 869.868 209.509 1091.87 1091.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 660 0.000128 512 240 405 73728 11.8324 3.40992 18.3628 104.649 138.468 138.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1010 0.000256 1024 180 1065 65280 5.67299 3.41811 81.7598 104.976 195.955 196.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 290 0.000256 1024 80 2340 10240 13.3891 3.42675 29.8154 104.658 151.471 151.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 720 0.000512 1024 235 555 22272 3.27686 1.66707 23.8387 52.4245 81.3393 81.4512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1700 0.000128 512 130 990 150080 4.4521 3.524 100.72 104.899 213.706 213.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1920 0.000128 512 180 225 148960 4.46349 3.41958 38.5417 104.861 151.388 151.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1820 3.2e-05 4096 190 1815 594080 152.543 118.717 9871.74 3518.28 13661.5 13661.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1730 0.000256 2048 250 810 72560 7.08147 107.198 209.57 323.894 323.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1450 0.001024 512 210 405 17760 0.364992 3.27357 18.9256 22.6076 22.6688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 550 0.000512 4096 165 11085 20320 5.80989 6.60685 880.119 209.314 1101.93 1102.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 660 0.000128 512 240 405 74240 11.8887 3.41782 18.7417 104.919 139.179 139.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1010 0.000256 1024 180 1065 65280 5.7007 3.42426 82.2775 104.912 196.447 196.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 290 0.000256 1024 80 2340 10240 13.48 3.44749 30.0862 104.935 152.259 152.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 720 0.000512 1024 235 555 22080 3.28813 1.64454 14.594 52.1318 71.7876 71.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1700 0.000128 512 130 990 149952 4.43693 3.51229 100.531 104.879 213.47 213.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1920 0.000128 512 180 225 148992 4.43216 3.41434 20.5325 104.842 133.324 133.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1820 3.2e-05 4096 190 1815 593856 151.68 118.547 5505.43 3518 9293.89 9294.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1730 0.000256 2048 250 810 72528 7.05149 105.593 209.535 322.221 322.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1450 0.001024 512 210 405 17760 0.366592 3.23789 18.906 22.5514 22.6091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 550 0.000512 4096 165 11085 20352 5.79891 6.6119 872.532 209.47 1094.49 1094.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 660 0.000128 512 240 405 70656 11.8333 3.39558 17.8209 103.232 136.487 136.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1010 0.000256 1024 180 1065 65280 5.65894 3.41386 81.8046 104.764 195.771 195.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 290 0.000256 1024 80 2340 9216 13.3043 3.36746 27.1339 103.243 147.235 147.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 720 0.000512 1024 235 555 22272 3.27206 1.65274 14.6401 52.2416 71.9352 72.0474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1700 0.000128 512 130 990 149856 4.45306 3.51776 102.038 104.965 215.083 215.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1920 0.000128 512 180 225 148960 4.45203 3.4193 19.8075 104.928 132.707 132.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1820 3.2e-05 4096 190 1815 593824 151.845 118.641 4843.08 3520.14 8633.92 8634.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1730 0.000256 2048 250 810 72520 7.0617 107.526 209.666 324.298 324.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1450 0.001024 512 210 405 17752 0.366592 3.36499 18.9761 22.7501 22.8065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 550 0.000512 4096 165 11085 20384 5.81638 6.60877 891.048 209.636 1113.2 1113.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 660 0.000128 512 240 405 71680 11.8296 3.4008 18.6242 103.629 137.692 137.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1010 0.000256 1024 180 1065 64960 5.69414 3.41414 83.4008 104.843 197.482 197.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 290 0.000256 1024 80 2340 8960 13.4067 3.37987 26.9857 103.651 147.605 147.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 720 0.000512 1024 235 555 22400 3.29261 1.66912 15.1948 52.535 72.8202 72.9306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1700 0.000128 512 130 990 150016 4.43962 3.51427 102.119 104.921 215.105 215.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1920 0.000128 512 180 225 148992 4.43242 3.41453 20.4274 104.885 133.261 133.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1820 3.2e-05 4096 190 1815 593920 151.548 118.483 4962.03 3531.97 8764.25 8764.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1730 0.000256 2048 250 810 72512 7.05802 111.38 217.014 335.495 335.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1450 0.001024 512 210 405 17728 0.363104 3.36637 18.4024 22.175 22.2351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 550 0.000512 4096 165 11085 20224 5.79187 6.61238 860.487 209.187 1082.17 1082.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 660 0.000128 512 240 405 73728 11.8493 3.40845 19.5236 104.588 139.583 139.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1010 0.000256 1024 180 1065 65024 5.65248 3.40896 84.9309 104.599 198.721 198.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 290 0.000256 1024 80 2340 10240 13.3947 3.40893 30.4998 104.63 152.12 152.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 720 0.000512 1024 235 555 22016 3.29498 1.66842 15.3942 52.4295 72.9155 73.0255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1700 0.000128 512 130 990 149760 4.45126 3.52022 116.738 104.853 229.672 229.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1920 0.000128 512 180 225 148896 4.44378 3.42016 23.1434 104.821 135.929 136.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1820 3.2e-05 4096 190 1815 593856 151.938 118.69 5547.46 3518.41 9336.72 9336.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1730 0.000256 2048 250 810 72504 7.05562 126.074 209.525 342.699 342.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1450 0.001024 512 210 405 17712 0.36416 3.88522 18.2541 22.5472 22.6038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 550 0.000512 4096 165 11085 20304 5.8025 6.59869 1029.2 209.004 1250.71 1250.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 660 0.000128 512 240 405 69120 11.8116 3.39168 21.0967 102.174 138.682 138.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1010 0.000256 1024 180 1065 65088 5.65747 3.46278 97.6106 104.495 211.357 211.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 290 0.000256 1024 80 2340 6912 13.4579 3.33795 24.7305 102.201 143.909 144.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 720 0.000512 1024 235 555 21888 3.27677 1.6441 17.5003 51.9895 74.5378 74.6484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1700 0.000128 512 130 990 150080 4.44198 3.52112 115.574 104.998 228.651 228.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1920 0.000128 512 180 225 148800 4.43574 3.41869 22.5643 104.961 135.483 135.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1820 3.2e-05 4096 190 1815 593600 151.372 118.547 5401.89 3520.41 9192.44 9192.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1730 0.000256 2048 250 810 72480 7.1192 123.309 209.687 340.161 340.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1450 0.001024 512 210 405 17680 0.363104 3.79085 18.1753 22.3771 22.4356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 550 0.000512 4096 165 11085 20160 5.77741 6.6047 995.174 209.246 1216.9 1216.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 660 0.000128 512 240 405 71680 11.7453 3.39606 21.3736 103.303 140.03 140.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1010 0.000256 1024 180 1065 64640 5.62262 3.39059 94.5552 104.182 207.879 207.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 290 0.000256 1024 80 2340 7680 13.4957 3.36618 26.8641 103.341 147.249 147.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 720 0.000512 1024 235 555 21760 3.26141 1.62816 16.9277 51.7992 73.7455 73.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1700 0.000128 512 130 990 149760 4.42406 3.51232 121.877 104.761 234.681 234.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1920 0.000128 512 180 225 148608 4.42333 3.41165 24.2283 104.727 136.889 136.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1820 3.2e-05 4096 190 1815 593664 151.091 118.459 5768.8 3519.02 9557.58 9557.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1730 0.000256 2048 250 810 72480 7.11565 131.586 209.57 348.314 348.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1450 0.001024 512 210 405 17664 0.36464 4.07056 18.1103 22.5883 22.6447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 550 0.000512 4096 165 11085 20160 5.7615 6.59034 1059.19 208.664 1280.3 1280.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 660 0.000128 512 240 405 67584 12.0549 3.39354 21.594 103.236 140.49 140.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1010 0.000256 1024 180 1065 64512 5.63542 3.40586 100.654 104.292 214.114 214.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 290 0.000256 1024 80 2340 9216 13.2736 3.36317 34.0869 103.29 154.198 154.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 720 0.000512 1024 235 555 21504 3.26547 1.6384 17.8561 51.777 74.6616 74.7726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1700 0.000128 512 130 990 149600 4.45974 3.52326 122.608 105.855 236.557 236.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1920 0.000128 512 180 225 148800 4.45587 3.41811 24.0603 105.825 137.861 137.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1820 3.2e-05 4096 190 1815 594000 152.09 118.79 5723.3 3570.66 9565.04 9565.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1730 0.000256 2048 250 810 72500 7.14954 130.25 211.635 349.076 349.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1450 0.001024 512 210 405 17700 0.365952 4.03466 18.2353 22.6791 22.7369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 550 0.000512 4096 165 11085 20200 5.78538 6.58915 1053.41 210.825 1276.7 1276.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 660 0.000128 512 240 405 70400 11.8919 3.40269 22.3267 104.251 142.086 142.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1010 0.000256 1024 180 1065 64800 5.66544 3.41322 100.426 105.363 214.996 215.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 290 0.000256 1024 80 2340 6400 13.6507 3.37306 23.5041 104.307 145.019 145.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 720 0.000512 1024 235 555 21600 3.27718 1.63226 17.8746 52.2924 75.2042 75.3159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1700 0.000128 512 130 990 149632 4.43706 3.5088 122.263 104.852 235.175 235.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1920 0.000128 512 180 225 148736 4.43078 3.4137 24.207 104.814 136.966 137.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1820 3.2e-05 4096 190 1815 593600 151.412 118.554 5773.92 3519.28 9563.38 9563.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1730 0.000256 2048 250 810 72464 7.05546 131.034 209.772 347.904 347.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1450 0.001024 512 210 405 17696 0.362496 4.03798 18.0914 22.5327 22.5939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 550 0.000512 4096 165 11085 20160 5.75302 6.56554 1060.37 208.728 1281.5 1281.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 660 0.000128 512 240 405 64512 11.9701 3.36742 20.6484 101.257 137.452 137.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1010 0.000256 1024 180 1065 64512 5.70384 3.41811 100.625 104.901 214.781 214.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 290 0.000256 1024 80 2340 7168 13.2571 3.30694 26.4935 101.324 144.57 144.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 720 0.000512 1024 235 555 21504 3.28358 1.64269 17.9148 52.01 74.9815 75.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1700 0.000128 512 130 990 149760 4.45318 3.51437 121.797 104.843 234.723 234.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1920 0.000128 512 180 225 148800 4.44992 3.41613 23.7171 104.811 136.5 136.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1820 3.2e-05 4096 190 1815 593280 151.78 118.69 5698.18 3530.08 9498.94 9499.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1730 0.000256 2048 250 810 72480 7.15098 129.026 209.66 345.881 345.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1450 0.001024 512 210 405 17640 0.364 3.97309 18.0815 22.4612 22.5191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 550 0.000512 4096 165 11085 20160 5.8087 6.61174 1047.95 209.314 1269.78 1269.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 660 0.000128 512 240 405 69120 11.9767 3.40365 21.7506 103.25 140.597 140.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1010 0.000256 1024 180 1065 64320 5.71328 3.41808 98.3574 104.587 212.204 212.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 290 0.000256 1024 80 2340 7680 13.521 3.37014 28.1038 103.326 148.505 148.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 720 0.000512 1024 235 555 21120 3.29766 1.6321 17.2829 51.8126 74.1548 74.2715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1700 0.000128 512 130 990 149504 4.43133 3.5103 116.616 104.696 229.364 229.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1920 0.000128 512 180 225 148480 4.42029 3.40819 22.6987 104.659 135.284 135.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1820 3.2e-05 4096 190 1815 593408 151.47 118.502 5459.33 3522.06 9251.58 9251.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1730 0.000256 2048 250 810 72448 7.05741 123.213 209.736 340.05 340.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1450 0.001024 512 210 405 17664 0.364448 3.79085 18.1526 22.3511 22.4091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 550 0.000512 4096 165 11085 20224 5.79418 6.6279 1006.86 209.678 1229.06 1229.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 660 0.000128 512 240 405 73728 11.8577 3.41443 22.1744 104.711 142.367 142.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1010 0.000256 1024 180 1065 64512 5.69094 3.40797 94.6249 104.761 208.613 208.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 290 0.000256 1024 80 2340 8192 13.6628 3.40829 28.7529 104.784 150.79 150.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 720 0.000512 1024 235 555 21504 3.32845 1.67421 17.0541 52.5483 74.7346 74.8493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1700 0.000128 512 130 990 149760 4.43507 3.50438 129.781 104.848 242.685 242.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1920 0.000128 512 180 225 148224 4.43392 3.4136 26.7762 104.813 139.54 139.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1820 3.2e-05 4096 190 1815 592896 151.353 118.485 6314.97 3540.06 10125.1 10125.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1730 0.000256 2048 250 810 72384 7.05814 144.108 209.543 360.754 360.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1450 0.001024 512 210 405 17472 0.360608 4.46384 16.9652 21.8311 21.8911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 550 0.000512 4096 165 11085 19968 5.77366 6.62118 1151.04 209.211 1372.74 1372.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 660 0.000128 512 240 405 61440 11.8711 3.35094 21.8243 99.1978 136.458 136.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1010 0.000256 1024 180 1065 62976 5.63274 3.36896 108.233 103.544 220.905 221.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 290 0.000256 1024 80 2340 6144 13.125 3.24854 25.2718 99.3226 141.152 141.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 720 0.000512 1024 235 555 21504 3.27779 1.64448 19.7723 51.9169 76.7418 76.8598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1700 0.000128 512 130 990 149600 4.4487 3.52051 133.75 104.995 246.825 246.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1920 0.000128 512 180 225 148800 4.43834 3.41629 26.9774 104.963 139.896 139.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1820 3.2e-05 4096 190 1815 593600 151.878 118.761 6370.87 3539.3 10181 10181.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1730 0.000256 2048 250 810 72400 7.05536 144.288 209.774 361.16 361.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1450 0.001024 512 210 405 17600 0.364032 4.48966 18.1204 23.0164 23.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 550 0.000512 4096 165 11085 20000 5.80019 6.61309 1170.8 209.506 1392.81 1392.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 660 0.000128 512 240 405 64000 12.3753 3.39763 22.9361 103.404 142.321 142.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1010 0.000256 1024 180 1065 64000 5.6095 3.37779 110.494 103.502 223.113 223.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 290 0.000256 1024 80 2340 6400 13.6651 3.38032 26.5896 103.523 147.339 147.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 720 0.000512 1024 235 555 20800 3.32666 1.64054 19.0838 51.9668 76.1458 76.2637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1700 0.000128 512 130 990 149504 4.43338 3.51846 122.479 104.792 235.334 235.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1920 0.000128 512 180 225 148480 4.428 3.41606 24.4197 104.755 137.121 137.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1820 3.2e-05 4096 190 1815 592896 151.403 118.561 5827.36 3526.59 9624.14 9624.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1730 0.000256 2048 250 810 72192 7.04589 131.185 209.427 347.704 347.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1450 0.001024 512 210 405 17408 0.362496 4.02227 17.8939 22.3206 22.3796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 550 0.000512 4096 165 11085 19456 5.72806 6.53709 1032.33 207.644 1252.34 1252.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 660 0.000128 512 240 405 65536 11.5612 3.34659 21.4342 99.3124 135.87 136.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1010 0.000256 1024 180 1065 63488 5.7447 3.41395 99.8082 104.943 214.04 214.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 15 290 0.000256 1024 80 2340 0 3.2471 0.00592 99.4124 102.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 720 0.000512 1024 235 555 18432 3.26602 4.81334 15.7378 149.386 173.419 70.7764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1700 0.000128 512 130 1000 150016 4.43379 3.51027 97.5462 104.98 210.574 210.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1920 0.000128 512 180 240 149120 4.42886 3.4105 36.6075 104.955 149.5 149.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1820 3.2e-05 4096 190 1820 593152 151.95 118.504 9182.7 3525.52 12978.9 12979.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1730 0.000256 2048 250 820 72512 7.0897 199.676 209.785 416.593 416.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1450 0.001024 512 210 400 17792 0.37248 3.10998 19.8247 23.3493 23.4079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 550 0.000512 4096 165 11100 20352 5.79069 6.6208 820.891 209.529 1042.91 1042.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 660 0.000128 512 240 420 67584 12.2879 3.41043 16.5701 104.656 137.132 137.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1010 0.000256 1024 180 1060 65024 5.69136 3.42016 77.3957 104.985 191.622 191.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 290 0.000256 1024 80 2340 10240 13.3701 3.42387 28.1901 104.669 149.832 149.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 720 0.000512 1024 235 560 22016 3.28826 1.66346 22.4465 52.4266 79.9563 80.0686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1700 0.000128 512 130 1000 149920 4.45146 3.5224 106.848 104.894 219.829 219.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1920 0.000128 512 180 240 149120 4.44198 3.4263 23.0892 104.866 135.923 136.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1820 3.2e-05 4096 190 1820 593280 152.422 118.811 5866.78 3522.54 9660.77 9660.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1730 0.000256 2048 250 820 72480 7.05891 112.224 209.539 328.866 328.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1450 0.001024 512 210 400 17800 0.36736 3.39594 19.7776 23.5842 23.6417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 550 0.000512 4096 165 11100 20320 5.80608 6.61709 919.912 209.312 1141.72 1141.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 660 0.000128 512 240 420 66560 12.4677 3.42016 18.5663 104.921 139.58 139.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1010 0.000256 1024 180 1060 64960 5.71978 3.42422 86.8124 104.909 200.994 201.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 290 0.000256 1024 80 2340 10240 13.4857 3.4264 32.0756 104.931 154.1 154.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 720 0.000512 1024 235 560 21760 3.29418 1.64896 15.4861 52.1298 72.6979 72.8079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1700 0.000128 512 130 1000 149952 4.43552 3.51315 101.843 104.949 214.854 214.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 1920 0.000128 512 180 240 148992 4.43251 3.4119 21.1457 104.912 134.005 134.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 1820 3.2e-05 4096 190 1820 593088 151.966 118.659 5363.18 3524.56 9158.6 9158.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1730 0.000256 2048 250 820 72480 7.16445 105.566 209.861 322.635 322.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1450 0.001024 512 210 400 17760 0.362688 3.15392 18.5783 22.1374 22.1942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 550 0.000512 4096 165 11100 20352 5.79526 6.6063 857.182 209.612 1079.27 1079.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 660 0.000128 512 240 420 64512 12.291 3.39574 16.8266 103.372 136.096 136.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1010 0.000256 1024 180 1060 64896 5.68054 3.41299 80.6301 104.837 194.69 194.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 290 0.000256 1024 80 2340 9216 13.3076 3.3665 27.0609 103.312 147.225 147.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 720 0.000512 1024 235 560 21888 3.28531 1.64851 14.5604 52.2749 71.9036 72.0159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1700 0.000128 512 130 1000 149856 4.45677 3.51642 102.859 104.89 215.836 215.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1920 0.000128 512 180 240 149184 4.44352 3.41824 20.8984 104.854 133.715 133.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1820 3.2e-05 4096 190 1820 592928 152.188 118.749 4771.02 3522.13 8564.31 8564.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1730 0.000256 2048 250 820 72464 7.0529 108.263 211.754 327.114 327.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1450 0.001024 512 210 400 17752 0.364832 3.25133 18.4771 22.1356 22.1948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 550 0.000512 4096 165 11100 20384 5.81018 6.61059 871.13 209.483 1093.13 1093.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 660 0.000128 512 240 420 64512 12.3771 3.40378 17.2521 103.551 136.793 136.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1010 0.000256 1024 180 1060 64512 5.72234 3.41878 81.7372 104.758 195.778 195.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 290 0.000256 1024 80 2340 8960 13.4142 3.3833 26.8681 103.58 147.43 147.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 720 0.000512 1024 235 560 21952 3.31517 1.668 15.0252 52.4938 72.6291 72.7356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1700 0.000128 512 130 1000 150016 4.43827 3.51642 100.664 105.006 213.74 213.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1920 0.000128 512 180 240 148992 4.43395 3.41395 21.0051 104.969 133.923 134.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1820 3.2e-05 4096 190 1820 593152 151.83 118.568 4837.86 3525.77 8634.25 8634.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1730 0.000256 2048 250 820 72448 7.06698 109.321 209.698 326.131 326.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1450 0.001024 512 210 400 17728 0.364 3.26986 17.4088 21.0835 21.1412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 550 0.000512 4096 165 11100 20224 5.78592 6.61299 829.122 209.363 1050.98 1051.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 660 0.000128 512 240 420 65536 12.4478 3.40813 17.5439 104.678 138.289 138.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1010 0.000256 1024 180 1060 64512 5.69222 3.40806 81.2223 104.685 195.141 195.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 290 0.000256 1024 80 2340 10240 13.4028 3.40973 29.6673 104.711 151.379 151.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 720 0.000512 1024 235 560 22016 3.29715 1.66707 15.2071 52.4649 72.7622 72.8767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1700 0.000128 512 130 1000 149760 4.44547 3.51744 123.681 104.975 236.731 236.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1920 0.000128 512 180 240 148896 4.44637 3.42003 25.9375 104.942 138.843 138.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1820 3.2e-05 4096 190 1820 592992 152.036 118.782 5838.43 3543.98 9653.44 9653.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1730 0.000256 2048 250 820 72432 7.07229 134.295 209.767 351.18 351.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1450 0.001024 512 210 400 17712 0.36256 4.05094 18.0546 22.5113 22.5685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 550 0.000512 4096 165 11100 20304 5.80256 6.59856 1077.16 209.256 1298.91 1298.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 660 0.000128 512 240 420 64512 12.1718 3.39098 21.5592 102.29 139.624 139.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1010 0.000256 1024 180 1060 64512 5.69482 3.41293 101.984 104.617 215.837 215.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 290 0.000256 1024 80 2340 6912 13.466 3.34029 26.0632 102.326 145.381 145.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 720 0.000512 1024 235 560 21312 3.3047 1.64454 18.1284 52.2735 75.4806 75.5916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1700 0.000128 512 130 1000 149760 4.4447 3.5145 93.1163 105.024 206.212 206.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1920 0.000128 512 180 240 148608 4.44163 3.4207 18.2613 105.002 131.224 131.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1820 3.2e-05 4096 190 1820 592704 151.568 118.656 4049.4 3523.79 7843.64 7843.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1730 0.000256 2048 250 820 72288 7.05693 93.1589 209.504 309.765 309.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1450 0.001024 512 210 400 17568 0.365024 2.83162 17.9262 21.1648 21.2241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 550 0.000512 4096 165 11100 20160 5.7815 6.6127 742.698 209.638 964.825 964.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 660 0.000128 512 240 420 55296 12.3307 3.34806 13.1778 99.2419 128.311 128.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1010 0.000256 1024 180 1060 63360 5.66426 3.38893 70.0701 103.948 183.197 183.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 290 0.000256 1024 80 2340 4608 13.2892 3.24966 12.5027 99.3311 128.561 128.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 720 0.000512 1024 235 560 20736 3.27379 1.61021 12.6181 51.378 69.0045 69.1207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1700 0.000128 512 130 1000 149760 4.44093 3.5161 119.928 104.942 232.938 233.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1920 0.000128 512 180 240 149120 4.43894 3.41606 24.8163 104.908 137.679 137.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1820 3.2e-05 4096 190 1820 592960 151.702 118.637 5649.91 3541.16 9461.62 9461.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1730 0.000256 2048 250 820 72400 7.06186 129.359 209.459 345.923 345.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1450 0.001024 512 210 400 17760 0.366048 3.91693 19.1341 23.459 23.5177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 550 0.000512 4096 165 11100 20160 5.77958 6.60477 1035.95 209.138 1257.57 1257.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 660 0.000128 512 240 420 61440 12.5242 3.39894 19.8556 103.24 139.23 139.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1010 0.000256 1024 180 1060 64000 5.66003 3.39366 97.0641 104.12 210.37 210.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 290 0.000256 1024 80 2340 7680 13.4874 3.36819 27.9198 103.285 148.245 148.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 720 0.000512 1024 235 560 21120 3.284 1.62976 17.2869 51.7671 74.096 74.2048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1700 0.000128 512 130 1000 149120 4.42259 3.50538 90.4536 104.563 203.055 203.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1920 0.000128 512 180 240 148480 4.41466 3.41002 17.5975 104.534 130.059 130.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1820 3.2e-05 4096 190 1820 592640 151.275 118.545 3930.8 3524.21 7725.04 7725.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1730 0.000256 2048 250 820 72320 7.0608 90.1859 209.57 306.86 306.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1450 0.001024 512 210 400 17600 0.362496 2.75347 16.8381 19.9974 20.0565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 550 0.000512 4096 165 11100 19840 5.75328 6.59088 707.96 208.956 929.354 929.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 660 0.000128 512 240 420 61440 12.5093 3.39856 14.1748 103.295 133.586 133.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1010 0.000256 1024 180 1060 62720 5.65184 3.36867 67.1412 103.371 179.664 179.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 290 0.000256 1024 80 2340 5120 13.7514 3.36979 13.3674 103.389 134.064 134.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 720 0.000512 1024 235 560 20480 3.32205 1.64042 12.0322 51.8754 69.002 69.1098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1700 0.000128 512 130 1000 149760 4.42781 3.51069 112.496 104.853 225.399 225.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1920 0.000128 512 180 240 148608 4.42573 3.41498 23.2461 104.821 136.014 136.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1820 3.2e-05 4096 190 1820 592896 151.407 118.585 5315.39 3526.09 9111.68 9111.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1730 0.000256 2048 250 820 72384 7.06435 120.855 209.713 337.678 337.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1450 0.001024 512 210 400 17664 0.363104 3.6497 19.0511 23.1079 23.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 550 0.000512 4096 165 11100 20160 5.74874 6.5944 971.253 208.844 1192.53 1192.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 660 0.000128 512 240 420 61440 12.5125 3.4008 18.6004 103.321 138.045 138.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1010 0.000256 1024 180 1060 64512 5.63798 3.4056 91.4792 104.384 205.038 205.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 290 0.000256 1024 80 2340 9216 13.2812 3.36333 31.4244 103.381 151.644 151.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 720 0.000512 1024 235 560 21504 3.2648 1.63562 16.6192 51.8252 73.4704 73.5829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1700 0.000128 512 130 1000 149760 4.43552 3.51338 85.6065 104.93 198.596 198.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1920 0.000128 512 180 240 148224 4.43203 3.4088 16.8884 104.894 129.725 129.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1820 3.2e-05 4096 190 1820 592128 151.399 118.598 3766.75 3546.68 7583.64 7583.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1730 0.000256 2048 250 820 72192 7.04557 86.1204 209.474 302.683 302.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1450 0.001024 512 210 400 17472 0.360448 2.59277 18.8914 21.8875 21.9453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 550 0.000512 4096 165 11100 19968 5.7777 6.61683 682.697 209.388 904.576 904.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 660 0.000128 512 240 420 49152 12.805 3.35267 11.0552 99.2758 126.699 126.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1010 0.000256 1024 180 1060 62976 5.63997 3.36896 64.5469 103.495 177.183 177.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 290 0.000256 1024 80 2340 6144 13.1168 3.24864 15.1522 99.3968 131.099 131.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 720 0.000512 1024 235 560 21504 3.27587 1.64403 12.1537 51.9584 69.1617 69.2736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1700 0.000128 512 130 1000 149600 4.46493 3.52368 115.379 104.913 228.39 228.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1920 0.000128 512 180 240 148800 4.45904 3.41571 24.3685 104.875 137.22 137.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1820 3.2e-05 4096 190 1820 592800 152.572 118.962 5527.07 3537.52 9336.33 9336.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1730 0.000256 2048 250 820 72400 7.05882 126.616 209.745 343.463 343.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1450 0.001024 512 210 400 17700 0.364544 3.84954 18.0644 22.3215 22.3795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 550 0.000512 4096 165 11100 20200 5.80061 6.58816 1014.71 208.931 1236.12 1236.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 660 0.000128 512 240 420 64000 12.3628 3.4041 20.2393 103.319 139.534 139.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1010 0.000256 1024 180 1060 64000 5.71066 3.41606 95.3697 104.42 209.042 209.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 290 0.000256 1024 80 2340 9600 13.2923 3.36998 34.3647 103.375 154.581 154.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 720 0.000512 1024 235 560 21600 3.2881 1.63331 17.4997 51.8263 74.3706 74.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1700 0.000128 512 130 1000 149600 4.45485 3.52237 87.8858 104.899 200.87 200.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1920 0.000128 512 180 240 148800 4.4425 3.42211 17.406 104.868 130.24 130.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1820 3.2e-05 4096 190 1820 592800 152.07 118.881 3888.85 3525.03 7685.04 7685.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1730 0.000256 2048 250 820 72200 7.05536 88.9364 209.219 305.253 305.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1450 0.001024 512 210 400 17600 0.364704 2.69107 18.0585 21.1572 21.2158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 550 0.000512 4096 165 11100 20000 5.80326 6.61094 705.05 209.316 926.869 926.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 660 0.000128 512 240 420 64000 12.3816 3.40173 14.5876 103.308 133.893 134.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1010 0.000256 1024 180 1060 62400 5.69181 3.37715 65.9547 103.403 178.555 178.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 290 0.000256 1024 80 2340 6400 13.6709 3.37952 16.5377 103.433 137.201 137.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 720 0.000512 1024 235 560 20800 3.32771 1.64058 12.142 51.9188 69.1542 69.2695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1700 0.000128 512 130 1000 149632 4.42374 3.51424 145.09 104.77 257.908 258.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1920 0.000128 512 180 240 148736 4.4336 3.41261 31.3401 104.745 144.032 144.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1820 3.2e-05 4096 190 1820 592704 151.709 118.679 7020.6 3541.17 10832.4 10832.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1730 0.000256 2048 250 820 72352 7.0615 160.816 209.388 377.31 377.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1450 0.001024 512 210 400 17696 0.364544 4.90384 18.0638 23.3747 23.4325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 550 0.000512 4096 165 11100 20160 5.75283 6.56915 1282.22 208.588 1503.23 1503.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 660 0.000128 512 240 420 57344 12.4985 3.36944 23.2387 101.187 140.508 140.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1010 0.000256 1024 180 1060 64512 5.70186 3.41722 122.21 104.834 236.291 236.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 290 0.000256 1024 80 2340 7168 13.2538 3.30118 32.4609 101.251 150.449 150.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 720 0.000512 1024 235 560 21504 3.28224 1.64157 22.238 51.9721 79.2615 79.3702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1700 0.000128 512 130 1000 149632 4.43091 3.50682 100.141 104.953 213.14 213.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1920 0.000128 512 180 240 148736 4.42659 3.41197 20.6709 104.919 133.527 133.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1820 3.2e-05 4096 190 1820 592256 151.376 118.623 4609.13 3528.5 8407.85 8408.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1730 0.000256 2048 250 820 72128 7.11021 105.493 209.299 321.945 322.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1450 0.001024 512 210 400 17472 0.364544 3.21034 17.994 21.6114 21.6692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 550 0.000512 4096 165 11100 19712 5.74202 6.55872 826.374 208.174 1046.94 1047.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 660 0.000128 512 240 420 43008 12.7815 3.26115 11.949 96.5508 124.757 124.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1010 0.000256 1024 180 1060 62720 5.68966 3.3831 78.7172 103.878 191.795 191.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 20 290 0.000256 1024 80 2340 0 3.15802 0.005952 96.626 99.8712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 720 0.000512 1024 235 560 19712 3.28048 4.74941 13.5045 147.603 169.349 69.5832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1700 0.000128 512 130 1000 149760 4.44874 3.51869 139.558 104.844 252.481 252.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1920 0.000128 512 180 240 148800 4.44819 3.4176 30.1155 104.809 142.892 142.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1820 3.2e-05 4096 190 1820 592800 152.033 118.764 6760.6 3522.57 10554.2 10554.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1730 0.000256 2048 250 820 72360 7.0601 154.235 209.431 370.771 370.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1450 0.001024 512 210 400 17640 0.36304 4.70765 16.9751 22.0889 22.1481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 550 0.000512 4096 165 11100 20160 5.80333 6.61024 1235.96 209.312 1457.78 1457.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 660 0.000128 512 240 420 61440 12.549 3.39974 23.9822 105.338 145.483 145.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1010 0.000256 1024 180 1060 64320 5.7097 3.41421 116.815 104.584 230.653 230.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 290 0.000256 1024 80 2340 7680 13.5236 3.3751 33.2675 103.323 153.671 153.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 720 0.000512 1024 235 560 21120 3.29533 1.63638 20.7609 51.8106 77.6367 77.7548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1700 0.000128 512 130 1000 148800 4.43206 3.51248 99.0797 104.704 211.842 211.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1920 0.000128 512 180 240 147840 4.42176 3.41747 20.3684 104.669 132.978 133.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1820 3.2e-05 4096 190 1820 592320 151.473 118.621 4561.47 3522.95 8354.73 8354.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1730 0.000256 2048 250 820 72240 7.06058 104.565 209.64 321.309 321.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1450 0.001024 512 210 400 17520 0.362496 3.19488 19.094 22.6954 22.7512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 550 0.000512 4096 165 11100 19680 5.72416 6.53053 817.654 207.575 1037.58 1037.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 660 0.000128 512 240 420 61440 12.5306 3.39811 16.54 103.433 136.116 136.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1010 0.000256 1024 180 1060 63360 5.6295 3.37715 78.3082 103.555 190.998 191.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 290 0.000256 1024 80 2340 7680 13.5166 3.37318 22.7613 103.583 143.416 143.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 720 0.000512 1024 235 560 21120 3.30118 1.64464 14.3567 52.0295 71.462 71.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1700 0.000128 512 130 1000 149504 4.42362 3.51363 136.676 104.708 249.433 249.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1920 0.000128 512 180 240 148480 4.42672 3.40957 29.1607 104.669 141.764 141.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1820 3.2e-05 4096 190 1820 592896 151.609 118.539 6582.7 3528.72 10381.8 10382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1730 0.000256 2048 250 820 72320 7.0592 149.873 209.532 366.508 366.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1450 0.001024 512 210 400 17664 0.362144 4.57738 18.0609 23.0445 23.1014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 550 0.000512 4096 165 11100 20224 5.78768 6.62736 1208.91 209.699 1431.12 1431.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 660 0.000128 512 240 420 65536 12.4522 3.40928 24.8611 104.73 145.659 145.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1010 0.000256 1024 180 1060 64512 5.68576 3.40992 113.702 104.771 227.699 227.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 290 0.000256 1024 80 2340 8192 13.6647 3.41149 34.6027 106.727 158.59 158.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 720 0.000512 1024 235 560 21504 3.32822 1.67312 20.6024 52.5562 78.2855 78.3949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1700 0.000128 512 130 1000 149504 4.42979 3.51437 98.2262 104.779 211.058 211.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1920 0.000128 512 180 240 148480 4.42512 3.4183 19.7869 104.74 132.471 132.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1820 3.2e-05 4096 190 1820 592896 151.402 118.556 4414.18 3525.91 8210.26 8210.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1730 0.000256 2048 250 820 72192 7.0576 101.045 209.496 317.645 317.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1450 0.001024 512 210 400 17408 0.362496 3.10646 17.8664 21.3788 21.4378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 550 0.000512 4096 165 11100 19456 5.73373 6.53795 779.416 207.61 999.395 999.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 660 0.000128 512 240 420 49152 12.8027 3.34829 12.943 99.295 128.598 128.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1010 0.000256 1024 180 1060 63488 5.74342 3.4137 75.7122 104.926 189.927 190.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 20 290 0.000256 1024 80 2340 0 3.2464 0.005088 99.395 102.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 720 0.000512 1024 235 560 18432 3.27005 4.81152 12.1594 149.365 169.82 67.2031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1700 0.000128 512 130 1000 149760 4.43693 3.51472 122.082 104.931 235.081 235.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1920 0.000128 512 180 240 148224 4.42918 3.40928 25.4109 104.892 138.243 138.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1820 3.2e-05 4096 190 1820 592128 151.469 118.607 5760.09 3546.92 9577.3 9577.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1730 0.000256 2048 250 820 72192 7.04474 130.367 209.375 346.831 346.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1450 0.001024 512 210 400 17472 0.359232 3.92832 17.9764 22.3092 22.3652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 550 0.000512 4096 165 11100 19968 5.77715 6.62096 1046.17 209.377 1268.04 1268.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 660 0.000128 512 240 420 49152 12.7996 3.34874 16.6229 99.2773 132.257 132.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1010 0.000256 1024 180 1060 62976 5.64349 3.36896 96.5146 103.495 209.145 209.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 290 0.000256 1024 80 2340 6144 13.1078 3.24995 22.8558 99.4001 138.791 138.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 720 0.000512 1024 235 560 21504 3.27315 1.64547 18.1424 51.9537 75.1446 75.2605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1700 0.000128 512 130 1000 148992 4.42502 3.51027 88.6277 104.441 201.118 201.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1920 0.000128 512 180 240 147456 4.42262 3.42016 17.9392 104.408 130.292 130.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1820 3.2e-05 4096 190 1820 591360 151.512 118.507 3999.08 3521.98 7791.31 7791.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1730 0.000256 2048 250 820 71808 7.02874 91.0582 208.758 306.888 306.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1450 0.001024 512 210 400 17280 0.362496 2.81152 18.8056 22.0208 22.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 550 0.000512 4096 165 11100 19200 5.75693 6.56794 696.876 208.154 917.446 917.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 660 0.000128 512 240 420 49152 12.8191 3.34586 11.983 99.3118 127.674 127.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1010 0.000256 1024 180 1060 61440 5.72826 3.37523 67.1629 103.652 180.051 180.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 290 0.000256 1024 80 2340 0 3.25018 0.005056 99.4952 102.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 720 0.000512 1024 235 560 18432 3.27738 4.82304 11.2928 149.601 169.211 66.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1700 0.000128 512 130 1000 149600 4.44838 3.5209 127.051 104.897 240.028 240.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1920 0.000128 512 180 240 148800 4.45133 3.41898 26.4921 104.867 139.328 139.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1820 3.2e-05 4096 190 1820 592800 152.085 118.894 5902.47 3544.49 9718.16 9718.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1730 0.000256 2048 250 820 72200 7.04349 134.929 209.435 351.451 351.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1450 0.001024 512 210 400 17600 0.3656 4.07158 18.0551 22.5337 22.5935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 550 0.000512 4096 165 11100 20000 5.80208 6.61507 1077.44 209.313 1299.26 1299.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 660 0.000128 512 240 420 64000 12.3835 3.40534 22.0317 103.307 141.339 141.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1010 0.000256 1024 180 1060 62400 5.69267 3.37104 100.453 103.402 213.05 213.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 290 0.000256 1024 80 2340 6400 13.6534 3.37968 25.1233 103.429 145.77 145.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 720 0.000512 1024 235 560 20800 3.32227 1.64106 18.3071 51.9193 75.3192 75.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1700 0.000128 512 130 1000 148800 4.4295 3.51261 96.1711 104.584 208.808 208.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1920 0.000128 512 180 240 147200 4.42966 3.4136 18.7629 104.548 131.256 131.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1820 3.2e-05 4096 190 1820 592000 151.521 118.701 4205.85 3539.02 8015.3 8015.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1730 0.000256 2048 250 820 72000 7.0495 95.6703 209.503 312.269 312.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1450 0.001024 512 210 400 17200 0.360448 2.85498 17.8326 21.0899 21.1497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 550 0.000512 4096 165 11100 19200 5.76109 6.55267 747.11 208.424 967.936 968.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 660 0.000128 512 240 420 51200 13.3605 3.39443 13.0475 103.53 133.544 133.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1010 0.000256 1024 180 1060 60800 5.76154 3.38205 70.618 103.76 183.645 183.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 50 20 290 0.000256 1024 80 2340 0 3.3792 0.0048 103.725 107.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 720 0.000512 1024 235 560 19200 3.40752 5.02784 12.2998 155.951 176.901 69.8222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1700 0.000128 512 130 984 150144 4.42704 3.51027 94.4645 104.967 207.478 207.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1920 0.000128 512 180 240 148608 4.43296 3.4096 35.9055 104.928 148.775 148.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1820 3.2e-05 4096 190 1824 593792 151.671 118.445 8842.01 3540.72 12653.1 12653.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1730 0.000256 2048 250 816 72544 7.0616 101.363 209.759 318.226 318.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1450 0.001024 512 210 408 17760 0.365408 3.06586 18.8853 22.3591 22.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 550 0.000512 4096 165 11088 20352 5.78774 6.61504 812.448 209.499 1034.42 1034.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 660 0.000128 512 240 408 69632 12.1198 3.40854 16.8514 104.642 137.232 137.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1010 0.000256 1024 180 1080 65536 5.65267 3.41866 77.31 104.966 191.472 191.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 290 0.000256 1024 80 2352 9216 13.5165 3.4224 25.4848 104.652 147.258 147.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 720 0.000512 1024 235 552 22528 3.26691 1.66854 22.2424 52.418 79.7219 79.8342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1700 0.000128 512 130 984 150080 4.45443 3.5209 100.594 104.987 213.668 213.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1920 0.000128 512 180 240 148480 4.4465 3.42096 21.4889 104.952 134.408 134.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1820 3.2e-05 4096 190 1824 593760 152.416 118.781 5343.78 3523.02 9138.22 9138.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1730 0.000256 2048 250 816 72520 7.06618 104.835 209.84 321.785 321.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1450 0.001024 512 210 408 17760 0.36448 3.20189 18.6226 22.2328 22.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 550 0.000512 4096 165 11088 20320 5.81021 6.61123 853.924 209.485 1075.91 1075.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 660 0.000128 512 240 408 69120 12.2812 3.41811 17.8106 104.999 138.717 138.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1010 0.000256 1024 180 1080 65280 5.70019 3.42832 81.6572 105.002 195.913 196.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 290 0.000256 1024 80 2352 10240 13.4948 3.42835 30.2626 105.018 152.382 152.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 720 0.000512 1024 235 552 22400 3.272 1.64346 14.5817 52.1786 71.8074 71.9187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1700 0.000128 512 130 984 149952 4.43392 3.51786 99.2879 104.835 212.185 212.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1920 0.000128 512 180 240 148416 4.42874 3.41219 20.1412 104.805 132.89 132.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1820 3.2e-05 4096 190 1824 593664 151.514 118.602 4582.28 3517.58 8370.2 8370.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1730 0.000256 2048 250 816 72528 7.06982 103.732 209.578 320.422 320.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1450 0.001024 512 210 408 17760 0.364544 3.21629 18.3785 22.0014 22.0596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 550 0.000512 4096 165 11088 20352 5.79174 6.6119 841.695 209.384 1063.58 1063.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 660 0.000128 512 240 408 67584 12.0613 3.39562 17.4419 103.184 136.288 136.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1010 0.000256 1024 180 1080 65280 5.6585 3.41379 80.9168 104.728 194.847 194.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 290 0.000256 1024 80 2352 7680 13.474 3.36426 22.4708 103.202 142.696 142.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 720 0.000512 1024 235 552 22272 3.27584 1.65126 14.411 52.2245 71.6904 71.7997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1700 0.000128 512 130 984 149760 4.43651 3.51158 70.1316 104.782 182.975 183.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1920 0.000128 512 180 240 148224 4.42381 3.41584 15.1073 104.749 127.796 127.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1820 3.2e-05 4096 190 1824 593664 151.283 118.501 3951.27 3519.43 7740.7 7740.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1730 0.000256 2048 250 816 72480 7.0591 66.8713 209.653 283.629 283.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1450 0.001024 512 210 408 17664 0.362496 2.09411 17.213 19.7107 19.7703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 550 0.000512 4096 165 11088 20160 5.75818 6.58858 538.269 208.946 759.634 759.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 660 0.000128 512 240 408 67584 12.05 3.39558 11.5608 103.25 130.468 130.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1010 0.000256 1024 180 1080 64512 5.64672 3.40173 51.7415 104.309 165.226 165.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 290 0.000256 1024 80 2352 6144 13.6382 3.36454 12.1457 103.309 132.642 132.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 720 0.000512 1024 235 552 21504 3.26947 1.63597 9.27408 51.7901 66.1087 66.2231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1700 0.000128 512 130 984 150080 4.44659 3.5183 112.221 104.984 225.284 225.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1920 0.000128 512 180 240 148512 4.44176 3.41597 23.6319 104.951 136.539 136.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1820 3.2e-05 4096 190 1824 593600 151.661 118.674 5338.99 3534.76 9144.3 9144.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1730 0.000256 2048 250 816 72520 7.10451 120.226 221.622 348.994 349.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1450 0.001024 512 210 408 17752 0.363904 3.712 18.147 22.2642 22.3219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 550 0.000512 4096 165 11088 20384 5.81661 6.60877 980.484 209.678 1202.69 1202.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 660 0.000128 512 240 408 68096 12.0941 3.40416 20.3885 103.65 139.748 139.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1010 0.000256 1024 180 1080 65408 5.66144 3.41728 93.2917 108.355 210.857 210.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 290 0.000256 1024 80 2352 8960 13.3985 3.38534 30.1623 103.676 150.805 150.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 720 0.000512 1024 235 552 22400 3.29798 1.66912 16.9107 52.5541 74.5619 74.6731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1700 0.000128 512 130 984 149632 4.43882 3.51238 78.9238 104.854 191.84 191.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1920 0.000128 512 180 240 148288 4.43174 3.41546 17.5161 104.818 130.279 130.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1820 3.2e-05 4096 190 1824 593152 151.649 118.629 4642.42 3521.73 8434.64 8434.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1730 0.000256 2048 250 816 72464 7.05571 77.1138 209.786 293.999 294.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1450 0.001024 512 210 408 17696 0.366592 2.39533 19.1834 21.9861 22.0427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 550 0.000512 4096 165 11088 20160 5.75498 6.57318 609.558 208.738 830.697 830.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 660 0.000128 512 240 408 64512 11.9675 3.37059 12.4506 101.263 129.261 129.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1010 0.000256 1024 180 1080 65408 5.64483 3.41402 59.6152 104.91 173.711 173.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 290 0.000256 1024 80 2352 7168 13.251 3.30138 15.8499 101.327 133.91 134.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 720 0.000512 1024 235 552 21504 3.28304 1.64829 10.4424 52.0152 67.5213 67.6319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1700 0.000128 512 130 984 150016 4.44419 3.51533 102.552 104.987 215.611 215.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1920 0.000128 512 180 240 148480 4.43322 3.41427 22.8429 104.954 135.744 135.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1820 3.2e-05 4096 190 1824 593664 151.566 118.516 5179.81 3522.51 8972.62 8972.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1730 0.000256 2048 250 816 72512 7.07427 117.902 209.82 334.841 334.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1450 0.001024 512 210 408 17728 0.363616 3.60986 18.1332 22.1481 22.2065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 550 0.000512 4096 165 11088 20224 5.79584 6.61504 888.141 209.333 1109.98 1110.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 660 0.000128 512 240 408 69632 12.1453 3.40787 19.9518 104.66 140.374 140.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1010 0.000256 1024 180 1080 65024 5.65574 3.40931 89.1181 104.668 202.976 203.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 290 0.000256 1024 80 2352 8192 13.6468 3.40643 25.8013 104.695 147.728 147.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 720 0.000512 1024 235 552 22528 3.28051 1.67062 16.5138 52.4602 74.05 74.1622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1700 0.000128 512 130 984 149504 4.42848 3.50822 75.4677 104.611 188.127 188.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1920 0.000128 512 180 240 147968 4.43514 3.40813 15.4938 104.627 128.064 128.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1820 3.2e-05 4096 190 1824 593408 151.471 118.481 3473.33 3519.24 7262.74 7262.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1730 0.000256 2048 250 816 72448 7.12704 78.7841 209.613 295.568 295.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1450 0.001024 512 210 408 17664 0.363712 2.43386 19.1636 22.002 22.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 550 0.000512 4096 165 11088 20224 5.7983 6.62499 568.101 209.513 790.132 790.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 660 0.000128 512 240 408 65536 12.4655 3.40813 12.8515 104.635 133.577 133.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1010 0.000256 1024 180 1080 64512 5.68272 3.41098 58.6001 104.676 172.498 172.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 290 0.000256 1024 80 2352 8192 13.6679 3.41146 17.2193 104.699 139.18 139.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 720 0.000512 1024 235 552 22528 3.2847 1.67107 11.2689 52.5062 68.857 68.9665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1700 0.000128 512 130 984 150048 4.43958 3.5185 117.327 104.893 230.295 230.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1920 0.000128 512 180 240 148320 4.43802 3.41933 24.712 104.861 137.532 137.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1820 3.2e-05 4096 190 1824 593568 151.896 118.74 5619.29 3538.16 9428.29 9428.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1730 0.000256 2048 250 816 72504 7.07632 127.47 209.652 344.243 344.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1450 0.001024 512 210 408 17712 0.365856 3.93613 18.1053 22.4507 22.5089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 550 0.000512 4096 165 11088 20160 5.78771 6.6048 1027.8 209.092 1249.38 1249.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 660 0.000128 512 240 408 64512 12.1715 3.39037 20.6079 102.204 138.588 138.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1010 0.000256 1024 180 1080 65088 5.65373 3.40992 99.2219 104.538 212.956 213.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 290 0.000256 1024 80 2352 6912 13.4569 3.34029 25.2348 102.243 144.459 144.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 720 0.000512 1024 235 552 21888 3.27485 1.64045 17.4622 52.0135 74.5182 74.6321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1700 0.000128 512 130 984 149760 4.4337 3.52051 88.5412 104.93 201.535 201.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1920 0.000128 512 180 240 148032 4.44845 3.41606 17.5448 104.896 130.405 130.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1820 3.2e-05 4096 190 1824 593280 151.23 118.591 3923.12 3517.49 7710.64 7710.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1730 0.000256 2048 250 816 72432 7.06211 89.4992 209.62 306.225 306.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1450 0.001024 512 210 408 17568 0.360736 2.77709 19.0088 22.1888 22.2481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 550 0.000512 4096 165 11088 20160 5.78378 6.61498 720.597 209.443 942.53 942.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 660 0.000128 512 240 408 55296 12.3282 3.34762 12.6758 99.1488 127.711 127.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1010 0.000256 1024 180 1080 64512 5.60192 3.38576 69.3389 103.852 182.306 182.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 290 0.000256 1024 80 2352 4608 13.2908 3.24806 12.243 99.2394 128.204 128.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 720 0.000512 1024 235 552 20736 3.26922 1.6103 11.8477 51.3286 68.1843 68.2967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1700 0.000128 512 130 984 150080 4.4423 3.51686 113.63 105.011 226.71 226.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1920 0.000128 512 180 240 148480 4.44323 3.41878 23.484 104.979 136.422 136.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1820 3.2e-05 4096 190 1824 593280 151.535 118.638 5332.05 3522.49 9124.92 9125.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1730 0.000256 2048 250 816 72480 7.05949 121.555 209.87 338.528 338.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1450 0.001024 512 210 408 17680 0.363584 3.7528 18.1002 22.2578 22.3175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 550 0.000512 4096 165 11088 20160 5.77834 6.60099 977.125 209.27 1198.87 1198.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 660 0.000128 512 240 408 66560 12.1454 3.3968 20.1889 103.315 139.25 139.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1010 0.000256 1024 180 1080 64640 5.62058 3.39149 93.5901 104.184 206.914 207.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 290 0.000256 1024 80 2352 7680 13.485 3.36915 26.6945 103.351 147.084 147.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 720 0.000512 1024 235 552 21760 3.26208 1.62816 16.528 51.7997 73.3443 73.4553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1700 0.000128 512 130 984 149120 4.4216 3.51024 86.5865 104.566 199.192 199.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1920 0.000128 512 180 240 147840 4.41709 3.41197 16.9878 104.532 129.448 129.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1820 3.2e-05 4096 190 1824 593280 151.111 118.484 3797.81 3540.19 7607.79 7607.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1730 0.000256 2048 250 816 72320 7.07174 86.5974 209.489 303.201 303.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1450 0.001024 512 210 408 17600 0.36336 2.7063 17.918 21.0308 21.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 550 0.000512 4096 165 11088 19840 5.74234 6.59203 685.022 208.696 906.142 906.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 660 0.000128 512 240 408 61440 12.5135 3.39926 13.6785 103.298 133.097 133.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1010 0.000256 1024 180 1080 64000 5.57632 3.36963 66.7085 103.368 179.15 179.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 290 0.000256 1024 80 2352 5120 13.7615 3.36976 13.0826 103.395 133.793 133.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 720 0.000512 1024 235 552 21760 3.2649 1.64275 12.1118 51.8717 69.0217 69.1302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1700 0.000128 512 130 984 149760 4.42374 3.51174 137.831 104.867 250.743 250.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1920 0.000128 512 180 240 148224 4.42176 3.40992 30.4314 104.831 143.197 143.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1820 3.2e-05 4096 190 1824 593664 151.018 118.473 6803.74 3522.51 10595.9 10596.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1730 0.000256 2048 250 816 72480 7.06387 155.296 209.82 372.223 372.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1450 0.001024 512 210 408 17664 0.361344 4.84352 19.1548 24.4012 24.4591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 550 0.000512 4096 165 11088 20160 5.75318 6.59046 1240.46 208.87 1461.77 1461.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 660 0.000128 512 240 408 67584 12.0545 3.39834 26.3058 103.337 145.303 145.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1010 0.000256 1024 180 1080 64512 5.63834 3.40202 119.88 104.392 233.444 233.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 290 0.000256 1024 80 2352 6144 13.6168 3.36448 27.3418 103.389 147.889 148.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 720 0.000512 1024 235 552 21504 3.26656 1.6343 21.2159 51.8341 78.0796 78.1865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1700 0.000128 512 130 984 149760 4.43187 3.50998 94.2476 104.918 207.219 207.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1920 0.000128 512 180 240 148224 4.43187 3.41206 19.7828 104.883 132.608 132.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1820 3.2e-05 4096 190 1824 592896 151.309 118.476 4382.56 3542.22 8194.79 8195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1730 0.000256 2048 250 816 72384 7.06358 98.9312 209.801 315.839 315.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1450 0.001024 512 210 408 17472 0.362496 3.1191 19.0137 22.5371 22.5966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 550 0.000512 4096 165 11088 19968 5.77472 6.61709 790.813 209.359 1012.66 1012.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 660 0.000128 512 240 408 61440 11.8673 3.35094 16.0843 99.3628 130.883 131.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1010 0.000256 1024 180 1080 62976 5.64611 3.36752 75.6296 103.481 188.257 188.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 24 290 0.000256 1024 80 2352 0 3.24858 0.005664 99.3259 102.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 720 0.000512 1024 235 552 21504 3.28093 4.89517 13.8102 151.278 173.477 70.9243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1700 0.000128 512 130 984 150000 4.45514 3.52051 137.794 104.849 250.73 250.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1920 0.000128 512 180 240 148400 4.45722 3.41795 30.0121 104.814 142.804 142.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1820 3.2e-05 4096 190 1824 593600 152.307 118.861 6722.33 3520.48 10514.2 10514.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1730 0.000256 2048 250 816 72400 7.05958 152.535 209.44 369.081 369.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1450 0.001024 512 210 408 17700 0.364192 4.7865 18.0797 23.272 23.3275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 550 0.000512 4096 165 11088 20200 5.78662 6.58896 1230.49 208.807 1451.77 1451.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 660 0.000128 512 240 408 64000 12.3746 3.4025 24.7075 103.261 143.954 144.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1010 0.000256 1024 180 1080 64800 5.66595 3.41213 118.263 104.359 231.83 231.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 290 0.000256 1024 80 2352 6400 13.6541 3.37306 28.0585 103.312 148.58 148.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 720 0.000512 1024 235 552 21600 3.28074 1.6303 20.6728 51.7933 77.5065 77.6172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1700 0.000128 512 130 984 149600 4.45466 3.51578 98.8535 104.997 211.933 212.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1920 0.000128 512 180 240 148000 4.4615 3.42022 20.3821 104.965 133.33 133.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1820 3.2e-05 4096 190 1824 593600 151.771 118.777 4547.01 3543.33 8361.1 8361.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1730 0.000256 2048 250 816 72200 7.07533 103.707 209.357 320.183 320.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1450 0.001024 512 210 408 17600 0.364544 3.25008 17.0393 20.6965 20.7549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 550 0.000512 4096 165 11088 20000 5.80608 6.60925 827.253 209.512 1049.27 1049.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 660 0.000128 512 240 408 64000 12.3724 3.40115 16.9968 103.405 136.388 136.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1010 0.000256 1024 180 1080 64000 5.61424 3.37837 79.5385 103.506 192.164 192.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 290 0.000256 1024 80 2352 6400 13.6638 3.37811 19.2383 103.532 140 140.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 720 0.000512 1024 235 552 20800 3.3279 1.63926 13.905 51.9787 70.9817 71.0922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1700 0.000128 512 130 984 149632 4.42883 3.51232 133.337 104.868 246.258 246.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1920 0.000128 512 180 240 148288 4.42979 3.41418 29.3199 104.834 142.097 142.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1820 3.2e-05 4096 190 1824 593152 151.586 118.63 6597.7 3548.55 10416.7 10416.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1730 0.000256 2048 250 816 72464 7.08618 150.438 209.804 367.376 367.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1450 0.001024 512 210 408 17696 0.363808 4.70963 19.1848 24.301 24.3602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 550 0.000512 4096 165 11088 20160 5.76538 6.57434 1204.75 208.755 1425.94 1426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 660 0.000128 512 240 408 64512 11.9645 3.36768 24.3048 101.283 141.129 141.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1010 0.000256 1024 180 1080 65408 5.64637 3.41408 116.87 104.919 230.978 231.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 290 0.000256 1024 80 2352 7168 13.2498 3.30003 30.9295 101.34 149.002 149.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 720 0.000512 1024 235 552 21504 3.28374 1.64579 20.2403 52.0212 77.319 77.4274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1700 0.000128 512 130 984 149632 4.42838 3.5071 95.0739 104.95 208.07 208.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1920 0.000128 512 180 240 147840 4.43744 3.40966 19.5035 104.919 132.372 132.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1820 3.2e-05 4096 190 1824 593152 151.197 118.504 4339.97 3523.71 8133.6 8133.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1730 0.000256 2048 250 816 72352 7.0689 98.8196 209.822 315.752 315.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1450 0.001024 512 210 408 17472 0.36112 3.07866 17.9248 21.4084 21.4651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 550 0.000512 4096 165 11088 19712 5.74458 6.55802 774.247 208.174 994.816 994.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 660 0.000128 512 240 408 57344 11.712 3.26246 14.5372 96.5515 126.279 126.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1010 0.000256 1024 180 1080 64512 5.59005 3.37878 76.8353 103.877 189.81 189.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 24 290 0.000256 1024 80 2352 0 3.15802 0.00528 96.6297 99.8772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 720 0.000512 1024 235 552 19712 3.2801 4.75158 12.6046 147.594 168.443 68.6744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1700 0.000128 512 130 984 149760 4.45226 3.51725 128.49 104.823 241.396 241.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1920 0.000128 512 180 240 148320 4.44541 3.41008 28.6858 104.789 141.431 141.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1820 3.2e-05 4096 190 1824 593280 151.747 118.666 6366.9 3535.12 10172.6 10172.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1730 0.000256 2048 250 816 72360 7.07011 145.095 209.315 361.525 361.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1450 0.001024 512 210 408 17640 0.363584 4.50685 18.0504 22.9607 23.0195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 550 0.000512 4096 165 11088 20160 5.79994 6.61565 1162.31 209.258 1384.07 1384.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 660 0.000128 512 240 408 61440 12.5491 3.40509 22.5967 103.232 141.993 142.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1010 0.000256 1024 180 1080 64320 5.7073 3.41606 111.636 104.559 225.445 225.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 290 0.000256 1024 80 2352 7680 13.5273 3.37075 32.153 103.297 152.532 152.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 720 0.000512 1024 235 552 22080 3.25622 1.63101 20.249 51.8012 77.0664 77.1774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1700 0.000128 512 130 984 148800 4.43802 3.51437 92.1803 104.699 204.944 205.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1920 0.000128 512 180 240 147840 4.43194 3.42003 18.7214 104.665 131.338 131.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1820 3.2e-05 4096 190 1824 592320 151.464 118.606 4093.38 3522.64 7886.31 7886.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1730 0.000256 2048 250 816 72240 7.06477 93.4705 209.791 310.368 310.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1450 0.001024 512 210 408 17520 0.362688 2.98598 16.8768 20.268 20.3258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 550 0.000512 4096 165 11088 19680 5.72125 6.52902 730.354 207.578 950.275 950.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 660 0.000128 512 240 408 61440 12.5404 3.40522 14.8863 103.43 134.475 134.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1010 0.000256 1024 180 1080 63360 5.6351 3.37523 71.3947 103.556 184.093 184.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 290 0.000256 1024 80 2352 7680 13.5176 3.37853 21.3264 103.581 141.988 142.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 720 0.000512 1024 235 552 21120 3.30445 1.64307 12.7901 52.0161 69.8868 69.9962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1700 0.000128 512 130 984 149504 4.4248 3.51206 124.455 104.613 237.116 237.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1920 0.000128 512 180 240 147968 4.4247 3.41174 27.1984 104.57 139.709 139.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1820 3.2e-05 4096 190 1824 593408 151.43 118.5 6093.33 3519.16 9882.65 9882.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1730 0.000256 2048 250 816 72448 7.0696 139.178 209.691 355.982 356.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1450 0.001024 512 210 408 17664 0.362496 4.33843 19.1617 23.9063 23.9636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 550 0.000512 4096 165 11088 20224 5.7856 6.62118 1115.84 209.521 1337.87 1337.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 660 0.000128 512 240 408 65536 12.4573 3.4089 22.9899 104.624 143.693 143.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1010 0.000256 1024 180 1080 64512 5.68781 3.40902 106.95 104.677 220.853 220.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 290 0.000256 1024 80 2352 8192 13.6684 3.40746 32.9447 104.698 154.905 155.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 720 0.000512 1024 235 552 22528 3.28419 1.67104 19.8266 52.5052 77.4189 77.5301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1700 0.000128 512 130 984 149504 4.42394 3.51194 92.4549 104.686 205.184 205.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1920 0.000128 512 180 240 147456 4.43574 3.41197 18.373 104.658 130.98 131.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1820 3.2e-05 4096 190 1824 592896 151.397 118.576 4138.17 3522.91 7931.27 7931.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1730 0.000256 2048 250 816 72192 7.06986 93.71 209.252 310.076 310.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1450 0.001024 512 210 408 17408 0.362496 2.89792 19.0358 22.3372 22.3969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 550 0.000512 4096 165 11088 19456 5.7303 6.54365 731.994 207.448 951.806 951.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 660 0.000128 512 240 408 49152 12.801 3.34643 12.0435 99.2127 127.617 127.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1010 0.000256 1024 180 1080 63488 5.74438 3.43245 71.5902 104.837 185.735 185.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 24 290 0.000256 1024 80 2352 0 3.24941 0.004704 99.3132 102.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 720 0.000512 1024 235 552 20480 3.17008 4.80973 12.492 149.311 169.988 67.4558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1700 0.000128 512 130 1000 150016 4.41936 3.51232 105.745 104.902 218.689 218.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1920 0.000128 512 180 225 148480 4.42672 3.41037 39.1003 104.862 151.907 152.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1820 3.2e-05 4096 190 1825 593536 151.687 118.497 9891.74 3532.17 13694.3 13694.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1730 0.000256 2048 250 825 72480 7.09626 115.621 209.615 332.377 332.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1450 0.001024 512 210 400 17792 0.365728 3.40742 18.6491 22.4645 22.5219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 550 0.000512 4096 165 11100 20352 5.79235 6.61206 921.476 209.361 1143.32 1143.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 660 0.000128 512 240 425 67584 12.277 3.40963 19.0038 104.579 139.483 139.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1010 0.000256 1024 180 1075 65024 5.67914 3.4129 87.7462 104.899 201.867 201.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 290 0.000256 1024 80 2350 9216 13.5092 3.42403 28.9744 104.581 150.67 150.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 720 0.000512 1024 235 550 22016 3.28653 1.66438 24.6324 52.3811 82.0933 82.2068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1700 0.000128 512 130 1000 149920 4.45203 3.52467 96.9844 105.925 210.998 211.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1920 0.000128 512 180 225 148480 4.44861 3.42419 19.9706 105.898 133.842 133.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1820 3.2e-05 4096 190 1825 593600 152.501 118.83 5159.73 3555.34 8986.65 8986.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1730 0.000256 2048 250 825 72440 7.05978 102.435 211.579 321.117 321.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1450 0.001024 512 210 400 17800 0.367264 3.05398 18.8725 22.3375 22.3969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 550 0.000512 4096 165 11100 20320 5.81296 6.61709 821.618 211.368 1045.49 1045.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 660 0.000128 512 240 425 69120 12.2835 3.41866 17.433 105.942 139.289 139.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1010 0.000256 1024 180 1075 64960 5.72384 3.42506 78.9114 105.934 194.129 194.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 290 0.000256 1024 80 2350 8960 13.6356 3.428 25.3584 105.962 148.569 148.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 720 0.000512 1024 235 550 21760 3.29603 1.64563 13.7291 52.6434 71.4462 71.5612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1700 0.000128 512 130 1000 149760 4.62429 3.51693 69.2351 104.903 182.393 182.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1920 0.000128 512 180 225 148480 4.44163 3.41667 33.992 104.868 146.819 146.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1820 3.2e-05 4096 190 1825 593280 152.169 118.618 8484.28 3538.3 12293.6 12293.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1730 0.000256 2048 250 825 72400 7.05741 66.133 209.482 282.714 282.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1450 0.001024 512 210 400 17760 0.364544 2.02502 18.3551 20.7859 20.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 550 0.000512 4096 165 11100 20160 5.76678 6.6089 526.75 209.053 748.25 748.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 660 0.000128 512 240 425 66560 12.1502 3.39722 11.205 103.206 130.173 130.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1010 0.000256 1024 180 1075 64000 5.6657 3.39354 50.3486 104.081 163.618 163.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 290 0.000256 1024 80 2350 7680 13.4892 3.38787 14.5472 103.246 134.853 134.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 720 0.000512 1024 235 550 21120 3.28573 1.63315 19.6968 51.747 76.4944 76.6078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1700 0.000128 512 130 1000 149952 4.43549 3.51046 103.462 104.879 216.4 216.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1920 0.000128 512 180 225 148416 4.43238 3.41606 19.9369 104.843 132.728 132.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1820 3.2e-05 4096 190 1825 593472 151.58 118.649 4766.91 3520.01 8557.37 8557.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1730 0.000256 2048 250 825 72432 7.04963 108.427 209.689 325.21 325.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1450 0.001024 512 210 400 17760 0.363744 3.24115 17.4191 21.0659 21.1249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 550 0.000512 4096 165 11100 20352 5.79802 6.6088 876.241 209.471 1098.21 1098.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 660 0.000128 512 240 425 64512 12.2956 3.39872 17.4869 103.222 136.619 136.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1010 0.000256 1024 180 1075 64896 5.68323 3.41261 83.742 104.76 197.728 197.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 290 0.000256 1024 80 2350 7680 13.4979 3.36726 23.3216 103.245 143.618 143.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 720 0.000512 1024 235 550 21888 3.28288 1.6497 14.7484 52.2404 72.0483 72.1616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1700 0.000128 512 130 1000 149760 4.43315 3.51642 74.1532 104.764 186.979 187.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1920 0.000128 512 180 225 148224 4.42195 3.40989 14.9945 104.737 127.663 127.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1820 3.2e-05 4096 190 1825 593280 151.439 118.526 4077.14 3540.46 7887.78 7888.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1730 0.000256 2048 250 825 72384 7.05184 69.8245 209.531 286.453 286.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1450 0.001024 512 210 400 17664 0.362496 2.13008 18.2513 20.7842 20.8447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 550 0.000512 4096 165 11100 20160 5.75779 6.58909 560.046 208.672 781.144 781.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 660 0.000128 512 240 425 61440 12.5043 3.39558 11.0328 103.242 130.39 130.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1010 0.000256 1024 180 1075 64512 5.64083 3.40342 53.669 104.297 167.141 167.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 290 0.000256 1024 80 2350 6144 13.6285 3.35872 12.3609 103.298 132.828 132.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 720 0.000512 1024 235 550 21504 3.26595 1.63888 9.65197 51.7783 66.4704 66.5817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1700 0.000128 512 130 1000 149856 4.45277 3.5169 109.659 105.007 222.749 222.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1920 0.000128 512 180 225 148288 4.45024 3.41402 21.7796 104.944 134.689 134.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1820 3.2e-05 4096 190 1825 593376 151.885 118.741 5137.92 3522.8 8931.56 8931.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1730 0.000256 2048 250 825 72408 7.05331 117.21 209.758 334.064 334.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1450 0.001024 512 210 400 17752 0.362464 3.50854 18.108 22.021 22.0795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 550 0.000512 4096 165 11100 20272 5.80842 6.60822 937.694 209.66 1159.86 1159.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 660 0.000128 512 240 425 64512 12.3777 3.40378 18.943 103.644 138.577 138.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1010 0.000256 1024 180 1075 64960 5.68646 3.41776 89.6444 104.845 203.723 203.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 290 0.000256 1024 80 2350 7168 13.6289 3.3816 23.3737 103.666 144.234 144.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 720 0.000512 1024 235 550 21952 3.31555 1.66848 15.9044 52.5498 73.5669 73.6805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1700 0.000128 512 130 1000 149632 4.43584 3.51418 76.4306 104.864 189.358 189.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1920 0.000128 512 180 225 147840 4.43622 3.412 16.3975 104.829 129.174 129.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1820 3.2e-05 4096 190 1825 593152 151.587 118.644 4480.41 3541.49 8292.35 8292.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1730 0.000256 2048 250 825 72352 7.17619 74.8253 222.781 304.825 304.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1450 0.001024 512 210 400 17696 0.364416 2.26918 17.963 20.6396 20.6959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 550 0.000512 4096 165 11100 19936 5.76067 6.57008 580.612 208.757 801.774 801.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 660 0.000128 512 240 425 57344 12.495 3.36848 10.9364 101.276 128.285 128.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1010 0.000256 1024 180 1075 64512 5.70163 3.41613 57.0003 104.925 171.175 171.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 290 0.000256 1024 80 2350 3584 13.6764 3.36739 7.81254 101.336 126.372 126.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 720 0.000512 1024 235 550 21504 3.2832 1.64301 10.2056 52.0125 67.2768 67.3915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1700 0.000128 512 130 1000 150016 4.43648 3.5184 110.232 104.89 223.189 223.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1920 0.000128 512 180 225 148480 4.43072 3.41898 22.7235 104.852 135.529 135.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1820 3.2e-05 4096 190 1825 593408 151.622 118.546 5317.03 3520.58 9107.99 9108.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1730 0.000256 2048 250 825 72448 7.06707 122.091 209.672 338.874 338.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1450 0.001024 512 210 400 17728 0.364768 3.65165 17.0462 21.1036 21.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 550 0.000512 4096 165 11100 20224 5.78707 6.61472 936.867 209.134 1158.5 1158.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 660 0.000128 512 240 425 65536 12.4531 3.40787 19.9461 104.563 140.581 140.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1010 0.000256 1024 180 1075 64512 5.68496 3.40752 92.7949 104.567 206.584 206.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 290 0.000256 1024 80 2350 8192 13.6527 3.40787 26.8721 104.592 148.711 148.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 720 0.000512 1024 235 550 22016 3.29613 1.67062 16.6797 52.4147 74.194 74.3065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1700 0.000128 512 130 1000 149504 4.43869 3.51136 78.4344 104.704 191.2 191.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1920 0.000128 512 180 225 147968 4.42803 3.4105 15.3221 104.668 127.929 128.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1820 3.2e-05 4096 190 1825 592896 151.579 118.529 3563.94 3541.35 7375.62 7375.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1730 0.000256 2048 250 825 72320 7.08813 81.4809 209.616 298.228 298.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1450 0.001024 512 210 400 17664 0.361632 2.44896 17.95 20.803 20.8609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 550 0.000512 4096 165 11100 20224 5.79197 6.62733 594.42 209.701 816.63 816.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 660 0.000128 512 240 425 65536 12.4613 3.41146 13.4883 104.719 134.29 134.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1010 0.000256 1024 180 1075 64512 5.69142 3.40963 61.3562 104.768 175.353 175.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 290 0.000256 1024 80 2350 8192 13.6739 3.40787 17.8322 104.797 139.898 140.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 720 0.000512 1024 235 550 21504 3.33139 1.67322 11.0705 52.5528 68.7508 68.8661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1700 0.000128 512 130 1000 149760 4.45014 3.52208 119.727 104.883 232.693 232.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1920 0.000128 512 180 225 148320 4.44627 3.41814 23.8312 104.843 136.642 136.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1820 3.2e-05 4096 190 1825 593280 152.072 118.792 5629.49 3552.36 9452.93 9453.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1730 0.000256 2048 250 825 72432 7.25872 128.852 209.593 345.75 345.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1450 0.001024 512 210 400 17712 0.363008 3.84205 18.108 22.3556 22.4133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 550 0.000512 4096 165 11100 20160 5.79773 6.6007 1030.23 209.058 1251.77 1251.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 660 0.000128 512 240 425 64512 12.1643 3.38368 20.9137 102.193 138.865 139.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1010 0.000256 1024 180 1075 64512 5.69158 3.41402 98.6849 104.522 212.443 212.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 290 0.000256 1024 80 2350 6912 13.4587 3.33824 25.279 102.231 144.493 144.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 720 0.000512 1024 235 550 21312 3.30218 1.63888 17.1131 52.0044 74.1897 74.3015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1700 0.000128 512 130 1000 149760 4.43709 3.51648 90.8805 104.925 203.873 203.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1920 0.000128 512 180 225 148032 4.45062 3.41763 17.2987 104.892 130.156 130.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1820 3.2e-05 4096 190 1825 592704 151.526 118.637 4021.45 3520.4 7812.23 7812.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1730 0.000256 2048 250 825 72288 7.0537 92.2656 209.494 308.856 308.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1450 0.001024 512 210 400 17568 0.363968 2.77523 17.8923 21.075 21.1304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 550 0.000512 4096 165 11100 20160 5.78173 6.61094 738.061 209.686 960.23 960.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 660 0.000128 512 240 425 55296 12.3258 3.3471 13.1868 99.1465 128.222 128.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1010 0.000256 1024 180 1075 63360 5.66659 3.38573 70.3827 103.848 183.411 183.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 290 0.000256 1024 80 2350 4608 13.2878 3.24413 12.3609 99.2382 128.312 128.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 720 0.000512 1024 235 550 20736 3.26826 1.612 12.2343 51.3323 68.5764 68.6843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1700 0.000128 512 130 1000 149760 4.43802 3.51379 115.614 105.016 228.693 228.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1920 0.000128 512 180 225 148480 4.44205 3.41606 23.1398 104.98 136.078 136.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1820 3.2e-05 4096 190 1825 593280 151.56 118.617 5452.27 3522.5 9245.17 9245.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1730 0.000256 2048 250 825 72400 7.05331 125.362 209.76 342.219 342.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1450 0.001024 512 210 400 17760 0.363424 3.7944 18.1255 22.3248 22.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 550 0.000512 4096 165 11100 20160 5.76781 6.60493 998.684 209.271 1220.42 1220.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 660 0.000128 512 240 425 66560 12.1425 3.39491 21.0361 103.315 140.101 140.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1010 0.000256 1024 180 1075 64000 5.66061 3.38774 95.3683 104.191 208.734 208.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 290 0.000256 1024 80 2350 7680 13.485 3.36509 27.2917 103.357 147.686 147.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 720 0.000512 1024 235 550 21120 3.28467 1.63021 16.6668 51.8044 73.5165 73.6253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1700 0.000128 512 130 1000 149120 4.42176 3.50618 86.8004 104.653 199.493 199.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1920 0.000128 512 180 225 147840 4.41843 3.41302 16.4542 104.62 129.007 129.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1820 3.2e-05 4096 190 1825 593280 151.122 118.512 3819.83 3523.6 7613.27 7613.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1730 0.000256 2048 250 825 72320 7.11363 87.9346 209.814 304.904 304.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1450 0.001024 512 210 400 17600 0.362784 2.63987 17.9425 20.9896 21.0455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 550 0.000512 4096 165 11100 19840 5.75008 6.58922 686.869 208.862 908.162 908.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 660 0.000128 512 240 425 61440 12.5143 3.39728 13.976 103.376 133.476 133.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1010 0.000256 1024 180 1075 62720 5.64835 3.36938 66.0876 103.455 178.688 178.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 290 0.000256 1024 80 2350 5120 13.751 3.36931 13.248 108.428 138.981 139.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 720 0.000512 1024 235 550 20480 3.32256 1.64195 11.6848 51.917 68.6961 68.8068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1700 0.000128 512 130 1000 149760 4.42451 3.51232 137.698 104.866 250.611 250.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1920 0.000128 512 180 225 148224 4.42717 3.40915 28.5839 104.829 141.349 141.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1820 3.2e-05 4096 190 1825 593280 151.265 118.511 6644.65 3524.5 10439.2 10439.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1730 0.000256 2048 250 825 72384 7.12691 152.522 209.736 369.43 369.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1450 0.001024 512 210 400 17664 0.362496 4.63472 19.1301 24.1699 24.2273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 550 0.000512 4096 165 11100 20160 5.75654 6.58842 1211.94 208.87 1433.25 1433.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 660 0.000128 512 240 425 61440 12.5105 3.39539 23.8537 103.344 143.314 143.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1010 0.000256 1024 180 1075 64512 5.6367 3.39968 117.004 104.395 230.565 230.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 290 0.000256 1024 80 2350 6144 13.6214 3.36019 26.5484 103.389 147.105 147.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 720 0.000512 1024 235 550 21504 3.26576 1.636 20.8499 51.8295 77.7081 77.8179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1700 0.000128 512 130 1000 149760 4.43312 3.51002 96.8269 104.834 209.712 209.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1920 0.000128 512 180 225 148224 4.43053 3.41062 19.2026 104.797 131.943 132.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1820 3.2e-05 4096 190 1825 592896 151.333 118.49 4458.73 3539.34 8268.1 8268.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1730 0.000256 2048 250 825 72192 7.04906 102.33 209.266 318.687 318.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1450 0.001024 512 210 400 17472 0.359328 3.09453 17.8903 21.3887 21.4484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 550 0.000512 4096 165 11100 19968 5.7793 6.61658 805.496 209.185 1027.17 1027.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 660 0.000128 512 240 425 49152 12.7962 3.35258 13.1182 99.1822 128.661 128.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1010 0.000256 1024 180 1075 62976 5.64154 3.36909 77.2361 103.397 189.775 189.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 25 290 0.000256 1024 80 2350 0 3.24963 0.004768 99.2417 102.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 720 0.000512 1024 235 550 21504 3.27827 4.89379 14.2235 151.155 173.758 71.2929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1700 0.000128 512 130 1000 149600 4.46022 3.52176 137.437 104.934 250.462 250.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1920 0.000128 512 180 225 148000 4.46477 3.42221 28.47 104.897 141.354 141.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1820 3.2e-05 4096 190 1825 593200 152.391 118.892 6679.84 3528.63 10480 10480.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1730 0.000256 2048 250 825 72400 7.08077 152.816 209.783 369.725 369.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1450 0.001024 512 210 400 17700 0.362656 4.6633 17.0525 22.1237 22.1819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 550 0.000512 4096 165 11100 20000 5.78365 6.58842 1210.95 208.98 1432.39 1432.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 660 0.000128 512 240 425 64000 12.3654 3.40378 24.9799 105.479 146.442 146.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1010 0.000256 1024 180 1075 64000 5.71162 3.41536 116.362 104.444 230.06 230.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 290 0.000256 1024 80 2350 6400 13.6464 3.37107 27.7461 103.398 148.345 148.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 720 0.000512 1024 235 550 21600 3.28582 1.63395 20.6316 51.8387 77.5194 77.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1700 0.000128 512 130 1000 149600 4.44368 3.52218 99.13 104.901 212.109 212.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1920 0.000128 512 180 225 148000 4.45939 3.4233 19.3008 104.862 132.144 132.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1820 3.2e-05 4096 190 1825 592800 152.065 118.887 4481.5 3525 8277.65 8277.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1730 0.000256 2048 250 825 72200 7.06269 102.479 209.305 318.887 318.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1450 0.001024 512 210 400 17600 0.363232 3.11939 18.0593 21.5854 21.6413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 550 0.000512 4096 165 11100 20000 5.79798 6.6065 813.534 212.669 1038.7 1038.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 660 0.000128 512 240 425 64000 12.3711 3.4071 16.9491 103.304 136.244 136.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1010 0.000256 1024 180 1075 62400 5.69318 3.38125 76.3126 103.408 188.924 189.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 290 0.000256 1024 80 2350 6400 13.6665 3.38074 18.9393 103.429 139.595 139.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 720 0.000512 1024 235 550 20800 3.32746 1.63786 13.7172 51.9179 70.7283 70.8376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1700 0.000128 512 130 1000 149632 4.43066 3.51152 131.851 104.754 244.658 244.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1920 0.000128 512 180 225 147840 4.43939 3.41315 27.5163 104.715 140.184 140.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1820 3.2e-05 4096 190 1825 593152 151.532 118.62 6447.99 3518.32 10236.7 10236.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1730 0.000256 2048 250 825 72352 7.05341 147.914 209.43 364.442 364.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1450 0.001024 512 210 400 17696 0.362784 4.51885 18.0585 22.9832 23.0422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 550 0.000512 4096 165 11100 19936 5.7559 6.56442 1163.85 208.528 1384.79 1384.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 660 0.000128 512 240 425 57344 12.4905 3.36826 21.6553 101.166 138.89 139.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1010 0.000256 1024 180 1075 64512 5.70685 3.41334 114.032 104.804 228.087 228.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 290 0.000256 1024 80 2350 3584 13.661 3.29984 15.2914 101.229 133.668 133.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 720 0.000512 1024 235 550 21504 3.28019 1.64269 20.0879 51.9584 77.0975 77.2111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1700 0.000128 512 130 1000 149632 4.4336 3.51018 94.0844 104.854 206.988 207.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1920 0.000128 512 180 225 147840 4.43843 3.40896 18.2955 104.816 131.062 131.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1820 3.2e-05 4096 190 1825 593152 151.19 118.522 4217.82 3520.32 8008.06 8008.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1730 0.000256 2048 250 825 72128 7.04899 97.0378 209.189 313.32 313.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1450 0.001024 512 210 400 17472 0.362592 2.94317 17.987 21.3353 21.3919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 550 0.000512 4096 165 11100 19712 5.7328 6.56166 752.478 207.996 972.857 972.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 660 0.000128 512 240 425 43008 12.7813 3.25834 10.9493 96.4616 123.666 123.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1010 0.000256 1024 180 1075 62720 5.69075 3.3817 72.7826 103.779 185.761 185.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 25 290 0.000256 1024 80 2350 0 3.15606 0.005408 96.538 99.7807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 720 0.000512 1024 235 550 19712 3.2816 4.74986 12.3752 147.458 168.072 68.4031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1700 0.000128 512 130 1000 149760 4.44874 3.51523 128.592 104.945 241.619 241.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1920 0.000128 512 180 225 148320 4.4479 3.41546 26.9618 104.911 139.835 139.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1820 3.2e-05 4096 190 1825 592800 151.968 118.769 6224.86 3524.17 10020 10020.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1730 0.000256 2048 250 825 72360 7.05584 143.61 209.724 360.436 360.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1450 0.001024 512 210 400 17640 0.363232 4.32893 18.0759 22.8108 22.8696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 550 0.000512 4096 165 11100 20160 5.80499 6.6048 1138.18 209.511 1360.19 1360.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 660 0.000128 512 240 425 61440 12.5487 3.40157 22.42 103.352 141.94 142.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1010 0.000256 1024 180 1075 64320 5.70682 3.41402 109.86 104.684 223.789 223.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 290 0.000256 1024 80 2350 7680 13.529 3.37101 31.2265 103.422 151.732 151.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 720 0.000512 1024 235 550 21120 3.29613 1.6343 19.1046 51.8608 76.0241 76.1365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1700 0.000128 512 130 1000 148800 4.43107 3.51187 92.4071 104.682 205.144 205.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1920 0.000128 512 180 225 147840 4.43555 3.41254 17.9317 104.647 130.525 130.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1820 3.2e-05 4096 190 1825 592320 151.454 118.621 4127.19 3541.26 7938.73 7938.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1730 0.000256 2048 250 825 72240 7.05376 94.7342 209.683 311.516 311.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1450 0.001024 512 210 400 17520 0.362496 2.92253 17.9383 21.2661 21.3226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 550 0.000512 4096 165 11100 19680 5.72794 6.52493 736.526 207.533 956.405 956.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 660 0.000128 512 240 425 61440 12.5425 3.40509 15.312 103.411 134.885 135.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1010 0.000256 1024 180 1075 63360 5.63114 3.37565 72.6294 103.538 185.301 185.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 290 0.000256 1024 80 2350 7680 13.5189 3.37629 21.1962 103.559 141.833 141.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 720 0.000512 1024 235 550 21120 3.3007 1.6464 13.038 52.013 70.1245 70.2423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1700 0.000128 512 130 1000 149504 4.42317 3.51027 125.794 104.703 238.543 238.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1920 0.000128 512 180 225 147968 4.42602 3.412 25.6847 104.671 138.298 138.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1820 3.2e-05 4096 190 1825 592896 151.574 118.538 5966.41 3525.14 9761.87 9762.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1730 0.000256 2048 250 825 72320 7.05126 136.556 209.613 353.263 353.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1450 0.001024 512 210 400 17664 0.362656 4.1887 18.0582 22.6524 22.7085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 550 0.000512 4096 165 11100 20224 5.79686 6.62528 1092.25 209.7 1314.47 1314.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 660 0.000128 512 240 425 65536 12.4678 3.40835 22.9434 104.718 143.753 143.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1010 0.000256 1024 180 1075 64512 5.68717 3.40877 105.163 104.772 219.157 219.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 290 0.000256 1024 80 2350 8192 13.6768 3.40925 32.03 104.791 154.095 154.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 720 0.000512 1024 235 550 21504 3.33171 1.67302 18.4963 52.5535 76.1813 76.3006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1700 0.000128 512 130 1000 149504 4.42803 3.5167 92.9509 104.79 205.799 205.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1920 0.000128 512 180 225 147456 4.4401 3.41005 18.0688 104.75 130.771 130.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1820 3.2e-05 4096 190 1825 592896 151.372 118.541 4245.08 3526.32 8041.53 8041.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1730 0.000256 2048 250 825 72192 7.13114 96.2059 209.613 312.993 313.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1450 0.001024 512 210 400 17408 0.360448 2.8697 17.8384 21.1096 21.1681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 550 0.000512 4096 165 11100 19456 5.72381 6.53517 749.335 207.647 969.334 969.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 660 0.000128 512 240 425 49152 12.8015 3.34643 12.6044 99.4117 128.379 128.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1010 0.000256 1024 180 1075 63488 5.74515 3.41069 73.8435 104.939 188.068 188.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 25 290 0.000256 1024 80 2350 0 3.24877 0.00448 99.4079 102.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 720 0.000512 1024 235 550 18432 3.26742 4.81405 11.566 149.383 169.244 66.6111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1700 0.000128 512 130 992 150016 4.43072 3.51075 94.2858 104.897 207.236 207.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1920 0.000128 512 180 224 148736 4.43024 3.4112 31.7534 104.86 144.558 144.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1820 3.2e-05 4096 190 1824 592896 152.19 118.584 8282.63 3566.71 12120.3 12120.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1730 0.000256 2048 250 832 72416 11.2701 101.743 209.572 322.631 322.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1450 0.001024 512 210 416 17728 0.36512 3.084 18.6493 22.1412 22.2003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 550 0.000512 4096 165 11104 20352 5.78506 6.61488 804.216 209.356 1026.05 1026.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 660 0.000128 512 240 416 65536 12.4308 3.4073 15.969 104.569 136.593 136.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1010 0.000256 1024 180 1088 65024 5.68627 3.41738 76.8903 104.897 191.025 191.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 290 0.000256 1024 80 2368 8192 13.6258 3.424 22.7653 104.577 144.579 144.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 720 0.000512 1024 235 544 21760 3.29715 1.66522 20.2616 52.381 77.7341 77.8468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1700 0.000128 512 130 992 150016 4.51194 3.5089 66.9089 104.92 179.961 180.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1920 0.000128 512 180 224 148736 4.43066 3.4161 31.8012 104.886 144.641 144.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1820 3.2e-05 4096 190 1824 592896 152.529 118.596 8282.99 3524.18 12078.5 12078.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1730 0.000256 2048 250 832 72384 7.05126 181.58 209.577 398.254 398.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1450 0.001024 512 210 416 17664 0.370688 2.07462 20.8587 23.3479 23.4051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 550 0.000512 4096 165 11104 20224 5.77741 6.6151 512.466 209.192 734.128 734.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 660 0.000128 512 240 416 65536 12.4534 3.40851 10.5983 104.594 131.261 131.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1010 0.000256 1024 180 1088 64512 5.69069 3.4041 49.3868 104.6 163.218 163.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 290 0.000256 1024 80 2368 8192 13.6485 3.42426 15.2103 104.621 137.088 137.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 720 0.000512 1024 235 544 21504 3.31754 1.67117 18.8801 52.424 76.4265 76.5415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1700 0.000128 512 130 992 150080 4.4449 3.52109 97.248 104.999 210.33 210.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1920 0.000128 512 180 224 148640 4.4457 3.41811 19.7588 104.964 132.689 132.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1820 3.2e-05 4096 190 1824 592960 152.481 118.87 5187.1 3527.54 8986.22 8986.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1730 0.000256 2048 250 832 72400 7.05741 102.632 209.846 319.58 319.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1450 0.001024 512 210 416 17720 0.364096 3.16067 18.5805 22.1484 22.2065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 550 0.000512 4096 165 11104 20320 5.80694 6.6057 818.095 209.514 1040.1 1040.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 660 0.000128 512 240 416 66560 12.4681 3.41725 16.7437 105.012 137.85 138.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1010 0.000256 1024 180 1088 64960 5.71507 3.42426 78.9292 105.005 193.203 193.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 290 0.000256 1024 80 2368 8960 13.6262 3.42806 25.6476 105.034 147.919 148.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 720 0.000512 1024 235 544 21440 3.30954 1.64454 13.4577 52.1823 70.7298 70.8448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1700 0.000128 512 130 992 150080 4.5705 3.52038 69.6843 104.93 182.82 182.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1920 0.000128 512 180 224 148480 4.44227 3.41811 33.2905 104.895 146.147 146.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1820 3.2e-05 4096 190 1824 592640 152.351 118.707 8510.83 3530.92 12313 12313.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1730 0.000256 2048 250 832 72320 7.05162 66.0668 209.452 282.617 282.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1450 0.001024 512 210 416 17680 0.365728 2.0927 18.204 20.7034 20.7634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 550 0.000512 4096 165 11104 20160 5.77331 6.60624 523.032 209.097 744.583 744.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 660 0.000128 512 240 416 61440 12.5352 3.39763 10.2634 103.231 129.646 129.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1010 0.000256 1024 180 1088 64000 5.66544 3.38944 50.1376 104.107 163.427 163.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 290 0.000256 1024 80 2368 7680 13.49 3.38944 14.7026 103.275 135.044 135.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 720 0.000512 1024 235 544 21120 3.28778 1.62886 8.71654 51.7576 65.5234 65.6352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1700 0.000128 512 130 992 149952 4.4303 3.51338 105.056 104.865 217.97 218.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1920 0.000128 512 180 224 148608 4.43171 3.41197 20.1872 104.826 132.961 133.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1820 3.2e-05 4096 190 1824 592704 151.748 118.692 4833.83 3523.82 8628.31 8628.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1730 0.000256 2048 250 832 72384 7.19174 111.028 209.632 327.896 327.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1450 0.001024 512 210 416 17712 0.362496 3.43914 19.1612 23.005 23.0646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 550 0.000512 4096 165 11104 20352 5.78355 6.61043 885.835 209.439 1107.76 1107.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 660 0.000128 512 240 416 64512 12.284 3.39354 17.7421 103.208 136.835 137.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1010 0.000256 1024 180 1088 64896 5.67926 3.41091 85.2165 104.753 199.191 199.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 290 0.000256 1024 80 2368 7680 13.4909 3.36323 23.8956 103.231 144.164 144.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 720 0.000512 1024 235 544 21504 3.3057 1.65069 14.5754 52.2332 71.8906 72.0023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1700 0.000128 512 130 992 149760 4.4296 3.51027 73.1524 105.772 186.978 187.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1920 0.000128 512 180 224 148224 4.42755 3.41053 15.3356 105.739 129.012 129.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1820 3.2e-05 4096 190 1824 592512 151.46 118.612 4228.07 3559.11 8057.47 8057.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1730 0.000256 2048 250 832 72288 7.07584 71.5035 211.413 290.036 290.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1450 0.001024 512 210 416 17664 0.363936 2.28864 19.2512 21.9455 22.0042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 550 0.000512 4096 165 11104 20160 5.7455 6.58432 560.651 210.678 783.734 783.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 660 0.000128 512 240 416 61440 12.5065 3.39597 11.2337 104.229 131.579 131.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1010 0.000256 1024 180 1088 64512 5.64192 3.40522 55.1533 105.299 169.625 169.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 290 0.000256 1024 80 2368 6144 13.6341 3.36579 12.8445 104.283 134.312 134.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 720 0.000512 1024 235 544 20736 3.308 1.63574 9.34496 52.276 66.6937 66.8106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1700 0.000128 512 130 992 150080 4.45802 3.52221 102.309 104.904 215.309 215.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1920 0.000128 512 180 224 148512 4.44374 3.41606 20.0723 104.871 132.906 133.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1820 3.2e-05 4096 190 1824 592704 152.138 118.829 4762.58 3540.64 8574.39 8574.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1730 0.000256 2048 250 832 72408 7.06547 109.935 209.749 326.797 326.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1450 0.001024 512 210 416 17696 0.36384 3.37741 18.1493 21.9353 21.9928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 550 0.000512 4096 165 11104 20384 5.81802 6.61616 871.643 209.516 1093.69 1093.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 660 0.000128 512 240 416 64512 12.3855 3.40214 17.4561 103.568 137.026 137.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1010 0.000256 1024 180 1088 64960 5.69149 3.42016 84.372 104.775 198.387 198.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 290 0.000256 1024 80 2368 7168 13.6309 3.38326 22.124 103.593 142.917 143.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 720 0.000512 1024 235 544 21952 3.31168 1.67114 14.7726 52.5049 72.3909 72.5043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1700 0.000128 512 130 992 149632 4.43539 3.51027 70.1209 104.75 182.928 183.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1920 0.000128 512 180 224 148288 4.43645 3.41309 13.1366 104.717 125.804 125.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1820 3.2e-05 4096 190 1824 592256 151.876 118.737 3093.32 3523.2 6887.36 6887.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1730 0.000256 2048 250 832 72352 7.06576 71.2479 209.558 287.916 287.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1450 0.001024 512 210 416 17584 0.362496 2.23494 18.0637 20.7044 20.7626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 550 0.000512 4096 165 11104 20160 5.74499 6.57626 552.849 208.529 773.793 773.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 660 0.000128 512 240 416 57344 12.5008 3.36797 10.222 101.166 127.464 127.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1010 0.000256 1024 180 1088 64512 5.69942 3.41219 53.8716 104.803 167.917 168.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 290 0.000256 1024 80 2368 3584 13.6668 3.2991 7.69834 101.239 126.09 126.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 720 0.000512 1024 235 544 21504 3.28182 1.64659 9.63603 51.9612 66.6525 66.7607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1700 0.000128 512 130 992 149856 4.64016 3.52147 61.483 104.894 174.65 174.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1920 0.000128 512 180 224 147840 4.45466 3.41811 12.9269 104.854 125.754 125.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1820 3.2e-05 4096 190 1824 592032 152.217 118.805 3609.43 3525.81 7406.49 7406.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1730 0.000256 2048 250 832 72240 7.06483 59.0155 209.611 275.736 275.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1450 0.001024 512 210 416 17472 0.363776 1.80794 18.0004 20.213 20.2746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 550 0.000512 4096 165 11104 19824 5.77552 6.55155 447.851 208.436 668.689 668.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 660 0.000128 512 240 416 53760 12.8197 3.36691 8.17021 101.306 125.872 126.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1010 0.000256 1024 180 1088 64512 5.72947 3.42307 44.5729 104.987 158.839 158.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 290 0.000256 1024 80 2368 5376 13.5351 3.30547 9.51491 101.403 127.946 128.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 720 0.000512 1024 235 544 20160 3.26317 1.5872 7.56115 50.8789 63.4229 63.5369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1700 0.000128 512 130 992 150016 4.43674 3.51242 101.002 104.932 213.994 214.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1920 0.000128 512 180 224 148736 4.43395 3.4129 20.4701 104.894 133.315 133.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1820 3.2e-05 4096 190 1824 592896 151.841 118.593 4882.36 3544.04 8697.05 8697.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1730 0.000256 2048 250 832 72384 7.05866 111.988 209.66 328.748 328.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1450 0.001024 512 210 416 17664 0.364544 3.42835 18.135 21.9709 22.0277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 550 0.000512 4096 165 11104 20224 5.78061 6.6152 839.459 209.218 1061.17 1061.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 660 0.000128 512 240 416 65536 12.4533 3.4127 17.9767 104.605 138.665 138.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1010 0.000256 1024 180 1088 64512 5.68458 3.40787 84.3464 104.62 198.188 198.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 290 0.000256 1024 80 2368 8192 13.6521 3.40787 24.8437 104.638 146.729 146.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 720 0.000512 1024 235 544 21504 3.31718 1.66554 14.8565 52.4352 72.4046 72.5199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1700 0.000128 512 130 992 149504 4.42646 3.51232 72.9851 104.705 185.743 185.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1920 0.000128 512 180 224 147968 4.42518 3.40992 14.07 104.668 126.674 126.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1820 3.2e-05 4096 190 1824 592384 151.657 118.609 3332.58 3527.78 7130.84 7131.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1730 0.000256 2048 250 832 72320 7.05555 76.3453 209.749 293.194 293.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1450 0.001024 512 210 416 17536 0.360992 2.37254 18.0571 20.8345 20.8919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 550 0.000512 4096 165 11104 20224 5.79629 6.62406 539.834 209.703 762.049 762.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 660 0.000128 512 240 416 65536 12.4778 3.40787 12.3905 104.726 133.22 133.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1010 0.000256 1024 180 1088 64512 5.69152 3.40995 56.5194 104.775 170.525 170.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 290 0.000256 1024 80 2368 8192 13.6685 3.40736 16.5378 104.794 138.593 138.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 720 0.000512 1024 235 544 21504 3.32762 1.67117 10.2745 52.5541 67.9546 68.0656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1700 0.000128 512 130 992 149760 4.6184 3.51245 63.2092 104.847 176.303 176.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 1920 0.000128 512 180 224 148224 4.43171 3.41194 13.4974 104.811 126.254 126.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1820 3.2e-05 4096 190 1824 592128 151.524 118.587 2758.56 3544.05 6572.93 6573.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1730 0.000256 2048 250 832 72192 7.07174 63.8622 209.484 280.461 280.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1450 0.001024 512 210 416 17472 0.36192 1.98912 19.0922 21.4862 21.5427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 550 0.000512 4096 165 11104 19968 5.77869 6.63914 446.626 209.211 668.329 668.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 660 0.000128 512 240 416 49152 12.7972 3.3503 7.98733 99.1969 123.542 123.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1010 0.000256 1024 180 1088 62976 5.6401 3.37046 46.2221 103.412 158.769 158.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 32 290 0.000256 1024 80 2368 0 3.24557 0.004128 99.2483 102.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 720 0.000512 1024 235 544 19968 3.35696 4.88429 8.09152 151.161 167.704 65.2331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1700 0.000128 512 130 992 150048 4.44416 3.51667 139.717 104.879 252.673 252.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1920 0.000128 512 180 224 148608 4.44099 3.41926 28.8513 104.846 141.654 141.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1820 3.2e-05 4096 190 1824 592704 152.203 118.843 6818.04 3542.37 10631.7 10631.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1730 0.000256 2048 250 832 72360 7.06406 158.466 209.532 375.107 375.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1450 0.001024 512 210 416 17640 0.36272 4.88704 18.084 23.3782 23.4373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 550 0.000512 4096 165 11104 20304 5.79379 6.60102 1252.44 209.056 1473.99 1474.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 660 0.000128 512 240 416 59904 12.5101 3.38845 23.4882 102.195 141.794 141.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1010 0.000256 1024 180 1088 64512 5.68656 3.41053 120.925 104.523 234.677 234.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 290 0.000256 1024 80 2368 6912 13.455 3.33712 31.018 102.234 150.229 150.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 720 0.000512 1024 235 544 21312 3.30051 1.64394 20.9336 52.0049 78.0134 78.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1700 0.000128 512 130 992 149760 4.43834 3.5152 96.2013 105.015 209.283 209.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1920 0.000128 512 180 224 148608 4.44032 3.4175 18.7013 104.976 131.638 131.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1820 3.2e-05 4096 190 1824 592128 151.573 118.712 4346.28 3526.51 8143.31 8143.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1730 0.000256 2048 250 832 72288 7.05946 99.0096 209.703 315.815 315.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1450 0.001024 512 210 416 17568 0.362304 3.20358 19.0152 22.6237 22.6815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 550 0.000512 4096 165 11104 20160 5.79558 6.61094 796.152 209.611 1018.27 1018.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 660 0.000128 512 240 416 55296 12.3238 3.35072 14.3609 99.2362 129.486 129.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1010 0.000256 1024 180 1088 63360 5.6681 3.38739 75.3237 103.933 188.441 188.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 290 0.000256 1024 80 2368 4608 13.2915 3.24957 13.5851 99.3185 129.631 129.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 720 0.000512 1024 235 544 20736 3.26973 1.61178 13.2098 51.3766 69.595 69.7067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1700 0.000128 512 130 992 149472 4.44624 3.51936 83.3628 104.687 196.124 196.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1920 0.000128 512 180 224 147744 4.44237 3.41882 15.4436 104.654 128.06 128.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1820 3.2e-05 4096 190 1824 592704 152.149 118.85 3586.47 3534.74 7392.42 7392.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1730 0.000256 2048 250 832 72144 7.05021 82.7812 209.532 299.406 299.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1450 0.001024 512 210 416 17496 0.362112 2.6551 19.0007 22.0596 22.1199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 550 0.000512 4096 165 11104 19872 5.73645 6.5352 646.838 207.707 866.907 866.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 660 0.000128 512 240 416 55296 12.8877 3.38739 12.0927 102.387 130.964 131.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1010 0.000256 1024 180 1088 63936 5.74262 3.41606 63.6831 104.814 177.786 177.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 290 0.000256 1024 80 2368 6912 13.4871 3.34413 16.943 102.518 136.48 136.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 720 0.000512 1024 235 544 20736 3.28746 1.61037 11.2745 51.4746 67.7755 67.8867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1700 0.000128 512 130 992 150080 4.43254 3.52019 132.924 104.919 245.903 246.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1920 0.000128 512 180 224 148480 4.44198 3.41606 27.1297 104.89 139.976 140.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1820 3.2e-05 4096 190 1824 592640 151.616 118.697 6410.11 3522.91 10203.5 10203.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1730 0.000256 2048 250 832 72320 7.06422 148.513 209.426 365.046 365.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1450 0.001024 512 210 416 17680 0.362496 4.68173 18.0721 23.1586 23.2182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 550 0.000512 4096 165 11104 20160 5.76608 6.61274 1171.08 209.089 1392.64 1392.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 660 0.000128 512 240 416 61440 12.5291 3.39974 22.8493 103.222 142.212 142.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1010 0.000256 1024 180 1088 64000 5.66102 3.38803 112.064 104.097 225.342 225.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 290 0.000256 1024 80 2368 7680 13.4949 3.36867 32.339 103.27 152.662 152.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 720 0.000512 1024 235 544 21120 3.28691 1.63219 19.2734 51.7551 76.0771 76.1878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1700 0.000128 512 130 992 149120 4.41398 3.50822 93.1194 104.526 205.676 205.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1920 0.000128 512 180 224 147840 4.4153 3.40758 18.3351 104.493 130.749 130.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1820 3.2e-05 4096 190 1824 592640 151.25 118.555 4314.34 3523.23 8107.6 8107.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1730 0.000256 2048 250 832 72160 7.04333 99.4753 209.173 315.737 315.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1450 0.001024 512 210 416 17600 0.3624 3.144 18.9891 22.5377 22.5951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 550 0.000512 4096 165 11104 19840 5.75088 6.59024 775.538 208.618 996.591 996.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 660 0.000128 512 240 416 61440 12.5109 3.39683 15.5528 103.256 134.929 135.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1010 0.000256 1024 180 1088 62720 5.6481 3.36726 73.8085 103.329 186.278 186.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 290 0.000256 1024 80 2368 5120 13.7513 3.36806 15.0768 103.351 135.725 135.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 720 0.000512 1024 235 544 20480 3.32179 1.64019 12.9206 51.8492 69.8634 69.9755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1700 0.000128 512 130 992 148800 4.43514 3.51568 81.466 104.704 194.23 194.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1920 0.000128 512 180 224 147840 4.42998 3.41482 15.3806 104.669 127.994 128.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1820 3.2e-05 4096 190 1824 591360 151.66 118.739 3614.43 3528.08 7413.12 7413.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1730 0.000256 2048 250 832 72000 7.04058 83.1533 209.209 299.445 299.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1450 0.001024 512 210 416 17520 0.362592 2.64416 18.7452 21.794 21.8481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 550 0.000512 4096 165 11104 19680 5.72006 6.52698 649.671 207.574 869.581 869.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 660 0.000128 512 240 416 61440 12.5395 3.40192 13.224 103.433 132.809 132.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1010 0.000256 1024 180 1088 63360 5.62758 3.3751 62.7885 103.556 175.477 175.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 290 0.000256 1024 80 2368 7680 13.5165 3.37856 18.574 103.578 139.226 139.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 720 0.000512 1024 235 544 21120 3.30333 1.6425 11.1238 52.0227 68.2174 68.3272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1700 0.000128 512 130 992 149760 4.42739 3.51456 124.019 104.868 236.937 237.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1920 0.000128 512 180 224 148224 4.42685 3.41261 25.8245 104.83 138.596 138.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1820 3.2e-05 4096 190 1824 592512 151.363 118.585 6046.75 3528.56 9845.49 9845.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1730 0.000256 2048 250 832 72288 7.05331 140.562 209.59 357.248 357.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1450 0.001024 512 210 416 17664 0.364544 4.40934 19.1379 23.9541 24.0111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 550 0.000512 4096 165 11104 20160 5.74259 6.59046 1101.86 208.871 1323.15 1323.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 660 0.000128 512 240 416 61440 12.518 3.39424 21.6158 103.34 141.078 141.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1010 0.000256 1024 180 1088 64512 5.63834 3.39824 107.663 104.393 221.222 221.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 290 0.000256 1024 80 2368 6144 13.6296 3.36499 24.6851 103.387 145.25 145.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 720 0.000512 1024 235 544 20736 3.30762 1.63315 18.0715 51.8259 74.9643 75.0756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1700 0.000128 512 130 992 149760 4.43744 3.50822 89.2786 104.818 202.149 202.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1920 0.000128 512 180 224 148224 4.43293 3.41382 16.9003 104.779 129.626 129.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1820 3.2e-05 4096 190 1824 592128 151.521 118.588 3941.92 3523.6 7735.84 7736.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1730 0.000256 2048 250 832 72192 7.05331 91.4801 209.361 307.936 307.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1450 0.001024 512 210 416 17472 0.362976 2.89485 18.0081 21.3089 21.3684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 550 0.000512 4096 165 11104 19968 5.78493 6.61786 712.714 209.145 934.352 934.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 660 0.000128 512 240 416 49152 12.801 3.3497 11.6832 99.1715 127.215 127.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1010 0.000256 1024 180 1088 62976 5.63952 3.37283 68.8819 103.377 181.4 181.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 32 290 0.000256 1024 80 2368 0 3.24627 0.004288 99.2221 102.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 720 0.000512 1024 235 544 19968 3.35757 4.88717 11.5458 151.123 171.127 68.6846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1700 0.000128 512 130 992 148608 4.42995 3.51472 80.7909 104.736 193.581 193.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1920 0.000128 512 180 224 147456 4.4295 3.41014 14.6683 104.702 127.31 127.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1820 3.2e-05 4096 190 1824 592128 151.434 118.618 3408.94 3528.47 7207.68 7207.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1730 0.000256 2048 250 832 72000 7.1145 78.9565 209.339 295.456 295.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1450 0.001024 512 210 416 17280 0.361504 2.48109 17.8627 20.7459 20.8039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 550 0.000512 4096 165 11104 19584 5.75078 6.59258 604.058 208.868 825.363 825.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 660 0.000128 512 240 416 55296 12.341 3.34621 11.5162 99.3472 126.769 126.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1010 0.000256 1024 180 1088 62208 5.61267 3.33622 58.5861 102.593 170.261 170.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 32 290 0.000256 1024 80 2368 0 3.24778 0.004096 99.4638 102.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 720 0.000512 1024 235 544 18432 3.26986 4.80778 9.38086 149.489 167.158 64.4695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1700 0.000128 512 130 992 149600 4.46138 3.52051 125.072 104.83 237.996 238.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1920 0.000128 512 180 224 148400 4.45699 3.42099 25.4515 104.8 138.229 138.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1820 3.2e-05 4096 190 1824 592800 152.552 118.947 5970.74 3537.36 9779.82 9780.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1730 0.000256 2048 250 832 72300 7.05741 137.669 209.437 354.208 354.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1450 0.001024 512 210 416 17600 0.360736 4.31754 18.0305 22.7504 22.8069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 550 0.000512 4096 165 11104 20200 5.79293 6.58608 1091.81 208.772 1313.05 1313.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 660 0.000128 512 240 416 64000 12.3622 3.40314 22.2052 103.243 141.426 141.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1010 0.000256 1024 180 1088 64000 5.71421 3.40998 104.797 104.345 218.391 218.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 290 0.000256 1024 80 2368 6400 13.6526 3.36896 25.5217 103.296 146.025 146.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 720 0.000512 1024 235 544 20800 3.3216 1.63597 17.8609 51.7858 74.7313 74.8419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1700 0.000128 512 130 992 149600 4.45168 3.52195 92.0458 104.916 205.043 205.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1920 0.000128 512 180 224 148000 4.4568 3.41894 17.778 104.882 130.636 130.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1820 3.2e-05 4096 190 1824 592800 152.054 118.886 4206.5 3525.65 8003.3 8003.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1730 0.000256 2048 250 832 72200 7.05968 96.2803 209.469 312.851 312.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1450 0.001024 512 210 416 17400 0.361888 2.98835 19.0205 22.4143 22.4666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 550 0.000512 4096 165 11104 20000 5.80608 6.6089 762.788 209.35 984.644 984.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 660 0.000128 512 240 416 64000 12.3766 3.40378 15.8431 103.326 135.163 135.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1010 0.000256 1024 180 1088 62400 5.69555 3.37549 71.6369 103.422 184.263 184.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 290 0.000256 1024 80 2368 6400 13.6705 3.3792 18.0465 103.446 138.724 138.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 720 0.000512 1024 235 544 20800 3.32784 1.63773 12.6194 51.9264 69.6389 69.7549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1700 0.000128 512 130 992 147600 4.45078 3.51741 80.9448 104.259 193.285 193.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1920 0.000128 512 180 224 146400 4.43974 3.41597 14.6931 104.225 126.876 126.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1820 3.2e-05 4096 190 1824 591600 152.436 118.944 3464.57 3527.34 7263.49 7263.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1730 0.000256 2048 250 832 72000 7.07994 79.786 209.368 296.278 296.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1450 0.001024 512 210 416 17400 0.372416 2.63984 18.0408 21.0955 21.1538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 550 0.000512 4096 165 11104 19800 5.75315 6.53549 623.78 207.9 844.063 844.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 660 0.000128 512 240 416 57600 12.8858 3.40262 12.3161 103.472 132.29 132.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1010 0.000256 1024 180 1088 62400 5.72218 3.38125 59.9029 103.635 172.77 172.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 25 32 290 0.000256 1024 80 2368 0 3.38378 0.004096 103.597 107.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 720 0.000512 1024 235 544 19200 3.40458 5.02861 10.0648 155.696 174.411 67.4468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1700 0.000128 512 130 992 149632 4.4304 3.51437 120.854 104.872 233.784 233.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1920 0.000128 512 180 224 148288 4.428 3.41622 24.5601 104.841 137.346 137.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1820 3.2e-05 4096 190 1824 592256 151.828 118.78 5841.32 3527.34 9639.49 9639.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1730 0.000256 2048 250 832 72352 7.07379 135.628 209.809 352.554 352.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1450 0.001024 512 210 416 17584 0.362496 4.25683 19.1304 23.7918 23.8509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 550 0.000512 4096 165 11104 20160 5.7545 6.57622 1069.17 208.779 1290.37 1290.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 660 0.000128 512 240 416 57344 12.5031 3.36643 19.479 101.284 136.841 137.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1010 0.000256 1024 180 1088 64512 5.70858 3.41606 103.125 104.931 217.312 217.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 290 0.000256 1024 80 2368 3584 13.6638 3.30125 14.2704 101.351 132.769 132.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 720 0.000512 1024 235 544 21504 3.28221 1.64458 18.1951 52.0246 75.2763 75.3918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1700 0.000128 512 130 992 149632 4.43405 3.50413 89.0361 104.938 202.028 202.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1920 0.000128 512 180 224 147840 4.43946 3.41373 17.1465 104.901 130.003 130.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1820 3.2e-05 4096 190 1824 592256 151.374 118.611 4055.5 3528.02 7853.73 7853.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1730 0.000256 2048 250 832 72128 7.08403 93.8178 209.48 310.427 310.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1450 0.001024 512 210 416 17472 0.362496 2.89382 17.9526 21.2503 21.3119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 550 0.000512 4096 165 11104 19712 5.73318 6.56026 724.324 208.147 944.86 944.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 660 0.000128 512 240 416 43008 12.7849 3.2623 10.69 96.5399 123.495 123.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1010 0.000256 1024 180 1088 62720 5.68842 3.38026 70.5157 103.867 183.581 183.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 32 290 0.000256 1024 80 2368 0 3.15808 0.005184 96.6152 99.8661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 720 0.000512 1024 235 544 19712 3.28554 4.756 11.6956 147.578 167.535 67.7796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1700 0.000128 512 130 992 149184 4.45222 3.52266 79.2786 105.025 192.389 192.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1920 0.000128 512 180 224 147840 4.44662 3.41584 14.2906 104.993 127.242 127.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1820 3.2e-05 4096 190 1824 591360 151.626 118.667 3333.95 3525.08 7129.54 7129.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1730 0.000256 2048 250 832 71904 7.04134 77.0479 209.213 293.345 293.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1450 0.001024 512 210 416 17136 0.360352 2.39206 17.8956 20.6906 20.7464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 550 0.000512 4096 165 11104 19488 5.73021 6.52653 592.651 207.584 812.582 812.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 660 0.000128 512 240 416 43008 13.6458 3.37408 8.99373 101.439 127.661 127.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1010 0.000256 1024 180 1088 61824 5.54531 3.31162 57.6894 101.628 168.3 168.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 28 32 290 0.000256 1024 80 2368 0 3.30938 0.00576 101.587 104.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 720 0.000512 1024 235 544 18816 3.34394 4.90883 9.5617 152.706 170.726 65.8555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1700 0.000128 512 130 992 149760 4.44678 3.5207 120.66 104.943 233.683 233.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1920 0.000128 512 180 224 148320 4.4495 3.41792 24.0082 104.911 136.89 136.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1820 3.2e-05 4096 190 1824 592320 152.044 118.823 5773.3 3546.06 9590.44 9590.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1730 0.000256 2048 250 832 72240 7.05622 131.689 209.527 348.32 348.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1450 0.001024 512 210 416 17640 0.36256 4.21917 18.1398 22.7669 22.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 550 0.000512 4096 165 11104 20160 5.80736 6.61078 1053.52 209.512 1275.54 1275.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 660 0.000128 512 240 416 61440 12.5511 3.40154 20.501 103.35 140.018 140.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1010 0.000256 1024 180 1088 64320 5.70685 3.41402 99.6887 104.686 213.625 213.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 290 0.000256 1024 80 2368 7680 13.538 3.37389 29.2032 103.42 149.721 149.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 720 0.000512 1024 235 544 21120 3.29482 1.63622 17.3083 51.8606 74.226 74.3403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1700 0.000128 512 130 992 148800 4.44326 3.51357 91.3857 104.702 204.158 204.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1920 0.000128 512 180 224 147840 4.43331 3.41222 17.3138 104.675 129.934 130.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1820 3.2e-05 4096 190 1824 591360 151.676 118.77 4052.79 3527.95 7851.42 7851.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1730 0.000256 2048 250 832 72000 7.04515 93.7861 211.241 312.114 312.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1450 0.001024 512 210 416 17520 0.36256 2.88973 17.9469 21.2426 21.3012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 550 0.000512 4096 165 11104 19680 5.73235 6.52534 722.95 207.579 942.881 942.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 660 0.000128 512 240 416 61440 12.5372 3.40416 14.7236 103.438 134.311 134.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1010 0.000256 1024 180 1088 63360 5.62845 3.3751 71.2368 103.558 183.929 184.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 290 0.000256 1024 80 2368 7680 13.5077 3.37782 21.2814 103.583 141.935 142.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 720 0.000512 1024 235 544 21120 3.30221 1.64659 12.2897 52.0202 69.3844 69.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1700 0.000128 512 130 992 148320 4.45638 3.5281 78.4271 104.686 191.208 191.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1920 0.000128 512 180 224 146880 4.46288 3.41821 14.3093 104.655 126.943 127.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1820 3.2e-05 4096 190 1824 590400 152.357 118.919 3388.87 3526.06 7186.42 7186.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1730 0.000256 2048 250 832 72000 7.04922 78.1865 209.334 294.612 294.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1450 0.001024 512 210 416 17280 0.364416 2.55795 17.9913 20.9563 21.0124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 550 0.000512 4096 165 11104 19440 5.72422 6.50704 602.575 206.737 821.636 821.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 660 0.000128 512 240 416 46080 12.0143 3.11923 9.71562 93.1241 118.184 118.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1010 0.000256 1024 180 1088 63360 5.78691 3.42819 59.4592 104.909 173.71 173.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 30 32 290 0.000256 1024 80 2368 0 3.08224 0.004512 95.263 98.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 720 0.000512 1024 235 544 20160 3.26406 4.66739 10.5214 146.108 164.772 66.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1700 0.000128 512 130 992 149504 4.42525 3.50912 119.694 104.689 232.425 232.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1920 0.000128 512 180 224 147968 4.42323 3.40582 24.1836 104.656 136.766 136.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1820 3.2e-05 4096 190 1824 592384 151.675 118.622 5723.47 3546.94 9540.92 9541.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1730 0.000256 2048 250 832 72320 7.05552 133.205 209.773 350.079 350.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1450 0.001024 512 210 416 17536 0.362496 4.15539 18.0573 22.6188 22.6775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 550 0.000512 4096 165 11104 20224 5.78355 6.62432 1047.29 209.668 1269.46 1269.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 660 0.000128 512 240 416 65536 12.4595 3.40992 21.719 104.703 142.499 142.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1010 0.000256 1024 180 1088 64512 5.68259 3.41126 101.519 104.755 215.493 215.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 290 0.000256 1024 80 2368 8192 13.6511 3.41181 31.1444 104.782 153.177 153.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 720 0.000512 1024 235 544 21504 3.33037 1.67629 17.7884 52.5432 75.4631 75.5812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1700 0.000128 512 130 992 149504 4.42624 3.51434 89.4885 104.687 202.228 202.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1920 0.000128 512 180 224 147456 4.43891 3.41606 16.5693 104.649 129.172 129.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1820 3.2e-05 4096 190 1824 591872 151.759 118.743 3879.32 3528.2 7678.24 7678.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1730 0.000256 2048 250 832 72192 7.06022 89.9136 209.531 306.548 306.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1450 0.001024 512 210 416 17408 0.36224 2.74074 18.0444 21.187 21.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 550 0.000512 4096 165 11104 19456 5.72518 6.53344 684.359 207.426 904.137 904.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 660 0.000128 512 240 416 49152 12.8 3.34493 11.6126 99.2062 127.176 127.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1010 0.000256 1024 180 1088 63488 5.73325 3.41117 68.0801 104.832 182.188 182.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 32 290 0.000256 1024 80 2368 0 3.24582 0.004192 99.3079 102.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 720 0.000512 1024 235 544 18432 3.26819 4.80912 10.7981 149.236 168.324 65.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1700 0.000128 512 130 992 148992 4.43213 3.51216 80.4233 104.524 193.002 193.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1920 0.000128 512 180 224 147456 4.4271 3.40832 14.9499 104.486 127.369 127.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1820 3.2e-05 4096 190 1824 591360 151.567 118.513 3555.87 3527.56 7353.72 7353.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1730 0.000256 2048 250 832 71808 7.02912 81.7478 209.037 297.858 297.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1450 0.001024 512 210 416 17280 0.362496 2.51194 18.0146 20.9314 20.9913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 550 0.000512 4096 165 11104 19200 5.75923 6.5623 618.559 208.3 839.274 839.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 660 0.000128 512 240 416 49152 12.8211 3.3447 10.6902 99.386 126.45 126.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1010 0.000256 1024 180 1088 61440 5.72874 3.37907 59.8378 103.731 172.809 172.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 32 32 290 0.000256 1024 80 2368 0 3.25018 0.004704 99.5669 102.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 720 0.000512 1024 235 544 18432 3.27638 4.81894 9.90752 149.706 167.926 65.1332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1700 0.000128 512 130 1000 149760 4.43331 3.51027 97.5133 104.895 210.46 210.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1920 0.000128 512 180 240 148864 4.42458 3.41066 35.4042 104.859 148.199 148.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1820 3.2e-05 4096 190 1840 591744 152.365 118.782 8687.99 3530.03 12489.4 12489.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1730 0.000256 2048 250 840 72384 7.06451 104.409 209.627 321.145 321.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1450 0.001024 512 210 400 17792 0.364544 3.05357 19.5581 23.0184 23.0779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 550 0.000512 4096 165 11120 20352 5.79088 6.61965 817.141 209.35 1038.98 1039.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 660 0.000128 512 240 440 57344 13.0653 3.40582 15.0914 104.567 136.341 136.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1010 0.000256 1024 180 1080 64768 5.69536 3.41811 78.6602 104.896 192.797 192.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 290 0.000256 1024 80 2360 9216 13.5169 3.43197 26.1042 104.589 147.83 147.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 720 0.000512 1024 235 560 22016 3.28909 1.66518 21.4504 52.3796 78.9191 79.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1700 0.000128 512 130 1000 149760 4.44538 3.51427 69.4114 104.984 182.463 182.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1920 0.000128 512 180 240 148736 4.42778 3.41731 34.8442 104.95 147.737 147.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1820 3.2e-05 4096 190 1840 591616 152.891 118.798 8685.46 3533.82 12491.2 12491.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1730 0.000256 2048 250 840 72320 7.05968 187.98 209.787 404.87 404.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1450 0.001024 512 210 400 17728 0.364544 2.0241 18.4587 20.8904 20.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 550 0.000512 4096 165 11120 20224 5.78742 6.61162 521.039 209.318 742.831 742.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 660 0.000128 512 240 440 57344 13.0853 3.40666 10.0411 104.661 131.397 131.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1010 0.000256 1024 180 1080 64512 5.68515 3.40714 50.669 104.662 164.555 164.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 290 0.000256 1024 80 2360 8192 13.6623 3.42496 15.4759 104.694 137.436 137.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 720 0.000512 1024 235 560 22016 3.29331 1.66944 20.1858 52.5724 77.8538 77.9653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1700 0.000128 512 130 1000 149760 4.45251 3.52842 108.001 104.901 220.997 221.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1920 0.000128 512 180 240 148800 4.44317 3.42051 24.0422 104.867 136.877 136.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1820 3.2e-05 4096 190 1840 591840 152.717 119.074 5912.39 3535.23 9719.64 9719.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1730 0.000256 2048 250 840 72360 7.05837 117.918 209.707 334.727 334.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1450 0.001024 512 210 400 17800 0.363232 3.45702 18.1391 22.0036 22.0612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 550 0.000512 4096 165 11120 20320 5.80195 6.60685 930.984 209.31 1152.78 1152.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 660 0.000128 512 240 440 56320 13.2504 3.4193 16.9468 104.921 138.758 138.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1010 0.000256 1024 180 1080 64640 5.72989 3.42678 89.4658 104.909 203.667 203.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 290 0.000256 1024 80 2360 8960 13.6345 3.42579 28.9704 104.932 151.146 151.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 720 0.000512 1024 235 560 21760 3.29526 1.65069 15.86 52.1311 73.0753 73.1894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1700 0.000128 512 130 1000 149760 4.44589 3.51846 76.4716 104.94 189.488 189.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1920 0.000128 512 180 240 148800 4.44259 3.41606 40.4994 104.909 153.369 153.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1820 3.2e-05 4096 190 1840 591360 152.16 118.884 4383.33 3530.3 8184.89 8185.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1730 0.000256 2048 250 840 72320 7.09405 74.7009 209.745 291.584 291.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1450 0.001024 512 210 400 17760 0.364544 2.25149 19.0771 21.7345 21.7912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 550 0.000512 4096 165 11120 20160 5.77462 6.60995 584.453 209.13 806.037 806.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 660 0.000128 512 240 440 51200 13.3236 3.39558 10.153 103.243 130.327 130.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1010 0.000256 1024 180 1080 64000 5.65542 3.38998 56.7324 104.116 170.022 170.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 290 0.000256 1024 80 2360 7680 13.4824 3.37101 16.5484 103.287 136.89 137.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 720 0.000512 1024 235 560 21120 3.28262 1.63133 10.151 51.7639 66.958 67.0722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1700 0.000128 512 130 1000 149280 4.64374 3.51834 65.0035 104.826 178.108 178.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1920 0.000128 512 180 240 148320 4.44922 3.41811 40.2506 104.791 153.011 153.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1820 3.2e-05 4096 190 1840 591360 152.881 118.999 9889.63 3527.92 13689.6 13689.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1730 0.000256 2048 250 840 72240 7.05245 61.4892 209.55 278.137 278.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1450 0.001024 512 210 400 17640 0.364224 1.88138 18.063 20.3503 20.4089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 550 0.000512 4096 165 11120 20160 5.80198 6.61091 478.696 209.267 700.448 700.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 660 0.000128 512 240 440 53760 13.1493 3.40528 9.09136 103.235 129.09 129.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1010 0.000256 1024 180 1080 64320 5.71318 3.41555 46.9204 104.563 160.741 160.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 290 0.000256 1024 80 2360 7680 13.5313 3.38838 13.7279 103.309 134.137 134.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 720 0.000512 1024 235 560 21120 3.29795 1.63002 22.3565 51.8721 79.2902 79.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1700 0.000128 512 130 1000 149760 4.43434 3.51232 101.232 104.962 214.253 214.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1920 0.000128 512 180 240 148800 4.43277 3.41469 20.8466 104.928 133.723 133.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1820 3.2e-05 4096 190 1840 591552 152.211 118.921 4698.98 3533.22 8503.56 8503.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1730 0.000256 2048 250 840 72336 7.05843 107.914 209.832 324.847 324.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1450 0.001024 512 210 400 17760 0.363872 3.1744 18.2587 21.8408 21.8982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 550 0.000512 4096 165 11120 20352 5.78464 6.61642 854.321 209.637 1076.45 1076.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 660 0.000128 512 240 440 55296 13.0035 3.3975 15.3164 103.303 135.239 135.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1010 0.000256 1024 180 1080 64512 5.70502 3.41606 81.845 104.85 195.946 196.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 290 0.000256 1024 80 2360 7680 13.4902 3.36531 23.012 103.333 143.389 143.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 720 0.000512 1024 235 560 21888 3.28496 1.65251 14.6653 52.2809 72.0135 72.1306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1700 0.000128 512 130 1000 149376 4.5584 3.51094 72.3205 104.856 185.356 185.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1920 0.000128 512 180 240 148608 4.42781 4.13843 15.2704 104.819 128.756 128.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1820 3.2e-05 4096 190 1840 591360 151.953 118.843 3989.32 3534.32 7794.65 7794.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1730 0.000256 2048 250 840 72288 7.05126 70.9755 209.716 287.785 287.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1450 0.001024 512 210 400 17664 0.362496 2.15859 18.0737 20.6363 20.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 550 0.000512 4096 165 11120 20160 5.74851 6.59846 553.056 208.843 774.317 774.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 660 0.000128 512 240 440 55296 12.9859 3.39587 10.3591 103.326 130.278 130.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1010 0.000256 1024 180 1080 63744 5.67734 3.4023 53.3442 104.38 166.934 167.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 290 0.000256 1024 80 2360 6144 13.6351 3.36467 12.4821 103.374 133.038 133.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 720 0.000512 1024 235 560 21504 3.26966 1.6343 9.85533 51.8239 66.7136 66.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1700 0.000128 512 130 1000 149760 4.61357 3.51824 62.0968 105.026 175.365 175.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1920 0.000128 512 180 240 148608 4.44224 3.42016 13.1299 104.988 126.079 126.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1820 3.2e-05 4096 190 1840 590976 152.264 118.892 3538.96 3533.26 7343.6 7343.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1730 0.000256 2048 250 840 72144 7.05261 58.6546 209.486 275.236 275.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1450 0.001024 512 210 400 17568 0.361408 1.7449 18.0096 20.158 20.2179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 550 0.000512 4096 165 11120 20160 5.7881 6.61085 458.168 209.636 680.277 680.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 660 0.000128 512 240 440 46080 13.0337 3.34643 7.34733 99.2578 123.195 123.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1010 0.000256 1024 180 1080 63360 5.66966 3.38611 44.1188 103.945 157.249 157.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 290 0.000256 1024 80 2360 4608 13.2838 3.24778 8.08909 99.3284 124.135 124.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 720 0.000512 1024 235 560 20736 3.2729 1.61402 7.94 51.377 64.3355 64.4465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1700 0.000128 512 130 1000 149632 4.45059 3.52061 133.436 104.905 246.422 246.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1920 0.000128 512 180 240 148736 4.4408 3.41661 30.1416 104.869 142.969 143.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1820 3.2e-05 4096 190 1840 591584 152.323 118.992 6739.16 3529.95 10540.7 10540.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1730 0.000256 2048 250 840 72352 7.15504 155.714 209.638 372.551 372.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1450 0.001024 512 210 400 17752 0.364544 4.56838 19.1569 24.1319 24.1905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 550 0.000512 4096 165 11120 20384 5.81632 6.61152 1213.81 209.514 1435.85 1435.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 660 0.000128 512 240 440 53760 13.2063 3.39901 21.2697 103.566 141.656 141.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1010 0.000256 1024 180 1080 64512 5.71584 3.41741 118.899 104.773 232.934 233.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 290 0.000256 1024 80 2360 7168 13.6321 3.38739 30.9668 103.591 151.766 151.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 720 0.000512 1024 235 560 21952 3.31757 1.67088 21.6374 52.5055 79.2605 79.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1700 0.000128 512 130 1000 149184 4.42813 3.51443 90.1912 104.872 203.115 203.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1920 0.000128 512 180 240 148288 4.43482 3.41261 19.3937 104.846 132.191 132.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1820 3.2e-05 4096 190 1840 591360 152.072 118.882 4212.3 3532.05 8015.51 8015.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1730 0.000256 2048 250 840 72240 7.0545 97.7397 209.658 314.493 314.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1450 0.001024 512 210 400 17696 0.362528 2.95971 17.9363 21.3008 21.3589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 550 0.000512 4096 165 11120 20160 5.74669 6.56829 755.842 208.79 977.04 977.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 660 0.000128 512 240 440 50176 13.0454 3.36512 13.2137 101.62 131.452 131.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1010 0.000256 1024 180 1080 64512 5.7081 3.41635 74.7156 104.933 188.899 189.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 290 0.000256 1024 80 2360 3584 13.6572 3.29933 10.2741 101.346 128.759 128.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 720 0.000512 1024 235 560 21504 3.28371 1.6441 13.5521 52.0213 70.6287 70.7482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1700 0.000128 512 130 1000 149184 4.45222 3.51917 77.4189 104.811 190.315 190.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 1920 0.000128 512 180 240 148512 4.44416 3.41555 18.5765 104.778 131.314 131.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 1820 3.2e-05 4096 190 1840 590688 152.488 119.03 5090.7 3531.01 8893.46 8893.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1730 0.000256 2048 250 840 72240 7.12026 79.8046 209.631 296.598 296.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1450 0.001024 512 210 400 17640 0.362496 2.43024 17.9896 20.8225 20.8822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 550 0.000512 4096 165 11120 19824 5.77043 6.55389 608.178 208.28 828.857 828.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 660 0.000128 512 240 440 43008 13.636 3.37274 9.2832 101.226 127.728 127.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1010 0.000256 1024 180 1080 64512 5.73085 3.42835 60.817 104.908 175.01 175.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 290 0.000256 1024 80 2360 5376 13.5341 3.30752 12.5008 101.324 130.844 131.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 720 0.000512 1024 235 560 20160 3.26451 1.58698 10.5366 50.8437 66.3656 66.4845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1700 0.000128 512 130 1000 149760 4.43571 3.5153 127.292 105.014 240.369 240.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1920 0.000128 512 180 240 148736 4.43498 3.41197 28.3715 104.977 141.298 141.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1820 3.2e-05 4096 190 1840 591616 152.14 118.824 6227.31 3553.69 10052.2 10052.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1730 0.000256 2048 250 840 72320 7.21629 144.461 209.742 361.463 361.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1450 0.001024 512 210 400 17728 0.362496 4.29165 18.1 22.7945 22.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 550 0.000512 4096 165 11120 20224 5.77562 6.61299 1113.45 209.38 1335.31 1335.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 660 0.000128 512 240 440 57344 13.0729 3.41005 21.3879 104.683 142.768 142.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1010 0.000256 1024 180 1080 64512 5.68045 3.40458 110.403 104.697 224.314 224.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 290 0.000256 1024 80 2360 8192 13.6461 3.40973 32.6699 104.722 154.633 154.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 720 0.000512 1024 235 560 22016 3.29226 1.66909 19.9092 52.4726 77.4732 77.5905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1700 0.000128 512 130 1000 148992 4.43318 3.51318 87.3429 105.638 201.039 201.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1920 0.000128 512 180 240 147968 4.42707 3.41203 18.5234 105.603 132.068 132.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1820 3.2e-05 4096 190 1840 591360 151.954 118.793 4022.82 3564.83 7858.61 7858.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1730 0.000256 2048 250 840 72192 7.05427 92.4465 211.417 310.962 311.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1450 0.001024 512 210 400 17664 0.364096 2.81923 16.9884 20.214 20.2732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 550 0.000512 4096 165 11120 20224 5.78634 6.63142 677.625 211.575 901.709 901.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 660 0.000128 512 240 440 57344 13.0896 3.40768 14.1795 105.656 136.539 136.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1010 0.000256 1024 180 1080 64512 5.68714 3.40829 69.0986 105.71 184.035 184.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 290 0.000256 1024 80 2360 8192 13.6656 3.40822 20.5195 105.731 143.513 143.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 720 0.000512 1024 235 560 21504 3.33296 1.67149 12.6518 53.021 70.8054 70.9248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1700 0.000128 512 130 1000 148992 4.43846 3.51517 74.0379 104.916 187.021 187.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1920 0.000128 512 180 240 148224 4.43597 3.41379 15.1665 104.881 127.997 128.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1820 3.2e-05 4096 190 1840 590592 152.123 118.833 3247.93 3535.41 7054.51 7054.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1730 0.000256 2048 250 840 72192 7.05741 75.5009 209.714 292.317 292.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1450 0.001024 512 210 400 17472 0.362944 2.3119 18.0573 20.7754 20.8312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 550 0.000512 4096 165 11120 19968 5.78035 6.61421 555.425 209.359 777.268 777.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 660 0.000128 512 240 440 49152 12.8089 3.35462 9.99834 99.2601 125.629 125.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1010 0.000256 1024 180 1080 62976 5.63802 3.36938 55.5383 103.492 168.168 168.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 40 290 0.000256 1024 80 2360 0 3.24813 0.005088 99.3234 102.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 720 0.000512 1024 235 560 21504 3.28 4.89267 10.6407 151.273 170.298 67.7463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1700 0.000128 512 130 1000 149760 4.44176 3.51846 130.251 104.976 243.299 243.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1920 0.000128 512 180 240 148608 4.44186 3.41478 29.2676 104.944 142.172 142.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1820 3.2e-05 4096 190 1840 591552 152.544 119.031 6381.34 3551.64 10204.8 10205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1730 0.000256 2048 250 840 72288 7.05363 147.804 209.674 364.574 364.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1450 0.001024 512 210 400 17712 0.364064 4.44416 18.057 22.9065 22.9645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 550 0.000512 4096 165 11120 20160 5.79331 6.60438 1152.1 209.252 1373.84 1373.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 660 0.000128 512 240 440 50688 13.2124 3.39149 19.4879 102.287 138.588 138.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1010 0.000256 1024 180 1080 64512 5.69184 3.41293 112.679 104.621 226.533 226.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 290 0.000256 1024 80 2360 6912 13.4497 3.33824 28.7519 102.326 148.045 148.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 720 0.000512 1024 235 560 21312 3.30077 1.64496 19.6967 52.0526 76.823 76.9411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1700 0.000128 512 130 1000 149760 4.43811 3.51706 93.1925 105.01 206.271 206.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1920 0.000128 512 180 240 148608 4.43802 3.41811 19.0891 104.978 132.023 132.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1820 3.2e-05 4096 190 1840 590976 151.997 118.902 4139.17 3532.79 7943.09 7943.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1730 0.000256 2048 250 840 72144 7.13718 95.8054 209.459 312.446 312.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1450 0.001024 512 210 400 17568 0.362816 2.82218 17.8689 21.0982 21.1578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 550 0.000512 4096 165 11120 20160 5.79731 6.61386 748.008 209.625 970.139 970.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 660 0.000128 512 240 440 46080 13.0251 3.35466 11.7378 99.2295 127.562 127.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1010 0.000256 1024 180 1080 63360 5.66643 3.39254 71.9646 103.935 185.091 185.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 290 0.000256 1024 80 2360 4608 13.2728 3.24794 13.0023 99.3179 129.027 129.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 720 0.000512 1024 235 560 20736 3.27219 1.61475 12.7603 51.3692 69.1449 69.2675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1700 0.000128 512 130 1000 148608 4.4479 3.52035 83.7397 104.593 196.409 196.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1920 0.000128 512 180 240 147744 4.45066 3.41904 16.9035 104.557 129.428 129.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1820 3.2e-05 4096 190 1840 590976 152.656 119.106 3659.02 3533.84 7464.83 7465.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1730 0.000256 2048 250 840 72144 7.06336 85.1324 209.485 301.725 301.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1450 0.001024 512 210 400 17496 0.364544 2.49037 17.9917 20.8875 20.9474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 550 0.000512 4096 165 11120 19440 5.74387 6.52902 640.13 207.51 860.001 860.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 660 0.000128 512 240 440 41472 13.9148 3.38739 9.60419 102.286 129.403 129.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1010 0.000256 1024 180 1080 63936 5.74224 3.41514 64.5463 104.718 178.55 178.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 290 0.000256 1024 80 2360 6912 13.4986 3.34429 17.0783 102.421 136.528 136.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 720 0.000512 1024 235 560 20736 3.29082 1.61507 11.5452 51.4293 68.0079 68.1242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1700 0.000128 512 130 1000 148608 4.43363 3.51366 76.8784 104.714 189.646 189.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1920 0.000128 512 180 240 147456 4.43478 3.40448 15.0067 104.68 127.623 127.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1820 3.2e-05 4096 190 1840 590976 151.965 118.822 3266.91 3553.3 7091.21 7091.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1730 0.000256 2048 250 840 72000 7.07789 75.991 209.433 292.545 292.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1450 0.001024 512 210 400 17280 0.360544 2.22198 17.9091 20.5348 20.5921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 550 0.000512 4096 165 11120 19584 5.75667 6.59046 577.651 208.814 798.903 798.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 660 0.000128 512 240 440 36864 13.7147 3.34675 8.06282 99.3182 124.655 124.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1010 0.000256 1024 180 1080 62208 5.60986 3.33808 56.3895 102.576 168.039 168.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 40 290 0.000256 1024 80 2360 0 3.24627 0.005216 99.439 102.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 720 0.000512 1024 235 560 18432 3.26749 4.80851 9.67181 149.449 167.406 64.7455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1700 0.000128 512 130 1000 149760 4.43901 3.51926 126.135 105.005 239.207 239.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1920 0.000128 512 180 240 148800 4.43862 3.41578 27.4166 104.968 140.338 140.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1820 3.2e-05 4096 190 1840 591360 152.072 118.888 5990.38 3534.42 9795.99 9796.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1730 0.000256 2048 250 840 72320 7.13562 138.607 209.737 355.525 355.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1450 0.001024 512 210 400 17760 0.364096 4.14931 18.193 22.7498 22.8065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 550 0.000512 4096 165 11120 20160 5.76922 6.60397 1082.36 209.259 1304.08 1304.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 660 0.000128 512 240 440 51200 13.3215 3.39558 18.4453 103.303 138.676 138.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1010 0.000256 1024 180 1080 64000 5.66138 3.39558 104.542 104.176 217.904 218.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 290 0.000256 1024 80 2360 7680 13.4782 3.36902 30.1019 103.343 150.479 150.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 720 0.000512 1024 235 560 21120 3.28131 1.62765 18.4748 51.7931 75.3027 75.4197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1700 0.000128 512 130 1000 149120 4.42157 3.51146 90.9615 104.644 203.649 203.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1920 0.000128 512 180 240 147840 4.41325 3.41226 18.6055 104.611 131.142 131.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1820 3.2e-05 4096 190 1840 591360 151.623 118.763 4071.19 3533.8 7875.59 7875.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1730 0.000256 2048 250 840 72160 7.05261 93.7259 209.557 310.378 310.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1450 0.001024 512 210 400 17600 0.360832 2.88563 17.9035 21.1935 21.2506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 550 0.000512 4096 165 11120 19840 5.74467 6.58842 725.895 208.856 947.176 947.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 660 0.000128 512 240 440 51200 13.3079 3.39558 13.0324 103.472 133.416 133.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1010 0.000256 1024 180 1080 62720 5.64528 3.3672 70.3993 103.449 182.989 183.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 290 0.000256 1024 80 2360 5120 13.7418 3.36157 14.1874 103.473 134.944 135.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 720 0.000512 1024 235 560 20480 3.32682 1.6409 12.5468 51.9145 69.5579 69.6741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1700 0.000128 512 130 1000 148800 4.43238 3.51843 80.8071 104.695 193.558 193.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1920 0.000128 512 180 240 147840 4.42954 3.41536 15.6812 104.658 128.284 128.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1820 3.2e-05 4096 190 1840 590400 152.162 118.899 3410.26 3532.89 7214.42 7214.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1730 0.000256 2048 250 840 72000 7.04512 79.2663 209.333 295.688 295.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1450 0.001024 512 210 400 17520 0.362496 2.39034 18.0413 20.8356 20.8932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 550 0.000512 4096 165 11120 19680 5.72006 6.52963 609.862 207.553 829.756 829.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 660 0.000128 512 240 440 46080 13.7189 3.39763 10.1206 103.43 130.876 131.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1010 0.000256 1024 180 1080 63360 5.63014 3.37709 59.931 103.547 172.61 172.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 290 0.000256 1024 80 2360 7680 13.5172 3.37776 17.7887 103.573 138.44 138.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 720 0.000512 1024 235 560 21120 3.30435 1.64624 11.4596 52.012 68.5434 68.6608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1700 0.000128 512 130 1000 148480 4.41421 3.5056 75.8381 104.222 188.089 188.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1920 0.000128 512 180 240 147200 4.41821 3.40768 15.1399 104.188 127.257 127.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1820 3.2e-05 4096 190 1840 591360 151.969 118.788 3410.14 3532.17 7213.27 7213.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1730 0.000256 2048 250 840 72000 7.05914 79.2628 209.356 295.721 295.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1450 0.001024 512 210 400 17280 0.362496 2.22659 17.9198 20.5514 20.6073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 550 0.000512 4096 165 11120 19200 5.73277 6.55232 594.95 207.799 815.122 815.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 660 0.000128 512 240 440 40960 12.9503 3.26739 9.1895 96.5231 122.141 122.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1010 0.000256 1024 180 1080 61440 5.72902 3.37715 57.3057 103.561 170.105 170.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 40 290 0.000256 1024 80 2360 0 3.16211 0.00496 96.6613 99.9102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 720 0.000512 1024 235 560 20480 3.33933 4.81232 10.8906 148.738 167.989 68.1883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1700 0.000128 512 130 1000 149376 4.43322 3.51181 119.775 104.843 232.671 232.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1920 0.000128 512 180 240 148608 4.42752 3.40992 25.8922 104.808 138.639 138.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1820 3.2e-05 4096 190 1840 591360 151.863 118.806 5708.78 3539.18 9518.83 9519.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1730 0.000256 2048 250 840 72288 7.06198 130.687 209.798 347.591 347.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1450 0.001024 512 210 400 17664 0.36224 3.99504 17.0228 21.4216 21.4778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 550 0.000512 4096 165 11120 20160 5.75693 6.5928 1030.3 208.824 1251.57 1251.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 660 0.000128 512 240 440 55296 12.9766 3.39763 19.0948 103.315 138.997 139.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1010 0.000256 1024 180 1080 63744 5.68323 3.3992 97.5868 104.374 211.174 211.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 290 0.000256 1024 80 2360 6144 13.6454 3.36678 22.8848 103.369 143.448 143.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 720 0.000512 1024 235 560 21504 3.26973 1.63658 17.962 51.8195 74.8123 74.9308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1700 0.000128 512 130 1000 148992 4.44038 3.50995 89.3919 104.831 202.285 202.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1920 0.000128 512 180 240 148224 4.43411 3.40858 18.4263 104.798 131.168 131.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1820 3.2e-05 4096 190 1840 590592 152.039 118.831 4014.54 3551.66 7837.28 7837.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1730 0.000256 2048 250 840 72192 7.05136 92.9899 209.543 309.628 309.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1450 0.001024 512 210 400 17472 0.362272 2.81334 18.9198 22.1364 22.1944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 550 0.000512 4096 165 11120 19968 5.78496 6.6207 720.431 209.181 942.109 942.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 660 0.000128 512 240 440 49152 12.8042 3.34845 12.3125 99.1897 127.864 128.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1010 0.000256 1024 180 1080 62976 5.64157 3.37302 69.7291 103.398 182.273 182.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 40 290 0.000256 1024 80 2360 0 3.24989 0.006144 99.2379 102.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 720 0.000512 1024 235 560 21504 3.27888 4.89238 13.1794 151.145 172.711 70.2444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1700 0.000128 512 130 1000 148608 4.42835 3.5119 77.9813 104.738 190.77 190.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1920 0.000128 512 180 240 147456 4.4295 3.41386 15.255 104.711 127.909 128.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1820 3.2e-05 4096 190 1840 590976 151.96 118.768 3318.2 3534.82 7123.97 7124.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1730 0.000256 2048 250 840 72000 7.04717 77.1193 209.483 293.693 293.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1450 0.001024 512 210 400 17280 0.36096 2.24976 17.913 20.5665 20.6254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 550 0.000512 4096 165 11120 19584 5.75008 6.58832 585.517 208.87 806.817 806.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 660 0.000128 512 240 440 36864 13.7242 3.35155 8.15392 99.3403 124.78 124.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1010 0.000256 1024 180 1080 62208 5.6057 3.33824 57.0647 102.594 168.729 168.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 40 290 0.000256 1024 80 2360 0 3.24608 0.004288 99.4638 102.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 720 0.000512 1024 235 560 18432 3.26227 4.80698 9.88534 149.488 167.657 64.9686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1700 0.000128 512 130 1000 147456 4.43318 3.51168 73.5557 104.457 186.067 186.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1920 0.000128 512 180 240 147456 4.42883 3.41606 14.3073 104.423 126.673 126.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1820 3.2e-05 4096 190 1840 589824 152.125 118.754 3103.77 3550.07 6924.94 6925.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1730 0.000256 2048 250 840 71808 7.13318 71.7189 209.06 287.955 288.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1450 0.001024 512 210 400 17280 0.362304 2.18086 17.8659 20.4501 20.5072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 550 0.000512 4096 165 11120 19200 5.74742 6.56474 536.017 208.184 756.609 756.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 660 0.000128 512 240 440 49152 12.8124 3.34979 10.0504 99.3276 125.756 125.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1010 0.000256 1024 180 1080 61440 5.73194 3.37978 53.0534 103.663 165.96 166.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 24 40 290 0.000256 1024 80 2360 0 3.25254 0.004096 99.5217 102.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 720 0.000512 1024 235 560 18432 3.28342 4.82336 9.06669 149.634 167.018 64.2664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1700 0.000128 512 130 1000 149600 4.45872 3.52461 121.998 104.836 234.93 235.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1920 0.000128 512 180 240 148400 4.45523 3.41843 26.563 104.794 139.335 139.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1820 3.2e-05 4096 190 1840 591600 152.831 119.162 5878.24 3535.58 9686.03 9686.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1730 0.000256 2048 250 840 72300 7.0585 135.882 209.59 352.574 352.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1450 0.001024 512 210 400 17700 0.36416 4.11757 18.0968 22.6194 22.6777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 550 0.000512 4096 165 11120 20200 5.77952 6.58973 1062.17 208.78 1283.41 1283.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 660 0.000128 512 240 440 51200 13.3486 3.40189 18.2447 103.242 138.452 138.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1010 0.000256 1024 180 1080 64000 5.70442 3.40992 102.703 104.344 216.291 216.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 290 0.000256 1024 80 2360 6400 13.6543 3.37747 24.6257 103.296 145.139 145.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 720 0.000512 1024 235 560 21600 3.2833 1.63469 18.5656 51.783 75.4008 75.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1700 0.000128 512 130 1000 149600 4.4608 3.5199 91.5137 104.901 204.505 204.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1920 0.000128 512 180 240 148000 4.45638 3.41402 18.3879 104.864 131.225 131.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1820 3.2e-05 4096 190 1840 591200 152.583 119.131 3977.76 3533.62 7783.31 7783.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1730 0.000256 2048 250 840 72200 7.09645 92.2582 209.682 309.079 309.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1450 0.001024 512 210 400 17600 0.362112 2.7097 17.9587 21.0741 21.1311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 550 0.000512 4096 165 11120 20000 5.80208 6.60397 712.94 209.315 934.751 934.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 660 0.000128 512 240 440 51200 13.36 3.40262 12.7602 103.313 133.049 133.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1010 0.000256 1024 180 1080 62400 5.69411 3.38099 68.4772 103.404 181.087 181.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 290 0.000256 1024 80 2360 6400 13.6609 3.38029 17.3002 103.433 137.961 138.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 720 0.000512 1024 235 560 20800 3.32691 1.63837 12.4785 51.9188 69.4913 69.6073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1700 0.000128 512 130 1000 147600 4.45094 3.51536 79.9505 104.26 192.288 192.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1920 0.000128 512 180 240 146400 4.44797 3.41606 15.7048 104.228 127.895 127.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1820 3.2e-05 4096 190 1840 590400 152.898 119.156 3566.91 3534.04 7373.23 7373.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1730 0.000256 2048 250 840 72000 7.06925 80.1567 209.521 296.79 296.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1450 0.001024 512 210 400 17400 0.368576 2.45766 18.0022 20.8714 20.9304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 550 0.000512 4096 165 11120 19800 5.75488 6.54067 636.111 207.904 856.403 856.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 660 0.000128 512 240 440 38400 14.3337 3.40035 8.83088 103.475 130.255 130.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1010 0.000256 1024 180 1080 62400 5.7223 3.3832 59.7716 103.635 172.645 172.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 25 40 290 0.000256 1024 80 2360 0 3.3856 0.005408 103.6 107.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 720 0.000512 1024 235 560 21600 3.29818 5.03219 11.345 155.707 175.598 68.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1700 0.000128 512 130 1000 148800 4.43171 3.51437 75.8277 104.497 188.38 188.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1920 0.000128 512 180 240 147200 4.43104 3.41536 14.7726 104.46 127.179 127.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1820 3.2e-05 4096 190 1840 590400 152.254 118.954 3172.42 3531.87 6975.71 6975.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1730 0.000256 2048 250 840 72000 7.06179 73.9877 209.585 290.679 290.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1450 0.001024 512 210 400 17200 0.358976 2.33462 16.9035 19.6398 19.6975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 550 0.000512 4096 165 11120 19200 5.7529 6.55882 551.71 208.293 772.408 772.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 660 0.000128 512 240 440 51200 13.3648 3.39968 10.833 103.442 131.248 131.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1010 0.000256 1024 180 1080 60800 5.76582 3.37594 54.2075 103.672 167.156 167.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 25 40 290 0.000256 1024 80 2360 0 3.38125 0.005696 103.631 107.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 720 0.000512 1024 235 560 19200 3.416 5.02851 9.9665 155.815 174.433 67.4444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1700 0.000128 512 130 1008 150016 4.42573 3.5096 106.112 104.884 219.042 219.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1920 0.000128 512 180 240 148608 4.42778 3.41011 37.9758 104.851 150.767 150.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1820 3.2e-05 4096 190 1824 593280 151.63 118.493 9872 3535.44 13677.8 13678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1730 0.000256 2048 250 816 72544 7.07789 109.848 209.608 326.577 326.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1450 0.001024 512 210 432 17664 0.36352 3.54083 17.0994 21.0474 21.1046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 550 0.000512 4096 165 11088 20352 5.78278 6.61232 879.264 209.336 1101.07 1101.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 660 0.000128 512 240 432 63488 12.5858 3.40691 18.4439 104.564 139.209 139.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1010 0.000256 1024 180 1104 64512 5.70819 3.41645 85.1893 104.889 199.335 199.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 290 0.000256 1024 80 2352 7168 13.7129 3.42099 22.3164 104.569 144.202 144.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 720 0.000512 1024 235 576 20992 3.33891 1.66483 23.1288 52.379 80.6461 80.7568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1700 0.000128 512 130 1008 150016 4.44234 3.51475 73.2783 105.015 186.361 186.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1920 0.000128 512 180 240 148480 4.4345 3.41398 37.5182 104.98 150.451 150.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1820 3.2e-05 4096 190 1824 593152 152.024 118.556 9858.24 3526.34 13655.4 13655.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1730 0.000256 2048 250 816 72512 7.10109 71.3404 209.933 288.419 288.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1450 0.001024 512 210 432 17600 0.36448 2.32688 19.1576 21.8928 21.9516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 550 0.000512 4096 165 11088 20224 5.77757 6.61725 559.739 209.38 781.591 781.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 660 0.000128 512 240 432 61440 12.761 3.41184 11.7978 104.69 132.874 133.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1010 0.000256 1024 180 1104 64000 5.7136 3.4065 55.6325 104.696 169.58 169.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 290 0.000256 1024 80 2352 6144 13.8548 3.42938 12.8885 104.723 135.079 135.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 720 0.000512 1024 235 576 20992 3.34979 1.66611 21.8835 52.4757 79.5039 79.6183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1700 0.000128 512 130 1008 149760 4.61882 3.51005 62.1618 104.868 175.273 175.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1920 0.000128 512 180 240 148224 4.42867 3.40624 38.1795 104.839 150.955 151.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1820 3.2e-05 4096 190 1824 592896 151.707 118.573 9864.35 3537.42 13672.3 13672.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1730 0.000256 2048 250 816 72480 7.11456 206.869 209.818 423.847 423.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1450 0.001024 512 210 432 17568 0.364736 1.97498 18.9873 21.3692 21.4272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 550 0.000512 4096 165 11088 20160 5.7537 6.58474 462.33 208.871 683.616 683.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 660 0.000128 512 240 432 61440 12.513 3.39318 9.79757 103.34 129.252 129.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1010 0.000256 1024 180 1104 63744 5.68387 3.39834 45.509 104.393 159.112 159.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 290 0.000256 1024 80 2352 6144 13.6381 3.38035 10.7249 103.389 131.314 131.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 720 0.000512 1024 235 576 19968 3.33744 1.63789 20.2521 51.8308 77.1879 77.3013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1700 0.000128 512 130 1008 149920 4.45226 3.52173 102.451 104.899 215.434 215.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1920 0.000128 512 180 240 148480 4.44771 3.41981 21.4927 104.863 134.323 134.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1820 3.2e-05 4096 190 1824 593280 152.416 118.847 5322.47 3522.56 9116.52 9116.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1730 0.000256 2048 250 816 72520 7.05606 105.024 209.678 321.802 321.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1450 0.001024 512 210 432 17640 0.362784 3.39763 18.253 22.0564 22.1144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 550 0.000512 4096 165 11088 20320 5.80029 6.60723 850.086 209.31 1071.88 1071.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 660 0.000128 512 240 432 64000 12.6288 3.41853 17.7476 104.918 138.928 139.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1010 0.000256 1024 180 1104 64320 5.73946 3.42403 82.9205 104.911 197.125 197.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 290 0.000256 1024 80 2352 7680 13.7634 3.42221 23.098 104.933 145.403 145.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 720 0.000512 1024 235 576 20800 3.34499 1.64461 14.3146 52.1324 71.5722 71.6863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1700 0.000128 512 130 1008 149760 4.44928 3.51856 71.7138 105.014 184.806 184.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1920 0.000128 512 180 240 148480 4.44099 3.41754 15.3008 104.98 128.242 128.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1820 3.2e-05 4096 190 1824 592960 151.77 118.651 3971.35 3524.16 7766.15 7766.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1730 0.000256 2048 250 816 72480 7.06355 69.0786 209.754 285.939 285.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1450 0.001024 512 210 432 17600 0.361792 2.30611 18.1165 20.8241 20.8837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 550 0.000512 4096 165 11088 20160 5.76336 6.6048 552.496 209.351 774.289 774.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 660 0.000128 512 240 432 61440 12.5365 3.3999 11.5063 103.314 130.965 131.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1010 0.000256 1024 180 1104 63360 5.6897 3.38739 53.7695 104.191 167.165 167.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 290 0.000256 1024 80 2352 5120 13.7587 3.37101 10.6386 103.358 131.306 131.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 720 0.000512 1024 235 576 20480 3.31984 1.63024 9.56867 51.8024 66.4515 66.5641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1700 0.000128 512 130 1008 149760 4.64032 3.5159 63.1292 104.943 176.344 176.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1920 0.000128 512 180 240 148320 4.45968 3.41782 35.1631 104.913 148.054 148.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1820 3.2e-05 4096 190 1824 592800 152.777 118.758 8569.26 3543.43 12384.4 12384.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1730 0.000256 2048 250 816 72360 7.06506 57.1961 209.626 273.931 273.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1450 0.001024 512 210 432 17520 0.363008 1.93331 18.0937 20.4328 20.4967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 550 0.000512 4096 165 11088 20160 5.79437 6.61034 452.743 209.508 674.729 674.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 660 0.000128 512 240 432 61440 12.5623 3.40384 9.69094 103.355 129.224 129.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1010 0.000256 1024 180 1104 63360 5.75488 3.41766 44.3514 104.686 158.337 158.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 290 0.000256 1024 80 2352 3840 13.9528 3.38976 6.99952 103.422 127.948 128.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 720 0.000512 1024 235 576 20160 3.3457 1.63434 19.2233 51.8591 76.1975 76.3102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1700 0.000128 512 130 1008 149952 4.42832 3.51232 131.783 104.941 244.773 244.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1920 0.000128 512 180 240 148416 4.43354 3.41306 28.1653 104.903 141.014 141.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1820 3.2e-05 4096 190 1824 593088 151.666 118.68 6437.46 3524.22 10232.2 10232.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1730 0.000256 2048 250 816 72528 7.05616 146.84 209.784 363.724 363.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1450 0.001024 512 210 432 17616 0.364032 4.72448 18.1035 23.2342 23.2899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 550 0.000512 4096 165 11088 20352 5.78394 6.60787 1176.15 209.597 1398.23 1398.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 660 0.000128 512 240 432 61440 12.5149 3.39658 23.6901 103.282 143.095 143.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1010 0.000256 1024 180 1104 64128 5.71245 3.41347 116.72 104.83 230.806 230.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 290 0.000256 1024 80 2352 6144 13.6365 3.36816 26.0966 103.303 146.585 146.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 720 0.000512 1024 235 576 20736 3.33686 1.65002 20.2262 52.2672 77.6068 77.7175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1700 0.000128 512 130 1008 149760 4.42506 3.5087 90.6236 104.784 203.447 203.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 1920 0.000128 512 180 240 148224 4.42182 3.41197 20.9736 104.752 133.661 133.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 1820 3.2e-05 4096 190 1824 592896 151.288 118.57 5456.34 3543.01 9269.43 9269.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1730 0.000256 2048 250 816 72480 7.05885 92.2475 209.652 309.007 309.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1450 0.001024 512 210 432 17568 0.362496 3.09437 17.9917 21.4899 21.5474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 550 0.000512 4096 165 11088 20160 5.75299 6.59114 733.686 208.702 954.81 954.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 660 0.000128 512 240 432 61440 12.511 3.39558 15.4806 103.258 134.857 135.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1010 0.000256 1024 180 1104 63744 5.68154 3.39981 72.3767 104.311 185.901 186.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 290 0.000256 1024 80 2352 6144 13.6279 3.36298 16.773 103.308 137.254 137.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 720 0.000512 1024 235 576 19968 3.33917 1.6384 12.4706 51.8023 69.3819 69.4948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1700 0.000128 512 130 1008 149760 4.45034 3.52077 78.213 105.035 191.33 191.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1920 0.000128 512 180 240 148032 4.44755 3.41856 17.9859 104.995 130.948 131.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1820 3.2e-05 4096 190 1824 592704 151.482 118.66 4771.45 3524.23 8566.04 8566.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1730 0.000256 2048 250 816 72432 7.06726 74.4068 209.931 291.449 291.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1450 0.001024 512 210 432 17424 0.362272 2.54701 16.8545 19.8089 19.8695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 550 0.000512 4096 165 11088 20160 5.78598 6.61616 593.983 209.638 816.097 816.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 660 0.000128 512 240 432 55296 12.3388 3.34899 11.4851 99.2506 126.635 126.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1010 0.000256 1024 180 1104 63360 5.66278 3.38381 58.51 103.948 171.634 171.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 48 290 0.000256 1024 80 2352 0 3.24739 0.005248 99.2739 102.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 720 0.000512 1024 235 576 19584 3.33238 4.86736 9.55187 150.652 168.616 66.1267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1700 0.000128 512 130 1008 149760 4.62086 3.50822 68.8965 104.827 181.972 182.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1920 0.000128 512 180 240 148224 4.43469 3.40992 48.357 104.791 161.088 161.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1820 3.2e-05 4096 190 1824 592128 151.48 118.582 4407.92 3524.02 8202.21 8202.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1730 0.000256 2048 250 816 72384 7.09101 63.23 209.709 280.074 280.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1450 0.001024 512 210 432 17472 0.36256 2.20365 17.9932 20.6011 20.6604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 550 0.000512 4096 165 11088 19968 5.77501 6.61373 497.758 209.173 719.395 719.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 660 0.000128 512 240 432 49152 12.7985 3.35053 8.75946 99.1779 124.295 124.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1010 0.000256 1024 180 1104 62976 5.64083 3.36941 49.516 103.39 162.04 162.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 48 290 0.000256 1024 80 2352 0 3.24451 0.004352 99.2356 102.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 720 0.000512 1024 235 576 19968 3.3584 4.88726 9.05754 151.143 168.659 66.1942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1700 0.000128 512 130 1008 149856 4.45014 3.51987 126.2 104.984 239.263 239.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1920 0.000128 512 180 240 148512 4.44006 3.4184 26.5872 104.95 139.496 139.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1820 3.2e-05 4096 190 1824 592928 151.958 118.761 5973.32 3525.54 9769.8 9769.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1730 0.000256 2048 250 816 72520 7.06077 135.791 209.82 352.715 352.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1450 0.001024 512 210 432 17640 0.362048 4.42947 18.1262 22.9573 23.0135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 550 0.000512 4096 165 11088 20384 5.8121 6.61299 1086.21 209.68 1308.4 1308.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 660 0.000128 512 240 432 60928 12.6404 3.40067 21.8858 103.655 141.795 141.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1010 0.000256 1024 180 1104 64064 5.72957 3.41606 107.841 104.854 221.967 222.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 290 0.000256 1024 80 2352 7168 13.6319 3.38208 28.4376 103.676 149.308 149.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 720 0.000512 1024 235 576 21056 3.35898 1.66563 19.3527 52.5456 77.0486 77.1667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1700 0.000128 512 130 1008 149632 4.43187 3.51466 88.1064 104.793 200.952 201.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1920 0.000128 512 180 240 148288 4.42992 3.41008 17.5644 104.754 130.261 130.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1820 3.2e-05 4096 190 1824 592704 151.649 118.656 3801.95 3521.96 7594.44 7594.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1730 0.000256 2048 250 816 72464 7.12256 86.0572 209.648 302.874 302.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1450 0.001024 512 210 432 17584 0.361024 2.88301 17.9801 21.2682 21.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 550 0.000512 4096 165 11088 20160 5.7489 6.56778 680.648 208.611 901.668 901.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 660 0.000128 512 240 432 57344 12.4986 3.36896 13.6705 101.206 130.96 131.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1010 0.000256 1024 180 1104 63616 5.73917 3.41629 67.5206 104.847 181.649 181.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 290 0.000256 1024 80 2352 3584 13.6638 3.29584 9.65392 101.265 128.062 128.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 720 0.000512 1024 235 576 20608 3.33242 1.64544 12.3164 51.976 69.4084 69.5278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1700 0.000128 512 130 1008 149184 4.45424 3.51846 75.6153 104.824 188.524 188.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1920 0.000128 512 180 240 147840 4.46102 3.41949 14.2526 104.789 127.023 127.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1820 3.2e-05 4096 190 1824 592032 152.1 118.799 3134.31 3523.76 6929.19 6929.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1730 0.000256 2048 250 816 72408 7.06749 71.3555 209.639 288.104 288.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1450 0.001024 512 210 432 17472 0.369376 2.34906 18.0818 20.8432 20.9039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 550 0.000512 4096 165 11088 19824 5.7713 6.5536 555.09 208.303 775.811 775.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 660 0.000128 512 240 432 53760 12.8097 3.37101 10.9149 101.235 128.542 128.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1010 0.000256 1024 180 1104 63168 5.78979 3.42685 55.2724 104.919 169.538 169.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 290 0.000256 1024 80 2352 5376 13.5334 3.30723 11.8576 101.337 130.218 130.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 720 0.000512 1024 235 576 18816 3.32957 1.58714 9.28352 50.8549 65.1824 65.3025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1700 0.000128 512 130 1008 149632 4.47942 3.50736 67.7632 104.852 180.717 180.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1920 0.000128 512 180 240 147840 4.43856 3.41014 15.644 104.816 128.404 128.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1820 3.2e-05 4096 190 1824 592256 151.425 118.589 4235.4 3546.3 8051.95 8052.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1730 0.000256 2048 250 816 72352 7.0832 64.2059 209.726 281.058 281.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1450 0.001024 512 210 432 17472 0.364544 2.1975 18.02 20.6242 20.6846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 550 0.000512 4096 165 11088 19712 5.73875 6.5543 497.659 207.983 718.01 718.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 660 0.000128 512 240 432 43008 12.7906 3.26656 8.06282 96.4608 120.793 120.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1010 0.000256 1024 180 1104 62720 5.68803 3.38131 49.7896 103.777 162.769 162.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 48 290 0.000256 1024 80 2352 0 3.1575 0.00576 96.5354 99.7817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 720 0.000512 1024 235 576 19712 3.28755 4.7511 8.79254 147.458 164.502 64.8314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1700 0.000128 512 130 1008 150016 4.44054 3.51485 121.079 105.012 234.163 234.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1920 0.000128 512 180 240 148480 4.43616 3.41197 26.3817 104.98 139.311 139.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1820 3.2e-05 4096 190 1824 593152 151.66 118.563 5812.22 3545.42 9628.09 9628.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1730 0.000256 2048 250 816 72512 7.05338 132.134 209.816 349.048 349.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1450 0.001024 512 210 432 17600 0.362304 4.38374 19.1568 23.9464 24.0053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 550 0.000512 4096 165 11088 20224 5.77997 6.61094 1016.34 209.383 1238.21 1238.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 660 0.000128 512 240 432 61440 12.7592 3.41197 22.0338 104.696 143.119 143.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1010 0.000256 1024 180 1104 64000 5.7113 3.40582 103.345 104.694 217.288 217.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 290 0.000256 1024 80 2352 6144 13.844 3.40992 23.2316 104.722 145.39 145.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 720 0.000512 1024 235 576 20992 3.34298 1.66995 18.2497 52.4749 75.864 75.9766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1700 0.000128 512 130 1008 149504 4.4271 3.50685 85.9499 104.691 198.686 198.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1920 0.000128 512 180 240 147968 4.43293 3.40662 16.8908 104.656 129.485 129.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1820 3.2e-05 4096 190 1824 592896 151.54 118.513 3766.82 3537.77 7574.86 7575.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1730 0.000256 2048 250 816 72448 7.07654 85.6351 209.775 302.53 302.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1450 0.001024 512 210 432 17536 0.360448 2.86106 17.9687 21.2321 21.2902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 550 0.000512 4096 165 11088 20224 5.79379 6.62365 645.482 209.679 867.671 867.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 660 0.000128 512 240 432 57344 13.0906 3.40733 13.5473 104.798 135.059 135.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1010 0.000256 1024 180 1104 63488 5.73248 3.40554 66.7032 104.758 180.722 180.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 290 0.000256 1024 80 2352 4096 14.0629 3.40806 10.5921 104.787 133.027 133.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 720 0.000512 1024 235 576 20480 3.3825 1.67136 11.7944 52.5476 69.5248 69.6463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1700 0.000128 512 130 1008 149760 4.43504 3.50822 72.5837 104.845 185.479 185.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1920 0.000128 512 180 240 148224 4.43219 3.41184 14.3891 104.815 127.146 127.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1820 3.2e-05 4096 190 1824 592128 151.533 118.593 3181.83 3524.78 6976.96 6977.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1730 0.000256 2048 250 816 72384 7.0615 72.6176 209.651 289.374 289.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1450 0.001024 512 210 432 17472 0.363904 2.49242 18.0965 20.994 21.0514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 550 0.000512 4096 165 11088 19968 5.78138 6.61853 525.577 209.22 747.289 747.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 660 0.000128 512 240 432 49152 12.8048 3.34925 9.81629 99.1994 125.377 125.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1010 0.000256 1024 180 1104 62976 5.63923 3.36691 55.2311 103.41 167.779 167.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 48 290 0.000256 1024 80 2352 0 3.24608 0.005504 99.2532 102.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 720 0.000512 1024 235 576 19968 3.36074 4.88653 10.2437 151.169 169.869 67.3889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1700 0.000128 512 130 1008 149504 4.5631 3.51437 66.1033 104.773 179.066 179.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1920 0.000128 512 180 240 147456 4.43862 3.41142 12.827 104.741 125.518 125.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1820 3.2e-05 4096 190 1824 592896 151.421 118.532 2808.88 3526.12 6605.17 6605.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1730 0.000256 2048 250 816 72192 7.04512 63.7063 209.422 280.214 280.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1450 0.001024 512 210 432 17408 0.365952 2.03606 19.1167 21.5611 21.6187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 550 0.000512 4096 165 11088 19456 5.7303 6.53738 454.046 207.61 674.014 674.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 660 0.000128 512 240 432 49152 12.807 3.34438 8.93584 99.2962 124.59 124.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1010 0.000256 1024 180 1104 63488 5.74096 3.41197 49.1976 104.929 163.406 163.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 48 290 0.000256 1024 80 2352 0 3.24726 0.00464 99.3947 102.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 720 0.000512 1024 235 576 18432 3.27258 4.80784 8.44886 149.366 166.099 63.4842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1700 0.000128 512 130 1008 149760 4.4488 3.51709 120.883 104.891 233.85 233.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1920 0.000128 512 180 240 148320 4.44288 3.42346 25.5067 104.862 138.336 138.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1820 3.2e-05 4096 190 1824 592992 152.074 118.803 5715.85 3540.12 9527.06 9527.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1730 0.000256 2048 250 816 72504 7.07504 129.077 209.646 345.845 345.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1450 0.001024 512 210 432 17568 0.363136 4.32685 19.1324 23.8663 23.9256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 550 0.000512 4096 165 11088 20160 5.79779 6.60106 1041.03 209.082 1262.61 1262.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 660 0.000128 512 240 432 59904 12.508 3.38346 21.3031 102.206 139.619 139.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1010 0.000256 1024 180 1104 63936 5.7239 3.41165 101.156 104.538 214.966 215.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 290 0.000256 1024 80 2352 4608 13.7134 3.33645 17.973 102.248 137.46 137.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 720 0.000512 1024 235 576 20160 3.36518 1.64048 17.6205 52.0152 74.773 74.8906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1700 0.000128 512 130 1008 149760 4.44106 3.5184 90.5567 105.014 203.64 203.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1920 0.000128 512 180 240 148032 4.45594 3.41834 17.7646 104.976 130.716 130.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1820 3.2e-05 4096 190 1824 592704 151.482 118.643 3930.32 3523.37 7724.04 7724.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1730 0.000256 2048 250 816 72432 7.06608 89.1413 209.793 306.042 306.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1450 0.001024 512 210 432 17424 0.362112 3.01901 17.903 21.3264 21.3889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 550 0.000512 4096 165 11088 20160 5.78432 6.61299 714.947 209.617 937.054 937.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 660 0.000128 512 240 432 55296 12.3306 3.34928 13.7884 99.232 128.914 129.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1010 0.000256 1024 180 1104 63360 5.66454 3.38739 70.3498 103.935 183.469 183.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 48 290 0.000256 1024 80 2352 0 3.25021 0.00432 99.2601 102.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 720 0.000512 1024 235 576 19584 3.33174 4.86573 11.5479 150.635 170.591 68.1039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1700 0.000128 512 130 1008 148608 4.44874 3.51882 79.7212 104.586 192.388 192.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1920 0.000128 512 180 240 147744 4.45098 3.41629 15.2213 104.555 127.743 127.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1820 3.2e-05 4096 190 1824 592704 152.053 118.867 3343.24 3543.92 7158.29 7158.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1730 0.000256 2048 250 816 72360 7.06502 75.8313 209.625 292.564 292.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1450 0.001024 512 210 432 17280 0.360448 2.5265 16.8245 19.7525 19.8119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 550 0.000512 4096 165 11088 19440 5.73565 6.53552 588.095 207.508 807.963 808.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 660 0.000128 512 240 432 55296 12.8891 3.38941 11.6498 102.286 130.424 130.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1010 0.000256 1024 180 1104 63936 5.73987 3.41392 60.1926 104.713 174.187 174.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 48 290 0.000256 1024 80 2352 0 3.3424 0.0048 102.359 105.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 720 0.000512 1024 235 576 19008 3.37661 4.95184 9.97008 153.782 172.288 66.6095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1700 0.000128 512 130 1008 148608 4.42669 3.50682 78.133 104.716 190.89 190.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1920 0.000128 512 180 240 147456 4.43114 3.41197 15.0013 104.681 127.625 127.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1820 3.2e-05 4096 190 1824 592128 151.465 118.59 3339.47 3547.08 7156.82 7157.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1730 0.000256 2048 250 816 72288 7.12909 76.5481 209.773 293.494 293.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1450 0.001024 512 210 432 17280 0.363712 2.4536 18.037 20.895 20.9529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 550 0.000512 4096 165 11088 19584 5.74874 6.58166 596.973 208.824 818.219 818.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 660 0.000128 512 240 432 55296 12.3397 3.34643 12.0589 99.3182 127.279 127.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1010 0.000256 1024 180 1104 62208 5.60506 3.33936 59.3024 102.57 170.943 171.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 48 290 0.000256 1024 80 2352 0 3.24976 0.004544 99.4387 102.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 720 0.000512 1024 235 576 18432 3.26864 4.81146 10.1728 149.452 167.912 65.2451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1700 0.000128 512 130 1008 149760 4.44118 3.51437 121.505 104.943 234.516 234.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1920 0.000128 512 180 240 148480 4.4385 3.41814 25.1311 104.909 137.997 138.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1820 3.2e-05 4096 190 1824 592960 151.6 118.654 5673.18 3535.2 9478.84 9479.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1730 0.000256 2048 250 816 72480 7.06397 127.864 209.608 344.576 344.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1450 0.001024 512 210 432 17600 0.362464 4.30275 19.1585 23.8628 23.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 550 0.000512 4096 165 11088 20160 5.76362 6.6089 1031.18 209.13 1252.77 1252.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 660 0.000128 512 240 432 61440 12.5282 3.39379 21.4345 103.243 140.809 140.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1010 0.000256 1024 180 1104 63360 5.69526 3.38842 98.6625 104.118 211.992 212.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 290 0.000256 1024 80 2352 5120 13.7685 3.36678 19.5198 103.284 140.124 140.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 720 0.000512 1024 235 576 20480 3.31507 1.62918 17.4568 51.7671 74.2941 74.4091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1700 0.000128 512 130 1008 149120 4.42346 3.50848 89.881 104.653 202.573 202.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1920 0.000128 512 180 240 147840 4.41152 3.41459 17.8516 104.615 130.392 130.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1820 3.2e-05 4096 190 1824 592640 151.25 118.605 4003.82 3546.29 7820.17 7820.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1730 0.000256 2048 250 816 72320 7.05139 91.2364 209.663 307.993 308.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1450 0.001024 512 210 432 17440 0.362496 3.02154 17.8829 21.3087 21.3674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 550 0.000512 4096 165 11088 19840 5.75549 6.59472 719.166 208.865 940.473 940.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 660 0.000128 512 240 432 61440 12.511 3.39434 15.4185 103.38 134.91 135.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1010 0.000256 1024 180 1104 62720 5.65245 3.3695 70.8168 103.453 183.421 183.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 290 0.000256 1024 80 2352 5120 13.7474 3.37104 14.3743 103.479 135.155 135.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 720 0.000512 1024 235 576 20480 3.32595 1.64038 12.5825 51.9152 69.5904 69.7078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1700 0.000128 512 130 1008 148800 4.44128 3.51475 79.6369 104.622 192.327 192.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1920 0.000128 512 180 240 147840 4.43789 3.4136 15.1436 104.591 127.685 127.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1820 3.2e-05 4096 190 1824 592320 151.516 118.609 3310.23 3520.12 7100.71 7100.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1730 0.000256 2048 250 816 72240 7.05066 75.7596 209.39 292.245 292.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1450 0.001024 512 210 432 17280 0.360384 2.52314 17.9612 20.8872 20.9469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 550 0.000512 4096 165 11088 19680 5.72288 6.52352 594.037 207.414 813.791 813.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 660 0.000128 512 240 432 61440 12.5504 3.39763 12.8904 103.354 132.404 132.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1010 0.000256 1024 180 1104 61440 5.72403 3.37754 57.5971 103.475 170.303 170.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 48 290 0.000256 1024 80 2352 0 3.37581 0.006144 103.439 106.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 720 0.000512 1024 235 576 19200 3.39302 5.02083 10.4219 155.419 174.468 67.6741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1700 0.000128 512 130 1008 148480 4.41309 3.50266 74.0513 104.221 186.302 186.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1920 0.000128 512 180 240 147200 4.42592 3.40781 13.9923 104.188 126.112 126.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1820 3.2e-05 4096 190 1824 592640 151.411 118.618 3082.39 3544.52 6897.16 6897.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1730 0.000256 2048 250 816 72000 7.11498 70.4681 208.914 286.54 286.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1450 0.001024 512 210 432 17280 0.360768 2.4944 18.9699 21.8668 21.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 550 0.000512 4096 165 11088 19200 5.72518 6.55034 535.214 207.791 755.376 755.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 660 0.000128 512 240 432 40960 12.9491 3.26515 8.31091 96.5156 121.252 121.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1010 0.000256 1024 180 1104 61440 5.7287 3.3735 53.9457 103.556 166.736 166.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 48 290 0.000256 1024 80 2352 0 3.15802 0.005472 96.6614 99.9089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 720 0.000512 1024 235 576 20480 3.3457 4.80582 10.5023 148.735 167.602 67.8112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1700 0.000128 512 130 1000 150016 4.42659 3.50662 106.572 104.914 219.531 219.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1920 0.000128 512 180 250 148224 4.43075 3.41069 39.5504 104.876 152.372 152.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1820 3.2e-05 4096 190 1850 593408 151.589 118.491 9912.86 3540.98 13724.1 13724.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1730 0.000256 2048 250 850 72288 7.0656 120.13 209.584 336.827 336.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1450 0.001024 512 210 400 17792 0.363776 3.47344 18.2147 22.0942 22.1533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 550 0.000512 4096 165 11100 20352 5.7856 6.61389 925.495 209.385 1147.36 1147.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 660 0.000128 512 240 450 63488 12.5857 3.41248 18.9989 104.582 139.794 139.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1010 0.000256 1024 180 1100 64000 5.72941 3.4183 89.4186 104.916 203.613 203.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 290 0.000256 1024 80 2350 7168 13.716 3.42544 23 104.594 144.922 145.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 720 0.000512 1024 235 550 20480 3.36611 1.66304 22.088 52.3871 79.6408 79.7567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1700 0.000128 512 130 1000 150016 4.44221 3.51386 75.6212 105.002 188.692 188.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1920 0.000128 512 180 250 148224 4.43802 3.41606 39.1646 104.97 152.088 152.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1820 3.2e-05 4096 190 1850 593408 151.982 118.515 9909.84 3524.46 13705 13705.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1730 0.000256 2048 250 850 72256 7.05741 76.8813 209.728 293.711 293.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1450 0.001024 512 210 400 17728 0.364288 2.2569 18.1308 20.7929 20.8491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 550 0.000512 4096 165 11100 20224 5.77328 6.61859 582.985 209.354 804.804 804.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 660 0.000128 512 240 450 61440 12.7757 3.4097 12.2797 104.679 133.351 133.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1010 0.000256 1024 180 1100 63488 5.73075 3.40944 57.5583 104.684 171.508 171.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 290 0.000256 1024 80 2350 6144 13.8451 3.42656 13.4629 104.709 135.621 135.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 720 0.000512 1024 235 550 20480 3.3711 1.67155 20.8812 52.467 78.5279 78.6391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1700 0.000128 512 130 1000 149760 4.61136 3.51434 64.8014 104.743 177.781 177.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1920 0.000128 512 180 250 147840 4.43213 3.40838 39.5428 104.707 152.191 152.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1820 3.2e-05 4096 190 1850 593280 151.636 118.503 9895.68 3520.35 13686.4 13686.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1730 0.000256 2048 250 850 72192 7.05907 212.699 209.422 429.223 429.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1450 0.001024 512 210 400 17664 0.367104 1.91459 19.0556 21.3801 21.4367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 550 0.000512 4096 165 11100 20160 5.74874 6.58998 478.888 208.624 699.922 699.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 660 0.000128 512 240 450 61440 12.5241 3.39718 10.2319 103.62 129.983 130.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1010 0.000256 1024 180 1100 62976 5.71043 3.39946 47.0497 104.272 160.562 160.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 290 0.000256 1024 80 2350 6144 13.6311 3.38323 11.3685 103.266 131.831 131.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 720 0.000512 1024 235 550 19968 3.34554 1.6344 20.0258 51.7689 76.9065 77.0208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1700 0.000128 512 130 1000 149920 4.45955 3.51837 101.94 104.894 214.924 215.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1920 0.000128 512 180 250 148160 4.45651 3.42016 22.5367 104.865 135.383 135.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1820 3.2e-05 4096 190 1850 593440 152.319 118.785 5360.39 3535.11 9166.83 9167.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1730 0.000256 2048 250 850 72280 7.11402 109.56 209.658 326.378 326.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1450 0.001024 512 210 400 17800 0.365888 3.20979 19.2431 22.8613 22.9192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 550 0.000512 4096 165 11100 20320 5.79574 6.61094 854.948 209.31 1076.74 1076.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 660 0.000128 512 240 450 64000 12.6321 3.41466 17.9407 104.996 139.198 139.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1010 0.000256 1024 180 1100 64000 5.7631 3.424 83.4716 104.907 197.697 197.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 290 0.000256 1024 80 2350 7680 13.7639 3.42365 23.3097 104.93 145.607 145.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 720 0.000512 1024 235 550 20480 3.35658 1.6431 13.9528 52.1329 71.2182 71.3291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1700 0.000128 512 130 1000 149760 4.44211 3.51437 71.3812 105.016 184.462 184.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1920 0.000128 512 180 250 148160 4.4544 3.41738 15.7712 104.982 128.724 128.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1820 3.2e-05 4096 190 1850 592960 151.818 118.65 3944.75 3524.49 7739.93 7740.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1730 0.000256 2048 250 850 72240 7.0504 70.7584 209.729 287.581 287.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1450 0.001024 512 210 400 17760 0.364544 2.14067 18.132 20.6803 20.7399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 550 0.000512 4096 165 11100 20160 5.76102 6.60141 545.45 209.277 767.161 767.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 660 0.000128 512 240 450 61440 12.529 3.3976 11.3864 103.313 130.838 131.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1010 0.000256 1024 180 1100 63360 5.69587 3.38944 53.55 104.19 166.958 167.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 290 0.000256 1024 80 2350 5120 13.7547 3.36774 10.6706 103.36 131.334 131.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 720 0.000512 1024 235 550 19840 3.34816 1.63312 9.05606 51.8025 65.9703 66.0805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1700 0.000128 512 130 1000 149760 4.63382 3.51232 61.8937 104.948 175.098 175.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1920 0.000128 512 180 250 147840 4.46934 3.41606 36.2089 104.911 149.104 149.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1820 3.2e-05 4096 190 1850 592800 152.706 118.763 8597.64 3543.41 12412.7 12412.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1730 0.000256 2048 250 850 72120 7.05126 59.6234 209.627 276.343 276.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1450 0.001024 512 210 400 17640 0.37088 1.81053 19.1206 21.3431 21.4013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 550 0.000512 4096 165 11100 20160 5.80198 6.61299 456.124 209.514 678.126 678.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 660 0.000128 512 240 450 61440 12.5619 3.4025 9.70781 103.352 129.234 129.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1010 0.000256 1024 180 1100 63360 5.75498 3.4191 44.921 104.686 158.913 159.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 290 0.000256 1024 80 2350 3840 13.9538 3.38739 7.1233 103.422 128.069 128.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 720 0.000512 1024 235 550 20160 3.34883 1.63235 7.71248 51.8647 64.6832 64.7922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1700 0.000128 512 130 1000 149120 4.69174 3.50822 56.3063 104.555 169.175 169.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1920 0.000128 512 180 250 147200 4.42493 3.40806 34.945 104.52 147.399 147.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1820 3.2e-05 4096 190 1850 592640 151.983 118.564 8486.62 3543.39 12300.8 12301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1730 0.000256 2048 250 850 72160 7.05571 51.0027 209.678 267.781 267.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1450 0.001024 512 210 400 17600 0.364224 1.52736 18.1023 20.0382 20.0946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 550 0.000512 4096 165 11100 19840 5.75488 6.58611 385.667 208.67 606.759 606.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 660 0.000128 512 240 450 61440 12.521 3.39408 8.56768 103.283 127.981 128.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1010 0.000256 1024 180 1100 62720 5.65485 3.37002 38.3832 103.354 150.891 151.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 290 0.000256 1024 80 2350 5120 13.742 3.38838 8.28742 103.378 128.978 129.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 720 0.000512 1024 235 550 19200 3.38045 1.63741 16.9924 51.8662 74.0123 74.1246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1700 0.000128 512 130 1000 149952 4.42595 3.51232 127.731 104.939 240.718 240.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1920 0.000128 512 180 250 148224 4.43251 3.41379 28.851 104.904 141.703 141.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1820 3.2e-05 4096 190 1850 593280 151.554 118.662 6388.37 3542.42 10201.2 10201.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1730 0.000256 2048 250 850 72288 7.12435 150.118 209.746 367.034 367.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1450 0.001024 512 210 400 17760 0.364448 4.34381 18.1113 22.8624 22.9212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 550 0.000512 4096 165 11100 20352 5.78765 6.60685 1160.32 209.593 1382.4 1382.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 660 0.000128 512 240 450 61440 12.5219 3.39958 23.2652 103.281 142.685 142.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1010 0.000256 1024 180 1100 63744 5.73248 3.41549 114.633 104.822 228.734 228.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 290 0.000256 1024 80 2350 6144 13.6466 3.36483 25.7267 103.305 146.223 146.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 720 0.000512 1024 235 550 20352 3.35523 1.65203 19.0962 52.2647 76.4947 76.6157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1700 0.000128 512 130 1000 149760 4.42374 3.51373 88.4504 104.755 201.258 201.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 1920 0.000128 512 180 250 147840 4.4287 3.41072 21.1792 104.72 133.84 133.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1820 3.2e-05 4096 190 1850 593280 151.277 118.514 3979.83 3520.76 7770.6 7770.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1730 0.000256 2048 250 850 72192 7.06746 93.1185 209.441 309.671 309.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1450 0.001024 512 210 400 17664 0.363488 2.7648 18.0244 21.1954 21.2541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 550 0.000512 4096 165 11100 20160 5.75283 6.6089 718.296 208.649 939.381 939.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 660 0.000128 512 240 450 61440 12.5173 3.39715 15.1132 103.232 134.472 134.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1010 0.000256 1024 180 1100 62976 5.71757 3.40122 70.6641 104.281 184.197 184.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 290 0.000256 1024 80 2350 6144 13.6325 3.36458 16.6259 103.281 137.088 137.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 720 0.000512 1024 235 550 19968 3.33984 1.63862 11.9859 51.7732 68.8695 68.9842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1700 0.000128 512 130 1000 149760 4.4383 3.51686 74.5625 105.018 187.646 187.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1920 0.000128 512 180 250 148032 4.44851 3.41482 18.2604 104.982 131.208 131.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1820 3.2e-05 4096 190 1850 592704 151.558 118.634 4705.17 3523.61 8499.18 8499.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1730 0.000256 2048 250 850 72144 7.0967 76.8322 209.652 293.625 293.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1450 0.001024 512 210 400 17568 0.360448 2.3209 18.0319 20.7568 20.8158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 550 0.000512 4096 165 11100 20160 5.79142 6.6137 587.545 209.624 809.647 809.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 660 0.000128 512 240 450 55296 12.3328 3.34867 11.2668 99.2432 126.403 126.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1010 0.000256 1024 180 1100 62208 5.716 3.38534 56.8004 103.933 169.964 170.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 50 290 0.000256 1024 80 2350 0 3.24774 0.004096 99.2623 102.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 720 0.000512 1024 235 550 19584 3.33389 4.8616 9.22451 150.635 168.264 65.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1700 0.000128 512 130 1000 149760 4.61882 3.51174 66.7783 104.919 179.94 180.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1920 0.000128 512 180 250 147456 4.44205 3.4096 16.1331 104.883 128.968 129.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1820 3.2e-05 4096 190 1850 592896 151.388 118.471 4304.73 3522.9 8097.72 8097.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1730 0.000256 2048 250 850 72000 7.0785 65.1284 209.385 281.637 281.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1450 0.001024 512 210 400 17472 0.362208 1.94726 19.0231 21.3732 21.4317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 550 0.000512 4096 165 11100 19968 5.77603 6.61414 495.859 209.365 717.688 717.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 660 0.000128 512 240 450 49152 12.8026 3.35258 8.68829 99.2631 124.315 124.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1010 0.000256 1024 180 1100 61440 5.70963 3.37059 48.2658 103.481 160.953 161.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 50 290 0.000256 1024 80 2350 0 3.24854 0.004256 99.3229 102.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 720 0.000512 1024 235 550 19968 3.35818 4.89344 8.69469 151.273 168.427 65.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1700 0.000128 512 130 1000 149856 4.44842 3.51488 120.418 104.868 233.361 233.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1920 0.000128 512 180 250 148064 4.4576 3.41786 26.9836 104.825 139.789 139.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1820 3.2e-05 4096 190 1850 593152 151.947 118.751 5904.79 3522.33 9698.04 9698.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1730 0.000256 2048 250 850 72240 7.05309 138.181 209.439 354.716 354.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1450 0.001024 512 210 400 17752 0.364064 4.03632 18.0567 22.5001 22.5601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 550 0.000512 4096 165 11100 20272 5.81018 6.60957 1056.52 209.43 1278.46 1278.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 660 0.000128 512 240 450 60928 12.6453 3.40534 21.4647 103.525 141.251 141.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1010 0.000256 1024 180 1100 63616 5.75574 3.41606 105.565 104.731 219.598 219.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 290 0.000256 1024 80 2350 5376 13.8055 3.38202 21.04 103.556 141.969 142.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 720 0.000512 1024 235 550 20608 3.37792 1.66781 18.0106 52.4851 75.6726 75.7948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1700 0.000128 512 130 1000 149632 4.43728 3.51232 85.2799 104.876 198.214 198.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1920 0.000128 512 180 250 147840 4.4393 3.41197 17.9833 104.843 130.778 130.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1820 3.2e-05 4096 190 1850 592704 151.705 118.665 3767.91 3524.87 7563.37 7563.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1730 0.000256 2048 250 850 72128 7.06058 88.0841 209.539 304.728 304.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1450 0.001024 512 210 400 17696 0.364576 2.67421 18.0738 21.1545 21.2138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 550 0.000512 4096 165 11100 19936 5.76298 6.57018 667.349 208.782 888.556 888.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 660 0.000128 512 240 450 57344 12.5106 3.36928 13.5267 101.287 130.905 131.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1010 0.000256 1024 180 1100 63616 5.74746 3.41667 67.1057 104.934 181.331 181.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 290 0.000256 1024 80 2350 3584 13.67 3.3 9.67069 101.352 128.178 128.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 720 0.000512 1024 235 550 19712 3.37725 1.6425 11.0523 52.0261 68.224 68.3431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1700 0.000128 512 130 1000 149184 4.45645 3.52051 73.0252 104.827 185.944 186.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1920 0.000128 512 180 250 147840 4.45574 3.41846 14.5574 104.795 127.329 127.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1820 3.2e-05 4096 190 1850 592704 151.855 118.718 3100.89 3533.53 6905.21 6905.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1730 0.000256 2048 250 850 72072 7.05946 72.2492 209.369 288.719 288.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1450 0.001024 512 210 400 17640 0.364128 2.21395 16.908 19.5264 19.5871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 550 0.000512 4096 165 11100 19824 5.76531 6.55722 542.272 208.316 763.004 763.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 660 0.000128 512 240 450 53760 12.8166 3.37072 10.5765 101.248 128.221 128.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1010 0.000256 1024 180 1100 63168 5.79184 3.4263 54.2623 104.921 168.531 168.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 50 290 0.000256 1024 80 2350 0 3.3065 0.004224 101.29 104.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 720 0.000512 1024 235 550 18816 3.32979 4.89229 9.0928 152.139 169.669 65.0916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1700 0.000128 512 130 1000 149632 4.61104 3.50653 65.5594 104.942 178.734 178.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1920 0.000128 512 180 250 147840 4.44125 3.41117 15.7762 104.907 128.635 128.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1820 3.2e-05 4096 190 1850 592256 151.462 118.622 4088.26 3541.27 7899.82 7900.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1730 0.000256 2048 250 850 71904 7.16259 65.509 209.216 281.932 281.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1450 0.001024 512 210 400 17472 0.362496 2.0311 19.0435 21.4787 21.5388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 550 0.000512 4096 165 11100 19712 5.74214 6.5577 489.231 208.16 709.768 709.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 660 0.000128 512 240 450 43008 12.7917 3.26656 7.98141 96.5448 120.794 120.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1010 0.000256 1024 180 1100 62720 5.69418 3.38099 49.2583 103.865 162.325 162.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 50 290 0.000256 1024 80 2350 0 3.15587 0.004992 96.62 99.8642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 720 0.000512 1024 235 550 17920 3.36861 4.75126 7.73386 147.582 163.648 63.8915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1700 0.000128 512 130 1000 150016 4.43373 3.51523 118.781 104.907 231.748 231.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1920 0.000128 512 180 250 148224 4.43987 3.41514 27.3792 104.878 140.215 140.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1820 3.2e-05 4096 190 1850 593408 151.523 118.538 5837.71 3521.24 9629.24 9629.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1730 0.000256 2048 250 850 72256 7.1168 136.436 209.539 353.135 353.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1450 0.001024 512 210 400 17728 0.361024 4.04598 17.972 22.4229 22.4809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 550 0.000512 4096 165 11100 20224 5.77526 6.61709 1016.25 209.173 1237.91 1237.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 660 0.000128 512 240 450 61440 12.7506 3.41299 21.8734 104.585 142.833 143.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1010 0.000256 1024 180 1100 63488 5.72874 3.40653 102.579 104.59 216.436 216.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 290 0.000256 1024 80 2350 6144 13.841 3.40787 23.334 104.617 145.384 145.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 720 0.000512 1024 235 550 20480 3.37299 1.66707 17.4269 52.4167 75.0096 75.1296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1700 0.000128 512 130 1000 149504 4.42714 3.50854 83.5514 104.698 196.292 196.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1920 0.000128 512 180 250 147456 4.43043 3.4097 17.5827 104.659 130.181 130.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1820 3.2e-05 4096 190 1850 592896 151.613 118.534 3800.57 3543.84 7614.76 7614.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1730 0.000256 2048 250 850 72192 7.05946 89.0238 209.705 305.83 305.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1450 0.001024 512 210 400 17664 0.363904 2.72464 18.0958 21.2273 21.2871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 550 0.000512 4096 165 11100 20224 5.7872 6.63533 666.18 209.68 888.371 888.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 660 0.000128 512 240 450 57344 13.0866 3.40934 13.5759 104.708 134.993 135.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1010 0.000256 1024 180 1100 63488 5.73155 3.41197 66.769 104.757 180.797 180.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 290 0.000256 1024 80 2350 4096 14.0643 3.41014 10.7897 104.782 133.23 133.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 720 0.000512 1024 235 550 20480 3.38544 1.67002 11.4348 52.5516 69.1759 69.2978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1700 0.000128 512 130 1000 149760 4.43392 3.50976 74.4202 104.902 187.378 187.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1920 0.000128 512 180 250 147456 4.44733 3.40803 15.1284 104.869 127.954 128.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1820 3.2e-05 4096 190 1850 592896 151.368 118.491 3235.11 3522.74 7027.92 7028.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1730 0.000256 2048 250 850 72000 7.05507 75.5466 209.359 292.004 292.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1450 0.001024 512 210 400 17472 0.362496 2.23437 17.9711 20.6088 20.6664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 550 0.000512 4096 165 11100 19968 5.77286 6.61699 543.288 209.332 765.098 765.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 660 0.000128 512 240 450 49152 12.8098 3.35037 9.91968 99.2543 125.545 125.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1010 0.000256 1024 180 1100 61440 5.71104 3.37261 55.4147 103.47 168.094 168.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 50 290 0.000256 1024 80 2350 0 3.2481 0.004224 99.3087 102.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 720 0.000512 1024 235 550 19968 3.35802 4.89469 10.0946 151.252 169.805 67.2695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1700 0.000128 512 130 1000 149504 4.44157 3.51539 66.0744 104.789 178.931 179.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1920 0.000128 512 180 250 147456 4.43792 3.41178 13.5675 104.753 126.268 126.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1820 3.2e-05 4096 190 1850 592896 151.425 118.535 2883.22 3526.41 6679.8 6680
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1730 0.000256 2048 250 850 71936 7.04717 67.6379 209.383 284.113 284.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1450 0.001024 512 210 400 17408 0.361984 1.93331 19.0534 21.3899 21.4471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 550 0.000512 4096 165 11100 19456 5.72451 6.53754 462.888 207.64 682.886 682.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 660 0.000128 512 240 450 49152 12.8033 3.34714 9.25581 99.3076 124.926 125.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1010 0.000256 1024 180 1100 63488 5.74381 3.52387 50.759 104.939 165.096 165.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 50 290 0.000256 1024 80 2350 0 3.44694 0.005888 99.4062 102.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 720 0.000512 1024 235 550 18432 3.2673 5.01338 8.51232 149.381 166.384 63.5535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1700 0.000128 512 130 1000 149760 4.45203 3.5232 125.117 104.868 238.069 238.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1920 0.000128 512 180 250 148032 4.45462 3.41853 27.6545 104.832 140.457 140.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1820 3.2e-05 4096 190 1850 592992 152.083 118.795 5990.81 3540.29 9802.19 9802.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1730 0.000256 2048 250 850 72216 7.07741 139.523 209.437 356.081 356.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1450 0.001024 512 210 400 17712 0.363232 4.09814 19.1501 23.6552 23.7117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 550 0.000512 4096 165 11100 20160 5.79174 6.60429 1085.43 209.042 1306.96 1307.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 660 0.000128 512 240 450 59904 12.5115 3.38534 21.8891 102.188 140.188 140.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1010 0.000256 1024 180 1100 63360 5.74518 3.53846 105.223 104.51 219.148 219.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 290 0.000256 1024 80 2350 4608 13.7046 3.33674 18.6659 102.223 138.114 138.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 720 0.000512 1024 235 550 20160 3.36157 1.64272 17.8294 51.9984 74.9588 75.0772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1700 0.000128 512 130 1000 149760 4.44397 3.51709 93.7151 105.001 206.791 206.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1920 0.000128 512 180 250 148032 4.45434 3.41523 19.7268 104.963 132.663 132.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1820 3.2e-05 4096 190 1850 592704 151.489 118.661 4245.51 3522.92 8038.81 8039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1730 0.000256 2048 250 850 72144 7.07786 98.9992 209.61 315.729 315.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1450 0.001024 512 210 400 17568 0.36448 2.96403 17.8691 21.2436 21.3044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 550 0.000512 4096 165 11100 20160 5.79341 6.61504 769.281 209.596 991.379 991.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 660 0.000128 512 240 450 55296 12.3344 3.35021 14.6058 99.2245 129.728 129.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1010 0.000256 1024 180 1100 62208 5.72074 3.38691 73.9829 103.92 187.138 187.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 50 290 0.000256 1024 80 2350 0 3.25014 0.005888 99.2483 102.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 720 0.000512 1024 235 550 19584 3.33046 4.85987 12.0863 150.613 171.104 68.6252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1700 0.000128 512 130 1000 148608 4.44621 3.5217 80.6305 104.677 193.388 193.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1920 0.000128 512 180 250 146880 4.46352 3.41805 16.0635 104.639 128.683 128.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1820 3.2e-05 4096 190 1850 592704 152.064 118.874 3509.03 3527.25 7307.44 7307.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1730 0.000256 2048 250 850 71928 7.0576 81.7069 209.259 298.068 298.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1450 0.001024 512 210 400 17496 0.362048 2.47642 18.945 21.8268 21.8849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 550 0.000512 4096 165 11100 19440 5.74243 6.528 614.04 207.688 834.092 834.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 660 0.000128 512 240 450 55296 12.8936 3.39149 12.0747 102.374 130.948 131.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1010 0.000256 1024 180 1100 62208 5.8057 3.41811 61.5954 104.801 175.75 175.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 50 290 0.000256 1024 80 2350 0 3.33837 0.004128 102.446 105.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 720 0.000512 1024 235 550 19008 3.37514 4.9481 10.261 153.913 172.708 66.9491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1700 0.000128 512 130 1000 148608 4.42541 3.51062 75.5216 104.741 188.304 188.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1920 0.000128 512 180 250 147456 4.43667 3.41402 15.5391 104.701 128.193 128.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1820 3.2e-05 4096 190 1850 592128 151.454 118.613 3309.48 3543.04 7122.79 7122.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1730 0.000256 2048 250 850 72000 7.12294 77.784 209.666 294.616 294.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1450 0.001024 512 210 400 17280 0.359776 2.42205 18.9645 21.8082 21.8664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 550 0.000512 4096 165 11100 19584 5.75254 6.59094 580.499 208.863 801.795 801.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 660 0.000128 512 240 450 55296 12.3432 3.34995 11.9744 99.3425 127.217 127.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1010 0.000256 1024 180 1100 59904 5.71293 3.34045 56.2049 102.59 167.977 168.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 50 290 0.000256 1024 80 2350 0 3.24442 0.005024 99.4601 102.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 720 0.000512 1024 235 550 18432 3.27312 4.80704 9.67069 149.483 167.447 64.7639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1700 0.000128 512 130 1000 148320 4.45814 3.52362 73.5383 104.665 186.296 186.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1920 0.000128 512 180 250 146880 4.47027 3.42294 14.0384 104.631 126.663 126.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1820 3.2e-05 4096 190 1850 591840 151.813 118.692 3020.59 3517.53 6808.84 6809.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1730 0.000256 2048 250 850 71640 7.11597 70.7529 208.656 286.568 286.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1450 0.001024 512 210 400 17280 0.361216 2.15824 17.7328 20.2937 20.3498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 550 0.000512 4096 165 11100 19440 5.7303 6.51264 529.453 206.7 748.485 748.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 660 0.000128 512 240 450 46080 12.0115 3.1209 9.13408 93.1056 117.581 117.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1010 0.000256 1024 180 1100 63360 5.77651 3.42339 54.6953 104.888 168.912 169.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1700 0.000128 512 130 1000 149760 4.44019 3.51642 121.422 104.904 234.396 234.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1920 0.000128 512 180 250 148160 4.44976 3.41997 26.7943 104.875 139.64 139.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1820 3.2e-05 4096 190 1850 592960 151.643 118.662 5794.87 3549.51 9614.9 9615.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1730 0.000256 2048 250 850 72240 7.05491 135.762 209.517 352.378 352.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1450 0.001024 512 210 400 17760 0.3632 4.09322 18.1208 22.6193 22.6806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 550 0.000512 4096 165 11100 20160 5.76922 6.60461 1045.48 209.065 1267.01 1267.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 660 0.000128 512 240 450 61440 12.5294 3.39907 21.705 103.212 141.057 141.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1010 0.000256 1024 180 1100 63360 5.70314 3.38832 102.921 104.086 216.229 216.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 290 0.000256 1024 80 2350 5120 13.7617 3.36816 20.07 103.256 140.638 140.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 720 0.000512 1024 235 550 19840 3.3423 1.62816 17.1012 51.751 73.9486 74.0657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1700 0.000128 512 130 1000 149120 4.42205 3.50822 90.7832 104.638 203.465 203.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1920 0.000128 512 180 250 147200 4.42496 3.40992 18.3849 104.605 130.926 131.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1820 3.2e-05 4096 190 1850 592640 151.283 118.55 3966.04 3539.83 7775.91 7776.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1730 0.000256 2048 250 850 72160 7.05514 92.9815 219.515 319.596 319.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1450 0.001024 512 210 400 17600 0.362464 2.69562 19.0005 22.1006 22.1554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 550 0.000512 4096 165 11100 19840 17.7662 6.59139 705.691 208.843 938.981 939.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 660 0.000128 512 240 450 61440 12.5141 3.39709 15.0847 103.363 134.573 134.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1010 0.000256 1024 180 1100 62720 5.65098 3.37123 69.7375 103.436 182.325 182.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 290 0.000256 1024 80 2350 5120 13.761 3.36896 14.2646 103.462 135.034 135.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 720 0.000512 1024 235 550 19200 3.38243 1.64659 11.6001 51.9083 68.663 68.7761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1700 0.000128 512 130 1000 148800 4.43824 3.51642 79.1194 104.706 191.89 191.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1920 0.000128 512 180 250 146880 4.44659 3.41811 15.5714 104.667 128.204 128.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1820 3.2e-05 4096 190 1850 592320 151.474 118.603 3397.03 3522.84 7190.16 7190.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1730 0.000256 2048 250 850 72000 7.06099 79.523 209.536 296.163 296.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1450 0.001024 512 210 400 17520 0.362496 2.39616 18.0386 20.84 20.8974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 550 0.000512 4096 165 11100 19680 5.73034 6.53053 607.834 207.574 827.756 827.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 660 0.000128 512 240 450 61440 12.5403 3.39853 13.0084 103.434 132.591 132.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1010 0.000256 1024 180 1100 61440 5.71578 3.37686 58.5238 103.557 171.3 171.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 50 290 0.000256 1024 80 2350 0 3.3751 0.005664 103.514 106.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 720 0.000512 1024 235 550 19200 3.3913 5.02384 9.99738 155.534 174.155 67.2864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1700 0.000128 512 130 1000 148480 4.41616 3.50637 75.0352 104.327 187.394 187.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1920 0.000128 512 180 250 145920 4.42976 3.40992 14.4436 104.293 126.679 126.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1820 3.2e-05 4096 190 1850 592640 151.479 118.589 3104.83 3543.13 6918.24 6918.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1730 0.000256 2048 250 850 72000 7.05421 73.7365 209.748 290.581 290.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1450 0.001024 512 210 400 17280 0.360448 2.304 17.9728 20.6793 20.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 550 0.000512 4096 165 11100 19200 5.73232 6.5497 539.945 208.009 760.328 760.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 660 0.000128 512 240 450 40960 12.9648 3.26246 8.40314 96.6147 121.452 121.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1010 0.000256 1024 180 1100 61440 5.72096 3.3751 54.9586 103.664 167.844 167.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 50 290 0.000256 1024 80 2350 0 3.16211 0.005568 96.7664 100.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 720 0.000512 1024 235 550 17920 3.4631 4.81197 9.33296 148.893 166.71 66.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1700 0.000128 512 130 1000 148800 4.43584 3.51027 74.5732 104.497 187.124 187.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1920 0.000128 512 180 250 147200 4.43197 3.41606 14.0171 104.464 126.43 126.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1820 3.2e-05 4096 190 1850 592000 151.463 118.703 2990.65 3542.46 6803.48 6803.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1730 0.000256 2048 250 850 71600 7.0264 69.888 208.693 285.65 285.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1450 0.001024 512 210 400 17200 0.360608 2.32202 17.7405 20.4662 20.5251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 550 0.000512 4096 165 11100 19200 5.75459 6.56102 520.711 208.238 741.353 741.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 660 0.000128 512 240 450 51200 13.3622 3.39981 9.96627 103.438 130.38 130.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1010 0.000256 1024 180 1100 60800 5.76502 3.38534 52.3367 103.673 165.288 165.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 20 50 290 0.000256 1024 80 2350 0 3.3751 0.005216 103.634 107.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 720 0.000512 1024 235 550 19200 3.40784 5.02374 9.97875 155.83 174.449 67.4666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1700 0.000128 512 130 1020 149888 4.43597 3.5112 103.222 104.926 216.206 216.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1920 0.000128 512 180 240 147200 4.46179 3.4135 35.8041 104.859 148.643 148.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1820 3.2e-05 4096 190 1860 592512 152.029 118.616 8791.5 3545.27 12607.6 12607.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1730 0.000256 2048 250 840 72384 7.06166 108.754 209.633 325.495 325.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1450 0.001024 512 210 420 17696 0.366592 3.29357 18.3596 22.0629 22.1218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 550 0.000512 4096 165 11100 20288 5.77946 6.61485 849.411 209.352 1071.23 1071.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 660 0.000128 512 240 420 59392 12.9032 3.4097 15.908 104.571 137.003 137.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1010 0.000256 1024 180 1080 64256 5.7201 3.41994 80.9469 104.898 195.119 195.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 290 0.000256 1024 80 2340 8192 13.6361 3.42349 24.4487 104.58 146.273 146.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 720 0.000512 1024 235 600 20736 3.35811 1.66451 21.8294 52.3767 79.3618 79.4732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1700 0.000128 512 130 1020 149760 4.44256 3.51165 72.448 104.913 185.427 185.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1920 0.000128 512 180 240 147200 4.45389 3.41178 35.0388 104.876 147.879 147.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1820 3.2e-05 4096 190 1860 592384 152.4 118.68 8757.82 3540.08 12569.2 12569.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1730 0.000256 2048 250 840 72320 7.05536 71.5985 209.615 288.312 288.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1450 0.001024 512 210 420 17664 0.364544 2.22618 18.1414 20.7741 20.8341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 550 0.000512 4096 165 11100 20224 5.78829 6.62118 551.488 209.173 773.142 773.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 660 0.000128 512 240 420 57344 13.081 3.408 10.3098 104.594 131.605 131.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1010 0.000256 1024 180 1080 64000 5.70787 3.40771 52.9128 104.593 166.748 166.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 290 0.000256 1024 80 2340 8192 13.6667 3.42675 16.671 104.618 138.57 138.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 720 0.000512 1024 235 600 20480 3.37706 1.67059 20.3378 52.4256 77.9433 78.0575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1700 0.000128 512 130 1020 149376 4.61498 3.51027 62.8914 104.857 175.983 176.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1920 0.000128 512 180 240 146688 4.46624 3.41181 35.6265 104.822 148.425 148.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1820 3.2e-05 4096 190 1860 592128 152.108 118.652 8780.69 3530.25 12581.9 12582.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1730 0.000256 2048 250 840 72288 7.04973 187.066 209.718 403.877 403.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1450 0.001024 512 210 420 17568 0.370752 1.88826 19.4662 21.7692 21.8297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 550 0.000512 4096 165 11100 19968 5.75123 6.58912 443.003 208.841 664.259 664.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 660 0.000128 512 240 420 55296 12.9926 3.39462 8.48547 103.324 128.405 128.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1010 0.000256 1024 180 1080 63744 5.68726 3.40509 43.4842 104.381 157.09 157.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 290 0.000256 1024 80 2340 6144 13.6388 3.38326 10.6572 103.377 131.238 131.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 720 0.000512 1024 235 600 19968 3.33866 1.63856 19.3923 51.8191 76.3267 76.4396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1700 0.000128 512 130 1020 148992 4.70694 3.51405 56.671 104.704 169.712 169.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1920 0.000128 512 180 240 146432 4.45194 3.41197 35.0316 104.669 147.666 147.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1820 3.2e-05 4096 190 1860 591872 152.558 118.709 8756.87 3530.52 12558.9 12559.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1730 0.000256 2048 250 840 72192 7.08061 186.53 209.645 403.298 403.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1450 0.001024 512 210 420 17536 0.3672 1.70611 19.5627 21.6788 21.7387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 550 0.000512 4096 165 11100 20224 5.79133 6.63184 388.27 209.699 610.464 610.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 660 0.000128 512 240 420 57344 13.0956 3.40688 7.69744 104.719 129.125 129.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1010 0.000256 1024 180 1080 63488 5.73187 3.4112 37.3941 104.767 151.432 151.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 290 0.000256 1024 80 2340 8192 13.6677 3.42662 12.3074 104.793 134.382 134.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 720 0.000512 1024 235 600 20480 3.37843 1.67117 19.5333 52.5545 77.2696 77.3803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1700 0.000128 512 130 1020 149920 4.44701 3.52666 129.447 105.093 242.626 242.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1920 0.000128 512 180 240 147200 4.46832 3.41962 31.2151 104.941 144.144 144.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1820 3.2e-05 4096 190 1860 592480 152.275 118.93 7402.08 3548.57 11222.1 11222.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1730 0.000256 2048 250 840 72360 7.05408 148.885 209.741 365.725 365.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1450 0.001024 512 210 420 17680 0.362304 4.51466 18.1075 23.0282 23.0892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 550 0.000512 4096 165 11100 20240 5.80298 6.61123 1154.57 209.464 1376.52 1376.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 660 0.000128 512 240 420 58880 13.0308 3.42221 21.5336 104.995 143.195 143.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1010 0.000256 1024 180 1080 64000 5.75021 3.42634 112.487 104.984 226.776 226.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 290 0.000256 1024 80 2340 7680 13.7643 3.42426 32.0632 105.009 154.446 154.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 720 0.000512 1024 235 600 20480 3.35776 1.6447 21.0117 52.1717 78.3161 78.4299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1700 0.000128 512 130 1020 149760 4.44442 3.51322 88.3532 104.901 201.325 201.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1920 0.000128 512 180 240 147200 4.45846 3.41974 22.1441 104.864 134.99 135.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1820 3.2e-05 4096 190 1860 592000 151.765 118.781 5348.34 3544.87 9163.97 9164.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1730 0.000256 2048 250 840 72320 7.09434 92.6556 209.535 309.33 309.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1450 0.001024 512 210 420 17600 0.362784 2.89872 18.0699 21.3759 21.4328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 550 0.000512 4096 165 11100 20160 5.76922 6.60864 718.743 209.05 940.244 940.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 660 0.000128 512 240 420 56320 12.9235 3.39926 13.2191 103.202 132.96 133.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1010 0.000256 1024 180 1080 63360 5.68854 3.39354 68.9805 104.074 182.268 182.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 290 0.000256 1024 80 2340 5120 13.7581 3.36896 13.9007 103.252 134.467 134.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 720 0.000512 1024 235 600 19840 3.34528 1.62838 12.7573 51.7489 69.6105 69.7221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1700 0.000128 512 130 1020 149760 4.44566 3.51642 76.6569 104.847 189.574 189.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1920 0.000128 512 180 240 146880 4.46742 3.41763 52.3602 104.812 165.158 165.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1820 3.2e-05 4096 190 1860 591840 152.073 118.89 4790.28 3526.33 8587.8 8588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1730 0.000256 2048 250 840 72240 7.0489 75.2476 209.582 291.922 291.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1450 0.001024 512 210 420 17520 0.362464 2.4576 17.9077 20.7706 20.8276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 550 0.000512 4096 165 11100 20160 5.79245 6.61094 586.111 209.312 807.902 807.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 660 0.000128 512 240 420 53760 13.1527 3.40035 10.6606 103.253 130.682 130.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1010 0.000256 1024 180 1080 63360 5.76064 3.41811 56.3242 104.584 170.215 170.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 290 0.000256 1024 80 2340 3840 13.9524 3.3696 9.14346 103.325 129.988 130.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 720 0.000512 1024 235 600 20160 3.34339 1.63226 10.6859 51.8093 67.5961 67.7156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1700 0.000128 512 130 1020 149120 4.47648 3.50662 67.724 104.659 180.478 180.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1920 0.000128 512 180 240 146560 4.43197 3.40992 49.1695 104.622 161.737 161.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1820 3.2e-05 4096 190 1860 592000 151.569 118.658 12292.4 3530.76 16093.6 16093.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1730 0.000256 2048 250 840 72160 7.0569 64.3734 209.578 281.053 281.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1450 0.001024 512 210 420 17440 0.360032 2.12269 18.029 20.5549 20.6111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 550 0.000512 4096 165 11100 19840 5.74906 6.59322 492.476 208.879 713.774 713.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 660 0.000128 512 240 420 51200 13.3096 3.39763 8.85565 103.383 129.161 129.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1010 0.000256 1024 180 1080 62720 5.64768 3.37155 47.8032 103.454 160.408 160.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 290 0.000256 1024 80 2340 5120 13.7449 3.38774 10.4333 103.482 131.23 131.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 720 0.000512 1024 235 600 19200 3.37875 1.64083 25.2332 51.9167 82.3006 82.4132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1700 0.000128 512 130 1020 149760 4.4343 3.50918 122.094 104.863 235.015 235.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1920 0.000128 512 180 240 147072 4.45334 3.41178 26.5632 104.828 139.359 139.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1820 3.2e-05 4096 190 1860 592320 151.766 118.777 5916.99 3526.02 9713.76 9713.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1730 0.000256 2048 250 840 72336 7.0519 136.248 209.542 352.885 352.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1450 0.001024 512 210 420 17664 0.364352 4.14035 18.0941 22.6422 22.7015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 550 0.000512 4096 165 11100 20256 5.7935 6.61152 1059.69 209.439 1281.64 1281.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 660 0.000128 512 240 420 55296 13.003 3.3961 18.6962 103.206 138.515 138.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1010 0.000256 1024 180 1080 64128 5.72336 3.41571 103.513 104.745 217.528 217.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 290 0.000256 1024 80 2340 6144 13.6397 3.37322 24.0099 103.229 144.439 144.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 720 0.000512 1024 235 600 20736 3.3399 1.6512 19.3878 52.232 76.7441 76.8677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1700 0.000128 512 130 1020 149376 4.42445 3.5048 84.6742 104.867 197.581 197.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1920 0.000128 512 180 240 146688 4.44406 3.40778 17.6841 104.835 130.47 130.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1820 3.2e-05 4096 190 1860 592128 151.536 118.666 3724.43 3530.52 7525.35 7525.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1730 0.000256 2048 250 840 72288 7.05098 85.8494 209.742 302.684 302.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1450 0.001024 512 210 420 17568 0.361024 2.72682 19.1258 22.2566 22.3111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 550 0.000512 4096 165 11100 19968 5.75088 6.59251 658.732 208.866 880.032 880.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 660 0.000128 512 240 420 55296 12.9907 3.39402 12.6404 103.333 132.568 132.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1010 0.000256 1024 180 1080 63744 5.67965 3.40211 64.9496 104.392 178.549 178.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 290 0.000256 1024 80 2340 6144 13.6252 3.35872 15.699 103.386 136.256 136.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 720 0.000512 1024 235 600 19968 3.34163 1.6344 12.0516 51.8303 68.9886 69.1028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1700 0.000128 512 130 1020 149760 4.43699 3.51632 73.896 104.923 186.885 186.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1920 0.000128 512 180 240 146880 4.46339 3.4175 17.2719 104.892 130.149 130.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1820 3.2e-05 4096 190 1860 591552 151.874 118.836 4340.02 3526.6 8137.55 8137.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1730 0.000256 2048 250 840 72144 7.05504 70.6983 209.283 287.081 287.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1450 0.001024 512 210 420 17568 0.363872 2.26944 18.0546 20.7317 20.7974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 550 0.000512 4096 165 11100 20160 5.78656 6.61299 548.727 209.436 770.637 770.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 660 0.000128 512 240 420 46080 13.0339 3.34848 8.74141 99.1487 124.482 124.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1010 0.000256 1024 180 1080 63360 5.66915 3.38739 52.7484 103.847 165.781 165.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 60 290 0.000256 1024 80 2340 0 3.24746 0.004864 99.1755 102.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 720 0.000512 1024 235 600 19584 3.33043 4.85757 9.6384 150.506 168.549 66.1539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1700 0.000128 512 130 1020 148992 4.44982 3.50646 65.99 104.933 178.993 179.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1920 0.000128 512 180 240 146688 4.44973 3.40867 15.9953 104.902 128.853 128.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1820 3.2e-05 4096 190 1860 591360 151.861 118.737 4078.45 3531.62 7880.88 7881.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1730 0.000256 2048 250 840 72192 7.06013 63.8021 209.743 280.651 280.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1450 0.001024 512 210 420 17472 0.363232 2.06643 18.0716 20.5461 20.6044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 550 0.000512 4096 165 11100 19968 5.78099 6.61299 490.167 209.379 712.016 712.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 660 0.000128 512 240 420 49152 12.8093 3.34861 8.48947 99.2773 124.136 124.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1010 0.000256 1024 180 1080 62976 5.64362 3.36877 47.2028 103.497 159.846 159.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 60 290 0.000256 1024 80 2340 0 3.24813 0.005792 99.3328 102.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 720 0.000512 1024 235 600 19968 3.36301 4.89267 9.43725 151.289 169.19 66.6338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1700 0.000128 512 130 1020 148800 4.60643 3.51104 60.3765 104.584 173.189 173.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1920 0.000128 512 180 240 145920 4.45594 3.41219 45.4158 104.544 157.929 158.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1820 3.2e-05 4096 190 1860 591360 151.804 118.787 3783.67 3523.76 7578.24 7578.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1730 0.000256 2048 250 840 72000 7.10256 54.8229 209.109 271.077 271.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1450 0.001024 512 210 420 17280 0.360192 1.80413 18.975 21.1827 21.2409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 550 0.000512 4096 165 11100 19680 5.72771 6.52698 420.329 207.33 639.984 640.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 660 0.000128 512 240 420 46080 13.7161 3.39978 7.44106 103.308 128.075 128.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1010 0.000256 1024 180 1080 61440 5.71683 3.37677 40.5864 103.431 153.237 153.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 12 60 290 0.000256 1024 80 2340 0 3.37818 0.005056 103.398 106.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 720 0.000512 1024 235 600 19200 3.39149 5.02131 7.98573 155.359 171.975 65.2124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1700 0.000128 512 130 1020 149856 4.45219 3.52048 118.162 104.905 231.152 231.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1920 0.000128 512 180 240 147168 4.46912 3.41891 26.306 104.871 139.165 139.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1820 3.2e-05 4096 190 1860 592256 152.025 118.858 5679.63 3545.66 9496.38 9496.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1730 0.000256 2048 250 840 72352 7.06406 130.238 209.639 346.985 347.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1450 0.001024 512 210 420 17696 0.363328 4.08166 19.1745 23.6623 23.7216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 550 0.000512 4096 165 11100 20272 5.81018 6.61296 1016.63 209.513 1238.66 1238.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 660 0.000128 512 240 420 57344 12.9109 3.4065 18.958 103.57 139.057 139.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1010 0.000256 1024 180 1080 64064 5.74067 3.41638 98.0218 104.778 212.085 212.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 290 0.000256 1024 80 2340 7168 13.6307 3.3808 26.7483 103.596 147.539 147.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 720 0.000512 1024 235 600 20608 3.3831 1.66902 18.4953 52.5079 76.1836 76.3016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1700 0.000128 512 130 1020 149632 4.43274 3.51616 83.1017 104.765 195.928 196.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1920 0.000128 512 180 240 146944 4.45062 3.41392 17.0932 104.731 129.79 129.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1820 3.2e-05 4096 190 1860 591808 151.856 118.785 3621.22 3525.92 7418 7418.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1730 0.000256 2048 250 840 72240 7.06099 83.0211 209.428 299.554 299.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1450 0.001024 512 210 420 17584 0.363168 2.6968 18.0439 21.1464 21.2024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 550 0.000512 4096 165 11100 19936 5.75936 6.56541 635.625 208.567 856.607 856.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 660 0.000128 512 240 420 50176 13.0505 3.37072 10.9587 101.178 128.77 128.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1010 0.000256 1024 180 1080 63616 5.74003 3.41414 62.3306 104.819 176.434 176.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 290 0.000256 1024 80 2340 3584 13.6709 3.29542 9.43133 101.242 127.823 127.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 720 0.000512 1024 235 600 19712 3.37104 1.64189 11.6539 51.9675 68.7642 68.8801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1700 0.000128 512 130 1020 149184 4.45136 3.51846 72.3828 104.789 185.249 185.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1920 0.000128 512 180 240 146496 4.47194 3.41523 14.5469 104.755 127.29 127.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1820 3.2e-05 4096 190 1860 591360 152.227 118.925 3060.08 3539.71 6871.16 6871.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1730 0.000256 2048 250 840 72240 7.0615 70.3939 209.554 287.05 287.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1450 0.001024 512 210 420 17472 0.362496 2.2001 19.0894 21.6945 21.7524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 550 0.000512 4096 165 11100 19824 5.7753 6.55232 535.124 208.233 755.776 755.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 660 0.000128 512 240 420 53760 12.8211 3.3697 10.0646 101.202 127.66 127.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1010 0.000256 1024 180 1080 63168 5.78339 3.42211 52.4223 104.884 166.64 166.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 290 0.000256 1024 80 2340 5376 13.5384 3.30678 11.8644 101.311 130.202 130.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 720 0.000512 1024 235 600 18816 3.32922 1.58586 9.95517 50.836 65.8357 65.9531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1700 0.000128 512 130 1020 149632 4.61123 3.50374 65.8499 104.842 178.919 179.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1920 0.000128 512 180 240 146944 4.44678 3.41107 12.6553 104.811 125.422 125.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1820 3.2e-05 4096 190 1860 591360 151.69 118.761 2683.39 3529.66 6483.7 6483.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1730 0.000256 2048 250 840 72128 7.0671 61.9321 209.447 278.489 278.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1450 0.001024 512 210 420 17472 0.364576 2.07664 17.9567 20.4414 20.4999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 550 0.000512 4096 165 11100 19712 5.74634 6.56122 463.001 207.969 683.365 683.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 660 0.000128 512 240 420 43008 12.7921 3.26042 7.69203 96.4508 120.404 120.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1010 0.000256 1024 180 1080 62720 5.69411 3.3792 46.0335 103.768 159.002 159.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 60 290 0.000256 1024 80 2340 0 3.15517 0.005696 96.5266 99.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 720 0.000512 1024 235 600 17920 3.36829 4.7488 8.31494 147.444 164.082 64.4246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1700 0.000128 512 130 1020 148960 4.63939 3.5177 59.6099 104.885 172.766 172.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1920 0.000128 512 180 240 146720 4.4713 3.41402 13.981 104.809 126.774 126.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1820 3.2e-05 4096 190 1860 591360 152.236 118.814 3603.26 3546.38 7420.9 7421.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1730 0.000256 2048 250 840 71960 7.0649 54.6603 209.48 271.246 271.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1450 0.001024 512 210 420 17360 0.362496 1.7879 17.9115 20.103 20.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 550 0.000512 4096 165 11100 19600 5.7641 6.59664 408.126 209.082 629.644 629.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 660 0.000128 512 240 420 35840 13.3573 3.26051 5.90851 96.5975 119.334 119.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1010 0.000256 1024 180 1080 60480 5.72608 3.34998 39.477 102.752 151.429 151.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 14 60 290 0.000256 1024 80 2340 0 3.15872 0.005824 96.7015 99.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 720 0.000512 1024 235 600 17920 3.43654 4.78349 7.6656 148.344 164.446 64.6078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1700 0.000128 512 130 1020 149760 4.44314 3.51638 112.708 104.995 225.772 225.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1920 0.000128 512 180 240 147200 4.45235 3.41219 25.3839 104.957 138.309 138.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1820 3.2e-05 4096 190 1860 592384 151.778 118.694 5418.82 3548.94 9238.45 9238.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1730 0.000256 2048 250 840 72320 7.05731 124.113 209.693 340.909 340.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1450 0.001024 512 210 420 17664 0.362496 3.94483 18.0229 22.3727 22.4305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 550 0.000512 4096 165 11100 20224 5.76547 6.61472 923.305 209.337 1145.11 1145.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 660 0.000128 512 240 420 57344 13.0742 3.41146 18.2264 104.667 139.589 139.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1010 0.000256 1024 180 1080 64000 5.70765 3.40771 92.9338 104.675 206.855 206.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 290 0.000256 1024 80 2340 8192 13.6412 3.40605 28.4294 104.705 150.363 150.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 720 0.000512 1024 235 600 20480 3.37408 1.67158 17.7464 52.4606 75.3798 75.4936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1700 0.000128 512 130 1020 148992 4.44182 3.50822 82.7096 104.608 195.381 195.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1920 0.000128 512 180 240 146432 4.44451 3.4088 17.2298 104.571 129.754 129.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1820 3.2e-05 4096 190 1860 591872 151.778 118.703 3706.58 3527.03 7504.3 7504.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1730 0.000256 2048 250 840 72192 7.06304 84.695 209.347 301.153 301.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1450 0.001024 512 210 420 17536 0.362496 2.72941 16.8306 19.9642 20.0212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 550 0.000512 4096 165 11100 20224 5.7897 6.62342 617.855 209.502 839.863 839.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 660 0.000128 512 240 420 57344 13.0877 3.40592 12.6802 104.615 133.999 134.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1010 0.000256 1024 180 1080 63488 5.7353 3.40637 62.6216 104.668 176.559 176.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 290 0.000256 1024 80 2340 8192 13.6546 3.40947 19.3579 104.693 141.295 141.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 720 0.000512 1024 235 600 20480 3.38794 1.66755 12.0812 52.5063 69.7718 69.8839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1700 0.000128 512 130 1020 148992 4.44621 3.51258 70.2736 104.928 183.274 183.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1920 0.000128 512 180 240 146688 4.45731 3.41123 14.4799 104.896 127.347 127.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1820 3.2e-05 4096 190 1860 591360 151.76 118.724 3086.9 3531.67 6889.27 6889.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1730 0.000256 2048 250 840 72192 7.05318 71.1058 209.739 287.945 288.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1450 0.001024 512 210 420 17472 0.363712 2.27686 17.0189 19.7008 19.7614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 550 0.000512 4096 165 11100 19968 5.77536 6.61917 508.099 209.378 729.966 730.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 660 0.000128 512 240 420 49152 12.7932 3.35232 9.36406 99.2771 125 125.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1010 0.000256 1024 180 1080 62976 5.64269 3.37206 51.6189 103.495 164.258 164.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 60 290 0.000256 1024 80 2340 0 3.24784 0.00608 99.3419 102.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 720 0.000512 1024 235 600 19968 3.36179 4.89299 10.4023 151.295 170.169 67.6096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1700 0.000128 512 130 1020 148480 4.62512 3.51869 64.6431 104.78 177.679 177.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1920 0.000128 512 180 240 146432 4.44858 3.416 13.5298 104.745 126.238 126.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1820 3.2e-05 4096 190 1860 591872 151.685 118.737 2867.33 3550.87 6688.82 6689.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1730 0.000256 2048 250 840 71936 7.04307 65.6404 209.18 281.907 281.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1450 0.001024 512 210 420 17408 0.362496 1.98042 16.9736 19.3581 19.4145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 550 0.000512 4096 165 11100 19456 5.7303 6.5415 442.106 207.619 662.085 662.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 660 0.000128 512 240 420 49152 12.8071 3.3447 9.12627 99.2959 124.787 124.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1010 0.000256 1024 180 1080 63488 5.752 3.41248 48.1657 104.931 162.393 162.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 60 290 0.000256 1024 80 2340 0 3.24598 0.004096 99.3956 102.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 720 0.000512 1024 235 600 18432 3.27466 4.80669 9.47696 149.366 167.132 64.5137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1700 0.000128 512 130 1020 148480 4.59987 3.50413 61.217 104.308 173.742 173.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1920 0.000128 512 180 240 145920 4.42906 3.40643 12.2786 104.272 124.487 124.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1820 3.2e-05 4096 190 1860 591360 151.975 118.833 2605.99 3554.29 6431.3 6431.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1730 0.000256 2048 250 840 72000 7.07485 60.5737 209.53 277.222 277.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1450 0.001024 512 210 420 17280 0.364544 1.94326 17.9888 20.3393 20.3995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 550 0.000512 4096 165 11100 19200 5.72899 6.54912 395.867 207.963 616.202 616.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 660 0.000128 512 240 420 40960 12.9532 3.26467 7.28797 96.5978 120.316 120.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1010 0.000256 1024 180 1080 61440 5.7304 3.3751 42.6223 103.643 155.5 155.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 60 290 0.000256 1024 80 2340 0 3.16064 0.006144 96.7362 99.9883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 720 0.000512 1024 235 600 17920 3.47446 4.80989 8.78282 148.855 166.135 66.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1700 0.000128 512 130 1024 149632 4.43014 3.50918 101.466 104.972 214.488 214.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1920 0.000128 512 180 256 146560 4.46781 3.4112 36.9919 104.932 149.903 150.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1820 3.2e-05 4096 190 1856 592640 151.946 118.572 8479.67 3528.15 12278.6 12278.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1730 0.000256 2048 250 832 72416 7.0985 105.724 209.725 322.594 322.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1450 0.001024 512 210 448 17600 0.36448 3.46726 18.3084 22.1836 22.2416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 550 0.000512 4096 165 11136 20352 5.78765 6.61309 837.511 209.506 1059.49 1059.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 660 0.000128 512 240 448 53248 13.3823 3.40518 15.0861 104.645 136.73 136.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1010 0.000256 1024 180 1088 63488 5.74608 3.41859 80.675 104.974 194.95 195.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 290 0.000256 1024 80 2368 7168 13.7286 3.4263 21.51 104.653 143.5 143.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 720 0.000512 1024 235 576 20992 3.33536 1.66691 20.5254 52.419 78.0836 78.1969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1700 0.000128 512 130 1024 149504 4.44432 3.51872 72.165 104.92 185.158 185.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1920 0.000128 512 180 256 146432 4.46157 3.41926 36.1174 104.882 148.981 149.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1820 3.2e-05 4096 190 1856 592640 152.352 118.634 8453.2 3526.06 12250.5 12250.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1730 0.000256 2048 250 832 72384 7.15331 68.9705 209.573 285.741 285.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1450 0.001024 512 210 448 17536 0.363936 2.29712 18.1002 20.8026 20.8623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 550 0.000512 4096 165 11136 20224 5.7711 6.616 533.739 209.189 755.39 755.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 660 0.000128 512 240 448 53248 13.4034 3.40864 10.028 104.589 131.642 131.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1010 0.000256 1024 180 1088 62976 5.7488 3.408 51.4271 104.598 165.309 165.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 290 0.000256 1024 80 2368 6144 13.8443 3.42819 12.2325 104.623 134.309 134.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 720 0.000512 1024 235 576 20992 3.34794 1.66544 19.3315 52.4242 76.8978 77.0103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1700 0.000128 512 130 1024 149376 4.61488 3.50989 61.467 104.854 174.557 174.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1920 0.000128 512 180 256 146304 4.46272 3.40618 36.9129 104.822 149.705 149.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1820 3.2e-05 4096 190 1856 592512 152.016 118.6 8461.55 3528.15 12260.5 12260.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1730 0.000256 2048 250 832 72288 7.05536 181.501 209.574 398.173 398.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1450 0.001024 512 210 448 17472 0.36816 1.95584 19.5105 21.8747 21.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 550 0.000512 4096 165 11136 20160 5.76029 6.58998 440.706 208.843 661.972 662.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 660 0.000128 512 240 448 49152 13.4809 3.40138 7.88038 103.322 128.301 128.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1010 0.000256 1024 180 1088 62976 5.71821 3.40323 43.2489 104.382 156.88 156.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 290 0.000256 1024 80 2368 6144 13.6366 3.38349 10.582 103.378 131.163 131.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 720 0.000512 1024 235 576 19968 3.3423 1.63213 17.9023 51.8278 74.8358 74.9483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1700 0.000128 512 130 1024 148992 4.71542 3.50989 56.5679 104.702 169.614 169.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1920 0.000128 512 180 256 145920 4.4544 3.40947 36.3785 104.671 149.015 149.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1820 3.2e-05 4096 190 1856 592384 152.468 118.608 8412.11 3532.37 12215.8 12216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1730 0.000256 2048 250 832 72320 7.05536 181.094 219.007 407.201 407.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1450 0.001024 512 210 448 17408 0.36992 1.6872 19.419 21.5185 21.5762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 550 0.000512 4096 165 11136 20224 5.79117 6.62538 382.203 209.705 604.399 604.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 660 0.000128 512 240 448 49152 13.7393 3.41392 7.14694 104.719 129.227 129.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1010 0.000256 1024 180 1088 62464 5.78195 3.40848 37.1711 104.768 151.259 151.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 290 0.000256 1024 80 2368 4096 14.0533 3.4263 6.89965 104.798 129.359 129.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 720 0.000512 1024 235 576 20480 3.38378 7.50995 18.2664 52.5495 81.8412 81.9556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1700 0.000128 512 130 1024 149600 4.4505 3.52256 127.778 104.902 240.765 240.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1920 0.000128 512 180 256 146560 4.47219 3.42016 31.7228 104.867 144.583 144.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1820 3.2e-05 4096 190 1856 592640 152.255 118.914 7040.56 3539.22 10851.2 10851.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1730 0.000256 2048 250 832 72400 7.0705 142.105 209.547 358.769 358.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1450 0.001024 512 210 448 17600 0.365728 4.62826 18.1228 23.1567 23.2165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 550 0.000512 4096 165 11136 20320 5.79501 6.61174 1119.77 209.312 1341.56 1341.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 660 0.000128 512 240 448 53760 13.4393 3.42016 20.0447 104.914 142.031 142.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1010 0.000256 1024 180 1088 63360 5.78266 3.4233 108.591 104.903 222.832 222.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 290 0.000256 1024 80 2368 6400 13.8887 3.42835 25.919 104.932 148.348 148.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 720 0.000512 1024 235 576 20800 3.3407 1.6457 19.198 52.1346 76.4494 76.5627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1700 0.000128 512 130 1024 149440 4.44211 3.51629 87.1403 105.021 200.233 200.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1920 0.000128 512 180 256 146560 4.46192 3.4159 22.3614 104.987 135.327 135.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1820 3.2e-05 4096 190 1856 592320 151.659 118.74 5018.84 3538.96 8828.42 8828.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1730 0.000256 2048 250 832 72320 7.08106 86.2089 209.629 302.961 303.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1450 0.001024 512 210 448 17520 0.364544 2.95898 18.0706 21.4374 21.4976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 550 0.000512 4096 165 11136 20160 5.77008 6.60522 677.435 209.29 899.178 899.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 660 0.000128 512 240 448 51200 13.3239 3.40358 12.4777 103.329 132.746 132.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1010 0.000256 1024 180 1088 62720 5.72179 3.38944 66.313 104.195 179.744 179.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 290 0.000256 1024 80 2368 5120 13.7557 3.36934 13.4144 103.365 134.09 134.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 720 0.000512 1024 235 576 20480 3.31805 1.636 11.635 51.8042 68.5245 68.6387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1700 0.000128 512 130 1024 149280 4.44909 3.51766 74.8991 104.849 187.826 187.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1920 0.000128 512 180 256 146400 4.47718 3.41834 52.768 104.866 165.63 165.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1820 3.2e-05 4096 190 1856 591840 152.145 118.893 4514.17 3534.74 8320.17 8320.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1730 0.000256 2048 250 832 72240 7.05795 71.7245 209.457 288.282 288.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1450 0.001024 512 210 448 17520 0.36352 2.50061 18.0103 20.9187 20.9793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 550 0.000512 4096 165 11136 20160 5.80608 6.61104 560.161 209.318 781.971 782.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 660 0.000128 512 240 448 46080 13.7302 3.40202 9.57187 103.257 130.174 130.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1010 0.000256 1024 180 1088 62400 5.79341 3.41402 53.9403 104.604 167.876 167.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 290 0.000256 1024 80 2368 3840 13.9498 3.36912 9.00509 103.326 129.851 129.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 720 0.000512 1024 235 576 20160 3.34675 1.63565 9.93587 51.8134 66.8601 66.9819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1700 0.000128 512 130 1024 148480 4.42941 3.508 66.2251 104.642 178.914 179.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1920 0.000128 512 180 256 145920 4.4312 3.40992 50.0058 104.607 162.553 162.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1820 3.2e-05 4096 190 1856 592000 151.533 118.616 11560.6 3548.28 15379.2 15379.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1730 0.000256 2048 250 832 72160 7.04134 61.6468 209.4 278.133 278.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1450 0.001024 512 210 448 17440 0.363776 2.19219 18.0709 20.6694 20.7257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 550 0.000512 4096 165 11136 19840 5.74096 6.58806 475.703 208.839 696.946 697.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 660 0.000128 512 240 448 51200 13.317 3.39498 9.16925 103.365 129.458 129.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1010 0.000256 1024 180 1088 61440 5.7015 3.36896 46.2267 103.437 158.865 158.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 290 0.000256 1024 80 2368 5120 13.7533 3.38739 10.4158 103.467 131.202 131.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 720 0.000512 1024 235 576 20480 3.32608 1.64259 24.4578 51.9067 81.4648 81.5726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1700 0.000128 512 130 1024 148800 4.64138 3.51939 61.8276 104.915 175.018 175.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1920 0.000128 512 180 256 146400 4.47789 3.42067 54.2756 104.88 167.154 167.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1820 3.2e-05 4096 190 1856 592000 152.467 119.028 11241.4 3530.01 15043.1 15043.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1730 0.000256 2048 250 832 72200 7.05462 56.8262 209.469 273.392 273.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1450 0.001024 512 210 448 17400 0.364352 1.86381 18.0645 20.3346 20.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 550 0.000512 4096 165 11136 20000 5.80813 6.6089 438.092 209.435 660.018 660.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 660 0.000128 512 240 448 51200 13.3548 3.40582 8.47235 103.323 128.771 128.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1010 0.000256 1024 180 1088 60800 5.76272 3.37715 41.628 103.42 154.316 154.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 10 64 290 0.000256 1024 80 2368 0 3.39981 0.004384 103.392 106.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 720 0.000512 1024 235 576 19200 3.4025 5.03763 25.3267 155.315 189.28 82.5242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1700 0.000128 512 130 1024 149568 4.42982 3.51424 120.223 104.94 233.215 233.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1920 0.000128 512 180 256 146496 4.45888 3.41606 27.1807 104.904 140.059 140.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1820 3.2e-05 4096 190 1856 592512 151.719 118.736 5692.12 3540.4 9503.18 9503.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1730 0.000256 2048 250 832 72384 7.05722 130.593 209.68 347.373 347.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1450 0.001024 512 210 448 17568 0.363744 4.25974 19.1671 23.8312 23.8909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 550 0.000512 4096 165 11136 20352 5.78934 6.6113 1031.87 209.59 1253.95 1254.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 660 0.000128 512 240 448 49152 13.4839 3.39485 17.1516 103.278 137.523 137.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1010 0.000256 1024 180 1088 63360 5.74378 3.41197 100.67 104.828 214.783 214.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 290 0.000256 1024 80 2368 6144 13.638 3.36669 23.1928 103.302 143.68 143.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 720 0.000512 1024 235 576 20736 3.33856 1.6552 17.892 52.2648 75.2776 75.3988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1700 0.000128 512 130 1024 149376 4.43597 3.50986 85.0831 104.853 197.99 198.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1920 0.000128 512 180 256 146304 4.45088 3.41098 18.2152 104.817 130.99 131.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1820 3.2e-05 4096 190 1856 592512 151.31 118.601 3554.45 3541.19 7365.76 7365.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1730 0.000256 2048 250 832 72288 7.04922 80.9526 209.573 297.617 297.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1450 0.001024 512 210 448 17472 0.362752 2.79088 17.9107 21.1079 21.1673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 550 0.000512 4096 165 11136 20160 5.7431 6.59094 635.377 208.843 856.649 856.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 660 0.000128 512 240 448 49152 13.4642 3.39558 11.4671 103.324 131.858 132.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1010 0.000256 1024 180 1088 62976 5.70877 3.40582 62.7266 104.381 176.348 176.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 290 0.000256 1024 80 2368 6144 13.6267 3.36506 15.2045 103.379 135.757 135.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 720 0.000512 1024 235 576 19968 3.34131 1.63635 10.8852 51.8235 67.8172 67.9347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1700 0.000128 512 130 1024 149184 4.45062 3.52227 72.7215 105.028 185.828 185.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1920 0.000128 512 180 256 146304 4.46416 3.41731 17.6674 104.992 130.641 130.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1820 3.2e-05 4096 190 1856 592128 151.705 118.737 4141.69 3546.26 7958.6 7958.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1730 0.000256 2048 250 832 72288 7.04614 67.2688 209.819 284.175 284.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1450 0.001024 512 210 448 17424 0.362272 2.3209 17.9894 20.7167 20.7742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 550 0.000512 4096 165 11136 20160 5.7815 6.61491 528.148 209.646 750.264 750.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 660 0.000128 512 240 448 36864 13.7238 3.34704 7.33133 99.2452 123.856 124.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1010 0.000256 1024 180 1088 62208 5.72051 3.38752 50.9857 103.944 164.167 164.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 64 290 0.000256 1024 80 2368 0 3.24813 0.004576 99.2718 102.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 720 0.000512 1024 235 576 19584 3.33101 4.86234 8.79843 150.651 167.857 65.3635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1700 0.000128 512 130 1024 148992 4.624 3.51069 66.7114 104.846 179.801 179.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1920 0.000128 512 180 256 145920 4.46669 3.40918 16.1969 104.813 128.984 129.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1820 3.2e-05 4096 190 1856 592128 151.498 118.594 3830.27 3524.75 7625.33 7625.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1730 0.000256 2048 250 832 72192 7.0513 59.4002 209.426 275.922 275.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1450 0.001024 512 210 448 17280 0.361856 2.09306 17.9748 20.4729 20.5309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 550 0.000512 4096 165 11136 19968 5.77946 6.6089 465.726 209.322 687.506 687.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 660 0.000128 512 240 448 36864 13.7309 3.35082 6.91149 99.1961 123.399 123.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1010 0.000256 1024 180 1088 61440 5.71123 3.36691 44.6834 103.412 157.301 157.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 64 290 0.000256 1024 80 2368 0 3.24938 0.004736 99.2522 102.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 720 0.000512 1024 235 576 19968 3.36253 4.89181 8.30778 151.168 167.939 65.4622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1700 0.000128 512 130 1024 148800 4.69504 3.51027 59.5231 104.706 172.548 172.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1920 0.000128 512 180 256 145920 4.4607 3.41446 14.3737 104.668 127.018 127.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1820 3.2e-05 4096 190 1856 591360 151.77 118.757 3581.59 3547.28 7399.62 7399.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1730 0.000256 2048 250 832 72000 7.03642 52.6323 209.217 268.927 268.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1450 0.001024 512 210 448 17280 0.362976 1.85072 18.0153 20.2698 20.3284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 550 0.000512 4096 165 11136 19680 5.72653 6.52531 404.989 207.577 624.89 624.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 660 0.000128 512 240 448 46080 13.7155 3.39853 7.64691 103.441 128.408 128.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1010 0.000256 1024 180 1088 61440 5.72163 3.37715 39.8643 103.558 152.65 152.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 12 64 290 0.000256 1024 80 2368 0 3.3767 0.004768 103.52 106.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 720 0.000512 1024 235 576 19200 3.39917 5.02422 7.28486 155.543 171.46 64.5883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1700 0.000128 512 130 1024 149408 4.45315 3.51638 115.749 104.977 228.806 228.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1920 0.000128 512 180 256 146496 4.47651 3.42227 26.6503 104.939 139.586 139.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1820 3.2e-05 4096 190 1856 592480 152.016 118.841 5356.36 3527.88 9155.3 9155.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1730 0.000256 2048 250 832 72408 7.09315 122.847 209.79 339.776 339.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1450 0.001024 512 210 448 17584 0.366368 4.14634 18.1379 22.6928 22.7492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 550 0.000512 4096 165 11136 20272 5.80944 6.61299 969.859 209.656 1192.03 1192.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 660 0.000128 512 240 448 50176 13.483 3.39968 16.8204 103.639 137.547 137.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1010 0.000256 1024 180 1088 63168 5.76925 3.41824 94.055 104.845 208.219 208.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 290 0.000256 1024 80 2368 5376 13.8149 3.3833 19.1942 103.667 140.241 140.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 720 0.000512 1024 235 576 21056 3.35712 1.66819 17.0176 52.549 74.722 74.8409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1700 0.000128 512 130 1024 149184 4.43488 3.51306 80.9424 104.878 193.875 193.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1920 0.000128 512 180 256 146048 4.46186 3.41709 17.3521 104.84 130.168 130.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1820 3.2e-05 4096 190 1856 592256 151.798 118.728 3449.2 3527.23 7247.18 7247.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1730 0.000256 2048 250 832 72352 7.05882 78.8123 209.812 295.725 295.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1450 0.001024 512 210 448 17472 0.362176 2.75459 18.0977 21.2555 21.3135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 550 0.000512 4096 165 11136 19936 5.75222 6.57411 608.393 208.78 829.588 829.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 660 0.000128 512 240 448 43008 13.627 3.36691 9.87363 101.283 128.363 128.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1010 0.000256 1024 180 1088 62720 5.77984 3.41606 59.8065 104.933 174.061 174.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 290 0.000256 1024 80 2368 3584 13.6674 3.30029 9.25882 101.351 127.762 127.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 720 0.000512 1024 235 576 20608 3.32976 1.64579 11.1943 52.0216 68.3197 68.4372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1700 0.000128 512 130 1024 149184 4.45546 3.51651 70.4065 104.889 183.381 183.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1920 0.000128 512 180 256 145824 4.47917 3.41811 14.7386 104.851 127.583 127.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1820 3.2e-05 4096 190 1856 592032 152.002 118.792 2909.13 3545.1 6725.24 6725.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1730 0.000256 2048 250 832 72240 7.17827 66.7764 209.606 283.603 283.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1450 0.001024 512 210 448 17472 0.365216 2.24086 17.9978 20.6451 20.7055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 550 0.000512 4096 165 11136 19824 5.76829 6.55574 511.799 208.434 732.648 732.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 660 0.000128 512 240 448 43008 13.6462 3.3673 8.38074 101.299 126.904 127.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1010 0.000256 1024 180 1088 63168 5.79197 3.42624 51.0875 104.984 165.415 165.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 64 290 0.000256 1024 80 2368 0 3.30397 0.005344 101.337 104.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 720 0.000512 1024 235 576 18816 3.33306 4.88912 8.90218 152.218 169.555 64.9355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1700 0.000128 512 130 1024 148736 4.61306 3.50752 63.8023 104.929 176.965 177.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1920 0.000128 512 180 256 146048 4.4625 3.41443 12.9689 104.883 125.829 125.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1820 3.2e-05 4096 190 1856 592256 151.437 118.605 2570.9 3547.15 6388.29 6388.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1730 0.000256 2048 250 832 72128 7.08928 58.5851 209.647 275.366 275.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1450 0.001024 512 210 448 17248 0.360992 1.90141 17.9807 20.2846 20.3407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 550 0.000512 4096 165 11136 19712 5.7409 6.5536 444.794 208.126 665.305 665.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 660 0.000128 512 240 448 28672 13.8599 3.25949 5.49494 96.5283 119.348 119.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1010 0.000256 1024 180 1088 60928 5.76019 3.37862 42.7875 103.851 155.907 156.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 64 290 0.000256 1024 80 2368 0 3.15808 0.005824 96.6012 99.8444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 720 0.000512 1024 235 576 19712 3.28582 4.75347 8.06115 147.555 163.864 64.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1700 0.000128 512 130 1024 148960 4.63638 3.52074 58.4491 104.84 171.564 171.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1920 0.000128 512 180 256 145600 4.47549 3.41763 14.3241 104.802 127.119 127.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1820 3.2e-05 4096 190 1856 591360 152.276 118.806 3435.85 3545.91 7253.05 7253.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1730 0.000256 2048 250 832 71960 7.07994 53.0964 209.21 269.429 269.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1450 0.001024 512 210 448 17360 0.364544 1.83606 18.094 20.3374 20.3971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 550 0.000512 4096 165 11136 19600 5.77946 6.59414 394.722 209.082 616.253 616.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 660 0.000128 512 240 448 35840 13.3605 3.2632 6.06848 96.5885 119.496 119.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1010 0.000256 1024 180 1088 60480 5.72816 3.34662 38.639 102.759 150.601 150.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 14 64 290 0.000256 1024 80 2368 0 3.16006 0.004544 96.703 99.9518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 720 0.000512 1024 235 576 20160 3.3383 4.78618 7.90464 148.348 164.591 64.7477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1700 0.000128 512 130 1024 149504 4.43488 3.51584 113.775 105.003 226.838 226.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1920 0.000128 512 180 256 146432 4.46301 3.41402 26.6115 104.971 139.557 139.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1820 3.2e-05 4096 190 1856 592640 151.732 118.633 5339.96 3541.9 9152.44 9152.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1730 0.000256 2048 250 832 72384 7.07117 122.225 209.749 339.089 339.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1450 0.001024 512 210 448 17536 0.365632 4.17997 19.161 23.7466 23.8042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 550 0.000512 4096 165 11136 20224 5.77734 6.61334 921.211 209.357 1143.05 1143.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 660 0.000128 512 240 448 53248 13.3848 3.40787 18.0573 104.683 139.744 139.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1010 0.000256 1024 180 1088 62976 5.75043 3.41203 92.3648 104.682 206.34 206.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 290 0.000256 1024 80 2368 6144 13.8408 3.40787 21.1949 104.777 143.399 143.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 720 0.000512 1024 235 576 20992 3.34304 1.66717 17.2739 52.4663 74.8813 75.0034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1700 0.000128 512 130 1024 148992 4.4321 3.51082 82.342 105.104 196.861 196.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1920 0.000128 512 180 256 145920 4.44842 3.41101 17.9788 104.669 130.608 130.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1820 3.2e-05 4096 190 1856 592384 151.61 118.604 3607.51 3541.03 7418.97 7419.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1730 0.000256 2048 250 832 72320 7.06515 82.703 209.747 299.558 299.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1450 0.001024 512 210 448 17408 0.360448 2.67882 18.9709 22.0544 22.1114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 550 0.000512 4096 165 11136 20224 5.78915 6.62413 600.761 209.701 822.965 823.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 660 0.000128 512 240 448 49152 13.7228 3.4113 11.6391 104.818 133.799 133.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1010 0.000256 1024 180 1088 62464 5.77037 3.40992 61.7628 104.771 175.842 175.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 290 0.000256 1024 80 2368 4096 14.0606 3.4081 10.412 104.791 132.854 132.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 720 0.000512 1024 235 576 20480 3.38314 1.66784 11.4389 52.5491 69.1662 69.2847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1700 0.000128 512 130 1024 148992 4.44109 3.50502 70.7801 104.847 183.684 183.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1920 0.000128 512 180 256 145920 4.46093 3.40973 14.9643 104.815 127.747 127.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1820 3.2e-05 4096 190 1856 592128 151.531 118.581 3001.39 3524.79 6796.51 6796.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1730 0.000256 2048 250 832 72192 7.04547 68.571 209.428 285.087 285.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1450 0.001024 512 210 448 17280 0.361952 2.3735 17.9728 20.7484 20.8095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 550 0.000512 4096 165 11136 19968 5.7753 6.61299 492.301 209.211 713.991 714.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 660 0.000128 512 240 448 36864 13.7335 3.35258 7.72586 99.1965 124.215 124.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1010 0.000256 1024 180 1088 61440 5.71552 3.36906 50.4789 103.41 163.102 163.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 64 290 0.000256 1024 80 2368 0 3.24627 0.006144 99.2553 102.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 720 0.000512 1024 235 576 19968 3.36394 4.89072 9.45814 151.168 169.091 66.6133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1700 0.000128 512 130 1024 148480 4.63219 3.51619 64.5032 104.803 177.564 177.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1920 0.000128 512 180 256 145408 4.45971 3.4097 13.9322 104.766 126.671 126.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1820 3.2e-05 4096 190 1856 591872 151.722 118.722 2774.65 3555.79 6601.09 6601.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1730 0.000256 2048 250 832 72192 7.09501 63.0327 209.77 279.943 280.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1450 0.001024 512 210 448 17152 0.360448 2.03683 17.8745 20.3148 20.3694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 550 0.000512 4096 165 11136 19456 5.72803 6.53517 428.862 207.662 648.879 648.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 660 0.000128 512 240 448 32768 14.0281 3.34634 6.53686 99.3194 123.441 123.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1010 0.000256 1024 180 1088 61440 5.8297 3.41248 46.3548 104.953 160.677 160.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 64 290 0.000256 1024 80 2368 0 3.24435 0.004352 99.4163 102.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 720 0.000512 1024 235 576 18432 3.27389 4.80694 8.61283 149.398 166.302 63.6621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1700 0.000128 512 130 1024 147200 4.61309 3.50413 60.4366 104.247 172.908 173.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1920 0.000128 512 180 256 144640 4.44918 3.40173 12.8403 104.213 125.005 125.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1820 3.2e-05 4096 190 1856 591360 152.027 118.807 2550 3552.41 6373.45 6373.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1730 0.000256 2048 250 832 72000 7.08739 59.1114 209.276 275.519 275.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1450 0.001024 512 210 448 17280 0.36288 2.02342 18.0638 20.4947 20.5558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 550 0.000512 4096 165 11136 19200 5.73798 6.55034 388.364 207.903 608.647 608.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 660 0.000128 512 240 448 40960 12.9565 3.2647 7.58083 96.5372 120.552 120.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1010 0.000256 1024 180 1088 61440 5.73706 3.37715 42.4239 103.584 155.248 155.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 64 290 0.000256 1024 80 2368 0 3.15971 0.007808 96.6794 99.9309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 720 0.000512 1024 235 576 20480 3.34195 4.80835 9.17501 148.766 166.307 66.4883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1700 0.000128 512 130 1024 147456 4.68877 3.51302 58.4604 104.542 171.315 171.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 1920 0.000128 512 180 256 144384 4.45968 3.4087 14.6029 104.504 127.076 127.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 1820 3.2e-05 4096 190 1856 591360 151.667 118.497 3421.63 3536.74 7228.74 7228.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1730 0.000256 2048 250 832 71808 7.02454 55.1785 209.176 271.42 271.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1450 0.001024 512 210 448 16896 0.357952 1.908 17.7148 20.0234 20.0806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 550 0.000512 4096 165 11136 19200 5.75488 6.56496 350.167 208.348 570.906 570.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 660 0.000128 512 240 448 24576 14.729 3.34774 5.0801 99.4062 122.773 122.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1010 0.000256 1024 180 1088 61440 5.7337 3.37261 40.3816 103.745 153.36 153.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 16 64 290 0.000256 1024 80 2368 0 3.2513 0.004512 99.5896 102.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 720 0.000512 1024 235 576 18432 3.28496 4.81875 8.11334 149.745 166.171 63.3528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1700 0.000128 512 130 1024 148864 4.44416 3.51693 103.478 105.027 216.577 216.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1920 0.000128 512 180 256 146688 4.47968 3.41811 37.5753 104.99 150.565 150.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1820 3.2e-05 4096 190 1920 588288 154.26 119.488 9958.18 3571.72 13803.9 13804.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1730 0.000256 2048 250 896 72016 7.06451 191.865 209.822 408.794 408.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1450 0.001024 512 210 512 17344 0.372384 6.2857 19.8624 26.5645 26.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 550 0.000512 4096 165 11136 20416 5.80291 6.61606 837.644 209.814 1059.95 1060.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 660 0.000128 512 240 512 33792 14.9079 3.40992 17.2862 104.662 140.474 140.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1010 0.000256 1024 180 1152 60672 5.87283 3.41606 82.0186 104.975 196.411 196.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 290 0.000256 1024 80 2432 3584 14.0854 3.40586 11.2909 104.658 133.629 133.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 720 0.000512 1024 235 640 18560 3.4768 1.66739 22.6633 52.5801 80.5148 80.6182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1700 0.000128 512 130 1024 148736 4.4376 3.51043 112.671 104.972 225.702 225.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1920 0.000128 512 180 256 146560 4.45642 3.40992 38.1208 104.935 151.026 151.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1820 3.2e-05 4096 190 1920 588160 153.812 119.36 9463.13 3565 13301.5 13301.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1730 0.000256 2048 250 896 72000 7.0641 126.903 209.775 343.787 343.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1450 0.001024 512 210 512 17312 0.362528 4.2537 18.1146 22.7754 22.8325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 550 0.000512 4096 165 11136 20352 5.77312 6.61568 929.348 209.506 1151.32 1151.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 660 0.000128 512 240 512 32768 14.9539 3.41197 12.5673 104.646 135.788 135.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1010 0.000256 1024 180 1152 60672 5.8688 3.42016 92.7592 104.973 207.148 207.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 290 0.000256 1024 80 2432 3072 14.1373 3.42403 10.9871 104.658 133.387 133.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 720 0.000512 1024 235 640 18432 3.46531 1.66147 16.8384 52.4212 74.516 74.6281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1700 0.000128 512 130 1024 148736 4.4409 3.51482 82.2637 105.003 195.331 195.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1920 0.000128 512 180 256 146432 4.46346 3.41286 37.6168 104.969 150.565 150.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1820 3.2e-05 4096 190 1920 588032 154.267 119.424 9432.49 3553.29 13259.7 13259.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1730 0.000256 2048 250 896 71936 7.05117 82.0449 209.713 298.851 298.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1450 0.001024 512 210 512 17280 0.364544 2.87949 18.1186 21.4046 21.4635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 550 0.000512 4096 165 11136 20224 5.77741 6.61709 599.927 209.422 821.816 821.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 660 0.000128 512 240 512 32768 14.9672 3.40845 8.64026 104.68 131.906 132.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1010 0.000256 1024 180 1152 60416 5.86349 3.40675 60.0049 104.687 174.09 174.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 290 0.000256 1024 80 2432 2048 14.2749 3.4263 5.704 104.708 128.297 128.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 720 0.000512 1024 235 640 18432 3.46954 1.67264 20.3908 52.4673 78.1347 78.2472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1700 0.000128 512 130 1024 148224 4.61178 3.50976 70.3793 104.769 183.381 183.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1920 0.000128 512 180 256 146304 4.44838 3.40912 37.6463 104.733 150.337 150.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1820 3.2e-05 4096 190 1920 587904 154.008 119.413 9448.17 3569.4 13291.2 13291.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1730 0.000256 2048 250 896 71904 7.05126 68.3151 209.638 285.054 285.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1450 0.001024 512 210 512 17184 0.36208 2.42688 18.0607 20.8927 20.9484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 550 0.000512 4096 165 11136 20160 5.76822 6.59251 489.79 208.664 710.888 710.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 660 0.000128 512 240 512 30720 14.897 3.39078 7.05155 103.246 128.795 128.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1010 0.000256 1024 180 1152 59904 5.85059 3.40173 49.3573 104.295 163.033 163.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 8 128 290 0.000256 1024 80 2432 0 3.38086 0.005792 103.231 106.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 720 0.000512 1024 235 640 17664 3.45946 5.02032 19.2019 155.007 182.894 76.3167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1700 0.000128 512 130 1024 147968 4.62154 3.50822 63.7956 104.718 176.757 176.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1920 0.000128 512 180 256 145920 4.4608 3.41402 38.1114 104.677 150.765 150.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1820 3.2e-05 4096 190 1920 587776 154.371 119.392 9410.55 3552.9 13237.4 13237.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1730 0.000256 2048 250 896 71808 7.05536 60.9016 209.662 277.664 277.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1450 0.001024 512 210 512 17152 0.363744 2.09658 19.0853 21.588 21.6474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 550 0.000512 4096 165 11136 20224 5.80093 6.62938 438.633 209.719 660.855 660.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 660 0.000128 512 240 512 32768 14.9882 3.40787 6.77424 104.735 130.118 130.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1010 0.000256 1024 180 1152 60416 5.87773 3.40982 43.6868 104.789 157.891 158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1700 0.000128 512 130 1024 147840 4.60624 3.5121 58.9188 104.646 171.795 171.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1920 0.000128 512 180 256 145920 4.44909 3.41162 38.3324 104.609 150.904 150.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1820 3.2e-05 4096 190 1920 587520 153.899 119.406 9442.34 3554.46 13270.3 13270.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1730 0.000256 2048 250 896 71840 7.05126 56.5143 209.812 273.424 273.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1450 0.001024 512 210 512 17120 0.362336 2.09709 19.1221 21.6236 21.6801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 550 0.000512 4096 165 11136 19840 5.752 6.58701 395.197 208.846 616.456 616.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 660 0.000128 512 240 512 30720 14.8946 3.39354 6.32618 103.367 128.196 128.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1010 0.000256 1024 180 1152 58880 5.81626 3.36896 39.6 103.448 152.36 152.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 8 128 290 0.000256 1024 80 2432 0 3.38483 0.006144 103.402 106.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 720 0.000512 1024 235 640 17920 3.45142 5.02435 19.3596 155.315 183.347 76.5913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1700 0.000128 512 130 1024 148224 4.71654 3.50832 55.9009 104.929 169.175 169.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1920 0.000128 512 180 256 145920 4.46915 3.41277 38.0575 104.895 150.936 151.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1820 3.2e-05 4096 190 1920 587520 154.041 119.385 9403.08 3552.22 13229 13229.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1730 0.000256 2048 250 896 71808 7.05507 202.063 209.829 418.991 419.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1450 0.001024 512 210 512 17088 0.366592 2.05398 20.3627 22.8269 22.8901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 550 0.000512 4096 165 11136 19968 5.7823 6.62067 367.436 209.385 589.302 589.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 660 0.000128 512 240 512 24576 14.7069 3.34854 4.97171 99.2757 122.519 122.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1010 0.000256 1024 180 1152 58368 5.8568 3.36896 36.5369 103.491 149.384 149.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1700 0.000128 512 130 1024 147840 4.71459 3.50752 53.3499 104.942 166.626 166.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1920 0.000128 512 180 256 146048 4.4569 3.40621 38.0011 104.903 150.87 150.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1820 3.2e-05 4096 190 1920 587776 153.968 119.372 9447.92 3552.36 13273.8 13274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1730 0.000256 2048 250 896 71680 7.04989 202.287 209.556 418.937 418.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1450 0.001024 512 210 512 17024 0.372256 1.87187 19.0691 21.3543 21.4134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 550 0.000512 4096 165 11136 19712 5.7457 6.5552 340.142 208.158 560.672 560.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 660 0.000128 512 240 512 14336 15.0445 3.26016 3.65232 96.537 118.706 118.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1010 0.000256 1024 180 1152 59136 5.84538 3.38125 34.3604 103.864 147.578 147.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1700 0.000128 512 130 1024 147456 4.72582 3.51232 50.5287 104.803 163.681 163.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1920 0.000128 512 180 256 145408 4.46378 3.41197 37.4885 104.766 150.227 150.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1820 3.2e-05 4096 190 1920 587776 154.126 119.413 9398.07 3554.39 13226.2 13226.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1730 0.000256 2048 250 896 71680 7.07872 202.83 209.666 419.618 419.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1450 0.001024 512 210 512 16896 0.364544 1.6425 19.09 21.1383 21.1949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 550 0.000512 4096 165 11136 19456 5.72995 6.53862 320.794 207.668 540.801 540.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 660 0.000128 512 240 512 16384 15.4098 3.34605 3.93578 99.32 122.226 122.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1010 0.000256 1024 180 1152 59392 5.9279 3.40986 33.414 104.96 147.838 147.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1700 0.000128 512 130 1020 149632 4.70291 3.5096 47.958 104.941 161.231 161.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1920 0.000128 512 180 240 146944 4.44995 3.4112 35.1816 104.904 148.051 148.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1820 3.2e-05 4096 190 1860 591360 152.513 118.761 8769.47 3552.49 12593.4 12593.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1730 0.000256 2048 250 840 72128 7.07578 186.782 209.63 403.533 403.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1450 0.001024 512 210 420 17472 0.376352 1.49696 19.4028 21.3191 21.3781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 550 0.000512 4096 165 11100 19712 5.74406 6.55981 315.492 208.152 536.025 536.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 660 0.000128 512 240 420 43008 12.7852 3.26141 15.2044 96.5396 127.997 128.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1010 0.000256 1024 180 1080 62720 5.69542 3.38202 31.6004 103.863 144.675 144.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 8 60 290 0.000256 1024 80 2340 0 3.15789 0.004992 96.6164 99.8639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 720 0.000512 1024 235 600 17920 3.36285 4.75514 20.8032 147.58 176.714 76.9597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1700 0.000128 512 130 1024 148736 4.70058 3.50445 47.8453 104.953 161.119 161.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1920 0.000128 512 180 256 146048 4.4568 3.40995 36.2763 104.917 149.161 149.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1820 3.2e-05 4096 190 1856 592256 152.231 118.601 8444.99 3528.57 12244.6 12244.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1730 0.000256 2048 250 832 72128 7.06765 180.986 209.63 397.729 397.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1450 0.001024 512 210 448 17248 0.37088 1.37952 19.3211 21.1146 21.1722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 550 0.000512 4096 165 11136 19712 5.74464 6.55395 309.479 208.186 530.037 530.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 660 0.000128 512 240 448 28672 13.8572 3.26221 10.5757 96.5508 124.459 124.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1010 0.000256 1024 180 1088 60928 5.76323 3.37888 29.8939 103.88 143.042 143.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 8 64 290 0.000256 1024 80 2368 0 3.15635 0.00576 96.63 99.8751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 720 0.000512 1024 235 576 19712 3.28342 4.75139 21.1696 147.597 177.012 77.2485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1700 0.000128 512 130 1000 148960 4.73341 3.52096 47.1943 104.839 160.403 160.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1920 0.000128 512 180 250 146720 4.47318 3.4191 35.4358 104.801 148.232 148.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1820 3.2e-05 4096 190 1850 591360 152.947 118.782 8572.31 3527.01 12371.3 12371.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1730 0.000256 2048 250 850 71960 7.05536 184.787 209.646 401.53 401.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1450 0.001024 512 210 400 17360 0.372032 1.38125 19.3501 21.1441 21.2044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 550 0.000512 4096 165 11100 19600 5.77523 6.59539 315.438 209.078 536.96 537.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 660 0.000128 512 240 450 35840 13.3624 3.26499 13.884 96.5894 127.317 127.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1010 0.000256 1024 180 1100 60480 5.73411 3.35194 31.0109 102.754 142.974 143.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 10 50 290 0.000256 1024 80 2350 0 3.1599 0.004192 96.7004 99.9495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 720 0.000512 1024 235 550 17920 3.43392 4.78397 19.7003 148.344 176.471 76.6307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1700 0.000128 512 130 1008 148960 4.72765 3.52038 47.5308 104.83 160.722 160.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1920 0.000128 512 180 240 147840 4.44874 3.41846 34.4782 104.792 147.236 147.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1820 3.2e-05 4096 190 1824 591360 152.791 118.793 8599.96 3526.37 12398.1 12398.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1730 0.000256 2048 250 816 72240 7.05331 184.31 209.71 401.117 401.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1450 0.001024 512 210 432 17360 0.367584 1.49299 20.465 22.3683 22.4256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 550 0.000512 4096 165 11088 19600 5.77261 6.58842 312.254 209.061 533.747 533.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 660 0.000128 512 240 432 35840 13.3714 3.25856 13.6143 96.5794 127.035 127.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1010 0.000256 1024 180 1104 60480 5.73514 3.34643 30.8899 102.741 142.839 142.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 10 48 290 0.000256 1024 80 2352 0 3.16106 0.004384 96.6902 99.9377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 720 0.000512 1024 235 576 20160 3.33133 4.78282 22.7357 148.33 179.387 79.5564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1700 0.000128 512 130 992 149504 4.70502 3.5081 52.7074 104.688 165.722 165.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1920 0.000128 512 180 224 147968 4.42371 3.40787 31.3524 104.659 143.943 144.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1820 3.2e-05 4096 190 1824 592384 152.539 118.608 8260.15 3542.8 12074.3 12074.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1730 0.000256 2048 250 832 72320 7.06554 184.097 209.85 401.055 401.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1450 0.001024 512 210 416 17536 0.366592 5.27565 19.4742 25.1583 25.2169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 550 0.000512 4096 165 11104 20224 5.80352 6.62342 372.042 209.669 594.211 594.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 660 0.000128 512 240 416 65536 12.4608 3.41222 22.9217 104.708 143.712 143.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1010 0.000256 1024 180 1088 64512 5.69725 3.40893 36.2571 104.758 150.25 150.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 290 0.000256 1024 80 2368 8192 13.665 3.40877 11.3739 104.779 133.414 133.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 720 0.000512 1024 235 544 21504 3.32621 1.67107 22.1847 52.5457 79.8546 79.9736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1700 0.000128 512 130 992 147840 4.60934 3.51226 70.9272 104.864 184.02 184.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1920 0.000128 512 180 224 147840 4.43437 3.41235 44.3781 104.835 157.164 157.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1820 3.2e-05 4096 190 1824 591360 151.767 118.726 11489.7 3530.67 15291.1 15291.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1730 0.000256 2048 250 832 71520 7.01235 258.079 208.568 473.703 473.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1450 0.001024 512 210 416 17280 0.364544 2.17088 17.098 19.6777 19.7345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 550 0.000512 4096 165 11104 19200 5.74707 6.58256 533.802 208.864 755.074 755.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 660 0.000128 512 240 416 61440 12.5499 3.39763 12.573 103.594 132.327 132.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1010 0.000256 1024 180 1088 61440 5.74557 3.37802 52.9084 103.879 166.043 166.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 20 32 290 0.000256 1024 80 2368 0 3.40006 0.005568 103.844 107.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 720 0.000512 1024 235 544 19200 3.42429 5.06141 26.5804 156.188 191.464 84.2588
