
\documentclass[10pt]{article}

\input{defs}

\begin{document}

\title{\bfseries{The AppleCore Virtual Machine Specification, v1.0}}
%
\author{Robert L. Bocchino Jr.\\
Pittsburgh, PA}

\maketitle

\section{Introduction and Rationale}

The AppleCore Virtual Machine (AVM) is a virtual machine architecture
for the AppleCore programming language.  Its purposes are:
%
\begin{enumerate}
%
\item To provide a virtual instruction set that closely models the
  stack semantics of the AppleCore language.  The virtual instruction
  set can be used as a single intermediate representation for
  AppleCore source programs that is translated to either 6502 code or
  AVM bytecode.
%
\item To provide a bytecode representation that stores AppleCore
  programs in a very compact way (using about 2.5x fewer bytes than
  native code).  This allows larger programs to be stored in memory.
  However, runtime interpretation of AppleCore bytecode is slower
  than running native code; exactly how much slower remains to be
  seen.
%
\end{enumerate}

\section{Integration with 6502 Code}

The AVM instruction set is designed to represent AppleCore functions
in a way that interoperates with 6502 code.  In particular, caller
code should have no way of knowing whether a called function is
implemented in 6502 or AVM instructions.  Also, interpreted AVM
instructions must be able to call native code, because the AppleCore
specification says that calls to AppleCore functions and regular
assembly language functions are interchangeable.

These requirements are met as follows.  As is typical for virtual machine
architectures on the Apple (for example, see Steve Wozniak's Sweet-16
interpreter), interpretation starts when the 6502 code does a
\kwd{JSR} to the interpreter.  The interpreter pulls the ``return
address'' off the Apple II stack and uses it to determine where to start
interpreting bytecode: all the bytes following the \kwd{JSR}
instruction are interpreted as AVM code, up to and including the first
\kwd{RAF} (Return from AppleCore Function) encountered.
Executing \kwd{RAF} returns 6502 control to the return
address that was on the stack when the interpreter was
invoked.

In code translated from AppleCore source, each function starts with a
\kwd{JSR} to the interpreter, and all statements in the function are
translated to AVM code.  That way, the function works normally when
called from normal 6502 code.  Also, subroutine calls within AVM
code work the same way regardless of whether the callee function
contains AVM or native code.
The call to the interpreter also stores the callee's frame pointer
on the stack, as specified in Section 5.4 of the AppleCore
language specification.

\section{Instruction Set}

The AVM instruction set has three kinds of instructions: unsized
instructions, sized instructions, and signed instructions.

\subsection{Unsized Instructions}

\bfhead{BRK (Break, Opcode \$00):}
%
Causes the AVM interpreter to execute a 6502 \kwd{BRK} instruction.

\bfhead{BRF (Branch on Result False, Opcode \$01):}
%
Causes the AVM interpreter to pull a single byte off the AppleCore
program stack.  If the byte evaluates to true (i.e., has its low
bit set, see Section 4.1 of the AppleCore Language Specification),
then interpretation continues with the instruction located three
bytes after this one.  Otherwise, control branches to the address
given by the next two bytes.

\bfhead{BRU (Branch Unconditionally, Opcode \$02):}
%
Causes control to branch to the address given by the two bytes
following the instruction opcode.

\bfhead{CFD (Call Function Direct, Opcode \$03):}
%
Causes the AVM interpreter to execute a \kwd{JSR} to the address
given by the two bytes following the instruction opcode.  On
return from the \kwd{JSR}, execution resumes with the third byte
following the instruction opcode.

\bfhead{CFI (Call Function Indirect, Opcode \$04):}
%
Causes the AVM interpreter to pull two bytes off the stack
and do a \kwd{JSR} to code that branches to the address given
by those two bytes.  On return from the \kwd{JSR}, execution
resumes with the byte following the instruction opcode.

\bfhead{NOP (No Operation, Opcode \$EA):}
%
Causes the AVM interpreter to skip the instruction and
continue execution with the byte following the instruction
opcode.

\subsection{Sized Instructions}

Every sized instruction has a one-byte unsigned size argument.  If the
value of the size argument is between 0 and 6 inclusive, then the size
argument is stored in the low-order 3 bits of the opcode; otherwise
the low-order 3 bits are all ones and the size is stored in the byte
immediately following the opcode.  Instructions \kwd{MTV}, \kwd{PHC},
and \kwd{VTM} each have an additional argument which is stored in the
byte or bytes immediately following the one or two bytes representing
the opcode and size.

Note that in most cases an instruction with size zero is actually a
no-op (for example, \kwd{ADD} with size zero does nothing).  However,
in some cases (for example \kwd{PVA}) the size-zero instruction is
meaningful.

\bfhead{ADD (Add, Opcodes \$08--\$0F):} Pull two \emph{size}-byte
values off the stack, add the values ignoring overflow, and push the
result on the stack.

\bfhead{ANL (And Logical, Opcodes \$10--\$17):} Pull two
\emph{size}-byte values off the stack, compute the bitwise logical and
of the values, and push the result on the stack.

\bfhead{DCR (Decrement, Opcodes \$18--\$1F):} Pull a two-byte
address off the stack and decrement the \emph{size}- byte value stored
at that address in memory.  Push the result on the stack.

\bfhead{DSP (Decrease Stack Pointer, Opcodes \$20--\$27):}
Decrease the AppleCore program stack pointer by \emph{size}.

\bfhead{ICR (Increment, Opcodes \$28--2F):} Pull a two-byte address
off the stack and increment the \emph{size}-byte value stored at that
address in memory.  Push the result on the stack.

\bfhead{ISP (Increase Stack Pointer, Opcodes \$30--\$37):}
Decrease the AppleCore program stack pointer by \emph{size}.

\bfhead{MTS (Memory To Stack, Opcodes \$38--\$3F):}
Pull a two-byte address off the stack. Push the \emph{size}
bytes in memory starting at that address on the stack.

\bfhead{MTV (Memory To Variable, Opcodes \$40--\$47):}
Treat the byte following the opcode and size as a zero-page
address.  Read the value from that address and store it
at address $\kwd{FP}+\nonterm{size}$, where \kwd{FP} is the
AppleCore frame pointer.

\bfhead{NEG (Negate, Opcodes \$48--\$4F):} Pull a \emph{size}-byte
value off the stack, negate the value (i.e., form the two's
complement), and push the result on the stack.

\bfhead{NOT (Not, Opcodes \$50--\$57):} Pull a \emph{size}-byte value
off the stack, logically negate the bits of the value, and push the
result on the stack.

\bfhead{ORL (Or Logical, Opcodes \$58--\$5F):} Pull two
\emph{size}-byte values off the stack, form the logical or of the two
values, and push the result on the stack.

\bfhead{ORX (Or Exclusive, Opcodes \$60--\$67):} Pull two
\emph{size}-byte values off the stack, form the logical exclusive or
of the two values, and push the result on the stack.

\bfhead{PHC (Push Constant, Opcodes \$68--\$6F):}
Interpret the \emph{size} bytes following the opcode and size
as a \emph{size}-byte constant.  Push that constant on the
stack.

\bfhead{PVA (Push Variable Address, Opcodes \$70--\$77):}
Push the two-byte address given by $\kwd{FP}+\nonterm{size}$ on
the stack.

\bfhead{RAF (Return from AppleCore Function, Opcodes \$78--\$7F):}
Pull \emph{size} bytes off the stack.  Set the stack pointer to the
frame pointer.  Restore the caller's frame pointer.  Push the
\emph{size} bytes on the stack.  Return control to the address on the
6502 stack.

\bfhead{SHL (Shift Left, Opcodes \$80--\$87):} Pull a single-byte
unsigned
shift amount off the stack.  Pull a \emph{size}-byte value off the
stack, shift it left by the shift amount, and push the result on the
stack.

\bfhead{STM (Stack To Memory, Opcodes \$87--\$8F):}
Pull a two-byte address off the stack.  Pull a \emph{size}-byte
value off the stack and store it in memory starting at the
address.

\bfhead{SUB (Subtract, Opcodes \$90--\$97):}
Pull two \emph{size}-byte values off the stack, subtract the
second one from the first one, and push the result on the stack.

\bfhead{TEQ (Test Equal, Opcodes \$98--\$9F):}
Pull two \emph{size}-byte values off the stack. Push 1 on the stack
if they are equal, 0 if they are not equal.

\bfhead{VTM (Variable To Memory, Opcodes \$A0--\$A7):}
Treat the byte following the opcode and size as a zero-page
address.  Read the value at address $\kwd{FP}+\nonterm{size}$, 
where \kwd{FP} is the AppleCore frame pointer, and store
it at the zero-page address.

\subsection{Signed Instructions}

TODO

\subsection{Unused Opcodes}

TODO

\newpage

\section{Table of Instructions}

\begin{multicols}{2}
\begin{tabular}{l l l}
%
\textbf{Hex Bytes} & \textbf{Assembly} & \textbf{Instruction
  Name} \\
%
\kwd{00} & \kwd{BRK} & Break \\
%
\kwd{01} $L$ $H$ & \kwd{BRF} \kwd{\$}${H}{L}$ & Branch False \\
%
\kwd{02} $L$ $H$ & \kwd{BRU} \kwd{\$}${H}{L}$ & Branch
Unconditional\\
%
\kwd{03} $L$ $H$ & \kwd{CFD} \kwd{\$}${H}{L}$ & Call Function
Direct \\
%
\kwd{04} $L$ $H$ & \kwd{CFI} \kwd{\$}${H}{L}$ & Call Function
Indirect \\
%
\kwd{05} & \kwd{???} & Unused \\
%
\kwd{06} & \kwd{???} & Unused \\
%
\kwd{07} & \kwd{???} & Unused \\
%
\kwd{08} & \kwd{ADD \$0} & Add \\
%
\kwd{09} & \kwd{ADD \$1} & Add \\
%
\kwd{0A} & \kwd{ADD \$2} & Add \\
%
\kwd{0B} & \kwd{ADD \$3} & Add \\
%
\kwd{0C} & \kwd{ADD \$4} & Add \\
%
\kwd{0D} & \kwd{ADD \$5} & Add \\
%
\kwd{0E} & \kwd{ADD \$6} & Add \\
%
\kwd{0F} $S$ & \kwd{ADD \$}$S$ & Add \\
%
\kwd{10} & \kwd{ANL \$0} & And Logical \\
%
\kwd{11} & \kwd{ANL \$1} & And Logical \\
%
\kwd{12} & \kwd{ANL \$2} & And Logical \\
%
\kwd{13} & \kwd{ANL \$3} & And Logical \\
%
\kwd{14} & \kwd{ANL \$4} & And Logical \\
%
\kwd{15} & \kwd{ANL \$5} & And Logical \\
%
\kwd{16} & \kwd{ANL \$6} & And Logical \\
%
\kwd{17} $S$ & \kwd{ANL \$}$S$ & And Logical \\
%
\kwd{18} & \kwd{DCR \$0} & Decrement \\
%
\kwd{19} & \kwd{DCR \$1} & Decrement \\
%
\kwd{1A} & \kwd{DCR \$2} & Decrement \\
%
\kwd{1B} & \kwd{DCR \$3} & Decrement \\
%
\kwd{1C} & \kwd{DCR \$4} & Decrement \\
%
\kwd{1D} & \kwd{DCR \$5} & Decrement \\
%
\kwd{1E} & \kwd{DCR \$6} & Decrement \\
%
\kwd{1F} $S$ & \kwd{DCR \$}$S$ & Decrement \\
%
\kwd{20} & \kwd{DSP \$0} & Decrease SP \\
%
\kwd{21} & \kwd{DSP \$1} & Decrease SP \\
%
\kwd{22} & \kwd{DSP \$2} & Decrease SP \\
%
\kwd{23} & \kwd{DSP \$3} & Decrease SP \\
%
\kwd{24} & \kwd{DSP \$4} & Decrease SP \\
%
\kwd{25} & \kwd{DSP \$5} & Decrease SP \\
%
\kwd{26} & \kwd{DSP \$6} & Decrease SP \\
%
\kwd{27} $S$ & \kwd{DSP \$}$S$ & Decrease SP \\
%
\kwd{28} & \kwd{ICR \$0} & Increment \\
%
\kwd{29} & \kwd{ICR \$1} & Increment \\
%
\kwd{2A} & \kwd{ICR \$2} & Increment \\
%
\kwd{2B} & \kwd{ICR \$3} & Increment \\
%
\kwd{2C} & \kwd{ICR \$4} & Increment \\
%
\kwd{2D} & \kwd{ICR \$5} & Increment \\
%
\kwd{2E} & \kwd{ICR \$6} & Increment \\
%
\kwd{2F} $S$ & \kwd{ICR \$}$S$ & Increment \\
%
\end{tabular}

\begin{tabular}{l l l}
%
\textbf{Hex Bytes} & \textbf{Assembly Format} & \textbf{Instruction
  Name} \\
%
\kwd{30} & \kwd{ISP \$0} & Increase SP \\
%
\kwd{31} & \kwd{ISP \$1} & Increase SP \\
%
\kwd{32} & \kwd{ISP \$2} & Increase SP \\
%
\kwd{33} & \kwd{ISP \$3} & Increase SP \\
%
\kwd{34} & \kwd{ISP \$4} & Increase SP \\
%
\kwd{35} & \kwd{ISP \$5} & Increase SP \\
%
\kwd{36} & \kwd{ISP \$6} & Increase SP \\
%
\kwd{37} $S$ & \kwd{ISP \$}$S$ & Increase SP \\
%
\kwd{38} & \kwd{MTS \$0} & Mem To Stack \\
%
\kwd{39} & \kwd{MTS \$1} & Mem To Stack \\
%
\kwd{3A} & \kwd{MTS \$2} & Mem To Stack \\
%
\kwd{3B} & \kwd{MTS \$3} & Mem To Stack \\
%
\kwd{3C} & \kwd{MTS \$4} & Mem To Stack \\
%
\kwd{3D} & \kwd{MTS \$5} & Mem To Stack \\
%
\kwd{3E} & \kwd{MTS \$6} & Mem To Stack \\
%
\kwd{3F} $S$ & \kwd{MTS \$}$S$ & Mem To Stack \\
%
\kwd{40} $A$ & \kwd{MTV \$0<-\${$A$}} & Mem To Var \\
%
\kwd{41} $A$ & \kwd{MTV \$1<-\${$A$}} & Mem To Var \\
%
\kwd{42} $A$ & \kwd{MTV \$2<-\${$A$}} & Mem To Var \\
%
\kwd{43} $A$ & \kwd{MTV \$3<-\${$A$}} & Mem To Var \\
%
\kwd{44} $A$ & \kwd{MTV \$4<-\${$A$}} & Mem To Var \\
%
\kwd{45} $A$ & \kwd{MTV \$5<-\${$A$}} & Mem To Var \\
%
\kwd{46} $A$ & \kwd{MTV \$6<-\${$A$}} & Mem To Var \\
%
\kwd{47} $S$ $A$ & \kwd{MTV \${$S$}<-\${$A$}} & Mem To Var \\
%
\kwd{48} & \kwd{NEG \$0} & Negate \\
%
\kwd{49} & \kwd{NEG \$1} & Negate \\
%
\kwd{4A} & \kwd{NEG \$2} & Negate \\
%
\kwd{4B} & \kwd{NEG \$4} & Negate \\
%
\kwd{4C} & \kwd{NEG \$3} & Negate \\
%
\kwd{4D} & \kwd{NEG \$5} & Negate \\
%
\kwd{4E} & \kwd{NEG \$6} & Negate \\
%
\kwd{4F} $S$ & \kwd{NEG \$}$S$ & Negate \\
%
\kwd{50} & \kwd{NOT \$0} & Not \\
%
\kwd{51} & \kwd{NOT \$1} & Not \\
%
\kwd{52} & \kwd{NOT \$2} & Not \\
%
\kwd{53} & \kwd{NOT \$4} & Not \\
%
\kwd{54} & \kwd{NOT \$3} & Not \\
%
\kwd{55} & \kwd{NOT \$5} & Not \\
%
\kwd{56} & \kwd{NOT \$6} & Not \\
%
\kwd{57} $S$ & \kwd{NOT \$}$S$ & Not \\
%
\kwd{58} & \kwd{ORL \$0} & Or Logical \\
%
\kwd{59} & \kwd{ORL \$1} & Or Logical \\
%
\kwd{5A} & \kwd{ORL \$2} & Or Logical \\
%
\kwd{5B} & \kwd{ORL \$3} & Or Logical \\
%
\kwd{5C} & \kwd{ORL \$4} & Or Logical \\
%
\kwd{5D} & \kwd{ORL \$5} & Or Logical \\
%
\kwd{5E} & \kwd{ORL \$6} & Or Logical \\
%
\kwd{5F} $S$ & \kwd{ORL \$}$S$ & Or Logical \\
%
\end{tabular}

\begin{tabular}{l l l}
%
\textbf{Hex Bytes} & \textbf{Assembly} & \textbf{Name} \\
%
\kwd{60} & \kwd{ORX \$0} & Or Exclusive \\
%
\kwd{61} & \kwd{ORX \$1} & Or Exclusive \\
%
\kwd{62} & \kwd{ORX \$2} & Or Exclusive \\
%
\kwd{63} & \kwd{ORX \$4} & Or Exclusive \\
%
\kwd{64} & \kwd{ORX \$3} & Or Exclusive \\
%
\kwd{65} & \kwd{ORX \$5} & Or Exclusive \\
%
\kwd{66} & \kwd{ORX \$6} & Or Exclusive \\
%
\kwd{67} $S$ & \kwd{ORX \$}$S$ & Or Exclusive \\
%
\kwd{68} & \kwd{PHC} & Push Constant \\
%
\kwd{69} $C$ & \kwd{PHC \$}$C$ & Push Constant \\
%
\kwd{6A} $C_1$ $C_2$ & \kwd{PHC \$}${C_2}{C_1}$ & Push Constant \\
%
\kwd{6C} $C_1$ $C_2$ $C_3$ & \kwd{PHC \$}${C_3}{C_2}{C_1}$ & Push
Constant \\
%
\kwd{6C} $C_1$ $\ldots$ $C_4$ & \kwd{PHC \$}${C_4 \ldots C_1}$ & Push
Constant \\
%
\kwd{6D} $C_1$ $\ldots$ $C_5$ & \kwd{PHC \$}${C_5 \ldots C_1}$ & Push
Constant \\
%
\kwd{6E} $C_1$ $\ldots$ $C_6$ & \kwd{PHC \$}${C_6 \ldots C_1}$ & Push
Constant \\
%
\kwd{6F} $S$ $C_1$ $\ldots$ $C_{S}$ & \kwd{PHC
  \$}$C_{S} \ldots C_1$ & Push Constant \\
%
\kwd{70} & \kwd{PVA \$0} & Push Var Addr \\
%
\kwd{71} & \kwd{PVA \$1} & Push Var Addr \\
%
\kwd{72} & \kwd{PVA \$2} & Push Var Addr \\
%
\kwd{73} & \kwd{PVA \$4} & Push Var Addr \\
%
\kwd{74} & \kwd{PVA \$3} & Push Var Addr \\
%
\kwd{75} & \kwd{PVA \$5} & Push Var Addr \\
%
\kwd{76} & \kwd{PVA \$6} & Push Var Addr \\
%
\kwd{77} $S$ & \kwd{PVA \$}$S$ & Push Var Addr \\
%
\kwd{78} & \kwd{RAF \$0} & Rtn from AC Fn \\
%
\kwd{79} & \kwd{RAF \$1} & Rtn from AC Fun \\
%
\kwd{7A} & \kwd{RAF \$2} & Rtn from AC Fun \\
%
\kwd{7B} & \kwd{RAF \$3} & Rtn from AC Fun \\
%
\kwd{7C} & \kwd{RAF \$4} & Rtn from AC Fun \\
%
\kwd{7D} & \kwd{RAF \$5} & Rtn from AC Fun \\
%
\kwd{7E} & \kwd{RAF \$6} & Rtn from AC Fun \\
%
\kwd{7F} $S$ & \kwd{RAF \$}$S$ & Rtn from AC Fun \\
%
\kwd{80} & \kwd{SHL \$0} & Shift Left \\
%
\kwd{81} & \kwd{SHL \$1} & Shift Left \\
%
\kwd{82} & \kwd{SHL \$2} & Shift Left \\
%
\kwd{83} & \kwd{SHL \$4} & Shift Left \\
%
\kwd{84} & \kwd{SHL \$3} & Shift Left \\
%
\kwd{85} & \kwd{SHL \$5} & Shift Left \\
%
\kwd{86} & \kwd{SHL \$6} & Shift Left \\
%
\kwd{87} $S$ & \kwd{SHL \$}$S$ & Shift Left \\
%
\kwd{88} & \kwd{STM \$0} & Stack To Mem \\
%
\kwd{89} & \kwd{STM \$1} & Stack To Mem \\
%
\kwd{8A} & \kwd{STM \$2} & Stack To Mem \\
%
\kwd{8B} & \kwd{STM \$3} & Stack To Mem \\
%
\kwd{8C} & \kwd{STM \$4} & Stack To Mem \\
%
\kwd{8D} & \kwd{STM \$5} & Stack To Mem \\
%
\kwd{8E} & \kwd{STM \$6} & Stack To Mem \\
%
\kwd{8F} $S$ & \kwd{STM \$}$S$ & Stack To Mem \\
%
\end{tabular}

\begin{tabular}{l l l}
%
\textbf{Hex Bytes} & \textbf{Assembly} & \textbf{Name} \\
%
\kwd{90} & \kwd{SUB \$0} & Subtract \\
%
\kwd{91} & \kwd{SUB \$1} & Subtract \\
%
\kwd{92} & \kwd{SUB \$2} & Subtract \\
%
\kwd{93} & \kwd{SUB \$4} & Subtract \\
%
\kwd{94} & \kwd{SUB \$3} & Subtract \\
%
\kwd{95} & \kwd{SUB \$5} & Subtract \\
%
\kwd{96} & \kwd{SUB \$6} & Subtract \\
%
\kwd{97} $S$ & \kwd{SUB \$}$S$ & Subtract \\
%
\kwd{98} & \kwd{TEQ} & Test Equal \\
%
\kwd{99} & \kwd{TEQ \$1} & Test Equal \\
%
\kwd{9A} & \kwd{TEQ \$2} & Test Equal \\
%
\kwd{9C} & \kwd{TEQ \$3} & Test Equal \\
%
\kwd{9C} & \kwd{TEQ \$4} & Test Equal \\
%
\kwd{9D} & \kwd{TEQ \$5} & Test Equal \\
%
\kwd{9E} & \kwd{TEQ \$6} & Test Equal \\
%
\kwd{9F} $S$ & \kwd{TEQ \$}$S$ & Test Equal \\
%
\kwd{A0} $A$ & \kwd{VTM \$0->\$}$A$ & Var to Mem \\
%
\kwd{A1} $A$ & \kwd{VTM \$1->\$}$A$ & Var to Mem \\
%
\kwd{A2} $A$ & \kwd{VTM \$2->\$}$A$ & Var to Mem \\
%
\kwd{A3} $A$ & \kwd{VTM \$4->\$}$A$ & Var to Mem \\
%
\kwd{A4} $A$ & \kwd{VTM \$3->\$}$A$ & Var to Mem \\
%
\kwd{A5} $A$ & \kwd{VTM \$5->\$}$A$ & Var to Mem \\
%
\kwd{A6} $A$ & \kwd{VTM \$6->\$}$A$ & Var to Mem \\
%
\kwd{A7} $S$ $A$ & \kwd{VTM \${$S$}->\${$A$}} & Var to Mem \\
%
\end{tabular}



\end{multicols}

\end{document}
