#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Nov  5 14:19:38 2024
# Process ID: 42780
# Current directory: C:/Users/37544/OneDrive/Рабочий стол/lab2222
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26884 C:\Users\37544\OneDrive\Рабочий стол\lab2222\lab2222.xpr
# Log file: C:/Users/37544/OneDrive/Рабочий стол/lab2222/vivado.log
# Journal file: C:/Users/37544/OneDrive/Рабочий стол/lab2222\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/37544/OneDrive/Рабочий стол/lab2222/lab2222.xpr}
INFO: [Project 1-313] Project file moved from 'D:/vivado_project/lab2222' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 808.883 ; gain = 78.934
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/37544/OneDrive/Рабочий стол/lab2222/lab2222.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/37544/OneDrive/Рабочий стол/lab2222/lab2222.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/37544/OneDrive/Рабочий стол/lab2222/lab2222.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/37544/OneDrive/Рабочий стол/lab2222/lab2222.srcs/sources_1/imports/new/jk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity jk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/37544/OneDrive/Рабочий стол/lab2222/lab2222.srcs/sim_1/new/testBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/37544/OneDrive/Рабочий стол/lab2222/lab2222.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 12019649393844739af9838da564c9ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testBench_behav xil_defaultlib.testBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.jk [jk_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot testBench_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/37544/OneDrive/Рабочий -notrace
couldn't read file "C:/Users/37544/OneDrive/Рабочий": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Nov  5 14:20:14 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 829.520 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/37544/OneDrive/Рабочий стол/lab2222/lab2222.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testBench_behav -key {Behavioral:sim_1:Functional:testBench} -tclbatch {testBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 842.504 ; gain = 12.984
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  5 14:26:03 2024...
