"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[9303],{9184:(e,n,s)=>{s.r(n),s.d(n,{assets:()=>c,contentTitle:()=>r,default:()=>p,frontMatter:()=>a,metadata:()=>i,toc:()=>d});const i=JSON.parse('{"id":"KnowledgeBase/design-principles/via","title":"Via","description":"","source":"@site/docs/KnowledgeBase/05_design-principles/via.md","sourceDirName":"KnowledgeBase/05_design-principles","slug":"/KnowledgeBase/design-principles/via","permalink":"/PCB-Design-with-KiCad/docs/KnowledgeBase/design-principles/via","draft":false,"unlisted":false,"editUrl":"https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/KnowledgeBase/05_design-principles/via.md","tags":[],"version":"current","frontMatter":{},"sidebar":"KnowledgeBaseSidebar","previous":{"title":"Traces","permalink":"/PCB-Design-with-KiCad/docs/KnowledgeBase/design-principles/traces"},"next":{"title":"Design Workflows and Considerations","permalink":"/PCB-Design-with-KiCad/docs/category/design-workflows-and-considerations"}}');var t=s(4848),o=s(8453);const a={},r="Via",c={},d=[];function l(e){const n={h1:"h1",header:"header",...(0,o.R)(),...e.components};return(0,t.jsx)(n.header,{children:(0,t.jsx)(n.h1,{id:"via",children:"Via"})})}function p(e={}){const{wrapper:n}={...(0,o.R)(),...e.components};return n?(0,t.jsx)(n,{...e,children:(0,t.jsx)(l,{...e})}):l(e)}},8453:(e,n,s)=>{s.d(n,{R:()=>a,x:()=>r});var i=s(6540);const t={},o=i.createContext(t);function a(e){const n=i.useContext(o);return i.useMemo((function(){return"function"==typeof e?e(n):{...n,...e}}),[n,e])}function r(e){let n;return n=e.disableParentContext?"function"==typeof e.components?e.components(t):e.components||t:a(e.components),i.createElement(o.Provider,{value:n},e.children)}}}]);