// Seed: 318126004
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
  assign module_1.id_1 = 0;
  uwire id_4 = 1;
  tri   id_5;
  assign id_5 = 1;
  wire id_6;
  assign id_1 = 1;
endmodule
module module_1 (
    output wire id_0,
    output wand id_1
);
  id_3 :
  assert property (@(posedge 1) 1 - 1 & $display(1'd0))
  else $display(1);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
